
Cadence Innovus(TM) Implementation System.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v21.35-s114_1, built Thu Oct 13 12:11:47 PDT 2022
Options:	
Date:		Wed Jan 10 16:48:02 2024
Host:		cn90.it.auth.gr (x86_64 w/Linux 3.10.0-1160.105.1.el7.x86_64) (12cores*12cpus*AMD EPYC 7352 24-Core Processor 512KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		[16:48:02.187817] Configured Lic search path (21.01-s002): 5280@cadence.it.auth.gr

		invs	Innovus Implementation System	21.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (96 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getVersion
<CMD> getVersion
<CMD> getVersion
[INFO] Loading PVS 21.12 fill procedures
<CMD> win
<CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
<CMD> set dbgDualViewAwareXTree 1
<CMD> set dbgIsCheckLefDefColoredShapeSetByUser 1
<CMD> set defHierChar /
<CMD> set distributed_client_message_echo 1
<CMD> set distributed_mmmc_disable_reports_auto_redirection 0
<CMD> set enable_ilm_dual_view_gui_and_attribute 1
<CMD> set enc_enable_print_mode_command_reset_options 1
<CMD> set init_design_settop 0
<CMD> set init_gnd_net VSS
<CMD> set init_lef_file {/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_macro.lef /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_tech.lef}
<CMD> set init_mmmc_file Desktop/Default1.view
<CMD> set init_original_verilog_files genus_invs_des/genus.v
<CMD> set init_pwr_net VDD
<CMD> set init_verilog genus_invs_des/genus.v
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set latch_time_borrow_mode max_borrow
<CMD> set metric_page_cfg_format {vivid {HUDDLE {!!map {version {!!str 2} data {!!seq {{!!map {id {!!str top} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Masterboard} children {!!seq {{!!map {id {!!str masterboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str masterboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str masterboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str masterboard_summary} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str masterboard_summary_t} type {!!str table} per_snapshot {!!true 1} ar_metric_control {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str masterboard_runtime} type {!!str section} title {!!str {Runtime Summary}} children {!!seq {{!!map {id {!!str masterboard_runtime_real_g} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str masterboard_runtime_cpu} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg} type {!!str section} title {!!str {Timing Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_s} type {!!str section} title {!!str {Setup Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_g} type {!!str graph} title {!!str {Setup reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_setup_g} type {!!str graph} title {!!str {Setup reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg_wns_hold_s} type {!!str section} title {!!str {Hold Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_hold_g} type {!!str graph} title {!!str {Hold reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_hold_g} type {!!str graph} title {!!str {Hold reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {id {!!str masterboard_power} type {!!str section} title {!!str {Power Summary}} children {!!seq {{!!map {id {!!str masterboard_power_total_g} type {!!str graph} title {!!str {Total Power}} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Power} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_power_leakage_g} type {!!str graph} title {!!str {Leakage Power}} ar_metric {!!seq {{!!map {metric {!!str power.leakage} title {!!str Power} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_utilization} type {!!str section} title {!!str {Utilization Summary}} children {!!seq {{!!map {id {!!str masterboard_utilization_density_g} type {!!str graph} title {!!str {Design Density}} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_utilization_stdcell_g} type {!!str graph} title {!!str {Standard cell instances}} ar_metric {!!seq {{!!map {metric {!!str design.instances.std_cell} title {!!str {Instance count}} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {title {!!str Dashboard} children {!!seq {{!!map {id {!!str dashboard_tabs} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Summary} children {!!seq {{!!map {id {!!str summary_flow_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}} {!!map {id {!!str design_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.blockages.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str summary_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str summary_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str summary_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str summary_qor} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str summary_qor_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str summary_cpu} type {!!str section} title {!!str {Stylus runtime summary}} children {!!seq {{!!map {id {!!str summary_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str summary_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Timing} children {!!seq {{!!map {id {!!str timing_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str timing_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str timing_setup} type {!!str section} title {!!str {Setup Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_setup}}} {!!map {id {!!str setup_tns_histogram_first} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str setup_tns_histogram_second} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_setup_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str setup_violating_paths_section} type {!!str section} title {!!str {Worst Setup Paths}} children {!!seq {{!!map {id {!!str setup_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.setup.paths}}} {!!map {metric {!!str timing.setup.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_hold} type {!!str section} title {!!str {Hold Timing}} children {!!seq {{!!map {id {!!str hold_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_hold}}} {!!map {id {!!str hold_tns_histogram_first} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str hold_tns_histogram_second} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_hold_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str hold_violating_paths_section} type {!!str section} title {!!str {Worst Hold Paths}} children {!!seq {{!!map {id {!!str hold_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.hold.paths}}} {!!map {metric {!!str timing.hold.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_drv} type {!!str section} title {!!str {Design Rule Violations}} children {!!seq {{!!map {id {!!str timing_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.pins} title {!!str Pins} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.nets} title {!!str Nets} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.pins} title {!!str Pins} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.nets} title {!!str Nets} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.pins} title {!!str Pins} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.nets} title {!!str Nets} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.pins} title {!!str Pins} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.nets} title {!!str Nets} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}} {!!map {id {!!str timing_double_clocking} type {!!str section} title {!!str {Double Clocking}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_double_clocking_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}}}} {!!map {id {!!str timing_min_pulse_width} type {!!str section} title {!!str {Min Pulse Width}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_min_pulse_width_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps} group {!!str Clocktree} title {!!str FEPS}}}}}}} {!!map {id {!!str timing_min_pulse_width_breakdown_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}}}}}}}}}}}} {!!map {id {!!str timing_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str timing_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str timing_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Clock} children {!!seq {{!!map {id {!!str clock_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str clock_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str clock_phys} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_insts} type {!!str section} title {!!str {Per Cell Instances}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_area} type {!!str section} title {!!str {Per Cell Area}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_creator} type {!!str section} title {!!str {Cell Creators}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_creator_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}}}} {!!map {id {!!str clock_phys_nets} type {!!str section} title {!!str Nets} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_nets_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cap} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_cap_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}}}} {!!map {id {!!str clock_phys_buffer_constraint} type {!!str section} title {!!str {Buffer Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_buffer_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}}}} {!!map {id {!!str clock_phys_stage_constraint} type {!!str section} title {!!str {Stage Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_stage_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}}}} {!!map {id {!!str clock_drv} type {!!str section} title {!!str DRV} children {!!seq {{!!map {id {!!str clock_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_detail} type {!!str section} title {!!str Detail} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_detail_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_halo} type {!!str section} title {!!str {Clock Halo}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_halo_t} type {!!str table} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar} type {!!str section} title {!!str Transition} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_early} type {!!str section} title {!!str {Per corner/clock tree transition Target (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_early_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_late} type {!!str section} title {!!str {Per corner/clock tree transition Target (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_late_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_top} type {!!str section} title {!!str {Top Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_top_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_trunk} type {!!str section} title {!!str {Trunk Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_trunk_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_leaf} type {!!str section} title {!!str {Leaf Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_leaf_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}}}} {!!map {id {!!str clock_skew} type {!!str section} title {!!str Latency/Skew} children {!!seq {{!!map {id {!!str clock_skew_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}} {!!map {id {!!str clock_skew_early_detail} type {!!str section} title {!!str {Per group/corner (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_early_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str clock_skew_late_detail} type {!!str section} title {!!str {Per group/corner (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_late_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str cts_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str cts_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str cts_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Design} children {!!seq {{!!map {id {!!str design_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str design_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str design_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str physical_physical} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str physical_physical_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}}}} {!!map {id {!!str physical_physical_insts} type {!!str section} title {!!str {Instances Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_area} type {!!str section} title {!!str {Area Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_multibit} type {!!str section} title {!!str {Multibit Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_multibit_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*}}}}}}}}}}} {!!map {id {!!str physical_physical_dp} type {!!str section} title {!!str {Data Path Report}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_dp_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str design.datapath.area.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:external_muxes} group {!!str {External Muxes}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:external_muxes} group {!!str {External Muxes}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:others} group {!!str Others} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:others} group {!!str Others} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:total} group {!!str Total} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:total} group {!!str Total} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_vth} type {!!str section} title {!!str {Vth Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_physical_vth_per_pd} type {!!str section} title {!!str {Vth Detail Per Power Domain}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_per_pd_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.power_domain:%.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.power_domain:%.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.power_domain:%.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.power_domain:%.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_pre_pd_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.power_domain:%.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.power_domain:%.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}}}}}}}}}} {!!map {id {!!str physical_physical_lf} type {!!str section} title {!!str {Instances by Function}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_lf_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.function:*}}}}}}}}}}} {!!map {id {!!str physical_physical_ds} type {!!str section} title {!!str {Instances by Size}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_ds_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.strength:*}}}}}}}}}}} {!!map {id {!!str physical_physical_hinst} type {!!str section} title {!!str Per-Block} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_hinst_t} type {!!str table} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area}}}}}}}}}}} {!!map {id {!!str physical_check_place} type {!!str section} title {!!str {Check Place}} children {!!seq {{!!map {id {!!str physical_check_place_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}} {!!map {id {!!str physical_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str physical_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str physical_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Power} children {!!seq {{!!map {id {!!str power_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str power_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str power_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str power_power} type {!!str section} title {!!str Power} children {!!seq {{!!map {id {!!str power_power_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}} {!!map {id {!!str power_leakage} type {!!str section} title {!!str {Leakage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_leakage_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_internal} type {!!str section} title {!!str {Internal Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_internal_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_switching} type {!!str section} title {!!str {Switching Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_switching_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_clock_gating} type {!!str section} title {!!str {Clock Gating Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_clock_gating_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.clock_gates} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str power.cg.clock_gates.genus} group {!!str Instances} title {!!str Genus}}} {!!map {metric {!!str power.cg.clock_gates.user} group {!!str Instances} title {!!str User}}} {!!map {metric {!!str power.cg.gated_bits} group {!!str {Gated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_bits.pct} group {!!str {Gated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_bits.genus} group {!!str {Gated Bits}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_bits.user} group {!!str {Gated Bits}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_flops} group {!!str {Gated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_flops.pct} group {!!str {Gated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_flops.genus} group {!!str {Gated Flops}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_flops.user} group {!!str {Gated Flops}} title {!!str User}}} {!!map {metric {!!str power.cg.ungated_bits} group {!!str {Ungated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_bits.pct} group {!!str {Ungated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.ungated_flops} group {!!str {Ungated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_flops.pct} group {!!str {Ungated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.activity_saving} group {!!str Activity} title {!!str Total}}} {!!map {metric {!!str power.cg.activity_saving.hst} group {!!str Activity} title {!!str Distribution}}}}}}}}}}} {!!map {id {!!str power_per_block} type {!!str section} title {!!str {Per Block}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_per_block_t} type {!!str table} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal}}}}}}}}}}} {!!map {id {!!str emir_emir} type {!!str section} title {!!str {Rail Analysis}} hidden {!!true 1} children {!!seq {{!!map {id {!!str emir_t} type {!!str table} key {!!map {Net {!!str rail.referencevoltage.net:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.thresholdvoltage.net:%} title {!!str T} group {!!str Voltage}}} {!!map {metric {!!str rail.referencevoltage.net:%} title {!!str R} group {!!str Voltage}}} {!!map {metric {!!str rail.gridcap.net:%} title {!!str Grid} group {!!str Cap}}} {!!map {metric {!!str rail.intrinsiccap.net:%} title {!!str Intrinsic} group {!!str Cap}}} {!!map {metric {!!str rail.loadingcap.net:%} title {!!str Loading} group {!!str Cap}}} {!!map {metric {!!str rail.totalcap.net:%} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str rail.averagedemandcurrent.net:%} title {!!str Avg} group {!!str TC_SUM}}} {!!map {metric {!!str rail.peakdemandcurrent.net:%} title {!!str Peak} group {!!str TC_SUM}}} {!!map {metric {!!str rail.averagesupplycurrent.net:%} title {!!str Avg} group {!!str VC_SUM}}} {!!map {metric {!!str rail.peaksupplycurrent.net:%} title {!!str Peak} group {!!str VC_SUM}}} {!!map {metric {!!str rail.rj.min.net:%} title {!!str Min} group {!!str RJ}}} {!!map {metric {!!str rail.rj.max.net:%} title {!!str Max} group {!!str RJ}}} {!!map {metric {!!str rail.rj.avg.net:%} title {!!str Avg} group {!!str RJ}}} {!!map {metric {!!str rail.rj.violations.net:%} title {!!str Viols} group {!!str RJ}}} {!!map {metric {!!str rail.ir.dynamic.min.net:%} title {!!str Min} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.max.net:%} title {!!str Max} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.avg.net:%} title {!!str Avg} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.violations.net:%} title {!!str Viols} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.static.min.net:%} title {!!str Min} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.max.net:%} title {!!str Max} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.avg.net:%} title {!!str Avg} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.violations.net:%} title {!!str Viols} group {!!str {Static IR}}}} {!!map {metric {!!str rail.worstircycle.net:%} title {!!str {Worst IR Cycle}} group {!!str Simulation}}} {!!map {metric {!!str rail.rushcurrent.net:%} title {!!str {Rush Current}} group {!!str Simulation}}} {!!map {metric {!!str rail.wakeuptime.net:%} title {!!str {Wake Up Time}} group {!!str Simulation}}} {!!map {metric {!!str rail.totalpowerswitchesturnedon.net:%} title {!!str {Power Switches On}} group {!!str Simulation}}}}}}} {!!map {id {!!str emir_iv_t} type {!!str table} key {!!map {{Domain | Net} {!!str rail.worstivreport.name:*.type:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.worstivreport.name:%.type:%} title {!!str {IV Reports}}}}}}}} {!!map {id {!!str emir_em} type {!!str section} title {!!str {AC Limit}} children {!!seq {{!!map {id {!!str emir_em_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str check.ac_limit.rms} title {!!str RMS} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.peak} title {!!str Peak} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.avg} title {!!str Avg} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.rms} title {!!str RMS} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.peak} title {!!str Peak} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.avg} title {!!str Avg} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.rms} title {!!str RMS} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.peak} title {!!str Peak} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.avg} title {!!str Avg} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.wiresegment.rms} title {!!str RMS} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.peak} title {!!str Peak} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.avg} title {!!str Avg} group {!!str {Wire Segments}}}}}}}}}}}} {!!map {id {!!str emir_frequency_violations} type {!!str section} title {!!str {Frequency Violations}} children {!!seq {{!!map {id {!!str emir_frequency_violations_t} type {!!str table} key {!!map {View {!!str frequency.violations.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str frequency.instances} title {!!str Instances} group {!!str Total}}} {!!map {metric {!!str frequency.violations.analysis_view:%} title {!!str Violations} group {!!str All}}} {!!map {metric {!!str frequency.violations.clock.analysis_view:%} title {!!str Violations} group {!!str Clock}}}}}}}}}}}}}}} {!!map {id {!!str power_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str power_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str power_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Test} children {!!seq {{!!map {id {!!str test_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_dashboard_filter} type {!!str run_snapshot_filter}}}}}}} {!!map {id {!!str faults} type {!!str section} title {!!str Summmary} hidden {!!false 0} children {!!seq {{!!map {id {!!str test_design} type {!!str section} title {!!str {Design Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_design_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances} group {!!str Design} title {!!str Insts}}} {!!map {metric {!!str design.instances.register} group {!!str Design} title {!!str Flops}}} {!!map {metric {!!str design.ports.input} group {!!str Ports} title {!!str Input}}} {!!map {metric {!!str design.ports.output} group {!!str Ports} title {!!str Output}}} {!!map {metric {!!str design.ports.inout} group {!!str Ports} title {!!str Bidi}}}}}}}}}}} {!!map {id {!!str fault_coverage} type {!!str section} title {!!str {Fault Coverage Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fault_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.atcov} title {!!str %ATCOV}}} {!!map {metric {!!str atpg.stats:%.total_faults} title {!!str {Total Faults}}}} {!!map {metric {!!str atpg.stats:%.untested_faults} title {!!str {Untested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.possible_faults} title {!!str {Possible Faults}}}} {!!map {metric {!!str atpg.stats:%.redundant_faults} title {!!str {Redundant Faults}}}}}}}}}}}} {!!map {id {!!str fault_count} type {!!str section} title {!!str {Fault Count}} hidden {!!true 1} children {!!seq {{!!map {id {!!str ignored_faults_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.ignored_faults}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.ignored_faults} title {!!str {Ignored Fault Count}}}}}}}}}}}}}}}} {!!map {id {!!str testmode} type {!!str section} title {!!str Testmodes} hidden {!!false 0} children {!!seq {{!!map {id {!!str testmode_summary} type {!!str section} title {!!str {Testmode Summary}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_summary_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.is_opcg}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.compression_type} title {!!str {Compression (xor/misr)}}}} {!!map {metric {!!str tsv.testmode:%.is_decomp} title {!!str Decompression}}} {!!map {metric {!!str tsv.testmode:%.is_opcg} title {!!str {Is OPCG}}}} {!!map {metric {!!str tsv.testmode:%.masking_type} title {!!str {Masking Type}}}} {!!map {metric {!!str tsv.testmode:%.is_low_power_gating} title {!!str {Is Low Power Gating}}}} {!!map {metric {!!str tsv.testmode:%.is_lbist} title {!!str {Is Lbist}}}} {!!map {metric {!!str tsv.testmode:%.is_2d_elastic} title {!!str {Is 2D Elastic}}}}}}}}}}}} {!!map {id {!!str testmode_coverage} type {!!str section} title {!!str {Testmode Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str global_coverage} type {!!str section} title {!!str {Global Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_global_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str scan_chains} type {!!str section} title {!!str {Scan Chain Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_scan_chain_details_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.num_controllable_chains}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.num_controllable_chains} title {!!str {#control chains}}}} {!!map {metric {!!str tsv.testmode:%.num_observable_chains} title {!!str {#observe chains}}}} {!!map {metric {!!str tsv.testmode:%.num_controllable_and_observable_chains} title {!!str {#controllable and observe chains}}}} {!!map {metric {!!str tsv.testmode:%.longest_scan_chain} title {!!str {Longest Scan Chain}}}} {!!map {metric {!!str tsv.testmode:%.shortest_scan_chain} title {!!str {Shortest Scan Chain}}}}}}}}}}}} {!!map {id {!!str pattern_statistics} type {!!str section} title {!!str {Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_pattern_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}} {!!map {id {!!str experiments} type {!!str section} title {!!str Experiments} hidden {!!false 0} children {!!seq {{!!map {id {!!str experiments_global_statistics} type {!!str section} title {!!str {Global Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str global_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_testmode_statistics} type {!!str section} title {!!str {Testmode Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_pattern_statistics} type {!!str section} title {!!str {Final Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str final_patterns_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}}}}}} {!!map {title {!!str Route} children {!!seq {{!!map {id {!!str route_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str route_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str route_route} type {!!str section} title {!!str Routing} children {!!seq {{!!map {id {!!str route_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.route.drc.image}}}}}}} {!!map {id {!!str route_route_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}}}}}}}}}}}} {!!map {id {!!str route_wirelength} type {!!str section} title {!!str {Wirelength Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_wirelength_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.wirelength} title {!!str Total}}} {!!map {metric {!!str route.wirelength.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_overflow} type {!!str section} title {!!str {Congestion Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_overflow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_layer_drc} type {!!str section} title {!!str {Per Layer DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_drc_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_type_drc} type {!!str section} title {!!str {Per Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_type_drc_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str per_layer_type} type {!!str section} title {!!str {Per Layer & Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_type_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str route_via} type {!!str section} title {!!str {Via Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_via_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}}}} {!!map {id {!!str rblkg} type {!!str section} title {!!str {Blockage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str rblkg_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str route_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str route_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Flow} children {!!seq {{!!map {id {!!str flow_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str flow_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str flow_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str flow_log_flow} type {!!str section} title {!!str {Log and Flow Info}} children {!!seq {{!!map {id {!!str flow_log_flow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}}}}}}}} {!!map {id {!!str fv} type {!!str section} title {!!str {Formal Verification}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str fv.result} title {!!str Result}}} {!!map {metric {!!str fv.points:*} group {!!str Points}}}}}}}}}}} {!!map {id {!!str flow_config} type {!!str section} title {!!str {Non-Default Root Config Options}} children {!!seq {{!!map {id {!!str flow_config_t} type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}}}} {!!map {id {!!str flow_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str flow_machine_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}} {!!map {id {!!str flow_runtime_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}} {!!map {id {!!str flow_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str flow_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}} html {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}}}} {!!map {design_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}} {!!map {summary_cpu {!!map {type {!!str header} title {!!str {Stylus runtime summary}}}}}} {!!map {summary_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {setup_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram} title {!!str {Setup TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Setup TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {hold_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram} title {!!str {Hold TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {hold_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Hold TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}} {!!map {timing_double_clocking {!!map {type {!!str collapse_header} nested {!!map {timing_double_clocking_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}} hidden {!!true 1} title {!!str {Double Clocking}}}}}} {!!map {timing_min_pulse_width {!!map {type {!!str collapse_header} nested {!!map {timing_min_pulse_width_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*} {View | Clock} {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*.clock:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Min Pulse Width Timing}}}}}} {!!map {timing_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {timing_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_detail {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cell_insts {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}}}} {!!map {clock_phys_cell_area {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}}}} {!!map {clock_phys_creator {!!map {type {!!str collapse_header} nested {!!map {clock_phys_creator_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}}}} {!!map {clock_phys_nets {!!map {type {!!str collapse_header} nested {!!map {clock_phys_nets_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_phys_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_buffer_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_buffer_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}}}} {!!map {clock_phys_stage_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_stage_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_detail {!!map {type {!!str collapse_header} nested {!!map {clock_drv_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}}}} {!!map {clock_drv_halo {!!map {type {!!str collapse_header} nested {!!map {clock_drv_halo_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_drv_tran {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_tran_tar_early {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_early_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}}}} {!!map {clock_drv_tran_tar_late {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_late_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}}}} {!!map {clock_drv_tran_top {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_top_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}}}} {!!map {clock_drv_tran_trunk {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_trunk_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}}}} {!!map {clock_drv_tran_leaf {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_leaf_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}} {!!map {clock_skew_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_skew_early_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_early_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}}}} {!!map {clock_skew_late_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_late_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}}}} {!!map {cts_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {cts_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_physical_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {physical_physical_insts {!!map {type {!!str collapse_header} nested {!!map {physical_physical_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}}}} {!!map {physical_physical_area {!!map {type {!!str collapse_header} nested {!!map {physical_physical_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}}}} {!!map {physical_physical_multibit {!!map {type {!!str collapse_header} nested {!!map {physical_physical_multibit_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}}}} {!!map {physical_physical_vth {!!map {type {!!str collapse_header} nested {!!map {physical_per_vth_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}}}} {!!map {physical_physical_hinst {!!map {type {!!str collapse_header} nested {!!map {physical_per_hinst_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}} {!!map {physical_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {physical_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}} {!!map {power_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {power_leakage {!!map {type {!!str collapse_header} nested {!!map {power_leakage_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}}}} {!!map {power_internal {!!map {type {!!str collapse_header} nested {!!map {power_internal_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}}}} {!!map {power_switching {!!map {type {!!str collapse_header} nested {!!map {power_switching_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}}}} {!!map {power_per_block {!!map {type {!!str collapse_header} nested {!!map {power_per_block_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}}}} {!!map {power_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {power_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}} {!!map {metric {!!str design.route.drc.image} title {!!str {Route DRC}}}}}}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}} {!!map {route_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {route_overflow {!!map {type {!!str collapse_header} nested {!!map {route_overflow_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}}}} {!!map {per_layer_drc {!!map {type {!!str collapse_header} nested {!!map {per_layer_drc_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}}}} {!!map {per_type_drc {!!map {type {!!str collapse_header} nested {!!map {per_type_drc_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}}}} {!!map {per_layer_type {!!map {type {!!str collapse_header} nested {!!map {per_layer_type_t {!!map {type {!!str vertical_table} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}}}} {!!map {route_via {!!map {type {!!str collapse_header} nested {!!map {route_via_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}}}} {!!map {rblkg {!!map {type {!!str collapse_header} nested {!!map {rblkg_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}}}} {!!map {route_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_config {!!map {type {!!str header} title {!!str {Non-Default Root Config Options}}}}}} {!!map {flow_config_t {!!map {type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}}}} {!!map {flow_cpu_t {!!map {type {!!str cpu}}}}}}}}}}}} excel {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}}}}}}}}} text {HUDDLE {!!seq {{!!map {{} {!!seq {{!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS_R2R}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS_R2R}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS_R2R}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV(T)}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV(C)}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str POWER(L)}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str UTIL}}} {!!map {metric {!!str design.instances.logical} title {!!str INSTS}}} {!!map {metric {!!str design.area.logical} title {!!str AREA}}} {!!map {metric {!!str route.drc} title {!!str DRC}}} {!!map {metric {!!str flow.realtime} title {!!str WALL}}}}}}}}}}}}}}}}}
<CMD> set pegDefaultResScaleFactor 1
<CMD> set pegDetailResScaleFactor 1
<CMD> set pegEnableDualViewForTQuantus 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
<CMD> set spgUnflattenIlmInCheckPlace 2
<CMD> set timing_library_ca_derate_data_consistency 0
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_remove_data_path_pessimism_min_slack_threshold -1.70141e+38
<CMD> set defStreamOutCheckUncolored false
<CMD> set init_verilog_tolerate_port_mismatch 0
<CMD> set lefdefInputCheckColoredShape 0
<CMD> set load_netlist_ignore_undefined_cell 1
<CMD> init_design
#% Begin Load MMMC data ... (date=01/10 16:56:45, mem=789.4M)
#% End Load MMMC data ... (date=01/10 16:56:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=789.6M, current mem=789.6M)
default_emulate_rc_corner

Loading LEF file /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_macro.lef ...
**ERROR: (IMPLF-328):	The layer 'Metal1' specified in macro pin 'ACHCONX2.CON' does not exist
**ERROR: (IMPLF-328):	The layer 'Metal1' specified in macro pin 'ACHCONX2.CON' does not exist
**ERROR: (IMPLF-328):	The layer 'Metal1' specified in macro pin 'ACHCONX2.CON' does not exist
**ERROR: (IMPLF-328):	The layer 'Metal1' specified in macro pin 'ACHCONX2.CON' does not exist
**ERROR: (IMPLF-328):	The layer 'Metal1' specified in macro pin 'ACHCONX2.CON' does not exist
**ERROR: (IMPLF-53):	The layer 'Metal1' referenced in pin 'CON' in macro 'ACHCONX2' is not found in the database. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
Type 'man IMPLF-53' for more detail.
**ERROR: (IMPLF-3):	Error found when processing LEF file '/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_macro.lef'. The subsequent file content is ignored. Refer to error messages above for details. Fix the errors, and restart 'Innovus'.
Type 'man IMPLF-3' for more detail.
**ERROR: (IMPLF-26):	No technology information is defined in the first LEF file.
Please rearrange the LEF file order and make sure the technology LEF file is the
first one, exit and restart Innovus.
**ERROR: (IMPLF-26):	No technology information is defined in the first LEF file.
Please rearrange the LEF file order and make sure the technology LEF file is the
first one, exit and restart Innovus.
**ERROR: (IMPSYT-16013):	Loading LEF file(s) failed, and has aborted. Refer to error messages above for details. Please exit the tools and fix the errors first, then re-load design again.
<CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
<CMD> set conf_qxconf_file NULL
<CMD> set conf_qxlib_file NULL
<CMD> set dbgDualViewAwareXTree 1
<CMD> set dbgIsCheckLefDefColoredShapeSetByUser 1
<CMD> set defHierChar /
<CMD> set distributed_client_message_echo 1
<CMD> set distributed_mmmc_disable_reports_auto_redirection 0
<CMD> set enable_ilm_dual_view_gui_and_attribute 1
<CMD> set enc_enable_print_mode_command_reset_options 1
<CMD> set init_design_settop 0
<CMD> set init_gnd_net VSS
<CMD> set init_lef_file {/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_tech.lef /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_macro.lef}
<CMD> set init_mmmc_file Desktop/Default.view
<CMD> set init_original_verilog_files Desktop/VLSI/Exercises/Ex1/Step7/v3/Genus_Innovus_Design/Genus.v
<CMD> set init_pwr_net VDD
<CMD> set init_verilog genus_invs_des/genus.v
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set latch_time_borrow_mode max_borrow
<CMD> set metric_page_cfg_format {vivid {HUDDLE {!!map {version {!!str 2} data {!!seq {{!!map {id {!!str top} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Masterboard} children {!!seq {{!!map {id {!!str masterboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str masterboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str masterboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str masterboard_summary} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str masterboard_summary_t} type {!!str table} per_snapshot {!!true 1} ar_metric_control {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str masterboard_runtime} type {!!str section} title {!!str {Runtime Summary}} children {!!seq {{!!map {id {!!str masterboard_runtime_real_g} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str masterboard_runtime_cpu} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg} type {!!str section} title {!!str {Timing Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_s} type {!!str section} title {!!str {Setup Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_g} type {!!str graph} title {!!str {Setup reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_setup_g} type {!!str graph} title {!!str {Setup reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg_wns_hold_s} type {!!str section} title {!!str {Hold Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_hold_g} type {!!str graph} title {!!str {Hold reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_hold_g} type {!!str graph} title {!!str {Hold reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {id {!!str masterboard_power} type {!!str section} title {!!str {Power Summary}} children {!!seq {{!!map {id {!!str masterboard_power_total_g} type {!!str graph} title {!!str {Total Power}} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Power} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_power_leakage_g} type {!!str graph} title {!!str {Leakage Power}} ar_metric {!!seq {{!!map {metric {!!str power.leakage} title {!!str Power} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_utilization} type {!!str section} title {!!str {Utilization Summary}} children {!!seq {{!!map {id {!!str masterboard_utilization_density_g} type {!!str graph} title {!!str {Design Density}} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_utilization_stdcell_g} type {!!str graph} title {!!str {Standard cell instances}} ar_metric {!!seq {{!!map {metric {!!str design.instances.std_cell} title {!!str {Instance count}} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {title {!!str Dashboard} children {!!seq {{!!map {id {!!str dashboard_tabs} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Summary} children {!!seq {{!!map {id {!!str summary_flow_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}} {!!map {id {!!str design_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.blockages.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str summary_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str summary_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str summary_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str summary_qor} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str summary_qor_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str summary_cpu} type {!!str section} title {!!str {Stylus runtime summary}} children {!!seq {{!!map {id {!!str summary_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str summary_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Timing} children {!!seq {{!!map {id {!!str timing_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str timing_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str timing_setup} type {!!str section} title {!!str {Setup Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_setup}}} {!!map {id {!!str setup_tns_histogram_first} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str setup_tns_histogram_second} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_setup_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str setup_violating_paths_section} type {!!str section} title {!!str {Worst Setup Paths}} children {!!seq {{!!map {id {!!str setup_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.setup.paths}}} {!!map {metric {!!str timing.setup.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_hold} type {!!str section} title {!!str {Hold Timing}} children {!!seq {{!!map {id {!!str hold_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_hold}}} {!!map {id {!!str hold_tns_histogram_first} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str hold_tns_histogram_second} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_hold_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str hold_violating_paths_section} type {!!str section} title {!!str {Worst Hold Paths}} children {!!seq {{!!map {id {!!str hold_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.hold.paths}}} {!!map {metric {!!str timing.hold.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_drv} type {!!str section} title {!!str {Design Rule Violations}} children {!!seq {{!!map {id {!!str timing_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.pins} title {!!str Pins} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.nets} title {!!str Nets} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.pins} title {!!str Pins} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.nets} title {!!str Nets} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.pins} title {!!str Pins} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.nets} title {!!str Nets} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.pins} title {!!str Pins} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.nets} title {!!str Nets} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}} {!!map {id {!!str timing_double_clocking} type {!!str section} title {!!str {Double Clocking}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_double_clocking_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}}}} {!!map {id {!!str timing_min_pulse_width} type {!!str section} title {!!str {Min Pulse Width}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_min_pulse_width_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps} group {!!str Clocktree} title {!!str FEPS}}}}}}} {!!map {id {!!str timing_min_pulse_width_breakdown_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}}}}}}}}}}}} {!!map {id {!!str timing_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str timing_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str timing_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Clock} children {!!seq {{!!map {id {!!str clock_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str clock_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str clock_phys} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_insts} type {!!str section} title {!!str {Per Cell Instances}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_area} type {!!str section} title {!!str {Per Cell Area}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_creator} type {!!str section} title {!!str {Cell Creators}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_creator_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}}}} {!!map {id {!!str clock_phys_nets} type {!!str section} title {!!str Nets} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_nets_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cap} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_cap_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}}}} {!!map {id {!!str clock_phys_buffer_constraint} type {!!str section} title {!!str {Buffer Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_buffer_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}}}} {!!map {id {!!str clock_phys_stage_constraint} type {!!str section} title {!!str {Stage Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_stage_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}}}} {!!map {id {!!str clock_drv} type {!!str section} title {!!str DRV} children {!!seq {{!!map {id {!!str clock_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_detail} type {!!str section} title {!!str Detail} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_detail_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_halo} type {!!str section} title {!!str {Clock Halo}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_halo_t} type {!!str table} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar} type {!!str section} title {!!str Transition} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_early} type {!!str section} title {!!str {Per corner/clock tree transition Target (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_early_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_late} type {!!str section} title {!!str {Per corner/clock tree transition Target (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_late_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_top} type {!!str section} title {!!str {Top Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_top_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_trunk} type {!!str section} title {!!str {Trunk Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_trunk_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_leaf} type {!!str section} title {!!str {Leaf Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_leaf_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}}}} {!!map {id {!!str clock_skew} type {!!str section} title {!!str Latency/Skew} children {!!seq {{!!map {id {!!str clock_skew_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}} {!!map {id {!!str clock_skew_early_detail} type {!!str section} title {!!str {Per group/corner (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_early_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str clock_skew_late_detail} type {!!str section} title {!!str {Per group/corner (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_late_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str cts_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str cts_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str cts_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Design} children {!!seq {{!!map {id {!!str design_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str design_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str design_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str physical_physical} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str physical_physical_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}}}} {!!map {id {!!str physical_physical_insts} type {!!str section} title {!!str {Instances Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_area} type {!!str section} title {!!str {Area Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_multibit} type {!!str section} title {!!str {Multibit Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_multibit_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*}}}}}}}}}}} {!!map {id {!!str physical_physical_dp} type {!!str section} title {!!str {Data Path Report}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_dp_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str design.datapath.area.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:external_muxes} group {!!str {External Muxes}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:external_muxes} group {!!str {External Muxes}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:others} group {!!str Others} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:others} group {!!str Others} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:total} group {!!str Total} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:total} group {!!str Total} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_vth} type {!!str section} title {!!str {Vth Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_physical_vth_per_pd} type {!!str section} title {!!str {Vth Detail Per Power Domain}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_per_pd_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.power_domain:%.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.power_domain:%.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.power_domain:%.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.power_domain:%.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_pre_pd_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.power_domain:%.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.power_domain:%.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}}}}}}}}}} {!!map {id {!!str physical_physical_lf} type {!!str section} title {!!str {Instances by Function}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_lf_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.function:*}}}}}}}}}}} {!!map {id {!!str physical_physical_ds} type {!!str section} title {!!str {Instances by Size}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_ds_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.strength:*}}}}}}}}}}} {!!map {id {!!str physical_physical_hinst} type {!!str section} title {!!str Per-Block} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_hinst_t} type {!!str table} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area}}}}}}}}}}} {!!map {id {!!str physical_check_place} type {!!str section} title {!!str {Check Place}} children {!!seq {{!!map {id {!!str physical_check_place_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}} {!!map {id {!!str physical_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str physical_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str physical_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Power} children {!!seq {{!!map {id {!!str power_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str power_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str power_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str power_power} type {!!str section} title {!!str Power} children {!!seq {{!!map {id {!!str power_power_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}} {!!map {id {!!str power_leakage} type {!!str section} title {!!str {Leakage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_leakage_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_internal} type {!!str section} title {!!str {Internal Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_internal_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_switching} type {!!str section} title {!!str {Switching Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_switching_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_clock_gating} type {!!str section} title {!!str {Clock Gating Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_clock_gating_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.clock_gates} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str power.cg.clock_gates.genus} group {!!str Instances} title {!!str Genus}}} {!!map {metric {!!str power.cg.clock_gates.user} group {!!str Instances} title {!!str User}}} {!!map {metric {!!str power.cg.gated_bits} group {!!str {Gated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_bits.pct} group {!!str {Gated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_bits.genus} group {!!str {Gated Bits}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_bits.user} group {!!str {Gated Bits}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_flops} group {!!str {Gated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_flops.pct} group {!!str {Gated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_flops.genus} group {!!str {Gated Flops}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_flops.user} group {!!str {Gated Flops}} title {!!str User}}} {!!map {metric {!!str power.cg.ungated_bits} group {!!str {Ungated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_bits.pct} group {!!str {Ungated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.ungated_flops} group {!!str {Ungated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_flops.pct} group {!!str {Ungated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.activity_saving} group {!!str Activity} title {!!str Total}}} {!!map {metric {!!str power.cg.activity_saving.hst} group {!!str Activity} title {!!str Distribution}}}}}}}}}}} {!!map {id {!!str power_per_block} type {!!str section} title {!!str {Per Block}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_per_block_t} type {!!str table} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal}}}}}}}}}}} {!!map {id {!!str emir_emir} type {!!str section} title {!!str {Rail Analysis}} hidden {!!true 1} children {!!seq {{!!map {id {!!str emir_t} type {!!str table} key {!!map {Net {!!str rail.referencevoltage.net:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.thresholdvoltage.net:%} title {!!str T} group {!!str Voltage}}} {!!map {metric {!!str rail.referencevoltage.net:%} title {!!str R} group {!!str Voltage}}} {!!map {metric {!!str rail.gridcap.net:%} title {!!str Grid} group {!!str Cap}}} {!!map {metric {!!str rail.intrinsiccap.net:%} title {!!str Intrinsic} group {!!str Cap}}} {!!map {metric {!!str rail.loadingcap.net:%} title {!!str Loading} group {!!str Cap}}} {!!map {metric {!!str rail.totalcap.net:%} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str rail.averagedemandcurrent.net:%} title {!!str Avg} group {!!str TC_SUM}}} {!!map {metric {!!str rail.peakdemandcurrent.net:%} title {!!str Peak} group {!!str TC_SUM}}} {!!map {metric {!!str rail.averagesupplycurrent.net:%} title {!!str Avg} group {!!str VC_SUM}}} {!!map {metric {!!str rail.peaksupplycurrent.net:%} title {!!str Peak} group {!!str VC_SUM}}} {!!map {metric {!!str rail.rj.min.net:%} title {!!str Min} group {!!str RJ}}} {!!map {metric {!!str rail.rj.max.net:%} title {!!str Max} group {!!str RJ}}} {!!map {metric {!!str rail.rj.avg.net:%} title {!!str Avg} group {!!str RJ}}} {!!map {metric {!!str rail.rj.violations.net:%} title {!!str Viols} group {!!str RJ}}} {!!map {metric {!!str rail.ir.dynamic.min.net:%} title {!!str Min} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.max.net:%} title {!!str Max} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.avg.net:%} title {!!str Avg} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.violations.net:%} title {!!str Viols} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.static.min.net:%} title {!!str Min} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.max.net:%} title {!!str Max} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.avg.net:%} title {!!str Avg} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.violations.net:%} title {!!str Viols} group {!!str {Static IR}}}} {!!map {metric {!!str rail.worstircycle.net:%} title {!!str {Worst IR Cycle}} group {!!str Simulation}}} {!!map {metric {!!str rail.rushcurrent.net:%} title {!!str {Rush Current}} group {!!str Simulation}}} {!!map {metric {!!str rail.wakeuptime.net:%} title {!!str {Wake Up Time}} group {!!str Simulation}}} {!!map {metric {!!str rail.totalpowerswitchesturnedon.net:%} title {!!str {Power Switches On}} group {!!str Simulation}}}}}}} {!!map {id {!!str emir_iv_t} type {!!str table} key {!!map {{Domain | Net} {!!str rail.worstivreport.name:*.type:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.worstivreport.name:%.type:%} title {!!str {IV Reports}}}}}}}} {!!map {id {!!str emir_em} type {!!str section} title {!!str {AC Limit}} children {!!seq {{!!map {id {!!str emir_em_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str check.ac_limit.rms} title {!!str RMS} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.peak} title {!!str Peak} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.avg} title {!!str Avg} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.rms} title {!!str RMS} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.peak} title {!!str Peak} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.avg} title {!!str Avg} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.rms} title {!!str RMS} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.peak} title {!!str Peak} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.avg} title {!!str Avg} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.wiresegment.rms} title {!!str RMS} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.peak} title {!!str Peak} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.avg} title {!!str Avg} group {!!str {Wire Segments}}}}}}}}}}}} {!!map {id {!!str emir_frequency_violations} type {!!str section} title {!!str {Frequency Violations}} children {!!seq {{!!map {id {!!str emir_frequency_violations_t} type {!!str table} key {!!map {View {!!str frequency.violations.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str frequency.instances} title {!!str Instances} group {!!str Total}}} {!!map {metric {!!str frequency.violations.analysis_view:%} title {!!str Violations} group {!!str All}}} {!!map {metric {!!str frequency.violations.clock.analysis_view:%} title {!!str Violations} group {!!str Clock}}}}}}}}}}}}}}} {!!map {id {!!str power_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str power_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str power_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Test} children {!!seq {{!!map {id {!!str test_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_dashboard_filter} type {!!str run_snapshot_filter}}}}}}} {!!map {id {!!str faults} type {!!str section} title {!!str Summmary} hidden {!!false 0} children {!!seq {{!!map {id {!!str test_design} type {!!str section} title {!!str {Design Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_design_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances} group {!!str Design} title {!!str Insts}}} {!!map {metric {!!str design.instances.register} group {!!str Design} title {!!str Flops}}} {!!map {metric {!!str design.ports.input} group {!!str Ports} title {!!str Input}}} {!!map {metric {!!str design.ports.output} group {!!str Ports} title {!!str Output}}} {!!map {metric {!!str design.ports.inout} group {!!str Ports} title {!!str Bidi}}}}}}}}}}} {!!map {id {!!str fault_coverage} type {!!str section} title {!!str {Fault Coverage Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fault_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.atcov} title {!!str %ATCOV}}} {!!map {metric {!!str atpg.stats:%.total_faults} title {!!str {Total Faults}}}} {!!map {metric {!!str atpg.stats:%.untested_faults} title {!!str {Untested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.possible_faults} title {!!str {Possible Faults}}}} {!!map {metric {!!str atpg.stats:%.redundant_faults} title {!!str {Redundant Faults}}}}}}}}}}}} {!!map {id {!!str fault_count} type {!!str section} title {!!str {Fault Count}} hidden {!!true 1} children {!!seq {{!!map {id {!!str ignored_faults_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.ignored_faults}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.ignored_faults} title {!!str {Ignored Fault Count}}}}}}}}}}}}}}}} {!!map {id {!!str testmode} type {!!str section} title {!!str Testmodes} hidden {!!false 0} children {!!seq {{!!map {id {!!str testmode_summary} type {!!str section} title {!!str {Testmode Summary}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_summary_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.is_opcg}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.compression_type} title {!!str {Compression (xor/misr)}}}} {!!map {metric {!!str tsv.testmode:%.is_decomp} title {!!str Decompression}}} {!!map {metric {!!str tsv.testmode:%.is_opcg} title {!!str {Is OPCG}}}} {!!map {metric {!!str tsv.testmode:%.masking_type} title {!!str {Masking Type}}}} {!!map {metric {!!str tsv.testmode:%.is_low_power_gating} title {!!str {Is Low Power Gating}}}} {!!map {metric {!!str tsv.testmode:%.is_lbist} title {!!str {Is Lbist}}}} {!!map {metric {!!str tsv.testmode:%.is_2d_elastic} title {!!str {Is 2D Elastic}}}}}}}}}}}} {!!map {id {!!str testmode_coverage} type {!!str section} title {!!str {Testmode Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str global_coverage} type {!!str section} title {!!str {Global Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_global_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str scan_chains} type {!!str section} title {!!str {Scan Chain Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_scan_chain_details_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.num_controllable_chains}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.num_controllable_chains} title {!!str {#control chains}}}} {!!map {metric {!!str tsv.testmode:%.num_observable_chains} title {!!str {#observe chains}}}} {!!map {metric {!!str tsv.testmode:%.num_controllable_and_observable_chains} title {!!str {#controllable and observe chains}}}} {!!map {metric {!!str tsv.testmode:%.longest_scan_chain} title {!!str {Longest Scan Chain}}}} {!!map {metric {!!str tsv.testmode:%.shortest_scan_chain} title {!!str {Shortest Scan Chain}}}}}}}}}}}} {!!map {id {!!str pattern_statistics} type {!!str section} title {!!str {Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_pattern_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}} {!!map {id {!!str experiments} type {!!str section} title {!!str Experiments} hidden {!!false 0} children {!!seq {{!!map {id {!!str experiments_global_statistics} type {!!str section} title {!!str {Global Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str global_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_testmode_statistics} type {!!str section} title {!!str {Testmode Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_pattern_statistics} type {!!str section} title {!!str {Final Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str final_patterns_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}}}}}} {!!map {title {!!str Route} children {!!seq {{!!map {id {!!str route_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str route_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str route_route} type {!!str section} title {!!str Routing} children {!!seq {{!!map {id {!!str route_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.route.drc.image}}}}}}} {!!map {id {!!str route_route_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}}}}}}}}}}}} {!!map {id {!!str route_wirelength} type {!!str section} title {!!str {Wirelength Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_wirelength_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.wirelength} title {!!str Total}}} {!!map {metric {!!str route.wirelength.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_overflow} type {!!str section} title {!!str {Congestion Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_overflow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_layer_drc} type {!!str section} title {!!str {Per Layer DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_drc_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_type_drc} type {!!str section} title {!!str {Per Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_type_drc_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str per_layer_type} type {!!str section} title {!!str {Per Layer & Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_type_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str route_via} type {!!str section} title {!!str {Via Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_via_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}}}} {!!map {id {!!str rblkg} type {!!str section} title {!!str {Blockage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str rblkg_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str route_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str route_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Flow} children {!!seq {{!!map {id {!!str flow_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str flow_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str flow_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str flow_log_flow} type {!!str section} title {!!str {Log and Flow Info}} children {!!seq {{!!map {id {!!str flow_log_flow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}}}}}}}} {!!map {id {!!str fv} type {!!str section} title {!!str {Formal Verification}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str fv.result} title {!!str Result}}} {!!map {metric {!!str fv.points:*} group {!!str Points}}}}}}}}}}} {!!map {id {!!str flow_config} type {!!str section} title {!!str {Non-Default Root Config Options}} children {!!seq {{!!map {id {!!str flow_config_t} type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}}}} {!!map {id {!!str flow_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str flow_machine_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}} {!!map {id {!!str flow_runtime_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}} {!!map {id {!!str flow_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str flow_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}} html {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}}}} {!!map {design_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}} {!!map {summary_cpu {!!map {type {!!str header} title {!!str {Stylus runtime summary}}}}}} {!!map {summary_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {setup_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram} title {!!str {Setup TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Setup TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {hold_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram} title {!!str {Hold TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {hold_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Hold TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}} {!!map {timing_double_clocking {!!map {type {!!str collapse_header} nested {!!map {timing_double_clocking_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}} hidden {!!true 1} title {!!str {Double Clocking}}}}}} {!!map {timing_min_pulse_width {!!map {type {!!str collapse_header} nested {!!map {timing_min_pulse_width_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*} {View | Clock} {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*.clock:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Min Pulse Width Timing}}}}}} {!!map {timing_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {timing_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_detail {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cell_insts {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}}}} {!!map {clock_phys_cell_area {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}}}} {!!map {clock_phys_creator {!!map {type {!!str collapse_header} nested {!!map {clock_phys_creator_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}}}} {!!map {clock_phys_nets {!!map {type {!!str collapse_header} nested {!!map {clock_phys_nets_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_phys_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_buffer_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_buffer_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}}}} {!!map {clock_phys_stage_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_stage_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_detail {!!map {type {!!str collapse_header} nested {!!map {clock_drv_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}}}} {!!map {clock_drv_halo {!!map {type {!!str collapse_header} nested {!!map {clock_drv_halo_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_drv_tran {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_tran_tar_early {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_early_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}}}} {!!map {clock_drv_tran_tar_late {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_late_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}}}} {!!map {clock_drv_tran_top {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_top_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}}}} {!!map {clock_drv_tran_trunk {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_trunk_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}}}} {!!map {clock_drv_tran_leaf {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_leaf_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}} {!!map {clock_skew_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_skew_early_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_early_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}}}} {!!map {clock_skew_late_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_late_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}}}} {!!map {cts_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {cts_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_physical_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {physical_physical_insts {!!map {type {!!str collapse_header} nested {!!map {physical_physical_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}}}} {!!map {physical_physical_area {!!map {type {!!str collapse_header} nested {!!map {physical_physical_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}}}} {!!map {physical_physical_multibit {!!map {type {!!str collapse_header} nested {!!map {physical_physical_multibit_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}}}} {!!map {physical_physical_vth {!!map {type {!!str collapse_header} nested {!!map {physical_per_vth_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}}}} {!!map {physical_physical_hinst {!!map {type {!!str collapse_header} nested {!!map {physical_per_hinst_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}} {!!map {physical_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {physical_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}} {!!map {power_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {power_leakage {!!map {type {!!str collapse_header} nested {!!map {power_leakage_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}}}} {!!map {power_internal {!!map {type {!!str collapse_header} nested {!!map {power_internal_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}}}} {!!map {power_switching {!!map {type {!!str collapse_header} nested {!!map {power_switching_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}}}} {!!map {power_per_block {!!map {type {!!str collapse_header} nested {!!map {power_per_block_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}}}} {!!map {power_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {power_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}} {!!map {metric {!!str design.route.drc.image} title {!!str {Route DRC}}}}}}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}} {!!map {route_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {route_overflow {!!map {type {!!str collapse_header} nested {!!map {route_overflow_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}}}} {!!map {per_layer_drc {!!map {type {!!str collapse_header} nested {!!map {per_layer_drc_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}}}} {!!map {per_type_drc {!!map {type {!!str collapse_header} nested {!!map {per_type_drc_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}}}} {!!map {per_layer_type {!!map {type {!!str collapse_header} nested {!!map {per_layer_type_t {!!map {type {!!str vertical_table} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}}}} {!!map {route_via {!!map {type {!!str collapse_header} nested {!!map {route_via_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}}}} {!!map {rblkg {!!map {type {!!str collapse_header} nested {!!map {rblkg_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}}}} {!!map {route_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_config {!!map {type {!!str header} title {!!str {Non-Default Root Config Options}}}}}} {!!map {flow_config_t {!!map {type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}}}} {!!map {flow_cpu_t {!!map {type {!!str cpu}}}}}}}}}}}} excel {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}}}}}}}}} text {HUDDLE {!!seq {{!!map {{} {!!seq {{!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS_R2R}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS_R2R}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS_R2R}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV(T)}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV(C)}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str POWER(L)}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str UTIL}}} {!!map {metric {!!str design.instances.logical} title {!!str INSTS}}} {!!map {metric {!!str design.area.logical} title {!!str AREA}}} {!!map {metric {!!str route.drc} title {!!str DRC}}} {!!map {metric {!!str flow.realtime} title {!!str WALL}}}}}}}}}}}}}}}}}
<CMD> set pegDefaultResScaleFactor 1
<CMD> set pegDetailResScaleFactor 1
<CMD> set pegEnableDualViewForTQuantus 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
<CMD> set spgUnflattenIlmInCheckPlace 2
<CMD> set timing_library_ca_derate_data_consistency 0
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_remove_data_path_pessimism_min_slack_threshold -1.70141e+38
<CMD> set defStreamOutCheckUncolored false
<CMD> set init_verilog_tolerate_port_mismatch 0
<CMD> set lefdefInputCheckColoredShape 0
<CMD> set load_netlist_ignore_undefined_cell 1
<CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
<CMD> set dbgDualViewAwareXTree 1
<CMD> set dbgIsCheckLefDefColoredShapeSetByUser 1
<CMD> set defHierChar /
<CMD> set distributed_client_message_echo 1
<CMD> set distributed_mmmc_disable_reports_auto_redirection 0
<CMD> set enable_ilm_dual_view_gui_and_attribute 1
<CMD> set enc_enable_print_mode_command_reset_options 1
<CMD> set init_design_settop 0
<CMD> set init_gnd_net VSS
<CMD> set init_lef_file {/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_macro.lef /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_tech.lef}
<CMD> set init_mmmc_file Desktop/Default1.view
<CMD> set init_original_verilog_files genus_invs_des/genus.v
<CMD> set init_pwr_net VDD
<CMD> set init_verilog genus_invs_des/genus.v
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set latch_time_borrow_mode max_borrow
<CMD> set metric_page_cfg_format {vivid {HUDDLE {!!map {version {!!str 2} data {!!seq {{!!map {id {!!str top} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Masterboard} children {!!seq {{!!map {id {!!str masterboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str masterboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str masterboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str masterboard_summary} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str masterboard_summary_t} type {!!str table} per_snapshot {!!true 1} ar_metric_control {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str masterboard_runtime} type {!!str section} title {!!str {Runtime Summary}} children {!!seq {{!!map {id {!!str masterboard_runtime_real_g} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str masterboard_runtime_cpu} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg} type {!!str section} title {!!str {Timing Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_s} type {!!str section} title {!!str {Setup Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_g} type {!!str graph} title {!!str {Setup reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_setup_g} type {!!str graph} title {!!str {Setup reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg_wns_hold_s} type {!!str section} title {!!str {Hold Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_hold_g} type {!!str graph} title {!!str {Hold reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_hold_g} type {!!str graph} title {!!str {Hold reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {id {!!str masterboard_power} type {!!str section} title {!!str {Power Summary}} children {!!seq {{!!map {id {!!str masterboard_power_total_g} type {!!str graph} title {!!str {Total Power}} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Power} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_power_leakage_g} type {!!str graph} title {!!str {Leakage Power}} ar_metric {!!seq {{!!map {metric {!!str power.leakage} title {!!str Power} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_utilization} type {!!str section} title {!!str {Utilization Summary}} children {!!seq {{!!map {id {!!str masterboard_utilization_density_g} type {!!str graph} title {!!str {Design Density}} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_utilization_stdcell_g} type {!!str graph} title {!!str {Standard cell instances}} ar_metric {!!seq {{!!map {metric {!!str design.instances.std_cell} title {!!str {Instance count}} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {title {!!str Dashboard} children {!!seq {{!!map {id {!!str dashboard_tabs} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Summary} children {!!seq {{!!map {id {!!str summary_flow_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}} {!!map {id {!!str design_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.blockages.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str summary_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str summary_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str summary_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str summary_qor} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str summary_qor_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str summary_cpu} type {!!str section} title {!!str {Stylus runtime summary}} children {!!seq {{!!map {id {!!str summary_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str summary_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Timing} children {!!seq {{!!map {id {!!str timing_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str timing_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str timing_setup} type {!!str section} title {!!str {Setup Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_setup}}} {!!map {id {!!str setup_tns_histogram_first} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str setup_tns_histogram_second} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_setup_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str setup_violating_paths_section} type {!!str section} title {!!str {Worst Setup Paths}} children {!!seq {{!!map {id {!!str setup_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.setup.paths}}} {!!map {metric {!!str timing.setup.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_hold} type {!!str section} title {!!str {Hold Timing}} children {!!seq {{!!map {id {!!str hold_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_hold}}} {!!map {id {!!str hold_tns_histogram_first} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str hold_tns_histogram_second} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_hold_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str hold_violating_paths_section} type {!!str section} title {!!str {Worst Hold Paths}} children {!!seq {{!!map {id {!!str hold_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.hold.paths}}} {!!map {metric {!!str timing.hold.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_drv} type {!!str section} title {!!str {Design Rule Violations}} children {!!seq {{!!map {id {!!str timing_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.pins} title {!!str Pins} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.nets} title {!!str Nets} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.pins} title {!!str Pins} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.nets} title {!!str Nets} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.pins} title {!!str Pins} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.nets} title {!!str Nets} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.pins} title {!!str Pins} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.nets} title {!!str Nets} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}} {!!map {id {!!str timing_double_clocking} type {!!str section} title {!!str {Double Clocking}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_double_clocking_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}}}} {!!map {id {!!str timing_min_pulse_width} type {!!str section} title {!!str {Min Pulse Width}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_min_pulse_width_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps} group {!!str Clocktree} title {!!str FEPS}}}}}}} {!!map {id {!!str timing_min_pulse_width_breakdown_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}}}}}}}}}}}} {!!map {id {!!str timing_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str timing_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str timing_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Clock} children {!!seq {{!!map {id {!!str clock_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str clock_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str clock_phys} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_insts} type {!!str section} title {!!str {Per Cell Instances}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_area} type {!!str section} title {!!str {Per Cell Area}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_creator} type {!!str section} title {!!str {Cell Creators}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_creator_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}}}} {!!map {id {!!str clock_phys_nets} type {!!str section} title {!!str Nets} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_nets_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cap} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_cap_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}}}} {!!map {id {!!str clock_phys_buffer_constraint} type {!!str section} title {!!str {Buffer Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_buffer_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}}}} {!!map {id {!!str clock_phys_stage_constraint} type {!!str section} title {!!str {Stage Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_stage_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}}}} {!!map {id {!!str clock_drv} type {!!str section} title {!!str DRV} children {!!seq {{!!map {id {!!str clock_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_detail} type {!!str section} title {!!str Detail} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_detail_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_halo} type {!!str section} title {!!str {Clock Halo}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_halo_t} type {!!str table} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar} type {!!str section} title {!!str Transition} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_early} type {!!str section} title {!!str {Per corner/clock tree transition Target (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_early_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_late} type {!!str section} title {!!str {Per corner/clock tree transition Target (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_late_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_top} type {!!str section} title {!!str {Top Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_top_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_trunk} type {!!str section} title {!!str {Trunk Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_trunk_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_leaf} type {!!str section} title {!!str {Leaf Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_leaf_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}}}} {!!map {id {!!str clock_skew} type {!!str section} title {!!str Latency/Skew} children {!!seq {{!!map {id {!!str clock_skew_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}} {!!map {id {!!str clock_skew_early_detail} type {!!str section} title {!!str {Per group/corner (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_early_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str clock_skew_late_detail} type {!!str section} title {!!str {Per group/corner (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_late_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str cts_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str cts_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str cts_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Design} children {!!seq {{!!map {id {!!str design_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str design_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str design_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str physical_physical} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str physical_physical_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}}}} {!!map {id {!!str physical_physical_insts} type {!!str section} title {!!str {Instances Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_area} type {!!str section} title {!!str {Area Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_multibit} type {!!str section} title {!!str {Multibit Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_multibit_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*}}}}}}}}}}} {!!map {id {!!str physical_physical_dp} type {!!str section} title {!!str {Data Path Report}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_dp_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str design.datapath.area.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:external_muxes} group {!!str {External Muxes}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:external_muxes} group {!!str {External Muxes}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:others} group {!!str Others} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:others} group {!!str Others} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:total} group {!!str Total} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:total} group {!!str Total} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_vth} type {!!str section} title {!!str {Vth Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_physical_vth_per_pd} type {!!str section} title {!!str {Vth Detail Per Power Domain}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_per_pd_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.power_domain:%.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.power_domain:%.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.power_domain:%.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.power_domain:%.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_pre_pd_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.power_domain:%.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.power_domain:%.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}}}}}}}}}} {!!map {id {!!str physical_physical_lf} type {!!str section} title {!!str {Instances by Function}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_lf_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.function:*}}}}}}}}}}} {!!map {id {!!str physical_physical_ds} type {!!str section} title {!!str {Instances by Size}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_ds_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.strength:*}}}}}}}}}}} {!!map {id {!!str physical_physical_hinst} type {!!str section} title {!!str Per-Block} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_hinst_t} type {!!str table} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area}}}}}}}}}}} {!!map {id {!!str physical_check_place} type {!!str section} title {!!str {Check Place}} children {!!seq {{!!map {id {!!str physical_check_place_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}} {!!map {id {!!str physical_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str physical_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str physical_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Power} children {!!seq {{!!map {id {!!str power_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str power_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str power_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str power_power} type {!!str section} title {!!str Power} children {!!seq {{!!map {id {!!str power_power_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}} {!!map {id {!!str power_leakage} type {!!str section} title {!!str {Leakage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_leakage_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_internal} type {!!str section} title {!!str {Internal Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_internal_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_switching} type {!!str section} title {!!str {Switching Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_switching_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_clock_gating} type {!!str section} title {!!str {Clock Gating Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_clock_gating_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.clock_gates} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str power.cg.clock_gates.genus} group {!!str Instances} title {!!str Genus}}} {!!map {metric {!!str power.cg.clock_gates.user} group {!!str Instances} title {!!str User}}} {!!map {metric {!!str power.cg.gated_bits} group {!!str {Gated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_bits.pct} group {!!str {Gated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_bits.genus} group {!!str {Gated Bits}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_bits.user} group {!!str {Gated Bits}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_flops} group {!!str {Gated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_flops.pct} group {!!str {Gated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_flops.genus} group {!!str {Gated Flops}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_flops.user} group {!!str {Gated Flops}} title {!!str User}}} {!!map {metric {!!str power.cg.ungated_bits} group {!!str {Ungated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_bits.pct} group {!!str {Ungated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.ungated_flops} group {!!str {Ungated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_flops.pct} group {!!str {Ungated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.activity_saving} group {!!str Activity} title {!!str Total}}} {!!map {metric {!!str power.cg.activity_saving.hst} group {!!str Activity} title {!!str Distribution}}}}}}}}}}} {!!map {id {!!str power_per_block} type {!!str section} title {!!str {Per Block}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_per_block_t} type {!!str table} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal}}}}}}}}}}} {!!map {id {!!str emir_emir} type {!!str section} title {!!str {Rail Analysis}} hidden {!!true 1} children {!!seq {{!!map {id {!!str emir_t} type {!!str table} key {!!map {Net {!!str rail.referencevoltage.net:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.thresholdvoltage.net:%} title {!!str T} group {!!str Voltage}}} {!!map {metric {!!str rail.referencevoltage.net:%} title {!!str R} group {!!str Voltage}}} {!!map {metric {!!str rail.gridcap.net:%} title {!!str Grid} group {!!str Cap}}} {!!map {metric {!!str rail.intrinsiccap.net:%} title {!!str Intrinsic} group {!!str Cap}}} {!!map {metric {!!str rail.loadingcap.net:%} title {!!str Loading} group {!!str Cap}}} {!!map {metric {!!str rail.totalcap.net:%} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str rail.averagedemandcurrent.net:%} title {!!str Avg} group {!!str TC_SUM}}} {!!map {metric {!!str rail.peakdemandcurrent.net:%} title {!!str Peak} group {!!str TC_SUM}}} {!!map {metric {!!str rail.averagesupplycurrent.net:%} title {!!str Avg} group {!!str VC_SUM}}} {!!map {metric {!!str rail.peaksupplycurrent.net:%} title {!!str Peak} group {!!str VC_SUM}}} {!!map {metric {!!str rail.rj.min.net:%} title {!!str Min} group {!!str RJ}}} {!!map {metric {!!str rail.rj.max.net:%} title {!!str Max} group {!!str RJ}}} {!!map {metric {!!str rail.rj.avg.net:%} title {!!str Avg} group {!!str RJ}}} {!!map {metric {!!str rail.rj.violations.net:%} title {!!str Viols} group {!!str RJ}}} {!!map {metric {!!str rail.ir.dynamic.min.net:%} title {!!str Min} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.max.net:%} title {!!str Max} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.avg.net:%} title {!!str Avg} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.violations.net:%} title {!!str Viols} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.static.min.net:%} title {!!str Min} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.max.net:%} title {!!str Max} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.avg.net:%} title {!!str Avg} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.violations.net:%} title {!!str Viols} group {!!str {Static IR}}}} {!!map {metric {!!str rail.worstircycle.net:%} title {!!str {Worst IR Cycle}} group {!!str Simulation}}} {!!map {metric {!!str rail.rushcurrent.net:%} title {!!str {Rush Current}} group {!!str Simulation}}} {!!map {metric {!!str rail.wakeuptime.net:%} title {!!str {Wake Up Time}} group {!!str Simulation}}} {!!map {metric {!!str rail.totalpowerswitchesturnedon.net:%} title {!!str {Power Switches On}} group {!!str Simulation}}}}}}} {!!map {id {!!str emir_iv_t} type {!!str table} key {!!map {{Domain | Net} {!!str rail.worstivreport.name:*.type:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.worstivreport.name:%.type:%} title {!!str {IV Reports}}}}}}}} {!!map {id {!!str emir_em} type {!!str section} title {!!str {AC Limit}} children {!!seq {{!!map {id {!!str emir_em_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str check.ac_limit.rms} title {!!str RMS} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.peak} title {!!str Peak} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.avg} title {!!str Avg} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.rms} title {!!str RMS} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.peak} title {!!str Peak} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.avg} title {!!str Avg} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.rms} title {!!str RMS} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.peak} title {!!str Peak} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.avg} title {!!str Avg} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.wiresegment.rms} title {!!str RMS} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.peak} title {!!str Peak} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.avg} title {!!str Avg} group {!!str {Wire Segments}}}}}}}}}}}} {!!map {id {!!str emir_frequency_violations} type {!!str section} title {!!str {Frequency Violations}} children {!!seq {{!!map {id {!!str emir_frequency_violations_t} type {!!str table} key {!!map {View {!!str frequency.violations.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str frequency.instances} title {!!str Instances} group {!!str Total}}} {!!map {metric {!!str frequency.violations.analysis_view:%} title {!!str Violations} group {!!str All}}} {!!map {metric {!!str frequency.violations.clock.analysis_view:%} title {!!str Violations} group {!!str Clock}}}}}}}}}}}}}}} {!!map {id {!!str power_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str power_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str power_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Test} children {!!seq {{!!map {id {!!str test_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_dashboard_filter} type {!!str run_snapshot_filter}}}}}}} {!!map {id {!!str faults} type {!!str section} title {!!str Summmary} hidden {!!false 0} children {!!seq {{!!map {id {!!str test_design} type {!!str section} title {!!str {Design Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_design_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances} group {!!str Design} title {!!str Insts}}} {!!map {metric {!!str design.instances.register} group {!!str Design} title {!!str Flops}}} {!!map {metric {!!str design.ports.input} group {!!str Ports} title {!!str Input}}} {!!map {metric {!!str design.ports.output} group {!!str Ports} title {!!str Output}}} {!!map {metric {!!str design.ports.inout} group {!!str Ports} title {!!str Bidi}}}}}}}}}}} {!!map {id {!!str fault_coverage} type {!!str section} title {!!str {Fault Coverage Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fault_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.atcov} title {!!str %ATCOV}}} {!!map {metric {!!str atpg.stats:%.total_faults} title {!!str {Total Faults}}}} {!!map {metric {!!str atpg.stats:%.untested_faults} title {!!str {Untested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.possible_faults} title {!!str {Possible Faults}}}} {!!map {metric {!!str atpg.stats:%.redundant_faults} title {!!str {Redundant Faults}}}}}}}}}}}} {!!map {id {!!str fault_count} type {!!str section} title {!!str {Fault Count}} hidden {!!true 1} children {!!seq {{!!map {id {!!str ignored_faults_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.ignored_faults}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.ignored_faults} title {!!str {Ignored Fault Count}}}}}}}}}}}}}}}} {!!map {id {!!str testmode} type {!!str section} title {!!str Testmodes} hidden {!!false 0} children {!!seq {{!!map {id {!!str testmode_summary} type {!!str section} title {!!str {Testmode Summary}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_summary_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.is_opcg}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.compression_type} title {!!str {Compression (xor/misr)}}}} {!!map {metric {!!str tsv.testmode:%.is_decomp} title {!!str Decompression}}} {!!map {metric {!!str tsv.testmode:%.is_opcg} title {!!str {Is OPCG}}}} {!!map {metric {!!str tsv.testmode:%.masking_type} title {!!str {Masking Type}}}} {!!map {metric {!!str tsv.testmode:%.is_low_power_gating} title {!!str {Is Low Power Gating}}}} {!!map {metric {!!str tsv.testmode:%.is_lbist} title {!!str {Is Lbist}}}} {!!map {metric {!!str tsv.testmode:%.is_2d_elastic} title {!!str {Is 2D Elastic}}}}}}}}}}}} {!!map {id {!!str testmode_coverage} type {!!str section} title {!!str {Testmode Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str global_coverage} type {!!str section} title {!!str {Global Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_global_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str scan_chains} type {!!str section} title {!!str {Scan Chain Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_scan_chain_details_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.num_controllable_chains}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.num_controllable_chains} title {!!str {#control chains}}}} {!!map {metric {!!str tsv.testmode:%.num_observable_chains} title {!!str {#observe chains}}}} {!!map {metric {!!str tsv.testmode:%.num_controllable_and_observable_chains} title {!!str {#controllable and observe chains}}}} {!!map {metric {!!str tsv.testmode:%.longest_scan_chain} title {!!str {Longest Scan Chain}}}} {!!map {metric {!!str tsv.testmode:%.shortest_scan_chain} title {!!str {Shortest Scan Chain}}}}}}}}}}}} {!!map {id {!!str pattern_statistics} type {!!str section} title {!!str {Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_pattern_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}} {!!map {id {!!str experiments} type {!!str section} title {!!str Experiments} hidden {!!false 0} children {!!seq {{!!map {id {!!str experiments_global_statistics} type {!!str section} title {!!str {Global Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str global_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_testmode_statistics} type {!!str section} title {!!str {Testmode Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_pattern_statistics} type {!!str section} title {!!str {Final Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str final_patterns_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}}}}}} {!!map {title {!!str Route} children {!!seq {{!!map {id {!!str route_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str route_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str route_route} type {!!str section} title {!!str Routing} children {!!seq {{!!map {id {!!str route_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.route.drc.image}}}}}}} {!!map {id {!!str route_route_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}}}}}}}}}}}} {!!map {id {!!str route_wirelength} type {!!str section} title {!!str {Wirelength Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_wirelength_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.wirelength} title {!!str Total}}} {!!map {metric {!!str route.wirelength.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_overflow} type {!!str section} title {!!str {Congestion Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_overflow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_layer_drc} type {!!str section} title {!!str {Per Layer DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_drc_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_type_drc} type {!!str section} title {!!str {Per Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_type_drc_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str per_layer_type} type {!!str section} title {!!str {Per Layer & Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_type_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str route_via} type {!!str section} title {!!str {Via Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_via_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}}}} {!!map {id {!!str rblkg} type {!!str section} title {!!str {Blockage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str rblkg_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str route_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str route_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Flow} children {!!seq {{!!map {id {!!str flow_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str flow_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str flow_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str flow_log_flow} type {!!str section} title {!!str {Log and Flow Info}} children {!!seq {{!!map {id {!!str flow_log_flow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}}}}}}}} {!!map {id {!!str fv} type {!!str section} title {!!str {Formal Verification}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str fv.result} title {!!str Result}}} {!!map {metric {!!str fv.points:*} group {!!str Points}}}}}}}}}}} {!!map {id {!!str flow_config} type {!!str section} title {!!str {Non-Default Root Config Options}} children {!!seq {{!!map {id {!!str flow_config_t} type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}}}} {!!map {id {!!str flow_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str flow_machine_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}} {!!map {id {!!str flow_runtime_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}} {!!map {id {!!str flow_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str flow_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}} html {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}}}} {!!map {design_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}} {!!map {summary_cpu {!!map {type {!!str header} title {!!str {Stylus runtime summary}}}}}} {!!map {summary_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {setup_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram} title {!!str {Setup TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Setup TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {hold_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram} title {!!str {Hold TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {hold_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Hold TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}} {!!map {timing_double_clocking {!!map {type {!!str collapse_header} nested {!!map {timing_double_clocking_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}} hidden {!!true 1} title {!!str {Double Clocking}}}}}} {!!map {timing_min_pulse_width {!!map {type {!!str collapse_header} nested {!!map {timing_min_pulse_width_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*} {View | Clock} {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*.clock:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Min Pulse Width Timing}}}}}} {!!map {timing_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {timing_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_detail {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cell_insts {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}}}} {!!map {clock_phys_cell_area {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}}}} {!!map {clock_phys_creator {!!map {type {!!str collapse_header} nested {!!map {clock_phys_creator_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}}}} {!!map {clock_phys_nets {!!map {type {!!str collapse_header} nested {!!map {clock_phys_nets_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_phys_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_buffer_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_buffer_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}}}} {!!map {clock_phys_stage_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_stage_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_detail {!!map {type {!!str collapse_header} nested {!!map {clock_drv_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}}}} {!!map {clock_drv_halo {!!map {type {!!str collapse_header} nested {!!map {clock_drv_halo_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_drv_tran {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_tran_tar_early {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_early_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}}}} {!!map {clock_drv_tran_tar_late {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_late_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}}}} {!!map {clock_drv_tran_top {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_top_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}}}} {!!map {clock_drv_tran_trunk {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_trunk_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}}}} {!!map {clock_drv_tran_leaf {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_leaf_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}} {!!map {clock_skew_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_skew_early_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_early_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}}}} {!!map {clock_skew_late_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_late_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}}}} {!!map {cts_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {cts_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_physical_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {physical_physical_insts {!!map {type {!!str collapse_header} nested {!!map {physical_physical_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}}}} {!!map {physical_physical_area {!!map {type {!!str collapse_header} nested {!!map {physical_physical_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}}}} {!!map {physical_physical_multibit {!!map {type {!!str collapse_header} nested {!!map {physical_physical_multibit_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}}}} {!!map {physical_physical_vth {!!map {type {!!str collapse_header} nested {!!map {physical_per_vth_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}}}} {!!map {physical_physical_hinst {!!map {type {!!str collapse_header} nested {!!map {physical_per_hinst_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}} {!!map {physical_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {physical_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}} {!!map {power_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {power_leakage {!!map {type {!!str collapse_header} nested {!!map {power_leakage_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}}}} {!!map {power_internal {!!map {type {!!str collapse_header} nested {!!map {power_internal_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}}}} {!!map {power_switching {!!map {type {!!str collapse_header} nested {!!map {power_switching_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}}}} {!!map {power_per_block {!!map {type {!!str collapse_header} nested {!!map {power_per_block_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}}}} {!!map {power_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {power_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}} {!!map {metric {!!str design.route.drc.image} title {!!str {Route DRC}}}}}}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}} {!!map {route_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {route_overflow {!!map {type {!!str collapse_header} nested {!!map {route_overflow_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}}}} {!!map {per_layer_drc {!!map {type {!!str collapse_header} nested {!!map {per_layer_drc_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}}}} {!!map {per_type_drc {!!map {type {!!str collapse_header} nested {!!map {per_type_drc_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}}}} {!!map {per_layer_type {!!map {type {!!str collapse_header} nested {!!map {per_layer_type_t {!!map {type {!!str vertical_table} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}}}} {!!map {route_via {!!map {type {!!str collapse_header} nested {!!map {route_via_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}}}} {!!map {rblkg {!!map {type {!!str collapse_header} nested {!!map {rblkg_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}}}} {!!map {route_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_config {!!map {type {!!str header} title {!!str {Non-Default Root Config Options}}}}}} {!!map {flow_config_t {!!map {type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}}}} {!!map {flow_cpu_t {!!map {type {!!str cpu}}}}}}}}}}}} excel {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}}}}}}}}} text {HUDDLE {!!seq {{!!map {{} {!!seq {{!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS_R2R}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS_R2R}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS_R2R}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV(T)}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV(C)}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str POWER(L)}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str UTIL}}} {!!map {metric {!!str design.instances.logical} title {!!str INSTS}}} {!!map {metric {!!str design.area.logical} title {!!str AREA}}} {!!map {metric {!!str route.drc} title {!!str DRC}}} {!!map {metric {!!str flow.realtime} title {!!str WALL}}}}}}}}}}}}}}}}}
<CMD> set pegDefaultResScaleFactor 1
<CMD> set pegDetailResScaleFactor 1
<CMD> set pegEnableDualViewForTQuantus 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
<CMD> set spgUnflattenIlmInCheckPlace 2
<CMD> set timing_library_ca_derate_data_consistency 0
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_remove_data_path_pessimism_min_slack_threshold -1.70141e+38
<CMD> set defStreamOutCheckUncolored false
<CMD> set init_verilog_tolerate_port_mismatch 0
<CMD> set lefdefInputCheckColoredShape 0
<CMD> set load_netlist_ignore_undefined_cell 1
<CMD> set init_lef_file {/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_tech.lef /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_macro.lef}
<CMD> init_design
#% Begin Load MMMC data ... (date=01/10 16:58:21, mem=798.4M)
Extraction setup Started 
Extraction setup Started 
The existing analysis_view 'default_emulate_view' has been replaced with new attributes.
INFO: New setup and hold views overwrite old settings during design initialization
#% End Load MMMC data ... (date=01/10 16:58:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=798.8M, current mem=798.8M)
default_emulate_rc_corner

Loading LEF file /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_tech.lef ...

Loading LEF file /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_macro.lef ...
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-58):	MACRO 'ACHCONX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-209):	Cell 'ACHCONX2' has been found in db, no extra pin 'A' can be added for existing macro.
**WARN: (IMPLF-209):	Cell 'ACHCONX2' has been found in db, no extra pin 'B' can be added for existing macro.
**WARN: (IMPLF-209):	Cell 'ACHCONX2' has been found in db, no extra pin 'CI' can be added for existing macro.
**WARN: (IMPLF-209):	Cell 'ACHCONX2' has been found in db, no extra pin 'VSS' can be added for existing macro.
**WARN: (IMPLF-209):	Cell 'ACHCONX2' has been found in db, no extra pin 'VDD' can be added for existing macro.
**WARN: (IMPLF-61):	1 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-61' for more detail.
**WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from Desktop/Default1.view
Reading default_emulate_libset_max timing library '/mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
Read 489 cells in library 'slow_vdd1v0' 
*** End library_loading (cpu=0.01min, real=0.00min, mem=13.5M, fe_cpu=1.53min, fe_real=10.33min, fe_mem=1126.5M) ***
#% Begin Load netlist data ... (date=01/10 16:58:22, mem=811.4M)
*** Begin netlist parsing (mem=1126.5M) ***
Created 489 new cells from 1 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'genus_invs_des/genus.v'

*** Memory Usage v#1 (Current mem = 1128.531M, initial mem = 476.039M) ***
*** End netlist parsing (cpu=0:00:00.2, real=0:00:01.0, mem=1128.5M) ***
#% End Load netlist data ... (date=01/10 16:58:23, total cpu=0:00:00.2, real=0:00:01.0, peak res=822.3M, current mem=822.3M)
Top level cell is picorv32.
Hooked 489 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell picorv32 ...
*** Netlist is unique.
**WARN: (IMPTRN-1103):	Cell (0) ACHCONX2's height is less than placement-grid.
** info: there are 584 modules.
** info: there are 9104 stdCell insts.

*** Memory Usage v#1 (Current mem = 1187.457M, initial mem = 476.039M) ***
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
Generating auto layer map file.
Importing multi-corner technology file(s) for preRoute extraction...
/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch
Generating auto layer map file.
Completed (cpu: 0:00:05.8 real: 0:00:06.0)
Set Shrink Factor to 1.00000
Summary of Active RC-Corners : 
 
 Analysis View: default_emulate_view
    RC-Corner Name        : default_emulate_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch'
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
*Info: initialize multi-corner CTS.
Reading timing constraints file 'genus_invs_des/genus.default_emulate_constraint_mode.sdc' ...
Current (total cpu=0:01:39, real=0:10:28, peak res=1154.7M, current mem=1154.7M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File genus_invs_des/genus.default_emulate_constraint_mode.sdc, Line 9).

**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File genus_invs_des/genus.default_emulate_constraint_mode.sdc, Line 10).

picorv32
INFO (CTE): Reading of timing constraints file genus_invs_des/genus.default_emulate_constraint_mode.sdc completed, with 2 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1173.1M, current mem=1173.1M)
Current (total cpu=0:01:39, real=0:10:28, peak res=1173.1M, current mem=1173.1M)
Total number of combinational cells: 327
Total number of sequential cells: 152
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
Total number of usable buffers: 16
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
Total number of usable inverters: 19
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site CoreSite -r 0.99200565971 0.70 0.0 0.0 0.0 0.0
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site CoreSite -r 0.975771749298 0.70 15.0 0.0 15.0 15.0
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site CoreSite -r 0.959693877551 0.699765 15.0 15.0 15.0 15.0
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site CoreSite -r 0.959693877551 0.70 15.0 15.01 15.0 15.01
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site CoreSite -r 0.94388224471 0.699755 15.0 15.01 15.0 15.01
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 3 bottom 3 left 3 right 3} -spacing {top 3 bottom 3 left 3 right 3} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None


viaInitial starts at Wed Jan 10 17:10:22 2024
viaInitial ends at Wed Jan 10 17:10:22 2024
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1653.3M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal10|        4       |       NA       |
|  Via10 |        8       |        0       |
| Metal11|        4       |       NA       |
+--------+----------------+----------------+
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VDD VSS} -layer Metal11 -direction horizontal -width 3 -spacing 3 -number_of_sets 3 -start_from bottom -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1658.0M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1658.0M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1658.0M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1658.0M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1658.0M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 6 wires.
ViaGen created 12 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  Via10 |       12       |        0       |
| Metal11|        6       |       NA       |
+--------+----------------+----------------+
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst *
<CMD> globalNetConnect VDD -type tiehi -instanceBasename *
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst *
<CMD> globalNetConnect VSS -type tielo -instanceBasename *
<CMD> zoomBox -17.42700 -10.95150 226.46050 207.38000
<CMD> createPGPin VDD -net VDD -geom Metal10 9 0 12 12
<CMD> createPGPin VSS -net VSS -geom Metal10 3 0 6 6
<CMD> zoomBox -21.93700 -12.12050 264.98950 244.74000
<CMD> zoomBox -27.83250 -13.56150 309.72850 288.62750
<CMD> zoomBox -17.09000 -8.97650 269.83700 247.88450
<CMD> zoomBox -7.95900 -5.07900 235.92900 213.25300
<CMD> zoomBox 20.82550 7.20650 129.04050 104.08200
<CMD> zoomBox 24.26950 8.67650 116.25200 91.02050
<CMD> zoomBox -3.70150 3.96850 123.61050 117.94000
<CMD> zoomBox 1.04150 6.34000 109.25700 103.21600
<CMD> zoomBox 3.45650 8.48200 95.43950 90.82650
<CMD> zoomBox 7.02250 11.91600 73.48050 71.41000
<CMD> zoomBox 8.41500 13.25700 64.90450 63.82700
<CMD> zoomBox 9.59900 14.39700 57.61500 57.38150
<CMD> zoomBox 10.54000 15.83150 51.35350 52.36850
<CMD> zoomBox 9.14200 14.99300 57.15800 57.97750
<CMD> zoomBox 7.49750 14.00650 63.98700 64.57650
<CMD> zoomBox 5.56300 12.84550 72.02150 72.34000
<CMD> zoomBox 3.28700 11.48000 81.47350 81.47350
<CMD> zoomBox 0.60950 9.87350 92.59350 92.21900
<CMD> zoomBox -7.07650 2.16700 101.14000 99.04400
<CMD> zoomBox -26.81100 -17.56750 122.97050 116.51900
<CMD> zoomBox -40.79700 -26.69750 135.41700 131.05150
<CMD> zoomBox -56.80800 -40.45550 150.50250 145.13150
<CMD> zoomBox -67.74100 -57.63550 176.15400 160.70250
<CMD> zoomBox -93.52050 -73.94950 193.41450 182.91850
<CMD> getSrouteMode -allowWrongWayRoute -quiet
<CMD> getSrouteMode -viaThruToClosestRing -quiet
<CMD> getSrouteMode -extendNearestTarget -quiet
<CMD> getSrouteMode -targetNumber -quiet
<CMD> getSrouteMode -targetSearchDistance -quiet
<CMD> getSrouteMode -jogThresholdRatio -quiet
<CMD> getSrouteMode -blockPinConnectRingPinCorners -quiet
<CMD> getSrouteMode -blockPinRouteWithPinWidth -quiet
<CMD> getSrouteMode -padPinMinViaSize -quiet
<CMD> getSrouteMode -padPinSplit -quiet
<CMD> getSrouteMode -padRingLefConvention -quiet
<CMD> getSrouteMode -signalPinAsPG -quiet
<CMD> getSrouteMode -corePinJoinLimit -quiet
<CMD> getSrouteMode -corePinLength -quiet
<CMD> getSrouteMode -corePinLengthAsInstance -quiet
<CMD> getSrouteMode -corePinReferenceMacro -quiet
<CMD> getSrouteMode -treatEndcapAsCore -quiet
<CMD> getSrouteMode -secondaryPinMaxGap -quiet
<CMD> getSrouteMode -secondaryPinRailWidth -quiet
<CMD> getSrouteMode -srpgAonCellPin -quiet
<CMD> getSrouteMode -viaConnectToShape -quiet
<CMD> getSrouteMode -layerNormalCost -quiet
<CMD> getSrouteMode -layerWrongWayCost -quiet
<CMD> setSrouteMode -viaConnectToShape { stripe }
<CMD> sroute -connect { corePin } -layerChangeRange { Metal1(1) Metal11(11) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal11(11) } -nets { VDD VSS } -allowLayerChange 1 -targetViaLayerRange { Metal1(1) Metal11(11) }
**WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
*** Begin SPECIAL ROUTE on Wed Jan 10 17:21:23 2024 ***
SPECIAL ROUTE ran on directory: /home/p/paschalk
SPECIAL ROUTE ran on machine: cn90.it.auth.gr (Linux 3.10.0-1160.105.1.el7.x86_64 x86_64 2.30Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectBlockPin set to false
srouteConnectConverterPin set to false
srouteConnectPadPin set to false
srouteConnectStripe set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 11
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring blockring blockpin coverpin noshape blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 11
srouteTopTargetLayerLimit set to 11
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3133.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
**WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
   **WARN: CORE MACRO ACHCONX2 has no site specification
   A total of 1 warning.
Read in 24 layers, 11 routing layers, 1 overlap layer
Read in 2 nondefault rules, 0 used
Read in 583 macros, 115 used
Read in 115 components
  115 core components: 115 unplaced, 0 placed, 0 fixed
Read in 2 physical pins
  2 physical pins: 0 unplaced, 0 placed, 2 fixed
Read in 409 logical pins
Read in 401 nets
Read in 2 special nets, 2 routed
Read in 232 terminals
2 nets selected.

Begin power routing ...
CPU time for VDD FollowPin 0 seconds
CPU time for VSS FollowPin 0 seconds
  Number of Core ports routed: 240
  Number of Followpin connections: 120
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3136.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 2 io pins ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 360 wires.
ViaGen created 2160 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal1 |       360      |       NA       |
|  Via1  |       240      |        0       |
|  Via2  |       240      |        0       |
|  Via3  |       240      |        0       |
|  Via4  |       240      |        0       |
|  Via5  |       240      |        0       |
|  Via6  |       240      |        0       |
|  Via7  |       240      |        0       |
|  Via8  |       240      |        0       |
|  Via9  |       240      |        0       |
+--------+----------------+----------------+
<CMD> zoomBox -112.32050 -85.41300 225.25000 216.78450
<CMD> zoomBox -134.43800 -98.89950 262.70350 256.62700
<CMD> zoomBox -80.64700 -57.36150 256.92350 244.83600
<CMD> zoomBox -39.36250 52.67700 167.94850 238.26450
<CMD> zoomBox -29.50650 78.26200 146.70800 236.01150
<CMD> zoomBox -21.12900 100.00900 128.65350 234.09650
<CMD> zoomBox -2.81100 147.56300 89.17450 229.90950
<CMD> zoomBox 1.11550 158.93300 79.30350 228.92800
<CMD> zoomBox -19.26150 99.93300 130.52300 234.02200
<CMD> zoomBox -46.04750 22.37650 197.85150 240.71800
<CMD> zoomBox -72.70850 -54.81950 264.86800 247.38350
<CMD> zoomBox -89.66350 -103.91100 307.48550 251.62200
<CMD> zoomBox -98.73050 -154.23100 368.50400 264.04350
<CMD> zoomBox -69.98950 -94.21000 327.16000 261.32350
<CMD> zoomBox -27.69000 86.99350 148.52750 244.74600
<CMD> zoomBox -8.90400 167.30500 69.28500 237.30100
<CMD> zoomBox -5.39950 173.82900 61.06150 233.32600
<CMD> zoomBox -2.17550 178.18800 54.31650 228.76050
<CMD> zoomBox -19.57450 151.68800 88.64600 248.56850
<CMD> zoomBox -33.55500 130.39450 116.23100 264.48500
<CMD> zoomBox -42.44600 116.85300 133.77300 274.60650
<CMD> zoomBox -43.57250 101.08300 163.74400 286.67550
<CMD> zoomBox -47.31150 82.43500 196.59050 300.77950
<CMD> zoomBox -51.71100 60.49650 235.23300 317.37250
<CMD> zoomBox -73.06650 25.38400 264.51500 327.59150
<CMD> zoomBox -97.88250 -16.15550 299.27250 339.38300
<CMD> zoomBox -110.84800 -43.08400 356.39300 375.19650
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
<CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule LEFSpecialRouteSpec
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
<CMD> setPlaceMode -reset
<CMD> setPlaceMode -congEffort high -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
<CMD> setDesignMode -process 45
##  Process: 45            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'medium'.
<CMD> getPlaceMode
-place_design_floorplan_mode false         # bool, default=false
-place_design_refine_macro false           # bool, default=false
-place_design_refine_place true            # bool, default=true
-place_detail_activity_power_driven false
                                           # bool, default=false
-place_detail_allow_border_pin_abut false
                                           # bool, default=false
-place_detail_allow_single_height_row_symmetry_x {}
                                           # string, default=""
-place_detail_check_cut_spacing false      # bool, default=false
-place_detail_check_inst_space_group false
                                           # bool, default=false
-place_detail_check_route false            # bool, default=false, user setting
-place_detail_color_aware_legal false      # bool, default=false
-place_detail_context_aware_legal all      # enums={none all optional required user ignore_soft}_list, default=all
-place_detail_eco_max_distance 0           # float, default=0, min=0, max=9999
-place_detail_eco_priority_insts placed    # enums={placed fixed eco}, default=placed
-place_detail_fixed_shifter false          # bool, default=false
-place_detail_honor_inst_pad false         # bool, default=false
-place_detail_io_pin_blockage false        # bool, default=false
-place_detail_iraware_max_drive_strength 0
                                           # float, default=0, min=0, max=2147483647
-place_detail_irdrop_aware_effort none     # enums={none low medium high}, default=none
-place_detail_irdrop_aware_timing_effort high
                                           # enums={none standard high}, default=high
-place_detail_irdrop_region_number 100     # uint, default=100
-place_detail_legalization_inst_gap 0      # int, default=0
-place_detail_max_shifter_column_depth 9999
                                           # float, default=9999
-place_detail_max_shifter_depth 9999       # float, default=9999
-place_detail_max_shifter_row_depth 9999
                                           # float, default=9999
-place_detail_no_filler_without_implant false
                                           # bool, default=false
-place_detail_pad_fixed_insts false        # bool, default=false
-place_detail_pad_physical_cells false     # bool, default=false
-place_detail_preroute_as_obs {}           # string, default=""
-place_detail_preserve_routing true        # bool, default=true, user setting
-place_detail_remove_affected_routing false
                                           # bool, default=false, user setting
-place_detail_sdp_alignment_in_refine false
                                           # bool, default=false
-place_detail_swap_eeq_cells false         # bool, default=false, user setting
-place_detail_use_check_drc false          # bool, default=false
-place_detail_use_diffusion_transition_fill false
                                           # bool, default=false
-place_detail_use_GA_filler_groups false
                                           # bool, default=false
-place_detail_use_no_diffusion_one_site_filler false
                                           # bool, default=false
-place_detail_wire_length_opt_effort medium
                                           # enums={none medium high}, default=medium
-place_global_activity_power_driven false
                                           # enums={false true}, default=false
-place_global_activity_power_driven_effort standard
                                           # enums={standard high}, default=standard
-place_global_align_macro false            # bool, default=false
-place_global_allow_3d_stack false         # bool, default=false
-place_global_auto_blockage_in_channel partial
                                           # enums={none soft partial}, default=partial
-place_global_clock_gate_aware true        # bool, default=true, user setting
-place_global_clock_power_driven true      # bool, default=true
-place_global_clock_power_driven_effort low
                                           # enums={low standard high}, default=low
-place_global_cong_effort high             # enums={low medium high extreme auto}, default=auto, user setting
-place_global_cpg_effort low               # enums={low medium high}, default=low
-place_global_cpg_file {}                  # string, default=""
-place_global_enable_distributed_place false
                                           # bool, default=false
-place_global_ignore_scan true             # enums={true 1 false 0 auto}, default=true, user setting
-place_global_ignore_spare false           # bool, default=false, user setting
-place_global_max_density -1               # float, default=-1
-place_global_module_aware_spare false     # bool, default=false, user setting
-place_global_module_padding {}            # string, default=""
-place_global_place_io_pins true           # bool, default=false, user setting
-place_global_reorder_scan true            # bool, default=true, user setting
-place_global_sdp_alignment false          # bool, default=false
-place_global_sdp_place false              # enums={false true}, default=false
-place_global_soft_guide_strength low      # enums={low medium high}, default=low
-place_global_timing_effort medium         # enums={medium high}, default=medium
-place_global_uniform_density false        # enums={false true}, default=false
-place_hard_fence true                     # bool, default=true
-place_opt_post_place_tcl {}               # string, default=""
-place_opt_run_global_place full           # enums={none seed full}, default=full
-place_spare_update_timing_graph true      # bool, default=true
-powerDriven false                         # bool, default=false, user setting, private
-timingDriven true                         # bool, default=true, user setting, private

<CMD> place_opt_design
**INFO: User settings:
setDesignMode -process                              45
setExtractRCMode -coupling_c_th                     0.1
setExtractRCMode -relative_c_th                     1
setExtractRCMode -total_c_th                        0
setUsefulSkewMode -maxAllowedDelay                  1
setUsefulSkewMode -noBoundary                       false
setDelayCalMode -engine                             aae
setPlaceMode -place_detail_check_route              false
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  false
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              high
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            true
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
setRouteMode -earlyGlobalRoutePartitionPinGuide     true

*** place_opt_design #1 [begin] : totSession cpu/real = 0:04:59.2/0:41:51.9 (0.1), mem = 1691.7M
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
**Info: (IMPSP-307): Design contains fractional 1 cell.
Estimated cell power/ground rail width = 0.160 um
*** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:59.5/0:41:52.2 (0.1), mem = 1688.4M
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 30 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:01.0) ***
Effort level <high> specified for tdgp_reg2reg_default path_group
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
No user-set net weight.
Net fanout histogram:
2		: 6225 (61.8%) nets
3		: 2455 (24.4%) nets
4     -	14	: 1063 (10.6%) nets
15    -	39	: 318 (3.2%) nets
40    -	79	: 6 (0.1%) nets
80    -	159	: 4 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 1 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=high gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=9076 (0 fixed + 9076 movable) #buf cell=0 #inv cell=283 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=10072 #term=37149 #term/net=3.69, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=304
stdCell: 9076 single + 0 double + 0 multi
Total standard cell length = 18.2266 (mm), area = 0.0312 (mm^2)
**Info: (IMPSP-307): Design contains fractional 1 cell.
Average module density = 0.698.
Density for the design = 0.698.
       = stdcell_area 91133 sites (31167 um^2) / alloc_area 130543 sites (44646 um^2).
Pin Density = 0.2846.
            = total # of pins 37149 / total area 130543.
=== lastAutoLevel = 8 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 1.330e-08 (5.99e-09 7.32e-09)
              Est.  stn bbox = 1.415e-08 (6.36e-09 7.80e-09)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1807.0M
Iteration  2: Total net bbox = 1.330e-08 (5.99e-09 7.32e-09)
              Est.  stn bbox = 1.415e-08 (6.36e-09 7.80e-09)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1807.0M
*** Finished SKP initialization (cpu=0:00:03.6, real=0:00:03.0)***
Iteration  3: Total net bbox = 1.482e+03 (5.49e+02 9.34e+02)
              Est.  stn bbox = 1.977e+03 (7.25e+02 1.25e+03)
              cpu = 0:00:04.9 real = 0:00:05.0 mem = 1893.4M
Iteration  4: Total net bbox = 9.111e+04 (4.47e+04 4.64e+04)
              Est.  stn bbox = 1.207e+05 (5.69e+04 6.38e+04)
              cpu = 0:00:04.9 real = 0:00:05.0 mem = 1914.2M
Iteration  5: Total net bbox = 9.111e+04 (4.47e+04 4.64e+04)
              Est.  stn bbox = 1.207e+05 (5.69e+04 6.38e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1914.2M
Iteration  6: Total net bbox = 1.302e+05 (6.24e+04 6.78e+04)
              Est.  stn bbox = 1.780e+05 (8.11e+04 9.69e+04)
              cpu = 0:00:05.3 real = 0:00:05.0 mem = 1894.2M
Iteration  7: Total net bbox = 1.684e+05 (7.97e+04 8.87e+04)
              Est.  stn bbox = 2.238e+05 (9.97e+04 1.24e+05)
              cpu = 0:00:06.5 real = 0:00:07.0 mem = 1896.1M
Iteration  8: Total net bbox = 1.684e+05 (7.97e+04 8.87e+04)
              Est.  stn bbox = 2.238e+05 (9.97e+04 1.24e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1896.1M
Iteration  9: Total net bbox = 1.695e+05 (8.03e+04 8.92e+04)
              Est.  stn bbox = 2.263e+05 (1.01e+05 1.26e+05)
              cpu = 0:00:05.6 real = 0:00:05.0 mem = 1893.1M
Iteration 10: Total net bbox = 1.695e+05 (8.03e+04 8.92e+04)
              Est.  stn bbox = 2.263e+05 (1.01e+05 1.26e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1893.1M
Iteration 11: Total net bbox = 1.649e+05 (7.66e+04 8.82e+04)
              Est.  stn bbox = 2.190e+05 (9.54e+04 1.24e+05)
              cpu = 0:00:14.2 real = 0:00:14.0 mem = 1894.1M
Iteration 12: Total net bbox = 1.649e+05 (7.66e+04 8.82e+04)
              Est.  stn bbox = 2.190e+05 (9.54e+04 1.24e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1894.1M
Finished Global Placement (cpu=0:00:41.7, real=0:00:42.0, mem=1894.1M)
Keep Tdgp Graph and DB for later use
Info: 0 clock gating cells identified, 0 (on average) moved 0/6
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 1 cell.
*** Starting refinePlace (0:05:43 mem=1894.1M) ***
Total net bbox length = 1.653e+05 (7.689e+04 8.837e+04) (ext = 1.549e+04)
Move report: Detail placement moves 9076 insts, mean move: 0.59 um, max move: 27.22 um 
	Max move on inst (pcpi_insn_reg[19]): (174.47, 38.96) --> (171.20, 15.01)
	Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 1922.7MB
Summary Report:
Instances move: 9076 (out of 9076 movable)
Instances flipped: 0
Mean displacement: 0.59 um
Max displacement: 27.22 um (Instance: pcpi_insn_reg[19]) (174.474, 38.9575) -> (171.2, 15.01)
	Length: 25 sites, height: 1 rows, site name: CoreSite, cell type: EDFFHQX1
Total net bbox length = 1.653e+05 (7.690e+04 8.842e+04) (ext = 1.543e+04)
Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 1922.7MB
*** Finished refinePlace (0:05:45 mem=1922.7M) ***
*** Finished Initial Placement (cpu=0:00:43.5, real=0:00:44.0, mem=1911.7M) ***
**Info: (IMPSP-307): Design contains fractional 1 cell.
Starting IO pin assignment...
The design is not routed. Using placement based method for pin assignment.
Completed IO pin assignment.
Effort level <high> specified for tdgp_reg2reg_default path_group

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  default_emulate_view
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 4134 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 4134
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 10072 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 10072
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10072 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 1.977119e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         3( 0.02%)   ( 0.02%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         3( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.39 seconds, mem = 1920.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0  36845 
[NR-eGR]  Metal2   (2V)         68417  54395 
[NR-eGR]  Metal3   (3H)         80407   5490 
[NR-eGR]  Metal4   (4V)         36011   1767 
[NR-eGR]  Metal5   (5H)         17290    226 
[NR-eGR]  Metal6   (6V)          2985     52 
[NR-eGR]  Metal7   (7H)           949     25 
[NR-eGR]  Metal8   (8V)           423     12 
[NR-eGR]  Metal9   (9H)           219      4 
[NR-eGR]  Metal10  (10V)            0      1 
[NR-eGR]  Metal11  (11H)           79      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       206781  98817 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 164938um
[NR-eGR] Total length: 206781um, number of vias: 98817
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6823um, number of vias: 5721
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.42 seconds, mem = 1922.3M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:00.9, real=0:00:01.0)***
Tdgp not successfully inited but do clear! skip clearing
**placeDesign ... cpu = 0: 0:47, real = 0: 0:47, mem = 1903.3M **
AAE DB initialization (MEM=1926.17 CPU=0:00:00.0 REAL=0:00:00.0) 
*** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:47.7/0:00:48.4 (1.0), totSession cpu/real = 0:05:47.1/0:42:40.7 (0.1), mem = 1926.2M
Enable CTE adjustment.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1471.2M, totSessionCpu=0:05:47 **
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:05:47.2/0:42:40.7 (0.1), mem = 1926.2M
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
**Info: (IMPSP-307): Design contains fractional 1 cell.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
AAE DB initialization (MEM=1936.2 CPU=0:00:00.0 REAL=0:00:00.0) 
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1482.1M, totSessionCpu=0:05:48 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1936.20 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 4134 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 4134
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 10072 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 10072
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10072 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 2.002136e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         3( 0.02%)   ( 0.02%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         3( 0.02%)   ( 0.02%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         6( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0  36845 
[NR-eGR]  Metal2   (2V)         68536  54487 
[NR-eGR]  Metal3   (3H)         80800   5700 
[NR-eGR]  Metal4   (4V)         37725   1878 
[NR-eGR]  Metal5   (5H)         17923    204 
[NR-eGR]  Metal6   (6V)          2799     48 
[NR-eGR]  Metal7   (7H)          1028     23 
[NR-eGR]  Metal8   (8V)           364     12 
[NR-eGR]  Metal9   (9H)           219      4 
[NR-eGR]  Metal10  (10V)            0      1 
[NR-eGR]  Metal11  (11H)           79      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       209473  99202 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 164938um
[NR-eGR] Total length: 209473um, number of vias: 99202
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7167um, number of vias: 5723
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.90 sec, Real: 0.90 sec, Curr Mem: 1940.79 MB )
Extraction called for design 'picorv32' of instances=9076 and nets=10263 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 1935.789M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1940.81)
siFlow : Timing analysis mode is single, using late cdB files
Total number of fetched objects 10090
End delay calculation. (MEM=2082.41 CPU=0:00:02.1 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2045.8 CPU=0:00:02.9 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:04.1 real=0:00:04.0 totSessionCpu=0:05:55 mem=2045.8M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.290  |
|           TNS (ns):| -39.925 |
|    Violating Paths:|   55    |
|          All Paths:|  3396   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |    435 (2593)    |   -2.599   |    435 (2593)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.811%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 1520.9M, totSessionCpu=0:05:55 **
*** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:08.1/0:00:08.2 (1.0), totSession cpu/real = 0:05:55.3/0:42:48.9 (0.1), mem = 2018.1M
** INFO : this run is activating medium effort placeOptDesign flow
**Info: (IMPSP-307): Design contains fractional 1 cell.
**Info: (IMPSP-307): Design contains fractional 1 cell.
*** Starting optimizing excluded clock nets MEM= 2018.1M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2018.1M) ***
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:05:55.6/0:42:49.2 (0.1), mem = 2018.1M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:05:55.9/0:42:49.5 (0.1), mem = 2214.9M
End: GigaOpt Route Type Constraints Refinement
The useful skew maximum allowed delay set by user is: 1
*** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:05:56.6/0:42:50.2 (0.1), mem = 2121.9M
Info: 1 clock net  excluded from IPO operation.
**Info: (IMPSP-307): Design contains fractional 1 cell.

Footprint cell information for calculating maxBufDist
*info: There are 10 candidate Buffer cells
*info: There are 12 candidate Inverter cells


Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.5/0:00:01.5 (1.0), totSession cpu/real = 0:05:58.1/0:42:51.6 (0.1), mem = 2142.5M
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:05:58.4/0:42:52.0 (0.1), mem = 2142.5M
Info: 1 clock net  excluded from IPO operation.
**Info: (IMPSP-307): Design contains fractional 1 cell.
*** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.8/0:00:01.8 (1.0), totSession cpu/real = 0:06:00.3/0:42:53.8 (0.1), mem = 2142.7M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:06:00.3/0:42:53.8 (0.1), mem = 2142.7M
Info: 1 clock net  excluded from IPO operation.
**Info: (IMPSP-307): Design contains fractional 1 cell.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   715|  4932|    -2.65|     0|     0|     0.00|     0|     0|     0|     0|    -1.29|   -39.92|       0|       0|       0| 69.81%|          |         |
|     5|    27|    -0.02|     0|     0|     0.00|     0|     0|     0|     0|     2.15|     0.00|     448|      27|     148| 71.81%| 0:00:06.0|  2249.1M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     2.15|     0.00|       5|       0|       0| 71.83%| 0:00:00.0|  2249.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:06.6 real=0:00:07.0 mem=2249.1M) ***

*** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:07.6/0:00:07.6 (1.0), totSession cpu/real = 0:06:07.9/0:43:01.4 (0.1), mem = 2167.0M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:21, real = 0:00:21, mem = 1647.4M, totSessionCpu=0:06:08 **

Active setup views:
 default_emulate_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:06:08.2/0:43:01.7 (0.1), mem = 2205.2M
**Info: (IMPSP-307): Design contains fractional 1 cell.
*info: 1 clock net excluded
*info: 66 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |     Worst View     |Pathgroup|                  End Point                  |
+--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------+
|   0.000|   0.000|   71.83%|   0:00:00.0| 2243.3M|default_emulate_view|       NA| NA                                          |
+--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2243.3M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2243.3M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.8/0:00:01.8 (1.0), totSession cpu/real = 0:06:10.0/0:43:03.5 (0.1), mem = 2169.3M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
**Info: (IMPSP-307): Design contains fractional 1 cell.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:06:10.1/0:43:03.7 (0.1), mem = 2226.5M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 71.83
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   71.83%|        -|   0.000|   0.000|   0:00:00.0| 2228.5M|
|   71.83%|        0|   0.000|   0.000|   0:00:00.0| 2229.5M|
|   71.83%|        0|   0.000|   0.000|   0:00:00.0| 2229.5M|
|   71.81%|        7|   0.000|   0.000|   0:00:01.0| 2249.6M|
|   71.49%|      216|   0.000|   0.000|   0:00:05.0| 2249.6M|
|   71.48%|        7|   0.000|   0.000|   0:00:00.0| 2249.6M|
|   71.48%|        0|   0.000|   0.000|   0:00:00.0| 2249.6M|
|   71.48%|        0|   0.000|   0.000|   0:00:00.0| 2249.6M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 71.48
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:08.0) (real = 0:00:08.0) **
*** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:08.0/0:00:08.0 (1.0), totSession cpu/real = 0:06:18.2/0:43:11.7 (0.1), mem = 2249.6M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:08, real=0:00:08, mem=2173.50M, totSessionCpu=0:06:18).
*** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:06:18.6/0:43:12.1 (0.1), mem = 2173.5M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  default_emulate_view
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 4134 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 4134
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 10545 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 10544
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10544 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 1.989688e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         3( 0.02%)   ( 0.02%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         3( 0.02%)   ( 0.02%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         6( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.44 seconds, mem = 2185.5M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
**Info: (IMPSP-307): Design contains fractional 1 cell.
*** Finished SKP initialization (cpu=0:00:01.4, real=0:00:01.0)***
Iteration  6: Total net bbox = 1.649e+05 (7.73e+04 8.77e+04)
              Est.  stn bbox = 2.156e+05 (9.46e+04 1.21e+05)
              cpu = 0:00:07.7 real = 0:00:08.0 mem = 2241.8M
Iteration  7: Total net bbox = 1.675e+05 (7.99e+04 8.76e+04)
              Est.  stn bbox = 2.185e+05 (9.76e+04 1.21e+05)
              cpu = 0:00:13.4 real = 0:00:14.0 mem = 2230.8M
Iteration  8: Total net bbox = 1.668e+05 (8.01e+04 8.66e+04)
              Est.  stn bbox = 2.175e+05 (9.78e+04 1.20e+05)
              cpu = 0:00:09.6 real = 0:00:09.0 mem = 2226.8M
Iteration  9: Total net bbox = 1.704e+05 (8.20e+04 8.84e+04)
              Est.  stn bbox = 2.206e+05 (9.95e+04 1.21e+05)
              cpu = 0:00:33.4 real = 0:00:33.0 mem = 2247.8M
Iteration 10: Total net bbox = 1.666e+05 (7.83e+04 8.83e+04)
              Est.  stn bbox = 2.156e+05 (9.48e+04 1.21e+05)
              cpu = 0:00:04.2 real = 0:00:04.0 mem = 2247.8M
Move report: Timing Driven Placement moves 9549 insts, mean move: 7.17 um, max move: 91.59 um 
	Max move on inst (mem_wdata_reg[24]): (176.60, 107.35) --> (228.88, 68.04)

Finished Incremental Placement (cpu=0:01:11, real=0:01:10, mem=2247.8M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 1 cell.
*** Starting refinePlace (0:07:31 mem=2247.8M) ***
Total net bbox length = 1.688e+05 (7.951e+04 8.934e+04) (ext = 1.307e+04)
Move report: Detail placement moves 9549 insts, mean move: 0.52 um, max move: 19.30 um 
	Max move on inst (g88309__8246): (207.10, 20.14) --> (187.80, 20.14)
	Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 2252.5MB
Summary Report:
Instances move: 9549 (out of 9549 movable)
Instances flipped: 0
Mean displacement: 0.52 um
Max displacement: 19.30 um (Instance: g88309__8246) (207.1, 20.1415) -> (187.8, 20.14)
	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: NAND2X1
Total net bbox length = 1.693e+05 (7.939e+04 8.987e+04) (ext = 1.304e+04)
Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 2252.5MB
*** Finished refinePlace (0:07:32 mem=2252.5M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 4134 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 4134
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 10545 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 10545
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10545 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.06% V. EstWL: 1.968381e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         6( 0.03%)   ( 0.03%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         7( 0.04%)   ( 0.04%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         1( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         1( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        15( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.42 seconds, mem = 2243.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)             0   37791 
[NR-eGR]  Metal2   (2V)         68880   55395 
[NR-eGR]  Metal3   (3H)         79420    6008 
[NR-eGR]  Metal4   (4V)         35536    1930 
[NR-eGR]  Metal5   (5H)         18176     227 
[NR-eGR]  Metal6   (6V)          2850      43 
[NR-eGR]  Metal7   (7H)           799      26 
[NR-eGR]  Metal8   (8V)           430      10 
[NR-eGR]  Metal9   (9H)           169       4 
[NR-eGR]  Metal10  (10V)            0       1 
[NR-eGR]  Metal11  (11H)           78       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       206340  101435 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 169260um
[NR-eGR] Total length: 206340um, number of vias: 101435
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6805um, number of vias: 5675
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.45 seconds, mem = 2237.6M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:01:14, real=0:01:14)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2212.6M)
Extraction called for design 'picorv32' of instances=9549 and nets=10736 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2212.598M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:01:47, real = 0:01:47, mem = 1647.9M, totSessionCpu=0:07:34 **
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2206.69)
Total number of fetched objects 10563
End delay calculation. (MEM=2234.63 CPU=0:00:02.5 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=2234.63 CPU=0:00:03.1 REAL=0:00:03.0)
*** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:01:19.7/0:01:19.5 (1.0), totSession cpu/real = 0:07:38.3/0:44:31.6 (0.2), mem = 2234.6M
Begin: GigaOpt DRV Optimization
*** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:07:39.1/0:44:32.4 (0.2), mem = 2250.6M
Info: 1 clock net  excluded from IPO operation.
**Info: (IMPSP-307): Design contains fractional 1 cell.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    73|   296|    -0.16|     0|     0|     0.00|     0|     0|     0|     0|     2.04|     0.00|       0|       0|       0| 71.48%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     2.04|     0.00|      48|       0|      30| 71.71%| 0:00:00.0|  2312.8M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     2.04|     0.00|       0|       0|       0| 71.71%| 0:00:00.0|  2312.8M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:01.0 real=0:00:01.0 mem=2312.8M) ***

*** Starting refinePlace (0:07:42 mem=2304.8M) ***
Total net bbox length = 1.694e+05 (7.946e+04 8.995e+04) (ext = 1.304e+04)
Move report: Detail placement moves 127 insts, mean move: 1.61 um, max move: 8.04 um 
	Max move on inst (FE_OFC516_n_2014): (179.60, 122.74) --> (178.40, 129.58)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 2307.9MB
Summary Report:
Instances move: 127 (out of 9597 movable)
Instances flipped: 0
Mean displacement: 1.61 um
Max displacement: 8.04 um (Instance: FE_OFC516_n_2014) (179.6, 122.74) -> (178.4, 129.58)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.696e+05 (7.956e+04 9.005e+04) (ext = 1.305e+04)
Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 2307.9MB
*** Finished refinePlace (0:07:42 mem=2307.9M) ***
*** maximum move = 8.04 um ***
*** Finished re-routing un-routed nets (2304.9M) ***

*** Finish Physical Update (cpu=0:00:01.1 real=0:00:01.0 mem=2304.9M) ***
*** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:03.7/0:00:03.7 (1.0), totSession cpu/real = 0:07:42.8/0:44:36.1 (0.2), mem = 2225.8M
End: GigaOpt DRV Optimization

------------------------------------------------------------------
     Summary (cpu=0.06min real=0.07min mem=2225.8M)
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.041  |  2.362  |  2.041  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3396   |  3143   |  2037   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.712%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:01:56, real = 0:01:56, mem = 1679.5M, totSessionCpu=0:07:43 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
**Info: (IMPSP-307): Design contains fractional 1 cell.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:07:43.9/0:44:37.2 (0.2), mem = 2283.2M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 71.71
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   71.71%|        -|   0.000|   0.000|   0:00:00.0| 2283.2M|
|   71.42%|      170|   0.000|   0.000|   0:00:14.0| 2378.6M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 71.42
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:13.9) (real = 0:00:14.0) **
*** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:13.9/0:00:13.9 (1.0), totSession cpu/real = 0:07:57.8/0:44:51.1 (0.2), mem = 2378.6M
End: Area Reclaim Optimization (cpu=0:00:14, real=0:00:14, mem=2228.48M, totSessionCpu=0:07:58).
Info: 1 clock net  excluded from IPO operation.
**Info: (IMPSP-307): Design contains fractional 1 cell.
Begin: Area Reclaim Optimization
*** AreaOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:07:58.0/0:44:51.3 (0.2), mem = 2285.7M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 71.42
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   71.42%|        -|   0.000|   0.000|   0:00:00.0| 2285.7M|
|   71.42%|        0|   0.000|   0.000|   0:00:00.0| 2285.7M|
|   71.38%|       11|   0.000|   0.000|   0:00:01.0| 2304.8M|
|   71.30%|       53|   0.000|   0.000|   0:00:02.0| 2304.8M|
|   71.30%|        0|   0.000|   0.000|   0:00:00.0| 2304.8M|
|   71.30%|        0|   0.000|   0.000|   0:00:00.0| 2304.8M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 71.30
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 64 skipped = 0, called in commitmove = 53, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:03.7) (real = 0:00:03.0) **
*** Starting refinePlace (0:08:02 mem=2304.8M) ***
Total net bbox length = 1.695e+05 (7.955e+04 8.996e+04) (ext = 1.304e+04)
Move report: Detail placement moves 130 insts, mean move: 1.06 um, max move: 5.60 um 
	Max move on inst (FE_OFC256_n_2538): (48.80, 57.76) --> (54.40, 57.76)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2307.9MB
Summary Report:
Instances move: 130 (out of 9494 movable)
Instances flipped: 0
Mean displacement: 1.06 um
Max displacement: 5.60 um (Instance: FE_OFC256_n_2538) (48.8, 57.76) -> (54.4, 57.76)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.696e+05 (7.959e+04 9.000e+04) (ext = 1.304e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2307.9MB
*** Finished refinePlace (0:08:02 mem=2307.9M) ***
*** maximum move = 5.60 um ***
*** Finished re-routing un-routed nets (2304.9M) ***

*** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=2304.9M) ***
*** AreaOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:04.6/0:00:04.6 (1.0), totSession cpu/real = 0:08:02.6/0:44:55.9 (0.2), mem = 2304.9M
End: Area Reclaim Optimization (cpu=0:00:05, real=0:00:04, mem=2228.77M, totSessionCpu=0:08:03).
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #4 [begin] (place_opt_design #1) : totSession cpu/real = 0:08:02.9/0:44:56.1 (0.2), mem = 2228.8M
Info: 1 clock net  excluded from IPO operation.
**Info: (IMPSP-307): Design contains fractional 1 cell.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     1|     8|    -0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.90|     0.00|       0|       0|       0| 71.30%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.90|     0.00|       1|       0|       0| 71.30%| 0:00:00.0|  2306.6M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.90|     0.00|       0|       0|       0| 71.30%| 0:00:00.0|  2306.6M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=2306.6M) ***

*** DrvOpt #4 [finish] (place_opt_design #1) : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:08:04.3/0:44:57.5 (0.2), mem = 2230.5M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
**Info: (IMPSP-307): Design contains fractional 1 cell.
*** Starting refinePlace (0:08:04 mem=2230.5M) ***

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2230.5M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 2 insts, mean move: 1.46 um, max move: 2.11 um 
	Max move on inst (g189841): (178.20, 54.34) --> (177.80, 52.63)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2233.6MB
Summary Report:
Instances move: 2 (out of 9495 movable)
Instances flipped: 0
Mean displacement: 1.46 um
Max displacement: 2.11 um (Instance: g189841) (178.2, 54.34) -> (177.8, 52.63)
	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: NOR2X1
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2233.6MB
*** Finished refinePlace (0:08:05 mem=2233.6M) ***
Register exp ratio and priority group on 0 nets on 10509 nets : 

Active setup views:
 default_emulate_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'picorv32' of instances=9495 and nets=10682 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2217.203M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2211.22)
Total number of fetched objects 10509
End delay calculation. (MEM=2238.42 CPU=0:00:02.2 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2238.42 CPU=0:00:02.8 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:03.6 real=0:00:04.0 totSessionCpu=0:08:09 mem=2238.4M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 4134 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 4134
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 10491 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 10491
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10491 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.06% V. EstWL: 1.969065e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         4( 0.02%)   ( 0.02%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         7( 0.04%)   ( 0.04%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         1( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         1( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        13( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.44 sec, Real: 0.44 sec, Curr Mem: 2246.43 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:22, real = 0:02:22, mem = 1697.1M, totSessionCpu=0:08:10 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.904  |  2.362  |  1.904  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3396   |  3143   |  2037   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.304%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:02:24, real = 0:02:26, mem = 1699.4M, totSessionCpu=0:08:11 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
Disable CTE adjustment.
**place_opt_design ... cpu = 0:03:12, real = 0:03:16, mem = 2102.9M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9025           2  No scan chain specified/traced.          
WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
*** Message Summary: 5 warning(s), 0 error(s)

*** place_opt_design #1 [finish] : cpu/real = 0:03:12.2/0:03:15.1 (1.0), totSession cpu/real = 0:08:11.4/0:45:07.1 (0.2), mem = 2102.9M
<CMD> zoomBox -80.20250 -21.32400 316.95250 334.21450
<CMD> zoomBox -32.01250 12.89350 254.93250 269.77050
<CMD> zoomBox -54.15400 -2.82850 283.42850 299.38000
<CMD> zoomBox -80.51100 -21.24750 316.64450 334.29150
<CMD> zoomBox -50.37750 16.74700 287.20450 318.95500
<CMD> zoomBox -24.96100 51.53150 261.98400 308.40850
<CMD> zoomBox 15.00650 106.43550 222.32450 292.02950
<CMD> zoomBox 72.89450 185.93650 164.88300 268.28600
<CMD> zoomBox 80.14150 191.55950 158.33200 261.55650
<CMD> zoomBox 86.30150 196.33900 152.76350 255.83650
<CMD> zoomBox 102.24700 216.72300 136.94050 247.78100
<CMD> zoomBox 104.85900 220.06200 134.34850 246.46150
<CMD> zoomBox 110.52750 227.11150 128.63850 243.32450
<CMD> zoomBox 111.87700 228.76650 127.27150 242.54800
<CMD> zoomBox 112.99400 229.83300 126.07950 241.54750
<CMD> zoomBox 113.92050 230.63800 125.04350 240.59550
<CMD> zoomBox 112.99350 229.83250 126.07950 241.54750
<CMD> zoomBox 111.90250 228.88550 127.29850 242.66800
<CMD> zoomBox 105.24550 223.10350 134.73950 249.50700
<CMD> zoomBox 99.89600 218.45750 140.71850 255.00250
<CMD> zoomBox 96.49400 215.50300 144.52100 258.49750
<CMD> zoomBox 92.49200 212.02700 148.99450 262.60900
<CMD> zoomBox 82.24450 203.12750 160.44900 273.13700
<CMD> zoomBox 75.72800 197.46750 167.73350 279.83200
<CMD> zoomBox 59.04200 182.97550 186.38550 296.97500
<CMD> zoomBox 48.43100 173.76000 198.24650 307.87700
<CMD> zoomBox -16.34600 117.50150 270.65450 374.42800
<CMD> zoomBox -40.26100 96.73100 297.38700 398.99800
<CMD> zoomBox -68.39600 72.29600 328.83650 427.90400
<CMD> zoomBox -101.49650 43.54850 365.83600 461.91100
<CMD> zoomBox -140.43850 9.72800 409.36500 501.91950
<CMD> zoomBox -240.15000 -76.87050 520.82350 604.36300
<CMD> zoomBox -190.97700 -75.24600 455.85050 503.80250
<CMD> zoomBox -148.05050 -69.47250 401.75300 422.71900
<CMD> report_power > innovus_power_step11.txt
env CDS_WORKAREA is set to /home/p/paschalk

Power Net Detected:
        Voltage	    Name
             0V	    VSS
           0.9V	    VDD
Using Power View: default_emulate_view.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1600.40MB/3591.27MB/1739.95MB)

Begin Processing Timing Window Data for Power Calculation

clk(100MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1601.04MB/3591.27MB/1739.95MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1601.11MB/3591.27MB/1739.95MB)

Begin Processing Signal Activity


Starting Levelizing
2024-Jan-10 17:35:20 (2024-Jan-10 15:35:20 GMT)
2024-Jan-10 17:35:20 (2024-Jan-10 15:35:20 GMT): 10%
2024-Jan-10 17:35:20 (2024-Jan-10 15:35:20 GMT): 20%
2024-Jan-10 17:35:20 (2024-Jan-10 15:35:20 GMT): 30%
2024-Jan-10 17:35:20 (2024-Jan-10 15:35:20 GMT): 40%
2024-Jan-10 17:35:20 (2024-Jan-10 15:35:20 GMT): 50%
2024-Jan-10 17:35:20 (2024-Jan-10 15:35:20 GMT): 60%
2024-Jan-10 17:35:20 (2024-Jan-10 15:35:20 GMT): 70%
2024-Jan-10 17:35:20 (2024-Jan-10 15:35:20 GMT): 80%
2024-Jan-10 17:35:20 (2024-Jan-10 15:35:20 GMT): 90%

Finished Levelizing
2024-Jan-10 17:35:20 (2024-Jan-10 15:35:20 GMT)

Starting Activity Propagation
2024-Jan-10 17:35:20 (2024-Jan-10 15:35:20 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2024-Jan-10 17:35:20 (2024-Jan-10 15:35:20 GMT): 10%
2024-Jan-10 17:35:20 (2024-Jan-10 15:35:20 GMT): 20%

Finished Activity Propagation
2024-Jan-10 17:35:20 (2024-Jan-10 15:35:20 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1601.36MB/3591.27MB/1739.95MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2024-Jan-10 17:35:20 (2024-Jan-10 15:35:20 GMT)
 ... Calculating switching power
2024-Jan-10 17:35:21 (2024-Jan-10 15:35:21 GMT): 10%
2024-Jan-10 17:35:21 (2024-Jan-10 15:35:21 GMT): 20%
2024-Jan-10 17:35:21 (2024-Jan-10 15:35:21 GMT): 30%
2024-Jan-10 17:35:21 (2024-Jan-10 15:35:21 GMT): 40%
2024-Jan-10 17:35:21 (2024-Jan-10 15:35:21 GMT): 50%
 ... Calculating internal and leakage power
2024-Jan-10 17:35:21 (2024-Jan-10 15:35:21 GMT): 60%
2024-Jan-10 17:35:21 (2024-Jan-10 15:35:21 GMT): 70%
2024-Jan-10 17:35:21 (2024-Jan-10 15:35:21 GMT): 80%
2024-Jan-10 17:35:22 (2024-Jan-10 15:35:22 GMT): 90%

Finished Calculating power
2024-Jan-10 17:35:22 (2024-Jan-10 15:35:22 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:00, real=0:00:01, mem(process/total/peak)=1601.88MB/3591.27MB/1739.95MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1601.89MB/3591.27MB/1739.95MB)

Ended Power Analysis: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=1601.95MB/3591.27MB/1739.95MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1601.95MB/3591.27MB/1739.95MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.35-s114_1 (64bit) 10/13/2022 12:11 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2024-Jan-10 17:35:22 (2024-Jan-10 15:35:22 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: picorv32
*
*	Liberty Libraries used:
*	        default_emulate_view: /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.68967425 	   74.9979%
Total Switching Power:       0.22924253 	   24.9287%
Total Leakage Power:         0.00067479 	    0.0734%
Total Power:                 0.91959157
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.4851     0.04585   0.0002671      0.5312       57.76
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                     0.2046      0.1834   0.0004077      0.3884       42.24
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                             0.6897      0.2292   0.0006748      0.9196         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.6897      0.2292   0.0006748      0.9196         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: genblk1.pcpi_mul_mul_2366_47_g13442 (ADDFX1):         0.001385
*              Highest Leakage Power: genblk1.pcpi_mul_rs2_reg[9] (EDFFHQX8):         3.71e-07
*                Total Cap:      2.5228e-11 F
*                Total instances in design:  9495
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1603.80MB/3591.27MB/1739.95MB)

<CMD> report_timing > innovus_timing_step11.txt
<CMD> setLayerPreference node_layer -isVisible 0
<CMD> setLayerPreference Metal11 -isVisible 1
<CMD> setLayerPreference Via10 -isVisible 1
<CMD> setLayerPreference Metal10 -isVisible 1
<CMD> setLayerPreference Metal1 -isVisible 1
<CMD> zoomBox -261.01500 -96.96100 1130.54300 429.37100
<CMD> setDrawView place
<CMD> setDrawView fplan
<CMD> zoomBox -237.41800 -75.24650 945.40650 372.13550
<CMD> zoomBox -217.36050 -56.78950 788.04050 323.48550
<CMD> zoomBox -198.77050 -42.55200 655.82100 280.68200
<CMD> setDrawView place
<CMD> setLayerPreference node_layer -isVisible 1
default_emulate_view
<CMD> set_power_analysis_mode -reset
<CMD> set_power_analysis_mode -method static -analysis_view default_emulate_view -corner max -create_binary_db true -write_static_currents true -honor_negative_energy true -ignore_control_signals true
** WARN:  (VOLTUS_POWR-3212): The 'set_power_analysis_mode -leakage_power_view |-dynamic_power_view|-analysis_view' will be obsolete in 18.20 release. Use 'set_analysis_view -leakage <> | -dynamic <>' to set leakage and dynamic power views.

<CMD> set_power_output_dir -reset
<CMD> set_power_output_dir ./run1
<CMD> set_default_switching_activity -reset
<CMD> set_default_switching_activity -input_activity 0.2 -period 10.0
** INFO:  (VOLTUS_POWR-3229): Using user defined default frequency 100MHz for power calculation.

'set_default_switching_activity' finished successfully.
<CMD> read_activity_file -reset
<CMD> set_power -reset
<CMD> set_powerup_analysis -reset
<CMD> set_dynamic_power_simulation -reset
<CMD> report_power -rail_analysis_format VS -outfile ./run1/picorv32.rpt
env CDS_WORKAREA is set to /home/p/paschalk
Using Power View: default_emulate_view.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1617.57MB/3605.66MB/1739.95MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1617.57MB/3605.66MB/1739.95MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1617.57MB/3605.66MB/1739.95MB)

Begin Processing Signal Activity


Starting Activity Propagation
2024-Jan-10 17:42:28 (2024-Jan-10 15:42:28 GMT)
2024-Jan-10 17:42:29 (2024-Jan-10 15:42:29 GMT): 10%
2024-Jan-10 17:42:29 (2024-Jan-10 15:42:29 GMT): 20%
2024-Jan-10 17:42:29 (2024-Jan-10 15:42:29 GMT): 30%
2024-Jan-10 17:42:29 (2024-Jan-10 15:42:29 GMT): 40%
2024-Jan-10 17:42:29 (2024-Jan-10 15:42:29 GMT): 50%
2024-Jan-10 17:42:29 (2024-Jan-10 15:42:29 GMT): 60%
2024-Jan-10 17:42:29 (2024-Jan-10 15:42:29 GMT): 70%
2024-Jan-10 17:42:29 (2024-Jan-10 15:42:29 GMT): 80%
2024-Jan-10 17:42:29 (2024-Jan-10 15:42:29 GMT): 90%

Finished Activity Propagation
2024-Jan-10 17:42:29 (2024-Jan-10 15:42:29 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1617.95MB/3605.66MB/1739.95MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2024-Jan-10 17:42:29 (2024-Jan-10 15:42:29 GMT)
 ... Calculating switching power
2024-Jan-10 17:42:29 (2024-Jan-10 15:42:29 GMT): 10%
2024-Jan-10 17:42:29 (2024-Jan-10 15:42:29 GMT): 20%
2024-Jan-10 17:42:29 (2024-Jan-10 15:42:29 GMT): 30%
2024-Jan-10 17:42:29 (2024-Jan-10 15:42:29 GMT): 40%
2024-Jan-10 17:42:29 (2024-Jan-10 15:42:29 GMT): 50%
 ... Calculating internal and leakage power
2024-Jan-10 17:42:29 (2024-Jan-10 15:42:29 GMT): 60%
2024-Jan-10 17:42:30 (2024-Jan-10 15:42:30 GMT): 70%
2024-Jan-10 17:42:30 (2024-Jan-10 15:42:30 GMT): 80%
2024-Jan-10 17:42:30 (2024-Jan-10 15:42:30 GMT): 90%

Finished Calculating power
2024-Jan-10 17:42:31 (2024-Jan-10 15:42:31 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=1617.95MB/3605.66MB/1739.95MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1617.95MB/3605.66MB/1739.95MB)

Ended Power Analysis: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=1617.95MB/3605.66MB/1739.95MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1617.95MB/3605.66MB/1739.95MB)
Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.56019728 	   77.3820%
Total Switching Power:       0.16306677 	   22.5250%
Total Leakage Power:         0.00067325 	    0.0930%
Total Power:                 0.72393730
-----------------------------------------------------------------------------------------
** WARN:  (VOLTUS_POWR-3424): Cell AND2X8 has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell DFFHQX1 has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell DFFTRXL has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell EDFFHQX8 has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell OR2X1 has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell OR4X1 has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell AOI2BB1X1 has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell DFFQX2 has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell AND2X6 has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell NAND3X2 has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell NAND3BX1 has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell AO22X1 has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell AO21X4 has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell EDFFHQX4 has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell NOR3BX1 has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell AND4X4 has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell NAND2BX2 has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell DFFX4 has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell XOR2X1 has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell MXI2XL has no power pin defined in LEF/PGV.

** WARN:  (EMS-27): Message (VOLTUS_POWR-3424) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1620.09MB/3605.66MB/1739.95MB)

Begin Creating Binary Database
Ended Creating Binary Database: (cpu=0:00:01, real=0:00:00,
mem(process/total/peak)=2133.47MB/4384.08MB/2133.48MB)

Output file is ./run1/picorv32.rpt.
default_emulate_view
<CMD> checkPlace picorv32.checkPlace
**Info: (IMPSP-307): Design contains fractional 1 cell.
Begin checking placement ... (start mem=2901.4M, init mem=2901.4M)
*info: Placed = 9495          
*info: Unplaced = 0           
Placement Density:71.30%(31834/44646)
Placement Density (including fixed std cells):71.30%(31834/44646)
Finished checkPlace (total: cpu=0:00:00.3, real=0:00:01.0; vio checks: cpu=0:00:00.2, real=0:00:01.0; mem=2901.4M)
<CMD> setDrawView place
<CMD> fit
<CMD> set_rail_analysis_mode -method era_static -power_switch_eco false -generate_movies false -save_voltage_waveforms false -accuracy xd -analysis_view default_emulate_view -process_techgen_em_rules false -enable_rlrp_analysis false -extraction_tech_file /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch -vsrc_search_distance 50 -ignore_shorts false -enable_manufacturing_effects false -report_via_current_direction false
default_emulate_view
default_emulate_view
**WARN: (VOLTUS-1179):	Settings of all PG nets have been reset to default due to change in the analysis view using set_rail_analysis_mode. Re-run set_pg_nets to set threshold values based on design requirements.
<CMD> setDrawView place
<CMD> create_power_pads -net VDD -auto_fetch
<CMD> setDrawView place
<CMD> create_power_pads -net VDD -vsrc_file vdd.pp
Saving DC sources to file vdd.pp.
<CMD> zoomBox -475.38950 -35.13050 464.55600 320.38700
<CMD> set_pg_nets -net VDD -voltage 1.1 -threshold 1
<CMD> set_power_data -reset
<CMD> set_power_data -format current -scale 1 run1/static_VDD.ptiavg
<CMD> set_power_pads -reset
<CMD> set_power_pads -net VDD -format xy -file vdd.pp
<CMD> set_package -reset
<CMD> set_package -spice {} -mapping {}
<CMD> set_net_group -reset
<CMD> set_advanced_rail_options -reset
<CMD> analyze_rail -type net -results_directory ./run1 VDD
Started PGV Library Generator at 17:52:37 01/10/2024

** INFO:  (VOLTUS_LGEN-3599): Library generation settings: 
	Mode: TECH 
	Capacitance: area_cap 
	Current Distribution: estimation 
	Grid Port Definition: LEF 
	Grid Current Sinks: LEF pin 
	Power Gate: no

** INFO:  (VOLTUS_LGEN-3598): Processing LEF files: 
/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_tech.lef
/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_macro.lef

** INFO:  (VOLTUS_LGEN-3611): No lef leyarmap specified. Tool has
internally generated the mapping between technology layers and lef layers
using information in technology file and technology lef. To specify your
own layer mapping, use set_pg_library_mode -lef_layermap.

  TECH-LAYER    LEF-LAYER
  METAL_1    Metal1
  VIA_1    Via1
  METAL_2    Metal2
  VIA_2    Via2
  METAL_3    Metal3
  VIA_3    Via3
  METAL_4    Metal4
  VIA_4    Via4
  METAL_5    Metal5
  VIA_5    Via5
  METAL_6    Metal6
  VIA_6    Via6
  METAL_7    Metal7
  VIA_7    Via7
  METAL_8    Metal8
  VIA_8    Via8
  METAL_9    Metal9
  VIA_9    Via9
  METAL_10    Metal10
  VIA_10    Via10
  METAL_11    Metal11


** WARN:  (VOLTUS_LGEN-3106): The following cells do not contain any supply
pins: , SDFF4RX1, SDFF4RX2

** INFO:  (VOLTUS_LGEN-3606): 
Power Grid View Generation Statistics:
        # Total number of cells: 583 
        # TECH view created: 583 (100%)

** WARN:  (VOLTUS_LGEN-3971): The following cells failed to create some of
the PGV views:
 CELL                      				 REASON                    
 ==== 							 ====== 
 SDFF4RX1                  				 No PowerPin found in LEF.
 
 SDFF4RX2                  				 No PowerPin found in LEF.
 

Finished PGV Library Generator at 17:52:44 01/10/2024 (cpu=0:00:04, real=0:00:07, peak mem=1677.94MB)
Current Innovus resource usage: (total cpu=0:10:35, real=1:04:44, mem=1677.94MB)

Begin ERA Data Preparation
All Virtual Vias and Virtual followpins have been skipped. No incremental def would be generated.
Ended ERA Data Preparation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1633.99MB/3629.31MB/2137.22MB)

**WARN: (IMPDF-1012):	Route on layer 'Metal2' at ( 197860 99260 ) on net 'FE_OFN3553_n_2392' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (IMPDF-1012):	Route on layer 'Metal2' at ( 193120 97340 ) on net 'FE_OFN3553_n_2392' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (IMPDF-1012):	Route on layer 'Metal3' at ( 193980 100240 ) on net 'FE_OFN3553_n_2392' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (IMPDF-1012):	Route on layer 'Metal2' at ( 197860 100240 ) on net 'FE_OFN3553_n_2392' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (IMPDF-1012):	Route on layer 'Metal3' at ( 197860 100510 ) on net 'FE_OFN3553_n_2392' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (IMPDF-1012):	Route on layer 'Metal3' at ( 193120 100240 ) on net 'FE_OFN3553_n_2392' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (IMPDF-1012):	Via 'M3_M2_HH' at ( 197860 100240 ) on net 'FE_OFN3553_n_2392' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (IMPDF-1012):	Via 'M3_M2_HH' at ( 197860 100510 ) on net 'FE_OFN3553_n_2392' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (IMPDF-1012):	Via 'M3_M2_HH' at ( 199400 100510 ) on net 'FE_OFN3553_n_2392' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (IMPDF-1012):	Via 'M3_M2_HH' at ( 193120 100240 ) on net 'FE_OFN3553_n_2392' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (IMPDF-1012):	Via 'M3_M2_HH' at ( 193980 100240 ) on net 'FE_OFN3553_n_2392' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (IMPDF-1012):	Via 'M2_M1_VH' at ( 199400 100510 ) on net 'FE_OFN3553_n_2392' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (IMPDF-1012):	Via 'M2_M1_VH' at ( 197860 99260 ) on net 'FE_OFN3553_n_2392' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (IMPDF-1012):	Via 'M2_M1_VH' at ( 193980 100240 ) on net 'FE_OFN3553_n_2392' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (IMPDF-1012):	Via 'M2_M1_VH' at ( 193120 97340 ) on net 'FE_OFN3553_n_2392' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (IMPDF-1012):	Route on layer 'Metal5' at ( 224330 32010 ) on net 'FE_OFN484_n_846' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (IMPDF-1012):	Route on layer 'Metal4' at ( 273530 32010 ) on net 'FE_OFN484_n_846' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (IMPDF-1012):	Route on layer 'Metal4' at ( 278330 34870 ) on net 'FE_OFN484_n_846' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (IMPDF-1012):	Route on layer 'Metal4' at ( 289130 34870 ) on net 'FE_OFN484_n_846' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (IMPDF-1012):	Route on layer 'Metal4' at ( 295130 32010 ) on net 'FE_OFN484_n_846' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (EMS-27):	Message (IMPDF-1012) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
* voltus_rail
*	Version v21.15-s076_1 (09/23/2022 08:39:08)
*	Copyright 2007 - 2017 Cadence Design Systems, Inc.
*
*	Run by paschalk on Wed Jan 10 17:52:46 2024

*	Executing 64 bit version on host: cn90.it.auth.gr
*


Started Rail Analysis at 17:52:45 01/10/2024


Multi-CPU Configuration:
	#CPU: 1
	Mode: local
	Host: cn90.it.auth.gr

Analyze Rail Settings:
	Temp directory: /tmp/innovus_temp_28825_cn90.it.auth.gr_paschalk_tq4efp
	Output directory: ./run1
	Run directory: ./run1/VDD_25C_avg_1



Running R  extraction for /tmp/innovus_temp_28825_cn90.it.auth.gr_paschalk_tq4efp/eps_out_28825.def.gz ...

Invoking: "/mnt/apps/prebuilt/EDA/cadence/2022-23/RHELx86/INNOVUSEXPORT/tools.lnx86/ssvtools/bin/64bit/voltus_scheduler   -nt 1   -usecellid  -session_file ./work/sfe.session  -prev_session_file ./work/sfe.session.prev  -cmd ./work/voltus_scheduler.cmd" ...
Extraction option setup as:
setenv gray_data NONE
setenv enable_cluster_overhang_via false
setenv enable_dfm_mask_conflict_shape false
Begin Preparing Data for Parasitic Extraction
Extracting following DFM effects:
MetalFill        : n/a
WEE Effects      : n/a
Erosion Effects  : n/a
T/B Enlargements : n/a
R(w) Effects     : n/a
R(w,s) Effects   : n/a
R(sw,st) Effects : n/a
TC(w) Effects    : n/a
Some effects indicate n/a because of non-availability of relevant input data (or) requested to be off.
Ended Preparing Data for Parasitic Extraction: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=21.96MB/5029.41MB/2223.07MB)

Invoking: "/mnt/apps/prebuilt/EDA/cadence/2022-23/RHELx86/INNOVUSEXPORT/tools.lnx86/ssvtools/bin/64bit/voltus_scheduler -skip_prep -nt 1 -usecellid -session_file ./work/sfe.session -prev_session_file ./work/sfe.session.prev -cmd ./work/voltus_scheduler.cmd -zx /mnt/apps/prebuilt/EDA/cadence/2022-23/RHELx86/INNOVUSEXPORT/tools.lnx86/ssvtools/bin/64bit/voltus_extractor" ...
Extraction option setup as:
setenv gray_data NONE
setenv enable_cluster_overhang_via false
setenv enable_dfm_mask_conflict_shape false
Begin Parasitic Extraction
Extracting Progress:
    0% at 17:52:49 01/10/2024
  100% at 17:52:55 01/10/2024
Ended Parasitic Extraction: (cpu=0:00:02, real=0:00:06, mem(process/total/peak)=7.19MB/4226.98MB/2223.07MB)

Invoking: "/mnt/apps/prebuilt/EDA/cadence/2022-23/RHELx86/INNOVUSEXPORT/tools.lnx86/ssvtools/bin/64bit/voltus_rail_smg -cmd ./run1/voltus_rail_smg.VDD.cmd -l ./run1/voltus_rail_smg.VDD.log" ...
Begin Merging power grid
Tech reference temperature: 25
Target temperature: 25

Grid Statistics of Net VDD:
- NODE
  Total node: 13212
    Top Level grid node: 13212
      Top level interface node: 9495
    Missing interface node: 0
    Cell internal node: 0
- ELEM
  Total element: 13275
    Top Level grid element: 13275
    Cell internal element: 0
- INST
  Instance logically connected: 9495
    Tech: 9495
    StdCell: 0
    Macro:
      Early: 0
      IR: 0
      EM: 0
    Current Region:  0
  Dropped instance due to missing/incomplete cell library: 0
- TAP
  Total tap: 9495

Ended Merging power grid: (cpu=0:00:01, real=0:00:00, mem(process/total/peak)=28.29MB/4330.83MB/2223.07MB)

Begin Preparing Data for Rail Analysis
  Power Pin Location File: /home/p/paschalk/vdd.pp
  # Voltage Source Added/Total (%): 1/1 (100.00%)

  Power Database: run1/static_VDD.ptiavg
  # Current Taps Matched/Total (%): 9495/9495 (100.00%)
  # Instances Matched: 9495
Ended Preparing Data for Rail Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=66.06MB/4922.09MB/2223.07MB)


Begin PowerGrid Integrity Analysis
Ended PowerGrid Integrity Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=66.06MB/4922.09MB/2223.07MB)


Begin Steady-State Analysis
Ended Steady-State Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=75.07MB/5125.01MB/2223.07MB)


Begin Report Generation


Net VDD:


Begin Preparing Database for Report Generation

Circuit profile:
                                                      Current    Voltage
Layer Name                       Nodes   Resistors    Sources    Sources
----- --------------------  ----------  ----------  ---------  ---------
0     METAL_11                      10           5          0          0
1     VIA_10                         0          10          0          0
2     METAL_10                     132         130          0          1
3     VIA_9                          0         120          0          0
4     METAL_9                      120           0          0          0
5     VIA_8                          0         120          0          0
6     METAL_8                      120           0          0          0
7     VIA_7                          0         120          0          0
8     METAL_7                      120           0          0          0
9     VIA_6                          0         120          0          0
10    METAL_6                      120           0          0          0
11    VIA_5                          0         120          0          0
12    METAL_5                      120           0          0          0
13    VIA_4                          0         120          0          0
14    METAL_4                      120           0          0          0
15    VIA_3                          0         120          0          0
16    METAL_3                      120           0          0          0
17    VIA_2                          0         120          0          0
18    METAL_2                      120           0          0          0
19    VIA_1                          0         120          0          0
20    METAL_1                    12121       12050       9337          0
                            ----------  ----------  ---------  ---------
21    Circuit total              13224       13275       9337          1
Ended Preparing Database for Report Generation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=347.30MB/5382.22MB/2223.07MB)

Initializing Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=347.38MB/5382.22MB/2223.07MB)

Begin IR Drop (Linear) Report Generation
  Voltage: 1.1
  Threshold: 1
  Minimum, Average, Maximum IR Drop: 1.099V, 1.099V, 1.100V
    Range 1(    1.099V  -      1.099V ):      1401 ( 10.60%)
    Range 2(    1.099V  -      1.099V ):      3922 ( 29.69%)
    Range 3(    1.099V  -      1.099V ):      3733 ( 28.25%)
    Range 4(    1.099V  -      1.100V ):      2839 ( 21.49%)
    Range 5(    1.100V  -      1.100V ):       907 (  6.86%)
    Range 6(    1.100V  -      1.100V ):       273 (  2.07%)
    Range 7(    1.100V  -      1.100V ):        89 (  0.67%)
    Range 8(    1.100V  -      1.100V ):        48 (  0.36%)
*** Note : 11 disconnected nodes are excluded from the report.
    Layer with maximum IR Drop:  METAL_1
      METAL_11: 0.0004133 [1.0996 - 1.1]
      METAL_10: 0.00043964 [1.0996 - 1.1]
      METAL_9: 0.00039268 [1.0996 - 1.1]
      METAL_8: 0.00039256 [1.0996 - 1.1]
      METAL_7: 0.00039303 [1.0996 - 1.1]
      METAL_6: 0.00039363 [1.0996 - 1.0999]
      METAL_5: 0.00039423 [1.0996 - 1.0999]
      METAL_4: 0.00039482 [1.0996 - 1.0999]
      METAL_3: 0.0003953 [1.0995 - 1.0999]
      METAL_2: 0.00039589 [1.0995 - 1.0999]
      METAL_1: 0.00074136 [1.0992 - 1.0999]
  IR Report: ./run1/VDD_25C_avg_1/Reports/VDD/VDD.main.rpt
  GIF plot: ./run1/VDD_25C_avg_1/Reports/VDD/ir_linear.gif
Ended IR Drop (Linear) Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=396.66MB/5382.23MB/2223.07MB)


Begin IR Drop (Limit) Report Generation
  Voltage: 1.1
  Threshold: 1
  Minimum, Average, Maximum IR Drop: 1.099V, 1.099V, 1.100V
    Range 1(    1.000V  -      1.000V ):         0 (  0.00%)
    Range 2(    1.000V  -      1.008V ):         0 (  0.00%)
    Range 3(    1.008V  -      1.017V ):         0 (  0.00%)
    Range 4(    1.017V  -      1.025V ):         0 (  0.00%)
    Range 5(    1.025V  -      1.033V ):         0 (  0.00%)
    Range 6(    1.033V  -      1.042V ):         0 (  0.00%)
    Range 7(    1.042V  -      1.050V ):         0 (  0.00%)
    Range 8(    1.050V  -      1.100V ):     13212 (100.00%)
*** Note : 11 disconnected nodes are excluded from the report.
    Layer with maximum IR Drop:  METAL_1
      METAL_11: 0.0004133 [1.0996 - 1.1]
      METAL_10: 0.00043964 [1.0996 - 1.1]
      METAL_9: 0.00039268 [1.0996 - 1.1]
      METAL_8: 0.00039256 [1.0996 - 1.1]
      METAL_7: 0.00039303 [1.0996 - 1.1]
      METAL_6: 0.00039363 [1.0996 - 1.0999]
      METAL_5: 0.00039423 [1.0996 - 1.0999]
      METAL_4: 0.00039482 [1.0996 - 1.0999]
      METAL_3: 0.0003953 [1.0995 - 1.0999]
      METAL_2: 0.00039589 [1.0995 - 1.0999]
      METAL_1: 0.00074136 [1.0992 - 1.0999]
  IR Report: ./run1/VDD_25C_avg_1/Reports/VDD/VDD.main.rpt
  GIF plot: ./run1/VDD_25C_avg_1/Reports/VDD/ir_limit.gif
Ended IR Drop (Limit) Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=399.03MB/5382.23MB/2223.07MB)


Begin Tap Current Report Generation
  Minimum, Average, Maximum Tap Current: 12.340pA, 86.149nA, 1.400uA
  Total Current: 0.804mA
    Range 1(   1.000mA  -     1.000GA ):         0 (  0.00%)
    Range 2( 100.000uA  -     1.000mA ):         0 (  0.00%)
    Range 3(  10.000uA  -   100.000uA ):         0 (  0.00%)
    Range 4(   1.000uA  -    10.000uA ):        16 (  0.17%)
    Range 5( 100.000nA  -     1.000uA ):      2482 ( 26.58%)
    Range 6(  10.000nA  -   100.000nA ):      3286 ( 35.19%)
    Range 7(   1.000nA  -    10.000nA ):      1321 ( 14.15%)
    Range 8(    0.000A  -     1.000nA ):      2232 ( 23.90%)
  GIF plot: ./run1/VDD_25C_avg_1/Reports/VDD/tc.gif
Ended Tap Current Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=399.14MB/5382.23MB/2223.07MB)


Begin Instance Based IR Drop Report Generation
  Minimum, Average, Maximum Instance Based IR Drop: 1.099V, 1.099V, 1.100V
    Range 1(    1.000V  -      1.000V ):         0 (  0.00%)
    Range 2(    1.000V  -      1.008V ):         0 (  0.00%)
    Range 3(    1.008V  -      1.017V ):         0 (  0.00%)
    Range 4(    1.017V  -      1.025V ):         0 (  0.00%)
    Range 5(    1.025V  -      1.033V ):         0 (  0.00%)
    Range 6(    1.033V  -      1.042V ):         0 (  0.00%)
    Range 7(    1.042V  -      1.050V ):         0 (  0.00%)
    Range 8(    1.050V  -      1.100V ):      9337 (100.00%)
  GIF plot: ./run1/VDD_25C_avg_1/Reports/VDD/iv.gif
Ended Instance Based IR Drop Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=399.26MB/5382.23MB/2223.07MB)


Begin Voltage Source Current Report Generation
  Minimum, Average, Maximum Voltage Source Current: -0.804mA, -0.804mA, -0.804mA
  Total Current: -0.804mA
    Range 1(  -0.804mA  -    -0.804mA ):         1 (100.00%)
    Range 2(  -0.804mA  -    -0.804mA ):         0 (  0.00%)
    Range 3(  -0.804mA  -    -0.804mA ):         0 (  0.00%)
    Range 4(  -0.804mA  -    -0.804mA ):         0 (  0.00%)
    Range 5(  -0.804mA  -    -0.804mA ):         0 (  0.00%)
    Range 6(  -0.804mA  -    -0.804mA ):         0 (  0.00%)
    Range 7(  -0.804mA  -    -0.804mA ):         0 (  0.00%)
    Range 8(  -0.804mA  -    -0.804mA ):         0 (  0.00%)
  GIF plot: ./run1/VDD_25C_avg_1/Reports/VDD/vc.gif
Ended Voltage Source Current Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=400.47MB/5382.23MB/2223.07MB)


Begin Resistor Current Report Generation
  Minimum, Average, Maximum Resistor Current: 0.000A, 5.216uA, 0.805mA
    Range 1(   1.000mA  -     1.000GA ):         0 (  0.00%)
    Range 2( 100.000uA  -     1.000mA ):        91 (  0.69%)
    Range 3(  10.000uA  -   100.000uA ):       124 (  0.93%)
    Range 4(   1.000uA  -    10.000uA ):      9120 ( 68.70%)
    Range 5(   0.100uA  -     1.000uA ):      1310 (  9.87%)
    Range 6(  10.000nA  -     0.100uA ):        12 (  0.09%)
    Range 7(   1.000nA  -    10.000nA ):         0 (  0.00%)
    Range 8(    0.000A  -     1.000nA ):      2618 ( 19.72%)
  GIF plot: ./run1/VDD_25C_avg_1/Reports/VDD/rc.gif
Ended Resistor Current Report Generation: (cpu=0:00:00, real=0:00:01, mem(process/total/peak)=507.46MB/5382.23MB/2223.07MB)


Begin Resistor Voltage Report Generation
  Minimum, Average, Maximum Resistor Voltage: 0.000V, 2.942uV, 0.237mV
    Range 1(   0.207mV  -     0.237mV ):         2 (  0.02%)
    Range 2(   0.178mV  -     0.207mV ):         0 (  0.00%)
    Range 3(   0.148mV  -     0.178mV ):         1 (  0.01%)
    Range 4(   0.119mV  -     0.148mV ):         6 (  0.05%)
    Range 5(  88.915uV  -     0.119mV ):         7 (  0.05%)
    Range 6(  59.277uV  -    88.915uV ):        37 (  0.28%)
    Range 7(  29.638uV  -    59.277uV ):        51 (  0.38%)
    Range 8(    0.000V  -    29.638uV ):     13171 ( 99.22%)
  GIF plot: ./run1/VDD_25C_avg_1/Reports/VDD/rv.gif
Ended Resistor Voltage Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=509.76MB/5382.23MB/2223.07MB)


Begin Power Gate I/Idsat Report Generation
  No data found.
Ended Power Gate I/Idsat Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=509.76MB/5382.23MB/2223.07MB)


Begin Power Gate Voltage Report Generation
  No data found.
Ended Power Gate Voltage Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=509.80MB/5382.23MB/2223.07MB)


Begin Voltage Across Vias and Contacts Report Generation
Ended Voltage Across Vias and Contacts Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=509.81MB/5382.23MB/2223.07MB)


Begin Weak Grid Connectivity Report
Ended Weak Grid Connectivity Report: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=509.84MB/5382.23MB/2223.07MB)


Begin Grid Integrity Report Generation
  # Missing Cell Power-Grid Views: 0
  # Physically Disconnected Instances: 0
  # Instances with Floating Power Pins: 0
  # Disconnected Wire Segments: 11
  # Weakly Connected Metal Segments: 11
  # Dropped Voltage Sources: 0
Ended Grid Integrity Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=509.92MB/5382.23MB/2223.07MB)

Ended Report Generation: (cpu=0:00:08, real=0:00:09, mem(process/total/peak)=509.97MB/5382.22MB/2223.07MB)


Rail Analysis Statistics:
Warning messages:      0
Error messages:        0

Rail Analysis completed successfully.

Finished Rail Analysis at 17:53:06 01/10/2024 (cpu=0:00:15, real=0:00:21, peak mem=2223.07MB)
Current Innovus resource usage: (total cpu=0:10:45, real=1:05:06, mem=2144.83MB)
<CMD> setLayerPreference powerNet -color {#0000FF #0010DE #0020BD #00319C #00417B #00525A #006239 #007318 #088300 #299400 #4AA400 #6AB400 #8BC500 #ACD500 #CDE600 #EEF600 #FFF900 #FFED00 #FFE200 #FFD600 #FFCB00 #FFBF00 #FFB400 #FFA800 #FF9500 #FF8000 #FF6A00 #FF5500 #FF4000 #FF2A00 #FF1500 #FF0000}
<CMD> set_power_rail_display -plot none
<CMD> setLayerPreference powerNet -color {#0000ff #0010de #0020bd #00319c #00417b #00525a #006239 #007318 #088300 #299400 #4aa400 #6ab400 #8bc500 #acd500 #cde600 #eef600 #fff900 #ffed00 #ffe200 #ffd600 #ffcb00 #ffbf00 #ffb400 #ffa800 #ff9500 #ff8000 #ff6a00 #ff5500 #ff4000 #ff2a00 #ff1500 #ff0000}
<CMD> set_power_rail_display -enable_voltage_sources 0
<CMD> set_power_rail_display -enable_percentage_range 0
<CMD> fit
<CMD> set_power_rail_display -plot none
<CMD> setLayerPreference powerNet -color {#0000ff #0010de #0020bd #00319c #00417b #00525a #006239 #007318 #088300 #299400 #4aa400 #6ab400 #8bc500 #acd500 #cde600 #eef600 #fff900 #ffed00 #ffe200 #ffd600 #ffcb00 #ffbf00 #ffb400 #ffa800 #ff9500 #ff8000 #ff6a00 #ff5500 #ff4000 #ff2a00 #ff1500 #ff0000}
<CMD> ::read_power_rail_results -power_db run1/power.db -rail_directory run1/VDD_25C_avg_1 -instance_voltage_window { timing  whole  } -instance_voltage_method {  worst  best  avg  worstavg worstslidingavg bestslidingavg }
avg best bestslidingavg worst worstavg worstslidingavg 
timing whole 

Begin Loading State Directory in Local GUI mode


Begin Initializing Design.

No Nets are Specified, will Load All the Nets Automatically.
Nets Number: 1.
Icf Flow Enabled   :  0
Loading CellIdMap Sucessfully.
is multi-die design:  0
start creating net:VDD  die: 

Ended Initializing Design.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2155.68MB/4405.41MB/2223.07MB)


Begin Building Rail DB.

Load instances in Voltus::Netlist::Net for Net: VDD
load parasitics in mThreadPool for net: VDD

13224 Nodes Loaded for VDD.
13275 Elements Loaded for VDD.


Total Nodes Number: 13224.
Total Elements Number: 13275.


Ended Building Rail DB.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2158.00MB/4405.41MB/2223.07MB)


Begin Building Instance DB

Loading Instances from PGDB.

9495 Instances Loaded for VDD.


Total Instances Number: 9495.

Begin Building Pin Map.

Pin Name List: 4 Pins Loaded.


End Building Pin Map.

Ended Building Instance DB: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2158.05MB/4405.41MB/2223.07MB)


Begin Loading Plots in Multi-Thread Mode

Begin Initializing ir Plot
Ended Initializing ir Plot: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2158.07MB/4405.41MB/2223.07MB)
Ended Initializing ir Plot: (cpu=00:00:00:000, real=00:00:00:000, pid=28825, tid=8689)

Begin Initializing rc Plot
Ended Initializing rc Plot: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2158.14MB/4405.41MB/2223.07MB)
Ended Initializing rc Plot: (cpu=00:00:00:000, real=00:00:00:000, pid=28825, tid=8689)

Begin Initializing tc Plot
Ended Initializing tc Plot: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2158.20MB/4405.41MB/2223.07MB)
Ended Initializing tc Plot: (cpu=00:00:00:000, real=00:00:00:000, pid=28825, tid=8689)

Begin Initializing cap Plot
Ended Initializing cap Plot: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2158.25MB/4405.41MB/2223.07MB)
Ended Initializing cap Plot: (cpu=00:00:00:000, real=00:00:00:000, pid=28825, tid=8689)

Begin Initializing Voltage Source Vu and Vc Plots
Ended Initializing Voltage Source Vu and Vc Plots: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2158.30MB/4405.41MB/2223.07MB)
Ended Initializing Voltage Source Vu and Vc Plots: (cpu=00:00:00:000, real=00:00:00:001, pid=28825, tid=8689)

Begin Initializing unc Plot
Ended Initializing unc Plot: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2158.31MB/4405.41MB/2223.07MB)
Ended Initializing unc Plot: (cpu=00:00:00:000, real=00:00:00:000, pid=28825, tid=8689)

Begin Initializing ivdn Plot.

Begin Initializing ivdd Plot.

Begin Initializing ipc Plot.

Begin Initializing ipceiv Plot.

Begin Initializing thermal Plot.

Begin Loading ir Plot for VDD.
13224 Nodes of ir Loaded for VDD
Ended Loading ir Plot for VDD.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2158.52MB/4405.41MB/2223.07MB)Ended Loading ir Plot for VDD.: (cpu=00:00:00:002, real=00:00:00:004, pid=28825, tid=8689)

Begin Loading rc Plot for VDD.
0 Elements of rc Loaded for VDD
Ended Loading rc Plot for VDD.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2158.53MB/4405.41MB/2223.07MB)Ended Loading rc Plot for VDD.: (cpu=00:00:00:002, real=00:00:00:004, pid=28825, tid=8689)

Begin Loading tc Plot for VDD.
9338 Nodes of tc Loaded for VDD
Ended Loading tc Plot for VDD.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2158.54MB/4405.41MB/2223.07MB)Ended Loading tc Plot for VDD.: (cpu=00:00:00:001, real=00:00:00:005, pid=28825, tid=8689)

Begin Loading cap Plot for VDD.
13224 Nodes of cap Loaded for VDD
Ended Loading cap Plot for VDD.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2158.54MB/4405.41MB/2223.07MB)Ended Loading cap Plot for VDD.: (cpu=00:00:00:000, real=00:00:00:000, pid=28825, tid=8689)

Begin Loading Voltage Source, Vu and Vc for All Nets.
1 Nodes of vsrcs Loaded for VDD
1 Nodes of vc Loaded for VDD
Ended Loading Voltage Source, Vu and Vc for All Nets.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2158.57MB/4405.41MB/2223.07MB)
Ended Loading Voltage Source, Vu and Vc for All Nets.: (cpu=00:00:00:001, real=00:00:00:003, pid=28825, tid=8689)

Begin Loading unc for All Nets.
11 Nodes of unc Loaded for VDD
Ended Loading unc for All Nets.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2158.57MB/4405.41MB/2223.07MB)

Ended Loading unc for All Nets.: (cpu=00:00:00:000, real=00:00:00:000, pid=28825, tid=8689)

bestslidingavg is not valid method type 
worstslidingavg is not valid method type 
bestslidingavg is not valid method type 
worstslidingavg is not valid method type 
bestslidingavg is not valid method type 
worstslidingavg is not valid method type 
bestslidingavg is not valid method type 
worstslidingavg is not valid method type 

Begin Initializing InstPeak DB.

0 Instances Loaded by Names without CellIDMap for Instance Peak Current.

Ended Initializing InstPeak DB.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2159.14MB/4405.41MB/2223.07MB)

Ended Initializing InstPeak DB.: (cpu=00:00:00:000, real=00:00:00:001, pid=28825, tid=8689)

Begin Initializing IVDN DB.

0 Instances Loaded by Names without CellIDMap for IVDN.

Ended Initializing IVDN DB.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2158.58MB/4405.41MB/2223.07MB)

Ended Initializing IVDN DB.: (cpu=00:00:00:001, real=00:00:00:004, pid=28825, tid=8689)
9495 Instance Based Instances Voltage Net Loaded for VDD (Avg, timing)
9495 Instance Based Instances Voltage Net Loaded for VDD (Worst, timing)
9495 Instance Based Instances Voltage Net Loaded for VDD (Avg, whole)
9495 Instance Based Instances Voltage Net Loaded for VDD (Worst, whole)




Begin Initializing IVDD DB.

0 Instances Loaded by Names without CellIDMap for IVDD.

Ended Initializing IVDD DB.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2159.11MB/4405.41MB/2223.07MB)

Ended Initializing IVDD DB.: (cpu=00:00:00:000, real=00:00:00:001, pid=28825, tid=8689)
Ended Loading ivdd and ivdn for All Nets.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2159.14MB/4405.41MB/2223.07MB)
Ended Loading ivdd and ivdn for All Nets.: (cpu=00:00:00:012, real=00:00:00:019, pid=28825, tid=8689)

[Warning] Can not get instance peak current and instance switch data under path: run1/VDD_25C_avg_1/Reports/ResultDB/info.json
[Error] No IVDD Nets Pairs for creating Mcyc.
Begin Loading EIV Window instance switch and peak current for All Nets.
Begin Initializing McycDB.




Ended Loading EIV Window instance switch and peak current for All Nets.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2159.16MB/4405.41MB/2223.07MB)
Ended Loading EIV Window instance switch and peak current for All Nets.: (cpu=00:00:00:000, real=00:00:00:000, pid=28825, tid=8689)

Thermal file not found, so no thermal data
Ended Loading ir Plot percentage data.: (cpu=00:00:00:000, real=00:00:00:000, pid=28825, tid=8689)


Ended Loading Plots in Multi-Thread Mode: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2159.18MB/4405.41MB/2223.07MB)


Begin Loading power.db in main thread.


Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Restoring Power Databases
Begin Restoring Binary Database : run1/power.db
** INFO:  (VOLTUS_POWR-3042): Load clock data from database: total of '1' clocks

clk(100MHz) ** INFO:  (VOLTUS_POWR-3043): Load rail data from database: total of '1' rails

** INFO:  (VOLTUS_POWR-3044): Load net data from database: total of '10614' nets

** INFO:  (VOLTUS_POWR-3045): Load instance data from database: total of '9495' instances

Ended Restoring Binary Database : run1/power.db: (cpu=0:00:00,
real=0:00:00, mem(process/total/peak)=2416.19MB/4920.63MB/2416.19MB)

** WARN:  (VOLTUS_POWR-3212): The 'set_power_analysis_mode -leakage_power_view |-dynamic_power_view|-analysis_view' will be obsolete in 18.20 release. Use 'set_analysis_view -leakage <> | -dynamic <>' to set leakage and dynamic power views.

** INFO:  (VOLTUS_POWR-3229): Using user defined default frequency 100MHz for power calculation.

'set_default_switching_activity' finished successfully.
** WARN:  (VOLTUS_POWR-3212): The 'set_power_analysis_mode -leakage_power_view |-dynamic_power_view|-analysis_view' will be obsolete in 18.20 release. Use 'set_analysis_view -leakage <> | -dynamic <>' to set leakage and dynamic power views.


Ended Loading power.db in main thread.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1685.09MB/4194.63MB/2416.19MB)


Begin Loading power plots in Multi-Thread mode.

[Warning] Cannot get decap instances successfully.
Ended Loading ip Plot.: (cpu=00:00:00:044, real=00:00:00:044, pid=28825, tid=8689)

Ended Loading ip_i Plot.: (cpu=00:00:00:029, real=00:00:00:029, pid=28825, tid=8689)

Ended Loading ip_s Plot.: (cpu=00:00:00:029, real=00:00:00:029, pid=28825, tid=8689)

Ended Loading ip_l Plot.: (cpu=00:00:00:029, real=00:00:00:029, pid=28825, tid=8689)

Ended Loading ipd Plot.: (cpu=00:00:00:040, real=00:00:00:040, pid=28825, tid=8689)

Ended Loading ipd_i Plot.: (cpu=00:00:00:031, real=00:00:00:031, pid=28825, tid=8689)

Ended Loading ipd_s Plot.: (cpu=00:00:00:031, real=00:00:00:031, pid=28825, tid=8689)

Ended Loading ipd_l Plot.: (cpu=00:00:00:031, real=00:00:00:031, pid=28825, tid=8689)

Ended Loading freq Plot.: (cpu=00:00:00:051, real=00:00:00:051, pid=28825, tid=8689)

Ended Loading slack Plot.: (cpu=00:00:00:023, real=00:00:00:023, pid=28825, tid=8689)

Ended Loading td Plot.: (cpu=00:00:00:047, real=00:00:00:047, pid=28825, tid=8689)

Ended Loading load Plot.: (cpu=00:00:00:048, real=00:00:00:048, pid=28825, tid=8689)

Ended Loading ip_clk Plot.: (cpu=00:00:00:018, real=00:00:00:018, pid=28825, tid=8689)

Ended Loading ip_tr Plot.: (cpu=00:00:00:046, real=00:00:00:046, pid=28825, tid=8689)

Ended Loading activity Plot.: (cpu=00:00:00:056, real=00:00:00:056, pid=28825, tid=28825)


Ended Loading power plots in Multi-Thread mode.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1685.36MB/4194.63MB/2416.19MB)


Begin reading tpd data from DB


Ended reading tpd data from DB: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1685.41MB/4194.63MB/2416.19MB)

calculate sorted Tile based Power Density for reporting

Begin Building query for Plots in Multi-Thread Mode


Begin Initializing Node Based Data Query


Ended Initializing Node Based Data Query: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1685.44MB/4194.63MB/2416.19MB)


Begin Build Node Based Data Query


Ended Build Node Based Data Query: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1685.45MB/4194.63MB/2416.19MB)


Begin Set Query for ir


Ended Set Query for ir: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1685.47MB/4194.63MB/2416.19MB)


Begin Initializing Element Based Data Query


Ended Initializing Element Based Data Query: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1685.48MB/4194.63MB/2416.19MB)


Begin Build Element Based Data Query


Ended Build Element Based Data Query: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1685.49MB/4194.63MB/2416.19MB)


Begin Set Query for rc


Ended Set Query for rc: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1685.49MB/4194.63MB/2416.19MB)


Begin Initializing Sparse Node Based Data Query


Begin Set Query for vc


Ended Set Query for vc: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1685.50MB/4194.63MB/2416.19MB)


Begin Set Query for tc


Ended Set Query for tc: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1685.50MB/4194.63MB/2416.19MB)


Begin Set Query for unc


Ended Set Query for unc: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1685.50MB/4194.63MB/2416.19MB)


Begin Set Query for cap


Ended Set Query for cap: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1685.50MB/4194.63MB/2416.19MB)


Ended Building query for Plots in Multi-Thread Mode: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1685.50MB/4194.63MB/2416.19MB)


Begin Preparing Data for Renders

Instances Number: 9495.

Begin Generating Image cache for plots


Ended Generating Image cache for plots: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1915.85MB/4391.63MB/2416.19MB)


Ended Preparing Data for Renders: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1915.85MB/4391.63MB/2416.19MB)


Ended Loading State Directory in Local GUI mode: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=1915.85MB/4391.63MB/2416.19MB)

<CMD> set_power_rail_display -plot ir
<CMD> setLayerPreference powerNet -color {#0000ff #0010de #0020bd #00319c #00417b #00525a #006239 #007318 #088300 #299400 #4aa400 #6ab400 #8bc500 #acd500 #cde600 #eef600 #fff900 #ffed00 #ffe200 #ffd600 #ffcb00 #ffbf00 #ffb400 #ffa800 #ff9500 #ff8000 #ff6a00 #ff5500 #ff4000 #ff2a00 #ff1500 #ff0000}
<CMD> set_power_rail_display -plot none
<CMD> setLayerPreference powerNet -color {#0000ff #0010de #0020bd #00319c #00417b #00525a #006239 #007318 #088300 #299400 #4aa400 #6ab400 #8bc500 #acd500 #cde600 #eef600 #fff900 #ffed00 #ffe200 #ffd600 #ffcb00 #ffbf00 #ffb400 #ffa800 #ff9500 #ff8000 #ff6a00 #ff5500 #ff4000 #ff2a00 #ff1500 #ff0000}
<CMD> setRouteMode -earlyGlobalMinRouteLayer 1 -earlyGlobalMaxRouteLayer 11 -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
<CMD> earlyGlobalRoute
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2928.30 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 4734 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 392127
[NR-eGR] #PG Blockages       : 4734
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 10491 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 10491
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10491 net(s) in layer range [1, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 1.969065e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)        36( 0.58%)         0( 0.00%)   ( 0.58%) 
[NR-eGR]  Metal2 ( 2)         3( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         5( 0.03%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        45( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)         15125  39627 
[NR-eGR]  Metal2   (2V)         71466  26214 
[NR-eGR]  Metal3   (3H)         73223   4483 
[NR-eGR]  Metal4   (4V)         30168   1247 
[NR-eGR]  Metal5   (5H)         12464    140 
[NR-eGR]  Metal6   (6V)          1721     39 
[NR-eGR]  Metal7   (7H)           791     27 
[NR-eGR]  Metal8   (8V)           430     10 
[NR-eGR]  Metal9   (9H)            35      2 
[NR-eGR]  Metal10  (10V)            0      1 
[NR-eGR]  Metal11  (11H)           79      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       205502  71790 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 169596um
[NR-eGR] Total length: 205502um, number of vias: 71790
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6765um, number of vias: 3887
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.28 sec, Real: 1.29 sec, Curr Mem: 2922.79 MB )
<CMD> reportCongestion -hotSpot
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
<CMD> setRouteMode -earlyGlobalMinRouteLayer 8 -earlyGlobalMaxRouteLayer 10 -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
<CMD> earlyGlobalRoute
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2930.77 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 1224 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 1224
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 10491 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 10491
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10491 net(s) in layer range [8, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 1.40% H + 0.19% V. EstWL: 1.975956e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)             (5-6)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)        69( 0.35%)        13( 0.07%)         1( 0.01%)   ( 0.42%) 
[NR-eGR]  Metal9 ( 9)       284( 1.44%)        52( 0.26%)         1( 0.01%)   ( 1.71%) 
[NR-eGR] Metal10 (10)        17( 0.09%)         0( 0.00%)         0( 0.00%)   ( 0.09%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total       370( 0.64%)        65( 0.11%)         2( 0.00%)   ( 0.75%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 1.70% H + 0.20% V
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)             0   37683 
[NR-eGR]  Metal2   (2V)             0   37798 
[NR-eGR]  Metal3   (3H)             0   37844 
[NR-eGR]  Metal4   (4V)             0   37905 
[NR-eGR]  Metal5   (5H)             0   37929 
[NR-eGR]  Metal6   (6V)             0   37954 
[NR-eGR]  Metal7   (7H)             0   37964 
[NR-eGR]  Metal8   (8V)         84309   58007 
[NR-eGR]  Metal9   (9H)         99469    3734 
[NR-eGR]  Metal10  (10V)        24807       1 
[NR-eGR]  Metal11  (11H)            0       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       208585  326819 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 169596um
[NR-eGR] Total length: 208585um, number of vias: 326819
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6896um, number of vias: 17479
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.93 sec, Real: 0.94 sec, Curr Mem: 2924.77 MB )
<CMD> reportCongestion -hotSpot
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          3.56 |          8.44 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 3.56, normalized total congestion hotspot area = 8.44 (area is in unit of 4 std-cell row bins)
[hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   206.52   103.93   220.20   117.61 |        3.11   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |   172.32    35.53   186.00    49.21 |        1.33   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  3  |    69.72    35.53    83.40    49.21 |        0.89   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  4  |   151.80    35.53   165.48    49.21 |        0.89   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  5  |    56.04    97.09    69.72   110.77 |        0.89   |
[hotspot] +-----+-------------------------------------+---------------+
<CMD> setRouteMode -earlyGlobalMinRouteLayer 1 -earlyGlobalMaxRouteLayer 10 -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
<CMD> earlyGlobalRoute
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2932.75 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 4704 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 392127
[NR-eGR] #PG Blockages       : 4704
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 10491 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 10491
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10491 net(s) in layer range [1, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 1.969065e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)        36( 0.58%)         0( 0.00%)   ( 0.58%) 
[NR-eGR]  Metal2 ( 2)         4( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         6( 0.03%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        47( 0.03%)         0( 0.00%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)         15182  39618 
[NR-eGR]  Metal2   (2V)         71364  26212 
[NR-eGR]  Metal3   (3H)         73668   4477 
[NR-eGR]  Metal4   (4V)         30101   1218 
[NR-eGR]  Metal5   (5H)         12054    153 
[NR-eGR]  Metal6   (6V)          1897     39 
[NR-eGR]  Metal7   (7H)           728     27 
[NR-eGR]  Metal8   (8V)           429     10 
[NR-eGR]  Metal9   (9H)           111      4 
[NR-eGR]  Metal10  (10V)            1      1 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       205536  71759 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 169596um
[NR-eGR] Total length: 205536um, number of vias: 71759
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6765um, number of vias: 3885
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.13 sec, Real: 1.13 sec, Curr Mem: 2926.75 MB )
<CMD> reportCongestion -hotSpot
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
<CMD> getCTSMode -engine -quiet
<CMD> add_ndr -width {Metal1 0.12 Metal2 0.16 Metal3 0.16 Metal4 0.16 Metal5 0.16 Metal6 0.16 Metal7 0.16 Metal8 0.16 Metal9 0.16 Metal10 0.44 Metal11 0.44 } -name NDR_13
<CMD> create_route_type -top_preferred_layer 9 -bottom_preferred_layer 5 -non_default_rule NDR_13 -name t_route -preferred_routing_layer_effort high
<CMD> set_ccopt_property -net_type trunk -route_type t_route
<CMD> set_ccopt_property target_skew 0.2
<CMD> set_ccopt_property target_max_trans 0.2
<CMD> create_route_type -top_preferred_layer 9 -bottom_preferred_layer 5 -name l_route -preferred_routing_layer_effort high
<CMD> set_ccopt_property -net_type leaf -route_type l_route
<CMD> set_ccopt_property target_skew 0.2
<CMD> set_ccopt_property target_max_trans 0.2
<CMD> create_ccopt_clock_tree_spec -file step14_1.spec
Creating clock tree spec for modes (timing configs): default_emulate_constraint_mode
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Wrote: step14_1.spec
<CMD> ccopt_design
#% Begin ccopt_design (date=01/10 19:06:37, mem=1922.4M)
Turning off fast DC mode.
*** ccopt_design #1 [begin] : totSession cpu/real = 0:18:27.2/2:18:32.6 (0.1), mem = 2922.7M
Runtime...
**INFO: User's settings:
setNanoRouteMode -droutePostRouteSpreadWire         1
setNanoRouteMode -droutePostRouteWidenWireRule      LEFSpecialRouteSpec
setNanoRouteMode -extractThirdPartyCompatible       false
setNanoRouteMode -grouteExpTdStdDelay               41.7
setNanoRouteMode -timingEngine                      {}
setDesignMode -process                              45
setExtractRCMode -coupling_c_th                     0.1
setExtractRCMode -engine                            preRoute
setExtractRCMode -relative_c_th                     1
setExtractRCMode -total_c_th                        0
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setDelayCalMode -socv_accuracy_mode                 low
setOptMode -activeHoldViews                         { default_emulate_view }
setOptMode -activeSetupViews                        { default_emulate_view }
setOptMode -autoSetupViews                          { default_emulate_view}
setOptMode -autoTDGRSetupViews                      { default_emulate_view}
setOptMode -drcMargin                               0
setOptMode -fixDrc                                  true
setOptMode -optimizeFF                              true
setOptMode -preserveAllSequential                   true
setOptMode -setupTargetSlack                        0
setPlaceMode -place_detail_check_route              false
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  false
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              high
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            true
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
setRouteMode -earlyGlobalMaxRouteLayer              10
setRouteMode -earlyGlobalMinRouteLayer              1
setRouteMode -earlyGlobalRoutePartitionPinGuide     true

(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): default_emulate_constraint_mode
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk...
  clock_tree clk contains 1961 sinks and 0 clock gates.
Extracting original clock gating for clk done.
The skew group clk/default_emulate_constraint_mode was created. It contains 1961 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=2934.0M, init mem=2934.0M)
*info: Placed = 9495          
*info: Unplaced = 0           
Placement Density:71.30%(31834/44646)
Placement Density (including fixed std cells):71.30%(31834/44646)
Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.2, real=0:00:00.0; mem=2934.0M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.2 real=0:00:00.2)
Innovus will update I/O latencies
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.2 real=0:00:00.2)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.2 real=0:00:00.2)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
*** CTS #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:18:28.6/2:18:34.1 (0.1), mem = 2966.1M
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 1961 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 1961 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2964.09 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 4704 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 392127
[NR-eGR] #PG Blockages       : 4704
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 10491 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 10491
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10491 net(s) in layer range [1, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 1.969065e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)        36( 0.58%)         0( 0.00%)   ( 0.58%) 
[NR-eGR]  Metal2 ( 2)         4( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         6( 0.03%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        47( 0.03%)         0( 0.00%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)         15182  39618 
[NR-eGR]  Metal2   (2V)         71364  26212 
[NR-eGR]  Metal3   (3H)         73668   4477 
[NR-eGR]  Metal4   (4V)         30101   1218 
[NR-eGR]  Metal5   (5H)         12054    153 
[NR-eGR]  Metal6   (6V)          1897     39 
[NR-eGR]  Metal7   (7H)           728     27 
[NR-eGR]  Metal8   (8V)           429     10 
[NR-eGR]  Metal9   (9H)           111      4 
[NR-eGR]  Metal10  (10V)            1      1 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       205536  71759 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 169596um
[NR-eGR] Total length: 205536um, number of vias: 71759
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6765um, number of vias: 3885
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.08 sec, Real: 1.09 sec, Curr Mem: 2974.21 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:01.2 real=0:00:01.2)
Legalization setup...
Using cell based legalization.
Initializing placement interface...
  Use check_library -place or consult logv if problems occur.
  Leaving CCOpt scope - Initializing placement interface...
**Info: (IMPSP-307): Design contains fractional 1 cell.
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
Initializing placement interface done.
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
Leaving CCOpt scope - Initializing placement interface...
**Info: (IMPSP-307): Design contains fractional 1 cell.
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
Legalization setup done. (took cpu=0:00:00.3 real=0:00:00.3)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates is set for at least one object
    cts_merge_clock_logic is set for at least one object
    route_type is set for at least one object
    source_driver is set for at least one object
    target_max_trans is set for at least one object
    target_max_trans_sdc is set for at least one object
    target_skew is set for at least one object
  No private non-default CCOpt properties
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Route type trimming info:
  The following route types were modified by the autotrimmer:
    l_route (Metal5-Metal9) was replaced by l_route_ccopt_autotrimmed (Metal5-Metal7);
      Layer Metal8 is trimmed off because its RC characteristic is very different from its adjacent layers.
      Layer Metal9 is trimmed off because its RC characteristic is not good
    t_route (Metal5-Metal9) was replaced by t_route_ccopt_autotrimmed (Metal5-Metal7);
      Layer Metal8 is trimmed off because its RC characteristic is very different from its adjacent layers.
      Layer Metal9 is trimmed off because its RC characteristic is not good
  To disable this behavior, either reduce the range of allowed layers or set the property "route_type_autotrim" to false.
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): l_route_ccopt_autotrimmed (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
    route_type (trunk): t_route_ccopt_autotrimmed (default: default)
    source_driver: BUFX2/A BUFX2/Y (default: )
  No private non-default CCOpt properties
For power domain auto-default:
  Buffers:     {CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX2}
  Inverters:   {INVX3 INVX2 INVX1 INVXL}
  Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
  Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 44645.706um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: t_route_ccopt_autotrimmed; Top/bottom preferred layer name: Metal7/Metal5; 
  Non-default rule name: NDR_13; Unshielded; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: l_route_ccopt_autotrimmed; Top/bottom preferred layer name: Metal7/Metal5; 
  Unshielded; Mask Constraint: 0; Source: route_type.
For timing_corner default_emulate_delay_corner:both, late and power domain auto-default:
  Slew time target (leaf):    0.200ns
  Slew time target (trunk):   0.200ns
  Slew time target (top):     0.200ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.142ns
  Buffer max distance: 145.485um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CLKBUFX4, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=145.485um, saturatedSlew=0.145ns, speed=721.294um per ns, cellArea=16.455um^2 per 1000um}
  Inverter  : {lib_cell:INVX3, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=94.992um, saturatedSlew=0.141ns, speed=723.197um per ns, cellArea=14.401um^2 per 1000um}
  Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=631.652um, saturatedSlew=0.147ns, speed=1570.102um per ns, cellArea=23.823um^2 per 1000um}
  Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=632.069um, saturatedSlew=0.147ns, speed=1571.529um per ns, cellArea=21.643um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/default_emulate_constraint_mode:
  Sources:                     pin clk
  Total number of sinks:       1961
  Delay constrained sinks:     1961
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner default_emulate_delay_corner:both.late:
  Skew target:                 0.200ns
Primary reporting skew groups are:
skew_group clk/default_emulate_constraint_mode with 1961 clock sinks

Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
  sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
  misc counts      : r=1, pp=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
No dont_touch hpins found in the clock network.
Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration done. (took cpu=0:00:01.7 real=0:00:02.1)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
  Removing clock DAG drivers
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:03.2 real=0:00:03.6)
Synthesizing clock trees...
  Preparing To Balance...
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - Initializing placement interface...
**Info: (IMPSP-307): Design contains fractional 1 cell.
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.1)
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Merging duplicate clock dag driver clones in DAG...
    Merging duplicate clock dag driver clones in DAG done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Applying movement limits...
  Applying movement limits done.
  Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Computing optimal clock node locations...
    : ...20% ...40% ...60% ...80% ...100% 
    Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering bottom-up starting from leaves...
      Clustering clock_tree clk...
          Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
          Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
      Clustering clock_tree clk done.
    Clustering bottom-up starting from leaves done.
    Rebuilding the clock tree after clustering...
    Rebuilding the clock tree after clustering done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=95.418um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=95.418um^2
      hp wire lengths  : top=0.000um, trunk=442.980um, leaf=2452.875um, total=2895.855um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CLKBUFX4: 39 CLKBUFX3: 1 
    Bottom-up phase done. (took cpu=0:00:01.6 real=0:00:01.6)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
**Info: (IMPSP-307): Design contains fractional 1 cell.
*** Starting refinePlace (0:18:34 mem=2970.1M) ***
Total net bbox length = 1.723e+05 (8.097e+04 9.129e+04) (ext = 1.305e+04)
Move report: Detail placement moves 159 insts, mean move: 0.99 um, max move: 6.62 um 
	Max move on inst (FE_OFC356_n_2493): (35.40, 177.46) --> (32.20, 180.88)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2992.5MB
Summary Report:
Instances move: 159 (out of 9535 movable)
Instances flipped: 0
Mean displacement: 0.99 um
Max displacement: 6.62 um (Instance: FE_OFC356_n_2493) (35.4, 177.46) -> (32.2, 180.88)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.723e+05 (8.100e+04 9.133e+04) (ext = 1.305e+04)
Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2992.5MB
*** Finished refinePlace (0:18:34 mem=2992.5M) ***
    ClockRefiner summary
    All clock instances: Moved 50, flipped 13 and cell swapped 0 (out of a total of 2001).
    The largest move was 4.51 um for cpuregs_reg[19][27].
**Info: (IMPSP-307): Design contains fractional 1 cell.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.8 real=0:00:00.8)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Initializing placement interface...
**Info: (IMPSP-307): Design contains fractional 1 cell.
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
    Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
    [0.8,1.4)               1
    [1.4,2)                 1
    --------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    -------------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired              Achieved             Node
                     location             location             
    -------------------------------------------------------------------------------------------------------------------------------------------------------
         2           (132.800,110.770)    (130.800,110.770)    CTS_ccl_a_buf_00038 (a lib_cell CLKBUFX4) at (130.800,110.770), in power domain auto-default
         0.8         (42.600,167.200)     (43.400,167.200)     CTS_ccl_a_buf_00039 (a lib_cell CLKBUFX4) at (43.400,167.200), in power domain auto-default
         0           (131.262,111.882)    (131.262,111.882)    CTS_ccl_a_buf_00038 (a lib_cell CLKBUFX4) at (130.800,110.770), in power domain auto-default
         0           (61.462,48.097)      (61.462,48.097)      CTS_ccl_a_buf_00034 (a lib_cell CLKBUFX4) at (61.000,47.500), in power domain auto-default
         0           (59.862,85.718)      (59.862,85.718)      CTS_ccl_a_buf_00033 (a lib_cell CLKBUFX4) at (59.400,85.120), in power domain auto-default
         0           (44.862,75.457)      (44.862,75.457)      CTS_ccl_a_buf_00026 (a lib_cell CLKBUFX4) at (44.400,74.860), in power domain auto-default
         0           (54.462,111.882)     (54.462,111.882)     CTS_ccl_a_buf_00031 (a lib_cell CLKBUFX4) at (54.000,110.770), in power domain auto-default
         0           (37.863,115.302)     (37.863,115.302)     CTS_ccl_a_buf_00022 (a lib_cell CLKBUFX4) at (37.400,114.190), in power domain auto-default
         0           (32.663,50.322)      (32.663,50.322)      CTS_ccl_a_buf_00037 (a lib_cell CLKBUFX4) at (32.200,49.210), in power domain auto-default
         0           (36.062,111.882)     (36.062,111.882)     CTS_ccl_a_buf_00040 (a lib_cell CLKBUFX4) at (35.600,110.770), in power domain auto-default
    -------------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:01.1 real=0:00:01.1)
    Clock DAG stats after 'Clustering':
      cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=95.418um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=95.418um^2
      cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.063pF, leaf=0.557pF, total=0.621pF
      wire lengths     : top=0.000um, trunk=957.290um, leaf=6855.114um, total=7812.404um
      hp wire lengths  : top=0.000um, trunk=443.780um, leaf=2453.730um, total=2897.510um
    Clock DAG net violations after 'Clustering': none
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.200ns count=4 avg=0.163ns sd=0.023ns min=0.129ns max=0.178ns {0 <= 0.120ns, 1 <= 0.160ns, 3 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=37 avg=0.181ns sd=0.010ns min=0.161ns max=0.199ns {0 <= 0.120ns, 0 <= 0.160ns, 15 <= 0.180ns, 14 <= 0.190ns, 8 <= 0.200ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CLKBUFX4: 39 CLKBUFX3: 1 
    Primary reporting skew groups after 'Clustering':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.380, max=0.437, avg=0.416, sd=0.019], skew [0.058 vs 0.200], 100% {0.380, 0.437} (wid=0.005 ws=0.004) (gid=0.433 gs=0.055)
    Skew group summary after 'Clustering':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.380, max=0.437, avg=0.416, sd=0.019], skew [0.058 vs 0.200], 100% {0.380, 0.437} (wid=0.005 ws=0.004) (gid=0.433 gs=0.055)
    Legalizer API calls during this step: 663 succeeded with high effort: 663 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:02.8 real=0:00:02.8)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:        41 (unrouted=41, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 10681 (unrouted=191, trialRouted=10490, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=190, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 41 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 41 nets for routing of which 41 have one or more fixed wires.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
(ccopt eGR): Start to route 41 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 5962 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 5962
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 10531 nets ( ignored 10490 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 41 clock nets ( 4 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: NDR_13  Nets: 4
[NR-eGR] Rule id: 1  Nets: 37
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 4 net(s) in layer range [5, 7]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.541800e+02um
[NR-eGR] Layer group 2: route 37 net(s) in layer range [5, 7]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.445340e+03um
[NR-eGR] Create a new net group with 7 nets and layer range [5, 9]
[NR-eGR] Layer group 3: route 7 net(s) in layer range [5, 9]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 8.488440e+03um
[NR-eGR] Create a new net group with 7 nets and layer range [5, 11]
[NR-eGR] Layer group 4: route 7 net(s) in layer range [5, 11]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 9.522990e+03um
[NR-eGR] Create a new net group with 6 nets and layer range [3, 11]
[NR-eGR] Layer group 5: route 6 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.159551e+04um
[NR-eGR] Create a new net group with 1 nets and layer range [2, 11]
[NR-eGR] Layer group 6: route 1 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 1.196145e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)         14213  39338 
[NR-eGR]  Metal2   (2V)         69906  27217 
[NR-eGR]  Metal3   (3H)         72813   5461 
[NR-eGR]  Metal4   (4V)         30530   2171 
[NR-eGR]  Metal5   (5H)         14232    961 
[NR-eGR]  Metal6   (6V)          3682     39 
[NR-eGR]  Metal7   (7H)           728     27 
[NR-eGR]  Metal8   (8V)           429     10 
[NR-eGR]  Metal9   (9H)           111      4 
[NR-eGR]  Metal10  (10V)            1      1 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       206645  75229 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 172332um
[NR-eGR] Total length: 206645um, number of vias: 75229
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7874um, number of vias: 7355
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0  2041 
[NR-eGR]  Metal2   (2V)          1956  2547 
[NR-eGR]  Metal3   (3H)          1523  1006 
[NR-eGR]  Metal4   (4V)           432   953 
[NR-eGR]  Metal5   (5H)          2178   808 
[NR-eGR]  Metal6   (6V)          1785     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         7874  7355 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 3095um
[NR-eGR] Total length: 7874um, number of vias: 7355
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 7874um, number of vias: 7355
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.43 sec, Real: 0.44 sec, Curr Mem: 2988.06 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
      Early Global Route - eGR only step done. (took cpu=0:00:00.6 real=0:00:00.6)
    Routing using eGR only done.
Net route status summary:
  Clock:        41 (unrouted=0, trialRouted=0, noStatus=0, routed=41, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 10681 (unrouted=191, trialRouted=10490, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=190, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
*** IncrReplace #1 [begin] (CTS #1 / ccopt_design #1) : totSession cpu/real = 0:18:35.5/2:18:41.3 (0.1), mem = 2988.1M
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 4704 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 393207
[NR-eGR] #PG Blockages       : 4704
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 41  Num Prerouted Wires = 9735
[NR-eGR] Read 10531 nets ( ignored 41 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 1  Nets: 10490
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10490 net(s) in layer range [1, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 1.907591e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)        36( 0.58%)         0( 0.00%)   ( 0.58%) 
[NR-eGR]  Metal2 ( 2)         4( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         6( 0.03%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         2( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        48( 0.03%)         0( 0.00%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.66 seconds, mem = 3013.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)         14129  39357 
[NR-eGR]  Metal2   (2V)         70164  27336 
[NR-eGR]  Metal3   (3H)         72575   5443 
[NR-eGR]  Metal4   (4V)         30494   2166 
[NR-eGR]  Metal5   (5H)         14411    958 
[NR-eGR]  Metal6   (6V)          3579     43 
[NR-eGR]  Metal7   (7H)           819     29 
[NR-eGR]  Metal8   (8V)           435     10 
[NR-eGR]  Metal9   (9H)           111      4 
[NR-eGR]  Metal10  (10V)            1      1 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       206718  75347 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 172332um
[NR-eGR] Total length: 206718um, number of vias: 75347
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.41 seconds, mem = 2998.0M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:01.1, real=0:00:01.0)
*** IncrReplace #1 [finish] (CTS #1 / ccopt_design #1) : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:18:36.6/2:18:42.4 (0.1), mem = 2998.0M
    Congestion Repair done. (took cpu=0:00:01.1 real=0:00:01.1)
  CCOpt: Starting congestion repair using flow wrapper done.
**Info: (IMPSP-307): Design contains fractional 1 cell.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:01.9 real=0:00:02.0)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'picorv32' of instances=9535 and nets=10722 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2997.996M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
    sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
    misc counts      : r=1, pp=0
    cell areas       : b=95.418um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=95.418um^2
    cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
    sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.065pF, leaf=0.563pF, total=0.627pF
    wire lengths     : top=0.000um, trunk=957.290um, leaf=6855.114um, total=7812.404um
    hp wire lengths  : top=0.000um, trunk=443.780um, leaf=2453.730um, total=2897.510um
  Clock DAG net violations after clustering cong repair call: none
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.200ns count=4 avg=0.166ns sd=0.023ns min=0.131ns max=0.181ns {0 <= 0.120ns, 1 <= 0.160ns, 2 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
    Leaf  : target=0.200ns count=37 avg=0.182ns sd=0.010ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 15 <= 0.180ns, 13 <= 0.190ns, 9 <= 0.200ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: CLKBUFX4: 39 CLKBUFX3: 1 
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.383, max=0.441, avg=0.419, sd=0.019], skew [0.058 vs 0.200], 100% {0.383, 0.441} (wid=0.005 ws=0.004) (gid=0.436 gs=0.055)
  Skew group summary after clustering cong repair call:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.383, max=0.441, avg=0.419, sd=0.019], skew [0.058 vs 0.200], 100% {0.383, 0.441} (wid=0.005 ws=0.004) (gid=0.436 gs=0.055)
  CongRepair After Initial Clustering done. (took cpu=0:00:02.5 real=0:00:02.5)
  Stage::Clustering done. (took cpu=0:00:05.3 real=0:00:05.3)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=95.418um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=95.418um^2
      cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.065pF, leaf=0.563pF, total=0.627pF
      wire lengths     : top=0.000um, trunk=957.290um, leaf=6855.114um, total=7812.404um
      hp wire lengths  : top=0.000um, trunk=443.780um, leaf=2453.730um, total=2897.510um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.200ns count=4 avg=0.166ns sd=0.023ns min=0.131ns max=0.181ns {0 <= 0.120ns, 1 <= 0.160ns, 2 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=37 avg=0.182ns sd=0.010ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 15 <= 0.180ns, 13 <= 0.190ns, 9 <= 0.200ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CLKBUFX4: 39 CLKBUFX3: 1 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.383, max=0.441], skew [0.058 vs 0.200]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.383, max=0.441], skew [0.058 vs 0.200]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.1 real=0:00:00.1)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=95.418um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=95.418um^2
      cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.065pF, leaf=0.563pF, total=0.627pF
      wire lengths     : top=0.000um, trunk=957.290um, leaf=6855.114um, total=7812.404um
      hp wire lengths  : top=0.000um, trunk=443.780um, leaf=2453.730um, total=2897.510um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.200ns count=4 avg=0.166ns sd=0.023ns min=0.131ns max=0.181ns {0 <= 0.120ns, 1 <= 0.160ns, 2 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=37 avg=0.182ns sd=0.010ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 15 <= 0.180ns, 13 <= 0.190ns, 9 <= 0.200ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CLKBUFX4: 39 CLKBUFX3: 1 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.383, max=0.441, avg=0.419, sd=0.019], skew [0.058 vs 0.200], 100% {0.383, 0.441} (wid=0.005 ws=0.004) (gid=0.436 gs=0.055)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.383, max=0.441, avg=0.419, sd=0.019], skew [0.058 vs 0.200], 100% {0.383, 0.441} (wid=0.005 ws=0.004) (gid=0.436 gs=0.055)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::DRV Fixing done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=95.418um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=95.418um^2
      cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.065pF, leaf=0.563pF, total=0.627pF
      wire lengths     : top=0.000um, trunk=957.290um, leaf=6855.114um, total=7812.404um
      hp wire lengths  : top=0.000um, trunk=443.780um, leaf=2453.730um, total=2897.510um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.200ns count=4 avg=0.166ns sd=0.023ns min=0.131ns max=0.181ns {0 <= 0.120ns, 1 <= 0.160ns, 2 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=37 avg=0.182ns sd=0.010ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 15 <= 0.180ns, 13 <= 0.190ns, 9 <= 0.200ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CLKBUFX4: 39 CLKBUFX3: 1 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.383, max=0.441], skew [0.058 vs 0.200]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.383, max=0.441], skew [0.058 vs 0.200]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=95.418um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=95.418um^2
      cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.065pF, leaf=0.563pF, total=0.627pF
      wire lengths     : top=0.000um, trunk=957.290um, leaf=6855.114um, total=7812.404um
      hp wire lengths  : top=0.000um, trunk=443.780um, leaf=2453.730um, total=2897.510um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.200ns count=4 avg=0.166ns sd=0.023ns min=0.131ns max=0.181ns {0 <= 0.120ns, 1 <= 0.160ns, 2 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=37 avg=0.182ns sd=0.010ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 15 <= 0.180ns, 13 <= 0.190ns, 9 <= 0.200ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CLKBUFX4: 39 CLKBUFX3: 1 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.383, max=0.441], skew [0.058 vs 0.200]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.383, max=0.441], skew [0.058 vs 0.200]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=95.418um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=95.418um^2
      cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.065pF, leaf=0.563pF, total=0.627pF
      wire lengths     : top=0.000um, trunk=957.290um, leaf=6855.114um, total=7812.404um
      hp wire lengths  : top=0.000um, trunk=443.780um, leaf=2453.730um, total=2897.510um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.200ns count=4 avg=0.166ns sd=0.023ns min=0.131ns max=0.181ns {0 <= 0.120ns, 1 <= 0.160ns, 2 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=37 avg=0.182ns sd=0.010ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 15 <= 0.180ns, 13 <= 0.190ns, 9 <= 0.200ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CLKBUFX4: 39 CLKBUFX3: 1 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.383, max=0.441], skew [0.058 vs 0.200]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.383, max=0.441], skew [0.058 vs 0.200]
    Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=95.418um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=95.418um^2
      cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.065pF, leaf=0.563pF, total=0.627pF
      wire lengths     : top=0.000um, trunk=957.290um, leaf=6855.114um, total=7812.404um
      hp wire lengths  : top=0.000um, trunk=443.780um, leaf=2453.730um, total=2897.510um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.200ns count=4 avg=0.166ns sd=0.023ns min=0.131ns max=0.181ns {0 <= 0.120ns, 1 <= 0.160ns, 2 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=37 avg=0.182ns sd=0.010ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 15 <= 0.180ns, 13 <= 0.190ns, 9 <= 0.200ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CLKBUFX4: 39 CLKBUFX3: 1 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.383, max=0.441], skew [0.058 vs 0.200]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.383, max=0.441], skew [0.058 vs 0.200]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=95.418um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=95.418um^2
      cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.065pF, leaf=0.563pF, total=0.627pF
      wire lengths     : top=0.000um, trunk=953.580um, leaf=6855.114um, total=7808.694um
      hp wire lengths  : top=0.000um, trunk=443.780um, leaf=2453.730um, total=2897.510um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.200ns count=4 avg=0.167ns sd=0.025ns min=0.131ns max=0.188ns {0 <= 0.120ns, 1 <= 0.160ns, 2 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=37 avg=0.182ns sd=0.010ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 15 <= 0.180ns, 13 <= 0.190ns, 9 <= 0.200ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: CLKBUFX4: 39 CLKBUFX3: 1 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.385, max=0.439, avg=0.420, sd=0.018], skew [0.053 vs 0.200], 100% {0.385, 0.439} (wid=0.005 ws=0.004) (gid=0.434 gs=0.050)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.385, max=0.439, avg=0.420, sd=0.018], skew [0.053 vs 0.200], 100% {0.385, 0.439} (wid=0.005 ws=0.004) (gid=0.434 gs=0.050)
    Legalizer API calls during this step: 88 succeeded with high effort: 88 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:01.2 real=0:00:01.2)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:01.4 real=0:00:01.4)
  CCOpt::Phase::Construction done. (took cpu=0:00:06.9 real=0:00:06.9)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=95.418um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=95.418um^2
      cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.065pF, leaf=0.563pF, total=0.627pF
      wire lengths     : top=0.000um, trunk=953.580um, leaf=6855.114um, total=7808.694um
      hp wire lengths  : top=0.000um, trunk=443.780um, leaf=2453.730um, total=2897.510um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.200ns count=4 avg=0.167ns sd=0.025ns min=0.131ns max=0.188ns {0 <= 0.120ns, 1 <= 0.160ns, 2 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=37 avg=0.182ns sd=0.010ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 15 <= 0.180ns, 13 <= 0.190ns, 9 <= 0.200ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: CLKBUFX4: 39 CLKBUFX3: 1 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.385, max=0.439], skew [0.053 vs 0.200]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.385, max=0.439], skew [0.053 vs 0.200]
    Legalizer API calls during this step: 13 succeeded with high effort: 13 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reducing clock tree power 1...
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after reducing clock tree power 1 iteration 1:
      cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=95.076um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=95.076um^2
      cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.065pF, leaf=0.563pF, total=0.627pF
      wire lengths     : top=0.000um, trunk=953.195um, leaf=6855.114um, total=7808.309um
      hp wire lengths  : top=0.000um, trunk=443.780um, leaf=2453.730um, total=2897.510um
    Clock DAG net violations after reducing clock tree power 1 iteration 1: none
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
      Trunk : target=0.200ns count=4 avg=0.175ns sd=0.011ns min=0.162ns max=0.188ns {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=37 avg=0.182ns sd=0.010ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 15 <= 0.180ns, 13 <= 0.190ns, 9 <= 0.200ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
       Bufs: CLKBUFX4: 38 CLKBUFX3: 2 
    Primary reporting skew groups after reducing clock tree power 1 iteration 1:
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.402, max=0.439], skew [0.036 vs 0.200]
    Skew group summary after reducing clock tree power 1 iteration 1:
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.402, max=0.439], skew [0.036 vs 0.200]
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=95.076um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=95.076um^2
      cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.065pF, leaf=0.563pF, total=0.627pF
      wire lengths     : top=0.000um, trunk=953.195um, leaf=6855.114um, total=7808.309um
      hp wire lengths  : top=0.000um, trunk=443.780um, leaf=2453.730um, total=2897.510um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.200ns count=4 avg=0.175ns sd=0.011ns min=0.162ns max=0.188ns {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=37 avg=0.182ns sd=0.010ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 15 <= 0.180ns, 13 <= 0.190ns, 9 <= 0.200ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CLKBUFX4: 38 CLKBUFX3: 2 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.402, max=0.439], skew [0.036 vs 0.200]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.402, max=0.439], skew [0.036 vs 0.200]
    Legalizer API calls during this step: 161 succeeded with high effort: 161 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.3 real=0:00:00.3)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=95.076um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=95.076um^2
      cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.065pF, leaf=0.563pF, total=0.627pF
      wire lengths     : top=0.000um, trunk=953.195um, leaf=6855.114um, total=7808.309um
      hp wire lengths  : top=0.000um, trunk=443.780um, leaf=2453.730um, total=2897.510um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.200ns count=4 avg=0.175ns sd=0.011ns min=0.162ns max=0.188ns {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=37 avg=0.182ns sd=0.010ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 15 <= 0.180ns, 13 <= 0.190ns, 9 <= 0.200ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CLKBUFX4: 38 CLKBUFX3: 2 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.402, max=0.439, avg=0.425, sd=0.010], skew [0.036 vs 0.200], 100% {0.402, 0.439} (wid=0.005 ws=0.004) (gid=0.434 gs=0.033)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.402, max=0.439, avg=0.425, sd=0.010], skew [0.036 vs 0.200], 100% {0.402, 0.439} (wid=0.005 ws=0.004) (gid=0.434 gs=0.033)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Reducing Power done. (took cpu=0:00:00.4 real=0:00:00.4)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 42 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
          sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
          misc counts      : r=1, pp=0
          cell areas       : b=95.076um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=95.076um^2
          cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
          sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.065pF, leaf=0.563pF, total=0.627pF
          wire lengths     : top=0.000um, trunk=953.195um, leaf=6855.114um, total=7808.309um
          hp wire lengths  : top=0.000um, trunk=443.780um, leaf=2453.730um, total=2897.510um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.200ns count=4 avg=0.175ns sd=0.011ns min=0.162ns max=0.188ns {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
          Leaf  : target=0.200ns count=37 avg=0.182ns sd=0.010ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 15 <= 0.180ns, 13 <= 0.190ns, 9 <= 0.200ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: CLKBUFX4: 38 CLKBUFX3: 2 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
          sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
          misc counts      : r=1, pp=0
          cell areas       : b=95.076um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=95.076um^2
          cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
          sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.065pF, leaf=0.563pF, total=0.627pF
          wire lengths     : top=0.000um, trunk=953.195um, leaf=6855.114um, total=7808.309um
          hp wire lengths  : top=0.000um, trunk=443.780um, leaf=2453.730um, total=2897.510um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.200ns count=4 avg=0.175ns sd=0.011ns min=0.162ns max=0.188ns {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
          Leaf  : target=0.200ns count=37 avg=0.182ns sd=0.010ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 15 <= 0.180ns, 13 <= 0.190ns, 9 <= 0.200ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: CLKBUFX4: 38 CLKBUFX3: 2 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.1 real=0:00:00.1)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
          sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
          misc counts      : r=1, pp=0
          cell areas       : b=95.076um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=95.076um^2
          cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
          sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.065pF, leaf=0.563pF, total=0.627pF
          wire lengths     : top=0.000um, trunk=953.195um, leaf=6855.114um, total=7808.309um
          hp wire lengths  : top=0.000um, trunk=443.780um, leaf=2453.730um, total=2897.510um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.200ns count=4 avg=0.175ns sd=0.011ns min=0.162ns max=0.188ns {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
          Leaf  : target=0.200ns count=37 avg=0.182ns sd=0.010ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 15 <= 0.180ns, 13 <= 0.190ns, 9 <= 0.200ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUFX4: 38 CLKBUFX3: 2 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.1 real=0:00:00.1)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=95.076um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=95.076um^2
      cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.065pF, leaf=0.563pF, total=0.627pF
      wire lengths     : top=0.000um, trunk=953.195um, leaf=6855.114um, total=7808.309um
      hp wire lengths  : top=0.000um, trunk=443.780um, leaf=2453.730um, total=2897.510um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.200ns count=4 avg=0.175ns sd=0.011ns min=0.162ns max=0.188ns {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=37 avg=0.182ns sd=0.010ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 15 <= 0.180ns, 13 <= 0.190ns, 9 <= 0.200ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: CLKBUFX4: 38 CLKBUFX3: 2 
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.5 real=0:00:00.5)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
    sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
    misc counts      : r=1, pp=0
    cell areas       : b=95.076um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=95.076um^2
    cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
    sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.065pF, leaf=0.563pF, total=0.627pF
    wire lengths     : top=0.000um, trunk=953.195um, leaf=6855.114um, total=7808.309um
    hp wire lengths  : top=0.000um, trunk=443.780um, leaf=2453.730um, total=2897.510um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.200ns count=4 avg=0.175ns sd=0.011ns min=0.162ns max=0.188ns {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
    Leaf  : target=0.200ns count=37 avg=0.182ns sd=0.010ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 15 <= 0.180ns, 13 <= 0.190ns, 9 <= 0.200ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: CLKBUFX4: 38 CLKBUFX3: 2 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.402, max=0.439], skew [0.036 vs 0.200]
  Skew group summary after Approximately balancing fragments:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.402, max=0.439], skew [0.036 vs 0.200]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=95.076um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=95.076um^2
      cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.065pF, leaf=0.563pF, total=0.627pF
      wire lengths     : top=0.000um, trunk=953.195um, leaf=6855.114um, total=7808.309um
      hp wire lengths  : top=0.000um, trunk=443.780um, leaf=2453.730um, total=2897.510um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.200ns count=4 avg=0.175ns sd=0.011ns min=0.162ns max=0.188ns {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=37 avg=0.182ns sd=0.010ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 15 <= 0.180ns, 13 <= 0.190ns, 9 <= 0.200ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: CLKBUFX4: 38 CLKBUFX3: 2 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.402, max=0.439], skew [0.036 vs 0.200]
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.402, max=0.439], skew [0.036 vs 0.200]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
          sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
          misc counts      : r=1, pp=0
          cell areas       : b=95.076um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=95.076um^2
          cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
          sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.065pF, leaf=0.563pF, total=0.627pF
          wire lengths     : top=0.000um, trunk=953.195um, leaf=6855.114um, total=7808.309um
          hp wire lengths  : top=0.000um, trunk=443.780um, leaf=2453.730um, total=2897.510um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.200ns count=4 avg=0.175ns sd=0.011ns min=0.162ns max=0.188ns {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
          Leaf  : target=0.200ns count=37 avg=0.182ns sd=0.010ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 15 <= 0.180ns, 13 <= 0.190ns, 9 <= 0.200ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUFX4: 38 CLKBUFX3: 2 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.1 real=0:00:00.1)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=95.076um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=95.076um^2
      cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.065pF, leaf=0.563pF, total=0.627pF
      wire lengths     : top=0.000um, trunk=953.195um, leaf=6855.114um, total=7808.309um
      hp wire lengths  : top=0.000um, trunk=443.780um, leaf=2453.730um, total=2897.510um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.200ns count=4 avg=0.175ns sd=0.011ns min=0.162ns max=0.188ns {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=37 avg=0.182ns sd=0.010ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 15 <= 0.180ns, 13 <= 0.190ns, 9 <= 0.200ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CLKBUFX4: 38 CLKBUFX3: 2 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.402, max=0.439], skew [0.036 vs 0.200]
    Skew group summary after 'Approximately balancing step':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.402, max=0.439], skew [0.036 vs 0.200]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.3 real=0:00:00.3)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=95.076um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=95.076um^2
      cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.065pF, leaf=0.563pF, total=0.627pF
      wire lengths     : top=0.000um, trunk=953.195um, leaf=6855.114um, total=7808.309um
      hp wire lengths  : top=0.000um, trunk=443.780um, leaf=2453.730um, total=2897.510um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.200ns count=4 avg=0.175ns sd=0.011ns min=0.162ns max=0.188ns {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=37 avg=0.182ns sd=0.010ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 15 <= 0.180ns, 13 <= 0.190ns, 9 <= 0.200ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: CLKBUFX4: 38 CLKBUFX3: 2 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.402, max=0.439], skew [0.036 vs 0.200]
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.402, max=0.439], skew [0.036 vs 0.200]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.1 real=0:00:00.1)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=95.076um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=95.076um^2
      cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.065pF, leaf=0.563pF, total=0.627pF
      wire lengths     : top=0.000um, trunk=953.195um, leaf=6855.114um, total=7808.309um
      hp wire lengths  : top=0.000um, trunk=443.780um, leaf=2453.730um, total=2897.510um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.200ns count=4 avg=0.175ns sd=0.011ns min=0.162ns max=0.188ns {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=37 avg=0.182ns sd=0.010ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 15 <= 0.180ns, 13 <= 0.190ns, 9 <= 0.200ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CLKBUFX4: 38 CLKBUFX3: 2 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.402, max=0.439, avg=0.425, sd=0.010], skew [0.036 vs 0.200], 100% {0.402, 0.439} (wid=0.005 ws=0.004) (gid=0.434 gs=0.033)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.402, max=0.439, avg=0.425, sd=0.010], skew [0.036 vs 0.200], 100% {0.402, 0.439} (wid=0.005 ws=0.004) (gid=0.434 gs=0.033)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Balancing done. (took cpu=0:00:01.1 real=0:00:01.1)
  Stage::Polishing...
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats before polishing:
    cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
    sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
    misc counts      : r=1, pp=0
    cell areas       : b=95.076um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=95.076um^2
    cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
    sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.065pF, leaf=0.563pF, total=0.627pF
    wire lengths     : top=0.000um, trunk=953.195um, leaf=6855.114um, total=7808.309um
    hp wire lengths  : top=0.000um, trunk=443.780um, leaf=2453.730um, total=2897.510um
  Clock DAG net violations before polishing: none
  Clock DAG primary half-corner transition distribution before polishing:
    Trunk : target=0.200ns count=4 avg=0.175ns sd=0.011ns min=0.162ns max=0.188ns {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
    Leaf  : target=0.200ns count=37 avg=0.182ns sd=0.010ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 15 <= 0.180ns, 13 <= 0.190ns, 9 <= 0.200ns}
  Clock DAG library cell distribution before polishing {count}:
     Bufs: CLKBUFX4: 38 CLKBUFX3: 2 
  Primary reporting skew groups before polishing:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.403, max=0.440], skew [0.037 vs 0.200]
  Skew group summary before polishing:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.403, max=0.440], skew [0.037 vs 0.200]
  Merging balancing drivers for power...
    Tried: 42 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=95.076um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=95.076um^2
      cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.065pF, leaf=0.563pF, total=0.627pF
      wire lengths     : top=0.000um, trunk=953.195um, leaf=6855.114um, total=7808.309um
      hp wire lengths  : top=0.000um, trunk=443.780um, leaf=2453.730um, total=2897.510um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.200ns count=4 avg=0.175ns sd=0.011ns min=0.162ns max=0.188ns {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=37 avg=0.182ns sd=0.010ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 15 <= 0.180ns, 13 <= 0.190ns, 9 <= 0.200ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: CLKBUFX4: 38 CLKBUFX3: 2 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.403, max=0.440], skew [0.037 vs 0.200]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.403, max=0.440], skew [0.037 vs 0.200]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=95.076um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=95.076um^2
      cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.065pF, leaf=0.563pF, total=0.627pF
      wire lengths     : top=0.000um, trunk=953.195um, leaf=6855.114um, total=7808.309um
      hp wire lengths  : top=0.000um, trunk=443.780um, leaf=2453.730um, total=2897.510um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.200ns count=4 avg=0.175ns sd=0.011ns min=0.162ns max=0.188ns {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=37 avg=0.182ns sd=0.010ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 15 <= 0.180ns, 13 <= 0.190ns, 9 <= 0.200ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CLKBUFX4: 38 CLKBUFX3: 2 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.403, max=0.440, avg=0.426, sd=0.011], skew [0.037 vs 0.200], 100% {0.403, 0.440} (wid=0.005 ws=0.004) (gid=0.436 gs=0.034)
    Skew group summary after 'Improving clock skew':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.403, max=0.440, avg=0.426, sd=0.011], skew [0.037 vs 0.200], 100% {0.403, 0.440} (wid=0.005 ws=0.004) (gid=0.436 gs=0.034)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 276 succeeded with high effort: 276 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.8 real=0:00:00.8)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 560 succeeded with high effort: 560 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:02.4 real=0:00:02.4)
    Iteration 1 done.
    Iteration 2...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 226 succeeded with high effort: 226 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.5 real=0:00:00.5)
      Moving gates to reduce wire capacitance - iteration 2: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 560 succeeded with high effort: 560 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:02.8 real=0:00:02.8)
    Iteration 2 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=95.076um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=95.076um^2
      cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.053pF, leaf=0.560pF, total=0.613pF
      wire lengths     : top=0.000um, trunk=782.058um, leaf=6827.886um, total=7609.944um
      hp wire lengths  : top=0.000um, trunk=416.530um, leaf=2501.625um, total=2918.155um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Trunk : target=0.200ns count=4 avg=0.154ns sd=0.016ns min=0.141ns max=0.176ns {0 <= 0.120ns, 3 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=37 avg=0.181ns sd=0.010ns min=0.162ns max=0.199ns {0 <= 0.120ns, 0 <= 0.160ns, 15 <= 0.180ns, 15 <= 0.190ns, 7 <= 0.200ns}
    Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
       Bufs: CLKBUFX4: 38 CLKBUFX3: 2 
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.391, max=0.412, avg=0.403, sd=0.005], skew [0.021 vs 0.200], 100% {0.391, 0.412} (wid=0.006 ws=0.005) (gid=0.409 gs=0.019)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.391, max=0.412, avg=0.403, sd=0.005], skew [0.021 vs 0.200], 100% {0.391, 0.412} (wid=0.006 ws=0.005) (gid=0.409 gs=0.019)
    Legalizer API calls during this step: 1622 succeeded with high effort: 1622 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:06.6 real=0:00:06.6)
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initial gate capacitance is (rise=0.428pF fall=0.379pF).
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=0.428pF fall=0.379pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=94.392um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=94.392um^2
      cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.053pF, leaf=0.560pF, total=0.613pF
      wire lengths     : top=0.000um, trunk=782.268um, leaf=6827.886um, total=7610.154um
      hp wire lengths  : top=0.000um, trunk=416.530um, leaf=2501.625um, total=2918.155um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.200ns count=4 avg=0.172ns sd=0.013ns min=0.153ns max=0.183ns {0 <= 0.120ns, 1 <= 0.160ns, 2 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=37 avg=0.182ns sd=0.010ns min=0.162ns max=0.199ns {0 <= 0.120ns, 0 <= 0.160ns, 15 <= 0.180ns, 15 <= 0.190ns, 7 <= 0.200ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: CLKBUFX4: 36 CLKBUFX3: 4 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.390, max=0.434, avg=0.417, sd=0.013], skew [0.043 vs 0.200], 100% {0.390, 0.434} (wid=0.006 ws=0.005) (gid=0.430 gs=0.041)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.390, max=0.434, avg=0.417, sd=0.013], skew [0.043 vs 0.200], 100% {0.390, 0.434} (wid=0.006 ws=0.005) (gid=0.430 gs=0.041)
    Legalizer API calls during this step: 82 succeeded with high effort: 82 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.3 real=0:00:00.3)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=94.392um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=94.392um^2
      cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.053pF, leaf=0.560pF, total=0.613pF
      wire lengths     : top=0.000um, trunk=782.268um, leaf=6827.886um, total=7610.154um
      hp wire lengths  : top=0.000um, trunk=416.530um, leaf=2501.625um, total=2918.155um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.200ns count=4 avg=0.172ns sd=0.013ns min=0.153ns max=0.183ns {0 <= 0.120ns, 1 <= 0.160ns, 2 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=37 avg=0.182ns sd=0.010ns min=0.162ns max=0.199ns {0 <= 0.120ns, 0 <= 0.160ns, 15 <= 0.180ns, 15 <= 0.190ns, 7 <= 0.200ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: CLKBUFX4: 36 CLKBUFX3: 4 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.390, max=0.434, avg=0.417, sd=0.013], skew [0.043 vs 0.200], 100% {0.390, 0.434} (wid=0.006 ws=0.005) (gid=0.430 gs=0.041)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.390, max=0.434, avg=0.417, sd=0.013], skew [0.043 vs 0.200], 100% {0.390, 0.434} (wid=0.006 ws=0.005) (gid=0.430 gs=0.041)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 17 succeeded with high effort: 17 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=41, filtered=41, permitted=40, cannotCompute=2, computed=38, moveTooSmall=51, resolved=0, predictFail=4, currentlyIllegal=0, legalizationFail=2, legalizedMoveTooSmall=7, ignoredLeafDriver=0, worse=125, accepted=8
        Max accepted move=44.400um, total accepted move=84.830um, average move=10.604um
        Move for wirelength. considered=41, filtered=41, permitted=40, cannotCompute=2, computed=38, moveTooSmall=55, resolved=0, predictFail=9, currentlyIllegal=0, legalizationFail=2, legalizedMoveTooSmall=7, ignoredLeafDriver=0, worse=133, accepted=3
        Max accepted move=27.800um, total accepted move=43.480um, average move=14.493um
        Move for wirelength. considered=41, filtered=41, permitted=40, cannotCompute=2, computed=38, moveTooSmall=54, resolved=0, predictFail=7, currentlyIllegal=0, legalizationFail=2, legalizedMoveTooSmall=7, ignoredLeafDriver=0, worse=133, accepted=2
        Max accepted move=10.730um, total accepted move=17.970um, average move=8.985um
        Legalizer API calls during this step: 451 succeeded with high effort: 451 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:01.2 real=0:00:01.2)
      Global shorten wires A1...
        Legalizer API calls during this step: 18 succeeded with high effort: 18 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=41, filtered=41, permitted=40, cannotCompute=35, computed=5, moveTooSmall=59, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=7, accepted=1
        Max accepted move=3.400um, total accepted move=3.400um, average move=3.400um
        Move for wirelength. considered=41, filtered=41, permitted=40, cannotCompute=36, computed=4, moveTooSmall=61, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=7, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 15 succeeded with high effort: 15 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.2 real=0:00:00.2)
      Global shorten wires B...
        Legalizer API calls during this step: 175 succeeded with high effort: 175 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.2 real=0:00:00.2)
      Move For Wirelength - branch...
        Move for wirelength. considered=41, filtered=41, permitted=40, cannotCompute=0, computed=40, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=46, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 46 succeeded with high effort: 46 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.1 real=0:00:00.1)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
        sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
        misc counts      : r=1, pp=0
        cell areas       : b=94.392um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=94.392um^2
        cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
        sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.052pF, leaf=0.560pF, total=0.612pF
        wire lengths     : top=0.000um, trunk=758.943um, leaf=6833.850um, total=7592.793um
        hp wire lengths  : top=0.000um, trunk=448.320um, leaf=2514.765um, total=2963.085um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.200ns count=4 avg=0.166ns sd=0.017ns min=0.152ns max=0.186ns {0 <= 0.120ns, 2 <= 0.160ns, 1 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
        Leaf  : target=0.200ns count=37 avg=0.182ns sd=0.010ns min=0.162ns max=0.199ns {0 <= 0.120ns, 0 <= 0.160ns, 15 <= 0.180ns, 15 <= 0.190ns, 7 <= 0.200ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: CLKBUFX4: 36 CLKBUFX3: 4 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.382, max=0.427, avg=0.409, sd=0.013], skew [0.045 vs 0.200], 100% {0.382, 0.427} (wid=0.006 ws=0.005) (gid=0.423 gs=0.043)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.382, max=0.427, avg=0.409, sd=0.013], skew [0.045 vs 0.200], 100% {0.382, 0.427} (wid=0.006 ws=0.005) (gid=0.423 gs=0.043)
      Legalizer API calls during this step: 722 succeeded with high effort: 722 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:01.7 real=0:00:01.7)
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Performing Single Threaded FlipOpt
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 42 , Succeeded = 0 , Constraints Broken = 0 , CannotMove = 2 , Illegal = 40 , Other = 0
    Optimizing orientation on clock cells done.
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
    Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=94.392um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=94.392um^2
      cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.052pF, leaf=0.560pF, total=0.612pF
      wire lengths     : top=0.000um, trunk=758.943um, leaf=6833.850um, total=7592.793um
      hp wire lengths  : top=0.000um, trunk=448.320um, leaf=2514.765um, total=2963.085um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.200ns count=4 avg=0.166ns sd=0.017ns min=0.152ns max=0.186ns {0 <= 0.120ns, 2 <= 0.160ns, 1 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=37 avg=0.182ns sd=0.010ns min=0.162ns max=0.199ns {0 <= 0.120ns, 0 <= 0.160ns, 15 <= 0.180ns, 15 <= 0.190ns, 7 <= 0.200ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: CLKBUFX4: 36 CLKBUFX3: 4 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.382, max=0.427, avg=0.409, sd=0.013], skew [0.045 vs 0.200], 100% {0.382, 0.427} (wid=0.006 ws=0.005) (gid=0.423 gs=0.043)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.382, max=0.427, avg=0.409, sd=0.013], skew [0.045 vs 0.200], 100% {0.382, 0.427} (wid=0.006 ws=0.005) (gid=0.423 gs=0.043)
    Legalizer API calls during this step: 722 succeeded with high effort: 722 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:01.9 real=0:00:01.9)
  Total capacitance is (rise=1.040pF fall=0.991pF), of which (rise=0.612pF fall=0.612pF) is wire, and (rise=0.428pF fall=0.379pF) is gate.
  Stage::Polishing done. (took cpu=0:00:09.2 real=0:00:09.2)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 40 clock instances.
  Performing Clock Only Refine Place.
**Info: (IMPSP-307): Design contains fractional 1 cell.
*** Starting refinePlace (0:18:50 mem=2993.2M) ***
Total net bbox length = 1.723e+05 (8.101e+04 9.134e+04) (ext = 1.305e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2993.2MB
Summary Report:
Instances move: 0 (out of 9535 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.723e+05 (8.101e+04 9.134e+04) (ext = 1.305e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2993.2MB
*** Finished refinePlace (0:18:50 mem=2993.2M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 2001).
  Restoring pStatusCts on 40 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Updating netlist done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt::Phase::Implementation done. (took cpu=0:00:10.9 real=0:00:10.9)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        41 (unrouted=41, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 10681 (unrouted=191, trialRouted=10490, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=190, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 41 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 41 nets for routing of which 41 have one or more fixed wires.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
(ccopt eGR): Start to route 41 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 5962 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 5962
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 10531 nets ( ignored 10490 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 41 clock nets ( 4 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: NDR_13  Nets: 4
[NR-eGR] Rule id: 1  Nets: 37
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 4 net(s) in layer range [5, 7]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.592400e+02um
[NR-eGR] Layer group 2: route 37 net(s) in layer range [5, 7]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.291440e+03um
[NR-eGR] Create a new net group with 8 nets and layer range [5, 9]
[NR-eGR] Layer group 3: route 8 net(s) in layer range [5, 9]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 8.394390e+03um
[NR-eGR] Create a new net group with 8 nets and layer range [5, 11]
[NR-eGR] Layer group 4: route 8 net(s) in layer range [5, 11]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 9.499050e+03um
[NR-eGR] Create a new net group with 7 nets and layer range [3, 11]
[NR-eGR] Layer group 5: route 7 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.176993e+04um
[NR-eGR] Create a new net group with 1 nets and layer range [2, 11]
[NR-eGR] Layer group 6: route 1 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 1.210167e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)         14129  39357 
[NR-eGR]  Metal2   (2V)         70245  27350 
[NR-eGR]  Metal3   (3H)         72608   5415 
[NR-eGR]  Metal4   (4V)         30495   2142 
[NR-eGR]  Metal5   (5H)         14323    905 
[NR-eGR]  Metal6   (6V)          3383     45 
[NR-eGR]  Metal7   (7H)           820     29 
[NR-eGR]  Metal8   (8V)           435     10 
[NR-eGR]  Metal9   (9H)           111      4 
[NR-eGR]  Metal10  (10V)            1      1 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       206550  75258 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 172347um
[NR-eGR] Total length: 206550um, number of vias: 75258
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7707um, number of vias: 7266
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0  2041 
[NR-eGR]  Metal2   (2V)          2038  2561 
[NR-eGR]  Metal3   (3H)          1557   978 
[NR-eGR]  Metal4   (4V)           433   929 
[NR-eGR]  Metal5   (5H)          2089   755 
[NR-eGR]  Metal6   (6V)          1589     2 
[NR-eGR]  Metal7   (7H)             1     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         7707  7266 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 3111um
[NR-eGR] Total length: 7707um, number of vias: 7266
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 7707um, number of vias: 7266
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.36 sec, Real: 0.36 sec, Curr Mem: 2994.64 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
        Early Global Route - eGR only step done. (took cpu=0:00:00.5 real=0:00:00.5)
      Routing using eGR only done.
Net route status summary:
  Clock:        41 (unrouted=0, trialRouted=0, noStatus=0, routed=41, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 10681 (unrouted=191, trialRouted=10490, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=190, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.5 real=0:00:00.5)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'picorv32' of instances=9535 and nets=10722 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2994.645M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
    Leaving CCOpt scope - Initializing placement interface...
**Info: (IMPSP-307): Design contains fractional 1 cell.
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
        Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reset bufferability constraints done. (took cpu=0:00:00.1 real=0:00:00.1)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
          sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
          misc counts      : r=1, pp=0
          cell areas       : b=94.392um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=94.392um^2
          cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
          sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.060pF, leaf=0.609pF, total=0.669pF
          wire lengths     : top=0.000um, trunk=766.275um, leaf=6940.315um, total=7706.590um
          hp wire lengths  : top=0.000um, trunk=448.320um, leaf=2514.765um, total=2963.085um
        Clock DAG net violations eGRPC initial state:
          Remaining Transition : {count=9, worst=[0.011ns, 0.008ns, 0.006ns, 0.005ns, 0.005ns, 0.005ns, 0.002ns, 0.001ns, 0.000ns]} avg=0.005ns sd=0.003ns sum=0.045ns
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.200ns count=4 avg=0.186ns sd=0.017ns min=0.169ns max=0.206ns {0 <= 0.120ns, 0 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 1 <= 0.200ns} {1 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
          Leaf  : target=0.200ns count=37 avg=0.190ns sd=0.012ns min=0.163ns max=0.211ns {0 <= 0.120ns, 0 <= 0.160ns, 7 <= 0.180ns, 7 <= 0.190ns, 15 <= 0.200ns} {7 <= 0.210ns, 1 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: CLKBUFX4: 36 CLKBUFX3: 4 
        Primary reporting skew groups eGRPC initial state:
          skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.405, max=0.459, avg=0.438, sd=0.016], skew [0.054 vs 0.200], 100% {0.405, 0.459} (wid=0.005 ws=0.003) (gid=0.457 gs=0.053)
        Skew group summary eGRPC initial state:
          skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.405, max=0.459, avg=0.438, sd=0.016], skew [0.054 vs 0.200], 100% {0.405, 0.459} (wid=0.005 ws=0.003) (gid=0.457 gs=0.053)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
            sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
            misc counts      : r=1, pp=0
            cell areas       : b=94.392um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=94.392um^2
            cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
            sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.060pF, leaf=0.609pF, total=0.669pF
            wire lengths     : top=0.000um, trunk=766.275um, leaf=6940.315um, total=7706.590um
            hp wire lengths  : top=0.000um, trunk=448.320um, leaf=2514.765um, total=2963.085um
          Clock DAG net violations after 'eGRPC Moving buffers':
            Remaining Transition : {count=9, worst=[0.011ns, 0.008ns, 0.006ns, 0.005ns, 0.005ns, 0.005ns, 0.002ns, 0.001ns, 0.000ns]} avg=0.005ns sd=0.003ns sum=0.045ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Trunk : target=0.200ns count=4 avg=0.186ns sd=0.017ns min=0.169ns max=0.206ns {0 <= 0.120ns, 0 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 1 <= 0.200ns} {1 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
            Leaf  : target=0.200ns count=37 avg=0.190ns sd=0.012ns min=0.163ns max=0.211ns {0 <= 0.120ns, 0 <= 0.160ns, 7 <= 0.180ns, 7 <= 0.190ns, 15 <= 0.200ns} {7 <= 0.210ns, 1 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
          Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
             Bufs: CLKBUFX4: 36 CLKBUFX3: 4 
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.405, max=0.459], skew [0.054 vs 0.200]
          Skew group summary after 'eGRPC Moving buffers':
            skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.405, max=0.459], skew [0.054 vs 0.200]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.1 real=0:00:00.1)
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Artificially removing long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Modifying slew-target multiplier from 1 to 0.9
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 0, numUnchanged = 0, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 41, numSkippedDueToCloseToSkewTarget = 0
          CCOpt-eGRPC Downsizing: considered: 0, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
          Reverting slew-target multiplier from 0.9 to 1
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
            sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
            misc counts      : r=1, pp=0
            cell areas       : b=94.392um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=94.392um^2
            cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
            sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.060pF, leaf=0.609pF, total=0.669pF
            wire lengths     : top=0.000um, trunk=766.275um, leaf=6940.315um, total=7706.590um
            hp wire lengths  : top=0.000um, trunk=448.320um, leaf=2514.765um, total=2963.085um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Remaining Transition : {count=9, worst=[0.011ns, 0.008ns, 0.006ns, 0.005ns, 0.005ns, 0.005ns, 0.002ns, 0.001ns, 0.000ns]} avg=0.005ns sd=0.003ns sum=0.045ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Trunk : target=0.200ns count=4 avg=0.186ns sd=0.017ns min=0.169ns max=0.206ns {0 <= 0.120ns, 0 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 1 <= 0.200ns} {1 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
            Leaf  : target=0.200ns count=37 avg=0.190ns sd=0.012ns min=0.163ns max=0.211ns {0 <= 0.120ns, 0 <= 0.160ns, 7 <= 0.180ns, 7 <= 0.190ns, 15 <= 0.200ns} {7 <= 0.210ns, 1 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
          Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
             Bufs: CLKBUFX4: 36 CLKBUFX3: 4 
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.405, max=0.459], skew [0.054 vs 0.200]
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.405, max=0.459], skew [0.054 vs 0.200]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.1 real=0:00:00.1)
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: Library trimming buffers in power domain auto-default and half-corner default_emulate_delay_corner:both.late removed 0 of 4 cells
          Original list had 4 cells:
          CLKBUFX4 CLKBUFX3 BUFX2 CLKBUFX2 
          Library trimming was not able to trim any cells:
          CLKBUFX4 CLKBUFX3 BUFX2 CLKBUFX2 
          ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 41, tested: 41, violation detected: 9, violation ignored (due to small violation): 2, cannot run: 0, attempted: 7, unsuccessful: 0, sized: 2
          
          Statistics: Fix DRVs (cell sizing):
          ===================================
          
          Cell changes by Net Type:
          
          -----------------------------------------------------------------------------------------------------------------------------
          Net Type    Attempted            Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
          -----------------------------------------------------------------------------------------------------------------------------
          top                0                    0                    0            0                    0                    0
          trunk              1 [14.3%]            1 (100.0%)           0            0                    1 (100.0%)           0 (0.0%)
          leaf               6 [85.7%]            1 (16.7%)            0            0                    1 (16.7%)            5 (83.3%)
          -----------------------------------------------------------------------------------------------------------------------------
          Total              7 [100.0%]           2 (28.6%)            0            0                    2 (28.6%)            5 (71.4%)
          -----------------------------------------------------------------------------------------------------------------------------
          
          Upsized: 2, Downsized: 0, Sized but same area: 0, Unchanged: 5, Area change: 0.684um^2 (0.725%)
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
            sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
            misc counts      : r=1, pp=0
            cell areas       : b=95.076um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=95.076um^2
            cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
            sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.060pF, leaf=0.609pF, total=0.669pF
            wire lengths     : top=0.000um, trunk=766.275um, leaf=6940.315um, total=7706.590um
            hp wire lengths  : top=0.000um, trunk=448.320um, leaf=2514.765um, total=2963.085um
          Clock DAG net violations after 'eGRPC Fixing DRVs':
            Remaining Transition : {count=7, worst=[0.011ns, 0.005ns, 0.005ns, 0.005ns, 0.002ns, 0.001ns, 0.000ns]} avg=0.004ns sd=0.004ns sum=0.029ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Trunk : target=0.200ns count=4 avg=0.176ns sd=0.014ns min=0.164ns max=0.195ns {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 0 <= 0.190ns, 1 <= 0.200ns}
            Leaf  : target=0.200ns count=37 avg=0.189ns sd=0.012ns min=0.163ns max=0.211ns {0 <= 0.120ns, 0 <= 0.160ns, 8 <= 0.180ns, 7 <= 0.190ns, 15 <= 0.200ns} {6 <= 0.210ns, 1 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
          Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
             Bufs: CLKBUFX4: 38 CLKBUFX3: 2 
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.405, max=0.449], skew [0.044 vs 0.200]
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.405, max=0.449], skew [0.044 vs 0.200]
          Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Moving clock insts towards fanout...
        Move to sink centre: considered=7, unsuccessful=0, alreadyClose=0, noImprovementFound=5, degradedSlew=0, degradedSkew=0, insufficientImprovement=1, accepted=1
        Moving clock insts towards fanout done. (took cpu=0:00:00.8 real=0:00:00.8)
        Cloning clock nodes to reduce slew violations....
        Cloning results : Attempted = 1 , succeeded = 1 , unsuccessful = 0 , skipped = 0 , ignored = 0
        Fanout results : attempted = 57 ,succeeded = 57 ,unsuccessful = 0 ,skipped = 0
        Cloning clock nodes to reduce slew violations. done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Clock DAG stats before routing clock trees:
          cell counts      : b=41, i=0, icg=0, dcg=0, l=0, total=41
          sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
          misc counts      : r=1, pp=0
          cell areas       : b=97.470um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=97.470um^2
          cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
          sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.058pF, leaf=0.606pF, total=0.664pF
          wire lengths     : top=0.000um, trunk=764.185um, leaf=6950.695um, total=7714.880um
          hp wire lengths  : top=0.000um, trunk=448.320um, leaf=2552.435um, total=3000.755um
        Clock DAG net violations before routing clock trees:
          Remaining Transition : {count=6, worst=[0.005ns, 0.005ns, 0.004ns, 0.002ns, 0.001ns, 0.000ns]} avg=0.003ns sd=0.002ns sum=0.018ns
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.200ns count=4 avg=0.173ns sd=0.018ns min=0.152ns max=0.195ns {0 <= 0.120ns, 1 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 1 <= 0.200ns}
          Leaf  : target=0.200ns count=38 avg=0.184ns sd=0.022ns min=0.101ns max=0.205ns {2 <= 0.120ns, 0 <= 0.160ns, 8 <= 0.180ns, 7 <= 0.190ns, 15 <= 0.200ns} {6 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: CLKBUFX4: 39 CLKBUFX3: 2 
        Primary reporting skew groups before routing clock trees:
          skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.372, max=0.449, avg=0.424, sd=0.017], skew [0.077 vs 0.200], 100% {0.372, 0.449} (wid=0.005 ws=0.004) (gid=0.446 gs=0.076)
        Skew group summary before routing clock trees:
          skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.372, max=0.449, avg=0.424, sd=0.017], skew [0.077 vs 0.200], 100% {0.372, 0.449} (wid=0.005 ws=0.004) (gid=0.446 gs=0.076)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 41 clock instances.
  Performing Single Pass Refine Place.
**Info: (IMPSP-307): Design contains fractional 1 cell.
*** Starting refinePlace (0:18:52 mem=3032.9M) ***
Total net bbox length = 1.724e+05 (8.102e+04 9.136e+04) (ext = 1.305e+04)
Move report: Detail placement moves 117 insts, mean move: 0.87 um, max move: 6.62 um 
	Max move on inst (FE_OFC202_n_1449): (209.00, 85.12) --> (212.20, 88.54)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 3032.9MB
Summary Report:
Instances move: 117 (out of 9536 movable)
Instances flipped: 0
Mean displacement: 0.87 um
Max displacement: 6.62 um (Instance: FE_OFC202_n_1449) (209, 85.12) -> (212.2, 88.54)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.724e+05 (8.105e+04 9.139e+04) (ext = 1.305e+04)
Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 3032.9MB
*** Finished refinePlace (0:18:53 mem=3032.9M) ***
  ClockRefiner summary
  All clock instances: Moved 12, flipped 1 and cell swapped 0 (out of a total of 2002).
  The largest move was 1.71 um for cpuregs_reg[3][0].
  Restoring pStatusCts on 41 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.6 real=0:00:00.6)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:03.1 real=0:00:03.1)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        42 (unrouted=0, trialRouted=0, noStatus=0, routed=42, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 10681 (unrouted=191, trialRouted=10490, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=190, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->Nr High Frequency step...
(ccopt eGR): There are 42 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 42 nets for routing of which 42 have one or more fixed wires.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
(ccopt eGR): Start to route 42 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 5962 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 5962
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 10532 nets ( ignored 10490 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 42 clock nets ( 4 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 38
[NR-eGR] Rule id: 1  Rule name: NDR_13  Nets: 4
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 4 net(s) in layer range [5, 7]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.609500e+02um
[NR-eGR] Layer group 2: route 38 net(s) in layer range [5, 7]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.305120e+03um
[NR-eGR] Create a new net group with 8 nets and layer range [5, 9]
[NR-eGR] Layer group 3: route 8 net(s) in layer range [5, 9]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 8.406360e+03um
[NR-eGR] Create a new net group with 8 nets and layer range [5, 11]
[NR-eGR] Layer group 4: route 8 net(s) in layer range [5, 11]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 9.511020e+03um
[NR-eGR] Create a new net group with 7 nets and layer range [3, 11]
[NR-eGR] Layer group 5: route 7 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.178190e+04um
[NR-eGR] Create a new net group with 1 nets and layer range [2, 11]
[NR-eGR] Layer group 6: route 1 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 1.211364e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)         14129  39359 
[NR-eGR]  Metal2   (2V)         70238  27346 
[NR-eGR]  Metal3   (3H)         72620   5415 
[NR-eGR]  Metal4   (4V)         30499   2142 
[NR-eGR]  Metal5   (5H)         14319    907 
[NR-eGR]  Metal6   (6V)          3391     45 
[NR-eGR]  Metal7   (7H)           820     29 
[NR-eGR]  Metal8   (8V)           435     10 
[NR-eGR]  Metal9   (9H)           111      4 
[NR-eGR]  Metal10  (10V)            1      1 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       206565  75258 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 172444um
[NR-eGR] Total length: 206565um, number of vias: 75258
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7721um, number of vias: 7266
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0  2043 
[NR-eGR]  Metal2   (2V)          2031  2557 
[NR-eGR]  Metal3   (3H)          1568   978 
[NR-eGR]  Metal4   (4V)           437   929 
[NR-eGR]  Metal5   (5H)          2086   757 
[NR-eGR]  Metal6   (6V)          1598     2 
[NR-eGR]  Metal7   (7H)             1     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         7721  7266 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 3148um
[NR-eGR] Total length: 7721um, number of vias: 7266
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 7721um, number of vias: 7266
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.43 sec, Real: 0.45 sec, Curr Mem: 2995.23 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
      Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.5 real=0:00:00.6)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 42 clock nets with NanoRoute.
  38 nets are default rule and 4 are NDR_13.
  Preferred NanoRoute mode settings: Current
-droutePostRouteSpreadWire auto
-droutePostRouteWidenWireRule ""
**WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (EMS-27):	Message (IMPTCM-77) has exceeded the current message display limit of 1.
To increase the message display limit, refer to the product command reference manual.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=01/10 19:07:04, mem=1995.3M)

globalDetailRoute

#Start globalDetailRoute on Wed Jan 10 19:07:04 2024
#
#WARNING (NRDB-733) PIN A in CELL_VIEW ACHCONX2 does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
#WARNING (NRDB-733) PIN B in CELL_VIEW ACHCONX2 does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
#WARNING (NRDB-733) PIN CI in CELL_VIEW ACHCONX2 does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
#WARNING (NRDB-733) PIN CON in CELL_VIEW ACHCONX2 does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
#WARNING (NRDB-733) PIN VDD in CELL_VIEW ACHCONX2 does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
#WARNING (NRDB-733) PIN VSS in CELL_VIEW ACHCONX2 does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=1 selected_only=1 (nr_selected_net=42)
#num needed restored net=0
#need_extraction net=0 (total=10723)
#NanoRoute Version 21.35-s114_1 NR220912-2004/21_15-UB
#
#Wire/Via statistics before line assignment ...
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 7721 um.
#Total half perimeter of net bounding box = 3180 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 2031 um.
#Total wire length on LAYER Metal3 = 1568 um.
#Total wire length on LAYER Metal4 = 437 um.
#Total wire length on LAYER Metal5 = 2086 um.
#Total wire length on LAYER Metal6 = 1598 um.
#Total wire length on LAYER Metal7 = 1 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 7266
#Up-Via Summary (total 7266):
#           
#-----------------------
# Metal1           2043
# Metal2           2557
# Metal3            978
# Metal4            929
# Metal5            757
# Metal6              2
#-----------------------
#                  7266 
#
#Start routing data preparation on Wed Jan 10 19:07:04 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.900.
#Voltage range [0.000 - 0.900] has 10648 nets.
#Voltage range [0.900 - 0.900] has 1 net.
#Voltage range [0.000 - 0.000] has 74 nets.
#Build and mark too close pins for the same net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2005.52 (MB), peak = 2416.78 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 2071.72 (MB), peak = 2416.78 (MB)
#
#Connectivity extraction summary:
#42 routed net(s) are imported.
#190 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 232.
#
#Data initialization: cpu:00:00:07, real:00:00:07, mem:2.0 GB, peak:2.4 GB
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
#Successfully loaded pre-route RC model
#Enabled timing driven Line Assignment.
#
#Begin Line Assignment ...
#
#Begin build data ...
#
#Distribution of nets:
#     6494 ( 2         pin),   2494 ( 3         pin),    504 ( 4         pin),
#      275 ( 5         pin),    121 ( 6         pin),    119 ( 7         pin),
#       57 ( 8         pin),     42 ( 9         pin),    148 (10-19      pin),
#       67 (20-29      pin),    165 (30-39      pin),      5 (40-49      pin),
#       29 (50-59      pin),     10 (60-69      pin),      3 (70-79      pin),
#        0 (>=2000     pin).
#Total: 10723 nets, 10533 non-trivial nets, 42 fully global routed, 42 clocks,
#       1 tie-net, 4 nets have nondefault rule, 42 nets have layer range,
#       42 nets have weight, 42 nets have avoid detour, 42 nets have priority.
#
#  Rule           #net     #shield    Pref.Layer
#-----------------------------------------------
#  NDR_13            4           0      [ 5,  7]
#
#Nets in 1 layer range:
#   (Metal5, Metal7) :       42 ( 0.4%)
#
#42 nets selected.
#
#End build data: cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.4 GB
#
#Line Assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 13.08 (MB)
#Total memory = 2094.63 (MB)
#Peak memory = 2416.78 (MB)
#End Line Assignment: cpu:00:00:01, real:00:00:01, mem:2.0 GB, peak:2.4 GB
#
#Begin assignment summary ...
#
#  Total number of segments             = 4700
#  Total number of overlap segments     =    0 (  0.0%)
#  Total number of assigned segments    = 2774 ( 59.0%)
#  Total number of shifted segments     =  179 (  3.8%)
#  Average movement of shifted segments =    4.82 tracks
#
#  Total number of overlaps             =    1
#  Total length of overlaps             =    0 um
#
#End assignment summary.
#
#Wire/Via statistics after line assignment ...
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 7802 um.
#Total half perimeter of net bounding box = 3180 um.
#Total wire length on LAYER Metal1 = 15 um.
#Total wire length on LAYER Metal2 = 2170 um.
#Total wire length on LAYER Metal3 = 1669 um.
#Total wire length on LAYER Metal4 = 555 um.
#Total wire length on LAYER Metal5 = 1922 um.
#Total wire length on LAYER Metal6 = 1471 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 6603
#Up-Via Summary (total 6603):
#           
#-----------------------
# Metal1           2043
# Metal2           2436
# Metal3            857
# Metal4            743
# Metal5            524
#-----------------------
#                  6603 
#
#Routing data preparation, pin analysis, line assignment statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 95.24 (MB)
#Total memory = 2091.70 (MB)
#Peak memory = 2416.78 (MB)
#Skip comparing routing design signature in db-snapshot flow
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	Metal1        1        1
#	Totals        1        1
#cpu time = 00:00:14, elapsed time = 00:00:14, memory = 2095.00 (MB), peak = 2416.78 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2095.41 (MB), peak = 2416.78 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 8172 um.
#Total half perimeter of net bounding box = 3180 um.
#Total wire length on LAYER Metal1 = 2 um.
#Total wire length on LAYER Metal2 = 2011 um.
#Total wire length on LAYER Metal3 = 1757 um.
#Total wire length on LAYER Metal4 = 739 um.
#Total wire length on LAYER Metal5 = 2082 um.
#Total wire length on LAYER Metal6 = 1581 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 6106
#Up-Via Summary (total 6106):
#           
#-----------------------
# Metal1           2045
# Metal2           1959
# Metal3            921
# Metal4            707
# Metal5            474
#-----------------------
#                  6106 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:14
#Elapsed time = 00:00:14
#Increased memory = 3.72 (MB)
#Total memory = 2095.42 (MB)
#Peak memory = 2416.78 (MB)
#Skip updating routing design signature in db-snapshot flow
#detailRoute Statistics:
#Cpu time = 00:00:14
#Elapsed time = 00:00:14
#Increased memory = 3.73 (MB)
#Total memory = 2095.43 (MB)
#Peak memory = 2416.78 (MB)
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:00:23
#Elapsed time = 00:00:23
#Increased memory = 56.38 (MB)
#Total memory = 2051.74 (MB)
#Peak memory = 2416.78 (MB)
#Number of warnings = 6
#Total number of warnings = 12
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Jan 10 19:07:27 2024
#
% End globalDetailRoute (date=01/10 19:07:27, total cpu=0:00:23.2, real=0:00:23.0, peak res=2131.1M, current mem=2051.7M)
        NanoRoute done. (took cpu=0:00:23.3 real=0:00:23.3)
      Clock detailed routing done.
Skipping check of guided vs. routed net lengths.
Set FIXED routing status on 42 net(s)
Set FIXED placed status on 41 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3055.12 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 4704 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 393234
[NR-eGR] #PG Blockages       : 4704
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 42  Num Prerouted Wires = 9023
[NR-eGR] Read 10532 nets ( ignored 42 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 10490
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10490 net(s) in layer range [1, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 1.908138e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)        35( 0.57%)         0( 0.00%)   ( 0.57%) 
[NR-eGR]  Metal2 ( 2)         3( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         6( 0.03%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         2( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        46( 0.03%)         0( 0.00%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)         14190  39358 
[NR-eGR]  Metal2   (2V)         70248  26701 
[NR-eGR]  Metal3   (3H)         72320   5383 
[NR-eGR]  Metal4   (4V)         30949   1931 
[NR-eGR]  Metal5   (5H)         14793    620 
[NR-eGR]  Metal6   (6V)          3181     43 
[NR-eGR]  Metal7   (7H)           815     27 
[NR-eGR]  Metal8   (8V)           433     10 
[NR-eGR]  Metal9   (9H)           111      4 
[NR-eGR]  Metal10  (10V)            1      1 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       207043  74078 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 172444um
[NR-eGR] Total length: 207043um, number of vias: 74078
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.06 sec, Real: 1.06 sec, Curr Mem: 3062.00 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:01.1 real=0:00:01.1)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:        42 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=42, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 10681 (unrouted=191, trialRouted=10490, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=190, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:25.1 real=0:00:25.1)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'picorv32' of instances=9536 and nets=10723 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 3056.996M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after routing clock trees:
    cell counts      : b=41, i=0, icg=0, dcg=0, l=0, total=41
    sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
    misc counts      : r=1, pp=0
    cell areas       : b=97.470um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=97.470um^2
    cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
    sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.064pF, leaf=0.607pF, total=0.671pF
    wire lengths     : top=0.000um, trunk=768.925um, leaf=7403.400um, total=8172.325um
    hp wire lengths  : top=0.000um, trunk=448.320um, leaf=2552.835um, total=3001.155um
  Clock DAG net violations after routing clock trees:
    Remaining Transition : {count=7, worst=[0.007ns, 0.006ns, 0.004ns, 0.004ns, 0.004ns, 0.001ns, 0.001ns]} avg=0.004ns sd=0.002ns sum=0.027ns
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.200ns count=4 avg=0.184ns sd=0.014ns min=0.174ns max=0.204ns {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns} {1 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
    Leaf  : target=0.200ns count=38 avg=0.184ns sd=0.020ns min=0.115ns max=0.207ns {1 <= 0.120ns, 1 <= 0.160ns, 8 <= 0.180ns, 9 <= 0.190ns, 13 <= 0.200ns} {6 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: CLKBUFX4: 39 CLKBUFX3: 2 
  Primary reporting skew groups after routing clock trees:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.396, max=0.459, avg=0.436, sd=0.014], skew [0.062 vs 0.200], 100% {0.396, 0.459} (wid=0.004 ws=0.003) (gid=0.455 gs=0.060)
  Skew group summary after routing clock trees:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.396, max=0.459, avg=0.436, sd=0.014], skew [0.062 vs 0.200], 100% {0.396, 0.459} (wid=0.004 ws=0.003) (gid=0.455 gs=0.060)
  CCOpt::Phase::Routing done. (took cpu=0:00:25.6 real=0:00:25.6)
  CCOpt::Phase::PostConditioning...
  Leaving CCOpt scope - Initializing placement interface...
**Info: (IMPSP-307): Design contains fractional 1 cell.
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with initial upsizing, sizing and buffering
     - Skew fixing with sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 42, tested: 42, violation detected: 7, violation ignored (due to small violation): 0, cannot run: 0, attempted: 7, unsuccessful: 0, sized: 1
      
      Statistics: Fix DRVs (initial upsizing):
      ========================================
      
      Cell changes by Net Type:
      
      ------------------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
      ------------------------------------------------------------------------------------------------------------------------------
      top                0                    0                    0            0                    0                    0
      trunk              1 [14.3%]            1 (100.0%)           0            0                    1 (100.0%)           0 (0.0%)
      leaf               6 [85.7%]            0                    0            0                    0 (0.0%)             6 (100.0%)
      ------------------------------------------------------------------------------------------------------------------------------
      Total              7 [100.0%]           1 (14.3%)            0            0                    1 (14.3%)            6 (85.7%)
      ------------------------------------------------------------------------------------------------------------------------------
      
      Upsized: 1, Downsized: 0, Sized but same area: 0, Unchanged: 6, Area change: 0.342um^2 (0.351%)
      Max. move: 0.200um (CTS_ccl_a_buf_00040), Min. move: 0.000um, Avg. move: 0.029um
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=41, i=0, icg=0, dcg=0, l=0, total=41
        sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
        misc counts      : r=1, pp=0
        cell areas       : b=97.812um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=97.812um^2
        cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
        sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.064pF, leaf=0.607pF, total=0.671pF
        wire lengths     : top=0.000um, trunk=768.925um, leaf=7403.400um, total=8172.325um
        hp wire lengths  : top=0.000um, trunk=448.320um, leaf=2552.835um, total=3001.155um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
        Remaining Transition : {count=6, worst=[0.007ns, 0.006ns, 0.003ns, 0.003ns, 0.001ns, 0.001ns]} avg=0.003ns sd=0.003ns sum=0.021ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Trunk : target=0.200ns count=4 avg=0.173ns sd=0.007ns min=0.163ns max=0.179ns {0 <= 0.120ns, 0 <= 0.160ns, 4 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
        Leaf  : target=0.200ns count=38 avg=0.184ns sd=0.020ns min=0.115ns max=0.207ns {1 <= 0.120ns, 1 <= 0.160ns, 9 <= 0.180ns, 8 <= 0.190ns, 13 <= 0.200ns} {6 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
      Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
         Bufs: CLKBUFX4: 40 CLKBUFX3: 1 
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.396, max=0.437], skew [0.040 vs 0.200]
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.396, max=0.437], skew [0.040 vs 0.200]
      Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.2 real=0:00:00.2)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 42, tested: 42, violation detected: 6, violation ignored (due to small violation): 0, cannot run: 0, attempted: 6, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
      -------------------------------------------------------------------------------------------------------------------
      top                0                    0           0            0                    0                  0
      trunk              0                    0           0            0                    0                  0
      leaf               6 [100.0%]           0           0            0                    0 (0.0%)           6 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      Total              6 [100.0%]           0           0            0                    0 (0.0%)           6 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 6, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=41, i=0, icg=0, dcg=0, l=0, total=41
        sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
        misc counts      : r=1, pp=0
        cell areas       : b=97.812um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=97.812um^2
        cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
        sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.064pF, leaf=0.607pF, total=0.671pF
        wire lengths     : top=0.000um, trunk=768.925um, leaf=7403.400um, total=8172.325um
        hp wire lengths  : top=0.000um, trunk=448.320um, leaf=2552.835um, total=3001.155um
      Clock DAG net violations after 'PostConditioning Fixing DRVs':
        Remaining Transition : {count=6, worst=[0.007ns, 0.006ns, 0.003ns, 0.003ns, 0.001ns, 0.001ns]} avg=0.003ns sd=0.003ns sum=0.021ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Trunk : target=0.200ns count=4 avg=0.173ns sd=0.007ns min=0.163ns max=0.179ns {0 <= 0.120ns, 0 <= 0.160ns, 4 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
        Leaf  : target=0.200ns count=38 avg=0.184ns sd=0.020ns min=0.115ns max=0.207ns {1 <= 0.120ns, 1 <= 0.160ns, 9 <= 0.180ns, 8 <= 0.190ns, 13 <= 0.200ns} {6 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
         Bufs: CLKBUFX4: 40 CLKBUFX3: 1 
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.396, max=0.437], skew [0.040 vs 0.200]
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.396, max=0.437], skew [0.040 vs 0.200]
      Legalizer API calls during this step: 18 succeeded with high effort: 18 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 42, nets tested: 42, nets violation detected: 6, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 6, nets unsuccessful: 6, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=41, i=0, icg=0, dcg=0, l=0, total=41
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=97.812um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=97.812um^2
      cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.064pF, leaf=0.607pF, total=0.671pF
      wire lengths     : top=0.000um, trunk=768.925um, leaf=7403.400um, total=8172.325um
      hp wire lengths  : top=0.000um, trunk=448.320um, leaf=2552.835um, total=3001.155um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing:
      Remaining Transition : {count=6, worst=[0.007ns, 0.006ns, 0.003ns, 0.003ns, 0.001ns, 0.001ns]} avg=0.003ns sd=0.003ns sum=0.021ns
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.200ns count=4 avg=0.173ns sd=0.007ns min=0.163ns max=0.179ns {0 <= 0.120ns, 0 <= 0.160ns, 4 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=38 avg=0.184ns sd=0.020ns min=0.115ns max=0.207ns {1 <= 0.120ns, 1 <= 0.160ns, 9 <= 0.180ns, 8 <= 0.190ns, 13 <= 0.200ns} {6 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: CLKBUFX4: 40 CLKBUFX3: 1 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.396, max=0.437, avg=0.425, sd=0.008], skew [0.040 vs 0.200], 100% {0.396, 0.437} (wid=0.004 ws=0.003) (gid=0.434 gs=0.039)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.396, max=0.437, avg=0.425, sd=0.008], skew [0.040 vs 0.200], 100% {0.396, 0.437} (wid=0.004 ws=0.003) (gid=0.434 gs=0.039)
    Buffering to fix DRVs done. (took cpu=0:00:00.5 real=0:00:00.5)
    PostConditioning Fixing Skew by cell sizing...
      Resized 0 clock insts to decrease delay.
      Resized 0 clock insts to increase delay.
      
      Statistics: Fix Skew (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=41, i=0, icg=0, dcg=0, l=0, total=41
        sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
        misc counts      : r=1, pp=0
        cell areas       : b=97.812um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=97.812um^2
        cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
        sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.064pF, leaf=0.607pF, total=0.671pF
        wire lengths     : top=0.000um, trunk=768.925um, leaf=7403.400um, total=8172.325um
        hp wire lengths  : top=0.000um, trunk=448.320um, leaf=2552.835um, total=3001.155um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing':
        Remaining Transition : {count=6, worst=[0.007ns, 0.006ns, 0.003ns, 0.003ns, 0.001ns, 0.001ns]} avg=0.003ns sd=0.003ns sum=0.021ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Trunk : target=0.200ns count=4 avg=0.173ns sd=0.007ns min=0.163ns max=0.179ns {0 <= 0.120ns, 0 <= 0.160ns, 4 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
        Leaf  : target=0.200ns count=38 avg=0.184ns sd=0.020ns min=0.115ns max=0.207ns {1 <= 0.120ns, 1 <= 0.160ns, 9 <= 0.180ns, 8 <= 0.190ns, 13 <= 0.200ns} {6 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
         Bufs: CLKBUFX4: 40 CLKBUFX3: 1 
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.396, max=0.437, avg=0.425, sd=0.008], skew [0.040 vs 0.200], 100% {0.396, 0.437} (wid=0.004 ws=0.003) (gid=0.434 gs=0.039)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.396, max=0.437, avg=0.425, sd=0.008], skew [0.040 vs 0.200], 100% {0.396, 0.437} (wid=0.004 ws=0.003) (gid=0.434 gs=0.039)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - ClockRefiner...
    Soft fixed 41 clock instances.
    Performing Single Pass Refine Place.
**Info: (IMPSP-307): Design contains fractional 1 cell.
*** Starting refinePlace (0:19:20 mem=3057.2M) ***
Total net bbox length = 1.724e+05 (8.105e+04 9.139e+04) (ext = 1.305e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 3057.2MB
Summary Report:
Instances move: 0 (out of 9536 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.724e+05 (8.105e+04 9.139e+04) (ext = 1.305e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 3057.2MB
*** Finished refinePlace (0:19:20 mem=3057.2M) ***
    ClockRefiner summary
    All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 2002).
    Restoring pStatusCts on 41 clock instances.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.5 real=0:00:00.5)
  PostConditioning done.
Net route status summary:
  Clock:        42 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=42, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 10681 (unrouted=191, trialRouted=10490, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=190, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after post-conditioning:
    cell counts      : b=41, i=0, icg=0, dcg=0, l=0, total=41
    sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
    misc counts      : r=1, pp=0
    cell areas       : b=97.812um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=97.812um^2
    cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
    sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.064pF, leaf=0.607pF, total=0.671pF
    wire lengths     : top=0.000um, trunk=768.925um, leaf=7403.400um, total=8172.325um
    hp wire lengths  : top=0.000um, trunk=448.320um, leaf=2552.835um, total=3001.155um
  Clock DAG net violations after post-conditioning:
    Remaining Transition : {count=6, worst=[0.007ns, 0.006ns, 0.003ns, 0.003ns, 0.001ns, 0.001ns]} avg=0.003ns sd=0.003ns sum=0.021ns
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.200ns count=4 avg=0.173ns sd=0.007ns min=0.163ns max=0.179ns {0 <= 0.120ns, 0 <= 0.160ns, 4 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
    Leaf  : target=0.200ns count=38 avg=0.184ns sd=0.020ns min=0.115ns max=0.207ns {1 <= 0.120ns, 1 <= 0.160ns, 9 <= 0.180ns, 8 <= 0.190ns, 13 <= 0.200ns} {6 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: CLKBUFX4: 40 CLKBUFX3: 1 
  Primary reporting skew groups after post-conditioning:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.396, max=0.437, avg=0.425, sd=0.008], skew [0.040 vs 0.200], 100% {0.396, 0.437} (wid=0.004 ws=0.003) (gid=0.434 gs=0.039)
  Skew group summary after post-conditioning:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.396, max=0.437, avg=0.425, sd=0.008], skew [0.040 vs 0.200], 100% {0.396, 0.437} (wid=0.004 ws=0.003) (gid=0.434 gs=0.039)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:02.0 real=0:00:02.0)
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  --------------------------------------------------------
  Cell type                 Count    Area      Capacitance
  --------------------------------------------------------
  Buffers                    41      97.812       0.016
  Inverters                   0       0.000       0.000
  Integrated Clock Gates      0       0.000       0.000
  Discrete Clock Gates        0       0.000       0.000
  Clock Logic                 0       0.000       0.000
  All                        41      97.812       0.016
  --------------------------------------------------------
  
  
  Clock DAG sink counts at end of CTS:
  ====================================
  
  -------------------------
  Sink type           Count
  -------------------------
  Regular             1961
  Enable Latch           0
  Load Capacitance       0
  Antenna Diode          0
  Node Sink              0
  Total               1961
  -------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk      768.925
  Leaf      7403.400
  Total     8172.325
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk        448.320
  Leaf        2552.835
  Total       3001.155
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.016    0.064    0.080
  Leaf     0.413    0.607    1.020
  Total    0.429    0.671    1.100
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  -----------------------------------------------
  Total    Average    Std. Dev.    Min      Max
  -----------------------------------------------
  0.413     0.000       0.000      0.000    0.000
  -----------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  ---------------------------------------------------------------------------------------------------------------------
  Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
  ---------------------------------------------------------------------------------------------------------------------
  Remaining Transition    ns         6       0.003       0.003      0.021    [0.007, 0.006, 0.003, 0.003, 0.001, 0.001]
  ---------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                               Over Target
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.200       4       0.173       0.007      0.163    0.179    {0 <= 0.120ns, 0 <= 0.160ns, 4 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}                                       -
  Leaf        0.200      38       0.184       0.020      0.115    0.207    {1 <= 0.120ns, 1 <= 0.160ns, 9 <= 0.180ns, 8 <= 0.190ns, 13 <= 0.200ns}    {6 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  -----------------------------------------
  Name        Type      Inst     Inst Area 
                        Count    (um^2)
  -----------------------------------------
  CLKBUFX4    buffer     40        95.760
  CLKBUFX3    buffer      1         2.052
  -----------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                               Skew Group                             Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  default_emulate_delay_corner:both.late    clk/default_emulate_constraint_mode    0.396     0.437     0.040       0.200         0.003           0.002           0.425        0.008     100% {0.396, 0.437}
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                               Skew Group                             Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  default_emulate_delay_corner:both.late    clk/default_emulate_constraint_mode    0.396     0.437     0.040       0.200         0.003           0.002           0.425        0.008     100% {0.396, 0.437}
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 362 clock tree pins with a slew violation.
  
  Slew violation summary across all clock trees - Top 10 violating pins:
  ======================================================================
  
  Target and measured clock slews (in ns):
  
  ------------------------------------------------------------------------------------------------------------------
  Half corner                             Violation  Slew    Slew      Dont   Ideal  Target    Pin
                                          amount     target  achieved  touch  net?   source    
                                                                       net?                    
  ------------------------------------------------------------------------------------------------------------------
  default_emulate_delay_corner:both.late    0.007    0.200    0.207    N      N      explicit  cpuregs_reg[24][1]/CK
  default_emulate_delay_corner:both.late    0.007    0.200    0.207    N      N      explicit  cpuregs_reg[24][3]/CK
  default_emulate_delay_corner:both.late    0.007    0.200    0.207    N      N      explicit  cpuregs_reg[25][0]/CK
  default_emulate_delay_corner:both.late    0.007    0.200    0.207    N      N      explicit  cpuregs_reg[25][1]/CK
  default_emulate_delay_corner:both.late    0.007    0.200    0.207    N      N      explicit  cpuregs_reg[25][2]/CK
  default_emulate_delay_corner:both.late    0.007    0.200    0.207    N      N      explicit  cpuregs_reg[25][3]/CK
  default_emulate_delay_corner:both.late    0.007    0.200    0.207    N      N      explicit  cpuregs_reg[25][4]/CK
  default_emulate_delay_corner:both.late    0.007    0.200    0.207    N      N      explicit  cpuregs_reg[26][0]/CK
  default_emulate_delay_corner:both.late    0.007    0.200    0.207    N      N      explicit  cpuregs_reg[26][1]/CK
  default_emulate_delay_corner:both.late    0.007    0.200    0.207    N      N      explicit  CTS_ccl_a_buf_00037/Y
  ------------------------------------------------------------------------------------------------------------------
  
  Target sources:
  auto extracted - target was extracted from SDC.
  auto computed - target was computed when balancing trees.
  explicit - target is explicitly set via target_max_trans property.
  pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
  liberty explicit - target is explicitly set via max_transition from liberty library.
  
  Found 0 pins on nets marked dont_touch that have slew violations.
  Found 0 pins on nets marked dont_touch that do not have slew violations.
  Found 0 pins on nets marked ideal_network that have slew violations.
  Found 0 pins on nets marked ideal_network that do not have slew violations.
  
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.1 real=0:00:00.1)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=3111.94)
Total number of fetched objects 10550
End delay calculation. (MEM=3145.14 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3145.14 CPU=0:00:00.9 REAL=0:00:01.0)
	Clock: clk, View: default_emulate_view, Ideal Latency: 0, Propagated Latency: 0.502559
	 Executing: set_clock_latency -source -early -max -rise -0.502559 [get_pins clk]
	Clock: clk, View: default_emulate_view, Ideal Latency: 0, Propagated Latency: 0.502559
	 Executing: set_clock_latency -source -late -max -rise -0.502559 [get_pins clk]
	Clock: clk, View: default_emulate_view, Ideal Latency: 0, Propagated Latency: 0.55793
	 Executing: set_clock_latency -source -early -max -fall -0.55793 [get_pins clk]
	Clock: clk, View: default_emulate_view, Ideal Latency: 0, Propagated Latency: 0.55793
	 Executing: set_clock_latency -source -late -max -fall -0.55793 [get_pins clk]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:02.4 real=0:00:02.4)
Clock DAG stats after update timingGraph:
  cell counts      : b=41, i=0, icg=0, dcg=0, l=0, total=41
  sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
  misc counts      : r=1, pp=0
  cell areas       : b=97.812um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=97.812um^2
  cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
  sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
  wire capacitance : top=0.000pF, trunk=0.064pF, leaf=0.607pF, total=0.671pF
  wire lengths     : top=0.000um, trunk=768.925um, leaf=7403.400um, total=8172.325um
  hp wire lengths  : top=0.000um, trunk=448.320um, leaf=2552.835um, total=3001.155um
Clock DAG net violations after update timingGraph:
  Remaining Transition : {count=6, worst=[0.007ns, 0.006ns, 0.003ns, 0.003ns, 0.001ns, 0.001ns]} avg=0.003ns sd=0.003ns sum=0.021ns
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.200ns count=4 avg=0.173ns sd=0.007ns min=0.163ns max=0.179ns {0 <= 0.120ns, 0 <= 0.160ns, 4 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
  Leaf  : target=0.200ns count=38 avg=0.184ns sd=0.020ns min=0.115ns max=0.207ns {1 <= 0.120ns, 1 <= 0.160ns, 9 <= 0.180ns, 8 <= 0.190ns, 13 <= 0.200ns} {6 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CLKBUFX4: 40 CLKBUFX3: 1 
Primary reporting skew groups after update timingGraph:
  skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.396, max=0.437, avg=0.425, sd=0.008], skew [0.040 vs 0.200], 100% {0.396, 0.437} (wid=0.004 ws=0.003) (gid=0.434 gs=0.039)
Skew group summary after update timingGraph:
  skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.396, max=0.437, avg=0.425, sd=0.008], skew [0.040 vs 0.200], 100% {0.396, 0.437} (wid=0.004 ws=0.003) (gid=0.434 gs=0.039)
Logging CTS constraint violations...
  Clock tree clk has 6 slew violations.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 63 slew violations below cell CTS_ccl_a_buf_00037 (a lib_cell CLKBUFX4) at (32.200,49.210), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00037/Y with a slew time target of 0.200ns. Achieved a slew time of 0.207ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 60 slew violations below cell CTS_ccl_a_buf_00031 (a lib_cell CLKBUFX4) at (58.400,110.770), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00031/Y with a slew time target of 0.200ns. Achieved a slew time of 0.206ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 63 slew violations below cell CTS_ccl_a_buf_00022 (a lib_cell CLKBUFX4) at (39.000,110.770), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00022/Y with a slew time target of 0.200ns. Achieved a slew time of 0.203ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 57 slew violations below cell CTS_ccl_a_buf_00033 (a lib_cell CLKBUFX4) at (59.800,85.120), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00033/Y with a slew time target of 0.200ns. Achieved a slew time of 0.203ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 61 slew violations below cell CTS_ccl_a_buf_00003 (a lib_cell CLKBUFX4) at (174.000,110.770), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00003/Y with a slew time target of 0.200ns. Achieved a slew time of 0.201ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 58 slew violations below cell CTS_ccl_a_buf_00026 (a lib_cell CLKBUFX4) at (55.200,64.600), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00026/Y with a slew time target of 0.200ns. Achieved a slew time of 0.201ns.

Type 'man IMPCCOPT-1007' for more detail.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:02.5 real=0:00:02.5)
Runtime done. (took cpu=0:00:55.8 real=0:00:56.1)
Runtime Summary
===============
Clock Runtime:  (39%) Core CTS          21.76 (Init 2.48, Construction 3.92, Implementation 10.80, eGRPC 1.80, PostConditioning 1.50, Other 1.25)
Clock Runtime:  (49%) CTS services      27.20 (RefinePlace 1.91, EarlyGlobalClock 1.29, NanoRoute 23.28, ExtractRC 0.71, TimingAnalysis 0.00)
Clock Runtime:  (10%) Other CTS          5.96 (Init 1.40, CongRepair/EGR-DP 2.20, TimingUpdate 2.37, Other 0.00)
Clock Runtime: (100%) Total             54.92

*** CTS #1 [finish] (ccopt_design #1) : cpu/real = 0:00:54.4/0:00:54.7 (1.0), totSession cpu/real = 0:19:23.0/2:19:28.8 (0.1), mem = 3126.1M
Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2062.4M, totSessionCpu=0:19:23 **
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:19:23.0/2:19:28.8 (0.1), mem = 3042.1M
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
**Info: (IMPSP-307): Design contains fractional 1 cell.
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 2072.9M, totSessionCpu=0:19:25 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3060.1M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=3058.12)
Total number of fetched objects 10550
End delay calculation. (MEM=3101.33 CPU=0:00:02.2 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=3101.33 CPU=0:00:02.9 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:03.7 real=0:00:04.0 totSessionCpu=0:19:29 mem=3101.3M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.008  |  2.396  |  2.008  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3396   |  3143   |  2037   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.524%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 2081.5M, totSessionCpu=0:19:29 **
*** InitOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:06.0/0:00:06.0 (1.0), totSession cpu/real = 0:19:29.0/2:19:34.8 (0.1), mem = 3071.6M
** INFO : this run is activating low effort ccoptDesign flow
**Info: (IMPSP-307): Design contains fractional 1 cell.
OPTC: m1 20.0 20.0
-congRepairInPostCTS false                 # bool, default=false, private
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:19:29.7/2:19:35.5 (0.1), mem = 3075.6M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal5 (z=5)  |         38 | default  |
+---------------+------------+----------+
| Metal5 (z=5)  |          4 | NDR_13   |
+---------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:19:30.4/2:19:36.2 (0.1), mem = 3209.7M
End: GigaOpt Route Type Constraints Refinement
*** Starting optimizing excluded clock nets MEM= 3209.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3209.7M) ***
*** Starting optimizing excluded clock nets MEM= 3209.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3209.7M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:19:30.4/2:19:36.2 (0.1), mem = 3209.7M
Info: 42 nets with fixed/cover wires excluded.
Info: 42 clock nets excluded from IPO operation.
**Info: (IMPSP-307): Design contains fractional 1 cell.
*** DrvOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:19:31.1/2:19:36.9 (0.1), mem = 3192.9M
End: GigaOpt high fanout net optimization
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 42 nets with fixed/cover wires excluded.
Info: 42 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:19:31.5/2:19:37.3 (0.1), mem = 3192.9M
**Info: (IMPSP-307): Design contains fractional 1 cell.
*info: 42 clock nets excluded
*info: 66 no-driver nets excluded.
*info: 42 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |     Worst View     |Pathgroup|                  End Point                  |
+--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------+
|   0.000|   0.000|   71.52%|   0:00:00.0| 3250.1M|default_emulate_view|       NA| NA                                          |
+--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3250.1M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3250.1M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal5 (z=5)  |         38 | default  |
+---------------+------------+----------+
| Metal5 (z=5)  |          4 | NDR_13   |
+---------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:02.2/0:00:02.1 (1.0), totSession cpu/real = 0:19:33.7/2:19:39.5 (0.1), mem = 3191.1M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 42 nets with fixed/cover wires excluded.
Info: 42 clock nets excluded from IPO operation.
Info: 42 nets with fixed/cover wires excluded.
Info: 42 clock nets excluded from IPO operation.
**Info: (IMPSP-307): Design contains fractional 1 cell.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:19:34.6/2:19:40.4 (0.1), mem = 3242.3M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
Number of usable buffer cells above: 10
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 71.52
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   71.52%|        -|   0.000|   0.000|   0:00:00.0| 3250.3M|
|   71.47%|       30|   0.000|   0.000|   0:00:10.0| 3358.3M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 71.47
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal5 (z=5)  |         38 | default  |
+---------------+------------+----------+
| Metal5 (z=5)  |          4 | NDR_13   |
+---------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:10.9) (real = 0:00:11.0) **
*** AreaOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:10.9/0:00:10.9 (1.0), totSession cpu/real = 0:19:45.5/2:19:51.3 (0.1), mem = 3358.3M
End: Area Reclaim Optimization (cpu=0:00:11, real=0:00:11, mem=3206.19M, totSessionCpu=0:19:46).
Info: 42 nets with fixed/cover wires excluded.
Info: 42 clock nets excluded from IPO operation.
**Info: (IMPSP-307): Design contains fractional 1 cell.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:19:45.7/2:19:51.5 (0.1), mem = 3263.4M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
Number of usable buffer cells above: 10
Reclaim Optimization WNS Slack 0.083  TNS Slack 0.000 Density 71.47
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   71.47%|        -|   0.083|   0.000|   0:00:00.0| 3263.4M|
|   71.47%|        0|   0.083|   0.000|   0:00:01.0| 3263.4M|
|   71.47%|        0|   0.083|   0.000|   0:00:00.0| 3263.4M|
|   71.45%|        5|   0.083|   0.000|   0:00:01.0| 3282.5M|
|   71.43%|       20|   0.083|   0.000|   0:00:01.0| 3290.5M|
|   71.42%|        3|   0.083|   0.000|   0:00:01.0| 3290.5M|
|   71.42%|        0|   0.083|   0.000|   0:00:00.0| 3290.5M|
|   71.42%|        0|   0.083|   0.000|   0:00:00.0| 3290.5M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.083  TNS Slack 0.000 Density 71.42
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal5 (z=5)  |         38 | default  |
+---------------+------------+----------+
| Metal5 (z=5)  |          4 | NDR_13   |
+---------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 24 skipped = 0, called in commitmove = 23, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:03.9) (real = 0:00:04.0) **
*** Starting refinePlace (0:19:50 mem=3290.5M) ***
Total net bbox length = 1.722e+05 (8.088e+04 9.136e+04) (ext = 1.305e+04)
Move report: Detail placement moves 23 insts, mean move: 1.56 um, max move: 6.82 um 
	Max move on inst (FE_OFC633_pcpi_rs2_23): (108.80, 129.58) --> (112.20, 133.00)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 3294.6MB
Summary Report:
Instances move: 23 (out of 9475 movable)
Instances flipped: 0
Mean displacement: 1.56 um
Max displacement: 6.82 um (Instance: FE_OFC633_pcpi_rs2_23) (108.8, 129.58) -> (112.2, 133)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.723e+05 (8.089e+04 9.136e+04) (ext = 1.304e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 3294.6MB
*** Finished refinePlace (0:19:50 mem=3294.6M) ***
*** maximum move = 6.82 um ***
*** Finished re-routing un-routed nets (3291.6M) ***

*** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=3291.6M) ***
*** AreaOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:04.7/0:00:04.7 (1.0), totSession cpu/real = 0:19:50.5/2:19:56.2 (0.1), mem = 3291.6M
End: Area Reclaim Optimization (cpu=0:00:05, real=0:00:05, mem=3215.48M, totSessionCpu=0:19:51).
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
Starting local wire reclaim
**Info: (IMPSP-307): Design contains fractional 1 cell.
*** Starting refinePlace (0:19:51 mem=3215.5M) ***
*** Finished SKP initialization (cpu=0:00:00.8, real=0:00:01.0)***
Timing cost in AAE based: 902.6571991009459452
Move report: Detail placement moves 2105 insts, mean move: 2.90 um, max move: 33.71 um 
	Max move on inst (FE_OFC596_genblk1_pcpi_mul_rs1_12): (190.80, 167.20) --> (222.80, 165.49)
	Runtime: CPU: 0:00:11.8 REAL: 0:00:12.0 MEM: 3244.2MB
Summary Report:
Instances move: 2105 (out of 9475 movable)
Instances flipped: 0
Mean displacement: 2.90 um
Max displacement: 33.71 um (Instance: FE_OFC596_genblk1_pcpi_mul_rs1_12) (190.8, 167.2) -> (222.8, 165.49)
	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVX1
Runtime: CPU: 0:00:11.8 REAL: 0:00:12.0 MEM: 3244.2MB
*** Finished refinePlace (0:20:02 mem=3244.2M) ***
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=3198.69)
Total number of fetched objects 10530
End delay calculation. (MEM=3226.63 CPU=0:00:02.2 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=3226.63 CPU=0:00:02.8 REAL=0:00:02.0)
eGR doReRoute: optGuide
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 4704 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 392740
[NR-eGR] #PG Blockages       : 4704
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 42  Num Prerouted Wires = 9033
[NR-eGR] Read 10512 nets ( ignored 42 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 10470
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10470 net(s) in layer range [1, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 1.903247e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)        29( 0.47%)         0( 0.00%)   ( 0.47%) 
[NR-eGR]  Metal2 ( 2)         2( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         4( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         2( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        37( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)         14003  39258 
[NR-eGR]  Metal2   (2V)         70249  26413 
[NR-eGR]  Metal3   (3H)         71841   5422 
[NR-eGR]  Metal4   (4V)         30800   1927 
[NR-eGR]  Metal5   (5H)         15070    632 
[NR-eGR]  Metal6   (6V)          3224     45 
[NR-eGR]  Metal7   (7H)           727     27 
[NR-eGR]  Metal8   (8V)           435     10 
[NR-eGR]  Metal9   (9H)           111      4 
[NR-eGR]  Metal10  (10V)            2      1 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       206462  73739 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 171713um
[NR-eGR] Total length: 206462um, number of vias: 73739
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.24 sec, Real: 1.25 sec, Curr Mem: 3178.31 MB )
Extraction called for design 'picorv32' of instances=9516 and nets=10703 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 3172.309M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:20:09.4/2:20:15.1 (0.1), mem = 3191.4M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal5 (z=5)  |         38 | default  |
+---------------+------------+----------+
| Metal5 (z=5)  |          4 | NDR_13   |
+---------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:20:09.4/2:20:15.2 (0.1), mem = 3191.4M
End: GigaOpt Route Type Constraints Refinement
skip EGR on cluster skew clock nets.
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=3189.39)
Total number of fetched objects 10530
End delay calculation. (MEM=3231.05 CPU=0:00:02.1 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=3231.05 CPU=0:00:02.8 REAL=0:00:02.0)
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:20:13.6/2:20:19.3 (0.1), mem = 3231.1M
Info: 42 nets with fixed/cover wires excluded.
Info: 42 clock nets excluded from IPO operation.
**Info: (IMPSP-307): Design contains fractional 1 cell.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    25|   130|    -0.10|     0|     0|     0.00|     0|     0|     0|     0|     1.98|     0.00|       0|       0|       0| 71.42%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.98|     0.00|      20|       0|       9| 71.51%| 0:00:01.0|  3319.6M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.98|     0.00|       0|       0|       0| 71.51%| 0:00:00.0|  3319.6M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal5 (z=5)  |         38 | default  |
+---------------+------------+----------+
| Metal5 (z=5)  |          4 | NDR_13   |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:01.3 real=0:00:01.0 mem=3319.6M) ***

*** DrvOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:02.3/0:00:02.3 (1.0), totSession cpu/real = 0:20:15.9/2:20:21.6 (0.1), mem = 3216.5M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
**Info: (IMPSP-307): Design contains fractional 1 cell.
*** Starting refinePlace (0:20:16 mem=3216.5M) ***

Starting Small incrNP...
Density distribution unevenness ratio = 7.951%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3216.5M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 37 insts, mean move: 2.30 um, max move: 9.84 um 
	Max move on inst (FE_OFC645_FE_OFN78_pcpi_rs2_12): (74.60, 105.64) --> (77.60, 112.48)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 3220.8MB
Summary Report:
Instances move: 37 (out of 9495 movable)
Instances flipped: 0
Mean displacement: 2.30 um
Max displacement: 9.84 um (Instance: FE_OFC645_FE_OFN78_pcpi_rs2_12) (74.6, 105.64) -> (77.6, 112.48)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 3220.8MB
*** Finished refinePlace (0:20:16 mem=3220.8M) ***
Register exp ratio and priority group on 0 nets on 10550 nets : 

Active setup views:
 default_emulate_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'picorv32' of instances=9536 and nets=10723 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 3201.480M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=3203.25)
Total number of fetched objects 10550
End delay calculation. (MEM=3231.2 CPU=0:00:02.4 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=3231.2 CPU=0:00:03.0 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:04.0 real=0:00:04.0 totSessionCpu=0:20:21 mem=3231.2M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:58, real = 0:00:58, mem = 2186.7M, totSessionCpu=0:20:21 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.976  |  2.374  |  1.976  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3396   |  3143   |  2037   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.507%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:01:00, real = 0:01:02, mem = 2184.4M, totSessionCpu=0:20:23 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPCCOPT-1007        6  Did not meet the max transition constrai...
WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
WARNING   IMPPSP-1003         12  Found use of '%s'. This will continue to...
*** Message Summary: 21 warning(s), 0 error(s)

*** ccopt_design #1 [finish] : cpu/real = 0:01:55.6/0:01:58.4 (1.0), totSession cpu/real = 0:20:22.8/2:20:31.0 (0.1), mem = 3199.6M
#% End ccopt_design (date=01/10 19:08:36, total cpu=0:01:56, real=0:01:59, peak res=2184.8M, current mem=2078.0M)
<CMD> ccopt_design
#% Begin ccopt_design (date=01/10 19:09:23, mem=2078.2M)
*** ccopt_design #2 [begin] : totSession cpu/real = 0:20:28.0/2:21:18.1 (0.1), mem = 3107.6M
Runtime...
**INFO: User's settings:
setNanoRouteMode -droutePostRouteSpreadWire         1
setNanoRouteMode -droutePostRouteWidenWireRule      LEFSpecialRouteSpec
setNanoRouteMode -extractThirdPartyCompatible       false
setNanoRouteMode -grouteExpTdStdDelay               41.7
setNanoRouteMode -timingEngine                      {}
setDesignMode -process                              45
setExtractRCMode -coupling_c_th                     0.1
setExtractRCMode -engine                            preRoute
setExtractRCMode -relative_c_th                     1
setExtractRCMode -total_c_th                        0
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setDelayCalMode -socv_accuracy_mode                 low
setOptMode -activeSetupViews                        { default_emulate_view }
setOptMode -autoSetupViews                          { default_emulate_view}
setOptMode -autoTDGRSetupViews                      { default_emulate_view}
setOptMode -drcMargin                               0
setOptMode -fixDrc                                  true
setOptMode -optimizeFF                              true
setOptMode -preserveAllSequential                   true
setOptMode -setupTargetSlack                        0
setPlaceMode -place_detail_check_route              false
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  false
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              high
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            true
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
setRouteMode -earlyGlobalMaxRouteLayer              10
setRouteMode -earlyGlobalMinRouteLayer              1
setRouteMode -earlyGlobalRoutePartitionPinGuide     true

(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Not setting up route_type 'default_route_type_nonleaf' from CTS mode settings, as it has already been done
Not setting up route_type 'default_route_type_leaf' from CTS mode settings, as it has already been done
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
**WARN: (IMPCCOPT-5046):	Net 'clk' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_11' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_12' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_13' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_1' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_2' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_3' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_4' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_5' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_6' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_7' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_8' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_9' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_10' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_41' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_23' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_24' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_25' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_14' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_15' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (EMS-27):	Message (IMPCCOPT-5046) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPCCOPT-5047):	Found 42 clock net(s) with existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5047' for more detail.
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=3107.6M, init mem=3107.6M)
*info: Placed = 9536           (Fixed = 41)
*info: Unplaced = 0           
Placement Density:71.51%(31925/44646)
Placement Density (including fixed std cells):71.51%(31925/44646)
Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.2, real=0:00:00.0; mem=3107.6M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.2 real=0:00:00.2)
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * There are 1 clocks in propagated mode.

Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.2 real=0:00:00.2)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.2 real=0:00:00.2)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
*** CTS #1 [begin] (ccopt_design #2) : totSession cpu/real = 0:20:28.2/2:21:18.3 (0.1), mem = 3107.6M
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 1961 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 1961 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 4704 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 393142
[NR-eGR] #PG Blockages       : 4704
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 42  Num Prerouted Wires = 9033
[NR-eGR] Read 10532 nets ( ignored 42 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 10490
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10490 net(s) in layer range [1, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 1.904324e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)        29( 0.47%)         0( 0.00%)   ( 0.47%) 
[NR-eGR]  Metal2 ( 2)         2( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         5( 0.03%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         2( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        38( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)         14039  39304 
[NR-eGR]  Metal2   (2V)         70163  26366 
[NR-eGR]  Metal3   (3H)         71921   5429 
[NR-eGR]  Metal4   (4V)         30761   1932 
[NR-eGR]  Metal5   (5H)         15015    633 
[NR-eGR]  Metal6   (6V)          3387     47 
[NR-eGR]  Metal7   (7H)           727     27 
[NR-eGR]  Metal8   (8V)           432     10 
[NR-eGR]  Metal9   (9H)           113      2 
[NR-eGR]  Metal10  (10V)            2      1 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       206561  73751 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 171888um
[NR-eGR] Total length: 206561um, number of vias: 73751
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.20 sec, Real: 1.21 sec, Curr Mem: 3092.72 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:01.3 real=0:00:01.3)
Legalization setup...
Using cell based legalization.
Leaving CCOpt scope - Initializing placement interface...
**Info: (IMPSP-307): Design contains fractional 1 cell.
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.1)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates is set for at least one object
    cts_merge_clock_logic is set for at least one object
    original_names is set for at least one object
    route_type is set for at least one object
    source_driver is set for at least one object
    target_insertion_delay is set for at least one object
    target_max_trans is set for at least one object
    target_max_trans_sdc is set for at least one object
    target_skew is set for at least one object
    target_skew_wire is set for at least one object
  Private non-default CCOpt properties:
    clock_nets_detailed_routed: 1 (default: false)
    exp_use_early_global_min_max_route_layers: 0 (default: true)
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Route type trimming info:
  No route type modifications were made.
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): l_route_ccopt_autotrimmed (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
    route_type (trunk): t_route_ccopt_autotrimmed (default: default)
    source_driver: BUFX2/A BUFX2/Y (default: )
  No private non-default CCOpt properties
For power domain auto-default:
  Buffers:     {CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX2}
  Inverters:   {INVX3 INVX2 INVX1 INVXL}
  Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
  Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 44645.706um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: t_route_ccopt_autotrimmed; Top/bottom preferred layer name: Metal7/Metal5; 
  Non-default rule name: NDR_13; Unshielded; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: l_route_ccopt_autotrimmed; Top/bottom preferred layer name: Metal7/Metal5; 
  Unshielded; Mask Constraint: 0; Source: route_type.
For timing_corner default_emulate_delay_corner:both, late and power domain auto-default:
  Slew time target (leaf):    0.200ns
  Slew time target (trunk):   0.200ns
  Slew time target (top):     0.200ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.142ns
  Buffer max distance: 145.485um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CLKBUFX4, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=145.485um, saturatedSlew=0.145ns, speed=721.294um per ns, cellArea=16.455um^2 per 1000um}
  Inverter  : {lib_cell:INVX3, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=94.992um, saturatedSlew=0.141ns, speed=723.197um per ns, cellArea=14.401um^2 per 1000um}
  Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=631.652um, saturatedSlew=0.147ns, speed=1570.102um per ns, cellArea=23.823um^2 per 1000um}
  Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=632.069um, saturatedSlew=0.147ns, speed=1571.529um per ns, cellArea=21.643um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/default_emulate_constraint_mode:
  Sources:                     pin clk
  Total number of sinks:       1961
  Delay constrained sinks:     1961
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner default_emulate_delay_corner:both.late:
  Skew target:                 0.200ns
Primary reporting skew groups are:
skew_group clk/default_emulate_constraint_mode with 1961 clock sinks

Clock DAG stats initial state:
  cell counts      : b=41, i=0, icg=0, dcg=0, l=0, total=41
  sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
  misc counts      : r=1, pp=0
  cell areas       : b=97.812um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=97.812um^2
  hp wire lengths  : top=0.000um, trunk=448.320um, leaf=2552.835um, total=3001.155um
Clock DAG library cell distribution initial state {count}:
   Bufs: CLKBUFX4: 40 CLKBUFX3: 1 
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
No dont_touch hpins found in the clock network.
Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration done. (took cpu=0:00:01.9 real=0:00:01.9)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
  Removing clock DAG drivers
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:03.3 real=0:00:03.4)
Synthesizing clock trees...
  Preparing To Balance...
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - Initializing placement interface...
**Info: (IMPSP-307): Design contains fractional 1 cell.
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Merging duplicate clock dag driver clones in DAG...
    Merging duplicate clock dag driver clones in DAG done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Applying movement limits...
  Applying movement limits done.
  Preparing To Balance done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Computing optimal clock node locations...
    : ...20% ...40% ...60% ...80% ...100% 
    Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering bottom-up starting from leaves...
      Clustering clock_tree clk...
          Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
          Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
      Clustering clock_tree clk done.
    Clustering bottom-up starting from leaves done.
    Rebuilding the clock tree after clustering...
    Rebuilding the clock tree after clustering done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=38, i=0, icg=0, dcg=0, l=0, total=38
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=90.630um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=90.630um^2
      hp wire lengths  : top=0.000um, trunk=416.960um, leaf=2378.165um, total=2795.125um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CLKBUFX4: 37 CLKBUFX3: 1 
    Bottom-up phase done. (took cpu=0:00:03.1 real=0:00:03.1)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
**Info: (IMPSP-307): Design contains fractional 1 cell.
*** Starting refinePlace (0:20:35 mem=3090.8M) ***
Total net bbox length = 1.717e+05 (8.040e+04 9.132e+04) (ext = 1.300e+04)
Move report: Detail placement moves 167 insts, mean move: 0.98 um, max move: 3.60 um 
	Max move on inst (FE_OFC425_n_2583): (139.80, 47.50) --> (143.40, 47.50)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 3109.8MB
Summary Report:
Instances move: 167 (out of 9533 movable)
Instances flipped: 0
Mean displacement: 0.98 um
Max displacement: 3.60 um (Instance: FE_OFC425_n_2583) (139.8, 47.5) -> (143.4, 47.5)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.718e+05 (8.044e+04 9.134e+04) (ext = 1.300e+04)
Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 3109.8MB
*** Finished refinePlace (0:20:35 mem=3109.8M) ***
    ClockRefiner summary
    All clock instances: Moved 63, flipped 20 and cell swapped 0 (out of a total of 1999).
    The largest move was 2.91 um for cpuregs_reg[15][27].
**Info: (IMPSP-307): Design contains fractional 1 cell.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.6 real=0:00:00.6)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Initializing placement interface...
**Info: (IMPSP-307): Design contains fractional 1 cell.
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
    Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
    [1.8,1.9)               1
    [1.9,2)                 1
    --------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    -------------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired              Achieved             Node
                     location             location             
    -------------------------------------------------------------------------------------------------------------------------------------------------------
         2           (49.200,110.770)     (47.200,110.770)     CTS_ccl_a_buf_00107 (a lib_cell CLKBUFX4) at (47.200,110.770), in power domain auto-default
         1.8         (140.200,100.510)    (142.000,100.510)    CTS_ccl_a_buf_00081 (a lib_cell CLKBUFX4) at (142.000,100.510), in power domain auto-default
         0           (59.263,187.123)     (59.263,187.123)     CTS_ccl_a_buf_00105 (a lib_cell CLKBUFX4) at (58.800,186.010), in power domain auto-default
         0           (48.062,137.018)     (48.062,137.018)     CTS_ccl_a_buf_00090 (a lib_cell CLKBUFX4) at (47.600,136.420), in power domain auto-default
         0           (87.263,191.738)     (87.263,191.738)     CTS_ccl_a_buf_00082 (a lib_cell CLKBUFX4) at (86.800,191.140), in power domain auto-default
         0           (123.062,200.803)    (123.062,200.803)    CTS_ccl_a_buf_00078 (a lib_cell CLKBUFX4) at (122.600,199.690), in power domain auto-default
         0           (71.263,132.403)     (71.263,132.403)     CTS_ccl_a_buf_00101 (a lib_cell CLKBUFX4) at (70.800,131.290), in power domain auto-default
         0           (52.462,187.123)     (52.462,187.123)     CTS_ccl_a_buf_00095 (a lib_cell CLKBUFX4) at (52.000,186.010), in power domain auto-default
         0           (51.263,163.183)     (51.263,163.183)     CTS_ccl_a_buf_00094 (a lib_cell CLKBUFX4) at (50.800,162.070), in power domain auto-default
         0           (52.462,132.403)     (52.462,132.403)     CTS_ccl_a_buf_00108 (a lib_cell CLKBUFX4) at (52.000,131.290), in power domain auto-default
    -------------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:00.8 real=0:00:00.8)
    Clock DAG stats after 'Clustering':
      cell counts      : b=38, i=0, icg=0, dcg=0, l=0, total=38
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=90.630um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=90.630um^2
      cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.058pF, leaf=0.521pF, total=0.579pF
      wire lengths     : top=0.000um, trunk=868.594um, leaf=6897.043um, total=7765.637um
      hp wire lengths  : top=0.000um, trunk=420.380um, leaf=2381.120um, total=2801.500um
    Clock DAG net violations after 'Clustering': none
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.200ns count=4 avg=0.151ns sd=0.021ns min=0.128ns max=0.170ns {0 <= 0.120ns, 2 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=35 avg=0.184ns sd=0.010ns min=0.161ns max=0.198ns {0 <= 0.120ns, 0 <= 0.160ns, 12 <= 0.180ns, 10 <= 0.190ns, 13 <= 0.200ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CLKBUFX4: 37 CLKBUFX3: 1 
    Primary reporting skew groups after 'Clustering':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.375, max=0.428, avg=0.403, sd=0.017], skew [0.053 vs 0.200], 100% {0.375, 0.428} (wid=0.005 ws=0.004) (gid=0.425 gs=0.052)
    Skew group summary after 'Clustering':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.375, max=0.428, avg=0.403, sd=0.017], skew [0.053 vs 0.200], 100% {0.375, 0.428} (wid=0.005 ws=0.004) (gid=0.425 gs=0.052)
    Legalizer API calls during this step: 682 succeeded with high effort: 682 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:04.0 real=0:00:04.0)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:        39 (unrouted=39, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 10681 (unrouted=191, trialRouted=10490, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=190, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 39 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 39 nets for routing of which 39 have one or more fixed wires.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
(ccopt eGR): Start to route 39 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 5962 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 5962
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 10529 nets ( ignored 10490 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 39 clock nets ( 4 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: NDR_13  Nets: 4
[NR-eGR] Rule id: 1  Nets: 35
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 4 net(s) in layer range [5, 7]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.686800e+02um
[NR-eGR] Create a new net group with 1 nets and layer range [5, 9]
[NR-eGR] Layer group 2: route 35 net(s) in layer range [5, 7]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.349580e+03um
[NR-eGR] Create a new net group with 11 nets and layer range [5, 9]
[NR-eGR] Layer group 3: route 1 net(s) in layer range [5, 9]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 7.472700e+03um
[NR-eGR] Create a new net group with 1 nets and layer range [5, 11]
[NR-eGR] Layer group 4: route 11 net(s) in layer range [5, 9]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 9.458010e+03um
[NR-eGR] Create a new net group with 11 nets and layer range [5, 11]
[NR-eGR] Layer group 5: route 1 net(s) in layer range [5, 11]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 9.593100e+03um
[NR-eGR] Create a new net group with 1 nets and layer range [3, 11]
[NR-eGR] Layer group 6: route 11 net(s) in layer range [5, 11]
[NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 1.157841e+04um
[NR-eGR] Create a new net group with 11 nets and layer range [3, 11]
[NR-eGR] Layer group 7: route 1 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 7: 0.00% H + 0.00% V. EstWL: 1.188621e+04um
[NR-eGR] Layer group 8: route 11 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 8: 0.00% H + 0.00% V. EstWL: 1.598679e+04um
[NR-eGR] Create a new net group with 1 nets and layer range [2, 11]
[NR-eGR] Layer group 9: route 1 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 9: 0.00% H + 0.00% V. EstWL: 1.637838e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)         14037  39296 
[NR-eGR]  Metal2   (2V)         70062  26885 
[NR-eGR]  Metal3   (3H)         71748   5532 
[NR-eGR]  Metal4   (4V)         30534   2177 
[NR-eGR]  Metal5   (5H)         15127    924 
[NR-eGR]  Metal6   (6V)          3429     47 
[NR-eGR]  Metal7   (7H)           727     27 
[NR-eGR]  Metal8   (8V)           432     10 
[NR-eGR]  Metal9   (9H)           113      2 
[NR-eGR]  Metal10  (10V)            2      1 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       206210  74901 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 171782um
[NR-eGR] Total length: 206210um, number of vias: 74901
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7822um, number of vias: 7256
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0  2037 
[NR-eGR]  Metal2   (2V)          1910  2478 
[NR-eGR]  Metal3   (3H)          1584  1024 
[NR-eGR]  Metal4   (4V)           512   952 
[NR-eGR]  Metal5   (5H)          2194   765 
[NR-eGR]  Metal6   (6V)          1622     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         7822  7256 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 2980um
[NR-eGR] Total length: 7822um, number of vias: 7256
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 7822um, number of vias: 7256
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.46 sec, Real: 0.47 sec, Curr Mem: 3107.10 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
      Early Global Route - eGR only step done. (took cpu=0:00:00.6 real=0:00:00.6)
    Routing using eGR only done.
Net route status summary:
  Clock:        39 (unrouted=0, trialRouted=0, noStatus=0, routed=39, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 10681 (unrouted=191, trialRouted=10490, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=190, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
*** IncrReplace #1 [begin] (CTS #1 / ccopt_design #2) : totSession cpu/real = 0:20:36.5/2:21:26.5 (0.1), mem = 3107.1M
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 4704 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 393061
[NR-eGR] #PG Blockages       : 4704
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 39  Num Prerouted Wires = 9665
[NR-eGR] Read 10529 nets ( ignored 39 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 1  Nets: 10490
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10490 net(s) in layer range [1, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 1.905162e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)        30( 0.48%)         0( 0.00%)   ( 0.48%) 
[NR-eGR]  Metal2 ( 2)         4( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  Metal3 ( 3)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal4 ( 4)         4( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         2( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        41( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.56 seconds, mem = 3128.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)         14039  39282 
[NR-eGR]  Metal2   (2V)         70378  26931 
[NR-eGR]  Metal3   (3H)         71670   5497 
[NR-eGR]  Metal4   (4V)         30328   2171 
[NR-eGR]  Metal5   (5H)         15215    925 
[NR-eGR]  Metal6   (6V)          3342     43 
[NR-eGR]  Metal7   (7H)           809     27 
[NR-eGR]  Metal8   (8V)           425     10 
[NR-eGR]  Metal9   (9H)           113      2 
[NR-eGR]  Metal10  (10V)            0      1 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       206320  74889 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 171782um
[NR-eGR] Total length: 206320um, number of vias: 74889
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.40 seconds, mem = 3111.7M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:01.0, real=0:00:01.0)
*** IncrReplace #1 [finish] (CTS #1 / ccopt_design #2) : cpu/real = 0:00:01.0/0:00:01.0 (1.0), totSession cpu/real = 0:20:37.5/2:21:27.5 (0.1), mem = 3111.7M
    Congestion Repair done. (took cpu=0:00:01.0 real=0:00:01.0)
  CCOpt: Starting congestion repair using flow wrapper done.
**Info: (IMPSP-307): Design contains fractional 1 cell.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:01.8 real=0:00:01.8)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'picorv32' of instances=9533 and nets=10720 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 3111.723M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=38, i=0, icg=0, dcg=0, l=0, total=38
    sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
    misc counts      : r=1, pp=0
    cell areas       : b=90.630um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=90.630um^2
    cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
    sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.058pF, leaf=0.522pF, total=0.579pF
    wire lengths     : top=0.000um, trunk=868.594um, leaf=6897.043um, total=7765.637um
    hp wire lengths  : top=0.000um, trunk=420.380um, leaf=2381.120um, total=2801.500um
  Clock DAG net violations after clustering cong repair call: none
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.200ns count=4 avg=0.152ns sd=0.021ns min=0.128ns max=0.171ns {0 <= 0.120ns, 2 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
    Leaf  : target=0.200ns count=35 avg=0.184ns sd=0.010ns min=0.161ns max=0.198ns {0 <= 0.120ns, 0 <= 0.160ns, 12 <= 0.180ns, 11 <= 0.190ns, 12 <= 0.200ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: CLKBUFX4: 37 CLKBUFX3: 1 
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.375, max=0.429, avg=0.403, sd=0.017], skew [0.054 vs 0.200], 100% {0.375, 0.429} (wid=0.005 ws=0.004) (gid=0.425 gs=0.053)
  Skew group summary after clustering cong repair call:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.375, max=0.429, avg=0.403, sd=0.017], skew [0.054 vs 0.200], 100% {0.375, 0.429} (wid=0.005 ws=0.004) (gid=0.425 gs=0.053)
  CongRepair After Initial Clustering done. (took cpu=0:00:02.3 real=0:00:02.3)
  Stage::Clustering done. (took cpu=0:00:06.3 real=0:00:06.3)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=38, i=0, icg=0, dcg=0, l=0, total=38
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=90.630um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=90.630um^2
      cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.058pF, leaf=0.522pF, total=0.579pF
      wire lengths     : top=0.000um, trunk=868.594um, leaf=6897.043um, total=7765.637um
      hp wire lengths  : top=0.000um, trunk=420.380um, leaf=2381.120um, total=2801.500um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.200ns count=4 avg=0.152ns sd=0.021ns min=0.128ns max=0.171ns {0 <= 0.120ns, 2 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=35 avg=0.184ns sd=0.010ns min=0.161ns max=0.198ns {0 <= 0.120ns, 0 <= 0.160ns, 12 <= 0.180ns, 11 <= 0.190ns, 12 <= 0.200ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CLKBUFX4: 37 CLKBUFX3: 1 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.375, max=0.429], skew [0.054 vs 0.200]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.375, max=0.429], skew [0.054 vs 0.200]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.1 real=0:00:00.1)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=38, i=0, icg=0, dcg=0, l=0, total=38
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=90.630um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=90.630um^2
      cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.058pF, leaf=0.522pF, total=0.579pF
      wire lengths     : top=0.000um, trunk=868.594um, leaf=6897.043um, total=7765.637um
      hp wire lengths  : top=0.000um, trunk=420.380um, leaf=2381.120um, total=2801.500um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.200ns count=4 avg=0.152ns sd=0.021ns min=0.128ns max=0.171ns {0 <= 0.120ns, 2 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=35 avg=0.184ns sd=0.010ns min=0.161ns max=0.198ns {0 <= 0.120ns, 0 <= 0.160ns, 12 <= 0.180ns, 11 <= 0.190ns, 12 <= 0.200ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CLKBUFX4: 37 CLKBUFX3: 1 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.375, max=0.429, avg=0.403, sd=0.017], skew [0.054 vs 0.200], 100% {0.375, 0.429} (wid=0.005 ws=0.004) (gid=0.425 gs=0.053)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.375, max=0.429, avg=0.403, sd=0.017], skew [0.054 vs 0.200], 100% {0.375, 0.429} (wid=0.005 ws=0.004) (gid=0.425 gs=0.053)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::DRV Fixing done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=38, i=0, icg=0, dcg=0, l=0, total=38
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=90.630um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=90.630um^2
      cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.058pF, leaf=0.522pF, total=0.579pF
      wire lengths     : top=0.000um, trunk=868.594um, leaf=6897.043um, total=7765.637um
      hp wire lengths  : top=0.000um, trunk=420.380um, leaf=2381.120um, total=2801.500um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.200ns count=4 avg=0.152ns sd=0.021ns min=0.128ns max=0.171ns {0 <= 0.120ns, 2 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=35 avg=0.184ns sd=0.010ns min=0.161ns max=0.198ns {0 <= 0.120ns, 0 <= 0.160ns, 12 <= 0.180ns, 11 <= 0.190ns, 12 <= 0.200ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CLKBUFX4: 37 CLKBUFX3: 1 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.375, max=0.429], skew [0.054 vs 0.200]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.375, max=0.429], skew [0.054 vs 0.200]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=38, i=0, icg=0, dcg=0, l=0, total=38
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=90.630um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=90.630um^2
      cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.058pF, leaf=0.522pF, total=0.579pF
      wire lengths     : top=0.000um, trunk=868.594um, leaf=6897.043um, total=7765.637um
      hp wire lengths  : top=0.000um, trunk=420.380um, leaf=2381.120um, total=2801.500um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.200ns count=4 avg=0.152ns sd=0.021ns min=0.128ns max=0.171ns {0 <= 0.120ns, 2 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=35 avg=0.184ns sd=0.010ns min=0.161ns max=0.198ns {0 <= 0.120ns, 0 <= 0.160ns, 12 <= 0.180ns, 11 <= 0.190ns, 12 <= 0.200ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CLKBUFX4: 37 CLKBUFX3: 1 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.375, max=0.429], skew [0.054 vs 0.200]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.375, max=0.429], skew [0.054 vs 0.200]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=38, i=0, icg=0, dcg=0, l=0, total=38
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=90.630um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=90.630um^2
      cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.058pF, leaf=0.522pF, total=0.579pF
      wire lengths     : top=0.000um, trunk=868.594um, leaf=6897.043um, total=7765.637um
      hp wire lengths  : top=0.000um, trunk=420.380um, leaf=2381.120um, total=2801.500um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.200ns count=4 avg=0.152ns sd=0.021ns min=0.128ns max=0.171ns {0 <= 0.120ns, 2 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=35 avg=0.184ns sd=0.010ns min=0.161ns max=0.198ns {0 <= 0.120ns, 0 <= 0.160ns, 12 <= 0.180ns, 11 <= 0.190ns, 12 <= 0.200ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CLKBUFX4: 37 CLKBUFX3: 1 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.375, max=0.429], skew [0.054 vs 0.200]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.375, max=0.429], skew [0.054 vs 0.200]
    Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=38, i=0, icg=0, dcg=0, l=0, total=38
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=90.630um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=90.630um^2
      cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.058pF, leaf=0.522pF, total=0.579pF
      wire lengths     : top=0.000um, trunk=868.594um, leaf=6897.043um, total=7765.637um
      hp wire lengths  : top=0.000um, trunk=420.380um, leaf=2381.120um, total=2801.500um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.200ns count=4 avg=0.152ns sd=0.021ns min=0.128ns max=0.171ns {0 <= 0.120ns, 2 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=35 avg=0.184ns sd=0.010ns min=0.161ns max=0.198ns {0 <= 0.120ns, 0 <= 0.160ns, 12 <= 0.180ns, 11 <= 0.190ns, 12 <= 0.200ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CLKBUFX4: 37 CLKBUFX3: 1 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.375, max=0.429], skew [0.054 vs 0.200]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.375, max=0.429], skew [0.054 vs 0.200]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=38, i=0, icg=0, dcg=0, l=0, total=38
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=90.630um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=90.630um^2
      cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.057pF, leaf=0.521pF, total=0.578pF
      wire lengths     : top=0.000um, trunk=857.854um, leaf=6887.159um, total=7745.013um
      hp wire lengths  : top=0.000um, trunk=416.960um, leaf=2381.120um, total=2798.080um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.200ns count=4 avg=0.151ns sd=0.020ns min=0.128ns max=0.171ns {0 <= 0.120ns, 2 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=35 avg=0.184ns sd=0.009ns min=0.161ns max=0.197ns {0 <= 0.120ns, 0 <= 0.160ns, 12 <= 0.180ns, 11 <= 0.190ns, 12 <= 0.200ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: CLKBUFX4: 37 CLKBUFX3: 1 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.375, max=0.423, avg=0.401, sd=0.015], skew [0.048 vs 0.200], 100% {0.375, 0.423} (wid=0.006 ws=0.004) (gid=0.419 gs=0.047)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.375, max=0.423, avg=0.401, sd=0.015], skew [0.048 vs 0.200], 100% {0.375, 0.423} (wid=0.006 ws=0.004) (gid=0.419 gs=0.047)
    Legalizer API calls during this step: 140 succeeded with high effort: 140 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:02.1 real=0:00:02.1)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:02.4 real=0:00:02.4)
  CCOpt::Phase::Construction done. (took cpu=0:00:08.8 real=0:00:08.8)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=38, i=0, icg=0, dcg=0, l=0, total=38
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=90.630um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=90.630um^2
      cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.057pF, leaf=0.521pF, total=0.578pF
      wire lengths     : top=0.000um, trunk=857.854um, leaf=6887.159um, total=7745.013um
      hp wire lengths  : top=0.000um, trunk=416.960um, leaf=2381.120um, total=2798.080um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.200ns count=4 avg=0.151ns sd=0.020ns min=0.128ns max=0.171ns {0 <= 0.120ns, 2 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=35 avg=0.184ns sd=0.009ns min=0.161ns max=0.197ns {0 <= 0.120ns, 0 <= 0.160ns, 12 <= 0.180ns, 11 <= 0.190ns, 12 <= 0.200ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: CLKBUFX4: 37 CLKBUFX3: 1 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.375, max=0.423], skew [0.048 vs 0.200]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.375, max=0.423], skew [0.048 vs 0.200]
    Legalizer API calls during this step: 15 succeeded with high effort: 15 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 1...
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after reducing clock tree power 1 iteration 1:
      cell counts      : b=38, i=0, icg=0, dcg=0, l=0, total=38
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=89.946um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=89.946um^2
      cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.057pF, leaf=0.521pF, total=0.578pF
      wire lengths     : top=0.000um, trunk=859.033um, leaf=6887.159um, total=7746.193um
      hp wire lengths  : top=0.000um, trunk=416.960um, leaf=2381.120um, total=2798.080um
    Clock DAG net violations after reducing clock tree power 1 iteration 1: none
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
      Trunk : target=0.200ns count=4 avg=0.167ns sd=0.008ns min=0.158ns max=0.176ns {0 <= 0.120ns, 1 <= 0.160ns, 3 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=35 avg=0.184ns sd=0.009ns min=0.162ns max=0.197ns {0 <= 0.120ns, 0 <= 0.160ns, 11 <= 0.180ns, 12 <= 0.190ns, 12 <= 0.200ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
       Bufs: CLKBUFX4: 35 CLKBUFX3: 3 
    Primary reporting skew groups after reducing clock tree power 1 iteration 1:
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.392, max=0.423], skew [0.031 vs 0.200]
    Skew group summary after reducing clock tree power 1 iteration 1:
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.392, max=0.423], skew [0.031 vs 0.200]
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=38, i=0, icg=0, dcg=0, l=0, total=38
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=89.946um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=89.946um^2
      cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.057pF, leaf=0.521pF, total=0.578pF
      wire lengths     : top=0.000um, trunk=859.033um, leaf=6887.159um, total=7746.193um
      hp wire lengths  : top=0.000um, trunk=416.960um, leaf=2381.120um, total=2798.080um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.200ns count=4 avg=0.167ns sd=0.008ns min=0.158ns max=0.176ns {0 <= 0.120ns, 1 <= 0.160ns, 3 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=35 avg=0.184ns sd=0.009ns min=0.162ns max=0.197ns {0 <= 0.120ns, 0 <= 0.160ns, 11 <= 0.180ns, 12 <= 0.190ns, 12 <= 0.200ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CLKBUFX4: 35 CLKBUFX3: 3 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.392, max=0.423], skew [0.031 vs 0.200]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.392, max=0.423], skew [0.031 vs 0.200]
    Legalizer API calls during this step: 154 succeeded with high effort: 154 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.6 real=0:00:00.6)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=38, i=0, icg=0, dcg=0, l=0, total=38
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=89.946um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=89.946um^2
      cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.057pF, leaf=0.521pF, total=0.578pF
      wire lengths     : top=0.000um, trunk=859.033um, leaf=6887.159um, total=7746.193um
      hp wire lengths  : top=0.000um, trunk=416.960um, leaf=2381.120um, total=2798.080um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.200ns count=4 avg=0.167ns sd=0.008ns min=0.158ns max=0.176ns {0 <= 0.120ns, 1 <= 0.160ns, 3 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=35 avg=0.184ns sd=0.009ns min=0.162ns max=0.197ns {0 <= 0.120ns, 0 <= 0.160ns, 11 <= 0.180ns, 12 <= 0.190ns, 12 <= 0.200ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CLKBUFX4: 35 CLKBUFX3: 3 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.392, max=0.423, avg=0.413, sd=0.009], skew [0.031 vs 0.200], 100% {0.392, 0.423} (wid=0.006 ws=0.004) (gid=0.420 gs=0.031)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.392, max=0.423, avg=0.413, sd=0.009], skew [0.031 vs 0.200], 100% {0.392, 0.423} (wid=0.006 ws=0.004) (gid=0.420 gs=0.031)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Reducing Power done. (took cpu=0:00:00.7 real=0:00:00.7)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.2 real=0:00:00.2)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 40 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=38, i=0, icg=0, dcg=0, l=0, total=38
          sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
          misc counts      : r=1, pp=0
          cell areas       : b=89.946um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=89.946um^2
          cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
          sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.057pF, leaf=0.521pF, total=0.578pF
          wire lengths     : top=0.000um, trunk=859.033um, leaf=6887.159um, total=7746.193um
          hp wire lengths  : top=0.000um, trunk=416.960um, leaf=2381.120um, total=2798.080um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.200ns count=4 avg=0.167ns sd=0.008ns min=0.158ns max=0.176ns {0 <= 0.120ns, 1 <= 0.160ns, 3 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
          Leaf  : target=0.200ns count=35 avg=0.184ns sd=0.009ns min=0.162ns max=0.197ns {0 <= 0.120ns, 0 <= 0.160ns, 11 <= 0.180ns, 12 <= 0.190ns, 12 <= 0.200ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: CLKBUFX4: 35 CLKBUFX3: 3 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.1 real=0:00:00.1)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=38, i=0, icg=0, dcg=0, l=0, total=38
          sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
          misc counts      : r=1, pp=0
          cell areas       : b=89.946um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=89.946um^2
          cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
          sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.057pF, leaf=0.521pF, total=0.578pF
          wire lengths     : top=0.000um, trunk=859.033um, leaf=6887.159um, total=7746.193um
          hp wire lengths  : top=0.000um, trunk=416.960um, leaf=2381.120um, total=2798.080um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.200ns count=4 avg=0.167ns sd=0.008ns min=0.158ns max=0.176ns {0 <= 0.120ns, 1 <= 0.160ns, 3 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
          Leaf  : target=0.200ns count=35 avg=0.184ns sd=0.009ns min=0.162ns max=0.197ns {0 <= 0.120ns, 0 <= 0.160ns, 11 <= 0.180ns, 12 <= 0.190ns, 12 <= 0.200ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: CLKBUFX4: 35 CLKBUFX3: 3 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.2 real=0:00:00.2)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=38, i=0, icg=0, dcg=0, l=0, total=38
          sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
          misc counts      : r=1, pp=0
          cell areas       : b=89.946um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=89.946um^2
          cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
          sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.057pF, leaf=0.521pF, total=0.578pF
          wire lengths     : top=0.000um, trunk=859.033um, leaf=6887.159um, total=7746.193um
          hp wire lengths  : top=0.000um, trunk=416.960um, leaf=2381.120um, total=2798.080um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.200ns count=4 avg=0.167ns sd=0.008ns min=0.158ns max=0.176ns {0 <= 0.120ns, 1 <= 0.160ns, 3 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
          Leaf  : target=0.200ns count=35 avg=0.184ns sd=0.009ns min=0.162ns max=0.197ns {0 <= 0.120ns, 0 <= 0.160ns, 11 <= 0.180ns, 12 <= 0.190ns, 12 <= 0.200ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUFX4: 35 CLKBUFX3: 3 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.1 real=0:00:00.1)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=38, i=0, icg=0, dcg=0, l=0, total=38
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=89.946um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=89.946um^2
      cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.057pF, leaf=0.521pF, total=0.578pF
      wire lengths     : top=0.000um, trunk=859.033um, leaf=6887.159um, total=7746.193um
      hp wire lengths  : top=0.000um, trunk=416.960um, leaf=2381.120um, total=2798.080um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.200ns count=4 avg=0.167ns sd=0.008ns min=0.158ns max=0.176ns {0 <= 0.120ns, 1 <= 0.160ns, 3 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=35 avg=0.184ns sd=0.009ns min=0.162ns max=0.197ns {0 <= 0.120ns, 0 <= 0.160ns, 11 <= 0.180ns, 12 <= 0.190ns, 12 <= 0.200ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: CLKBUFX4: 35 CLKBUFX3: 3 
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.7 real=0:00:00.7)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=38, i=0, icg=0, dcg=0, l=0, total=38
    sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
    misc counts      : r=1, pp=0
    cell areas       : b=89.946um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=89.946um^2
    cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
    sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.057pF, leaf=0.521pF, total=0.578pF
    wire lengths     : top=0.000um, trunk=859.033um, leaf=6887.159um, total=7746.193um
    hp wire lengths  : top=0.000um, trunk=416.960um, leaf=2381.120um, total=2798.080um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.200ns count=4 avg=0.167ns sd=0.008ns min=0.158ns max=0.176ns {0 <= 0.120ns, 1 <= 0.160ns, 3 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
    Leaf  : target=0.200ns count=35 avg=0.184ns sd=0.009ns min=0.162ns max=0.197ns {0 <= 0.120ns, 0 <= 0.160ns, 11 <= 0.180ns, 12 <= 0.190ns, 12 <= 0.200ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: CLKBUFX4: 35 CLKBUFX3: 3 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.392, max=0.423], skew [0.031 vs 0.200]
  Skew group summary after Approximately balancing fragments:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.392, max=0.423], skew [0.031 vs 0.200]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=38, i=0, icg=0, dcg=0, l=0, total=38
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=89.946um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=89.946um^2
      cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.057pF, leaf=0.521pF, total=0.578pF
      wire lengths     : top=0.000um, trunk=859.033um, leaf=6887.159um, total=7746.193um
      hp wire lengths  : top=0.000um, trunk=416.960um, leaf=2381.120um, total=2798.080um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.200ns count=4 avg=0.167ns sd=0.008ns min=0.158ns max=0.176ns {0 <= 0.120ns, 1 <= 0.160ns, 3 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=35 avg=0.184ns sd=0.009ns min=0.162ns max=0.197ns {0 <= 0.120ns, 0 <= 0.160ns, 11 <= 0.180ns, 12 <= 0.190ns, 12 <= 0.200ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: CLKBUFX4: 35 CLKBUFX3: 3 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.392, max=0.423], skew [0.031 vs 0.200]
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.392, max=0.423], skew [0.031 vs 0.200]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=38, i=0, icg=0, dcg=0, l=0, total=38
          sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
          misc counts      : r=1, pp=0
          cell areas       : b=89.946um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=89.946um^2
          cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
          sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.057pF, leaf=0.521pF, total=0.578pF
          wire lengths     : top=0.000um, trunk=859.033um, leaf=6887.159um, total=7746.193um
          hp wire lengths  : top=0.000um, trunk=416.960um, leaf=2381.120um, total=2798.080um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.200ns count=4 avg=0.167ns sd=0.008ns min=0.158ns max=0.176ns {0 <= 0.120ns, 1 <= 0.160ns, 3 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
          Leaf  : target=0.200ns count=35 avg=0.184ns sd=0.009ns min=0.162ns max=0.197ns {0 <= 0.120ns, 0 <= 0.160ns, 11 <= 0.180ns, 12 <= 0.190ns, 12 <= 0.200ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUFX4: 35 CLKBUFX3: 3 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.1 real=0:00:00.1)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=38, i=0, icg=0, dcg=0, l=0, total=38
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=89.946um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=89.946um^2
      cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.057pF, leaf=0.521pF, total=0.578pF
      wire lengths     : top=0.000um, trunk=859.033um, leaf=6887.159um, total=7746.193um
      hp wire lengths  : top=0.000um, trunk=416.960um, leaf=2381.120um, total=2798.080um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.200ns count=4 avg=0.167ns sd=0.008ns min=0.158ns max=0.176ns {0 <= 0.120ns, 1 <= 0.160ns, 3 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=35 avg=0.184ns sd=0.009ns min=0.162ns max=0.197ns {0 <= 0.120ns, 0 <= 0.160ns, 11 <= 0.180ns, 12 <= 0.190ns, 12 <= 0.200ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CLKBUFX4: 35 CLKBUFX3: 3 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.392, max=0.423], skew [0.031 vs 0.200]
    Skew group summary after 'Approximately balancing step':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.392, max=0.423], skew [0.031 vs 0.200]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.2 real=0:00:00.2)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=38, i=0, icg=0, dcg=0, l=0, total=38
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=89.946um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=89.946um^2
      cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.057pF, leaf=0.521pF, total=0.578pF
      wire lengths     : top=0.000um, trunk=859.033um, leaf=6887.159um, total=7746.193um
      hp wire lengths  : top=0.000um, trunk=416.960um, leaf=2381.120um, total=2798.080um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.200ns count=4 avg=0.167ns sd=0.008ns min=0.158ns max=0.176ns {0 <= 0.120ns, 1 <= 0.160ns, 3 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=35 avg=0.184ns sd=0.009ns min=0.162ns max=0.197ns {0 <= 0.120ns, 0 <= 0.160ns, 11 <= 0.180ns, 12 <= 0.190ns, 12 <= 0.200ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: CLKBUFX4: 35 CLKBUFX3: 3 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.392, max=0.423], skew [0.031 vs 0.200]
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.392, max=0.423], skew [0.031 vs 0.200]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=38, i=0, icg=0, dcg=0, l=0, total=38
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=89.946um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=89.946um^2
      cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.057pF, leaf=0.521pF, total=0.578pF
      wire lengths     : top=0.000um, trunk=859.033um, leaf=6887.159um, total=7746.193um
      hp wire lengths  : top=0.000um, trunk=416.960um, leaf=2381.120um, total=2798.080um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.200ns count=4 avg=0.167ns sd=0.008ns min=0.158ns max=0.176ns {0 <= 0.120ns, 1 <= 0.160ns, 3 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=35 avg=0.184ns sd=0.009ns min=0.162ns max=0.197ns {0 <= 0.120ns, 0 <= 0.160ns, 11 <= 0.180ns, 12 <= 0.190ns, 12 <= 0.200ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CLKBUFX4: 35 CLKBUFX3: 3 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.392, max=0.423, avg=0.413, sd=0.009], skew [0.031 vs 0.200], 100% {0.392, 0.423} (wid=0.006 ws=0.004) (gid=0.420 gs=0.031)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.392, max=0.423, avg=0.413, sd=0.009], skew [0.031 vs 0.200], 100% {0.392, 0.423} (wid=0.006 ws=0.004) (gid=0.420 gs=0.031)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Balancing done. (took cpu=0:00:01.3 real=0:00:01.3)
  Stage::Polishing...
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats before polishing:
    cell counts      : b=38, i=0, icg=0, dcg=0, l=0, total=38
    sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
    misc counts      : r=1, pp=0
    cell areas       : b=89.946um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=89.946um^2
    cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
    sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.057pF, leaf=0.521pF, total=0.578pF
    wire lengths     : top=0.000um, trunk=859.033um, leaf=6887.159um, total=7746.193um
    hp wire lengths  : top=0.000um, trunk=416.960um, leaf=2381.120um, total=2798.080um
  Clock DAG net violations before polishing: none
  Clock DAG primary half-corner transition distribution before polishing:
    Trunk : target=0.200ns count=4 avg=0.167ns sd=0.008ns min=0.158ns max=0.176ns {0 <= 0.120ns, 1 <= 0.160ns, 3 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
    Leaf  : target=0.200ns count=35 avg=0.184ns sd=0.009ns min=0.162ns max=0.197ns {0 <= 0.120ns, 0 <= 0.160ns, 11 <= 0.180ns, 12 <= 0.190ns, 12 <= 0.200ns}
  Clock DAG library cell distribution before polishing {count}:
     Bufs: CLKBUFX4: 35 CLKBUFX3: 3 
  Primary reporting skew groups before polishing:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.394, max=0.425], skew [0.031 vs 0.200]
  Skew group summary before polishing:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.394, max=0.425], skew [0.031 vs 0.200]
  Merging balancing drivers for power...
    Tried: 40 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=38, i=0, icg=0, dcg=0, l=0, total=38
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=89.946um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=89.946um^2
      cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.057pF, leaf=0.521pF, total=0.578pF
      wire lengths     : top=0.000um, trunk=859.033um, leaf=6887.159um, total=7746.193um
      hp wire lengths  : top=0.000um, trunk=416.960um, leaf=2381.120um, total=2798.080um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.200ns count=4 avg=0.167ns sd=0.008ns min=0.158ns max=0.176ns {0 <= 0.120ns, 1 <= 0.160ns, 3 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=35 avg=0.184ns sd=0.009ns min=0.162ns max=0.197ns {0 <= 0.120ns, 0 <= 0.160ns, 11 <= 0.180ns, 12 <= 0.190ns, 12 <= 0.200ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: CLKBUFX4: 35 CLKBUFX3: 3 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.394, max=0.425], skew [0.031 vs 0.200]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.394, max=0.425], skew [0.031 vs 0.200]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=38, i=0, icg=0, dcg=0, l=0, total=38
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=89.946um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=89.946um^2
      cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.057pF, leaf=0.521pF, total=0.578pF
      wire lengths     : top=0.000um, trunk=859.033um, leaf=6887.159um, total=7746.193um
      hp wire lengths  : top=0.000um, trunk=416.960um, leaf=2381.120um, total=2798.080um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.200ns count=4 avg=0.167ns sd=0.008ns min=0.158ns max=0.176ns {0 <= 0.120ns, 1 <= 0.160ns, 3 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=35 avg=0.184ns sd=0.009ns min=0.162ns max=0.197ns {0 <= 0.120ns, 0 <= 0.160ns, 11 <= 0.180ns, 12 <= 0.190ns, 12 <= 0.200ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CLKBUFX4: 35 CLKBUFX3: 3 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.394, max=0.425, avg=0.415, sd=0.009], skew [0.031 vs 0.200], 100% {0.394, 0.425} (wid=0.005 ws=0.004) (gid=0.422 gs=0.030)
    Skew group summary after 'Improving clock skew':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.394, max=0.425, avg=0.415, sd=0.009], skew [0.031 vs 0.200], 100% {0.394, 0.425} (wid=0.005 ws=0.004) (gid=0.422 gs=0.030)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 278 succeeded with high effort: 278 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.7 real=0:00:00.7)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 532 succeeded with high effort: 532 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:02.8 real=0:00:02.8)
    Iteration 1 done.
    Iteration 2...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 222 succeeded with high effort: 222 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.3 real=0:00:00.3)
      Moving gates to reduce wire capacitance - iteration 2: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 532 succeeded with high effort: 532 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:01.7 real=0:00:01.7)
    Iteration 2 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=38, i=0, icg=0, dcg=0, l=0, total=38
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=89.946um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=89.946um^2
      cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.049pF, leaf=0.518pF, total=0.567pF
      wire lengths     : top=0.000um, trunk=731.206um, leaf=6835.610um, total=7566.816um
      hp wire lengths  : top=0.000um, trunk=394.890um, leaf=2426.090um, total=2820.980um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Trunk : target=0.200ns count=4 avg=0.151ns sd=0.007ns min=0.140ns max=0.157ns {0 <= 0.120ns, 4 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=35 avg=0.183ns sd=0.009ns min=0.161ns max=0.196ns {0 <= 0.120ns, 0 <= 0.160ns, 13 <= 0.180ns, 12 <= 0.190ns, 10 <= 0.200ns}
    Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
       Bufs: CLKBUFX4: 35 CLKBUFX3: 3 
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.381, max=0.401, avg=0.392, sd=0.005], skew [0.020 vs 0.200], 100% {0.381, 0.401} (wid=0.006 ws=0.004) (gid=0.398 gs=0.019)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.381, max=0.401, avg=0.392, sd=0.005], skew [0.020 vs 0.200], 100% {0.381, 0.401} (wid=0.006 ws=0.004) (gid=0.398 gs=0.019)
    Legalizer API calls during this step: 1564 succeeded with high effort: 1564 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:05.7 real=0:00:05.6)
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initial gate capacitance is (rise=0.427pF fall=0.378pF).
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=0.427pF fall=0.378pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=38, i=0, icg=0, dcg=0, l=0, total=38
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=89.604um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=89.604um^2
      cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.049pF, leaf=0.518pF, total=0.567pF
      wire lengths     : top=0.000um, trunk=732.301um, leaf=6835.610um, total=7567.911um
      hp wire lengths  : top=0.000um, trunk=394.890um, leaf=2426.090um, total=2820.980um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.200ns count=4 avg=0.159ns sd=0.011ns min=0.152ns max=0.175ns {0 <= 0.120ns, 3 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=35 avg=0.183ns sd=0.009ns min=0.161ns max=0.196ns {0 <= 0.120ns, 0 <= 0.160ns, 13 <= 0.180ns, 11 <= 0.190ns, 11 <= 0.200ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: CLKBUFX4: 34 CLKBUFX3: 4 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.381, max=0.417, avg=0.401, sd=0.010], skew [0.036 vs 0.200], 100% {0.381, 0.417} (wid=0.006 ws=0.004) (gid=0.414 gs=0.035)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.381, max=0.417, avg=0.401, sd=0.010], skew [0.036 vs 0.200], 100% {0.381, 0.417} (wid=0.006 ws=0.004) (gid=0.414 gs=0.035)
    Legalizer API calls during this step: 77 succeeded with high effort: 77 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.4 real=0:00:00.4)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=38, i=0, icg=0, dcg=0, l=0, total=38
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=89.604um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=89.604um^2
      cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.049pF, leaf=0.518pF, total=0.567pF
      wire lengths     : top=0.000um, trunk=732.301um, leaf=6835.610um, total=7567.911um
      hp wire lengths  : top=0.000um, trunk=394.890um, leaf=2426.090um, total=2820.980um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.200ns count=4 avg=0.159ns sd=0.011ns min=0.152ns max=0.175ns {0 <= 0.120ns, 3 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=35 avg=0.183ns sd=0.009ns min=0.161ns max=0.196ns {0 <= 0.120ns, 0 <= 0.160ns, 13 <= 0.180ns, 11 <= 0.190ns, 11 <= 0.200ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: CLKBUFX4: 34 CLKBUFX3: 4 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.381, max=0.417, avg=0.401, sd=0.010], skew [0.036 vs 0.200], 100% {0.381, 0.417} (wid=0.006 ws=0.004) (gid=0.414 gs=0.035)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.381, max=0.417, avg=0.401, sd=0.010], skew [0.036 vs 0.200], 100% {0.381, 0.417} (wid=0.006 ws=0.004) (gid=0.414 gs=0.035)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.1 real=0:00:00.1)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 18 succeeded with high effort: 18 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=39, filtered=39, permitted=38, cannotCompute=4, computed=34, moveTooSmall=46, resolved=0, predictFail=7, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=7, ignoredLeafDriver=0, worse=118, accepted=7
        Max accepted move=34.200um, total accepted move=73.260um, average move=10.466um
        Move for wirelength. considered=39, filtered=39, permitted=38, cannotCompute=4, computed=34, moveTooSmall=49, resolved=0, predictFail=6, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=3, ignoredLeafDriver=0, worse=127, accepted=1
        Max accepted move=8.840um, total accepted move=8.840um, average move=8.840um
        Move for wirelength. considered=39, filtered=39, permitted=38, cannotCompute=4, computed=34, moveTooSmall=50, resolved=0, predictFail=7, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=3, ignoredLeafDriver=0, worse=124, accepted=1
        Max accepted move=10.750um, total accepted move=10.750um, average move=10.750um
        Legalizer API calls during this step: 411 succeeded with high effort: 411 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:01.7 real=0:00:01.6)
      Global shorten wires A1...
        Legalizer API calls during this step: 13 succeeded with high effort: 13 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=39, filtered=39, permitted=38, cannotCompute=36, computed=2, moveTooSmall=68, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=1, ignoredLeafDriver=0, worse=2, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires B...
        Legalizer API calls during this step: 173 succeeded with high effort: 173 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.2 real=0:00:00.2)
      Move For Wirelength - branch...
        Move for wirelength. considered=39, filtered=39, permitted=38, cannotCompute=0, computed=38, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=38, accepted=1
        Max accepted move=0.200um, total accepted move=0.200um, average move=0.200um
        Move for wirelength. considered=39, filtered=39, permitted=38, cannotCompute=37, computed=1, moveTooSmall=0, resolved=0, predictFail=71, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=1, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 40 succeeded with high effort: 40 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.1 real=0:00:00.1)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=38, i=0, icg=0, dcg=0, l=0, total=38
        sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
        misc counts      : r=1, pp=0
        cell areas       : b=89.604um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=89.604um^2
        cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
        sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.048pF, leaf=0.518pF, total=0.566pF
        wire lengths     : top=0.000um, trunk=717.690um, leaf=6836.223um, total=7553.913um
        hp wire lengths  : top=0.000um, trunk=436.480um, leaf=2436.590um, total=2873.070um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.200ns count=4 avg=0.155ns sd=0.024ns min=0.120ns max=0.173ns {0 <= 0.120ns, 2 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
        Leaf  : target=0.200ns count=35 avg=0.183ns sd=0.009ns min=0.162ns max=0.196ns {0 <= 0.120ns, 0 <= 0.160ns, 12 <= 0.180ns, 12 <= 0.190ns, 11 <= 0.200ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: CLKBUFX4: 34 CLKBUFX3: 4 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.378, max=0.404, avg=0.392, sd=0.008], skew [0.026 vs 0.200], 100% {0.378, 0.404} (wid=0.005 ws=0.004) (gid=0.401 gs=0.026)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.378, max=0.404, avg=0.392, sd=0.008], skew [0.026 vs 0.200], 100% {0.378, 0.404} (wid=0.005 ws=0.004) (gid=0.401 gs=0.026)
      Legalizer API calls during this step: 658 succeeded with high effort: 658 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:02.2 real=0:00:02.1)
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Performing Single Threaded FlipOpt
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 40 , Succeeded = 0 , Constraints Broken = 0 , CannotMove = 2 , Illegal = 38 , Other = 0
    Optimizing orientation on clock cells done.
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
    Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=38, i=0, icg=0, dcg=0, l=0, total=38
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=89.604um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=89.604um^2
      cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.048pF, leaf=0.518pF, total=0.566pF
      wire lengths     : top=0.000um, trunk=717.690um, leaf=6836.223um, total=7553.913um
      hp wire lengths  : top=0.000um, trunk=436.480um, leaf=2436.590um, total=2873.070um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.200ns count=4 avg=0.155ns sd=0.024ns min=0.120ns max=0.173ns {0 <= 0.120ns, 2 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=35 avg=0.183ns sd=0.009ns min=0.162ns max=0.196ns {0 <= 0.120ns, 0 <= 0.160ns, 12 <= 0.180ns, 12 <= 0.190ns, 11 <= 0.200ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: CLKBUFX4: 34 CLKBUFX3: 4 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.378, max=0.404, avg=0.392, sd=0.008], skew [0.026 vs 0.200], 100% {0.378, 0.404} (wid=0.005 ws=0.004) (gid=0.401 gs=0.026)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.378, max=0.404, avg=0.392, sd=0.008], skew [0.026 vs 0.200], 100% {0.378, 0.404} (wid=0.005 ws=0.004) (gid=0.401 gs=0.026)
    Legalizer API calls during this step: 658 succeeded with high effort: 658 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:02.3 real=0:00:02.3)
  Total capacitance is (rise=0.994pF fall=0.944pF), of which (rise=0.566pF fall=0.566pF) is wire, and (rise=0.427pF fall=0.378pF) is gate.
  Stage::Polishing done. (took cpu=0:00:08.8 real=0:00:08.7)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 38 clock instances.
  Performing Clock Only Refine Place.
**Info: (IMPSP-307): Design contains fractional 1 cell.
*** Starting refinePlace (0:20:51 mem=3106.9M) ***
Total net bbox length = 1.718e+05 (8.045e+04 9.134e+04) (ext = 1.301e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3106.9MB
Summary Report:
Instances move: 0 (out of 9533 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.718e+05 (8.045e+04 9.134e+04) (ext = 1.301e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3106.9MB
*** Finished refinePlace (0:20:51 mem=3106.9M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 1999).
  Restoring pStatusCts on 38 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Updating netlist done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt::Phase::Implementation done. (took cpu=0:00:10.9 real=0:00:10.9)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        39 (unrouted=39, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 10681 (unrouted=191, trialRouted=10490, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=190, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 39 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 39 nets for routing of which 39 have one or more fixed wires.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
(ccopt eGR): Start to route 39 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 5962 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 5962
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 10529 nets ( ignored 10490 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 39 clock nets ( 4 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: NDR_13  Nets: 4
[NR-eGR] Rule id: 1  Nets: 35
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 4 net(s) in layer range [5, 7]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.199100e+02um
[NR-eGR] Layer group 2: route 35 net(s) in layer range [5, 7]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.281180e+03um
[NR-eGR] Create a new net group with 8 nets and layer range [5, 9]
[NR-eGR] Layer group 3: route 8 net(s) in layer range [5, 9]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 8.714160e+03um
[NR-eGR] Create a new net group with 8 nets and layer range [5, 11]
[NR-eGR] Layer group 4: route 8 net(s) in layer range [5, 11]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.015740e+04um
[NR-eGR] Create a new net group with 8 nets and layer range [3, 11]
[NR-eGR] Layer group 5: route 8 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.307637e+04um
[NR-eGR] Create a new net group with 2 nets and layer range [2, 11]
[NR-eGR] Layer group 6: route 2 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 1.381680e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)         14039  39282 
[NR-eGR]  Metal2   (2V)         70449  26971 
[NR-eGR]  Metal3   (3H)         71722   5451 
[NR-eGR]  Metal4   (4V)         30239   2140 
[NR-eGR]  Metal5   (5H)         15110    899 
[NR-eGR]  Metal6   (6V)          3253     43 
[NR-eGR]  Metal7   (7H)           809     27 
[NR-eGR]  Metal8   (8V)           425     10 
[NR-eGR]  Metal9   (9H)           113      2 
[NR-eGR]  Metal10  (10V)            0      1 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       206159  74826 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 171784um
[NR-eGR] Total length: 206159um, number of vias: 74826
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7660um, number of vias: 7193
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0  2037 
[NR-eGR]  Metal2   (2V)          1981  2518 
[NR-eGR]  Metal3   (3H)          1636   978 
[NR-eGR]  Metal4   (4V)           422   921 
[NR-eGR]  Metal5   (5H)          2088   739 
[NR-eGR]  Metal6   (6V)          1533     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         7660  7193 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 2982um
[NR-eGR] Total length: 7660um, number of vias: 7193
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 7660um, number of vias: 7193
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.47 sec, Real: 0.48 sec, Curr Mem: 3107.00 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
        Early Global Route - eGR only step done. (took cpu=0:00:00.6 real=0:00:00.6)
      Routing using eGR only done.
Net route status summary:
  Clock:        39 (unrouted=0, trialRouted=0, noStatus=0, routed=39, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 10681 (unrouted=191, trialRouted=10490, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=190, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.7 real=0:00:00.7)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'picorv32' of instances=9533 and nets=10720 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 3107.004M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.3 real=0:00:00.3)
    Leaving CCOpt scope - Initializing placement interface...
**Info: (IMPSP-307): Design contains fractional 1 cell.
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
        Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reset bufferability constraints done. (took cpu=0:00:00.1 real=0:00:00.1)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=38, i=0, icg=0, dcg=0, l=0, total=38
          sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
          misc counts      : r=1, pp=0
          cell areas       : b=89.604um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=89.604um^2
          cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
          sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.060pF, leaf=0.590pF, total=0.650pF
          wire lengths     : top=0.000um, trunk=724.180um, leaf=6936.115um, total=7660.295um
          hp wire lengths  : top=0.000um, trunk=436.480um, leaf=2436.590um, total=2873.070um
        Clock DAG net violations eGRPC initial state:
          Remaining Transition : {count=17, worst=[0.011ns, 0.007ns, 0.006ns, 0.006ns, 0.006ns, 0.006ns, 0.006ns, 0.003ns, 0.003ns, 0.003ns, ...]} avg=0.004ns sd=0.003ns sum=0.065ns
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.200ns count=4 avg=0.182ns sd=0.026ns min=0.145ns max=0.206ns {0 <= 0.120ns, 1 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 1 <= 0.200ns} {1 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
          Leaf  : target=0.200ns count=35 avg=0.197ns sd=0.009ns min=0.177ns max=0.211ns {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 5 <= 0.190ns, 11 <= 0.200ns} {15 <= 0.210ns, 1 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: CLKBUFX4: 34 CLKBUFX3: 4 
        Primary reporting skew groups eGRPC initial state:
          skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.417, max=0.443, avg=0.431, sd=0.007], skew [0.026 vs 0.200], 100% {0.417, 0.443} (wid=0.005 ws=0.004) (gid=0.439 gs=0.024)
        Skew group summary eGRPC initial state:
          skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.417, max=0.443, avg=0.431, sd=0.007], skew [0.026 vs 0.200], 100% {0.417, 0.443} (wid=0.005 ws=0.004) (gid=0.439 gs=0.024)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=38, i=0, icg=0, dcg=0, l=0, total=38
            sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
            misc counts      : r=1, pp=0
            cell areas       : b=89.604um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=89.604um^2
            cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
            sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.060pF, leaf=0.590pF, total=0.650pF
            wire lengths     : top=0.000um, trunk=724.180um, leaf=6936.115um, total=7660.295um
            hp wire lengths  : top=0.000um, trunk=436.480um, leaf=2436.590um, total=2873.070um
          Clock DAG net violations after 'eGRPC Moving buffers':
            Remaining Transition : {count=17, worst=[0.011ns, 0.007ns, 0.006ns, 0.006ns, 0.006ns, 0.006ns, 0.006ns, 0.003ns, 0.003ns, 0.003ns, ...]} avg=0.004ns sd=0.003ns sum=0.065ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Trunk : target=0.200ns count=4 avg=0.182ns sd=0.026ns min=0.145ns max=0.206ns {0 <= 0.120ns, 1 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 1 <= 0.200ns} {1 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
            Leaf  : target=0.200ns count=35 avg=0.197ns sd=0.009ns min=0.177ns max=0.211ns {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 5 <= 0.190ns, 11 <= 0.200ns} {15 <= 0.210ns, 1 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
          Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
             Bufs: CLKBUFX4: 34 CLKBUFX3: 4 
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.417, max=0.443], skew [0.026 vs 0.200]
          Skew group summary after 'eGRPC Moving buffers':
            skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.417, max=0.443], skew [0.026 vs 0.200]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.1 real=0:00:00.1)
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Artificially removing long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Modifying slew-target multiplier from 1 to 0.9
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 0, numUnchanged = 0, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 38, numSkippedDueToCloseToSkewTarget = 1
          CCOpt-eGRPC Downsizing: considered: 0, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
          Reverting slew-target multiplier from 0.9 to 1
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=38, i=0, icg=0, dcg=0, l=0, total=38
            sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
            misc counts      : r=1, pp=0
            cell areas       : b=89.604um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=89.604um^2
            cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
            sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.060pF, leaf=0.590pF, total=0.650pF
            wire lengths     : top=0.000um, trunk=724.180um, leaf=6936.115um, total=7660.295um
            hp wire lengths  : top=0.000um, trunk=436.480um, leaf=2436.590um, total=2873.070um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Remaining Transition : {count=17, worst=[0.011ns, 0.007ns, 0.006ns, 0.006ns, 0.006ns, 0.006ns, 0.006ns, 0.003ns, 0.003ns, 0.003ns, ...]} avg=0.004ns sd=0.003ns sum=0.065ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Trunk : target=0.200ns count=4 avg=0.182ns sd=0.026ns min=0.145ns max=0.206ns {0 <= 0.120ns, 1 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 1 <= 0.200ns} {1 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
            Leaf  : target=0.200ns count=35 avg=0.197ns sd=0.009ns min=0.177ns max=0.211ns {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 5 <= 0.190ns, 11 <= 0.200ns} {15 <= 0.210ns, 1 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
          Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
             Bufs: CLKBUFX4: 34 CLKBUFX3: 4 
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.417, max=0.443], skew [0.026 vs 0.200]
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.417, max=0.443], skew [0.026 vs 0.200]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.1 real=0:00:00.1)
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: .Library trimming buffers in power domain auto-default and half-corner default_emulate_delay_corner:both.late removed 0 of 4 cells
          Original list had 4 cells:
          CLKBUFX4 CLKBUFX3 BUFX2 CLKBUFX2 
          Library trimming was not able to trim any cells:
          CLKBUFX4 CLKBUFX3 BUFX2 CLKBUFX2 
          ..20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 39, tested: 39, violation detected: 16, violation ignored (due to small violation): 5, cannot run: 0, attempted: 11, unsuccessful: 0, sized: 2
          
          Statistics: Fix DRVs (cell sizing):
          ===================================
          
          Cell changes by Net Type:
          
          -----------------------------------------------------------------------------------------------------------------------------
          Net Type    Attempted            Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
          -----------------------------------------------------------------------------------------------------------------------------
          top                0                    0                    0            0                    0                    0
          trunk              1 [9.1%]             1 (100.0%)           0            0                    1 (100.0%)           0 (0.0%)
          leaf              10 [90.9%]            1 (10.0%)            0            0                    1 (10.0%)            9 (90.0%)
          -----------------------------------------------------------------------------------------------------------------------------
          Total             11 [100.0%]           2 (18.2%)            0            0                    2 (18.2%)            9 (81.8%)
          -----------------------------------------------------------------------------------------------------------------------------
          
          Upsized: 2, Downsized: 0, Sized but same area: 0, Unchanged: 9, Area change: 0.684um^2 (0.763%)
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=38, i=0, icg=0, dcg=0, l=0, total=38
            sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
            misc counts      : r=1, pp=0
            cell areas       : b=90.288um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=90.288um^2
            cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
            sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.060pF, leaf=0.590pF, total=0.650pF
            wire lengths     : top=0.000um, trunk=724.180um, leaf=6936.115um, total=7660.295um
            hp wire lengths  : top=0.000um, trunk=436.480um, leaf=2436.590um, total=2873.070um
          Clock DAG net violations after 'eGRPC Fixing DRVs':
            Remaining Transition : {count=14, worst=[0.007ns, 0.006ns, 0.006ns, 0.006ns, 0.005ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, 0.002ns, ...]} avg=0.003ns sd=0.002ns sum=0.047ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Trunk : target=0.200ns count=4 avg=0.172ns sd=0.022ns min=0.145ns max=0.194ns {0 <= 0.120ns, 1 <= 0.160ns, 1 <= 0.180ns, 1 <= 0.190ns, 1 <= 0.200ns}
            Leaf  : target=0.200ns count=35 avg=0.195ns sd=0.010ns min=0.168ns max=0.207ns {0 <= 0.120ns, 0 <= 0.160ns, 4 <= 0.180ns, 5 <= 0.190ns, 12 <= 0.200ns} {14 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
          Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
             Bufs: CLKBUFX4: 36 CLKBUFX3: 2 
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.401, max=0.436], skew [0.035 vs 0.200]
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.401, max=0.436], skew [0.035 vs 0.200]
          Legalizer API calls during this step: 13 succeeded with high effort: 13 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Moving clock insts towards fanout...
        Move to sink centre: considered=14, unsuccessful=0, alreadyClose=0, noImprovementFound=13, degradedSlew=0, degradedSkew=0, insufficientImprovement=0, accepted=1
        Moving clock insts towards fanout done. (took cpu=0:00:01.4 real=0:00:01.4)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Clock DAG stats before routing clock trees:
          cell counts      : b=38, i=0, icg=0, dcg=0, l=0, total=38
          sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
          misc counts      : r=1, pp=0
          cell areas       : b=90.288um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=90.288um^2
          cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
          sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.060pF, leaf=0.590pF, total=0.650pF
          wire lengths     : top=0.000um, trunk=724.180um, leaf=6936.115um, total=7660.295um
          hp wire lengths  : top=0.000um, trunk=436.480um, leaf=2434.305um, total=2870.785um
        Clock DAG net violations before routing clock trees:
          Remaining Transition : {count=14, worst=[0.007ns, 0.006ns, 0.006ns, 0.006ns, 0.005ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, 0.002ns, ...]} avg=0.003ns sd=0.002ns sum=0.047ns
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.200ns count=4 avg=0.172ns sd=0.022ns min=0.145ns max=0.194ns {0 <= 0.120ns, 1 <= 0.160ns, 1 <= 0.180ns, 1 <= 0.190ns, 1 <= 0.200ns}
          Leaf  : target=0.200ns count=35 avg=0.195ns sd=0.010ns min=0.168ns max=0.207ns {0 <= 0.120ns, 0 <= 0.160ns, 4 <= 0.180ns, 5 <= 0.190ns, 12 <= 0.200ns} {14 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: CLKBUFX4: 36 CLKBUFX3: 2 
        Primary reporting skew groups before routing clock trees:
          skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.401, max=0.436, avg=0.422, sd=0.010], skew [0.035 vs 0.200], 100% {0.401, 0.436} (wid=0.005 ws=0.004) (gid=0.434 gs=0.035)
        Skew group summary before routing clock trees:
          skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.401, max=0.436, avg=0.422, sd=0.010], skew [0.035 vs 0.200], 100% {0.401, 0.436} (wid=0.005 ws=0.004) (gid=0.434 gs=0.035)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 38 clock instances.
  Performing Single Pass Refine Place.
**Info: (IMPSP-307): Design contains fractional 1 cell.
*** Starting refinePlace (0:20:55 mem=3145.2M) ***
Total net bbox length = 1.718e+05 (8.045e+04 9.133e+04) (ext = 1.301e+04)
Move report: Detail placement moves 56 insts, mean move: 1.32 um, max move: 5.22 um 
	Max move on inst (FE_OFC500_n_2533): (52.60, 61.18) --> (54.40, 57.76)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 3145.2MB
Summary Report:
Instances move: 56 (out of 9533 movable)
Instances flipped: 0
Mean displacement: 1.32 um
Max displacement: 5.22 um (Instance: FE_OFC500_n_2533) (52.6, 61.18) -> (54.4, 57.76)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 1.718e+05 (8.048e+04 9.136e+04) (ext = 1.301e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 3145.2MB
*** Finished refinePlace (0:20:55 mem=3145.2M) ***
  ClockRefiner summary
  All clock instances: Moved 4, flipped 2 and cell swapped 0 (out of a total of 1999).
  The largest move was 2.91 um for count_instr_reg[56].
  Restoring pStatusCts on 38 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.5 real=0:00:00.5)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:03.8 real=0:00:03.8)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        39 (unrouted=0, trialRouted=0, noStatus=0, routed=39, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 10681 (unrouted=191, trialRouted=10490, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=190, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->Nr High Frequency step...
(ccopt eGR): There are 39 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 39 nets for routing of which 39 have one or more fixed wires.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
(ccopt eGR): Start to route 39 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 5962 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 5962
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 10529 nets ( ignored 10490 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 39 clock nets ( 4 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: NDR_13  Nets: 4
[NR-eGR] Rule id: 1  Nets: 35
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 4 net(s) in layer range [5, 7]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.284600e+02um
[NR-eGR] Layer group 2: route 35 net(s) in layer range [5, 7]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.279470e+03um
[NR-eGR] Create a new net group with 9 nets and layer range [5, 9]
[NR-eGR] Layer group 3: route 9 net(s) in layer range [5, 9]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 8.902260e+03um
[NR-eGR] Create a new net group with 9 nets and layer range [5, 11]
[NR-eGR] Layer group 4: route 9 net(s) in layer range [5, 11]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.053531e+04um
[NR-eGR] Create a new net group with 9 nets and layer range [3, 11]
[NR-eGR] Layer group 5: route 9 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.383561e+04um
[NR-eGR] Create a new net group with 2 nets and layer range [2, 11]
[NR-eGR] Layer group 6: route 2 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 1.457604e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)         14039  39282 
[NR-eGR]  Metal2   (2V)         70454  26966 
[NR-eGR]  Metal3   (3H)         71716   5451 
[NR-eGR]  Metal4   (4V)         30250   2138 
[NR-eGR]  Metal5   (5H)         15089    904 
[NR-eGR]  Metal6   (6V)          3258     43 
[NR-eGR]  Metal7   (7H)           809     27 
[NR-eGR]  Metal8   (8V)           425     10 
[NR-eGR]  Metal9   (9H)           113      2 
[NR-eGR]  Metal10  (10V)            0      1 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       206154  74824 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 171845um
[NR-eGR] Total length: 206154um, number of vias: 74824
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7656um, number of vias: 7191
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0  2037 
[NR-eGR]  Metal2   (2V)          1987  2513 
[NR-eGR]  Metal3   (3H)          1630   978 
[NR-eGR]  Metal4   (4V)           434   919 
[NR-eGR]  Metal5   (5H)          2068   744 
[NR-eGR]  Metal6   (6V)          1538     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         7656  7191 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 2980um
[NR-eGR] Total length: 7656um, number of vias: 7191
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 7656um, number of vias: 7191
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.46 sec, Real: 0.47 sec, Curr Mem: 3107.29 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
      Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.6 real=0:00:00.6)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 39 clock nets with NanoRoute.
  35 nets are default rule and 4 are NDR_13.
  Preferred NanoRoute mode settings: Current
-droutePostRouteSpreadWire auto
-droutePostRouteWidenWireRule ""
**WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (EMS-27):	Message (IMPTCM-77) has exceeded the current message display limit of 1.
To increase the message display limit, refer to the product command reference manual.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=01/10 19:09:51, mem=2058.7M)

globalDetailRoute

#Start globalDetailRoute on Wed Jan 10 19:09:51 2024
#
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=1 selected_only=1 (nr_selected_net=39)
#num needed restored net=0
#need_extraction net=0 (total=10720)
#NanoRoute Version 21.35-s114_1 NR220912-2004/21_15-UB
#
#Wire/Via statistics before line assignment ...
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 7656 um.
#Total half perimeter of net bounding box = 3007 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 1987 um.
#Total wire length on LAYER Metal3 = 1630 um.
#Total wire length on LAYER Metal4 = 434 um.
#Total wire length on LAYER Metal5 = 2068 um.
#Total wire length on LAYER Metal6 = 1538 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 7191
#Up-Via Summary (total 7191):
#           
#-----------------------
# Metal1           2037
# Metal2           2513
# Metal3            978
# Metal4            919
# Metal5            744
#-----------------------
#                  7191 
#
#Start routing data preparation on Wed Jan 10 19:09:51 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.900.
#Voltage range [0.000 - 0.900] has 10645 nets.
#Voltage range [0.900 - 0.900] has 1 net.
#Voltage range [0.000 - 0.000] has 74 nets.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2063.56 (MB), peak = 2416.78 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2104.61 (MB), peak = 2416.78 (MB)
#
#Connectivity extraction summary:
#39 routed net(s) are imported.
#190 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 229.
#
#Data initialization: cpu:00:00:03, real:00:00:03, mem:2.1 GB, peak:2.4 GB
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
#Successfully loaded pre-route RC model
#Enabled timing driven Line Assignment.
#
#Begin Line Assignment ...
#
#Begin build data ...
#
#Distribution of nets:
#     6492 ( 2         pin),   2498 ( 3         pin),    507 ( 4         pin),
#      275 ( 5         pin),    121 ( 6         pin),    116 ( 7         pin),
#       55 ( 8         pin),     43 ( 9         pin),    146 (10-19      pin),
#       66 (20-29      pin),    165 (30-39      pin),      2 (40-49      pin),
#       24 (50-59      pin),     17 (60-69      pin),      3 (70-79      pin),
#        0 (>=2000     pin).
#Total: 10720 nets, 10530 non-trivial nets, 39 fully global routed, 39 clocks,
#       1 tie-net, 4 nets have nondefault rule, 39 nets have layer range,
#       39 nets have weight, 39 nets have avoid detour, 39 nets have priority.
#
#  Rule           #net     #shield    Pref.Layer
#-----------------------------------------------
#  NDR_13            4           0      [ 5,  7]
#
#Nets in 1 layer range:
#   (Metal5, Metal7) :       39 ( 0.4%)
#
#39 nets selected.
#
#End build data: cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.4 GB
#
#Line Assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 13.89 (MB)
#Total memory = 2123.39 (MB)
#Peak memory = 2416.78 (MB)
#End Line Assignment: cpu:00:00:01, real:00:00:01, mem:2.1 GB, peak:2.4 GB
#
#Begin assignment summary ...
#
#  Total number of segments             = 4632
#  Total number of overlap segments     =    0 (  0.0%)
#  Total number of assigned segments    = 2695 ( 58.2%)
#  Total number of shifted segments     =  147 (  3.2%)
#  Average movement of shifted segments =    5.14 tracks
#
#  Total number of overlaps             =    0
#  Total length of overlaps             =    0 um
#
#End assignment summary.
#
#Wire/Via statistics after line assignment ...
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 7785 um.
#Total half perimeter of net bounding box = 3007 um.
#Total wire length on LAYER Metal1 = 7 um.
#Total wire length on LAYER Metal2 = 2107 um.
#Total wire length on LAYER Metal3 = 1749 um.
#Total wire length on LAYER Metal4 = 563 um.
#Total wire length on LAYER Metal5 = 1939 um.
#Total wire length on LAYER Metal6 = 1419 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 6552
#Up-Via Summary (total 6552):
#           
#-----------------------
# Metal1           2037
# Metal2           2417
# Metal3            850
# Metal4            728
# Metal5            520
#-----------------------
#                  6552 
#
#Routing data preparation, pin analysis, line assignment statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 59.35 (MB)
#Total memory = 2118.88 (MB)
#Peak memory = 2416.78 (MB)
#Skip comparing routing design signature in db-snapshot flow
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:14, elapsed time = 00:00:14, memory = 2119.35 (MB), peak = 2416.78 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 8114 um.
#Total half perimeter of net bounding box = 3007 um.
#Total wire length on LAYER Metal1 = 1 um.
#Total wire length on LAYER Metal2 = 1942 um.
#Total wire length on LAYER Metal3 = 1797 um.
#Total wire length on LAYER Metal4 = 719 um.
#Total wire length on LAYER Metal5 = 2103 um.
#Total wire length on LAYER Metal6 = 1554 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 6120
#Up-Via Summary (total 6120):
#           
#-----------------------
# Metal1           2038
# Metal2           1943
# Metal3            928
# Metal4            709
# Metal5            502
#-----------------------
#                  6120 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:14
#Elapsed time = 00:00:14
#Increased memory = 0.47 (MB)
#Total memory = 2119.35 (MB)
#Peak memory = 2416.78 (MB)
#Skip updating routing design signature in db-snapshot flow
#detailRoute Statistics:
#Cpu time = 00:00:14
#Elapsed time = 00:00:14
#Increased memory = 0.47 (MB)
#Total memory = 2119.35 (MB)
#Peak memory = 2416.78 (MB)
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:00:19
#Elapsed time = 00:00:19
#Increased memory = 15.26 (MB)
#Total memory = 2074.00 (MB)
#Peak memory = 2416.78 (MB)
#Number of warnings = 0
#Total number of warnings = 12
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Jan 10 19:10:10 2024
#
% End globalDetailRoute (date=01/10 19:10:10, total cpu=0:00:19.3, real=0:00:19.0, peak res=2074.1M, current mem=2074.1M)
        NanoRoute done. (took cpu=0:00:19.3 real=0:00:19.2)
      Clock detailed routing done.
Skipping check of guided vs. routed net lengths.
Set FIXED routing status on 39 net(s)
Set FIXED placed status on 38 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3115.50 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 4704 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 393061
[NR-eGR] #PG Blockages       : 4704
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 39  Num Prerouted Wires = 9106
[NR-eGR] Read 10529 nets ( ignored 39 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 1  Nets: 10490
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10490 net(s) in layer range [1, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 1.905761e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)        27( 0.43%)         0( 0.00%)   ( 0.43%) 
[NR-eGR]  Metal2 ( 2)         4( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         4( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        37( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)         14014  39295 
[NR-eGR]  Metal2   (2V)         70393  26446 
[NR-eGR]  Metal3   (3H)         71997   5419 
[NR-eGR]  Metal4   (4V)         30523   1957 
[NR-eGR]  Metal5   (5H)         15212    673 
[NR-eGR]  Metal6   (6V)          3328     41 
[NR-eGR]  Metal7   (7H)           649     25 
[NR-eGR]  Metal8   (8V)           419     10 
[NR-eGR]  Metal9   (9H)           113      2 
[NR-eGR]  Metal10  (10V)            0      1 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       206648  73869 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 171845um
[NR-eGR] Total length: 206648um, number of vias: 73869
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.07 sec, Real: 1.07 sec, Curr Mem: 3121.12 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:01.1 real=0:00:01.1)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:        39 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=39, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 10681 (unrouted=191, trialRouted=10490, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=190, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:21.2 real=0:00:21.1)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'picorv32' of instances=9533 and nets=10720 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 3116.121M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after routing clock trees:
    cell counts      : b=38, i=0, icg=0, dcg=0, l=0, total=38
    sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
    misc counts      : r=1, pp=0
    cell areas       : b=90.288um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=90.288um^2
    cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
    sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.061pF, leaf=0.605pF, total=0.666pF
    wire lengths     : top=0.000um, trunk=733.765um, leaf=7380.540um, total=8114.305um
    hp wire lengths  : top=0.000um, trunk=436.480um, leaf=2434.305um, total=2870.785um
  Clock DAG net violations after routing clock trees:
    Remaining Transition : {count=18, worst=[0.010ns, 0.009ns, 0.009ns, 0.009ns, 0.008ns, 0.007ns, 0.007ns, 0.007ns, 0.006ns, 0.006ns, ...]} avg=0.006ns sd=0.003ns sum=0.103ns
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.200ns count=4 avg=0.174ns sd=0.019ns min=0.149ns max=0.192ns {0 <= 0.120ns, 1 <= 0.160ns, 1 <= 0.180ns, 1 <= 0.190ns, 1 <= 0.200ns}
    Leaf  : target=0.200ns count=35 avg=0.198ns sd=0.011ns min=0.164ns max=0.210ns {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 3 <= 0.190ns, 11 <= 0.200ns} {18 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: CLKBUFX4: 36 CLKBUFX3: 2 
  Primary reporting skew groups after routing clock trees:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.406, max=0.436, avg=0.425, sd=0.008], skew [0.030 vs 0.200], 100% {0.406, 0.436} (wid=0.004 ws=0.003) (gid=0.434 gs=0.030)
  Skew group summary after routing clock trees:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.406, max=0.436, avg=0.425, sd=0.008], skew [0.030 vs 0.200], 100% {0.406, 0.436} (wid=0.004 ws=0.003) (gid=0.434 gs=0.030)
  CCOpt::Phase::Routing done. (took cpu=0:00:21.7 real=0:00:21.6)
  CCOpt::Phase::PostConditioning...
  Leaving CCOpt scope - Initializing placement interface...
**Info: (IMPSP-307): Design contains fractional 1 cell.
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with initial upsizing, sizing and buffering
     - Skew fixing with sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 39, tested: 39, violation detected: 18, violation ignored (due to small violation): 0, cannot run: 0, attempted: 18, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (initial upsizing):
      ========================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
      -------------------------------------------------------------------------------------------------------------------
      top                0                    0           0            0                    0                  0
      trunk              0                    0           0            0                    0                  0
      leaf              18 [100.0%]           0           0            0                    0 (0.0%)          18 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      Total             18 [100.0%]           0           0            0                    0 (0.0%)          18 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 18, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=38, i=0, icg=0, dcg=0, l=0, total=38
        sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
        misc counts      : r=1, pp=0
        cell areas       : b=90.288um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=90.288um^2
        cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
        sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.061pF, leaf=0.605pF, total=0.666pF
        wire lengths     : top=0.000um, trunk=733.765um, leaf=7380.540um, total=8114.305um
        hp wire lengths  : top=0.000um, trunk=436.480um, leaf=2434.305um, total=2870.785um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
        Remaining Transition : {count=18, worst=[0.010ns, 0.009ns, 0.009ns, 0.009ns, 0.008ns, 0.007ns, 0.007ns, 0.007ns, 0.006ns, 0.006ns, ...]} avg=0.006ns sd=0.003ns sum=0.103ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Trunk : target=0.200ns count=4 avg=0.174ns sd=0.019ns min=0.149ns max=0.192ns {0 <= 0.120ns, 1 <= 0.160ns, 1 <= 0.180ns, 1 <= 0.190ns, 1 <= 0.200ns}
        Leaf  : target=0.200ns count=35 avg=0.198ns sd=0.011ns min=0.164ns max=0.210ns {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 3 <= 0.190ns, 11 <= 0.200ns} {18 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
      Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
         Bufs: CLKBUFX4: 36 CLKBUFX3: 2 
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.406, max=0.436], skew [0.030 vs 0.200]
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.406, max=0.436], skew [0.030 vs 0.200]
      Legalizer API calls during this step: 18 succeeded with high effort: 18 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.2 real=0:00:00.2)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 39, tested: 39, violation detected: 18, violation ignored (due to small violation): 0, cannot run: 0, attempted: 18, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
      -------------------------------------------------------------------------------------------------------------------
      top                0                    0           0            0                    0                  0
      trunk              0                    0           0            0                    0                  0
      leaf              18 [100.0%]           0           0            0                    0 (0.0%)          18 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      Total             18 [100.0%]           0           0            0                    0 (0.0%)          18 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 18, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=38, i=0, icg=0, dcg=0, l=0, total=38
        sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
        misc counts      : r=1, pp=0
        cell areas       : b=90.288um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=90.288um^2
        cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
        sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.061pF, leaf=0.605pF, total=0.666pF
        wire lengths     : top=0.000um, trunk=733.765um, leaf=7380.540um, total=8114.305um
        hp wire lengths  : top=0.000um, trunk=436.480um, leaf=2434.305um, total=2870.785um
      Clock DAG net violations after 'PostConditioning Fixing DRVs':
        Remaining Transition : {count=18, worst=[0.010ns, 0.009ns, 0.009ns, 0.009ns, 0.008ns, 0.007ns, 0.007ns, 0.007ns, 0.006ns, 0.006ns, ...]} avg=0.006ns sd=0.003ns sum=0.103ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Trunk : target=0.200ns count=4 avg=0.174ns sd=0.019ns min=0.149ns max=0.192ns {0 <= 0.120ns, 1 <= 0.160ns, 1 <= 0.180ns, 1 <= 0.190ns, 1 <= 0.200ns}
        Leaf  : target=0.200ns count=35 avg=0.198ns sd=0.011ns min=0.164ns max=0.210ns {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 3 <= 0.190ns, 11 <= 0.200ns} {18 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
         Bufs: CLKBUFX4: 36 CLKBUFX3: 2 
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.406, max=0.436], skew [0.030 vs 0.200]
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.406, max=0.436], skew [0.030 vs 0.200]
      Legalizer API calls during this step: 60 succeeded with high effort: 60 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.8 real=0:00:00.8)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 39, nets tested: 39, nets violation detected: 18, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 18, nets unsuccessful: 18, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=38, i=0, icg=0, dcg=0, l=0, total=38
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=90.288um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=90.288um^2
      cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.061pF, leaf=0.605pF, total=0.666pF
      wire lengths     : top=0.000um, trunk=733.765um, leaf=7380.540um, total=8114.305um
      hp wire lengths  : top=0.000um, trunk=436.480um, leaf=2434.305um, total=2870.785um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing:
      Remaining Transition : {count=18, worst=[0.010ns, 0.009ns, 0.009ns, 0.009ns, 0.008ns, 0.007ns, 0.007ns, 0.007ns, 0.006ns, 0.006ns, ...]} avg=0.006ns sd=0.003ns sum=0.103ns
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.200ns count=4 avg=0.174ns sd=0.019ns min=0.149ns max=0.192ns {0 <= 0.120ns, 1 <= 0.160ns, 1 <= 0.180ns, 1 <= 0.190ns, 1 <= 0.200ns}
      Leaf  : target=0.200ns count=35 avg=0.198ns sd=0.011ns min=0.164ns max=0.210ns {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 3 <= 0.190ns, 11 <= 0.200ns} {18 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: CLKBUFX4: 36 CLKBUFX3: 2 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.406, max=0.436, avg=0.425, sd=0.008], skew [0.030 vs 0.200], 100% {0.406, 0.436} (wid=0.004 ws=0.003) (gid=0.434 gs=0.030)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.406, max=0.436, avg=0.425, sd=0.008], skew [0.030 vs 0.200], 100% {0.406, 0.436} (wid=0.004 ws=0.003) (gid=0.434 gs=0.030)
    Buffering to fix DRVs done. (took cpu=0:00:01.3 real=0:00:01.3)
    PostConditioning Fixing Skew by cell sizing...
      Resized 0 clock insts to decrease delay.
      Resized 0 clock insts to increase delay.
      
      Statistics: Fix Skew (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=38, i=0, icg=0, dcg=0, l=0, total=38
        sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
        misc counts      : r=1, pp=0
        cell areas       : b=90.288um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=90.288um^2
        cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
        sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.061pF, leaf=0.605pF, total=0.666pF
        wire lengths     : top=0.000um, trunk=733.765um, leaf=7380.540um, total=8114.305um
        hp wire lengths  : top=0.000um, trunk=436.480um, leaf=2434.305um, total=2870.785um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing':
        Remaining Transition : {count=18, worst=[0.010ns, 0.009ns, 0.009ns, 0.009ns, 0.008ns, 0.007ns, 0.007ns, 0.007ns, 0.006ns, 0.006ns, ...]} avg=0.006ns sd=0.003ns sum=0.103ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Trunk : target=0.200ns count=4 avg=0.174ns sd=0.019ns min=0.149ns max=0.192ns {0 <= 0.120ns, 1 <= 0.160ns, 1 <= 0.180ns, 1 <= 0.190ns, 1 <= 0.200ns}
        Leaf  : target=0.200ns count=35 avg=0.198ns sd=0.011ns min=0.164ns max=0.210ns {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 3 <= 0.190ns, 11 <= 0.200ns} {18 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
         Bufs: CLKBUFX4: 36 CLKBUFX3: 2 
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.406, max=0.436, avg=0.425, sd=0.008], skew [0.030 vs 0.200], 100% {0.406, 0.436} (wid=0.004 ws=0.003) (gid=0.434 gs=0.030)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.406, max=0.436, avg=0.425, sd=0.008], skew [0.030 vs 0.200], 100% {0.406, 0.436} (wid=0.004 ws=0.003) (gid=0.434 gs=0.030)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.1 real=0:00:00.1)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
  PostConditioning done.
Net route status summary:
  Clock:        39 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=39, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 10681 (unrouted=191, trialRouted=10490, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=190, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after post-conditioning:
    cell counts      : b=38, i=0, icg=0, dcg=0, l=0, total=38
    sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
    misc counts      : r=1, pp=0
    cell areas       : b=90.288um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=90.288um^2
    cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
    sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.061pF, leaf=0.605pF, total=0.666pF
    wire lengths     : top=0.000um, trunk=733.765um, leaf=7380.540um, total=8114.305um
    hp wire lengths  : top=0.000um, trunk=436.480um, leaf=2434.305um, total=2870.785um
  Clock DAG net violations after post-conditioning:
    Remaining Transition : {count=18, worst=[0.010ns, 0.009ns, 0.009ns, 0.009ns, 0.008ns, 0.007ns, 0.007ns, 0.007ns, 0.006ns, 0.006ns, ...]} avg=0.006ns sd=0.003ns sum=0.103ns
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.200ns count=4 avg=0.174ns sd=0.019ns min=0.149ns max=0.192ns {0 <= 0.120ns, 1 <= 0.160ns, 1 <= 0.180ns, 1 <= 0.190ns, 1 <= 0.200ns}
    Leaf  : target=0.200ns count=35 avg=0.198ns sd=0.011ns min=0.164ns max=0.210ns {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 3 <= 0.190ns, 11 <= 0.200ns} {18 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: CLKBUFX4: 36 CLKBUFX3: 2 
  Primary reporting skew groups after post-conditioning:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.406, max=0.436, avg=0.425, sd=0.008], skew [0.030 vs 0.200], 100% {0.406, 0.436} (wid=0.004 ws=0.003) (gid=0.434 gs=0.030)
  Skew group summary after post-conditioning:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.406, max=0.436, avg=0.425, sd=0.008], skew [0.030 vs 0.200], 100% {0.406, 0.436} (wid=0.004 ws=0.003) (gid=0.434 gs=0.030)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:02.9 real=0:00:02.9)
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  --------------------------------------------------------
  Cell type                 Count    Area      Capacitance
  --------------------------------------------------------
  Buffers                    38      90.288       0.015
  Inverters                   0       0.000       0.000
  Integrated Clock Gates      0       0.000       0.000
  Discrete Clock Gates        0       0.000       0.000
  Clock Logic                 0       0.000       0.000
  All                        38      90.288       0.015
  --------------------------------------------------------
  
  
  Clock DAG sink counts at end of CTS:
  ====================================
  
  -------------------------
  Sink type           Count
  -------------------------
  Regular             1961
  Enable Latch           0
  Load Capacitance       0
  Antenna Diode          0
  Node Sink              0
  Total               1961
  -------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk      733.765
  Leaf      7380.540
  Total     8114.305
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk        436.480
  Leaf        2434.305
  Total       2870.785
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.015    0.061    0.076
  Leaf     0.413    0.605    1.018
  Total    0.427    0.666    1.094
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  -----------------------------------------------
  Total    Average    Std. Dev.    Min      Max
  -----------------------------------------------
  0.413     0.000       0.000      0.000    0.000
  -----------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------
  Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
  ------------------------------------------------------------------------------------------------------------------------------------------------------
  Remaining Transition    ns        18       0.006       0.003      0.103    [0.010, 0.009, 0.009, 0.009, 0.008, 0.007, 0.007, 0.007, 0.006, 0.006, ...]
  ------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                               Over Target
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.200       4       0.174       0.019      0.149    0.192    {0 <= 0.120ns, 1 <= 0.160ns, 1 <= 0.180ns, 1 <= 0.190ns, 1 <= 0.200ns}                                       -
  Leaf        0.200      35       0.198       0.011      0.164    0.210    {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 3 <= 0.190ns, 11 <= 0.200ns}    {18 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  -----------------------------------------
  Name        Type      Inst     Inst Area 
                        Count    (um^2)
  -----------------------------------------
  CLKBUFX4    buffer     36        86.184
  CLKBUFX3    buffer      2         4.104
  -----------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                               Skew Group                             Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  default_emulate_delay_corner:both.late    clk/default_emulate_constraint_mode    0.406     0.436     0.030       0.200         0.003           0.002           0.425        0.008     100% {0.406, 0.436}
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                               Skew Group                             Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  default_emulate_delay_corner:both.late    clk/default_emulate_constraint_mode    0.406     0.436     0.030       0.200         0.003           0.002           0.425        0.008     100% {0.406, 0.436}
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 1076 clock tree pins with a slew violation.
  
  Slew violation summary across all clock trees - Top 10 violating pins:
  ======================================================================
  
  Target and measured clock slews (in ns):
  
  -------------------------------------------------------------------------------------------------------------------
  Half corner                             Violation  Slew    Slew      Dont   Ideal  Target    Pin
                                          amount     target  achieved  touch  net?   source    
                                                                       net?                    
  -------------------------------------------------------------------------------------------------------------------
  default_emulate_delay_corner:both.late    0.010    0.200    0.210    N      N      explicit  cpuregs_reg[30][16]/CK
  default_emulate_delay_corner:both.late    0.010    0.200    0.210    N      N      explicit  cpuregs_reg[30][17]/CK
  default_emulate_delay_corner:both.late    0.010    0.200    0.210    N      N      explicit  cpuregs_reg[31][15]/CK
  default_emulate_delay_corner:both.late    0.010    0.200    0.210    N      N      explicit  cpuregs_reg[31][16]/CK
  default_emulate_delay_corner:both.late    0.010    0.200    0.210    N      N      explicit  cpuregs_reg[31][17]/CK
  default_emulate_delay_corner:both.late    0.010    0.200    0.210    N      N      explicit  reg_op2_reg[15]/CK
  default_emulate_delay_corner:both.late    0.010    0.200    0.210    N      N      explicit  reg_op2_reg[16]/CK
  default_emulate_delay_corner:both.late    0.010    0.200    0.210    N      N      explicit  reg_op2_reg[17]/CK
  default_emulate_delay_corner:both.late    0.010    0.200    0.210    N      N      explicit  reg_op2_reg[26]/CK
  default_emulate_delay_corner:both.late    0.010    0.200    0.210    N      N      explicit  CTS_ccl_a_buf_00101/Y
  -------------------------------------------------------------------------------------------------------------------
  
  Target sources:
  auto extracted - target was extracted from SDC.
  auto computed - target was computed when balancing trees.
  explicit - target is explicitly set via target_max_trans property.
  pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
  liberty explicit - target is explicitly set via max_transition from liberty library.
  
  Found 0 pins on nets marked dont_touch that have slew violations.
  Found 0 pins on nets marked dont_touch that do not have slew violations.
  Found 0 pins on nets marked ideal_network that have slew violations.
  Found 0 pins on nets marked ideal_network that do not have slew violations.
  
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.1 real=0:00:00.1)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * The following are in propagated mode:
   - Root pin clk of SDC clock clk in view default_emulate_view

Setting all clocks to propagated mode.
default_emulate_constraint_mode
External - Set all clocks to propagated mode done. (took cpu=0:00:00.6 real=0:00:00.6)
Clock DAG stats after update timingGraph:
  cell counts      : b=38, i=0, icg=0, dcg=0, l=0, total=38
  sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
  misc counts      : r=1, pp=0
  cell areas       : b=90.288um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=90.288um^2
  cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
  sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
  wire capacitance : top=0.000pF, trunk=0.061pF, leaf=0.605pF, total=0.666pF
  wire lengths     : top=0.000um, trunk=733.765um, leaf=7380.540um, total=8114.305um
  hp wire lengths  : top=0.000um, trunk=436.480um, leaf=2434.305um, total=2870.785um
Clock DAG net violations after update timingGraph:
  Remaining Transition : {count=18, worst=[0.010ns, 0.009ns, 0.009ns, 0.009ns, 0.008ns, 0.007ns, 0.007ns, 0.007ns, 0.006ns, 0.006ns, ...]} avg=0.006ns sd=0.003ns sum=0.103ns
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.200ns count=4 avg=0.174ns sd=0.019ns min=0.149ns max=0.192ns {0 <= 0.120ns, 1 <= 0.160ns, 1 <= 0.180ns, 1 <= 0.190ns, 1 <= 0.200ns}
  Leaf  : target=0.200ns count=35 avg=0.198ns sd=0.011ns min=0.164ns max=0.210ns {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 3 <= 0.190ns, 11 <= 0.200ns} {18 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CLKBUFX4: 36 CLKBUFX3: 2 
Primary reporting skew groups after update timingGraph:
  skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.406, max=0.436, avg=0.425, sd=0.008], skew [0.030 vs 0.200], 100% {0.406, 0.436} (wid=0.004 ws=0.003) (gid=0.434 gs=0.030)
Skew group summary after update timingGraph:
  skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.406, max=0.436, avg=0.425, sd=0.008], skew [0.030 vs 0.200], 100% {0.406, 0.436} (wid=0.004 ws=0.003) (gid=0.434 gs=0.030)
Logging CTS constraint violations...
  Clock tree clk has 18 slew violations.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 64 slew violations below cell CTS_ccl_a_buf_00101 (a lib_cell CLKBUFX4) at (61.400,138.130), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00101/Y with a slew time target of 0.200ns. Achieved a slew time of 0.210ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 59 slew violations below cell CTS_ccl_a_buf_00099 (a lib_cell CLKBUFX4) at (57.600,110.770), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00099/Y with a slew time target of 0.200ns. Achieved a slew time of 0.209ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 54 slew violations below cell CTS_ccl_a_buf_00087 (a lib_cell CLKBUFX4) at (174.000,81.700), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00087/Y with a slew time target of 0.200ns. Achieved a slew time of 0.209ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 65 slew violations below cell CTS_ccl_a_buf_00091 (a lib_cell CLKBUFX4) at (50.400,105.640), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00091/Y with a slew time target of 0.200ns. Achieved a slew time of 0.209ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 64 slew violations below cell CTS_ccl_a_buf_00094 (a lib_cell CLKBUFX4) at (51.200,174.040), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00094/Y with a slew time target of 0.200ns. Achieved a slew time of 0.208ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 60 slew violations below cell CTS_ccl_a_buf_00102 (a lib_cell CLKBUFX4) at (53.600,81.700), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00102/Y with a slew time target of 0.200ns. Achieved a slew time of 0.207ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 58 slew violations below cell CTS_ccl_a_buf_00088 (a lib_cell CLKBUFX4) at (151.600,93.670), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00088/Y with a slew time target of 0.200ns. Achieved a slew time of 0.207ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 59 slew violations below cell CTS_ccl_a_buf_00100 (a lib_cell CLKBUFX4) at (61.000,144.970), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00100/Y with a slew time target of 0.200ns. Achieved a slew time of 0.207ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 58 slew violations below cell CTS_ccl_a_buf_00096 (a lib_cell CLKBUFX4) at (78.800,141.550), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00096/Y with a slew time target of 0.200ns. Achieved a slew time of 0.206ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 62 slew violations below cell CTS_ccl_a_buf_00090 (a lib_cell CLKBUFX4) at (48.000,143.260), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00090/Y with a slew time target of 0.200ns. Achieved a slew time of 0.206ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 59 slew violations below cell CTS_ccl_a_buf_00082 (a lib_cell CLKBUFX4) at (100.200,192.850), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00082/Y with a slew time target of 0.200ns. Achieved a slew time of 0.205ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 63 slew violations below cell CTS_ccl_a_buf_00105 (a lib_cell CLKBUFX4) at (57.600,186.010), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00105/Y with a slew time target of 0.200ns. Achieved a slew time of 0.205ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 59 slew violations below cell CTS_ccl_a_buf_00103 (a lib_cell CLKBUFX4) at (68.600,57.760), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00103/Y with a slew time target of 0.200ns. Achieved a slew time of 0.205ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 61 slew violations below cell CTS_ccl_a_buf_00104 (a lib_cell CLKBUFX4) at (53.200,32.110), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00104/Y with a slew time target of 0.200ns. Achieved a slew time of 0.204ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 59 slew violations below cell CTS_ccl_a_buf_00078 (a lib_cell CLKBUFX4) at (114.000,196.270), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00078/Y with a slew time target of 0.200ns. Achieved a slew time of 0.202ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 57 slew violations below cell CTS_ccl_a_buf_00098 (a lib_cell CLKBUFX4) at (196.400,90.250), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00098/Y with a slew time target of 0.200ns. Achieved a slew time of 0.202ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 60 slew violations below cell CTS_ccl_a_buf_00093 (a lib_cell CLKBUFX4) at (52.600,61.180), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00093/Y with a slew time target of 0.200ns. Achieved a slew time of 0.202ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 55 slew violations below cell CTS_ccl_a_buf_00083 (a lib_cell CLKBUFX4) at (87.600,88.540), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00083/Y with a slew time target of 0.200ns. Achieved a slew time of 0.201ns.

Type 'man IMPCCOPT-1007' for more detail.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:00.7 real=0:00:00.7)
Runtime done. (took cpu=0:00:52.8 real=0:00:52.6)
Runtime Summary
===============
Clock Runtime:  (49%) Core CTS          25.82 (Init 2.23, Construction 6.18, Implementation 10.76, eGRPC 2.42, PostConditioning 2.89, Other 1.33)
Clock Runtime:  (42%) CTS services      22.58 (RefinePlace 1.24, EarlyGlobalClock 1.38, NanoRoute 19.20, ExtractRC 0.76, TimingAnalysis 0.00)
Clock Runtime:   (7%) Other CTS          4.18 (Init 1.50, CongRepair/EGR-DP 2.10, TimingUpdate 0.58, Other 0.00)
Clock Runtime: (100%) Total             52.58

Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
*** CTS #1 [finish] (ccopt_design #2) : cpu/real = 0:00:52.7/0:00:52.5 (1.0), totSession cpu/real = 0:21:20.9/2:22:10.8 (0.2), mem = 3124.4M
Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2085.8M, totSessionCpu=0:21:21 **
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (ccopt_design #2) : totSession cpu/real = 0:21:20.9/2:22:10.8 (0.2), mem = 3122.4M
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
**Info: (IMPSP-307): Design contains fractional 1 cell.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 2094.9M, totSessionCpu=0:21:22 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3124.4M)
Compute RC Scale Done ...
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=3331.64)
Total number of fetched objects 10547
End delay calculation. (MEM=3311.88 CPU=0:00:02.2 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=3311.88 CPU=0:00:02.8 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:03.6 real=0:00:03.0 totSessionCpu=0:21:27 mem=3311.9M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.958  |  2.367  |  1.958  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3396   |  3143   |  2037   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.490%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 2207.1M, totSessionCpu=0:21:28 **
*** InitOpt #1 [finish] (ccopt_design #2) : cpu/real = 0:00:06.7/0:00:06.7 (1.0), totSession cpu/real = 0:21:27.6/2:22:17.5 (0.2), mem = 3224.1M
** INFO : this run is activating low effort ccoptDesign flow
**Info: (IMPSP-307): Design contains fractional 1 cell.
OPTC: m1 20.0 20.0
-congRepairInPostCTS false                 # bool, default=false, private
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (ccopt_design #2) : totSession cpu/real = 0:21:28.6/2:22:18.5 (0.2), mem = 3224.1M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal5 (z=5)  |         35 | default  |
+---------------+------------+----------+
| Metal5 (z=5)  |          4 | NDR_13   |
+---------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (ccopt_design #2) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:21:28.7/2:22:18.6 (0.2), mem = 3224.1M
End: GigaOpt Route Type Constraints Refinement
*** Starting optimizing excluded clock nets MEM= 3224.1M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3224.1M) ***
*** Starting optimizing excluded clock nets MEM= 3224.1M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3224.1M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (ccopt_design #2) : totSession cpu/real = 0:21:28.7/2:22:18.6 (0.2), mem = 3224.1M
Info: 39 nets with fixed/cover wires excluded.
Info: 39 clock nets excluded from IPO operation.
**Info: (IMPSP-307): Design contains fractional 1 cell.
*** DrvOpt #1 [finish] (ccopt_design #2) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:21:29.5/2:22:19.3 (0.2), mem = 3224.3M
End: GigaOpt high fanout net optimization
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 39 nets with fixed/cover wires excluded.
Info: 39 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] (ccopt_design #2) : totSession cpu/real = 0:21:29.9/2:22:19.8 (0.2), mem = 3240.3M
**Info: (IMPSP-307): Design contains fractional 1 cell.
*info: 39 clock nets excluded
*info: 66 no-driver nets excluded.
*info: 39 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |     Worst View     |Pathgroup|                  End Point                  |
+--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------+
|   0.000|   0.000|   71.49%|   0:00:00.0| 3297.5M|default_emulate_view|       NA| NA                                          |
+--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3297.5M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3297.5M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal5 (z=5)  |         35 | default  |
+---------------+------------+----------+
| Metal5 (z=5)  |          4 | NDR_13   |
+---------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (ccopt_design #2) : cpu/real = 0:00:02.1/0:00:02.1 (1.0), totSession cpu/real = 0:21:32.0/2:22:21.9 (0.2), mem = 3238.5M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 39 nets with fixed/cover wires excluded.
Info: 39 clock nets excluded from IPO operation.
Info: 39 nets with fixed/cover wires excluded.
Info: 39 clock nets excluded from IPO operation.
**Info: (IMPSP-307): Design contains fractional 1 cell.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (ccopt_design #2) : totSession cpu/real = 0:21:32.7/2:22:22.6 (0.2), mem = 3289.7M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
Number of usable buffer cells above: 10
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 71.49
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   71.49%|        -|   0.000|   0.000|   0:00:00.0| 3297.7M|
|   71.43%|       27|   0.000|   0.000|   0:00:08.0| 3381.6M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 71.43
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal5 (z=5)  |         35 | default  |
+---------------+------------+----------+
| Metal5 (z=5)  |          4 | NDR_13   |
+---------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:09.2) (real = 0:00:09.0) **
*** AreaOpt #1 [finish] (ccopt_design #2) : cpu/real = 0:00:09.2/0:00:09.2 (1.0), totSession cpu/real = 0:21:41.9/2:22:31.8 (0.2), mem = 3381.6M
End: Area Reclaim Optimization (cpu=0:00:09, real=0:00:09, mem=3245.52M, totSessionCpu=0:21:42).
Info: 39 nets with fixed/cover wires excluded.
Info: 39 clock nets excluded from IPO operation.
**Info: (IMPSP-307): Design contains fractional 1 cell.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (ccopt_design #2) : totSession cpu/real = 0:21:42.2/2:22:32.1 (0.2), mem = 3302.8M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
Number of usable buffer cells above: 10
Reclaim Optimization WNS Slack 0.083  TNS Slack 0.000 Density 71.43
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   71.43%|        -|   0.083|   0.000|   0:00:00.0| 3302.8M|
|   71.43%|        0|   0.083|   0.000|   0:00:01.0| 3302.8M|
|   71.43%|        0|   0.083|   0.000|   0:00:00.0| 3302.8M|
|   71.41%|        5|   0.083|   0.000|   0:00:01.0| 3321.8M|
|   71.39%|       13|   0.083|   0.000|   0:00:01.0| 3321.8M|
|   71.39%|        0|   0.083|   0.000|   0:00:00.0| 3321.8M|
|   71.39%|        0|   0.083|   0.000|   0:00:00.0| 3321.8M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.083  TNS Slack 0.000 Density 71.39
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal5 (z=5)  |         35 | default  |
+---------------+------------+----------+
| Metal5 (z=5)  |          4 | NDR_13   |
+---------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 16 skipped = 0, called in commitmove = 13, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:03.5) (real = 0:00:03.0) **
*** Starting refinePlace (0:21:46 mem=3321.8M) ***
Total net bbox length = 1.717e+05 (8.043e+04 9.126e+04) (ext = 1.301e+04)
Move report: Detail placement moves 24 insts, mean move: 1.52 um, max move: 6.22 um 
	Max move on inst (FE_OFC456_n_3524): (41.20, 61.18) --> (44.00, 64.60)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 3324.9MB
Summary Report:
Instances move: 24 (out of 9473 movable)
Instances flipped: 0
Mean displacement: 1.52 um
Max displacement: 6.22 um (Instance: FE_OFC456_n_3524) (41.2, 61.18) -> (44, 64.6)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.717e+05 (8.045e+04 9.126e+04) (ext = 1.301e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 3324.9MB
*** Finished refinePlace (0:21:46 mem=3324.9M) ***
*** maximum move = 6.22 um ***
*** Finished re-routing un-routed nets (3321.9M) ***

*** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=3321.9M) ***
*** AreaOpt #2 [finish] (ccopt_design #2) : cpu/real = 0:00:04.3/0:00:04.3 (1.0), totSession cpu/real = 0:21:46.5/2:22:36.4 (0.2), mem = 3321.9M
End: Area Reclaim Optimization (cpu=0:00:04, real=0:00:04, mem=3244.81M, totSessionCpu=0:21:47).
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
Starting local wire reclaim
**Info: (IMPSP-307): Design contains fractional 1 cell.
*** Starting refinePlace (0:21:47 mem=3244.8M) ***
*** Finished SKP initialization (cpu=0:00:01.0, real=0:00:01.0)***
Timing cost in AAE based: 901.4355264589121361
Move report: Detail placement moves 1095 insts, mean move: 3.13 um, max move: 23.93 um 
	Max move on inst (FE_OFC606_pcpi_rs2_8): (165.00, 78.28) --> (146.20, 83.41)
	Runtime: CPU: 0:00:10.1 REAL: 0:00:10.0 MEM: 3269.8MB
Summary Report:
Instances move: 1095 (out of 9473 movable)
Instances flipped: 0
Mean displacement: 3.13 um
Max displacement: 23.93 um (Instance: FE_OFC606_pcpi_rs2_8) (165, 78.28) -> (146.2, 83.41)
	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: INVX2
Runtime: CPU: 0:00:10.2 REAL: 0:00:10.0 MEM: 3269.8MB
*** Finished refinePlace (0:21:57 mem=3269.8M) ***
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=3238.24)
Total number of fetched objects 10525
End delay calculation. (MEM=3266.18 CPU=0:00:02.1 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=3266.18 CPU=0:00:02.6 REAL=0:00:02.0)
eGR doReRoute: optGuide
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 4704 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 392578
[NR-eGR] #PG Blockages       : 4704
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 39  Num Prerouted Wires = 9106
[NR-eGR] Read 10507 nets ( ignored 39 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 10468
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10468 net(s) in layer range [1, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 1.902084e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)        26( 0.42%)         0( 0.00%)   ( 0.42%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         5( 0.03%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         2( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        34( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)         13957  39205 
[NR-eGR]  Metal2   (2V)         69857  26499 
[NR-eGR]  Metal3   (3H)         72038   5437 
[NR-eGR]  Metal4   (4V)         30723   1966 
[NR-eGR]  Metal5   (5H)         14962    674 
[NR-eGR]  Metal6   (6V)          3345     51 
[NR-eGR]  Metal7   (7H)           880     31 
[NR-eGR]  Metal8   (8V)           425      8 
[NR-eGR]  Metal9   (9H)           113      2 
[NR-eGR]  Metal10  (10V)            0      1 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       206300  73874 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 171368um
[NR-eGR] Total length: 206300um, number of vias: 73874
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.26 sec, Real: 1.27 sec, Curr Mem: 3218.79 MB )
Extraction called for design 'picorv32' of instances=9511 and nets=10698 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 3210.793M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] (ccopt_design #2) : totSession cpu/real = 0:22:03.2/2:22:53.0 (0.2), mem = 3229.9M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal5 (z=5)  |         35 | default  |
+---------------+------------+----------+
| Metal5 (z=5)  |          4 | NDR_13   |
+---------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] (ccopt_design #2) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:22:03.2/2:22:53.0 (0.2), mem = 3229.9M
End: GigaOpt Route Type Constraints Refinement
skip EGR on cluster skew clock nets.
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=3227.87)
Total number of fetched objects 10525
End delay calculation. (MEM=3269.54 CPU=0:00:02.2 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=3269.54 CPU=0:00:02.8 REAL=0:00:03.0)
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #2 [begin] (ccopt_design #2) : totSession cpu/real = 0:22:07.1/2:22:56.9 (0.2), mem = 3269.5M
Info: 39 nets with fixed/cover wires excluded.
Info: 39 clock nets excluded from IPO operation.
**Info: (IMPSP-307): Design contains fractional 1 cell.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    23|   148|    -0.03|     0|     0|     0.00|     0|     0|     0|     0|     1.95|     0.00|       0|       0|       0| 71.39%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     2.01|     0.00|      18|       0|      10| 71.46%| 0:00:01.0|  3358.0M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     2.01|     0.00|       0|       0|       0| 71.46%| 0:00:00.0|  3358.0M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal5 (z=5)  |         35 | default  |
+---------------+------------+----------+
| Metal5 (z=5)  |          4 | NDR_13   |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:01.3 real=0:00:02.0 mem=3358.0M) ***

*** DrvOpt #2 [finish] (ccopt_design #2) : cpu/real = 0:00:02.3/0:00:02.3 (1.0), totSession cpu/real = 0:22:09.4/2:22:59.2 (0.2), mem = 3253.0M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
**Info: (IMPSP-307): Design contains fractional 1 cell.
*** Starting refinePlace (0:22:09 mem=3253.0M) ***

Starting Small incrNP...
Density distribution unevenness ratio = 7.954%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3253.0M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 33 insts, mean move: 2.28 um, max move: 5.62 um 
	Max move on inst (FE_OFC669_genblk2_pcpi_div_minus_2469_59_n_485): (105.20, 61.18) --> (107.40, 64.60)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 3256.0MB
Summary Report:
Instances move: 33 (out of 9491 movable)
Instances flipped: 0
Mean displacement: 2.28 um
Max displacement: 5.62 um (Instance: FE_OFC669_genblk2_pcpi_div_minus_2469_59_n_485) (105.2, 61.18) -> (107.4, 64.6)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 3256.0MB
*** Finished refinePlace (0:22:10 mem=3256.0M) ***
Register exp ratio and priority group on 0 nets on 10543 nets : 

Active setup views:
 default_emulate_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'picorv32' of instances=9529 and nets=10716 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 3237.660M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=3239.68)
Total number of fetched objects 10543
End delay calculation. (MEM=3267.62 CPU=0:00:02.4 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=3267.62 CPU=0:00:03.0 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:04.4 real=0:00:04.0 totSessionCpu=0:22:15 mem=3267.6M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:54, real = 0:00:54, mem = 2204.8M, totSessionCpu=0:22:15 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.007  |  2.365  |  2.007  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3396   |  3143   |  2037   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.462%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:56, real = 0:00:59, mem = 2205.7M, totSessionCpu=0:22:17 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPCCOPT-5046       42  Net '%s' in clock tree '%s' has existing...
WARNING   IMPCCOPT-5047        1  Found %d clock net(s) with existing rout...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
WARNING   IMPCCOPT-1007       18  Did not meet the max transition constrai...
WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
WARNING   IMPPSP-1003         12  Found use of '%s'. This will continue to...
*** Message Summary: 78 warning(s), 0 error(s)

*** ccopt_design #2 [finish] : cpu/real = 0:01:49.2/0:01:51.3 (1.0), totSession cpu/real = 0:22:17.2/2:23:09.3 (0.2), mem = 3238.0M
#% End ccopt_design (date=01/10 19:11:14, total cpu=0:01:49, real=0:01:51, peak res=2238.7M, current mem=2101.4M)
<CMD> zoomBox -243.17650 -34.52000 555.77600 267.66950
<CMD> zoomBox -262.93050 -57.41100 677.01350 298.10600
<CMD> report_power > report_power_step14.txt
env CDS_WORKAREA is set to /home/p/paschalk
Using Power View: default_emulate_view.

Begin Power Analysis

             0V	    VSS
           1.1V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2112.00MB/4653.96MB/2416.19MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2112.00MB/4653.96MB/2416.19MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2112.00MB/4653.96MB/2416.19MB)

Begin Processing Signal Activity


Starting Levelizing
2024-Jan-10 19:12:08 (2024-Jan-10 17:12:08 GMT)
2024-Jan-10 19:12:08 (2024-Jan-10 17:12:08 GMT): 10%
2024-Jan-10 19:12:08 (2024-Jan-10 17:12:08 GMT): 20%
2024-Jan-10 19:12:08 (2024-Jan-10 17:12:08 GMT): 30%
2024-Jan-10 19:12:08 (2024-Jan-10 17:12:08 GMT): 40%
2024-Jan-10 19:12:08 (2024-Jan-10 17:12:08 GMT): 50%
2024-Jan-10 19:12:08 (2024-Jan-10 17:12:08 GMT): 60%
2024-Jan-10 19:12:08 (2024-Jan-10 17:12:08 GMT): 70%
2024-Jan-10 19:12:08 (2024-Jan-10 17:12:08 GMT): 80%
2024-Jan-10 19:12:08 (2024-Jan-10 17:12:08 GMT): 90%

Finished Levelizing
2024-Jan-10 19:12:08 (2024-Jan-10 17:12:08 GMT)

Starting Activity Propagation
2024-Jan-10 19:12:08 (2024-Jan-10 17:12:08 GMT)
2024-Jan-10 19:12:08 (2024-Jan-10 17:12:08 GMT): 10%
2024-Jan-10 19:12:08 (2024-Jan-10 17:12:08 GMT): 20%

Finished Activity Propagation
2024-Jan-10 19:12:09 (2024-Jan-10 17:12:09 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2112.00MB/4653.96MB/2416.19MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2024-Jan-10 19:12:09 (2024-Jan-10 17:12:09 GMT)
 ... Calculating switching power
2024-Jan-10 19:12:09 (2024-Jan-10 17:12:09 GMT): 10%
2024-Jan-10 19:12:09 (2024-Jan-10 17:12:09 GMT): 20%
2024-Jan-10 19:12:09 (2024-Jan-10 17:12:09 GMT): 30%
2024-Jan-10 19:12:09 (2024-Jan-10 17:12:09 GMT): 40%
2024-Jan-10 19:12:09 (2024-Jan-10 17:12:09 GMT): 50%
 ... Calculating internal and leakage power
2024-Jan-10 19:12:09 (2024-Jan-10 17:12:09 GMT): 60%
2024-Jan-10 19:12:09 (2024-Jan-10 17:12:09 GMT): 70%
2024-Jan-10 19:12:10 (2024-Jan-10 17:12:10 GMT): 80%
2024-Jan-10 19:12:10 (2024-Jan-10 17:12:10 GMT): 90%

Finished Calculating power
2024-Jan-10 19:12:10 (2024-Jan-10 17:12:10 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=2112.00MB/4653.96MB/2416.19MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2112.00MB/4653.96MB/2416.19MB)

Ended Power Analysis: (cpu=0:11:11, real=1:16:18, mem(process/total/peak)=2112.00MB/4653.96MB/2416.19MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2112.00MB/4653.96MB/2416.19MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.35-s114_1 (64bit) 10/13/2022 12:11 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2024-Jan-10 19:12:10 (2024-Jan-10 17:12:10 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: picorv32
*
*	Liberty Libraries used:
*	        default_emulate_view: /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.69948311 	   59.9198%
Total Switching Power:       0.46720401 	   40.0221%
Total Leakage Power:         0.00067784 	    0.0581%
Total Power:                 1.16736496
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.4811     0.06814   0.0002669      0.5495       47.07
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                     0.2046       0.268   0.0004066       0.473       40.52
Clock (Combinational)            0.01381       0.131   4.307e-06      0.1448       12.41
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                             0.6995      0.4672   0.0006778       1.167         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       1.1     0.6995      0.4672   0.0006778       1.167         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                              0.01381       0.131   4.307e-06      0.1448       12.41
-----------------------------------------------------------------------------------------
Total                            0.01381       0.131   4.307e-06      0.1448       12.41
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.010000 usec 
Clock Toggle Rate:   200.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:       CTS_ccl_a_buf_00101 (CLKBUFX4):         0.004142
*              Highest Leakage Power:          cpu_state_reg[6] (DFFHQX8):        3.438e-07
*                Total Cap:      2.58575e-11 F
*                Total instances in design:  9529
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2113.69MB/4653.96MB/2416.19MB)

Begin Creating Binary Database
Ended Creating Binary Database: (cpu=0:00:01, real=0:00:01,
mem(process/total/peak)=2622.96MB/5421.38MB/2622.96MB)
<CMD> report_area > report_area_step14.txt
invalid command name "report_timing_step14.txt"
<CMD> report_timing > report_timing_step14.txt
<CMD> report_ccopt_clock_trees > report_ccopt_clock_trees_step14.txt
Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.early...
Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.early done. (took cpu=0:00:00.1 real=0:00:00.1)
Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)

Clock DAG stats:
================

--------------------------------------------------------
Cell type                 Count    Area      Capacitance
--------------------------------------------------------
Buffers                    38      90.288       0.015
Inverters                   0       0.000       0.000
Integrated Clock Gates      0       0.000       0.000
Discrete Clock Gates        0       0.000       0.000
Clock Logic                 0       0.000       0.000
All                        38      90.288       0.015
--------------------------------------------------------


Clock DAG sink counts:
======================

-------------------------
Sink type           Count
-------------------------
Regular             1961
Enable Latch           0
Load Capacitance       0
Antenna Diode          0
Node Sink              0
Total               1961
-------------------------


Clock DAG wire lengths:
=======================

--------------------
Type     Wire Length
--------------------
Top          0.000
Trunk      733.765
Leaf      7380.540
Total     8114.305
--------------------


Clock DAG hp wire lengths:
==========================

-----------------------
Type     hp Wire Length
-----------------------
Top            0.000
Trunk        436.480
Leaf        2434.305
Total       2870.785
-----------------------


Clock DAG capacitances:
=======================

--------------------------------
Type     Gate     Wire     Total
--------------------------------
Top      0.000    0.000    0.000
Trunk    0.015    0.061    0.076
Leaf     0.413    0.605    1.017
Total    0.427    0.666    1.093
--------------------------------


Clock DAG sink capacitances:
============================

-----------------------------------------------
Total    Average    Std. Dev.    Min      Max
-----------------------------------------------
0.413     0.000       0.000      0.000    0.000
-----------------------------------------------


Clock DAG net violations:
=========================

------------------------------------------------------------------------------------------------------------------------------------------------------
Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
------------------------------------------------------------------------------------------------------------------------------------------------------
Remaining Transition    ns        18       0.006       0.003      0.102    [0.011, 0.009, 0.009, 0.009, 0.008, 0.007, 0.007, 0.007, 0.006, 0.006, ...]
------------------------------------------------------------------------------------------------------------------------------------------------------


Clock DAG primary half-corner transition distribution:
======================================================

--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                               Over Target
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       0.200       4       0.173       0.020      0.147    0.193    {0 <= 0.120ns, 1 <= 0.160ns, 1 <= 0.180ns, 1 <= 0.190ns, 1 <= 0.200ns}                                       -
Leaf        0.200      35       0.198       0.011      0.164    0.211    {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 3 <= 0.190ns, 11 <= 0.200ns}    {17 <= 0.210ns, 1 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Clock DAG library cell distribution:
====================================

-----------------------------------------
Name        Type      Inst     Inst Area 
                      Count    (um^2)
-----------------------------------------
CLKBUFX4    buffer     36        86.184
CLKBUFX3    buffer      2         4.104
-----------------------------------------



Please note that the following tables reflect only the defined clock trees, so the flop counts might not include all flops in your design.

Clock Tree Summary:
===================

----------------------------------------------------------------------------------------------------------------------
Clock Tree  Clock  Bufs  Invs  Other  Max       Max     Max      Max          Standard   Wire   Gate   Clock Tree Root
Name        Gates              Clock  Non-leaf  Leaf    Length   Source-sink  cell area  cap    cap    
                               Cells  Fanout    Fanout  (um)     Resistance   (um^2)     (pF)   (pF)   
                                                                 (Ohms)                                
----------------------------------------------------------------------------------------------------------------------
clk           0     38    0      0       13       64    147.985    1768.22     90.288    0.666  0.427  clk
----------------------------------------------------------------------------------------------------------------------

Clock Sink Summary:
===================

-------------------------------------------------------------------------------------------------------------------------------------------
Clock Tree  Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
Name        exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
                                                                                                          Pins    Sinks   Sinks       
-------------------------------------------------------------------------------------------------------------------------------------------
clk              0             0             0            0           0          0       1961       0       0       0         0         0
-------------------------------------------------------------------------------------------------------------------------------------------

Summary across all clock trees:
===============================

------------------------------------------------------------------------------------------------------------
Clock  Bufs  Invs  Other  Max       Average   Max     Average  Max      Max          Standard   Wire   Gate
Gates              Clock  Non-leaf  Non-leaf  Leaf    Leaf     Length   Source-sink  cell area  cap    cap
                   Cells  Fanout    Fanout    Fanout  Fanout   (um)     Resistance   (um^2)     (pF)   (pF)
                                                                        (Ohms)                         
------------------------------------------------------------------------------------------------------------
  0     38    0      0       13       9.5       64    56.0286  147.985    176.822     90.288    0.666  0.427
------------------------------------------------------------------------------------------------------------

Clock Sink Summary across all clock trees:
==========================================

-------------------------------------------------------------------------------------------------------------------------------
Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
                                                                                              Pins    Sinks   Sinks       
-------------------------------------------------------------------------------------------------------------------------------
     0             0             0            0           0          0       1961       0       0       0         0         0
-------------------------------------------------------------------------------------------------------------------------------

Physical metrics across all clock trees:
========================================

-----------------------------------------------------------------------
Metric                               Minimum  Average  Maximum  Std.dev
-----------------------------------------------------------------------
Source-sink routed net length (um)   37.910    61.589  147.985  24.368
Source-sink manhattan distance (um)  31.465    59.483  148.650  25.327
Source-sink resistance (Ohm)         89.397   134.837  176.822  20.085
-----------------------------------------------------------------------

Transition distribution for half-corner default_emulate_delay_corner:both.late:
===============================================================================

--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                               Over Target
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       0.200       4       0.173       0.020      0.147    0.193    {0 <= 0.120ns, 1 <= 0.160ns, 1 <= 0.180ns, 1 <= 0.190ns, 1 <= 0.200ns}                                       -
Leaf        0.200      35       0.198       0.011      0.164    0.211    {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 3 <= 0.190ns, 11 <= 0.200ns}    {17 <= 0.210ns, 1 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Count of violations across all clock trees:
===========================================

---------------------------------------------------------------------------------------
Clock Tree  # Max capacitance  # Max resistance  # Max length  # Max fanout  # Slew
Name        violations         violations        violations    violations    violations
---------------------------------------------------------------------------------------
clk                 0                 0               0             0           1076
---------------------------------------------------------------------------------------
Total               0                 0               0             0           1076
---------------------------------------------------------------------------------------

Note the above table per clock tree is based on CCOpt clock tree view. The violations are counted across half corners.

Found a total of 0 clock tree pins with max capacitance violations.
Found a total of 0 clock tree nets with max resistance violations.
Found a total of 0 clock tree nets with max length violations.
Found a total of 0 clock tree nets with max fanout violations.
Found a total of 1076 clock tree pins with a slew violation.

Slew violation summary across all clock trees - Top 10 violating pins:
======================================================================

Target and measured clock slews (in ns):

-------------------------------------------------------------------------------------------------------------------
Half corner                             Violation  Slew    Slew      Dont   Ideal  Target    Pin
                                        amount     target  achieved  touch  net?   source    
                                                                     net?                    
-------------------------------------------------------------------------------------------------------------------
default_emulate_delay_corner:both.late    0.011    0.200    0.211    N      N      explicit  cpuregs_reg[30][16]/CK
default_emulate_delay_corner:both.late    0.011    0.200    0.211    N      N      explicit  cpuregs_reg[30][17]/CK
default_emulate_delay_corner:both.late    0.011    0.200    0.211    N      N      explicit  cpuregs_reg[31][15]/CK
default_emulate_delay_corner:both.late    0.011    0.200    0.211    N      N      explicit  cpuregs_reg[31][16]/CK
default_emulate_delay_corner:both.late    0.011    0.200    0.211    N      N      explicit  cpuregs_reg[31][17]/CK
default_emulate_delay_corner:both.late    0.011    0.200    0.211    N      N      explicit  reg_op2_reg[15]/CK
default_emulate_delay_corner:both.late    0.011    0.200    0.211    N      N      explicit  reg_op2_reg[16]/CK
default_emulate_delay_corner:both.late    0.011    0.200    0.211    N      N      explicit  reg_op2_reg[17]/CK
default_emulate_delay_corner:both.late    0.011    0.200    0.211    N      N      explicit  reg_op2_reg[26]/CK
default_emulate_delay_corner:both.late    0.011    0.200    0.211    N      N      explicit  CTS_ccl_a_buf_00101/Y
-------------------------------------------------------------------------------------------------------------------

Target sources:
auto extracted - target was extracted from SDC.
auto computed - target was computed when balancing trees.
explicit - target is explicitly set via target_max_trans property.
pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
liberty explicit - target is explicitly set via max_transition from liberty library.

Found 0 pins on nets marked dont_touch that have slew violations.
Found 0 pins on nets marked dont_touch that do not have slew violations.
Found 0 pins on nets marked ideal_network that have slew violations.
Found 0 pins on nets marked ideal_network that do not have slew violations.


Report for clock tree: clk:
===========================

Clock Tree Gating Structure (Logical):

# Full cycle clock gates   : 0
Minimum clock gating depth : 0
Maximum clock gating depth : 0
Clock gate area (um^2)     : 0.000

Clock Tree Buffering Structure (Logical):

# Buffers             : 38
# Inverters           :  0
  Total               : 38
Minimum depth         :  2
Maximum depth         :  2
Buffering area (um^2) : 90.288

Clock Tree Level Structure (Logical):

-----------------------------------------------------------------
Level  Full   Posedge  Negedge  Memory  Enable  Non enable  Other
       Cycle  Flops    Flops    Clock   Latch   Latch       Sinks
                                Pins    Sinks   Sinks       
-----------------------------------------------------------------
root     0     1961       0       0       0         0         0
-----------------------------------------------------------------
Total    0     1961       0       0       0         0         0
-----------------------------------------------------------------

Target and measured clock slews (in ns):

--------------------------------------------------------------------------------------------------------------------------------------------------
Timing Corner                            Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew    Leaf Slew  Trunk Slew   Trunk Slew
                                         Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type  Target     Target Type  Target
--------------------------------------------------------------------------------------------------------------------------------------------------
default_emulate_delay_corner:both.early     0.175          0.209         0.159          0.192      ignored          -      ignored          -
default_emulate_delay_corner:both.late      0.177          0.211         0.160          0.193      explicit     *0.200     explicit      0.200
--------------------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

auto extracted - target was extracted from SDC.
auto computed - target was computed when balancing trees.


<CMD> report_ccopt_skew_groups > report_ccopt_skew_groups_step14.txt
Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.early...
Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.early done. (took cpu=0:00:00.1 real=0:00:00.1)
Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)

Skew Group Structure:
=====================

------------------------------------------------------------------------------------------
Skew Group                             Sources    Constrained Sinks    Unconstrained Sinks
------------------------------------------------------------------------------------------
clk/default_emulate_constraint_mode       1             1961                    0
------------------------------------------------------------------------------------------

Skew Group Summary:
===================

-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Timing Corner                              Skew Group                             ID Target    Min ID    Max ID    Avg ID    Std.Dev. ID    Skew Target Type    Skew Target    Skew     Skew window occupancy
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
default_emulate_delay_corner:both.early    clk/default_emulate_constraint_mode        -        0.361     0.392     0.380        0.009       ignored                  -         0.031              -
default_emulate_delay_corner:both.late     clk/default_emulate_constraint_mode    none         0.406     0.436     0.424        0.008       explicit             0.200         0.030    100% {0.406, 0.436}
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

Skew Group Min/Max path pins:
=============================

----------------------------------------------------------------------------------------------------------------------
Timing Corner                              Skew Group                             Min ID    PathID    Max ID    PathID
----------------------------------------------------------------------------------------------------------------------
default_emulate_delay_corner:both.early    clk/default_emulate_constraint_mode    0.361       1       0.392       2
-    min genblk1.pcpi_mul_rd_reg[55]/CK
-    max reg_op2_reg[17]/CK
default_emulate_delay_corner:both.late     clk/default_emulate_constraint_mode    0.406       3       0.436       4
-    min cpuregs_reg[5][2]/CK
-    max reg_op2_reg[17]/CK
----------------------------------------------------------------------------------------------------------------------

Timing for timing corner default_emulate_delay_corner:both.early, min clock_path:
=================================================================================

PathID    : 1
Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
Start     : clk
End       : genblk1.pcpi_mul_rd_reg[55]/CK
Delay     : 0.361

-----------------------------------------------------------------------------------------------
Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location          Distance  Fanout  Status
                       (ns)   (ns)     (ns)   (pF)                     (um)              
-- Clockpath trace ----------------------------------------------------------------------------
clk
-     -         rise   -       0.000   0.038  0.011  (0.000,110.865)   -            3    
CTS_ccl_a_buf_00106/A
-     CLKBUFX4  rise   0.001   0.001   0.038  -      (98.430,111.620)   99.185   -       
CTS_ccl_a_buf_00106/Y
-     CLKBUFX4  rise   0.152   0.152   0.136  0.024  (98.160,112.000)    0.650     11    
CTS_ccl_a_buf_00097/A
-     CLKBUFX4  rise   0.002   0.154   0.136  -      (199.430,91.100)  122.170   -       
CTS_ccl_a_buf_00097/Y
-     CLKBUFX4  rise   0.207   0.361   0.146  0.025  (199.160,91.480)    0.650     50    
genblk1.pcpi_mul_rd_reg[55]/CK
-     DFFHQX1   rise   0.001   0.361   0.146  -      (208.075,89.650)   10.745   -       
-----------------------------------------------------------------------------------------------

Timing for timing corner default_emulate_delay_corner:both.early, max clock_path:
=================================================================================

PathID    : 2
Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
Start     : clk
End       : cpuregs_reg[6][5]/CK
Delay     : 0.392

-----------------------------------------------------------------------------------------------
Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location          Distance  Fanout  Status
                       (ns)   (ns)     (ns)   (pF)                     (um)              
-- Clockpath trace ----------------------------------------------------------------------------
clk
-     -         rise   -       0.000   0.038  0.011  (0.000,110.865)   -            3    
CTS_ccl_a_buf_00108/A
-     CLKBUFX3  rise   0.000   0.000   0.038  -      (62.700,125.305)   77.140   -       
CTS_ccl_a_buf_00108/Y
-     CLKBUFX3  rise   0.156   0.156   0.159  0.021  (62.485,124.720)    0.800     13    
CTS_ccl_a_buf_00101/A
-     CLKBUFX4  rise   0.001   0.157   0.159  -      (62.430,138.980)   14.315   -       
CTS_ccl_a_buf_00101/Y
-     CLKBUFX4  rise   0.234   0.391   0.175  0.031  (62.160,139.360)    0.650     63    
cpuregs_reg[6][5]/CK
-     EDFFHQX1  rise   0.001   0.392   0.175  -      (75.300,123.595)   28.905   -       
-----------------------------------------------------------------------------------------------

Timing for timing corner default_emulate_delay_corner:both.late, min clock_path:
================================================================================

PathID    : 3
Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
Start     : clk
End       : cpuregs_reg[5][2]/CK
Delay     : 0.406

-----------------------------------------------------------------------------------------------
Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location          Distance  Fanout  Status
                       (ns)   (ns)     (ns)   (pF)                     (um)              
-- Clockpath trace ----------------------------------------------------------------------------
clk
-     -         rise   -       0.000   0.123  0.011  (0.000,110.865)   -            3    
CTS_ccl_a_buf_00107/A
-     CLKBUFX3  rise   0.000   0.000   0.123  -      (54.300,111.625)   55.060   -       
CTS_ccl_a_buf_00107/Y
-     CLKBUFX3  rise   0.193   0.194   0.152  0.020  (54.085,111.040)    0.800     11    
CTS_ccl_a_buf_00085/A
-     CLKBUFX4  rise   0.001   0.195   0.152  -      (98.430,38.100)   117.285   -       
CTS_ccl_a_buf_00085/Y
-     CLKBUFX4  rise   0.211   0.406   0.139  0.024  (98.160,37.720)     0.650     49    
cpuregs_reg[5][2]/CK
-     EDFFHQX1  rise   0.000   0.406   0.139  -      (97.900,39.805)     2.345   -       
-----------------------------------------------------------------------------------------------

Timing for timing corner default_emulate_delay_corner:both.late, max clock_path:
================================================================================

PathID    : 4
Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
Start     : clk
End       : cpuregs_reg[6][5]/CK
Delay     : 0.436

-----------------------------------------------------------------------------------------------
Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location          Distance  Fanout  Status
                       (ns)   (ns)     (ns)   (pF)                     (um)              
-- Clockpath trace ----------------------------------------------------------------------------
clk
-     -         rise   -       0.000   0.123  0.011  (0.000,110.865)   -            3    
CTS_ccl_a_buf_00108/A
-     CLKBUFX3  rise   0.000   0.000   0.123  -      (62.700,125.305)   77.140   -       
CTS_ccl_a_buf_00108/Y
-     CLKBUFX3  rise   0.198   0.199   0.160  0.021  (62.485,124.720)    0.800     13    
CTS_ccl_a_buf_00101/A
-     CLKBUFX4  rise   0.001   0.199   0.160  -      (62.430,138.980)   14.315   -       
CTS_ccl_a_buf_00101/Y
-     CLKBUFX4  rise   0.236   0.435   0.177  0.031  (62.160,139.360)    0.650     63    
cpuregs_reg[6][5]/CK
-     EDFFHQX1  rise   0.001   0.436   0.177  -      (75.300,123.595)   28.905   -       
-----------------------------------------------------------------------------------------------


<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -drouteUseMultiCutViaEffort medium
<CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
<CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 11
#WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
#WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
<CMD> setNanoRouteMode -quiet -drouteEndIteration 1
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2109.28 (MB), peak = 2628.84 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#**INFO: setDesignMode -flowEffort standard
#**INFO: setDesignMode -powerEffort none
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -drouteEndIteration            1
setNanoRouteMode -droutePostRouteSpreadWire     1
setNanoRouteMode -droutePostRouteWidenWireRule  LEFSpecialRouteSpec
setNanoRouteMode -drouteUseMultiCutViaEffort    medium
setNanoRouteMode -extractThirdPartyCompatible   false
setNanoRouteMode -grouteExpTdStdDelay           41.7
setNanoRouteMode -routeBottomRoutingLayer       1
setNanoRouteMode -routeTopRoutingLayer          11
setNanoRouteMode -routeWithSiDriven             true
setNanoRouteMode -routeWithTimingDriven         true
setNanoRouteMode -timingEngine                  {}
setDesignMode -process                          45
setExtractRCMode -coupling_c_th                 0.1
setExtractRCMode -engine                        preRoute
setExtractRCMode -relative_c_th                 1
setExtractRCMode -total_c_th                    0
setDelayCalMode -enable_high_fanout             true
setDelayCalMode -engine                         aae
setDelayCalMode -ignoreNetLoad                  false
setDelayCalMode -socv_accuracy_mode             low
setSIMode -separate_delta_delay_on_data         true

#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=3148.5M, init mem=3148.5M)
*info: Placed = 9529           (Fixed = 38)
*info: Unplaced = 0           
Placement Density:71.46%(31904/44646)
Placement Density (including fixed std cells):71.46%(31904/44646)
Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=3148.5M)
#WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (39) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=3148.5M) ***

globalDetailRoute

#Start globalDetailRoute on Wed Jan 10 19:18:28 2024
#
#Generating timing data, please wait...
#10543 total nets, 10525 already routed, 10525 will ignore in trialRoute
#View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2076.29 (MB), peak = 2628.84 (MB)
#Reporting timing...
**WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
#Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 10.000 (ns)
#Stage 1: cpu time = 00:00:06, elapsed time = 00:00:06, memory = 2118.74 (MB), peak = 2628.84 (MB)
#Library Standard Delay: 41.70ps
#Slack threshold: 83.40ps
#*** Analyzed 0 timing critical paths, and collected 0.
#Stage 2: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2118.77 (MB), peak = 2628.84 (MB)
#Stage 3: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2128.11 (MB), peak = 2628.84 (MB)
#Default setup view is reset to default_emulate_view.
#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2128.12 (MB), peak = 2628.84 (MB)
#Current view: default_emulate_view 
#Current enabled view: default_emulate_view 
#Generating timing data took: cpu time = 00:00:08, elapsed time = 00:00:08, memory = 2127.36 (MB), peak = 2628.84 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=10716)
#NanoRoute Version 21.35-s114_1 NR220912-2004/21_15-UB
#Start routing data preparation on Wed Jan 10 19:18:37 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.900.
#Voltage range [0.000 - 0.900] has 10641 nets.
#Voltage range [0.900 - 0.900] has 1 net.
#Voltage range [0.000 - 0.000] has 74 nets.
#Build and mark too close pins for the same net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2131.90 (MB), peak = 2628.84 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 2179.93 (MB), peak = 2628.84 (MB)
#
#Summary of active signal nets routing constraints set by OPT:
#	preferred routing layers      : 0
#	preferred routing layer effort: 0
#	preferred extra space         : 0
#	preferred multi-cut via       : 0
#	avoid detour                  : 0
#	expansion ratio               : 0
#	net priority                  : 0
#	s2s control                   : 0
#	avoid chaining                : 0
#	inst-based stacking via       : 0
#
#Summary of active signal nets routing constraints set by USER:
#	preferred routing layers      : 0
#	preferred routing layer effort     : 0
#	preferred extra space              : 0
#	preferred multi-cut via            : 0
#	avoid detour                       : 0
#	net weight                         : 0
#	avoid chaining                     : 0
#	cell-based stacking via (required) : 0
#	cell-based stacking via (optional) : 0
#
#Start timing driven prevention iteration...
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#+--------------------------+-----------+
#
#----------------------------------------------------
#Done timing-driven prevention
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2182.44 (MB), peak = 2628.84 (MB)
#Total number of trivial nets (e.g. < 2 pins) = 190 (skipped).
#Total number of routable nets = 10526.
#Total number of nets in the design = 10716.
#10487 routable nets do not have any wires.
#39 routable nets have routed wires.
#10487 nets will be global routed.
#39 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Connectivity extraction summary:
#39 routed net(s) are imported.
#10487 (97.86%) nets are without wires.
#190 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 10716.
#
#
#Finished routing data preparation on Wed Jan 10 19:18:43 2024
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.12 (MB)
#Total memory = 2182.56 (MB)
#Peak memory = 2628.84 (MB)
#
#
#Start global routing on Wed Jan 10 19:18:43 2024
#
#
#Start global routing initialization on Wed Jan 10 19:18:43 2024
#
#Number of eco nets is 0
#
#Start global routing data preparation on Wed Jan 10 19:18:43 2024
#
#Start routing resource analysis on Wed Jan 10 19:18:43 2024
#
#Routing resource analysis is done on Wed Jan 10 19:18:43 2024
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         H         335         894        7216    62.89%
#  Metal2         V        1163          84        7216     0.83%
#  Metal3         H        1195          34        7216     0.00%
#  Metal4         V        1183          64        7216     0.83%
#  Metal5         H        1200          29        7216     0.00%
#  Metal6         V        1185          62        7216     0.83%
#  Metal7         H        1217          12        7216     0.00%
#  Metal8         V        1196          51        7216     0.83%
#  Metal9         H        1207          22        7216     0.00%
#  Metal10        V         461          37        7216     4.38%
#  Metal11        H         395          96        7216     9.31%
#  --------------------------------------------------------------
#  Total                  10740      11.65%       79376     7.26%
#
#
#
#
#Global routing data preparation is done on Wed Jan 10 19:18:43 2024
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2184.71 (MB), peak = 2628.84 (MB)
#
#
#Global routing initialization is done on Wed Jan 10 19:18:43 2024
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2184.77 (MB), peak = 2628.84 (MB)
#
#Skip 1/3 round for no nets in the round...
#Skip 2/3 round for no nets in the round...
#Route nets in 3/3 round...
#start global routing iteration 1...
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 2217.52 (MB), peak = 2628.84 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2221.57 (MB), peak = 2628.84 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 190 (skipped).
#Total number of routable nets = 10526.
#Total number of nets in the design = 10716.
#
#10526 routable nets have routed wires.
#39 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default           10487  
#       NDR_13               0  
#-----------------------------
#        Total           10487  
#-----------------------------
#
#Routing constraints summary of the whole design:
#---------------------------------------------------------
#        Rules   Pref Layer   Avoid Detour   Unconstrained  
#---------------------------------------------------------
#      Default           35             35           10487  
#       NDR_13            4              4               0  
#---------------------------------------------------------
#        Total           39             39           10487  
#---------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#  Metal1        0(0.00%)      0(0.00%)   (0.00%)
#  Metal2       14(0.19%)      4(0.06%)   (0.25%)
#  Metal3        1(0.01%)      0(0.00%)   (0.01%)
#  Metal4        0(0.00%)      0(0.00%)   (0.00%)
#  Metal5        0(0.00%)      0(0.00%)   (0.00%)
#  Metal6        0(0.00%)      0(0.00%)   (0.00%)
#  Metal7        0(0.00%)      0(0.00%)   (0.00%)
#  Metal8        0(0.00%)      0(0.00%)   (0.00%)
#  Metal9        0(0.00%)      0(0.00%)   (0.00%)
#  Metal10       0(0.00%)      0(0.00%)   (0.00%)
#  Metal11       0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total     15(0.02%)      4(0.01%)   (0.03%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.02% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   Metal1(H)    |              1.00 |              4.00 |   157.31    68.39   164.16    75.23 |
[hotspot] |   Metal2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal7(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal8(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal9(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |  Metal10(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |  Metal11(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     | (Metal1)     1.00 | (Metal1)     4.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 198527 um.
#Total half perimeter of net bounding box = 181778 um.
#Total wire length on LAYER Metal1 = 191 um.
#Total wire length on LAYER Metal2 = 49474 um.
#Total wire length on LAYER Metal3 = 64307 um.
#Total wire length on LAYER Metal4 = 47864 um.
#Total wire length on LAYER Metal5 = 30489 um.
#Total wire length on LAYER Metal6 = 4725 um.
#Total wire length on LAYER Metal7 = 623 um.
#Total wire length on LAYER Metal8 = 458 um.
#Total wire length on LAYER Metal9 = 355 um.
#Total wire length on LAYER Metal10 = 20 um.
#Total wire length on LAYER Metal11 = 19 um.
#Total number of vias = 73840
#Up-Via Summary (total 73840):
#           
#-----------------------
# Metal1          36652
# Metal2          25506
# Metal3           7589
# Metal4           3277
# Metal5            743
# Metal6             39
# Metal7             23
# Metal8              8
# Metal9              2
# Metal10             1
#-----------------------
#                 73840 
#
#Total number of involved regular nets 1901
#Maximum src to sink distance  297.3
#Average of max src_to_sink distance  53.6
#Average of ave src_to_sink distance  33.3
#Max overcon = 2 tracks.
#Total overcon = 0.03%.
#Worst layer Gcell overcon rate = 0.01%.
#
#Global routing statistics:
#Cpu time = 00:00:12
#Elapsed time = 00:00:12
#Increased memory = 37.70 (MB)
#Total memory = 2220.26 (MB)
#Peak memory = 2628.84 (MB)
#
#Finished global routing on Wed Jan 10 19:18:55 2024
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2219.02 (MB), peak = 2628.84 (MB)
#Start Track Assignment.
#Done with 16601 horizontal wires in 3 hboxes and 17246 vertical wires in 3 hboxes.
#Done with 4060 horizontal wires in 3 hboxes and 4159 vertical wires in 3 hboxes.
#Done with 3 horizontal wires in 3 hboxes and 3 vertical wires in 3 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# Metal1       180.38 	  0.00%  	  0.00% 	  0.00%
# Metal2     47138.51 	  0.07%  	  0.00% 	  0.00%
# Metal3     61227.34 	  0.17%  	  0.00% 	  0.01%
# Metal4     46904.75 	  0.02%  	  0.00% 	  0.00%
# Metal5     28314.61 	  0.01%  	  0.00% 	  0.00%
# Metal6      3173.04 	  0.00%  	  0.00% 	  0.00%
# Metal7       618.84 	  0.00%  	  0.00% 	  0.00%
# Metal8       462.91 	  0.00%  	  0.00% 	  0.00%
# Metal9       355.43 	  0.00%  	  0.00% 	  0.00%
# Metal10       21.51 	  0.00%  	  0.00% 	  0.00%
# Metal11       19.47 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All      188416.78  	  0.08% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 195910 um.
#Total half perimeter of net bounding box = 181778 um.
#Total wire length on LAYER Metal1 = 179 um.
#Total wire length on LAYER Metal2 = 48880 um.
#Total wire length on LAYER Metal3 = 62685 um.
#Total wire length on LAYER Metal4 = 47593 um.
#Total wire length on LAYER Metal5 = 30379 um.
#Total wire length on LAYER Metal6 = 4721 um.
#Total wire length on LAYER Metal7 = 617 um.
#Total wire length on LAYER Metal8 = 461 um.
#Total wire length on LAYER Metal9 = 355 um.
#Total wire length on LAYER Metal10 = 21 um.
#Total wire length on LAYER Metal11 = 19 um.
#Total number of vias = 73840
#Up-Via Summary (total 73840):
#           
#-----------------------
# Metal1          36652
# Metal2          25506
# Metal3           7589
# Metal4           3277
# Metal5            743
# Metal6             39
# Metal7             23
# Metal8              8
# Metal9              2
# Metal10             1
#-----------------------
#                 73840 
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2219.39 (MB), peak = 2628.84 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Start post global route fixing for timing critical nets ...
#
#* Updating design timing data...
#Extracting RC...
Un-suppress "**WARN ..." messages.
#
#Start tQuantus RC extraction...
#Finish check_net_pin_list step Enter extract_rc_after_routing
#Extract in track assign mode
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner default_emulate_rc_corner /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 125.000000 (real) 
#METAL_1 -> Metal1 (1)
#METAL_2 -> Metal2 (2)
#METAL_3 -> Metal3 (3)
#METAL_4 -> Metal4 (4)
#METAL_5 -> Metal5 (5)
#METAL_6 -> Metal6 (6)
#METAL_7 -> Metal7 (7)
#METAL_8 -> Metal8 (8)
#METAL_9 -> Metal9 (9)
#METAL_10 -> Metal10 (10)
#METAL_11 -> Metal11 (11)
#SADV_On
# Corner(s) : 
#default_emulate_rc_corner [125.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 125.000000
# Ref. Temp   : 25.000000
#SADV_Off
#total pattern=286 [11, 792]
#Generating the tQuantus model file automatically.
#num_tile=24090 avg_aspect_ratio=2.082489 
#Vertical num_row 55 per_row= 432 halo= 12000 
#hor_num_col = 63 final aspect_ratio= 1.726033
#Build RC corners: cpu time = 00:00:27, elapsed time = 00:00:31, memory = 2348.68 (MB), peak = 2628.84 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 2353.77 (MB)
#Peak memory = 2628.84 (MB)
#begin processing metal fill model file
#end processing metal fill model file
#
#Start Post Track Assignment Wire Spread.
#Done with 5109 horizontal wires in 3 hboxes and 5364 vertical wires in 3 hboxes.
#Complete Post Track Assignment Wire Spread.
#
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#4x4 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 9 hboxes with single thread on machine with  2.30GHz 512KB Cache 12CPU...
#Process 0 special clock nets for rc extraction
#Total 10525 nets were built. 376 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:04, elapsed time = 00:00:04 .
#   Increased memory =    47.89 (MB), total memory =  2401.83 (MB), peak memory =  2628.84 (MB)
#
#Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2358.12 (MB), peak = 2628.84 (MB)
#RC Statistics: 51226 Res, 32567 Ground Cap, 4332 XCap (Edge to Edge)
#RC V/H edge ratio: 0.43, Avg V/H Edge Length: 3213.93 (34482), Avg L-Edge Length: 14355.09 (10419)
#Register nets and terms for rcdb /tmp/innovus_temp_28825_cn90.it.auth.gr_paschalk_tq4efp/nr28825_laOhEq.rcdb.d
#Finish registering nets and terms for rcdb.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 70622 nodes, 60097 edges, and 9664 xcaps
#376 inserted nodes are removed
#Remove Post Track Assignment Wire Spread
Restoring parasitic data from file '/tmp/innovus_temp_28825_cn90.it.auth.gr_paschalk_tq4efp/nr28825_laOhEq.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3505.289M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_28825_cn90.it.auth.gr_paschalk_tq4efp/nr28825_laOhEq.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell picorv32 has rcdb /tmp/innovus_temp_28825_cn90.it.auth.gr_paschalk_tq4efp/nr28825_laOhEq.rcdb.d specified
Cell picorv32, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.9 real: 0:00:01.0 mem: 3481.289M)
#
#Restore RCDB.
#Remove Post Track Assignment Wire Spread
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:36
#Elapsed time = 00:00:41
#Increased memory = 136.09 (MB)
#Total memory = 2355.73 (MB)
#Peak memory = 2628.84 (MB)
#
Un-suppress "**WARN ..." messages.
#RC Extraction Completed...
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
#Reporting timing...
**WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
#Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 10.000 (ns)
#Stage 1: cpu time = 00:00:08, elapsed time = 00:00:07, memory = 2361.64 (MB), peak = 2628.84 (MB)
#Library Standard Delay: 41.70ps
#Slack threshold: 0.00ps
#*** Analyzed 0 timing critical paths, and collected 0.
#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2362.69 (MB), peak = 2628.84 (MB)
#Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2363.33 (MB), peak = 2628.84 (MB)
**WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
Worst slack reported in the design = 2.179546 (late)
*** writeDesignTiming (0:00:00.8) ***
#Stage 4: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2363.58 (MB), peak = 2628.84 (MB)
Un-suppress "**WARN ..." messages.
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 0
#Number of critical nets: 0
#	level 1 [   0.0, -1000.0]: 0 nets
#	level 2 [   0.0, -1000.0]: 0 nets
#	level 3 [   0.0, -1000.0]: 0 nets
#Total number of nets: 10525
#Total number of significant detoured timing critical nets is 0
#Total number of selected detoured timing critical nets is 0
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#+--------------------------+-----------+
#
#----------------------------------------------------
Current (total cpu=0:24:25, real=2:31:48, peak res=2628.8M, current mem=2292.0M)
picorv32
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2302.7M, current mem=2302.7M)
Current (total cpu=0:24:26, real=2:31:48, peak res=2628.8M, current mem=2302.7M)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2302.76 (MB), peak = 2628.84 (MB)
#* Importing design timing data...
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 0
#Number of critical nets: 0
#	level 1 [   0.0, -1000.0]: 0 nets
#	level 2 [   0.0, -1000.0]: 0 nets
#	level 3 [   0.0, -1000.0]: 0 nets
#Total number of nets: 10525
#
#timing driven effort level: 3
#Start Track Assignment With Timing Driven.
#Done with 627 horizontal wires in 3 hboxes and 630 vertical wires in 3 hboxes.
#Done with 122 horizontal wires in 3 hboxes and 132 vertical wires in 3 hboxes.
#Done with 3 horizontal wires in 3 hboxes and 3 vertical wires in 3 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# Metal1       180.38 	  0.00%  	  0.00% 	  0.00%
# Metal2     47079.33 	  0.03%  	  0.00% 	  0.00%
# Metal3     61216.40 	  0.14%  	  0.00% 	  0.00%
# Metal4     46899.00 	  0.01%  	  0.00% 	  0.00%
# Metal5     28313.95 	  0.00%  	  0.00% 	  0.00%
# Metal6      3174.75 	  0.00%  	  0.00% 	  0.00%
# Metal7       618.84 	  0.00%  	  0.00% 	  0.00%
# Metal8       462.91 	  0.00%  	  0.00% 	  0.00%
# Metal9       355.23 	  0.00%  	  0.00% 	  0.00%
# Metal10       21.51 	  0.00%  	  0.00% 	  0.00%
# Metal11       19.47 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All      188341.76  	  0.06% 	  0.00% 	  0.00%
#Complete Track Assignment With Timing Driven.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 195859 um.
#Total half perimeter of net bounding box = 181778 um.
#Total wire length on LAYER Metal1 = 179 um.
#Total wire length on LAYER Metal2 = 48836 um.
#Total wire length on LAYER Metal3 = 62692 um.
#Total wire length on LAYER Metal4 = 47585 um.
#Total wire length on LAYER Metal5 = 30371 um.
#Total wire length on LAYER Metal6 = 4722 um.
#Total wire length on LAYER Metal7 = 617 um.
#Total wire length on LAYER Metal8 = 461 um.
#Total wire length on LAYER Metal9 = 355 um.
#Total wire length on LAYER Metal10 = 21 um.
#Total wire length on LAYER Metal11 = 19 um.
#Total number of vias = 73840
#Up-Via Summary (total 73840):
#           
#-----------------------
# Metal1          36652
# Metal2          25506
# Metal3           7589
# Metal4           3277
# Metal5            743
# Metal6             39
# Metal7             23
# Metal8              8
# Metal9              2
# Metal10             1
#-----------------------
#                 73840 
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2302.82 (MB), peak = 2628.84 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:01:11
#Elapsed time = 00:01:15
#Increased memory = 174.82 (MB)
#Total memory = 2302.82 (MB)
#Peak memory = 2628.84 (MB)
#Start reading timing information from file .timing_file_28825.tif.gz ...
#Read in timing information for 409 ports, 9529 instances from timing file .timing_file_28825.tif.gz.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 184
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   Totals
#	Metal1        0       52      109      161
#	Metal2        1        0       22       23
#	Totals        1       52      131      184
#1530 out of 9529 instances (16.1%) need to be verified(marked ipoed), dirty area = 5.7%.
#68.5% of the total area is being checked for drcs
#68.5% of the total area was checked
#   number of violations = 185
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   Totals
#	Metal1        0       53      109      162
#	Metal2        1        0       22       23
#	Totals        1       53      131      185
#cpu time = 00:01:33, elapsed time = 00:01:33, memory = 2299.30 (MB), peak = 2628.84 (MB)
#start 1st optimization iteration ...
#   number of violations = 17
#
#    By Layer and Type :
#	          Short     Loop   Totals
#	Metal1        1        0        1
#	Metal2       15        1       16
#	Totals       16        1       17
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 2297.29 (MB), peak = 2628.84 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 209585 um.
#Total half perimeter of net bounding box = 181778 um.
#Total wire length on LAYER Metal1 = 3128 um.
#Total wire length on LAYER Metal2 = 57606 um.
#Total wire length on LAYER Metal3 = 63542 um.
#Total wire length on LAYER Metal4 = 48980 um.
#Total wire length on LAYER Metal5 = 29834 um.
#Total wire length on LAYER Metal6 = 5118 um.
#Total wire length on LAYER Metal7 = 593 um.
#Total wire length on LAYER Metal8 = 420 um.
#Total wire length on LAYER Metal9 = 331 um.
#Total wire length on LAYER Metal10 = 18 um.
#Total wire length on LAYER Metal11 = 13 um.
#Total number of vias = 80424
#Total number of multi-cut vias = 52823 ( 65.7%)
#Total number of single cut vias = 27601 ( 34.3%)
#Up-Via Summary (total 80424):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         13456 ( 35.3%)     24617 ( 64.7%)      38073
# Metal2          9289 ( 31.8%)     19955 ( 68.2%)      29244
# Metal3          3069 ( 34.3%)      5868 ( 65.7%)       8937
# Metal4          1237 ( 37.1%)      2100 ( 62.9%)       3337
# Metal5           544 ( 71.6%)       216 ( 28.4%)        760
# Metal6             2 (  5.1%)        37 ( 94.9%)         39
# Metal7             2 (  8.7%)        21 ( 91.3%)         23
# Metal8             1 ( 12.5%)         7 ( 87.5%)          8
# Metal9             1 ( 50.0%)         1 ( 50.0%)          2
# Metal10            0 (  0.0%)         1 (100.0%)          1
#-----------------------------------------------------------
#                27601 ( 34.3%)     52823 ( 65.7%)      80424 
#
#Total number of DRC violations = 17
#Total number of violations on LAYER Metal1 = 1
#Total number of violations on LAYER Metal2 = 16
#Total number of violations on LAYER Metal3 = 0
#Total number of violations on LAYER Metal4 = 0
#Total number of violations on LAYER Metal5 = 0
#Total number of violations on LAYER Metal6 = 0
#Total number of violations on LAYER Metal7 = 0
#Total number of violations on LAYER Metal8 = 0
#Total number of violations on LAYER Metal9 = 0
#Total number of violations on LAYER Metal10 = 0
#Total number of violations on LAYER Metal11 = 0
#Cpu time = 00:01:44
#Elapsed time = 00:01:44
#Increased memory = -5.53 (MB)
#Total memory = 2297.29 (MB)
#Peak memory = 2628.84 (MB)
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 17
#
#    By Layer and Type :
#	          Short     Loop   Totals
#	Metal1        1        0        1
#	Metal2       15        1       16
#	Totals       16        1       17
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 2296.71 (MB), peak = 2628.84 (MB)
#CELL_VIEW picorv32,init has 17 DRC violations
#Total number of DRC violations = 17
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER Metal1 = 1
#Total number of violations on LAYER Metal2 = 16
#Total number of violations on LAYER Metal3 = 0
#Total number of violations on LAYER Metal4 = 0
#Total number of violations on LAYER Metal5 = 0
#Total number of violations on LAYER Metal6 = 0
#Total number of violations on LAYER Metal7 = 0
#Total number of violations on LAYER Metal8 = 0
#Total number of violations on LAYER Metal9 = 0
#Total number of violations on LAYER Metal10 = 0
#Total number of violations on LAYER Metal11 = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Wed Jan 10 19:21:43 2024
#
#
#Start Post Route Wire Spread.
#Done with 2667 horizontal wires in 5 hboxes and 2805 vertical wires in 6 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 211807 um.
#Total half perimeter of net bounding box = 181778 um.
#Total wire length on LAYER Metal1 = 3139 um.
#Total wire length on LAYER Metal2 = 58016 um.
#Total wire length on LAYER Metal3 = 64344 um.
#Total wire length on LAYER Metal4 = 49717 um.
#Total wire length on LAYER Metal5 = 30084 um.
#Total wire length on LAYER Metal6 = 5131 um.
#Total wire length on LAYER Metal7 = 593 um.
#Total wire length on LAYER Metal8 = 420 um.
#Total wire length on LAYER Metal9 = 331 um.
#Total wire length on LAYER Metal10 = 18 um.
#Total wire length on LAYER Metal11 = 13 um.
#Total number of vias = 80424
#Total number of multi-cut vias = 52823 ( 65.7%)
#Total number of single cut vias = 27601 ( 34.3%)
#Up-Via Summary (total 80424):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         13456 ( 35.3%)     24617 ( 64.7%)      38073
# Metal2          9289 ( 31.8%)     19955 ( 68.2%)      29244
# Metal3          3069 ( 34.3%)      5868 ( 65.7%)       8937
# Metal4          1237 ( 37.1%)      2100 ( 62.9%)       3337
# Metal5           544 ( 71.6%)       216 ( 28.4%)        760
# Metal6             2 (  5.1%)        37 ( 94.9%)         39
# Metal7             2 (  8.7%)        21 ( 91.3%)         23
# Metal8             1 ( 12.5%)         7 ( 87.5%)          8
# Metal9             1 ( 50.0%)         1 ( 50.0%)          2
# Metal10            0 (  0.0%)         1 (100.0%)          1
#-----------------------------------------------------------
#                27601 ( 34.3%)     52823 ( 65.7%)      80424 
#
#
#Start DRC checking..
#   number of violations = 17
#
#    By Layer and Type :
#	          Short     Loop   Totals
#	Metal1        1        0        1
#	Metal2       15        1       16
#	Totals       16        1       17
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 2296.87 (MB), peak = 2628.84 (MB)
#CELL_VIEW picorv32,init has 17 DRC violations
#Total number of DRC violations = 17
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER Metal1 = 1
#Total number of violations on LAYER Metal2 = 16
#Total number of violations on LAYER Metal3 = 0
#Total number of violations on LAYER Metal4 = 0
#Total number of violations on LAYER Metal5 = 0
#Total number of violations on LAYER Metal6 = 0
#Total number of violations on LAYER Metal7 = 0
#Total number of violations on LAYER Metal8 = 0
#Total number of violations on LAYER Metal9 = 0
#Total number of violations on LAYER Metal10 = 0
#Total number of violations on LAYER Metal11 = 0
#   number of violations = 17
#
#    By Layer and Type :
#	          Short     Loop   Totals
#	Metal1        1        0        1
#	Metal2       15        1       16
#	Totals       16        1       17
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 2296.87 (MB), peak = 2628.84 (MB)
#CELL_VIEW picorv32,init has 17 DRC violations
#Total number of DRC violations = 17
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER Metal1 = 1
#Total number of violations on LAYER Metal2 = 16
#Total number of violations on LAYER Metal3 = 0
#Total number of violations on LAYER Metal4 = 0
#Total number of violations on LAYER Metal5 = 0
#Total number of violations on LAYER Metal6 = 0
#Total number of violations on LAYER Metal7 = 0
#Total number of violations on LAYER Metal8 = 0
#Total number of violations on LAYER Metal9 = 0
#Total number of violations on LAYER Metal10 = 0
#Total number of violations on LAYER Metal11 = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 211807 um.
#Total half perimeter of net bounding box = 181778 um.
#Total wire length on LAYER Metal1 = 3139 um.
#Total wire length on LAYER Metal2 = 58016 um.
#Total wire length on LAYER Metal3 = 64344 um.
#Total wire length on LAYER Metal4 = 49717 um.
#Total wire length on LAYER Metal5 = 30084 um.
#Total wire length on LAYER Metal6 = 5131 um.
#Total wire length on LAYER Metal7 = 593 um.
#Total wire length on LAYER Metal8 = 420 um.
#Total wire length on LAYER Metal9 = 331 um.
#Total wire length on LAYER Metal10 = 18 um.
#Total wire length on LAYER Metal11 = 13 um.
#Total number of vias = 80424
#Total number of multi-cut vias = 52823 ( 65.7%)
#Total number of single cut vias = 27601 ( 34.3%)
#Up-Via Summary (total 80424):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         13456 ( 35.3%)     24617 ( 64.7%)      38073
# Metal2          9289 ( 31.8%)     19955 ( 68.2%)      29244
# Metal3          3069 ( 34.3%)      5868 ( 65.7%)       8937
# Metal4          1237 ( 37.1%)      2100 ( 62.9%)       3337
# Metal5           544 ( 71.6%)       216 ( 28.4%)        760
# Metal6             2 (  5.1%)        37 ( 94.9%)         39
# Metal7             2 (  8.7%)        21 ( 91.3%)         23
# Metal8             1 ( 12.5%)         7 ( 87.5%)          8
# Metal9             1 ( 50.0%)         1 ( 50.0%)          2
# Metal10            0 (  0.0%)         1 (100.0%)          1
#-----------------------------------------------------------
#                27601 ( 34.3%)     52823 ( 65.7%)      80424 
#
#detailRoute Statistics:
#Cpu time = 00:02:01
#Elapsed time = 00:02:01
#Increased memory = -5.95 (MB)
#Total memory = 2296.88 (MB)
#Peak memory = 2628.84 (MB)
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:03:21
#Elapsed time = 00:03:26
#Increased memory = 137.03 (MB)
#Total memory = 2246.72 (MB)
#Peak memory = 2628.84 (MB)
#Number of warnings = 2
#Total number of warnings = 18
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Jan 10 19:21:54 2024
#
#Default setup view is reset to default_emulate_view.
#Default setup view is reset to default_emulate_view.
AAE_INFO: Post Route call back at the end of routeDesign
#routeDesign: cpu time = 00:03:22, elapsed time = 00:03:27, memory = 2232.55 (MB), peak = 2628.84 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
WARNING   TCLCMD-1403          1  '%s'                                     
*** Message Summary: 3 warning(s), 0 error(s)

<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
<CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2232.08 (MB), peak = 2628.84 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#**INFO: setDesignMode -flowEffort standard
#**INFO: setDesignMode -powerEffort none
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -droutePostRouteSpreadWire                     1
setNanoRouteMode -droutePostRouteWidenWireRule                  LEFSpecialRouteSpec
setNanoRouteMode -drouteUseLefPinTaperRule                      true
setNanoRouteMode -drouteUseMultiCutViaEffort                    medium
setNanoRouteMode -extractRcModelFile                            rc_model.bin
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           41.7
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeBottomRoutingLayer                       1
setNanoRouteMode -routeTopRoutingLayer                          11
setNanoRouteMode -routeWithSiDriven                             true
setNanoRouteMode -routeWithTimingDriven                         true
setNanoRouteMode -timingEngine                                  {}
setDesignMode -process                                          45
setExtractRCMode -coupling_c_th                                 0.1
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -socv_accuracy_mode                             low
setSIMode -separate_delta_delay_on_data                         true

#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=3364.4M, init mem=3364.4M)
*info: Placed = 9529           (Fixed = 38)
*info: Unplaced = 0           
Placement Density:71.46%(31904/44646)
Placement Density (including fixed std cells):71.46%(31904/44646)
Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.2, real=0:00:00.0; mem=3364.4M)
#WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=3364.4M) ***

globalDetailRoute

#Start globalDetailRoute on Wed Jan 10 19:26:34 2024
#
#Warning: design is detail-routed. Trial route is skipped!
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=10716)
#Start reading timing information from file .timing_file_28825.tif.gz ...
#Read in timing information for 409 ports, 9529 instances from timing file .timing_file_28825.tif.gz.
#NanoRoute Version 21.35-s114_1 NR220912-2004/21_15-UB
#Total number of trivial nets (e.g. < 2 pins) = 190 (skipped).
#Total number of routable nets = 10526.
#Total number of nets in the design = 10716.
#10526 routable nets have routed wires.
#39 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#No nets have been global routed.
#Start routing data preparation on Wed Jan 10 19:26:36 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.900.
#Voltage range [0.000 - 0.900] has 10641 nets.
#Voltage range [0.900 - 0.900] has 1 net.
#Voltage range [0.000 - 0.000] has 74 nets.
#Build and mark too close pins for the same net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2237.38 (MB), peak = 2628.84 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 2278.43 (MB), peak = 2628.84 (MB)
#
#Finished routing data preparation on Wed Jan 10 19:26:44 2024
#
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 44.93 (MB)
#Total memory = 2278.43 (MB)
#Peak memory = 2628.84 (MB)
#
#
#Start global routing on Wed Jan 10 19:26:44 2024
#
#
#Start global routing initialization on Wed Jan 10 19:26:44 2024
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 44.93 (MB)
#Total memory = 2278.43 (MB)
#Peak memory = 2628.84 (MB)
#
#Start Detail Routing..
#start 1st optimization iteration ...
#   number of violations = 15
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	Metal1        0        0        0
#	Metal2        2       13       15
#	Totals        2       13       15
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2277.66 (MB), peak = 2628.84 (MB)
#start 2nd optimization iteration ...
#   number of violations = 15
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	Metal1        0        0        0
#	Metal2        1       14       15
#	Totals        1       14       15
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2278.52 (MB), peak = 2628.84 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2280.26 (MB), peak = 2628.84 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 211840 um.
#Total half perimeter of net bounding box = 181778 um.
#Total wire length on LAYER Metal1 = 3138 um.
#Total wire length on LAYER Metal2 = 57961 um.
#Total wire length on LAYER Metal3 = 64344 um.
#Total wire length on LAYER Metal4 = 49730 um.
#Total wire length on LAYER Metal5 = 30102 um.
#Total wire length on LAYER Metal6 = 5187 um.
#Total wire length on LAYER Metal7 = 593 um.
#Total wire length on LAYER Metal8 = 420 um.
#Total wire length on LAYER Metal9 = 331 um.
#Total wire length on LAYER Metal10 = 18 um.
#Total wire length on LAYER Metal11 = 13 um.
#Total number of vias = 80478
#Total number of multi-cut vias = 52813 ( 65.6%)
#Total number of single cut vias = 27665 ( 34.4%)
#Up-Via Summary (total 80478):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         13462 ( 35.4%)     24610 ( 64.6%)      38072
# Metal2          9297 ( 31.8%)     19952 ( 68.2%)      29249
# Metal3          3088 ( 34.5%)      5868 ( 65.5%)       8956
# Metal4          1252 ( 37.4%)      2100 ( 62.6%)       3352
# Metal5           560 ( 72.2%)       216 ( 27.8%)        776
# Metal6             2 (  5.1%)        37 ( 94.9%)         39
# Metal7             2 (  8.7%)        21 ( 91.3%)         23
# Metal8             1 ( 12.5%)         7 ( 87.5%)          8
# Metal9             1 ( 50.0%)         1 ( 50.0%)          2
# Metal10            0 (  0.0%)         1 (100.0%)          1
#-----------------------------------------------------------
#                27665 ( 34.4%)     52813 ( 65.6%)      80478 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 1.83 (MB)
#Total memory = 2280.26 (MB)
#Peak memory = 2628.84 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2280.30 (MB), peak = 2628.84 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 211840 um.
#Total half perimeter of net bounding box = 181778 um.
#Total wire length on LAYER Metal1 = 3138 um.
#Total wire length on LAYER Metal2 = 57961 um.
#Total wire length on LAYER Metal3 = 64344 um.
#Total wire length on LAYER Metal4 = 49730 um.
#Total wire length on LAYER Metal5 = 30102 um.
#Total wire length on LAYER Metal6 = 5187 um.
#Total wire length on LAYER Metal7 = 593 um.
#Total wire length on LAYER Metal8 = 420 um.
#Total wire length on LAYER Metal9 = 331 um.
#Total wire length on LAYER Metal10 = 18 um.
#Total wire length on LAYER Metal11 = 13 um.
#Total number of vias = 80478
#Total number of multi-cut vias = 52813 ( 65.6%)
#Total number of single cut vias = 27665 ( 34.4%)
#Up-Via Summary (total 80478):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         13462 ( 35.4%)     24610 ( 64.6%)      38072
# Metal2          9297 ( 31.8%)     19952 ( 68.2%)      29249
# Metal3          3088 ( 34.5%)      5868 ( 65.5%)       8956
# Metal4          1252 ( 37.4%)      2100 ( 62.6%)       3352
# Metal5           560 ( 72.2%)       216 ( 27.8%)        776
# Metal6             2 (  5.1%)        37 ( 94.9%)         39
# Metal7             2 (  8.7%)        21 ( 91.3%)         23
# Metal8             1 ( 12.5%)         7 ( 87.5%)          8
# Metal9             1 ( 50.0%)         1 ( 50.0%)          2
# Metal10            0 (  0.0%)         1 (100.0%)          1
#-----------------------------------------------------------
#                27665 ( 34.4%)     52813 ( 65.6%)      80478 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 211840 um.
#Total half perimeter of net bounding box = 181778 um.
#Total wire length on LAYER Metal1 = 3138 um.
#Total wire length on LAYER Metal2 = 57961 um.
#Total wire length on LAYER Metal3 = 64344 um.
#Total wire length on LAYER Metal4 = 49730 um.
#Total wire length on LAYER Metal5 = 30102 um.
#Total wire length on LAYER Metal6 = 5187 um.
#Total wire length on LAYER Metal7 = 593 um.
#Total wire length on LAYER Metal8 = 420 um.
#Total wire length on LAYER Metal9 = 331 um.
#Total wire length on LAYER Metal10 = 18 um.
#Total wire length on LAYER Metal11 = 13 um.
#Total number of vias = 80478
#Total number of multi-cut vias = 52813 ( 65.6%)
#Total number of single cut vias = 27665 ( 34.4%)
#Up-Via Summary (total 80478):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         13462 ( 35.4%)     24610 ( 64.6%)      38072
# Metal2          9297 ( 31.8%)     19952 ( 68.2%)      29249
# Metal3          3088 ( 34.5%)      5868 ( 65.5%)       8956
# Metal4          1252 ( 37.4%)      2100 ( 62.6%)       3352
# Metal5           560 ( 72.2%)       216 ( 27.8%)        776
# Metal6             2 (  5.1%)        37 ( 94.9%)         39
# Metal7             2 (  8.7%)        21 ( 91.3%)         23
# Metal8             1 ( 12.5%)         7 ( 87.5%)          8
# Metal9             1 ( 50.0%)         1 ( 50.0%)          2
# Metal10            0 (  0.0%)         1 (100.0%)          1
#-----------------------------------------------------------
#                27665 ( 34.4%)     52813 ( 65.6%)      80478 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 2279.27 (MB), peak = 2628.84 (MB)
#CELL_VIEW picorv32,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Wed Jan 10 19:27:00 2024
#
#
#Start Post Route Wire Spread.
#Done with 98 horizontal wires in 5 hboxes and 296 vertical wires in 6 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 211880 um.
#Total half perimeter of net bounding box = 181778 um.
#Total wire length on LAYER Metal1 = 3139 um.
#Total wire length on LAYER Metal2 = 57976 um.
#Total wire length on LAYER Metal3 = 64354 um.
#Total wire length on LAYER Metal4 = 49741 um.
#Total wire length on LAYER Metal5 = 30106 um.
#Total wire length on LAYER Metal6 = 5188 um.
#Total wire length on LAYER Metal7 = 593 um.
#Total wire length on LAYER Metal8 = 420 um.
#Total wire length on LAYER Metal9 = 331 um.
#Total wire length on LAYER Metal10 = 18 um.
#Total wire length on LAYER Metal11 = 13 um.
#Total number of vias = 80478
#Total number of multi-cut vias = 52813 ( 65.6%)
#Total number of single cut vias = 27665 ( 34.4%)
#Up-Via Summary (total 80478):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         13462 ( 35.4%)     24610 ( 64.6%)      38072
# Metal2          9297 ( 31.8%)     19952 ( 68.2%)      29249
# Metal3          3088 ( 34.5%)      5868 ( 65.5%)       8956
# Metal4          1252 ( 37.4%)      2100 ( 62.6%)       3352
# Metal5           560 ( 72.2%)       216 ( 27.8%)        776
# Metal6             2 (  5.1%)        37 ( 94.9%)         39
# Metal7             2 (  8.7%)        21 ( 91.3%)         23
# Metal8             1 ( 12.5%)         7 ( 87.5%)          8
# Metal9             1 ( 50.0%)         1 ( 50.0%)          2
# Metal10            0 (  0.0%)         1 (100.0%)          1
#-----------------------------------------------------------
#                27665 ( 34.4%)     52813 ( 65.6%)      80478 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 2278.79 (MB), peak = 2628.84 (MB)
#CELL_VIEW picorv32,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#   number of violations = 0
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 2278.79 (MB), peak = 2628.84 (MB)
#CELL_VIEW picorv32,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 211880 um.
#Total half perimeter of net bounding box = 181778 um.
#Total wire length on LAYER Metal1 = 3139 um.
#Total wire length on LAYER Metal2 = 57976 um.
#Total wire length on LAYER Metal3 = 64354 um.
#Total wire length on LAYER Metal4 = 49741 um.
#Total wire length on LAYER Metal5 = 30106 um.
#Total wire length on LAYER Metal6 = 5188 um.
#Total wire length on LAYER Metal7 = 593 um.
#Total wire length on LAYER Metal8 = 420 um.
#Total wire length on LAYER Metal9 = 331 um.
#Total wire length on LAYER Metal10 = 18 um.
#Total wire length on LAYER Metal11 = 13 um.
#Total number of vias = 80478
#Total number of multi-cut vias = 52813 ( 65.6%)
#Total number of single cut vias = 27665 ( 34.4%)
#Up-Via Summary (total 80478):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         13462 ( 35.4%)     24610 ( 64.6%)      38072
# Metal2          9297 ( 31.8%)     19952 ( 68.2%)      29249
# Metal3          3088 ( 34.5%)      5868 ( 65.5%)       8956
# Metal4          1252 ( 37.4%)      2100 ( 62.6%)       3352
# Metal5           560 ( 72.2%)       216 ( 27.8%)        776
# Metal6             2 (  5.1%)        37 ( 94.9%)         39
# Metal7             2 (  8.7%)        21 ( 91.3%)         23
# Metal8             1 ( 12.5%)         7 ( 87.5%)          8
# Metal9             1 ( 50.0%)         1 ( 50.0%)          2
# Metal10            0 (  0.0%)         1 (100.0%)          1
#-----------------------------------------------------------
#                27665 ( 34.4%)     52813 ( 65.6%)      80478 
#
#detailRoute Statistics:
#Cpu time = 00:00:25
#Elapsed time = 00:00:25
#Increased memory = 0.36 (MB)
#Total memory = 2278.79 (MB)
#Peak memory = 2628.84 (MB)
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:00:35
#Elapsed time = 00:00:36
#Increased memory = 2.18 (MB)
#Total memory = 2234.91 (MB)
#Peak memory = 2628.84 (MB)
#Number of warnings = 1
#Total number of warnings = 21
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Jan 10 19:27:10 2024
#
#Default setup view is reset to default_emulate_view.
#Default setup view is reset to default_emulate_view.
AAE_INFO: Post Route call back at the end of routeDesign
#routeDesign: cpu time = 00:00:36, elapsed time = 00:00:36, memory = 2234.94 (MB), peak = 2628.84 (MB)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> optDesign -postRoute -setup -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2234.8M, totSessionCpu=0:27:42 **
*** optDesign #1 [begin] : totSession cpu/real = 0:27:41.7/2:40:09.2 (0.2), mem = 3375.1M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:27:41.7/2:40:09.2 (0.2), mem = 3375.1M
**INFO: User settings:
setNanoRouteMode -droutePostRouteSpreadWire                     1
setNanoRouteMode -droutePostRouteWidenWireRule                  LEFSpecialRouteSpec
setNanoRouteMode -drouteUseLefPinTaperRule                      true
setNanoRouteMode -drouteUseMultiCutViaEffort                    medium
setNanoRouteMode -extractRcModelFile                            rc_model.bin
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           41.7
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeBottomRoutingLayer                       1
setNanoRouteMode -routeTopRoutingLayer                          11
setNanoRouteMode -routeWithSiDriven                             true
setNanoRouteMode -routeWithTimingDriven                         true
setNanoRouteMode -timingEngine                                  {}
setDesignMode -process                                          45
setExtractRCMode -coupling_c_th                                 0.1
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setUsefulSkewMode -ecoRoute                                     false
setUsefulSkewMode -maxAllowedDelay                              1
setUsefulSkewMode -noBoundary                                   false
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -socv_accuracy_mode                             low
setOptMode -activeSetupViews                                    { default_emulate_view }
setOptMode -autoSetupViews                                      { default_emulate_view}
setOptMode -autoTDGRSetupViews                                  { default_emulate_view}
setOptMode -drcMargin                                           0
setOptMode -fixDrc                                              true
setOptMode -optimizeFF                                          true
setOptMode -preserveAllSequential                               false
setOptMode -setupTargetSlack                                    0
setSIMode -separate_delta_delay_on_data                         true
setPlaceMode -place_detail_check_route                          false
setPlaceMode -place_detail_preserve_routing                     true
setPlaceMode -place_detail_remove_affected_routing              false
setPlaceMode -place_detail_swap_eeq_cells                       false
setPlaceMode -place_global_clock_gate_aware                     true
setPlaceMode -place_global_cong_effort                          high
setPlaceMode -place_global_ignore_scan                          true
setPlaceMode -place_global_ignore_spare                         false
setPlaceMode -place_global_module_aware_spare                   false
setPlaceMode -place_global_place_io_pins                        true
setPlaceMode -place_global_reorder_scan                         true
setPlaceMode -powerDriven                                       false
setPlaceMode -timingDriven                                      true
setAnalysisMode -analysisType                                   single
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockPropagation                               sdcControl
setAnalysisMode -usefulSkew                                     true

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
Switching SI Aware to true by default in postroute mode   
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
**Info: (IMPSP-307): Design contains fractional 1 cell.
**WARN: (IMPOPT-7320):	Glitch fixing is enabled but glitch report is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 2214.5M, totSessionCpu=0:27:43 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
**Info: (IMPSP-307): Design contains fractional 1 cell.
Begin checking placement ... (start mem=3339.6M, init mem=3339.6M)
*info: Placed = 9529           (Fixed = 38)
*info: Unplaced = 0           
Placement Density:71.46%(31904/44646)
Placement Density (including fixed std cells):71.46%(31904/44646)
Finished checkPlace (total: cpu=0:00:00.3, real=0:00:00.0; vio checks: cpu=0:00:00.2, real=0:00:00.0; mem=3339.6M)

**ERROR: (IMPOPT-6080):	AAE-SI Optimization can only be turned on when the timing analysis mode is set to OCV.

Info: Destroy the CCOpt slew target map.
*** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.7/0:00:01.7 (1.0), totSession cpu/real = 0:27:43.4/2:40:10.9 (0.2), mem = 3339.6M
*** optDesign #1 [finish] : cpu/real = 0:00:01.7/0:00:01.8 (1.0), totSession cpu/real = 0:27:43.4/2:40:10.9 (0.2), mem = 3339.6M
0
<CMD> setDelayCalMode -engine aae -SIAware true
<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> optDesign -postRoute -setup -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2194.1M, totSessionCpu=0:27:46 **
*** optDesign #2 [begin] : totSession cpu/real = 0:27:46.5/2:40:37.1 (0.2), mem = 3325.6M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:27:46.5/2:40:37.1 (0.2), mem = 3325.6M
**INFO: User settings:
setNanoRouteMode -droutePostRouteSpreadWire                     1
setNanoRouteMode -droutePostRouteWidenWireRule                  LEFSpecialRouteSpec
setNanoRouteMode -drouteUseLefPinTaperRule                      true
setNanoRouteMode -drouteUseMultiCutViaEffort                    medium
setNanoRouteMode -extractRcModelFile                            rc_model.bin
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           41.7
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeBottomRoutingLayer                       1
setNanoRouteMode -routeTopRoutingLayer                          11
setNanoRouteMode -routeWithSiDriven                             true
setNanoRouteMode -routeWithTimingDriven                         true
setNanoRouteMode -timingEngine                                  {}
setDesignMode -process                                          45
setExtractRCMode -coupled                                       true
setExtractRCMode -coupling_c_th                                 0.1
setExtractRCMode -engine                                        postRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setUsefulSkewMode -ecoRoute                                     false
setUsefulSkewMode -maxAllowedDelay                              1
setUsefulSkewMode -noBoundary                                   false
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -SIAware                                        true
setDelayCalMode -socv_accuracy_mode                             low
setOptMode -activeSetupViews                                    { default_emulate_view }
setOptMode -autoSetupViews                                      { default_emulate_view}
setOptMode -autoTDGRSetupViews                                  { default_emulate_view}
setOptMode -drcMargin                                           0
setOptMode -fixDrc                                              true
setOptMode -optimizeFF                                          true
setOptMode -preserveAllSequential                               false
setOptMode -setupTargetSlack                                    0
setSIMode -separate_delta_delay_on_data                         true
setPlaceMode -place_detail_check_route                          false
setPlaceMode -place_detail_preserve_routing                     true
setPlaceMode -place_detail_remove_affected_routing              false
setPlaceMode -place_detail_swap_eeq_cells                       false
setPlaceMode -place_global_clock_gate_aware                     true
setPlaceMode -place_global_cong_effort                          high
setPlaceMode -place_global_ignore_scan                          true
setPlaceMode -place_global_ignore_spare                         false
setPlaceMode -place_global_module_aware_spare                   false
setPlaceMode -place_global_place_io_pins                        true
setPlaceMode -place_global_reorder_scan                         true
setPlaceMode -powerDriven                                       false
setPlaceMode -timingDriven                                      true
setAnalysisMode -analysisType                                   onChipVariation
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockPropagation                               sdcControl
setAnalysisMode -cppr                                           both
setAnalysisMode -usefulSkew                                     true

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
**Info: (IMPSP-307): Design contains fractional 1 cell.
**WARN: (IMPOPT-7320):	Glitch fixing is enabled but glitch report is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 2215.1M, totSessionCpu=0:27:48 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
**Info: (IMPSP-307): Design contains fractional 1 cell.
Begin checking placement ... (start mem=3340.4M, init mem=3340.4M)
*info: Placed = 9529           (Fixed = 38)
*info: Unplaced = 0           
Placement Density:71.46%(31904/44646)
Placement Density (including fixed std cells):71.46%(31904/44646)
Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=3340.4M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
*** InitOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:02.4/0:00:02.4 (1.0), totSession cpu/real = 0:27:48.8/2:40:39.5 (0.2), mem = 3340.4M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #1 InitialSummary
#Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=10716)
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#Start routing data preparation on Wed Jan 10 19:28:45 2024
#
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2207.72 (MB), peak = 2628.84 (MB)
#Start routing data preparation on Wed Jan 10 19:28:45 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.900.
#Voltage range [0.000 - 0.900] has 10641 nets.
#Voltage range [0.900 - 0.900] has 1 net.
#Voltage range [0.000 - 0.000] has 74 nets.
#Build and mark too close pins for the same net.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2252.54 (MB), peak = 2628.84 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner default_emulate_rc_corner /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 125.000000 (real) 
#METAL_1 -> Metal1 (1)
#METAL_2 -> Metal2 (2)
#METAL_3 -> Metal3 (3)
#METAL_4 -> Metal4 (4)
#METAL_5 -> Metal5 (5)
#METAL_6 -> Metal6 (6)
#METAL_7 -> Metal7 (7)
#METAL_8 -> Metal8 (8)
#METAL_9 -> Metal9 (9)
#METAL_10 -> Metal10 (10)
#METAL_11 -> Metal11 (11)
#SADV-On
# Corner(s) : 
#default_emulate_rc_corner [125.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 125.000000
# Ref. Temp   : 25.000000
#SADV-Off
#total pattern=286 [11, 792]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch
#found RESMODEL /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 125.000000 
#number model r/c [1,1] [11,792] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:02, memory = 2255.54 (MB), peak = 2628.84 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 2255.54 (MB)
#Peak memory = 2628.84 (MB)
#begin processing metal fill model file
#end processing metal fill model file
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#4x4 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 9 hboxes with single thread on machine with  2.30GHz 512KB Cache 12CPU...
#Process 0 special clock nets for rc extraction
#Total 10525 nets were built. 253 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:06, elapsed time = 00:00:06 .
#   Increased memory =    68.30 (MB), total memory =  2324.03 (MB), peak memory =  2628.84 (MB)
#Register nets and terms for rcdb /tmp/innovus_temp_28825_cn90.it.auth.gr_paschalk_tq4efp/nr28825_OJtwPx.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2263.29 (MB), peak = 2628.84 (MB)
#RC Statistics: 62236 Res, 34883 Ground Cap, 11452 XCap (Edge to Edge)
#RC V/H edge ratio: 0.40, Avg V/H Edge Length: 3532.57 (32769), Avg L-Edge Length: 8710.93 (19602)
#Nets and terms are pre-registered for rcdb /tmp/innovus_temp_28825_cn90.it.auth.gr_paschalk_tq4efp/nr28825_OJtwPx.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 72938 nodes, 62413 edges, and 23462 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2258.38 (MB), peak = 2628.84 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_28825_cn90.it.auth.gr_paschalk_tq4efp/nr28825_OJtwPx.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3391.832M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_28825_cn90.it.auth.gr_paschalk_tq4efp/nr28825_OJtwPx.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell picorv32 has rcdb /tmp/innovus_temp_28825_cn90.it.auth.gr_paschalk_tq4efp/nr28825_OJtwPx.rcdb.d specified
Cell picorv32, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.8 real: 0:00:01.0 mem: 3391.836M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:09
#Elapsed time = 00:00:10
#Increased memory = 6.17 (MB)
#Total memory = 2258.71 (MB)
#Peak memory = 2628.84 (MB)
#
#253 inserted nodes are removed
#	no debugging net set
#Start Inst Signature in MT(0)
#Start Net Signature in MT(49860035)
#Calculate SNet Signature in MT (77663849)
#Run time and memory report for RC extraction:
#RC extraction running on  2.30GHz 512KB Cache 12CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.01 (MB), total memory =  2212.86 (MB), peak memory =  2628.84 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2212.85 (MB), peak memory =  2628.84 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2212.85 (MB), peak memory =  2628.84 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2212.84 (MB), peak memory =  2628.84 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.01 (MB), total memory =  2212.85 (MB), peak memory =  2628.84 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =    -0.02 (MB), total memory =  2212.84 (MB), peak memory =  2628.84 (MB)
Reading RCDB with compressed RC data.
AAE DB initialization (MEM=3375.73 CPU=0:00:00.0 REAL=0:00:00.0) 
*** BuildHoldData #1 [begin] (optDesign #2) : totSession cpu/real = 0:28:03.2/2:40:54.3 (0.2), mem = 3375.7M
AAE_INFO: switching -siAware from true to false ...
AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
AAE DB initialization (MEM=3375.73 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PostRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=3375.73)
Total number of fetched objects 10543
End delay calculation. (MEM=3447.75 CPU=0:00:02.2 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=3411.13 CPU=0:00:02.7 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:04.0 real=0:00:04.0 totSessionCpu=0:28:08 mem=3435.1M)
Done building cte hold timing graph (HoldAware) cpu=0:00:05.0 real=0:00:05.0 totSessionCpu=0:28:08 mem=3435.1M ***
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3406.67)
Total number of fetched objects 10543
AAE_INFO-618: Total number of nets in the design is 10716,  99.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=3403.02 CPU=0:00:03.6 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=3403.02 CPU=0:00:04.0 REAL=0:00:04.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3427.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 3427.0M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3368.13)
Glitch Analysis: View default_emulate_view -- Total Number of Nets Skipped = 44. 
Glitch Analysis: View default_emulate_view -- Total Number of Nets Analyzed = 10543. 
Total number of fetched objects 10543
AAE_INFO-618: Total number of nets in the design is 10716,  0.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=3406.29 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3406.29 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:07.6 real=0:00:08.0 totSessionCpu=0:28:17 mem=3430.3M)

------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.341  |  2.827  |  2.341  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3396   |  3143   |  2037   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (2)       |   -0.005   |      1 (2)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.462%
------------------------------------------------------------------
*** BuildHoldData #1 [finish] (optDesign #2) : cpu/real = 0:00:14.8/0:00:14.9 (1.0), totSession cpu/real = 0:28:17.9/2:41:09.2 (0.2), mem = 3445.6M
**optDesign ... cpu = 0:00:32, real = 0:00:32, mem = 2280.6M, totSessionCpu=0:28:18 **
OPTC: m1 20.0 20.0
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
**INFO: flowCheckPoint #2 OptimizationPass1
Glitch fixing enabled
*** ClockDrv #1 [begin] (optDesign #2) : totSession cpu/real = 0:28:18.9/2:41:10.1 (0.2), mem = 3407.6M
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:        39 (unrouted=0, trialRouted=0, noStatus=0, routed=39, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 10677 (unrouted=190, trialRouted=0, noStatus=0, routed=10487, fixed=0, [crossesIlmBoundary=0, tooFewTerms=190, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 38 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Initializing legalizer
  Using cell based legalization.
  Leaving CCOpt scope - Initializing placement interface...
**Info: (IMPSP-307): Design contains fractional 1 cell.
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reconstructing clock tree datastructures, skew aware...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        adjacent_rows_legal: true (default: false)
        cell_density is set for at least one object
        cell_halo_rows: 0 (default: 1)
        cell_halo_sites: 0 (default: 4)
        route_type is set for at least one object
        source_driver is set for at least one object
        target_insertion_delay is set for at least one object
        target_max_trans is set for at least one object
        target_max_trans_sdc is set for at least one object
        target_skew is set for at least one object
        target_skew_wire is set for at least one object
      Private non-default CCOpt properties:
        allow_non_fterm_identical_swaps: 0 (default: true)
        clock_nets_detailed_routed: 1 (default: false)
        exp_use_early_global_min_max_route_layers: 0 (default: true)
        force_design_routing_status: 1 (default: auto)
        pro_enable_post_commit_delay_update: 1 (default: false)
    Route type trimming info:
      No route type modifications were made.
    Clock tree balancer configuration for clock_tree clk:
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        cell_density: 1 (default: 0.75)
        route_type (leaf): l_route_ccopt_autotrimmed (default: default)
        route_type (top): default_route_type_nonleaf (default: default)
        route_type (trunk): t_route_ccopt_autotrimmed (default: default)
        source_driver: BUFX2/A BUFX2/Y (default: )
      No private non-default CCOpt properties
    For power domain auto-default:
      Buffers:     {CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX2}
      Inverters:   {INVX3 INVX2 INVX1 INVXL}
      Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
      Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 44645.706um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: t_route_ccopt_autotrimmed; Top/bottom preferred layer name: Metal7/Metal5; 
      Non-default rule name: NDR_13; Unshielded; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: l_route_ccopt_autotrimmed; Top/bottom preferred layer name: Metal7/Metal5; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    For timing_corner default_emulate_delay_corner:both, late and power domain auto-default:
      Slew time target (leaf):    0.200ns
      Slew time target (trunk):   0.200ns
      Slew time target (top):     0.200ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.142ns
      Buffer max distance: 145.732um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:CLKBUFX4, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=145.732um, saturatedSlew=0.145ns, speed=725.035um per ns, cellArea=16.427um^2 per 1000um}
      Inverter  : {lib_cell:INVX3, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=95.292um, saturatedSlew=0.141ns, speed=724.929um per ns, cellArea=14.356um^2 per 1000um}
      Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=631.652um, saturatedSlew=0.147ns, speed=1570.102um per ns, cellArea=23.823um^2 per 1000um}
      Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=632.069um, saturatedSlew=0.147ns, speed=1571.529um per ns, cellArea=21.643um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group clk/default_emulate_constraint_mode:
      Sources:                     pin clk
      Total number of sinks:       1961
      Delay constrained sinks:     1961
      Constrains:                  default
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner default_emulate_delay_corner:both.late:
      Skew target:                 0.200ns
    Primary reporting skew groups are:
    skew_group clk/default_emulate_constraint_mode with 1961 clock sinks
    
    Clock DAG stats initial state:
      cell counts      : b=38, i=0, icg=0, dcg=0, l=0, total=38
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=90.288um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=90.288um^2
      hp wire lengths  : top=0.000um, trunk=436.480um, leaf=2434.305um, total=2870.785um
    Clock DAG library cell distribution initial state {count}:
       Bufs: CLKBUFX4: 36 CLKBUFX3: 2 
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    No dont_touch hpins found in the clock network.
    Checking for illegal sizes of clock logic instances...
    Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
    Validating CTS configuration done. (took cpu=0:00:01.1 real=0:00:01.1)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures, skew aware done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with sizing
  
  Detected clock skew data from CTS
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats PRO initial state:
    cell counts      : b=38, i=0, icg=0, dcg=0, l=0, total=38
    sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
    misc counts      : r=1, pp=0
    cell areas       : b=90.288um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=90.288um^2
    cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
    sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.048pF, leaf=0.528pF, total=0.576pF
    wire lengths     : top=0.000um, trunk=733.765um, leaf=7415.300um, total=8149.065um
    hp wire lengths  : top=0.000um, trunk=436.480um, leaf=2434.305um, total=2870.785um
  Clock DAG net violations PRO initial state: none
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.200ns count=4 avg=0.145ns sd=0.020ns min=0.120ns max=0.169ns {0 <= 0.120ns, 3 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
    Leaf  : target=0.200ns count=35 avg=0.183ns sd=0.010ns min=0.152ns max=0.198ns {0 <= 0.120ns, 1 <= 0.160ns, 9 <= 0.180ns, 15 <= 0.190ns, 10 <= 0.200ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: CLKBUFX4: 36 CLKBUFX3: 2 
  Primary reporting skew groups PRO initial state:
    skew_group default.clk/default_emulate_constraint_mode: unconstrained
  Skew group summary PRO initial state:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.362, max=0.401, avg=0.384, sd=0.010], skew [0.039 vs 0.200], 100% {0.362, 0.401} (wid=0.004 ws=0.002) (gid=0.398 gs=0.038)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
  PRO Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PRO: considered: 39, tested: 39, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    Statistics: Fix DRVs (cell sizing):
    ===================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats after 'PRO Fixing DRVs':
      cell counts      : b=38, i=0, icg=0, dcg=0, l=0, total=38
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=90.288um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=90.288um^2
      cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.048pF, leaf=0.528pF, total=0.576pF
      wire lengths     : top=0.000um, trunk=733.765um, leaf=7415.300um, total=8149.065um
      hp wire lengths  : top=0.000um, trunk=436.480um, leaf=2434.305um, total=2870.785um
    Clock DAG net violations after 'PRO Fixing DRVs': none
    Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
      Trunk : target=0.200ns count=4 avg=0.145ns sd=0.020ns min=0.120ns max=0.169ns {0 <= 0.120ns, 3 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=35 avg=0.183ns sd=0.010ns min=0.152ns max=0.198ns {0 <= 0.120ns, 1 <= 0.160ns, 9 <= 0.180ns, 15 <= 0.190ns, 10 <= 0.200ns}
    Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
       Bufs: CLKBUFX4: 36 CLKBUFX3: 2 
    Primary reporting skew groups after 'PRO Fixing DRVs':
      skew_group default.clk/default_emulate_constraint_mode: unconstrained
    Skew group summary after 'PRO Fixing DRVs':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.362, max=0.401], skew [0.039 vs 0.200]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  PRO Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats PRO final:
    cell counts      : b=38, i=0, icg=0, dcg=0, l=0, total=38
    sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
    misc counts      : r=1, pp=0
    cell areas       : b=90.288um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=90.288um^2
    cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
    sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.048pF, leaf=0.528pF, total=0.576pF
    wire lengths     : top=0.000um, trunk=733.765um, leaf=7415.300um, total=8149.065um
    hp wire lengths  : top=0.000um, trunk=436.480um, leaf=2434.305um, total=2870.785um
  Clock DAG net violations PRO final: none
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.200ns count=4 avg=0.145ns sd=0.020ns min=0.120ns max=0.169ns {0 <= 0.120ns, 3 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
    Leaf  : target=0.200ns count=35 avg=0.183ns sd=0.010ns min=0.152ns max=0.198ns {0 <= 0.120ns, 1 <= 0.160ns, 9 <= 0.180ns, 15 <= 0.190ns, 10 <= 0.200ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: CLKBUFX4: 36 CLKBUFX3: 2 
  Primary reporting skew groups PRO final:
    skew_group default.clk/default_emulate_constraint_mode: unconstrained
  Skew group summary PRO final:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.362, max=0.401, avg=0.384, sd=0.010], skew [0.039 vs 0.200], 100% {0.362, 0.401} (wid=0.004 ws=0.002) (gid=0.398 gs=0.038)
PRO done.
Net route status summary:
  Clock:        39 (unrouted=0, trialRouted=0, noStatus=0, routed=39, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 10677 (unrouted=190, trialRouted=0, noStatus=0, routed=10487, fixed=0, [crossesIlmBoundary=0, tooFewTerms=190, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:01.8 real=0:00:01.7)
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
*** ClockDrv #1 [finish] (optDesign #2) : cpu/real = 0:00:01.9/0:00:01.9 (1.0), totSession cpu/real = 0:28:20.8/2:41:12.0 (0.2), mem = 3410.7M
**INFO: Start fixing DRV (Mem = 3408.70M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
*** DrvOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:28:21.1/2:41:12.3 (0.2), mem = 3408.7M
Info: 39 clock nets excluded from IPO operation.
**Info: (IMPSP-307): Design contains fractional 1 cell.
DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     1|     2|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     2.34|     0.00|       0|       0|       0| 71.46%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     2.34|     0.00|       0|       0|       1| 71.46%| 0:00:00.0|  3629.9M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     2.34|     0.00|       0|       0|       0| 71.46%| 0:00:00.0|  3629.9M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal5 (z=5)  |         35 | default  |
+---------------+------------+----------+
| Metal5 (z=5)  |          4 | NDR_13   |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=3629.9M) ***

*** DrvOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:02.0/0:00:02.0 (1.0), totSession cpu/real = 0:28:23.1/2:41:14.3 (0.2), mem = 3538.8M
**INFO: Skipping refine place as no non-legal commits were detected
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:37, real = 0:00:37, mem = 2392.2M, totSessionCpu=0:28:23 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:02, Mem = 3538.82M).

------------------------------------------------------------------
     SI Timing Summary (cpu=0.03min real=0.03min mem=3538.8M)
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.341  |  2.827  |  2.341  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3396   |  3143   |  2037   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.462%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:37, real = 0:00:38, mem = 2393.8M, totSessionCpu=0:28:24 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
**INFO: flowCheckPoint #3 OptimizationHold
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:28:26 mem=3576.1M ***
*** BuildHoldData #2 [begin] (optDesign #2) : totSession cpu/real = 0:28:25.5/2:41:16.7 (0.2), mem = 3576.1M
Saving timing graph ...
Done save timing graph
Latch borrow mode reset to max_borrow
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3524.42)
Total number of fetched objects 10543
AAE_INFO-618: Total number of nets in the design is 10716,  99.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=3504.76 CPU=0:00:03.6 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=3504.76 CPU=0:00:04.0 REAL=0:00:04.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3528.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 3528.8M)

Executing IPO callback for view pruning ..

Active hold views:
 default_emulate_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3496.14)
Glitch Analysis: View default_emulate_view -- Total Number of Nets Skipped = 44. 
Glitch Analysis: View default_emulate_view -- Total Number of Nets Analyzed = 10543. 
Total number of fetched objects 10543
AAE_INFO-618: Total number of nets in the design is 10716,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3504.04 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3504.04 CPU=0:00:00.2 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:07.7 real=0:00:08.0 totSessionCpu=0:28:34 mem=3528.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:08.7 real=0:00:09.0 totSessionCpu=0:28:34 mem=3528.0M ***
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:09.5 real=0:00:10.0 totSessionCpu=0:28:35 mem=3543.3M ***
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph
Done building cte setup timing graph (fixHold) cpu=0:00:10.4 real=0:00:11.0 totSessionCpu=0:28:36 mem=3561.1M ***
OPTC: m1 20.0 20.0
Setting latch borrow mode to budget during optimization.

*Info: minBufDelay = 66.8 ps, libStdDelay = 38.0 ps, minBufSize = 6840000 (5.0)
*Info: worst delay setup view: default_emulate_view

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view
Hold views included:
 default_emulate_view

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.341  |  2.827  |  2.341  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3396   |  3143   |  2037   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.485  |  0.577  |  0.485  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3396   |  3143   |  2037   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.462%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:51, real = 0:00:52, mem = 2437.7M, totSessionCpu=0:28:38 **
*** BuildHoldData #2 [finish] (optDesign #2) : cpu/real = 0:00:12.4/0:00:12.4 (1.0), totSession cpu/real = 0:28:37.9/2:41:29.2 (0.2), mem = 3569.3M
*** HoldOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:28:37.9/2:41:29.2 (0.2), mem = 3569.3M
*info: Run optDesign holdfix with 1 thread.
Info: 39 clock nets excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch

*** HoldOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:28:38.0/2:41:29.3 (0.2), mem = 3588.4M
**INFO: flowCheckPoint #4 OptimizationPreEco
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:52, real = 0:00:52, mem = 2429.8M, totSessionCpu=0:28:38 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=3567.60M, totSessionCpu=0:28:39).
**optDesign ... cpu = 0:00:53, real = 0:00:53, mem = 2438.0M, totSessionCpu=0:28:39 **

Skipping pre eco harden opt
Running refinePlace -preserveRouting true -hardFence false
**Info: (IMPSP-307): Design contains fractional 1 cell.
*** Starting refinePlace (0:28:39 mem=3605.8M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 3605.8MB
Summary Report:
Instances move: 0 (out of 9491 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 3605.8MB
*** Finished refinePlace (0:28:40 mem=3605.8M) ***
Default Rule : ""
Non Default Rules : "LEFSpecialRouteSpec" "VLMDefaultSetup" "NDR_13"
Worst Slack : 2.828 ns

Start Layer Assignment ...
WNS(2.828ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(2)

Select 0 cadidates out of 10716.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

Set Prefer Layer Routing Effort ...
Total Net(10714) IPOed(0) PreferLayer(0) -> MediumEffort(0)

Default Rule : ""
Non Default Rules : "LEFSpecialRouteSpec" "VLMDefaultSetup" "NDR_13"
Worst Slack : 2.341 ns

Start Layer Assignment ...
WNS(2.341ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(2)

Select 0 cadidates out of 10716.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.341  |  2.827  |  2.341  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3396   |  3143   |  2037   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.462%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:55, real = 0:00:55, mem = 2345.9M, totSessionCpu=0:28:41 **
**INFO: flowCheckPoint #5 GlobalDetailRoute
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
Existing Dirty Nets : 0
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 0
*** EcoRoute #1 [begin] (optDesign #2) : totSession cpu/real = 0:28:41.2/2:41:32.5 (0.2), mem = 3484.0M

globalDetailRoute

#Start globalDetailRoute on Wed Jan 10 19:29:37 2024
#
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=10716)
#NanoRoute Version 21.35-s114_1 NR220912-2004/21_15-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 190 (skipped).
#Total number of routable nets = 10526.
#Total number of nets in the design = 10716.
#5 routable nets do not have any wires.
#10521 routable nets have routed wires.
#5 nets will be global routed.
#39 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Start routing data preparation on Wed Jan 10 19:29:38 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.900.
#Voltage range [0.000 - 0.900] has 10641 nets.
#Voltage range [0.900 - 0.900] has 1 net.
#Voltage range [0.000 - 0.000] has 74 nets.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Processed 1/0 dirty instance, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(1 inst marked dirty, reset pre-exisiting dirty flag on 1 inst, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2347.01 (MB), peak = 2628.84 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2388.06 (MB), peak = 2628.84 (MB)
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Wed Jan 10 19:29:41 2024
#
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 44.93 (MB)
#Total memory = 2388.07 (MB)
#Peak memory = 2628.84 (MB)
#
#
#Start global routing on Wed Jan 10 19:29:41 2024
#
#
#Start global routing initialization on Wed Jan 10 19:29:41 2024
#
#Number of eco nets is 5
#
#Start global routing data preparation on Wed Jan 10 19:29:41 2024
#
#Start routing resource analysis on Wed Jan 10 19:29:41 2024
#
#Routing resource analysis is done on Wed Jan 10 19:29:42 2024
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         H         330         899        7216    62.89%
#  Metal2         V         526         721        7216     0.83%
#  Metal3         H         634         595        7216     0.00%
#  Metal4         V         868         379        7216     0.83%
#  Metal5         H        1039         190        7216     0.00%
#  Metal6         V        1167          80        7216     0.83%
#  Metal7         H        1214          15        7216     0.00%
#  Metal8         V        1194          53        7216     0.83%
#  Metal9         H        1205          24        7216     0.00%
#  Metal10        V         461          37        7216     4.38%
#  Metal11        H         395          96        7216     9.31%
#  --------------------------------------------------------------
#  Total                   9036      24.16%       79376     7.26%
#
#
#
#
#Global routing data preparation is done on Wed Jan 10 19:29:42 2024
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2389.32 (MB), peak = 2628.84 (MB)
#
#
#Global routing initialization is done on Wed Jan 10 19:29:42 2024
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2389.32 (MB), peak = 2628.84 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2389.78 (MB), peak = 2628.84 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2389.78 (MB), peak = 2628.84 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 190 (skipped).
#Total number of routable nets = 10526.
#Total number of nets in the design = 10716.
#
#10526 routable nets have routed wires.
#39 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default               5  
#       NDR_13               0  
#-----------------------------
#        Total               5  
#-----------------------------
#
#Routing constraints summary of the whole design:
#---------------------------------------------------------
#        Rules   Pref Layer   Avoid Detour   Unconstrained  
#---------------------------------------------------------
#      Default           35             35           10487  
#       NDR_13            4              4               0  
#---------------------------------------------------------
#        Total           39             39           10487  
#---------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  Metal1        0(0.00%)   (0.00%)
#  Metal2        1(0.01%)   (0.01%)
#  Metal3        0(0.00%)   (0.00%)
#  Metal4        0(0.00%)   (0.00%)
#  Metal5        0(0.00%)   (0.00%)
#  Metal6        0(0.00%)   (0.00%)
#  Metal7        0(0.00%)   (0.00%)
#  Metal8        0(0.00%)   (0.00%)
#  Metal9        0(0.00%)   (0.00%)
#  Metal10       0(0.00%)   (0.00%)
#  Metal11       0(0.00%)   (0.00%)
#  --------------------------------
#     Total      1(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 211874 um.
#Total half perimeter of net bounding box = 181779 um.
#Total wire length on LAYER Metal1 = 3139 um.
#Total wire length on LAYER Metal2 = 57974 um.
#Total wire length on LAYER Metal3 = 64349 um.
#Total wire length on LAYER Metal4 = 49741 um.
#Total wire length on LAYER Metal5 = 30106 um.
#Total wire length on LAYER Metal6 = 5188 um.
#Total wire length on LAYER Metal7 = 593 um.
#Total wire length on LAYER Metal8 = 420 um.
#Total wire length on LAYER Metal9 = 331 um.
#Total wire length on LAYER Metal10 = 18 um.
#Total wire length on LAYER Metal11 = 13 um.
#Total number of vias = 80474
#Total number of multi-cut vias = 52813 ( 65.6%)
#Total number of single cut vias = 27661 ( 34.4%)
#Up-Via Summary (total 80474):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         13460 ( 35.4%)     24610 ( 64.6%)      38070
# Metal2          9295 ( 31.8%)     19952 ( 68.2%)      29247
# Metal3          3088 ( 34.5%)      5868 ( 65.5%)       8956
# Metal4          1252 ( 37.4%)      2100 ( 62.6%)       3352
# Metal5           560 ( 72.2%)       216 ( 27.8%)        776
# Metal6             2 (  5.1%)        37 ( 94.9%)         39
# Metal7             2 (  8.7%)        21 ( 91.3%)         23
# Metal8             1 ( 12.5%)         7 ( 87.5%)          8
# Metal9             1 ( 50.0%)         1 ( 50.0%)          2
# Metal10            0 (  0.0%)         1 (100.0%)          1
#-----------------------------------------------------------
#                27661 ( 34.4%)     52813 ( 65.6%)      80474 
#
#Max overcon = 1 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 1.72 (MB)
#Total memory = 2389.79 (MB)
#Peak memory = 2628.84 (MB)
#
#Finished global routing on Wed Jan 10 19:29:42 2024
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2388.53 (MB), peak = 2628.84 (MB)
#Start Track Assignment.
#Done with 0 horizontal wires in 3 hboxes and 0 vertical wires in 3 hboxes.
#Done with 0 horizontal wires in 3 hboxes and 0 vertical wires in 3 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 211874 um.
#Total half perimeter of net bounding box = 181779 um.
#Total wire length on LAYER Metal1 = 3139 um.
#Total wire length on LAYER Metal2 = 57974 um.
#Total wire length on LAYER Metal3 = 64349 um.
#Total wire length on LAYER Metal4 = 49741 um.
#Total wire length on LAYER Metal5 = 30106 um.
#Total wire length on LAYER Metal6 = 5188 um.
#Total wire length on LAYER Metal7 = 593 um.
#Total wire length on LAYER Metal8 = 420 um.
#Total wire length on LAYER Metal9 = 331 um.
#Total wire length on LAYER Metal10 = 18 um.
#Total wire length on LAYER Metal11 = 13 um.
#Total number of vias = 80474
#Total number of multi-cut vias = 52813 ( 65.6%)
#Total number of single cut vias = 27661 ( 34.4%)
#Up-Via Summary (total 80474):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         13460 ( 35.4%)     24610 ( 64.6%)      38070
# Metal2          9295 ( 31.8%)     19952 ( 68.2%)      29247
# Metal3          3088 ( 34.5%)      5868 ( 65.5%)       8956
# Metal4          1252 ( 37.4%)      2100 ( 62.6%)       3352
# Metal5           560 ( 72.2%)       216 ( 27.8%)        776
# Metal6             2 (  5.1%)        37 ( 94.9%)         39
# Metal7             2 (  8.7%)        21 ( 91.3%)         23
# Metal8             1 ( 12.5%)         7 ( 87.5%)          8
# Metal9             1 ( 50.0%)         1 ( 50.0%)          2
# Metal10            0 (  0.0%)         1 (100.0%)          1
#-----------------------------------------------------------
#                27661 ( 34.4%)     52813 ( 65.6%)      80474 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2388.53 (MB), peak = 2628.84 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 45.64 (MB)
#Total memory = 2388.77 (MB)
#Peak memory = 2628.84 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 1.4% of the total area was rechecked for DRC, and 0.5% required routing.
#   number of violations = 0
#1 out of 9529 instances (0.0%) need to be verified(marked ipoed), dirty area = 0.0%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2388.39 (MB), peak = 2628.84 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 211878 um.
#Total half perimeter of net bounding box = 181779 um.
#Total wire length on LAYER Metal1 = 3139 um.
#Total wire length on LAYER Metal2 = 57977 um.
#Total wire length on LAYER Metal3 = 64352 um.
#Total wire length on LAYER Metal4 = 49741 um.
#Total wire length on LAYER Metal5 = 30106 um.
#Total wire length on LAYER Metal6 = 5188 um.
#Total wire length on LAYER Metal7 = 593 um.
#Total wire length on LAYER Metal8 = 420 um.
#Total wire length on LAYER Metal9 = 331 um.
#Total wire length on LAYER Metal10 = 18 um.
#Total wire length on LAYER Metal11 = 13 um.
#Total number of vias = 80478
#Total number of multi-cut vias = 52824 ( 65.6%)
#Total number of single cut vias = 27654 ( 34.4%)
#Up-Via Summary (total 80478):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         13457 ( 35.3%)     24615 ( 64.7%)      38072
# Metal2          9293 ( 31.8%)     19956 ( 68.2%)      29249
# Metal3          3087 ( 34.5%)      5869 ( 65.5%)       8956
# Metal4          1251 ( 37.3%)      2101 ( 62.7%)       3352
# Metal5           560 ( 72.2%)       216 ( 27.8%)        776
# Metal6             2 (  5.1%)        37 ( 94.9%)         39
# Metal7             2 (  8.7%)        21 ( 91.3%)         23
# Metal8             1 ( 12.5%)         7 ( 87.5%)          8
# Metal9             1 ( 50.0%)         1 ( 50.0%)          2
# Metal10            0 (  0.0%)         1 (100.0%)          1
#-----------------------------------------------------------
#                27654 ( 34.4%)     52824 ( 65.6%)      80478 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = -0.38 (MB)
#Total memory = 2388.39 (MB)
#Peak memory = 2628.84 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2388.66 (MB), peak = 2628.84 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 211878 um.
#Total half perimeter of net bounding box = 181779 um.
#Total wire length on LAYER Metal1 = 3139 um.
#Total wire length on LAYER Metal2 = 57977 um.
#Total wire length on LAYER Metal3 = 64352 um.
#Total wire length on LAYER Metal4 = 49741 um.
#Total wire length on LAYER Metal5 = 30106 um.
#Total wire length on LAYER Metal6 = 5188 um.
#Total wire length on LAYER Metal7 = 593 um.
#Total wire length on LAYER Metal8 = 420 um.
#Total wire length on LAYER Metal9 = 331 um.
#Total wire length on LAYER Metal10 = 18 um.
#Total wire length on LAYER Metal11 = 13 um.
#Total number of vias = 80478
#Total number of multi-cut vias = 52824 ( 65.6%)
#Total number of single cut vias = 27654 ( 34.4%)
#Up-Via Summary (total 80478):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         13457 ( 35.3%)     24615 ( 64.7%)      38072
# Metal2          9293 ( 31.8%)     19956 ( 68.2%)      29249
# Metal3          3087 ( 34.5%)      5869 ( 65.5%)       8956
# Metal4          1251 ( 37.3%)      2101 ( 62.7%)       3352
# Metal5           560 ( 72.2%)       216 ( 27.8%)        776
# Metal6             2 (  5.1%)        37 ( 94.9%)         39
# Metal7             2 (  8.7%)        21 ( 91.3%)         23
# Metal8             1 ( 12.5%)         7 ( 87.5%)          8
# Metal9             1 ( 50.0%)         1 ( 50.0%)          2
# Metal10            0 (  0.0%)         1 (100.0%)          1
#-----------------------------------------------------------
#                27654 ( 34.4%)     52824 ( 65.6%)      80478 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 211878 um.
#Total half perimeter of net bounding box = 181779 um.
#Total wire length on LAYER Metal1 = 3139 um.
#Total wire length on LAYER Metal2 = 57977 um.
#Total wire length on LAYER Metal3 = 64352 um.
#Total wire length on LAYER Metal4 = 49741 um.
#Total wire length on LAYER Metal5 = 30106 um.
#Total wire length on LAYER Metal6 = 5188 um.
#Total wire length on LAYER Metal7 = 593 um.
#Total wire length on LAYER Metal8 = 420 um.
#Total wire length on LAYER Metal9 = 331 um.
#Total wire length on LAYER Metal10 = 18 um.
#Total wire length on LAYER Metal11 = 13 um.
#Total number of vias = 80478
#Total number of multi-cut vias = 52824 ( 65.6%)
#Total number of single cut vias = 27654 ( 34.4%)
#Up-Via Summary (total 80478):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         13457 ( 35.3%)     24615 ( 64.7%)      38072
# Metal2          9293 ( 31.8%)     19956 ( 68.2%)      29249
# Metal3          3087 ( 34.5%)      5869 ( 65.5%)       8956
# Metal4          1251 ( 37.3%)      2101 ( 62.7%)       3352
# Metal5           560 ( 72.2%)       216 ( 27.8%)        776
# Metal6             2 (  5.1%)        37 ( 94.9%)         39
# Metal7             2 (  8.7%)        21 ( 91.3%)         23
# Metal8             1 ( 12.5%)         7 ( 87.5%)          8
# Metal9             1 ( 50.0%)         1 ( 50.0%)          2
# Metal10            0 (  0.0%)         1 (100.0%)          1
#-----------------------------------------------------------
#                27654 ( 34.4%)     52824 ( 65.6%)      80478 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Wed Jan 10 19:29:49 2024
#
#
#Start Post Route Wire Spread.
#Done with 54 horizontal wires in 5 hboxes and 227 vertical wires in 6 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 211878 um.
#Total half perimeter of net bounding box = 181779 um.
#Total wire length on LAYER Metal1 = 3139 um.
#Total wire length on LAYER Metal2 = 57977 um.
#Total wire length on LAYER Metal3 = 64352 um.
#Total wire length on LAYER Metal4 = 49741 um.
#Total wire length on LAYER Metal5 = 30106 um.
#Total wire length on LAYER Metal6 = 5188 um.
#Total wire length on LAYER Metal7 = 593 um.
#Total wire length on LAYER Metal8 = 420 um.
#Total wire length on LAYER Metal9 = 331 um.
#Total wire length on LAYER Metal10 = 18 um.
#Total wire length on LAYER Metal11 = 13 um.
#Total number of vias = 80478
#Total number of multi-cut vias = 52824 ( 65.6%)
#Total number of single cut vias = 27654 ( 34.4%)
#Up-Via Summary (total 80478):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         13457 ( 35.3%)     24615 ( 64.7%)      38072
# Metal2          9293 ( 31.8%)     19956 ( 68.2%)      29249
# Metal3          3087 ( 34.5%)      5869 ( 65.5%)       8956
# Metal4          1251 ( 37.3%)      2101 ( 62.7%)       3352
# Metal5           560 ( 72.2%)       216 ( 27.8%)        776
# Metal6             2 (  5.1%)        37 ( 94.9%)         39
# Metal7             2 (  8.7%)        21 ( 91.3%)         23
# Metal8             1 ( 12.5%)         7 ( 87.5%)          8
# Metal9             1 ( 50.0%)         1 ( 50.0%)          2
# Metal10            0 (  0.0%)         1 (100.0%)          1
#-----------------------------------------------------------
#                27654 ( 34.4%)     52824 ( 65.6%)      80478 
#
#   number of violations = 0
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2388.67 (MB), peak = 2628.84 (MB)
#CELL_VIEW picorv32,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 211878 um.
#Total half perimeter of net bounding box = 181779 um.
#Total wire length on LAYER Metal1 = 3139 um.
#Total wire length on LAYER Metal2 = 57977 um.
#Total wire length on LAYER Metal3 = 64352 um.
#Total wire length on LAYER Metal4 = 49741 um.
#Total wire length on LAYER Metal5 = 30106 um.
#Total wire length on LAYER Metal6 = 5188 um.
#Total wire length on LAYER Metal7 = 593 um.
#Total wire length on LAYER Metal8 = 420 um.
#Total wire length on LAYER Metal9 = 331 um.
#Total wire length on LAYER Metal10 = 18 um.
#Total wire length on LAYER Metal11 = 13 um.
#Total number of vias = 80478
#Total number of multi-cut vias = 52824 ( 65.6%)
#Total number of single cut vias = 27654 ( 34.4%)
#Up-Via Summary (total 80478):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         13457 ( 35.3%)     24615 ( 64.7%)      38072
# Metal2          9293 ( 31.8%)     19956 ( 68.2%)      29249
# Metal3          3087 ( 34.5%)      5869 ( 65.5%)       8956
# Metal4          1251 ( 37.3%)      2101 ( 62.7%)       3352
# Metal5           560 ( 72.2%)       216 ( 27.8%)        776
# Metal6             2 (  5.1%)        37 ( 94.9%)         39
# Metal7             2 (  8.7%)        21 ( 91.3%)         23
# Metal8             1 ( 12.5%)         7 ( 87.5%)          8
# Metal9             1 ( 50.0%)         1 ( 50.0%)          2
# Metal10            0 (  0.0%)         1 (100.0%)          1
#-----------------------------------------------------------
#                27654 ( 34.4%)     52824 ( 65.6%)      80478 
#
#detailRoute Statistics:
#Cpu time = 00:00:10
#Elapsed time = 00:00:10
#Increased memory = -0.10 (MB)
#Total memory = 2388.67 (MB)
#Peak memory = 2628.84 (MB)
#Skip updating routing design signature in db-snapshot flow
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:00:16
#Elapsed time = 00:00:16
#Increased memory = -42.06 (MB)
#Total memory = 2303.88 (MB)
#Peak memory = 2628.84 (MB)
#Number of warnings = 0
#Total number of warnings = 21
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Jan 10 19:29:53 2024
#
*** EcoRoute #1 [finish] (optDesign #2) : cpu/real = 0:00:16.2/0:00:16.2 (1.0), totSession cpu/real = 0:28:57.5/2:41:48.8 (0.2), mem = 3434.3M
**optDesign ... cpu = 0:01:11, real = 0:01:11, mem = 2303.8M, totSessionCpu=0:28:57 **
New Signature Flow (restoreNanoRouteOptions) ....
**INFO: flowCheckPoint #6 PostEcoSummary
Initializing multi-corner resistance tables ...
#Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=10716)
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#Start routing data preparation on Wed Jan 10 19:29:54 2024
#
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2304.36 (MB), peak = 2628.84 (MB)
#Start routing data preparation on Wed Jan 10 19:29:55 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.900.
#Voltage range [0.000 - 0.900] has 10641 nets.
#Voltage range [0.900 - 0.900] has 1 net.
#Voltage range [0.000 - 0.000] has 74 nets.
#Build and mark too close pins for the same net.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2349.22 (MB), peak = 2628.84 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner default_emulate_rc_corner /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 125.000000 (real) 
#METAL_1 -> Metal1 (1)
#METAL_2 -> Metal2 (2)
#METAL_3 -> Metal3 (3)
#METAL_4 -> Metal4 (4)
#METAL_5 -> Metal5 (5)
#METAL_6 -> Metal6 (6)
#METAL_7 -> Metal7 (7)
#METAL_8 -> Metal8 (8)
#METAL_9 -> Metal9 (9)
#METAL_10 -> Metal10 (10)
#METAL_11 -> Metal11 (11)
#SADV-On
# Corner(s) : 
#default_emulate_rc_corner [125.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 125.000000
# Ref. Temp   : 25.000000
#SADV-Off
#total pattern=286 [11, 792]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch
#found RESMODEL /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 125.000000 
#number model r/c [1,1] [11,792] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2356.43 (MB), peak = 2628.84 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 2356.43 (MB)
#Peak memory = 2628.84 (MB)
#begin processing metal fill model file
#end processing metal fill model file
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#4x4 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 9 hboxes with single thread on machine with  2.30GHz 512KB Cache 12CPU...
#Process 0 special clock nets for rc extraction
#Total 10525 nets were built. 255 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:06, elapsed time = 00:00:06 .
#   Increased memory =    88.13 (MB), total memory =  2444.70 (MB), peak memory =  2628.84 (MB)
#Register nets and terms for rcdb /tmp/innovus_temp_28825_cn90.it.auth.gr_paschalk_tq4efp/nr28825_B4SDCh.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2407.48 (MB), peak = 2628.84 (MB)
#RC Statistics: 62254 Res, 34901 Ground Cap, 11451 XCap (Edge to Edge)
#RC V/H edge ratio: 0.40, Avg V/H Edge Length: 3529.01 (32777), Avg L-Edge Length: 8716.59 (19621)
#Nets and terms are pre-registered for rcdb /tmp/innovus_temp_28825_cn90.it.auth.gr_paschalk_tq4efp/nr28825_B4SDCh.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 72956 nodes, 62431 edges, and 23460 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2403.13 (MB), peak = 2628.84 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_28825_cn90.it.auth.gr_paschalk_tq4efp/nr28825_B4SDCh.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3507.988M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_28825_cn90.it.auth.gr_paschalk_tq4efp/nr28825_B4SDCh.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell picorv32 has rcdb /tmp/innovus_temp_28825_cn90.it.auth.gr_paschalk_tq4efp/nr28825_B4SDCh.rcdb.d specified
Cell picorv32, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.8 real: 0:00:01.0 mem: 3507.992M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:10
#Elapsed time = 00:00:10
#Increased memory = 54.05 (MB)
#Total memory = 2403.27 (MB)
#Peak memory = 2628.84 (MB)
#
#255 inserted nodes are removed
#	no debugging net set
#Start Inst Signature in MT(0)
#Start Net Signature in MT(13460134)
#Calculate SNet Signature in MT (60367504)
#Run time and memory report for RC extraction:
#RC extraction running on  2.30GHz 512KB Cache 12CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2347.31 (MB), peak memory =  2628.84 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2347.31 (MB), peak memory =  2628.84 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2347.31 (MB), peak memory =  2628.84 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2347.31 (MB), peak memory =  2628.84 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2347.31 (MB), peak memory =  2628.84 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =    -0.03 (MB), total memory =  2347.31 (MB), peak memory =  2628.84 (MB)
**optDesign ... cpu = 0:01:26, real = 0:01:27, mem = 2347.3M, totSessionCpu=0:29:12 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3458)
Reading RCDB with compressed RC data.
Total number of fetched objects 10543
AAE_INFO-618: Total number of nets in the design is 10716,  99.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=3468.49 CPU=0:00:03.7 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=3468.49 CPU=0:00:04.1 REAL=0:00:04.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3492.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 3492.5M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3401.61)
Glitch Analysis: View default_emulate_view -- Total Number of Nets Skipped = 42. 
Glitch Analysis: View default_emulate_view -- Total Number of Nets Analyzed = 10543. 
Total number of fetched objects 10543
AAE_INFO-618: Total number of nets in the design is 10716,  0.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=3439.77 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3439.77 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:08.7 real=0:00:08.0 totSessionCpu=0:29:21 mem=3463.8M)

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.340  |  2.827  |  2.340  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3396   |  3143   |  2037   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.462%
------------------------------------------------------------------
**optDesign ... cpu = 0:01:35, real = 0:01:36, mem = 2348.2M, totSessionCpu=0:29:22 **
Executing marking Critical Nets1
**INFO: flowCheckPoint #7 OptimizationRecovery
*** Timing Is met
*** Check timing (0:00:00.0)
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:01:35, real = 0:01:36, mem = 2348.2M, totSessionCpu=0:29:22 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3441.34M, totSessionCpu=0:29:22).
**optDesign ... cpu = 0:01:36, real = 0:01:36, mem = 2347.9M, totSessionCpu=0:29:22 **

Latch borrow mode reset to max_borrow
**INFO: flowCheckPoint #8 FinalSummary
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:36, real = 0:01:37, mem = 2345.9M, totSessionCpu=0:29:23 **
Saving timing graph ...
Done save timing graph
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3428.16)
Total number of fetched objects 10543
AAE_INFO-618: Total number of nets in the design is 10716,  99.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=3443.59 CPU=0:00:03.6 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=3443.59 CPU=0:00:03.9 REAL=0:00:04.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3467.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 3467.6M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3392.7)
Glitch Analysis: View default_emulate_view -- Total Number of Nets Skipped = 42. 
Glitch Analysis: View default_emulate_view -- Total Number of Nets Analyzed = 10543. 
Total number of fetched objects 10543
AAE_INFO-618: Total number of nets in the design is 10716,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3430.86 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3430.86 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:06.3 real=0:00:06.0 totSessionCpu=0:29:31 mem=3454.9M)
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 
Hold views included:
 default_emulate_view

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.340  |  2.827  |  2.340  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3396   |  3143   |  2037   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.485  |  0.577  |  0.485  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3396   |  3143   |  2037   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.462%
------------------------------------------------------------------
**optDesign ... cpu = 0:01:47, real = 0:01:50, mem = 2383.2M, totSessionCpu=0:29:34 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #2 [finish] : cpu/real = 0:01:47.5/0:01:50.7 (1.0), totSession cpu/real = 0:29:33.9/2:42:27.8 (0.2), mem = 3455.0M
<CMD> report_power > report_power_step15.txt
env CDS_WORKAREA is set to /home/p/paschalk
Using Power View: default_emulate_view.

Begin Power Analysis

             0V	    VSS
           1.1V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2397.41MB/4999.95MB/2628.81MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2397.41MB/4999.95MB/2628.81MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2397.41MB/4999.95MB/2628.81MB)

Begin Processing Signal Activity


Starting Levelizing
2024-Jan-10 19:30:58 (2024-Jan-10 17:30:58 GMT)
2024-Jan-10 19:30:58 (2024-Jan-10 17:30:58 GMT): 10%
2024-Jan-10 19:30:58 (2024-Jan-10 17:30:58 GMT): 20%
2024-Jan-10 19:30:58 (2024-Jan-10 17:30:58 GMT): 30%
2024-Jan-10 19:30:58 (2024-Jan-10 17:30:58 GMT): 40%
2024-Jan-10 19:30:58 (2024-Jan-10 17:30:58 GMT): 50%
2024-Jan-10 19:30:58 (2024-Jan-10 17:30:58 GMT): 60%
2024-Jan-10 19:30:58 (2024-Jan-10 17:30:58 GMT): 70%
2024-Jan-10 19:30:58 (2024-Jan-10 17:30:58 GMT): 80%
2024-Jan-10 19:30:58 (2024-Jan-10 17:30:58 GMT): 90%

Finished Levelizing
2024-Jan-10 19:30:58 (2024-Jan-10 17:30:58 GMT)

Starting Activity Propagation
2024-Jan-10 19:30:58 (2024-Jan-10 17:30:58 GMT)
2024-Jan-10 19:30:58 (2024-Jan-10 17:30:58 GMT): 10%
2024-Jan-10 19:30:58 (2024-Jan-10 17:30:58 GMT): 20%

Finished Activity Propagation
2024-Jan-10 19:30:59 (2024-Jan-10 17:30:59 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2397.60MB/4999.95MB/2628.81MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2024-Jan-10 19:30:59 (2024-Jan-10 17:30:59 GMT)
 ... Calculating switching power
2024-Jan-10 19:30:59 (2024-Jan-10 17:30:59 GMT): 10%
2024-Jan-10 19:30:59 (2024-Jan-10 17:30:59 GMT): 20%
2024-Jan-10 19:30:59 (2024-Jan-10 17:30:59 GMT): 30%
2024-Jan-10 19:30:59 (2024-Jan-10 17:30:59 GMT): 40%
2024-Jan-10 19:30:59 (2024-Jan-10 17:30:59 GMT): 50%
 ... Calculating internal and leakage power
2024-Jan-10 19:30:59 (2024-Jan-10 17:30:59 GMT): 60%
2024-Jan-10 19:30:59 (2024-Jan-10 17:30:59 GMT): 70%
2024-Jan-10 19:30:59 (2024-Jan-10 17:30:59 GMT): 80%
2024-Jan-10 19:31:00 (2024-Jan-10 17:31:00 GMT): 90%

Finished Calculating power
2024-Jan-10 19:31:00 (2024-Jan-10 17:31:00 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=2397.64MB/4999.95MB/2628.81MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2397.64MB/4999.95MB/2628.81MB)

Ended Power Analysis: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=2397.64MB/4999.95MB/2628.81MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2397.64MB/4999.95MB/2628.81MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.35-s114_1 (64bit) 10/13/2022 12:11 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2024-Jan-10 19:31:00 (2024-Jan-10 17:31:00 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: picorv32
*
*	Liberty Libraries used:
*	        default_emulate_view: /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.70019195 	   60.6792%
Total Switching Power:       0.45305455 	   39.2621%
Total Leakage Power:         0.00067787 	    0.0587%
Total Power:                 1.15392437
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.4817     0.06694   0.0002669      0.5489       47.57
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                     0.2046      0.2657   0.0004066      0.4707       40.79
Clock (Combinational)            0.01387      0.1204   4.307e-06      0.1343       11.64
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                             0.7002      0.4531   0.0006779       1.154         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       1.1     0.7002      0.4531   0.0006779       1.154         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                              0.01387      0.1204   4.307e-06      0.1343       11.64
-----------------------------------------------------------------------------------------
Total                            0.01387      0.1204   4.307e-06      0.1343       11.64
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.010000 usec 
Clock Toggle Rate:   200.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:       CTS_ccl_a_buf_00101 (CLKBUFX4):         0.003919
*              Highest Leakage Power:          cpu_state_reg[6] (DFFHQX8):        3.438e-07
*                Total Cap:      2.57042e-11 F
*                Total instances in design:  9529
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2399.79MB/4999.95MB/2628.81MB)

Begin Creating Binary Database
Ended Creating Binary Database: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2903.92MB/5765.38MB/2903.92MB)
<CMD> report_area > report_area_step15.txt
<CMD> report_timing > report_timing_step15.txt
<CMD> getMultiCpuUsage -localCpu
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report picorv32.drc.rpt -limit 1000
<CMD> verify_drc
#-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
#-check_same_via_cell true               # bool, default=false, user setting
#-report picorv32.drc.rpt                # string, default="", user setting
 *** Starting Verify DRC (MEM: 4252.4) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:04.8  ELAPSED TIME: 5.00  MEM: 0.0M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> verifyConnectivity -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Wed Jan 10 19:32:57 2024

Design Name: picorv32
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (249.4000, 233.5100)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 19:32:58 **** Processed 5000 nets.
**** 19:32:58 **** Processed 10000 nets.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Wed Jan 10 19:32:58 2024
Time Elapsed: 0:00:01.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:01.0  MEM: 0.000M)

<CMD> setMetalFill -layer Metal1 -opcActiveSpacing 0.060 -minDensity 10.00
<CMD> setMetalFill -layer Metal2 -opcActiveSpacing 0.070 -minDensity 10.00
<CMD> setMetalFill -layer Metal3 -opcActiveSpacing 0.070 -minDensity 10.00
<CMD> setMetalFill -layer Metal4 -opcActiveSpacing 0.070 -minDensity 10.00
<CMD> setMetalFill -layer Metal5 -opcActiveSpacing 0.070 -minDensity 10.00
<CMD> setMetalFill -layer Metal6 -opcActiveSpacing 0.070 -minDensity 10.00
<CMD> setMetalFill -layer Metal7 -opcActiveSpacing 0.070 -minDensity 10.00
<CMD> setMetalFill -layer Metal8 -opcActiveSpacing 0.070 -minDensity 10.00
<CMD> setMetalFill -layer Metal9 -opcActiveSpacing 0.070 -minDensity 10.00
<CMD> setMetalFill -layer Metal10 -opcActiveSpacing 0.200 -minDensity 10.00
<CMD> setMetalFill -layer Metal11 -opcActiveSpacing 0.200 -minDensity 10.00
<CMD> setMetalFill -layer Metal1 -opcActiveSpacing 0.060 -borderSpacing -0.001 -minDensity 10.00
<CMD> setMetalFill -layer Metal2 -opcActiveSpacing 0.070 -minDensity 10.00
<CMD> setMetalFill -layer Metal3 -opcActiveSpacing 0.070 -minDensity 10.00
<CMD> setMetalFill -layer Metal4 -opcActiveSpacing 0.070 -minDensity 10.00
<CMD> setMetalFill -layer Metal5 -opcActiveSpacing 0.070 -minDensity 10.00
<CMD> setMetalFill -layer Metal6 -opcActiveSpacing 0.070 -minDensity 10.00
<CMD> setMetalFill -layer Metal7 -opcActiveSpacing 0.070 -minDensity 10.00
<CMD> setMetalFill -layer Metal8 -opcActiveSpacing 0.070 -minDensity 10.00
<CMD> setMetalFill -layer Metal9 -opcActiveSpacing 0.070 -minDensity 10.00
<CMD> setMetalFill -layer Metal10 -opcActiveSpacing 0.200 -minDensity 10.00
<CMD> setMetalFill -layer Metal11 -opcActiveSpacing 0.200 -minDensity 10.00
<CMD> addMetalFill -layer { Metal1 Metal2 Metal3 Metal4 Metal5 Metal6 Metal7 Metal8 Metal9 Metal10 Metal11 } -net { VSS VDD }
**WARN: (from .metalfill_28825.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.1'!
**WARN: (from .metalfill_28825.conf) Unknown option '2'!
**WARN: (from .metalfill_28825.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.1'!
**WARN: (from .metalfill_28825.conf) Unknown option '0'!
**WARN: (from .metalfill_28825.conf) Value -2 out of range [-1, 2147483647]!
**WARN: (from .metalfill_28825.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.2'!
**WARN: (from .metalfill_28825.conf) Unknown option '2'!
**WARN: (from .metalfill_28825.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.2'!
**WARN: (from .metalfill_28825.conf) Unknown option '0'!
**WARN: '0.0' is not an integer!
**WARN: (from .metalfill_28825.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.3'!
**WARN: (from .metalfill_28825.conf) Unknown option '2'!
**WARN: (from .metalfill_28825.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.3'!
**WARN: (from .metalfill_28825.conf) Unknown option '0'!
**WARN: '0.0' is not an integer!
**WARN: (from .metalfill_28825.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.4'!
**WARN: (from .metalfill_28825.conf) Unknown option '2'!
**WARN: (from .metalfill_28825.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.4'!
**WARN: (from .metalfill_28825.conf) Unknown option '0'!
**WARN: '0.0' is not an integer!
**WARN: (from .metalfill_28825.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.5'!
**WARN: (from .metalfill_28825.conf) Unknown option '2'!
**WARN: (from .metalfill_28825.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.5'!
**WARN: (from .metalfill_28825.conf) Unknown option '0'!
**WARN: '0.0' is not an integer!
**WARN: (from .metalfill_28825.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.6'!
**WARN: (from .metalfill_28825.conf) Unknown option '2'!
**WARN: (from .metalfill_28825.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.6'!
**WARN: (from .metalfill_28825.conf) Unknown option '0'!
**WARN: '0.0' is not an integer!
**WARN: (from .metalfill_28825.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.7'!
**WARN: (from .metalfill_28825.conf) Unknown option '2'!
**WARN: (from .metalfill_28825.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.7'!
**WARN: (from .metalfill_28825.conf) Unknown option '0'!
**WARN: '0.0' is not an integer!
**WARN: (from .metalfill_28825.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.8'!
**WARN: (from .metalfill_28825.conf) Unknown option '2'!
**WARN: (from .metalfill_28825.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.8'!
**WARN: (from .metalfill_28825.conf) Unknown option '0'!
**WARN: '0.0' is not an integer!
**WARN: '0.0' is not an integer!
**WARN: (from .metalfill_28825.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.9'!
**WARN: (from .metalfill_28825.conf) Unknown option '2'!
**WARN: (from .metalfill_28825.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.9'!
**WARN: (from .metalfill_28825.conf) Unknown option '0'!
**WARN: (from .metalfill_28825.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.10'!
**WARN: (from .metalfill_28825.conf) Unknown option '2'!
**WARN: (from .metalfill_28825.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.10'!
**WARN: (from .metalfill_28825.conf) Unknown option '0'!
**WARN: '0.0' is not an integer!
**WARN: (from .metalfill_28825.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.11'!
**WARN: (from .metalfill_28825.conf) Unknown option '2'!
**WARN: (from .metalfill_28825.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.11'!
**WARN: (from .metalfill_28825.conf) Unknown option '0'!
**WARN: '0.0' is not an integer!
**WARN: (IMPMF-141):	Layer [1] min_density(10.000000%) is smaller than the value in LEF File. Program default change to (20.000000%)
**WARN: (IMPMF-141):	Layer [2] min_density(10.000000%) is smaller than the value in LEF File. Program default change to (20.000000%)
**WARN: (IMPMF-141):	Layer [3] min_density(10.000000%) is smaller than the value in LEF File. Program default change to (20.000000%)
**WARN: (IMPMF-141):	Layer [4] min_density(10.000000%) is smaller than the value in LEF File. Program default change to (20.000000%)
**WARN: (IMPMF-141):	Layer [5] min_density(10.000000%) is smaller than the value in LEF File. Program default change to (20.000000%)
**WARN: (IMPMF-141):	Layer [6] min_density(10.000000%) is smaller than the value in LEF File. Program default change to (20.000000%)
**WARN: (IMPMF-141):	Layer [7] min_density(10.000000%) is smaller than the value in LEF File. Program default change to (20.000000%)
**WARN: (IMPMF-141):	Layer [8] min_density(10.000000%) is smaller than the value in LEF File. Program default change to (20.000000%)
**WARN: (IMPMF-141):	Layer [9] min_density(10.000000%) is smaller than the value in LEF File. Program default change to (20.000000%)
**WARN: (IMPMF-141):	Layer [10] min_density(10.000000%) is smaller than the value in LEF File. Program default change to (20.000000%)
**WARN: (IMPMF-141):	Layer [11] min_density(10.000000%) is smaller than the value in LEF File. Program default change to (20.000000%)
************************
Timing Aware on 
P/G Nets: 75
Signal Nets: 10602
Clock Nets: 39
************************
Density calculation ...... Slot :   1 of   1
Density calculation ...... Slot :   1 of   1
End of Density Calculation : cpu time : 0:00:04.4, real time : 0:00:04.0, peak mem : 4252.41 megs
Process data during iteration   1 in region   0 of 1.
End metal filling: cpu:  0:00:06.5,  real:  0:00:07.0,  peak mem:  4252.41  megs.
<CMD> zoomBox -222.57450 -52.32400 576.37800 249.86550
<CMD> zoomBox -178.11100 -29.55150 500.99900 227.30950
<CMD> saveDesign picorv32_1
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=01/10 19:37:27, mem=2519.0M)
% Begin Save ccopt configuration ... (date=01/10 19:37:27, mem=2519.0M)
% End Save ccopt configuration ... (date=01/10 19:37:27, total cpu=0:00:00.1, real=0:00:00.0, peak res=2520.2M, current mem=2520.2M)
% Begin Save netlist data ... (date=01/10 19:37:27, mem=2520.2M)
Writing Binary DB to picorv32_1.dat/picorv32.v.bin in single-threaded mode...
% End Save netlist data ... (date=01/10 19:37:27, total cpu=0:00:00.1, real=0:00:00.0, peak res=2520.2M, current mem=2520.2M)
Saving symbol-table file ...
Saving congestion map file picorv32_1.dat/picorv32.route.congmap.gz ...
% Begin Save AAE data ... (date=01/10 19:37:28, mem=2520.5M)
Saving AAE Data ...
% End Save AAE data ... (date=01/10 19:37:28, total cpu=0:00:00.1, real=0:00:00.0, peak res=2520.6M, current mem=2520.6M)
Saving preference file picorv32_1.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=01/10 19:37:29, mem=2521.3M)
Saving floorplan file ...
% End Save floorplan data ... (date=01/10 19:37:29, total cpu=0:00:00.2, real=0:00:00.0, peak res=2521.4M, current mem=2521.4M)
Saving PG file picorv32_1.dat/picorv32.pg.gz, version#2, (Created by Innovus v21.35-s114_1 on Wed Jan 10 19:37:29 2024)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=3562.9M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=01/10 19:37:30, mem=2521.7M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=01/10 19:37:30, total cpu=0:00:00.1, real=0:00:00.0, peak res=2521.8M, current mem=2521.8M)
% Begin Save routing data ... (date=01/10 19:37:30, mem=2521.8M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.2 real=0:00:00.0 mem=3562.9M) ***
% End Save routing data ... (date=01/10 19:37:30, total cpu=0:00:00.3, real=0:00:00.0, peak res=2522.0M, current mem=2522.0M)
Saving property file picorv32_1.dat/picorv32.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3565.9M) ***
#Saving pin access data to file picorv32_1.dat/picorv32.apa ...
#
Saving preRoute extracted patterns in file 'picorv32_1.dat/picorv32.techData.gz' ...
Saving preRoute extraction data in directory 'picorv32_1.dat/extraction/' ...
% Begin Save power constraints data ... (date=01/10 19:37:31, mem=2523.9M)
% End Save power constraints data ... (date=01/10 19:37:32, total cpu=0:00:00.1, real=0:00:00.0, peak res=2523.9M, current mem=2523.9M)
default_emulate_rc_corner
default_emulate_rc_corner
default_emulate_rc_corner
Generated self-contained design picorv32_1.dat
#% End save design ... (date=01/10 19:37:32, total cpu=0:00:02.6, real=0:00:05.0, peak res=2526.6M, current mem=2526.6M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> saveDesign picorv32_1
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=01/10 19:37:32, mem=2526.6M)
% Begin Save ccopt configuration ... (date=01/10 19:37:32, mem=2526.6M)
% End Save ccopt configuration ... (date=01/10 19:37:33, total cpu=0:00:00.1, real=0:00:01.0, peak res=2526.7M, current mem=2526.7M)
% Begin Save netlist data ... (date=01/10 19:37:33, mem=2526.7M)
Writing Binary DB to picorv32_1.dat.tmp/picorv32.v.bin in single-threaded mode...
% End Save netlist data ... (date=01/10 19:37:33, total cpu=0:00:00.1, real=0:00:00.0, peak res=2526.7M, current mem=2526.7M)
Saving symbol-table file ...
Saving congestion map file picorv32_1.dat.tmp/picorv32.route.congmap.gz ...
% Begin Save AAE data ... (date=01/10 19:37:33, mem=2526.7M)
Saving AAE Data ...
% End Save AAE data ... (date=01/10 19:37:33, total cpu=0:00:00.1, real=0:00:01.0, peak res=2526.7M, current mem=2526.7M)
Saving preference file picorv32_1.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=01/10 19:37:34, mem=2526.8M)
Saving floorplan file ...
% End Save floorplan data ... (date=01/10 19:37:35, total cpu=0:00:00.2, real=0:00:01.0, peak res=2526.8M, current mem=2526.8M)
Saving PG file picorv32_1.dat.tmp/picorv32.pg.gz, version#2, (Created by Innovus v21.35-s114_1 on Wed Jan 10 19:37:35 2024)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=3617.9M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=01/10 19:37:35, mem=2526.8M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=01/10 19:37:35, total cpu=0:00:00.1, real=0:00:00.0, peak res=2526.8M, current mem=2526.8M)
% Begin Save routing data ... (date=01/10 19:37:35, mem=2526.8M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.2 real=0:00:01.0 mem=3617.9M) ***
% End Save routing data ... (date=01/10 19:37:36, total cpu=0:00:00.3, real=0:00:01.0, peak res=2526.8M, current mem=2526.8M)
Saving property file picorv32_1.dat.tmp/picorv32.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3620.9M) ***
#Saving pin access data to file picorv32_1.dat.tmp/picorv32.apa ...
#
Saving preRoute extracted patterns in file 'picorv32_1.dat.tmp/picorv32.techData.gz' ...
Saving preRoute extraction data in directory 'picorv32_1.dat.tmp/extraction/' ...
% Begin Save power constraints data ... (date=01/10 19:37:37, mem=2526.8M)
% End Save power constraints data ... (date=01/10 19:37:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=2526.8M, current mem=2526.8M)
default_emulate_rc_corner
default_emulate_rc_corner
default_emulate_rc_corner
Generated self-contained design picorv32_1.dat.tmp
#% End save design ... (date=01/10 19:37:38, total cpu=0:00:02.6, real=0:00:06.0, peak res=2527.1M, current mem=2527.1M)
*** Message Summary: 0 warning(s), 0 error(s)


--------------------------------------------------------------------------------
Exiting Innovus on Wed Jan 10 19:42:08 2024
  Total CPU time:     0:31:28
  Total real time:    2:54:08
  Peak memory (main): 2980.04MB


*** Memory Usage v#1 (Current mem = 3638.973M, initial mem = 476.039M) ***
*** Message Summary: 573 warning(s), 11 error(s)

--- Ending "Innovus" (totcpu=0:31:08, real=2:54:06, mem=3639.0M) ---
