0.6
2018.3
Dec  6 2018
23:39:36
/home/alpha/Documents/FPGA/Final/VendingMachine/VendingMachine.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
/home/alpha/Documents/FPGA/Final/VendingMachine/VendingMachine.srcs/sim_1/new/test_div.v,1575242624,verilog,,,,test_div,,,,,,,,
/home/alpha/Documents/FPGA/Final/VendingMachine/VendingMachine.srcs/sources_1/new/divide4.v,1575243294,verilog,,/home/alpha/Documents/FPGA/Final/VendingMachine/VendingMachine.srcs/sim_1/new/test_div.v,,divide4,,,,,,,,
