connect_debug_port dbg_hub/clk [get_nets u_ila_0_FCLK_CLK0]

connect_debug_port u_ila_0/probe16 [get_nets [list design_1_i/bridge_0/rst]]

connect_debug_port u_ila_0/probe27 [get_nets [list design_1_i/bridge_0/inst/U_control/n_0_0]]



connect_debug_port dbg_hub/clk [get_nets u_ila_0_FCLK_CLK0]

connect_debug_port dbg_hub/clk [get_nets clk]


connect_debug_port u_ila_0/clk [get_nets [list design_1_i/processing_system7_0/inst/FCLK_CLK0]]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/bridge_0/inst/U_control/cnt_INIT[0]} {design_1_i/bridge_0/inst/U_control/cnt_INIT[1]} {design_1_i/bridge_0/inst/U_control/cnt_INIT[2]} {design_1_i/bridge_0/inst/U_control/cnt_INIT[3]} {design_1_i/bridge_0/inst/U_control/cnt_INIT[4]} {design_1_i/bridge_0/inst/U_control/cnt_INIT[5]} {design_1_i/bridge_0/inst/U_control/cnt_INIT[6]} {design_1_i/bridge_0/inst/U_control/cnt_INIT[7]} {design_1_i/bridge_0/inst/U_control/cnt_INIT[8]} {design_1_i/bridge_0/inst/U_control/cnt_INIT[9]} {design_1_i/bridge_0/inst/U_control/cnt_INIT[10]} {design_1_i/bridge_0/inst/U_control/cnt_INIT[11]} {design_1_i/bridge_0/inst/U_control/cnt_INIT[12]} {design_1_i/bridge_0/inst/U_control/cnt_INIT[13]} {design_1_i/bridge_0/inst/U_control/cnt_INIT[14]} {design_1_i/bridge_0/inst/U_control/cnt_INIT[15]} {design_1_i/bridge_0/inst/U_control/cnt_INIT[16]} {design_1_i/bridge_0/inst/U_control/cnt_INIT[17]} {design_1_i/bridge_0/inst/U_control/cnt_INIT[18]} {design_1_i/bridge_0/inst/U_control/cnt_INIT[19]} {design_1_i/bridge_0/inst/U_control/cnt_INIT[20]} {design_1_i/bridge_0/inst/U_control/cnt_INIT[21]} {design_1_i/bridge_0/inst/U_control/cnt_INIT[22]} {design_1_i/bridge_0/inst/U_control/cnt_INIT[23]} {design_1_i/bridge_0/inst/U_control/cnt_INIT[24]} {design_1_i/bridge_0/inst/U_control/cnt_INIT[25]} {design_1_i/bridge_0/inst/U_control/cnt_INIT[26]} {design_1_i/bridge_0/inst/U_control/cnt_INIT[27]} {design_1_i/bridge_0/inst/U_control/cnt_INIT[28]} {design_1_i/bridge_0/inst/U_control/cnt_INIT[29]} {design_1_i/bridge_0/inst/U_control/cnt_INIT[30]} {design_1_i/bridge_0/inst/U_control/cnt_INIT[31]} {design_1_i/bridge_0/inst/U_control/cnt_INIT[32]} {design_1_i/bridge_0/inst/U_control/cnt_INIT[33]} {design_1_i/bridge_0/inst/U_control/cnt_INIT[34]} {design_1_i/bridge_0/inst/U_control/cnt_INIT[35]} {design_1_i/bridge_0/inst/U_control/cnt_INIT[36]} {design_1_i/bridge_0/inst/U_control/cnt_INIT[37]} {design_1_i/bridge_0/inst/U_control/cnt_INIT[38]} {design_1_i/bridge_0/inst/U_control/cnt_INIT[39]} {design_1_i/bridge_0/inst/U_control/cnt_INIT[40]} {design_1_i/bridge_0/inst/U_control/cnt_INIT[41]} {design_1_i/bridge_0/inst/U_control/cnt_INIT[42]} {design_1_i/bridge_0/inst/U_control/cnt_INIT[43]} {design_1_i/bridge_0/inst/U_control/cnt_INIT[44]} {design_1_i/bridge_0/inst/U_control/cnt_INIT[45]} {design_1_i/bridge_0/inst/U_control/cnt_INIT[46]} {design_1_i/bridge_0/inst/U_control/cnt_INIT[47]} {design_1_i/bridge_0/inst/U_control/cnt_INIT[48]} {design_1_i/bridge_0/inst/U_control/cnt_INIT[49]} {design_1_i/bridge_0/inst/U_control/cnt_INIT[50]} {design_1_i/bridge_0/inst/U_control/cnt_INIT[51]} {design_1_i/bridge_0/inst/U_control/cnt_INIT[52]} {design_1_i/bridge_0/inst/U_control/cnt_INIT[53]} {design_1_i/bridge_0/inst/U_control/cnt_INIT[54]} {design_1_i/bridge_0/inst/U_control/cnt_INIT[55]} {design_1_i/bridge_0/inst/U_control/cnt_INIT[56]} {design_1_i/bridge_0/inst/U_control/cnt_INIT[57]} {design_1_i/bridge_0/inst/U_control/cnt_INIT[58]} {design_1_i/bridge_0/inst/U_control/cnt_INIT[59]} {design_1_i/bridge_0/inst/U_control/cnt_INIT[60]} {design_1_i/bridge_0/inst/U_control/cnt_INIT[61]} {design_1_i/bridge_0/inst/U_control/cnt_INIT[62]} {design_1_i/bridge_0/inst/U_control/cnt_INIT[63]}]]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/bridge_0/inst/U_control/fm_start_addr[0]} {design_1_i/bridge_0/inst/U_control/fm_start_addr[1]} {design_1_i/bridge_0/inst/U_control/fm_start_addr[2]} {design_1_i/bridge_0/inst/U_control/fm_start_addr[3]} {design_1_i/bridge_0/inst/U_control/fm_start_addr[4]} {design_1_i/bridge_0/inst/U_control/fm_start_addr[5]} {design_1_i/bridge_0/inst/U_control/fm_start_addr[6]} {design_1_i/bridge_0/inst/U_control/fm_start_addr[7]} {design_1_i/bridge_0/inst/U_control/fm_start_addr[8]} {design_1_i/bridge_0/inst/U_control/fm_start_addr[9]} {design_1_i/bridge_0/inst/U_control/fm_start_addr[10]} {design_1_i/bridge_0/inst/U_control/fm_start_addr[11]} {design_1_i/bridge_0/inst/U_control/fm_start_addr[12]} {design_1_i/bridge_0/inst/U_control/fm_start_addr[13]} {design_1_i/bridge_0/inst/U_control/fm_start_addr[14]} {design_1_i/bridge_0/inst/U_control/fm_start_addr[15]}]]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/bridge_0/inst/U_control/n_state[0]} {design_1_i/bridge_0/inst/U_control/n_state[1]} {design_1_i/bridge_0/inst/U_control/n_state[2]} {design_1_i/bridge_0/inst/U_control/n_state[3]} {design_1_i/bridge_0/inst/U_control/n_state[4]} {design_1_i/bridge_0/inst/U_control/n_state[5]} {design_1_i/bridge_0/inst/U_control/n_state[6]} {design_1_i/bridge_0/inst/U_control/n_state[7]} {design_1_i/bridge_0/inst/U_control/n_state[8]} {design_1_i/bridge_0/inst/U_control/n_state[9]} {design_1_i/bridge_0/inst/U_control/n_state[10]}]]
connect_debug_port u_ila_0/probe3 [get_nets [list {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_B[0]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_B[1]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_B[2]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_B[3]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_B[4]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_B[5]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_B[6]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_B[7]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_B[8]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_B[9]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_B[10]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_B[11]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_B[12]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_B[13]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_B[14]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_B[15]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_B[16]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_B[17]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_B[18]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_B[19]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_B[20]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_B[21]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_B[22]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_B[23]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_B[24]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_B[25]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_B[26]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_B[27]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_B[28]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_B[29]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_B[30]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_B[31]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_B[32]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_B[33]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_B[34]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_B[35]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_B[36]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_B[37]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_B[38]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_B[39]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_B[40]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_B[41]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_B[42]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_B[43]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_B[44]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_B[45]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_B[46]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_B[47]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_B[48]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_B[49]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_B[50]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_B[51]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_B[52]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_B[53]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_B[54]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_B[55]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_B[56]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_B[57]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_B[58]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_B[59]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_B[60]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_B[61]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_B[62]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_B[63]}]]
connect_debug_port u_ila_0/probe4 [get_nets [list {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_A[0]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_A[1]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_A[2]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_A[3]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_A[4]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_A[5]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_A[6]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_A[7]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_A[8]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_A[9]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_A[10]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_A[11]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_A[12]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_A[13]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_A[14]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_A[15]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_A[16]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_A[17]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_A[18]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_A[19]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_A[20]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_A[21]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_A[22]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_A[23]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_A[24]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_A[25]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_A[26]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_A[27]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_A[28]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_A[29]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_A[30]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_A[31]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_A[32]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_A[33]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_A[34]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_A[35]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_A[36]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_A[37]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_A[38]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_A[39]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_A[40]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_A[41]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_A[42]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_A[43]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_A[44]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_A[45]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_A[46]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_A[47]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_A[48]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_A[49]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_A[50]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_A[51]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_A[52]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_A[53]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_A[54]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_A[55]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_A[56]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_A[57]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_A[58]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_A[59]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_A[60]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_A[61]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_A[62]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_A[63]}]]
connect_debug_port u_ila_0/probe5 [get_nets [list {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_B[0]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_B[1]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_B[2]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_B[3]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_B[4]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_B[5]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_B[6]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_B[7]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_B[8]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_B[9]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_B[10]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_B[11]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_B[12]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_B[13]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_B[14]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_B[15]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_B[16]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_B[17]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_B[18]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_B[19]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_B[20]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_B[21]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_B[22]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_B[23]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_B[24]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_B[25]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_B[26]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_B[27]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_B[28]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_B[29]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_B[30]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_B[31]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_B[32]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_B[33]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_B[34]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_B[35]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_B[36]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_B[37]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_B[38]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_B[39]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_B[40]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_B[41]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_B[42]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_B[43]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_B[44]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_B[45]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_B[46]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_B[47]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_B[48]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_B[49]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_B[50]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_B[51]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_B[52]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_B[53]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_B[54]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_B[55]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_B[56]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_B[57]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_B[58]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_B[59]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_B[60]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_B[61]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_B[62]} {design_1_i/bridge_0/inst/U_control/cnt_READ_COMMAND_B[63]}]]
connect_debug_port u_ila_0/probe6 [get_nets [list {design_1_i/bridge_0/inst/U_control/com_wrdata[0]} {design_1_i/bridge_0/inst/U_control/com_wrdata[1]} {design_1_i/bridge_0/inst/U_control/com_wrdata[2]} {design_1_i/bridge_0/inst/U_control/com_wrdata[3]} {design_1_i/bridge_0/inst/U_control/com_wrdata[4]} {design_1_i/bridge_0/inst/U_control/com_wrdata[5]} {design_1_i/bridge_0/inst/U_control/com_wrdata[6]} {design_1_i/bridge_0/inst/U_control/com_wrdata[7]} {design_1_i/bridge_0/inst/U_control/com_wrdata[8]} {design_1_i/bridge_0/inst/U_control/com_wrdata[9]} {design_1_i/bridge_0/inst/U_control/com_wrdata[10]} {design_1_i/bridge_0/inst/U_control/com_wrdata[11]} {design_1_i/bridge_0/inst/U_control/com_wrdata[12]} {design_1_i/bridge_0/inst/U_control/com_wrdata[13]} {design_1_i/bridge_0/inst/U_control/com_wrdata[14]} {design_1_i/bridge_0/inst/U_control/com_wrdata[15]} {design_1_i/bridge_0/inst/U_control/com_wrdata[16]} {design_1_i/bridge_0/inst/U_control/com_wrdata[17]} {design_1_i/bridge_0/inst/U_control/com_wrdata[18]} {design_1_i/bridge_0/inst/U_control/com_wrdata[19]} {design_1_i/bridge_0/inst/U_control/com_wrdata[20]} {design_1_i/bridge_0/inst/U_control/com_wrdata[21]} {design_1_i/bridge_0/inst/U_control/com_wrdata[22]} {design_1_i/bridge_0/inst/U_control/com_wrdata[23]} {design_1_i/bridge_0/inst/U_control/com_wrdata[24]} {design_1_i/bridge_0/inst/U_control/com_wrdata[25]} {design_1_i/bridge_0/inst/U_control/com_wrdata[26]} {design_1_i/bridge_0/inst/U_control/com_wrdata[27]} {design_1_i/bridge_0/inst/U_control/com_wrdata[28]} {design_1_i/bridge_0/inst/U_control/com_wrdata[29]} {design_1_i/bridge_0/inst/U_control/com_wrdata[30]} {design_1_i/bridge_0/inst/U_control/com_wrdata[31]}]]
connect_debug_port u_ila_0/probe7 [get_nets [list {design_1_i/bridge_0/inst/U_control/f1_addr[0]} {design_1_i/bridge_0/inst/U_control/f1_addr[1]} {design_1_i/bridge_0/inst/U_control/f1_addr[2]} {design_1_i/bridge_0/inst/U_control/f1_addr[3]} {design_1_i/bridge_0/inst/U_control/f1_addr[4]} {design_1_i/bridge_0/inst/U_control/f1_addr[5]} {design_1_i/bridge_0/inst/U_control/f1_addr[6]} {design_1_i/bridge_0/inst/U_control/f1_addr[7]} {design_1_i/bridge_0/inst/U_control/f1_addr[8]} {design_1_i/bridge_0/inst/U_control/f1_addr[9]} {design_1_i/bridge_0/inst/U_control/f1_addr[10]} {design_1_i/bridge_0/inst/U_control/f1_addr[11]} {design_1_i/bridge_0/inst/U_control/f1_addr[12]} {design_1_i/bridge_0/inst/U_control/f1_addr[13]} {design_1_i/bridge_0/inst/U_control/f1_addr[14]} {design_1_i/bridge_0/inst/U_control/f1_addr[15]} {design_1_i/bridge_0/inst/U_control/f1_addr[16]} {design_1_i/bridge_0/inst/U_control/f1_addr[17]} {design_1_i/bridge_0/inst/U_control/f1_addr[18]} {design_1_i/bridge_0/inst/U_control/f1_addr[19]} {design_1_i/bridge_0/inst/U_control/f1_addr[20]} {design_1_i/bridge_0/inst/U_control/f1_addr[21]} {design_1_i/bridge_0/inst/U_control/f1_addr[22]} {design_1_i/bridge_0/inst/U_control/f1_addr[23]} {design_1_i/bridge_0/inst/U_control/f1_addr[24]} {design_1_i/bridge_0/inst/U_control/f1_addr[25]} {design_1_i/bridge_0/inst/U_control/f1_addr[26]} {design_1_i/bridge_0/inst/U_control/f1_addr[27]} {design_1_i/bridge_0/inst/U_control/f1_addr[28]} {design_1_i/bridge_0/inst/U_control/f1_addr[29]} {design_1_i/bridge_0/inst/U_control/f1_addr[30]} {design_1_i/bridge_0/inst/U_control/f1_addr[31]}]]
connect_debug_port u_ila_0/probe8 [get_nets [list {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_A[0]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_A[1]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_A[2]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_A[3]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_A[4]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_A[5]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_A[6]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_A[7]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_A[8]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_A[9]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_A[10]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_A[11]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_A[12]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_A[13]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_A[14]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_A[15]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_A[16]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_A[17]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_A[18]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_A[19]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_A[20]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_A[21]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_A[22]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_A[23]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_A[24]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_A[25]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_A[26]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_A[27]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_A[28]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_A[29]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_A[30]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_A[31]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_A[32]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_A[33]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_A[34]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_A[35]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_A[36]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_A[37]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_A[38]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_A[39]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_A[40]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_A[41]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_A[42]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_A[43]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_A[44]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_A[45]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_A[46]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_A[47]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_A[48]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_A[49]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_A[50]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_A[51]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_A[52]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_A[53]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_A[54]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_A[55]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_A[56]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_A[57]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_A[58]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_A[59]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_A[60]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_A[61]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_A[62]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_A[63]}]]
connect_debug_port u_ila_0/probe9 [get_nets [list {design_1_i/bridge_0/inst/U_control/cnt_delay[1]} {design_1_i/bridge_0/inst/U_control/cnt_delay[2]} {design_1_i/bridge_0/inst/U_control/cnt_delay[3]} {design_1_i/bridge_0/inst/U_control/cnt_delay[4]} {design_1_i/bridge_0/inst/U_control/cnt_delay[5]} {design_1_i/bridge_0/inst/U_control/cnt_delay[6]} {design_1_i/bridge_0/inst/U_control/cnt_delay[7]} {design_1_i/bridge_0/inst/U_control/cnt_delay[8]} {design_1_i/bridge_0/inst/U_control/cnt_delay[9]} {design_1_i/bridge_0/inst/U_control/cnt_delay[10]} {design_1_i/bridge_0/inst/U_control/cnt_delay[11]} {design_1_i/bridge_0/inst/U_control/cnt_delay[12]} {design_1_i/bridge_0/inst/U_control/cnt_delay[13]} {design_1_i/bridge_0/inst/U_control/cnt_delay[14]} {design_1_i/bridge_0/inst/U_control/cnt_delay[15]}]]
connect_debug_port u_ila_0/probe10 [get_nets [list {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_A[0]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_A[1]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_A[2]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_A[3]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_A[4]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_A[5]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_A[6]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_A[7]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_A[8]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_A[9]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_A[10]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_A[11]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_A[12]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_A[13]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_A[14]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_A[15]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_A[16]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_A[17]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_A[18]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_A[19]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_A[20]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_A[21]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_A[22]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_A[23]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_A[24]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_A[25]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_A[26]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_A[27]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_A[28]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_A[29]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_A[30]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_A[31]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_A[32]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_A[33]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_A[34]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_A[35]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_A[36]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_A[37]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_A[38]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_A[39]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_A[40]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_A[41]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_A[42]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_A[43]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_A[44]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_A[45]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_A[46]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_A[47]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_A[48]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_A[49]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_A[50]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_A[51]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_A[52]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_A[53]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_A[54]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_A[55]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_A[56]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_A[57]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_A[58]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_A[59]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_A[60]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_A[61]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_A[62]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_A[63]}]]
connect_debug_port u_ila_0/probe11 [get_nets [list {design_1_i/bridge_0/inst/U_control/num_ori[0]} {design_1_i/bridge_0/inst/U_control/num_ori[1]} {design_1_i/bridge_0/inst/U_control/num_ori[2]} {design_1_i/bridge_0/inst/U_control/num_ori[3]} {design_1_i/bridge_0/inst/U_control/num_ori[4]} {design_1_i/bridge_0/inst/U_control/num_ori[5]} {design_1_i/bridge_0/inst/U_control/num_ori[6]} {design_1_i/bridge_0/inst/U_control/num_ori[7]} {design_1_i/bridge_0/inst/U_control/num_ori[8]} {design_1_i/bridge_0/inst/U_control/num_ori[9]} {design_1_i/bridge_0/inst/U_control/num_ori[10]} {design_1_i/bridge_0/inst/U_control/num_ori[11]} {design_1_i/bridge_0/inst/U_control/num_ori[12]} {design_1_i/bridge_0/inst/U_control/num_ori[13]} {design_1_i/bridge_0/inst/U_control/num_ori[14]} {design_1_i/bridge_0/inst/U_control/num_ori[15]} {design_1_i/bridge_0/inst/U_control/num_ori[16]} {design_1_i/bridge_0/inst/U_control/num_ori[17]} {design_1_i/bridge_0/inst/U_control/num_ori[18]} {design_1_i/bridge_0/inst/U_control/num_ori[19]} {design_1_i/bridge_0/inst/U_control/num_ori[20]} {design_1_i/bridge_0/inst/U_control/num_ori[21]} {design_1_i/bridge_0/inst/U_control/num_ori[22]} {design_1_i/bridge_0/inst/U_control/num_ori[23]} {design_1_i/bridge_0/inst/U_control/num_ori[24]} {design_1_i/bridge_0/inst/U_control/num_ori[25]} {design_1_i/bridge_0/inst/U_control/num_ori[26]} {design_1_i/bridge_0/inst/U_control/num_ori[27]} {design_1_i/bridge_0/inst/U_control/num_ori[28]} {design_1_i/bridge_0/inst/U_control/num_ori[29]} {design_1_i/bridge_0/inst/U_control/num_ori[30]} {design_1_i/bridge_0/inst/U_control/num_ori[31]}]]
connect_debug_port u_ila_0/probe12 [get_nets [list {design_1_i/bridge_0/inst/U_control/ot_start_addr[0]} {design_1_i/bridge_0/inst/U_control/ot_start_addr[1]} {design_1_i/bridge_0/inst/U_control/ot_start_addr[2]} {design_1_i/bridge_0/inst/U_control/ot_start_addr[3]} {design_1_i/bridge_0/inst/U_control/ot_start_addr[4]} {design_1_i/bridge_0/inst/U_control/ot_start_addr[5]} {design_1_i/bridge_0/inst/U_control/ot_start_addr[6]} {design_1_i/bridge_0/inst/U_control/ot_start_addr[7]} {design_1_i/bridge_0/inst/U_control/ot_start_addr[8]} {design_1_i/bridge_0/inst/U_control/ot_start_addr[9]} {design_1_i/bridge_0/inst/U_control/ot_start_addr[10]} {design_1_i/bridge_0/inst/U_control/ot_start_addr[11]} {design_1_i/bridge_0/inst/U_control/ot_start_addr[12]} {design_1_i/bridge_0/inst/U_control/ot_start_addr[13]} {design_1_i/bridge_0/inst/U_control/ot_start_addr[14]} {design_1_i/bridge_0/inst/U_control/ot_start_addr[15]} {design_1_i/bridge_0/inst/U_control/ot_start_addr[16]} {design_1_i/bridge_0/inst/U_control/ot_start_addr[17]} {design_1_i/bridge_0/inst/U_control/ot_start_addr[18]} {design_1_i/bridge_0/inst/U_control/ot_start_addr[19]} {design_1_i/bridge_0/inst/U_control/ot_start_addr[20]} {design_1_i/bridge_0/inst/U_control/ot_start_addr[21]} {design_1_i/bridge_0/inst/U_control/ot_start_addr[22]} {design_1_i/bridge_0/inst/U_control/ot_start_addr[23]} {design_1_i/bridge_0/inst/U_control/ot_start_addr[24]} {design_1_i/bridge_0/inst/U_control/ot_start_addr[25]} {design_1_i/bridge_0/inst/U_control/ot_start_addr[26]} {design_1_i/bridge_0/inst/U_control/ot_start_addr[27]} {design_1_i/bridge_0/inst/U_control/ot_start_addr[28]} {design_1_i/bridge_0/inst/U_control/ot_start_addr[29]} {design_1_i/bridge_0/inst/U_control/ot_start_addr[30]} {design_1_i/bridge_0/inst/U_control/ot_start_addr[31]}]]
connect_debug_port u_ila_0/probe13 [get_nets [list {design_1_i/bridge_0/inst/U_control/c_state_f2[0]} {design_1_i/bridge_0/inst/U_control/c_state_f2[1]} {design_1_i/bridge_0/inst/U_control/c_state_f2[2]} {design_1_i/bridge_0/inst/U_control/c_state_f2[3]} {design_1_i/bridge_0/inst/U_control/c_state_f2[4]} {design_1_i/bridge_0/inst/U_control/c_state_f2[5]} {design_1_i/bridge_0/inst/U_control/c_state_f2[6]} {design_1_i/bridge_0/inst/U_control/c_state_f2[7]} {design_1_i/bridge_0/inst/U_control/c_state_f2[8]} {design_1_i/bridge_0/inst/U_control/c_state_f2[9]} {design_1_i/bridge_0/inst/U_control/c_state_f2[10]}]]
connect_debug_port u_ila_0/probe14 [get_nets [list {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_B[0]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_B[1]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_B[2]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_B[3]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_B[4]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_B[5]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_B[6]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_B[7]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_B[8]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_B[9]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_B[10]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_B[11]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_B[12]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_B[13]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_B[14]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_B[15]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_B[16]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_B[17]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_B[18]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_B[19]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_B[20]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_B[21]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_B[22]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_B[23]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_B[24]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_B[25]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_B[26]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_B[27]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_B[28]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_B[29]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_B[30]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_B[31]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_B[32]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_B[33]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_B[34]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_B[35]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_B[36]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_B[37]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_B[38]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_B[39]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_B[40]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_B[41]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_B[42]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_B[43]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_B[44]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_B[45]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_B[46]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_B[47]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_B[48]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_B[49]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_B[50]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_B[51]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_B[52]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_B[53]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_B[54]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_B[55]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_B[56]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_B[57]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_B[58]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_B[59]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_B[60]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_B[61]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_B[62]} {design_1_i/bridge_0/inst/U_control/cnt_COMPUTE_B[63]}]]
connect_debug_port u_ila_0/probe15 [get_nets [list {design_1_i/bridge_0/inst/U_control/c_state_f1[0]} {design_1_i/bridge_0/inst/U_control/c_state_f1[1]} {design_1_i/bridge_0/inst/U_control/c_state_f1[2]} {design_1_i/bridge_0/inst/U_control/c_state_f1[3]} {design_1_i/bridge_0/inst/U_control/c_state_f1[4]} {design_1_i/bridge_0/inst/U_control/c_state_f1[5]} {design_1_i/bridge_0/inst/U_control/c_state_f1[6]} {design_1_i/bridge_0/inst/U_control/c_state_f1[7]} {design_1_i/bridge_0/inst/U_control/c_state_f1[8]} {design_1_i/bridge_0/inst/U_control/c_state_f1[9]} {design_1_i/bridge_0/inst/U_control/c_state_f1[10]}]]
connect_debug_port u_ila_0/probe16 [get_nets [list {design_1_i/bridge_0/inst/U_control/f0_addr[0]} {design_1_i/bridge_0/inst/U_control/f0_addr[1]} {design_1_i/bridge_0/inst/U_control/f0_addr[2]} {design_1_i/bridge_0/inst/U_control/f0_addr[3]} {design_1_i/bridge_0/inst/U_control/f0_addr[4]} {design_1_i/bridge_0/inst/U_control/f0_addr[5]} {design_1_i/bridge_0/inst/U_control/f0_addr[6]} {design_1_i/bridge_0/inst/U_control/f0_addr[7]} {design_1_i/bridge_0/inst/U_control/f0_addr[8]} {design_1_i/bridge_0/inst/U_control/f0_addr[9]} {design_1_i/bridge_0/inst/U_control/f0_addr[10]} {design_1_i/bridge_0/inst/U_control/f0_addr[11]} {design_1_i/bridge_0/inst/U_control/f0_addr[12]} {design_1_i/bridge_0/inst/U_control/f0_addr[13]} {design_1_i/bridge_0/inst/U_control/f0_addr[14]} {design_1_i/bridge_0/inst/U_control/f0_addr[15]} {design_1_i/bridge_0/inst/U_control/f0_addr[16]} {design_1_i/bridge_0/inst/U_control/f0_addr[17]} {design_1_i/bridge_0/inst/U_control/f0_addr[18]} {design_1_i/bridge_0/inst/U_control/f0_addr[19]} {design_1_i/bridge_0/inst/U_control/f0_addr[20]} {design_1_i/bridge_0/inst/U_control/f0_addr[21]} {design_1_i/bridge_0/inst/U_control/f0_addr[22]} {design_1_i/bridge_0/inst/U_control/f0_addr[23]} {design_1_i/bridge_0/inst/U_control/f0_addr[24]} {design_1_i/bridge_0/inst/U_control/f0_addr[25]} {design_1_i/bridge_0/inst/U_control/f0_addr[26]} {design_1_i/bridge_0/inst/U_control/f0_addr[27]} {design_1_i/bridge_0/inst/U_control/f0_addr[28]} {design_1_i/bridge_0/inst/U_control/f0_addr[29]} {design_1_i/bridge_0/inst/U_control/f0_addr[30]} {design_1_i/bridge_0/inst/U_control/f0_addr[31]}]]
connect_debug_port u_ila_0/probe17 [get_nets [list {design_1_i/bridge_0/inst/U_control/step[0]} {design_1_i/bridge_0/inst/U_control/step[1]}]]
connect_debug_port u_ila_0/probe18 [get_nets [list {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_A[0]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_A[1]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_A[2]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_A[3]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_A[4]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_A[5]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_A[6]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_A[7]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_A[8]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_A[9]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_A[10]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_A[11]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_A[12]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_A[13]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_A[14]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_A[15]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_A[16]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_A[17]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_A[18]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_A[19]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_A[20]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_A[21]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_A[22]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_A[23]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_A[24]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_A[25]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_A[26]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_A[27]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_A[28]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_A[29]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_A[30]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_A[31]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_A[32]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_A[33]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_A[34]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_A[35]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_A[36]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_A[37]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_A[38]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_A[39]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_A[40]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_A[41]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_A[42]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_A[43]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_A[44]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_A[45]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_A[46]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_A[47]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_A[48]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_A[49]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_A[50]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_A[51]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_A[52]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_A[53]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_A[54]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_A[55]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_A[56]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_A[57]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_A[58]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_A[59]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_A[60]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_A[61]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_A[62]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMPUTE_A[63]}]]
connect_debug_port u_ila_0/probe19 [get_nets [list {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_B[0]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_B[1]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_B[2]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_B[3]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_B[4]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_B[5]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_B[6]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_B[7]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_B[8]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_B[9]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_B[10]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_B[11]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_B[12]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_B[13]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_B[14]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_B[15]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_B[16]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_B[17]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_B[18]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_B[19]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_B[20]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_B[21]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_B[22]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_B[23]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_B[24]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_B[25]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_B[26]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_B[27]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_B[28]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_B[29]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_B[30]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_B[31]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_B[32]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_B[33]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_B[34]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_B[35]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_B[36]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_B[37]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_B[38]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_B[39]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_B[40]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_B[41]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_B[42]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_B[43]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_B[44]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_B[45]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_B[46]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_B[47]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_B[48]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_B[49]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_B[50]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_B[51]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_B[52]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_B[53]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_B[54]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_B[55]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_B[56]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_B[57]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_B[58]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_B[59]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_B[60]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_B[61]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_B[62]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_WR_OT_B[63]}]]
connect_debug_port u_ila_0/probe20 [get_nets [list {design_1_i/bridge_0/inst/U_control/fdata_addr[0]} {design_1_i/bridge_0/inst/U_control/fdata_addr[1]} {design_1_i/bridge_0/inst/U_control/fdata_addr[2]} {design_1_i/bridge_0/inst/U_control/fdata_addr[3]} {design_1_i/bridge_0/inst/U_control/fdata_addr[4]} {design_1_i/bridge_0/inst/U_control/fdata_addr[5]} {design_1_i/bridge_0/inst/U_control/fdata_addr[6]} {design_1_i/bridge_0/inst/U_control/fdata_addr[7]} {design_1_i/bridge_0/inst/U_control/fdata_addr[8]} {design_1_i/bridge_0/inst/U_control/fdata_addr[9]} {design_1_i/bridge_0/inst/U_control/fdata_addr[10]} {design_1_i/bridge_0/inst/U_control/fdata_addr[11]} {design_1_i/bridge_0/inst/U_control/fdata_addr[12]} {design_1_i/bridge_0/inst/U_control/fdata_addr[13]} {design_1_i/bridge_0/inst/U_control/fdata_addr[14]} {design_1_i/bridge_0/inst/U_control/fdata_addr[15]} {design_1_i/bridge_0/inst/U_control/fdata_addr[16]} {design_1_i/bridge_0/inst/U_control/fdata_addr[17]} {design_1_i/bridge_0/inst/U_control/fdata_addr[18]} {design_1_i/bridge_0/inst/U_control/fdata_addr[19]} {design_1_i/bridge_0/inst/U_control/fdata_addr[20]} {design_1_i/bridge_0/inst/U_control/fdata_addr[21]} {design_1_i/bridge_0/inst/U_control/fdata_addr[22]} {design_1_i/bridge_0/inst/U_control/fdata_addr[23]} {design_1_i/bridge_0/inst/U_control/fdata_addr[24]} {design_1_i/bridge_0/inst/U_control/fdata_addr[25]} {design_1_i/bridge_0/inst/U_control/fdata_addr[26]} {design_1_i/bridge_0/inst/U_control/fdata_addr[27]} {design_1_i/bridge_0/inst/U_control/fdata_addr[28]} {design_1_i/bridge_0/inst/U_control/fdata_addr[29]} {design_1_i/bridge_0/inst/U_control/fdata_addr[30]} {design_1_i/bridge_0/inst/U_control/fdata_addr[31]}]]
connect_debug_port u_ila_0/probe21 [get_nets [list {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_B[0]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_B[1]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_B[2]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_B[3]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_B[4]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_B[5]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_B[6]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_B[7]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_B[8]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_B[9]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_B[10]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_B[11]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_B[12]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_B[13]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_B[14]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_B[15]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_B[16]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_B[17]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_B[18]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_B[19]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_B[20]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_B[21]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_B[22]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_B[23]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_B[24]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_B[25]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_B[26]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_B[27]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_B[28]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_B[29]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_B[30]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_B[31]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_B[32]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_B[33]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_B[34]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_B[35]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_B[36]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_B[37]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_B[38]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_B[39]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_B[40]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_B[41]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_B[42]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_B[43]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_B[44]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_B[45]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_B[46]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_B[47]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_B[48]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_B[49]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_B[50]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_B[51]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_B[52]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_B[53]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_B[54]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_B[55]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_B[56]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_B[57]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_B[58]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_B[59]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_B[60]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_B[61]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_B[62]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_B[63]}]]
connect_debug_port u_ila_0/probe22 [get_nets [list {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_A[0]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_A[1]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_A[2]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_A[3]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_A[4]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_A[5]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_A[6]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_A[7]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_A[8]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_A[9]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_A[10]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_A[11]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_A[12]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_A[13]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_A[14]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_A[15]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_A[16]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_A[17]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_A[18]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_A[19]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_A[20]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_A[21]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_A[22]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_A[23]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_A[24]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_A[25]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_A[26]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_A[27]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_A[28]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_A[29]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_A[30]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_A[31]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_A[32]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_A[33]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_A[34]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_A[35]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_A[36]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_A[37]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_A[38]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_A[39]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_A[40]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_A[41]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_A[42]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_A[43]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_A[44]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_A[45]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_A[46]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_A[47]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_A[48]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_A[49]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_A[50]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_A[51]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_A[52]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_A[53]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_A[54]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_A[55]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_A[56]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_A[57]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_A[58]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_A[59]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_A[60]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_A[61]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_A[62]} {design_1_i/bridge_0/inst/U_control/cnt_WAIT_COMMAND_A[63]}]]
connect_debug_port u_ila_0/probe23 [get_nets [list {design_1_i/bridge_0/inst/U_control/cnt_collect_all[0]} {design_1_i/bridge_0/inst/U_control/cnt_collect_all[1]} {design_1_i/bridge_0/inst/U_control/cnt_collect_all[2]} {design_1_i/bridge_0/inst/U_control/cnt_collect_all[3]} {design_1_i/bridge_0/inst/U_control/cnt_collect_all[4]} {design_1_i/bridge_0/inst/U_control/cnt_collect_all[5]} {design_1_i/bridge_0/inst/U_control/cnt_collect_all[6]} {design_1_i/bridge_0/inst/U_control/cnt_collect_all[7]} {design_1_i/bridge_0/inst/U_control/cnt_collect_all[8]} {design_1_i/bridge_0/inst/U_control/cnt_collect_all[9]} {design_1_i/bridge_0/inst/U_control/cnt_collect_all[10]} {design_1_i/bridge_0/inst/U_control/cnt_collect_all[11]} {design_1_i/bridge_0/inst/U_control/cnt_collect_all[12]} {design_1_i/bridge_0/inst/U_control/cnt_collect_all[13]} {design_1_i/bridge_0/inst/U_control/cnt_collect_all[14]} {design_1_i/bridge_0/inst/U_control/cnt_collect_all[15]} {design_1_i/bridge_0/inst/U_control/cnt_collect_all[16]} {design_1_i/bridge_0/inst/U_control/cnt_collect_all[17]} {design_1_i/bridge_0/inst/U_control/cnt_collect_all[18]} {design_1_i/bridge_0/inst/U_control/cnt_collect_all[19]} {design_1_i/bridge_0/inst/U_control/cnt_collect_all[20]} {design_1_i/bridge_0/inst/U_control/cnt_collect_all[21]} {design_1_i/bridge_0/inst/U_control/cnt_collect_all[22]} {design_1_i/bridge_0/inst/U_control/cnt_collect_all[23]} {design_1_i/bridge_0/inst/U_control/cnt_collect_all[24]} {design_1_i/bridge_0/inst/U_control/cnt_collect_all[25]} {design_1_i/bridge_0/inst/U_control/cnt_collect_all[26]} {design_1_i/bridge_0/inst/U_control/cnt_collect_all[27]} {design_1_i/bridge_0/inst/U_control/cnt_collect_all[28]} {design_1_i/bridge_0/inst/U_control/cnt_collect_all[29]} {design_1_i/bridge_0/inst/U_control/cnt_collect_all[30]} {design_1_i/bridge_0/inst/U_control/cnt_collect_all[31]} {design_1_i/bridge_0/inst/U_control/cnt_collect_all[32]} {design_1_i/bridge_0/inst/U_control/cnt_collect_all[33]} {design_1_i/bridge_0/inst/U_control/cnt_collect_all[34]} {design_1_i/bridge_0/inst/U_control/cnt_collect_all[35]} {design_1_i/bridge_0/inst/U_control/cnt_collect_all[36]} {design_1_i/bridge_0/inst/U_control/cnt_collect_all[37]} {design_1_i/bridge_0/inst/U_control/cnt_collect_all[38]} {design_1_i/bridge_0/inst/U_control/cnt_collect_all[39]} {design_1_i/bridge_0/inst/U_control/cnt_collect_all[40]} {design_1_i/bridge_0/inst/U_control/cnt_collect_all[41]} {design_1_i/bridge_0/inst/U_control/cnt_collect_all[42]} {design_1_i/bridge_0/inst/U_control/cnt_collect_all[43]} {design_1_i/bridge_0/inst/U_control/cnt_collect_all[44]} {design_1_i/bridge_0/inst/U_control/cnt_collect_all[45]} {design_1_i/bridge_0/inst/U_control/cnt_collect_all[46]} {design_1_i/bridge_0/inst/U_control/cnt_collect_all[47]} {design_1_i/bridge_0/inst/U_control/cnt_collect_all[48]} {design_1_i/bridge_0/inst/U_control/cnt_collect_all[49]} {design_1_i/bridge_0/inst/U_control/cnt_collect_all[50]} {design_1_i/bridge_0/inst/U_control/cnt_collect_all[51]} {design_1_i/bridge_0/inst/U_control/cnt_collect_all[52]} {design_1_i/bridge_0/inst/U_control/cnt_collect_all[53]} {design_1_i/bridge_0/inst/U_control/cnt_collect_all[54]} {design_1_i/bridge_0/inst/U_control/cnt_collect_all[55]} {design_1_i/bridge_0/inst/U_control/cnt_collect_all[56]} {design_1_i/bridge_0/inst/U_control/cnt_collect_all[57]} {design_1_i/bridge_0/inst/U_control/cnt_collect_all[58]} {design_1_i/bridge_0/inst/U_control/cnt_collect_all[59]} {design_1_i/bridge_0/inst/U_control/cnt_collect_all[60]} {design_1_i/bridge_0/inst/U_control/cnt_collect_all[61]} {design_1_i/bridge_0/inst/U_control/cnt_collect_all[62]} {design_1_i/bridge_0/inst/U_control/cnt_collect_all[63]}]]
connect_debug_port u_ila_0/probe24 [get_nets [list {design_1_i/bridge_0/inst/U_control/com_addr[0]} {design_1_i/bridge_0/inst/U_control/com_addr[1]} {design_1_i/bridge_0/inst/U_control/com_addr[2]} {design_1_i/bridge_0/inst/U_control/com_addr[3]} {design_1_i/bridge_0/inst/U_control/com_addr[4]} {design_1_i/bridge_0/inst/U_control/com_addr[5]} {design_1_i/bridge_0/inst/U_control/com_addr[6]} {design_1_i/bridge_0/inst/U_control/com_addr[7]} {design_1_i/bridge_0/inst/U_control/com_addr[8]} {design_1_i/bridge_0/inst/U_control/com_addr[9]} {design_1_i/bridge_0/inst/U_control/com_addr[10]} {design_1_i/bridge_0/inst/U_control/com_addr[11]} {design_1_i/bridge_0/inst/U_control/com_addr[12]} {design_1_i/bridge_0/inst/U_control/com_addr[13]} {design_1_i/bridge_0/inst/U_control/com_addr[14]} {design_1_i/bridge_0/inst/U_control/com_addr[15]} {design_1_i/bridge_0/inst/U_control/com_addr[16]} {design_1_i/bridge_0/inst/U_control/com_addr[17]} {design_1_i/bridge_0/inst/U_control/com_addr[18]} {design_1_i/bridge_0/inst/U_control/com_addr[19]} {design_1_i/bridge_0/inst/U_control/com_addr[20]} {design_1_i/bridge_0/inst/U_control/com_addr[21]} {design_1_i/bridge_0/inst/U_control/com_addr[22]} {design_1_i/bridge_0/inst/U_control/com_addr[23]} {design_1_i/bridge_0/inst/U_control/com_addr[24]} {design_1_i/bridge_0/inst/U_control/com_addr[25]} {design_1_i/bridge_0/inst/U_control/com_addr[26]} {design_1_i/bridge_0/inst/U_control/com_addr[27]} {design_1_i/bridge_0/inst/U_control/com_addr[28]} {design_1_i/bridge_0/inst/U_control/com_addr[29]} {design_1_i/bridge_0/inst/U_control/com_addr[30]} {design_1_i/bridge_0/inst/U_control/com_addr[31]}]]
connect_debug_port u_ila_0/probe25 [get_nets [list {design_1_i/bridge_0/inst/U_control/com_rddata[0]} {design_1_i/bridge_0/inst/U_control/com_rddata[1]} {design_1_i/bridge_0/inst/U_control/com_rddata[2]} {design_1_i/bridge_0/inst/U_control/com_rddata[3]} {design_1_i/bridge_0/inst/U_control/com_rddata[4]} {design_1_i/bridge_0/inst/U_control/com_rddata[5]} {design_1_i/bridge_0/inst/U_control/com_rddata[6]} {design_1_i/bridge_0/inst/U_control/com_rddata[7]} {design_1_i/bridge_0/inst/U_control/com_rddata[8]} {design_1_i/bridge_0/inst/U_control/com_rddata[9]} {design_1_i/bridge_0/inst/U_control/com_rddata[10]} {design_1_i/bridge_0/inst/U_control/com_rddata[11]} {design_1_i/bridge_0/inst/U_control/com_rddata[12]} {design_1_i/bridge_0/inst/U_control/com_rddata[13]} {design_1_i/bridge_0/inst/U_control/com_rddata[14]} {design_1_i/bridge_0/inst/U_control/com_rddata[15]} {design_1_i/bridge_0/inst/U_control/com_rddata[16]} {design_1_i/bridge_0/inst/U_control/com_rddata[17]} {design_1_i/bridge_0/inst/U_control/com_rddata[18]} {design_1_i/bridge_0/inst/U_control/com_rddata[19]} {design_1_i/bridge_0/inst/U_control/com_rddata[20]} {design_1_i/bridge_0/inst/U_control/com_rddata[21]} {design_1_i/bridge_0/inst/U_control/com_rddata[22]} {design_1_i/bridge_0/inst/U_control/com_rddata[23]} {design_1_i/bridge_0/inst/U_control/com_rddata[24]} {design_1_i/bridge_0/inst/U_control/com_rddata[25]} {design_1_i/bridge_0/inst/U_control/com_rddata[26]} {design_1_i/bridge_0/inst/U_control/com_rddata[27]} {design_1_i/bridge_0/inst/U_control/com_rddata[28]} {design_1_i/bridge_0/inst/U_control/com_rddata[29]} {design_1_i/bridge_0/inst/U_control/com_rddata[30]} {design_1_i/bridge_0/inst/U_control/com_rddata[31]}]]
connect_debug_port u_ila_0/probe26 [get_nets [list {design_1_i/bridge_0/inst/U_control/c_state[0]} {design_1_i/bridge_0/inst/U_control/c_state[1]} {design_1_i/bridge_0/inst/U_control/c_state[2]} {design_1_i/bridge_0/inst/U_control/c_state[3]} {design_1_i/bridge_0/inst/U_control/c_state[4]} {design_1_i/bridge_0/inst/U_control/c_state[5]} {design_1_i/bridge_0/inst/U_control/c_state[6]} {design_1_i/bridge_0/inst/U_control/c_state[7]} {design_1_i/bridge_0/inst/U_control/c_state[8]} {design_1_i/bridge_0/inst/U_control/c_state[9]} {design_1_i/bridge_0/inst/U_control/c_state[10]}]]
connect_debug_port u_ila_0/probe27 [get_nets [list {design_1_i/bridge_0/inst/U_control/w1_addr[0]} {design_1_i/bridge_0/inst/U_control/w1_addr[1]} {design_1_i/bridge_0/inst/U_control/w1_addr[2]} {design_1_i/bridge_0/inst/U_control/w1_addr[3]} {design_1_i/bridge_0/inst/U_control/w1_addr[4]} {design_1_i/bridge_0/inst/U_control/w1_addr[5]} {design_1_i/bridge_0/inst/U_control/w1_addr[6]} {design_1_i/bridge_0/inst/U_control/w1_addr[7]} {design_1_i/bridge_0/inst/U_control/w1_addr[8]} {design_1_i/bridge_0/inst/U_control/w1_addr[9]} {design_1_i/bridge_0/inst/U_control/w1_addr[10]} {design_1_i/bridge_0/inst/U_control/w1_addr[11]} {design_1_i/bridge_0/inst/U_control/w1_addr[12]} {design_1_i/bridge_0/inst/U_control/w1_addr[13]} {design_1_i/bridge_0/inst/U_control/w1_addr[14]} {design_1_i/bridge_0/inst/U_control/w1_addr[15]} {design_1_i/bridge_0/inst/U_control/w1_addr[16]} {design_1_i/bridge_0/inst/U_control/w1_addr[17]} {design_1_i/bridge_0/inst/U_control/w1_addr[18]} {design_1_i/bridge_0/inst/U_control/w1_addr[19]} {design_1_i/bridge_0/inst/U_control/w1_addr[20]} {design_1_i/bridge_0/inst/U_control/w1_addr[21]} {design_1_i/bridge_0/inst/U_control/w1_addr[22]} {design_1_i/bridge_0/inst/U_control/w1_addr[23]} {design_1_i/bridge_0/inst/U_control/w1_addr[24]} {design_1_i/bridge_0/inst/U_control/w1_addr[25]} {design_1_i/bridge_0/inst/U_control/w1_addr[26]} {design_1_i/bridge_0/inst/U_control/w1_addr[27]} {design_1_i/bridge_0/inst/U_control/w1_addr[28]} {design_1_i/bridge_0/inst/U_control/w1_addr[29]} {design_1_i/bridge_0/inst/U_control/w1_addr[30]} {design_1_i/bridge_0/inst/U_control/w1_addr[31]}]]
connect_debug_port u_ila_0/probe28 [get_nets [list {design_1_i/bridge_0/inst/U_control/step_f2[0]} {design_1_i/bridge_0/inst/U_control/step_f2[1]}]]
connect_debug_port u_ila_0/probe29 [get_nets [list {design_1_i/bridge_0/inst/U_control/w0_addr[0]} {design_1_i/bridge_0/inst/U_control/w0_addr[1]} {design_1_i/bridge_0/inst/U_control/w0_addr[2]} {design_1_i/bridge_0/inst/U_control/w0_addr[3]} {design_1_i/bridge_0/inst/U_control/w0_addr[4]} {design_1_i/bridge_0/inst/U_control/w0_addr[5]} {design_1_i/bridge_0/inst/U_control/w0_addr[6]} {design_1_i/bridge_0/inst/U_control/w0_addr[7]} {design_1_i/bridge_0/inst/U_control/w0_addr[8]} {design_1_i/bridge_0/inst/U_control/w0_addr[9]} {design_1_i/bridge_0/inst/U_control/w0_addr[10]} {design_1_i/bridge_0/inst/U_control/w0_addr[11]} {design_1_i/bridge_0/inst/U_control/w0_addr[12]} {design_1_i/bridge_0/inst/U_control/w0_addr[13]} {design_1_i/bridge_0/inst/U_control/w0_addr[14]} {design_1_i/bridge_0/inst/U_control/w0_addr[15]} {design_1_i/bridge_0/inst/U_control/w0_addr[16]} {design_1_i/bridge_0/inst/U_control/w0_addr[17]} {design_1_i/bridge_0/inst/U_control/w0_addr[18]} {design_1_i/bridge_0/inst/U_control/w0_addr[19]} {design_1_i/bridge_0/inst/U_control/w0_addr[20]} {design_1_i/bridge_0/inst/U_control/w0_addr[21]} {design_1_i/bridge_0/inst/U_control/w0_addr[22]} {design_1_i/bridge_0/inst/U_control/w0_addr[23]} {design_1_i/bridge_0/inst/U_control/w0_addr[24]} {design_1_i/bridge_0/inst/U_control/w0_addr[25]} {design_1_i/bridge_0/inst/U_control/w0_addr[26]} {design_1_i/bridge_0/inst/U_control/w0_addr[27]} {design_1_i/bridge_0/inst/U_control/w0_addr[28]} {design_1_i/bridge_0/inst/U_control/w0_addr[29]} {design_1_i/bridge_0/inst/U_control/w0_addr[30]} {design_1_i/bridge_0/inst/U_control/w0_addr[31]}]]
connect_debug_port u_ila_0/probe30 [get_nets [list {design_1_i/bridge_0/inst/U_control/wm_start_addr[0]} {design_1_i/bridge_0/inst/U_control/wm_start_addr[1]} {design_1_i/bridge_0/inst/U_control/wm_start_addr[2]} {design_1_i/bridge_0/inst/U_control/wm_start_addr[3]} {design_1_i/bridge_0/inst/U_control/wm_start_addr[4]} {design_1_i/bridge_0/inst/U_control/wm_start_addr[5]} {design_1_i/bridge_0/inst/U_control/wm_start_addr[6]} {design_1_i/bridge_0/inst/U_control/wm_start_addr[7]} {design_1_i/bridge_0/inst/U_control/wm_start_addr[8]} {design_1_i/bridge_0/inst/U_control/wm_start_addr[9]} {design_1_i/bridge_0/inst/U_control/wm_start_addr[10]} {design_1_i/bridge_0/inst/U_control/wm_start_addr[11]} {design_1_i/bridge_0/inst/U_control/wm_start_addr[12]} {design_1_i/bridge_0/inst/U_control/wm_start_addr[13]} {design_1_i/bridge_0/inst/U_control/wm_start_addr[14]} {design_1_i/bridge_0/inst/U_control/wm_start_addr[15]}]]
connect_debug_port u_ila_0/probe31 [get_nets [list {design_1_i/bridge_0/inst/U_control/wdata_addr[0]} {design_1_i/bridge_0/inst/U_control/wdata_addr[1]} {design_1_i/bridge_0/inst/U_control/wdata_addr[2]} {design_1_i/bridge_0/inst/U_control/wdata_addr[3]} {design_1_i/bridge_0/inst/U_control/wdata_addr[4]} {design_1_i/bridge_0/inst/U_control/wdata_addr[5]} {design_1_i/bridge_0/inst/U_control/wdata_addr[6]} {design_1_i/bridge_0/inst/U_control/wdata_addr[7]} {design_1_i/bridge_0/inst/U_control/wdata_addr[8]} {design_1_i/bridge_0/inst/U_control/wdata_addr[9]} {design_1_i/bridge_0/inst/U_control/wdata_addr[10]} {design_1_i/bridge_0/inst/U_control/wdata_addr[11]} {design_1_i/bridge_0/inst/U_control/wdata_addr[12]} {design_1_i/bridge_0/inst/U_control/wdata_addr[13]} {design_1_i/bridge_0/inst/U_control/wdata_addr[14]} {design_1_i/bridge_0/inst/U_control/wdata_addr[15]} {design_1_i/bridge_0/inst/U_control/wdata_addr[16]} {design_1_i/bridge_0/inst/U_control/wdata_addr[17]} {design_1_i/bridge_0/inst/U_control/wdata_addr[18]} {design_1_i/bridge_0/inst/U_control/wdata_addr[19]} {design_1_i/bridge_0/inst/U_control/wdata_addr[20]} {design_1_i/bridge_0/inst/U_control/wdata_addr[21]} {design_1_i/bridge_0/inst/U_control/wdata_addr[22]} {design_1_i/bridge_0/inst/U_control/wdata_addr[23]} {design_1_i/bridge_0/inst/U_control/wdata_addr[24]} {design_1_i/bridge_0/inst/U_control/wdata_addr[25]} {design_1_i/bridge_0/inst/U_control/wdata_addr[26]} {design_1_i/bridge_0/inst/U_control/wdata_addr[27]} {design_1_i/bridge_0/inst/U_control/wdata_addr[28]} {design_1_i/bridge_0/inst/U_control/wdata_addr[29]} {design_1_i/bridge_0/inst/U_control/wdata_addr[30]} {design_1_i/bridge_0/inst/U_control/wdata_addr[31]}]]
connect_debug_port u_ila_0/probe32 [get_nets [list {design_1_i/bridge_0/inst/U_control/step_f1[0]} {design_1_i/bridge_0/inst/U_control/step_f1[1]}]]
connect_debug_port u_ila_0/probe33 [get_nets [list {design_1_i/bridge_0/inst/U_out_align/data_get1[0]} {design_1_i/bridge_0/inst/U_out_align/data_get1[1]} {design_1_i/bridge_0/inst/U_out_align/data_get1[2]} {design_1_i/bridge_0/inst/U_out_align/data_get1[3]} {design_1_i/bridge_0/inst/U_out_align/data_get1[4]} {design_1_i/bridge_0/inst/U_out_align/data_get1[5]} {design_1_i/bridge_0/inst/U_out_align/data_get1[6]} {design_1_i/bridge_0/inst/U_out_align/data_get1[7]} {design_1_i/bridge_0/inst/U_out_align/data_get1[8]} {design_1_i/bridge_0/inst/U_out_align/data_get1[9]} {design_1_i/bridge_0/inst/U_out_align/data_get1[10]} {design_1_i/bridge_0/inst/U_out_align/data_get1[11]} {design_1_i/bridge_0/inst/U_out_align/data_get1[12]} {design_1_i/bridge_0/inst/U_out_align/data_get1[13]} {design_1_i/bridge_0/inst/U_out_align/data_get1[14]} {design_1_i/bridge_0/inst/U_out_align/data_get1[15]} {design_1_i/bridge_0/inst/U_out_align/data_get1[16]} {design_1_i/bridge_0/inst/U_out_align/data_get1[17]} {design_1_i/bridge_0/inst/U_out_align/data_get1[18]} {design_1_i/bridge_0/inst/U_out_align/data_get1[19]} {design_1_i/bridge_0/inst/U_out_align/data_get1[20]} {design_1_i/bridge_0/inst/U_out_align/data_get1[21]} {design_1_i/bridge_0/inst/U_out_align/data_get1[22]} {design_1_i/bridge_0/inst/U_out_align/data_get1[23]} {design_1_i/bridge_0/inst/U_out_align/data_get1[24]} {design_1_i/bridge_0/inst/U_out_align/data_get1[25]} {design_1_i/bridge_0/inst/U_out_align/data_get1[26]} {design_1_i/bridge_0/inst/U_out_align/data_get1[27]} {design_1_i/bridge_0/inst/U_out_align/data_get1[28]} {design_1_i/bridge_0/inst/U_out_align/data_get1[29]} {design_1_i/bridge_0/inst/U_out_align/data_get1[30]} {design_1_i/bridge_0/inst/U_out_align/data_get1[31]}]]
connect_debug_port u_ila_0/probe34 [get_nets [list {design_1_i/bridge_0/inst/U_out_align/data_get5[0]} {design_1_i/bridge_0/inst/U_out_align/data_get5[1]} {design_1_i/bridge_0/inst/U_out_align/data_get5[2]} {design_1_i/bridge_0/inst/U_out_align/data_get5[3]} {design_1_i/bridge_0/inst/U_out_align/data_get5[4]} {design_1_i/bridge_0/inst/U_out_align/data_get5[5]} {design_1_i/bridge_0/inst/U_out_align/data_get5[6]} {design_1_i/bridge_0/inst/U_out_align/data_get5[7]} {design_1_i/bridge_0/inst/U_out_align/data_get5[8]} {design_1_i/bridge_0/inst/U_out_align/data_get5[9]} {design_1_i/bridge_0/inst/U_out_align/data_get5[10]} {design_1_i/bridge_0/inst/U_out_align/data_get5[11]} {design_1_i/bridge_0/inst/U_out_align/data_get5[12]} {design_1_i/bridge_0/inst/U_out_align/data_get5[13]} {design_1_i/bridge_0/inst/U_out_align/data_get5[14]} {design_1_i/bridge_0/inst/U_out_align/data_get5[15]} {design_1_i/bridge_0/inst/U_out_align/data_get5[16]} {design_1_i/bridge_0/inst/U_out_align/data_get5[17]} {design_1_i/bridge_0/inst/U_out_align/data_get5[18]} {design_1_i/bridge_0/inst/U_out_align/data_get5[19]} {design_1_i/bridge_0/inst/U_out_align/data_get5[20]} {design_1_i/bridge_0/inst/U_out_align/data_get5[21]} {design_1_i/bridge_0/inst/U_out_align/data_get5[22]} {design_1_i/bridge_0/inst/U_out_align/data_get5[23]} {design_1_i/bridge_0/inst/U_out_align/data_get5[24]} {design_1_i/bridge_0/inst/U_out_align/data_get5[25]} {design_1_i/bridge_0/inst/U_out_align/data_get5[26]} {design_1_i/bridge_0/inst/U_out_align/data_get5[27]} {design_1_i/bridge_0/inst/U_out_align/data_get5[28]} {design_1_i/bridge_0/inst/U_out_align/data_get5[29]} {design_1_i/bridge_0/inst/U_out_align/data_get5[30]} {design_1_i/bridge_0/inst/U_out_align/data_get5[31]}]]
connect_debug_port u_ila_0/probe35 [get_nets [list {design_1_i/bridge_0/inst/U_out_align/ot_rddata[0]} {design_1_i/bridge_0/inst/U_out_align/ot_rddata[1]} {design_1_i/bridge_0/inst/U_out_align/ot_rddata[2]} {design_1_i/bridge_0/inst/U_out_align/ot_rddata[3]} {design_1_i/bridge_0/inst/U_out_align/ot_rddata[4]} {design_1_i/bridge_0/inst/U_out_align/ot_rddata[5]} {design_1_i/bridge_0/inst/U_out_align/ot_rddata[6]} {design_1_i/bridge_0/inst/U_out_align/ot_rddata[7]} {design_1_i/bridge_0/inst/U_out_align/ot_rddata[8]} {design_1_i/bridge_0/inst/U_out_align/ot_rddata[9]} {design_1_i/bridge_0/inst/U_out_align/ot_rddata[10]} {design_1_i/bridge_0/inst/U_out_align/ot_rddata[11]} {design_1_i/bridge_0/inst/U_out_align/ot_rddata[12]} {design_1_i/bridge_0/inst/U_out_align/ot_rddata[13]} {design_1_i/bridge_0/inst/U_out_align/ot_rddata[14]} {design_1_i/bridge_0/inst/U_out_align/ot_rddata[15]} {design_1_i/bridge_0/inst/U_out_align/ot_rddata[16]} {design_1_i/bridge_0/inst/U_out_align/ot_rddata[17]} {design_1_i/bridge_0/inst/U_out_align/ot_rddata[18]} {design_1_i/bridge_0/inst/U_out_align/ot_rddata[19]} {design_1_i/bridge_0/inst/U_out_align/ot_rddata[20]} {design_1_i/bridge_0/inst/U_out_align/ot_rddata[21]} {design_1_i/bridge_0/inst/U_out_align/ot_rddata[22]} {design_1_i/bridge_0/inst/U_out_align/ot_rddata[23]} {design_1_i/bridge_0/inst/U_out_align/ot_rddata[24]} {design_1_i/bridge_0/inst/U_out_align/ot_rddata[25]} {design_1_i/bridge_0/inst/U_out_align/ot_rddata[26]} {design_1_i/bridge_0/inst/U_out_align/ot_rddata[27]} {design_1_i/bridge_0/inst/U_out_align/ot_rddata[28]} {design_1_i/bridge_0/inst/U_out_align/ot_rddata[29]} {design_1_i/bridge_0/inst/U_out_align/ot_rddata[30]} {design_1_i/bridge_0/inst/U_out_align/ot_rddata[31]}]]
connect_debug_port u_ila_0/probe36 [get_nets [list {design_1_i/bridge_0/inst/U_out_align/data_get0[0]} {design_1_i/bridge_0/inst/U_out_align/data_get0[1]} {design_1_i/bridge_0/inst/U_out_align/data_get0[2]} {design_1_i/bridge_0/inst/U_out_align/data_get0[3]} {design_1_i/bridge_0/inst/U_out_align/data_get0[4]} {design_1_i/bridge_0/inst/U_out_align/data_get0[5]} {design_1_i/bridge_0/inst/U_out_align/data_get0[6]} {design_1_i/bridge_0/inst/U_out_align/data_get0[7]} {design_1_i/bridge_0/inst/U_out_align/data_get0[8]} {design_1_i/bridge_0/inst/U_out_align/data_get0[9]} {design_1_i/bridge_0/inst/U_out_align/data_get0[10]} {design_1_i/bridge_0/inst/U_out_align/data_get0[11]} {design_1_i/bridge_0/inst/U_out_align/data_get0[12]} {design_1_i/bridge_0/inst/U_out_align/data_get0[13]} {design_1_i/bridge_0/inst/U_out_align/data_get0[14]} {design_1_i/bridge_0/inst/U_out_align/data_get0[15]} {design_1_i/bridge_0/inst/U_out_align/data_get0[16]} {design_1_i/bridge_0/inst/U_out_align/data_get0[17]} {design_1_i/bridge_0/inst/U_out_align/data_get0[18]} {design_1_i/bridge_0/inst/U_out_align/data_get0[19]} {design_1_i/bridge_0/inst/U_out_align/data_get0[20]} {design_1_i/bridge_0/inst/U_out_align/data_get0[21]} {design_1_i/bridge_0/inst/U_out_align/data_get0[22]} {design_1_i/bridge_0/inst/U_out_align/data_get0[23]} {design_1_i/bridge_0/inst/U_out_align/data_get0[24]} {design_1_i/bridge_0/inst/U_out_align/data_get0[25]} {design_1_i/bridge_0/inst/U_out_align/data_get0[26]} {design_1_i/bridge_0/inst/U_out_align/data_get0[27]} {design_1_i/bridge_0/inst/U_out_align/data_get0[28]} {design_1_i/bridge_0/inst/U_out_align/data_get0[29]} {design_1_i/bridge_0/inst/U_out_align/data_get0[30]} {design_1_i/bridge_0/inst/U_out_align/data_get0[31]}]]
connect_debug_port u_ila_0/probe37 [get_nets [list {design_1_i/bridge_0/inst/U_out_align/data_get2[0]} {design_1_i/bridge_0/inst/U_out_align/data_get2[1]} {design_1_i/bridge_0/inst/U_out_align/data_get2[2]} {design_1_i/bridge_0/inst/U_out_align/data_get2[3]} {design_1_i/bridge_0/inst/U_out_align/data_get2[4]} {design_1_i/bridge_0/inst/U_out_align/data_get2[5]} {design_1_i/bridge_0/inst/U_out_align/data_get2[6]} {design_1_i/bridge_0/inst/U_out_align/data_get2[7]} {design_1_i/bridge_0/inst/U_out_align/data_get2[8]} {design_1_i/bridge_0/inst/U_out_align/data_get2[9]} {design_1_i/bridge_0/inst/U_out_align/data_get2[10]} {design_1_i/bridge_0/inst/U_out_align/data_get2[11]} {design_1_i/bridge_0/inst/U_out_align/data_get2[12]} {design_1_i/bridge_0/inst/U_out_align/data_get2[13]} {design_1_i/bridge_0/inst/U_out_align/data_get2[14]} {design_1_i/bridge_0/inst/U_out_align/data_get2[15]} {design_1_i/bridge_0/inst/U_out_align/data_get2[16]} {design_1_i/bridge_0/inst/U_out_align/data_get2[17]} {design_1_i/bridge_0/inst/U_out_align/data_get2[18]} {design_1_i/bridge_0/inst/U_out_align/data_get2[19]} {design_1_i/bridge_0/inst/U_out_align/data_get2[20]} {design_1_i/bridge_0/inst/U_out_align/data_get2[21]} {design_1_i/bridge_0/inst/U_out_align/data_get2[22]} {design_1_i/bridge_0/inst/U_out_align/data_get2[23]} {design_1_i/bridge_0/inst/U_out_align/data_get2[24]} {design_1_i/bridge_0/inst/U_out_align/data_get2[25]} {design_1_i/bridge_0/inst/U_out_align/data_get2[26]} {design_1_i/bridge_0/inst/U_out_align/data_get2[27]} {design_1_i/bridge_0/inst/U_out_align/data_get2[28]} {design_1_i/bridge_0/inst/U_out_align/data_get2[29]} {design_1_i/bridge_0/inst/U_out_align/data_get2[30]} {design_1_i/bridge_0/inst/U_out_align/data_get2[31]}]]
connect_debug_port u_ila_0/probe38 [get_nets [list {design_1_i/bridge_0/inst/U_out_align/data_get3[0]} {design_1_i/bridge_0/inst/U_out_align/data_get3[1]} {design_1_i/bridge_0/inst/U_out_align/data_get3[2]} {design_1_i/bridge_0/inst/U_out_align/data_get3[3]} {design_1_i/bridge_0/inst/U_out_align/data_get3[4]} {design_1_i/bridge_0/inst/U_out_align/data_get3[5]} {design_1_i/bridge_0/inst/U_out_align/data_get3[6]} {design_1_i/bridge_0/inst/U_out_align/data_get3[7]} {design_1_i/bridge_0/inst/U_out_align/data_get3[8]} {design_1_i/bridge_0/inst/U_out_align/data_get3[9]} {design_1_i/bridge_0/inst/U_out_align/data_get3[10]} {design_1_i/bridge_0/inst/U_out_align/data_get3[11]} {design_1_i/bridge_0/inst/U_out_align/data_get3[12]} {design_1_i/bridge_0/inst/U_out_align/data_get3[13]} {design_1_i/bridge_0/inst/U_out_align/data_get3[14]} {design_1_i/bridge_0/inst/U_out_align/data_get3[15]} {design_1_i/bridge_0/inst/U_out_align/data_get3[16]} {design_1_i/bridge_0/inst/U_out_align/data_get3[17]} {design_1_i/bridge_0/inst/U_out_align/data_get3[18]} {design_1_i/bridge_0/inst/U_out_align/data_get3[19]} {design_1_i/bridge_0/inst/U_out_align/data_get3[20]} {design_1_i/bridge_0/inst/U_out_align/data_get3[21]} {design_1_i/bridge_0/inst/U_out_align/data_get3[22]} {design_1_i/bridge_0/inst/U_out_align/data_get3[23]} {design_1_i/bridge_0/inst/U_out_align/data_get3[24]} {design_1_i/bridge_0/inst/U_out_align/data_get3[25]} {design_1_i/bridge_0/inst/U_out_align/data_get3[26]} {design_1_i/bridge_0/inst/U_out_align/data_get3[27]} {design_1_i/bridge_0/inst/U_out_align/data_get3[28]} {design_1_i/bridge_0/inst/U_out_align/data_get3[29]} {design_1_i/bridge_0/inst/U_out_align/data_get3[30]} {design_1_i/bridge_0/inst/U_out_align/data_get3[31]}]]
connect_debug_port u_ila_0/probe39 [get_nets [list {design_1_i/bridge_0/inst/U_out_align/data_get4[0]} {design_1_i/bridge_0/inst/U_out_align/data_get4[1]} {design_1_i/bridge_0/inst/U_out_align/data_get4[2]} {design_1_i/bridge_0/inst/U_out_align/data_get4[3]} {design_1_i/bridge_0/inst/U_out_align/data_get4[4]} {design_1_i/bridge_0/inst/U_out_align/data_get4[5]} {design_1_i/bridge_0/inst/U_out_align/data_get4[6]} {design_1_i/bridge_0/inst/U_out_align/data_get4[7]} {design_1_i/bridge_0/inst/U_out_align/data_get4[8]} {design_1_i/bridge_0/inst/U_out_align/data_get4[9]} {design_1_i/bridge_0/inst/U_out_align/data_get4[10]} {design_1_i/bridge_0/inst/U_out_align/data_get4[11]} {design_1_i/bridge_0/inst/U_out_align/data_get4[12]} {design_1_i/bridge_0/inst/U_out_align/data_get4[13]} {design_1_i/bridge_0/inst/U_out_align/data_get4[14]} {design_1_i/bridge_0/inst/U_out_align/data_get4[15]} {design_1_i/bridge_0/inst/U_out_align/data_get4[16]} {design_1_i/bridge_0/inst/U_out_align/data_get4[17]} {design_1_i/bridge_0/inst/U_out_align/data_get4[18]} {design_1_i/bridge_0/inst/U_out_align/data_get4[19]} {design_1_i/bridge_0/inst/U_out_align/data_get4[20]} {design_1_i/bridge_0/inst/U_out_align/data_get4[21]} {design_1_i/bridge_0/inst/U_out_align/data_get4[22]} {design_1_i/bridge_0/inst/U_out_align/data_get4[23]} {design_1_i/bridge_0/inst/U_out_align/data_get4[24]} {design_1_i/bridge_0/inst/U_out_align/data_get4[25]} {design_1_i/bridge_0/inst/U_out_align/data_get4[26]} {design_1_i/bridge_0/inst/U_out_align/data_get4[27]} {design_1_i/bridge_0/inst/U_out_align/data_get4[28]} {design_1_i/bridge_0/inst/U_out_align/data_get4[29]} {design_1_i/bridge_0/inst/U_out_align/data_get4[30]} {design_1_i/bridge_0/inst/U_out_align/data_get4[31]}]]
connect_debug_port u_ila_0/probe40 [get_nets [list {design_1_i/bridge_0/inst/U_out_align/data_get7[0]} {design_1_i/bridge_0/inst/U_out_align/data_get7[1]} {design_1_i/bridge_0/inst/U_out_align/data_get7[2]} {design_1_i/bridge_0/inst/U_out_align/data_get7[3]} {design_1_i/bridge_0/inst/U_out_align/data_get7[4]} {design_1_i/bridge_0/inst/U_out_align/data_get7[5]} {design_1_i/bridge_0/inst/U_out_align/data_get7[6]} {design_1_i/bridge_0/inst/U_out_align/data_get7[7]} {design_1_i/bridge_0/inst/U_out_align/data_get7[8]} {design_1_i/bridge_0/inst/U_out_align/data_get7[9]} {design_1_i/bridge_0/inst/U_out_align/data_get7[10]} {design_1_i/bridge_0/inst/U_out_align/data_get7[11]} {design_1_i/bridge_0/inst/U_out_align/data_get7[12]} {design_1_i/bridge_0/inst/U_out_align/data_get7[13]} {design_1_i/bridge_0/inst/U_out_align/data_get7[14]} {design_1_i/bridge_0/inst/U_out_align/data_get7[15]} {design_1_i/bridge_0/inst/U_out_align/data_get7[16]} {design_1_i/bridge_0/inst/U_out_align/data_get7[17]} {design_1_i/bridge_0/inst/U_out_align/data_get7[18]} {design_1_i/bridge_0/inst/U_out_align/data_get7[19]} {design_1_i/bridge_0/inst/U_out_align/data_get7[20]} {design_1_i/bridge_0/inst/U_out_align/data_get7[21]} {design_1_i/bridge_0/inst/U_out_align/data_get7[22]} {design_1_i/bridge_0/inst/U_out_align/data_get7[23]} {design_1_i/bridge_0/inst/U_out_align/data_get7[24]} {design_1_i/bridge_0/inst/U_out_align/data_get7[25]} {design_1_i/bridge_0/inst/U_out_align/data_get7[26]} {design_1_i/bridge_0/inst/U_out_align/data_get7[27]} {design_1_i/bridge_0/inst/U_out_align/data_get7[28]} {design_1_i/bridge_0/inst/U_out_align/data_get7[29]} {design_1_i/bridge_0/inst/U_out_align/data_get7[30]} {design_1_i/bridge_0/inst/U_out_align/data_get7[31]}]]
connect_debug_port u_ila_0/probe41 [get_nets [list {design_1_i/bridge_0/inst/U_out_align/data_get6[0]} {design_1_i/bridge_0/inst/U_out_align/data_get6[1]} {design_1_i/bridge_0/inst/U_out_align/data_get6[2]} {design_1_i/bridge_0/inst/U_out_align/data_get6[3]} {design_1_i/bridge_0/inst/U_out_align/data_get6[4]} {design_1_i/bridge_0/inst/U_out_align/data_get6[5]} {design_1_i/bridge_0/inst/U_out_align/data_get6[6]} {design_1_i/bridge_0/inst/U_out_align/data_get6[7]} {design_1_i/bridge_0/inst/U_out_align/data_get6[8]} {design_1_i/bridge_0/inst/U_out_align/data_get6[9]} {design_1_i/bridge_0/inst/U_out_align/data_get6[10]} {design_1_i/bridge_0/inst/U_out_align/data_get6[11]} {design_1_i/bridge_0/inst/U_out_align/data_get6[12]} {design_1_i/bridge_0/inst/U_out_align/data_get6[13]} {design_1_i/bridge_0/inst/U_out_align/data_get6[14]} {design_1_i/bridge_0/inst/U_out_align/data_get6[15]} {design_1_i/bridge_0/inst/U_out_align/data_get6[16]} {design_1_i/bridge_0/inst/U_out_align/data_get6[17]} {design_1_i/bridge_0/inst/U_out_align/data_get6[18]} {design_1_i/bridge_0/inst/U_out_align/data_get6[19]} {design_1_i/bridge_0/inst/U_out_align/data_get6[20]} {design_1_i/bridge_0/inst/U_out_align/data_get6[21]} {design_1_i/bridge_0/inst/U_out_align/data_get6[22]} {design_1_i/bridge_0/inst/U_out_align/data_get6[23]} {design_1_i/bridge_0/inst/U_out_align/data_get6[24]} {design_1_i/bridge_0/inst/U_out_align/data_get6[25]} {design_1_i/bridge_0/inst/U_out_align/data_get6[26]} {design_1_i/bridge_0/inst/U_out_align/data_get6[27]} {design_1_i/bridge_0/inst/U_out_align/data_get6[28]} {design_1_i/bridge_0/inst/U_out_align/data_get6[29]} {design_1_i/bridge_0/inst/U_out_align/data_get6[30]} {design_1_i/bridge_0/inst/U_out_align/data_get6[31]}]]
connect_debug_port u_ila_0/probe42 [get_nets [list {design_1_i/axi_bram_ctrl_4_BRAM_PORTA_ADDR[0]} {design_1_i/axi_bram_ctrl_4_BRAM_PORTA_ADDR[1]} {design_1_i/axi_bram_ctrl_4_BRAM_PORTA_ADDR[2]} {design_1_i/axi_bram_ctrl_4_BRAM_PORTA_ADDR[3]} {design_1_i/axi_bram_ctrl_4_BRAM_PORTA_ADDR[4]} {design_1_i/axi_bram_ctrl_4_BRAM_PORTA_ADDR[5]} {design_1_i/axi_bram_ctrl_4_BRAM_PORTA_ADDR[6]} {design_1_i/axi_bram_ctrl_4_BRAM_PORTA_ADDR[7]} {design_1_i/axi_bram_ctrl_4_BRAM_PORTA_ADDR[8]} {design_1_i/axi_bram_ctrl_4_BRAM_PORTA_ADDR[9]} {design_1_i/axi_bram_ctrl_4_BRAM_PORTA_ADDR[10]} {design_1_i/axi_bram_ctrl_4_BRAM_PORTA_ADDR[11]}]]
connect_debug_port u_ila_0/probe43 [get_nets [list {design_1_i/axi_bram_ctrl_5_BRAM_PORTA_DIN[0]} {design_1_i/axi_bram_ctrl_5_BRAM_PORTA_DIN[1]} {design_1_i/axi_bram_ctrl_5_BRAM_PORTA_DIN[2]} {design_1_i/axi_bram_ctrl_5_BRAM_PORTA_DIN[3]} {design_1_i/axi_bram_ctrl_5_BRAM_PORTA_DIN[4]} {design_1_i/axi_bram_ctrl_5_BRAM_PORTA_DIN[5]} {design_1_i/axi_bram_ctrl_5_BRAM_PORTA_DIN[6]} {design_1_i/axi_bram_ctrl_5_BRAM_PORTA_DIN[7]} {design_1_i/axi_bram_ctrl_5_BRAM_PORTA_DIN[8]} {design_1_i/axi_bram_ctrl_5_BRAM_PORTA_DIN[9]} {design_1_i/axi_bram_ctrl_5_BRAM_PORTA_DIN[10]} {design_1_i/axi_bram_ctrl_5_BRAM_PORTA_DIN[11]} {design_1_i/axi_bram_ctrl_5_BRAM_PORTA_DIN[12]} {design_1_i/axi_bram_ctrl_5_BRAM_PORTA_DIN[13]} {design_1_i/axi_bram_ctrl_5_BRAM_PORTA_DIN[14]} {design_1_i/axi_bram_ctrl_5_BRAM_PORTA_DIN[15]} {design_1_i/axi_bram_ctrl_5_BRAM_PORTA_DIN[16]} {design_1_i/axi_bram_ctrl_5_BRAM_PORTA_DIN[17]} {design_1_i/axi_bram_ctrl_5_BRAM_PORTA_DIN[18]} {design_1_i/axi_bram_ctrl_5_BRAM_PORTA_DIN[19]} {design_1_i/axi_bram_ctrl_5_BRAM_PORTA_DIN[20]} {design_1_i/axi_bram_ctrl_5_BRAM_PORTA_DIN[21]} {design_1_i/axi_bram_ctrl_5_BRAM_PORTA_DIN[22]} {design_1_i/axi_bram_ctrl_5_BRAM_PORTA_DIN[23]} {design_1_i/axi_bram_ctrl_5_BRAM_PORTA_DIN[24]} {design_1_i/axi_bram_ctrl_5_BRAM_PORTA_DIN[25]} {design_1_i/axi_bram_ctrl_5_BRAM_PORTA_DIN[26]} {design_1_i/axi_bram_ctrl_5_BRAM_PORTA_DIN[27]} {design_1_i/axi_bram_ctrl_5_BRAM_PORTA_DIN[28]} {design_1_i/axi_bram_ctrl_5_BRAM_PORTA_DIN[29]} {design_1_i/axi_bram_ctrl_5_BRAM_PORTA_DIN[30]} {design_1_i/axi_bram_ctrl_5_BRAM_PORTA_DIN[31]}]]
connect_debug_port u_ila_0/probe45 [get_nets [list {design_1_i/bridge_0_f1_wrdata[0]} {design_1_i/bridge_0_f1_wrdata[1]} {design_1_i/bridge_0_f1_wrdata[2]} {design_1_i/bridge_0_f1_wrdata[3]} {design_1_i/bridge_0_f1_wrdata[4]} {design_1_i/bridge_0_f1_wrdata[5]} {design_1_i/bridge_0_f1_wrdata[6]} {design_1_i/bridge_0_f1_wrdata[7]} {design_1_i/bridge_0_f1_wrdata[8]} {design_1_i/bridge_0_f1_wrdata[9]} {design_1_i/bridge_0_f1_wrdata[10]} {design_1_i/bridge_0_f1_wrdata[11]} {design_1_i/bridge_0_f1_wrdata[12]} {design_1_i/bridge_0_f1_wrdata[13]} {design_1_i/bridge_0_f1_wrdata[14]} {design_1_i/bridge_0_f1_wrdata[15]} {design_1_i/bridge_0_f1_wrdata[16]} {design_1_i/bridge_0_f1_wrdata[17]} {design_1_i/bridge_0_f1_wrdata[18]} {design_1_i/bridge_0_f1_wrdata[19]} {design_1_i/bridge_0_f1_wrdata[20]} {design_1_i/bridge_0_f1_wrdata[21]} {design_1_i/bridge_0_f1_wrdata[22]} {design_1_i/bridge_0_f1_wrdata[23]} {design_1_i/bridge_0_f1_wrdata[24]} {design_1_i/bridge_0_f1_wrdata[25]} {design_1_i/bridge_0_f1_wrdata[26]} {design_1_i/bridge_0_f1_wrdata[27]} {design_1_i/bridge_0_f1_wrdata[28]} {design_1_i/bridge_0_f1_wrdata[29]} {design_1_i/bridge_0_f1_wrdata[30]} {design_1_i/bridge_0_f1_wrdata[31]}]]
connect_debug_port u_ila_0/probe46 [get_nets [list {design_1_i/bridge_0_ot_wrdata[0]} {design_1_i/bridge_0_ot_wrdata[1]} {design_1_i/bridge_0_ot_wrdata[2]} {design_1_i/bridge_0_ot_wrdata[3]} {design_1_i/bridge_0_ot_wrdata[4]} {design_1_i/bridge_0_ot_wrdata[5]} {design_1_i/bridge_0_ot_wrdata[6]} {design_1_i/bridge_0_ot_wrdata[7]} {design_1_i/bridge_0_ot_wrdata[8]} {design_1_i/bridge_0_ot_wrdata[9]} {design_1_i/bridge_0_ot_wrdata[10]} {design_1_i/bridge_0_ot_wrdata[11]} {design_1_i/bridge_0_ot_wrdata[12]} {design_1_i/bridge_0_ot_wrdata[13]} {design_1_i/bridge_0_ot_wrdata[14]} {design_1_i/bridge_0_ot_wrdata[15]} {design_1_i/bridge_0_ot_wrdata[16]} {design_1_i/bridge_0_ot_wrdata[17]} {design_1_i/bridge_0_ot_wrdata[18]} {design_1_i/bridge_0_ot_wrdata[19]} {design_1_i/bridge_0_ot_wrdata[20]} {design_1_i/bridge_0_ot_wrdata[21]} {design_1_i/bridge_0_ot_wrdata[22]} {design_1_i/bridge_0_ot_wrdata[23]} {design_1_i/bridge_0_ot_wrdata[24]} {design_1_i/bridge_0_ot_wrdata[25]} {design_1_i/bridge_0_ot_wrdata[26]} {design_1_i/bridge_0_ot_wrdata[27]} {design_1_i/bridge_0_ot_wrdata[28]} {design_1_i/bridge_0_ot_wrdata[29]} {design_1_i/bridge_0_ot_wrdata[30]} {design_1_i/bridge_0_ot_wrdata[31]}]]
connect_debug_port u_ila_0/probe52 [get_nets [list {design_1_i/axi_bram_ctrl_5_BRAM_PORTA_ADDR[0]} {design_1_i/axi_bram_ctrl_5_BRAM_PORTA_ADDR[1]} {design_1_i/axi_bram_ctrl_5_BRAM_PORTA_ADDR[2]} {design_1_i/axi_bram_ctrl_5_BRAM_PORTA_ADDR[3]} {design_1_i/axi_bram_ctrl_5_BRAM_PORTA_ADDR[4]} {design_1_i/axi_bram_ctrl_5_BRAM_PORTA_ADDR[5]} {design_1_i/axi_bram_ctrl_5_BRAM_PORTA_ADDR[6]} {design_1_i/axi_bram_ctrl_5_BRAM_PORTA_ADDR[7]} {design_1_i/axi_bram_ctrl_5_BRAM_PORTA_ADDR[8]} {design_1_i/axi_bram_ctrl_5_BRAM_PORTA_ADDR[9]} {design_1_i/axi_bram_ctrl_5_BRAM_PORTA_ADDR[10]} {design_1_i/axi_bram_ctrl_5_BRAM_PORTA_ADDR[11]}]]
connect_debug_port u_ila_0/probe54 [get_nets [list {design_1_i/axi_bram_ctrl_4_BRAM_PORTA_DOUT[0]} {design_1_i/axi_bram_ctrl_4_BRAM_PORTA_DOUT[1]} {design_1_i/axi_bram_ctrl_4_BRAM_PORTA_DOUT[2]} {design_1_i/axi_bram_ctrl_4_BRAM_PORTA_DOUT[3]} {design_1_i/axi_bram_ctrl_4_BRAM_PORTA_DOUT[4]} {design_1_i/axi_bram_ctrl_4_BRAM_PORTA_DOUT[5]} {design_1_i/axi_bram_ctrl_4_BRAM_PORTA_DOUT[6]} {design_1_i/axi_bram_ctrl_4_BRAM_PORTA_DOUT[7]} {design_1_i/axi_bram_ctrl_4_BRAM_PORTA_DOUT[8]} {design_1_i/axi_bram_ctrl_4_BRAM_PORTA_DOUT[9]} {design_1_i/axi_bram_ctrl_4_BRAM_PORTA_DOUT[10]} {design_1_i/axi_bram_ctrl_4_BRAM_PORTA_DOUT[11]} {design_1_i/axi_bram_ctrl_4_BRAM_PORTA_DOUT[12]} {design_1_i/axi_bram_ctrl_4_BRAM_PORTA_DOUT[13]} {design_1_i/axi_bram_ctrl_4_BRAM_PORTA_DOUT[14]} {design_1_i/axi_bram_ctrl_4_BRAM_PORTA_DOUT[15]} {design_1_i/axi_bram_ctrl_4_BRAM_PORTA_DOUT[16]} {design_1_i/axi_bram_ctrl_4_BRAM_PORTA_DOUT[17]} {design_1_i/axi_bram_ctrl_4_BRAM_PORTA_DOUT[18]} {design_1_i/axi_bram_ctrl_4_BRAM_PORTA_DOUT[19]} {design_1_i/axi_bram_ctrl_4_BRAM_PORTA_DOUT[20]} {design_1_i/axi_bram_ctrl_4_BRAM_PORTA_DOUT[21]} {design_1_i/axi_bram_ctrl_4_BRAM_PORTA_DOUT[22]} {design_1_i/axi_bram_ctrl_4_BRAM_PORTA_DOUT[23]} {design_1_i/axi_bram_ctrl_4_BRAM_PORTA_DOUT[24]} {design_1_i/axi_bram_ctrl_4_BRAM_PORTA_DOUT[25]} {design_1_i/axi_bram_ctrl_4_BRAM_PORTA_DOUT[26]} {design_1_i/axi_bram_ctrl_4_BRAM_PORTA_DOUT[27]} {design_1_i/axi_bram_ctrl_4_BRAM_PORTA_DOUT[28]} {design_1_i/axi_bram_ctrl_4_BRAM_PORTA_DOUT[29]} {design_1_i/axi_bram_ctrl_4_BRAM_PORTA_DOUT[30]} {design_1_i/axi_bram_ctrl_4_BRAM_PORTA_DOUT[31]}]]
connect_debug_port u_ila_0/probe56 [get_nets [list {design_1_i/bridge_0_w0_wrdata[0]} {design_1_i/bridge_0_w0_wrdata[1]} {design_1_i/bridge_0_w0_wrdata[2]} {design_1_i/bridge_0_w0_wrdata[3]} {design_1_i/bridge_0_w0_wrdata[4]} {design_1_i/bridge_0_w0_wrdata[5]} {design_1_i/bridge_0_w0_wrdata[6]} {design_1_i/bridge_0_w0_wrdata[7]} {design_1_i/bridge_0_w0_wrdata[8]} {design_1_i/bridge_0_w0_wrdata[9]} {design_1_i/bridge_0_w0_wrdata[10]} {design_1_i/bridge_0_w0_wrdata[11]} {design_1_i/bridge_0_w0_wrdata[12]} {design_1_i/bridge_0_w0_wrdata[13]} {design_1_i/bridge_0_w0_wrdata[14]} {design_1_i/bridge_0_w0_wrdata[15]} {design_1_i/bridge_0_w0_wrdata[16]} {design_1_i/bridge_0_w0_wrdata[17]} {design_1_i/bridge_0_w0_wrdata[18]} {design_1_i/bridge_0_w0_wrdata[19]} {design_1_i/bridge_0_w0_wrdata[20]} {design_1_i/bridge_0_w0_wrdata[21]} {design_1_i/bridge_0_w0_wrdata[22]} {design_1_i/bridge_0_w0_wrdata[23]} {design_1_i/bridge_0_w0_wrdata[24]} {design_1_i/bridge_0_w0_wrdata[25]} {design_1_i/bridge_0_w0_wrdata[26]} {design_1_i/bridge_0_w0_wrdata[27]} {design_1_i/bridge_0_w0_wrdata[28]} {design_1_i/bridge_0_w0_wrdata[29]} {design_1_i/bridge_0_w0_wrdata[30]} {design_1_i/bridge_0_w0_wrdata[31]}]]
connect_debug_port u_ila_0/probe57 [get_nets [list {design_1_i/bridge_0_f0_wrdata[0]} {design_1_i/bridge_0_f0_wrdata[1]} {design_1_i/bridge_0_f0_wrdata[2]} {design_1_i/bridge_0_f0_wrdata[3]} {design_1_i/bridge_0_f0_wrdata[4]} {design_1_i/bridge_0_f0_wrdata[5]} {design_1_i/bridge_0_f0_wrdata[6]} {design_1_i/bridge_0_f0_wrdata[7]} {design_1_i/bridge_0_f0_wrdata[8]} {design_1_i/bridge_0_f0_wrdata[9]} {design_1_i/bridge_0_f0_wrdata[10]} {design_1_i/bridge_0_f0_wrdata[11]} {design_1_i/bridge_0_f0_wrdata[12]} {design_1_i/bridge_0_f0_wrdata[13]} {design_1_i/bridge_0_f0_wrdata[14]} {design_1_i/bridge_0_f0_wrdata[15]} {design_1_i/bridge_0_f0_wrdata[16]} {design_1_i/bridge_0_f0_wrdata[17]} {design_1_i/bridge_0_f0_wrdata[18]} {design_1_i/bridge_0_f0_wrdata[19]} {design_1_i/bridge_0_f0_wrdata[20]} {design_1_i/bridge_0_f0_wrdata[21]} {design_1_i/bridge_0_f0_wrdata[22]} {design_1_i/bridge_0_f0_wrdata[23]} {design_1_i/bridge_0_f0_wrdata[24]} {design_1_i/bridge_0_f0_wrdata[25]} {design_1_i/bridge_0_f0_wrdata[26]} {design_1_i/bridge_0_f0_wrdata[27]} {design_1_i/bridge_0_f0_wrdata[28]} {design_1_i/bridge_0_f0_wrdata[29]} {design_1_i/bridge_0_f0_wrdata[30]} {design_1_i/bridge_0_f0_wrdata[31]}]]
connect_debug_port u_ila_0/probe58 [get_nets [list {design_1_i/bridge_0_w0_we[0]} {design_1_i/bridge_0_w0_we[1]} {design_1_i/bridge_0_w0_we[2]} {design_1_i/bridge_0_w0_we[3]}]]
connect_debug_port u_ila_0/probe59 [get_nets [list {design_1_i/axi_bram_ctrl_5_BRAM_PORTA_DOUT[0]} {design_1_i/axi_bram_ctrl_5_BRAM_PORTA_DOUT[1]} {design_1_i/axi_bram_ctrl_5_BRAM_PORTA_DOUT[2]} {design_1_i/axi_bram_ctrl_5_BRAM_PORTA_DOUT[3]} {design_1_i/axi_bram_ctrl_5_BRAM_PORTA_DOUT[4]} {design_1_i/axi_bram_ctrl_5_BRAM_PORTA_DOUT[5]} {design_1_i/axi_bram_ctrl_5_BRAM_PORTA_DOUT[6]} {design_1_i/axi_bram_ctrl_5_BRAM_PORTA_DOUT[7]} {design_1_i/axi_bram_ctrl_5_BRAM_PORTA_DOUT[8]} {design_1_i/axi_bram_ctrl_5_BRAM_PORTA_DOUT[9]} {design_1_i/axi_bram_ctrl_5_BRAM_PORTA_DOUT[10]} {design_1_i/axi_bram_ctrl_5_BRAM_PORTA_DOUT[11]} {design_1_i/axi_bram_ctrl_5_BRAM_PORTA_DOUT[12]} {design_1_i/axi_bram_ctrl_5_BRAM_PORTA_DOUT[13]} {design_1_i/axi_bram_ctrl_5_BRAM_PORTA_DOUT[14]} {design_1_i/axi_bram_ctrl_5_BRAM_PORTA_DOUT[15]} {design_1_i/axi_bram_ctrl_5_BRAM_PORTA_DOUT[16]} {design_1_i/axi_bram_ctrl_5_BRAM_PORTA_DOUT[17]} {design_1_i/axi_bram_ctrl_5_BRAM_PORTA_DOUT[18]} {design_1_i/axi_bram_ctrl_5_BRAM_PORTA_DOUT[19]} {design_1_i/axi_bram_ctrl_5_BRAM_PORTA_DOUT[20]} {design_1_i/axi_bram_ctrl_5_BRAM_PORTA_DOUT[21]} {design_1_i/axi_bram_ctrl_5_BRAM_PORTA_DOUT[22]} {design_1_i/axi_bram_ctrl_5_BRAM_PORTA_DOUT[23]} {design_1_i/axi_bram_ctrl_5_BRAM_PORTA_DOUT[24]} {design_1_i/axi_bram_ctrl_5_BRAM_PORTA_DOUT[25]} {design_1_i/axi_bram_ctrl_5_BRAM_PORTA_DOUT[26]} {design_1_i/axi_bram_ctrl_5_BRAM_PORTA_DOUT[27]} {design_1_i/axi_bram_ctrl_5_BRAM_PORTA_DOUT[28]} {design_1_i/axi_bram_ctrl_5_BRAM_PORTA_DOUT[29]} {design_1_i/axi_bram_ctrl_5_BRAM_PORTA_DOUT[30]} {design_1_i/axi_bram_ctrl_5_BRAM_PORTA_DOUT[31]}]]
connect_debug_port u_ila_0/probe60 [get_nets [list {design_1_i/axi_bram_ctrl_4_BRAM_PORTA_WE[0]} {design_1_i/axi_bram_ctrl_4_BRAM_PORTA_WE[1]} {design_1_i/axi_bram_ctrl_4_BRAM_PORTA_WE[2]} {design_1_i/axi_bram_ctrl_4_BRAM_PORTA_WE[3]}]]
connect_debug_port u_ila_0/probe63 [get_nets [list {design_1_i/bridge_0_w1_wrdata[0]} {design_1_i/bridge_0_w1_wrdata[1]} {design_1_i/bridge_0_w1_wrdata[2]} {design_1_i/bridge_0_w1_wrdata[3]} {design_1_i/bridge_0_w1_wrdata[4]} {design_1_i/bridge_0_w1_wrdata[5]} {design_1_i/bridge_0_w1_wrdata[6]} {design_1_i/bridge_0_w1_wrdata[7]} {design_1_i/bridge_0_w1_wrdata[8]} {design_1_i/bridge_0_w1_wrdata[9]} {design_1_i/bridge_0_w1_wrdata[10]} {design_1_i/bridge_0_w1_wrdata[11]} {design_1_i/bridge_0_w1_wrdata[12]} {design_1_i/bridge_0_w1_wrdata[13]} {design_1_i/bridge_0_w1_wrdata[14]} {design_1_i/bridge_0_w1_wrdata[15]} {design_1_i/bridge_0_w1_wrdata[16]} {design_1_i/bridge_0_w1_wrdata[17]} {design_1_i/bridge_0_w1_wrdata[18]} {design_1_i/bridge_0_w1_wrdata[19]} {design_1_i/bridge_0_w1_wrdata[20]} {design_1_i/bridge_0_w1_wrdata[21]} {design_1_i/bridge_0_w1_wrdata[22]} {design_1_i/bridge_0_w1_wrdata[23]} {design_1_i/bridge_0_w1_wrdata[24]} {design_1_i/bridge_0_w1_wrdata[25]} {design_1_i/bridge_0_w1_wrdata[26]} {design_1_i/bridge_0_w1_wrdata[27]} {design_1_i/bridge_0_w1_wrdata[28]} {design_1_i/bridge_0_w1_wrdata[29]} {design_1_i/bridge_0_w1_wrdata[30]} {design_1_i/bridge_0_w1_wrdata[31]}]]
connect_debug_port u_ila_0/probe65 [get_nets [list {design_1_i/axi_bram_ctrl_5_BRAM_PORTA_WE[0]} {design_1_i/axi_bram_ctrl_5_BRAM_PORTA_WE[1]} {design_1_i/axi_bram_ctrl_5_BRAM_PORTA_WE[2]} {design_1_i/axi_bram_ctrl_5_BRAM_PORTA_WE[3]}]]
connect_debug_port u_ila_0/probe67 [get_nets [list {design_1_i/bridge_0_f1_we[0]} {design_1_i/bridge_0_f1_we[1]} {design_1_i/bridge_0_f1_we[2]} {design_1_i/bridge_0_f1_we[3]}]]
connect_debug_port u_ila_0/probe68 [get_nets [list {design_1_i/bridge_0_ot_addr[0]} {design_1_i/bridge_0_ot_addr[1]} {design_1_i/bridge_0_ot_addr[2]} {design_1_i/bridge_0_ot_addr[3]} {design_1_i/bridge_0_ot_addr[4]} {design_1_i/bridge_0_ot_addr[5]} {design_1_i/bridge_0_ot_addr[6]} {design_1_i/bridge_0_ot_addr[7]} {design_1_i/bridge_0_ot_addr[8]} {design_1_i/bridge_0_ot_addr[9]} {design_1_i/bridge_0_ot_addr[10]} {design_1_i/bridge_0_ot_addr[11]} {design_1_i/bridge_0_ot_addr[12]} {design_1_i/bridge_0_ot_addr[13]} {design_1_i/bridge_0_ot_addr[14]} {design_1_i/bridge_0_ot_addr[15]} {design_1_i/bridge_0_ot_addr[16]} {design_1_i/bridge_0_ot_addr[17]} {design_1_i/bridge_0_ot_addr[18]} {design_1_i/bridge_0_ot_addr[19]} {design_1_i/bridge_0_ot_addr[20]} {design_1_i/bridge_0_ot_addr[21]} {design_1_i/bridge_0_ot_addr[22]} {design_1_i/bridge_0_ot_addr[23]} {design_1_i/bridge_0_ot_addr[24]} {design_1_i/bridge_0_ot_addr[25]} {design_1_i/bridge_0_ot_addr[26]} {design_1_i/bridge_0_ot_addr[27]} {design_1_i/bridge_0_ot_addr[28]} {design_1_i/bridge_0_ot_addr[29]} {design_1_i/bridge_0_ot_addr[30]} {design_1_i/bridge_0_ot_addr[31]}]]
connect_debug_port u_ila_0/probe69 [get_nets [list {design_1_i/bridge_0_f0_we[0]} {design_1_i/bridge_0_f0_we[1]} {design_1_i/bridge_0_f0_we[2]} {design_1_i/bridge_0_f0_we[3]}]]
connect_debug_port u_ila_0/probe70 [get_nets [list {design_1_i/bridge_0_ot_we[0]} {design_1_i/bridge_0_ot_we[1]} {design_1_i/bridge_0_ot_we[2]} {design_1_i/bridge_0_ot_we[3]}]]
connect_debug_port u_ila_0/probe71 [get_nets [list {design_1_i/bridge_0_w1_we[0]} {design_1_i/bridge_0_w1_we[1]} {design_1_i/bridge_0_w1_we[2]} {design_1_i/bridge_0_w1_we[3]}]]
connect_debug_port u_ila_0/probe73 [get_nets [list {design_1_i/axi_bram_ctrl_4_BRAM_PORTA_DIN[0]} {design_1_i/axi_bram_ctrl_4_BRAM_PORTA_DIN[1]} {design_1_i/axi_bram_ctrl_4_BRAM_PORTA_DIN[2]} {design_1_i/axi_bram_ctrl_4_BRAM_PORTA_DIN[3]} {design_1_i/axi_bram_ctrl_4_BRAM_PORTA_DIN[4]} {design_1_i/axi_bram_ctrl_4_BRAM_PORTA_DIN[5]} {design_1_i/axi_bram_ctrl_4_BRAM_PORTA_DIN[6]} {design_1_i/axi_bram_ctrl_4_BRAM_PORTA_DIN[7]} {design_1_i/axi_bram_ctrl_4_BRAM_PORTA_DIN[8]} {design_1_i/axi_bram_ctrl_4_BRAM_PORTA_DIN[9]} {design_1_i/axi_bram_ctrl_4_BRAM_PORTA_DIN[10]} {design_1_i/axi_bram_ctrl_4_BRAM_PORTA_DIN[11]} {design_1_i/axi_bram_ctrl_4_BRAM_PORTA_DIN[12]} {design_1_i/axi_bram_ctrl_4_BRAM_PORTA_DIN[13]} {design_1_i/axi_bram_ctrl_4_BRAM_PORTA_DIN[14]} {design_1_i/axi_bram_ctrl_4_BRAM_PORTA_DIN[15]} {design_1_i/axi_bram_ctrl_4_BRAM_PORTA_DIN[16]} {design_1_i/axi_bram_ctrl_4_BRAM_PORTA_DIN[17]} {design_1_i/axi_bram_ctrl_4_BRAM_PORTA_DIN[18]} {design_1_i/axi_bram_ctrl_4_BRAM_PORTA_DIN[19]} {design_1_i/axi_bram_ctrl_4_BRAM_PORTA_DIN[20]} {design_1_i/axi_bram_ctrl_4_BRAM_PORTA_DIN[21]} {design_1_i/axi_bram_ctrl_4_BRAM_PORTA_DIN[22]} {design_1_i/axi_bram_ctrl_4_BRAM_PORTA_DIN[23]} {design_1_i/axi_bram_ctrl_4_BRAM_PORTA_DIN[24]} {design_1_i/axi_bram_ctrl_4_BRAM_PORTA_DIN[25]} {design_1_i/axi_bram_ctrl_4_BRAM_PORTA_DIN[26]} {design_1_i/axi_bram_ctrl_4_BRAM_PORTA_DIN[27]} {design_1_i/axi_bram_ctrl_4_BRAM_PORTA_DIN[28]} {design_1_i/axi_bram_ctrl_4_BRAM_PORTA_DIN[29]} {design_1_i/axi_bram_ctrl_4_BRAM_PORTA_DIN[30]} {design_1_i/axi_bram_ctrl_4_BRAM_PORTA_DIN[31]}]]
connect_debug_port u_ila_0/probe85 [get_nets [list design_1_i/axi_bram_ctrl_4_BRAM_PORTA_EN]]
connect_debug_port u_ila_0/probe86 [get_nets [list design_1_i/axi_bram_ctrl_4_BRAM_PORTA_RST]]
connect_debug_port u_ila_0/probe87 [get_nets [list design_1_i/axi_bram_ctrl_5_BRAM_PORTA_EN]]
connect_debug_port u_ila_0/probe88 [get_nets [list design_1_i/axi_bram_ctrl_5_BRAM_PORTA_RST]]
connect_debug_port u_ila_0/probe89 [get_nets [list design_1_i/bridge_0_com_en]]
connect_debug_port u_ila_0/probe90 [get_nets [list design_1_i/bridge_0_f0_en]]
connect_debug_port u_ila_0/probe91 [get_nets [list design_1_i/bridge_0_f1_en]]
connect_debug_port u_ila_0/probe92 [get_nets [list design_1_i/bridge_0_ot_en]]
connect_debug_port u_ila_0/probe93 [get_nets [list design_1_i/bridge_0_w0_en]]
connect_debug_port u_ila_0/probe94 [get_nets [list design_1_i/bridge_0_w1_en]]
connect_debug_port u_ila_0/probe95 [get_nets [list design_1_i/bridge_0/inst/U_control/collect_all]]
connect_debug_port u_ila_0/probe96 [get_nets [list design_1_i/bridge_0/inst/U_control/com_we]]
connect_debug_port u_ila_0/probe97 [get_nets [list design_1_i/bridge_0/inst/U_control/data_valid]]
connect_debug_port u_ila_0/probe98 [get_nets [list design_1_i/bridge_0/inst/U_control/fvalid0]]
connect_debug_port u_ila_0/probe99 [get_nets [list design_1_i/bridge_0/inst/U_control/fvalid1]]
connect_debug_port u_ila_0/probe100 [get_nets [list design_1_i/bridge_0/inst/U_control/fvalid2]]
connect_debug_port u_ila_0/probe101 [get_nets [list design_1_i/bridge_0/inst/U_control/fvalid3]]
connect_debug_port u_ila_0/probe102 [get_nets [list design_1_i/bridge_0/inst/U_control/fvalid4]]
connect_debug_port u_ila_0/probe103 [get_nets [list design_1_i/bridge_0/inst/U_control/fvalid5]]
connect_debug_port u_ila_0/probe104 [get_nets [list design_1_i/bridge_0/inst/U_control/fvalid6]]
connect_debug_port u_ila_0/probe105 [get_nets [list design_1_i/bridge_0/inst/U_control/fvalid7]]
connect_debug_port u_ila_0/probe106 [get_nets [list design_1_i/bridge_0/inst/U_control/num_valid_ori]]
connect_debug_port u_ila_0/probe107 [get_nets [list design_1_i/bridge_0/inst/U_control/rst]]
connect_debug_port u_ila_0/probe108 [get_nets [list design_1_i/bridge_0/inst/U_out_align/valid_get0]]
connect_debug_port u_ila_0/probe109 [get_nets [list design_1_i/bridge_0/inst/U_out_align/valid_get1]]
connect_debug_port u_ila_0/probe110 [get_nets [list design_1_i/bridge_0/inst/U_out_align/valid_get2]]
connect_debug_port u_ila_0/probe111 [get_nets [list design_1_i/bridge_0/inst/U_out_align/valid_get3]]
connect_debug_port u_ila_0/probe112 [get_nets [list design_1_i/bridge_0/inst/U_out_align/valid_get4]]
connect_debug_port u_ila_0/probe113 [get_nets [list design_1_i/bridge_0/inst/U_out_align/valid_get5]]
connect_debug_port u_ila_0/probe114 [get_nets [list design_1_i/bridge_0/inst/U_out_align/valid_get6]]
connect_debug_port u_ila_0/probe115 [get_nets [list design_1_i/bridge_0/inst/U_out_align/valid_get7]]
connect_debug_port u_ila_0/probe116 [get_nets [list design_1_i/bridge_0/inst/U_control/wvalid0]]
connect_debug_port u_ila_0/probe117 [get_nets [list design_1_i/bridge_0/inst/U_control/wvalid1]]
connect_debug_port u_ila_0/probe118 [get_nets [list design_1_i/bridge_0/inst/U_control/wvalid2]]
connect_debug_port u_ila_0/probe119 [get_nets [list design_1_i/bridge_0/inst/U_control/wvalid3]]
connect_debug_port u_ila_0/probe120 [get_nets [list design_1_i/bridge_0/inst/U_control/wvalid4]]
connect_debug_port u_ila_0/probe121 [get_nets [list design_1_i/bridge_0/inst/U_control/wvalid5]]
connect_debug_port u_ila_0/probe122 [get_nets [list design_1_i/bridge_0/inst/U_control/wvalid6]]
connect_debug_port u_ila_0/probe123 [get_nets [list design_1_i/bridge_0/inst/U_control/wvalid7]]
connect_debug_port dbg_hub/clk [get_nets u_ila_0_FCLK_CLK0]




create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/processing_system7/inst/FCLK_CLK0]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 16 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/MM_TOP/inst/U_CTRL/subFM_addr[0]} {design_1_i/MM_TOP/inst/U_CTRL/subFM_addr[1]} {design_1_i/MM_TOP/inst/U_CTRL/subFM_addr[2]} {design_1_i/MM_TOP/inst/U_CTRL/subFM_addr[3]} {design_1_i/MM_TOP/inst/U_CTRL/subFM_addr[4]} {design_1_i/MM_TOP/inst/U_CTRL/subFM_addr[5]} {design_1_i/MM_TOP/inst/U_CTRL/subFM_addr[6]} {design_1_i/MM_TOP/inst/U_CTRL/subFM_addr[7]} {design_1_i/MM_TOP/inst/U_CTRL/subFM_addr[8]} {design_1_i/MM_TOP/inst/U_CTRL/subFM_addr[9]} {design_1_i/MM_TOP/inst/U_CTRL/subFM_addr[10]} {design_1_i/MM_TOP/inst/U_CTRL/subFM_addr[11]} {design_1_i/MM_TOP/inst/U_CTRL/subFM_addr[12]} {design_1_i/MM_TOP/inst/U_CTRL/subFM_addr[13]} {design_1_i/MM_TOP/inst/U_CTRL/subFM_addr[14]} {design_1_i/MM_TOP/inst/U_CTRL/subFM_addr[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 16 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/MM_TOP/inst/U_CTRL/subFM_incr[0]} {design_1_i/MM_TOP/inst/U_CTRL/subFM_incr[1]} {design_1_i/MM_TOP/inst/U_CTRL/subFM_incr[2]} {design_1_i/MM_TOP/inst/U_CTRL/subFM_incr[3]} {design_1_i/MM_TOP/inst/U_CTRL/subFM_incr[4]} {design_1_i/MM_TOP/inst/U_CTRL/subFM_incr[5]} {design_1_i/MM_TOP/inst/U_CTRL/subFM_incr[6]} {design_1_i/MM_TOP/inst/U_CTRL/subFM_incr[7]} {design_1_i/MM_TOP/inst/U_CTRL/subFM_incr[8]} {design_1_i/MM_TOP/inst/U_CTRL/subFM_incr[9]} {design_1_i/MM_TOP/inst/U_CTRL/subFM_incr[10]} {design_1_i/MM_TOP/inst/U_CTRL/subFM_incr[11]} {design_1_i/MM_TOP/inst/U_CTRL/subFM_incr[12]} {design_1_i/MM_TOP/inst/U_CTRL/subFM_incr[13]} {design_1_i/MM_TOP/inst/U_CTRL/subFM_incr[14]} {design_1_i/MM_TOP/inst/U_CTRL/subFM_incr[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 64 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_MULTIPLY[0]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_MULTIPLY[1]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_MULTIPLY[2]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_MULTIPLY[3]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_MULTIPLY[4]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_MULTIPLY[5]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_MULTIPLY[6]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_MULTIPLY[7]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_MULTIPLY[8]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_MULTIPLY[9]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_MULTIPLY[10]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_MULTIPLY[11]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_MULTIPLY[12]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_MULTIPLY[13]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_MULTIPLY[14]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_MULTIPLY[15]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_MULTIPLY[16]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_MULTIPLY[17]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_MULTIPLY[18]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_MULTIPLY[19]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_MULTIPLY[20]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_MULTIPLY[21]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_MULTIPLY[22]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_MULTIPLY[23]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_MULTIPLY[24]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_MULTIPLY[25]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_MULTIPLY[26]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_MULTIPLY[27]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_MULTIPLY[28]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_MULTIPLY[29]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_MULTIPLY[30]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_MULTIPLY[31]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_MULTIPLY[32]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_MULTIPLY[33]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_MULTIPLY[34]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_MULTIPLY[35]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_MULTIPLY[36]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_MULTIPLY[37]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_MULTIPLY[38]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_MULTIPLY[39]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_MULTIPLY[40]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_MULTIPLY[41]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_MULTIPLY[42]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_MULTIPLY[43]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_MULTIPLY[44]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_MULTIPLY[45]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_MULTIPLY[46]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_MULTIPLY[47]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_MULTIPLY[48]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_MULTIPLY[49]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_MULTIPLY[50]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_MULTIPLY[51]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_MULTIPLY[52]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_MULTIPLY[53]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_MULTIPLY[54]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_MULTIPLY[55]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_MULTIPLY[56]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_MULTIPLY[57]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_MULTIPLY[58]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_MULTIPLY[59]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_MULTIPLY[60]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_MULTIPLY[61]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_MULTIPLY[62]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_MULTIPLY[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 16 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {design_1_i/MM_TOP/inst/U_CTRL/Pa[0]} {design_1_i/MM_TOP/inst/U_CTRL/Pa[1]} {design_1_i/MM_TOP/inst/U_CTRL/Pa[2]} {design_1_i/MM_TOP/inst/U_CTRL/Pa[3]} {design_1_i/MM_TOP/inst/U_CTRL/Pa[4]} {design_1_i/MM_TOP/inst/U_CTRL/Pa[5]} {design_1_i/MM_TOP/inst/U_CTRL/Pa[6]} {design_1_i/MM_TOP/inst/U_CTRL/Pa[7]} {design_1_i/MM_TOP/inst/U_CTRL/Pa[8]} {design_1_i/MM_TOP/inst/U_CTRL/Pa[9]} {design_1_i/MM_TOP/inst/U_CTRL/Pa[10]} {design_1_i/MM_TOP/inst/U_CTRL/Pa[11]} {design_1_i/MM_TOP/inst/U_CTRL/Pa[12]} {design_1_i/MM_TOP/inst/U_CTRL/Pa[13]} {design_1_i/MM_TOP/inst/U_CTRL/Pa[14]} {design_1_i/MM_TOP/inst/U_CTRL/Pa[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 8 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {design_1_i/MM_TOP/inst/U_CTRL/sub_P[0]} {design_1_i/MM_TOP/inst/U_CTRL/sub_P[1]} {design_1_i/MM_TOP/inst/U_CTRL/sub_P[2]} {design_1_i/MM_TOP/inst/U_CTRL/sub_P[3]} {design_1_i/MM_TOP/inst/U_CTRL/sub_P[4]} {design_1_i/MM_TOP/inst/U_CTRL/sub_P[5]} {design_1_i/MM_TOP/inst/U_CTRL/sub_P[6]} {design_1_i/MM_TOP/inst/U_CTRL/sub_P[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property port_width 16 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {design_1_i/MM_TOP/inst/U_CTRL/M[0]} {design_1_i/MM_TOP/inst/U_CTRL/M[1]} {design_1_i/MM_TOP/inst/U_CTRL/M[2]} {design_1_i/MM_TOP/inst/U_CTRL/M[3]} {design_1_i/MM_TOP/inst/U_CTRL/M[4]} {design_1_i/MM_TOP/inst/U_CTRL/M[5]} {design_1_i/MM_TOP/inst/U_CTRL/M[6]} {design_1_i/MM_TOP/inst/U_CTRL/M[7]} {design_1_i/MM_TOP/inst/U_CTRL/M[8]} {design_1_i/MM_TOP/inst/U_CTRL/M[9]} {design_1_i/MM_TOP/inst/U_CTRL/M[10]} {design_1_i/MM_TOP/inst/U_CTRL/M[11]} {design_1_i/MM_TOP/inst/U_CTRL/M[12]} {design_1_i/MM_TOP/inst/U_CTRL/M[13]} {design_1_i/MM_TOP/inst/U_CTRL/M[14]} {design_1_i/MM_TOP/inst/U_CTRL/M[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property port_width 64 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_MULTIPLY[0]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_MULTIPLY[1]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_MULTIPLY[2]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_MULTIPLY[3]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_MULTIPLY[4]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_MULTIPLY[5]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_MULTIPLY[6]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_MULTIPLY[7]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_MULTIPLY[8]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_MULTIPLY[9]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_MULTIPLY[10]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_MULTIPLY[11]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_MULTIPLY[12]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_MULTIPLY[13]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_MULTIPLY[14]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_MULTIPLY[15]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_MULTIPLY[16]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_MULTIPLY[17]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_MULTIPLY[18]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_MULTIPLY[19]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_MULTIPLY[20]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_MULTIPLY[21]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_MULTIPLY[22]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_MULTIPLY[23]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_MULTIPLY[24]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_MULTIPLY[25]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_MULTIPLY[26]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_MULTIPLY[27]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_MULTIPLY[28]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_MULTIPLY[29]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_MULTIPLY[30]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_MULTIPLY[31]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_MULTIPLY[32]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_MULTIPLY[33]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_MULTIPLY[34]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_MULTIPLY[35]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_MULTIPLY[36]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_MULTIPLY[37]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_MULTIPLY[38]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_MULTIPLY[39]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_MULTIPLY[40]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_MULTIPLY[41]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_MULTIPLY[42]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_MULTIPLY[43]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_MULTIPLY[44]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_MULTIPLY[45]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_MULTIPLY[46]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_MULTIPLY[47]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_MULTIPLY[48]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_MULTIPLY[49]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_MULTIPLY[50]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_MULTIPLY[51]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_MULTIPLY[52]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_MULTIPLY[53]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_MULTIPLY[54]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_MULTIPLY[55]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_MULTIPLY[56]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_MULTIPLY[57]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_MULTIPLY[58]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_MULTIPLY[59]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_MULTIPLY[60]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_MULTIPLY[61]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_MULTIPLY[62]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_MULTIPLY[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
set_property port_width 64 [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_OUT[0]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_OUT[1]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_OUT[2]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_OUT[3]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_OUT[4]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_OUT[5]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_OUT[6]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_OUT[7]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_OUT[8]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_OUT[9]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_OUT[10]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_OUT[11]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_OUT[12]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_OUT[13]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_OUT[14]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_OUT[15]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_OUT[16]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_OUT[17]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_OUT[18]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_OUT[19]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_OUT[20]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_OUT[21]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_OUT[22]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_OUT[23]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_OUT[24]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_OUT[25]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_OUT[26]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_OUT[27]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_OUT[28]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_OUT[29]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_OUT[30]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_OUT[31]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_OUT[32]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_OUT[33]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_OUT[34]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_OUT[35]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_OUT[36]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_OUT[37]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_OUT[38]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_OUT[39]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_OUT[40]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_OUT[41]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_OUT[42]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_OUT[43]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_OUT[44]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_OUT[45]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_OUT[46]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_OUT[47]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_OUT[48]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_OUT[49]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_OUT[50]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_OUT[51]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_OUT[52]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_OUT[53]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_OUT[54]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_OUT[55]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_OUT[56]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_OUT[57]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_OUT[58]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_OUT[59]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_OUT[60]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_OUT[61]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_OUT[62]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_OUT[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
set_property port_width 64 [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {design_1_i/MM_TOP/inst/U_CTRL/time_FROM_BOOT[0]} {design_1_i/MM_TOP/inst/U_CTRL/time_FROM_BOOT[1]} {design_1_i/MM_TOP/inst/U_CTRL/time_FROM_BOOT[2]} {design_1_i/MM_TOP/inst/U_CTRL/time_FROM_BOOT[3]} {design_1_i/MM_TOP/inst/U_CTRL/time_FROM_BOOT[4]} {design_1_i/MM_TOP/inst/U_CTRL/time_FROM_BOOT[5]} {design_1_i/MM_TOP/inst/U_CTRL/time_FROM_BOOT[6]} {design_1_i/MM_TOP/inst/U_CTRL/time_FROM_BOOT[7]} {design_1_i/MM_TOP/inst/U_CTRL/time_FROM_BOOT[8]} {design_1_i/MM_TOP/inst/U_CTRL/time_FROM_BOOT[9]} {design_1_i/MM_TOP/inst/U_CTRL/time_FROM_BOOT[10]} {design_1_i/MM_TOP/inst/U_CTRL/time_FROM_BOOT[11]} {design_1_i/MM_TOP/inst/U_CTRL/time_FROM_BOOT[12]} {design_1_i/MM_TOP/inst/U_CTRL/time_FROM_BOOT[13]} {design_1_i/MM_TOP/inst/U_CTRL/time_FROM_BOOT[14]} {design_1_i/MM_TOP/inst/U_CTRL/time_FROM_BOOT[15]} {design_1_i/MM_TOP/inst/U_CTRL/time_FROM_BOOT[16]} {design_1_i/MM_TOP/inst/U_CTRL/time_FROM_BOOT[17]} {design_1_i/MM_TOP/inst/U_CTRL/time_FROM_BOOT[18]} {design_1_i/MM_TOP/inst/U_CTRL/time_FROM_BOOT[19]} {design_1_i/MM_TOP/inst/U_CTRL/time_FROM_BOOT[20]} {design_1_i/MM_TOP/inst/U_CTRL/time_FROM_BOOT[21]} {design_1_i/MM_TOP/inst/U_CTRL/time_FROM_BOOT[22]} {design_1_i/MM_TOP/inst/U_CTRL/time_FROM_BOOT[23]} {design_1_i/MM_TOP/inst/U_CTRL/time_FROM_BOOT[24]} {design_1_i/MM_TOP/inst/U_CTRL/time_FROM_BOOT[25]} {design_1_i/MM_TOP/inst/U_CTRL/time_FROM_BOOT[26]} {design_1_i/MM_TOP/inst/U_CTRL/time_FROM_BOOT[27]} {design_1_i/MM_TOP/inst/U_CTRL/time_FROM_BOOT[28]} {design_1_i/MM_TOP/inst/U_CTRL/time_FROM_BOOT[29]} {design_1_i/MM_TOP/inst/U_CTRL/time_FROM_BOOT[30]} {design_1_i/MM_TOP/inst/U_CTRL/time_FROM_BOOT[31]} {design_1_i/MM_TOP/inst/U_CTRL/time_FROM_BOOT[32]} {design_1_i/MM_TOP/inst/U_CTRL/time_FROM_BOOT[33]} {design_1_i/MM_TOP/inst/U_CTRL/time_FROM_BOOT[34]} {design_1_i/MM_TOP/inst/U_CTRL/time_FROM_BOOT[35]} {design_1_i/MM_TOP/inst/U_CTRL/time_FROM_BOOT[36]} {design_1_i/MM_TOP/inst/U_CTRL/time_FROM_BOOT[37]} {design_1_i/MM_TOP/inst/U_CTRL/time_FROM_BOOT[38]} {design_1_i/MM_TOP/inst/U_CTRL/time_FROM_BOOT[39]} {design_1_i/MM_TOP/inst/U_CTRL/time_FROM_BOOT[40]} {design_1_i/MM_TOP/inst/U_CTRL/time_FROM_BOOT[41]} {design_1_i/MM_TOP/inst/U_CTRL/time_FROM_BOOT[42]} {design_1_i/MM_TOP/inst/U_CTRL/time_FROM_BOOT[43]} {design_1_i/MM_TOP/inst/U_CTRL/time_FROM_BOOT[44]} {design_1_i/MM_TOP/inst/U_CTRL/time_FROM_BOOT[45]} {design_1_i/MM_TOP/inst/U_CTRL/time_FROM_BOOT[46]} {design_1_i/MM_TOP/inst/U_CTRL/time_FROM_BOOT[47]} {design_1_i/MM_TOP/inst/U_CTRL/time_FROM_BOOT[48]} {design_1_i/MM_TOP/inst/U_CTRL/time_FROM_BOOT[49]} {design_1_i/MM_TOP/inst/U_CTRL/time_FROM_BOOT[50]} {design_1_i/MM_TOP/inst/U_CTRL/time_FROM_BOOT[51]} {design_1_i/MM_TOP/inst/U_CTRL/time_FROM_BOOT[52]} {design_1_i/MM_TOP/inst/U_CTRL/time_FROM_BOOT[53]} {design_1_i/MM_TOP/inst/U_CTRL/time_FROM_BOOT[54]} {design_1_i/MM_TOP/inst/U_CTRL/time_FROM_BOOT[55]} {design_1_i/MM_TOP/inst/U_CTRL/time_FROM_BOOT[56]} {design_1_i/MM_TOP/inst/U_CTRL/time_FROM_BOOT[57]} {design_1_i/MM_TOP/inst/U_CTRL/time_FROM_BOOT[58]} {design_1_i/MM_TOP/inst/U_CTRL/time_FROM_BOOT[59]} {design_1_i/MM_TOP/inst/U_CTRL/time_FROM_BOOT[60]} {design_1_i/MM_TOP/inst/U_CTRL/time_FROM_BOOT[61]} {design_1_i/MM_TOP/inst/U_CTRL/time_FROM_BOOT[62]} {design_1_i/MM_TOP/inst/U_CTRL/time_FROM_BOOT[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
set_property port_width 32 [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_addr[0]} {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_addr[1]} {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_addr[2]} {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_addr[3]} {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_addr[4]} {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_addr[5]} {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_addr[6]} {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_addr[7]} {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_addr[8]} {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_addr[9]} {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_addr[10]} {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_addr[11]} {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_addr[12]} {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_addr[13]} {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_addr[14]} {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_addr[15]} {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_addr[16]} {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_addr[17]} {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_addr[18]} {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_addr[19]} {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_addr[20]} {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_addr[21]} {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_addr[22]} {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_addr[23]} {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_addr[24]} {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_addr[25]} {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_addr[26]} {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_addr[27]} {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_addr[28]} {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_addr[29]} {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_addr[30]} {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_addr[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
set_property port_width 4 [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_we[0]} {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_we[1]} {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_we[2]} {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_we[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
set_property port_width 64 [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {design_1_i/MM_TOP/inst/U_CTRL/time_IDLE[0]} {design_1_i/MM_TOP/inst/U_CTRL/time_IDLE[1]} {design_1_i/MM_TOP/inst/U_CTRL/time_IDLE[2]} {design_1_i/MM_TOP/inst/U_CTRL/time_IDLE[3]} {design_1_i/MM_TOP/inst/U_CTRL/time_IDLE[4]} {design_1_i/MM_TOP/inst/U_CTRL/time_IDLE[5]} {design_1_i/MM_TOP/inst/U_CTRL/time_IDLE[6]} {design_1_i/MM_TOP/inst/U_CTRL/time_IDLE[7]} {design_1_i/MM_TOP/inst/U_CTRL/time_IDLE[8]} {design_1_i/MM_TOP/inst/U_CTRL/time_IDLE[9]} {design_1_i/MM_TOP/inst/U_CTRL/time_IDLE[10]} {design_1_i/MM_TOP/inst/U_CTRL/time_IDLE[11]} {design_1_i/MM_TOP/inst/U_CTRL/time_IDLE[12]} {design_1_i/MM_TOP/inst/U_CTRL/time_IDLE[13]} {design_1_i/MM_TOP/inst/U_CTRL/time_IDLE[14]} {design_1_i/MM_TOP/inst/U_CTRL/time_IDLE[15]} {design_1_i/MM_TOP/inst/U_CTRL/time_IDLE[16]} {design_1_i/MM_TOP/inst/U_CTRL/time_IDLE[17]} {design_1_i/MM_TOP/inst/U_CTRL/time_IDLE[18]} {design_1_i/MM_TOP/inst/U_CTRL/time_IDLE[19]} {design_1_i/MM_TOP/inst/U_CTRL/time_IDLE[20]} {design_1_i/MM_TOP/inst/U_CTRL/time_IDLE[21]} {design_1_i/MM_TOP/inst/U_CTRL/time_IDLE[22]} {design_1_i/MM_TOP/inst/U_CTRL/time_IDLE[23]} {design_1_i/MM_TOP/inst/U_CTRL/time_IDLE[24]} {design_1_i/MM_TOP/inst/U_CTRL/time_IDLE[25]} {design_1_i/MM_TOP/inst/U_CTRL/time_IDLE[26]} {design_1_i/MM_TOP/inst/U_CTRL/time_IDLE[27]} {design_1_i/MM_TOP/inst/U_CTRL/time_IDLE[28]} {design_1_i/MM_TOP/inst/U_CTRL/time_IDLE[29]} {design_1_i/MM_TOP/inst/U_CTRL/time_IDLE[30]} {design_1_i/MM_TOP/inst/U_CTRL/time_IDLE[31]} {design_1_i/MM_TOP/inst/U_CTRL/time_IDLE[32]} {design_1_i/MM_TOP/inst/U_CTRL/time_IDLE[33]} {design_1_i/MM_TOP/inst/U_CTRL/time_IDLE[34]} {design_1_i/MM_TOP/inst/U_CTRL/time_IDLE[35]} {design_1_i/MM_TOP/inst/U_CTRL/time_IDLE[36]} {design_1_i/MM_TOP/inst/U_CTRL/time_IDLE[37]} {design_1_i/MM_TOP/inst/U_CTRL/time_IDLE[38]} {design_1_i/MM_TOP/inst/U_CTRL/time_IDLE[39]} {design_1_i/MM_TOP/inst/U_CTRL/time_IDLE[40]} {design_1_i/MM_TOP/inst/U_CTRL/time_IDLE[41]} {design_1_i/MM_TOP/inst/U_CTRL/time_IDLE[42]} {design_1_i/MM_TOP/inst/U_CTRL/time_IDLE[43]} {design_1_i/MM_TOP/inst/U_CTRL/time_IDLE[44]} {design_1_i/MM_TOP/inst/U_CTRL/time_IDLE[45]} {design_1_i/MM_TOP/inst/U_CTRL/time_IDLE[46]} {design_1_i/MM_TOP/inst/U_CTRL/time_IDLE[47]} {design_1_i/MM_TOP/inst/U_CTRL/time_IDLE[48]} {design_1_i/MM_TOP/inst/U_CTRL/time_IDLE[49]} {design_1_i/MM_TOP/inst/U_CTRL/time_IDLE[50]} {design_1_i/MM_TOP/inst/U_CTRL/time_IDLE[51]} {design_1_i/MM_TOP/inst/U_CTRL/time_IDLE[52]} {design_1_i/MM_TOP/inst/U_CTRL/time_IDLE[53]} {design_1_i/MM_TOP/inst/U_CTRL/time_IDLE[54]} {design_1_i/MM_TOP/inst/U_CTRL/time_IDLE[55]} {design_1_i/MM_TOP/inst/U_CTRL/time_IDLE[56]} {design_1_i/MM_TOP/inst/U_CTRL/time_IDLE[57]} {design_1_i/MM_TOP/inst/U_CTRL/time_IDLE[58]} {design_1_i/MM_TOP/inst/U_CTRL/time_IDLE[59]} {design_1_i/MM_TOP/inst/U_CTRL/time_IDLE[60]} {design_1_i/MM_TOP/inst/U_CTRL/time_IDLE[61]} {design_1_i/MM_TOP/inst/U_CTRL/time_IDLE[62]} {design_1_i/MM_TOP/inst/U_CTRL/time_IDLE[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
set_property port_width 64 [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_RESHAPE[0]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_RESHAPE[1]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_RESHAPE[2]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_RESHAPE[3]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_RESHAPE[4]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_RESHAPE[5]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_RESHAPE[6]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_RESHAPE[7]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_RESHAPE[8]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_RESHAPE[9]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_RESHAPE[10]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_RESHAPE[11]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_RESHAPE[12]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_RESHAPE[13]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_RESHAPE[14]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_RESHAPE[15]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_RESHAPE[16]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_RESHAPE[17]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_RESHAPE[18]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_RESHAPE[19]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_RESHAPE[20]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_RESHAPE[21]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_RESHAPE[22]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_RESHAPE[23]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_RESHAPE[24]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_RESHAPE[25]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_RESHAPE[26]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_RESHAPE[27]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_RESHAPE[28]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_RESHAPE[29]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_RESHAPE[30]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_RESHAPE[31]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_RESHAPE[32]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_RESHAPE[33]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_RESHAPE[34]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_RESHAPE[35]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_RESHAPE[36]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_RESHAPE[37]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_RESHAPE[38]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_RESHAPE[39]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_RESHAPE[40]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_RESHAPE[41]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_RESHAPE[42]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_RESHAPE[43]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_RESHAPE[44]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_RESHAPE[45]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_RESHAPE[46]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_RESHAPE[47]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_RESHAPE[48]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_RESHAPE[49]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_RESHAPE[50]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_RESHAPE[51]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_RESHAPE[52]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_RESHAPE[53]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_RESHAPE[54]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_RESHAPE[55]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_RESHAPE[56]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_RESHAPE[57]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_RESHAPE[58]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_RESHAPE[59]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_RESHAPE[60]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_RESHAPE[61]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_RESHAPE[62]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_RESHAPE[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
set_property port_width 64 [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {design_1_i/MM_TOP/inst/U_CTRL/time_COM_SUBADDR[0]} {design_1_i/MM_TOP/inst/U_CTRL/time_COM_SUBADDR[1]} {design_1_i/MM_TOP/inst/U_CTRL/time_COM_SUBADDR[2]} {design_1_i/MM_TOP/inst/U_CTRL/time_COM_SUBADDR[3]} {design_1_i/MM_TOP/inst/U_CTRL/time_COM_SUBADDR[4]} {design_1_i/MM_TOP/inst/U_CTRL/time_COM_SUBADDR[5]} {design_1_i/MM_TOP/inst/U_CTRL/time_COM_SUBADDR[6]} {design_1_i/MM_TOP/inst/U_CTRL/time_COM_SUBADDR[7]} {design_1_i/MM_TOP/inst/U_CTRL/time_COM_SUBADDR[8]} {design_1_i/MM_TOP/inst/U_CTRL/time_COM_SUBADDR[9]} {design_1_i/MM_TOP/inst/U_CTRL/time_COM_SUBADDR[10]} {design_1_i/MM_TOP/inst/U_CTRL/time_COM_SUBADDR[11]} {design_1_i/MM_TOP/inst/U_CTRL/time_COM_SUBADDR[12]} {design_1_i/MM_TOP/inst/U_CTRL/time_COM_SUBADDR[13]} {design_1_i/MM_TOP/inst/U_CTRL/time_COM_SUBADDR[14]} {design_1_i/MM_TOP/inst/U_CTRL/time_COM_SUBADDR[15]} {design_1_i/MM_TOP/inst/U_CTRL/time_COM_SUBADDR[16]} {design_1_i/MM_TOP/inst/U_CTRL/time_COM_SUBADDR[17]} {design_1_i/MM_TOP/inst/U_CTRL/time_COM_SUBADDR[18]} {design_1_i/MM_TOP/inst/U_CTRL/time_COM_SUBADDR[19]} {design_1_i/MM_TOP/inst/U_CTRL/time_COM_SUBADDR[20]} {design_1_i/MM_TOP/inst/U_CTRL/time_COM_SUBADDR[21]} {design_1_i/MM_TOP/inst/U_CTRL/time_COM_SUBADDR[22]} {design_1_i/MM_TOP/inst/U_CTRL/time_COM_SUBADDR[23]} {design_1_i/MM_TOP/inst/U_CTRL/time_COM_SUBADDR[24]} {design_1_i/MM_TOP/inst/U_CTRL/time_COM_SUBADDR[25]} {design_1_i/MM_TOP/inst/U_CTRL/time_COM_SUBADDR[26]} {design_1_i/MM_TOP/inst/U_CTRL/time_COM_SUBADDR[27]} {design_1_i/MM_TOP/inst/U_CTRL/time_COM_SUBADDR[28]} {design_1_i/MM_TOP/inst/U_CTRL/time_COM_SUBADDR[29]} {design_1_i/MM_TOP/inst/U_CTRL/time_COM_SUBADDR[30]} {design_1_i/MM_TOP/inst/U_CTRL/time_COM_SUBADDR[31]} {design_1_i/MM_TOP/inst/U_CTRL/time_COM_SUBADDR[32]} {design_1_i/MM_TOP/inst/U_CTRL/time_COM_SUBADDR[33]} {design_1_i/MM_TOP/inst/U_CTRL/time_COM_SUBADDR[34]} {design_1_i/MM_TOP/inst/U_CTRL/time_COM_SUBADDR[35]} {design_1_i/MM_TOP/inst/U_CTRL/time_COM_SUBADDR[36]} {design_1_i/MM_TOP/inst/U_CTRL/time_COM_SUBADDR[37]} {design_1_i/MM_TOP/inst/U_CTRL/time_COM_SUBADDR[38]} {design_1_i/MM_TOP/inst/U_CTRL/time_COM_SUBADDR[39]} {design_1_i/MM_TOP/inst/U_CTRL/time_COM_SUBADDR[40]} {design_1_i/MM_TOP/inst/U_CTRL/time_COM_SUBADDR[41]} {design_1_i/MM_TOP/inst/U_CTRL/time_COM_SUBADDR[42]} {design_1_i/MM_TOP/inst/U_CTRL/time_COM_SUBADDR[43]} {design_1_i/MM_TOP/inst/U_CTRL/time_COM_SUBADDR[44]} {design_1_i/MM_TOP/inst/U_CTRL/time_COM_SUBADDR[45]} {design_1_i/MM_TOP/inst/U_CTRL/time_COM_SUBADDR[46]} {design_1_i/MM_TOP/inst/U_CTRL/time_COM_SUBADDR[47]} {design_1_i/MM_TOP/inst/U_CTRL/time_COM_SUBADDR[48]} {design_1_i/MM_TOP/inst/U_CTRL/time_COM_SUBADDR[49]} {design_1_i/MM_TOP/inst/U_CTRL/time_COM_SUBADDR[50]} {design_1_i/MM_TOP/inst/U_CTRL/time_COM_SUBADDR[51]} {design_1_i/MM_TOP/inst/U_CTRL/time_COM_SUBADDR[52]} {design_1_i/MM_TOP/inst/U_CTRL/time_COM_SUBADDR[53]} {design_1_i/MM_TOP/inst/U_CTRL/time_COM_SUBADDR[54]} {design_1_i/MM_TOP/inst/U_CTRL/time_COM_SUBADDR[55]} {design_1_i/MM_TOP/inst/U_CTRL/time_COM_SUBADDR[56]} {design_1_i/MM_TOP/inst/U_CTRL/time_COM_SUBADDR[57]} {design_1_i/MM_TOP/inst/U_CTRL/time_COM_SUBADDR[58]} {design_1_i/MM_TOP/inst/U_CTRL/time_COM_SUBADDR[59]} {design_1_i/MM_TOP/inst/U_CTRL/time_COM_SUBADDR[60]} {design_1_i/MM_TOP/inst/U_CTRL/time_COM_SUBADDR[61]} {design_1_i/MM_TOP/inst/U_CTRL/time_COM_SUBADDR[62]} {design_1_i/MM_TOP/inst/U_CTRL/time_COM_SUBADDR[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
set_property port_width 16 [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {design_1_i/MM_TOP/inst/U_CTRL/subWM_incr[0]} {design_1_i/MM_TOP/inst/U_CTRL/subWM_incr[1]} {design_1_i/MM_TOP/inst/U_CTRL/subWM_incr[2]} {design_1_i/MM_TOP/inst/U_CTRL/subWM_incr[3]} {design_1_i/MM_TOP/inst/U_CTRL/subWM_incr[4]} {design_1_i/MM_TOP/inst/U_CTRL/subWM_incr[5]} {design_1_i/MM_TOP/inst/U_CTRL/subWM_incr[6]} {design_1_i/MM_TOP/inst/U_CTRL/subWM_incr[7]} {design_1_i/MM_TOP/inst/U_CTRL/subWM_incr[8]} {design_1_i/MM_TOP/inst/U_CTRL/subWM_incr[9]} {design_1_i/MM_TOP/inst/U_CTRL/subWM_incr[10]} {design_1_i/MM_TOP/inst/U_CTRL/subWM_incr[11]} {design_1_i/MM_TOP/inst/U_CTRL/subWM_incr[12]} {design_1_i/MM_TOP/inst/U_CTRL/subWM_incr[13]} {design_1_i/MM_TOP/inst/U_CTRL/subWM_incr[14]} {design_1_i/MM_TOP/inst/U_CTRL/subWM_incr[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
set_property port_width 64 [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_OUT[0]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_OUT[1]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_OUT[2]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_OUT[3]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_OUT[4]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_OUT[5]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_OUT[6]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_OUT[7]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_OUT[8]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_OUT[9]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_OUT[10]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_OUT[11]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_OUT[12]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_OUT[13]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_OUT[14]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_OUT[15]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_OUT[16]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_OUT[17]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_OUT[18]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_OUT[19]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_OUT[20]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_OUT[21]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_OUT[22]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_OUT[23]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_OUT[24]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_OUT[25]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_OUT[26]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_OUT[27]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_OUT[28]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_OUT[29]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_OUT[30]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_OUT[31]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_OUT[32]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_OUT[33]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_OUT[34]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_OUT[35]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_OUT[36]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_OUT[37]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_OUT[38]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_OUT[39]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_OUT[40]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_OUT[41]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_OUT[42]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_OUT[43]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_OUT[44]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_OUT[45]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_OUT[46]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_OUT[47]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_OUT[48]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_OUT[49]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_OUT[50]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_OUT[51]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_OUT[52]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_OUT[53]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_OUT[54]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_OUT[55]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_OUT[56]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_OUT[57]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_OUT[58]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_OUT[59]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_OUT[60]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_OUT[61]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_OUT[62]} {design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_OUT[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
set_property port_width 16 [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {design_1_i/MM_TOP/inst/U_CTRL/P[0]} {design_1_i/MM_TOP/inst/U_CTRL/P[1]} {design_1_i/MM_TOP/inst/U_CTRL/P[2]} {design_1_i/MM_TOP/inst/U_CTRL/P[3]} {design_1_i/MM_TOP/inst/U_CTRL/P[4]} {design_1_i/MM_TOP/inst/U_CTRL/P[5]} {design_1_i/MM_TOP/inst/U_CTRL/P[6]} {design_1_i/MM_TOP/inst/U_CTRL/P[7]} {design_1_i/MM_TOP/inst/U_CTRL/P[8]} {design_1_i/MM_TOP/inst/U_CTRL/P[9]} {design_1_i/MM_TOP/inst/U_CTRL/P[10]} {design_1_i/MM_TOP/inst/U_CTRL/P[11]} {design_1_i/MM_TOP/inst/U_CTRL/P[12]} {design_1_i/MM_TOP/inst/U_CTRL/P[13]} {design_1_i/MM_TOP/inst/U_CTRL/P[14]} {design_1_i/MM_TOP/inst/U_CTRL/P[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
set_property port_width 64 [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {design_1_i/MM_TOP/inst/U_CTRL/time_FINISH[0]} {design_1_i/MM_TOP/inst/U_CTRL/time_FINISH[1]} {design_1_i/MM_TOP/inst/U_CTRL/time_FINISH[2]} {design_1_i/MM_TOP/inst/U_CTRL/time_FINISH[3]} {design_1_i/MM_TOP/inst/U_CTRL/time_FINISH[4]} {design_1_i/MM_TOP/inst/U_CTRL/time_FINISH[5]} {design_1_i/MM_TOP/inst/U_CTRL/time_FINISH[6]} {design_1_i/MM_TOP/inst/U_CTRL/time_FINISH[7]} {design_1_i/MM_TOP/inst/U_CTRL/time_FINISH[8]} {design_1_i/MM_TOP/inst/U_CTRL/time_FINISH[9]} {design_1_i/MM_TOP/inst/U_CTRL/time_FINISH[10]} {design_1_i/MM_TOP/inst/U_CTRL/time_FINISH[11]} {design_1_i/MM_TOP/inst/U_CTRL/time_FINISH[12]} {design_1_i/MM_TOP/inst/U_CTRL/time_FINISH[13]} {design_1_i/MM_TOP/inst/U_CTRL/time_FINISH[14]} {design_1_i/MM_TOP/inst/U_CTRL/time_FINISH[15]} {design_1_i/MM_TOP/inst/U_CTRL/time_FINISH[16]} {design_1_i/MM_TOP/inst/U_CTRL/time_FINISH[17]} {design_1_i/MM_TOP/inst/U_CTRL/time_FINISH[18]} {design_1_i/MM_TOP/inst/U_CTRL/time_FINISH[19]} {design_1_i/MM_TOP/inst/U_CTRL/time_FINISH[20]} {design_1_i/MM_TOP/inst/U_CTRL/time_FINISH[21]} {design_1_i/MM_TOP/inst/U_CTRL/time_FINISH[22]} {design_1_i/MM_TOP/inst/U_CTRL/time_FINISH[23]} {design_1_i/MM_TOP/inst/U_CTRL/time_FINISH[24]} {design_1_i/MM_TOP/inst/U_CTRL/time_FINISH[25]} {design_1_i/MM_TOP/inst/U_CTRL/time_FINISH[26]} {design_1_i/MM_TOP/inst/U_CTRL/time_FINISH[27]} {design_1_i/MM_TOP/inst/U_CTRL/time_FINISH[28]} {design_1_i/MM_TOP/inst/U_CTRL/time_FINISH[29]} {design_1_i/MM_TOP/inst/U_CTRL/time_FINISH[30]} {design_1_i/MM_TOP/inst/U_CTRL/time_FINISH[31]} {design_1_i/MM_TOP/inst/U_CTRL/time_FINISH[32]} {design_1_i/MM_TOP/inst/U_CTRL/time_FINISH[33]} {design_1_i/MM_TOP/inst/U_CTRL/time_FINISH[34]} {design_1_i/MM_TOP/inst/U_CTRL/time_FINISH[35]} {design_1_i/MM_TOP/inst/U_CTRL/time_FINISH[36]} {design_1_i/MM_TOP/inst/U_CTRL/time_FINISH[37]} {design_1_i/MM_TOP/inst/U_CTRL/time_FINISH[38]} {design_1_i/MM_TOP/inst/U_CTRL/time_FINISH[39]} {design_1_i/MM_TOP/inst/U_CTRL/time_FINISH[40]} {design_1_i/MM_TOP/inst/U_CTRL/time_FINISH[41]} {design_1_i/MM_TOP/inst/U_CTRL/time_FINISH[42]} {design_1_i/MM_TOP/inst/U_CTRL/time_FINISH[43]} {design_1_i/MM_TOP/inst/U_CTRL/time_FINISH[44]} {design_1_i/MM_TOP/inst/U_CTRL/time_FINISH[45]} {design_1_i/MM_TOP/inst/U_CTRL/time_FINISH[46]} {design_1_i/MM_TOP/inst/U_CTRL/time_FINISH[47]} {design_1_i/MM_TOP/inst/U_CTRL/time_FINISH[48]} {design_1_i/MM_TOP/inst/U_CTRL/time_FINISH[49]} {design_1_i/MM_TOP/inst/U_CTRL/time_FINISH[50]} {design_1_i/MM_TOP/inst/U_CTRL/time_FINISH[51]} {design_1_i/MM_TOP/inst/U_CTRL/time_FINISH[52]} {design_1_i/MM_TOP/inst/U_CTRL/time_FINISH[53]} {design_1_i/MM_TOP/inst/U_CTRL/time_FINISH[54]} {design_1_i/MM_TOP/inst/U_CTRL/time_FINISH[55]} {design_1_i/MM_TOP/inst/U_CTRL/time_FINISH[56]} {design_1_i/MM_TOP/inst/U_CTRL/time_FINISH[57]} {design_1_i/MM_TOP/inst/U_CTRL/time_FINISH[58]} {design_1_i/MM_TOP/inst/U_CTRL/time_FINISH[59]} {design_1_i/MM_TOP/inst/U_CTRL/time_FINISH[60]} {design_1_i/MM_TOP/inst/U_CTRL/time_FINISH[61]} {design_1_i/MM_TOP/inst/U_CTRL/time_FINISH[62]} {design_1_i/MM_TOP/inst/U_CTRL/time_FINISH[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
set_property port_width 64 [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND2[0]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND2[1]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND2[2]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND2[3]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND2[4]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND2[5]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND2[6]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND2[7]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND2[8]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND2[9]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND2[10]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND2[11]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND2[12]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND2[13]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND2[14]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND2[15]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND2[16]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND2[17]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND2[18]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND2[19]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND2[20]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND2[21]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND2[22]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND2[23]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND2[24]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND2[25]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND2[26]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND2[27]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND2[28]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND2[29]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND2[30]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND2[31]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND2[32]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND2[33]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND2[34]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND2[35]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND2[36]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND2[37]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND2[38]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND2[39]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND2[40]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND2[41]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND2[42]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND2[43]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND2[44]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND2[45]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND2[46]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND2[47]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND2[48]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND2[49]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND2[50]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND2[51]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND2[52]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND2[53]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND2[54]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND2[55]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND2[56]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND2[57]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND2[58]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND2[59]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND2[60]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND2[61]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND2[62]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND2[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
set_property port_width 32 [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_rddata[0]} {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_rddata[1]} {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_rddata[2]} {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_rddata[3]} {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_rddata[4]} {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_rddata[5]} {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_rddata[6]} {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_rddata[7]} {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_rddata[8]} {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_rddata[9]} {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_rddata[10]} {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_rddata[11]} {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_rddata[12]} {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_rddata[13]} {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_rddata[14]} {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_rddata[15]} {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_rddata[16]} {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_rddata[17]} {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_rddata[18]} {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_rddata[19]} {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_rddata[20]} {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_rddata[21]} {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_rddata[22]} {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_rddata[23]} {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_rddata[24]} {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_rddata[25]} {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_rddata[26]} {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_rddata[27]} {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_rddata[28]} {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_rddata[29]} {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_rddata[30]} {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_rddata[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
set_property port_width 16 [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list {design_1_i/MM_TOP/inst/U_CTRL/subWM_addr[0]} {design_1_i/MM_TOP/inst/U_CTRL/subWM_addr[1]} {design_1_i/MM_TOP/inst/U_CTRL/subWM_addr[2]} {design_1_i/MM_TOP/inst/U_CTRL/subWM_addr[3]} {design_1_i/MM_TOP/inst/U_CTRL/subWM_addr[4]} {design_1_i/MM_TOP/inst/U_CTRL/subWM_addr[5]} {design_1_i/MM_TOP/inst/U_CTRL/subWM_addr[6]} {design_1_i/MM_TOP/inst/U_CTRL/subWM_addr[7]} {design_1_i/MM_TOP/inst/U_CTRL/subWM_addr[8]} {design_1_i/MM_TOP/inst/U_CTRL/subWM_addr[9]} {design_1_i/MM_TOP/inst/U_CTRL/subWM_addr[10]} {design_1_i/MM_TOP/inst/U_CTRL/subWM_addr[11]} {design_1_i/MM_TOP/inst/U_CTRL/subWM_addr[12]} {design_1_i/MM_TOP/inst/U_CTRL/subWM_addr[13]} {design_1_i/MM_TOP/inst/U_CTRL/subWM_addr[14]} {design_1_i/MM_TOP/inst/U_CTRL/subWM_addr[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
set_property port_width 64 [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_RESHAPE[0]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_RESHAPE[1]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_RESHAPE[2]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_RESHAPE[3]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_RESHAPE[4]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_RESHAPE[5]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_RESHAPE[6]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_RESHAPE[7]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_RESHAPE[8]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_RESHAPE[9]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_RESHAPE[10]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_RESHAPE[11]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_RESHAPE[12]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_RESHAPE[13]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_RESHAPE[14]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_RESHAPE[15]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_RESHAPE[16]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_RESHAPE[17]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_RESHAPE[18]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_RESHAPE[19]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_RESHAPE[20]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_RESHAPE[21]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_RESHAPE[22]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_RESHAPE[23]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_RESHAPE[24]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_RESHAPE[25]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_RESHAPE[26]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_RESHAPE[27]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_RESHAPE[28]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_RESHAPE[29]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_RESHAPE[30]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_RESHAPE[31]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_RESHAPE[32]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_RESHAPE[33]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_RESHAPE[34]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_RESHAPE[35]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_RESHAPE[36]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_RESHAPE[37]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_RESHAPE[38]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_RESHAPE[39]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_RESHAPE[40]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_RESHAPE[41]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_RESHAPE[42]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_RESHAPE[43]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_RESHAPE[44]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_RESHAPE[45]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_RESHAPE[46]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_RESHAPE[47]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_RESHAPE[48]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_RESHAPE[49]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_RESHAPE[50]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_RESHAPE[51]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_RESHAPE[52]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_RESHAPE[53]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_RESHAPE[54]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_RESHAPE[55]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_RESHAPE[56]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_RESHAPE[57]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_RESHAPE[58]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_RESHAPE[59]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_RESHAPE[60]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_RESHAPE[61]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_RESHAPE[62]} {design_1_i/MM_TOP/inst/U_CTRL/time_INFO_RESHAPE[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
set_property port_width 16 [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list {design_1_i/MM_TOP/inst/U_CTRL/N[0]} {design_1_i/MM_TOP/inst/U_CTRL/N[1]} {design_1_i/MM_TOP/inst/U_CTRL/N[2]} {design_1_i/MM_TOP/inst/U_CTRL/N[3]} {design_1_i/MM_TOP/inst/U_CTRL/N[4]} {design_1_i/MM_TOP/inst/U_CTRL/N[5]} {design_1_i/MM_TOP/inst/U_CTRL/N[6]} {design_1_i/MM_TOP/inst/U_CTRL/N[7]} {design_1_i/MM_TOP/inst/U_CTRL/N[8]} {design_1_i/MM_TOP/inst/U_CTRL/N[9]} {design_1_i/MM_TOP/inst/U_CTRL/N[10]} {design_1_i/MM_TOP/inst/U_CTRL/N[11]} {design_1_i/MM_TOP/inst/U_CTRL/N[12]} {design_1_i/MM_TOP/inst/U_CTRL/N[13]} {design_1_i/MM_TOP/inst/U_CTRL/N[14]} {design_1_i/MM_TOP/inst/U_CTRL/N[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
set_property port_width 16 [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list {design_1_i/MM_TOP/inst/U_CTRL/Ma[0]} {design_1_i/MM_TOP/inst/U_CTRL/Ma[1]} {design_1_i/MM_TOP/inst/U_CTRL/Ma[2]} {design_1_i/MM_TOP/inst/U_CTRL/Ma[3]} {design_1_i/MM_TOP/inst/U_CTRL/Ma[4]} {design_1_i/MM_TOP/inst/U_CTRL/Ma[5]} {design_1_i/MM_TOP/inst/U_CTRL/Ma[6]} {design_1_i/MM_TOP/inst/U_CTRL/Ma[7]} {design_1_i/MM_TOP/inst/U_CTRL/Ma[8]} {design_1_i/MM_TOP/inst/U_CTRL/Ma[9]} {design_1_i/MM_TOP/inst/U_CTRL/Ma[10]} {design_1_i/MM_TOP/inst/U_CTRL/Ma[11]} {design_1_i/MM_TOP/inst/U_CTRL/Ma[12]} {design_1_i/MM_TOP/inst/U_CTRL/Ma[13]} {design_1_i/MM_TOP/inst/U_CTRL/Ma[14]} {design_1_i/MM_TOP/inst/U_CTRL/Ma[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
set_property port_width 8 [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list {design_1_i/MM_TOP/inst/U_CTRL/sub_M[0]} {design_1_i/MM_TOP/inst/U_CTRL/sub_M[1]} {design_1_i/MM_TOP/inst/U_CTRL/sub_M[2]} {design_1_i/MM_TOP/inst/U_CTRL/sub_M[3]} {design_1_i/MM_TOP/inst/U_CTRL/sub_M[4]} {design_1_i/MM_TOP/inst/U_CTRL/sub_M[5]} {design_1_i/MM_TOP/inst/U_CTRL/sub_M[6]} {design_1_i/MM_TOP/inst/U_CTRL/sub_M[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
set_property port_width 64 [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND1[0]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND1[1]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND1[2]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND1[3]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND1[4]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND1[5]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND1[6]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND1[7]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND1[8]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND1[9]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND1[10]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND1[11]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND1[12]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND1[13]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND1[14]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND1[15]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND1[16]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND1[17]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND1[18]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND1[19]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND1[20]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND1[21]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND1[22]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND1[23]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND1[24]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND1[25]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND1[26]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND1[27]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND1[28]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND1[29]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND1[30]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND1[31]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND1[32]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND1[33]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND1[34]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND1[35]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND1[36]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND1[37]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND1[38]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND1[39]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND1[40]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND1[41]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND1[42]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND1[43]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND1[44]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND1[45]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND1[46]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND1[47]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND1[48]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND1[49]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND1[50]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND1[51]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND1[52]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND1[53]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND1[54]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND1[55]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND1[56]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND1[57]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND1[58]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND1[59]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND1[60]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND1[61]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND1[62]} {design_1_i/MM_TOP/inst/U_CTRL/time_GET_COMMAND1[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
set_property port_width 32 [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_wrdata[0]} {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_wrdata[1]} {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_wrdata[2]} {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_wrdata[3]} {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_wrdata[4]} {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_wrdata[5]} {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_wrdata[6]} {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_wrdata[7]} {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_wrdata[8]} {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_wrdata[9]} {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_wrdata[10]} {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_wrdata[11]} {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_wrdata[12]} {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_wrdata[13]} {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_wrdata[14]} {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_wrdata[15]} {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_wrdata[16]} {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_wrdata[17]} {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_wrdata[18]} {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_wrdata[19]} {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_wrdata[20]} {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_wrdata[21]} {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_wrdata[22]} {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_wrdata[23]} {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_wrdata[24]} {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_wrdata[25]} {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_wrdata[26]} {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_wrdata[27]} {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_wrdata[28]} {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_wrdata[29]} {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_wrdata[30]} {design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_wrdata[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
set_property port_width 64 [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list {design_1_i/MM_TOP/inst/U_CTRL/time_JUDGE_FINISH[0]} {design_1_i/MM_TOP/inst/U_CTRL/time_JUDGE_FINISH[1]} {design_1_i/MM_TOP/inst/U_CTRL/time_JUDGE_FINISH[2]} {design_1_i/MM_TOP/inst/U_CTRL/time_JUDGE_FINISH[3]} {design_1_i/MM_TOP/inst/U_CTRL/time_JUDGE_FINISH[4]} {design_1_i/MM_TOP/inst/U_CTRL/time_JUDGE_FINISH[5]} {design_1_i/MM_TOP/inst/U_CTRL/time_JUDGE_FINISH[6]} {design_1_i/MM_TOP/inst/U_CTRL/time_JUDGE_FINISH[7]} {design_1_i/MM_TOP/inst/U_CTRL/time_JUDGE_FINISH[8]} {design_1_i/MM_TOP/inst/U_CTRL/time_JUDGE_FINISH[9]} {design_1_i/MM_TOP/inst/U_CTRL/time_JUDGE_FINISH[10]} {design_1_i/MM_TOP/inst/U_CTRL/time_JUDGE_FINISH[11]} {design_1_i/MM_TOP/inst/U_CTRL/time_JUDGE_FINISH[12]} {design_1_i/MM_TOP/inst/U_CTRL/time_JUDGE_FINISH[13]} {design_1_i/MM_TOP/inst/U_CTRL/time_JUDGE_FINISH[14]} {design_1_i/MM_TOP/inst/U_CTRL/time_JUDGE_FINISH[15]} {design_1_i/MM_TOP/inst/U_CTRL/time_JUDGE_FINISH[16]} {design_1_i/MM_TOP/inst/U_CTRL/time_JUDGE_FINISH[17]} {design_1_i/MM_TOP/inst/U_CTRL/time_JUDGE_FINISH[18]} {design_1_i/MM_TOP/inst/U_CTRL/time_JUDGE_FINISH[19]} {design_1_i/MM_TOP/inst/U_CTRL/time_JUDGE_FINISH[20]} {design_1_i/MM_TOP/inst/U_CTRL/time_JUDGE_FINISH[21]} {design_1_i/MM_TOP/inst/U_CTRL/time_JUDGE_FINISH[22]} {design_1_i/MM_TOP/inst/U_CTRL/time_JUDGE_FINISH[23]} {design_1_i/MM_TOP/inst/U_CTRL/time_JUDGE_FINISH[24]} {design_1_i/MM_TOP/inst/U_CTRL/time_JUDGE_FINISH[25]} {design_1_i/MM_TOP/inst/U_CTRL/time_JUDGE_FINISH[26]} {design_1_i/MM_TOP/inst/U_CTRL/time_JUDGE_FINISH[27]} {design_1_i/MM_TOP/inst/U_CTRL/time_JUDGE_FINISH[28]} {design_1_i/MM_TOP/inst/U_CTRL/time_JUDGE_FINISH[29]} {design_1_i/MM_TOP/inst/U_CTRL/time_JUDGE_FINISH[30]} {design_1_i/MM_TOP/inst/U_CTRL/time_JUDGE_FINISH[31]} {design_1_i/MM_TOP/inst/U_CTRL/time_JUDGE_FINISH[32]} {design_1_i/MM_TOP/inst/U_CTRL/time_JUDGE_FINISH[33]} {design_1_i/MM_TOP/inst/U_CTRL/time_JUDGE_FINISH[34]} {design_1_i/MM_TOP/inst/U_CTRL/time_JUDGE_FINISH[35]} {design_1_i/MM_TOP/inst/U_CTRL/time_JUDGE_FINISH[36]} {design_1_i/MM_TOP/inst/U_CTRL/time_JUDGE_FINISH[37]} {design_1_i/MM_TOP/inst/U_CTRL/time_JUDGE_FINISH[38]} {design_1_i/MM_TOP/inst/U_CTRL/time_JUDGE_FINISH[39]} {design_1_i/MM_TOP/inst/U_CTRL/time_JUDGE_FINISH[40]} {design_1_i/MM_TOP/inst/U_CTRL/time_JUDGE_FINISH[41]} {design_1_i/MM_TOP/inst/U_CTRL/time_JUDGE_FINISH[42]} {design_1_i/MM_TOP/inst/U_CTRL/time_JUDGE_FINISH[43]} {design_1_i/MM_TOP/inst/U_CTRL/time_JUDGE_FINISH[44]} {design_1_i/MM_TOP/inst/U_CTRL/time_JUDGE_FINISH[45]} {design_1_i/MM_TOP/inst/U_CTRL/time_JUDGE_FINISH[46]} {design_1_i/MM_TOP/inst/U_CTRL/time_JUDGE_FINISH[47]} {design_1_i/MM_TOP/inst/U_CTRL/time_JUDGE_FINISH[48]} {design_1_i/MM_TOP/inst/U_CTRL/time_JUDGE_FINISH[49]} {design_1_i/MM_TOP/inst/U_CTRL/time_JUDGE_FINISH[50]} {design_1_i/MM_TOP/inst/U_CTRL/time_JUDGE_FINISH[51]} {design_1_i/MM_TOP/inst/U_CTRL/time_JUDGE_FINISH[52]} {design_1_i/MM_TOP/inst/U_CTRL/time_JUDGE_FINISH[53]} {design_1_i/MM_TOP/inst/U_CTRL/time_JUDGE_FINISH[54]} {design_1_i/MM_TOP/inst/U_CTRL/time_JUDGE_FINISH[55]} {design_1_i/MM_TOP/inst/U_CTRL/time_JUDGE_FINISH[56]} {design_1_i/MM_TOP/inst/U_CTRL/time_JUDGE_FINISH[57]} {design_1_i/MM_TOP/inst/U_CTRL/time_JUDGE_FINISH[58]} {design_1_i/MM_TOP/inst/U_CTRL/time_JUDGE_FINISH[59]} {design_1_i/MM_TOP/inst/U_CTRL/time_JUDGE_FINISH[60]} {design_1_i/MM_TOP/inst/U_CTRL/time_JUDGE_FINISH[61]} {design_1_i/MM_TOP/inst/U_CTRL/time_JUDGE_FINISH[62]} {design_1_i/MM_TOP/inst/U_CTRL/time_JUDGE_FINISH[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
set_property port_width 1 [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_en]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
set_property port_width 1 [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list design_1_i/MM_TOP/inst/U_CTRL/FM_reshape_finish]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe30]
set_property port_width 1 [get_debug_ports u_ila_0/probe30]
connect_debug_port u_ila_0/probe30 [get_nets [list design_1_i/MM_TOP/inst/U_CTRL/out_finish]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe31]
set_property port_width 1 [get_debug_ports u_ila_0/probe31]
connect_debug_port u_ila_0/probe31 [get_nets [list design_1_i/MM_TOP/inst/U_CTRL/out_start]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe32]
set_property port_width 1 [get_debug_ports u_ila_0/probe32]
connect_debug_port u_ila_0/probe32 [get_nets [list design_1_i/MM_TOP/inst/U_CTRL/reshape_start]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe33]
set_property port_width 1 [get_debug_ports u_ila_0/probe33]
connect_debug_port u_ila_0/probe33 [get_nets [list design_1_i/MM_TOP/inst/U_CTRL/submulti_finish]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe34]
set_property port_width 1 [get_debug_ports u_ila_0/probe34]
connect_debug_port u_ila_0/probe34 [get_nets [list design_1_i/MM_TOP/inst/U_CTRL/submulti_start]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe35]
set_property port_width 1 [get_debug_ports u_ila_0/probe35]
connect_debug_port u_ila_0/probe35 [get_nets [list design_1_i/MM_TOP/inst/U_CTRL/WM_reshape_finish]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets u_ila_0_FCLK_CLK0]
