
5_uart_tx.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000218  08000198  08000198  00001198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080003b0  080003b8  000013b8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080003b0  080003b0  000013b8  2**0
                  CONTENTS
  4 .ARM          00000000  080003b0  080003b0  000013b8  2**0
                  CONTENTS
  5 .preinit_array 00000000  080003b0  080003b8  000013b8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080003b0  080003b0  000013b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080003b4  080003b4  000013b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  000013b8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  080003b8  00002000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  080003b8  0000201c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000013b8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000044f  00000000  00000000  000013e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000016f  00000000  00000000  00001837  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000068  00000000  00000000  000019a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000045  00000000  00000000  00001a10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000dc8a  00000000  00000000  00001a55  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000065e  00000000  00000000  0000f6df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0004fee0  00000000  00000000  0000fd3d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0005fc1d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000000e8  00000000  00000000  0005fc60  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000079  00000000  00000000  0005fd48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	@ (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	@ (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000000 	.word	0x20000000
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08000398 	.word	0x08000398

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	@ (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	@ (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	@ (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000004 	.word	0x20000004
 80001d4:	08000398 	.word	0x08000398

080001d8 <main>:
static uint16_t compute_uart_bd(uint32_t PeriphClk, uint32_t BaudRate);

void uart2_tx_init(void);
void uart2_write(int ch);

int main(void){
 80001d8:	b580      	push	{r7, lr}
 80001da:	af00      	add	r7, sp, #0
	uart2_tx_init();
 80001dc:	f000 f804 	bl	80001e8 <uart2_tx_init>

	while(1){
		uart2_write('x');
 80001e0:	2078      	movs	r0, #120	@ 0x78
 80001e2:	f000 f84d 	bl	8000280 <uart2_write>
 80001e6:	e7fb      	b.n	80001e0 <main+0x8>

080001e8 <uart2_tx_init>:
	}
}

void uart2_tx_init(void){
 80001e8:	b580      	push	{r7, lr}
 80001ea:	af00      	add	r7, sp, #0
	/*******************************Configure uart gpio pin*******************************/

	/*Enable clock access to gpioa*/
	RCC->AHB1ENR |= GPIOAEN;
 80001ec:	4b20      	ldr	r3, [pc, #128]	@ (8000270 <uart2_tx_init+0x88>)
 80001ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80001f0:	4a1f      	ldr	r2, [pc, #124]	@ (8000270 <uart2_tx_init+0x88>)
 80001f2:	f043 0301 	orr.w	r3, r3, #1
 80001f6:	6313      	str	r3, [r2, #48]	@ 0x30
	 * We need to visit GPIO port mode register - this register is a 32 bit register that determines the function of each pin in a specific GPIO port (ex GPIOA, GPIOB)
	 * Through this register, we can configure each pin as GPI/O, AF mode or analog mode
	 * We want to set MODER2 (for pin 2). '10' is AF mode. Pin 2 occupies bit 4 (0) and bit 5 (1)
	 */

	GPIOA->MODER &=~(1U << 4); //bit 4 to 0
 80001f8:	4b1e      	ldr	r3, [pc, #120]	@ (8000274 <uart2_tx_init+0x8c>)
 80001fa:	681b      	ldr	r3, [r3, #0]
 80001fc:	4a1d      	ldr	r2, [pc, #116]	@ (8000274 <uart2_tx_init+0x8c>)
 80001fe:	f023 0310 	bic.w	r3, r3, #16
 8000202:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= (1U << 5); // bit 5 to 1
 8000204:	4b1b      	ldr	r3, [pc, #108]	@ (8000274 <uart2_tx_init+0x8c>)
 8000206:	681b      	ldr	r3, [r3, #0]
 8000208:	4a1a      	ldr	r2, [pc, #104]	@ (8000274 <uart2_tx_init+0x8c>)
 800020a:	f043 0320 	orr.w	r3, r3, #32
 800020e:	6013      	str	r3, [r2, #0]

	/*set PA2 alternate function type to UART_TX (AF07)*/
	/*To access AFRL, we need to access element [0] of the AFR array*/
	GPIOA->AFR[0] |= 	(1U << 8);
 8000210:	4b18      	ldr	r3, [pc, #96]	@ (8000274 <uart2_tx_init+0x8c>)
 8000212:	6a1b      	ldr	r3, [r3, #32]
 8000214:	4a17      	ldr	r2, [pc, #92]	@ (8000274 <uart2_tx_init+0x8c>)
 8000216:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800021a:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= 	(1U << 9);
 800021c:	4b15      	ldr	r3, [pc, #84]	@ (8000274 <uart2_tx_init+0x8c>)
 800021e:	6a1b      	ldr	r3, [r3, #32]
 8000220:	4a14      	ldr	r2, [pc, #80]	@ (8000274 <uart2_tx_init+0x8c>)
 8000222:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000226:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= 	(1U << 10);
 8000228:	4b12      	ldr	r3, [pc, #72]	@ (8000274 <uart2_tx_init+0x8c>)
 800022a:	6a1b      	ldr	r3, [r3, #32]
 800022c:	4a11      	ldr	r2, [pc, #68]	@ (8000274 <uart2_tx_init+0x8c>)
 800022e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000232:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &=   ~(1U << 11);
 8000234:	4b0f      	ldr	r3, [pc, #60]	@ (8000274 <uart2_tx_init+0x8c>)
 8000236:	6a1b      	ldr	r3, [r3, #32]
 8000238:	4a0e      	ldr	r2, [pc, #56]	@ (8000274 <uart2_tx_init+0x8c>)
 800023a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800023e:	6213      	str	r3, [r2, #32]

	/*******************************Configure uart module*******************************/
	/*Enable clock access to UARt2 - remember, it is connected to the APB1 bus*/
	RCC->APB1ENR |= UART2EN;
 8000240:	4b0b      	ldr	r3, [pc, #44]	@ (8000270 <uart2_tx_init+0x88>)
 8000242:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000244:	4a0a      	ldr	r2, [pc, #40]	@ (8000270 <uart2_tx_init+0x88>)
 8000246:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800024a:	6413      	str	r3, [r2, #64]	@ 0x40
	 * why do we need a baud rate
	 * - it defines the speed of communication for the UART module - the baud rate sets how many bits are transmitted per second
	 *   over the UART connection
	 * - there is an equation to derive the baud rate, in a separate function
	 */
	uart_set_baudrate(USART2, APB1_CLK, UART_BAUDRATE);
 800024c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000250:	4909      	ldr	r1, [pc, #36]	@ (8000278 <uart2_tx_init+0x90>)
 8000252:	480a      	ldr	r0, [pc, #40]	@ (800027c <uart2_tx_init+0x94>)
 8000254:	f000 f82c 	bl	80002b0 <uart_set_baudrate>

	/*configure the transfer direction (we want TX)*/
	/*
	 * we need to go to the control register and see which bit enables the transmitter mode of the UART
	 */
	USART2->CR1 = CR1_TE; //transmitter enable
 8000258:	4b08      	ldr	r3, [pc, #32]	@ (800027c <uart2_tx_init+0x94>)
 800025a:	2208      	movs	r2, #8
 800025c:	60da      	str	r2, [r3, #12]


	/*Enable the uart module*/
	//also needs control register 1. Bit 13 is UE (UART enable)
	//we are doing |= here because we have already configured the transmitter (TE) so we do not want to wipe that out
	USART2->CR1 |= CR1_UE;
 800025e:	4b07      	ldr	r3, [pc, #28]	@ (800027c <uart2_tx_init+0x94>)
 8000260:	68db      	ldr	r3, [r3, #12]
 8000262:	4a06      	ldr	r2, [pc, #24]	@ (800027c <uart2_tx_init+0x94>)
 8000264:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000268:	60d3      	str	r3, [r2, #12]

}
 800026a:	bf00      	nop
 800026c:	bd80      	pop	{r7, pc}
 800026e:	bf00      	nop
 8000270:	40023800 	.word	0x40023800
 8000274:	40020000 	.word	0x40020000
 8000278:	00f42400 	.word	0x00f42400
 800027c:	40004400 	.word	0x40004400

08000280 <uart2_write>:

void uart2_write(int ch){
 8000280:	b480      	push	{r7}
 8000282:	b083      	sub	sp, #12
 8000284:	af00      	add	r7, sp, #0
 8000286:	6078      	str	r0, [r7, #4]
	 * - we need to check the UART status register for this
	 */

	//in parenthesis below: This will return true if the 7th bit is set inside the UART status register (SR)

	while(!(USART2->SR & SR_TXE)){
 8000288:	bf00      	nop
 800028a:	4b08      	ldr	r3, [pc, #32]	@ (80002ac <uart2_write+0x2c>)
 800028c:	681b      	ldr	r3, [r3, #0]
 800028e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000292:	2b00      	cmp	r3, #0
 8000294:	d0f9      	beq.n	800028a <uart2_write+0xa>
	//DR = data register
	/*
	 * & 0xFF operation ensures that only the lowest 8 bits (1 byte) of the value 'ch' are written to the data register
	 * UART transmission is typically byte-oriented, meaning only 8 bits can be transmitted at a time. (& 0xFF) masks out any higher-order bits that may exist
	 */
	USART2->DR = (ch & 0xFF); //transmit 8 bits
 8000296:	687b      	ldr	r3, [r7, #4]
 8000298:	4a04      	ldr	r2, [pc, #16]	@ (80002ac <uart2_write+0x2c>)
 800029a:	b2db      	uxtb	r3, r3
 800029c:	6053      	str	r3, [r2, #4]
}
 800029e:	bf00      	nop
 80002a0:	370c      	adds	r7, #12
 80002a2:	46bd      	mov	sp, r7
 80002a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002a8:	4770      	bx	lr
 80002aa:	bf00      	nop
 80002ac:	40004400 	.word	0x40004400

080002b0 <uart_set_baudrate>:

//The first argument works with any UART module (UART1, UART2, etc)
static void uart_set_baudrate(USART_TypeDef *USARTx, uint32_t PeriphClk, uint32_t BaudRate){
 80002b0:	b580      	push	{r7, lr}
 80002b2:	b084      	sub	sp, #16
 80002b4:	af00      	add	r7, sp, #0
 80002b6:	60f8      	str	r0, [r7, #12]
 80002b8:	60b9      	str	r1, [r7, #8]
 80002ba:	607a      	str	r2, [r7, #4]
	USARTx->BRR = compute_uart_bd(PeriphClk, BaudRate);
 80002bc:	6879      	ldr	r1, [r7, #4]
 80002be:	68b8      	ldr	r0, [r7, #8]
 80002c0:	f000 f808 	bl	80002d4 <compute_uart_bd>
 80002c4:	4603      	mov	r3, r0
 80002c6:	461a      	mov	r2, r3
 80002c8:	68fb      	ldr	r3, [r7, #12]
 80002ca:	609a      	str	r2, [r3, #8]
}
 80002cc:	bf00      	nop
 80002ce:	3710      	adds	r7, #16
 80002d0:	46bd      	mov	sp, r7
 80002d2:	bd80      	pop	{r7, pc}

080002d4 <compute_uart_bd>:

static uint16_t compute_uart_bd(uint32_t PeriphClk, uint32_t BaudRate){
 80002d4:	b480      	push	{r7}
 80002d6:	b083      	sub	sp, #12
 80002d8:	af00      	add	r7, sp, #0
 80002da:	6078      	str	r0, [r7, #4]
 80002dc:	6039      	str	r1, [r7, #0]
	//this returned value will be written into the UART baud rate register
	return ((PeriphClk + (BaudRate/2U)) / BaudRate);
 80002de:	683b      	ldr	r3, [r7, #0]
 80002e0:	085a      	lsrs	r2, r3, #1
 80002e2:	687b      	ldr	r3, [r7, #4]
 80002e4:	441a      	add	r2, r3
 80002e6:	683b      	ldr	r3, [r7, #0]
 80002e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80002ec:	b29b      	uxth	r3, r3
}
 80002ee:	4618      	mov	r0, r3
 80002f0:	370c      	adds	r7, #12
 80002f2:	46bd      	mov	sp, r7
 80002f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002f8:	4770      	bx	lr
	...

080002fc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80002fc:	480d      	ldr	r0, [pc, #52]	@ (8000334 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80002fe:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000300:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000304:	480c      	ldr	r0, [pc, #48]	@ (8000338 <LoopForever+0x6>)
  ldr r1, =_edata
 8000306:	490d      	ldr	r1, [pc, #52]	@ (800033c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000308:	4a0d      	ldr	r2, [pc, #52]	@ (8000340 <LoopForever+0xe>)
  movs r3, #0
 800030a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800030c:	e002      	b.n	8000314 <LoopCopyDataInit>

0800030e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800030e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000310:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000312:	3304      	adds	r3, #4

08000314 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000314:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000316:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000318:	d3f9      	bcc.n	800030e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800031a:	4a0a      	ldr	r2, [pc, #40]	@ (8000344 <LoopForever+0x12>)
  ldr r4, =_ebss
 800031c:	4c0a      	ldr	r4, [pc, #40]	@ (8000348 <LoopForever+0x16>)
  movs r3, #0
 800031e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000320:	e001      	b.n	8000326 <LoopFillZerobss>

08000322 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000322:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000324:	3204      	adds	r2, #4

08000326 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000326:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000328:	d3fb      	bcc.n	8000322 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800032a:	f000 f811 	bl	8000350 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800032e:	f7ff ff53 	bl	80001d8 <main>

08000332 <LoopForever>:

LoopForever:
  b LoopForever
 8000332:	e7fe      	b.n	8000332 <LoopForever>
  ldr   r0, =_estack
 8000334:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000338:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800033c:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000340:	080003b8 	.word	0x080003b8
  ldr r2, =_sbss
 8000344:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000348:	2000001c 	.word	0x2000001c

0800034c <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800034c:	e7fe      	b.n	800034c <ADC_IRQHandler>
	...

08000350 <__libc_init_array>:
 8000350:	b570      	push	{r4, r5, r6, lr}
 8000352:	4d0d      	ldr	r5, [pc, #52]	@ (8000388 <__libc_init_array+0x38>)
 8000354:	4c0d      	ldr	r4, [pc, #52]	@ (800038c <__libc_init_array+0x3c>)
 8000356:	1b64      	subs	r4, r4, r5
 8000358:	10a4      	asrs	r4, r4, #2
 800035a:	2600      	movs	r6, #0
 800035c:	42a6      	cmp	r6, r4
 800035e:	d109      	bne.n	8000374 <__libc_init_array+0x24>
 8000360:	4d0b      	ldr	r5, [pc, #44]	@ (8000390 <__libc_init_array+0x40>)
 8000362:	4c0c      	ldr	r4, [pc, #48]	@ (8000394 <__libc_init_array+0x44>)
 8000364:	f000 f818 	bl	8000398 <_init>
 8000368:	1b64      	subs	r4, r4, r5
 800036a:	10a4      	asrs	r4, r4, #2
 800036c:	2600      	movs	r6, #0
 800036e:	42a6      	cmp	r6, r4
 8000370:	d105      	bne.n	800037e <__libc_init_array+0x2e>
 8000372:	bd70      	pop	{r4, r5, r6, pc}
 8000374:	f855 3b04 	ldr.w	r3, [r5], #4
 8000378:	4798      	blx	r3
 800037a:	3601      	adds	r6, #1
 800037c:	e7ee      	b.n	800035c <__libc_init_array+0xc>
 800037e:	f855 3b04 	ldr.w	r3, [r5], #4
 8000382:	4798      	blx	r3
 8000384:	3601      	adds	r6, #1
 8000386:	e7f2      	b.n	800036e <__libc_init_array+0x1e>
 8000388:	080003b0 	.word	0x080003b0
 800038c:	080003b0 	.word	0x080003b0
 8000390:	080003b0 	.word	0x080003b0
 8000394:	080003b4 	.word	0x080003b4

08000398 <_init>:
 8000398:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800039a:	bf00      	nop
 800039c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800039e:	bc08      	pop	{r3}
 80003a0:	469e      	mov	lr, r3
 80003a2:	4770      	bx	lr

080003a4 <_fini>:
 80003a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80003a6:	bf00      	nop
 80003a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80003aa:	bc08      	pop	{r3}
 80003ac:	469e      	mov	lr, r3
 80003ae:	4770      	bx	lr
