var areaJSON={"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Details"], "debug_enabled":"true", "type":"module", "total_percent":[36.9802, 21.3319, 17.2897, 62.0346, 0.85639], "total":[168180, 295447, 1683, 13, 704], "name":"Kernel System", "max_resources":[854400, 1708800, 2713, 1518, 42720], "children":[{"name":"Static Partition", "type":"partition", "children":[{"name":"Board interface", "type":"resource", "data":[66800, 133600, 182, 0, 0], "details":[{"type":"text", "text":"Platform interface logic."}]}]}, {"name":"Global interconnect", "type":"resource", "data":[5855, 20889, 18, 0, 0], "details":[{"type":"text", "text":"Global interconnect for 26 global loads and 9 global stores. Reduce number of global loads and stores to simplify global interconnect."}, {"type":"brief", "text":"For 26 global loads and 9 global stores."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Global Memory Interconnect", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/hnj1476724450050.html"}]}]}, {"name":"System description ROM", "type":"resource", "data":[0, 67, 2, 0, 0], "details":[{"type":"text", "text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program."}, {"type":"brief", "text":"Contains information for the host."}]}, {"name":"merge", "compute_units":1, "type":"function", "total_percent":[11.2052, 7.70939, 4.28541, 38.8131, 0], "total_kernel_resources":[59469, 73229, 1053, 0, 320], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1198, 2329.96, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"merge_path.cl:194 (ab_cols_local)", "type":"resource", "data":[0, 0, 28, 0, 0], "debug":[[{"filename":"addition_kernels_256/merge_path.cl", "line":194}]], "details":[{"type":"table", "Local memory":"Stall-free", "Requested size":"1024 bytes", "Implemented size":"57344 bytes", "Memory Usage":"28 RAMs", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"256 words", "Number of replicates":"7", "Number of private copies":"8", "Additional information":[{"type":"text", "text":"Requested size 1024 bytes, implemented size 57344 bytes, stall-free, 7 reads and 1 write. "}, {"type":"text", "text":"For each replicate, 8 private copies were created to efficiently support multiple simultaneous workgroups. This resulted in 4 times increase in actual block RAM usage. Reducing the number of barriers or increasing max_work_group_size may help reduce this factor."}, {"type":"text", "text":"For each bank, 7 replicates were created to efficiently support multiple accesses. To reduce this factor, reduce number of read and write accesses."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/chn1469549457114.html"}]}]}, {"type":"brief", "text":"Stall-free,\\n1024B requested,\\n57344B implemented."}]}, {"name":"merge_path.cl:195 (ab_rows_local)", "type":"resource", "data":[33, 384, 8, 0, 0], "debug":[[{"filename":"addition_kernels_256/merge_path.cl", "line":195}]], "details":[{"type":"table", "Local memory":"Stall-free", "Requested size":"1024 bytes", "Implemented size":"16384 bytes", "Memory Usage":"8 RAMs", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"256 words", "Number of replicates":"2", "Number of private copies":"8", "Clock":"Running memory at 2x clock to support more concurrent ports", "Additional information":[{"type":"text", "text":"Requested size 1024 bytes, implemented size 16384 bytes, stall-free, 6 reads and 1 write. "}, {"type":"text", "text":"For each replicate, 8 private copies were created to efficiently support multiple simultaneous workgroups. This resulted in 2 times increase in actual block RAM usage. Reducing the number of barriers or increasing max_work_group_size may help reduce this factor."}, {"type":"text", "text":"For each bank, 2 replicates were created to efficiently support multiple accesses. To reduce this factor, reduce number of read and write accesses."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/chn1469549457114.html"}]}]}, {"type":"brief", "text":"Stall-free,\\n1024B requested,\\n16384B implemented."}]}, {"name":"merge_path.cl:197 (a_end)", "type":"resource", "data":[33, 256, 0, 0, 2], "debug":[[{"filename":"addition_kernels_256/merge_path.cl", "line":197}]], "details":[{"type":"table", "Local memory":"Stall-free", "Requested size":"4 bytes", "Implemented size":"32 bytes", "Memory Usage":"2 MLABs", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"1 word", "Number of replicates":"1", "Number of private copies":"8", "Clock":"Running memory at 2x clock to support more concurrent ports", "Additional information":[{"type":"text", "text":"Requested size 4 bytes, implemented size 32 bytes, stall-free, 1 read and 2 writes. "}, {"type":"text", "text":"For each replicate, 8 private copies were created to efficiently support multiple simultaneous workgroups. This resulted in no increase in actual block RAM usage."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/chn1469549457114.html"}]}]}, {"type":"brief", "text":"Stall-free,\\n4B requested,\\n32B implemented."}]}, {"name":"merge_path.cl:197 (a_start)", "type":"resource", "data":[33, 256, 0, 0, 2], "debug":[[{"filename":"addition_kernels_256/merge_path.cl", "line":197}]], "details":[{"type":"table", "Local memory":"Stall-free", "Requested size":"4 bytes", "Implemented size":"32 bytes", "Memory Usage":"2 MLABs", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"1 word", "Number of replicates":"1", "Number of private copies":"8", "Clock":"Running memory at 2x clock to support more concurrent ports", "Additional information":[{"type":"text", "text":"Requested size 4 bytes, implemented size 32 bytes, stall-free, 1 read and 2 writes. "}, {"type":"text", "text":"For each replicate, 8 private copies were created to efficiently support multiple simultaneous workgroups. This resulted in no increase in actual block RAM usage."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/chn1469549457114.html"}]}]}, {"type":"brief", "text":"Stall-free,\\n4B requested,\\n32B implemented."}]}, {"name":"merge_path.cl:197 (b_end)", "type":"resource", "data":[33, 256, 0, 0, 2], "debug":[[{"filename":"addition_kernels_256/merge_path.cl", "line":197}]], "details":[{"type":"table", "Local memory":"Stall-free", "Requested size":"4 bytes", "Implemented size":"32 bytes", "Memory Usage":"2 MLABs", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"1 word", "Number of replicates":"1", "Number of private copies":"8", "Clock":"Running memory at 2x clock to support more concurrent ports", "Additional information":[{"type":"text", "text":"Requested size 4 bytes, implemented size 32 bytes, stall-free, 1 read and 2 writes. "}, {"type":"text", "text":"For each replicate, 8 private copies were created to efficiently support multiple simultaneous workgroups. This resulted in no increase in actual block RAM usage."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/chn1469549457114.html"}]}]}, {"type":"brief", "text":"Stall-free,\\n4B requested,\\n32B implemented."}]}, {"name":"merge_path.cl:197 (b_start)", "type":"resource", "data":[33, 256, 0, 0, 2], "debug":[[{"filename":"addition_kernels_256/merge_path.cl", "line":197}]], "details":[{"type":"table", "Local memory":"Stall-free", "Requested size":"4 bytes", "Implemented size":"32 bytes", "Memory Usage":"2 MLABs", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"1 word", "Number of replicates":"1", "Number of private copies":"8", "Clock":"Running memory at 2x clock to support more concurrent ports", "Additional information":[{"type":"text", "text":"Requested size 4 bytes, implemented size 32 bytes, stall-free, 1 read and 2 writes. "}, {"type":"text", "text":"For each replicate, 8 private copies were created to efficiently support multiple simultaneous workgroups. This resulted in no increase in actual block RAM usage."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/chn1469549457114.html"}]}]}, {"type":"brief", "text":"Stall-free,\\n4B requested,\\n32B implemented."}]}, {"name":"merge.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[713, 1665, 0, 0, 2], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[713, 1665, 0, 0, 2]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 6, 0, 0, 15], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"merge_path.cl:198", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":198}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"merge_path.cl:199", "type":"resource", "data":[256, 96, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":199}]], "children":[{"name":"Store", "type":"resource", "count":4, "data":[256, 96, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"addition_kernels_256/merge_path.cl", "line":"197"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"merge_path.cl:202", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":202}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"merge_path.cl:203", "type":"resource", "data":[11, 1, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":203}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"merge_path.cl:205", "type":"resource", "data":[39, 1, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":205}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"merge_path.cl:206 > merge_path.cl:43", "type":"resource", "data":[67, 33, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":206}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":43}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}], "replace_name":"true"}, {"name":"merge_path.cl:206 > merge_path.cl:44", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":206}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":44}]], "children":[{"name":"32-bit Integer Subtract", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"merge_path.cl:206 > merge_path.cl:46", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":206}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":46}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"merge_path.cl:206 > merge_path.cl:47", "type":"resource", "data":[119, 1, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":206}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":47}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}, {"name":"32-bit Integer Subtract", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[52, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"merge_path.cl:206 > merge_path.cl:64", "type":"resource", "data":[61, 1, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":206}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":64}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"merge_path.cl:206 > merge_path.cl:65", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":206}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":65}]], "children":[{"name":"32-bit Integer Subtract", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"merge.B10", "type":"basicblock", "children":[{"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[26, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}]}]}]}, {"name":"merge.B11", "type":"basicblock", "children":[{"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[26, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}]}]}]}, {"name":"merge.B12", "type":"basicblock", "children":[{"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[26, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}]}]}]}, {"name":"merge.B13", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[944, 2077, 12, 0, 20], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[944, 2077, 12, 0, 20]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 6, 0, 0, 28], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[7, 1, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":4, "data":[4, 1, 0, 0, 0]}, {"name":"1-bit Select", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}]}, {"name":"merge_path.cl:207", "type":"resource", "data":[90, 24, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":207}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}, {"name":"Store", "type":"resource", "count":1, "data":[64, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"addition_kernels_256/merge_path.cl", "line":"197"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"merge_path.cl:208", "type":"resource", "data":[90, 24, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":208}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}, {"name":"Store", "type":"resource", "count":1, "data":[64, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"addition_kernels_256/merge_path.cl", "line":"197"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"merge_path.cl:210", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":210}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"merge_path.cl:218", "type":"resource", "data":[3, 0, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":218}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[3, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"merge_path.cl:222", "type":"resource", "data":[90, 24, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":222}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}, {"name":"Store", "type":"resource", "count":1, "data":[64, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"addition_kernels_256/merge_path.cl", "line":"197"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"merge_path.cl:223", "type":"resource", "data":[90, 24, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":223}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}, {"name":"Store", "type":"resource", "count":1, "data":[64, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"addition_kernels_256/merge_path.cl", "line":"197"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"merge_path.cl:225", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":225}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"merge_path.cl:233", "type":"resource", "data":[144, 82, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":233}]], "children":[{"name":"32-bit Integer Subtract", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":2, "data":[112, 82, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"addition_kernels_256/merge_path.cl", "line":"197"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"merge_path.cl:234", "type":"resource", "data":[144, 82, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":234}]], "children":[{"name":"32-bit Integer Subtract", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":2, "data":[112, 82, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"addition_kernels_256/merge_path.cl", "line":"197"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"merge_path.cl:241", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":241}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"merge_path.cl:242", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":242}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"merge_path.cl:245", "type":"resource", "data":[68, 1, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":245}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}, {"name":"32-bit Integer Subtract", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"merge_path.cl:246", "type":"resource", "data":[3189, 4323, 42, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":246}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}, {"name":"1-bit Xor", "type":"resource", "count":3, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[3040, 4299, 42, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced cached LSU.  Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}, {"type":"brief", "text":"Burst-coalesced cached LSU,\\nLoad with a private 512 kilobit cache"}]}, {"name":"Select", "type":"resource", "count":1, "data":[50, 0, 0, 0, 0]}, {"name":"Store", "type":"resource", "count":1, "data":[64, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"addition_kernels_256/merge_path.cl", "line":"195"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"merge_path.cl:247", "type":"resource", "data":[3154, 4323, 42, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":247}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[3040, 4299, 42, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced cached LSU.  Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}, {"type":"brief", "text":"Burst-coalesced cached LSU,\\nLoad with a private 512 kilobit cache"}]}, {"name":"Select", "type":"resource", "count":1, "data":[50, 0, 0, 0, 0]}, {"name":"Store", "type":"resource", "count":1, "data":[64, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"addition_kernels_256/merge_path.cl", "line":"194"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"merge_path.cl:249", "type":"resource", "data":[1, 1, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":249}]], "children":[{"name":"llvm.fpga.reordering.barrier", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"merge_path.cl:252", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":252}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"merge_path.cl:254 > merge_path.cl:99", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":254}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":99}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"merge_path.cl:254 > merge_path.cl:100", "type":"resource", "data":[67, 33, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":254}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":100}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}], "replace_name":"true"}, {"name":"merge_path.cl:254 > merge_path.cl:101", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":254}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":101}]], "children":[{"name":"32-bit Integer Subtract", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"merge_path.cl:254 > merge_path.cl:103", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":254}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":103}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"merge_path.cl:254 > merge_path.cl:104", "type":"resource", "data":[119, 1, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":254}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":104}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}, {"name":"32-bit Integer Subtract", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[52, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"merge_path.cl:254 > merge_path.cl:121", "type":"resource", "data":[26, 0, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":254}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":121}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"merge_path.cl:254 > merge_path.cl:122", "type":"resource", "data":[16, 0, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":254}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":122}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"merge.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[581, 697, 31, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[581, 697, 31, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}]}, {"name":"merge_path.cl:206 > merge_path.cl:63", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":206}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":63}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"merge_path.cl:206 > merge_path.cl:64", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":206}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":64}]], "children":[{"name":"32-bit Integer Subtract", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"merge_path.cl:206 > merge_path.cl:65", "type":"resource", "data":[58, 0, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":206}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":65}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"merge_path.cl:206 > merge_path.cl:70", "type":"resource", "data":[11, 1, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":206}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":70}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[10, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"merge_path.cl:206 > merge_path.cl:70 > \\nmerge_path.cl:12", "type":"resource", "data":[3432, 3839, 69, 0, 4], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":206}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":70}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":12}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":2, "data":[3396, 3838, 69, 0, 4], "details":[{"type":"text", "text":"Load uses a Burst-coalesced non-aligned cached LSU.  Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}, {"type":"brief", "text":"Burst-coalesced non-aligned cached LSU,\\nLoad with a private 512 kilobit cache"}]}], "replace_name":"true"}, {"name":"merge_path.cl:206 > merge_path.cl:70 > \\nmerge_path.cl:13", "type":"resource", "data":[3483, 3840, 69, 0, 4], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":206}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":70}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":13}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[3, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":3, "data":[81, 2, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":2, "data":[3398, 3838, 69, 0, 4], "details":[{"type":"text", "text":"Load uses a Burst-coalesced non-aligned cached LSU.  Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}, {"type":"brief", "text":"Burst-coalesced non-aligned cached LSU,\\nLoad with a private 512 kilobit cache"}]}], "replace_name":"true"}, {"name":"merge_path.cl:206 > merge_path.cl:72", "type":"resource", "data":[12, 1, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":206}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":72}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"merge_path.cl:206 > merge_path.cl:72 > \\nmerge_path.cl:12", "type":"resource", "data":[3432, 3839, 69, 0, 4], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":206}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":72}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":12}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":2, "data":[3396, 3838, 69, 0, 4], "details":[{"type":"text", "text":"Load uses a Burst-coalesced non-aligned cached LSU.  Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}, {"type":"brief", "text":"Burst-coalesced non-aligned cached LSU,\\nLoad with a private 512 kilobit cache"}]}], "replace_name":"true"}, {"name":"merge_path.cl:206 > merge_path.cl:72 > \\nmerge_path.cl:13", "type":"resource", "data":[3483, 3840, 69, 0, 4], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":206}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":72}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":13}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[3, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":3, "data":[81, 2, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":2, "data":[3398, 3838, 69, 0, 4], "details":[{"type":"text", "text":"Load uses a Burst-coalesced non-aligned cached LSU.  Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}, {"type":"brief", "text":"Burst-coalesced non-aligned cached LSU,\\nLoad with a private 512 kilobit cache"}]}], "replace_name":"true"}, {"name":"merge_path.cl:206 > merge_path.cl:76", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":206}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":76}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Xor", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"merge_path.cl:206 > merge_path.cl:82", "type":"resource", "data":[52, 0, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":206}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":82}]], "children":[{"name":"32-bit Select", "type":"resource", "count":2, "data":[52, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"merge.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[712, 1419, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[712, 1419, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"Input Synchronization for \'__acl_num_groups_0\'", "type":"resource", "count":1, "data":[2, 2, 0, 0, 0]}, {"name":"Input Synchronization for \'sizeA\'", "type":"resource", "count":6, "data":[1, 0, 0, 0, 0]}]}, {"name":"merge_path.cl:210", "type":"resource", "data":[11, 1, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":210}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"merge_path.cl:213 > merge_path.cl:46", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":213}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":46}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"merge_path.cl:213 > merge_path.cl:47", "type":"resource", "data":[125, 33, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":213}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":47}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}, {"name":"32-bit Integer Subtract", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[58, 32, 0, 0, 0]}], "replace_name":"true"}, {"name":"merge_path.cl:213 > merge_path.cl:64", "type":"resource", "data":[61, 1, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":213}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":64}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"merge_path.cl:213 > merge_path.cl:65", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":213}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":65}]], "children":[{"name":"32-bit Integer Subtract", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"merge_path.cl:218", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":218}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"merge_path.cl:219", "type":"resource", "data":[92, 41, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":219}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":3, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":2, "data":[60, 41, 0, 0, 0]}], "replace_name":"true"}, {"name":"merge_path.cl:220 > merge_path.cl:46", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":220}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":46}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"merge_path.cl:220 > merge_path.cl:47", "type":"resource", "data":[119, 1, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":220}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":47}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}, {"name":"32-bit Integer Subtract", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[52, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"merge_path.cl:220 > merge_path.cl:64", "type":"resource", "data":[61, 1, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":220}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":64}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"merge_path.cl:220 > merge_path.cl:65", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":220}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":65}]], "children":[{"name":"32-bit Integer Subtract", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"merge.B6", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[581, 697, 31, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[581, 697, 31, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}]}, {"name":"merge_path.cl:213 > merge_path.cl:63", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":213}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":63}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"merge_path.cl:213 > merge_path.cl:64", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":213}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":64}]], "children":[{"name":"32-bit Integer Subtract", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"merge_path.cl:213 > merge_path.cl:65", "type":"resource", "data":[58, 0, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":213}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":65}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"merge_path.cl:213 > merge_path.cl:70", "type":"resource", "data":[11, 1, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":213}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":70}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[10, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"merge_path.cl:213 > merge_path.cl:70 > \\nmerge_path.cl:12", "type":"resource", "data":[3432, 3839, 69, 0, 4], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":213}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":70}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":12}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":2, "data":[3396, 3838, 69, 0, 4], "details":[{"type":"text", "text":"Load uses a Burst-coalesced non-aligned cached LSU.  Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}, {"type":"brief", "text":"Burst-coalesced non-aligned cached LSU,\\nLoad with a private 512 kilobit cache"}]}], "replace_name":"true"}, {"name":"merge_path.cl:213 > merge_path.cl:70 > \\nmerge_path.cl:13", "type":"resource", "data":[3483, 3840, 69, 0, 4], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":213}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":70}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":13}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[3, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":3, "data":[81, 2, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":2, "data":[3398, 3838, 69, 0, 4], "details":[{"type":"text", "text":"Load uses a Burst-coalesced non-aligned cached LSU.  Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}, {"type":"brief", "text":"Burst-coalesced non-aligned cached LSU,\\nLoad with a private 512 kilobit cache"}]}], "replace_name":"true"}, {"name":"merge_path.cl:213 > merge_path.cl:72", "type":"resource", "data":[12, 1, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":213}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":72}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"merge_path.cl:213 > merge_path.cl:72 > \\nmerge_path.cl:12", "type":"resource", "data":[3432, 3839, 69, 0, 4], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":213}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":72}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":12}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":2, "data":[3396, 3838, 69, 0, 4], "details":[{"type":"text", "text":"Load uses a Burst-coalesced non-aligned cached LSU.  Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}, {"type":"brief", "text":"Burst-coalesced non-aligned cached LSU,\\nLoad with a private 512 kilobit cache"}]}], "replace_name":"true"}, {"name":"merge_path.cl:213 > merge_path.cl:72 > \\nmerge_path.cl:13", "type":"resource", "data":[3483, 3840, 69, 0, 4], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":213}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":72}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":13}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[3, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":3, "data":[81, 2, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":2, "data":[3398, 3838, 69, 0, 4], "details":[{"type":"text", "text":"Load uses a Burst-coalesced non-aligned cached LSU.  Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}, {"type":"brief", "text":"Burst-coalesced non-aligned cached LSU,\\nLoad with a private 512 kilobit cache"}]}], "replace_name":"true"}, {"name":"merge_path.cl:213 > merge_path.cl:76", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":213}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":76}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Xor", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"merge_path.cl:213 > merge_path.cl:82", "type":"resource", "data":[52, 0, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":213}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":82}]], "children":[{"name":"32-bit Select", "type":"resource", "count":2, "data":[52, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"merge.B7", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[581, 697, 31, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[581, 697, 31, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}]}, {"name":"merge_path.cl:220 > merge_path.cl:63", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":220}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":63}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"merge_path.cl:220 > merge_path.cl:64", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":220}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":64}]], "children":[{"name":"32-bit Integer Subtract", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"merge_path.cl:220 > merge_path.cl:65", "type":"resource", "data":[58, 0, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":220}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":65}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"merge_path.cl:220 > merge_path.cl:70", "type":"resource", "data":[11, 1, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":220}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":70}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[10, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"merge_path.cl:220 > merge_path.cl:70 > \\nmerge_path.cl:12", "type":"resource", "data":[3432, 3839, 69, 0, 4], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":220}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":70}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":12}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":2, "data":[3396, 3838, 69, 0, 4], "details":[{"type":"text", "text":"Load uses a Burst-coalesced non-aligned cached LSU.  Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}, {"type":"brief", "text":"Burst-coalesced non-aligned cached LSU,\\nLoad with a private 512 kilobit cache"}]}], "replace_name":"true"}, {"name":"merge_path.cl:220 > merge_path.cl:70 > \\nmerge_path.cl:13", "type":"resource", "data":[3483, 3840, 69, 0, 4], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":220}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":70}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":13}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[3, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":3, "data":[81, 2, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":2, "data":[3398, 3838, 69, 0, 4], "details":[{"type":"text", "text":"Load uses a Burst-coalesced non-aligned cached LSU.  Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}, {"type":"brief", "text":"Burst-coalesced non-aligned cached LSU,\\nLoad with a private 512 kilobit cache"}]}], "replace_name":"true"}, {"name":"merge_path.cl:220 > merge_path.cl:72", "type":"resource", "data":[12, 1, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":220}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":72}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"merge_path.cl:220 > merge_path.cl:72 > \\nmerge_path.cl:12", "type":"resource", "data":[3432, 3839, 69, 0, 4], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":220}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":72}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":12}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":2, "data":[3396, 3838, 69, 0, 4], "details":[{"type":"text", "text":"Load uses a Burst-coalesced non-aligned cached LSU.  Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}, {"type":"brief", "text":"Burst-coalesced non-aligned cached LSU,\\nLoad with a private 512 kilobit cache"}]}], "replace_name":"true"}, {"name":"merge_path.cl:220 > merge_path.cl:72 > \\nmerge_path.cl:13", "type":"resource", "data":[3483, 3840, 69, 0, 4], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":220}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":72}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":13}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[3, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":3, "data":[81, 2, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":2, "data":[3398, 3838, 69, 0, 4], "details":[{"type":"text", "text":"Load uses a Burst-coalesced non-aligned cached LSU.  Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}, {"type":"brief", "text":"Burst-coalesced non-aligned cached LSU,\\nLoad with a private 512 kilobit cache"}]}], "replace_name":"true"}, {"name":"merge_path.cl:220 > merge_path.cl:76", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":220}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":76}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Xor", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"merge_path.cl:220 > merge_path.cl:82", "type":"resource", "data":[52, 0, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":220}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":82}]], "children":[{"name":"32-bit Select", "type":"resource", "count":2, "data":[52, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"merge.B8", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[283, 1166, 0, 0, 72], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[283, 1166, 0, 0, 72]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 6, 0, 0, 20], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"merge_path.cl:252", "type":"resource", "data":[4, 0, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":252}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[3, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"merge_path.cl:254 > merge_path.cl:120", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":254}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":120}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"merge_path.cl:254 > merge_path.cl:121", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":254}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":121}]], "children":[{"name":"32-bit Integer Subtract", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"merge_path.cl:254 > merge_path.cl:122", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":254}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":122}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"merge_path.cl:254 > merge_path.cl:127", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":254}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":127}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[10, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"merge_path.cl:254 > merge_path.cl:127 > \\nmerge_path.cl:25", "type":"resource", "data":[147, 83, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":254}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":127}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":25}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":2, "data":[112, 82, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"addition_kernels_256/merge_path.cl", "line":"195"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"merge_path.cl:254 > merge_path.cl:127 > \\nmerge_path.cl:26", "type":"resource", "data":[196, 85, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":254}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":127}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":26}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":3, "data":[81, 2, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":2, "data":[112, 82, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"addition_kernels_256/merge_path.cl", "line":"194"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"merge_path.cl:254 > merge_path.cl:129", "type":"resource", "data":[12, 1, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":254}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":129}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"merge_path.cl:254 > merge_path.cl:129 > \\nmerge_path.cl:25", "type":"resource", "data":[147, 83, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":254}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":129}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":25}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":2, "data":[112, 82, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"addition_kernels_256/merge_path.cl", "line":"195"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"merge_path.cl:254 > merge_path.cl:129 > \\nmerge_path.cl:26", "type":"resource", "data":[196, 85, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":254}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":129}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":26}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":3, "data":[81, 2, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":2, "data":[112, 82, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"addition_kernels_256/merge_path.cl", "line":"194"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"merge_path.cl:254 > merge_path.cl:133", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":254}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":133}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Xor", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"merge_path.cl:254 > merge_path.cl:156", "type":"resource", "data":[52, 0, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":254}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":156}]], "children":[{"name":"32-bit Select", "type":"resource", "count":2, "data":[52, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"merge.B9", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[214, 899, 0, 0, 31], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[214, 899, 0, 0, 31]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 6, 0, 0, 4], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[11, 2, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[3, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":3, "data":[3, 1, 0, 0, 0]}, {"name":"1-bit Select", "type":"resource", "count":3, "data":[3, 0, 0, 0, 0]}, {"name":"1-bit Xor", "type":"resource", "count":6, "data":[2, 0, 0, 0, 0]}]}, {"name":"merge_path.cl:254 > merge_path.cl:135", "type":"resource", "data":[37, 2, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":254}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":135}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"merge_path.cl:254 > merge_path.cl:137", "type":"resource", "data":[390, 2128, 0, 0, 31], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":254}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":137}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[390, 2128, 0, 0, 31], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"merge_path.cl:254 > merge_path.cl:140", "type":"resource", "data":[73, 3, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":254}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":140}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"merge_path.cl:254 > merge_path.cl:141", "type":"resource", "data":[108, 41, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":254}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":141}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[56, 41, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"addition_kernels_256/merge_path.cl", "line":"195"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}, {"name":"Select", "type":"resource", "count":1, "data":[51, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"merge_path.cl:254 > merge_path.cl:146 > \\nmerge_path.cl:25", "type":"resource", "data":[92, 42, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":254}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":146}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":25}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[56, 41, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"addition_kernels_256/merge_path.cl", "line":"195"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"merge_path.cl:254 > merge_path.cl:146 > \\nmerge_path.cl:26", "type":"resource", "data":[199, 85, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":254}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":146}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":26}]], "children":[{"name":"1-bit And", "type":"resource", "count":7, "data":[5, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":3, "data":[81, 2, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":2, "data":[112, 82, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"addition_kernels_256/merge_path.cl", "line":"194"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"merge_path.cl:254 > merge_path.cl:148", "type":"resource", "data":[456, 2193, 0, 0, 31], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":254}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":148}]], "children":[{"name":"1-bit Or", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[64, 64, 0, 0, 0]}, {"name":"Store", "type":"resource", "count":1, "data":[390, 2128, 0, 0, 31], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"merge_path.cl:254 > merge_path.cl:149", "type":"resource", "data":[210, 41, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":254}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":149}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[56, 41, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"addition_kernels_256/merge_path.cl", "line":"194"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}, {"name":"Select", "type":"resource", "count":3, "data":[153, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"merge_path.cl:257", "type":"resource", "data":[17, 33, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":257}]], "children":[{"name":"llvm.fpga.wg.limiter.exit", "type":"resource", "count":1, "data":[17, 33, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"prepare_array_for_positions", "compute_units":1, "type":"function", "total_percent":[1.59948, 1.01744, 0.675269, 3.4648, 0], "total_kernel_resources":[7873, 11539, 94, 0, 41], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"prepare_array_for_positions.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[406, 520, 11, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[406, 520, 11, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[1, 1, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit Xor", "type":"resource", "count":2, "data":[1, 1, 0, 0, 0]}]}, {"name":"prepare_positions.cl:11", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prepare_positions.cl", "line":11}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"prepare_positions.cl:12", "type":"resource", "data":[1802, 1377, 0, 0, 31], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prepare_positions.cl", "line":12}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"Store", "type":"resource", "count":1, "data":[1791, 1377, 0, 0, 31], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"prepare_positions.cl:13", "type":"resource", "data":[4291, 7229, 83, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prepare_positions.cl", "line":13}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":3, "data":[3, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[22, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":4, "data":[4264, 7229, 83, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}, {"type":"text", "text":"Load uses a Prefetching LSU"}, {"type":"brief", "text":"Prefetching LSU"}, {"type":"text", "text":"Load uses a Burst-coalesced cached LSU.  Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}, {"type":"brief", "text":"Burst-coalesced cached LSU,\\nLoad with a private 512 kilobit cache"}]}], "replace_name":"true"}]}]}]}, {"name":"scan_blelloch", "compute_units":1, "type":"function", "total_percent":[2.65343, 1.59164, 1.19388, 3.79654, 0.395257], "total_kernel_resources":[9379, 20401.3, 103, 6, 211], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1079, 2555.29, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"prefix_sum_256.cl:19 (tmp)", "type":"resource", "data":[132, 1024, 8, 0, 0], "debug":[[{"filename":"addition_kernels_256/prefix_sum_256.cl", "line":19}]], "details":[{"type":"table", "Local memory":"Potentially inefficient configuration", "Requested size":"2048 bytes", "Implemented size":"12288 bytes", "Memory Usage":"8 RAMs", "Number of banks":"4 (banked on bits 2, 3)", "Bank width":"32 bits", "Bank depth":"128 words", "Number of replicates":"1", "Number of private copies":"6", "Clock":"Running memory at 2x clock to support more concurrent ports", "Additional information":[{"type":"text", "text":"Requested size 2048 bytes, implemented size 12288 bytes, <b>stallable</b>, 7 reads and 6 writes. ", "details":[{"type":"text", "text":"Reduce the number of write accesses or fix banking to make this memory system stall-free."}]}, {"type":"text", "text":"For each replicate, 6 private copies were created to efficiently support multiple simultaneous workgroups. This resulted in no increase in actual block RAM usage."}, {"type":"text", "text":"Banked on bits 2, 3 into 4 separate banks."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/chn1469549457114.html"}]}]}, {"type":"brief", "text":"Potentially inefficient configuration,\\n2048B requested,\\n12288B implemented."}]}, {"name":"scan_blelloch.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1205, 2235, 7, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1205, 2235, 7, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}]}, {"name":"prefix_sum_256.cl:20", "type":"resource", "data":[402, 1295, 7.5, 0, 4], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl", "line":20}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[244, 1025, 7.5, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}, {"name":"Store", "type":"resource", "count":1, "data":[107, 269, 0, 0, 4], "details":[{"type":"text", "text":"Store uses a Pipelined LSU"}, {"type":"brief", "text":"Pipelined LSU"}, {"type":"text", "text":"Stallable write to memory declared on %L.", "links":[{"filename":"addition_kernels_256/prefix_sum_256.cl", "line":"19"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"prefix_sum_256.cl:21", "type":"resource", "data":[402, 1296, 7.5, 0, 4], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl", "line":21}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[244, 1025, 7.5, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}, {"name":"Store", "type":"resource", "count":1, "data":[107, 270, 0, 0, 4], "details":[{"type":"text", "text":"Store uses a Pipelined LSU"}, {"type":"brief", "text":"Pipelined LSU"}, {"type":"text", "text":"Stallable write to memory declared on %L.", "links":[{"filename":"addition_kernels_256/prefix_sum_256.cl", "line":"19"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}]}]}, {"name":"scan_blelloch.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[656, 921, 16, 0, 12], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[656, 921, 16, 0, 12]}]}, {"name":"Feedback", "type":"resource", "data":[46, 38, 13, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"prefix_sum_256.cl:23", "type":"resource", "data":[46, 38, 13, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl", "line":23}]]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"prefix_sum_256.cl:23", "type":"resource", "data":[11, 1, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl", "line":23}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"prefix_sum_256.cl:26", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl", "line":26}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"prefix_sum_256.cl:28", "type":"resource", "data":[82, 199, 0, 1.5, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl", "line":28}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[82, 199, 0, 1.5, 0]}], "replace_name":"true"}, {"name":"prefix_sum_256.cl:29", "type":"resource", "data":[82, 199, 0, 1.5, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl", "line":29}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[82, 199, 0, 1.5, 0]}], "replace_name":"true"}, {"name":"prefix_sum_256.cl:30", "type":"resource", "data":[689, 708, 0, 0, 12], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl", "line":30}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":2, "data":[550, 438, 0, 0, 8], "details":[{"type":"text", "text":"Load uses a Pipelined LSU"}, {"type":"brief", "text":"Pipelined LSU"}, {"type":"text", "text":"Stallable read from memory declared on %L.", "links":[{"filename":"addition_kernels_256/prefix_sum_256.cl", "line":"19"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}, {"name":"Store", "type":"resource", "count":1, "data":[107, 270, 0, 0, 4], "details":[{"type":"text", "text":"Store uses a Pipelined LSU"}, {"type":"brief", "text":"Pipelined LSU"}, {"type":"text", "text":"Stallable write to memory declared on %L.", "links":[{"filename":"addition_kernels_256/prefix_sum_256.cl", "line":"19"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}]}]}, {"name":"scan_blelloch.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[185, 472, 8, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[185, 472, 8, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[16, 12, 0, 0, 6], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"prefix_sum_256.cl:62", "type":"resource", "data":[9, 9, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl", "line":62}]], "children":[{"name":"llvm.fpga.simple.barrier", "type":"resource", "count":1, "data":[9, 9, 0, 0, 0]}], "replace_name":"true"}, {"name":"prefix_sum_256.cl:65", "type":"resource", "data":[237.5, 1127, 0, 0, 15.5], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl", "line":65}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[54, 41, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"addition_kernels_256/prefix_sum_256.cl", "line":"19"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}, {"name":"Store", "type":"resource", "count":1, "data":[183.5, 1086, 0, 0, 15.5], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"prefix_sum_256.cl:69", "type":"resource", "data":[462.5, 1307, 0, 0, 19.5], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl", "line":69}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[279, 221, 0, 0, 4], "details":[{"type":"text", "text":"Load uses a Pipelined LSU"}, {"type":"brief", "text":"Pipelined LSU"}, {"type":"text", "text":"Stallable read from memory declared on %L.", "links":[{"filename":"addition_kernels_256/prefix_sum_256.cl", "line":"19"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}, {"name":"Store", "type":"resource", "count":1, "data":[183.5, 1086, 0, 0, 15.5], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"prefix_sum_256.cl:71", "type":"resource", "data":[17, 33, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl", "line":71}]], "children":[{"name":"llvm.fpga.wg.limiter.exit", "type":"resource", "count":1, "data":[17, 33, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"scan_blelloch.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1021, 1634, 13, 0, 26], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1021, 1634, 13, 0, 26]}]}, {"name":"Feedback", "type":"resource", "data":[46, 38, 12, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"prefix_sum_256.cl:46", "type":"resource", "data":[46, 38, 12, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl", "line":46}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 6, 0, 0, 9], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"prefix_sum_256.cl:46", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl", "line":46}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"prefix_sum_256.cl:51", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl", "line":51}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"prefix_sum_256.cl:53", "type":"resource", "data":[32, 0, 0, 1.5, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl", "line":53}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":2, "data":[32, 0, 0, 1.5, 0]}], "replace_name":"true"}, {"name":"prefix_sum_256.cl:54", "type":"resource", "data":[32, 0, 0, 1.5, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl", "line":54}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":2, "data":[32, 0, 0, 1.5, 0]}], "replace_name":"true"}, {"name":"prefix_sum_256.cl:56", "type":"resource", "data":[275, 219, 0, 0, 4], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl", "line":56}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[275, 219, 0, 0, 4], "details":[{"type":"text", "text":"Load uses a Pipelined LSU"}, {"type":"brief", "text":"Pipelined LSU"}, {"type":"text", "text":"Stallable read from memory declared on %L.", "links":[{"filename":"addition_kernels_256/prefix_sum_256.cl", "line":"19"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"prefix_sum_256.cl:57", "type":"resource", "data":[414, 489, 0, 0, 8], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl", "line":57}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[275, 219, 0, 0, 4], "details":[{"type":"text", "text":"Load uses a Pipelined LSU"}, {"type":"brief", "text":"Pipelined LSU"}, {"type":"text", "text":"Stallable read from memory declared on %L.", "links":[{"filename":"addition_kernels_256/prefix_sum_256.cl", "line":"19"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}, {"name":"Store", "type":"resource", "count":1, "data":[107, 270, 0, 0, 4], "details":[{"type":"text", "text":"Store uses a Pipelined LSU"}, {"type":"brief", "text":"Pipelined LSU"}, {"type":"text", "text":"Stallable write to memory declared on %L.", "links":[{"filename":"addition_kernels_256/prefix_sum_256.cl", "line":"19"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"prefix_sum_256.cl:58", "type":"resource", "data":[107, 270, 0, 0, 4], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl", "line":58}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[107, 270, 0, 0, 4], "details":[{"type":"text", "text":"Store uses a Pipelined LSU"}, {"type":"brief", "text":"Pipelined LSU"}, {"type":"text", "text":"Stallable write to memory declared on %L.", "links":[{"filename":"addition_kernels_256/prefix_sum_256.cl", "line":"19"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}]}]}, {"name":"scan_blelloch.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[184, 184, 11, 0, 7], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[184, 184, 11, 0, 7]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"prefix_sum_256.cl:38", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl", "line":38}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"prefix_sum_256.cl:39", "type":"resource", "data":[665, 2347, 0, 0, 35], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl", "line":39}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[275, 219, 0, 0, 4], "details":[{"type":"text", "text":"Load uses a Pipelined LSU"}, {"type":"brief", "text":"Pipelined LSU"}, {"type":"text", "text":"Stallable read from memory declared on %L.", "links":[{"filename":"addition_kernels_256/prefix_sum_256.cl", "line":"19"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}, {"name":"Store", "type":"resource", "count":1, "data":[390, 2128, 0, 0, 31], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"prefix_sum_256.cl:40", "type":"resource", "data":[302, 1588, 0, 0, 31], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl", "line":40}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[302, 1588, 0, 0, 31], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"prefix_sum_256.cl:41", "type":"resource", "data":[462, 192, 0, 0, 4], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl", "line":41}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[462, 192, 0, 0, 4], "details":[{"type":"text", "text":"Store uses a Pipelined LSU"}, {"type":"brief", "text":"Pipelined LSU"}, {"type":"text", "text":"Stallable write to memory declared on %L.", "links":[{"filename":"addition_kernels_256/prefix_sum_256.cl", "line":"19"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"prefix_sum_256.cl:44", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl", "line":44}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"set_positions", "compute_units":1, "type":"function", "total_percent":[3.33572, 1.95166, 1.53857, 7.18762, 0], "total_kernel_resources":[15235, 26291, 195, 0, 72], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"set_positions.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[353, 376, 12, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[353, 376, 12, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[3, 1, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}]}, {"name":"set_positions.cl:13", "type":"resource", "data":[526, 2050, 15, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/set_positions.cl", "line":13}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[22, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[504, 2050, 15, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"set_positions.cl:14", "type":"resource", "data":[1728, 3213.5, 21, 0, 15.5], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/set_positions.cl", "line":14}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[13, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[1520, 2149.5, 21, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced cached LSU.  Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}, {"type":"brief", "text":"Burst-coalesced cached LSU,\\nLoad with a private 512 kilobit cache"}]}, {"name":"Store", "type":"resource", "count":1, "data":[195, 1064, 0, 0, 15.5], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"set_positions.cl:15", "type":"resource", "data":[1715.5, 3213.5, 21, 0, 15.5], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/set_positions.cl", "line":15}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[1520, 2149.5, 21, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced cached LSU.  Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}, {"type":"brief", "text":"Burst-coalesced cached LSU,\\nLoad with a private 512 kilobit cache"}]}, {"name":"Store", "type":"resource", "count":1, "data":[195.5, 1064, 0, 0, 15.5], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"set_positions.cl:19", "type":"resource", "data":[37, 1, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/set_positions.cl", "line":19}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"set_positions.cl:21", "type":"resource", "data":[6091, 8598, 84, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/set_positions.cl", "line":21}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":2, "data":[6080, 8598, 84, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced cached LSU.  Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}, {"type":"brief", "text":"Burst-coalesced cached LSU,\\nLoad with a private 512 kilobit cache"}]}], "replace_name":"true"}, {"name":"set_positions.cl:22", "type":"resource", "data":[1728, 3213.5, 21, 0, 15.5], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/set_positions.cl", "line":22}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[13, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[1520, 2149.5, 21, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced cached LSU.  Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}, {"type":"brief", "text":"Burst-coalesced cached LSU,\\nLoad with a private 512 kilobit cache"}]}, {"name":"Store", "type":"resource", "count":1, "data":[195, 1064, 0, 0, 15.5], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"set_positions.cl:23", "type":"resource", "data":[1715.5, 3213.5, 21, 0, 15.5], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/set_positions.cl", "line":23}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[1520, 2149.5, 21, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced cached LSU.  Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}, {"type":"brief", "text":"Burst-coalesced cached LSU,\\nLoad with a private 512 kilobit cache"}]}, {"name":"Store", "type":"resource", "count":1, "data":[195.5, 1064, 0, 0, 15.5], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}]}]}]}, {"name":"update_pref_sum", "compute_units":1, "type":"function", "total_percent":[1.07708, 0.558169, 0.551908, 1.32694, 0.461133], "total_kernel_resources":[3569, 9431, 36, 7, 60], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"update_pref_sum.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[194, 615, 2, 0, 12], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[194, 615, 2, 0, 12]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 6, 0, 0, 7], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"update_pref_sum.cl:10", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/update_pref_sum.cl", "line":10}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"update_pref_sum.cl:11", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/update_pref_sum.cl", "line":11}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"update_pref_sum.cl:12", "type":"resource", "data":[531, 170, 4, 7, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/update_pref_sum.cl", "line":12}]], "children":[{"name":"32-bit Unsigned Integer Divide", "type":"resource", "count":1, "data":[531, 170, 4, 7, 0]}], "replace_name":"true"}, {"name":"update_pref_sum.cl:13", "type":"resource", "data":[1431, 6228, 30, 0, 31], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/update_pref_sum.cl", "line":13}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":2, "data":[1008, 4100, 30, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}, {"name":"Store", "type":"resource", "count":1, "data":[391, 2128, 0, 0, 31], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}]}]}]}]};
var area_srcJSON={"children":[{"children":[{"data":[66800,133600,182,0,0],"details":[{"text":"Platform interface logic.","type":"text"}],"name":"Board interface","type":"resource"}],"name":"Static Partition","type":"partition"},{"data":[5855,20889,18,0,0],"details":[{"text":"Global interconnect for 26 global loads and 9 global stores. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"For 26 global loads and 9 global stores.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Global Memory Interconnect","link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/hnj1476724450050.html"}],"text":"See %L for more information","type":"text"}],"name":"Global interconnect","type":"resource"},{"data":[0,67,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}],"name":"System description ROM","type":"resource"},{"children":[{"data":[32,24,0,0,67],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1198,2329.96,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[0,0,28,0,0],"details":[{"Additional information":[{"text":"Requested size 1024 bytes, implemented size 57344 bytes, stall-free, 7 reads and 1 write. ","type":"text"},{"text":"For each replicate, 8 private copies were created to efficiently support multiple simultaneous workgroups. This resulted in 4 times increase in actual block RAM usage. Reducing the number of barriers or increasing max_work_group_size may help reduce this factor.","type":"text"},{"text":"For each bank, 7 replicates were created to efficiently support multiple accesses. To reduce this factor, reduce number of read and write accesses.","type":"text"}],"Bank depth":"256 words","Bank width":"32 bits","Implemented size":"57344 bytes","Local memory":"Stall-free","Memory Usage":"28 RAMs","Number of banks":"1","Number of private copies":"8","Number of replicates":"7","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1024 bytes","type":"table"},{"text":"Stall-free,\\n1024B requested,\\n57344B implemented.","type":"brief"}],"name":"merge_path.cl:194 (ab_cols_local)","type":"resource"},{"data":[33,384,8,0,0],"details":[{"Additional information":[{"text":"Requested size 1024 bytes, implemented size 16384 bytes, stall-free, 6 reads and 1 write. ","type":"text"},{"text":"For each replicate, 8 private copies were created to efficiently support multiple simultaneous workgroups. This resulted in 2 times increase in actual block RAM usage. Reducing the number of barriers or increasing max_work_group_size may help reduce this factor.","type":"text"},{"text":"For each bank, 2 replicates were created to efficiently support multiple accesses. To reduce this factor, reduce number of read and write accesses.","type":"text"}],"Bank depth":"256 words","Bank width":"32 bits","Clock":"Running memory at 2x clock to support more concurrent ports","Implemented size":"16384 bytes","Local memory":"Stall-free","Memory Usage":"8 RAMs","Number of banks":"1","Number of private copies":"8","Number of replicates":"2","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1024 bytes","type":"table"},{"text":"Stall-free,\\n1024B requested,\\n16384B implemented.","type":"brief"}],"name":"merge_path.cl:195 (ab_rows_local)","type":"resource"},{"data":[33,256,0,0,2],"details":[{"Additional information":[{"text":"Requested size 4 bytes, implemented size 32 bytes, stall-free, 1 read and 2 writes. ","type":"text"},{"text":"For each replicate, 8 private copies were created to efficiently support multiple simultaneous workgroups. This resulted in no increase in actual block RAM usage.","type":"text"}],"Bank depth":"1 word","Bank width":"32 bits","Clock":"Running memory at 2x clock to support more concurrent ports","Implemented size":"32 bytes","Local memory":"Stall-free","Memory Usage":"2 MLABs","Number of banks":"1","Number of private copies":"8","Number of replicates":"1","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"4 bytes","type":"table"},{"text":"Stall-free,\\n4B requested,\\n32B implemented.","type":"brief"}],"name":"merge_path.cl:197 (a_end)","type":"resource"},{"data":[33,256,0,0,2],"details":[{"Additional information":[{"text":"Requested size 4 bytes, implemented size 32 bytes, stall-free, 1 read and 2 writes. ","type":"text"},{"text":"For each replicate, 8 private copies were created to efficiently support multiple simultaneous workgroups. This resulted in no increase in actual block RAM usage.","type":"text"}],"Bank depth":"1 word","Bank width":"32 bits","Clock":"Running memory at 2x clock to support more concurrent ports","Implemented size":"32 bytes","Local memory":"Stall-free","Memory Usage":"2 MLABs","Number of banks":"1","Number of private copies":"8","Number of replicates":"1","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"4 bytes","type":"table"},{"text":"Stall-free,\\n4B requested,\\n32B implemented.","type":"brief"}],"name":"merge_path.cl:197 (a_start)","type":"resource"},{"data":[33,256,0,0,2],"details":[{"Additional information":[{"text":"Requested size 4 bytes, implemented size 32 bytes, stall-free, 1 read and 2 writes. ","type":"text"},{"text":"For each replicate, 8 private copies were created to efficiently support multiple simultaneous workgroups. This resulted in no increase in actual block RAM usage.","type":"text"}],"Bank depth":"1 word","Bank width":"32 bits","Clock":"Running memory at 2x clock to support more concurrent ports","Implemented size":"32 bytes","Local memory":"Stall-free","Memory Usage":"2 MLABs","Number of banks":"1","Number of private copies":"8","Number of replicates":"1","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"4 bytes","type":"table"},{"text":"Stall-free,\\n4B requested,\\n32B implemented.","type":"brief"}],"name":"merge_path.cl:197 (b_end)","type":"resource"},{"data":[33,256,0,0,2],"details":[{"Additional information":[{"text":"Requested size 4 bytes, implemented size 32 bytes, stall-free, 1 read and 2 writes. ","type":"text"},{"text":"For each replicate, 8 private copies were created to efficiently support multiple simultaneous workgroups. This resulted in no increase in actual block RAM usage.","type":"text"}],"Bank depth":"1 word","Bank width":"32 bits","Clock":"Running memory at 2x clock to support more concurrent ports","Implemented size":"32 bytes","Local memory":"Stall-free","Memory Usage":"2 MLABs","Number of banks":"1","Number of private copies":"8","Number of replicates":"1","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"4 bytes","type":"table"},{"text":"Stall-free,\\n4B requested,\\n32B implemented.","type":"brief"}],"name":"merge_path.cl:197 (b_start)","type":"resource"},{"children":[{"count":8,"data":[4609,9317,105,0,125],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":3,"data":[78,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"},{"count":10,"data":[10,1,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":7,"data":[7,2,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"},{"count":5,"data":[5,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Select","type":"resource"},{"count":1,"data":[2,2,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"Input Synchronization for \'__acl_num_groups_0\'","type":"resource"},{"count":6,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"Input Synchronization for \'sizeA\'","type":"resource"},{"count":6,"data":[2,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Xor","type":"resource"}],"data":[4714,9322,105,0,125],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"198"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":198}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl:198","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[256,96,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"199"}]],"name":"Store","type":"resource"}],"data":[256,96,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":199}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl:199","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"202"}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":202}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl:202","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"203"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":203}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl:203","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"205"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"205"}]],"name":"32-bit Select","type":"resource"}],"data":[39,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":205}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl:205","replace_name":"true","type":"resource"},{"children":[{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"206"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"206"}]],"name":"32-bit Select","type":"resource"}],"data":[67,33,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":206},{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":43}]],"name":"merge_path.cl:206 > merge_path.cl:43","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"206"}]],"name":"32-bit Integer Subtract","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":206},{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":44}]],"name":"merge_path.cl:206 > merge_path.cl:44","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"206"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":206},{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":46}]],"name":"merge_path.cl:206 > merge_path.cl:46","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"206"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"206"}]],"name":"32-bit Integer Subtract","type":"resource"},{"count":2,"data":[52,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"206"}]],"name":"32-bit Select","type":"resource"}],"data":[119,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":206},{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":47}]],"name":"merge_path.cl:206 > merge_path.cl:47","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"206"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"206"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"206"}]],"name":"32-bit Integer Subtract","type":"resource"}],"data":[93,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":206},{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":64}]],"name":"merge_path.cl:206 > merge_path.cl:64","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"206"}]],"name":"32-bit Integer Subtract","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"206"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"206"}]],"name":"32-bit Select","type":"resource"}],"data":[90,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":206},{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":65}]],"name":"merge_path.cl:206 > merge_path.cl:65","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"206"}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":206},{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":63}]],"name":"merge_path.cl:206 > merge_path.cl:63","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"206"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[10,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"206"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":206},{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":70}]],"name":"merge_path.cl:206 > merge_path.cl:70","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"206"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"206"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[3396,3838,69,0,4],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"206"}]],"name":"Load","type":"resource"}],"data":[3432,3839,69,0,4],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":206},{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":70},{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":12}]],"name":"merge_path.cl:206 > merge_path.cl:70 > \\nmerge_path.cl:12","replace_name":true,"type":"resource"},{"children":[{"count":3,"data":[3,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"206"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"206"}]],"name":"1-bit Or","type":"resource"},{"count":3,"data":[81,2,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"206"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[3398,3838,69,0,4],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"206"}]],"name":"Load","type":"resource"}],"data":[3483,3840,69,0,4],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":206},{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":70},{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":13}]],"name":"merge_path.cl:206 > merge_path.cl:70 > \\nmerge_path.cl:13","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"206"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"206"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[12,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":206},{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":72}]],"name":"merge_path.cl:206 > merge_path.cl:72","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"206"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"206"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[3396,3838,69,0,4],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"206"}]],"name":"Load","type":"resource"}],"data":[3432,3839,69,0,4],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":206},{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":72},{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":12}]],"name":"merge_path.cl:206 > merge_path.cl:72 > \\nmerge_path.cl:12","replace_name":true,"type":"resource"},{"children":[{"count":3,"data":[3,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"206"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"206"}]],"name":"1-bit Or","type":"resource"},{"count":3,"data":[81,2,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"206"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[3398,3838,69,0,4],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"206"}]],"name":"Load","type":"resource"}],"data":[3483,3840,69,0,4],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":206},{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":72},{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":13}]],"name":"merge_path.cl:206 > merge_path.cl:72 > \\nmerge_path.cl:13","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"206"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"206"}]],"name":"1-bit Xor","type":"resource"}],"data":[2,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":206},{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":76}]],"name":"merge_path.cl:206 > merge_path.cl:76","replace_name":true,"type":"resource"},{"children":[{"count":2,"data":[52,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"206"}]],"name":"32-bit Select","type":"resource"}],"data":[52,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":206},{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":82}]],"name":"merge_path.cl:206 > merge_path.cl:82","replace_name":true,"type":"resource"}],"data":[14375,15396,276,0,16],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":206}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl:206","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"207"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[64,24,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"207"}]],"name":"Store","type":"resource"}],"data":[90,24,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":207}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl:207","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"208"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[64,24,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"208"}]],"name":"Store","type":"resource"}],"data":[90,24,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":208}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl:208","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"210"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"210"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[13,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":210}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl:210","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[3,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"218"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"218"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[38,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":218}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl:218","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"222"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[64,24,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"222"}]],"name":"Store","type":"resource"}],"data":[90,24,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":222}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl:222","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"223"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[64,24,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"223"}]],"name":"Store","type":"resource"}],"data":[90,24,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":223}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl:223","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"225"}]],"name":"1-bit Or","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":225}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl:225","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"233"}]],"name":"32-bit Integer Subtract","type":"resource"},{"count":2,"data":[112,82,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"233"}]],"name":"Load","type":"resource"}],"data":[144,82,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":233}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl:233","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"234"}]],"name":"32-bit Integer Subtract","type":"resource"},{"count":2,"data":[112,82,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"234"}]],"name":"Load","type":"resource"}],"data":[144,82,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":234}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl:234","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"241"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":241}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl:241","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"242"}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":242}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl:242","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"245"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"245"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"245"}]],"name":"32-bit Integer Subtract","type":"resource"}],"data":[68,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":245}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl:245","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"246"}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[1,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"246"}]],"name":"1-bit Xor","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"246"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[3040,4299,42,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"246"}]],"name":"Load","type":"resource"},{"count":1,"data":[50,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"246"}]],"name":"Select","type":"resource"},{"count":1,"data":[64,24,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"246"}]],"name":"Store","type":"resource"}],"data":[3189,4323,42,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":246}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl:246","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3040,4299,42,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"247"}]],"name":"Load","type":"resource"},{"count":1,"data":[50,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"247"}]],"name":"Select","type":"resource"},{"count":1,"data":[64,24,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"247"}]],"name":"Store","type":"resource"}],"data":[3154,4323,42,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":247}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl:247","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"249"}]],"name":"llvm.fpga.reordering.barrier","type":"resource"}],"data":[1,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":249}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl:249","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"252"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":3,"data":[3,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"252"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"252"}]],"name":"1-bit Or","type":"resource"}],"data":[39,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":252}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl:252","replace_name":"true","type":"resource"},{"children":[{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"254"}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":254},{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":99}]],"name":"merge_path.cl:254 > merge_path.cl:99","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"254"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"254"}]],"name":"32-bit Select","type":"resource"}],"data":[67,33,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":254},{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":100}]],"name":"merge_path.cl:254 > merge_path.cl:100","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"254"}]],"name":"32-bit Integer Subtract","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":254},{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":101}]],"name":"merge_path.cl:254 > merge_path.cl:101","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"254"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":254},{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":103}]],"name":"merge_path.cl:254 > merge_path.cl:103","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"254"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"254"}]],"name":"32-bit Integer Subtract","type":"resource"},{"count":2,"data":[52,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"254"}]],"name":"32-bit Select","type":"resource"}],"data":[119,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":254},{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":104}]],"name":"merge_path.cl:254 > merge_path.cl:104","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"254"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"254"}]],"name":"32-bit Integer Subtract","type":"resource"}],"data":[58,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":254},{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":121}]],"name":"merge_path.cl:254 > merge_path.cl:121","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"254"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"254"}]],"name":"32-bit Integer Add","type":"resource"}],"data":[48,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":254},{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":122}]],"name":"merge_path.cl:254 > merge_path.cl:122","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"254"}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":254},{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":120}]],"name":"merge_path.cl:254 > merge_path.cl:120","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"254"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[10,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"254"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":254},{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":127}]],"name":"merge_path.cl:254 > merge_path.cl:127","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"254"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[112,82,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"254"}]],"name":"Load","type":"resource"}],"data":[147,83,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":254},{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":127},{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":25}]],"name":"merge_path.cl:254 > merge_path.cl:127 > \\nmerge_path.cl:25","replace_name":true,"type":"resource"},{"children":[{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"254"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"254"}]],"name":"1-bit Or","type":"resource"},{"count":3,"data":[81,2,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"254"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[112,82,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"254"}]],"name":"Load","type":"resource"}],"data":[196,85,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":254},{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":127},{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":26}]],"name":"merge_path.cl:254 > merge_path.cl:127 > \\nmerge_path.cl:26","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"254"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"254"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[12,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":254},{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":129}]],"name":"merge_path.cl:254 > merge_path.cl:129","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"254"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[112,82,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"254"}]],"name":"Load","type":"resource"}],"data":[147,83,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":254},{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":129},{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":25}]],"name":"merge_path.cl:254 > merge_path.cl:129 > \\nmerge_path.cl:25","replace_name":true,"type":"resource"},{"children":[{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"254"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"254"}]],"name":"1-bit Or","type":"resource"},{"count":3,"data":[81,2,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"254"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[112,82,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"254"}]],"name":"Load","type":"resource"}],"data":[196,85,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":254},{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":129},{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":26}]],"name":"merge_path.cl:254 > merge_path.cl:129 > \\nmerge_path.cl:26","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"254"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"254"}]],"name":"1-bit Xor","type":"resource"}],"data":[2,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":254},{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":133}]],"name":"merge_path.cl:254 > merge_path.cl:133","replace_name":true,"type":"resource"},{"children":[{"count":2,"data":[52,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"254"}]],"name":"32-bit Select","type":"resource"}],"data":[52,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":254},{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":156}]],"name":"merge_path.cl:254 > merge_path.cl:156","replace_name":true,"type":"resource"},{"children":[{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"254"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"254"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[37,2,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":254},{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":135}]],"name":"merge_path.cl:254 > merge_path.cl:135","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[390,2128,0,0,31],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"254"}]],"name":"Store","type":"resource"}],"data":[390,2128,0,0,31],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":254},{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":137}]],"name":"merge_path.cl:254 > merge_path.cl:137","replace_name":true,"type":"resource"},{"children":[{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"254"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"254"}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"254"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[73,3,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":254},{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":140}]],"name":"merge_path.cl:254 > merge_path.cl:140","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"254"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[56,41,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"254"}]],"name":"Load","type":"resource"},{"count":1,"data":[51,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"254"}]],"name":"Select","type":"resource"}],"data":[108,41,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":254},{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":141}]],"name":"merge_path.cl:254 > merge_path.cl:141","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"254"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"254"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[56,41,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"254"}]],"name":"Load","type":"resource"}],"data":[92,42,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":254},{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":146},{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":25}]],"name":"merge_path.cl:254 > merge_path.cl:146 > \\nmerge_path.cl:25","replace_name":true,"type":"resource"},{"children":[{"count":7,"data":[5,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"254"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"254"}]],"name":"1-bit Or","type":"resource"},{"count":3,"data":[81,2,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"254"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[112,82,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"254"}]],"name":"Load","type":"resource"}],"data":[199,85,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":254},{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":146},{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":26}]],"name":"merge_path.cl:254 > merge_path.cl:146 > \\nmerge_path.cl:26","replace_name":true,"type":"resource"},{"children":[{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"254"}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[64,64,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"254"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[390,2128,0,0,31],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"254"}]],"name":"Store","type":"resource"}],"data":[456,2193,0,0,31],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":254},{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":148}]],"name":"merge_path.cl:254 > merge_path.cl:148","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"254"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[56,41,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"254"}]],"name":"Load","type":"resource"},{"count":3,"data":[153,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"254"}]],"name":"Select","type":"resource"}],"data":[210,41,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":254},{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":149}]],"name":"merge_path.cl:254 > merge_path.cl:149","replace_name":true,"type":"resource"}],"data":[2751,4907,0,0,62],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":254}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl:254","replace_name":"true","type":"resource"},{"children":[{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"213"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":213},{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":46}]],"name":"merge_path.cl:213 > merge_path.cl:46","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"213"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"213"}]],"name":"32-bit Integer Subtract","type":"resource"},{"count":2,"data":[58,32,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"213"}]],"name":"32-bit Select","type":"resource"}],"data":[125,33,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":213},{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":47}]],"name":"merge_path.cl:213 > merge_path.cl:47","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"213"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"213"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"213"}]],"name":"32-bit Integer Subtract","type":"resource"}],"data":[93,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":213},{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":64}]],"name":"merge_path.cl:213 > merge_path.cl:64","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"213"}]],"name":"32-bit Integer Subtract","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"213"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"213"}]],"name":"32-bit Select","type":"resource"}],"data":[90,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":213},{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":65}]],"name":"merge_path.cl:213 > merge_path.cl:65","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"213"}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":213},{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":63}]],"name":"merge_path.cl:213 > merge_path.cl:63","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"213"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[10,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"213"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":213},{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":70}]],"name":"merge_path.cl:213 > merge_path.cl:70","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"213"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"213"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[3396,3838,69,0,4],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"213"}]],"name":"Load","type":"resource"}],"data":[3432,3839,69,0,4],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":213},{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":70},{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":12}]],"name":"merge_path.cl:213 > merge_path.cl:70 > \\nmerge_path.cl:12","replace_name":true,"type":"resource"},{"children":[{"count":3,"data":[3,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"213"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"213"}]],"name":"1-bit Or","type":"resource"},{"count":3,"data":[81,2,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"213"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[3398,3838,69,0,4],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"213"}]],"name":"Load","type":"resource"}],"data":[3483,3840,69,0,4],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":213},{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":70},{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":13}]],"name":"merge_path.cl:213 > merge_path.cl:70 > \\nmerge_path.cl:13","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"213"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"213"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[12,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":213},{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":72}]],"name":"merge_path.cl:213 > merge_path.cl:72","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"213"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"213"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[3396,3838,69,0,4],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"213"}]],"name":"Load","type":"resource"}],"data":[3432,3839,69,0,4],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":213},{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":72},{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":12}]],"name":"merge_path.cl:213 > merge_path.cl:72 > \\nmerge_path.cl:12","replace_name":true,"type":"resource"},{"children":[{"count":3,"data":[3,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"213"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"213"}]],"name":"1-bit Or","type":"resource"},{"count":3,"data":[81,2,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"213"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[3398,3838,69,0,4],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"213"}]],"name":"Load","type":"resource"}],"data":[3483,3840,69,0,4],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":213},{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":72},{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":13}]],"name":"merge_path.cl:213 > merge_path.cl:72 > \\nmerge_path.cl:13","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"213"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"213"}]],"name":"1-bit Xor","type":"resource"}],"data":[2,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":213},{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":76}]],"name":"merge_path.cl:213 > merge_path.cl:76","replace_name":true,"type":"resource"},{"children":[{"count":2,"data":[52,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"213"}]],"name":"32-bit Select","type":"resource"}],"data":[52,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":213},{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":82}]],"name":"merge_path.cl:213 > merge_path.cl:82","replace_name":true,"type":"resource"}],"data":[14282,15395,276,0,16],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":213}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl:213","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[32,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"219"}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[60,41,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"219"}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[92,41,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":219}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl:219","replace_name":"true","type":"resource"},{"children":[{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"220"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":220},{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":46}]],"name":"merge_path.cl:220 > merge_path.cl:46","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"220"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"220"}]],"name":"32-bit Integer Subtract","type":"resource"},{"count":2,"data":[52,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"220"}]],"name":"32-bit Select","type":"resource"}],"data":[119,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":220},{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":47}]],"name":"merge_path.cl:220 > merge_path.cl:47","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"220"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"220"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"220"}]],"name":"32-bit Integer Subtract","type":"resource"}],"data":[93,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":220},{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":64}]],"name":"merge_path.cl:220 > merge_path.cl:64","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"220"}]],"name":"32-bit Integer Subtract","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"220"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"220"}]],"name":"32-bit Select","type":"resource"}],"data":[90,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":220},{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":65}]],"name":"merge_path.cl:220 > merge_path.cl:65","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"220"}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":220},{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":63}]],"name":"merge_path.cl:220 > merge_path.cl:63","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"220"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[10,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"220"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":220},{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":70}]],"name":"merge_path.cl:220 > merge_path.cl:70","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"220"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"220"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[3396,3838,69,0,4],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"220"}]],"name":"Load","type":"resource"}],"data":[3432,3839,69,0,4],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":220},{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":70},{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":12}]],"name":"merge_path.cl:220 > merge_path.cl:70 > \\nmerge_path.cl:12","replace_name":true,"type":"resource"},{"children":[{"count":3,"data":[3,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"220"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"220"}]],"name":"1-bit Or","type":"resource"},{"count":3,"data":[81,2,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"220"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[3398,3838,69,0,4],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"220"}]],"name":"Load","type":"resource"}],"data":[3483,3840,69,0,4],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":220},{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":70},{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":13}]],"name":"merge_path.cl:220 > merge_path.cl:70 > \\nmerge_path.cl:13","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"220"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"220"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[12,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":220},{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":72}]],"name":"merge_path.cl:220 > merge_path.cl:72","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"220"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"220"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[3396,3838,69,0,4],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"220"}]],"name":"Load","type":"resource"}],"data":[3432,3839,69,0,4],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":220},{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":72},{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":12}]],"name":"merge_path.cl:220 > merge_path.cl:72 > \\nmerge_path.cl:12","replace_name":true,"type":"resource"},{"children":[{"count":3,"data":[3,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"220"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"220"}]],"name":"1-bit Or","type":"resource"},{"count":3,"data":[81,2,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"220"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[3398,3838,69,0,4],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"220"}]],"name":"Load","type":"resource"}],"data":[3483,3840,69,0,4],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":220},{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":72},{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":13}]],"name":"merge_path.cl:220 > merge_path.cl:72 > \\nmerge_path.cl:13","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"220"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"220"}]],"name":"1-bit Xor","type":"resource"}],"data":[2,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":220},{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":76}]],"name":"merge_path.cl:220 > merge_path.cl:76","replace_name":true,"type":"resource"},{"children":[{"count":2,"data":[52,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"220"}]],"name":"32-bit Select","type":"resource"}],"data":[52,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":220},{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":82}]],"name":"merge_path.cl:220 > merge_path.cl:82","replace_name":true,"type":"resource"}],"data":[14276,15363,276,0,16],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":220}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl:220","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[17,33,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":"257"}]],"name":"llvm.fpga.wg.limiter.exit","type":"resource"}],"data":[17,33,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl","line":257}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl:257","replace_name":"true","type":"resource"}],"compute_units":1,"data":[59469,73228.96,1053,0,320],"debug":[[{"filename":"addition_kernels_256/merge_path.cl","line":194}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"merge","total_kernel_resources":[59469,73229,1053,0,320],"total_percent":[11.2052,7.70939,4.28541,38.8131,0],"type":"function"},{"children":[{"data":[0,0,0,0,0],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"children":[{"count":"1","data":[406,520,11,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":2,"data":[1,1,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Xor","type":"resource"}],"data":[407,521,11,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prepare_positions.cl","line":"11"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prepare_positions.cl","line":11}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prepare_positions.cl:11","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prepare_positions.cl","line":"12"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[1791,1377,0,0,31],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prepare_positions.cl","line":"12"}]],"name":"Store","type":"resource"}],"data":[1802,1377,0,0,31],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prepare_positions.cl","line":12}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prepare_positions.cl:12","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prepare_positions.cl","line":"13"}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[3,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prepare_positions.cl","line":"13"}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[22,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prepare_positions.cl","line":"13"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":4,"data":[4264,7229,83,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prepare_positions.cl","line":"13"}]],"name":"Load","type":"resource"}],"data":[4291,7229,83,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prepare_positions.cl","line":13}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prepare_positions.cl:13","replace_name":"true","type":"resource"}],"compute_units":1,"data":[7873,11539,94,0,41],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"prepare_array_for_positions","total_kernel_resources":[7873,11539,94,0,41],"total_percent":[1.59948,1.01744,0.675269,3.4648,0],"type":"function"},{"children":[{"data":[116,94,25,0,15],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1079,2555.29,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[132,1024,8,0,0],"details":[{"Additional information":[{"details":[{"text":"Reduce the number of write accesses or fix banking to make this memory system stall-free.","type":"text"}],"text":"Requested size 2048 bytes, implemented size 12288 bytes, <b>stallable</b>, 7 reads and 6 writes. ","type":"text"},{"text":"For each replicate, 6 private copies were created to efficiently support multiple simultaneous workgroups. This resulted in no increase in actual block RAM usage.","type":"text"},{"text":"Banked on bits 2, 3 into 4 separate banks.","type":"text"}],"Bank depth":"128 words","Bank width":"32 bits","Clock":"Running memory at 2x clock to support more concurrent ports","Implemented size":"12288 bytes","Local memory":"Potentially inefficient configuration","Memory Usage":"8 RAMs","Number of banks":"4 (banked on bits 2, 3)","Number of private copies":"6","Number of replicates":"1","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"2048 bytes","type":"table"},{"text":"Potentially inefficient configuration,\\n2048B requested,\\n12288B implemented.","type":"brief"}],"name":"prefix_sum_256.cl:19 (tmp)","type":"resource"},{"children":[{"count":5,"data":[3251,5446,55,0,45],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"}],"data":[3252,5446,55,0,45],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl","line":"20"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl","line":"20"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[244,1025,7.5,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl","line":"20"}]],"name":"Load","type":"resource"},{"count":1,"data":[107,269,0,0,4],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl","line":"20"}]],"name":"Store","type":"resource"}],"data":[402,1295,7.5,0,4],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl","line":20}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl:20","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl","line":"21"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl","line":"21"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[244,1025,7.5,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl","line":"21"}]],"name":"Load","type":"resource"},{"count":1,"data":[107,270,0,0,4],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl","line":"21"}]],"name":"Store","type":"resource"}],"data":[402,1296,7.5,0,4],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl","line":21}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl:21","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl","line":"23"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl","line":23}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl:23","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl","line":"26"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl","line":26}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl:26","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[82,199,0,1.5,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl","line":"28"}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[82,199,0,1.5,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl","line":28}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl:28","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[82,199,0,1.5,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl","line":"29"}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[82,199,0,1.5,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl","line":29}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl:29","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl","line":"30"}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[550,438,0,0,8],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl","line":"30"}]],"name":"Load","type":"resource"},{"count":1,"data":[107,270,0,0,4],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl","line":"30"}]],"name":"Store","type":"resource"}],"data":[689,708,0,0,12],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl","line":30}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl:30","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[9,9,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl","line":"62"}]],"name":"llvm.fpga.simple.barrier","type":"resource"}],"data":[9,9,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl","line":62}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl:62","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[54,41,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl","line":"65"}]],"name":"Load","type":"resource"},{"count":1,"data":[183.5,1086,0,0,15.5],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl","line":"65"}]],"name":"Store","type":"resource"}],"data":[237.5,1127,0,0,15.5],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl","line":65}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl:65","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[279,221,0,0,4],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl","line":"69"}]],"name":"Load","type":"resource"},{"count":1,"data":[183.5,1086,0,0,15.5],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl","line":"69"}]],"name":"Store","type":"resource"}],"data":[462.5,1307,0,0,19.5],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl","line":69}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl:69","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[17,33,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl","line":"71"}]],"name":"llvm.fpga.wg.limiter.exit","type":"resource"}],"data":[17,33,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl","line":71}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl:71","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl","line":"46"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl","line":46}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl:46","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl","line":"51"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl","line":51}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl:51","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[32,0,0,1.5,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl","line":"53"}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[32,0,0,1.5,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl","line":53}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl:53","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[32,0,0,1.5,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl","line":"54"}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[32,0,0,1.5,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl","line":54}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl:54","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[275,219,0,0,4],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl","line":"56"}]],"name":"Load","type":"resource"}],"data":[275,219,0,0,4],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl","line":56}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl:56","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl","line":"57"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[275,219,0,0,4],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl","line":"57"}]],"name":"Load","type":"resource"},{"count":1,"data":[107,270,0,0,4],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl","line":"57"}]],"name":"Store","type":"resource"}],"data":[414,489,0,0,8],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl","line":57}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl:57","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[107,270,0,0,4],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl","line":"58"}]],"name":"Store","type":"resource"}],"data":[107,270,0,0,4],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl","line":58}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl:58","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl","line":"38"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl","line":38}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl:38","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[275,219,0,0,4],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl","line":"39"}]],"name":"Load","type":"resource"},{"count":1,"data":[390,2128,0,0,31],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl","line":"39"}]],"name":"Store","type":"resource"}],"data":[665,2347,0,0,35],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl","line":39}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl:39","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[302,1588,0,0,31],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl","line":"40"}]],"name":"Store","type":"resource"}],"data":[302,1588,0,0,31],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl","line":40}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl:40","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[462,192,0,0,4],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl","line":"41"}]],"name":"Store","type":"resource"}],"data":[462,192,0,0,4],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl","line":41}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl:41","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl","line":"44"}]],"name":"1-bit Or","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl","line":44}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl:44","replace_name":"true","type":"resource"}],"compute_units":1,"data":[9379,20401.29,103,6,211],"debug":[[{"filename":"addition_kernels_256/prefix_sum_256.cl","line":19}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"scan_blelloch","total_kernel_resources":[9379,20401.3,103,6,211],"total_percent":[2.65343,1.59164,1.19388,3.79654,0.395257],"type":"function"},{"children":[{"data":[0,0,0,0,0],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"children":[{"count":"1","data":[353,376,12,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"}],"data":[356,377,12,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":2,"data":[22,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/set_positions.cl","line":"13"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[504,2050,15,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/set_positions.cl","line":"13"}]],"name":"Load","type":"resource"}],"data":[526,2050,15,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/set_positions.cl","line":13}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/set_positions.cl:13","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[13,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/set_positions.cl","line":"14"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1520,2149.5,21,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/set_positions.cl","line":"14"}]],"name":"Load","type":"resource"},{"count":1,"data":[195,1064,0,0,15.5],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/set_positions.cl","line":"14"}]],"name":"Store","type":"resource"}],"data":[1728,3213.5,21,0,15.5],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/set_positions.cl","line":14}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/set_positions.cl:14","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1520,2149.5,21,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/set_positions.cl","line":"15"}]],"name":"Load","type":"resource"},{"count":1,"data":[195.5,1064,0,0,15.5],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/set_positions.cl","line":"15"}]],"name":"Store","type":"resource"}],"data":[1715.5,3213.5,21,0,15.5],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/set_positions.cl","line":15}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/set_positions.cl:15","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/set_positions.cl","line":"19"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/set_positions.cl","line":"19"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/set_positions.cl","line":"19"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[37,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/set_positions.cl","line":19}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/set_positions.cl:19","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/set_positions.cl","line":"21"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[6080,8598,84,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/set_positions.cl","line":"21"}]],"name":"Load","type":"resource"}],"data":[6091,8598,84,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/set_positions.cl","line":21}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/set_positions.cl:21","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[13,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/set_positions.cl","line":"22"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1520,2149.5,21,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/set_positions.cl","line":"22"}]],"name":"Load","type":"resource"},{"count":1,"data":[195,1064,0,0,15.5],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/set_positions.cl","line":"22"}]],"name":"Store","type":"resource"}],"data":[1728,3213.5,21,0,15.5],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/set_positions.cl","line":22}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/set_positions.cl:22","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1520,2149.5,21,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/set_positions.cl","line":"23"}]],"name":"Load","type":"resource"},{"count":1,"data":[195.5,1064,0,0,15.5],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/set_positions.cl","line":"23"}]],"name":"Store","type":"resource"}],"data":[1715.5,3213.5,21,0,15.5],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/set_positions.cl","line":23}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/set_positions.cl:23","replace_name":"true","type":"resource"}],"compute_units":1,"data":[15235,26291,195,0,72],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"set_positions","total_kernel_resources":[15235,26291,195,0,72],"total_percent":[3.33572,1.95166,1.53857,7.18762,0],"type":"function"},{"children":[{"data":[8,6,0,0,7],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"children":[{"count":"1","data":[194,615,2,0,12],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[194,615,2,0,12],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/update_pref_sum.cl","line":"10"}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/update_pref_sum.cl","line":10}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/update_pref_sum.cl:10","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/update_pref_sum.cl","line":"11"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/update_pref_sum.cl","line":11}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/update_pref_sum.cl:11","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[531,170,4,7,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/update_pref_sum.cl","line":"12"}]],"name":"32-bit Unsigned Integer Divide","type":"resource"}],"data":[531,170,4,7,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/update_pref_sum.cl","line":12}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/update_pref_sum.cl:12","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/update_pref_sum.cl","line":"13"}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[1008,4100,30,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/update_pref_sum.cl","line":"13"}]],"name":"Load","type":"resource"},{"count":1,"data":[391,2128,0,0,31],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/update_pref_sum.cl","line":"13"}]],"name":"Store","type":"resource"}],"data":[1431,6228,30,0,31],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/update_pref_sum.cl","line":13}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/update_pref_sum.cl:13","replace_name":"true","type":"resource"}],"compute_units":1,"data":[3569,9431,36,7,60],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"update_pref_sum","total_kernel_resources":[3569,9431,36,7,60],"total_percent":[1.07708,0.558169,0.551908,1.32694,0.461133],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[101380,161847.25,1501,13,704],"debug_enabled":"true","max_resources":[854400,1708800,2713,1518,42720],"name":"Kernel System","total":[168180,295447,1683,13,704],"total_percent":[36.9802,21.3319,17.2897,62.0346,0.85639],"type":"module"};
var mavJSON={"nodes":[{"type":"kernel", "id":2, "name":"merge", "children":[{"type":"bb", "id":3, "name":"merge.B0", "children":[{"type":"inst", "id":17, "name":"Store", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":199}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"a_start", "Start Cycle":"7", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":18, "name":"Store", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":199}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"a_end", "Start Cycle":"7", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":19, "name":"Store", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":199}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"b_start", "Start Cycle":"7", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":20, "name":"Store", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":199}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"b_end", "Start Cycle":"7", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":60, "name":"Begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":61, "name":"End", "details":[{"type":"table", "Start Cycle":"8", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"8"}]}, {"type":"bb", "id":4, "name":"merge.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":5, "name":"merge.B2", "children":[{"type":"inst", "id":21, "name":"Load", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":12}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Burst-coalesced non-aligned cached", "Stall-free":"No", "Start Cycle":"2", "Latency":"142", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":22, "name":"Load", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":12}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Burst-coalesced non-aligned cached", "Stall-free":"No", "Start Cycle":"2", "Latency":"142", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":23, "name":"Load", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":13}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Burst-coalesced non-aligned cached", "Stall-free":"No", "Start Cycle":"145", "Latency":"142", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":24, "name":"Load", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":13}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Burst-coalesced non-aligned cached", "Stall-free":"No", "Start Cycle":"145", "Latency":"142", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":62, "name":"Loop Input", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":76}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"63"}]}, {"type":"inst", "id":63, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"289", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"289", "II":"0", "Subloops":"No", "Pipelined":"No", "Fmax Bottlenecks":"No", "Loop Info":"Loop is not pipelined. See Loops Analysis for more information."}]}, {"type":"bb", "id":6, "name":"merge.B3", "details":[{"type":"table", "Latency":"3"}]}, {"type":"bb", "id":7, "name":"merge.B4", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":8, "name":"merge.B5", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":9, "name":"merge.B6", "children":[{"type":"inst", "id":25, "name":"Load", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":12}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Burst-coalesced non-aligned cached", "Stall-free":"No", "Start Cycle":"2", "Latency":"142", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":26, "name":"Load", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":12}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Burst-coalesced non-aligned cached", "Stall-free":"No", "Start Cycle":"2", "Latency":"142", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":27, "name":"Load", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":13}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Burst-coalesced non-aligned cached", "Stall-free":"No", "Start Cycle":"145", "Latency":"142", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":28, "name":"Load", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":13}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Burst-coalesced non-aligned cached", "Stall-free":"No", "Start Cycle":"145", "Latency":"142", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":64, "name":"Loop Input", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":76}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"65"}]}, {"type":"inst", "id":65, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"289", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"289", "II":"0", "Subloops":"No", "Pipelined":"No", "Fmax Bottlenecks":"No", "Loop Info":"Loop is not pipelined. See Loops Analysis for more information."}]}, {"type":"bb", "id":10, "name":"merge.B7", "children":[{"type":"inst", "id":29, "name":"Load", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":12}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Burst-coalesced non-aligned cached", "Stall-free":"No", "Start Cycle":"2", "Latency":"142", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":30, "name":"Load", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":12}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Burst-coalesced non-aligned cached", "Stall-free":"No", "Start Cycle":"2", "Latency":"142", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":31, "name":"Load", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":13}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Burst-coalesced non-aligned cached", "Stall-free":"No", "Start Cycle":"145", "Latency":"142", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":32, "name":"Load", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":13}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Burst-coalesced non-aligned cached", "Stall-free":"No", "Start Cycle":"145", "Latency":"142", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":66, "name":"Loop Input", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":76}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"67"}]}, {"type":"inst", "id":67, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"289", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"289", "II":"0", "Subloops":"No", "Pipelined":"No", "Fmax Bottlenecks":"No", "Loop Info":"Loop is not pipelined. See Loops Analysis for more information."}]}, {"type":"bb", "id":11, "name":"merge.B8", "children":[{"type":"inst", "id":33, "name":"Load", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":25}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"ab_rows_local", "Start Cycle":"3", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":34, "name":"Load", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":25}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"ab_rows_local", "Start Cycle":"3", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":35, "name":"Load", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":26}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"ab_cols_local", "Start Cycle":"8", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":36, "name":"Load", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":26}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"ab_cols_local", "Start Cycle":"8", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":37, "name":"Load", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":25}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"ab_rows_local", "Start Cycle":"3", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":38, "name":"Load", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":25}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"ab_rows_local", "Start Cycle":"3", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":39, "name":"Load", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":26}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"ab_cols_local", "Start Cycle":"8", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":40, "name":"Load", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":26}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"ab_cols_local", "Start Cycle":"8", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":68, "name":"Loop Input", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":133}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"69"}]}, {"type":"inst", "id":69, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"16", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"16", "II":"0", "Subloops":"No", "Pipelined":"No", "Fmax Bottlenecks":"No", "Loop Info":"Loop is not pipelined. See Loops Analysis for more information."}]}, {"type":"bb", "id":12, "name":"merge.B9", "children":[{"type":"inst", "id":41, "name":"Load", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":25}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"ab_rows_local", "Start Cycle":"1", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":42, "name":"Load", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":141}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"ab_rows_local", "Start Cycle":"1", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":43, "name":"Load", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":26}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"ab_cols_local", "Start Cycle":"6", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":44, "name":"Load", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":26}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"ab_cols_local", "Start Cycle":"6", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":45, "name":"Load", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":149}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"ab_cols_local", "Start Cycle":"11", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":46, "name":"Store", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":148}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"18", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":47, "name":"Store", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":137}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"18", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":70, "name":"Begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":71, "name":"End", "details":[{"type":"table", "Start Cycle":"20", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"20"}]}, {"type":"bb", "id":13, "name":"merge.B10", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":14, "name":"merge.B11", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":15, "name":"merge.B12", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":16, "name":"merge.B13", "children":[{"type":"inst", "id":48, "name":"Store", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":207}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"a_end", "Start Cycle":"1", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":49, "name":"Store", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":208}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"b_end", "Start Cycle":"1", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":50, "name":"Store", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":222}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"a_start", "Start Cycle":"1", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":51, "name":"Store", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":223}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"b_start", "Start Cycle":"1", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":52, "name":"Load", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":233}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"a_end", "Start Cycle":"5", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":53, "name":"Load", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":233}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"a_start", "Start Cycle":"5", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":54, "name":"Load", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":234}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"b_end", "Start Cycle":"6", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":55, "name":"Load", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":234}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"b_start", "Start Cycle":"6", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":56, "name":"Load", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":246}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced cached", "Stall-free":"No", "Start Cycle":"15", "Latency":"135", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":57, "name":"Load", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":247}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced cached", "Stall-free":"No", "Start Cycle":"15", "Latency":"135", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":58, "name":"Store", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":246}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"ab_rows_local", "Start Cycle":"151", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":59, "name":"Store", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":247}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"ab_cols_local", "Start Cycle":"151", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":72, "name":"Begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":73, "name":"End", "details":[{"type":"table", "Start Cycle":"156", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"156"}]}, {"type":"memtype", "id":74, "name":"Local Memory", "children":[{"type":"memsys", "id":75, "name":"a_start", "debug":[[{"filename":"addition_kernels_256/merge_path.cl", "line":197}]], "details":[{"type":"table", "Requested size":"4 bytes", "Implemented size":"4 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"1 word", "Number of replicates":"1", "Number of private copies":"8", "Additional Information":[{"type":"text", "text":"For each replicate, 8 private copies were created to efficiently support multiple simultaneous workgroups"}, {"type":"text", "text":"Running memory at 2x clock to support more concurrent ports"}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/chn1469549457114.html"}]}]}]}, {"type":"memsys", "id":80, "name":"a_end", "debug":[[{"filename":"addition_kernels_256/merge_path.cl", "line":197}]], "details":[{"type":"table", "Requested size":"4 bytes", "Implemented size":"4 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"1 word", "Number of replicates":"1", "Number of private copies":"8", "Additional Information":[{"type":"text", "text":"For each replicate, 8 private copies were created to efficiently support multiple simultaneous workgroups"}, {"type":"text", "text":"Running memory at 2x clock to support more concurrent ports"}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/chn1469549457114.html"}]}]}]}, {"type":"memsys", "id":85, "name":"b_start", "debug":[[{"filename":"addition_kernels_256/merge_path.cl", "line":197}]], "details":[{"type":"table", "Requested size":"4 bytes", "Implemented size":"4 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"1 word", "Number of replicates":"1", "Number of private copies":"8", "Additional Information":[{"type":"text", "text":"For each replicate, 8 private copies were created to efficiently support multiple simultaneous workgroups"}, {"type":"text", "text":"Running memory at 2x clock to support more concurrent ports"}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/chn1469549457114.html"}]}]}]}, {"type":"memsys", "id":90, "name":"b_end", "debug":[[{"filename":"addition_kernels_256/merge_path.cl", "line":197}]], "details":[{"type":"table", "Requested size":"4 bytes", "Implemented size":"4 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"1 word", "Number of replicates":"1", "Number of private copies":"8", "Additional Information":[{"type":"text", "text":"For each replicate, 8 private copies were created to efficiently support multiple simultaneous workgroups"}, {"type":"text", "text":"Running memory at 2x clock to support more concurrent ports"}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/chn1469549457114.html"}]}]}]}, {"type":"memsys", "id":95, "name":"ab_cols_local", "debug":[[{"filename":"addition_kernels_256/merge_path.cl", "line":194}]], "details":[{"type":"table", "Requested size":"1024 bytes", "Implemented size":"7168 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"256 words", "Number of replicates":"7", "Number of private copies":"8", "Additional Information":[{"type":"text", "text":"For each replicate, 8 private copies were created to efficiently support multiple simultaneous workgroups"}, {"type":"text", "text":"For each bank, 7 replicates were created to efficiently support multiple accesses"}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/chn1469549457114.html"}]}]}]}, {"type":"memsys", "id":105, "name":"ab_rows_local", "debug":[[{"filename":"addition_kernels_256/merge_path.cl", "line":195}]], "details":[{"type":"table", "Requested size":"1024 bytes", "Implemented size":"2048 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"256 words", "Number of replicates":"2", "Number of private copies":"8", "Additional Information":[{"type":"text", "text":"For each replicate, 8 private copies were created to efficiently support multiple simultaneous workgroups"}, {"type":"text", "text":"For each bank, 2 replicates were created to efficiently support multiple accesses"}, {"type":"text", "text":"Running memory at 2x clock to support more concurrent ports"}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/chn1469549457114.html"}]}]}]}]}]}, {"type":"kernel", "id":115, "name":"scan_blelloch", "children":[{"type":"bb", "id":116, "name":"scan_blelloch.B0", "children":[{"type":"inst", "id":121, "name":"Load", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl", "line":20}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Loads from":"global_id", "Start Cycle":"1", "Latency":"150", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":122, "name":"Store", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl", "line":20}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"No", "Stores to":"tmp", "Start Cycle":"152", "Latency":"7", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":123, "name":"Store", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl", "line":21}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"No", "Stores to":"tmp", "Start Cycle":"152", "Latency":"7", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":138, "name":"Begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":139, "name":"End", "details":[{"type":"table", "Start Cycle":"159", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"159"}]}, {"type":"bb", "id":117, "name":"scan_blelloch.B1", "children":[{"type":"inst", "id":124, "name":"Load", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl", "line":30}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"No", "Loads from":"tmp", "Start Cycle":"259", "Latency":"7", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":125, "name":"Load", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl", "line":30}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"No", "Loads from":"tmp", "Start Cycle":"259", "Latency":"7", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":126, "name":"Store", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl", "line":30}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"No", "Stores to":"tmp", "Start Cycle":"267", "Latency":"7", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":140, "name":"Loop Input", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl", "line":23}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"141"}]}, {"type":"inst", "id":141, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"274", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"274", "II":"0", "Subloops":"No", "Pipelined":"No", "Fmax Bottlenecks":"No", "Loop Info":"Loop is not pipelined. See Loops Analysis for more information."}]}, {"type":"bb", "id":118, "name":"scan_blelloch.B2", "children":[{"type":"inst", "id":127, "name":"Load", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl", "line":65}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp", "Start Cycle":"259", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":128, "name":"Load", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl", "line":69}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"No", "Loads from":"tmp", "Start Cycle":"258", "Latency":"7", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":129, "name":"Store", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl", "line":65}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Stores to":"global_id", "Start Cycle":"272", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":142, "name":"Begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":143, "name":"End", "details":[{"type":"table", "Start Cycle":"274", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"274"}]}, {"type":"bb", "id":119, "name":"scan_blelloch.B3", "children":[{"type":"inst", "id":130, "name":"Load", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl", "line":56}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"No", "Loads from":"tmp", "Start Cycle":"259", "Latency":"7", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":131, "name":"Load", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl", "line":57}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"No", "Loads from":"tmp", "Start Cycle":"259", "Latency":"7", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":132, "name":"Store", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl", "line":57}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"No", "Stores to":"tmp", "Start Cycle":"267", "Latency":"7", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":133, "name":"Store", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl", "line":58}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"No", "Stores to":"tmp", "Start Cycle":"274", "Latency":"7", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":144, "name":"Loop Input", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl", "line":46}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"145"}]}, {"type":"inst", "id":145, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"281", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"281", "II":"0", "Subloops":"No", "Pipelined":"No", "Fmax Bottlenecks":"No", "Loop Info":"Loop is not pipelined. See Loops Analysis for more information."}]}, {"type":"bb", "id":120, "name":"scan_blelloch.B4", "children":[{"type":"inst", "id":134, "name":"Load", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl", "line":39}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"No", "Loads from":"tmp", "Start Cycle":"0", "Latency":"7", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":135, "name":"Store", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl", "line":39}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"8", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":136, "name":"Store", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl", "line":40}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Stores to":"total_sum", "Start Cycle":"8", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":137, "name":"Store", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl", "line":41}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"No", "Stores to":"tmp", "Start Cycle":"8", "Latency":"7", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":146, "name":"Begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":147, "name":"End", "details":[{"type":"table", "Start Cycle":"268", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"268"}]}, {"type":"memtype", "id":148, "name":"Local Memory", "children":[{"type":"memsys", "id":149, "name":"tmp", "debug":[[{"filename":"addition_kernels_256/prefix_sum_256.cl", "line":19}]], "details":[{"type":"table", "Requested size":"2048 bytes", "Implemented size":"2048 bytes", "Number of banks":"4", "Bank width":"32 bits", "Bank depth":"128 words", "Number of replicates":"1", "Number of private copies":"6", "Additional Information":[{"type":"text", "text":"For each replicate, 6 private copies were created to efficiently support multiple simultaneous workgroups"}, {"type":"text", "text":"Running memory at 2x clock to support more concurrent ports"}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/chn1469549457114.html"}]}]}]}]}]}, {"type":"kernel", "id":180, "name":"prepare_array_for_positions", "children":[{"type":"bb", "id":181, "name":"prepare_array_for_positions.B0", "children":[{"type":"inst", "id":182, "name":"Load", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prepare_positions.cl", "line":13}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"1", "Latency":"193", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":183, "name":"Load", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prepare_positions.cl", "line":13}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Prefetching", "Stall-free":"No", "Loads from":"global_id", "Start Cycle":"192", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":184, "name":"Load", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prepare_positions.cl", "line":13}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced cached", "Stall-free":"No", "Start Cycle":"195", "Latency":"193", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":185, "name":"Load", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prepare_positions.cl", "line":13}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Prefetching", "Stall-free":"No", "Loads from":"global_id", "Start Cycle":"195", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":186, "name":"Store", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prepare_positions.cl", "line":12}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"389", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":187, "name":"Begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":188, "name":"End", "details":[{"type":"table", "Start Cycle":"391", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"391"}]}]}, {"type":"kernel", "id":189, "name":"set_positions", "children":[{"type":"bb", "id":190, "name":"set_positions.B0", "children":[{"type":"inst", "id":191, "name":"Load", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/set_positions.cl", "line":13}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"1", "Latency":"225", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":192, "name":"Load", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/set_positions.cl", "line":21}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced cached", "Stall-free":"No", "Start Cycle":"227", "Latency":"225", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":193, "name":"Load", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/set_positions.cl", "line":21}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced cached", "Stall-free":"No", "Loads from":"global_id", "Start Cycle":"227", "Latency":"225", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":194, "name":"Load", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/set_positions.cl", "line":14}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced cached", "Stall-free":"No", "Start Cycle":"453", "Latency":"225", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":195, "name":"Store", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/set_positions.cl", "line":14}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"679", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":196, "name":"Load", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/set_positions.cl", "line":15}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced cached", "Stall-free":"No", "Start Cycle":"453", "Latency":"225", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":197, "name":"Store", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/set_positions.cl", "line":15}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"679", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":198, "name":"Begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":199, "name":"End", "details":[{"type":"table", "Start Cycle":"681", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"681"}]}]}, {"type":"kernel", "id":200, "name":"update_pref_sum", "children":[{"type":"bb", "id":201, "name":"update_pref_sum.B0", "children":[{"type":"inst", "id":202, "name":"Load", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/update_pref_sum.cl", "line":13}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"32", "Latency":"161", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":203, "name":"Load", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/update_pref_sum.cl", "line":13}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"32", "Latency":"161", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":204, "name":"Store", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/update_pref_sum.cl", "line":13}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"194", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":205, "name":"Begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":206, "name":"End", "details":[{"type":"table", "Start Cycle":"196", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"196"}]}]}, {"type":"memtype", "id":1, "name":"Global Memory", "children":[{"type":"memsys", "id":114, "name":"DDR", "details":[{"type":"table", "Number of banks":"1"}]}]}], "links":[{"from":75, "to":53}, {"from":17, "to":75}, {"from":50, "to":75}, {"from":80, "to":52}, {"from":18, "to":80}, {"from":48, "to":80}, {"from":85, "to":55}, {"from":19, "to":85}, {"from":51, "to":85}, {"from":90, "to":54}, {"from":20, "to":90}, {"from":49, "to":90}, {"from":95, "to":35}, {"from":95, "to":36}, {"from":95, "to":39}, {"from":95, "to":40}, {"from":95, "to":43}, {"from":95, "to":44}, {"from":95, "to":45}, {"from":59, "to":95}, {"from":105, "to":33}, {"from":105, "to":34}, {"from":105, "to":37}, {"from":105, "to":38}, {"from":105, "to":41}, {"from":105, "to":42}, {"from":58, "to":105}, {"from":17, "to":61}, {"from":18, "to":61}, {"from":19, "to":61}, {"from":20, "to":61}, {"from":61, "to":4}, {"from":63, "to":62}, {"from":4, "to":62}, {"from":21, "to":63}, {"from":22, "to":63}, {"from":23, "to":63}, {"from":24, "to":63}, {"from":61, "to":6}, {"from":6, "to":7}, {"from":6, "to":8}, {"from":65, "to":64}, {"from":8, "to":64}, {"from":25, "to":65}, {"from":26, "to":65}, {"from":27, "to":65}, {"from":28, "to":65}, {"from":67, "to":66}, {"from":7, "to":66}, {"from":29, "to":67}, {"from":30, "to":67}, {"from":31, "to":67}, {"from":32, "to":67}, {"from":69, "to":68}, {"from":73, "to":68}, {"from":35, "to":69}, {"from":36, "to":69}, {"from":39, "to":69}, {"from":40, "to":69}, {"from":69, "to":70}, {"from":45, "to":71}, {"from":46, "to":71}, {"from":47, "to":71}, {"from":63, "to":13}, {"from":65, "to":14}, {"from":67, "to":15}, {"from":15, "to":72}, {"from":14, "to":72}, {"from":13, "to":72}, {"from":48, "to":73}, {"from":49, "to":73}, {"from":50, "to":73}, {"from":51, "to":73}, {"from":52, "to":73}, {"from":53, "to":73}, {"from":54, "to":73}, {"from":55, "to":73}, {"from":56, "to":73}, {"from":57, "to":73}, {"from":58, "to":73}, {"from":59, "to":73}, {"from":60, "to":17}, {"from":60, "to":18}, {"from":60, "to":19}, {"from":60, "to":20}, {"from":62, "to":21}, {"from":62, "to":22}, {"from":21, "to":23}, {"from":22, "to":23}, {"from":21, "to":24}, {"from":22, "to":24}, {"from":64, "to":25}, {"from":64, "to":26}, {"from":25, "to":27}, {"from":26, "to":27}, {"from":25, "to":28}, {"from":26, "to":28}, {"from":66, "to":29}, {"from":66, "to":30}, {"from":29, "to":31}, {"from":30, "to":31}, {"from":29, "to":32}, {"from":30, "to":32}, {"from":68, "to":33}, {"from":68, "to":34}, {"from":33, "to":35}, {"from":34, "to":35}, {"from":33, "to":36}, {"from":34, "to":36}, {"from":68, "to":37}, {"from":68, "to":38}, {"from":37, "to":39}, {"from":38, "to":39}, {"from":37, "to":40}, {"from":38, "to":40}, {"from":70, "to":41}, {"from":70, "to":42}, {"from":41, "to":43}, {"from":42, "to":43}, {"from":41, "to":44}, {"from":42, "to":44}, {"from":41, "to":45}, {"from":42, "to":45}, {"from":43, "to":45}, {"from":44, "to":45}, {"from":45, "to":46}, {"from":45, "to":47}, {"from":72, "to":48}, {"from":72, "to":49}, {"from":72, "to":50}, {"from":72, "to":51}, {"from":48, "to":52}, {"from":49, "to":52}, {"from":50, "to":52}, {"from":51, "to":52}, {"from":48, "to":53}, {"from":49, "to":53}, {"from":50, "to":53}, {"from":51, "to":53}, {"from":48, "to":54}, {"from":49, "to":54}, {"from":50, "to":54}, {"from":51, "to":54}, {"from":48, "to":55}, {"from":49, "to":55}, {"from":50, "to":55}, {"from":51, "to":55}, {"from":52, "to":56}, {"from":53, "to":56}, {"from":54, "to":56}, {"from":55, "to":56}, {"from":52, "to":57}, {"from":53, "to":57}, {"from":54, "to":57}, {"from":55, "to":57}, {"from":52, "to":58}, {"from":53, "to":58}, {"from":54, "to":58}, {"from":55, "to":58}, {"from":56, "to":58}, {"from":52, "to":59}, {"from":53, "to":59}, {"from":54, "to":59}, {"from":55, "to":59}, {"from":57, "to":59}, {"from":114, "to":21}, {"from":114, "to":25}, {"from":114, "to":27}, {"from":114, "to":28}, {"from":46, "to":114}, {"from":114, "to":31}, {"from":114, "to":57}, {"from":47, "to":114}, {"from":114, "to":22}, {"from":114, "to":32}, {"from":114, "to":30}, {"from":114, "to":56}, {"from":114, "to":29}, {"from":114, "to":26}, {"from":114, "to":23}, {"from":114, "to":24}, {"from":149, "to":124}, {"from":123, "to":149}, {"from":149, "to":131}, {"from":126, "to":149}, {"from":149, "to":125}, {"from":132, "to":149}, {"from":149, "to":134}, {"from":149, "to":127}, {"from":149, "to":128}, {"from":133, "to":149}, {"from":149, "to":130}, {"from":137, "to":149}, {"from":122, "to":149}, {"from":121, "to":139}, {"from":122, "to":139}, {"from":123, "to":139}, {"from":141, "to":140}, {"from":139, "to":140}, {"from":124, "to":141}, {"from":125, "to":141}, {"from":126, "to":141}, {"from":145, "to":142}, {"from":127, "to":143}, {"from":128, "to":143}, {"from":129, "to":143}, {"from":145, "to":144}, {"from":147, "to":144}, {"from":130, "to":145}, {"from":131, "to":145}, {"from":132, "to":145}, {"from":133, "to":145}, {"from":141, "to":146}, {"from":134, "to":147}, {"from":135, "to":147}, {"from":136, "to":147}, {"from":137, "to":147}, {"from":138, "to":121}, {"from":121, "to":122}, {"from":121, "to":123}, {"from":140, "to":124}, {"from":140, "to":125}, {"from":124, "to":126}, {"from":125, "to":126}, {"from":142, "to":127}, {"from":142, "to":128}, {"from":127, "to":129}, {"from":128, "to":129}, {"from":144, "to":130}, {"from":144, "to":131}, {"from":130, "to":132}, {"from":131, "to":132}, {"from":130, "to":133}, {"from":132, "to":133}, {"from":146, "to":134}, {"from":134, "to":135}, {"from":134, "to":136}, {"from":134, "to":137}, {"from":129, "to":114}, {"from":114, "to":121}, {"from":136, "to":114}, {"from":135, "to":114}, {"from":182, "to":188}, {"from":183, "to":188}, {"from":184, "to":188}, {"from":185, "to":188}, {"from":186, "to":188}, {"from":187, "to":182}, {"from":187, "to":183}, {"from":182, "to":184}, {"from":183, "to":184}, {"from":182, "to":185}, {"from":183, "to":185}, {"from":182, "to":186}, {"from":183, "to":186}, {"from":184, "to":186}, {"from":185, "to":186}, {"from":114, "to":184}, {"from":114, "to":182}, {"from":114, "to":185}, {"from":186, "to":114}, {"from":114, "to":183}, {"from":191, "to":199}, {"from":192, "to":199}, {"from":193, "to":199}, {"from":194, "to":199}, {"from":195, "to":199}, {"from":196, "to":199}, {"from":197, "to":199}, {"from":198, "to":191}, {"from":191, "to":192}, {"from":191, "to":193}, {"from":191, "to":194}, {"from":192, "to":194}, {"from":193, "to":194}, {"from":191, "to":195}, {"from":192, "to":195}, {"from":193, "to":195}, {"from":194, "to":195}, {"from":191, "to":196}, {"from":192, "to":196}, {"from":193, "to":196}, {"from":191, "to":197}, {"from":192, "to":197}, {"from":193, "to":197}, {"from":196, "to":197}, {"from":114, "to":194}, {"from":114, "to":196}, {"from":197, "to":114}, {"from":114, "to":192}, {"from":195, "to":114}, {"from":114, "to":193}, {"from":114, "to":191}, {"from":202, "to":206}, {"from":203, "to":206}, {"from":204, "to":206}, {"from":205, "to":202}, {"from":205, "to":203}, {"from":202, "to":204}, {"from":203, "to":204}, {"from":114, "to":202}, {"from":204, "to":114}, {"from":114, "to":203}]};
var loopsJSON={"columns":["", "Pipelined", "II", "Speculated iterations", "Details"], "children":[{"name":"Kernel: merge", "data":["", "", ""], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":179}]], "details":[{"type":"brief", "text":"ND-Range"}, {"type":"text", "text":"ND-Range"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/ipp1476408832230.html"}]}], "children":[{"name":"merge.B7", "data":["No", "n/a", "n/a"], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":76}]], "details":[{"type":"brief", "text":"Thread capacity = 271"}, {"type":"text", "text":"Thread capacity = 271"}], "children":[]}, {"name":"merge.B2", "data":["No", "n/a", "n/a"], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":76}]], "details":[{"type":"brief", "text":"Thread capacity = 271"}, {"type":"text", "text":"Thread capacity = 271"}], "children":[]}, {"name":"merge.B6", "data":["No", "n/a", "n/a"], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":76}]], "details":[{"type":"brief", "text":"Thread capacity = 271"}, {"type":"text", "text":"Thread capacity = 271"}], "children":[]}, {"name":"merge.B8", "data":["No", "n/a", "n/a"], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":133}]], "details":[{"type":"brief", "text":"Thread capacity = 17"}, {"type":"text", "text":"Thread capacity = 17"}], "children":[]}]}, {"name":"Kernel: scan_blelloch", "data":["", "", ""], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl", "line":8}]], "details":[{"type":"brief", "text":"ND-Range"}, {"type":"text", "text":"ND-Range"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/ipp1476408832230.html"}]}], "children":[{"name":"scan_blelloch.B1", "data":["No", "n/a", "n/a"], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl", "line":23}]], "details":[{"type":"brief", "text":"Thread capacity = 512"}, {"type":"text", "text":"Thread capacity = 512"}], "children":[]}, {"name":"scan_blelloch.B3", "data":["No", "n/a", "n/a"], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl", "line":46}]], "details":[{"type":"brief", "text":"Thread capacity = 512"}, {"type":"text", "text":"Thread capacity = 512"}], "children":[]}]}, {"name":"Kernel: prepare_array_for_positions", "data":["", "", ""], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prepare_positions.cl", "line":4}]], "details":[{"type":"brief", "text":"ND-Range"}, {"type":"text", "text":"ND-Range"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/ipp1476408832230.html"}]}]}, {"name":"Kernel: set_positions", "data":["", "", ""], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/set_positions.cl", "line":4}]], "details":[{"type":"brief", "text":"ND-Range"}, {"type":"text", "text":"ND-Range"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/ipp1476408832230.html"}]}]}, {"name":"Kernel: update_pref_sum", "data":["", "", ""], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/update_pref_sum.cl", "line":5}]], "details":[{"type":"brief", "text":"ND-Range"}, {"type":"text", "text":"ND-Range"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/ipp1476408832230.html"}]}]}]};
var loop_attrJSON={"name":"loop_attributes", "id":4294967295, "nodes":[{"name":"merge", "id":2458130576, "clk":"No", "fmax":"240.00", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":186}]], "type":"kernel", "children":[{"name":"merge.B0", "id":2459722864, "af":"240.00", "br":"1", "ci":"0", "ii":"1", "ll":"1", "lt":"8.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "type":"bb"}, {"name":"merge.B1", "id":2462763520, "af":"240.00", "br":"0", "ci":"0", "ii":"1", "ll":"1", "lt":"0.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "type":"bb"}, {"name":"merge.B3", "id":2463479648, "af":"240.00", "br":"1", "ci":"0", "ii":"1", "ll":"1", "lt":"3.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "type":"bb"}, {"name":"merge.B2", "id":2462829568, "af":"240.00", "br":"1", "ci":"0", "ii":"n/a", "ll":"1", "lt":"289.000000", "mi":"n/a", "pl":"No", "tc":"0", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":76}]], "type":"loop"}, {"name":"merge.B4", "id":2463722256, "af":"240.00", "br":"0", "ci":"0", "ii":"1", "ll":"1", "lt":"0.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "type":"bb"}, {"name":"merge.B5", "id":2463798800, "af":"240.00", "br":"0", "ci":"0", "ii":"1", "ll":"1", "lt":"0.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "type":"bb"}, {"name":"merge.B10", "id":2466372496, "af":"240.00", "br":"0", "ci":"0", "ii":"1", "ll":"1", "lt":"0.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "type":"bb"}, {"name":"merge.B7", "id":2464508704, "af":"240.00", "br":"1", "ci":"0", "ii":"n/a", "ll":"1", "lt":"289.000000", "mi":"n/a", "pl":"No", "tc":"0", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":76}]], "type":"loop"}, {"name":"merge.B6", "id":2463868592, "af":"240.00", "br":"1", "ci":"0", "ii":"n/a", "ll":"1", "lt":"289.000000", "mi":"n/a", "pl":"No", "tc":"0", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":76}]], "type":"loop"}, {"name":"merge.B13", "id":2467116880, "af":"240.00", "br":"0", "ci":"0", "ii":"1", "ll":"1", "lt":"156.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "type":"bb"}, {"name":"merge.B12", "id":2467043168, "af":"240.00", "br":"0", "ci":"0", "ii":"1", "ll":"1", "lt":"0.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "type":"bb"}, {"name":"merge.B11", "id":2466975632, "af":"240.00", "br":"0", "ci":"0", "ii":"1", "ll":"1", "lt":"0.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "type":"bb"}, {"name":"merge.B8", "id":2465163808, "af":"240.00", "br":"1", "ci":"0", "ii":"n/a", "ll":"1", "lt":"16.000000", "mi":"n/a", "pl":"No", "tc":"0", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "line":133}]], "type":"loop"}, {"name":"merge.B9", "id":2465404192, "af":"240.00", "br":"0", "ci":"0", "ii":"1", "ll":"1", "lt":"20.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "type":"bb"}]}, {"name":"scan_blelloch", "id":2503191584, "clk":"No", "fmax":"240.00", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl", "line":13}]], "type":"kernel", "children":[{"name":"scan_blelloch.B0", "id":2496877728, "af":"240.00", "br":"0", "ci":"0", "ii":"1", "ll":"1", "lt":"159.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "type":"bb"}, {"name":"scan_blelloch.B1", "id":2493903088, "af":"240.00", "br":"1", "ci":"0", "ii":"n/a", "ll":"1", "lt":"274.000000", "mi":"n/a", "pl":"No", "tc":"0", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl", "line":23}]], "type":"loop"}, {"name":"scan_blelloch.B4", "id":2501687728, "af":"240.00", "br":"0", "ci":"0", "ii":"1", "ll":"1", "lt":"268.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "type":"bb"}, {"name":"scan_blelloch.B3", "id":2502137440, "af":"240.00", "br":"1", "ci":"0", "ii":"n/a", "ll":"1", "lt":"281.000000", "mi":"n/a", "pl":"No", "tc":"0", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl", "line":46}]], "type":"loop"}, {"name":"scan_blelloch.B2", "id":2499931216, "af":"240.00", "br":"0", "ci":"0", "ii":"1", "ll":"1", "lt":"274.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "type":"bb"}]}, {"name":"prepare_array_for_positions", "id":2520577296, "clk":"No", "fmax":"240.00", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prepare_positions.cl", "line":8}]], "type":"kernel", "children":[{"name":"prepare_array_for_positions.B0", "id":2522478464, "af":"240.00", "br":"0", "ci":"0", "ii":"1", "ll":"1", "lt":"391.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "type":"bb"}]}, {"name":"set_positions", "id":2524501312, "clk":"No", "fmax":"240.00", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/set_positions.cl", "line":10}]], "type":"kernel", "children":[{"name":"set_positions.B0", "id":2527021072, "af":"240.00", "br":"0", "ci":"0", "ii":"1", "ll":"1", "lt":"681.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "type":"bb"}]}, {"name":"update_pref_sum", "id":2532722512, "clk":"No", "fmax":"240.00", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/update_pref_sum.cl", "line":8}]], "type":"kernel", "children":[{"name":"update_pref_sum.B0", "id":2533038432, "af":"240.00", "br":"0", "ci":"0", "ii":"1", "ll":"1", "lt":"196.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "type":"bb"}]}]};
var summaryJSON={};
var warningsJSON={"nodes":[{"details":[{"text":"Compiler Warning: addpipe in board_spec.xml is set to 1 which is no longer supported"}],"name":"addpipe in board_spec.xml is set to 1 which is no longer supported"}]};
var fileJSON=[{"path":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "name":"merge_path.cl", "has_active_debug_locs":false, "absName":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/merge_path.cl", "content":"#define __local local\012#define GROUP_SIZE 256\012\012inline\012bool is_greater_global(__global const uint* restrict rowsA,\012                       __global const uint* restrict colsA,\012                       __global const uint* restrict rowsB,\012                       __global const uint* restrict colsB,\012                       uint indexA,\012                       uint indexB) {\012\012    return (rowsA[indexA] > rowsB[indexB]) ||\012           ((rowsA[indexA] == rowsB[indexB]) && (colsA[indexA] > colsB[indexB]));\012\012}\012\012inline\012bool is_greater_local(__local const uint* restrict rowsA,\012                      __local const uint* restrict colsA,\012                      __local const uint* restrict rowsB,\012                      __local const uint* restrict colsB,\012                      uint indexA,\012                      uint indexB) {\012\012    return (rowsA[indexA] > rowsB[indexB]) ||\012           ((rowsA[indexA] == rowsB[indexB]) && (colsA[indexA] > colsB[indexB]));\012\012}\012\012\012\012\012inline\012uint merge_pointer(__global const uint* restrict rowsA,\012                   __global const uint* restrict colsA,\012                   __global const uint* restrict rowsB,\012                   __global const uint* restrict colsB,\012                   uint diag_index,\012                   uint sizeA,\012                   uint sizeB) {\012\012    uint res_size = sizeA + sizeB;\012    uint min_side = sizeA < sizeB ? sizeA : sizeB;\012    uint max_side = res_size - min_side;\012\012    uint diag_length = diag_index < min_side ? diag_index + 2 :\012                               diag_index < max_side ? min_side + 1 :\012                               res_size - diag_index;\012    uint r = diag_length;\012    uint l = 0;\012    uint m = 0;\012\012    uint below_idx_a = 0;\012    uint below_idx_b = 0;\012    uint above_idx_a = 0;\012    uint above_idx_b = 0;\012\012    uint above = 0; //    \012    uint below = 0; //    \012\012\012    while (true) {\012        m = (l + r) / 2;\012        below_idx_a = diag_index < sizeA ? diag_index - m + 1 : sizeA - m;\012        below_idx_b = diag_index < sizeA ? m - 1 : (diag_index - sizeA) + m;\012\012        above_idx_a = below_idx_a - 1;\012        above_idx_b = below_idx_b + 1;\012\012        below = m == 0 ? 1 : is_greater_global(rowsA, colsA, rowsB, colsB, below_idx_a,\012                                               below_idx_b); //a[below_idx_a] > b[below_idx_b];\012        above = m == diag_length - 1 ? 0 : is_greater_global(rowsA, colsA, rowsB, colsB, above_idx_a, above_idx_b);\012\012\012        // success\012        if (below != above) {\012            return m;\012        }\012\012        if (below) {\012            l = m;\012        } else {\012            r = m;\012        }\012    }\012}\012\012inline\012void merge_local(__global uint* restrict rowsC,\012                 __global uint* restrict colsC,\012                 __local const uint* restrict rowsA,\012                 __local const uint* restrict colsA,\012                 __local const uint* restrict rowsB,\012                 __local const uint* restrict colsB,\012                 uint diag_index,\012                 uint sizeA,\012                 uint sizeB) {\012    uint real_diag = get_global_id(0);\012    uint res_size = sizeA + sizeB;\012    uint min_side = sizeA < sizeB ? sizeA : sizeB;\012    uint max_side = res_size - min_side;\012\012    uint diag_length = diag_index < min_side ? diag_index + 2 :\012                       diag_index < max_side ? min_side + 1 :\012                       res_size - diag_index;\012    uint r = diag_length;\012    uint l = 0;\012    uint m = 0;\012\012    uint below_idx_a = 0;\012    uint below_idx_b = 0;\012    uint above_idx_a = 0;\012    uint above_idx_b = 0;\012\012    uint above = 0; //    \012    uint below = 0; //    \012\012\012    while (true) {\012        m = (l + r) / 2;\012        below_idx_a = diag_index < sizeA ? diag_index - m + 1 : sizeA - m;\012        below_idx_b = diag_index < sizeA ? m - 1 : (diag_index - sizeA) + m;\012\012        above_idx_a = below_idx_a - 1;\012        above_idx_b = below_idx_b + 1;\012\012        below = m == 0 ? 1 : is_greater_local(rowsA, colsA, rowsB, colsB, below_idx_a,\012                                               below_idx_b); //a[below_idx_a] > b[below_idx_b];\012        above = m == diag_length - 1 ? 0 : is_greater_local(rowsA, colsA, rowsB, colsB, above_idx_a, above_idx_b);\012\012\012        // success\012        if (below != above) {\012\012            if (((diag_index < sizeA) && m == 0) || below_idx_b >= sizeB) {\012                rowsC[real_diag] = rowsA[above_idx_a];\012                colsC[real_diag] = colsA[above_idx_a];\012                return;\012            }\012            if (((diag_index < sizeB) && m == diag_length - 1) || above_idx_a >= sizeA) {\012                rowsC[real_diag] = rowsB[below_idx_b];\012                colsC[real_diag] = colsB[below_idx_b];\012                return;\012            }\012            //         ,   \012            bool is_greater = is_greater_local(rowsA, colsA, rowsB, colsB, above_idx_a, below_idx_b);\012\012            rowsC[real_diag] = is_greater ? rowsA[above_idx_a] : rowsB[below_idx_b];\012            colsC[real_diag] = is_greater ? colsA[above_idx_a] : colsB[below_idx_b];\012\012            return;\012        }\012\012        if (below) {\012            l = m;\012        } else {\012            r = m;\012        }\012    }\012}\012\012inline\012uint get_a_index(uint diag_index, uint m, uint sizeA) {\012    if (diag_index < sizeA) {\012        return diag_index - m + 1;\012    }\012    return sizeA - m;\012}\012\012inline\012uint get_b_index(uint diag_index, uint m, uint sizeA) {\012    if (diag_index < sizeA) {\012        return m;\012    }\012    return (diag_index - sizeA) + m + 1;\012}\012\012__attribute__((reqd_work_group_size(GROUP_SIZE,1,1)))\012__kernel void merge(__global uint* restrict rowsC,\012                    __global uint* restrict colsC,\012                    __global const uint* restrict rowsA,\012                    __global const uint* restrict colsA,\012                    __global const uint* restrict rowsB,\012                    __global const uint* restrict colsB,\012                    uint sizeA,\012                    uint sizeB) {\012\012    uint diag_index = get_global_id(0);\012    uint num_groups = get_num_groups(0);\012    uint group_id = get_group_id(0);\012    uint local_id = get_local_id(0);\012    uint global_id = get_global_id(0);\012    uint group_size = get_local_size(0);\012    __local uint ab_cols_local[GROUP_SIZE];\012    __local uint ab_rows_local[GROUP_SIZE];\012\012    __local uint a_start, a_end, b_start,  b_end;\012    if (local_id == 0) {\012        a_start = 0; a_end = sizeA;  b_start = 0; b_end = sizeB;\012    }\012    uint m;\012    uint res_size =  sizeA + sizeB;\012    if (group_id == 0) {\012        if (local_id == 0) {\012            diag_index = min(group_size - 1, res_size - 1);\012            m = merge_pointer(rowsA, colsA, rowsB, colsB, diag_index, sizeA, sizeB);\012            a_end = get_a_index(diag_index, m, sizeA);\012            b_end = get_b_index(diag_index, m, sizeA);\012        }\012    } else if (group_id == num_groups-1) {\012        if (local_id == 0) {\012            diag_index = global_id - 1;\012            m = merge_pointer(rowsA, colsA, rowsB, colsB, global_id - 1, sizeA, sizeB);\012            a_start = get_a_index(diag_index, m, sizeA);\012            b_start = get_b_index(diag_index, m, sizeA);\012        }\012    } else {\012        if (local_id < 2) {\012            diag_index = global_id + local_id * (GROUP_SIZE - 1) - 1 ;\012            m = merge_pointer(rowsA, colsA, rowsB, colsB, diag_index, sizeA, sizeB);\012            if (local_id == 0) {\012                a_start = get_a_index(diag_index, m, sizeA);\012                b_start = get_b_index(diag_index, m, sizeA);\012            } else {\012                a_end = get_a_index(diag_index, m, sizeA);\012                b_end = get_b_index(diag_index, m, sizeA);\012            }\012        }\012    }\012\012    barrier(CLK_LOCAL_MEM_FENCE);\012\012    uint a_local_size = a_end - a_start;\012    uint b_local_size = b_end - b_start;\012\012    __local uint *a_cols_local = ab_cols_local;\012    __local uint *a_rows_local = ab_rows_local;\012    __local uint *b_cols_local = ab_cols_local + a_local_size;\012    __local uint *b_rows_local = ab_rows_local + a_local_size;\012\012    if (local_id < a_local_size) {\012        ab_rows_local[local_id] = rowsA[a_start + local_id];\012        ab_cols_local[local_id] = colsA[a_start + local_id];\012    }\012    else if (local_id - a_local_size < b_local_size) {\012        ab_rows_local[local_id] = rowsB[b_start + local_id - a_local_size];\012        ab_cols_local[local_id] = colsB[b_start + local_id - a_local_size];\012    }\012    barrier(CLK_LOCAL_MEM_FENCE);\012\012    diag_index = get_global_id(0);\012    if (diag_index >= sizeA + sizeB) return;\012\012    merge_local(rowsC, colsC, a_rows_local, a_cols_local, b_rows_local, b_cols_local,\012                get_local_id(0), a_local_size, b_local_size);\012\012}\012\012\012\012"}, {"path":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl", "name":"prefix_sum_256.cl", "has_active_debug_locs":false, "absName":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prefix_sum_256.cl", "content":"#define __local local\012#define GROUP_SIZE 256\012\012// TODO: optimise bank conflicts\012// https://developer.nvidia.com/gpugems/gpugems3/part-vi-gpu-computing/chapter-39-parallel-prefix-sum-scan-cuda\012\012__attribute__((reqd_work_group_size(GROUP_SIZE,1,1)))\012__kernel void scan_blelloch(\012        __global uint* restrict vertices,\012        __global uint* restrict pref_sum,\012        __global uint* restrict total_sum,\012        uint n)\012{\012    uint global_id = get_global_id(0);\012    uint local_id = get_local_id(0);\012    uint group_id = get_group_id(0);\012    uint block_size = get_local_size(0) * 2;\012    uint dp = 1;\012    __local uint tmp[GROUP_SIZE * 2];\012    tmp[2 * local_id] = (global_id * 2) < n ? pref_sum[global_id * 2] : 0;\012    tmp[2 * local_id + 1] = (global_id * 2 + 1) < n ? pref_sum[global_id * 2 + 1] : 0;\012\012    for(uint s = block_size>>1; s > 0; s >>= 1)\012    {\012        barrier(CLK_LOCAL_MEM_FENCE);\012        if(local_id < s)\012        {\012            uint i = dp*(2 * local_id + 1) - 1;\012            uint j = dp*(2 * local_id + 2) - 1;\012            tmp[j] += tmp[i];\012        }\012\012        dp <<= 1;\012    }\012\012    barrier(CLK_LOCAL_MEM_FENCE);\012\012    if(local_id == 0) {\012        vertices[group_id] = tmp[block_size - 1];\012        *total_sum = tmp[block_size - 1];\012        tmp[block_size - 1] = 0;\012    }\012\012    barrier(CLK_GLOBAL_MEM_FENCE);\012\012    for(uint s = 1; s < block_size; s <<= 1)\012    {\012        dp >>= 1;\012        barrier(CLK_LOCAL_MEM_FENCE);\012\012        if(local_id < s)\012        {\012            uint i = dp*(2 * local_id + 1) - 1;\012            uint j = dp*(2 * local_id + 2) - 1;\012\012            uint t = tmp[j];\012            tmp[j] += tmp[i];\012            tmp[i] = t;\012        }\012    }\012\012    barrier(CLK_LOCAL_MEM_FENCE);\012\012    if (2 * global_id < n) {\012        pref_sum[2 * global_id] = tmp[2 * local_id];\012    }\012\012    if (2 * global_id + 1 < n) {\012        pref_sum[2 * global_id + 1] = tmp[2 * local_id + 1];\012    }\012}\012"}, {"path":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prepare_positions.cl", "name":"prepare_positions.cl", "has_active_debug_locs":false, "absName":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/prepare_positions.cl", "content":"#define GROUP_SIZE 256\012\012__attribute__((reqd_work_group_size(GROUP_SIZE,1,1)))\012__kernel void prepare_array_for_positions(__global uint* restrict result,\012                                          __global const uint* restrict rows,\012                                          __global const uint* restrict cols,\012                                          uint size\012                                          ) {\012\012    uint global_id = get_global_id(0);\012    if (global_id >= size) return;\012    result[global_id] = global_id == 0 ? 1 :\012                        (cols[global_id] == cols[global_id - 1]) && (rows[global_id] == rows[global_id - 1]) ?\012                        0 : 1;\012}"}, {"path":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/set_positions.cl", "name":"set_positions.cl", "has_active_debug_locs":false, "absName":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/set_positions.cl", "content":"#define GROUP_SIZE 256\012\012__attribute__((reqd_work_group_size(GROUP_SIZE,1,1)))\012__kernel void set_positions(__global uint* restrict newRows,\012                            __global uint* restrict newCols,\012                            __global const uint* restrict rows,\012                            __global const uint* restrict cols,\012                            __global const uint* restrict positions,\012                            uint size\012                            ) {\012    uint global_id = get_global_id(0);\012\012    if (global_id == size - 1 && positions[global_id] != size) {\012        newRows[positions[global_id]] = rows[global_id];\012        newCols[positions[global_id]] = cols[global_id];\012        return;\012    }\012\012    if (global_id >= size) return;\012\012    if (positions[global_id] != positions[global_id + 1]) {\012        newRows[positions[global_id]] = rows[global_id];\012        newCols[positions[global_id]] = cols[global_id];\012    }\012}"}, {"path":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/update_pref_sum.cl", "name":"update_pref_sum.cl", "has_active_debug_locs":false, "absName":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/addition_kernels_256/update_pref_sum.cl", "content":"#define __local local\012#define GROUP_SIZE 256\012\012__attribute__((reqd_work_group_size(GROUP_SIZE,1,1)))\012__kernel void update_pref_sum(__global uint* restrict pref_sum,\012                              __global const uint* restrict vertices,\012                              uint n,\012                              uint leaf_size) {\012\012    uint global_id = get_global_id(0) + leaf_size;\012    if (global_id >= n) return;\012    uint global_leaf_id = global_id / leaf_size;\012    pref_sum[global_id] += vertices[global_leaf_id];\012}"}];
var alpha_viewer=false;