Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (lin64) Build 1538259 Fri Apr  8 15:45:23 MDT 2016
| Date         : Fri May 25 04:44:24 2018
| Host         : fedora running 64-bit Fedora release 27 (Twenty Seven)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_level_entity_timing_summary_routed.rpt -rpx top_level_entity_timing_summary_routed.rpx
| Design       : top_level_entity
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.410        0.000                      0                  911        0.079        0.000                      0                  911        4.500        0.000                       0                   352  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_i  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i               2.410        0.000                      0                  911        0.079        0.000                      0                  911        4.500        0.000                       0                   352  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :            0  Failing Endpoints,  Worst Slack        2.410ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.410ns  (required time - arrival time)
  Source:                 i_source_multiplexer_entity/s_x_dir_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_source_multiplexer_entity/s_x_dir_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        7.586ns  (logic 4.577ns (60.339%)  route 3.009ns (39.661%))
  Logic Levels:           15  (CARRY4=13 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.564     5.085    i_source_multiplexer_entity/CLK
    SLICE_X40Y10         FDCE                                         r  i_source_multiplexer_entity/s_x_dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y10         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  i_source_multiplexer_entity/s_x_dir_reg[0]/Q
                         net (fo=13, routed)          0.836     6.377    i_source_multiplexer_entity/s_x_dir_reg[11]_0[0]
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.014 r  i_source_multiplexer_entity/s_x_dir0__0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.014    i_source_multiplexer_entity/s_x_dir0__0_carry__7_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.131 r  i_source_multiplexer_entity/s_x_dir0__0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     7.131    i_source_multiplexer_entity/s_x_dir0__0_carry__8_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.454 r  i_source_multiplexer_entity/s_x_dir0__0_carry__9/O[1]
                         net (fo=2, routed)           0.812     8.266    i_source_multiplexer_entity/s_x_dir2[9]
    SLICE_X39Y15         LUT2 (Prop_lut2_I0_O)        0.306     8.572 r  i_source_multiplexer_entity/s_x_dir1_carry_i_5/O
                         net (fo=1, routed)           0.000     8.572    i_source_multiplexer_entity/s_x_dir1_carry_i_5_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.122 r  i_source_multiplexer_entity/s_x_dir1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.122    i_source_multiplexer_entity/s_x_dir1_carry_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.236 r  i_source_multiplexer_entity/s_x_dir1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.236    i_source_multiplexer_entity/s_x_dir1_carry__0_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.350 r  i_source_multiplexer_entity/s_x_dir1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.350    i_source_multiplexer_entity/s_x_dir1_carry__1_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.621 r  i_source_multiplexer_entity/s_x_dir1_carry__2/CO[0]
                         net (fo=60, routed)          0.873    10.494    i_source_multiplexer_entity/s_x_dir1_carry__2_n_3
    SLICE_X39Y12         LUT6 (Prop_lut6_I1_O)        0.373    10.867 r  i_source_multiplexer_entity/s_x_dir[8]_i_5/O
                         net (fo=1, routed)           0.487    11.355    i_source_multiplexer_entity/s_x_dir[8]_i_5_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.881 r  i_source_multiplexer_entity/s_x_dir_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.881    i_source_multiplexer_entity/s_x_dir_reg[8]_i_1_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.995 r  i_source_multiplexer_entity/s_x_dir_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.995    i_source_multiplexer_entity/s_x_dir_reg[12]_i_1_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.109 r  i_source_multiplexer_entity/s_x_dir_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.109    i_source_multiplexer_entity/s_x_dir_reg[16]_i_1_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.223 r  i_source_multiplexer_entity/s_x_dir_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.223    i_source_multiplexer_entity/s_x_dir_reg[20]_i_1_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.337 r  i_source_multiplexer_entity/s_x_dir_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.337    i_source_multiplexer_entity/s_x_dir_reg[24]_i_1_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.671 r  i_source_multiplexer_entity/s_x_dir_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.671    i_source_multiplexer_entity/s_x_dir_reg[28]_i_1_n_6
    SLICE_X40Y17         FDCE                                         r  i_source_multiplexer_entity/s_x_dir_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.439    14.780    i_source_multiplexer_entity/CLK
    SLICE_X40Y17         FDCE                                         r  i_source_multiplexer_entity/s_x_dir_reg[29]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X40Y17         FDCE (Setup_fdce_C_D)        0.062    15.081    i_source_multiplexer_entity/s_x_dir_reg[29]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                         -12.671    
  -------------------------------------------------------------------
                         slack                                  2.410    

Slack (MET) :             2.431ns  (required time - arrival time)
  Source:                 i_source_multiplexer_entity/s_x_dir_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_source_multiplexer_entity/s_x_dir_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        7.565ns  (logic 4.556ns (60.229%)  route 3.009ns (39.771%))
  Logic Levels:           15  (CARRY4=13 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.564     5.085    i_source_multiplexer_entity/CLK
    SLICE_X40Y10         FDCE                                         r  i_source_multiplexer_entity/s_x_dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y10         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  i_source_multiplexer_entity/s_x_dir_reg[0]/Q
                         net (fo=13, routed)          0.836     6.377    i_source_multiplexer_entity/s_x_dir_reg[11]_0[0]
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.014 r  i_source_multiplexer_entity/s_x_dir0__0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.014    i_source_multiplexer_entity/s_x_dir0__0_carry__7_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.131 r  i_source_multiplexer_entity/s_x_dir0__0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     7.131    i_source_multiplexer_entity/s_x_dir0__0_carry__8_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.454 r  i_source_multiplexer_entity/s_x_dir0__0_carry__9/O[1]
                         net (fo=2, routed)           0.812     8.266    i_source_multiplexer_entity/s_x_dir2[9]
    SLICE_X39Y15         LUT2 (Prop_lut2_I0_O)        0.306     8.572 r  i_source_multiplexer_entity/s_x_dir1_carry_i_5/O
                         net (fo=1, routed)           0.000     8.572    i_source_multiplexer_entity/s_x_dir1_carry_i_5_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.122 r  i_source_multiplexer_entity/s_x_dir1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.122    i_source_multiplexer_entity/s_x_dir1_carry_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.236 r  i_source_multiplexer_entity/s_x_dir1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.236    i_source_multiplexer_entity/s_x_dir1_carry__0_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.350 r  i_source_multiplexer_entity/s_x_dir1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.350    i_source_multiplexer_entity/s_x_dir1_carry__1_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.621 r  i_source_multiplexer_entity/s_x_dir1_carry__2/CO[0]
                         net (fo=60, routed)          0.873    10.494    i_source_multiplexer_entity/s_x_dir1_carry__2_n_3
    SLICE_X39Y12         LUT6 (Prop_lut6_I1_O)        0.373    10.867 r  i_source_multiplexer_entity/s_x_dir[8]_i_5/O
                         net (fo=1, routed)           0.487    11.355    i_source_multiplexer_entity/s_x_dir[8]_i_5_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.881 r  i_source_multiplexer_entity/s_x_dir_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.881    i_source_multiplexer_entity/s_x_dir_reg[8]_i_1_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.995 r  i_source_multiplexer_entity/s_x_dir_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.995    i_source_multiplexer_entity/s_x_dir_reg[12]_i_1_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.109 r  i_source_multiplexer_entity/s_x_dir_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.109    i_source_multiplexer_entity/s_x_dir_reg[16]_i_1_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.223 r  i_source_multiplexer_entity/s_x_dir_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.223    i_source_multiplexer_entity/s_x_dir_reg[20]_i_1_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.337 r  i_source_multiplexer_entity/s_x_dir_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.337    i_source_multiplexer_entity/s_x_dir_reg[24]_i_1_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.650 r  i_source_multiplexer_entity/s_x_dir_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.650    i_source_multiplexer_entity/s_x_dir_reg[28]_i_1_n_4
    SLICE_X40Y17         FDCE                                         r  i_source_multiplexer_entity/s_x_dir_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.439    14.780    i_source_multiplexer_entity/CLK
    SLICE_X40Y17         FDCE                                         r  i_source_multiplexer_entity/s_x_dir_reg[31]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X40Y17         FDCE (Setup_fdce_C_D)        0.062    15.081    i_source_multiplexer_entity/s_x_dir_reg[31]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                         -12.650    
  -------------------------------------------------------------------
                         slack                                  2.431    

Slack (MET) :             2.432ns  (required time - arrival time)
  Source:                 i_source_multiplexer_entity/s_y_dir_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_source_multiplexer_entity/s_y_dir_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        7.609ns  (logic 4.575ns (60.124%)  route 3.034ns (39.876%))
  Logic Levels:           16  (CARRY4=14 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.561     5.082    i_source_multiplexer_entity/CLK
    SLICE_X30Y12         FDCE                                         r  i_source_multiplexer_entity/s_y_dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y12         FDCE (Prop_fdce_C_Q)         0.518     5.600 r  i_source_multiplexer_entity/s_y_dir_reg[0]/Q
                         net (fo=9, routed)           0.643     6.244    i_source_multiplexer_entity/s_y_dir_reg[0]
    SLICE_X34Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.881 r  i_source_multiplexer_entity/s_y_dir0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.881    i_source_multiplexer_entity/s_y_dir0__0_carry_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.204 r  i_source_multiplexer_entity/s_y_dir0__0_carry__0/O[1]
                         net (fo=2, routed)           0.812     8.016    i_source_multiplexer_entity/s_y_dir2[5]
    SLICE_X35Y16         LUT2 (Prop_lut2_I0_O)        0.306     8.322 r  i_source_multiplexer_entity/s_y_dir1_carry_i_7/O
                         net (fo=1, routed)           0.000     8.322    i_source_multiplexer_entity/s_y_dir1_carry_i_7_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.854 r  i_source_multiplexer_entity/s_y_dir1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.854    i_source_multiplexer_entity/s_y_dir1_carry_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.968 r  i_source_multiplexer_entity/s_y_dir1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.968    i_source_multiplexer_entity/s_y_dir1_carry__0_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.082 r  i_source_multiplexer_entity/s_y_dir1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.082    i_source_multiplexer_entity/s_y_dir1_carry__1_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.239 r  i_source_multiplexer_entity/s_y_dir1_carry__2/CO[1]
                         net (fo=60, routed)          1.059    10.298    i_source_multiplexer_entity/s_y_dir1_carry__2_n_2
    SLICE_X31Y12         LUT6 (Prop_lut6_I4_O)        0.329    10.627 r  i_source_multiplexer_entity/s_y_dir[0]_i_4/O
                         net (fo=1, routed)           0.519    11.147    i_source_multiplexer_entity/s_y_dir[0]_i_4_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.667 r  i_source_multiplexer_entity/s_y_dir_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.667    i_source_multiplexer_entity/s_y_dir_reg[0]_i_2_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.784 r  i_source_multiplexer_entity/s_y_dir_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.784    i_source_multiplexer_entity/s_y_dir_reg[4]_i_1_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.901 r  i_source_multiplexer_entity/s_y_dir_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.901    i_source_multiplexer_entity/s_y_dir_reg[8]_i_1_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.018 r  i_source_multiplexer_entity/s_y_dir_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.018    i_source_multiplexer_entity/s_y_dir_reg[12]_i_1_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.135 r  i_source_multiplexer_entity/s_y_dir_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.135    i_source_multiplexer_entity/s_y_dir_reg[16]_i_1_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.252 r  i_source_multiplexer_entity/s_y_dir_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.252    i_source_multiplexer_entity/s_y_dir_reg[20]_i_1_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.369 r  i_source_multiplexer_entity/s_y_dir_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.369    i_source_multiplexer_entity/s_y_dir_reg[24]_i_1_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.692 r  i_source_multiplexer_entity/s_y_dir_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.692    i_source_multiplexer_entity/s_y_dir_reg[28]_i_1_n_6
    SLICE_X30Y19         FDCE                                         r  i_source_multiplexer_entity/s_y_dir_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.434    14.775    i_source_multiplexer_entity/CLK
    SLICE_X30Y19         FDCE                                         r  i_source_multiplexer_entity/s_y_dir_reg[29]/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X30Y19         FDCE (Setup_fdce_C_D)        0.109    15.124    i_source_multiplexer_entity/s_y_dir_reg[29]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                         -12.692    
  -------------------------------------------------------------------
                         slack                                  2.432    

Slack (MET) :             2.440ns  (required time - arrival time)
  Source:                 i_source_multiplexer_entity/s_y_dir_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_source_multiplexer_entity/s_y_dir_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        7.601ns  (logic 4.567ns (60.082%)  route 3.034ns (39.918%))
  Logic Levels:           16  (CARRY4=14 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.561     5.082    i_source_multiplexer_entity/CLK
    SLICE_X30Y12         FDCE                                         r  i_source_multiplexer_entity/s_y_dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y12         FDCE (Prop_fdce_C_Q)         0.518     5.600 r  i_source_multiplexer_entity/s_y_dir_reg[0]/Q
                         net (fo=9, routed)           0.643     6.244    i_source_multiplexer_entity/s_y_dir_reg[0]
    SLICE_X34Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.881 r  i_source_multiplexer_entity/s_y_dir0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.881    i_source_multiplexer_entity/s_y_dir0__0_carry_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.204 r  i_source_multiplexer_entity/s_y_dir0__0_carry__0/O[1]
                         net (fo=2, routed)           0.812     8.016    i_source_multiplexer_entity/s_y_dir2[5]
    SLICE_X35Y16         LUT2 (Prop_lut2_I0_O)        0.306     8.322 r  i_source_multiplexer_entity/s_y_dir1_carry_i_7/O
                         net (fo=1, routed)           0.000     8.322    i_source_multiplexer_entity/s_y_dir1_carry_i_7_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.854 r  i_source_multiplexer_entity/s_y_dir1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.854    i_source_multiplexer_entity/s_y_dir1_carry_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.968 r  i_source_multiplexer_entity/s_y_dir1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.968    i_source_multiplexer_entity/s_y_dir1_carry__0_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.082 r  i_source_multiplexer_entity/s_y_dir1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.082    i_source_multiplexer_entity/s_y_dir1_carry__1_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.239 r  i_source_multiplexer_entity/s_y_dir1_carry__2/CO[1]
                         net (fo=60, routed)          1.059    10.298    i_source_multiplexer_entity/s_y_dir1_carry__2_n_2
    SLICE_X31Y12         LUT6 (Prop_lut6_I4_O)        0.329    10.627 r  i_source_multiplexer_entity/s_y_dir[0]_i_4/O
                         net (fo=1, routed)           0.519    11.147    i_source_multiplexer_entity/s_y_dir[0]_i_4_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.667 r  i_source_multiplexer_entity/s_y_dir_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.667    i_source_multiplexer_entity/s_y_dir_reg[0]_i_2_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.784 r  i_source_multiplexer_entity/s_y_dir_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.784    i_source_multiplexer_entity/s_y_dir_reg[4]_i_1_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.901 r  i_source_multiplexer_entity/s_y_dir_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.901    i_source_multiplexer_entity/s_y_dir_reg[8]_i_1_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.018 r  i_source_multiplexer_entity/s_y_dir_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.018    i_source_multiplexer_entity/s_y_dir_reg[12]_i_1_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.135 r  i_source_multiplexer_entity/s_y_dir_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.135    i_source_multiplexer_entity/s_y_dir_reg[16]_i_1_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.252 r  i_source_multiplexer_entity/s_y_dir_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.252    i_source_multiplexer_entity/s_y_dir_reg[20]_i_1_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.369 r  i_source_multiplexer_entity/s_y_dir_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.369    i_source_multiplexer_entity/s_y_dir_reg[24]_i_1_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.684 r  i_source_multiplexer_entity/s_y_dir_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.684    i_source_multiplexer_entity/s_y_dir_reg[28]_i_1_n_4
    SLICE_X30Y19         FDCE                                         r  i_source_multiplexer_entity/s_y_dir_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.434    14.775    i_source_multiplexer_entity/CLK
    SLICE_X30Y19         FDCE                                         r  i_source_multiplexer_entity/s_y_dir_reg[31]/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X30Y19         FDCE (Setup_fdce_C_D)        0.109    15.124    i_source_multiplexer_entity/s_y_dir_reg[31]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                         -12.684    
  -------------------------------------------------------------------
                         slack                                  2.440    

Slack (MET) :             2.505ns  (required time - arrival time)
  Source:                 i_source_multiplexer_entity/s_x_dir_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_source_multiplexer_entity/s_x_dir_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        7.491ns  (logic 4.482ns (59.836%)  route 3.009ns (40.164%))
  Logic Levels:           15  (CARRY4=13 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.564     5.085    i_source_multiplexer_entity/CLK
    SLICE_X40Y10         FDCE                                         r  i_source_multiplexer_entity/s_x_dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y10         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  i_source_multiplexer_entity/s_x_dir_reg[0]/Q
                         net (fo=13, routed)          0.836     6.377    i_source_multiplexer_entity/s_x_dir_reg[11]_0[0]
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.014 r  i_source_multiplexer_entity/s_x_dir0__0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.014    i_source_multiplexer_entity/s_x_dir0__0_carry__7_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.131 r  i_source_multiplexer_entity/s_x_dir0__0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     7.131    i_source_multiplexer_entity/s_x_dir0__0_carry__8_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.454 r  i_source_multiplexer_entity/s_x_dir0__0_carry__9/O[1]
                         net (fo=2, routed)           0.812     8.266    i_source_multiplexer_entity/s_x_dir2[9]
    SLICE_X39Y15         LUT2 (Prop_lut2_I0_O)        0.306     8.572 r  i_source_multiplexer_entity/s_x_dir1_carry_i_5/O
                         net (fo=1, routed)           0.000     8.572    i_source_multiplexer_entity/s_x_dir1_carry_i_5_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.122 r  i_source_multiplexer_entity/s_x_dir1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.122    i_source_multiplexer_entity/s_x_dir1_carry_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.236 r  i_source_multiplexer_entity/s_x_dir1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.236    i_source_multiplexer_entity/s_x_dir1_carry__0_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.350 r  i_source_multiplexer_entity/s_x_dir1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.350    i_source_multiplexer_entity/s_x_dir1_carry__1_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.621 r  i_source_multiplexer_entity/s_x_dir1_carry__2/CO[0]
                         net (fo=60, routed)          0.873    10.494    i_source_multiplexer_entity/s_x_dir1_carry__2_n_3
    SLICE_X39Y12         LUT6 (Prop_lut6_I1_O)        0.373    10.867 r  i_source_multiplexer_entity/s_x_dir[8]_i_5/O
                         net (fo=1, routed)           0.487    11.355    i_source_multiplexer_entity/s_x_dir[8]_i_5_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.881 r  i_source_multiplexer_entity/s_x_dir_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.881    i_source_multiplexer_entity/s_x_dir_reg[8]_i_1_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.995 r  i_source_multiplexer_entity/s_x_dir_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.995    i_source_multiplexer_entity/s_x_dir_reg[12]_i_1_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.109 r  i_source_multiplexer_entity/s_x_dir_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.109    i_source_multiplexer_entity/s_x_dir_reg[16]_i_1_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.223 r  i_source_multiplexer_entity/s_x_dir_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.223    i_source_multiplexer_entity/s_x_dir_reg[20]_i_1_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.337 r  i_source_multiplexer_entity/s_x_dir_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.337    i_source_multiplexer_entity/s_x_dir_reg[24]_i_1_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.576 r  i_source_multiplexer_entity/s_x_dir_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.576    i_source_multiplexer_entity/s_x_dir_reg[28]_i_1_n_5
    SLICE_X40Y17         FDCE                                         r  i_source_multiplexer_entity/s_x_dir_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.439    14.780    i_source_multiplexer_entity/CLK
    SLICE_X40Y17         FDCE                                         r  i_source_multiplexer_entity/s_x_dir_reg[30]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X40Y17         FDCE (Setup_fdce_C_D)        0.062    15.081    i_source_multiplexer_entity/s_x_dir_reg[30]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                         -12.576    
  -------------------------------------------------------------------
                         slack                                  2.505    

Slack (MET) :             2.516ns  (required time - arrival time)
  Source:                 i_source_multiplexer_entity/s_y_dir_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_source_multiplexer_entity/s_y_dir_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        7.525ns  (logic 4.491ns (59.679%)  route 3.034ns (40.321%))
  Logic Levels:           16  (CARRY4=14 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.561     5.082    i_source_multiplexer_entity/CLK
    SLICE_X30Y12         FDCE                                         r  i_source_multiplexer_entity/s_y_dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y12         FDCE (Prop_fdce_C_Q)         0.518     5.600 r  i_source_multiplexer_entity/s_y_dir_reg[0]/Q
                         net (fo=9, routed)           0.643     6.244    i_source_multiplexer_entity/s_y_dir_reg[0]
    SLICE_X34Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.881 r  i_source_multiplexer_entity/s_y_dir0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.881    i_source_multiplexer_entity/s_y_dir0__0_carry_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.204 r  i_source_multiplexer_entity/s_y_dir0__0_carry__0/O[1]
                         net (fo=2, routed)           0.812     8.016    i_source_multiplexer_entity/s_y_dir2[5]
    SLICE_X35Y16         LUT2 (Prop_lut2_I0_O)        0.306     8.322 r  i_source_multiplexer_entity/s_y_dir1_carry_i_7/O
                         net (fo=1, routed)           0.000     8.322    i_source_multiplexer_entity/s_y_dir1_carry_i_7_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.854 r  i_source_multiplexer_entity/s_y_dir1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.854    i_source_multiplexer_entity/s_y_dir1_carry_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.968 r  i_source_multiplexer_entity/s_y_dir1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.968    i_source_multiplexer_entity/s_y_dir1_carry__0_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.082 r  i_source_multiplexer_entity/s_y_dir1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.082    i_source_multiplexer_entity/s_y_dir1_carry__1_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.239 r  i_source_multiplexer_entity/s_y_dir1_carry__2/CO[1]
                         net (fo=60, routed)          1.059    10.298    i_source_multiplexer_entity/s_y_dir1_carry__2_n_2
    SLICE_X31Y12         LUT6 (Prop_lut6_I4_O)        0.329    10.627 r  i_source_multiplexer_entity/s_y_dir[0]_i_4/O
                         net (fo=1, routed)           0.519    11.147    i_source_multiplexer_entity/s_y_dir[0]_i_4_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.667 r  i_source_multiplexer_entity/s_y_dir_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.667    i_source_multiplexer_entity/s_y_dir_reg[0]_i_2_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.784 r  i_source_multiplexer_entity/s_y_dir_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.784    i_source_multiplexer_entity/s_y_dir_reg[4]_i_1_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.901 r  i_source_multiplexer_entity/s_y_dir_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.901    i_source_multiplexer_entity/s_y_dir_reg[8]_i_1_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.018 r  i_source_multiplexer_entity/s_y_dir_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.018    i_source_multiplexer_entity/s_y_dir_reg[12]_i_1_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.135 r  i_source_multiplexer_entity/s_y_dir_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.135    i_source_multiplexer_entity/s_y_dir_reg[16]_i_1_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.252 r  i_source_multiplexer_entity/s_y_dir_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.252    i_source_multiplexer_entity/s_y_dir_reg[20]_i_1_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.369 r  i_source_multiplexer_entity/s_y_dir_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.369    i_source_multiplexer_entity/s_y_dir_reg[24]_i_1_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.608 r  i_source_multiplexer_entity/s_y_dir_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.608    i_source_multiplexer_entity/s_y_dir_reg[28]_i_1_n_5
    SLICE_X30Y19         FDCE                                         r  i_source_multiplexer_entity/s_y_dir_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.434    14.775    i_source_multiplexer_entity/CLK
    SLICE_X30Y19         FDCE                                         r  i_source_multiplexer_entity/s_y_dir_reg[30]/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X30Y19         FDCE (Setup_fdce_C_D)        0.109    15.124    i_source_multiplexer_entity/s_y_dir_reg[30]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                         -12.608    
  -------------------------------------------------------------------
                         slack                                  2.516    

Slack (MET) :             2.521ns  (required time - arrival time)
  Source:                 i_source_multiplexer_entity/s_x_dir_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_source_multiplexer_entity/s_x_dir_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        7.475ns  (logic 4.466ns (59.750%)  route 3.009ns (40.250%))
  Logic Levels:           15  (CARRY4=13 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.564     5.085    i_source_multiplexer_entity/CLK
    SLICE_X40Y10         FDCE                                         r  i_source_multiplexer_entity/s_x_dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y10         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  i_source_multiplexer_entity/s_x_dir_reg[0]/Q
                         net (fo=13, routed)          0.836     6.377    i_source_multiplexer_entity/s_x_dir_reg[11]_0[0]
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.014 r  i_source_multiplexer_entity/s_x_dir0__0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.014    i_source_multiplexer_entity/s_x_dir0__0_carry__7_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.131 r  i_source_multiplexer_entity/s_x_dir0__0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     7.131    i_source_multiplexer_entity/s_x_dir0__0_carry__8_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.454 r  i_source_multiplexer_entity/s_x_dir0__0_carry__9/O[1]
                         net (fo=2, routed)           0.812     8.266    i_source_multiplexer_entity/s_x_dir2[9]
    SLICE_X39Y15         LUT2 (Prop_lut2_I0_O)        0.306     8.572 r  i_source_multiplexer_entity/s_x_dir1_carry_i_5/O
                         net (fo=1, routed)           0.000     8.572    i_source_multiplexer_entity/s_x_dir1_carry_i_5_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.122 r  i_source_multiplexer_entity/s_x_dir1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.122    i_source_multiplexer_entity/s_x_dir1_carry_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.236 r  i_source_multiplexer_entity/s_x_dir1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.236    i_source_multiplexer_entity/s_x_dir1_carry__0_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.350 r  i_source_multiplexer_entity/s_x_dir1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.350    i_source_multiplexer_entity/s_x_dir1_carry__1_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.621 r  i_source_multiplexer_entity/s_x_dir1_carry__2/CO[0]
                         net (fo=60, routed)          0.873    10.494    i_source_multiplexer_entity/s_x_dir1_carry__2_n_3
    SLICE_X39Y12         LUT6 (Prop_lut6_I1_O)        0.373    10.867 r  i_source_multiplexer_entity/s_x_dir[8]_i_5/O
                         net (fo=1, routed)           0.487    11.355    i_source_multiplexer_entity/s_x_dir[8]_i_5_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.881 r  i_source_multiplexer_entity/s_x_dir_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.881    i_source_multiplexer_entity/s_x_dir_reg[8]_i_1_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.995 r  i_source_multiplexer_entity/s_x_dir_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.995    i_source_multiplexer_entity/s_x_dir_reg[12]_i_1_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.109 r  i_source_multiplexer_entity/s_x_dir_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.109    i_source_multiplexer_entity/s_x_dir_reg[16]_i_1_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.223 r  i_source_multiplexer_entity/s_x_dir_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.223    i_source_multiplexer_entity/s_x_dir_reg[20]_i_1_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.337 r  i_source_multiplexer_entity/s_x_dir_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.337    i_source_multiplexer_entity/s_x_dir_reg[24]_i_1_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.560 r  i_source_multiplexer_entity/s_x_dir_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.560    i_source_multiplexer_entity/s_x_dir_reg[28]_i_1_n_7
    SLICE_X40Y17         FDCE                                         r  i_source_multiplexer_entity/s_x_dir_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.439    14.780    i_source_multiplexer_entity/CLK
    SLICE_X40Y17         FDCE                                         r  i_source_multiplexer_entity/s_x_dir_reg[28]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X40Y17         FDCE (Setup_fdce_C_D)        0.062    15.081    i_source_multiplexer_entity/s_x_dir_reg[28]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                         -12.560    
  -------------------------------------------------------------------
                         slack                                  2.521    

Slack (MET) :             2.525ns  (required time - arrival time)
  Source:                 i_source_multiplexer_entity/s_x_dir_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_source_multiplexer_entity/s_x_dir_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        7.472ns  (logic 4.463ns (59.734%)  route 3.009ns (40.266%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.564     5.085    i_source_multiplexer_entity/CLK
    SLICE_X40Y10         FDCE                                         r  i_source_multiplexer_entity/s_x_dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y10         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  i_source_multiplexer_entity/s_x_dir_reg[0]/Q
                         net (fo=13, routed)          0.836     6.377    i_source_multiplexer_entity/s_x_dir_reg[11]_0[0]
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.014 r  i_source_multiplexer_entity/s_x_dir0__0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.014    i_source_multiplexer_entity/s_x_dir0__0_carry__7_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.131 r  i_source_multiplexer_entity/s_x_dir0__0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     7.131    i_source_multiplexer_entity/s_x_dir0__0_carry__8_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.454 r  i_source_multiplexer_entity/s_x_dir0__0_carry__9/O[1]
                         net (fo=2, routed)           0.812     8.266    i_source_multiplexer_entity/s_x_dir2[9]
    SLICE_X39Y15         LUT2 (Prop_lut2_I0_O)        0.306     8.572 r  i_source_multiplexer_entity/s_x_dir1_carry_i_5/O
                         net (fo=1, routed)           0.000     8.572    i_source_multiplexer_entity/s_x_dir1_carry_i_5_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.122 r  i_source_multiplexer_entity/s_x_dir1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.122    i_source_multiplexer_entity/s_x_dir1_carry_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.236 r  i_source_multiplexer_entity/s_x_dir1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.236    i_source_multiplexer_entity/s_x_dir1_carry__0_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.350 r  i_source_multiplexer_entity/s_x_dir1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.350    i_source_multiplexer_entity/s_x_dir1_carry__1_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.621 r  i_source_multiplexer_entity/s_x_dir1_carry__2/CO[0]
                         net (fo=60, routed)          0.873    10.494    i_source_multiplexer_entity/s_x_dir1_carry__2_n_3
    SLICE_X39Y12         LUT6 (Prop_lut6_I1_O)        0.373    10.867 r  i_source_multiplexer_entity/s_x_dir[8]_i_5/O
                         net (fo=1, routed)           0.487    11.355    i_source_multiplexer_entity/s_x_dir[8]_i_5_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.881 r  i_source_multiplexer_entity/s_x_dir_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.881    i_source_multiplexer_entity/s_x_dir_reg[8]_i_1_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.995 r  i_source_multiplexer_entity/s_x_dir_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.995    i_source_multiplexer_entity/s_x_dir_reg[12]_i_1_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.109 r  i_source_multiplexer_entity/s_x_dir_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.109    i_source_multiplexer_entity/s_x_dir_reg[16]_i_1_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.223 r  i_source_multiplexer_entity/s_x_dir_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.223    i_source_multiplexer_entity/s_x_dir_reg[20]_i_1_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.557 r  i_source_multiplexer_entity/s_x_dir_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.557    i_source_multiplexer_entity/s_x_dir_reg[24]_i_1_n_6
    SLICE_X40Y16         FDCE                                         r  i_source_multiplexer_entity/s_x_dir_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.440    14.781    i_source_multiplexer_entity/CLK
    SLICE_X40Y16         FDCE                                         r  i_source_multiplexer_entity/s_x_dir_reg[25]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X40Y16         FDCE (Setup_fdce_C_D)        0.062    15.082    i_source_multiplexer_entity/s_x_dir_reg[25]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                         -12.557    
  -------------------------------------------------------------------
                         slack                                  2.525    

Slack (MET) :             2.536ns  (required time - arrival time)
  Source:                 i_source_multiplexer_entity/s_y_dir_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_source_multiplexer_entity/s_y_dir_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        7.505ns  (logic 4.471ns (59.571%)  route 3.034ns (40.429%))
  Logic Levels:           16  (CARRY4=14 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.561     5.082    i_source_multiplexer_entity/CLK
    SLICE_X30Y12         FDCE                                         r  i_source_multiplexer_entity/s_y_dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y12         FDCE (Prop_fdce_C_Q)         0.518     5.600 r  i_source_multiplexer_entity/s_y_dir_reg[0]/Q
                         net (fo=9, routed)           0.643     6.244    i_source_multiplexer_entity/s_y_dir_reg[0]
    SLICE_X34Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.881 r  i_source_multiplexer_entity/s_y_dir0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.881    i_source_multiplexer_entity/s_y_dir0__0_carry_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.204 r  i_source_multiplexer_entity/s_y_dir0__0_carry__0/O[1]
                         net (fo=2, routed)           0.812     8.016    i_source_multiplexer_entity/s_y_dir2[5]
    SLICE_X35Y16         LUT2 (Prop_lut2_I0_O)        0.306     8.322 r  i_source_multiplexer_entity/s_y_dir1_carry_i_7/O
                         net (fo=1, routed)           0.000     8.322    i_source_multiplexer_entity/s_y_dir1_carry_i_7_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.854 r  i_source_multiplexer_entity/s_y_dir1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.854    i_source_multiplexer_entity/s_y_dir1_carry_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.968 r  i_source_multiplexer_entity/s_y_dir1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.968    i_source_multiplexer_entity/s_y_dir1_carry__0_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.082 r  i_source_multiplexer_entity/s_y_dir1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.082    i_source_multiplexer_entity/s_y_dir1_carry__1_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.239 r  i_source_multiplexer_entity/s_y_dir1_carry__2/CO[1]
                         net (fo=60, routed)          1.059    10.298    i_source_multiplexer_entity/s_y_dir1_carry__2_n_2
    SLICE_X31Y12         LUT6 (Prop_lut6_I4_O)        0.329    10.627 r  i_source_multiplexer_entity/s_y_dir[0]_i_4/O
                         net (fo=1, routed)           0.519    11.147    i_source_multiplexer_entity/s_y_dir[0]_i_4_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.667 r  i_source_multiplexer_entity/s_y_dir_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.667    i_source_multiplexer_entity/s_y_dir_reg[0]_i_2_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.784 r  i_source_multiplexer_entity/s_y_dir_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.784    i_source_multiplexer_entity/s_y_dir_reg[4]_i_1_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.901 r  i_source_multiplexer_entity/s_y_dir_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.901    i_source_multiplexer_entity/s_y_dir_reg[8]_i_1_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.018 r  i_source_multiplexer_entity/s_y_dir_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.018    i_source_multiplexer_entity/s_y_dir_reg[12]_i_1_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.135 r  i_source_multiplexer_entity/s_y_dir_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.135    i_source_multiplexer_entity/s_y_dir_reg[16]_i_1_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.252 r  i_source_multiplexer_entity/s_y_dir_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.252    i_source_multiplexer_entity/s_y_dir_reg[20]_i_1_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.369 r  i_source_multiplexer_entity/s_y_dir_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.369    i_source_multiplexer_entity/s_y_dir_reg[24]_i_1_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.588 r  i_source_multiplexer_entity/s_y_dir_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.588    i_source_multiplexer_entity/s_y_dir_reg[28]_i_1_n_7
    SLICE_X30Y19         FDCE                                         r  i_source_multiplexer_entity/s_y_dir_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.434    14.775    i_source_multiplexer_entity/CLK
    SLICE_X30Y19         FDCE                                         r  i_source_multiplexer_entity/s_y_dir_reg[28]/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X30Y19         FDCE (Setup_fdce_C_D)        0.109    15.124    i_source_multiplexer_entity/s_y_dir_reg[28]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                         -12.588    
  -------------------------------------------------------------------
                         slack                                  2.536    

Slack (MET) :             2.546ns  (required time - arrival time)
  Source:                 i_source_multiplexer_entity/s_x_dir_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_source_multiplexer_entity/s_x_dir_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        7.451ns  (logic 4.442ns (59.620%)  route 3.009ns (40.380%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.564     5.085    i_source_multiplexer_entity/CLK
    SLICE_X40Y10         FDCE                                         r  i_source_multiplexer_entity/s_x_dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y10         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  i_source_multiplexer_entity/s_x_dir_reg[0]/Q
                         net (fo=13, routed)          0.836     6.377    i_source_multiplexer_entity/s_x_dir_reg[11]_0[0]
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.014 r  i_source_multiplexer_entity/s_x_dir0__0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.014    i_source_multiplexer_entity/s_x_dir0__0_carry__7_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.131 r  i_source_multiplexer_entity/s_x_dir0__0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     7.131    i_source_multiplexer_entity/s_x_dir0__0_carry__8_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.454 r  i_source_multiplexer_entity/s_x_dir0__0_carry__9/O[1]
                         net (fo=2, routed)           0.812     8.266    i_source_multiplexer_entity/s_x_dir2[9]
    SLICE_X39Y15         LUT2 (Prop_lut2_I0_O)        0.306     8.572 r  i_source_multiplexer_entity/s_x_dir1_carry_i_5/O
                         net (fo=1, routed)           0.000     8.572    i_source_multiplexer_entity/s_x_dir1_carry_i_5_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.122 r  i_source_multiplexer_entity/s_x_dir1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.122    i_source_multiplexer_entity/s_x_dir1_carry_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.236 r  i_source_multiplexer_entity/s_x_dir1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.236    i_source_multiplexer_entity/s_x_dir1_carry__0_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.350 r  i_source_multiplexer_entity/s_x_dir1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.350    i_source_multiplexer_entity/s_x_dir1_carry__1_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.621 r  i_source_multiplexer_entity/s_x_dir1_carry__2/CO[0]
                         net (fo=60, routed)          0.873    10.494    i_source_multiplexer_entity/s_x_dir1_carry__2_n_3
    SLICE_X39Y12         LUT6 (Prop_lut6_I1_O)        0.373    10.867 r  i_source_multiplexer_entity/s_x_dir[8]_i_5/O
                         net (fo=1, routed)           0.487    11.355    i_source_multiplexer_entity/s_x_dir[8]_i_5_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.881 r  i_source_multiplexer_entity/s_x_dir_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.881    i_source_multiplexer_entity/s_x_dir_reg[8]_i_1_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.995 r  i_source_multiplexer_entity/s_x_dir_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.995    i_source_multiplexer_entity/s_x_dir_reg[12]_i_1_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.109 r  i_source_multiplexer_entity/s_x_dir_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.109    i_source_multiplexer_entity/s_x_dir_reg[16]_i_1_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.223 r  i_source_multiplexer_entity/s_x_dir_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.223    i_source_multiplexer_entity/s_x_dir_reg[20]_i_1_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.536 r  i_source_multiplexer_entity/s_x_dir_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.536    i_source_multiplexer_entity/s_x_dir_reg[24]_i_1_n_4
    SLICE_X40Y16         FDCE                                         r  i_source_multiplexer_entity/s_x_dir_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.440    14.781    i_source_multiplexer_entity/CLK
    SLICE_X40Y16         FDCE                                         r  i_source_multiplexer_entity/s_x_dir_reg[27]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X40Y16         FDCE (Setup_fdce_C_D)        0.062    15.082    i_source_multiplexer_entity/s_x_dir_reg[27]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                         -12.536    
  -------------------------------------------------------------------
                         slack                                  2.546    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 i_io_logic_entity/s_500hzen_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_io_logic_entity/s_entpr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.554%)  route 0.279ns (66.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.561     1.444    i_io_logic_entity/CLK
    SLICE_X37Y11         FDCE                                         r  i_io_logic_entity/s_500hzen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y11         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  i_io_logic_entity/s_500hzen_reg/Q
                         net (fo=4, routed)           0.279     1.864    i_io_logic_entity/s_500hzen_reg_n_0
    SLICE_X28Y9          FDCE                                         r  i_io_logic_entity/s_entpr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.832     1.959    i_io_logic_entity/CLK
    SLICE_X28Y9          FDCE                                         r  i_io_logic_entity/s_entpr_reg[0]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X28Y9          FDCE (Hold_fdce_C_D)         0.075     1.785    i_io_logic_entity/s_entpr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 i_vga_control_entity/s_enctr_v_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_vga_control_entity/s_enctr_v_sync_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.187ns (40.700%)  route 0.272ns (59.300%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.561     1.444    i_vga_control_entity/CLK
    SLICE_X35Y9          FDCE                                         r  i_vga_control_entity/s_enctr_v_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDCE (Prop_fdce_C_Q)         0.141     1.585 r  i_vga_control_entity/s_enctr_v_sync_reg[0]/Q
                         net (fo=15, routed)          0.272     1.858    i_vga_control_entity/s_enctr_v_sync_reg[9]_0[0]
    SLICE_X36Y9          LUT4 (Prop_lut4_I2_O)        0.046     1.904 r  i_vga_control_entity/s_enctr_v_sync[2]_i_1/O
                         net (fo=1, routed)           0.000     1.904    i_vga_control_entity/s_enctr_v_sync[2]_i_1_n_0
    SLICE_X36Y9          FDCE                                         r  i_vga_control_entity/s_enctr_v_sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.831     1.958    i_vga_control_entity/CLK
    SLICE_X36Y9          FDCE                                         r  i_vga_control_entity/s_enctr_v_sync_reg[2]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X36Y9          FDCE (Hold_fdce_C_D)         0.107     1.816    i_vga_control_entity/s_enctr_v_sync_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 i_vga_control_entity/s_enctr_v_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_vga_control_entity/s_enctr_v_sync_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.186ns (40.571%)  route 0.272ns (59.429%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.561     1.444    i_vga_control_entity/CLK
    SLICE_X35Y9          FDCE                                         r  i_vga_control_entity/s_enctr_v_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDCE (Prop_fdce_C_Q)         0.141     1.585 r  i_vga_control_entity/s_enctr_v_sync_reg[0]/Q
                         net (fo=15, routed)          0.272     1.858    i_vga_control_entity/s_enctr_v_sync_reg[9]_0[0]
    SLICE_X36Y9          LUT4 (Prop_lut4_I3_O)        0.045     1.903 r  i_vga_control_entity/s_enctr_v_sync[1]_i_1/O
                         net (fo=1, routed)           0.000     1.903    i_vga_control_entity/s_enctr_v_sync[1]_i_1_n_0
    SLICE_X36Y9          FDCE                                         r  i_vga_control_entity/s_enctr_v_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.831     1.958    i_vga_control_entity/CLK
    SLICE_X36Y9          FDCE                                         r  i_vga_control_entity/s_enctr_v_sync_reg[1]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X36Y9          FDCE (Hold_fdce_C_D)         0.091     1.800    i_vga_control_entity/s_enctr_v_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 i_vga_control_entity/s_enctr_v_sync_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_vga_control_entity/s_enctr_v_sync_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.213ns (44.038%)  route 0.271ns (55.962%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.561     1.444    i_vga_control_entity/CLK
    SLICE_X34Y9          FDCE                                         r  i_vga_control_entity/s_enctr_v_sync_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y9          FDCE (Prop_fdce_C_Q)         0.164     1.608 r  i_vga_control_entity/s_enctr_v_sync_reg[5]/Q
                         net (fo=16, routed)          0.271     1.879    i_vga_control_entity/s_enctr_v_sync_reg[9]_0[5]
    SLICE_X36Y10         LUT5 (Prop_lut5_I2_O)        0.049     1.928 r  i_vga_control_entity/s_enctr_v_sync[7]_i_1/O
                         net (fo=1, routed)           0.000     1.928    i_vga_control_entity/s_enctr_v_sync[7]_i_1_n_0
    SLICE_X36Y10         FDCE                                         r  i_vga_control_entity/s_enctr_v_sync_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.830     1.957    i_vga_control_entity/CLK
    SLICE_X36Y10         FDCE                                         r  i_vga_control_entity/s_enctr_v_sync_reg[7]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X36Y10         FDCE (Hold_fdce_C_D)         0.104     1.812    i_vga_control_entity/s_enctr_v_sync_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 i_io_logic_entity/pbsync_3_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_source_multiplexer_entity/s_pbstate_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.186ns (36.745%)  route 0.320ns (63.255%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.557     1.440    i_io_logic_entity/CLK
    SLICE_X29Y17         FDCE                                         r  i_io_logic_entity/pbsync_3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y17         FDCE (Prop_fdce_C_Q)         0.141     1.581 f  i_io_logic_entity/pbsync_3_reg[3]/Q
                         net (fo=5, routed)           0.320     1.901    i_source_multiplexer_entity/pbsync_3_reg[3][3]
    SLICE_X36Y15         LUT6 (Prop_lut6_I2_O)        0.045     1.946 r  i_source_multiplexer_entity/s_pbstate_r[1]_i_1/O
                         net (fo=1, routed)           0.000     1.946    i_source_multiplexer_entity/s_pbstate_r[1]_i_1_n_0
    SLICE_X36Y15         FDCE                                         r  i_source_multiplexer_entity/s_pbstate_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.826     1.953    i_source_multiplexer_entity/CLK
    SLICE_X36Y15         FDCE                                         r  i_source_multiplexer_entity/s_pbstate_r_reg[1]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X36Y15         FDCE (Hold_fdce_C_D)         0.091     1.795    i_source_multiplexer_entity/s_pbstate_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 i_memory_control_1_entity/s_rom_addr_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_memory_control_1_entity/s_rom_current_val_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.561%)  route 0.113ns (44.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.560     1.443    i_memory_control_1_entity/CLK
    SLICE_X47Y15         FDCE                                         r  i_memory_control_1_entity/s_rom_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  i_memory_control_1_entity/s_rom_addr_reg[12]/Q
                         net (fo=31, routed)          0.113     1.697    i_memory_control_1_entity/addra[12]
    SLICE_X46Y15         FDCE                                         r  i_memory_control_1_entity/s_rom_current_val_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.828     1.955    i_memory_control_1_entity/CLK
    SLICE_X46Y15         FDCE                                         r  i_memory_control_1_entity/s_rom_current_val_reg[12]/C
                         clock pessimism             -0.499     1.456    
    SLICE_X46Y15         FDCE (Hold_fdce_C_D)         0.085     1.541    i_memory_control_1_entity/s_rom_current_val_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 i_memory_control_1_entity/s_rom_current_val_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_memory_control_1_entity/s_rom_addr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.560     1.443    i_memory_control_1_entity/CLK
    SLICE_X46Y14         FDCE                                         r  i_memory_control_1_entity/s_rom_current_val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  i_memory_control_1_entity/s_rom_current_val_reg[1]/Q
                         net (fo=1, routed)           0.051     1.658    i_memory_control_1_entity/s_rom_current_val[1]
    SLICE_X47Y14         LUT4 (Prop_lut4_I3_O)        0.045     1.703 r  i_memory_control_1_entity/s_rom_addr[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.703    i_memory_control_1_entity/s_rom_addr[1]_i_1__0_n_0
    SLICE_X47Y14         FDCE                                         r  i_memory_control_1_entity/s_rom_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.829     1.956    i_memory_control_1_entity/CLK
    SLICE_X47Y14         FDCE                                         r  i_memory_control_1_entity/s_rom_addr_reg[1]/C
                         clock pessimism             -0.500     1.456    
    SLICE_X47Y14         FDCE (Hold_fdce_C_D)         0.091     1.547    i_memory_control_1_entity/s_rom_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 i_memory_control_1_entity/s_rom_current_val_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_memory_control_1_entity/s_rom_addr_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.209ns (80.045%)  route 0.052ns (19.955%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.560     1.443    i_memory_control_1_entity/CLK
    SLICE_X46Y14         FDCE                                         r  i_memory_control_1_entity/s_rom_current_val_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  i_memory_control_1_entity/s_rom_current_val_reg[10]/Q
                         net (fo=1, routed)           0.052     1.659    i_memory_control_1_entity/s_rom_current_val[10]
    SLICE_X47Y14         LUT4 (Prop_lut4_I3_O)        0.045     1.704 r  i_memory_control_1_entity/s_rom_addr[10]_i_1__0/O
                         net (fo=1, routed)           0.000     1.704    i_memory_control_1_entity/s_rom_addr[10]_i_1__0_n_0
    SLICE_X47Y14         FDCE                                         r  i_memory_control_1_entity/s_rom_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.829     1.956    i_memory_control_1_entity/CLK
    SLICE_X47Y14         FDCE                                         r  i_memory_control_1_entity/s_rom_addr_reg[10]/C
                         clock pessimism             -0.500     1.456    
    SLICE_X47Y14         FDCE (Hold_fdce_C_D)         0.092     1.548    i_memory_control_1_entity/s_rom_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 i_vga_control_entity/s_enctr_v_sync_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_vga_control_entity/s_enctr_v_sync_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.241%)  route 0.104ns (35.759%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.561     1.444    i_vga_control_entity/CLK
    SLICE_X35Y9          FDCE                                         r  i_vga_control_entity/s_enctr_v_sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDCE (Prop_fdce_C_Q)         0.141     1.585 r  i_vga_control_entity/s_enctr_v_sync_reg[3]/Q
                         net (fo=14, routed)          0.104     1.689    i_vga_control_entity/s_enctr_v_sync_reg[9]_0[3]
    SLICE_X34Y9          LUT6 (Prop_lut6_I5_O)        0.045     1.734 r  i_vga_control_entity/s_enctr_v_sync[5]_i_1/O
                         net (fo=1, routed)           0.000     1.734    i_vga_control_entity/s_enctr_v_sync[5]_i_1_n_0
    SLICE_X34Y9          FDCE                                         r  i_vga_control_entity/s_enctr_v_sync_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.830     1.957    i_vga_control_entity/CLK
    SLICE_X34Y9          FDCE                                         r  i_vga_control_entity/s_enctr_v_sync_reg[5]/C
                         clock pessimism             -0.500     1.457    
    SLICE_X34Y9          FDCE (Hold_fdce_C_D)         0.120     1.577    i_vga_control_entity/s_enctr_v_sync_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 i_io_logic_entity/swsync_3_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_source_multiplexer_entity/s_state_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.186ns (34.242%)  route 0.357ns (65.758%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.561     1.444    i_io_logic_entity/CLK
    SLICE_X29Y10         FDCE                                         r  i_io_logic_entity/swsync_3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y10         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  i_io_logic_entity/swsync_3_reg[2]/Q
                         net (fo=16, routed)          0.357     1.942    i_source_multiplexer_entity/s_swsync[0]
    SLICE_X42Y11         LUT6 (Prop_lut6_I4_O)        0.045     1.987 r  i_source_multiplexer_entity/s_state_i_1/O
                         net (fo=1, routed)           0.000     1.987    i_source_multiplexer_entity/s_state_i_1_n_0
    SLICE_X42Y11         FDCE                                         r  i_source_multiplexer_entity/s_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.831     1.958    i_source_multiplexer_entity/CLK
    SLICE_X42Y11         FDCE                                         r  i_source_multiplexer_entity/s_state_reg/C
                         clock pessimism             -0.249     1.709    
    SLICE_X42Y11         FDCE (Hold_fdce_C_D)         0.120     1.829    i_source_multiplexer_entity/s_state_reg
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.158    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y4   i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y2   i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y5   i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y3   i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y7   i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y8   i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y12  i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y12  i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3   i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3   i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X46Y41  i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_31_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X46Y41  i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_67_cooolDelFlop/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y7   i_memory_control_2_entity/s_change_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X47Y42  i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_79_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X38Y5   i_memory_control_2_entity/s_rom_addr_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X38Y5   i_memory_control_2_entity/s_rom_addr_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X38Y5   i_memory_control_2_entity/s_rom_addr_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X38Y5   i_memory_control_2_entity/s_rom_addr_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X38Y4   i_memory_control_2_entity/s_rom_addr_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X38Y4   i_memory_control_2_entity/s_rom_addr_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X29Y15  i_io_logic_entity/pbsync_1_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X29Y15  i_io_logic_entity/pbsync_1_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X29Y15  i_io_logic_entity/pbsync_1_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y17  i_io_logic_entity/pbsync_1_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y15  i_io_logic_entity/pbsync_2_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y15  i_io_logic_entity/pbsync_2_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y15  i_io_logic_entity/pbsync_2_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y16  i_io_logic_entity/pbsync_2_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X29Y17  i_io_logic_entity/pbsync_3_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X29Y17  i_io_logic_entity/pbsync_3_reg[1]/C



