   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"stm32f4xx_fsmc.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.FSMC_NORSRAMDeInit,"ax",%progbits
  19              		.align	2
  20              		.global	FSMC_NORSRAMDeInit
  21              		.thumb
  22              		.thumb_func
  24              	FSMC_NORSRAMDeInit:
  25              	.LFB110:
  26              		.file 1 "../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c"
   1:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /**
   2:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   ******************************************************************************
   3:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @file    stm32f4xx_fsmc.c
   4:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @author  MCD Application Team
   5:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @version V1.0.0
   6:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @date    30-September-2011
   7:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  * @brief    This file provides firmware functions to manage the following 
   8:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *          functionalities of the FSMC peripheral:           
   9:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *           - Interface with SRAM, PSRAM, NOR and OneNAND memories
  10:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *           - Interface with NAND memories
  11:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *           - Interface with 16-bit PC Card compatible memories  
  12:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *           - Interrupts and flags management   
  13:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *           
  14:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   ******************************************************************************
  15:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
  16:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @attention
  17:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *
  18:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
  19:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
  20:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
  21:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
  22:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
  23:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
  24:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *
  25:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * <h2><center>&copy; COPYRIGHT 2011 STMicroelectronics</center></h2>
  26:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   ******************************************************************************
  27:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
  28:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
  29:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /* Includes ------------------------------------------------------------------*/
  30:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** #include "stm32f4xx_fsmc.h"
  31:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** #include "stm32f4xx_rcc.h"
  32:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
  33:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /** @addtogroup STM32F4xx_StdPeriph_Driver
  34:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @{
  35:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
  36:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
  37:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /** @defgroup FSMC 
  38:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @brief FSMC driver modules
  39:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @{
  40:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */ 
  41:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
  42:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /* Private typedef -----------------------------------------------------------*/
  43:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /* Private define ------------------------------------------------------------*/
  44:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
  45:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /* --------------------- FSMC registers bit mask ---------------------------- */
  46:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /* FSMC BCRx Mask */
  47:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** #define BCR_MBKEN_SET          ((uint32_t)0x00000001)
  48:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** #define BCR_MBKEN_RESET        ((uint32_t)0x000FFFFE)
  49:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** #define BCR_FACCEN_SET         ((uint32_t)0x00000040)
  50:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
  51:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /* FSMC PCRx Mask */
  52:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** #define PCR_PBKEN_SET          ((uint32_t)0x00000004)
  53:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** #define PCR_PBKEN_RESET        ((uint32_t)0x000FFFFB)
  54:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** #define PCR_ECCEN_SET          ((uint32_t)0x00000040)
  55:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** #define PCR_ECCEN_RESET        ((uint32_t)0x000FFFBF)
  56:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** #define PCR_MEMORYTYPE_NAND    ((uint32_t)0x00000008)
  57:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
  58:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /* Private macro -------------------------------------------------------------*/
  59:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /* Private variables ---------------------------------------------------------*/
  60:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /* Private function prototypes -----------------------------------------------*/
  61:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /* Private functions ---------------------------------------------------------*/
  62:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
  63:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /** @defgroup FSMC_Private_Functions
  64:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @{
  65:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
  66:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
  67:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /** @defgroup FSMC_Group1 NOR/SRAM Controller functions
  68:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  *  @brief   NOR/SRAM Controller functions 
  69:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  *
  70:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** @verbatim   
  71:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  ===============================================================================
  72:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                     NOR/SRAM Controller functions
  73:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  ===============================================================================  
  74:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
  75:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  The following sequence should be followed to configure the FSMC to interface with
  76:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  SRAM, PSRAM, NOR or OneNAND memory connected to the NOR/SRAM Bank:
  77:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  
  78:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****    1. Enable the clock for the FSMC and associated GPIOs using the following functions:
  79:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****           RCC_AHB3PeriphClockCmd(RCC_AHB3Periph_FSMC, ENABLE);
  80:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****           RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOx, ENABLE);
  81:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
  82:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****    2. FSMC pins configuration 
  83:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****        - Connect the involved FSMC pins to AF12 using the following function 
  84:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****           GPIO_PinAFConfig(GPIOx, GPIO_PinSourcex, GPIO_AF_FSMC); 
  85:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****        - Configure these FSMC pins in alternate function mode by calling the function
  86:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****           GPIO_Init();    
  87:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****        
  88:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****    3. Declare a FSMC_NORSRAMInitTypeDef structure, for example:
  89:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****           FSMC_NORSRAMInitTypeDef  FSMC_NORSRAMInitStructure;
  90:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       and fill the FSMC_NORSRAMInitStructure variable with the allowed values of
  91:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       the structure member.
  92:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       
  93:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****    4. Initialize the NOR/SRAM Controller by calling the function
  94:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****           FSMC_NORSRAMInit(&FSMC_NORSRAMInitStructure); 
  95:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
  96:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****    5. Then enable the NOR/SRAM Bank, for example:
  97:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****           FSMC_NORSRAMCmd(FSMC_Bank1_NORSRAM2, ENABLE);  
  98:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
  99:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****    6. At this stage you can read/write from/to the memory connected to the NOR/SRAM Bank. 
 100:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****    
 101:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** @endverbatim
 102:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @{
 103:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 104:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 105:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /**
 106:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @brief  Deinitializes the FSMC NOR/SRAM Banks registers to their default 
 107:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *   reset values.
 108:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  FSMC_Bank: specifies the FSMC Bank to be used
 109:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *          This parameter can be one of the following values:
 110:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank1_NORSRAM1: FSMC Bank1 NOR/SRAM1  
 111:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank1_NORSRAM2: FSMC Bank1 NOR/SRAM2 
 112:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank1_NORSRAM3: FSMC Bank1 NOR/SRAM3 
 113:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank1_NORSRAM4: FSMC Bank1 NOR/SRAM4 
 114:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @retval None
 115:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 116:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** void FSMC_NORSRAMDeInit(uint32_t FSMC_Bank)
 117:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** {
  27              		.loc 1 117 0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 1, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 80B4     		push	{r7}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 7, -4
  36 0002 83B0     		sub	sp, sp, #12
  37              	.LCFI1:
  38              		.cfi_def_cfa_offset 16
  39 0004 00AF     		add	r7, sp, #0
  40              	.LCFI2:
  41              		.cfi_def_cfa_register 7
  42 0006 7860     		str	r0, [r7, #4]
 118:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Check the parameter */
 119:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_NORSRAM_BANK(FSMC_Bank));
 120:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   
 121:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* FSMC_Bank1_NORSRAM1 */
 122:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   if(FSMC_Bank == FSMC_Bank1_NORSRAM1)
  43              		.loc 1 122 0
  44 0008 7B68     		ldr	r3, [r7, #4]
  45 000a 002B     		cmp	r3, #0
  46 000c 07D1     		bne	.L2
 123:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 124:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank1->BTCR[FSMC_Bank] = 0x000030DB;    
  47              		.loc 1 124 0
  48 000e 4FF02043 		mov	r3, #-1610612736
  49 0012 7A68     		ldr	r2, [r7, #4]
  50 0014 43F2DB01 		movw	r1, #12507
  51 0018 43F82210 		str	r1, [r3, r2, lsl #2]
  52 001c 06E0     		b	.L3
  53              	.L2:
 125:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 126:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* FSMC_Bank1_NORSRAM2,  FSMC_Bank1_NORSRAM3 or FSMC_Bank1_NORSRAM4 */
 127:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   else
 128:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {   
 129:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank1->BTCR[FSMC_Bank] = 0x000030D2; 
  54              		.loc 1 129 0
  55 001e 4FF02043 		mov	r3, #-1610612736
  56 0022 7A68     		ldr	r2, [r7, #4]
  57 0024 43F2D201 		movw	r1, #12498
  58 0028 43F82210 		str	r1, [r3, r2, lsl #2]
  59              	.L3:
 130:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 131:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_Bank1->BTCR[FSMC_Bank + 1] = 0x0FFFFFFF;
  60              		.loc 1 131 0
  61 002c 4FF02040 		mov	r0, #-1610612736
  62 0030 7B68     		ldr	r3, [r7, #4]
  63 0032 03F10102 		add	r2, r3, #1
  64 0036 6FF07041 		mvn	r1, #-268435456
  65 003a 0346     		mov	r3, r0
  66 003c 43F82210 		str	r1, [r3, r2, lsl #2]
 132:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_Bank1E->BWTR[FSMC_Bank] = 0x0FFFFFFF;  
  67              		.loc 1 132 0
  68 0040 4FF48273 		mov	r3, #260
  69 0044 CAF20003 		movt	r3, 40960
  70 0048 7A68     		ldr	r2, [r7, #4]
  71 004a 6FF07041 		mvn	r1, #-268435456
  72 004e 43F82210 		str	r1, [r3, r2, lsl #2]
 133:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** }
  73              		.loc 1 133 0
  74 0052 07F10C07 		add	r7, r7, #12
  75 0056 BD46     		mov	sp, r7
  76 0058 80BC     		pop	{r7}
  77 005a 7047     		bx	lr
  78              		.cfi_endproc
  79              	.LFE110:
  81              		.section	.text.FSMC_NORSRAMInit,"ax",%progbits
  82              		.align	2
  83              		.global	FSMC_NORSRAMInit
  84              		.thumb
  85              		.thumb_func
  87              	FSMC_NORSRAMInit:
  88              	.LFB111:
 134:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 135:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /**
 136:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @brief  Initializes the FSMC NOR/SRAM Banks according to the specified
 137:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *         parameters in the FSMC_NORSRAMInitStruct.
 138:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  FSMC_NORSRAMInitStruct : pointer to a FSMC_NORSRAMInitTypeDef structure
 139:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *         that contains the configuration information for the FSMC NOR/SRAM 
 140:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *         specified Banks.                       
 141:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @retval None
 142:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 143:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** void FSMC_NORSRAMInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct)
 144:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** { 
  89              		.loc 1 144 0
  90              		.cfi_startproc
  91              		@ args = 0, pretend = 0, frame = 8
  92              		@ frame_needed = 1, uses_anonymous_args = 0
  93              		@ link register save eliminated.
  94 0000 90B4     		push	{r4, r7}
  95              	.LCFI3:
  96              		.cfi_def_cfa_offset 8
  97              		.cfi_offset 7, -4
  98              		.cfi_offset 4, -8
  99 0002 82B0     		sub	sp, sp, #8
 100              	.LCFI4:
 101              		.cfi_def_cfa_offset 16
 102 0004 00AF     		add	r7, sp, #0
 103              	.LCFI5:
 104              		.cfi_def_cfa_register 7
 105 0006 7860     		str	r0, [r7, #4]
 145:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Check the parameters */
 146:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_NORSRAM_BANK(FSMC_NORSRAMInitStruct->FSMC_Bank));
 147:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_MUX(FSMC_NORSRAMInitStruct->FSMC_DataAddressMux));
 148:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_MEMORY(FSMC_NORSRAMInitStruct->FSMC_MemoryType));
 149:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_MEMORY_WIDTH(FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth));
 150:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_BURSTMODE(FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode));
 151:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_ASYNWAIT(FSMC_NORSRAMInitStruct->FSMC_AsynchronousWait));
 152:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_WAIT_POLARITY(FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity));
 153:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_WRAP_MODE(FSMC_NORSRAMInitStruct->FSMC_WrapMode));
 154:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_WAIT_SIGNAL_ACTIVE(FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive));
 155:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_WRITE_OPERATION(FSMC_NORSRAMInitStruct->FSMC_WriteOperation));
 156:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_WAITE_SIGNAL(FSMC_NORSRAMInitStruct->FSMC_WaitSignal));
 157:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_EXTENDED_MODE(FSMC_NORSRAMInitStruct->FSMC_ExtendedMode));
 158:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_WRITE_BURST(FSMC_NORSRAMInitStruct->FSMC_WriteBurst));  
 159:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_ADDRESS_SETUP_TIME(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_
 160:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_ADDRESS_HOLD_TIME(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_A
 161:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_DATASETUP_TIME(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_Data
 162:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_TURNAROUND_TIME(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_Bus
 163:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_CLK_DIV(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision
 164:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLa
 165:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessM
 166:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   
 167:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Bank1 NOR/SRAM control register configuration */ 
 168:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
 106              		.loc 1 168 0
 107 0008 4FF02040 		mov	r0, #-1610612736
 108 000c 7B68     		ldr	r3, [r7, #4]
 109 000e 1A68     		ldr	r2, [r3, #0]
 169:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
 110              		.loc 1 169 0
 111 0010 7B68     		ldr	r3, [r7, #4]
 112 0012 5968     		ldr	r1, [r3, #4]
 170:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_MemoryType |
 113              		.loc 1 170 0
 114 0014 7B68     		ldr	r3, [r7, #4]
 115 0016 9B68     		ldr	r3, [r3, #8]
 169:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
 116              		.loc 1 169 0
 117 0018 1943     		orrs	r1, r1, r3
 171:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth |
 118              		.loc 1 171 0
 119 001a 7B68     		ldr	r3, [r7, #4]
 120 001c DB68     		ldr	r3, [r3, #12]
 170:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_MemoryType |
 121              		.loc 1 170 0
 122 001e 1943     		orrs	r1, r1, r3
 172:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode |
 123              		.loc 1 172 0
 124 0020 7B68     		ldr	r3, [r7, #4]
 125 0022 1B69     		ldr	r3, [r3, #16]
 171:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth |
 126              		.loc 1 171 0
 127 0024 1943     		orrs	r1, r1, r3
 173:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_AsynchronousWait |
 128              		.loc 1 173 0
 129 0026 7B68     		ldr	r3, [r7, #4]
 130 0028 5B69     		ldr	r3, [r3, #20]
 172:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode |
 131              		.loc 1 172 0
 132 002a 1943     		orrs	r1, r1, r3
 174:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
 133              		.loc 1 174 0
 134 002c 7B68     		ldr	r3, [r7, #4]
 135 002e 9B69     		ldr	r3, [r3, #24]
 173:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_AsynchronousWait |
 136              		.loc 1 173 0
 137 0030 1943     		orrs	r1, r1, r3
 175:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_WrapMode |
 138              		.loc 1 175 0
 139 0032 7B68     		ldr	r3, [r7, #4]
 140 0034 DB69     		ldr	r3, [r3, #28]
 174:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
 141              		.loc 1 174 0
 142 0036 1943     		orrs	r1, r1, r3
 176:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive |
 143              		.loc 1 176 0
 144 0038 7B68     		ldr	r3, [r7, #4]
 145 003a 1B6A     		ldr	r3, [r3, #32]
 175:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_WrapMode |
 146              		.loc 1 175 0
 147 003c 1943     		orrs	r1, r1, r3
 177:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_WriteOperation |
 148              		.loc 1 177 0
 149 003e 7B68     		ldr	r3, [r7, #4]
 150 0040 5B6A     		ldr	r3, [r3, #36]
 176:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive |
 151              		.loc 1 176 0
 152 0042 1943     		orrs	r1, r1, r3
 178:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_WaitSignal |
 153              		.loc 1 178 0
 154 0044 7B68     		ldr	r3, [r7, #4]
 155 0046 9B6A     		ldr	r3, [r3, #40]
 177:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_WriteOperation |
 156              		.loc 1 177 0
 157 0048 1943     		orrs	r1, r1, r3
 179:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_ExtendedMode |
 158              		.loc 1 179 0
 159 004a 7B68     		ldr	r3, [r7, #4]
 160 004c DB6A     		ldr	r3, [r3, #44]
 178:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_WaitSignal |
 161              		.loc 1 178 0
 162 004e 1943     		orrs	r1, r1, r3
 180:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_WriteBurst;
 163              		.loc 1 180 0
 164 0050 7B68     		ldr	r3, [r7, #4]
 165 0052 1B6B     		ldr	r3, [r3, #48]
 179:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_ExtendedMode |
 166              		.loc 1 179 0
 167 0054 1943     		orrs	r1, r1, r3
 168:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
 168              		.loc 1 168 0
 169 0056 0346     		mov	r3, r0
 170 0058 43F82210 		str	r1, [r3, r2, lsl #2]
 181:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   if(FSMC_NORSRAMInitStruct->FSMC_MemoryType == FSMC_MemoryType_NOR)
 171              		.loc 1 181 0
 172 005c 7B68     		ldr	r3, [r7, #4]
 173 005e 9B68     		ldr	r3, [r3, #8]
 174 0060 082B     		cmp	r3, #8
 175 0062 0FD1     		bne	.L5
 182:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 183:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] |= (uint32_t)BCR_FACCEN_SET;
 176              		.loc 1 183 0
 177 0064 4FF02040 		mov	r0, #-1610612736
 178 0068 7B68     		ldr	r3, [r7, #4]
 179 006a 1A68     		ldr	r2, [r3, #0]
 180 006c 4FF02044 		mov	r4, #-1610612736
 181 0070 7B68     		ldr	r3, [r7, #4]
 182 0072 1968     		ldr	r1, [r3, #0]
 183 0074 2346     		mov	r3, r4
 184 0076 53F82130 		ldr	r3, [r3, r1, lsl #2]
 185 007a 43F04001 		orr	r1, r3, #64
 186 007e 0346     		mov	r3, r0
 187 0080 43F82210 		str	r1, [r3, r2, lsl #2]
 188              	.L5:
 184:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 185:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Bank1 NOR/SRAM timing register configuration */
 186:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank+1] = 
 189              		.loc 1 186 0
 190 0084 4FF02040 		mov	r0, #-1610612736
 191 0088 7B68     		ldr	r3, [r7, #4]
 192 008a 1B68     		ldr	r3, [r3, #0]
 193 008c 03F10102 		add	r2, r3, #1
 187:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
 194              		.loc 1 187 0
 195 0090 7B68     		ldr	r3, [r7, #4]
 196 0092 5B6B     		ldr	r3, [r3, #52]
 197 0094 1968     		ldr	r1, [r3, #0]
 188:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime << 4) |
 198              		.loc 1 188 0
 199 0096 7B68     		ldr	r3, [r7, #4]
 200 0098 5B6B     		ldr	r3, [r3, #52]
 201 009a 5B68     		ldr	r3, [r3, #4]
 202 009c 4FEA0313 		lsl	r3, r3, #4
 187:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
 203              		.loc 1 187 0
 204 00a0 1943     		orrs	r1, r1, r3
 189:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime << 8) |
 205              		.loc 1 189 0
 206 00a2 7B68     		ldr	r3, [r7, #4]
 207 00a4 5B6B     		ldr	r3, [r3, #52]
 208 00a6 9B68     		ldr	r3, [r3, #8]
 209 00a8 4FEA0323 		lsl	r3, r3, #8
 188:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime << 4) |
 210              		.loc 1 188 0
 211 00ac 1943     		orrs	r1, r1, r3
 190:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration << 16) 
 212              		.loc 1 190 0
 213 00ae 7B68     		ldr	r3, [r7, #4]
 214 00b0 5B6B     		ldr	r3, [r3, #52]
 215 00b2 DB68     		ldr	r3, [r3, #12]
 216 00b4 4FEA0343 		lsl	r3, r3, #16
 189:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime << 8) |
 217              		.loc 1 189 0
 218 00b8 1943     		orrs	r1, r1, r3
 191:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision << 20) |
 219              		.loc 1 191 0
 220 00ba 7B68     		ldr	r3, [r7, #4]
 221 00bc 5B6B     		ldr	r3, [r3, #52]
 222 00be 1B69     		ldr	r3, [r3, #16]
 223 00c0 4FEA0353 		lsl	r3, r3, #20
 190:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration << 16) 
 224              		.loc 1 190 0
 225 00c4 1943     		orrs	r1, r1, r3
 192:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency << 24) |
 226              		.loc 1 192 0
 227 00c6 7B68     		ldr	r3, [r7, #4]
 228 00c8 5B6B     		ldr	r3, [r3, #52]
 229 00ca 5B69     		ldr	r3, [r3, #20]
 230 00cc 4FEA0363 		lsl	r3, r3, #24
 191:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision << 20) |
 231              		.loc 1 191 0
 232 00d0 1943     		orrs	r1, r1, r3
 193:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****              FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode;
 233              		.loc 1 193 0
 234 00d2 7B68     		ldr	r3, [r7, #4]
 235 00d4 5B6B     		ldr	r3, [r3, #52]
 236 00d6 9B69     		ldr	r3, [r3, #24]
 192:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency << 24) |
 237              		.loc 1 192 0
 238 00d8 1943     		orrs	r1, r1, r3
 186:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank+1] = 
 239              		.loc 1 186 0
 240 00da 0346     		mov	r3, r0
 241 00dc 43F82210 		str	r1, [r3, r2, lsl #2]
 194:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             
 195:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     
 196:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Bank1 NOR/SRAM timing register for write configuration, if extended mode is used */
 197:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   if(FSMC_NORSRAMInitStruct->FSMC_ExtendedMode == FSMC_ExtendedMode_Enable)
 242              		.loc 1 197 0
 243 00e0 7B68     		ldr	r3, [r7, #4]
 244 00e2 DB6A     		ldr	r3, [r3, #44]
 245 00e4 B3F5804F 		cmp	r3, #16384
 246 00e8 27D1     		bne	.L6
 198:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 199:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     assert_param(IS_FSMC_ADDRESS_SETUP_TIME(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_Ad
 200:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     assert_param(IS_FSMC_ADDRESS_HOLD_TIME(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_Add
 201:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     assert_param(IS_FSMC_DATASETUP_TIME(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSe
 202:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     assert_param(IS_FSMC_CLK_DIV(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision))
 203:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLate
 204:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMod
 205:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
 247              		.loc 1 205 0
 248 00ea 4FF48273 		mov	r3, #260
 249 00ee CAF20003 		movt	r3, 40960
 250 00f2 7A68     		ldr	r2, [r7, #4]
 251 00f4 1268     		ldr	r2, [r2, #0]
 206:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****               (uint32_t)FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime |
 252              		.loc 1 206 0
 253 00f6 7968     		ldr	r1, [r7, #4]
 254 00f8 896B     		ldr	r1, [r1, #56]
 255 00fa 0868     		ldr	r0, [r1, #0]
 207:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****               (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime << 4 )|
 256              		.loc 1 207 0
 257 00fc 7968     		ldr	r1, [r7, #4]
 258 00fe 896B     		ldr	r1, [r1, #56]
 259 0100 4968     		ldr	r1, [r1, #4]
 260 0102 4FEA0111 		lsl	r1, r1, #4
 206:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****               (uint32_t)FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime |
 261              		.loc 1 206 0
 262 0106 0843     		orrs	r0, r0, r1
 208:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****               (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime << 8) |
 263              		.loc 1 208 0
 264 0108 7968     		ldr	r1, [r7, #4]
 265 010a 896B     		ldr	r1, [r1, #56]
 266 010c 8968     		ldr	r1, [r1, #8]
 267 010e 4FEA0121 		lsl	r1, r1, #8
 207:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****               (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime << 4 )|
 268              		.loc 1 207 0
 269 0112 0843     		orrs	r0, r0, r1
 209:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****               (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision << 20) |
 270              		.loc 1 209 0
 271 0114 7968     		ldr	r1, [r7, #4]
 272 0116 896B     		ldr	r1, [r1, #56]
 273 0118 0969     		ldr	r1, [r1, #16]
 274 011a 4FEA0151 		lsl	r1, r1, #20
 208:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****               (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime << 8) |
 275              		.loc 1 208 0
 276 011e 0843     		orrs	r0, r0, r1
 210:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****               (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency << 24) |
 277              		.loc 1 210 0
 278 0120 7968     		ldr	r1, [r7, #4]
 279 0122 896B     		ldr	r1, [r1, #56]
 280 0124 4969     		ldr	r1, [r1, #20]
 281 0126 4FEA0161 		lsl	r1, r1, #24
 209:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****               (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision << 20) |
 282              		.loc 1 209 0
 283 012a 0843     		orrs	r0, r0, r1
 211:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode;
 284              		.loc 1 211 0
 285 012c 7968     		ldr	r1, [r7, #4]
 286 012e 896B     		ldr	r1, [r1, #56]
 287 0130 8969     		ldr	r1, [r1, #24]
 210:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****               (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency << 24) |
 288              		.loc 1 210 0
 289 0132 0143     		orrs	r1, r1, r0
 205:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
 290              		.loc 1 205 0
 291 0134 43F82210 		str	r1, [r3, r2, lsl #2]
 292 0138 09E0     		b	.L4
 293              	.L6:
 212:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 213:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   else
 214:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 215:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 0x0FFFFFFF;
 294              		.loc 1 215 0
 295 013a 4FF48273 		mov	r3, #260
 296 013e CAF20003 		movt	r3, 40960
 297 0142 7A68     		ldr	r2, [r7, #4]
 298 0144 1268     		ldr	r2, [r2, #0]
 299 0146 6FF07041 		mvn	r1, #-268435456
 300 014a 43F82210 		str	r1, [r3, r2, lsl #2]
 301              	.L4:
 216:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 217:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** }
 302              		.loc 1 217 0
 303 014e 07F10807 		add	r7, r7, #8
 304 0152 BD46     		mov	sp, r7
 305 0154 90BC     		pop	{r4, r7}
 306 0156 7047     		bx	lr
 307              		.cfi_endproc
 308              	.LFE111:
 310              		.section	.text.FSMC_NORSRAMStructInit,"ax",%progbits
 311              		.align	2
 312              		.global	FSMC_NORSRAMStructInit
 313              		.thumb
 314              		.thumb_func
 316              	FSMC_NORSRAMStructInit:
 317              	.LFB112:
 218:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 219:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /**
 220:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @brief  Fills each FSMC_NORSRAMInitStruct member with its default value.
 221:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  FSMC_NORSRAMInitStruct: pointer to a FSMC_NORSRAMInitTypeDef structure 
 222:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *         which will be initialized.
 223:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @retval None
 224:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 225:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** void FSMC_NORSRAMStructInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct)
 226:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** {  
 318              		.loc 1 226 0
 319              		.cfi_startproc
 320              		@ args = 0, pretend = 0, frame = 8
 321              		@ frame_needed = 1, uses_anonymous_args = 0
 322              		@ link register save eliminated.
 323 0000 80B4     		push	{r7}
 324              	.LCFI6:
 325              		.cfi_def_cfa_offset 4
 326              		.cfi_offset 7, -4
 327 0002 83B0     		sub	sp, sp, #12
 328              	.LCFI7:
 329              		.cfi_def_cfa_offset 16
 330 0004 00AF     		add	r7, sp, #0
 331              	.LCFI8:
 332              		.cfi_def_cfa_register 7
 333 0006 7860     		str	r0, [r7, #4]
 227:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Reset NOR/SRAM Init structure parameters values */
 228:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_Bank = FSMC_Bank1_NORSRAM1;
 334              		.loc 1 228 0
 335 0008 7B68     		ldr	r3, [r7, #4]
 336 000a 4FF00002 		mov	r2, #0
 337 000e 1A60     		str	r2, [r3, #0]
 229:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_DataAddressMux = FSMC_DataAddressMux_Enable;
 338              		.loc 1 229 0
 339 0010 7B68     		ldr	r3, [r7, #4]
 340 0012 4FF00202 		mov	r2, #2
 341 0016 5A60     		str	r2, [r3, #4]
 230:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_MemoryType = FSMC_MemoryType_SRAM;
 342              		.loc 1 230 0
 343 0018 7B68     		ldr	r3, [r7, #4]
 344 001a 4FF00002 		mov	r2, #0
 345 001e 9A60     		str	r2, [r3, #8]
 231:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth = FSMC_MemoryDataWidth_8b;
 346              		.loc 1 231 0
 347 0020 7B68     		ldr	r3, [r7, #4]
 348 0022 4FF00002 		mov	r2, #0
 349 0026 DA60     		str	r2, [r3, #12]
 232:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode = FSMC_BurstAccessMode_Disable;
 350              		.loc 1 232 0
 351 0028 7B68     		ldr	r3, [r7, #4]
 352 002a 4FF00002 		mov	r2, #0
 353 002e 1A61     		str	r2, [r3, #16]
 233:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_AsynchronousWait = FSMC_AsynchronousWait_Disable;
 354              		.loc 1 233 0
 355 0030 7B68     		ldr	r3, [r7, #4]
 356 0032 4FF00002 		mov	r2, #0
 357 0036 5A61     		str	r2, [r3, #20]
 234:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity = FSMC_WaitSignalPolarity_Low;
 358              		.loc 1 234 0
 359 0038 7B68     		ldr	r3, [r7, #4]
 360 003a 4FF00002 		mov	r2, #0
 361 003e 9A61     		str	r2, [r3, #24]
 235:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_WrapMode = FSMC_WrapMode_Disable;
 362              		.loc 1 235 0
 363 0040 7B68     		ldr	r3, [r7, #4]
 364 0042 4FF00002 		mov	r2, #0
 365 0046 DA61     		str	r2, [r3, #28]
 236:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive = FSMC_WaitSignalActive_BeforeWaitState;
 366              		.loc 1 236 0
 367 0048 7B68     		ldr	r3, [r7, #4]
 368 004a 4FF00002 		mov	r2, #0
 369 004e 1A62     		str	r2, [r3, #32]
 237:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_WriteOperation = FSMC_WriteOperation_Enable;
 370              		.loc 1 237 0
 371 0050 7B68     		ldr	r3, [r7, #4]
 372 0052 4FF48052 		mov	r2, #4096
 373 0056 5A62     		str	r2, [r3, #36]
 238:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_WaitSignal = FSMC_WaitSignal_Enable;
 374              		.loc 1 238 0
 375 0058 7B68     		ldr	r3, [r7, #4]
 376 005a 4FF40052 		mov	r2, #8192
 377 005e 9A62     		str	r2, [r3, #40]
 239:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_ExtendedMode = FSMC_ExtendedMode_Disable;
 378              		.loc 1 239 0
 379 0060 7B68     		ldr	r3, [r7, #4]
 380 0062 4FF00002 		mov	r2, #0
 381 0066 DA62     		str	r2, [r3, #44]
 240:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_WriteBurst = FSMC_WriteBurst_Disable;
 382              		.loc 1 240 0
 383 0068 7B68     		ldr	r3, [r7, #4]
 384 006a 4FF00002 		mov	r2, #0
 385 006e 1A63     		str	r2, [r3, #48]
 241:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime = 0xF;
 386              		.loc 1 241 0
 387 0070 7B68     		ldr	r3, [r7, #4]
 388 0072 5B6B     		ldr	r3, [r3, #52]
 389 0074 4FF00F02 		mov	r2, #15
 390 0078 1A60     		str	r2, [r3, #0]
 242:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime = 0xF;
 391              		.loc 1 242 0
 392 007a 7B68     		ldr	r3, [r7, #4]
 393 007c 5B6B     		ldr	r3, [r3, #52]
 394 007e 4FF00F02 		mov	r2, #15
 395 0082 5A60     		str	r2, [r3, #4]
 243:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime = 0xFF;
 396              		.loc 1 243 0
 397 0084 7B68     		ldr	r3, [r7, #4]
 398 0086 5B6B     		ldr	r3, [r3, #52]
 399 0088 4FF0FF02 		mov	r2, #255
 400 008c 9A60     		str	r2, [r3, #8]
 244:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration = 0xF;
 401              		.loc 1 244 0
 402 008e 7B68     		ldr	r3, [r7, #4]
 403 0090 5B6B     		ldr	r3, [r3, #52]
 404 0092 4FF00F02 		mov	r2, #15
 405 0096 DA60     		str	r2, [r3, #12]
 245:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision = 0xF;
 406              		.loc 1 245 0
 407 0098 7B68     		ldr	r3, [r7, #4]
 408 009a 5B6B     		ldr	r3, [r3, #52]
 409 009c 4FF00F02 		mov	r2, #15
 410 00a0 1A61     		str	r2, [r3, #16]
 246:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency = 0xF;
 411              		.loc 1 246 0
 412 00a2 7B68     		ldr	r3, [r7, #4]
 413 00a4 5B6B     		ldr	r3, [r3, #52]
 414 00a6 4FF00F02 		mov	r2, #15
 415 00aa 5A61     		str	r2, [r3, #20]
 247:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode = FSMC_AccessMode_A; 
 416              		.loc 1 247 0
 417 00ac 7B68     		ldr	r3, [r7, #4]
 418 00ae 5B6B     		ldr	r3, [r3, #52]
 419 00b0 4FF00002 		mov	r2, #0
 420 00b4 9A61     		str	r2, [r3, #24]
 248:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime = 0xF;
 421              		.loc 1 248 0
 422 00b6 7B68     		ldr	r3, [r7, #4]
 423 00b8 9B6B     		ldr	r3, [r3, #56]
 424 00ba 4FF00F02 		mov	r2, #15
 425 00be 1A60     		str	r2, [r3, #0]
 249:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime = 0xF;
 426              		.loc 1 249 0
 427 00c0 7B68     		ldr	r3, [r7, #4]
 428 00c2 9B6B     		ldr	r3, [r3, #56]
 429 00c4 4FF00F02 		mov	r2, #15
 430 00c8 5A60     		str	r2, [r3, #4]
 250:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime = 0xFF;
 431              		.loc 1 250 0
 432 00ca 7B68     		ldr	r3, [r7, #4]
 433 00cc 9B6B     		ldr	r3, [r3, #56]
 434 00ce 4FF0FF02 		mov	r2, #255
 435 00d2 9A60     		str	r2, [r3, #8]
 251:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_BusTurnAroundDuration = 0xF;
 436              		.loc 1 251 0
 437 00d4 7B68     		ldr	r3, [r7, #4]
 438 00d6 9B6B     		ldr	r3, [r3, #56]
 439 00d8 4FF00F02 		mov	r2, #15
 440 00dc DA60     		str	r2, [r3, #12]
 252:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision = 0xF;
 441              		.loc 1 252 0
 442 00de 7B68     		ldr	r3, [r7, #4]
 443 00e0 9B6B     		ldr	r3, [r3, #56]
 444 00e2 4FF00F02 		mov	r2, #15
 445 00e6 1A61     		str	r2, [r3, #16]
 253:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency = 0xF;
 446              		.loc 1 253 0
 447 00e8 7B68     		ldr	r3, [r7, #4]
 448 00ea 9B6B     		ldr	r3, [r3, #56]
 449 00ec 4FF00F02 		mov	r2, #15
 450 00f0 5A61     		str	r2, [r3, #20]
 254:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode = FSMC_AccessMode_A;
 451              		.loc 1 254 0
 452 00f2 7B68     		ldr	r3, [r7, #4]
 453 00f4 9B6B     		ldr	r3, [r3, #56]
 454 00f6 4FF00002 		mov	r2, #0
 455 00fa 9A61     		str	r2, [r3, #24]
 255:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** }
 456              		.loc 1 255 0
 457 00fc 07F10C07 		add	r7, r7, #12
 458 0100 BD46     		mov	sp, r7
 459 0102 80BC     		pop	{r7}
 460 0104 7047     		bx	lr
 461              		.cfi_endproc
 462              	.LFE112:
 464 0106 00BF     		.section	.text.FSMC_NORSRAMCmd,"ax",%progbits
 465              		.align	2
 466              		.global	FSMC_NORSRAMCmd
 467              		.thumb
 468              		.thumb_func
 470              	FSMC_NORSRAMCmd:
 471              	.LFB113:
 256:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 257:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /**
 258:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @brief  Enables or disables the specified NOR/SRAM Memory Bank.
 259:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  FSMC_Bank: specifies the FSMC Bank to be used
 260:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *          This parameter can be one of the following values:
 261:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank1_NORSRAM1: FSMC Bank1 NOR/SRAM1  
 262:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank1_NORSRAM2: FSMC Bank1 NOR/SRAM2 
 263:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank1_NORSRAM3: FSMC Bank1 NOR/SRAM3 
 264:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank1_NORSRAM4: FSMC Bank1 NOR/SRAM4 
 265:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  NewState: new state of the FSMC_Bank. This parameter can be: ENABLE or DISABLE.
 266:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @retval None
 267:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 268:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** void FSMC_NORSRAMCmd(uint32_t FSMC_Bank, FunctionalState NewState)
 269:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** {
 472              		.loc 1 269 0
 473              		.cfi_startproc
 474              		@ args = 0, pretend = 0, frame = 8
 475              		@ frame_needed = 1, uses_anonymous_args = 0
 476              		@ link register save eliminated.
 477 0000 80B4     		push	{r7}
 478              	.LCFI9:
 479              		.cfi_def_cfa_offset 4
 480              		.cfi_offset 7, -4
 481 0002 83B0     		sub	sp, sp, #12
 482              	.LCFI10:
 483              		.cfi_def_cfa_offset 16
 484 0004 00AF     		add	r7, sp, #0
 485              	.LCFI11:
 486              		.cfi_def_cfa_register 7
 487 0006 7860     		str	r0, [r7, #4]
 488 0008 0B46     		mov	r3, r1
 489 000a FB70     		strb	r3, [r7, #3]
 270:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_NORSRAM_BANK(FSMC_Bank));
 271:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 272:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   
 273:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   if (NewState != DISABLE)
 490              		.loc 1 273 0
 491 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 492 000e 002B     		cmp	r3, #0
 493 0010 0DD0     		beq	.L10
 274:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 275:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     /* Enable the selected NOR/SRAM Bank by setting the PBKEN bit in the BCRx register */
 276:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank1->BTCR[FSMC_Bank] |= BCR_MBKEN_SET;
 494              		.loc 1 276 0
 495 0012 4FF02040 		mov	r0, #-1610612736
 496 0016 4FF02043 		mov	r3, #-1610612736
 497 001a 7A68     		ldr	r2, [r7, #4]
 498 001c 53F82230 		ldr	r3, [r3, r2, lsl #2]
 499 0020 43F00101 		orr	r1, r3, #1
 500 0024 7A68     		ldr	r2, [r7, #4]
 501 0026 0346     		mov	r3, r0
 502 0028 43F82210 		str	r1, [r3, r2, lsl #2]
 503 002c 0FE0     		b	.L9
 504              	.L10:
 277:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 278:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   else
 279:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 280:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     /* Disable the selected NOR/SRAM Bank by clearing the PBKEN bit in the BCRx register */
 281:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank1->BTCR[FSMC_Bank] &= BCR_MBKEN_RESET;
 505              		.loc 1 281 0
 506 002e 4FF02040 		mov	r0, #-1610612736
 507 0032 4FF02043 		mov	r3, #-1610612736
 508 0036 7A68     		ldr	r2, [r7, #4]
 509 0038 53F82220 		ldr	r2, [r3, r2, lsl #2]
 510 003c 4FF6FE73 		movw	r3, #65534
 511 0040 C0F20F03 		movt	r3, 15
 512 0044 1340     		ands	r3, r3, r2
 513 0046 7968     		ldr	r1, [r7, #4]
 514 0048 0246     		mov	r2, r0
 515 004a 42F82130 		str	r3, [r2, r1, lsl #2]
 516              	.L9:
 282:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 283:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** }
 517              		.loc 1 283 0
 518 004e 07F10C07 		add	r7, r7, #12
 519 0052 BD46     		mov	sp, r7
 520 0054 80BC     		pop	{r7}
 521 0056 7047     		bx	lr
 522              		.cfi_endproc
 523              	.LFE113:
 525              		.section	.text.FSMC_NANDDeInit,"ax",%progbits
 526              		.align	2
 527              		.global	FSMC_NANDDeInit
 528              		.thumb
 529              		.thumb_func
 531              	FSMC_NANDDeInit:
 532              	.LFB114:
 284:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /**
 285:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @}
 286:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 287:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 288:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /** @defgroup FSMC_Group2 NAND Controller functions
 289:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  *  @brief   NAND Controller functions 
 290:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  *
 291:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** @verbatim   
 292:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  ===============================================================================
 293:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                     NAND Controller functions
 294:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  ===============================================================================  
 295:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 296:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  The following sequence should be followed to configure the FSMC to interface with
 297:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  8-bit or 16-bit NAND memory connected to the NAND Bank:
 298:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  
 299:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****    1. Enable the clock for the FSMC and associated GPIOs using the following functions:
 300:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****           RCC_AHB3PeriphClockCmd(RCC_AHB3Periph_FSMC, ENABLE);
 301:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****           RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOx, ENABLE);
 302:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 303:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****    2. FSMC pins configuration 
 304:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****        - Connect the involved FSMC pins to AF12 using the following function 
 305:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****           GPIO_PinAFConfig(GPIOx, GPIO_PinSourcex, GPIO_AF_FSMC); 
 306:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****        - Configure these FSMC pins in alternate function mode by calling the function
 307:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****           GPIO_Init();    
 308:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****        
 309:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****    3. Declare a FSMC_NANDInitTypeDef structure, for example:
 310:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****           FSMC_NANDInitTypeDef  FSMC_NANDInitStructure;
 311:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       and fill the FSMC_NANDInitStructure variable with the allowed values of
 312:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       the structure member.
 313:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       
 314:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****    4. Initialize the NAND Controller by calling the function
 315:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****           FSMC_NANDInit(&FSMC_NANDInitStructure); 
 316:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 317:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****    5. Then enable the NAND Bank, for example:
 318:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****           FSMC_NANDCmd(FSMC_Bank3_NAND, ENABLE);  
 319:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 320:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****    6. At this stage you can read/write from/to the memory connected to the NAND Bank. 
 321:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****    
 322:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** @note To enable the Error Correction Code (ECC), you have to use the function
 323:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****           FSMC_NANDECCCmd(FSMC_Bank3_NAND, ENABLE);  
 324:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       and to get the current ECC value you have to use the function
 325:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****           ECCval = FSMC_GetECC(FSMC_Bank3_NAND); 
 326:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 327:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** @endverbatim
 328:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @{
 329:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 330:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   
 331:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /**
 332:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @brief  Deinitializes the FSMC NAND Banks registers to their default reset values.
 333:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  FSMC_Bank: specifies the FSMC Bank to be used
 334:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *          This parameter can be one of the following values:
 335:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank2_NAND: FSMC Bank2 NAND 
 336:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank3_NAND: FSMC Bank3 NAND 
 337:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @retval None
 338:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 339:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** void FSMC_NANDDeInit(uint32_t FSMC_Bank)
 340:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** {
 533              		.loc 1 340 0
 534              		.cfi_startproc
 535              		@ args = 0, pretend = 0, frame = 8
 536              		@ frame_needed = 1, uses_anonymous_args = 0
 537              		@ link register save eliminated.
 538 0000 80B4     		push	{r7}
 539              	.LCFI12:
 540              		.cfi_def_cfa_offset 4
 541              		.cfi_offset 7, -4
 542 0002 83B0     		sub	sp, sp, #12
 543              	.LCFI13:
 544              		.cfi_def_cfa_offset 16
 545 0004 00AF     		add	r7, sp, #0
 546              	.LCFI14:
 547              		.cfi_def_cfa_register 7
 548 0006 7860     		str	r0, [r7, #4]
 341:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Check the parameter */
 342:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_NAND_BANK(FSMC_Bank));
 343:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   
 344:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   if(FSMC_Bank == FSMC_Bank2_NAND)
 549              		.loc 1 344 0
 550 0008 7B68     		ldr	r3, [r7, #4]
 551 000a 102B     		cmp	r3, #16
 552 000c 1CD1     		bne	.L13
 345:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 346:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     /* Set the FSMC_Bank2 registers to their reset values */
 347:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank2->PCR2 = 0x00000018;
 553              		.loc 1 347 0
 554 000e 4FF06003 		mov	r3, #96
 555 0012 CAF20003 		movt	r3, 40960
 556 0016 4FF01802 		mov	r2, #24
 557 001a 1A60     		str	r2, [r3, #0]
 348:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank2->SR2 = 0x00000040;
 558              		.loc 1 348 0
 559 001c 4FF06003 		mov	r3, #96
 560 0020 CAF20003 		movt	r3, 40960
 561 0024 4FF04002 		mov	r2, #64
 562 0028 5A60     		str	r2, [r3, #4]
 349:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank2->PMEM2 = 0xFCFCFCFC;
 563              		.loc 1 349 0
 564 002a 4FF06003 		mov	r3, #96
 565 002e CAF20003 		movt	r3, 40960
 566 0032 4FF0FC32 		mov	r2, #-50529028
 567 0036 9A60     		str	r2, [r3, #8]
 350:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank2->PATT2 = 0xFCFCFCFC;  
 568              		.loc 1 350 0
 569 0038 4FF06003 		mov	r3, #96
 570 003c CAF20003 		movt	r3, 40960
 571 0040 4FF0FC32 		mov	r2, #-50529028
 572 0044 DA60     		str	r2, [r3, #12]
 573 0046 1BE0     		b	.L12
 574              	.L13:
 351:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 352:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* FSMC_Bank3_NAND */  
 353:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   else
 354:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 355:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     /* Set the FSMC_Bank3 registers to their reset values */
 356:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank3->PCR3 = 0x00000018;
 575              		.loc 1 356 0
 576 0048 4FF08003 		mov	r3, #128
 577 004c CAF20003 		movt	r3, 40960
 578 0050 4FF01802 		mov	r2, #24
 579 0054 1A60     		str	r2, [r3, #0]
 357:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank3->SR3 = 0x00000040;
 580              		.loc 1 357 0
 581 0056 4FF08003 		mov	r3, #128
 582 005a CAF20003 		movt	r3, 40960
 583 005e 4FF04002 		mov	r2, #64
 584 0062 5A60     		str	r2, [r3, #4]
 358:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank3->PMEM3 = 0xFCFCFCFC;
 585              		.loc 1 358 0
 586 0064 4FF08003 		mov	r3, #128
 587 0068 CAF20003 		movt	r3, 40960
 588 006c 4FF0FC32 		mov	r2, #-50529028
 589 0070 9A60     		str	r2, [r3, #8]
 359:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank3->PATT3 = 0xFCFCFCFC; 
 590              		.loc 1 359 0
 591 0072 4FF08003 		mov	r3, #128
 592 0076 CAF20003 		movt	r3, 40960
 593 007a 4FF0FC32 		mov	r2, #-50529028
 594 007e DA60     		str	r2, [r3, #12]
 595              	.L12:
 360:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }  
 361:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** }
 596              		.loc 1 361 0
 597 0080 07F10C07 		add	r7, r7, #12
 598 0084 BD46     		mov	sp, r7
 599 0086 80BC     		pop	{r7}
 600 0088 7047     		bx	lr
 601              		.cfi_endproc
 602              	.LFE114:
 604 008a 00BF     		.section	.text.FSMC_NANDInit,"ax",%progbits
 605              		.align	2
 606              		.global	FSMC_NANDInit
 607              		.thumb
 608              		.thumb_func
 610              	FSMC_NANDInit:
 611              	.LFB115:
 362:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 363:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /**
 364:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @brief  Initializes the FSMC NAND Banks according to the specified parameters
 365:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *         in the FSMC_NANDInitStruct.
 366:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  FSMC_NANDInitStruct : pointer to a FSMC_NANDInitTypeDef structure that
 367:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *         contains the configuration information for the FSMC NAND specified Banks.              
 368:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @retval None
 369:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 370:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** void FSMC_NANDInit(FSMC_NANDInitTypeDef* FSMC_NANDInitStruct)
 371:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** {
 612              		.loc 1 371 0
 613              		.cfi_startproc
 614              		@ args = 0, pretend = 0, frame = 24
 615              		@ frame_needed = 1, uses_anonymous_args = 0
 616              		@ link register save eliminated.
 617 0000 80B4     		push	{r7}
 618              	.LCFI15:
 619              		.cfi_def_cfa_offset 4
 620              		.cfi_offset 7, -4
 621 0002 87B0     		sub	sp, sp, #28
 622              	.LCFI16:
 623              		.cfi_def_cfa_offset 32
 624 0004 00AF     		add	r7, sp, #0
 625              	.LCFI17:
 626              		.cfi_def_cfa_register 7
 627 0006 7860     		str	r0, [r7, #4]
 372:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   uint32_t tmppcr = 0x00000000, tmppmem = 0x00000000, tmppatt = 0x00000000; 
 628              		.loc 1 372 0
 629 0008 4FF00003 		mov	r3, #0
 630 000c 7B61     		str	r3, [r7, #20]
 631 000e 4FF00003 		mov	r3, #0
 632 0012 3B61     		str	r3, [r7, #16]
 633 0014 4FF00003 		mov	r3, #0
 634 0018 FB60     		str	r3, [r7, #12]
 373:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     
 374:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Check the parameters */
 375:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param( IS_FSMC_NAND_BANK(FSMC_NANDInitStruct->FSMC_Bank));
 376:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param( IS_FSMC_WAIT_FEATURE(FSMC_NANDInitStruct->FSMC_Waitfeature));
 377:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param( IS_FSMC_MEMORY_WIDTH(FSMC_NANDInitStruct->FSMC_MemoryDataWidth));
 378:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param( IS_FSMC_ECC_STATE(FSMC_NANDInitStruct->FSMC_ECC));
 379:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param( IS_FSMC_ECCPAGE_SIZE(FSMC_NANDInitStruct->FSMC_ECCPageSize));
 380:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param( IS_FSMC_TCLR_TIME(FSMC_NANDInitStruct->FSMC_TCLRSetupTime));
 381:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param( IS_FSMC_TAR_TIME(FSMC_NANDInitStruct->FSMC_TARSetupTime));
 382:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_SETUP_TIME(FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime
 383:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_WAIT_TIME(FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupT
 384:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_HOLD_TIME(FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupT
 385:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_HIZ_TIME(FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTim
 386:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_SETUP_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupT
 387:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_WAIT_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSet
 388:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_HOLD_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSet
 389:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_HIZ_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetup
 390:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   
 391:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Set the tmppcr value according to FSMC_NANDInitStruct parameters */
 392:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   tmppcr = (uint32_t)FSMC_NANDInitStruct->FSMC_Waitfeature |
 635              		.loc 1 392 0
 636 001a 7B68     		ldr	r3, [r7, #4]
 637 001c 5A68     		ldr	r2, [r3, #4]
 393:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             PCR_MEMORYTYPE_NAND |
 394:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NANDInitStruct->FSMC_MemoryDataWidth |
 638              		.loc 1 394 0
 639 001e 7B68     		ldr	r3, [r7, #4]
 640 0020 9B68     		ldr	r3, [r3, #8]
 393:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             PCR_MEMORYTYPE_NAND |
 641              		.loc 1 393 0
 642 0022 1A43     		orrs	r2, r2, r3
 395:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NANDInitStruct->FSMC_ECC |
 643              		.loc 1 395 0
 644 0024 7B68     		ldr	r3, [r7, #4]
 645 0026 DB68     		ldr	r3, [r3, #12]
 394:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NANDInitStruct->FSMC_MemoryDataWidth |
 646              		.loc 1 394 0
 647 0028 1A43     		orrs	r2, r2, r3
 396:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NANDInitStruct->FSMC_ECCPageSize |
 648              		.loc 1 396 0
 649 002a 7B68     		ldr	r3, [r7, #4]
 650 002c 1B69     		ldr	r3, [r3, #16]
 395:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NANDInitStruct->FSMC_ECC |
 651              		.loc 1 395 0
 652 002e 1A43     		orrs	r2, r2, r3
 397:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
 653              		.loc 1 397 0
 654 0030 7B68     		ldr	r3, [r7, #4]
 655 0032 5B69     		ldr	r3, [r3, #20]
 656 0034 4FEA4323 		lsl	r3, r3, #9
 396:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NANDInitStruct->FSMC_ECCPageSize |
 657              		.loc 1 396 0
 658 0038 1A43     		orrs	r2, r2, r3
 398:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_TARSetupTime << 13);
 659              		.loc 1 398 0
 660 003a 7B68     		ldr	r3, [r7, #4]
 661 003c 9B69     		ldr	r3, [r3, #24]
 662 003e 4FEA4333 		lsl	r3, r3, #13
 397:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
 663              		.loc 1 397 0
 664 0042 1343     		orrs	r3, r3, r2
 392:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   tmppcr = (uint32_t)FSMC_NANDInitStruct->FSMC_Waitfeature |
 665              		.loc 1 392 0
 666 0044 43F00803 		orr	r3, r3, #8
 667 0048 7B61     		str	r3, [r7, #20]
 399:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             
 400:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Set tmppmem value according to FSMC_CommonSpaceTimingStructure parameters */
 401:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   tmppmem = (uint32_t)FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
 668              		.loc 1 401 0
 669 004a 7B68     		ldr	r3, [r7, #4]
 670 004c DB69     		ldr	r3, [r3, #28]
 671 004e 1A68     		ldr	r2, [r3, #0]
 402:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 672              		.loc 1 402 0
 673 0050 7B68     		ldr	r3, [r7, #4]
 674 0052 DB69     		ldr	r3, [r3, #28]
 675 0054 5B68     		ldr	r3, [r3, #4]
 676 0056 4FEA0323 		lsl	r3, r3, #8
 401:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   tmppmem = (uint32_t)FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
 677              		.loc 1 401 0
 678 005a 1A43     		orrs	r2, r2, r3
 403:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 679              		.loc 1 403 0
 680 005c 7B68     		ldr	r3, [r7, #4]
 681 005e DB69     		ldr	r3, [r3, #28]
 682 0060 9B68     		ldr	r3, [r3, #8]
 683 0062 4FEA0343 		lsl	r3, r3, #16
 402:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 684              		.loc 1 402 0
 685 0066 1A43     		orrs	r2, r2, r3
 404:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
 686              		.loc 1 404 0
 687 0068 7B68     		ldr	r3, [r7, #4]
 688 006a DB69     		ldr	r3, [r3, #28]
 689 006c DB68     		ldr	r3, [r3, #12]
 690 006e 4FEA0363 		lsl	r3, r3, #24
 401:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   tmppmem = (uint32_t)FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
 691              		.loc 1 401 0
 692 0072 1343     		orrs	r3, r3, r2
 693 0074 3B61     		str	r3, [r7, #16]
 405:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             
 406:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Set tmppatt value according to FSMC_AttributeSpaceTimingStructure parameters */
 407:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   tmppatt = (uint32_t)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
 694              		.loc 1 407 0
 695 0076 7B68     		ldr	r3, [r7, #4]
 696 0078 1B6A     		ldr	r3, [r3, #32]
 697 007a 1A68     		ldr	r2, [r3, #0]
 408:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 698              		.loc 1 408 0
 699 007c 7B68     		ldr	r3, [r7, #4]
 700 007e 1B6A     		ldr	r3, [r3, #32]
 701 0080 5B68     		ldr	r3, [r3, #4]
 702 0082 4FEA0323 		lsl	r3, r3, #8
 407:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   tmppatt = (uint32_t)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
 703              		.loc 1 407 0
 704 0086 1A43     		orrs	r2, r2, r3
 409:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 705              		.loc 1 409 0
 706 0088 7B68     		ldr	r3, [r7, #4]
 707 008a 1B6A     		ldr	r3, [r3, #32]
 708 008c 9B68     		ldr	r3, [r3, #8]
 709 008e 4FEA0343 		lsl	r3, r3, #16
 408:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 710              		.loc 1 408 0
 711 0092 1A43     		orrs	r2, r2, r3
 410:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);
 712              		.loc 1 410 0
 713 0094 7B68     		ldr	r3, [r7, #4]
 714 0096 1B6A     		ldr	r3, [r3, #32]
 715 0098 DB68     		ldr	r3, [r3, #12]
 716 009a 4FEA0363 		lsl	r3, r3, #24
 407:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   tmppatt = (uint32_t)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
 717              		.loc 1 407 0
 718 009e 1343     		orrs	r3, r3, r2
 719 00a0 FB60     		str	r3, [r7, #12]
 411:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   
 412:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   if(FSMC_NANDInitStruct->FSMC_Bank == FSMC_Bank2_NAND)
 720              		.loc 1 412 0
 721 00a2 7B68     		ldr	r3, [r7, #4]
 722 00a4 1B68     		ldr	r3, [r3, #0]
 723 00a6 102B     		cmp	r3, #16
 724 00a8 12D1     		bne	.L16
 413:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 414:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     /* FSMC_Bank2_NAND registers configuration */
 415:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank2->PCR2 = tmppcr;
 725              		.loc 1 415 0
 726 00aa 4FF06003 		mov	r3, #96
 727 00ae CAF20003 		movt	r3, 40960
 728 00b2 7A69     		ldr	r2, [r7, #20]
 729 00b4 1A60     		str	r2, [r3, #0]
 416:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank2->PMEM2 = tmppmem;
 730              		.loc 1 416 0
 731 00b6 4FF06003 		mov	r3, #96
 732 00ba CAF20003 		movt	r3, 40960
 733 00be 3A69     		ldr	r2, [r7, #16]
 734 00c0 9A60     		str	r2, [r3, #8]
 417:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank2->PATT2 = tmppatt;
 735              		.loc 1 417 0
 736 00c2 4FF06003 		mov	r3, #96
 737 00c6 CAF20003 		movt	r3, 40960
 738 00ca FA68     		ldr	r2, [r7, #12]
 739 00cc DA60     		str	r2, [r3, #12]
 740 00ce 11E0     		b	.L15
 741              	.L16:
 418:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 419:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   else
 420:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 421:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     /* FSMC_Bank3_NAND registers configuration */
 422:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank3->PCR3 = tmppcr;
 742              		.loc 1 422 0
 743 00d0 4FF08003 		mov	r3, #128
 744 00d4 CAF20003 		movt	r3, 40960
 745 00d8 7A69     		ldr	r2, [r7, #20]
 746 00da 1A60     		str	r2, [r3, #0]
 423:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank3->PMEM3 = tmppmem;
 747              		.loc 1 423 0
 748 00dc 4FF08003 		mov	r3, #128
 749 00e0 CAF20003 		movt	r3, 40960
 750 00e4 3A69     		ldr	r2, [r7, #16]
 751 00e6 9A60     		str	r2, [r3, #8]
 424:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank3->PATT3 = tmppatt;
 752              		.loc 1 424 0
 753 00e8 4FF08003 		mov	r3, #128
 754 00ec CAF20003 		movt	r3, 40960
 755 00f0 FA68     		ldr	r2, [r7, #12]
 756 00f2 DA60     		str	r2, [r3, #12]
 757              	.L15:
 425:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 426:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** }
 758              		.loc 1 426 0
 759 00f4 07F11C07 		add	r7, r7, #28
 760 00f8 BD46     		mov	sp, r7
 761 00fa 80BC     		pop	{r7}
 762 00fc 7047     		bx	lr
 763              		.cfi_endproc
 764              	.LFE115:
 766 00fe 00BF     		.section	.text.FSMC_NANDStructInit,"ax",%progbits
 767              		.align	2
 768              		.global	FSMC_NANDStructInit
 769              		.thumb
 770              		.thumb_func
 772              	FSMC_NANDStructInit:
 773              	.LFB116:
 427:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 428:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 429:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /**
 430:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @brief  Fills each FSMC_NANDInitStruct member with its default value.
 431:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  FSMC_NANDInitStruct: pointer to a FSMC_NANDInitTypeDef structure which
 432:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *         will be initialized.
 433:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @retval None
 434:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 435:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** void FSMC_NANDStructInit(FSMC_NANDInitTypeDef* FSMC_NANDInitStruct)
 436:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** { 
 774              		.loc 1 436 0
 775              		.cfi_startproc
 776              		@ args = 0, pretend = 0, frame = 8
 777              		@ frame_needed = 1, uses_anonymous_args = 0
 778              		@ link register save eliminated.
 779 0000 80B4     		push	{r7}
 780              	.LCFI18:
 781              		.cfi_def_cfa_offset 4
 782              		.cfi_offset 7, -4
 783 0002 83B0     		sub	sp, sp, #12
 784              	.LCFI19:
 785              		.cfi_def_cfa_offset 16
 786 0004 00AF     		add	r7, sp, #0
 787              	.LCFI20:
 788              		.cfi_def_cfa_register 7
 789 0006 7860     		str	r0, [r7, #4]
 437:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Reset NAND Init structure parameters values */
 438:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NANDInitStruct->FSMC_Bank = FSMC_Bank2_NAND;
 790              		.loc 1 438 0
 791 0008 7B68     		ldr	r3, [r7, #4]
 792 000a 4FF01002 		mov	r2, #16
 793 000e 1A60     		str	r2, [r3, #0]
 439:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NANDInitStruct->FSMC_Waitfeature = FSMC_Waitfeature_Disable;
 794              		.loc 1 439 0
 795 0010 7B68     		ldr	r3, [r7, #4]
 796 0012 4FF00002 		mov	r2, #0
 797 0016 5A60     		str	r2, [r3, #4]
 440:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NANDInitStruct->FSMC_MemoryDataWidth = FSMC_MemoryDataWidth_8b;
 798              		.loc 1 440 0
 799 0018 7B68     		ldr	r3, [r7, #4]
 800 001a 4FF00002 		mov	r2, #0
 801 001e 9A60     		str	r2, [r3, #8]
 441:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NANDInitStruct->FSMC_ECC = FSMC_ECC_Disable;
 802              		.loc 1 441 0
 803 0020 7B68     		ldr	r3, [r7, #4]
 804 0022 4FF00002 		mov	r2, #0
 805 0026 DA60     		str	r2, [r3, #12]
 442:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NANDInitStruct->FSMC_ECCPageSize = FSMC_ECCPageSize_256Bytes;
 806              		.loc 1 442 0
 807 0028 7B68     		ldr	r3, [r7, #4]
 808 002a 4FF00002 		mov	r2, #0
 809 002e 1A61     		str	r2, [r3, #16]
 443:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NANDInitStruct->FSMC_TCLRSetupTime = 0x0;
 810              		.loc 1 443 0
 811 0030 7B68     		ldr	r3, [r7, #4]
 812 0032 4FF00002 		mov	r2, #0
 813 0036 5A61     		str	r2, [r3, #20]
 444:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NANDInitStruct->FSMC_TARSetupTime = 0x0;
 814              		.loc 1 444 0
 815 0038 7B68     		ldr	r3, [r7, #4]
 816 003a 4FF00002 		mov	r2, #0
 817 003e 9A61     		str	r2, [r3, #24]
 445:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 818              		.loc 1 445 0
 819 0040 7B68     		ldr	r3, [r7, #4]
 820 0042 DB69     		ldr	r3, [r3, #28]
 821 0044 4FF0FC02 		mov	r2, #252
 822 0048 1A60     		str	r2, [r3, #0]
 446:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 823              		.loc 1 446 0
 824 004a 7B68     		ldr	r3, [r7, #4]
 825 004c DB69     		ldr	r3, [r3, #28]
 826 004e 4FF0FC02 		mov	r2, #252
 827 0052 5A60     		str	r2, [r3, #4]
 447:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 828              		.loc 1 447 0
 829 0054 7B68     		ldr	r3, [r7, #4]
 830 0056 DB69     		ldr	r3, [r3, #28]
 831 0058 4FF0FC02 		mov	r2, #252
 832 005c 9A60     		str	r2, [r3, #8]
 448:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;
 833              		.loc 1 448 0
 834 005e 7B68     		ldr	r3, [r7, #4]
 835 0060 DB69     		ldr	r3, [r3, #28]
 836 0062 4FF0FC02 		mov	r2, #252
 837 0066 DA60     		str	r2, [r3, #12]
 449:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 838              		.loc 1 449 0
 839 0068 7B68     		ldr	r3, [r7, #4]
 840 006a 1B6A     		ldr	r3, [r3, #32]
 841 006c 4FF0FC02 		mov	r2, #252
 842 0070 1A60     		str	r2, [r3, #0]
 450:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 843              		.loc 1 450 0
 844 0072 7B68     		ldr	r3, [r7, #4]
 845 0074 1B6A     		ldr	r3, [r3, #32]
 846 0076 4FF0FC02 		mov	r2, #252
 847 007a 5A60     		str	r2, [r3, #4]
 451:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 848              		.loc 1 451 0
 849 007c 7B68     		ldr	r3, [r7, #4]
 850 007e 1B6A     		ldr	r3, [r3, #32]
 851 0080 4FF0FC02 		mov	r2, #252
 852 0084 9A60     		str	r2, [r3, #8]
 452:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;	  
 853              		.loc 1 452 0
 854 0086 7B68     		ldr	r3, [r7, #4]
 855 0088 1B6A     		ldr	r3, [r3, #32]
 856 008a 4FF0FC02 		mov	r2, #252
 857 008e DA60     		str	r2, [r3, #12]
 453:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** }
 858              		.loc 1 453 0
 859 0090 07F10C07 		add	r7, r7, #12
 860 0094 BD46     		mov	sp, r7
 861 0096 80BC     		pop	{r7}
 862 0098 7047     		bx	lr
 863              		.cfi_endproc
 864              	.LFE116:
 866 009a 00BF     		.section	.text.FSMC_NANDCmd,"ax",%progbits
 867              		.align	2
 868              		.global	FSMC_NANDCmd
 869              		.thumb
 870              		.thumb_func
 872              	FSMC_NANDCmd:
 873              	.LFB117:
 454:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 455:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /**
 456:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @brief  Enables or disables the specified NAND Memory Bank.
 457:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  FSMC_Bank: specifies the FSMC Bank to be used
 458:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *          This parameter can be one of the following values:
 459:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank2_NAND: FSMC Bank2 NAND 
 460:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank3_NAND: FSMC Bank3 NAND
 461:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  NewState: new state of the FSMC_Bank. This parameter can be: ENABLE or DISABLE.
 462:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @retval None
 463:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 464:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** void FSMC_NANDCmd(uint32_t FSMC_Bank, FunctionalState NewState)
 465:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** {
 874              		.loc 1 465 0
 875              		.cfi_startproc
 876              		@ args = 0, pretend = 0, frame = 8
 877              		@ frame_needed = 1, uses_anonymous_args = 0
 878              		@ link register save eliminated.
 879 0000 80B4     		push	{r7}
 880              	.LCFI21:
 881              		.cfi_def_cfa_offset 4
 882              		.cfi_offset 7, -4
 883 0002 83B0     		sub	sp, sp, #12
 884              	.LCFI22:
 885              		.cfi_def_cfa_offset 16
 886 0004 00AF     		add	r7, sp, #0
 887              	.LCFI23:
 888              		.cfi_def_cfa_register 7
 889 0006 7860     		str	r0, [r7, #4]
 890 0008 0B46     		mov	r3, r1
 891 000a FB70     		strb	r3, [r7, #3]
 466:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_NAND_BANK(FSMC_Bank));
 467:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 468:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   
 469:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   if (NewState != DISABLE)
 892              		.loc 1 469 0
 893 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 894 000e 002B     		cmp	r3, #0
 895 0010 1CD0     		beq	.L20
 470:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 471:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     /* Enable the selected NAND Bank by setting the PBKEN bit in the PCRx register */
 472:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     if(FSMC_Bank == FSMC_Bank2_NAND)
 896              		.loc 1 472 0
 897 0012 7B68     		ldr	r3, [r7, #4]
 898 0014 102B     		cmp	r3, #16
 899 0016 0CD1     		bne	.L21
 473:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     {
 474:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       FSMC_Bank2->PCR2 |= PCR_PBKEN_SET;
 900              		.loc 1 474 0
 901 0018 4FF06003 		mov	r3, #96
 902 001c CAF20003 		movt	r3, 40960
 903 0020 4FF06002 		mov	r2, #96
 904 0024 CAF20002 		movt	r2, 40960
 905 0028 1268     		ldr	r2, [r2, #0]
 906 002a 42F00402 		orr	r2, r2, #4
 907 002e 1A60     		str	r2, [r3, #0]
 908 0030 2EE0     		b	.L19
 909              	.L21:
 475:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     }
 476:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     else
 477:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     {
 478:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       FSMC_Bank3->PCR3 |= PCR_PBKEN_SET;
 910              		.loc 1 478 0
 911 0032 4FF08003 		mov	r3, #128
 912 0036 CAF20003 		movt	r3, 40960
 913 003a 4FF08002 		mov	r2, #128
 914 003e CAF20002 		movt	r2, 40960
 915 0042 1268     		ldr	r2, [r2, #0]
 916 0044 42F00402 		orr	r2, r2, #4
 917 0048 1A60     		str	r2, [r3, #0]
 918 004a 21E0     		b	.L19
 919              	.L20:
 479:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     }
 480:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 481:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   else
 482:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 483:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     /* Disable the selected NAND Bank by clearing the PBKEN bit in the PCRx register */
 484:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     if(FSMC_Bank == FSMC_Bank2_NAND)
 920              		.loc 1 484 0
 921 004c 7B68     		ldr	r3, [r7, #4]
 922 004e 102B     		cmp	r3, #16
 923 0050 0FD1     		bne	.L23
 485:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     {
 486:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       FSMC_Bank2->PCR2 &= PCR_PBKEN_RESET;
 924              		.loc 1 486 0
 925 0052 4FF06002 		mov	r2, #96
 926 0056 CAF20002 		movt	r2, 40960
 927 005a 4FF06003 		mov	r3, #96
 928 005e CAF20003 		movt	r3, 40960
 929 0062 1968     		ldr	r1, [r3, #0]
 930 0064 4FF6FB73 		movw	r3, #65531
 931 0068 C0F20F03 		movt	r3, 15
 932 006c 0B40     		ands	r3, r3, r1
 933 006e 1360     		str	r3, [r2, #0]
 934 0070 0EE0     		b	.L19
 935              	.L23:
 487:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     }
 488:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     else
 489:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     {
 490:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       FSMC_Bank3->PCR3 &= PCR_PBKEN_RESET;
 936              		.loc 1 490 0
 937 0072 4FF08002 		mov	r2, #128
 938 0076 CAF20002 		movt	r2, 40960
 939 007a 4FF08003 		mov	r3, #128
 940 007e CAF20003 		movt	r3, 40960
 941 0082 1968     		ldr	r1, [r3, #0]
 942 0084 4FF6FB73 		movw	r3, #65531
 943 0088 C0F20F03 		movt	r3, 15
 944 008c 0B40     		ands	r3, r3, r1
 945 008e 1360     		str	r3, [r2, #0]
 946              	.L19:
 491:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     }
 492:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 493:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** }
 947              		.loc 1 493 0
 948 0090 07F10C07 		add	r7, r7, #12
 949 0094 BD46     		mov	sp, r7
 950 0096 80BC     		pop	{r7}
 951 0098 7047     		bx	lr
 952              		.cfi_endproc
 953              	.LFE117:
 955 009a 00BF     		.section	.text.FSMC_NANDECCCmd,"ax",%progbits
 956              		.align	2
 957              		.global	FSMC_NANDECCCmd
 958              		.thumb
 959              		.thumb_func
 961              	FSMC_NANDECCCmd:
 962              	.LFB118:
 494:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /**
 495:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @brief  Enables or disables the FSMC NAND ECC feature.
 496:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  FSMC_Bank: specifies the FSMC Bank to be used
 497:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *          This parameter can be one of the following values:
 498:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank2_NAND: FSMC Bank2 NAND 
 499:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank3_NAND: FSMC Bank3 NAND
 500:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  NewState: new state of the FSMC NAND ECC feature.  
 501:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *          This parameter can be: ENABLE or DISABLE.
 502:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @retval None
 503:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 504:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** void FSMC_NANDECCCmd(uint32_t FSMC_Bank, FunctionalState NewState)
 505:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** {
 963              		.loc 1 505 0
 964              		.cfi_startproc
 965              		@ args = 0, pretend = 0, frame = 8
 966              		@ frame_needed = 1, uses_anonymous_args = 0
 967              		@ link register save eliminated.
 968 0000 80B4     		push	{r7}
 969              	.LCFI24:
 970              		.cfi_def_cfa_offset 4
 971              		.cfi_offset 7, -4
 972 0002 83B0     		sub	sp, sp, #12
 973              	.LCFI25:
 974              		.cfi_def_cfa_offset 16
 975 0004 00AF     		add	r7, sp, #0
 976              	.LCFI26:
 977              		.cfi_def_cfa_register 7
 978 0006 7860     		str	r0, [r7, #4]
 979 0008 0B46     		mov	r3, r1
 980 000a FB70     		strb	r3, [r7, #3]
 506:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_NAND_BANK(FSMC_Bank));
 507:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 508:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   
 509:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   if (NewState != DISABLE)
 981              		.loc 1 509 0
 982 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 983 000e 002B     		cmp	r3, #0
 984 0010 1CD0     		beq	.L25
 510:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 511:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     /* Enable the selected NAND Bank ECC function by setting the ECCEN bit in the PCRx register */
 512:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     if(FSMC_Bank == FSMC_Bank2_NAND)
 985              		.loc 1 512 0
 986 0012 7B68     		ldr	r3, [r7, #4]
 987 0014 102B     		cmp	r3, #16
 988 0016 0CD1     		bne	.L26
 513:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     {
 514:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       FSMC_Bank2->PCR2 |= PCR_ECCEN_SET;
 989              		.loc 1 514 0
 990 0018 4FF06003 		mov	r3, #96
 991 001c CAF20003 		movt	r3, 40960
 992 0020 4FF06002 		mov	r2, #96
 993 0024 CAF20002 		movt	r2, 40960
 994 0028 1268     		ldr	r2, [r2, #0]
 995 002a 42F04002 		orr	r2, r2, #64
 996 002e 1A60     		str	r2, [r3, #0]
 997 0030 2EE0     		b	.L24
 998              	.L26:
 515:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     }
 516:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     else
 517:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     {
 518:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       FSMC_Bank3->PCR3 |= PCR_ECCEN_SET;
 999              		.loc 1 518 0
 1000 0032 4FF08003 		mov	r3, #128
 1001 0036 CAF20003 		movt	r3, 40960
 1002 003a 4FF08002 		mov	r2, #128
 1003 003e CAF20002 		movt	r2, 40960
 1004 0042 1268     		ldr	r2, [r2, #0]
 1005 0044 42F04002 		orr	r2, r2, #64
 1006 0048 1A60     		str	r2, [r3, #0]
 1007 004a 21E0     		b	.L24
 1008              	.L25:
 519:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     }
 520:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 521:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   else
 522:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 523:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     /* Disable the selected NAND Bank ECC function by clearing the ECCEN bit in the PCRx register *
 524:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     if(FSMC_Bank == FSMC_Bank2_NAND)
 1009              		.loc 1 524 0
 1010 004c 7B68     		ldr	r3, [r7, #4]
 1011 004e 102B     		cmp	r3, #16
 1012 0050 0FD1     		bne	.L28
 525:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     {
 526:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       FSMC_Bank2->PCR2 &= PCR_ECCEN_RESET;
 1013              		.loc 1 526 0
 1014 0052 4FF06002 		mov	r2, #96
 1015 0056 CAF20002 		movt	r2, 40960
 1016 005a 4FF06003 		mov	r3, #96
 1017 005e CAF20003 		movt	r3, 40960
 1018 0062 1968     		ldr	r1, [r3, #0]
 1019 0064 4FF6BF73 		movw	r3, #65471
 1020 0068 C0F20F03 		movt	r3, 15
 1021 006c 0B40     		ands	r3, r3, r1
 1022 006e 1360     		str	r3, [r2, #0]
 1023 0070 0EE0     		b	.L24
 1024              	.L28:
 527:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     }
 528:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     else
 529:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     {
 530:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       FSMC_Bank3->PCR3 &= PCR_ECCEN_RESET;
 1025              		.loc 1 530 0
 1026 0072 4FF08002 		mov	r2, #128
 1027 0076 CAF20002 		movt	r2, 40960
 1028 007a 4FF08003 		mov	r3, #128
 1029 007e CAF20003 		movt	r3, 40960
 1030 0082 1968     		ldr	r1, [r3, #0]
 1031 0084 4FF6BF73 		movw	r3, #65471
 1032 0088 C0F20F03 		movt	r3, 15
 1033 008c 0B40     		ands	r3, r3, r1
 1034 008e 1360     		str	r3, [r2, #0]
 1035              	.L24:
 531:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     }
 532:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 533:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** }
 1036              		.loc 1 533 0
 1037 0090 07F10C07 		add	r7, r7, #12
 1038 0094 BD46     		mov	sp, r7
 1039 0096 80BC     		pop	{r7}
 1040 0098 7047     		bx	lr
 1041              		.cfi_endproc
 1042              	.LFE118:
 1044 009a 00BF     		.section	.text.FSMC_GetECC,"ax",%progbits
 1045              		.align	2
 1046              		.global	FSMC_GetECC
 1047              		.thumb
 1048              		.thumb_func
 1050              	FSMC_GetECC:
 1051              	.LFB119:
 534:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 535:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /**
 536:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @brief  Returns the error correction code register value.
 537:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  FSMC_Bank: specifies the FSMC Bank to be used
 538:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *          This parameter can be one of the following values:
 539:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank2_NAND: FSMC Bank2 NAND 
 540:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank3_NAND: FSMC Bank3 NAND
 541:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @retval The Error Correction Code (ECC) value.
 542:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 543:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** uint32_t FSMC_GetECC(uint32_t FSMC_Bank)
 544:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** {
 1052              		.loc 1 544 0
 1053              		.cfi_startproc
 1054              		@ args = 0, pretend = 0, frame = 16
 1055              		@ frame_needed = 1, uses_anonymous_args = 0
 1056              		@ link register save eliminated.
 1057 0000 80B4     		push	{r7}
 1058              	.LCFI27:
 1059              		.cfi_def_cfa_offset 4
 1060              		.cfi_offset 7, -4
 1061 0002 85B0     		sub	sp, sp, #20
 1062              	.LCFI28:
 1063              		.cfi_def_cfa_offset 24
 1064 0004 00AF     		add	r7, sp, #0
 1065              	.LCFI29:
 1066              		.cfi_def_cfa_register 7
 1067 0006 7860     		str	r0, [r7, #4]
 545:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   uint32_t eccval = 0x00000000;
 1068              		.loc 1 545 0
 1069 0008 4FF00003 		mov	r3, #0
 1070 000c FB60     		str	r3, [r7, #12]
 546:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   
 547:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   if(FSMC_Bank == FSMC_Bank2_NAND)
 1071              		.loc 1 547 0
 1072 000e 7B68     		ldr	r3, [r7, #4]
 1073 0010 102B     		cmp	r3, #16
 1074 0012 06D1     		bne	.L30
 548:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 549:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     /* Get the ECCR2 register value */
 550:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     eccval = FSMC_Bank2->ECCR2;
 1075              		.loc 1 550 0
 1076 0014 4FF06003 		mov	r3, #96
 1077 0018 CAF20003 		movt	r3, 40960
 1078 001c 5B69     		ldr	r3, [r3, #20]
 1079 001e FB60     		str	r3, [r7, #12]
 1080 0020 05E0     		b	.L31
 1081              	.L30:
 551:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 552:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   else
 553:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 554:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     /* Get the ECCR3 register value */
 555:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     eccval = FSMC_Bank3->ECCR3;
 1082              		.loc 1 555 0
 1083 0022 4FF08003 		mov	r3, #128
 1084 0026 CAF20003 		movt	r3, 40960
 1085 002a 5B69     		ldr	r3, [r3, #20]
 1086 002c FB60     		str	r3, [r7, #12]
 1087              	.L31:
 556:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 557:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Return the error correction code value */
 558:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   return(eccval);
 1088              		.loc 1 558 0
 1089 002e FB68     		ldr	r3, [r7, #12]
 559:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** }
 1090              		.loc 1 559 0
 1091 0030 1846     		mov	r0, r3
 1092 0032 07F11407 		add	r7, r7, #20
 1093 0036 BD46     		mov	sp, r7
 1094 0038 80BC     		pop	{r7}
 1095 003a 7047     		bx	lr
 1096              		.cfi_endproc
 1097              	.LFE119:
 1099              		.section	.text.FSMC_PCCARDDeInit,"ax",%progbits
 1100              		.align	2
 1101              		.global	FSMC_PCCARDDeInit
 1102              		.thumb
 1103              		.thumb_func
 1105              	FSMC_PCCARDDeInit:
 1106              	.LFB120:
 560:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /**
 561:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @}
 562:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 563:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 564:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /** @defgroup FSMC_Group3 PCCARD Controller functions
 565:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  *  @brief   PCCARD Controller functions 
 566:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  *
 567:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** @verbatim   
 568:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  ===============================================================================
 569:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                     PCCARD Controller functions
 570:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  ===============================================================================  
 571:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 572:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  The following sequence should be followed to configure the FSMC to interface with
 573:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  16-bit PC Card compatible memory connected to the PCCARD Bank:
 574:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  
 575:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****    1. Enable the clock for the FSMC and associated GPIOs using the following functions:
 576:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****           RCC_AHB3PeriphClockCmd(RCC_AHB3Periph_FSMC, ENABLE);
 577:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****           RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOx, ENABLE);
 578:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 579:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****    2. FSMC pins configuration 
 580:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****        - Connect the involved FSMC pins to AF12 using the following function 
 581:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****           GPIO_PinAFConfig(GPIOx, GPIO_PinSourcex, GPIO_AF_FSMC); 
 582:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****        - Configure these FSMC pins in alternate function mode by calling the function
 583:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****           GPIO_Init();    
 584:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****        
 585:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****    3. Declare a FSMC_PCCARDInitTypeDef structure, for example:
 586:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****           FSMC_PCCARDInitTypeDef  FSMC_PCCARDInitStructure;
 587:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       and fill the FSMC_PCCARDInitStructure variable with the allowed values of
 588:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       the structure member.
 589:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       
 590:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****    4. Initialize the PCCARD Controller by calling the function
 591:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****           FSMC_PCCARDInit(&FSMC_PCCARDInitStructure); 
 592:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 593:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****    5. Then enable the PCCARD Bank:
 594:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****           FSMC_PCCARDCmd(ENABLE);  
 595:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 596:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****    6. At this stage you can read/write from/to the memory connected to the PCCARD Bank. 
 597:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  
 598:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** @endverbatim
 599:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @{
 600:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 601:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 602:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /**
 603:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @brief  Deinitializes the FSMC PCCARD Bank registers to their default reset values.
 604:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  None                       
 605:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @retval None
 606:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 607:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** void FSMC_PCCARDDeInit(void)
 608:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** {
 1107              		.loc 1 608 0
 1108              		.cfi_startproc
 1109              		@ args = 0, pretend = 0, frame = 0
 1110              		@ frame_needed = 1, uses_anonymous_args = 0
 1111              		@ link register save eliminated.
 1112 0000 80B4     		push	{r7}
 1113              	.LCFI30:
 1114              		.cfi_def_cfa_offset 4
 1115              		.cfi_offset 7, -4
 1116 0002 00AF     		add	r7, sp, #0
 1117              	.LCFI31:
 1118              		.cfi_def_cfa_register 7
 609:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Set the FSMC_Bank4 registers to their reset values */
 610:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_Bank4->PCR4 = 0x00000018; 
 1119              		.loc 1 610 0
 1120 0004 4FF0A003 		mov	r3, #160
 1121 0008 CAF20003 		movt	r3, 40960
 1122 000c 4FF01802 		mov	r2, #24
 1123 0010 1A60     		str	r2, [r3, #0]
 611:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_Bank4->SR4 = 0x00000000;	
 1124              		.loc 1 611 0
 1125 0012 4FF0A003 		mov	r3, #160
 1126 0016 CAF20003 		movt	r3, 40960
 1127 001a 4FF00002 		mov	r2, #0
 1128 001e 5A60     		str	r2, [r3, #4]
 612:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_Bank4->PMEM4 = 0xFCFCFCFC;
 1129              		.loc 1 612 0
 1130 0020 4FF0A003 		mov	r3, #160
 1131 0024 CAF20003 		movt	r3, 40960
 1132 0028 4FF0FC32 		mov	r2, #-50529028
 1133 002c 9A60     		str	r2, [r3, #8]
 613:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_Bank4->PATT4 = 0xFCFCFCFC;
 1134              		.loc 1 613 0
 1135 002e 4FF0A003 		mov	r3, #160
 1136 0032 CAF20003 		movt	r3, 40960
 1137 0036 4FF0FC32 		mov	r2, #-50529028
 1138 003a DA60     		str	r2, [r3, #12]
 614:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_Bank4->PIO4 = 0xFCFCFCFC;
 1139              		.loc 1 614 0
 1140 003c 4FF0A003 		mov	r3, #160
 1141 0040 CAF20003 		movt	r3, 40960
 1142 0044 4FF0FC32 		mov	r2, #-50529028
 1143 0048 1A61     		str	r2, [r3, #16]
 615:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** }
 1144              		.loc 1 615 0
 1145 004a BD46     		mov	sp, r7
 1146 004c 80BC     		pop	{r7}
 1147 004e 7047     		bx	lr
 1148              		.cfi_endproc
 1149              	.LFE120:
 1151              		.section	.text.FSMC_PCCARDInit,"ax",%progbits
 1152              		.align	2
 1153              		.global	FSMC_PCCARDInit
 1154              		.thumb
 1155              		.thumb_func
 1157              	FSMC_PCCARDInit:
 1158              	.LFB121:
 616:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 617:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /**
 618:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @brief  Initializes the FSMC PCCARD Bank according to the specified parameters
 619:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *         in the FSMC_PCCARDInitStruct.
 620:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  FSMC_PCCARDInitStruct : pointer to a FSMC_PCCARDInitTypeDef structure
 621:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *         that contains the configuration information for the FSMC PCCARD Bank.                  
 622:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @retval None
 623:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 624:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** void FSMC_PCCARDInit(FSMC_PCCARDInitTypeDef* FSMC_PCCARDInitStruct)
 625:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** {
 1159              		.loc 1 625 0
 1160              		.cfi_startproc
 1161              		@ args = 0, pretend = 0, frame = 8
 1162              		@ frame_needed = 1, uses_anonymous_args = 0
 1163              		@ link register save eliminated.
 1164 0000 80B4     		push	{r7}
 1165              	.LCFI32:
 1166              		.cfi_def_cfa_offset 4
 1167              		.cfi_offset 7, -4
 1168 0002 83B0     		sub	sp, sp, #12
 1169              	.LCFI33:
 1170              		.cfi_def_cfa_offset 16
 1171 0004 00AF     		add	r7, sp, #0
 1172              	.LCFI34:
 1173              		.cfi_def_cfa_register 7
 1174 0006 7860     		str	r0, [r7, #4]
 626:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Check the parameters */
 627:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_WAIT_FEATURE(FSMC_PCCARDInitStruct->FSMC_Waitfeature));
 628:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_TCLR_TIME(FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime));
 629:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_TAR_TIME(FSMC_PCCARDInitStruct->FSMC_TARSetupTime));
 630:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  
 631:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_SETUP_TIME(FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTi
 632:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_WAIT_TIME(FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetu
 633:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_HOLD_TIME(FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetu
 634:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_HIZ_TIME(FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupT
 635:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   
 636:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_SETUP_TIME(FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_Setu
 637:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_WAIT_TIME(FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitS
 638:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_HOLD_TIME(FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldS
 639:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_HIZ_TIME(FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSet
 640:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_SETUP_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime))
 641:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_WAIT_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTim
 642:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_HOLD_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTim
 643:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_HIZ_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime)
 644:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   
 645:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Set the PCR4 register value according to FSMC_PCCARDInitStruct parameters */
 646:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_Bank4->PCR4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_Waitfeature |
 1175              		.loc 1 646 0
 1176 0008 4FF0A003 		mov	r3, #160
 1177 000c CAF20003 		movt	r3, 40960
 1178 0010 7A68     		ldr	r2, [r7, #4]
 1179 0012 1168     		ldr	r1, [r2, #0]
 647:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                      FSMC_MemoryDataWidth_16b |  
 648:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                      (FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime << 9) |
 1180              		.loc 1 648 0
 1181 0014 7A68     		ldr	r2, [r7, #4]
 1182 0016 5268     		ldr	r2, [r2, #4]
 1183 0018 4FEA4222 		lsl	r2, r2, #9
 647:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                      FSMC_MemoryDataWidth_16b |  
 1184              		.loc 1 647 0
 1185 001c 1143     		orrs	r1, r1, r2
 649:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                      (FSMC_PCCARDInitStruct->FSMC_TARSetupTime << 13);
 1186              		.loc 1 649 0
 1187 001e 7A68     		ldr	r2, [r7, #4]
 1188 0020 9268     		ldr	r2, [r2, #8]
 1189 0022 4FEA4232 		lsl	r2, r2, #13
 648:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                      (FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime << 9) |
 1190              		.loc 1 648 0
 1191 0026 0A43     		orrs	r2, r2, r1
 1192 0028 42F01002 		orr	r2, r2, #16
 646:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_Bank4->PCR4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_Waitfeature |
 1193              		.loc 1 646 0
 1194 002c 1A60     		str	r2, [r3, #0]
 650:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             
 651:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Set PMEM4 register value according to FSMC_CommonSpaceTimingStructure parameters */
 652:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_Bank4->PMEM4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime
 1195              		.loc 1 652 0
 1196 002e 4FF0A003 		mov	r3, #160
 1197 0032 CAF20003 		movt	r3, 40960
 1198 0036 7A68     		ldr	r2, [r7, #4]
 1199 0038 D268     		ldr	r2, [r2, #12]
 1200 003a 1168     		ldr	r1, [r2, #0]
 653:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                       (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8
 1201              		.loc 1 653 0
 1202 003c 7A68     		ldr	r2, [r7, #4]
 1203 003e D268     		ldr	r2, [r2, #12]
 1204 0040 5268     		ldr	r2, [r2, #4]
 1205 0042 4FEA0222 		lsl	r2, r2, #8
 652:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_Bank4->PMEM4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime
 1206              		.loc 1 652 0
 1207 0046 1143     		orrs	r1, r1, r2
 654:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                       (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 1
 1208              		.loc 1 654 0
 1209 0048 7A68     		ldr	r2, [r7, #4]
 1210 004a D268     		ldr	r2, [r2, #12]
 1211 004c 9268     		ldr	r2, [r2, #8]
 1212 004e 4FEA0242 		lsl	r2, r2, #16
 653:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                       (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8
 1213              		.loc 1 653 0
 1214 0052 1143     		orrs	r1, r1, r2
 655:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                       (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24
 1215              		.loc 1 655 0
 1216 0054 7A68     		ldr	r2, [r7, #4]
 1217 0056 D268     		ldr	r2, [r2, #12]
 1218 0058 D268     		ldr	r2, [r2, #12]
 1219 005a 4FEA0262 		lsl	r2, r2, #24
 654:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                       (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 1
 1220              		.loc 1 654 0
 1221 005e 0A43     		orrs	r2, r2, r1
 652:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_Bank4->PMEM4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime
 1222              		.loc 1 652 0
 1223 0060 9A60     		str	r2, [r3, #8]
 656:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             
 657:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Set PATT4 register value according to FSMC_AttributeSpaceTimingStructure parameters */
 658:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_Bank4->PATT4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupT
 1224              		.loc 1 658 0
 1225 0062 4FF0A003 		mov	r3, #160
 1226 0066 CAF20003 		movt	r3, 40960
 1227 006a 7A68     		ldr	r2, [r7, #4]
 1228 006c 1269     		ldr	r2, [r2, #16]
 1229 006e 1168     		ldr	r1, [r2, #0]
 659:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                       (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime <
 1230              		.loc 1 659 0
 1231 0070 7A68     		ldr	r2, [r7, #4]
 1232 0072 1269     		ldr	r2, [r2, #16]
 1233 0074 5268     		ldr	r2, [r2, #4]
 1234 0076 4FEA0222 		lsl	r2, r2, #8
 658:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_Bank4->PATT4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupT
 1235              		.loc 1 658 0
 1236 007a 1143     		orrs	r1, r1, r2
 660:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                       (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime <
 1237              		.loc 1 660 0
 1238 007c 7A68     		ldr	r2, [r7, #4]
 1239 007e 1269     		ldr	r2, [r2, #16]
 1240 0080 9268     		ldr	r2, [r2, #8]
 1241 0082 4FEA0242 		lsl	r2, r2, #16
 659:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                       (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime <
 1242              		.loc 1 659 0
 1243 0086 1143     		orrs	r1, r1, r2
 661:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                       (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime <<
 1244              		.loc 1 661 0
 1245 0088 7A68     		ldr	r2, [r7, #4]
 1246 008a 1269     		ldr	r2, [r2, #16]
 1247 008c D268     		ldr	r2, [r2, #12]
 1248 008e 4FEA0262 		lsl	r2, r2, #24
 660:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                       (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime <
 1249              		.loc 1 660 0
 1250 0092 0A43     		orrs	r2, r2, r1
 658:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_Bank4->PATT4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupT
 1251              		.loc 1 658 0
 1252 0094 DA60     		str	r2, [r3, #12]
 662:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             
 663:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Set PIO4 register value according to FSMC_IOSpaceTimingStructure parameters */
 664:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_Bank4->PIO4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime |
 1253              		.loc 1 664 0
 1254 0096 4FF0A003 		mov	r3, #160
 1255 009a CAF20003 		movt	r3, 40960
 1256 009e 7A68     		ldr	r2, [r7, #4]
 1257 00a0 5269     		ldr	r2, [r2, #20]
 1258 00a2 1168     		ldr	r1, [r2, #0]
 665:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                      (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 1259              		.loc 1 665 0
 1260 00a4 7A68     		ldr	r2, [r7, #4]
 1261 00a6 5269     		ldr	r2, [r2, #20]
 1262 00a8 5268     		ldr	r2, [r2, #4]
 1263 00aa 4FEA0222 		lsl	r2, r2, #8
 664:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_Bank4->PIO4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime |
 1264              		.loc 1 664 0
 1265 00ae 1143     		orrs	r1, r1, r2
 666:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                      (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 1266              		.loc 1 666 0
 1267 00b0 7A68     		ldr	r2, [r7, #4]
 1268 00b2 5269     		ldr	r2, [r2, #20]
 1269 00b4 9268     		ldr	r2, [r2, #8]
 1270 00b6 4FEA0242 		lsl	r2, r2, #16
 665:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                      (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 1271              		.loc 1 665 0
 1272 00ba 1143     		orrs	r1, r1, r2
 667:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                      (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime << 24);   
 1273              		.loc 1 667 0
 1274 00bc 7A68     		ldr	r2, [r7, #4]
 1275 00be 5269     		ldr	r2, [r2, #20]
 1276 00c0 D268     		ldr	r2, [r2, #12]
 1277 00c2 4FEA0262 		lsl	r2, r2, #24
 666:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                      (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 1278              		.loc 1 666 0
 1279 00c6 0A43     		orrs	r2, r2, r1
 664:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_Bank4->PIO4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime |
 1280              		.loc 1 664 0
 1281 00c8 1A61     		str	r2, [r3, #16]
 668:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** }
 1282              		.loc 1 668 0
 1283 00ca 07F10C07 		add	r7, r7, #12
 1284 00ce BD46     		mov	sp, r7
 1285 00d0 80BC     		pop	{r7}
 1286 00d2 7047     		bx	lr
 1287              		.cfi_endproc
 1288              	.LFE121:
 1290              		.section	.text.FSMC_PCCARDStructInit,"ax",%progbits
 1291              		.align	2
 1292              		.global	FSMC_PCCARDStructInit
 1293              		.thumb
 1294              		.thumb_func
 1296              	FSMC_PCCARDStructInit:
 1297              	.LFB122:
 669:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 670:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /**
 671:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @brief  Fills each FSMC_PCCARDInitStruct member with its default value.
 672:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  FSMC_PCCARDInitStruct: pointer to a FSMC_PCCARDInitTypeDef structure
 673:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *         which will be initialized.
 674:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @retval None
 675:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 676:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** void FSMC_PCCARDStructInit(FSMC_PCCARDInitTypeDef* FSMC_PCCARDInitStruct)
 677:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** {
 1298              		.loc 1 677 0
 1299              		.cfi_startproc
 1300              		@ args = 0, pretend = 0, frame = 8
 1301              		@ frame_needed = 1, uses_anonymous_args = 0
 1302              		@ link register save eliminated.
 1303 0000 80B4     		push	{r7}
 1304              	.LCFI35:
 1305              		.cfi_def_cfa_offset 4
 1306              		.cfi_offset 7, -4
 1307 0002 83B0     		sub	sp, sp, #12
 1308              	.LCFI36:
 1309              		.cfi_def_cfa_offset 16
 1310 0004 00AF     		add	r7, sp, #0
 1311              	.LCFI37:
 1312              		.cfi_def_cfa_register 7
 1313 0006 7860     		str	r0, [r7, #4]
 678:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Reset PCCARD Init structure parameters values */
 679:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_Waitfeature = FSMC_Waitfeature_Disable;
 1314              		.loc 1 679 0
 1315 0008 7B68     		ldr	r3, [r7, #4]
 1316 000a 4FF00002 		mov	r2, #0
 1317 000e 1A60     		str	r2, [r3, #0]
 680:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime = 0x0;
 1318              		.loc 1 680 0
 1319 0010 7B68     		ldr	r3, [r7, #4]
 1320 0012 4FF00002 		mov	r2, #0
 1321 0016 5A60     		str	r2, [r3, #4]
 681:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_TARSetupTime = 0x0;
 1322              		.loc 1 681 0
 1323 0018 7B68     		ldr	r3, [r7, #4]
 1324 001a 4FF00002 		mov	r2, #0
 1325 001e 9A60     		str	r2, [r3, #8]
 682:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 1326              		.loc 1 682 0
 1327 0020 7B68     		ldr	r3, [r7, #4]
 1328 0022 DB68     		ldr	r3, [r3, #12]
 1329 0024 4FF0FC02 		mov	r2, #252
 1330 0028 1A60     		str	r2, [r3, #0]
 683:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 1331              		.loc 1 683 0
 1332 002a 7B68     		ldr	r3, [r7, #4]
 1333 002c DB68     		ldr	r3, [r3, #12]
 1334 002e 4FF0FC02 		mov	r2, #252
 1335 0032 5A60     		str	r2, [r3, #4]
 684:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 1336              		.loc 1 684 0
 1337 0034 7B68     		ldr	r3, [r7, #4]
 1338 0036 DB68     		ldr	r3, [r3, #12]
 1339 0038 4FF0FC02 		mov	r2, #252
 1340 003c 9A60     		str	r2, [r3, #8]
 685:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;
 1341              		.loc 1 685 0
 1342 003e 7B68     		ldr	r3, [r7, #4]
 1343 0040 DB68     		ldr	r3, [r3, #12]
 1344 0042 4FF0FC02 		mov	r2, #252
 1345 0046 DA60     		str	r2, [r3, #12]
 686:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 1346              		.loc 1 686 0
 1347 0048 7B68     		ldr	r3, [r7, #4]
 1348 004a 1B69     		ldr	r3, [r3, #16]
 1349 004c 4FF0FC02 		mov	r2, #252
 1350 0050 1A60     		str	r2, [r3, #0]
 687:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 1351              		.loc 1 687 0
 1352 0052 7B68     		ldr	r3, [r7, #4]
 1353 0054 1B69     		ldr	r3, [r3, #16]
 1354 0056 4FF0FC02 		mov	r2, #252
 1355 005a 5A60     		str	r2, [r3, #4]
 688:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 1356              		.loc 1 688 0
 1357 005c 7B68     		ldr	r3, [r7, #4]
 1358 005e 1B69     		ldr	r3, [r3, #16]
 1359 0060 4FF0FC02 		mov	r2, #252
 1360 0064 9A60     		str	r2, [r3, #8]
 689:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;	
 1361              		.loc 1 689 0
 1362 0066 7B68     		ldr	r3, [r7, #4]
 1363 0068 1B69     		ldr	r3, [r3, #16]
 1364 006a 4FF0FC02 		mov	r2, #252
 1365 006e DA60     		str	r2, [r3, #12]
 690:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 1366              		.loc 1 690 0
 1367 0070 7B68     		ldr	r3, [r7, #4]
 1368 0072 5B69     		ldr	r3, [r3, #20]
 1369 0074 4FF0FC02 		mov	r2, #252
 1370 0078 1A60     		str	r2, [r3, #0]
 691:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 1371              		.loc 1 691 0
 1372 007a 7B68     		ldr	r3, [r7, #4]
 1373 007c 5B69     		ldr	r3, [r3, #20]
 1374 007e 4FF0FC02 		mov	r2, #252
 1375 0082 5A60     		str	r2, [r3, #4]
 692:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 1376              		.loc 1 692 0
 1377 0084 7B68     		ldr	r3, [r7, #4]
 1378 0086 5B69     		ldr	r3, [r3, #20]
 1379 0088 4FF0FC02 		mov	r2, #252
 1380 008c 9A60     		str	r2, [r3, #8]
 693:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;
 1381              		.loc 1 693 0
 1382 008e 7B68     		ldr	r3, [r7, #4]
 1383 0090 5B69     		ldr	r3, [r3, #20]
 1384 0092 4FF0FC02 		mov	r2, #252
 1385 0096 DA60     		str	r2, [r3, #12]
 694:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** }
 1386              		.loc 1 694 0
 1387 0098 07F10C07 		add	r7, r7, #12
 1388 009c BD46     		mov	sp, r7
 1389 009e 80BC     		pop	{r7}
 1390 00a0 7047     		bx	lr
 1391              		.cfi_endproc
 1392              	.LFE122:
 1394 00a2 00BF     		.section	.text.FSMC_PCCARDCmd,"ax",%progbits
 1395              		.align	2
 1396              		.global	FSMC_PCCARDCmd
 1397              		.thumb
 1398              		.thumb_func
 1400              	FSMC_PCCARDCmd:
 1401              	.LFB123:
 695:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 696:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /**
 697:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @brief  Enables or disables the PCCARD Memory Bank.
 698:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  NewState: new state of the PCCARD Memory Bank.  
 699:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *          This parameter can be: ENABLE or DISABLE.
 700:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @retval None
 701:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 702:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** void FSMC_PCCARDCmd(FunctionalState NewState)
 703:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** {
 1402              		.loc 1 703 0
 1403              		.cfi_startproc
 1404              		@ args = 0, pretend = 0, frame = 8
 1405              		@ frame_needed = 1, uses_anonymous_args = 0
 1406              		@ link register save eliminated.
 1407 0000 80B4     		push	{r7}
 1408              	.LCFI38:
 1409              		.cfi_def_cfa_offset 4
 1410              		.cfi_offset 7, -4
 1411 0002 83B0     		sub	sp, sp, #12
 1412              	.LCFI39:
 1413              		.cfi_def_cfa_offset 16
 1414 0004 00AF     		add	r7, sp, #0
 1415              	.LCFI40:
 1416              		.cfi_def_cfa_register 7
 1417 0006 0346     		mov	r3, r0
 1418 0008 FB71     		strb	r3, [r7, #7]
 704:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 705:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   
 706:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   if (NewState != DISABLE)
 1419              		.loc 1 706 0
 1420 000a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1421 000c 002B     		cmp	r3, #0
 1422 000e 0CD0     		beq	.L36
 707:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 708:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     /* Enable the PCCARD Bank by setting the PBKEN bit in the PCR4 register */
 709:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank4->PCR4 |= PCR_PBKEN_SET;
 1423              		.loc 1 709 0
 1424 0010 4FF0A003 		mov	r3, #160
 1425 0014 CAF20003 		movt	r3, 40960
 1426 0018 4FF0A002 		mov	r2, #160
 1427 001c CAF20002 		movt	r2, 40960
 1428 0020 1268     		ldr	r2, [r2, #0]
 1429 0022 42F00402 		orr	r2, r2, #4
 1430 0026 1A60     		str	r2, [r3, #0]
 1431 0028 0EE0     		b	.L35
 1432              	.L36:
 710:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 711:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   else
 712:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 713:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     /* Disable the PCCARD Bank by clearing the PBKEN bit in the PCR4 register */
 714:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank4->PCR4 &= PCR_PBKEN_RESET;
 1433              		.loc 1 714 0
 1434 002a 4FF0A002 		mov	r2, #160
 1435 002e CAF20002 		movt	r2, 40960
 1436 0032 4FF0A003 		mov	r3, #160
 1437 0036 CAF20003 		movt	r3, 40960
 1438 003a 1968     		ldr	r1, [r3, #0]
 1439 003c 4FF6FB73 		movw	r3, #65531
 1440 0040 C0F20F03 		movt	r3, 15
 1441 0044 0B40     		ands	r3, r3, r1
 1442 0046 1360     		str	r3, [r2, #0]
 1443              	.L35:
 715:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 716:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** }
 1444              		.loc 1 716 0
 1445 0048 07F10C07 		add	r7, r7, #12
 1446 004c BD46     		mov	sp, r7
 1447 004e 80BC     		pop	{r7}
 1448 0050 7047     		bx	lr
 1449              		.cfi_endproc
 1450              	.LFE123:
 1452 0052 00BF     		.section	.text.FSMC_ITConfig,"ax",%progbits
 1453              		.align	2
 1454              		.global	FSMC_ITConfig
 1455              		.thumb
 1456              		.thumb_func
 1458              	FSMC_ITConfig:
 1459              	.LFB124:
 717:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /**
 718:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @}
 719:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 720:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 721:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /** @defgroup FSMC_Group4  Interrupts and flags management functions
 722:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  *  @brief    Interrupts and flags management functions
 723:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  *
 724:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** @verbatim   
 725:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  ===============================================================================
 726:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                      Interrupts and flags management functions
 727:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  ===============================================================================  
 728:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 729:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** @endverbatim
 730:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @{
 731:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 732:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 733:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /**
 734:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @brief  Enables or disables the specified FSMC interrupts.
 735:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  FSMC_Bank: specifies the FSMC Bank to be used
 736:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *          This parameter can be one of the following values:
 737:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank2_NAND: FSMC Bank2 NAND 
 738:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank3_NAND: FSMC Bank3 NAND
 739:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank4_PCCARD: FSMC Bank4 PCCARD
 740:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  FSMC_IT: specifies the FSMC interrupt sources to be enabled or disabled.
 741:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *          This parameter can be any combination of the following values:
 742:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_IT_RisingEdge: Rising edge detection interrupt. 
 743:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_IT_Level: Level edge detection interrupt.
 744:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_IT_FallingEdge: Falling edge detection interrupt.
 745:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  NewState: new state of the specified FSMC interrupts.
 746:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *          This parameter can be: ENABLE or DISABLE.
 747:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @retval None
 748:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 749:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** void FSMC_ITConfig(uint32_t FSMC_Bank, uint32_t FSMC_IT, FunctionalState NewState)
 750:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** {
 1460              		.loc 1 750 0
 1461              		.cfi_startproc
 1462              		@ args = 0, pretend = 0, frame = 16
 1463              		@ frame_needed = 1, uses_anonymous_args = 0
 1464              		@ link register save eliminated.
 1465 0000 80B4     		push	{r7}
 1466              	.LCFI41:
 1467              		.cfi_def_cfa_offset 4
 1468              		.cfi_offset 7, -4
 1469 0002 85B0     		sub	sp, sp, #20
 1470              	.LCFI42:
 1471              		.cfi_def_cfa_offset 24
 1472 0004 00AF     		add	r7, sp, #0
 1473              	.LCFI43:
 1474              		.cfi_def_cfa_register 7
 1475 0006 F860     		str	r0, [r7, #12]
 1476 0008 B960     		str	r1, [r7, #8]
 1477 000a 1346     		mov	r3, r2
 1478 000c FB71     		strb	r3, [r7, #7]
 751:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_IT_BANK(FSMC_Bank));
 752:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_IT(FSMC_IT));	
 753:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 754:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   
 755:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   if (NewState != DISABLE)
 1479              		.loc 1 755 0
 1480 000e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1481 0010 002B     		cmp	r3, #0
 1482 0012 2DD0     		beq	.L39
 756:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 757:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     /* Enable the selected FSMC_Bank2 interrupts */
 758:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     if(FSMC_Bank == FSMC_Bank2_NAND)
 1483              		.loc 1 758 0
 1484 0014 FB68     		ldr	r3, [r7, #12]
 1485 0016 102B     		cmp	r3, #16
 1486 0018 0CD1     		bne	.L40
 759:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     {
 760:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       FSMC_Bank2->SR2 |= FSMC_IT;
 1487              		.loc 1 760 0
 1488 001a 4FF06003 		mov	r3, #96
 1489 001e CAF20003 		movt	r3, 40960
 1490 0022 4FF06002 		mov	r2, #96
 1491 0026 CAF20002 		movt	r2, 40960
 1492 002a 5168     		ldr	r1, [r2, #4]
 1493 002c BA68     		ldr	r2, [r7, #8]
 1494 002e 0A43     		orrs	r2, r2, r1
 1495 0030 5A60     		str	r2, [r3, #4]
 1496 0032 50E0     		b	.L38
 1497              	.L40:
 761:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     }
 762:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     /* Enable the selected FSMC_Bank3 interrupts */
 763:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     else if (FSMC_Bank == FSMC_Bank3_NAND)
 1498              		.loc 1 763 0
 1499 0034 FB68     		ldr	r3, [r7, #12]
 1500 0036 B3F5807F 		cmp	r3, #256
 1501 003a 0CD1     		bne	.L42
 764:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     {
 765:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       FSMC_Bank3->SR3 |= FSMC_IT;
 1502              		.loc 1 765 0
 1503 003c 4FF08003 		mov	r3, #128
 1504 0040 CAF20003 		movt	r3, 40960
 1505 0044 4FF08002 		mov	r2, #128
 1506 0048 CAF20002 		movt	r2, 40960
 1507 004c 5168     		ldr	r1, [r2, #4]
 1508 004e BA68     		ldr	r2, [r7, #8]
 1509 0050 0A43     		orrs	r2, r2, r1
 1510 0052 5A60     		str	r2, [r3, #4]
 1511 0054 3FE0     		b	.L38
 1512              	.L42:
 766:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     }
 767:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     /* Enable the selected FSMC_Bank4 interrupts */
 768:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     else
 769:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     {
 770:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       FSMC_Bank4->SR4 |= FSMC_IT;    
 1513              		.loc 1 770 0
 1514 0056 4FF0A003 		mov	r3, #160
 1515 005a CAF20003 		movt	r3, 40960
 1516 005e 4FF0A002 		mov	r2, #160
 1517 0062 CAF20002 		movt	r2, 40960
 1518 0066 5168     		ldr	r1, [r2, #4]
 1519 0068 BA68     		ldr	r2, [r7, #8]
 1520 006a 0A43     		orrs	r2, r2, r1
 1521 006c 5A60     		str	r2, [r3, #4]
 1522 006e 32E0     		b	.L38
 1523              	.L39:
 771:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     }
 772:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 773:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   else
 774:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 775:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     /* Disable the selected FSMC_Bank2 interrupts */
 776:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     if(FSMC_Bank == FSMC_Bank2_NAND)
 1524              		.loc 1 776 0
 1525 0070 FB68     		ldr	r3, [r7, #12]
 1526 0072 102B     		cmp	r3, #16
 1527 0074 0ED1     		bne	.L43
 777:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     {
 778:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       
 779:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       FSMC_Bank2->SR2 &= (uint32_t)~FSMC_IT;
 1528              		.loc 1 779 0
 1529 0076 4FF06003 		mov	r3, #96
 1530 007a CAF20003 		movt	r3, 40960
 1531 007e 4FF06002 		mov	r2, #96
 1532 0082 CAF20002 		movt	r2, 40960
 1533 0086 5168     		ldr	r1, [r2, #4]
 1534 0088 BA68     		ldr	r2, [r7, #8]
 1535 008a 6FEA0202 		mvn	r2, r2
 1536 008e 0A40     		ands	r2, r2, r1
 1537 0090 5A60     		str	r2, [r3, #4]
 1538 0092 20E0     		b	.L38
 1539              	.L43:
 780:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     }
 781:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     /* Disable the selected FSMC_Bank3 interrupts */
 782:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     else if (FSMC_Bank == FSMC_Bank3_NAND)
 1540              		.loc 1 782 0
 1541 0094 FB68     		ldr	r3, [r7, #12]
 1542 0096 B3F5807F 		cmp	r3, #256
 1543 009a 0ED1     		bne	.L44
 783:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     {
 784:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       FSMC_Bank3->SR3 &= (uint32_t)~FSMC_IT;
 1544              		.loc 1 784 0
 1545 009c 4FF08003 		mov	r3, #128
 1546 00a0 CAF20003 		movt	r3, 40960
 1547 00a4 4FF08002 		mov	r2, #128
 1548 00a8 CAF20002 		movt	r2, 40960
 1549 00ac 5168     		ldr	r1, [r2, #4]
 1550 00ae BA68     		ldr	r2, [r7, #8]
 1551 00b0 6FEA0202 		mvn	r2, r2
 1552 00b4 0A40     		ands	r2, r2, r1
 1553 00b6 5A60     		str	r2, [r3, #4]
 1554 00b8 0DE0     		b	.L38
 1555              	.L44:
 785:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     }
 786:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     /* Disable the selected FSMC_Bank4 interrupts */
 787:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     else
 788:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     {
 789:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       FSMC_Bank4->SR4 &= (uint32_t)~FSMC_IT;    
 1556              		.loc 1 789 0
 1557 00ba 4FF0A003 		mov	r3, #160
 1558 00be CAF20003 		movt	r3, 40960
 1559 00c2 4FF0A002 		mov	r2, #160
 1560 00c6 CAF20002 		movt	r2, 40960
 1561 00ca 5168     		ldr	r1, [r2, #4]
 1562 00cc BA68     		ldr	r2, [r7, #8]
 1563 00ce 6FEA0202 		mvn	r2, r2
 1564 00d2 0A40     		ands	r2, r2, r1
 1565 00d4 5A60     		str	r2, [r3, #4]
 1566              	.L38:
 790:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     }
 791:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 792:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** }
 1567              		.loc 1 792 0
 1568 00d6 07F11407 		add	r7, r7, #20
 1569 00da BD46     		mov	sp, r7
 1570 00dc 80BC     		pop	{r7}
 1571 00de 7047     		bx	lr
 1572              		.cfi_endproc
 1573              	.LFE124:
 1575              		.section	.text.FSMC_GetFlagStatus,"ax",%progbits
 1576              		.align	2
 1577              		.global	FSMC_GetFlagStatus
 1578              		.thumb
 1579              		.thumb_func
 1581              	FSMC_GetFlagStatus:
 1582              	.LFB125:
 793:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 794:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /**
 795:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @brief  Checks whether the specified FSMC flag is set or not.
 796:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  FSMC_Bank: specifies the FSMC Bank to be used
 797:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *          This parameter can be one of the following values:
 798:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank2_NAND: FSMC Bank2 NAND 
 799:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank3_NAND: FSMC Bank3 NAND
 800:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank4_PCCARD: FSMC Bank4 PCCARD
 801:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  FSMC_FLAG: specifies the flag to check.
 802:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *          This parameter can be one of the following values:
 803:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_FLAG_RisingEdge: Rising edge detection Flag.
 804:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_FLAG_Level: Level detection Flag.
 805:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_FLAG_FallingEdge: Falling edge detection Flag.
 806:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_FLAG_FEMPT: Fifo empty Flag. 
 807:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @retval The new state of FSMC_FLAG (SET or RESET).
 808:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 809:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** FlagStatus FSMC_GetFlagStatus(uint32_t FSMC_Bank, uint32_t FSMC_FLAG)
 810:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** {
 1583              		.loc 1 810 0
 1584              		.cfi_startproc
 1585              		@ args = 0, pretend = 0, frame = 16
 1586              		@ frame_needed = 1, uses_anonymous_args = 0
 1587              		@ link register save eliminated.
 1588 0000 80B4     		push	{r7}
 1589              	.LCFI44:
 1590              		.cfi_def_cfa_offset 4
 1591              		.cfi_offset 7, -4
 1592 0002 85B0     		sub	sp, sp, #20
 1593              	.LCFI45:
 1594              		.cfi_def_cfa_offset 24
 1595 0004 00AF     		add	r7, sp, #0
 1596              	.LCFI46:
 1597              		.cfi_def_cfa_register 7
 1598 0006 7860     		str	r0, [r7, #4]
 1599 0008 3960     		str	r1, [r7, #0]
 811:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FlagStatus bitstatus = RESET;
 1600              		.loc 1 811 0
 1601 000a 4FF00003 		mov	r3, #0
 1602 000e FB73     		strb	r3, [r7, #15]
 812:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   uint32_t tmpsr = 0x00000000;
 1603              		.loc 1 812 0
 1604 0010 4FF00003 		mov	r3, #0
 1605 0014 BB60     		str	r3, [r7, #8]
 813:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   
 814:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Check the parameters */
 815:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_GETFLAG_BANK(FSMC_Bank));
 816:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_GET_FLAG(FSMC_FLAG));
 817:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   
 818:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   if(FSMC_Bank == FSMC_Bank2_NAND)
 1606              		.loc 1 818 0
 1607 0016 7B68     		ldr	r3, [r7, #4]
 1608 0018 102B     		cmp	r3, #16
 1609 001a 06D1     		bne	.L46
 819:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 820:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     tmpsr = FSMC_Bank2->SR2;
 1610              		.loc 1 820 0
 1611 001c 4FF06003 		mov	r3, #96
 1612 0020 CAF20003 		movt	r3, 40960
 1613 0024 5B68     		ldr	r3, [r3, #4]
 1614 0026 BB60     		str	r3, [r7, #8]
 1615 0028 10E0     		b	.L47
 1616              	.L46:
 821:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }  
 822:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   else if(FSMC_Bank == FSMC_Bank3_NAND)
 1617              		.loc 1 822 0
 1618 002a 7B68     		ldr	r3, [r7, #4]
 1619 002c B3F5807F 		cmp	r3, #256
 1620 0030 06D1     		bne	.L48
 823:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 824:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     tmpsr = FSMC_Bank3->SR3;
 1621              		.loc 1 824 0
 1622 0032 4FF08003 		mov	r3, #128
 1623 0036 CAF20003 		movt	r3, 40960
 1624 003a 5B68     		ldr	r3, [r3, #4]
 1625 003c BB60     		str	r3, [r7, #8]
 1626 003e 05E0     		b	.L47
 1627              	.L48:
 825:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 826:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* FSMC_Bank4_PCCARD*/
 827:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   else
 828:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 829:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     tmpsr = FSMC_Bank4->SR4;
 1628              		.loc 1 829 0
 1629 0040 4FF0A003 		mov	r3, #160
 1630 0044 CAF20003 		movt	r3, 40960
 1631 0048 5B68     		ldr	r3, [r3, #4]
 1632 004a BB60     		str	r3, [r7, #8]
 1633              	.L47:
 830:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   } 
 831:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   
 832:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Get the flag status */
 833:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   if ((tmpsr & FSMC_FLAG) != (uint16_t)RESET )
 1634              		.loc 1 833 0
 1635 004c BA68     		ldr	r2, [r7, #8]
 1636 004e 3B68     		ldr	r3, [r7, #0]
 1637 0050 1340     		ands	r3, r3, r2
 1638 0052 002B     		cmp	r3, #0
 1639 0054 03D0     		beq	.L49
 834:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 835:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     bitstatus = SET;
 1640              		.loc 1 835 0
 1641 0056 4FF00103 		mov	r3, #1
 1642 005a FB73     		strb	r3, [r7, #15]
 1643 005c 02E0     		b	.L50
 1644              	.L49:
 836:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 837:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   else
 838:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 839:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     bitstatus = RESET;
 1645              		.loc 1 839 0
 1646 005e 4FF00003 		mov	r3, #0
 1647 0062 FB73     		strb	r3, [r7, #15]
 1648              	.L50:
 840:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 841:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Return the flag status */
 842:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   return bitstatus;
 1649              		.loc 1 842 0
 1650 0064 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 843:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** }
 1651              		.loc 1 843 0
 1652 0066 1846     		mov	r0, r3
 1653 0068 07F11407 		add	r7, r7, #20
 1654 006c BD46     		mov	sp, r7
 1655 006e 80BC     		pop	{r7}
 1656 0070 7047     		bx	lr
 1657              		.cfi_endproc
 1658              	.LFE125:
 1660 0072 00BF     		.section	.text.FSMC_ClearFlag,"ax",%progbits
 1661              		.align	2
 1662              		.global	FSMC_ClearFlag
 1663              		.thumb
 1664              		.thumb_func
 1666              	FSMC_ClearFlag:
 1667              	.LFB126:
 844:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 845:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /**
 846:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @brief  Clears the FSMC's pending flags.
 847:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  FSMC_Bank: specifies the FSMC Bank to be used
 848:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *          This parameter can be one of the following values:
 849:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank2_NAND: FSMC Bank2 NAND 
 850:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank3_NAND: FSMC Bank3 NAND
 851:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank4_PCCARD: FSMC Bank4 PCCARD
 852:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  FSMC_FLAG: specifies the flag to clear.
 853:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *          This parameter can be any combination of the following values:
 854:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_FLAG_RisingEdge: Rising edge detection Flag.
 855:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_FLAG_Level: Level detection Flag.
 856:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_FLAG_FallingEdge: Falling edge detection Flag.
 857:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @retval None
 858:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 859:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** void FSMC_ClearFlag(uint32_t FSMC_Bank, uint32_t FSMC_FLAG)
 860:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** {
 1668              		.loc 1 860 0
 1669              		.cfi_startproc
 1670              		@ args = 0, pretend = 0, frame = 8
 1671              		@ frame_needed = 1, uses_anonymous_args = 0
 1672              		@ link register save eliminated.
 1673 0000 80B4     		push	{r7}
 1674              	.LCFI47:
 1675              		.cfi_def_cfa_offset 4
 1676              		.cfi_offset 7, -4
 1677 0002 83B0     		sub	sp, sp, #12
 1678              	.LCFI48:
 1679              		.cfi_def_cfa_offset 16
 1680 0004 00AF     		add	r7, sp, #0
 1681              	.LCFI49:
 1682              		.cfi_def_cfa_register 7
 1683 0006 7860     		str	r0, [r7, #4]
 1684 0008 3960     		str	r1, [r7, #0]
 861:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  /* Check the parameters */
 862:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_GETFLAG_BANK(FSMC_Bank));
 863:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_CLEAR_FLAG(FSMC_FLAG)) ;
 864:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     
 865:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   if(FSMC_Bank == FSMC_Bank2_NAND)
 1685              		.loc 1 865 0
 1686 000a 7B68     		ldr	r3, [r7, #4]
 1687 000c 102B     		cmp	r3, #16
 1688 000e 0ED1     		bne	.L52
 866:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 867:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank2->SR2 &= ~FSMC_FLAG; 
 1689              		.loc 1 867 0
 1690 0010 4FF06003 		mov	r3, #96
 1691 0014 CAF20003 		movt	r3, 40960
 1692 0018 4FF06002 		mov	r2, #96
 1693 001c CAF20002 		movt	r2, 40960
 1694 0020 5168     		ldr	r1, [r2, #4]
 1695 0022 3A68     		ldr	r2, [r7, #0]
 1696 0024 6FEA0202 		mvn	r2, r2
 1697 0028 0A40     		ands	r2, r2, r1
 1698 002a 5A60     		str	r2, [r3, #4]
 1699 002c 20E0     		b	.L51
 1700              	.L52:
 868:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }  
 869:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   else if(FSMC_Bank == FSMC_Bank3_NAND)
 1701              		.loc 1 869 0
 1702 002e 7B68     		ldr	r3, [r7, #4]
 1703 0030 B3F5807F 		cmp	r3, #256
 1704 0034 0ED1     		bne	.L54
 870:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 871:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank3->SR3 &= ~FSMC_FLAG;
 1705              		.loc 1 871 0
 1706 0036 4FF08003 		mov	r3, #128
 1707 003a CAF20003 		movt	r3, 40960
 1708 003e 4FF08002 		mov	r2, #128
 1709 0042 CAF20002 		movt	r2, 40960
 1710 0046 5168     		ldr	r1, [r2, #4]
 1711 0048 3A68     		ldr	r2, [r7, #0]
 1712 004a 6FEA0202 		mvn	r2, r2
 1713 004e 0A40     		ands	r2, r2, r1
 1714 0050 5A60     		str	r2, [r3, #4]
 1715 0052 0DE0     		b	.L51
 1716              	.L54:
 872:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 873:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* FSMC_Bank4_PCCARD*/
 874:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   else
 875:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 876:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank4->SR4 &= ~FSMC_FLAG;
 1717              		.loc 1 876 0
 1718 0054 4FF0A003 		mov	r3, #160
 1719 0058 CAF20003 		movt	r3, 40960
 1720 005c 4FF0A002 		mov	r2, #160
 1721 0060 CAF20002 		movt	r2, 40960
 1722 0064 5168     		ldr	r1, [r2, #4]
 1723 0066 3A68     		ldr	r2, [r7, #0]
 1724 0068 6FEA0202 		mvn	r2, r2
 1725 006c 0A40     		ands	r2, r2, r1
 1726 006e 5A60     		str	r2, [r3, #4]
 1727              	.L51:
 877:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 878:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** }
 1728              		.loc 1 878 0
 1729 0070 07F10C07 		add	r7, r7, #12
 1730 0074 BD46     		mov	sp, r7
 1731 0076 80BC     		pop	{r7}
 1732 0078 7047     		bx	lr
 1733              		.cfi_endproc
 1734              	.LFE126:
 1736 007a 00BF     		.section	.text.FSMC_GetITStatus,"ax",%progbits
 1737              		.align	2
 1738              		.global	FSMC_GetITStatus
 1739              		.thumb
 1740              		.thumb_func
 1742              	FSMC_GetITStatus:
 1743              	.LFB127:
 879:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 880:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /**
 881:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @brief  Checks whether the specified FSMC interrupt has occurred or not.
 882:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  FSMC_Bank: specifies the FSMC Bank to be used
 883:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *          This parameter can be one of the following values:
 884:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank2_NAND: FSMC Bank2 NAND 
 885:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank3_NAND: FSMC Bank3 NAND
 886:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank4_PCCARD: FSMC Bank4 PCCARD
 887:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  FSMC_IT: specifies the FSMC interrupt source to check.
 888:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *          This parameter can be one of the following values:
 889:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_IT_RisingEdge: Rising edge detection interrupt. 
 890:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_IT_Level: Level edge detection interrupt.
 891:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_IT_FallingEdge: Falling edge detection interrupt. 
 892:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @retval The new state of FSMC_IT (SET or RESET).
 893:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 894:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** ITStatus FSMC_GetITStatus(uint32_t FSMC_Bank, uint32_t FSMC_IT)
 895:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** {
 1744              		.loc 1 895 0
 1745              		.cfi_startproc
 1746              		@ args = 0, pretend = 0, frame = 24
 1747              		@ frame_needed = 1, uses_anonymous_args = 0
 1748              		@ link register save eliminated.
 1749 0000 80B4     		push	{r7}
 1750              	.LCFI50:
 1751              		.cfi_def_cfa_offset 4
 1752              		.cfi_offset 7, -4
 1753 0002 87B0     		sub	sp, sp, #28
 1754              	.LCFI51:
 1755              		.cfi_def_cfa_offset 32
 1756 0004 00AF     		add	r7, sp, #0
 1757              	.LCFI52:
 1758              		.cfi_def_cfa_register 7
 1759 0006 7860     		str	r0, [r7, #4]
 1760 0008 3960     		str	r1, [r7, #0]
 896:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   ITStatus bitstatus = RESET;
 1761              		.loc 1 896 0
 1762 000a 4FF00003 		mov	r3, #0
 1763 000e FB75     		strb	r3, [r7, #23]
 897:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   uint32_t tmpsr = 0x0, itstatus = 0x0, itenable = 0x0; 
 1764              		.loc 1 897 0
 1765 0010 4FF00003 		mov	r3, #0
 1766 0014 3B61     		str	r3, [r7, #16]
 1767 0016 4FF00003 		mov	r3, #0
 1768 001a FB60     		str	r3, [r7, #12]
 1769 001c 4FF00003 		mov	r3, #0
 1770 0020 BB60     		str	r3, [r7, #8]
 898:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   
 899:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Check the parameters */
 900:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_IT_BANK(FSMC_Bank));
 901:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_GET_IT(FSMC_IT));
 902:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   
 903:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   if(FSMC_Bank == FSMC_Bank2_NAND)
 1771              		.loc 1 903 0
 1772 0022 7B68     		ldr	r3, [r7, #4]
 1773 0024 102B     		cmp	r3, #16
 1774 0026 06D1     		bne	.L56
 904:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 905:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     tmpsr = FSMC_Bank2->SR2;
 1775              		.loc 1 905 0
 1776 0028 4FF06003 		mov	r3, #96
 1777 002c CAF20003 		movt	r3, 40960
 1778 0030 5B68     		ldr	r3, [r3, #4]
 1779 0032 3B61     		str	r3, [r7, #16]
 1780 0034 10E0     		b	.L57
 1781              	.L56:
 906:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }  
 907:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   else if(FSMC_Bank == FSMC_Bank3_NAND)
 1782              		.loc 1 907 0
 1783 0036 7B68     		ldr	r3, [r7, #4]
 1784 0038 B3F5807F 		cmp	r3, #256
 1785 003c 06D1     		bne	.L58
 908:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 909:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     tmpsr = FSMC_Bank3->SR3;
 1786              		.loc 1 909 0
 1787 003e 4FF08003 		mov	r3, #128
 1788 0042 CAF20003 		movt	r3, 40960
 1789 0046 5B68     		ldr	r3, [r3, #4]
 1790 0048 3B61     		str	r3, [r7, #16]
 1791 004a 05E0     		b	.L57
 1792              	.L58:
 910:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 911:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* FSMC_Bank4_PCCARD*/
 912:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   else
 913:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 914:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     tmpsr = FSMC_Bank4->SR4;
 1793              		.loc 1 914 0
 1794 004c 4FF0A003 		mov	r3, #160
 1795 0050 CAF20003 		movt	r3, 40960
 1796 0054 5B68     		ldr	r3, [r3, #4]
 1797 0056 3B61     		str	r3, [r7, #16]
 1798              	.L57:
 915:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   } 
 916:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   
 917:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   itstatus = tmpsr & FSMC_IT;
 1799              		.loc 1 917 0
 1800 0058 3A69     		ldr	r2, [r7, #16]
 1801 005a 3B68     		ldr	r3, [r7, #0]
 1802 005c 1340     		ands	r3, r3, r2
 1803 005e FB60     		str	r3, [r7, #12]
 918:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   
 919:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   itenable = tmpsr & (FSMC_IT >> 3);
 1804              		.loc 1 919 0
 1805 0060 3B68     		ldr	r3, [r7, #0]
 1806 0062 4FEAD302 		lsr	r2, r3, #3
 1807 0066 3B69     		ldr	r3, [r7, #16]
 1808 0068 1340     		ands	r3, r3, r2
 1809 006a BB60     		str	r3, [r7, #8]
 920:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   if ((itstatus != (uint32_t)RESET)  && (itenable != (uint32_t)RESET))
 1810              		.loc 1 920 0
 1811 006c FB68     		ldr	r3, [r7, #12]
 1812 006e 002B     		cmp	r3, #0
 1813 0070 06D0     		beq	.L59
 1814              		.loc 1 920 0 is_stmt 0 discriminator 1
 1815 0072 BB68     		ldr	r3, [r7, #8]
 1816 0074 002B     		cmp	r3, #0
 1817 0076 03D0     		beq	.L59
 921:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 922:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     bitstatus = SET;
 1818              		.loc 1 922 0 is_stmt 1
 1819 0078 4FF00103 		mov	r3, #1
 1820 007c FB75     		strb	r3, [r7, #23]
 1821 007e 02E0     		b	.L60
 1822              	.L59:
 923:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 924:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   else
 925:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 926:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     bitstatus = RESET;
 1823              		.loc 1 926 0
 1824 0080 4FF00003 		mov	r3, #0
 1825 0084 FB75     		strb	r3, [r7, #23]
 1826              	.L60:
 927:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 928:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   return bitstatus; 
 1827              		.loc 1 928 0
 1828 0086 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 929:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** }
 1829              		.loc 1 929 0
 1830 0088 1846     		mov	r0, r3
 1831 008a 07F11C07 		add	r7, r7, #28
 1832 008e BD46     		mov	sp, r7
 1833 0090 80BC     		pop	{r7}
 1834 0092 7047     		bx	lr
 1835              		.cfi_endproc
 1836              	.LFE127:
 1838              		.section	.text.FSMC_ClearITPendingBit,"ax",%progbits
 1839              		.align	2
 1840              		.global	FSMC_ClearITPendingBit
 1841              		.thumb
 1842              		.thumb_func
 1844              	FSMC_ClearITPendingBit:
 1845              	.LFB128:
 930:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 931:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /**
 932:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @brief  Clears the FSMC's interrupt pending bits.
 933:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  FSMC_Bank: specifies the FSMC Bank to be used
 934:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *          This parameter can be one of the following values:
 935:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank2_NAND: FSMC Bank2 NAND 
 936:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank3_NAND: FSMC Bank3 NAND
 937:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank4_PCCARD: FSMC Bank4 PCCARD
 938:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  FSMC_IT: specifies the interrupt pending bit to clear.
 939:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *          This parameter can be any combination of the following values:
 940:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_IT_RisingEdge: Rising edge detection interrupt. 
 941:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_IT_Level: Level edge detection interrupt.
 942:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_IT_FallingEdge: Falling edge detection interrupt.
 943:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @retval None
 944:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 945:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** void FSMC_ClearITPendingBit(uint32_t FSMC_Bank, uint32_t FSMC_IT)
 946:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** {
 1846              		.loc 1 946 0
 1847              		.cfi_startproc
 1848              		@ args = 0, pretend = 0, frame = 8
 1849              		@ frame_needed = 1, uses_anonymous_args = 0
 1850              		@ link register save eliminated.
 1851 0000 80B4     		push	{r7}
 1852              	.LCFI53:
 1853              		.cfi_def_cfa_offset 4
 1854              		.cfi_offset 7, -4
 1855 0002 83B0     		sub	sp, sp, #12
 1856              	.LCFI54:
 1857              		.cfi_def_cfa_offset 16
 1858 0004 00AF     		add	r7, sp, #0
 1859              	.LCFI55:
 1860              		.cfi_def_cfa_register 7
 1861 0006 7860     		str	r0, [r7, #4]
 1862 0008 3960     		str	r1, [r7, #0]
 947:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Check the parameters */
 948:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_IT_BANK(FSMC_Bank));
 949:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_IT(FSMC_IT));
 950:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     
 951:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   if(FSMC_Bank == FSMC_Bank2_NAND)
 1863              		.loc 1 951 0
 1864 000a 7B68     		ldr	r3, [r7, #4]
 1865 000c 102B     		cmp	r3, #16
 1866 000e 10D1     		bne	.L62
 952:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 953:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank2->SR2 &= ~(FSMC_IT >> 3); 
 1867              		.loc 1 953 0
 1868 0010 4FF06003 		mov	r3, #96
 1869 0014 CAF20003 		movt	r3, 40960
 1870 0018 4FF06002 		mov	r2, #96
 1871 001c CAF20002 		movt	r2, 40960
 1872 0020 5168     		ldr	r1, [r2, #4]
 1873 0022 3A68     		ldr	r2, [r7, #0]
 1874 0024 4FEAD202 		lsr	r2, r2, #3
 1875 0028 6FEA0202 		mvn	r2, r2
 1876 002c 0A40     		ands	r2, r2, r1
 1877 002e 5A60     		str	r2, [r3, #4]
 1878 0030 24E0     		b	.L61
 1879              	.L62:
 954:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }  
 955:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   else if(FSMC_Bank == FSMC_Bank3_NAND)
 1880              		.loc 1 955 0
 1881 0032 7B68     		ldr	r3, [r7, #4]
 1882 0034 B3F5807F 		cmp	r3, #256
 1883 0038 10D1     		bne	.L64
 956:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 957:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank3->SR3 &= ~(FSMC_IT >> 3);
 1884              		.loc 1 957 0
 1885 003a 4FF08003 		mov	r3, #128
 1886 003e CAF20003 		movt	r3, 40960
 1887 0042 4FF08002 		mov	r2, #128
 1888 0046 CAF20002 		movt	r2, 40960
 1889 004a 5168     		ldr	r1, [r2, #4]
 1890 004c 3A68     		ldr	r2, [r7, #0]
 1891 004e 4FEAD202 		lsr	r2, r2, #3
 1892 0052 6FEA0202 		mvn	r2, r2
 1893 0056 0A40     		ands	r2, r2, r1
 1894 0058 5A60     		str	r2, [r3, #4]
 1895 005a 0FE0     		b	.L61
 1896              	.L64:
 958:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 959:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* FSMC_Bank4_PCCARD*/
 960:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   else
 961:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 962:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank4->SR4 &= ~(FSMC_IT >> 3);
 1897              		.loc 1 962 0
 1898 005c 4FF0A003 		mov	r3, #160
 1899 0060 CAF20003 		movt	r3, 40960
 1900 0064 4FF0A002 		mov	r2, #160
 1901 0068 CAF20002 		movt	r2, 40960
 1902 006c 5168     		ldr	r1, [r2, #4]
 1903 006e 3A68     		ldr	r2, [r7, #0]
 1904 0070 4FEAD202 		lsr	r2, r2, #3
 1905 0074 6FEA0202 		mvn	r2, r2
 1906 0078 0A40     		ands	r2, r2, r1
 1907 007a 5A60     		str	r2, [r3, #4]
 1908              	.L61:
 963:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 964:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** }
 1909              		.loc 1 964 0
 1910 007c 07F10C07 		add	r7, r7, #12
 1911 0080 BD46     		mov	sp, r7
 1912 0082 80BC     		pop	{r7}
 1913 0084 7047     		bx	lr
 1914              		.cfi_endproc
 1915              	.LFE128:
 1917 0086 00BF     		.text
 1918              	.Letext0:
 1919              		.file 2 "c:\\program files (x86)\\codesourcery\\sourcery_codebench_lite_for_arm_eabi\\bin\\../lib/
 1920              		.file 3 "C:\\Users\\Anthony.Paterson@opus.co\\Documents\\git\\blink\\blink\\Device\\STM32F4xx\\Inc
 1921              		.file 4 "C:\\Users\\Anthony.Paterson@opus.co\\Documents\\git\\blink\\blink\\Libraries\\STM32F4xx_S
 1922              		.file 5 "C:\\Users\\Anthony.Paterson@opus.co\\Documents\\git\\blink\\blink\\Libraries\\CMSIS\\Incl
DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_fsmc.c
C:\Users\ANTHON~1.CO\AppData\Local\Temp\ccPLrdIW.s:19     .text.FSMC_NORSRAMDeInit:00000000 $t
C:\Users\ANTHON~1.CO\AppData\Local\Temp\ccPLrdIW.s:24     .text.FSMC_NORSRAMDeInit:00000000 FSMC_NORSRAMDeInit
C:\Users\ANTHON~1.CO\AppData\Local\Temp\ccPLrdIW.s:82     .text.FSMC_NORSRAMInit:00000000 $t
C:\Users\ANTHON~1.CO\AppData\Local\Temp\ccPLrdIW.s:87     .text.FSMC_NORSRAMInit:00000000 FSMC_NORSRAMInit
C:\Users\ANTHON~1.CO\AppData\Local\Temp\ccPLrdIW.s:311    .text.FSMC_NORSRAMStructInit:00000000 $t
C:\Users\ANTHON~1.CO\AppData\Local\Temp\ccPLrdIW.s:316    .text.FSMC_NORSRAMStructInit:00000000 FSMC_NORSRAMStructInit
C:\Users\ANTHON~1.CO\AppData\Local\Temp\ccPLrdIW.s:465    .text.FSMC_NORSRAMCmd:00000000 $t
C:\Users\ANTHON~1.CO\AppData\Local\Temp\ccPLrdIW.s:470    .text.FSMC_NORSRAMCmd:00000000 FSMC_NORSRAMCmd
C:\Users\ANTHON~1.CO\AppData\Local\Temp\ccPLrdIW.s:526    .text.FSMC_NANDDeInit:00000000 $t
C:\Users\ANTHON~1.CO\AppData\Local\Temp\ccPLrdIW.s:531    .text.FSMC_NANDDeInit:00000000 FSMC_NANDDeInit
C:\Users\ANTHON~1.CO\AppData\Local\Temp\ccPLrdIW.s:605    .text.FSMC_NANDInit:00000000 $t
C:\Users\ANTHON~1.CO\AppData\Local\Temp\ccPLrdIW.s:610    .text.FSMC_NANDInit:00000000 FSMC_NANDInit
C:\Users\ANTHON~1.CO\AppData\Local\Temp\ccPLrdIW.s:767    .text.FSMC_NANDStructInit:00000000 $t
C:\Users\ANTHON~1.CO\AppData\Local\Temp\ccPLrdIW.s:772    .text.FSMC_NANDStructInit:00000000 FSMC_NANDStructInit
C:\Users\ANTHON~1.CO\AppData\Local\Temp\ccPLrdIW.s:867    .text.FSMC_NANDCmd:00000000 $t
C:\Users\ANTHON~1.CO\AppData\Local\Temp\ccPLrdIW.s:872    .text.FSMC_NANDCmd:00000000 FSMC_NANDCmd
C:\Users\ANTHON~1.CO\AppData\Local\Temp\ccPLrdIW.s:956    .text.FSMC_NANDECCCmd:00000000 $t
C:\Users\ANTHON~1.CO\AppData\Local\Temp\ccPLrdIW.s:961    .text.FSMC_NANDECCCmd:00000000 FSMC_NANDECCCmd
C:\Users\ANTHON~1.CO\AppData\Local\Temp\ccPLrdIW.s:1045   .text.FSMC_GetECC:00000000 $t
C:\Users\ANTHON~1.CO\AppData\Local\Temp\ccPLrdIW.s:1050   .text.FSMC_GetECC:00000000 FSMC_GetECC
C:\Users\ANTHON~1.CO\AppData\Local\Temp\ccPLrdIW.s:1100   .text.FSMC_PCCARDDeInit:00000000 $t
C:\Users\ANTHON~1.CO\AppData\Local\Temp\ccPLrdIW.s:1105   .text.FSMC_PCCARDDeInit:00000000 FSMC_PCCARDDeInit
C:\Users\ANTHON~1.CO\AppData\Local\Temp\ccPLrdIW.s:1152   .text.FSMC_PCCARDInit:00000000 $t
C:\Users\ANTHON~1.CO\AppData\Local\Temp\ccPLrdIW.s:1157   .text.FSMC_PCCARDInit:00000000 FSMC_PCCARDInit
C:\Users\ANTHON~1.CO\AppData\Local\Temp\ccPLrdIW.s:1291   .text.FSMC_PCCARDStructInit:00000000 $t
C:\Users\ANTHON~1.CO\AppData\Local\Temp\ccPLrdIW.s:1296   .text.FSMC_PCCARDStructInit:00000000 FSMC_PCCARDStructInit
C:\Users\ANTHON~1.CO\AppData\Local\Temp\ccPLrdIW.s:1395   .text.FSMC_PCCARDCmd:00000000 $t
C:\Users\ANTHON~1.CO\AppData\Local\Temp\ccPLrdIW.s:1400   .text.FSMC_PCCARDCmd:00000000 FSMC_PCCARDCmd
C:\Users\ANTHON~1.CO\AppData\Local\Temp\ccPLrdIW.s:1453   .text.FSMC_ITConfig:00000000 $t
C:\Users\ANTHON~1.CO\AppData\Local\Temp\ccPLrdIW.s:1458   .text.FSMC_ITConfig:00000000 FSMC_ITConfig
C:\Users\ANTHON~1.CO\AppData\Local\Temp\ccPLrdIW.s:1576   .text.FSMC_GetFlagStatus:00000000 $t
C:\Users\ANTHON~1.CO\AppData\Local\Temp\ccPLrdIW.s:1581   .text.FSMC_GetFlagStatus:00000000 FSMC_GetFlagStatus
C:\Users\ANTHON~1.CO\AppData\Local\Temp\ccPLrdIW.s:1661   .text.FSMC_ClearFlag:00000000 $t
C:\Users\ANTHON~1.CO\AppData\Local\Temp\ccPLrdIW.s:1666   .text.FSMC_ClearFlag:00000000 FSMC_ClearFlag
C:\Users\ANTHON~1.CO\AppData\Local\Temp\ccPLrdIW.s:1737   .text.FSMC_GetITStatus:00000000 $t
C:\Users\ANTHON~1.CO\AppData\Local\Temp\ccPLrdIW.s:1742   .text.FSMC_GetITStatus:00000000 FSMC_GetITStatus
C:\Users\ANTHON~1.CO\AppData\Local\Temp\ccPLrdIW.s:1839   .text.FSMC_ClearITPendingBit:00000000 $t
C:\Users\ANTHON~1.CO\AppData\Local\Temp\ccPLrdIW.s:1844   .text.FSMC_ClearITPendingBit:00000000 FSMC_ClearITPendingBit
                     .debug_frame:00000010 $d

NO UNDEFINED SYMBOLS
