--
--	Conversion of BE_Systemes_Embarques.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Sat Jan 28 17:50:37 2017
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL \Out_MAX232:PWMUDB:km_run\ : bit;
SIGNAL \Out_MAX232:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_1020 : bit;
SIGNAL one : bit;
SIGNAL \Out_MAX232:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Out_MAX232:PWMUDB:ctrl_enable\ : bit;
SIGNAL \Out_MAX232:PWMUDB:control_7\ : bit;
SIGNAL \Out_MAX232:PWMUDB:control_6\ : bit;
SIGNAL \Out_MAX232:PWMUDB:control_5\ : bit;
SIGNAL \Out_MAX232:PWMUDB:control_4\ : bit;
SIGNAL \Out_MAX232:PWMUDB:control_3\ : bit;
SIGNAL \Out_MAX232:PWMUDB:control_2\ : bit;
SIGNAL \Out_MAX232:PWMUDB:control_1\ : bit;
SIGNAL \Out_MAX232:PWMUDB:control_0\ : bit;
SIGNAL \Out_MAX232:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \Out_MAX232:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \Out_MAX232:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \Out_MAX232:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \Out_MAX232:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \Out_MAX232:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \Out_MAX232:PWMUDB:prevCapture\ : bit;
SIGNAL \Out_MAX232:PWMUDB:capt_rising\ : bit;
SIGNAL \Out_MAX232:PWMUDB:capt_falling\ : bit;
SIGNAL \Out_MAX232:PWMUDB:hwCapture\ : bit;
SIGNAL \Out_MAX232:PWMUDB:hwEnable\ : bit;
SIGNAL Net_23 : bit;
SIGNAL \Out_MAX232:PWMUDB:trig_last\ : bit;
SIGNAL \Out_MAX232:PWMUDB:trig_rise\ : bit;
SIGNAL \Out_MAX232:PWMUDB:trig_fall\ : bit;
SIGNAL \Out_MAX232:PWMUDB:trig_out\ : bit;
SIGNAL \Out_MAX232:PWMUDB:runmode_enable\ : bit;
SIGNAL \Out_MAX232:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL Net_15 : bit;
SIGNAL \Out_MAX232:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \Out_MAX232:PWMUDB:final_enable\ : bit;
SIGNAL \Out_MAX232:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \Out_MAX232:PWMUDB:tc_i\ : bit;
SIGNAL \Out_MAX232:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \Out_MAX232:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \Out_MAX232:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \Out_MAX232:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \Out_MAX232:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \Out_MAX232:PWMUDB:sc_kill\ : bit;
SIGNAL \Out_MAX232:PWMUDB:min_kill\ : bit;
SIGNAL \Out_MAX232:PWMUDB:final_kill\ : bit;
SIGNAL \Out_MAX232:PWMUDB:km_tc\ : bit;
SIGNAL \Out_MAX232:PWMUDB:db_tc\ : bit;
SIGNAL \Out_MAX232:PWMUDB:dith_count_1\ : bit;
SIGNAL \Out_MAX232:PWMUDB:add_vi_vv_MODGEN_1_1\ : bit;
SIGNAL \Out_MAX232:PWMUDB:dith_count_0\ : bit;
SIGNAL \Out_MAX232:PWMUDB:add_vi_vv_MODGEN_1_0\ : bit;
SIGNAL \Out_MAX232:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \Out_MAX232:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \Out_MAX232:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \Out_MAX232:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \Out_MAX232:PWMUDB:dith_sel\ : bit;
SIGNAL \Out_MAX232:PWMUDB:cs_addr_2\ : bit;
SIGNAL \Out_MAX232:PWMUDB:cs_addr_1\ : bit;
SIGNAL \Out_MAX232:PWMUDB:cs_addr_0\ : bit;
SIGNAL zero : bit;
SIGNAL \Out_MAX232:PWMUDB:final_capture\ : bit;
SIGNAL \Out_MAX232:PWMUDB:nc2\ : bit;
SIGNAL \Out_MAX232:PWMUDB:nc3\ : bit;
SIGNAL \Out_MAX232:PWMUDB:nc1\ : bit;
SIGNAL \Out_MAX232:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \Out_MAX232:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \Out_MAX232:PWMUDB:nc4\ : bit;
SIGNAL \Out_MAX232:PWMUDB:nc5\ : bit;
SIGNAL \Out_MAX232:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Out_MAX232:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \Out_MAX232:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Out_MAX232:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Out_MAX232:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Out_MAX232:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Out_MAX232:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Out_MAX232:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Out_MAX232:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Out_MAX232:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Out_MAX232:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Out_MAX232:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \Out_MAX232:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Out_MAX232:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Out_MAX232:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Out_MAX232:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Out_MAX232:PWMUDB:nc6\ : bit;
SIGNAL \Out_MAX232:PWMUDB:nc7\ : bit;
SIGNAL \Out_MAX232:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Out_MAX232:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Out_MAX232:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Out_MAX232:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Out_MAX232:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Out_MAX232:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Out_MAX232:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Out_MAX232:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Out_MAX232:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Out_MAX232:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Out_MAX232:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Out_MAX232:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Out_MAX232:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Out_MAX232:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Out_MAX232:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Out_MAX232:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Out_MAX232:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Out_MAX232:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Out_MAX232:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Out_MAX232:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Out_MAX232:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Out_MAX232:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Out_MAX232:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Out_MAX232:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Out_MAX232:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Out_MAX232:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Out_MAX232:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Out_MAX232:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Out_MAX232:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Out_MAX232:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Out_MAX232:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Out_MAX232:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Out_MAX232:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \Out_MAX232:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \Out_MAX232:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \Out_MAX232:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \Out_MAX232:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \Out_MAX232:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \Out_MAX232:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \Out_MAX232:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \Out_MAX232:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \Out_MAX232:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \Out_MAX232:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \Out_MAX232:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \Out_MAX232:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \Out_MAX232:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \Out_MAX232:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \Out_MAX232:PWMUDB:cmp1_eq\ : bit;
SIGNAL \Out_MAX232:PWMUDB:cmp1_less\ : bit;
SIGNAL \Out_MAX232:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \Out_MAX232:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \Out_MAX232:PWMUDB:cmp2_eq\ : bit;
SIGNAL \Out_MAX232:PWMUDB:cmp2_less\ : bit;
SIGNAL \Out_MAX232:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Out_MAX232:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \Out_MAX232:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Out_MAX232:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Out_MAX232:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Out_MAX232:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Out_MAX232:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Out_MAX232:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Out_MAX232:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Out_MAX232:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Out_MAX232:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Out_MAX232:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \Out_MAX232:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Out_MAX232:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Out_MAX232:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Out_MAX232:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Out_MAX232:PWMUDB:fifo_nempty\ : bit;
SIGNAL \Out_MAX232:PWMUDB:fifo_full\ : bit;
SIGNAL \Out_MAX232:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Out_MAX232:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Out_MAX232:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Out_MAX232:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Out_MAX232:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Out_MAX232:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Out_MAX232:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Out_MAX232:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Out_MAX232:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Out_MAX232:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Out_MAX232:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Out_MAX232:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Out_MAX232:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Out_MAX232:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Out_MAX232:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Out_MAX232:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Out_MAX232:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Out_MAX232:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Out_MAX232:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Out_MAX232:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Out_MAX232:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Out_MAX232:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Out_MAX232:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Out_MAX232:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Out_MAX232:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Out_MAX232:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Out_MAX232:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Out_MAX232:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Out_MAX232:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Out_MAX232:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Out_MAX232:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Out_MAX232:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Out_MAX232:PWMUDB:compare1\ : bit;
SIGNAL \Out_MAX232:PWMUDB:compare2\ : bit;
SIGNAL \Out_MAX232:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \Out_MAX232:PWMUDB:pwm_i\ : bit;
SIGNAL \Out_MAX232:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \Out_MAX232:PWMUDB:pwm1_i\ : bit;
SIGNAL \Out_MAX232:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \Out_MAX232:PWMUDB:pwm2_i\ : bit;
SIGNAL \Out_MAX232:PWMUDB:tc_i_reg\ : bit;
SIGNAL \Out_MAX232:Net_101\ : bit;
SIGNAL \Out_MAX232:Net_96\ : bit;
SIGNAL Net_735 : bit;
SIGNAL Net_415 : bit;
SIGNAL \Out_MAX232:PWMUDB:pwm_temp\ : bit;
SIGNAL \Out_MAX232:PWMUDB:cmp1\ : bit;
SIGNAL \Out_MAX232:PWMUDB:cmp2\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:b_31\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:b_30\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:b_29\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:b_28\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:b_27\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:b_26\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:b_25\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:b_24\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:b_23\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:b_22\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:b_21\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:b_20\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:b_19\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:b_18\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:b_17\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:b_16\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:b_15\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:b_14\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:b_13\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:b_12\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:b_11\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:b_10\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:b_9\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:b_8\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:b_7\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:b_6\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:b_5\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:b_4\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:b_3\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:b_2\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:b_1\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:b_0\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:a_31\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:a_30\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:a_29\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:a_28\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:a_27\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:a_26\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:a_25\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:a_24\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:a_23\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:a_22\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:a_21\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:a_20\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:a_19\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:a_18\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:a_17\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:a_16\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:a_15\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:a_14\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:a_13\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:a_12\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:a_11\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:a_10\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:a_9\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:a_8\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:a_7\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:a_6\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:a_5\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:a_4\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:a_3\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:a_2\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODIN1_1\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODIN1_0\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:b_31\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:b_30\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:b_29\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:b_28\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:b_27\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:b_26\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:b_25\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:b_24\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:b_23\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:b_22\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:b_21\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:b_20\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:b_19\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:b_18\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:b_17\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:b_16\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:b_15\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:b_14\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:b_13\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:b_12\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:b_11\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:b_10\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:b_9\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:b_8\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:b_7\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:b_6\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:b_5\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:b_4\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:b_3\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:b_2\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \Out_MAX232:PWMUDB:add_vi_vv_MODGEN_1_31\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:s_31\ : bit;
SIGNAL \Out_MAX232:PWMUDB:add_vi_vv_MODGEN_1_30\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:s_30\ : bit;
SIGNAL \Out_MAX232:PWMUDB:add_vi_vv_MODGEN_1_29\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:s_29\ : bit;
SIGNAL \Out_MAX232:PWMUDB:add_vi_vv_MODGEN_1_28\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:s_28\ : bit;
SIGNAL \Out_MAX232:PWMUDB:add_vi_vv_MODGEN_1_27\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:s_27\ : bit;
SIGNAL \Out_MAX232:PWMUDB:add_vi_vv_MODGEN_1_26\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:s_26\ : bit;
SIGNAL \Out_MAX232:PWMUDB:add_vi_vv_MODGEN_1_25\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:s_25\ : bit;
SIGNAL \Out_MAX232:PWMUDB:add_vi_vv_MODGEN_1_24\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:s_24\ : bit;
SIGNAL \Out_MAX232:PWMUDB:add_vi_vv_MODGEN_1_23\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:s_23\ : bit;
SIGNAL \Out_MAX232:PWMUDB:add_vi_vv_MODGEN_1_22\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:s_22\ : bit;
SIGNAL \Out_MAX232:PWMUDB:add_vi_vv_MODGEN_1_21\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:s_21\ : bit;
SIGNAL \Out_MAX232:PWMUDB:add_vi_vv_MODGEN_1_20\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:s_20\ : bit;
SIGNAL \Out_MAX232:PWMUDB:add_vi_vv_MODGEN_1_19\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:s_19\ : bit;
SIGNAL \Out_MAX232:PWMUDB:add_vi_vv_MODGEN_1_18\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:s_18\ : bit;
SIGNAL \Out_MAX232:PWMUDB:add_vi_vv_MODGEN_1_17\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:s_17\ : bit;
SIGNAL \Out_MAX232:PWMUDB:add_vi_vv_MODGEN_1_16\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:s_16\ : bit;
SIGNAL \Out_MAX232:PWMUDB:add_vi_vv_MODGEN_1_15\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:s_15\ : bit;
SIGNAL \Out_MAX232:PWMUDB:add_vi_vv_MODGEN_1_14\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:s_14\ : bit;
SIGNAL \Out_MAX232:PWMUDB:add_vi_vv_MODGEN_1_13\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:s_13\ : bit;
SIGNAL \Out_MAX232:PWMUDB:add_vi_vv_MODGEN_1_12\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:s_12\ : bit;
SIGNAL \Out_MAX232:PWMUDB:add_vi_vv_MODGEN_1_11\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:s_11\ : bit;
SIGNAL \Out_MAX232:PWMUDB:add_vi_vv_MODGEN_1_10\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:s_10\ : bit;
SIGNAL \Out_MAX232:PWMUDB:add_vi_vv_MODGEN_1_9\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:s_9\ : bit;
SIGNAL \Out_MAX232:PWMUDB:add_vi_vv_MODGEN_1_8\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:s_8\ : bit;
SIGNAL \Out_MAX232:PWMUDB:add_vi_vv_MODGEN_1_7\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:s_7\ : bit;
SIGNAL \Out_MAX232:PWMUDB:add_vi_vv_MODGEN_1_6\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:s_6\ : bit;
SIGNAL \Out_MAX232:PWMUDB:add_vi_vv_MODGEN_1_5\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:s_5\ : bit;
SIGNAL \Out_MAX232:PWMUDB:add_vi_vv_MODGEN_1_4\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:s_4\ : bit;
SIGNAL \Out_MAX232:PWMUDB:add_vi_vv_MODGEN_1_3\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:s_3\ : bit;
SIGNAL \Out_MAX232:PWMUDB:add_vi_vv_MODGEN_1_2\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:s_2\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_26 : bit;
SIGNAL Net_20 : bit;
SIGNAL \Out_MAX232:Net_55\ : bit;
SIGNAL Net_377 : bit;
SIGNAL \Out_MAX232:Net_113\ : bit;
SIGNAL \Out_MAX232:Net_107\ : bit;
SIGNAL \Out_MAX232:Net_114\ : bit;
SIGNAL tmpOE__TX1_net_0 : bit;
SIGNAL tmpFB_0__TX1_net_0 : bit;
SIGNAL tmpIO_0__TX1_net_0 : bit;
TERMINAL tmpSIOVREF__TX1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__TX1_net_0 : bit;
SIGNAL tmpOE__TX2_net_0 : bit;
SIGNAL tmpFB_0__TX2_net_0 : bit;
SIGNAL tmpIO_0__TX2_net_0 : bit;
TERMINAL tmpSIOVREF__TX2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__TX2_net_0 : bit;
SIGNAL Net_860 : bit;
SIGNAL Net_960 : bit;
SIGNAL tmpOE__RX_net_0 : bit;
SIGNAL tmpFB_0__RX_net_0 : bit;
TERMINAL Net_1055 : bit;
SIGNAL tmpIO_0__RX_net_0 : bit;
TERMINAL tmpSIOVREF__RX_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RX_net_0 : bit;
SIGNAL Net_986 : bit;
SIGNAL tmpOE__Test_Ampli_net_0 : bit;
SIGNAL tmpFB_0__Test_Ampli_net_0 : bit;
TERMINAL Net_542 : bit;
SIGNAL tmpIO_0__Test_Ampli_net_0 : bit;
TERMINAL tmpSIOVREF__Test_Ampli_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Test_Ampli_net_0 : bit;
TERMINAL Net_1062 : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_6\ : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_5\ : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_4\ : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_3\ : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_2\ : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_1\ : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_0\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_6\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_5\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_4\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_3\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_2\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_1\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_0\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_6\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_5\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_4\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_3\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_2\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_1\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_0\ : bit;
TERMINAL \LCD:tmpSIOVREF__LCDPort_net_0\ : bit;
SIGNAL \LCD:tmpINTERRUPT_0__LCDPort_net_0\ : bit;
SIGNAL \Timer_TX:Net_260\ : bit;
SIGNAL Net_1015 : bit;
SIGNAL \Timer_TX:Net_55\ : bit;
SIGNAL Net_1052 : bit;
SIGNAL \Timer_TX:Net_53\ : bit;
SIGNAL \Timer_TX:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Timer_TX:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \Timer_TX:TimerUDB:control_7\ : bit;
SIGNAL \Timer_TX:TimerUDB:control_6\ : bit;
SIGNAL \Timer_TX:TimerUDB:control_5\ : bit;
SIGNAL \Timer_TX:TimerUDB:control_4\ : bit;
SIGNAL \Timer_TX:TimerUDB:control_3\ : bit;
SIGNAL \Timer_TX:TimerUDB:control_2\ : bit;
SIGNAL \Timer_TX:TimerUDB:control_1\ : bit;
SIGNAL \Timer_TX:TimerUDB:control_0\ : bit;
SIGNAL \Timer_TX:TimerUDB:ctrl_enable\ : bit;
SIGNAL \Timer_TX:TimerUDB:ctrl_ten\ : bit;
SIGNAL \Timer_TX:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \Timer_TX:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \Timer_TX:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \Timer_TX:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \Timer_TX:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \Timer_TX:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \Timer_TX:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL \Timer_TX:TimerUDB:capture_last\ : bit;
SIGNAL \Timer_TX:TimerUDB:capt_fifo_load\ : bit;
SIGNAL \Timer_TX:TimerUDB:timer_enable\ : bit;
SIGNAL \Timer_TX:TimerUDB:run_mode\ : bit;
SIGNAL \Timer_TX:TimerUDB:hwEnable\ : bit;
SIGNAL \Timer_TX:TimerUDB:status_tc\ : bit;
SIGNAL \Timer_TX:TimerUDB:trigger_enable\ : bit;
SIGNAL \Timer_TX:TimerUDB:per_zero\ : bit;
SIGNAL \Timer_TX:TimerUDB:tc_i\ : bit;
SIGNAL \Timer_TX:TimerUDB:tc_reg_i\ : bit;
SIGNAL \Timer_TX:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \Timer_TX:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_1019 : bit;
SIGNAL \Timer_TX:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \Timer_TX:TimerUDB:runmode_enable\ : bit;
SIGNAL \Timer_TX:TimerUDB:trig_reg\ : bit;
SIGNAL \Timer_TX:TimerUDB:status_6\ : bit;
SIGNAL \Timer_TX:TimerUDB:status_5\ : bit;
SIGNAL \Timer_TX:TimerUDB:status_4\ : bit;
SIGNAL \Timer_TX:TimerUDB:status_0\ : bit;
SIGNAL \Timer_TX:TimerUDB:status_1\ : bit;
SIGNAL \Timer_TX:TimerUDB:status_2\ : bit;
SIGNAL \Timer_TX:TimerUDB:fifo_full\ : bit;
SIGNAL \Timer_TX:TimerUDB:status_3\ : bit;
SIGNAL \Timer_TX:TimerUDB:fifo_nempty\ : bit;
SIGNAL \Timer_TX:TimerUDB:cs_addr_2\ : bit;
SIGNAL \Timer_TX:TimerUDB:cs_addr_1\ : bit;
SIGNAL \Timer_TX:TimerUDB:cs_addr_0\ : bit;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:nc0\ : bit;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:nc11\ : bit;
SIGNAL \Timer_TX:TimerUDB:nc14\ : bit;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:carry0\ : bit;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:sh_right0\ : bit;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:sh_left0\ : bit;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:msb0\ : bit;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:cmp_eq0_1\ : bit;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:cmp_eq0_0\ : bit;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:cmp_lt0_1\ : bit;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:cmp_lt0_0\ : bit;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:cmp_zero0_1\ : bit;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:cmp_zero0_0\ : bit;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:cmp_ff0_1\ : bit;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:cmp_ff0_0\ : bit;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:cap0_1\ : bit;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:cap0_0\ : bit;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:cfb0\ : bit;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:nc1\ : bit;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:nc10\ : bit;
SIGNAL \Timer_TX:TimerUDB:nc13\ : bit;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:carry1\ : bit;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:sh_right1\ : bit;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:sh_left1\ : bit;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:msb1\ : bit;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:cmp_eq1_1\ : bit;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:cmp_eq1_0\ : bit;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:cmp_lt1_1\ : bit;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:cmp_lt1_0\ : bit;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:cmp_zero1_1\ : bit;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:cmp_zero1_0\ : bit;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:cmp_ff1_1\ : bit;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:cmp_ff1_0\ : bit;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:cap1_1\ : bit;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:cap1_0\ : bit;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:cfb1\ : bit;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:ce0_2\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:ce0_2\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:cl0_2\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:cl0_2\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:nc2\ : bit;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:ff0_2\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:ff0_2\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:ce1_2\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:ce1_2\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:cl1_2\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:cl1_2\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:z1_2\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:z1_2\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:ff1_2\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:co_msb_2\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:cmsb_2\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:so_2\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:so_2\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:nc9\ : bit;
SIGNAL \Timer_TX:TimerUDB:nc12\ : bit;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:f1_bus_stat_2\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:f1_bus_stat_2\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:f1_blk_stat_2\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:f1_blk_stat_2\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:so_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:carry2\ : bit;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:sh_right2\ : bit;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:sh_left2\ : bit;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:msb2\ : bit;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:cmp_eq2_1\ : bit;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:cmp_eq2_0\ : bit;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:cmp_lt2_1\ : bit;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:cmp_lt2_0\ : bit;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:cmp_zero2_1\ : bit;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:cmp_zero2_0\ : bit;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:cmp_ff2_1\ : bit;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:cmp_ff2_0\ : bit;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:cap2_1\ : bit;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:cap2_0\ : bit;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:cfb2\ : bit;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:ce0_3\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:ce0_3\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:cl0_3\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:cl0_3\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:ff0_3\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:ff0_3\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:ce1_3\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:ce1_3\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:cl1_3\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:cl1_3\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:z1_3\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:z1_3\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:ff1_3\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:ff1_3\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:ov_msb_3\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:ov_msb_3\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:co_msb_3\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:co_msb_3\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:cmsb_3\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:cmsb_3\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:so_3\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:so_3\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:f1_bus_stat_3\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:f1_bus_stat_3\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:f1_blk_stat_3\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:f1_blk_stat_3\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:ce0_reg_3\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:ce0_reg_3\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:cl0_reg_3\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:cl0_reg_3\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:z0_reg_3\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:z0_reg_3\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:ff0_reg_3\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:ff0_reg_3\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:ce1_reg_3\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:ce1_reg_3\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:cl1_reg_3\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:cl1_reg_3\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:z1_reg_3\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:z1_reg_3\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:ff1_reg_3\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:ff1_reg_3\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:ov_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:ov_msb_reg_3\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:co_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:co_msb_reg_3\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:cmsb_reg_3\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:cmsb_reg_3\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:so_reg_3\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:so_reg_3\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:f0_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:f0_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:f0_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:f0_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:f1_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:f1_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \Timer_TX:TimerUDB:sT32:timerdp:f1_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \Timer_TX:TimerUDB:sT32:timerdp:f1_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \Timer_TX:Net_102\ : bit;
SIGNAL \Timer_TX:Net_266\ : bit;
SIGNAL cy_tff_1 : bit;
SIGNAL Net_937 : bit;
SIGNAL Net_948 : bit;
SIGNAL \Chronometer:Net_43\ : bit;
SIGNAL Net_946 : bit;
SIGNAL \Chronometer:Net_49\ : bit;
SIGNAL \Chronometer:Net_82\ : bit;
SIGNAL \Chronometer:Net_89\ : bit;
SIGNAL \Chronometer:Net_95\ : bit;
SIGNAL \Chronometer:Net_91\ : bit;
SIGNAL \Chronometer:Net_102\ : bit;
SIGNAL \Chronometer:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Chronometer:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \Chronometer:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \Chronometer:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \Chronometer:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \Chronometer:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \Chronometer:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \Chronometer:CounterUDB:control_7\ : bit;
SIGNAL \Chronometer:CounterUDB:control_6\ : bit;
SIGNAL \Chronometer:CounterUDB:control_5\ : bit;
SIGNAL \Chronometer:CounterUDB:control_4\ : bit;
SIGNAL \Chronometer:CounterUDB:control_3\ : bit;
SIGNAL \Chronometer:CounterUDB:control_2\ : bit;
SIGNAL \Chronometer:CounterUDB:control_1\ : bit;
SIGNAL \Chronometer:CounterUDB:control_0\ : bit;
SIGNAL \Chronometer:CounterUDB:ctrl_enable\ : bit;
SIGNAL \Chronometer:CounterUDB:prevCapture\ : bit;
SIGNAL \Chronometer:CounterUDB:capt_rising\ : bit;
SIGNAL \Chronometer:CounterUDB:capt_falling\ : bit;
SIGNAL \Chronometer:CounterUDB:capt_either_edge\ : bit;
SIGNAL \Chronometer:CounterUDB:hwCapture\ : bit;
SIGNAL \Chronometer:CounterUDB:reload\ : bit;
SIGNAL \Chronometer:CounterUDB:final_enable\ : bit;
SIGNAL \Chronometer:CounterUDB:counter_enable\ : bit;
SIGNAL \Chronometer:CounterUDB:status_0\ : bit;
SIGNAL \Chronometer:CounterUDB:cmp_out_status\ : bit;
SIGNAL \Chronometer:CounterUDB:status_1\ : bit;
SIGNAL \Chronometer:CounterUDB:per_zero\ : bit;
SIGNAL \Chronometer:CounterUDB:status_2\ : bit;
SIGNAL \Chronometer:CounterUDB:overflow_status\ : bit;
SIGNAL \Chronometer:CounterUDB:status_3\ : bit;
SIGNAL \Chronometer:CounterUDB:underflow_status\ : bit;
SIGNAL \Chronometer:CounterUDB:status_4\ : bit;
SIGNAL \Chronometer:CounterUDB:status_5\ : bit;
SIGNAL \Chronometer:CounterUDB:fifo_full\ : bit;
SIGNAL \Chronometer:CounterUDB:status_6\ : bit;
SIGNAL \Chronometer:CounterUDB:fifo_nempty\ : bit;
SIGNAL \Chronometer:CounterUDB:overflow\ : bit;
SIGNAL \Chronometer:CounterUDB:dp_dir\ : bit;
SIGNAL \Chronometer:CounterUDB:per_equal\ : bit;
SIGNAL \Chronometer:CounterUDB:underflow\ : bit;
SIGNAL \Chronometer:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \Chronometer:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \Chronometer:CounterUDB:tc_i\ : bit;
SIGNAL \Chronometer:CounterUDB:tc_reg_i\ : bit;
SIGNAL \Chronometer:CounterUDB:cmp_out_i\ : bit;
SIGNAL \Chronometer:CounterUDB:cmp_equal\ : bit;
SIGNAL \Chronometer:CounterUDB:prevCompare\ : bit;
SIGNAL \Chronometer:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL Net_947 : bit;
SIGNAL \Chronometer:CounterUDB:count_stored_i\ : bit;
SIGNAL \Chronometer:CounterUDB:count_enable\ : bit;
SIGNAL \Chronometer:CounterUDB:reload_tc\ : bit;
SIGNAL \Chronometer:CounterUDB:cs_addr_2\ : bit;
SIGNAL \Chronometer:CounterUDB:cs_addr_1\ : bit;
SIGNAL \Chronometer:CounterUDB:cs_addr_0\ : bit;
SIGNAL \Chronometer:CounterUDB:nc26\ : bit;
SIGNAL \Chronometer:CounterUDB:nc29\ : bit;
SIGNAL \Chronometer:CounterUDB:nc7\ : bit;
SIGNAL \Chronometer:CounterUDB:nc15\ : bit;
SIGNAL \Chronometer:CounterUDB:nc8\ : bit;
SIGNAL \Chronometer:CounterUDB:nc9\ : bit;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Chronometer:CounterUDB:sC32:counterdp:z1_0\:SIGNAL IS 2;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Chronometer:CounterUDB:sC32:counterdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Chronometer:CounterUDB:sC32:counterdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Chronometer:CounterUDB:sC32:counterdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Chronometer:CounterUDB:sC32:counterdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Chronometer:CounterUDB:sC32:counterdp:so_0\:SIGNAL IS 2;
SIGNAL \Chronometer:CounterUDB:nc38\ : bit;
SIGNAL \Chronometer:CounterUDB:nc41\ : bit;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Chronometer:CounterUDB:sC32:counterdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Chronometer:CounterUDB:sC32:counterdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Chronometer:CounterUDB:sC32:counterdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Chronometer:CounterUDB:sC32:counterdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Chronometer:CounterUDB:sC32:counterdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Chronometer:CounterUDB:sC32:counterdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Chronometer:CounterUDB:sC32:counterdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Chronometer:CounterUDB:sC32:counterdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Chronometer:CounterUDB:sC32:counterdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Chronometer:CounterUDB:sC32:counterdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Chronometer:CounterUDB:sC32:counterdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Chronometer:CounterUDB:sC32:counterdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Chronometer:CounterUDB:sC32:counterdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Chronometer:CounterUDB:sC32:counterdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Chronometer:CounterUDB:sC32:counterdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Chronometer:CounterUDB:sC32:counterdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Chronometer:CounterUDB:sC32:counterdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Chronometer:CounterUDB:sC32:counterdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:carry0\ : bit;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:sh_right0\ : bit;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:sh_left0\ : bit;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:msb0\ : bit;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:cmp_eq0_1\ : bit;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:cmp_eq0_0\ : bit;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:cmp_lt0_1\ : bit;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:cmp_lt0_0\ : bit;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:cmp_zero0_1\ : bit;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:cmp_zero0_0\ : bit;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:cmp_ff0_1\ : bit;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:cmp_ff0_0\ : bit;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:cap0_1\ : bit;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:cap0_0\ : bit;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:cfb0\ : bit;
SIGNAL \Chronometer:CounterUDB:nc25\ : bit;
SIGNAL \Chronometer:CounterUDB:nc28\ : bit;
SIGNAL \Chronometer:CounterUDB:nc2\ : bit;
SIGNAL \Chronometer:CounterUDB:nc14\ : bit;
SIGNAL \Chronometer:CounterUDB:nc4\ : bit;
SIGNAL \Chronometer:CounterUDB:nc6\ : bit;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Chronometer:CounterUDB:sC32:counterdp:z1_1\:SIGNAL IS 2;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Chronometer:CounterUDB:sC32:counterdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Chronometer:CounterUDB:sC32:counterdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Chronometer:CounterUDB:sC32:counterdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Chronometer:CounterUDB:sC32:counterdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Chronometer:CounterUDB:sC32:counterdp:so_1\:SIGNAL IS 2;
SIGNAL \Chronometer:CounterUDB:nc37\ : bit;
SIGNAL \Chronometer:CounterUDB:nc40\ : bit;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Chronometer:CounterUDB:sC32:counterdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Chronometer:CounterUDB:sC32:counterdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Chronometer:CounterUDB:sC32:counterdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Chronometer:CounterUDB:sC32:counterdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Chronometer:CounterUDB:sC32:counterdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Chronometer:CounterUDB:sC32:counterdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Chronometer:CounterUDB:sC32:counterdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Chronometer:CounterUDB:sC32:counterdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Chronometer:CounterUDB:sC32:counterdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Chronometer:CounterUDB:sC32:counterdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Chronometer:CounterUDB:sC32:counterdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Chronometer:CounterUDB:sC32:counterdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Chronometer:CounterUDB:sC32:counterdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Chronometer:CounterUDB:sC32:counterdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Chronometer:CounterUDB:sC32:counterdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Chronometer:CounterUDB:sC32:counterdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Chronometer:CounterUDB:sC32:counterdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Chronometer:CounterUDB:sC32:counterdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:carry1\ : bit;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:sh_right1\ : bit;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:sh_left1\ : bit;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:msb1\ : bit;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:cmp_eq1_1\ : bit;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:cmp_eq1_0\ : bit;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:cmp_lt1_1\ : bit;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:cmp_lt1_0\ : bit;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:cmp_zero1_1\ : bit;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:cmp_zero1_0\ : bit;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:cmp_ff1_1\ : bit;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:cmp_ff1_0\ : bit;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:cap1_1\ : bit;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:cap1_0\ : bit;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:cfb1\ : bit;
SIGNAL \Chronometer:CounterUDB:nc24\ : bit;
SIGNAL \Chronometer:CounterUDB:nc27\ : bit;
SIGNAL \Chronometer:CounterUDB:nc1\ : bit;
SIGNAL \Chronometer:CounterUDB:nc13\ : bit;
SIGNAL \Chronometer:CounterUDB:nc3\ : bit;
SIGNAL \Chronometer:CounterUDB:nc5\ : bit;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:z1_2\ : bit;
ATTRIBUTE port_state_att of \Chronometer:CounterUDB:sC32:counterdp:z1_2\:SIGNAL IS 2;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \Chronometer:CounterUDB:sC32:counterdp:ff1_2\:SIGNAL IS 2;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \Chronometer:CounterUDB:sC32:counterdp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \Chronometer:CounterUDB:sC32:counterdp:co_msb_2\:SIGNAL IS 2;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \Chronometer:CounterUDB:sC32:counterdp:cmsb_2\:SIGNAL IS 2;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:so_2\ : bit;
ATTRIBUTE port_state_att of \Chronometer:CounterUDB:sC32:counterdp:so_2\:SIGNAL IS 2;
SIGNAL \Chronometer:CounterUDB:nc36\ : bit;
SIGNAL \Chronometer:CounterUDB:nc39\ : bit;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:f1_bus_stat_2\ : bit;
ATTRIBUTE port_state_att of \Chronometer:CounterUDB:sC32:counterdp:f1_bus_stat_2\:SIGNAL IS 2;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:f1_blk_stat_2\ : bit;
ATTRIBUTE port_state_att of \Chronometer:CounterUDB:sC32:counterdp:f1_blk_stat_2\:SIGNAL IS 2;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Chronometer:CounterUDB:sC32:counterdp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Chronometer:CounterUDB:sC32:counterdp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Chronometer:CounterUDB:sC32:counterdp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Chronometer:CounterUDB:sC32:counterdp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Chronometer:CounterUDB:sC32:counterdp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Chronometer:CounterUDB:sC32:counterdp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Chronometer:CounterUDB:sC32:counterdp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Chronometer:CounterUDB:sC32:counterdp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Chronometer:CounterUDB:sC32:counterdp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Chronometer:CounterUDB:sC32:counterdp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Chronometer:CounterUDB:sC32:counterdp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \Chronometer:CounterUDB:sC32:counterdp:so_reg_2\:SIGNAL IS 2;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Chronometer:CounterUDB:sC32:counterdp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Chronometer:CounterUDB:sC32:counterdp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Chronometer:CounterUDB:sC32:counterdp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Chronometer:CounterUDB:sC32:counterdp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:carry2\ : bit;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:sh_right2\ : bit;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:sh_left2\ : bit;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:msb2\ : bit;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:cmp_eq2_1\ : bit;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:cmp_eq2_0\ : bit;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:cmp_lt2_1\ : bit;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:cmp_lt2_0\ : bit;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:cmp_zero2_1\ : bit;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:cmp_zero2_0\ : bit;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:cmp_ff2_1\ : bit;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:cmp_ff2_0\ : bit;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:cap2_1\ : bit;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:cap2_0\ : bit;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:cfb2\ : bit;
SIGNAL \Chronometer:CounterUDB:nc45\ : bit;
SIGNAL \Chronometer:CounterUDB:per_FF\ : bit;
SIGNAL \Chronometer:CounterUDB:cmp_less\ : bit;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:z1_3\ : bit;
ATTRIBUTE port_state_att of \Chronometer:CounterUDB:sC32:counterdp:z1_3\:SIGNAL IS 2;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:ff1_3\ : bit;
ATTRIBUTE port_state_att of \Chronometer:CounterUDB:sC32:counterdp:ff1_3\:SIGNAL IS 2;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:ov_msb_3\ : bit;
ATTRIBUTE port_state_att of \Chronometer:CounterUDB:sC32:counterdp:ov_msb_3\:SIGNAL IS 2;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:co_msb_3\ : bit;
ATTRIBUTE port_state_att of \Chronometer:CounterUDB:sC32:counterdp:co_msb_3\:SIGNAL IS 2;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:cmsb_3\ : bit;
ATTRIBUTE port_state_att of \Chronometer:CounterUDB:sC32:counterdp:cmsb_3\:SIGNAL IS 2;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:so_3\ : bit;
ATTRIBUTE port_state_att of \Chronometer:CounterUDB:sC32:counterdp:so_3\:SIGNAL IS 2;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:f1_bus_stat_3\ : bit;
ATTRIBUTE port_state_att of \Chronometer:CounterUDB:sC32:counterdp:f1_bus_stat_3\:SIGNAL IS 2;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:f1_blk_stat_3\ : bit;
ATTRIBUTE port_state_att of \Chronometer:CounterUDB:sC32:counterdp:f1_blk_stat_3\:SIGNAL IS 2;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:ce0_reg_3\ : bit;
ATTRIBUTE port_state_att of \Chronometer:CounterUDB:sC32:counterdp:ce0_reg_3\:SIGNAL IS 2;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:cl0_reg_3\ : bit;
ATTRIBUTE port_state_att of \Chronometer:CounterUDB:sC32:counterdp:cl0_reg_3\:SIGNAL IS 2;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:z0_reg_3\ : bit;
ATTRIBUTE port_state_att of \Chronometer:CounterUDB:sC32:counterdp:z0_reg_3\:SIGNAL IS 2;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:ff0_reg_3\ : bit;
ATTRIBUTE port_state_att of \Chronometer:CounterUDB:sC32:counterdp:ff0_reg_3\:SIGNAL IS 2;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:ce1_reg_3\ : bit;
ATTRIBUTE port_state_att of \Chronometer:CounterUDB:sC32:counterdp:ce1_reg_3\:SIGNAL IS 2;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:cl1_reg_3\ : bit;
ATTRIBUTE port_state_att of \Chronometer:CounterUDB:sC32:counterdp:cl1_reg_3\:SIGNAL IS 2;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:z1_reg_3\ : bit;
ATTRIBUTE port_state_att of \Chronometer:CounterUDB:sC32:counterdp:z1_reg_3\:SIGNAL IS 2;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:ff1_reg_3\ : bit;
ATTRIBUTE port_state_att of \Chronometer:CounterUDB:sC32:counterdp:ff1_reg_3\:SIGNAL IS 2;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:ov_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \Chronometer:CounterUDB:sC32:counterdp:ov_msb_reg_3\:SIGNAL IS 2;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:co_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \Chronometer:CounterUDB:sC32:counterdp:co_msb_reg_3\:SIGNAL IS 2;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:cmsb_reg_3\ : bit;
ATTRIBUTE port_state_att of \Chronometer:CounterUDB:sC32:counterdp:cmsb_reg_3\:SIGNAL IS 2;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:so_reg_3\ : bit;
ATTRIBUTE port_state_att of \Chronometer:CounterUDB:sC32:counterdp:so_reg_3\:SIGNAL IS 2;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:f0_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \Chronometer:CounterUDB:sC32:counterdp:f0_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:f0_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \Chronometer:CounterUDB:sC32:counterdp:f0_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:f1_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \Chronometer:CounterUDB:sC32:counterdp:f1_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \Chronometer:CounterUDB:sC32:counterdp:f1_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \Chronometer:CounterUDB:sC32:counterdp:f1_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL Net_885 : bit;
SIGNAL \Counter_Pulses:Net_43\ : bit;
SIGNAL Net_806 : bit;
SIGNAL \Counter_Pulses:Net_49\ : bit;
SIGNAL \Counter_Pulses:Net_82\ : bit;
SIGNAL \Counter_Pulses:Net_89\ : bit;
SIGNAL \Counter_Pulses:Net_95\ : bit;
SIGNAL \Counter_Pulses:Net_91\ : bit;
SIGNAL \Counter_Pulses:Net_102\ : bit;
SIGNAL \Counter_Pulses:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Counter_Pulses:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \Counter_Pulses:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \Counter_Pulses:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \Counter_Pulses:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \Counter_Pulses:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \Counter_Pulses:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \Counter_Pulses:CounterUDB:control_7\ : bit;
SIGNAL \Counter_Pulses:CounterUDB:control_6\ : bit;
SIGNAL \Counter_Pulses:CounterUDB:control_5\ : bit;
SIGNAL \Counter_Pulses:CounterUDB:control_4\ : bit;
SIGNAL \Counter_Pulses:CounterUDB:control_3\ : bit;
SIGNAL \Counter_Pulses:CounterUDB:control_2\ : bit;
SIGNAL \Counter_Pulses:CounterUDB:control_1\ : bit;
SIGNAL \Counter_Pulses:CounterUDB:control_0\ : bit;
SIGNAL \Counter_Pulses:CounterUDB:ctrl_enable\ : bit;
SIGNAL \Counter_Pulses:CounterUDB:prevCapture\ : bit;
SIGNAL \Counter_Pulses:CounterUDB:capt_rising\ : bit;
SIGNAL \Counter_Pulses:CounterUDB:capt_falling\ : bit;
SIGNAL \Counter_Pulses:CounterUDB:capt_either_edge\ : bit;
SIGNAL \Counter_Pulses:CounterUDB:hwCapture\ : bit;
SIGNAL \Counter_Pulses:CounterUDB:reload\ : bit;
SIGNAL Net_883 : bit;
SIGNAL \Counter_Pulses:CounterUDB:reload_tc\ : bit;
SIGNAL \Counter_Pulses:CounterUDB:final_enable\ : bit;
SIGNAL \Counter_Pulses:CounterUDB:counter_enable\ : bit;
SIGNAL \Counter_Pulses:CounterUDB:status_0\ : bit;
SIGNAL \Counter_Pulses:CounterUDB:cmp_out_status\ : bit;
SIGNAL \Counter_Pulses:CounterUDB:status_1\ : bit;
SIGNAL \Counter_Pulses:CounterUDB:per_zero\ : bit;
SIGNAL \Counter_Pulses:CounterUDB:status_2\ : bit;
SIGNAL \Counter_Pulses:CounterUDB:overflow_status\ : bit;
SIGNAL \Counter_Pulses:CounterUDB:status_3\ : bit;
SIGNAL \Counter_Pulses:CounterUDB:underflow_status\ : bit;
SIGNAL \Counter_Pulses:CounterUDB:status_4\ : bit;
SIGNAL \Counter_Pulses:CounterUDB:status_5\ : bit;
SIGNAL \Counter_Pulses:CounterUDB:fifo_full\ : bit;
SIGNAL \Counter_Pulses:CounterUDB:status_6\ : bit;
SIGNAL \Counter_Pulses:CounterUDB:fifo_nempty\ : bit;
SIGNAL \Counter_Pulses:CounterUDB:overflow\ : bit;
SIGNAL \Counter_Pulses:CounterUDB:dp_dir\ : bit;
SIGNAL \Counter_Pulses:CounterUDB:per_equal\ : bit;
SIGNAL \Counter_Pulses:CounterUDB:underflow\ : bit;
SIGNAL \Counter_Pulses:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \Counter_Pulses:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \Counter_Pulses:CounterUDB:tc_i\ : bit;
SIGNAL \Counter_Pulses:CounterUDB:tc_reg_i\ : bit;
SIGNAL \Counter_Pulses:CounterUDB:cmp_out_i\ : bit;
SIGNAL \Counter_Pulses:CounterUDB:cmp_equal\ : bit;
SIGNAL \Counter_Pulses:CounterUDB:prevCompare\ : bit;
SIGNAL \Counter_Pulses:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL Net_884 : bit;
SIGNAL \Counter_Pulses:CounterUDB:count_stored_i\ : bit;
SIGNAL \Counter_Pulses:CounterUDB:count_enable\ : bit;
SIGNAL \Counter_Pulses:CounterUDB:cs_addr_2\ : bit;
SIGNAL \Counter_Pulses:CounterUDB:cs_addr_1\ : bit;
SIGNAL \Counter_Pulses:CounterUDB:cs_addr_0\ : bit;
SIGNAL \Counter_Pulses:CounterUDB:nc42\ : bit;
SIGNAL \Counter_Pulses:CounterUDB:per_FF\ : bit;
SIGNAL \Counter_Pulses:CounterUDB:cmp_less\ : bit;
SIGNAL \Counter_Pulses:CounterUDB:sC8:counterdp:z1\ : bit;
ATTRIBUTE port_state_att of \Counter_Pulses:CounterUDB:sC8:counterdp:z1\:SIGNAL IS 2;
SIGNAL \Counter_Pulses:CounterUDB:sC8:counterdp:ff1\ : bit;
ATTRIBUTE port_state_att of \Counter_Pulses:CounterUDB:sC8:counterdp:ff1\:SIGNAL IS 2;
SIGNAL \Counter_Pulses:CounterUDB:sC8:counterdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \Counter_Pulses:CounterUDB:sC8:counterdp:ov_msb\:SIGNAL IS 2;
SIGNAL \Counter_Pulses:CounterUDB:sC8:counterdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \Counter_Pulses:CounterUDB:sC8:counterdp:co_msb\:SIGNAL IS 2;
SIGNAL \Counter_Pulses:CounterUDB:sC8:counterdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \Counter_Pulses:CounterUDB:sC8:counterdp:cmsb\:SIGNAL IS 2;
SIGNAL \Counter_Pulses:CounterUDB:sC8:counterdp:so\ : bit;
ATTRIBUTE port_state_att of \Counter_Pulses:CounterUDB:sC8:counterdp:so\:SIGNAL IS 2;
SIGNAL \Counter_Pulses:CounterUDB:sC8:counterdp:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \Counter_Pulses:CounterUDB:sC8:counterdp:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \Counter_Pulses:CounterUDB:sC8:counterdp:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \Counter_Pulses:CounterUDB:sC8:counterdp:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \Counter_Pulses:CounterUDB:sC8:counterdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \Counter_Pulses:CounterUDB:sC8:counterdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \Counter_Pulses:CounterUDB:sC8:counterdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \Counter_Pulses:CounterUDB:sC8:counterdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \Counter_Pulses:CounterUDB:sC8:counterdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \Counter_Pulses:CounterUDB:sC8:counterdp:z0_reg\:SIGNAL IS 2;
SIGNAL \Counter_Pulses:CounterUDB:sC8:counterdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \Counter_Pulses:CounterUDB:sC8:counterdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \Counter_Pulses:CounterUDB:sC8:counterdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \Counter_Pulses:CounterUDB:sC8:counterdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \Counter_Pulses:CounterUDB:sC8:counterdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \Counter_Pulses:CounterUDB:sC8:counterdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \Counter_Pulses:CounterUDB:sC8:counterdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \Counter_Pulses:CounterUDB:sC8:counterdp:z1_reg\:SIGNAL IS 2;
SIGNAL \Counter_Pulses:CounterUDB:sC8:counterdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \Counter_Pulses:CounterUDB:sC8:counterdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \Counter_Pulses:CounterUDB:sC8:counterdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Counter_Pulses:CounterUDB:sC8:counterdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \Counter_Pulses:CounterUDB:sC8:counterdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Counter_Pulses:CounterUDB:sC8:counterdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \Counter_Pulses:CounterUDB:sC8:counterdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \Counter_Pulses:CounterUDB:sC8:counterdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \Counter_Pulses:CounterUDB:sC8:counterdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \Counter_Pulses:CounterUDB:sC8:counterdp:so_reg\:SIGNAL IS 2;
SIGNAL \Counter_Pulses:CounterUDB:sC8:counterdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Counter_Pulses:CounterUDB:sC8:counterdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Counter_Pulses:CounterUDB:sC8:counterdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Counter_Pulses:CounterUDB:sC8:counterdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Counter_Pulses:CounterUDB:sC8:counterdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Counter_Pulses:CounterUDB:sC8:counterdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Counter_Pulses:CounterUDB:sC8:counterdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Counter_Pulses:CounterUDB:sC8:counterdp:f1_blk_stat_reg\:SIGNAL IS 2;
TERMINAL Net_697 : bit;
SIGNAL \Comparator:clock\ : bit;
SIGNAL \Comparator:Net_1\ : bit;
SIGNAL Net_549 : bit;
SIGNAL \Comparator:Net_9\ : bit;
SIGNAL \Threshold:Net_83\ : bit;
SIGNAL \Threshold:Net_81\ : bit;
SIGNAL \Threshold:Net_82\ : bit;
TERMINAL \Threshold:Net_77\ : bit;
SIGNAL cy_srff_1 : bit;
TERMINAL \Pre_Ampli:Net_17\ : bit;
SIGNAL \Pre_Ampli:Net_37\ : bit;
SIGNAL \Pre_Ampli:Net_40\ : bit;
SIGNAL \Pre_Ampli:Net_38\ : bit;
SIGNAL \Pre_Ampli:Net_39\ : bit;
SIGNAL \Pre_Ampli:Net_41\ : bit;
TERMINAL \Pre_Ampli:Net_75\ : bit;
SIGNAL cy_srff_2 : bit;
SIGNAL tmpOE__LED3_net_0 : bit;
SIGNAL tmpFB_0__LED3_net_0 : bit;
SIGNAL tmpIO_0__LED3_net_0 : bit;
TERMINAL tmpSIOVREF__LED3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LED3_net_0 : bit;
SIGNAL \XBee:Net_9\ : bit;
SIGNAL \XBee:Net_61\ : bit;
SIGNAL \XBee:BUART:clock_op\ : bit;
SIGNAL \XBee:BUART:reset_reg\ : bit;
SIGNAL \XBee:BUART:tx_hd_send_break\ : bit;
SIGNAL \XBee:BUART:HalfDuplexSend\ : bit;
SIGNAL \XBee:BUART:FinalParityType_1\ : bit;
SIGNAL \XBee:BUART:FinalParityType_0\ : bit;
SIGNAL \XBee:BUART:FinalAddrMode_2\ : bit;
SIGNAL \XBee:BUART:FinalAddrMode_1\ : bit;
SIGNAL \XBee:BUART:FinalAddrMode_0\ : bit;
SIGNAL \XBee:BUART:tx_ctrl_mark\ : bit;
SIGNAL \XBee:BUART:reset_sr\ : bit;
SIGNAL \XBee:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_1074 : bit;
SIGNAL \XBee:BUART:txn\ : bit;
SIGNAL Net_1079 : bit;
SIGNAL Net_1269 : bit;
SIGNAL \XBee:BUART:rx_interrupt_out\ : bit;
SIGNAL \XBee:BUART:rx_addressmatch\ : bit;
SIGNAL \XBee:BUART:rx_addressmatch1\ : bit;
SIGNAL \XBee:BUART:rx_addressmatch2\ : bit;
SIGNAL \XBee:BUART:rx_state_1\ : bit;
SIGNAL \XBee:BUART:rx_state_0\ : bit;
SIGNAL \XBee:BUART:rx_bitclk_enable\ : bit;
SIGNAL \XBee:BUART:rx_postpoll\ : bit;
SIGNAL \XBee:BUART:rx_load_fifo\ : bit;
SIGNAL \XBee:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \XBee:BUART:hd_shift_out\ : bit;
SIGNAL \XBee:BUART:rx_fifonotempty\ : bit;
SIGNAL \XBee:BUART:rx_fifofull\ : bit;
SIGNAL \XBee:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \XBee:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \XBee:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \XBee:BUART:rx_counter_load\ : bit;
SIGNAL \XBee:BUART:rx_state_3\ : bit;
SIGNAL \XBee:BUART:rx_state_2\ : bit;
SIGNAL \XBee:BUART:rx_bitclk_pre\ : bit;
SIGNAL \XBee:BUART:rx_count_2\ : bit;
SIGNAL \XBee:BUART:rx_count_1\ : bit;
SIGNAL \XBee:BUART:rx_count_0\ : bit;
SIGNAL \XBee:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \XBee:BUART:rx_count_6\ : bit;
SIGNAL \XBee:BUART:rx_count_5\ : bit;
SIGNAL \XBee:BUART:rx_count_4\ : bit;
SIGNAL \XBee:BUART:rx_count_3\ : bit;
SIGNAL \XBee:BUART:rx_count7_tc\ : bit;
SIGNAL \XBee:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \XBee:BUART:rx_bitclk\ : bit;
SIGNAL \XBee:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \XBee:BUART:rx_poll_bit1\ : bit;
SIGNAL \XBee:BUART:rx_poll_bit2\ : bit;
SIGNAL \XBee:BUART:pollingrange\ : bit;
SIGNAL \XBee:BUART:pollcount_1\ : bit;
SIGNAL Net_7 : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:add_vv_vv_MODGEN_2_1\ : bit;
SIGNAL \XBee:BUART:pollcount_0\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:add_vv_vv_MODGEN_2_0\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_4\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_1\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODIN2_1\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_0\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODIN2_0\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_1\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_0\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODIN3_1\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODIN3_0\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_1\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODIN4_1\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_0\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODIN4_0\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_1\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_0\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_1\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_0\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_0\ : bit;
SIGNAL \XBee:BUART:rx_status_0\ : bit;
SIGNAL \XBee:BUART:rx_markspace_status\ : bit;
SIGNAL \XBee:BUART:rx_status_1\ : bit;
SIGNAL \XBee:BUART:rx_status_2\ : bit;
SIGNAL \XBee:BUART:rx_parity_error_status\ : bit;
SIGNAL \XBee:BUART:rx_status_3\ : bit;
SIGNAL \XBee:BUART:rx_stop_bit_error\ : bit;
SIGNAL \XBee:BUART:rx_status_4\ : bit;
SIGNAL \XBee:BUART:rx_status_5\ : bit;
SIGNAL \XBee:BUART:rx_status_6\ : bit;
SIGNAL \XBee:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_1075 : bit;
SIGNAL \XBee:BUART:rx_markspace_pre\ : bit;
SIGNAL \XBee:BUART:rx_parity_error_pre\ : bit;
SIGNAL \XBee:BUART:rx_break_status\ : bit;
SIGNAL \XBee:BUART:sRX:cmp_vv_vv_MODGEN_5\ : bit;
SIGNAL \XBee:BUART:rx_address_detected\ : bit;
SIGNAL \XBee:BUART:rx_last\ : bit;
SIGNAL \XBee:BUART:rx_parity_bit\ : bit;
SIGNAL \XBee:BUART:sRX:cmp_vv_vv_MODGEN_6\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_5:g2:a0:newa_6\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_5:g2:a0:newa_5\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_5:g2:a0:newa_4\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_5:g2:a0:newa_3\ : bit;
SIGNAL \XBee:BUART:sRX:MODIN5_6\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_5:g2:a0:newa_2\ : bit;
SIGNAL \XBee:BUART:sRX:MODIN5_5\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_5:g2:a0:newa_1\ : bit;
SIGNAL \XBee:BUART:sRX:MODIN5_4\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_5:g2:a0:newa_0\ : bit;
SIGNAL \XBee:BUART:sRX:MODIN5_3\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_5:g2:a0:newb_6\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_5:g2:a0:newb_5\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_5:g2:a0:newb_4\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_5:g2:a0:newb_3\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_5:g2:a0:newb_2\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_5:g2:a0:newb_1\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_5:g2:a0:newb_0\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_5:g2:a0:dataa_6\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_5:g2:a0:dataa_5\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_5:g2:a0:dataa_4\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_5:g2:a0:dataa_3\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_5:g2:a0:dataa_2\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_5:g2:a0:dataa_1\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_5:g2:a0:dataa_0\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_5:g2:a0:datab_6\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_5:g2:a0:datab_5\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_5:g2:a0:datab_4\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_5:g2:a0:datab_3\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_5:g2:a0:datab_2\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_5:g2:a0:datab_1\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_5:g2:a0:datab_0\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_5:g2:a0:lta_6\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_5:g2:a0:gta_6\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_5:g2:a0:lta_5\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_5:g2:a0:gta_5\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_5:g2:a0:lta_4\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_5:g2:a0:gta_4\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_5:g2:a0:lta_3\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_5:g2:a0:gta_3\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_5:g2:a0:lta_2\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_5:g2:a0:gta_2\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_5:g2:a0:lta_1\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_5:g2:a0:gta_1\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_5:g2:a0:lta_0\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_5:g2:a0:gta_0\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_6:g1:a0:newa_0\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_6:g1:a0:newb_0\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_6:g1:a0:dataa_0\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_6:g1:a0:datab_0\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_6:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_6:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_6:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_6:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_6:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_6:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_6:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_6:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_6:g1:a0:xeq\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_6:g1:a0:xneq\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_6:g1:a0:xlt\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_6:g1:a0:xlte\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_6:g1:a0:xgt\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_6:g1:a0:xgte\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_6:lt\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sRX:MODULE_6:lt\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sRX:MODULE_6:eq\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sRX:MODULE_6:eq\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sRX:MODULE_6:gt\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sRX:MODULE_6:gt\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sRX:MODULE_6:gte\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sRX:MODULE_6:gte\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sRX:MODULE_6:lte\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sRX:MODULE_6:lte\:SIGNAL IS 2;
SIGNAL tmpOE__Instruction_net_0 : bit;
SIGNAL tmpIO_0__Instruction_net_0 : bit;
TERMINAL tmpSIOVREF__Instruction_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Instruction_net_0 : bit;
SIGNAL \Rotation_Register:clk\ : bit;
SIGNAL \Rotation_Register:rst\ : bit;
SIGNAL Net_1088 : bit;
SIGNAL \Rotation_Register:control_out_0\ : bit;
SIGNAL Net_1085 : bit;
SIGNAL \Rotation_Register:control_out_1\ : bit;
SIGNAL Net_1086 : bit;
SIGNAL \Rotation_Register:control_out_2\ : bit;
SIGNAL Net_1087 : bit;
SIGNAL \Rotation_Register:control_out_3\ : bit;
SIGNAL Net_1089 : bit;
SIGNAL \Rotation_Register:control_out_4\ : bit;
SIGNAL Net_1090 : bit;
SIGNAL \Rotation_Register:control_out_5\ : bit;
SIGNAL Net_1091 : bit;
SIGNAL \Rotation_Register:control_out_6\ : bit;
SIGNAL Net_1092 : bit;
SIGNAL \Rotation_Register:control_out_7\ : bit;
SIGNAL \Rotation_Register:control_7\ : bit;
SIGNAL \Rotation_Register:control_6\ : bit;
SIGNAL \Rotation_Register:control_5\ : bit;
SIGNAL \Rotation_Register:control_4\ : bit;
SIGNAL \Rotation_Register:control_3\ : bit;
SIGNAL \Rotation_Register:control_2\ : bit;
SIGNAL \Rotation_Register:control_1\ : bit;
SIGNAL \Rotation_Register:control_0\ : bit;
SIGNAL \PWM_Front:PWMUDB:km_run\ : bit;
SIGNAL \PWM_Front:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_412 : bit;
SIGNAL \PWM_Front:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM_Front:PWMUDB:control_7\ : bit;
SIGNAL \PWM_Front:PWMUDB:control_6\ : bit;
SIGNAL \PWM_Front:PWMUDB:control_5\ : bit;
SIGNAL \PWM_Front:PWMUDB:control_4\ : bit;
SIGNAL \PWM_Front:PWMUDB:control_3\ : bit;
SIGNAL \PWM_Front:PWMUDB:control_2\ : bit;
SIGNAL \PWM_Front:PWMUDB:control_1\ : bit;
SIGNAL \PWM_Front:PWMUDB:control_0\ : bit;
SIGNAL \PWM_Front:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_Front:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_Front:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_Front:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_Front:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_Front:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_Front:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_Front:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_Front:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_Front:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_Front:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_Front:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_Front:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_Front:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_Front:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_Front:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_Front:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_Front:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL Net_425 : bit;
SIGNAL \PWM_Front:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_Front:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_Front:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_Front:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_Front:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_Front:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_Front:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_Front:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_Front:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_Front:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_Front:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_Front:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_Front:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_Front:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_Front:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_Front:PWMUDB:add_vi_vv_MODGEN_7_1\ : bit;
SIGNAL \PWM_Front:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_Front:PWMUDB:add_vi_vv_MODGEN_7_0\ : bit;
SIGNAL \PWM_Front:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_Front:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_Front:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_Front:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_Front:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_Front:PWMUDB:status_6\ : bit;
SIGNAL \PWM_Front:PWMUDB:status_5\ : bit;
SIGNAL \PWM_Front:PWMUDB:status_4\ : bit;
SIGNAL \PWM_Front:PWMUDB:status_3\ : bit;
SIGNAL \PWM_Front:PWMUDB:status_2\ : bit;
SIGNAL \PWM_Front:PWMUDB:status_1\ : bit;
SIGNAL \PWM_Front:PWMUDB:status_0\ : bit;
SIGNAL \PWM_Front:Net_55\ : bit;
SIGNAL \PWM_Front:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWM_Front:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_Front:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWM_Front:PWMUDB:prevCompare2\ : bit;
SIGNAL \PWM_Front:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_Front:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWM_Front:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWM_Front:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWM_Front:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWM_Front:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWM_Front:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWM_Front:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWM_Front:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWM_Front:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWM_Front:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWM_Front:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_Front:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_Front:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_Front:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_Front:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_Front:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_Front:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_Front:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \PWM_Front:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \PWM_Front:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_Front:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_Front:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \PWM_Front:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \PWM_Front:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \PWM_Front:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \PWM_Front:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \PWM_Front:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \PWM_Front:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \PWM_Front:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \PWM_Front:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \PWM_Front:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \PWM_Front:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \PWM_Front:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \PWM_Front:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \PWM_Front:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \PWM_Front:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \PWM_Front:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \PWM_Front:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_Front:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_Front:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \PWM_Front:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_Front:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \PWM_Front:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_Front:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \PWM_Front:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_Front:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \PWM_Front:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_Front:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \PWM_Front:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_Front:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \PWM_Front:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_Front:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \PWM_Front:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_Front:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \PWM_Front:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_Front:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \PWM_Front:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_Front:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \PWM_Front:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_Front:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \PWM_Front:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_Front:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \PWM_Front:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_Front:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_Front:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_Front:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_Front:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_Front:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_Front:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_Front:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_Front:PWMUDB:compare1\ : bit;
SIGNAL \PWM_Front:PWMUDB:compare2\ : bit;
SIGNAL \PWM_Front:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWM_Front:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_Front:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWM_Front:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_Front:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWM_Front:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_Front:PWMUDB:tc_i_reg\ : bit;
SIGNAL \PWM_Front:Net_101\ : bit;
SIGNAL \PWM_Front:Net_96\ : bit;
SIGNAL Net_463 : bit;
SIGNAL Net_475 : bit;
SIGNAL \PWM_Front:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:b_31\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:b_30\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:b_29\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:b_28\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:b_27\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:b_26\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:b_25\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:b_24\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:b_23\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:b_22\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:b_21\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:b_20\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:b_19\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:b_18\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:b_17\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:b_16\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:b_15\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:b_14\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:b_13\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:b_12\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:b_11\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:b_10\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:b_9\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:b_8\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:b_7\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:b_6\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:b_5\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:b_4\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:b_3\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:b_2\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:b_1\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:b_0\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:a_31\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:a_30\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:a_29\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:a_28\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:a_27\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:a_26\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:a_25\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:a_24\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:a_23\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:a_22\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:a_21\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:a_20\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:a_19\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:a_18\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:a_17\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:a_16\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:a_15\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:a_14\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:a_13\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:a_12\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:a_11\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:a_10\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:a_9\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:a_8\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:a_7\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:a_6\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:a_5\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:a_4\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:a_3\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:a_2\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:a_1\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODIN6_1\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:a_0\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODIN6_0\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:b_31\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:b_30\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:b_29\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:b_28\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:b_27\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:b_26\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:b_25\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:b_24\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:b_23\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:b_22\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:b_21\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:b_20\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:b_19\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:b_18\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:b_17\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:b_16\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:b_15\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:b_14\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:b_13\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:b_12\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:b_11\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:b_10\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:b_9\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:b_8\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:b_7\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:b_6\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:b_5\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:b_4\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:b_3\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:b_2\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:b_1\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:b_0\ : bit;
SIGNAL \PWM_Front:PWMUDB:add_vi_vv_MODGEN_7_31\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:s_31\ : bit;
SIGNAL \PWM_Front:PWMUDB:add_vi_vv_MODGEN_7_30\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:s_30\ : bit;
SIGNAL \PWM_Front:PWMUDB:add_vi_vv_MODGEN_7_29\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:s_29\ : bit;
SIGNAL \PWM_Front:PWMUDB:add_vi_vv_MODGEN_7_28\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:s_28\ : bit;
SIGNAL \PWM_Front:PWMUDB:add_vi_vv_MODGEN_7_27\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:s_27\ : bit;
SIGNAL \PWM_Front:PWMUDB:add_vi_vv_MODGEN_7_26\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:s_26\ : bit;
SIGNAL \PWM_Front:PWMUDB:add_vi_vv_MODGEN_7_25\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:s_25\ : bit;
SIGNAL \PWM_Front:PWMUDB:add_vi_vv_MODGEN_7_24\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:s_24\ : bit;
SIGNAL \PWM_Front:PWMUDB:add_vi_vv_MODGEN_7_23\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:s_23\ : bit;
SIGNAL \PWM_Front:PWMUDB:add_vi_vv_MODGEN_7_22\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:s_22\ : bit;
SIGNAL \PWM_Front:PWMUDB:add_vi_vv_MODGEN_7_21\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:s_21\ : bit;
SIGNAL \PWM_Front:PWMUDB:add_vi_vv_MODGEN_7_20\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:s_20\ : bit;
SIGNAL \PWM_Front:PWMUDB:add_vi_vv_MODGEN_7_19\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:s_19\ : bit;
SIGNAL \PWM_Front:PWMUDB:add_vi_vv_MODGEN_7_18\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:s_18\ : bit;
SIGNAL \PWM_Front:PWMUDB:add_vi_vv_MODGEN_7_17\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:s_17\ : bit;
SIGNAL \PWM_Front:PWMUDB:add_vi_vv_MODGEN_7_16\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:s_16\ : bit;
SIGNAL \PWM_Front:PWMUDB:add_vi_vv_MODGEN_7_15\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:s_15\ : bit;
SIGNAL \PWM_Front:PWMUDB:add_vi_vv_MODGEN_7_14\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:s_14\ : bit;
SIGNAL \PWM_Front:PWMUDB:add_vi_vv_MODGEN_7_13\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:s_13\ : bit;
SIGNAL \PWM_Front:PWMUDB:add_vi_vv_MODGEN_7_12\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:s_12\ : bit;
SIGNAL \PWM_Front:PWMUDB:add_vi_vv_MODGEN_7_11\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:s_11\ : bit;
SIGNAL \PWM_Front:PWMUDB:add_vi_vv_MODGEN_7_10\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:s_10\ : bit;
SIGNAL \PWM_Front:PWMUDB:add_vi_vv_MODGEN_7_9\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:s_9\ : bit;
SIGNAL \PWM_Front:PWMUDB:add_vi_vv_MODGEN_7_8\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:s_8\ : bit;
SIGNAL \PWM_Front:PWMUDB:add_vi_vv_MODGEN_7_7\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:s_7\ : bit;
SIGNAL \PWM_Front:PWMUDB:add_vi_vv_MODGEN_7_6\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:s_6\ : bit;
SIGNAL \PWM_Front:PWMUDB:add_vi_vv_MODGEN_7_5\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:s_5\ : bit;
SIGNAL \PWM_Front:PWMUDB:add_vi_vv_MODGEN_7_4\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:s_4\ : bit;
SIGNAL \PWM_Front:PWMUDB:add_vi_vv_MODGEN_7_3\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:s_3\ : bit;
SIGNAL \PWM_Front:PWMUDB:add_vi_vv_MODGEN_7_2\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:s_2\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:s_1\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:s_0\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_1246 : bit;
SIGNAL Net_1240 : bit;
SIGNAL Net_1239 : bit;
SIGNAL \PWM_Front:Net_113\ : bit;
SIGNAL \PWM_Front:Net_107\ : bit;
SIGNAL \PWM_Front:Net_114\ : bit;
SIGNAL tmpOE__InhB_Front_Right_net_0 : bit;
SIGNAL tmpFB_0__InhB_Front_Right_net_0 : bit;
SIGNAL tmpIO_0__InhB_Front_Right_net_0 : bit;
TERMINAL tmpSIOVREF__InhB_Front_Right_net_0 : bit;
SIGNAL tmpINTERRUPT_0__InhB_Front_Right_net_0 : bit;
SIGNAL tmpOE__InhA_Front_Right_net_0 : bit;
SIGNAL tmpFB_0__InhA_Front_Right_net_0 : bit;
SIGNAL tmpIO_0__InhA_Front_Right_net_0 : bit;
TERMINAL tmpSIOVREF__InhA_Front_Right_net_0 : bit;
SIGNAL tmpINTERRUPT_0__InhA_Front_Right_net_0 : bit;
SIGNAL tmpOE__InhB_Back_Right_net_0 : bit;
SIGNAL tmpFB_0__InhB_Back_Right_net_0 : bit;
SIGNAL tmpIO_0__InhB_Back_Right_net_0 : bit;
TERMINAL tmpSIOVREF__InhB_Back_Right_net_0 : bit;
SIGNAL tmpINTERRUPT_0__InhB_Back_Right_net_0 : bit;
SIGNAL tmpOE__InhA_Back_Right_net_0 : bit;
SIGNAL tmpFB_0__InhA_Back_Right_net_0 : bit;
SIGNAL tmpIO_0__InhA_Back_Right_net_0 : bit;
TERMINAL tmpSIOVREF__InhA_Back_Right_net_0 : bit;
SIGNAL tmpINTERRUPT_0__InhA_Back_Right_net_0 : bit;
SIGNAL tmpOE__InhA_Back_Left_net_0 : bit;
SIGNAL tmpFB_0__InhA_Back_Left_net_0 : bit;
SIGNAL tmpIO_0__InhA_Back_Left_net_0 : bit;
TERMINAL tmpSIOVREF__InhA_Back_Left_net_0 : bit;
SIGNAL tmpINTERRUPT_0__InhA_Back_Left_net_0 : bit;
SIGNAL tmpOE__InhB_Back_Left_net_0 : bit;
SIGNAL tmpFB_0__InhB_Back_Left_net_0 : bit;
SIGNAL tmpIO_0__InhB_Back_Left_net_0 : bit;
TERMINAL tmpSIOVREF__InhB_Back_Left_net_0 : bit;
SIGNAL tmpINTERRUPT_0__InhB_Back_Left_net_0 : bit;
SIGNAL tmpOE__InhB_Front_Left_net_0 : bit;
SIGNAL tmpFB_0__InhB_Front_Left_net_0 : bit;
SIGNAL tmpIO_0__InhB_Front_Left_net_0 : bit;
TERMINAL tmpSIOVREF__InhB_Front_Left_net_0 : bit;
SIGNAL tmpINTERRUPT_0__InhB_Front_Left_net_0 : bit;
SIGNAL tmpOE__InhA_Front_Left_net_0 : bit;
SIGNAL tmpFB_0__InhA_Front_Left_net_0 : bit;
SIGNAL tmpIO_0__InhA_Front_Left_net_0 : bit;
TERMINAL tmpSIOVREF__InhA_Front_Left_net_0 : bit;
SIGNAL tmpINTERRUPT_0__InhA_Front_Left_net_0 : bit;
SIGNAL tmpOE__PWM_Front_Left_net_0 : bit;
SIGNAL tmpFB_0__PWM_Front_Left_net_0 : bit;
SIGNAL tmpIO_0__PWM_Front_Left_net_0 : bit;
TERMINAL tmpSIOVREF__PWM_Front_Left_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PWM_Front_Left_net_0 : bit;
SIGNAL tmpOE__PWM_Front_Right_net_0 : bit;
SIGNAL tmpFB_0__PWM_Front_Right_net_0 : bit;
SIGNAL tmpIO_0__PWM_Front_Right_net_0 : bit;
TERMINAL tmpSIOVREF__PWM_Front_Right_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PWM_Front_Right_net_0 : bit;
SIGNAL \PWM_Back:PWMUDB:km_run\ : bit;
SIGNAL \PWM_Back:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_867 : bit;
SIGNAL \PWM_Back:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM_Back:PWMUDB:control_7\ : bit;
SIGNAL \PWM_Back:PWMUDB:control_6\ : bit;
SIGNAL \PWM_Back:PWMUDB:control_5\ : bit;
SIGNAL \PWM_Back:PWMUDB:control_4\ : bit;
SIGNAL \PWM_Back:PWMUDB:control_3\ : bit;
SIGNAL \PWM_Back:PWMUDB:control_2\ : bit;
SIGNAL \PWM_Back:PWMUDB:control_1\ : bit;
SIGNAL \PWM_Back:PWMUDB:control_0\ : bit;
SIGNAL \PWM_Back:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_Back:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_Back:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_Back:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_Back:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_Back:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_Back:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_Back:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_Back:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_Back:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_Back:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_Back:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_Back:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_Back:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_Back:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_Back:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_Back:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_Back:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL Net_866 : bit;
SIGNAL \PWM_Back:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_Back:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_Back:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_Back:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_Back:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_Back:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_Back:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_Back:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_Back:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_Back:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_Back:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_Back:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_Back:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_Back:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_Back:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_Back:PWMUDB:add_vi_vv_MODGEN_8_1\ : bit;
SIGNAL \PWM_Back:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_Back:PWMUDB:add_vi_vv_MODGEN_8_0\ : bit;
SIGNAL \PWM_Back:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_Back:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_Back:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_Back:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_Back:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_Back:PWMUDB:status_6\ : bit;
SIGNAL \PWM_Back:PWMUDB:status_5\ : bit;
SIGNAL \PWM_Back:PWMUDB:status_4\ : bit;
SIGNAL \PWM_Back:PWMUDB:status_3\ : bit;
SIGNAL \PWM_Back:PWMUDB:status_2\ : bit;
SIGNAL \PWM_Back:PWMUDB:status_1\ : bit;
SIGNAL \PWM_Back:PWMUDB:status_0\ : bit;
SIGNAL \PWM_Back:Net_55\ : bit;
SIGNAL \PWM_Back:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWM_Back:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_Back:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWM_Back:PWMUDB:prevCompare2\ : bit;
SIGNAL \PWM_Back:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_Back:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWM_Back:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWM_Back:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWM_Back:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWM_Back:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWM_Back:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWM_Back:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWM_Back:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWM_Back:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWM_Back:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWM_Back:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_Back:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_Back:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_Back:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_Back:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_Back:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_Back:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_Back:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \PWM_Back:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \PWM_Back:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_Back:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_Back:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \PWM_Back:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \PWM_Back:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \PWM_Back:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \PWM_Back:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \PWM_Back:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \PWM_Back:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \PWM_Back:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \PWM_Back:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \PWM_Back:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \PWM_Back:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \PWM_Back:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \PWM_Back:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \PWM_Back:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \PWM_Back:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \PWM_Back:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \PWM_Back:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_Back:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_Back:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \PWM_Back:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_Back:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \PWM_Back:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_Back:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \PWM_Back:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_Back:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \PWM_Back:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_Back:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \PWM_Back:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_Back:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \PWM_Back:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_Back:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \PWM_Back:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_Back:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \PWM_Back:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_Back:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \PWM_Back:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_Back:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \PWM_Back:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_Back:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \PWM_Back:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_Back:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \PWM_Back:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_Back:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_Back:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_Back:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_Back:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_Back:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_Back:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_Back:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_Back:PWMUDB:compare1\ : bit;
SIGNAL \PWM_Back:PWMUDB:compare2\ : bit;
SIGNAL \PWM_Back:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWM_Back:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_Back:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWM_Back:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_Back:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWM_Back:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_Back:PWMUDB:tc_i_reg\ : bit;
SIGNAL \PWM_Back:Net_101\ : bit;
SIGNAL \PWM_Back:Net_96\ : bit;
SIGNAL Net_869 : bit;
SIGNAL Net_870 : bit;
SIGNAL \PWM_Back:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:b_31\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:b_30\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:b_29\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:b_28\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:b_27\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:b_26\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:b_25\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:b_24\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:b_23\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:b_22\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:b_21\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:b_20\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:b_19\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:b_18\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:b_17\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:b_16\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:b_15\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:b_14\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:b_13\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:b_12\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:b_11\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:b_10\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:b_9\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:b_8\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:b_7\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:b_6\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:b_5\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:b_4\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:b_3\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:b_2\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:b_1\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:b_0\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:a_31\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:a_30\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:a_29\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:a_28\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:a_27\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:a_26\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:a_25\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:a_24\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:a_23\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:a_22\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:a_21\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:a_20\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:a_19\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:a_18\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:a_17\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:a_16\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:a_15\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:a_14\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:a_13\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:a_12\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:a_11\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:a_10\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:a_9\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:a_8\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:a_7\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:a_6\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:a_5\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:a_4\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:a_3\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:a_2\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:a_1\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODIN7_1\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:a_0\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODIN7_0\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:b_31\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:b_30\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:b_29\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:b_28\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:b_27\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:b_26\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:b_25\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:b_24\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:b_23\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:b_22\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:b_21\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:b_20\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:b_19\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:b_18\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:b_17\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:b_16\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:b_15\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:b_14\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:b_13\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:b_12\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:b_11\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:b_10\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:b_9\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:b_8\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:b_7\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:b_6\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:b_5\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:b_4\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:b_3\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:b_2\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:b_1\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:b_0\ : bit;
SIGNAL \PWM_Back:PWMUDB:add_vi_vv_MODGEN_8_31\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:s_31\ : bit;
SIGNAL \PWM_Back:PWMUDB:add_vi_vv_MODGEN_8_30\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:s_30\ : bit;
SIGNAL \PWM_Back:PWMUDB:add_vi_vv_MODGEN_8_29\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:s_29\ : bit;
SIGNAL \PWM_Back:PWMUDB:add_vi_vv_MODGEN_8_28\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:s_28\ : bit;
SIGNAL \PWM_Back:PWMUDB:add_vi_vv_MODGEN_8_27\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:s_27\ : bit;
SIGNAL \PWM_Back:PWMUDB:add_vi_vv_MODGEN_8_26\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:s_26\ : bit;
SIGNAL \PWM_Back:PWMUDB:add_vi_vv_MODGEN_8_25\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:s_25\ : bit;
SIGNAL \PWM_Back:PWMUDB:add_vi_vv_MODGEN_8_24\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:s_24\ : bit;
SIGNAL \PWM_Back:PWMUDB:add_vi_vv_MODGEN_8_23\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:s_23\ : bit;
SIGNAL \PWM_Back:PWMUDB:add_vi_vv_MODGEN_8_22\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:s_22\ : bit;
SIGNAL \PWM_Back:PWMUDB:add_vi_vv_MODGEN_8_21\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:s_21\ : bit;
SIGNAL \PWM_Back:PWMUDB:add_vi_vv_MODGEN_8_20\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:s_20\ : bit;
SIGNAL \PWM_Back:PWMUDB:add_vi_vv_MODGEN_8_19\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:s_19\ : bit;
SIGNAL \PWM_Back:PWMUDB:add_vi_vv_MODGEN_8_18\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:s_18\ : bit;
SIGNAL \PWM_Back:PWMUDB:add_vi_vv_MODGEN_8_17\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:s_17\ : bit;
SIGNAL \PWM_Back:PWMUDB:add_vi_vv_MODGEN_8_16\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:s_16\ : bit;
SIGNAL \PWM_Back:PWMUDB:add_vi_vv_MODGEN_8_15\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:s_15\ : bit;
SIGNAL \PWM_Back:PWMUDB:add_vi_vv_MODGEN_8_14\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:s_14\ : bit;
SIGNAL \PWM_Back:PWMUDB:add_vi_vv_MODGEN_8_13\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:s_13\ : bit;
SIGNAL \PWM_Back:PWMUDB:add_vi_vv_MODGEN_8_12\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:s_12\ : bit;
SIGNAL \PWM_Back:PWMUDB:add_vi_vv_MODGEN_8_11\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:s_11\ : bit;
SIGNAL \PWM_Back:PWMUDB:add_vi_vv_MODGEN_8_10\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:s_10\ : bit;
SIGNAL \PWM_Back:PWMUDB:add_vi_vv_MODGEN_8_9\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:s_9\ : bit;
SIGNAL \PWM_Back:PWMUDB:add_vi_vv_MODGEN_8_8\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:s_8\ : bit;
SIGNAL \PWM_Back:PWMUDB:add_vi_vv_MODGEN_8_7\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:s_7\ : bit;
SIGNAL \PWM_Back:PWMUDB:add_vi_vv_MODGEN_8_6\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:s_6\ : bit;
SIGNAL \PWM_Back:PWMUDB:add_vi_vv_MODGEN_8_5\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:s_5\ : bit;
SIGNAL \PWM_Back:PWMUDB:add_vi_vv_MODGEN_8_4\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:s_4\ : bit;
SIGNAL \PWM_Back:PWMUDB:add_vi_vv_MODGEN_8_3\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:s_3\ : bit;
SIGNAL \PWM_Back:PWMUDB:add_vi_vv_MODGEN_8_2\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:s_2\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:s_1\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:s_0\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_1266 : bit;
SIGNAL Net_1260 : bit;
SIGNAL Net_1259 : bit;
SIGNAL \PWM_Back:Net_113\ : bit;
SIGNAL \PWM_Back:Net_107\ : bit;
SIGNAL \PWM_Back:Net_114\ : bit;
SIGNAL tmpOE__PWM_Back_Left_net_0 : bit;
SIGNAL tmpFB_0__PWM_Back_Left_net_0 : bit;
SIGNAL tmpIO_0__PWM_Back_Left_net_0 : bit;
TERMINAL tmpSIOVREF__PWM_Back_Left_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PWM_Back_Left_net_0 : bit;
SIGNAL tmpOE__PWM_Back_Right_net_0 : bit;
SIGNAL tmpFB_0__PWM_Back_Right_net_0 : bit;
SIGNAL tmpIO_0__PWM_Back_Right_net_0 : bit;
TERMINAL tmpSIOVREF__PWM_Back_Right_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PWM_Back_Right_net_0 : bit;
SIGNAL \Out_MAX232:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \Out_MAX232:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \Out_MAX232:PWMUDB:trig_last\\D\ : bit;
SIGNAL \Out_MAX232:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \Out_MAX232:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \Out_MAX232:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \Out_MAX232:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \Out_MAX232:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \Out_MAX232:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \Out_MAX232:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \Out_MAX232:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \Out_MAX232:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \Timer_TX:TimerUDB:capture_last\\D\ : bit;
SIGNAL \Timer_TX:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \Timer_TX:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \Timer_TX:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL cy_tff_1D : bit;
SIGNAL \Chronometer:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \Chronometer:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \Chronometer:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \Chronometer:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \Chronometer:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \Chronometer:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \Chronometer:CounterUDB:count_stored_i\\D\ : bit;
SIGNAL \Counter_Pulses:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \Counter_Pulses:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \Counter_Pulses:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \Counter_Pulses:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \Counter_Pulses:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \Counter_Pulses:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \Counter_Pulses:CounterUDB:count_stored_i\\D\ : bit;
SIGNAL cy_srff_1D : bit;
SIGNAL cy_srff_2D : bit;
SIGNAL \XBee:BUART:reset_reg\\D\ : bit;
SIGNAL \XBee:BUART:rx_state_1\\D\ : bit;
SIGNAL \XBee:BUART:rx_state_0\\D\ : bit;
SIGNAL \XBee:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \XBee:BUART:rx_state_3\\D\ : bit;
SIGNAL \XBee:BUART:rx_state_2\\D\ : bit;
SIGNAL \XBee:BUART:rx_bitclk\\D\ : bit;
SIGNAL \XBee:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \XBee:BUART:pollcount_1\\D\ : bit;
SIGNAL \XBee:BUART:pollcount_0\\D\ : bit;
SIGNAL \XBee:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \XBee:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \XBee:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \XBee:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \XBee:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \XBee:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \XBee:BUART:rx_break_status\\D\ : bit;
SIGNAL \XBee:BUART:rx_address_detected\\D\ : bit;
SIGNAL \XBee:BUART:rx_last\\D\ : bit;
SIGNAL \XBee:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \PWM_Front:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_Front:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_Front:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_Front:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_Front:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_Front:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_Front:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_Front:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_Front:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \PWM_Front:PWMUDB:prevCompare2\\D\ : bit;
SIGNAL \PWM_Front:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWM_Front:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWM_Front:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWM_Front:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWM_Front:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWM_Front:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWM_Front:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \PWM_Back:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_Back:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_Back:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_Back:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_Back:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_Back:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_Back:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_Back:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_Back:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \PWM_Back:PWMUDB:prevCompare2\\D\ : bit;
SIGNAL \PWM_Back:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWM_Back:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWM_Back:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWM_Back:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWM_Back:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWM_Back:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWM_Back:PWMUDB:tc_i_reg\\D\ : bit;
BEGIN

one <=  ('1') ;

\Out_MAX232:PWMUDB:sc_kill_tmp\\D\ <= (not \Out_MAX232:PWMUDB:tc_i\);

\Out_MAX232:PWMUDB:dith_count_1\\D\ <= ((not \Out_MAX232:PWMUDB:dith_count_1\ and \Out_MAX232:PWMUDB:tc_i\ and \Out_MAX232:PWMUDB:dith_count_0\)
	OR (not \Out_MAX232:PWMUDB:dith_count_0\ and \Out_MAX232:PWMUDB:dith_count_1\)
	OR (not \Out_MAX232:PWMUDB:tc_i\ and \Out_MAX232:PWMUDB:dith_count_1\));

\Out_MAX232:PWMUDB:dith_count_0\\D\ <= ((not \Out_MAX232:PWMUDB:dith_count_0\ and \Out_MAX232:PWMUDB:tc_i\)
	OR (not \Out_MAX232:PWMUDB:tc_i\ and \Out_MAX232:PWMUDB:dith_count_0\));

\Out_MAX232:PWMUDB:tc_i_reg\\D\ <= ((\Out_MAX232:PWMUDB:runmode_enable\ and \Out_MAX232:PWMUDB:tc_i\));

\Out_MAX232:PWMUDB:pwm1_i\ <= ((not \Out_MAX232:PWMUDB:cmp1_less\ and \Out_MAX232:PWMUDB:runmode_enable\));

\Out_MAX232:PWMUDB:pwm2_i\ <= ((\Out_MAX232:PWMUDB:runmode_enable\ and \Out_MAX232:PWMUDB:cmp2_less\)
	OR (\Out_MAX232:PWMUDB:runmode_enable\ and \Out_MAX232:PWMUDB:cmp2_eq\));

Net_15 <=  ('0') ;

\Timer_TX:TimerUDB:status_tc\ <= ((\Timer_TX:TimerUDB:control_7\ and \Timer_TX:TimerUDB:per_zero\));

cy_tff_1D <= ((not Net_937 and Net_860)
	OR (not Net_860 and Net_937));

\Chronometer:CounterUDB:status_0\ <= ((not \Chronometer:CounterUDB:prevCompare\ and \Chronometer:CounterUDB:cmp_out_i\));

\Chronometer:CounterUDB:status_2\ <= ((not \Chronometer:CounterUDB:overflow_reg_i\ and \Chronometer:CounterUDB:per_equal\));

\Chronometer:CounterUDB:count_enable\ <= ((not \Chronometer:CounterUDB:count_stored_i\ and Net_960 and \Chronometer:CounterUDB:control_7\));

\Counter_Pulses:CounterUDB:status_0\ <= ((not \Counter_Pulses:CounterUDB:prevCompare\ and \Counter_Pulses:CounterUDB:cmp_out_i\));

\Counter_Pulses:CounterUDB:status_3\ <= ((not \Counter_Pulses:CounterUDB:underflow_reg_i\ and \Counter_Pulses:CounterUDB:reload\));

\Counter_Pulses:CounterUDB:count_enable\ <= ((not \Counter_Pulses:CounterUDB:count_stored_i\ and Net_415 and \Counter_Pulses:CounterUDB:control_7\));

cy_srff_1D <= ((not Net_806 and Net_1052)
	OR (not Net_806 and Net_23));

cy_srff_2D <= ((not Net_549 and Net_937)
	OR (not Net_549 and Net_1052));

\XBee:BUART:rx_counter_load\ <= ((not \XBee:BUART:rx_state_1\ and not \XBee:BUART:rx_state_0\ and not \XBee:BUART:rx_state_3\ and not \XBee:BUART:rx_state_2\));

\XBee:BUART:rx_bitclk_pre\ <= ((not \XBee:BUART:rx_count_2\ and not \XBee:BUART:rx_count_1\ and not \XBee:BUART:rx_count_0\));

\XBee:BUART:rx_state_stop1_reg\\D\ <= (not \XBee:BUART:rx_state_2\
	OR not \XBee:BUART:rx_state_3\
	OR \XBee:BUART:rx_state_0\
	OR \XBee:BUART:rx_state_1\);

\XBee:BUART:pollcount_1\\D\ <= ((not \XBee:BUART:reset_reg\ and not \XBee:BUART:rx_count_2\ and not \XBee:BUART:rx_count_1\ and not \XBee:BUART:pollcount_1\ and Net_7 and \XBee:BUART:pollcount_0\)
	OR (not \XBee:BUART:reset_reg\ and not \XBee:BUART:rx_count_2\ and not \XBee:BUART:rx_count_1\ and not \XBee:BUART:pollcount_0\ and \XBee:BUART:pollcount_1\)
	OR (not \XBee:BUART:reset_reg\ and not \XBee:BUART:rx_count_2\ and not \XBee:BUART:rx_count_1\ and not Net_7 and \XBee:BUART:pollcount_1\));

\XBee:BUART:pollcount_0\\D\ <= ((not \XBee:BUART:reset_reg\ and not \XBee:BUART:rx_count_2\ and not \XBee:BUART:rx_count_1\ and not \XBee:BUART:pollcount_0\ and Net_7)
	OR (not \XBee:BUART:reset_reg\ and not \XBee:BUART:rx_count_2\ and not \XBee:BUART:rx_count_1\ and not Net_7 and \XBee:BUART:pollcount_0\));

\XBee:BUART:rx_postpoll\ <= ((Net_7 and \XBee:BUART:pollcount_0\)
	OR \XBee:BUART:pollcount_1\);

\XBee:BUART:rx_status_4\ <= ((\XBee:BUART:rx_load_fifo\ and \XBee:BUART:rx_fifofull\));

\XBee:BUART:rx_status_5\ <= ((\XBee:BUART:rx_fifonotempty\ and \XBee:BUART:rx_state_stop1_reg\));

\XBee:BUART:rx_stop_bit_error\\D\ <= ((not \XBee:BUART:reset_reg\ and not \XBee:BUART:rx_state_1\ and not \XBee:BUART:rx_state_0\ and not \XBee:BUART:pollcount_1\ and not \XBee:BUART:pollcount_0\ and \XBee:BUART:rx_bitclk_enable\ and \XBee:BUART:rx_state_3\ and \XBee:BUART:rx_state_2\)
	OR (not \XBee:BUART:reset_reg\ and not \XBee:BUART:rx_state_1\ and not \XBee:BUART:rx_state_0\ and not \XBee:BUART:pollcount_1\ and not Net_7 and \XBee:BUART:rx_bitclk_enable\ and \XBee:BUART:rx_state_3\ and \XBee:BUART:rx_state_2\));

\XBee:BUART:rx_load_fifo\\D\ <= ((not \XBee:BUART:reset_reg\ and not \XBee:BUART:rx_state_1\ and not \XBee:BUART:rx_state_0\ and not \XBee:BUART:rx_state_2\ and \XBee:BUART:rx_bitclk_enable\ and \XBee:BUART:rx_state_3\)
	OR (not \XBee:BUART:reset_reg\ and not \XBee:BUART:rx_state_1\ and not \XBee:BUART:rx_state_3\ and not \XBee:BUART:rx_state_2\ and not \XBee:BUART:rx_count_6\ and not \XBee:BUART:rx_count_4\ and \XBee:BUART:rx_state_0\)
	OR (not \XBee:BUART:reset_reg\ and not \XBee:BUART:rx_state_1\ and not \XBee:BUART:rx_state_3\ and not \XBee:BUART:rx_state_2\ and not \XBee:BUART:rx_count_6\ and not \XBee:BUART:rx_count_5\ and \XBee:BUART:rx_state_0\));

\XBee:BUART:rx_state_3\\D\ <= ((not \XBee:BUART:reset_reg\ and not \XBee:BUART:rx_state_1\ and not \XBee:BUART:rx_state_2\ and not \XBee:BUART:rx_count_6\ and not \XBee:BUART:rx_count_4\ and \XBee:BUART:rx_state_0\)
	OR (not \XBee:BUART:reset_reg\ and not \XBee:BUART:rx_state_1\ and not \XBee:BUART:rx_state_2\ and not \XBee:BUART:rx_count_6\ and not \XBee:BUART:rx_count_5\ and \XBee:BUART:rx_state_0\)
	OR (not \XBee:BUART:reset_reg\ and not \XBee:BUART:rx_bitclk_enable\ and \XBee:BUART:rx_state_3\)
	OR (not \XBee:BUART:reset_reg\ and \XBee:BUART:rx_state_1\ and \XBee:BUART:rx_state_3\)
	OR (not \XBee:BUART:reset_reg\ and not \XBee:BUART:rx_state_2\ and \XBee:BUART:rx_state_3\)
	OR (not \XBee:BUART:reset_reg\ and \XBee:BUART:rx_state_0\ and \XBee:BUART:rx_state_3\));

\XBee:BUART:rx_state_2\\D\ <= ((not \XBee:BUART:reset_reg\ and not \XBee:BUART:rx_state_1\ and not \XBee:BUART:rx_state_0\ and not \XBee:BUART:rx_state_3\ and not \XBee:BUART:rx_state_2\ and not Net_7 and \XBee:BUART:rx_last\)
	OR (not \XBee:BUART:reset_reg\ and not \XBee:BUART:rx_state_1\ and not \XBee:BUART:rx_state_0\ and not \XBee:BUART:rx_state_2\ and \XBee:BUART:rx_bitclk_enable\ and \XBee:BUART:rx_state_3\)
	OR (not \XBee:BUART:reset_reg\ and not \XBee:BUART:rx_state_1\ and not \XBee:BUART:rx_state_3\ and not \XBee:BUART:rx_count_6\ and not \XBee:BUART:rx_count_4\ and \XBee:BUART:rx_state_0\)
	OR (not \XBee:BUART:reset_reg\ and not \XBee:BUART:rx_state_1\ and not \XBee:BUART:rx_state_3\ and not \XBee:BUART:rx_count_6\ and not \XBee:BUART:rx_count_5\ and \XBee:BUART:rx_state_0\)
	OR (not \XBee:BUART:reset_reg\ and not \XBee:BUART:rx_bitclk_enable\ and \XBee:BUART:rx_state_2\)
	OR (not \XBee:BUART:reset_reg\ and \XBee:BUART:rx_state_1\ and \XBee:BUART:rx_state_2\)
	OR (not \XBee:BUART:reset_reg\ and \XBee:BUART:rx_state_0\ and \XBee:BUART:rx_state_2\));

\XBee:BUART:rx_state_1\\D\ <= ((not \XBee:BUART:reset_reg\ and \XBee:BUART:rx_state_1\));

\XBee:BUART:rx_state_0\\D\ <= ((not \XBee:BUART:reset_reg\ and not \XBee:BUART:rx_state_1\ and not \XBee:BUART:rx_state_3\ and not \XBee:BUART:pollcount_1\ and not \XBee:BUART:pollcount_0\ and \XBee:BUART:rx_bitclk_enable\ and \XBee:BUART:rx_state_2\)
	OR (not \XBee:BUART:reset_reg\ and not \XBee:BUART:rx_state_1\ and not \XBee:BUART:rx_state_3\ and not \XBee:BUART:pollcount_1\ and not Net_7 and \XBee:BUART:rx_bitclk_enable\ and \XBee:BUART:rx_state_2\)
	OR (not \XBee:BUART:reset_reg\ and \XBee:BUART:rx_state_0\ and \XBee:BUART:rx_count_5\ and \XBee:BUART:rx_count_4\)
	OR (not \XBee:BUART:reset_reg\ and \XBee:BUART:rx_state_0\ and \XBee:BUART:rx_count_6\)
	OR (not \XBee:BUART:reset_reg\ and \XBee:BUART:rx_state_0\ and \XBee:BUART:rx_state_3\)
	OR (not \XBee:BUART:reset_reg\ and \XBee:BUART:rx_state_1\ and \XBee:BUART:rx_state_0\)
	OR (not \XBee:BUART:reset_reg\ and \XBee:BUART:rx_state_0\ and \XBee:BUART:rx_state_2\));

\XBee:BUART:rx_last\\D\ <= ((not \XBee:BUART:reset_reg\ and Net_7));

\XBee:BUART:rx_address_detected\\D\ <= ((not \XBee:BUART:reset_reg\ and \XBee:BUART:rx_address_detected\));

\PWM_Front:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_Front:PWMUDB:tc_i\);

\PWM_Front:PWMUDB:dith_count_1\\D\ <= ((not \PWM_Front:PWMUDB:dith_count_1\ and \PWM_Front:PWMUDB:tc_i\ and \PWM_Front:PWMUDB:dith_count_0\)
	OR (not \PWM_Front:PWMUDB:dith_count_0\ and \PWM_Front:PWMUDB:dith_count_1\)
	OR (not \PWM_Front:PWMUDB:tc_i\ and \PWM_Front:PWMUDB:dith_count_1\));

\PWM_Front:PWMUDB:dith_count_0\\D\ <= ((not \PWM_Front:PWMUDB:dith_count_0\ and \PWM_Front:PWMUDB:tc_i\)
	OR (not \PWM_Front:PWMUDB:tc_i\ and \PWM_Front:PWMUDB:dith_count_0\));

\PWM_Front:PWMUDB:cmp1_status\ <= ((not \PWM_Front:PWMUDB:prevCompare1\ and \PWM_Front:PWMUDB:cmp1_less\));

\PWM_Front:PWMUDB:cmp2_status\ <= ((not \PWM_Front:PWMUDB:prevCompare2\ and \PWM_Front:PWMUDB:cmp2_less\));

\PWM_Front:PWMUDB:status_2\ <= ((\PWM_Front:PWMUDB:runmode_enable\ and \PWM_Front:PWMUDB:tc_i\));

\PWM_Front:PWMUDB:pwm1_i\ <= ((\PWM_Front:PWMUDB:runmode_enable\ and \PWM_Front:PWMUDB:cmp1_less\));

\PWM_Front:PWMUDB:pwm2_i\ <= ((\PWM_Front:PWMUDB:runmode_enable\ and \PWM_Front:PWMUDB:cmp2_less\));

\PWM_Back:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_Back:PWMUDB:tc_i\);

\PWM_Back:PWMUDB:dith_count_1\\D\ <= ((not \PWM_Back:PWMUDB:dith_count_1\ and \PWM_Back:PWMUDB:tc_i\ and \PWM_Back:PWMUDB:dith_count_0\)
	OR (not \PWM_Back:PWMUDB:dith_count_0\ and \PWM_Back:PWMUDB:dith_count_1\)
	OR (not \PWM_Back:PWMUDB:tc_i\ and \PWM_Back:PWMUDB:dith_count_1\));

\PWM_Back:PWMUDB:dith_count_0\\D\ <= ((not \PWM_Back:PWMUDB:dith_count_0\ and \PWM_Back:PWMUDB:tc_i\)
	OR (not \PWM_Back:PWMUDB:tc_i\ and \PWM_Back:PWMUDB:dith_count_0\));

\PWM_Back:PWMUDB:cmp1_status\ <= ((not \PWM_Back:PWMUDB:prevCompare1\ and \PWM_Back:PWMUDB:cmp1_less\));

\PWM_Back:PWMUDB:cmp2_status\ <= ((not \PWM_Back:PWMUDB:prevCompare2\ and \PWM_Back:PWMUDB:cmp2_less\));

\PWM_Back:PWMUDB:status_2\ <= ((\PWM_Back:PWMUDB:runmode_enable\ and \PWM_Back:PWMUDB:tc_i\));

\PWM_Back:PWMUDB:pwm1_i\ <= ((\PWM_Back:PWMUDB:runmode_enable\ and \PWM_Back:PWMUDB:cmp1_less\));

\PWM_Back:PWMUDB:pwm2_i\ <= ((\PWM_Back:PWMUDB:runmode_enable\ and \PWM_Back:PWMUDB:cmp2_less\));

\Out_MAX232:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1020,
		enable=>one,
		clock_out=>\Out_MAX232:PWMUDB:ClockOutFromEnBlock\);
\Out_MAX232:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>Net_15,
		clk=>\Out_MAX232:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Out_MAX232:PWMUDB:tc_i\, \Out_MAX232:PWMUDB:runmode_enable\, Net_15),
		route_si=>Net_15,
		route_ci=>Net_15,
		f0_load=>Net_15,
		f1_load=>Net_15,
		d0_load=>Net_15,
		d1_load=>Net_15,
		ce0=>\Out_MAX232:PWMUDB:nc2\,
		cl0=>\Out_MAX232:PWMUDB:nc3\,
		z0=>\Out_MAX232:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\Out_MAX232:PWMUDB:nc4\,
		cl1=>\Out_MAX232:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Out_MAX232:PWMUDB:nc6\,
		f1_blk_stat=>\Out_MAX232:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>Net_15,
		co=>\Out_MAX232:PWMUDB:sP16:pwmdp:carry\,
		sir=>Net_15,
		sor=>open,
		sil=>\Out_MAX232:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\Out_MAX232:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\Out_MAX232:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(Net_15, Net_15),
		ceo=>(\Out_MAX232:PWMUDB:sP16:pwmdp:cmp_eq_1\, \Out_MAX232:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(Net_15, Net_15),
		clo=>(\Out_MAX232:PWMUDB:sP16:pwmdp:cmp_lt_1\, \Out_MAX232:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(Net_15, Net_15),
		zo=>(\Out_MAX232:PWMUDB:sP16:pwmdp:cmp_zero_1\, \Out_MAX232:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(Net_15, Net_15),
		fo=>(\Out_MAX232:PWMUDB:sP16:pwmdp:cmp_ff_1\, \Out_MAX232:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(Net_15, Net_15),
		capo=>(\Out_MAX232:PWMUDB:sP16:pwmdp:cap_1\, \Out_MAX232:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>Net_15,
		cfbo=>\Out_MAX232:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(Net_15, Net_15, Net_15, Net_15,
			Net_15, Net_15, Net_15, Net_15),
		po=>open);
\Out_MAX232:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>Net_15,
		clk=>\Out_MAX232:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Out_MAX232:PWMUDB:tc_i\, \Out_MAX232:PWMUDB:runmode_enable\, Net_15),
		route_si=>Net_15,
		route_ci=>Net_15,
		f0_load=>Net_15,
		f1_load=>Net_15,
		d0_load=>Net_15,
		d1_load=>Net_15,
		ce0=>\Out_MAX232:PWMUDB:cmp1_eq\,
		cl0=>\Out_MAX232:PWMUDB:cmp1_less\,
		z0=>\Out_MAX232:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\Out_MAX232:PWMUDB:cmp2_eq\,
		cl1=>\Out_MAX232:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Out_MAX232:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\Out_MAX232:PWMUDB:fifo_full\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Out_MAX232:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\Out_MAX232:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\Out_MAX232:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>Net_15,
		sol=>open,
		msbi=>Net_15,
		msbo=>\Out_MAX232:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\Out_MAX232:PWMUDB:sP16:pwmdp:cmp_eq_1\, \Out_MAX232:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\Out_MAX232:PWMUDB:sP16:pwmdp:cmp_lt_1\, \Out_MAX232:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\Out_MAX232:PWMUDB:sP16:pwmdp:cmp_zero_1\, \Out_MAX232:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\Out_MAX232:PWMUDB:sP16:pwmdp:cmp_ff_1\, \Out_MAX232:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\Out_MAX232:PWMUDB:sP16:pwmdp:cap_1\, \Out_MAX232:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\Out_MAX232:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(Net_15, Net_15, Net_15, Net_15,
			Net_15, Net_15, Net_15, Net_15),
		po=>open);
\Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>Net_15,
		y=>\Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\);
\Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>Net_15,
		y=>\Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);
\Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>Net_15,
		y=>\Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);
TX1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_735,
		fb=>(tmpFB_0__TX1_net_0),
		analog=>(open),
		io=>(tmpIO_0__TX1_net_0),
		siovref=>(tmpSIOVREF__TX1_net_0),
		annotation=>(open),
		in_clock=>Net_15,
		in_clock_en=>one,
		in_reset=>Net_15,
		out_clock=>Net_15,
		out_clock_en=>one,
		out_reset=>Net_15,
		interrupt=>tmpINTERRUPT_0__TX1_net_0);
TX2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ebf5848b-51cd-472b-9b56-b72864f5507b",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_415,
		fb=>(tmpFB_0__TX2_net_0),
		analog=>(open),
		io=>(tmpIO_0__TX2_net_0),
		siovref=>(tmpSIOVREF__TX2_net_0),
		annotation=>(open),
		in_clock=>Net_15,
		in_clock_en=>one,
		in_reset=>Net_15,
		out_clock=>Net_15,
		out_clock_en=>one,
		out_reset=>Net_15,
		interrupt=>tmpINTERRUPT_0__TX2_net_0);
\Synchro:genblk1[0]:INST\:cy_psoc3_sync
	PORT MAP(clock=>Net_1020,
		sc_in=>Net_860,
		sc_out=>Net_960);
RX:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"77715107-f8d5-47e5-a629-0fb83101ac6b",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(Net_15),
		fb=>(tmpFB_0__RX_net_0),
		analog=>Net_1055,
		io=>(tmpIO_0__RX_net_0),
		siovref=>(tmpSIOVREF__RX_net_0),
		annotation=>(open),
		in_clock=>Net_15,
		in_clock_en=>one,
		in_reset=>Net_15,
		out_clock=>Net_15,
		out_clock_en=>one,
		out_reset=>Net_15,
		interrupt=>tmpINTERRUPT_0__RX_net_0);
Test_Ampli:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f4bc1cd8-3b1a-49f4-8707-f085c4ef82cf",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(Net_15),
		fb=>(tmpFB_0__Test_Ampli_net_0),
		analog=>Net_542,
		io=>(tmpIO_0__Test_Ampli_net_0),
		siovref=>(tmpSIOVREF__Test_Ampli_net_0),
		annotation=>(open),
		in_clock=>Net_15,
		in_clock_en=>one,
		in_reset=>Net_15,
		out_clock=>Net_15,
		out_clock_en=>one,
		out_reset=>Net_15,
		interrupt=>tmpINTERRUPT_0__Test_Ampli_net_0);
vRef_1:cy_vref_v1_0
	GENERIC MAP(guid=>"4720866E-BC14-478d-B8A0-3E44F38CADAC",
		name=>"Vdda/2",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>Net_1062);
\LCD:LCDPort\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"610e25f4-7408-4276-9e30-28f1f234e293/ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110110110110110110110",
		ibuf_enabled=>"1111111",
		init_dr_st=>"0000000",
		input_sync=>"1111111",
		input_clk_en=>'0',
		input_sync_mode=>"0000000",
		intr_mode=>"00000000000000",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>",,,,,,",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0000000",
		output_sync=>"0000000",
		output_clk_en=>'0',
		output_mode=>"0000000",
		output_reset=>'0',
		output_clock_mode=>"0000000",
		oe_sync=>"0000000",
		oe_conn=>"0000000",
		oe_reset=>'0',
		pin_aliases=>",,,,,,",
		pin_mode=>"OOOOOOO",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1111111",
		sio_ibuf=>"00000000",
		sio_info=>"00000000000000",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0000000",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10101010101010",
		width=>7,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0000000",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0000000",
		ovt_slew_control=>"00000000000000",
		ovt_hyst_trim=>"0000000",
		input_buffer_sel=>"00000000000000")
	PORT MAP(oe=>(one, one, one, one,
			one, one, one),
		y=>(Net_15, Net_15, Net_15, Net_15,
			Net_15, Net_15, Net_15),
		fb=>(\LCD:tmpFB_6__LCDPort_net_6\, \LCD:tmpFB_6__LCDPort_net_5\, \LCD:tmpFB_6__LCDPort_net_4\, \LCD:tmpFB_6__LCDPort_net_3\,
			\LCD:tmpFB_6__LCDPort_net_2\, \LCD:tmpFB_6__LCDPort_net_1\, \LCD:tmpFB_6__LCDPort_net_0\),
		analog=>(open, open, open, open,
			open, open, open),
		io=>(\LCD:tmpIO_6__LCDPort_net_6\, \LCD:tmpIO_6__LCDPort_net_5\, \LCD:tmpIO_6__LCDPort_net_4\, \LCD:tmpIO_6__LCDPort_net_3\,
			\LCD:tmpIO_6__LCDPort_net_2\, \LCD:tmpIO_6__LCDPort_net_1\, \LCD:tmpIO_6__LCDPort_net_0\),
		siovref=>(\LCD:tmpSIOVREF__LCDPort_net_0\),
		annotation=>(open, open, open, open,
			open, open, open),
		in_clock=>Net_15,
		in_clock_en=>one,
		in_reset=>Net_15,
		out_clock=>Net_15,
		out_clock_en=>one,
		out_reset=>Net_15,
		interrupt=>\LCD:tmpINTERRUPT_0__LCDPort_net_0\);
\Timer_TX:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1020,
		enable=>one,
		clock_out=>\Timer_TX:TimerUDB:ClockOutFromEnBlock\);
\Timer_TX:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1020,
		enable=>one,
		clock_out=>\Timer_TX:TimerUDB:Clk_Ctl_i\);
\Timer_TX:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>Net_15,
		clock=>\Timer_TX:TimerUDB:Clk_Ctl_i\,
		control=>(\Timer_TX:TimerUDB:control_7\, \Timer_TX:TimerUDB:control_6\, \Timer_TX:TimerUDB:control_5\, \Timer_TX:TimerUDB:control_4\,
			\Timer_TX:TimerUDB:control_3\, \Timer_TX:TimerUDB:control_2\, \Timer_TX:TimerUDB:control_1\, \Timer_TX:TimerUDB:control_0\));
\Timer_TX:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>Net_15,
		clock=>\Timer_TX:TimerUDB:ClockOutFromEnBlock\,
		status=>(Net_15, Net_15, Net_15, \Timer_TX:TimerUDB:status_3\,
			\Timer_TX:TimerUDB:status_2\, Net_15, \Timer_TX:TimerUDB:status_tc\),
		interrupt=>\Timer_TX:Net_55\);
\Timer_TX:TimerUDB:sT32:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>Net_15,
		clk=>\Timer_TX:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_15, \Timer_TX:TimerUDB:control_7\, \Timer_TX:TimerUDB:per_zero\),
		route_si=>Net_15,
		route_ci=>Net_15,
		f0_load=>Net_15,
		f1_load=>Net_15,
		d0_load=>Net_15,
		d1_load=>Net_15,
		ce0=>open,
		cl0=>open,
		z0=>\Timer_TX:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Timer_TX:TimerUDB:nc11\,
		f0_blk_stat=>\Timer_TX:TimerUDB:nc14\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>Net_15,
		co=>\Timer_TX:TimerUDB:sT32:timerdp:carry0\,
		sir=>Net_15,
		sor=>open,
		sil=>\Timer_TX:TimerUDB:sT32:timerdp:sh_right0\,
		sol=>\Timer_TX:TimerUDB:sT32:timerdp:sh_left0\,
		msbi=>\Timer_TX:TimerUDB:sT32:timerdp:msb0\,
		msbo=>open,
		cei=>(Net_15, Net_15),
		ceo=>(\Timer_TX:TimerUDB:sT32:timerdp:cmp_eq0_1\, \Timer_TX:TimerUDB:sT32:timerdp:cmp_eq0_0\),
		cli=>(Net_15, Net_15),
		clo=>(\Timer_TX:TimerUDB:sT32:timerdp:cmp_lt0_1\, \Timer_TX:TimerUDB:sT32:timerdp:cmp_lt0_0\),
		zi=>(Net_15, Net_15),
		zo=>(\Timer_TX:TimerUDB:sT32:timerdp:cmp_zero0_1\, \Timer_TX:TimerUDB:sT32:timerdp:cmp_zero0_0\),
		fi=>(Net_15, Net_15),
		fo=>(\Timer_TX:TimerUDB:sT32:timerdp:cmp_ff0_1\, \Timer_TX:TimerUDB:sT32:timerdp:cmp_ff0_0\),
		capi=>(Net_15, Net_15),
		capo=>(\Timer_TX:TimerUDB:sT32:timerdp:cap0_1\, \Timer_TX:TimerUDB:sT32:timerdp:cap0_0\),
		cfbi=>Net_15,
		cfbo=>\Timer_TX:TimerUDB:sT32:timerdp:cfb0\,
		pi=>(Net_15, Net_15, Net_15, Net_15,
			Net_15, Net_15, Net_15, Net_15),
		po=>open);
\Timer_TX:TimerUDB:sT32:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>Net_15,
		clk=>\Timer_TX:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_15, \Timer_TX:TimerUDB:control_7\, \Timer_TX:TimerUDB:per_zero\),
		route_si=>Net_15,
		route_ci=>Net_15,
		f0_load=>Net_15,
		f1_load=>Net_15,
		d0_load=>Net_15,
		d1_load=>Net_15,
		ce0=>open,
		cl0=>open,
		z0=>\Timer_TX:TimerUDB:nc1\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Timer_TX:TimerUDB:nc10\,
		f0_blk_stat=>\Timer_TX:TimerUDB:nc13\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Timer_TX:TimerUDB:sT32:timerdp:carry0\,
		co=>\Timer_TX:TimerUDB:sT32:timerdp:carry1\,
		sir=>\Timer_TX:TimerUDB:sT32:timerdp:sh_left0\,
		sor=>\Timer_TX:TimerUDB:sT32:timerdp:sh_right0\,
		sil=>\Timer_TX:TimerUDB:sT32:timerdp:sh_right1\,
		sol=>\Timer_TX:TimerUDB:sT32:timerdp:sh_left1\,
		msbi=>\Timer_TX:TimerUDB:sT32:timerdp:msb1\,
		msbo=>\Timer_TX:TimerUDB:sT32:timerdp:msb0\,
		cei=>(\Timer_TX:TimerUDB:sT32:timerdp:cmp_eq0_1\, \Timer_TX:TimerUDB:sT32:timerdp:cmp_eq0_0\),
		ceo=>(\Timer_TX:TimerUDB:sT32:timerdp:cmp_eq1_1\, \Timer_TX:TimerUDB:sT32:timerdp:cmp_eq1_0\),
		cli=>(\Timer_TX:TimerUDB:sT32:timerdp:cmp_lt0_1\, \Timer_TX:TimerUDB:sT32:timerdp:cmp_lt0_0\),
		clo=>(\Timer_TX:TimerUDB:sT32:timerdp:cmp_lt1_1\, \Timer_TX:TimerUDB:sT32:timerdp:cmp_lt1_0\),
		zi=>(\Timer_TX:TimerUDB:sT32:timerdp:cmp_zero0_1\, \Timer_TX:TimerUDB:sT32:timerdp:cmp_zero0_0\),
		zo=>(\Timer_TX:TimerUDB:sT32:timerdp:cmp_zero1_1\, \Timer_TX:TimerUDB:sT32:timerdp:cmp_zero1_0\),
		fi=>(\Timer_TX:TimerUDB:sT32:timerdp:cmp_ff0_1\, \Timer_TX:TimerUDB:sT32:timerdp:cmp_ff0_0\),
		fo=>(\Timer_TX:TimerUDB:sT32:timerdp:cmp_ff1_1\, \Timer_TX:TimerUDB:sT32:timerdp:cmp_ff1_0\),
		capi=>(\Timer_TX:TimerUDB:sT32:timerdp:cap0_1\, \Timer_TX:TimerUDB:sT32:timerdp:cap0_0\),
		capo=>(\Timer_TX:TimerUDB:sT32:timerdp:cap1_1\, \Timer_TX:TimerUDB:sT32:timerdp:cap1_0\),
		cfbi=>\Timer_TX:TimerUDB:sT32:timerdp:cfb0\,
		cfbo=>\Timer_TX:TimerUDB:sT32:timerdp:cfb1\,
		pi=>(Net_15, Net_15, Net_15, Net_15,
			Net_15, Net_15, Net_15, Net_15),
		po=>open);
\Timer_TX:TimerUDB:sT32:timerdp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>Net_15,
		clk=>\Timer_TX:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_15, \Timer_TX:TimerUDB:control_7\, \Timer_TX:TimerUDB:per_zero\),
		route_si=>Net_15,
		route_ci=>Net_15,
		f0_load=>Net_15,
		f1_load=>Net_15,
		d0_load=>Net_15,
		d1_load=>Net_15,
		ce0=>open,
		cl0=>open,
		z0=>\Timer_TX:TimerUDB:nc2\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Timer_TX:TimerUDB:nc9\,
		f0_blk_stat=>\Timer_TX:TimerUDB:nc12\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Timer_TX:TimerUDB:sT32:timerdp:carry1\,
		co=>\Timer_TX:TimerUDB:sT32:timerdp:carry2\,
		sir=>\Timer_TX:TimerUDB:sT32:timerdp:sh_left1\,
		sor=>\Timer_TX:TimerUDB:sT32:timerdp:sh_right1\,
		sil=>\Timer_TX:TimerUDB:sT32:timerdp:sh_right2\,
		sol=>\Timer_TX:TimerUDB:sT32:timerdp:sh_left2\,
		msbi=>\Timer_TX:TimerUDB:sT32:timerdp:msb2\,
		msbo=>\Timer_TX:TimerUDB:sT32:timerdp:msb1\,
		cei=>(\Timer_TX:TimerUDB:sT32:timerdp:cmp_eq1_1\, \Timer_TX:TimerUDB:sT32:timerdp:cmp_eq1_0\),
		ceo=>(\Timer_TX:TimerUDB:sT32:timerdp:cmp_eq2_1\, \Timer_TX:TimerUDB:sT32:timerdp:cmp_eq2_0\),
		cli=>(\Timer_TX:TimerUDB:sT32:timerdp:cmp_lt1_1\, \Timer_TX:TimerUDB:sT32:timerdp:cmp_lt1_0\),
		clo=>(\Timer_TX:TimerUDB:sT32:timerdp:cmp_lt2_1\, \Timer_TX:TimerUDB:sT32:timerdp:cmp_lt2_0\),
		zi=>(\Timer_TX:TimerUDB:sT32:timerdp:cmp_zero1_1\, \Timer_TX:TimerUDB:sT32:timerdp:cmp_zero1_0\),
		zo=>(\Timer_TX:TimerUDB:sT32:timerdp:cmp_zero2_1\, \Timer_TX:TimerUDB:sT32:timerdp:cmp_zero2_0\),
		fi=>(\Timer_TX:TimerUDB:sT32:timerdp:cmp_ff1_1\, \Timer_TX:TimerUDB:sT32:timerdp:cmp_ff1_0\),
		fo=>(\Timer_TX:TimerUDB:sT32:timerdp:cmp_ff2_1\, \Timer_TX:TimerUDB:sT32:timerdp:cmp_ff2_0\),
		capi=>(\Timer_TX:TimerUDB:sT32:timerdp:cap1_1\, \Timer_TX:TimerUDB:sT32:timerdp:cap1_0\),
		capo=>(\Timer_TX:TimerUDB:sT32:timerdp:cap2_1\, \Timer_TX:TimerUDB:sT32:timerdp:cap2_0\),
		cfbi=>\Timer_TX:TimerUDB:sT32:timerdp:cfb1\,
		cfbo=>\Timer_TX:TimerUDB:sT32:timerdp:cfb2\,
		pi=>(Net_15, Net_15, Net_15, Net_15,
			Net_15, Net_15, Net_15, Net_15),
		po=>open);
\Timer_TX:TimerUDB:sT32:timerdp:u3\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>Net_15,
		clk=>\Timer_TX:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_15, \Timer_TX:TimerUDB:control_7\, \Timer_TX:TimerUDB:per_zero\),
		route_si=>Net_15,
		route_ci=>Net_15,
		f0_load=>Net_15,
		f1_load=>Net_15,
		d0_load=>Net_15,
		d1_load=>Net_15,
		ce0=>open,
		cl0=>open,
		z0=>\Timer_TX:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Timer_TX:TimerUDB:status_3\,
		f0_blk_stat=>\Timer_TX:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Timer_TX:TimerUDB:sT32:timerdp:carry2\,
		co=>open,
		sir=>\Timer_TX:TimerUDB:sT32:timerdp:sh_left2\,
		sor=>\Timer_TX:TimerUDB:sT32:timerdp:sh_right2\,
		sil=>Net_15,
		sol=>open,
		msbi=>Net_15,
		msbo=>\Timer_TX:TimerUDB:sT32:timerdp:msb2\,
		cei=>(\Timer_TX:TimerUDB:sT32:timerdp:cmp_eq2_1\, \Timer_TX:TimerUDB:sT32:timerdp:cmp_eq2_0\),
		ceo=>open,
		cli=>(\Timer_TX:TimerUDB:sT32:timerdp:cmp_lt2_1\, \Timer_TX:TimerUDB:sT32:timerdp:cmp_lt2_0\),
		clo=>open,
		zi=>(\Timer_TX:TimerUDB:sT32:timerdp:cmp_zero2_1\, \Timer_TX:TimerUDB:sT32:timerdp:cmp_zero2_0\),
		zo=>open,
		fi=>(\Timer_TX:TimerUDB:sT32:timerdp:cmp_ff2_1\, \Timer_TX:TimerUDB:sT32:timerdp:cmp_ff2_0\),
		fo=>open,
		capi=>(\Timer_TX:TimerUDB:sT32:timerdp:cap2_1\, \Timer_TX:TimerUDB:sT32:timerdp:cap2_0\),
		capo=>open,
		cfbi=>\Timer_TX:TimerUDB:sT32:timerdp:cfb2\,
		cfbo=>open,
		pi=>(Net_15, Net_15, Net_15, Net_15,
			Net_15, Net_15, Net_15, Net_15),
		po=>open);
Interrupt_TX:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_1052);
\Chronometer:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1020,
		enable=>one,
		clock_out=>\Chronometer:CounterUDB:ClockOutFromEnBlock\);
\Chronometer:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1020,
		enable=>one,
		clock_out=>\Chronometer:CounterUDB:Clk_Ctl_i\);
\Chronometer:CounterUDB:sCTRLReg:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>Net_15,
		clock=>\Chronometer:CounterUDB:Clk_Ctl_i\,
		control=>(\Chronometer:CounterUDB:control_7\, \Chronometer:CounterUDB:control_6\, \Chronometer:CounterUDB:control_5\, \Chronometer:CounterUDB:control_4\,
			\Chronometer:CounterUDB:control_3\, \Chronometer:CounterUDB:control_2\, \Chronometer:CounterUDB:control_1\, \Chronometer:CounterUDB:control_0\));
\Chronometer:CounterUDB:sSTSReg:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>Net_1052,
		clock=>\Chronometer:CounterUDB:ClockOutFromEnBlock\,
		status=>(\Chronometer:CounterUDB:status_6\, \Chronometer:CounterUDB:status_5\, Net_15, Net_15,
			\Chronometer:CounterUDB:status_2\, \Chronometer:CounterUDB:status_1\, \Chronometer:CounterUDB:status_0\),
		interrupt=>\Chronometer:Net_43\);
\Chronometer:CounterUDB:sC32:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>Net_15,
		clk=>\Chronometer:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(one, \Chronometer:CounterUDB:count_enable\, Net_1052),
		route_si=>Net_15,
		route_ci=>Net_15,
		f0_load=>Net_15,
		f1_load=>Net_15,
		d0_load=>Net_15,
		d1_load=>Net_15,
		ce0=>\Chronometer:CounterUDB:nc26\,
		cl0=>\Chronometer:CounterUDB:nc29\,
		z0=>\Chronometer:CounterUDB:nc7\,
		ff0=>\Chronometer:CounterUDB:nc15\,
		ce1=>\Chronometer:CounterUDB:nc8\,
		cl1=>\Chronometer:CounterUDB:nc9\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Chronometer:CounterUDB:nc38\,
		f0_blk_stat=>\Chronometer:CounterUDB:nc41\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>Net_15,
		co=>\Chronometer:CounterUDB:sC32:counterdp:carry0\,
		sir=>Net_15,
		sor=>open,
		sil=>\Chronometer:CounterUDB:sC32:counterdp:sh_right0\,
		sol=>\Chronometer:CounterUDB:sC32:counterdp:sh_left0\,
		msbi=>\Chronometer:CounterUDB:sC32:counterdp:msb0\,
		msbo=>open,
		cei=>(Net_15, Net_15),
		ceo=>(\Chronometer:CounterUDB:sC32:counterdp:cmp_eq0_1\, \Chronometer:CounterUDB:sC32:counterdp:cmp_eq0_0\),
		cli=>(Net_15, Net_15),
		clo=>(\Chronometer:CounterUDB:sC32:counterdp:cmp_lt0_1\, \Chronometer:CounterUDB:sC32:counterdp:cmp_lt0_0\),
		zi=>(Net_15, Net_15),
		zo=>(\Chronometer:CounterUDB:sC32:counterdp:cmp_zero0_1\, \Chronometer:CounterUDB:sC32:counterdp:cmp_zero0_0\),
		fi=>(Net_15, Net_15),
		fo=>(\Chronometer:CounterUDB:sC32:counterdp:cmp_ff0_1\, \Chronometer:CounterUDB:sC32:counterdp:cmp_ff0_0\),
		capi=>(Net_15, Net_15),
		capo=>(\Chronometer:CounterUDB:sC32:counterdp:cap0_1\, \Chronometer:CounterUDB:sC32:counterdp:cap0_0\),
		cfbi=>Net_15,
		cfbo=>\Chronometer:CounterUDB:sC32:counterdp:cfb0\,
		pi=>(Net_15, Net_15, Net_15, Net_15,
			Net_15, Net_15, Net_15, Net_15),
		po=>open);
\Chronometer:CounterUDB:sC32:counterdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>Net_15,
		clk=>\Chronometer:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(one, \Chronometer:CounterUDB:count_enable\, Net_1052),
		route_si=>Net_15,
		route_ci=>Net_15,
		f0_load=>Net_15,
		f1_load=>Net_15,
		d0_load=>Net_15,
		d1_load=>Net_15,
		ce0=>\Chronometer:CounterUDB:nc25\,
		cl0=>\Chronometer:CounterUDB:nc28\,
		z0=>\Chronometer:CounterUDB:nc2\,
		ff0=>\Chronometer:CounterUDB:nc14\,
		ce1=>\Chronometer:CounterUDB:nc4\,
		cl1=>\Chronometer:CounterUDB:nc6\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Chronometer:CounterUDB:nc37\,
		f0_blk_stat=>\Chronometer:CounterUDB:nc40\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Chronometer:CounterUDB:sC32:counterdp:carry0\,
		co=>\Chronometer:CounterUDB:sC32:counterdp:carry1\,
		sir=>\Chronometer:CounterUDB:sC32:counterdp:sh_left0\,
		sor=>\Chronometer:CounterUDB:sC32:counterdp:sh_right0\,
		sil=>\Chronometer:CounterUDB:sC32:counterdp:sh_right1\,
		sol=>\Chronometer:CounterUDB:sC32:counterdp:sh_left1\,
		msbi=>\Chronometer:CounterUDB:sC32:counterdp:msb1\,
		msbo=>\Chronometer:CounterUDB:sC32:counterdp:msb0\,
		cei=>(\Chronometer:CounterUDB:sC32:counterdp:cmp_eq0_1\, \Chronometer:CounterUDB:sC32:counterdp:cmp_eq0_0\),
		ceo=>(\Chronometer:CounterUDB:sC32:counterdp:cmp_eq1_1\, \Chronometer:CounterUDB:sC32:counterdp:cmp_eq1_0\),
		cli=>(\Chronometer:CounterUDB:sC32:counterdp:cmp_lt0_1\, \Chronometer:CounterUDB:sC32:counterdp:cmp_lt0_0\),
		clo=>(\Chronometer:CounterUDB:sC32:counterdp:cmp_lt1_1\, \Chronometer:CounterUDB:sC32:counterdp:cmp_lt1_0\),
		zi=>(\Chronometer:CounterUDB:sC32:counterdp:cmp_zero0_1\, \Chronometer:CounterUDB:sC32:counterdp:cmp_zero0_0\),
		zo=>(\Chronometer:CounterUDB:sC32:counterdp:cmp_zero1_1\, \Chronometer:CounterUDB:sC32:counterdp:cmp_zero1_0\),
		fi=>(\Chronometer:CounterUDB:sC32:counterdp:cmp_ff0_1\, \Chronometer:CounterUDB:sC32:counterdp:cmp_ff0_0\),
		fo=>(\Chronometer:CounterUDB:sC32:counterdp:cmp_ff1_1\, \Chronometer:CounterUDB:sC32:counterdp:cmp_ff1_0\),
		capi=>(\Chronometer:CounterUDB:sC32:counterdp:cap0_1\, \Chronometer:CounterUDB:sC32:counterdp:cap0_0\),
		capo=>(\Chronometer:CounterUDB:sC32:counterdp:cap1_1\, \Chronometer:CounterUDB:sC32:counterdp:cap1_0\),
		cfbi=>\Chronometer:CounterUDB:sC32:counterdp:cfb0\,
		cfbo=>\Chronometer:CounterUDB:sC32:counterdp:cfb1\,
		pi=>(Net_15, Net_15, Net_15, Net_15,
			Net_15, Net_15, Net_15, Net_15),
		po=>open);
\Chronometer:CounterUDB:sC32:counterdp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>Net_15,
		clk=>\Chronometer:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(one, \Chronometer:CounterUDB:count_enable\, Net_1052),
		route_si=>Net_15,
		route_ci=>Net_15,
		f0_load=>Net_15,
		f1_load=>Net_15,
		d0_load=>Net_15,
		d1_load=>Net_15,
		ce0=>\Chronometer:CounterUDB:nc24\,
		cl0=>\Chronometer:CounterUDB:nc27\,
		z0=>\Chronometer:CounterUDB:nc1\,
		ff0=>\Chronometer:CounterUDB:nc13\,
		ce1=>\Chronometer:CounterUDB:nc3\,
		cl1=>\Chronometer:CounterUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Chronometer:CounterUDB:nc36\,
		f0_blk_stat=>\Chronometer:CounterUDB:nc39\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Chronometer:CounterUDB:sC32:counterdp:carry1\,
		co=>\Chronometer:CounterUDB:sC32:counterdp:carry2\,
		sir=>\Chronometer:CounterUDB:sC32:counterdp:sh_left1\,
		sor=>\Chronometer:CounterUDB:sC32:counterdp:sh_right1\,
		sil=>\Chronometer:CounterUDB:sC32:counterdp:sh_right2\,
		sol=>\Chronometer:CounterUDB:sC32:counterdp:sh_left2\,
		msbi=>\Chronometer:CounterUDB:sC32:counterdp:msb2\,
		msbo=>\Chronometer:CounterUDB:sC32:counterdp:msb1\,
		cei=>(\Chronometer:CounterUDB:sC32:counterdp:cmp_eq1_1\, \Chronometer:CounterUDB:sC32:counterdp:cmp_eq1_0\),
		ceo=>(\Chronometer:CounterUDB:sC32:counterdp:cmp_eq2_1\, \Chronometer:CounterUDB:sC32:counterdp:cmp_eq2_0\),
		cli=>(\Chronometer:CounterUDB:sC32:counterdp:cmp_lt1_1\, \Chronometer:CounterUDB:sC32:counterdp:cmp_lt1_0\),
		clo=>(\Chronometer:CounterUDB:sC32:counterdp:cmp_lt2_1\, \Chronometer:CounterUDB:sC32:counterdp:cmp_lt2_0\),
		zi=>(\Chronometer:CounterUDB:sC32:counterdp:cmp_zero1_1\, \Chronometer:CounterUDB:sC32:counterdp:cmp_zero1_0\),
		zo=>(\Chronometer:CounterUDB:sC32:counterdp:cmp_zero2_1\, \Chronometer:CounterUDB:sC32:counterdp:cmp_zero2_0\),
		fi=>(\Chronometer:CounterUDB:sC32:counterdp:cmp_ff1_1\, \Chronometer:CounterUDB:sC32:counterdp:cmp_ff1_0\),
		fo=>(\Chronometer:CounterUDB:sC32:counterdp:cmp_ff2_1\, \Chronometer:CounterUDB:sC32:counterdp:cmp_ff2_0\),
		capi=>(\Chronometer:CounterUDB:sC32:counterdp:cap1_1\, \Chronometer:CounterUDB:sC32:counterdp:cap1_0\),
		capo=>(\Chronometer:CounterUDB:sC32:counterdp:cap2_1\, \Chronometer:CounterUDB:sC32:counterdp:cap2_0\),
		cfbi=>\Chronometer:CounterUDB:sC32:counterdp:cfb1\,
		cfbo=>\Chronometer:CounterUDB:sC32:counterdp:cfb2\,
		pi=>(Net_15, Net_15, Net_15, Net_15,
			Net_15, Net_15, Net_15, Net_15),
		po=>open);
\Chronometer:CounterUDB:sC32:counterdp:u3\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>Net_15,
		clk=>\Chronometer:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(one, \Chronometer:CounterUDB:count_enable\, Net_1052),
		route_si=>Net_15,
		route_ci=>Net_15,
		f0_load=>Net_15,
		f1_load=>Net_15,
		d0_load=>Net_15,
		d1_load=>Net_15,
		ce0=>\Chronometer:CounterUDB:per_equal\,
		cl0=>\Chronometer:CounterUDB:nc45\,
		z0=>\Chronometer:CounterUDB:status_1\,
		ff0=>\Chronometer:CounterUDB:per_FF\,
		ce1=>\Chronometer:CounterUDB:cmp_out_i\,
		cl1=>\Chronometer:CounterUDB:cmp_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Chronometer:CounterUDB:status_6\,
		f0_blk_stat=>\Chronometer:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Chronometer:CounterUDB:sC32:counterdp:carry2\,
		co=>open,
		sir=>\Chronometer:CounterUDB:sC32:counterdp:sh_left2\,
		sor=>\Chronometer:CounterUDB:sC32:counterdp:sh_right2\,
		sil=>Net_15,
		sol=>open,
		msbi=>Net_15,
		msbo=>\Chronometer:CounterUDB:sC32:counterdp:msb2\,
		cei=>(\Chronometer:CounterUDB:sC32:counterdp:cmp_eq2_1\, \Chronometer:CounterUDB:sC32:counterdp:cmp_eq2_0\),
		ceo=>open,
		cli=>(\Chronometer:CounterUDB:sC32:counterdp:cmp_lt2_1\, \Chronometer:CounterUDB:sC32:counterdp:cmp_lt2_0\),
		clo=>open,
		zi=>(\Chronometer:CounterUDB:sC32:counterdp:cmp_zero2_1\, \Chronometer:CounterUDB:sC32:counterdp:cmp_zero2_0\),
		zo=>open,
		fi=>(\Chronometer:CounterUDB:sC32:counterdp:cmp_ff2_1\, \Chronometer:CounterUDB:sC32:counterdp:cmp_ff2_0\),
		fo=>open,
		capi=>(\Chronometer:CounterUDB:sC32:counterdp:cap2_1\, \Chronometer:CounterUDB:sC32:counterdp:cap2_0\),
		capo=>open,
		cfbi=>\Chronometer:CounterUDB:sC32:counterdp:cfb2\,
		cfbo=>open,
		pi=>(Net_15, Net_15, Net_15, Net_15,
			Net_15, Net_15, Net_15, Net_15),
		po=>open);
\Counter_Pulses:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1020,
		enable=>one,
		clock_out=>\Counter_Pulses:CounterUDB:ClockOutFromEnBlock\);
\Counter_Pulses:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1020,
		enable=>one,
		clock_out=>\Counter_Pulses:CounterUDB:Clk_Ctl_i\);
\Counter_Pulses:CounterUDB:sCTRLReg:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>Net_15,
		clock=>\Counter_Pulses:CounterUDB:Clk_Ctl_i\,
		control=>(\Counter_Pulses:CounterUDB:control_7\, \Counter_Pulses:CounterUDB:control_6\, \Counter_Pulses:CounterUDB:control_5\, \Counter_Pulses:CounterUDB:control_4\,
			\Counter_Pulses:CounterUDB:control_3\, \Counter_Pulses:CounterUDB:control_2\, \Counter_Pulses:CounterUDB:control_1\, \Counter_Pulses:CounterUDB:control_0\));
\Counter_Pulses:CounterUDB:sSTSReg:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>Net_15,
		clock=>\Counter_Pulses:CounterUDB:ClockOutFromEnBlock\,
		status=>(\Counter_Pulses:CounterUDB:status_6\, \Counter_Pulses:CounterUDB:status_5\, Net_15, \Counter_Pulses:CounterUDB:status_3\,
			Net_15, \Counter_Pulses:CounterUDB:reload\, \Counter_Pulses:CounterUDB:status_0\),
		interrupt=>\Counter_Pulses:Net_43\);
\Counter_Pulses:CounterUDB:sC8:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>Net_15,
		clk=>\Counter_Pulses:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_15, \Counter_Pulses:CounterUDB:count_enable\, \Counter_Pulses:CounterUDB:reload\),
		route_si=>Net_15,
		route_ci=>Net_15,
		f0_load=>Net_15,
		f1_load=>Net_15,
		d0_load=>Net_15,
		d1_load=>Net_15,
		ce0=>\Counter_Pulses:CounterUDB:per_equal\,
		cl0=>\Counter_Pulses:CounterUDB:nc42\,
		z0=>\Counter_Pulses:CounterUDB:reload\,
		ff0=>\Counter_Pulses:CounterUDB:per_FF\,
		ce1=>\Counter_Pulses:CounterUDB:cmp_out_i\,
		cl1=>\Counter_Pulses:CounterUDB:cmp_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Counter_Pulses:CounterUDB:status_6\,
		f0_blk_stat=>\Counter_Pulses:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>Net_15,
		co=>open,
		sir=>Net_15,
		sor=>open,
		sil=>Net_15,
		sol=>open,
		msbi=>Net_15,
		msbo=>open,
		cei=>(Net_15, Net_15),
		ceo=>open,
		cli=>(Net_15, Net_15),
		clo=>open,
		zi=>(Net_15, Net_15),
		zo=>open,
		fi=>(Net_15, Net_15),
		fo=>open,
		capi=>(Net_15, Net_15),
		capo=>open,
		cfbi=>Net_15,
		cfbo=>open,
		pi=>(Net_15, Net_15, Net_15, Net_15,
			Net_15, Net_15, Net_15, Net_15),
		po=>open);
\Comparator:ctComp\:cy_psoc3_ctcomp_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>Net_542,
		vminus=>Net_697,
		clock=>Net_15,
		clk_udb=>Net_15,
		cmpout=>Net_549);
\Threshold:viDAC8\:cy_psoc3_vidac8_v1_0
	GENERIC MAP(cy_registers=>"",
		reg_data=>'0',
		is_all_if_any=>'0')
	PORT MAP(reset=>Net_15,
		idir=>Net_15,
		ioff=>Net_15,
		data=>(Net_15, Net_15, Net_15, Net_15,
			Net_15, Net_15, Net_15, Net_15),
		strobe=>Net_15,
		strobe_udb=>Net_15,
		vout=>Net_697,
		iout=>\Threshold:Net_77\);
\Threshold:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Threshold:Net_77\);
Interrupt_RX:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_549);
Clk:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b1927b5a-aa43-490c-894a-e77947a60408",
		source_clock_id=>"",
		divisor=>0,
		period=>"83333333.3333333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_1020,
		dig_domain_out=>open);
\Pre_Ampli:SC\:cy_psoc3_scblock_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vref=>\Pre_Ampli:Net_17\,
		vin=>Net_1055,
		aclk=>Net_15,
		bst_clk=>Net_15,
		clk_udb=>Net_15,
		dyn_cntl=>Net_15,
		modout_sync=>\Pre_Ampli:Net_41\,
		vout=>Net_542);
\Pre_Ampli:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Pre_Ampli:Net_17\,
		signal2=>Net_1062);
\Pre_Ampli:cy_analog_noconnect_2\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Pre_Ampli:Net_75\);
LED3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"080a10b4-a333-47b5-8c30-71e9be1bb2e6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_549,
		fb=>(tmpFB_0__LED3_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED3_net_0),
		siovref=>(tmpSIOVREF__LED3_net_0),
		annotation=>(open),
		in_clock=>Net_15,
		in_clock_en=>one,
		in_reset=>Net_15,
		out_clock=>Net_15,
		out_clock_en=>one,
		out_reset=>Net_15,
		interrupt=>tmpINTERRUPT_0__LED3_net_0);
\XBee:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b0162966-0060-4af5-82d1-fcb491ad7619/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"13020833333.3333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\XBee:Net_9\,
		dig_domain_out=>open);
\XBee:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\XBee:Net_9\,
		enable=>one,
		clock_out=>\XBee:BUART:clock_op\);
\XBee:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\XBee:BUART:reset_reg\,
		clk=>\XBee:BUART:clock_op\,
		cs_addr=>(\XBee:BUART:rx_state_1\, \XBee:BUART:rx_state_0\, \XBee:BUART:rx_bitclk_enable\),
		route_si=>\XBee:BUART:rx_postpoll\,
		route_ci=>Net_15,
		f0_load=>\XBee:BUART:rx_load_fifo\,
		f1_load=>Net_15,
		d0_load=>Net_15,
		d1_load=>Net_15,
		ce0=>\XBee:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\XBee:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\XBee:BUART:hd_shift_out\,
		f0_bus_stat=>\XBee:BUART:rx_fifonotempty\,
		f0_blk_stat=>\XBee:BUART:rx_fifofull\,
		f1_bus_stat=>\XBee:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\XBee:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>Net_15,
		co=>open,
		sir=>Net_15,
		sor=>open,
		sil=>Net_15,
		sol=>open,
		msbi=>Net_15,
		msbo=>open,
		cei=>(Net_15, Net_15),
		ceo=>open,
		cli=>(Net_15, Net_15),
		clo=>open,
		zi=>(Net_15, Net_15),
		zo=>open,
		fi=>(Net_15, Net_15),
		fo=>open,
		capi=>(Net_15, Net_15),
		capo=>open,
		cfbi=>Net_15,
		cfbo=>open,
		pi=>(Net_15, Net_15, Net_15, Net_15,
			Net_15, Net_15, Net_15, Net_15),
		po=>open);
\XBee:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\XBee:BUART:clock_op\,
		reset=>\XBee:BUART:reset_reg\,
		load=>\XBee:BUART:rx_counter_load\,
		enable=>one,
		count=>(\XBee:BUART:rx_count_6\, \XBee:BUART:rx_count_5\, \XBee:BUART:rx_count_4\, \XBee:BUART:rx_count_3\,
			\XBee:BUART:rx_count_2\, \XBee:BUART:rx_count_1\, \XBee:BUART:rx_count_0\),
		tc=>\XBee:BUART:rx_count7_tc\);
\XBee:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\XBee:BUART:reset_reg\,
		clock=>\XBee:BUART:clock_op\,
		status=>(Net_15, \XBee:BUART:rx_status_5\, \XBee:BUART:rx_status_4\, \XBee:BUART:rx_status_3\,
			\XBee:BUART:rx_status_2\, Net_15, Net_15),
		interrupt=>Net_1269);
Instruction:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(Net_15),
		fb=>Net_7,
		analog=>(open),
		io=>(tmpIO_0__Instruction_net_0),
		siovref=>(tmpSIOVREF__Instruction_net_0),
		annotation=>(open),
		in_clock=>Net_15,
		in_clock_en=>one,
		in_reset=>Net_15,
		out_clock=>Net_15,
		out_clock_en=>one,
		out_reset=>Net_15,
		interrupt=>tmpINTERRUPT_0__Instruction_net_0);
\Rotation_Register:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>Net_15,
		clock=>Net_15,
		control=>(Net_1092, Net_1091, Net_1090, Net_1089,
			Net_1087, Net_1086, Net_1085, Net_1088));
\PWM_Front:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_412,
		enable=>one,
		clock_out=>\PWM_Front:PWMUDB:ClockOutFromEnBlock\);
\PWM_Front:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>Net_15,
		clock=>\PWM_Front:PWMUDB:ClockOutFromEnBlock\,
		control=>(\PWM_Front:PWMUDB:control_7\, \PWM_Front:PWMUDB:control_6\, \PWM_Front:PWMUDB:control_5\, \PWM_Front:PWMUDB:control_4\,
			\PWM_Front:PWMUDB:control_3\, \PWM_Front:PWMUDB:control_2\, \PWM_Front:PWMUDB:control_1\, \PWM_Front:PWMUDB:control_0\));
\PWM_Front:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>Net_15,
		clock=>\PWM_Front:PWMUDB:ClockOutFromEnBlock\,
		status=>(Net_15, \PWM_Front:PWMUDB:status_5\, Net_15, \PWM_Front:PWMUDB:status_3\,
			\PWM_Front:PWMUDB:status_2\, \PWM_Front:PWMUDB:status_1\, \PWM_Front:PWMUDB:status_0\),
		interrupt=>\PWM_Front:Net_55\);
\PWM_Front:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>Net_15,
		clk=>\PWM_Front:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_Front:PWMUDB:tc_i\, \PWM_Front:PWMUDB:runmode_enable\, Net_15),
		route_si=>Net_15,
		route_ci=>Net_15,
		f0_load=>Net_15,
		f1_load=>Net_15,
		d0_load=>Net_15,
		d1_load=>Net_15,
		ce0=>\PWM_Front:PWMUDB:cmp1_eq\,
		cl0=>\PWM_Front:PWMUDB:cmp1_less\,
		z0=>\PWM_Front:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_Front:PWMUDB:cmp2_eq\,
		cl1=>\PWM_Front:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_Front:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_Front:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>Net_15,
		co=>open,
		sir=>Net_15,
		sor=>open,
		sil=>Net_15,
		sol=>open,
		msbi=>Net_15,
		msbo=>open,
		cei=>(Net_15, Net_15),
		ceo=>open,
		cli=>(Net_15, Net_15),
		clo=>open,
		zi=>(Net_15, Net_15),
		zo=>open,
		fi=>(Net_15, Net_15),
		fo=>open,
		capi=>(Net_15, Net_15),
		capo=>open,
		cfbi=>Net_15,
		cfbo=>open,
		pi=>(Net_15, Net_15, Net_15, Net_15,
			Net_15, Net_15, Net_15, Net_15),
		po=>open);
\PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>Net_15,
		y=>\PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>Net_15,
		y=>\PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>Net_15,
		y=>\PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\);
Clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"30cf04eb-d4f8-4f14-9ebb-669a7c2a72c8",
		source_clock_id=>"",
		divisor=>0,
		period=>"259740259.74026",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_412,
		dig_domain_out=>open);
InhB_Front_Right:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"10bb536b-29da-4c92-890c-d6a9a83780a2",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_1088,
		fb=>(tmpFB_0__InhB_Front_Right_net_0),
		analog=>(open),
		io=>(tmpIO_0__InhB_Front_Right_net_0),
		siovref=>(tmpSIOVREF__InhB_Front_Right_net_0),
		annotation=>(open),
		in_clock=>Net_15,
		in_clock_en=>one,
		in_reset=>Net_15,
		out_clock=>Net_15,
		out_clock_en=>one,
		out_reset=>Net_15,
		interrupt=>tmpINTERRUPT_0__InhB_Front_Right_net_0);
InhA_Front_Right:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b69cf95c-6e8f-40d4-b61a-8da7d27eb1c7",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_1085,
		fb=>(tmpFB_0__InhA_Front_Right_net_0),
		analog=>(open),
		io=>(tmpIO_0__InhA_Front_Right_net_0),
		siovref=>(tmpSIOVREF__InhA_Front_Right_net_0),
		annotation=>(open),
		in_clock=>Net_15,
		in_clock_en=>one,
		in_reset=>Net_15,
		out_clock=>Net_15,
		out_clock_en=>one,
		out_reset=>Net_15,
		interrupt=>tmpINTERRUPT_0__InhA_Front_Right_net_0);
InhB_Back_Right:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"45efc77a-eb47-4018-8ba5-f55231442406",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_1086,
		fb=>(tmpFB_0__InhB_Back_Right_net_0),
		analog=>(open),
		io=>(tmpIO_0__InhB_Back_Right_net_0),
		siovref=>(tmpSIOVREF__InhB_Back_Right_net_0),
		annotation=>(open),
		in_clock=>Net_15,
		in_clock_en=>one,
		in_reset=>Net_15,
		out_clock=>Net_15,
		out_clock_en=>one,
		out_reset=>Net_15,
		interrupt=>tmpINTERRUPT_0__InhB_Back_Right_net_0);
InhA_Back_Right:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"a2998cac-efaa-4eca-9640-cdabea134b26",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_1087,
		fb=>(tmpFB_0__InhA_Back_Right_net_0),
		analog=>(open),
		io=>(tmpIO_0__InhA_Back_Right_net_0),
		siovref=>(tmpSIOVREF__InhA_Back_Right_net_0),
		annotation=>(open),
		in_clock=>Net_15,
		in_clock_en=>one,
		in_reset=>Net_15,
		out_clock=>Net_15,
		out_clock_en=>one,
		out_reset=>Net_15,
		interrupt=>tmpINTERRUPT_0__InhA_Back_Right_net_0);
InhA_Back_Left:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"17745d43-0062-4c44-90fc-f7551e4252bc",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_1089,
		fb=>(tmpFB_0__InhA_Back_Left_net_0),
		analog=>(open),
		io=>(tmpIO_0__InhA_Back_Left_net_0),
		siovref=>(tmpSIOVREF__InhA_Back_Left_net_0),
		annotation=>(open),
		in_clock=>Net_15,
		in_clock_en=>one,
		in_reset=>Net_15,
		out_clock=>Net_15,
		out_clock_en=>one,
		out_reset=>Net_15,
		interrupt=>tmpINTERRUPT_0__InhA_Back_Left_net_0);
InhB_Back_Left:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b3f04ebb-f9ac-4663-a9ad-0dc8ed194f8a",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_1090,
		fb=>(tmpFB_0__InhB_Back_Left_net_0),
		analog=>(open),
		io=>(tmpIO_0__InhB_Back_Left_net_0),
		siovref=>(tmpSIOVREF__InhB_Back_Left_net_0),
		annotation=>(open),
		in_clock=>Net_15,
		in_clock_en=>one,
		in_reset=>Net_15,
		out_clock=>Net_15,
		out_clock_en=>one,
		out_reset=>Net_15,
		interrupt=>tmpINTERRUPT_0__InhB_Back_Left_net_0);
InhB_Front_Left:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"cd835cff-8822-46a0-8cf0-c7cc8c63b269",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_1091,
		fb=>(tmpFB_0__InhB_Front_Left_net_0),
		analog=>(open),
		io=>(tmpIO_0__InhB_Front_Left_net_0),
		siovref=>(tmpSIOVREF__InhB_Front_Left_net_0),
		annotation=>(open),
		in_clock=>Net_15,
		in_clock_en=>one,
		in_reset=>Net_15,
		out_clock=>Net_15,
		out_clock_en=>one,
		out_reset=>Net_15,
		interrupt=>tmpINTERRUPT_0__InhB_Front_Left_net_0);
InhA_Front_Left:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e5190e01-b2b5-439f-b6a7-661001b2f1d8",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_1092,
		fb=>(tmpFB_0__InhA_Front_Left_net_0),
		analog=>(open),
		io=>(tmpIO_0__InhA_Front_Left_net_0),
		siovref=>(tmpSIOVREF__InhA_Front_Left_net_0),
		annotation=>(open),
		in_clock=>Net_15,
		in_clock_en=>one,
		in_reset=>Net_15,
		out_clock=>Net_15,
		out_clock_en=>one,
		out_reset=>Net_15,
		interrupt=>tmpINTERRUPT_0__InhA_Front_Left_net_0);
PWM_Front_Left:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1cadbf08-0cc2-4796-ac4f-3f01d955374b",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_463,
		fb=>(tmpFB_0__PWM_Front_Left_net_0),
		analog=>(open),
		io=>(tmpIO_0__PWM_Front_Left_net_0),
		siovref=>(tmpSIOVREF__PWM_Front_Left_net_0),
		annotation=>(open),
		in_clock=>Net_15,
		in_clock_en=>one,
		in_reset=>Net_15,
		out_clock=>Net_15,
		out_clock_en=>one,
		out_reset=>Net_15,
		interrupt=>tmpINTERRUPT_0__PWM_Front_Left_net_0);
PWM_Front_Right:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"29d3cbc8-5d0c-4623-be1b-76d29032a776",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_475,
		fb=>(tmpFB_0__PWM_Front_Right_net_0),
		analog=>(open),
		io=>(tmpIO_0__PWM_Front_Right_net_0),
		siovref=>(tmpSIOVREF__PWM_Front_Right_net_0),
		annotation=>(open),
		in_clock=>Net_15,
		in_clock_en=>one,
		in_reset=>Net_15,
		out_clock=>Net_15,
		out_clock_en=>one,
		out_reset=>Net_15,
		interrupt=>tmpINTERRUPT_0__PWM_Front_Right_net_0);
\PWM_Back:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_867,
		enable=>one,
		clock_out=>\PWM_Back:PWMUDB:ClockOutFromEnBlock\);
\PWM_Back:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>Net_15,
		clock=>\PWM_Back:PWMUDB:ClockOutFromEnBlock\,
		control=>(\PWM_Back:PWMUDB:control_7\, \PWM_Back:PWMUDB:control_6\, \PWM_Back:PWMUDB:control_5\, \PWM_Back:PWMUDB:control_4\,
			\PWM_Back:PWMUDB:control_3\, \PWM_Back:PWMUDB:control_2\, \PWM_Back:PWMUDB:control_1\, \PWM_Back:PWMUDB:control_0\));
\PWM_Back:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>Net_15,
		clock=>\PWM_Back:PWMUDB:ClockOutFromEnBlock\,
		status=>(Net_15, \PWM_Back:PWMUDB:status_5\, Net_15, \PWM_Back:PWMUDB:status_3\,
			\PWM_Back:PWMUDB:status_2\, \PWM_Back:PWMUDB:status_1\, \PWM_Back:PWMUDB:status_0\),
		interrupt=>\PWM_Back:Net_55\);
\PWM_Back:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>Net_15,
		clk=>\PWM_Back:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_Back:PWMUDB:tc_i\, \PWM_Back:PWMUDB:runmode_enable\, Net_15),
		route_si=>Net_15,
		route_ci=>Net_15,
		f0_load=>Net_15,
		f1_load=>Net_15,
		d0_load=>Net_15,
		d1_load=>Net_15,
		ce0=>\PWM_Back:PWMUDB:cmp1_eq\,
		cl0=>\PWM_Back:PWMUDB:cmp1_less\,
		z0=>\PWM_Back:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_Back:PWMUDB:cmp2_eq\,
		cl1=>\PWM_Back:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_Back:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_Back:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>Net_15,
		co=>open,
		sir=>Net_15,
		sor=>open,
		sil=>Net_15,
		sol=>open,
		msbi=>Net_15,
		msbo=>open,
		cei=>(Net_15, Net_15),
		ceo=>open,
		cli=>(Net_15, Net_15),
		clo=>open,
		zi=>(Net_15, Net_15),
		zo=>open,
		fi=>(Net_15, Net_15),
		fo=>open,
		capi=>(Net_15, Net_15),
		capo=>open,
		cfbi=>Net_15,
		cfbo=>open,
		pi=>(Net_15, Net_15, Net_15, Net_15,
			Net_15, Net_15, Net_15, Net_15),
		po=>open);
\PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>Net_15,
		y=>\PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>Net_15,
		y=>\PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>Net_15,
		y=>\PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\);
Clock_2:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"1e8ae013-8ca7-407f-8edc-0beb66332f47",
		source_clock_id=>"",
		divisor=>0,
		period=>"259740259.74026",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_867,
		dig_domain_out=>open);
PWM_Back_Left:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b88059e7-04fd-432c-bd97-cd308e17f709",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_869,
		fb=>(tmpFB_0__PWM_Back_Left_net_0),
		analog=>(open),
		io=>(tmpIO_0__PWM_Back_Left_net_0),
		siovref=>(tmpSIOVREF__PWM_Back_Left_net_0),
		annotation=>(open),
		in_clock=>Net_15,
		in_clock_en=>one,
		in_reset=>Net_15,
		out_clock=>Net_15,
		out_clock_en=>one,
		out_reset=>Net_15,
		interrupt=>tmpINTERRUPT_0__PWM_Back_Left_net_0);
PWM_Back_Right:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"540366b8-a138-484d-9d97-fac57707f1bb",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_870,
		fb=>(tmpFB_0__PWM_Back_Right_net_0),
		analog=>(open),
		io=>(tmpIO_0__PWM_Back_Right_net_0),
		siovref=>(tmpSIOVREF__PWM_Back_Right_net_0),
		annotation=>(open),
		in_clock=>Net_15,
		in_clock_en=>one,
		in_reset=>Net_15,
		out_clock=>Net_15,
		out_clock_en=>one,
		out_reset=>Net_15,
		interrupt=>tmpINTERRUPT_0__PWM_Back_Right_net_0);
Interrupt_Xbee:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_1269);
\Out_MAX232:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>Net_15,
		r=>Net_15,
		clk=>\Out_MAX232:PWMUDB:ClockOutFromEnBlock\,
		q=>\Out_MAX232:PWMUDB:min_kill_reg\);
\Out_MAX232:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>Net_15,
		clk=>\Out_MAX232:PWMUDB:ClockOutFromEnBlock\,
		q=>\Out_MAX232:PWMUDB:prevCapture\);
\Out_MAX232:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>Net_15,
		clk=>\Out_MAX232:PWMUDB:ClockOutFromEnBlock\,
		q=>\Out_MAX232:PWMUDB:trig_last\);
\Out_MAX232:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>Net_23,
		s=>Net_15,
		r=>Net_15,
		clk=>\Out_MAX232:PWMUDB:ClockOutFromEnBlock\,
		q=>\Out_MAX232:PWMUDB:runmode_enable\);
\Out_MAX232:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\Out_MAX232:PWMUDB:sc_kill_tmp\\D\,
		clk=>\Out_MAX232:PWMUDB:ClockOutFromEnBlock\,
		q=>\Out_MAX232:PWMUDB:sc_kill_tmp\);
\Out_MAX232:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>Net_15,
		r=>Net_15,
		clk=>\Out_MAX232:PWMUDB:ClockOutFromEnBlock\,
		q=>\Out_MAX232:PWMUDB:ltch_kill_reg\);
\Out_MAX232:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\Out_MAX232:PWMUDB:dith_count_1\\D\,
		s=>Net_15,
		r=>Net_15,
		clk=>\Out_MAX232:PWMUDB:ClockOutFromEnBlock\,
		q=>\Out_MAX232:PWMUDB:dith_count_1\);
\Out_MAX232:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\Out_MAX232:PWMUDB:dith_count_0\\D\,
		s=>Net_15,
		r=>Net_15,
		clk=>\Out_MAX232:PWMUDB:ClockOutFromEnBlock\,
		q=>\Out_MAX232:PWMUDB:dith_count_0\);
\Out_MAX232:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>Net_15,
		clk=>\Out_MAX232:PWMUDB:ClockOutFromEnBlock\,
		q=>\Out_MAX232:PWMUDB:pwm_i_reg\);
\Out_MAX232:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>\Out_MAX232:PWMUDB:pwm1_i\,
		clk=>\Out_MAX232:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_735);
\Out_MAX232:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>\Out_MAX232:PWMUDB:pwm2_i\,
		clk=>\Out_MAX232:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_415);
\Out_MAX232:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\Out_MAX232:PWMUDB:tc_i_reg\\D\,
		clk=>\Out_MAX232:PWMUDB:ClockOutFromEnBlock\,
		q=>\Out_MAX232:PWMUDB:tc_i_reg\);
\Timer_TX:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>Net_15,
		clk=>\Timer_TX:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_TX:TimerUDB:capture_last\);
\Timer_TX:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Timer_TX:TimerUDB:status_tc\,
		clk=>\Timer_TX:TimerUDB:ClockOutFromEnBlock\,
		q=>Net_1052);
\Timer_TX:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\Timer_TX:TimerUDB:control_7\,
		clk=>\Timer_TX:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_TX:TimerUDB:hwEnable_reg\);
\Timer_TX:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>Net_15,
		clk=>\Timer_TX:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_TX:TimerUDB:capture_out_reg_i\);
cy_tff_1:cy_dff
	PORT MAP(d=>cy_tff_1D,
		clk=>Net_1020,
		q=>Net_860);
\Chronometer:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>Net_15,
		clk=>\Chronometer:CounterUDB:ClockOutFromEnBlock\,
		q=>\Chronometer:CounterUDB:prevCapture\);
\Chronometer:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\Chronometer:CounterUDB:per_equal\,
		clk=>\Chronometer:CounterUDB:ClockOutFromEnBlock\,
		q=>\Chronometer:CounterUDB:overflow_reg_i\);
\Chronometer:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>Net_15,
		clk=>\Chronometer:CounterUDB:ClockOutFromEnBlock\,
		q=>\Chronometer:CounterUDB:underflow_reg_i\);
\Chronometer:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Chronometer:CounterUDB:per_equal\,
		clk=>\Chronometer:CounterUDB:ClockOutFromEnBlock\,
		q=>\Chronometer:CounterUDB:tc_reg_i\);
\Chronometer:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\Chronometer:CounterUDB:cmp_out_i\,
		clk=>\Chronometer:CounterUDB:ClockOutFromEnBlock\,
		q=>\Chronometer:CounterUDB:prevCompare\);
\Chronometer:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\Chronometer:CounterUDB:cmp_out_i\,
		clk=>\Chronometer:CounterUDB:ClockOutFromEnBlock\,
		q=>\Chronometer:CounterUDB:cmp_out_reg_i\);
\Chronometer:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>Net_960,
		clk=>\Chronometer:CounterUDB:ClockOutFromEnBlock\,
		q=>\Chronometer:CounterUDB:count_stored_i\);
\Counter_Pulses:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>Net_15,
		clk=>\Counter_Pulses:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_Pulses:CounterUDB:prevCapture\);
\Counter_Pulses:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>Net_15,
		clk=>\Counter_Pulses:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_Pulses:CounterUDB:overflow_reg_i\);
\Counter_Pulses:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>\Counter_Pulses:CounterUDB:reload\,
		clk=>\Counter_Pulses:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_Pulses:CounterUDB:underflow_reg_i\);
\Counter_Pulses:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Counter_Pulses:CounterUDB:reload\,
		clk=>\Counter_Pulses:CounterUDB:ClockOutFromEnBlock\,
		q=>Net_806);
\Counter_Pulses:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\Counter_Pulses:CounterUDB:cmp_out_i\,
		clk=>\Counter_Pulses:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_Pulses:CounterUDB:prevCompare\);
\Counter_Pulses:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\Counter_Pulses:CounterUDB:cmp_out_i\,
		clk=>\Counter_Pulses:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_Pulses:CounterUDB:cmp_out_reg_i\);
\Counter_Pulses:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>Net_415,
		clk=>\Counter_Pulses:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_Pulses:CounterUDB:count_stored_i\);
cy_srff_1:cy_dff
	PORT MAP(d=>cy_srff_1D,
		clk=>Net_1020,
		q=>Net_23);
cy_srff_2:cy_dff
	PORT MAP(d=>cy_srff_2D,
		clk=>Net_1020,
		q=>Net_937);
\XBee:BUART:reset_reg\:cy_dff
	PORT MAP(d=>Net_15,
		clk=>\XBee:BUART:clock_op\,
		q=>\XBee:BUART:reset_reg\);
\XBee:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\XBee:BUART:rx_state_1\\D\,
		clk=>\XBee:BUART:clock_op\,
		q=>\XBee:BUART:rx_state_1\);
\XBee:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\XBee:BUART:rx_state_0\\D\,
		clk=>\XBee:BUART:clock_op\,
		q=>\XBee:BUART:rx_state_0\);
\XBee:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\XBee:BUART:rx_load_fifo\\D\,
		clk=>\XBee:BUART:clock_op\,
		q=>\XBee:BUART:rx_load_fifo\);
\XBee:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\XBee:BUART:rx_state_3\\D\,
		clk=>\XBee:BUART:clock_op\,
		q=>\XBee:BUART:rx_state_3\);
\XBee:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\XBee:BUART:rx_state_2\\D\,
		clk=>\XBee:BUART:clock_op\,
		q=>\XBee:BUART:rx_state_2\);
\XBee:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\XBee:BUART:rx_bitclk_pre\,
		clk=>\XBee:BUART:clock_op\,
		q=>\XBee:BUART:rx_bitclk_enable\);
\XBee:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\XBee:BUART:rx_state_stop1_reg\\D\,
		clk=>\XBee:BUART:clock_op\,
		q=>\XBee:BUART:rx_state_stop1_reg\);
\XBee:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\XBee:BUART:pollcount_1\\D\,
		clk=>\XBee:BUART:clock_op\,
		q=>\XBee:BUART:pollcount_1\);
\XBee:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\XBee:BUART:pollcount_0\\D\,
		clk=>\XBee:BUART:clock_op\,
		q=>\XBee:BUART:pollcount_0\);
\XBee:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>Net_15,
		clk=>\XBee:BUART:clock_op\,
		q=>\XBee:BUART:rx_markspace_status\);
\XBee:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>Net_15,
		clk=>\XBee:BUART:clock_op\,
		q=>\XBee:BUART:rx_status_2\);
\XBee:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\XBee:BUART:rx_stop_bit_error\\D\,
		clk=>\XBee:BUART:clock_op\,
		q=>\XBee:BUART:rx_status_3\);
\XBee:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>Net_15,
		clk=>\XBee:BUART:clock_op\,
		q=>\XBee:BUART:rx_addr_match_status\);
\XBee:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\XBee:BUART:rx_markspace_pre\,
		clk=>\XBee:BUART:clock_op\,
		q=>\XBee:BUART:rx_markspace_pre\);
\XBee:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\XBee:BUART:rx_parity_error_pre\,
		clk=>\XBee:BUART:clock_op\,
		q=>\XBee:BUART:rx_parity_error_pre\);
\XBee:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>Net_15,
		clk=>\XBee:BUART:clock_op\,
		q=>\XBee:BUART:rx_break_status\);
\XBee:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\XBee:BUART:rx_address_detected\\D\,
		clk=>\XBee:BUART:clock_op\,
		q=>\XBee:BUART:rx_address_detected\);
\XBee:BUART:rx_last\:cy_dff
	PORT MAP(d=>\XBee:BUART:rx_last\\D\,
		clk=>\XBee:BUART:clock_op\,
		q=>\XBee:BUART:rx_last\);
\XBee:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\XBee:BUART:rx_parity_bit\,
		clk=>\XBee:BUART:clock_op\,
		q=>\XBee:BUART:rx_parity_bit\);
\PWM_Front:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>Net_15,
		r=>Net_15,
		clk=>\PWM_Front:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Front:PWMUDB:min_kill_reg\);
\PWM_Front:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>Net_15,
		clk=>\PWM_Front:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Front:PWMUDB:prevCapture\);
\PWM_Front:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>Net_15,
		clk=>\PWM_Front:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Front:PWMUDB:trig_last\);
\PWM_Front:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_Front:PWMUDB:control_7\,
		s=>Net_15,
		r=>Net_15,
		clk=>\PWM_Front:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Front:PWMUDB:runmode_enable\);
\PWM_Front:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_Front:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_Front:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Front:PWMUDB:sc_kill_tmp\);
\PWM_Front:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>Net_15,
		r=>Net_15,
		clk=>\PWM_Front:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Front:PWMUDB:ltch_kill_reg\);
\PWM_Front:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_Front:PWMUDB:dith_count_1\\D\,
		s=>Net_15,
		r=>Net_15,
		clk=>\PWM_Front:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Front:PWMUDB:dith_count_1\);
\PWM_Front:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_Front:PWMUDB:dith_count_0\\D\,
		s=>Net_15,
		r=>Net_15,
		clk=>\PWM_Front:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Front:PWMUDB:dith_count_0\);
\PWM_Front:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWM_Front:PWMUDB:cmp1_less\,
		clk=>\PWM_Front:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Front:PWMUDB:prevCompare1\);
\PWM_Front:PWMUDB:prevCompare2\:cy_dff
	PORT MAP(d=>\PWM_Front:PWMUDB:cmp2_less\,
		clk=>\PWM_Front:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Front:PWMUDB:prevCompare2\);
\PWM_Front:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM_Front:PWMUDB:cmp1_status\,
		s=>Net_15,
		r=>Net_15,
		clk=>\PWM_Front:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Front:PWMUDB:status_0\);
\PWM_Front:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM_Front:PWMUDB:cmp2_status\,
		s=>Net_15,
		r=>Net_15,
		clk=>\PWM_Front:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Front:PWMUDB:status_1\);
\PWM_Front:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>Net_15,
		s=>Net_15,
		r=>Net_15,
		clk=>\PWM_Front:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Front:PWMUDB:status_5\);
\PWM_Front:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>Net_15,
		clk=>\PWM_Front:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Front:PWMUDB:pwm_i_reg\);
\PWM_Front:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>\PWM_Front:PWMUDB:pwm1_i\,
		clk=>\PWM_Front:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_463);
\PWM_Front:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>\PWM_Front:PWMUDB:pwm2_i\,
		clk=>\PWM_Front:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_475);
\PWM_Front:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWM_Front:PWMUDB:status_2\,
		clk=>\PWM_Front:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Front:PWMUDB:tc_i_reg\);
\PWM_Back:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>Net_15,
		r=>Net_15,
		clk=>\PWM_Back:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Back:PWMUDB:min_kill_reg\);
\PWM_Back:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>Net_15,
		clk=>\PWM_Back:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Back:PWMUDB:prevCapture\);
\PWM_Back:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>Net_15,
		clk=>\PWM_Back:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Back:PWMUDB:trig_last\);
\PWM_Back:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_Back:PWMUDB:control_7\,
		s=>Net_15,
		r=>Net_15,
		clk=>\PWM_Back:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Back:PWMUDB:runmode_enable\);
\PWM_Back:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_Back:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_Back:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Back:PWMUDB:sc_kill_tmp\);
\PWM_Back:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>Net_15,
		r=>Net_15,
		clk=>\PWM_Back:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Back:PWMUDB:ltch_kill_reg\);
\PWM_Back:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_Back:PWMUDB:dith_count_1\\D\,
		s=>Net_15,
		r=>Net_15,
		clk=>\PWM_Back:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Back:PWMUDB:dith_count_1\);
\PWM_Back:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_Back:PWMUDB:dith_count_0\\D\,
		s=>Net_15,
		r=>Net_15,
		clk=>\PWM_Back:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Back:PWMUDB:dith_count_0\);
\PWM_Back:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWM_Back:PWMUDB:cmp1_less\,
		clk=>\PWM_Back:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Back:PWMUDB:prevCompare1\);
\PWM_Back:PWMUDB:prevCompare2\:cy_dff
	PORT MAP(d=>\PWM_Back:PWMUDB:cmp2_less\,
		clk=>\PWM_Back:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Back:PWMUDB:prevCompare2\);
\PWM_Back:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM_Back:PWMUDB:cmp1_status\,
		s=>Net_15,
		r=>Net_15,
		clk=>\PWM_Back:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Back:PWMUDB:status_0\);
\PWM_Back:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM_Back:PWMUDB:cmp2_status\,
		s=>Net_15,
		r=>Net_15,
		clk=>\PWM_Back:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Back:PWMUDB:status_1\);
\PWM_Back:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>Net_15,
		s=>Net_15,
		r=>Net_15,
		clk=>\PWM_Back:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Back:PWMUDB:status_5\);
\PWM_Back:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>Net_15,
		clk=>\PWM_Back:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Back:PWMUDB:pwm_i_reg\);
\PWM_Back:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>\PWM_Back:PWMUDB:pwm1_i\,
		clk=>\PWM_Back:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_869);
\PWM_Back:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>\PWM_Back:PWMUDB:pwm2_i\,
		clk=>\PWM_Back:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_870);
\PWM_Back:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWM_Back:PWMUDB:status_2\,
		clk=>\PWM_Back:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Back:PWMUDB:tc_i_reg\);

END R_T_L;
