;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-40
	MOV -7, <-20
	DJN -1, @-20
	SUB @127, 100
	JMZ 121, -108
	JMZ 121, -108
	SUB @-23, 4
	SPL 0, <332
	SUB 1, <-1
	ADD #17, <0
	SUB #12, @200
	SUB @-23, 4
	SUB 230, @80
	SLT #21, -108
	SUB 12, @-10
	SLT #21, -108
	JMZ 203, @120
	SUB 1, <-1
	SUB #12, @10
	SUB 27, @12
	SLT 121, 0
	ADD #17, <0
	SUB -7, <-20
	SUB 10, 0
	SUB @-23, 4
	SUB @-23, 4
	SUB 230, @80
	SUB 230, @80
	SUB 27, @12
	SUB 20, 12
	SUB 20, 12
	SLT 121, -108
	JMZ 203, @120
	JMZ 203, @120
	MOV -1, <-40
	JMN -101, @-1
	MOV -1, <-40
	CMP -207, <-120
	SUB @127, 100
	MOV -1, <-40
	MOV -1, <-40
	SUB -207, <-120
	SPL 0, <332
	MOV -7, <-20
	CMP -207, <-120
	SPL 0, <332
	SPL 0, <332
	SUB 121, 106
	SUB 20, 12
	MOV -1, <-40
	MOV -7, <-20
