#! /Users/yatagaclapotk/Programs/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20250103-17-g30123f894)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/Users/yatagaclapotk/Programs/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/Users/yatagaclapotk/Programs/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/Users/yatagaclapotk/Programs/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/Users/yatagaclapotk/Programs/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/Users/yatagaclapotk/Programs/oss-cad-suite/lib/ivl/va_math.vpi";
S_0x146005a00 .scope module, "RAM" "RAM" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 12 "addr";
    .port_info 2 /INPUT 16 "data_in";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /OUTPUT 16 "data_out";
o0x148040010 .functor BUFZ 12, c4<zzzzzzzzzzzz>; HiZ drive
v0x14600b110_0 .net "addr", 11 0, o0x148040010;  0 drivers
o0x148040040 .functor BUFZ 1, c4<z>; HiZ drive
v0x14601af40_0 .net "clk", 0 0, o0x148040040;  0 drivers
o0x148040070 .functor BUFZ 16, c4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x14601afe0_0 .net "data_in", 15 0, o0x148040070;  0 drivers
v0x14601b080_0 .var "data_out", 15 0;
v0x14601b130 .array "mem", 4095 0, 15 0;
o0x1480400d0 .functor BUFZ 1, c4<z>; HiZ drive
v0x14601b210_0 .net "we", 0 0, o0x1480400d0;  0 drivers
E_0x146006900 .event anyedge, v0x14601af40_0;
    .scope S_0x146005a00;
T_0 ;
    %pushi/vec4 8200, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14601b130, 4, 0;
    %pushi/vec4 8, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14601b130, 4, 0;
    %pushi/vec4 63488, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14601b130, 4, 0;
    %pushi/vec4 62464, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14601b130, 4, 0;
    %pushi/vec4 28673, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14601b130, 4, 0;
    %pushi/vec4 2, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14601b130, 4, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x14601b130, 4;
    %store/vec4 v0x14601b080_0, 0, 16;
    %end;
    .thread T_0;
    .scope S_0x146005a00;
T_1 ;
    %wait E_0x146006900;
    %load/vec4 v0x14600b110_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x14601b130, 4;
    %assign/vec4 v0x14601b080_0, 0;
    %load/vec4 v0x14601b210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x14601afe0_0;
    %load/vec4 v0x14600b110_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14601b130, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "/Users/yatagaclapotk/Desktop/Genel_Calismalar/FPGA/verilog_sorular/CPU/CPU/src/RAM.v";
