Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Aug 20 00:43:50 2021
| Host         : OMEN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_microscopio_timing_summary_routed.rpt -pb top_microscopio_timing_summary_routed.pb -rpx top_microscopio_timing_summary_routed.rpx -warn_on_violation
| Design       : top_microscopio
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 26 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 55 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.838        0.000                      0                 4125        0.060        0.000                      0                 4125        3.750        0.000                       0                  1079  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.838        0.000                      0                 4125        0.060        0.000                      0                 4125        3.750        0.000                       0                  1079  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.838ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.838ns  (required time - arrival time)
  Source:                 m_top_ov7670/I_fb_orig/ram_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_top_ov7670/I_fb_proc/ram_reg_0_1/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.695ns  (logic 3.669ns (42.195%)  route 5.026ns (57.805%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.989ns = ( 14.989 - 10.000 ) 
    Source Clock Delay      (SCD):    5.366ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1078, routed)        1.764     5.366    m_top_ov7670/I_fb_orig/clk_IBUF_BUFG
    RAMB36_X3Y12         RAMB36E1                                     r  m_top_ov7670/I_fb_orig/ram_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.238 r  m_top_ov7670/I_fb_orig/ram_reg_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.303    m_top_ov7670/I_fb_orig/ram_reg_0_3_n_1
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.728 r  m_top_ov7670/I_fb_orig/ram_reg_1_3/DOBDO[0]
                         net (fo=3, routed)           1.260     9.988    m_top_ov7670/I_fb_orig/ram_reg_1_3_n_67
    SLICE_X65Y66         LUT5 (Prop_lut5_I1_O)        0.124    10.112 f  m_top_ov7670/I_fb_orig/ram_reg_0_0_i_55/O
                         net (fo=8, routed)           1.658    11.770    m_top_ov7670/I_fb_orig/ram_reg_0_0_i_55_n_0
    SLICE_X35Y64         LUT4 (Prop_lut4_I0_O)        0.124    11.894 r  m_top_ov7670/I_fb_orig/ram_reg_0_1_i_5/O
                         net (fo=1, routed)           0.607    12.501    m_top_ov7670/I_edge_proc/ram_reg_1_1__0_0
    SLICE_X34Y65         LUT6 (Prop_lut6_I5_O)        0.124    12.625 r  m_top_ov7670/I_edge_proc/ram_reg_0_1_i_1/O
                         net (fo=3, routed)           1.436    14.062    m_top_ov7670/I_fb_proc/dina_0[1]
    RAMB36_X0Y10         RAMB36E1                                     r  m_top_ov7670/I_fb_proc/ram_reg_0_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1078, routed)        1.567    14.989    m_top_ov7670/I_fb_proc/clk_IBUF_BUFG
    RAMB36_X0Y10         RAMB36E1                                     r  m_top_ov7670/I_fb_proc/ram_reg_0_1/CLKARDCLK
                         clock pessimism              0.187    15.176    
                         clock uncertainty           -0.035    15.141    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241    14.900    m_top_ov7670/I_fb_proc/ram_reg_0_1
  -------------------------------------------------------------------
                         required time                         14.900    
                         arrival time                         -14.062    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.940ns  (required time - arrival time)
  Source:                 m_top_ov7670/I_fb_orig/ram_reg_0_11/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_top_ov7670/I_fb_proc/ram_reg_1_4/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.672ns  (logic 3.669ns (42.306%)  route 5.003ns (57.694%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns = ( 14.974 - 10.000 ) 
    Source Clock Delay      (SCD):    5.272ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1078, routed)        1.670     5.272    m_top_ov7670/I_fb_orig/clk_IBUF_BUFG
    RAMB36_X1Y17         RAMB36E1                                     r  m_top_ov7670/I_fb_orig/ram_reg_0_11/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.144 r  m_top_ov7670/I_fb_orig/ram_reg_0_11/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.209    m_top_ov7670/I_fb_orig/ram_reg_0_11_n_1
    RAMB36_X1Y18         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.634 r  m_top_ov7670/I_fb_orig/ram_reg_1_11/DOBDO[0]
                         net (fo=2, routed)           1.153     9.787    m_top_ov7670/I_fb_orig/ram_reg_1_11_n_67
    SLICE_X58Y78         LUT5 (Prop_lut5_I1_O)        0.124     9.911 f  m_top_ov7670/I_fb_orig/ram_reg_0_8_i_4/O
                         net (fo=11, routed)          1.439    11.350    m_top_ov7670/I_fb_orig/ram_reg_0_8_i_4_n_0
    SLICE_X60Y65         LUT4 (Prop_lut4_I1_O)        0.124    11.474 r  m_top_ov7670/I_fb_orig/ram_reg_0_4_i_35/O
                         net (fo=1, routed)           0.582    12.056    m_top_ov7670/I_edge_proc/ram_reg_1_4__0_0
    SLICE_X58Y65         LUT6 (Prop_lut6_I5_O)        0.124    12.180 r  m_top_ov7670/I_edge_proc/ram_reg_0_4_i_31/O
                         net (fo=3, routed)           1.764    13.945    m_top_ov7670/I_fb_proc/dina_0[4]
    RAMB36_X0Y14         RAMB36E1                                     r  m_top_ov7670/I_fb_proc/ram_reg_1_4/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1078, routed)        1.552    14.974    m_top_ov7670/I_fb_proc/clk_IBUF_BUFG
    RAMB36_X0Y14         RAMB36E1                                     r  m_top_ov7670/I_fb_proc/ram_reg_1_4/CLKARDCLK
                         clock pessimism              0.187    15.161    
                         clock uncertainty           -0.035    15.126    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241    14.885    m_top_ov7670/I_fb_proc/ram_reg_1_4
  -------------------------------------------------------------------
                         required time                         14.885    
                         arrival time                         -13.945    
  -------------------------------------------------------------------
                         slack                                  0.940    

Slack (MET) :             0.985ns  (required time - arrival time)
  Source:                 m_top_ov7670/I_fb_orig/ram_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_top_ov7670/I_fb_proc/ram_reg_1_1/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.547ns  (logic 3.669ns (42.926%)  route 4.878ns (57.074%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.988ns = ( 14.988 - 10.000 ) 
    Source Clock Delay      (SCD):    5.366ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1078, routed)        1.764     5.366    m_top_ov7670/I_fb_orig/clk_IBUF_BUFG
    RAMB36_X3Y12         RAMB36E1                                     r  m_top_ov7670/I_fb_orig/ram_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.238 r  m_top_ov7670/I_fb_orig/ram_reg_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.303    m_top_ov7670/I_fb_orig/ram_reg_0_3_n_1
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.728 r  m_top_ov7670/I_fb_orig/ram_reg_1_3/DOBDO[0]
                         net (fo=3, routed)           1.260     9.988    m_top_ov7670/I_fb_orig/ram_reg_1_3_n_67
    SLICE_X65Y66         LUT5 (Prop_lut5_I1_O)        0.124    10.112 f  m_top_ov7670/I_fb_orig/ram_reg_0_0_i_55/O
                         net (fo=8, routed)           1.658    11.770    m_top_ov7670/I_fb_orig/ram_reg_0_0_i_55_n_0
    SLICE_X35Y64         LUT4 (Prop_lut4_I0_O)        0.124    11.894 r  m_top_ov7670/I_fb_orig/ram_reg_0_1_i_5/O
                         net (fo=1, routed)           0.607    12.501    m_top_ov7670/I_edge_proc/ram_reg_1_1__0_0
    SLICE_X34Y65         LUT6 (Prop_lut6_I5_O)        0.124    12.625 r  m_top_ov7670/I_edge_proc/ram_reg_0_1_i_1/O
                         net (fo=3, routed)           1.288    13.913    m_top_ov7670/I_fb_proc/dina_0[1]
    RAMB36_X0Y11         RAMB36E1                                     r  m_top_ov7670/I_fb_proc/ram_reg_1_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1078, routed)        1.566    14.988    m_top_ov7670/I_fb_proc/clk_IBUF_BUFG
    RAMB36_X0Y11         RAMB36E1                                     r  m_top_ov7670/I_fb_proc/ram_reg_1_1/CLKARDCLK
                         clock pessimism              0.187    15.175    
                         clock uncertainty           -0.035    15.140    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241    14.899    m_top_ov7670/I_fb_proc/ram_reg_1_1
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                         -13.913    
  -------------------------------------------------------------------
                         slack                                  0.985    

Slack (MET) :             1.023ns  (required time - arrival time)
  Source:                 m_top_ov7670/I_fb_orig/ram_reg_1_7__0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_top_ov7670/I_fb_proc/ram_reg_0_11/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.675ns  (logic 3.056ns (35.228%)  route 5.619ns (64.772%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.157ns = ( 15.157 - 10.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1078, routed)        1.767     5.369    m_top_ov7670/I_fb_orig/clk_IBUF_BUFG
    RAMB36_X3Y11         RAMB36E1                                     r  m_top_ov7670/I_fb_orig/ram_reg_1_7__0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.823 r  m_top_ov7670/I_fb_orig/ram_reg_1_7__0/DOBDO[0]
                         net (fo=3, routed)           2.253    10.076    m_top_ov7670/I_fb_orig/ram_reg_1_7__0_n_67
    SLICE_X61Y66         LUT5 (Prop_lut5_I4_O)        0.152    10.228 f  m_top_ov7670/I_fb_orig/ram_reg_0_0_i_56/O
                         net (fo=8, routed)           0.601    10.829    m_top_ov7670/I_fb_orig/ram_reg_0_0_i_56_n_0
    SLICE_X64Y66         LUT3 (Prop_lut3_I1_O)        0.326    11.155 r  m_top_ov7670/I_fb_orig/ram_reg_0_8_i_3__0/O
                         net (fo=4, routed)           0.559    11.714    m_top_ov7670/I_fb_orig/ram_reg_0_8_i_3__0_n_0
    SLICE_X62Y73         LUT5 (Prop_lut5_I4_O)        0.124    11.838 r  m_top_ov7670/I_fb_orig/ram_reg_0_11_i_31/O
                         net (fo=3, routed)           2.206    14.044    m_top_ov7670/I_fb_proc/dina_0[11]
    RAMB36_X0Y8          RAMB36E1                                     r  m_top_ov7670/I_fb_proc/ram_reg_0_11/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1078, routed)        1.734    15.157    m_top_ov7670/I_fb_proc/clk_IBUF_BUFG
    RAMB36_X0Y8          RAMB36E1                                     r  m_top_ov7670/I_fb_proc/ram_reg_0_11/CLKARDCLK
                         clock pessimism              0.187    15.344    
                         clock uncertainty           -0.035    15.308    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241    15.067    m_top_ov7670/I_fb_proc/ram_reg_0_11
  -------------------------------------------------------------------
                         required time                         15.067    
                         arrival time                         -14.044    
  -------------------------------------------------------------------
                         slack                                  1.023    

Slack (MET) :             1.026ns  (required time - arrival time)
  Source:                 m_top_ov7670/I_fb_orig/ram_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_top_ov7670/I_fb_proc/ram_reg_1_7/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.654ns  (logic 3.669ns (42.396%)  route 4.985ns (57.604%))
  Logic Levels:           4  (LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns = ( 15.136 - 10.000 ) 
    Source Clock Delay      (SCD):    5.366ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1078, routed)        1.764     5.366    m_top_ov7670/I_fb_orig/clk_IBUF_BUFG
    RAMB36_X3Y12         RAMB36E1                                     r  m_top_ov7670/I_fb_orig/ram_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.238 r  m_top_ov7670/I_fb_orig/ram_reg_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.303    m_top_ov7670/I_fb_orig/ram_reg_0_3_n_1
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.728 r  m_top_ov7670/I_fb_orig/ram_reg_1_3/DOBDO[0]
                         net (fo=3, routed)           1.260     9.988    m_top_ov7670/I_fb_orig/ram_reg_1_3_n_67
    SLICE_X65Y66         LUT5 (Prop_lut5_I1_O)        0.124    10.112 f  m_top_ov7670/I_fb_orig/ram_reg_0_0_i_55/O
                         net (fo=8, routed)           0.861    10.974    m_top_ov7670/I_fb_orig/ram_reg_0_0_i_55_n_0
    SLICE_X59Y64         LUT6 (Prop_lut6_I0_O)        0.124    11.098 r  m_top_ov7670/I_fb_orig/ram_reg_0_7_i_6/O
                         net (fo=1, routed)           0.582    11.680    m_top_ov7670/I_edge_proc/ram_reg_1_7__0_0
    SLICE_X61Y65         LUT6 (Prop_lut6_I5_O)        0.124    11.804 r  m_top_ov7670/I_edge_proc/ram_reg_0_7_i_1/O
                         net (fo=3, routed)           2.216    14.020    m_top_ov7670/I_fb_proc/dina_0[7]
    RAMB36_X1Y2          RAMB36E1                                     r  m_top_ov7670/I_fb_proc/ram_reg_1_7/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1078, routed)        1.713    15.136    m_top_ov7670/I_fb_proc/clk_IBUF_BUFG
    RAMB36_X1Y2          RAMB36E1                                     r  m_top_ov7670/I_fb_proc/ram_reg_1_7/CLKARDCLK
                         clock pessimism              0.187    15.323    
                         clock uncertainty           -0.035    15.287    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241    15.046    m_top_ov7670/I_fb_proc/ram_reg_1_7
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                         -14.020    
  -------------------------------------------------------------------
                         slack                                  1.026    

Slack (MET) :             1.032ns  (required time - arrival time)
  Source:                 m_top_ov7670/I_fb_orig/ram_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_top_ov7670/I_fb_proc/ram_reg_0_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.690ns  (logic 3.669ns (42.221%)  route 5.021ns (57.779%))
  Logic Levels:           4  (LUT4=2 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.180ns = ( 15.180 - 10.000 ) 
    Source Clock Delay      (SCD):    5.368ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1078, routed)        1.766     5.368    m_top_ov7670/I_fb_orig/clk_IBUF_BUFG
    RAMB36_X3Y18         RAMB36E1                                     r  m_top_ov7670/I_fb_orig/ram_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.240 r  m_top_ov7670/I_fb_orig/ram_reg_0_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.305    m_top_ov7670/I_fb_orig/ram_reg_0_0_n_1
    RAMB36_X3Y19         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.730 r  m_top_ov7670/I_fb_orig/ram_reg_1_0/DOBDO[0]
                         net (fo=1, routed)           1.530    10.260    m_top_ov7670/I_fb_orig/ram_reg_1_0_n_67
    SLICE_X62Y82         LUT4 (Prop_lut4_I3_O)        0.124    10.384 r  m_top_ov7670/I_fb_orig/p22[0]_i_1/O
                         net (fo=2, routed)           1.203    11.588    m_top_ov7670/I_fb_orig/D[0]
    SLICE_X61Y66         LUT4 (Prop_lut4_I2_O)        0.124    11.712 r  m_top_ov7670/I_fb_orig/ram_reg_0_0_i_41/O
                         net (fo=1, routed)           0.304    12.016    m_top_ov7670/I_edge_proc/ram_reg_1_0__0_0
    SLICE_X61Y65         LUT6 (Prop_lut6_I5_O)        0.124    12.140 r  m_top_ov7670/I_edge_proc/ram_reg_0_0_i_35/O
                         net (fo=3, routed)           1.919    14.058    m_top_ov7670/I_fb_proc/dina_0[0]
    RAMB36_X2Y5          RAMB36E1                                     r  m_top_ov7670/I_fb_proc/ram_reg_0_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1078, routed)        1.757    15.180    m_top_ov7670/I_fb_proc/clk_IBUF_BUFG
    RAMB36_X2Y5          RAMB36E1                                     r  m_top_ov7670/I_fb_proc/ram_reg_0_0/CLKARDCLK
                         clock pessimism              0.187    15.367    
                         clock uncertainty           -0.035    15.331    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241    15.090    m_top_ov7670/I_fb_proc/ram_reg_0_0
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                         -14.058    
  -------------------------------------------------------------------
                         slack                                  1.032    

Slack (MET) :             1.051ns  (required time - arrival time)
  Source:                 m_top_ov7670/I_fb_orig/ram_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_top_ov7670/I_fb_proc/ram_reg_1_1__0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.532ns  (logic 3.669ns (43.005%)  route 4.863ns (56.995%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.966ns = ( 14.966 - 10.000 ) 
    Source Clock Delay      (SCD):    5.366ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1078, routed)        1.764     5.366    m_top_ov7670/I_fb_orig/clk_IBUF_BUFG
    RAMB36_X3Y12         RAMB36E1                                     r  m_top_ov7670/I_fb_orig/ram_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.238 r  m_top_ov7670/I_fb_orig/ram_reg_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.303    m_top_ov7670/I_fb_orig/ram_reg_0_3_n_1
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.728 r  m_top_ov7670/I_fb_orig/ram_reg_1_3/DOBDO[0]
                         net (fo=3, routed)           1.260     9.988    m_top_ov7670/I_fb_orig/ram_reg_1_3_n_67
    SLICE_X65Y66         LUT5 (Prop_lut5_I1_O)        0.124    10.112 f  m_top_ov7670/I_fb_orig/ram_reg_0_0_i_55/O
                         net (fo=8, routed)           1.658    11.770    m_top_ov7670/I_fb_orig/ram_reg_0_0_i_55_n_0
    SLICE_X35Y64         LUT4 (Prop_lut4_I0_O)        0.124    11.894 r  m_top_ov7670/I_fb_orig/ram_reg_0_1_i_5/O
                         net (fo=1, routed)           0.607    12.501    m_top_ov7670/I_edge_proc/ram_reg_1_1__0_0
    SLICE_X34Y65         LUT6 (Prop_lut6_I5_O)        0.124    12.625 r  m_top_ov7670/I_edge_proc/ram_reg_0_1_i_1/O
                         net (fo=3, routed)           1.273    13.898    m_top_ov7670/I_fb_proc/dina_0[1]
    RAMB36_X1Y13         RAMB36E1                                     r  m_top_ov7670/I_fb_proc/ram_reg_1_1__0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1078, routed)        1.544    14.966    m_top_ov7670/I_fb_proc/clk_IBUF_BUFG
    RAMB36_X1Y13         RAMB36E1                                     r  m_top_ov7670/I_fb_proc/ram_reg_1_1__0/CLKARDCLK
                         clock pessimism              0.259    15.225    
                         clock uncertainty           -0.035    15.190    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241    14.949    m_top_ov7670/I_fb_proc/ram_reg_1_1__0
  -------------------------------------------------------------------
                         required time                         14.949    
                         arrival time                         -13.898    
  -------------------------------------------------------------------
                         slack                                  1.051    

Slack (MET) :             1.066ns  (required time - arrival time)
  Source:                 m_top_ov7670/I_fb_orig/ram_reg_1_7__0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_top_ov7670/I_fb_proc/ram_reg_1_9/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.497ns  (logic 3.056ns (35.966%)  route 5.441ns (64.034%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1078, routed)        1.767     5.369    m_top_ov7670/I_fb_orig/clk_IBUF_BUFG
    RAMB36_X3Y11         RAMB36E1                                     r  m_top_ov7670/I_fb_orig/ram_reg_1_7__0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.823 r  m_top_ov7670/I_fb_orig/ram_reg_1_7__0/DOBDO[0]
                         net (fo=3, routed)           2.253    10.076    m_top_ov7670/I_fb_orig/ram_reg_1_7__0_n_67
    SLICE_X61Y66         LUT5 (Prop_lut5_I4_O)        0.152    10.228 f  m_top_ov7670/I_fb_orig/ram_reg_0_0_i_56/O
                         net (fo=8, routed)           0.601    10.829    m_top_ov7670/I_fb_orig/ram_reg_0_0_i_56_n_0
    SLICE_X64Y66         LUT3 (Prop_lut3_I1_O)        0.326    11.155 r  m_top_ov7670/I_fb_orig/ram_reg_0_8_i_3__0/O
                         net (fo=4, routed)           0.472    11.627    m_top_ov7670/I_fb_orig/ram_reg_0_8_i_3__0_n_0
    SLICE_X63Y67         LUT6 (Prop_lut6_I0_O)        0.124    11.751 r  m_top_ov7670/I_fb_orig/ram_reg_0_9_i_1/O
                         net (fo=3, routed)           2.115    13.866    m_top_ov7670/I_fb_proc/dina_0[9]
    RAMB36_X2Y24         RAMB36E1                                     r  m_top_ov7670/I_fb_proc/ram_reg_1_9/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1078, routed)        1.606    15.028    m_top_ov7670/I_fb_proc/clk_IBUF_BUFG
    RAMB36_X2Y24         RAMB36E1                                     r  m_top_ov7670/I_fb_proc/ram_reg_1_9/CLKARDCLK
                         clock pessimism              0.180    15.208    
                         clock uncertainty           -0.035    15.173    
    RAMB36_X2Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241    14.932    m_top_ov7670/I_fb_proc/ram_reg_1_9
  -------------------------------------------------------------------
                         required time                         14.932    
                         arrival time                         -13.866    
  -------------------------------------------------------------------
                         slack                                  1.066    

Slack (MET) :             1.086ns  (required time - arrival time)
  Source:                 m_top_ov7670/I_fb_orig/ram_reg_0_11/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_top_ov7670/I_fb_proc/ram_reg_0_4/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.532ns  (logic 3.669ns (43.004%)  route 4.863ns (56.996%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.979ns = ( 14.979 - 10.000 ) 
    Source Clock Delay      (SCD):    5.272ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1078, routed)        1.670     5.272    m_top_ov7670/I_fb_orig/clk_IBUF_BUFG
    RAMB36_X1Y17         RAMB36E1                                     r  m_top_ov7670/I_fb_orig/ram_reg_0_11/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.144 r  m_top_ov7670/I_fb_orig/ram_reg_0_11/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.209    m_top_ov7670/I_fb_orig/ram_reg_0_11_n_1
    RAMB36_X1Y18         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.634 r  m_top_ov7670/I_fb_orig/ram_reg_1_11/DOBDO[0]
                         net (fo=2, routed)           1.153     9.787    m_top_ov7670/I_fb_orig/ram_reg_1_11_n_67
    SLICE_X58Y78         LUT5 (Prop_lut5_I1_O)        0.124     9.911 f  m_top_ov7670/I_fb_orig/ram_reg_0_8_i_4/O
                         net (fo=11, routed)          1.439    11.350    m_top_ov7670/I_fb_orig/ram_reg_0_8_i_4_n_0
    SLICE_X60Y65         LUT4 (Prop_lut4_I1_O)        0.124    11.474 r  m_top_ov7670/I_fb_orig/ram_reg_0_4_i_35/O
                         net (fo=1, routed)           0.582    12.056    m_top_ov7670/I_edge_proc/ram_reg_1_4__0_0
    SLICE_X58Y65         LUT6 (Prop_lut6_I5_O)        0.124    12.180 r  m_top_ov7670/I_edge_proc/ram_reg_0_4_i_31/O
                         net (fo=3, routed)           1.623    13.804    m_top_ov7670/I_fb_proc/dina_0[4]
    RAMB36_X0Y13         RAMB36E1                                     r  m_top_ov7670/I_fb_proc/ram_reg_0_4/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1078, routed)        1.557    14.979    m_top_ov7670/I_fb_proc/clk_IBUF_BUFG
    RAMB36_X0Y13         RAMB36E1                                     r  m_top_ov7670/I_fb_proc/ram_reg_0_4/CLKARDCLK
                         clock pessimism              0.187    15.166    
                         clock uncertainty           -0.035    15.131    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241    14.890    m_top_ov7670/I_fb_proc/ram_reg_0_4
  -------------------------------------------------------------------
                         required time                         14.890    
                         arrival time                         -13.804    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.118ns  (required time - arrival time)
  Source:                 m_top_ov7670/I_fb_orig/ram_reg_1_7__0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_top_ov7670/I_fb_proc/ram_reg_1_9__0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.564ns  (logic 3.056ns (35.684%)  route 5.508ns (64.316%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.141ns = ( 15.141 - 10.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1078, routed)        1.767     5.369    m_top_ov7670/I_fb_orig/clk_IBUF_BUFG
    RAMB36_X3Y11         RAMB36E1                                     r  m_top_ov7670/I_fb_orig/ram_reg_1_7__0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.823 r  m_top_ov7670/I_fb_orig/ram_reg_1_7__0/DOBDO[0]
                         net (fo=3, routed)           2.253    10.076    m_top_ov7670/I_fb_orig/ram_reg_1_7__0_n_67
    SLICE_X61Y66         LUT5 (Prop_lut5_I4_O)        0.152    10.228 f  m_top_ov7670/I_fb_orig/ram_reg_0_0_i_56/O
                         net (fo=8, routed)           0.601    10.829    m_top_ov7670/I_fb_orig/ram_reg_0_0_i_56_n_0
    SLICE_X64Y66         LUT3 (Prop_lut3_I1_O)        0.326    11.155 r  m_top_ov7670/I_fb_orig/ram_reg_0_8_i_3__0/O
                         net (fo=4, routed)           0.472    11.627    m_top_ov7670/I_fb_orig/ram_reg_0_8_i_3__0_n_0
    SLICE_X63Y67         LUT6 (Prop_lut6_I0_O)        0.124    11.751 r  m_top_ov7670/I_fb_orig/ram_reg_0_9_i_1/O
                         net (fo=3, routed)           2.183    13.933    m_top_ov7670/I_fb_proc/dina_0[9]
    RAMB36_X1Y0          RAMB36E1                                     r  m_top_ov7670/I_fb_proc/ram_reg_1_9__0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1078, routed)        1.718    15.141    m_top_ov7670/I_fb_proc/clk_IBUF_BUFG
    RAMB36_X1Y0          RAMB36E1                                     r  m_top_ov7670/I_fb_proc/ram_reg_1_9__0/CLKARDCLK
                         clock pessimism              0.187    15.328    
                         clock uncertainty           -0.035    15.292    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241    15.051    m_top_ov7670/I_fb_proc/ram_reg_1_9__0
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                         -13.933    
  -------------------------------------------------------------------
                         slack                                  1.118    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 m_autoenfoque/sum/cuenta_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_autoenfoque/ram_resultados/ram_reg_0_15_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.051%)  route 0.079ns (35.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1078, routed)        0.566     1.485    m_autoenfoque/sum/clk_IBUF_BUFG
    SLICE_X71Y61         FDCE                                         r  m_autoenfoque/sum/cuenta_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y61         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  m_autoenfoque/sum/cuenta_reg[12]/Q
                         net (fo=3, routed)           0.079     1.705    m_autoenfoque/ram_resultados/ram_reg_0_15_12_17/DIA0
    SLICE_X70Y61         RAMD32                                       r  m_autoenfoque/ram_resultados/ram_reg_0_15_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1078, routed)        0.838     2.003    m_autoenfoque/ram_resultados/ram_reg_0_15_12_17/WCLK
    SLICE_X70Y61         RAMD32                                       r  m_autoenfoque/ram_resultados/ram_reg_0_15_12_17/RAMA/CLK
                         clock pessimism             -0.504     1.498    
    SLICE_X70Y61         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.645    m_autoenfoque/ram_resultados/ram_reg_0_15_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 m_autoenfoque/sum/addr_ram_aux_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_autoenfoque/ram_resultados/ram_reg_0_15_0_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.713%)  route 0.214ns (60.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1078, routed)        0.566     1.485    m_autoenfoque/sum/clk_IBUF_BUFG
    SLICE_X69Y60         FDCE                                         r  m_autoenfoque/sum/addr_ram_aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y60         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  m_autoenfoque/sum/addr_ram_aux_reg[2]/Q
                         net (fo=44, routed)          0.214     1.840    m_autoenfoque/ram_resultados/ram_reg_0_15_0_5/ADDRD2
    SLICE_X70Y59         RAMD32                                       r  m_autoenfoque/ram_resultados/ram_reg_0_15_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1078, routed)        0.839     2.004    m_autoenfoque/ram_resultados/ram_reg_0_15_0_5/WCLK
    SLICE_X70Y59         RAMD32                                       r  m_autoenfoque/ram_resultados/ram_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.501     1.502    
    SLICE_X70Y59         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.756    m_autoenfoque/ram_resultados/ram_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 m_autoenfoque/sum/addr_ram_aux_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_autoenfoque/ram_resultados/ram_reg_0_15_0_5/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.713%)  route 0.214ns (60.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1078, routed)        0.566     1.485    m_autoenfoque/sum/clk_IBUF_BUFG
    SLICE_X69Y60         FDCE                                         r  m_autoenfoque/sum/addr_ram_aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y60         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  m_autoenfoque/sum/addr_ram_aux_reg[2]/Q
                         net (fo=44, routed)          0.214     1.840    m_autoenfoque/ram_resultados/ram_reg_0_15_0_5/ADDRD2
    SLICE_X70Y59         RAMD32                                       r  m_autoenfoque/ram_resultados/ram_reg_0_15_0_5/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1078, routed)        0.839     2.004    m_autoenfoque/ram_resultados/ram_reg_0_15_0_5/WCLK
    SLICE_X70Y59         RAMD32                                       r  m_autoenfoque/ram_resultados/ram_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.501     1.502    
    SLICE_X70Y59         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.756    m_autoenfoque/ram_resultados/ram_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 m_autoenfoque/sum/addr_ram_aux_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_autoenfoque/ram_resultados/ram_reg_0_15_0_5/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.713%)  route 0.214ns (60.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1078, routed)        0.566     1.485    m_autoenfoque/sum/clk_IBUF_BUFG
    SLICE_X69Y60         FDCE                                         r  m_autoenfoque/sum/addr_ram_aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y60         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  m_autoenfoque/sum/addr_ram_aux_reg[2]/Q
                         net (fo=44, routed)          0.214     1.840    m_autoenfoque/ram_resultados/ram_reg_0_15_0_5/ADDRD2
    SLICE_X70Y59         RAMD32                                       r  m_autoenfoque/ram_resultados/ram_reg_0_15_0_5/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1078, routed)        0.839     2.004    m_autoenfoque/ram_resultados/ram_reg_0_15_0_5/WCLK
    SLICE_X70Y59         RAMD32                                       r  m_autoenfoque/ram_resultados/ram_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.501     1.502    
    SLICE_X70Y59         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.756    m_autoenfoque/ram_resultados/ram_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 m_autoenfoque/sum/addr_ram_aux_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_autoenfoque/ram_resultados/ram_reg_0_15_0_5/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.713%)  route 0.214ns (60.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1078, routed)        0.566     1.485    m_autoenfoque/sum/clk_IBUF_BUFG
    SLICE_X69Y60         FDCE                                         r  m_autoenfoque/sum/addr_ram_aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y60         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  m_autoenfoque/sum/addr_ram_aux_reg[2]/Q
                         net (fo=44, routed)          0.214     1.840    m_autoenfoque/ram_resultados/ram_reg_0_15_0_5/ADDRD2
    SLICE_X70Y59         RAMD32                                       r  m_autoenfoque/ram_resultados/ram_reg_0_15_0_5/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1078, routed)        0.839     2.004    m_autoenfoque/ram_resultados/ram_reg_0_15_0_5/WCLK
    SLICE_X70Y59         RAMD32                                       r  m_autoenfoque/ram_resultados/ram_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.501     1.502    
    SLICE_X70Y59         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.756    m_autoenfoque/ram_resultados/ram_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 m_autoenfoque/sum/addr_ram_aux_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_autoenfoque/ram_resultados/ram_reg_0_15_0_5/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.713%)  route 0.214ns (60.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1078, routed)        0.566     1.485    m_autoenfoque/sum/clk_IBUF_BUFG
    SLICE_X69Y60         FDCE                                         r  m_autoenfoque/sum/addr_ram_aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y60         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  m_autoenfoque/sum/addr_ram_aux_reg[2]/Q
                         net (fo=44, routed)          0.214     1.840    m_autoenfoque/ram_resultados/ram_reg_0_15_0_5/ADDRD2
    SLICE_X70Y59         RAMD32                                       r  m_autoenfoque/ram_resultados/ram_reg_0_15_0_5/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1078, routed)        0.839     2.004    m_autoenfoque/ram_resultados/ram_reg_0_15_0_5/WCLK
    SLICE_X70Y59         RAMD32                                       r  m_autoenfoque/ram_resultados/ram_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.501     1.502    
    SLICE_X70Y59         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.756    m_autoenfoque/ram_resultados/ram_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 m_autoenfoque/sum/addr_ram_aux_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_autoenfoque/ram_resultados/ram_reg_0_15_0_5/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.713%)  route 0.214ns (60.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1078, routed)        0.566     1.485    m_autoenfoque/sum/clk_IBUF_BUFG
    SLICE_X69Y60         FDCE                                         r  m_autoenfoque/sum/addr_ram_aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y60         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  m_autoenfoque/sum/addr_ram_aux_reg[2]/Q
                         net (fo=44, routed)          0.214     1.840    m_autoenfoque/ram_resultados/ram_reg_0_15_0_5/ADDRD2
    SLICE_X70Y59         RAMD32                                       r  m_autoenfoque/ram_resultados/ram_reg_0_15_0_5/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1078, routed)        0.839     2.004    m_autoenfoque/ram_resultados/ram_reg_0_15_0_5/WCLK
    SLICE_X70Y59         RAMD32                                       r  m_autoenfoque/ram_resultados/ram_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.501     1.502    
    SLICE_X70Y59         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.756    m_autoenfoque/ram_resultados/ram_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 m_autoenfoque/sum/addr_ram_aux_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_autoenfoque/ram_resultados/ram_reg_0_15_0_5/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.713%)  route 0.214ns (60.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1078, routed)        0.566     1.485    m_autoenfoque/sum/clk_IBUF_BUFG
    SLICE_X69Y60         FDCE                                         r  m_autoenfoque/sum/addr_ram_aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y60         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  m_autoenfoque/sum/addr_ram_aux_reg[2]/Q
                         net (fo=44, routed)          0.214     1.840    m_autoenfoque/ram_resultados/ram_reg_0_15_0_5/ADDRD2
    SLICE_X70Y59         RAMS32                                       r  m_autoenfoque/ram_resultados/ram_reg_0_15_0_5/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1078, routed)        0.839     2.004    m_autoenfoque/ram_resultados/ram_reg_0_15_0_5/WCLK
    SLICE_X70Y59         RAMS32                                       r  m_autoenfoque/ram_resultados/ram_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.501     1.502    
    SLICE_X70Y59         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.756    m_autoenfoque/ram_resultados/ram_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 m_autoenfoque/sum/addr_ram_aux_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_autoenfoque/ram_resultados/ram_reg_0_15_0_5/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.713%)  route 0.214ns (60.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1078, routed)        0.566     1.485    m_autoenfoque/sum/clk_IBUF_BUFG
    SLICE_X69Y60         FDCE                                         r  m_autoenfoque/sum/addr_ram_aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y60         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  m_autoenfoque/sum/addr_ram_aux_reg[2]/Q
                         net (fo=44, routed)          0.214     1.840    m_autoenfoque/ram_resultados/ram_reg_0_15_0_5/ADDRD2
    SLICE_X70Y59         RAMS32                                       r  m_autoenfoque/ram_resultados/ram_reg_0_15_0_5/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1078, routed)        0.839     2.004    m_autoenfoque/ram_resultados/ram_reg_0_15_0_5/WCLK
    SLICE_X70Y59         RAMS32                                       r  m_autoenfoque/ram_resultados/ram_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.501     1.502    
    SLICE_X70Y59         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.756    m_autoenfoque/ram_resultados/ram_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 m_top_ov7670/capture/cnt_pxl_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_top_ov7670/I_fb_orig/ram_reg_0_7/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.584%)  route 0.206ns (59.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1078, routed)        0.556     1.475    m_top_ov7670/capture/clk_IBUF_BUFG
    SLICE_X64Y73         FDCE                                         r  m_top_ov7670/capture/cnt_pxl_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y73         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  m_top_ov7670/capture/cnt_pxl_reg[14]/Q
                         net (fo=24, routed)          0.206     1.823    m_top_ov7670/I_fb_orig/Q[14]
    RAMB36_X1Y14         RAMB36E1                                     r  m_top_ov7670/I_fb_orig/ram_reg_0_7/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1078, routed)        0.866     2.031    m_top_ov7670/I_fb_orig/clk_IBUF_BUFG
    RAMB36_X1Y14         RAMB36E1                                     r  m_top_ov7670/I_fb_orig/ram_reg_0_7/CLKARDCLK
                         clock pessimism             -0.479     1.552    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.735    m_top_ov7670/I_fb_orig/ram_reg_0_7
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.088    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X3Y23  m_top_ov7670/I_fb_orig/ram_reg_0_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y20  m_top_ov7670/I_fb_orig/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y20  m_top_ov7670/I_fb_orig/ram_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y17  m_top_ov7670/I_fb_orig/ram_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y24  m_top_ov7670/I_fb_orig/ram_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X3Y21  m_top_ov7670/I_fb_orig/ram_reg_1_8/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y4   m_top_ov7670/I_fb_proc/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y10  m_top_ov7670/I_fb_proc/ram_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y17  m_top_ov7670/I_fb_orig/ram_reg_0_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y14  m_top_ov7670/I_fb_orig/ram_reg_0_7/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y62  m_autoenfoque/ram_resultados/ram_reg_0_15_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y62  m_autoenfoque/ram_resultados/ram_reg_0_15_18_23/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y62  m_autoenfoque/ram_resultados/ram_reg_0_15_18_23/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y62  m_autoenfoque/ram_resultados/ram_reg_0_15_18_23/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y62  m_autoenfoque/ram_resultados/ram_reg_0_15_18_23/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y62  m_autoenfoque/ram_resultados/ram_reg_0_15_18_23/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y62  m_autoenfoque/ram_resultados/ram_reg_0_15_18_23/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y62  m_autoenfoque/ram_resultados/ram_reg_0_15_18_23/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y59  m_autoenfoque/ram_resultados/ram_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y59  m_autoenfoque/ram_resultados/ram_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y59  m_autoenfoque/ram_resultados/ram_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y59  m_autoenfoque/ram_resultados/ram_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y59  m_autoenfoque/ram_resultados/ram_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y59  m_autoenfoque/ram_resultados/ram_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y59  m_autoenfoque/ram_resultados/ram_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y59  m_autoenfoque/ram_resultados/ram_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y59  m_autoenfoque/ram_resultados/ram_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y59  m_autoenfoque/ram_resultados/ram_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y59  m_autoenfoque/ram_resultados/ram_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y59  m_autoenfoque/ram_resultados/ram_reg_0_15_0_5/RAMC/CLK



