SRC_V = RV32I_SOC_ARCH1.RTL.v AXI4L_CTRL_1_3__connectChannel.RTL.v GPIO_AXI4L_step.RTL.v UART_AXI4L_step.RTL.v 
SRC_V += RV32I_ARCH1.v RV32I_ARCH1_CORE.v PROBE_UART_step.RTL.v
SRC_V += RV32I_SOC_ARCH1.TESTBENCH.v

all: $(SRC_V)
	iverilog -o RV32I_SOC_ARCH1.out $(SRC_V)
	./RV32I_SOC_ARCH1.out
