{"sha": "2d6b2e283126b5daa50ec9cc67a55378c165a73f", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MmQ2YjJlMjgzMTI2YjVkYWE1MGVjOWNjNjdhNTUzNzhjMTY1YTczZg==", "commit": {"author": {"name": "H.J. Lu", "email": "hongjiu.lu@intel.com", "date": "2015-09-25T11:24:07Z"}, "committer": {"name": "H.J. Lu", "email": "hjl@gcc.gnu.org", "date": "2015-09-25T11:24:07Z"}, "message": "Rename IA MCU processor lakemount to lakemont\n\nIA MCU processor name is lakemont, not lakemount.\n\ngcc/\n\n\t* config.gcc (x86_archs): Replace lakemount with lakemont.\n\t(with_cpu): Likewise.\n\t(with_arch): Likewise.\n\t* config/i386/i386-c.c (ix86_target_macros_internal): Replace\n\tPROCESSOR_LAKEMOUNT with PROCESSOR_LAKEMONT.  Replace\n\t__tune_lakemount__ with __tune_lakemont__.\n\t* config/i386/i386.c (lakemount_cost): Renamed to ...\n\t(lakemont_cost): This.\n\t(m_LAKEMOUNT): Renamed to ...\n\t(m_LAKEMONT): This.\n\t(initial_ix86_arch_features): Replace m_LAKEMOUNT with m_LAKEMONT.\n\t(processor_target_table): Replace \"lakemount\" with \"lakemont\".\n\t(processor_alias_table): Likewise.\n\t(ix86_issue_rate): Replace PROCESSOR_LAKEMOUNT with\n\tPROCESSOR_LAKEMONT.\n\t(ix86_adjust_cost): Likewise.\n\t(ia32_multipass_dfa_lookahead): Likewise.\n\t* config/i386/i386.h (processor_type): Likewise.\n\t* config/i386/x86-tune.def: Replace m_LAKEMOUNT with m_LAKEMONT.\n\t* doc/invoke.texi: Replace lakemount with lakemont.  Replace\n\tLakemount with Lakemont.\n\ngcc/testsuite/\n\n\t* gcc.target/i386/pr66749.c (dg-options): Replace\n\t-mtune=lakemount with -mtune=lakemont.\n\t* gcc.target/i386/pr66821.c (dg-options): Likewise.\n\t* gcc.target/i386/pr67329.c (dg-options): Likewise.\n\nFrom-SVN: r228115", "tree": {"sha": "0a6a020dd70711031b14b4d247c7b37f7a29f86b", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/0a6a020dd70711031b14b4d247c7b37f7a29f86b"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/2d6b2e283126b5daa50ec9cc67a55378c165a73f", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/2d6b2e283126b5daa50ec9cc67a55378c165a73f", "html_url": "https://github.com/Rust-GCC/gccrs/commit/2d6b2e283126b5daa50ec9cc67a55378c165a73f", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/2d6b2e283126b5daa50ec9cc67a55378c165a73f/comments", "author": {"login": "hjl-tools", "id": 1072356, "node_id": "MDQ6VXNlcjEwNzIzNTY=", "avatar_url": "https://avatars.githubusercontent.com/u/1072356?v=4", "gravatar_id": "", "url": "https://api.github.com/users/hjl-tools", "html_url": "https://github.com/hjl-tools", "followers_url": "https://api.github.com/users/hjl-tools/followers", "following_url": "https://api.github.com/users/hjl-tools/following{/other_user}", "gists_url": "https://api.github.com/users/hjl-tools/gists{/gist_id}", "starred_url": "https://api.github.com/users/hjl-tools/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/hjl-tools/subscriptions", "organizations_url": "https://api.github.com/users/hjl-tools/orgs", "repos_url": "https://api.github.com/users/hjl-tools/repos", "events_url": "https://api.github.com/users/hjl-tools/events{/privacy}", "received_events_url": "https://api.github.com/users/hjl-tools/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "974348eec712f2e48e683c6e577011ac49241e0f", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/974348eec712f2e48e683c6e577011ac49241e0f", "html_url": "https://github.com/Rust-GCC/gccrs/commit/974348eec712f2e48e683c6e577011ac49241e0f"}], "stats": {"total": 97, "additions": 64, "deletions": 33}, "files": [{"sha": "fbc353d381d0c5305a2f622cd66f28ce2ac2d092", "filename": "gcc/ChangeLog", "status": "modified", "additions": 24, "deletions": 0, "changes": 24, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/2d6b2e283126b5daa50ec9cc67a55378c165a73f/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/2d6b2e283126b5daa50ec9cc67a55378c165a73f/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=2d6b2e283126b5daa50ec9cc67a55378c165a73f", "patch": "@@ -1,3 +1,27 @@\n+2015-09-25  H.J. Lu  <hongjiu.lu@intel.com>\n+\n+\t* config.gcc (x86_archs): Replace lakemount with lakemont.\n+\t(with_cpu): Likewise.\n+\t(with_arch): Likewise.\n+\t* config/i386/i386-c.c (ix86_target_macros_internal): Replace\n+\tPROCESSOR_LAKEMOUNT with PROCESSOR_LAKEMONT.  Replace\n+\t__tune_lakemount__ with __tune_lakemont__.\n+\t* config/i386/i386.c (lakemount_cost): Renamed to ...\n+\t(lakemont_cost): This.\n+\t(m_LAKEMOUNT): Renamed to ...\n+\t(m_LAKEMONT): This.\n+\t(initial_ix86_arch_features): Replace m_LAKEMOUNT with m_LAKEMONT.\n+\t(processor_target_table): Replace \"lakemount\" with \"lakemont\".\n+\t(processor_alias_table): Likewise.\n+\t(ix86_issue_rate): Replace PROCESSOR_LAKEMOUNT with\n+\tPROCESSOR_LAKEMONT.\n+\t(ix86_adjust_cost): Likewise.\n+\t(ia32_multipass_dfa_lookahead): Likewise.\n+\t* config/i386/i386.h (processor_type): Likewise.\n+\t* config/i386/x86-tune.def: Replace m_LAKEMOUNT with m_LAKEMONT.\n+\t* doc/invoke.texi: Replace lakemount with lakemont.  Replace\n+\tLakemount with Lakemont.\n+\n 2015-09-24  H.J. Lu  <hongjiu.lu@intel.com>\n \n \t* config.gcc (x86_archs): Replace iamcu with lakemount."}, {"sha": "c4c11f979e0e6e6aff179ac9996c34362a7b218b", "filename": "gcc/config.gcc", "status": "modified", "additions": 3, "deletions": 3, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/2d6b2e283126b5daa50ec9cc67a55378c165a73f/gcc%2Fconfig.gcc", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/2d6b2e283126b5daa50ec9cc67a55378c165a73f/gcc%2Fconfig.gcc", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig.gcc?ref=2d6b2e283126b5daa50ec9cc67a55378c165a73f", "patch": "@@ -587,7 +587,7 @@ tm_defines=\"$tm_defines LIBC_GLIBC=1 LIBC_UCLIBC=2 LIBC_BIONIC=3 LIBC_MUSL=4\"\n x86_archs=\"athlon athlon-4 athlon-fx athlon-mp athlon-tbird \\\n athlon-xp k6 k6-2 k6-3 geode c3 c3-2 winchip-c6 winchip2 i386 i486 \\\n i586 i686 pentium pentium-m pentium-mmx pentium2 pentium3 pentium3m \\\n-pentium4 pentium4m pentiumpro prescott lakemount\"\n+pentium4 pentium4m pentiumpro prescott lakemont\"\n \n # 64-bit x86 processors supported by --with-arch=.  Each processor\n # MUST be separated by exactly one space.\n@@ -3287,7 +3287,7 @@ esac\n if test x$with_cpu = x ; then\n   case ${target} in\n     i[34567]86-*-elfiamcu)\n-      with_cpu=lakemount\n+      with_cpu=lakemont\n       ;;\n     i[34567]86-*-*|x86_64-*-*)\n       with_cpu=$cpu\n@@ -3385,7 +3385,7 @@ if test x$with_arch = x ; then\n       # and TARGET_SUBTARGET64_ISA_DEFAULT in config/i386/darwin.h.\n       ;;\n     i[34567]86-*-elfiamcu)\n-      with_arch=lakemount\n+      with_arch=lakemont\n       ;;\n     i[34567]86-*-*)\n       # --with-fpmath sets the default ISA to SSE2, which is the same"}, {"sha": "58db7eba0eacec8dab270d798bde1527cc8e249f", "filename": "gcc/config/i386/i386-c.c", "status": "modified", "additions": 3, "deletions": 3, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/2d6b2e283126b5daa50ec9cc67a55378c165a73f/gcc%2Fconfig%2Fi386%2Fi386-c.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/2d6b2e283126b5daa50ec9cc67a55378c165a73f/gcc%2Fconfig%2Fi386%2Fi386-c.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fi386-c.c?ref=2d6b2e283126b5daa50ec9cc67a55378c165a73f", "patch": "@@ -63,7 +63,7 @@ ix86_target_macros_internal (HOST_WIDE_INT isa_flag,\n       def_or_undef (parse_in, \"__i486\");\n       def_or_undef (parse_in, \"__i486__\");\n       break;\n-    case PROCESSOR_LAKEMOUNT:\n+    case PROCESSOR_LAKEMONT:\n       /* Intel MCU is based on Intel Pentium CPU.  */\n     case PROCESSOR_PENTIUM:\n       def_or_undef (parse_in, \"__i586\");\n@@ -293,8 +293,8 @@ ix86_target_macros_internal (HOST_WIDE_INT isa_flag,\n     case PROCESSOR_SKYLAKE_AVX512:\n       def_or_undef (parse_in, \"__tune_skylake_avx512__\");\n       break;\n-    case PROCESSOR_LAKEMOUNT:\n-      def_or_undef (parse_in, \"__tune_lakemount__\");\n+    case PROCESSOR_LAKEMONT:\n+      def_or_undef (parse_in, \"__tune_lakemont__\");\n       break;\n     case PROCESSOR_INTEL:\n     case PROCESSOR_GENERIC:"}, {"sha": "d370521430b693138b84ece1e22631aba5595c97", "filename": "gcc/config/i386/i386.c", "status": "modified", "additions": 8, "deletions": 8, "changes": 16, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/2d6b2e283126b5daa50ec9cc67a55378c165a73f/gcc%2Fconfig%2Fi386%2Fi386.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/2d6b2e283126b5daa50ec9cc67a55378c165a73f/gcc%2Fconfig%2Fi386%2Fi386.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fi386.c?ref=2d6b2e283126b5daa50ec9cc67a55378c165a73f", "patch": "@@ -417,7 +417,7 @@ struct processor_costs pentium_cost = {\n };\n \n static const\n-struct processor_costs lakemount_cost = {\n+struct processor_costs lakemont_cost = {\n   COSTS_N_INSNS (1),\t\t\t/* cost of an add instruction */\n   COSTS_N_INSNS (1) + 1,\t\t/* cost of a lea instruction */\n   COSTS_N_INSNS (1),\t\t\t/* variable shift costs */\n@@ -2085,7 +2085,7 @@ const struct processor_costs *ix86_cost = &pentium_cost;\n #define m_386 (1<<PROCESSOR_I386)\n #define m_486 (1<<PROCESSOR_I486)\n #define m_PENT (1<<PROCESSOR_PENTIUM)\n-#define m_LAKEMOUNT (1<<PROCESSOR_LAKEMOUNT)\n+#define m_LAKEMONT (1<<PROCESSOR_LAKEMONT)\n #define m_PPRO (1<<PROCESSOR_PENTIUMPRO)\n #define m_PENT4 (1<<PROCESSOR_PENTIUM4)\n #define m_NOCONA (1<<PROCESSOR_NOCONA)\n@@ -2146,7 +2146,7 @@ unsigned char ix86_arch_features[X86_ARCH_LAST];\n    ix86_arch_features based on the processor mask.  */\n static unsigned int initial_ix86_arch_features[X86_ARCH_LAST] = {\n   /* X86_ARCH_CMOV: Conditional move was added for pentiumpro.  */\n-  ~(m_386 | m_486 | m_PENT | m_LAKEMOUNT | m_K6),\n+  ~(m_386 | m_486 | m_PENT | m_LAKEMONT | m_K6),\n \n   /* X86_ARCH_CMPXCHG: Compare and exchange was added for 80486.  */\n   ~m_386,\n@@ -2557,7 +2557,7 @@ static const struct ptt processor_target_table[PROCESSOR_max] =\n   {\"i386\", &i386_cost, 4, 3, 4, 3, 4},\n   {\"i486\", &i486_cost, 16, 15, 16, 15, 16},\n   {\"pentium\", &pentium_cost, 16, 7, 16, 7, 16},\n-  {\"lakemount\", &lakemount_cost, 16, 7, 16, 7, 16},\n+  {\"lakemont\", &lakemont_cost, 16, 7, 16, 7, 16},\n   {\"pentiumpro\", &pentiumpro_cost, 16, 15, 16, 10, 16},\n   {\"pentium4\", &pentium4_cost, 0, 0, 0, 0, 0},\n   {\"nocona\", &nocona_cost, 0, 0, 0, 0, 0},\n@@ -3313,7 +3313,7 @@ ix86_option_override_internal (bool main_args_p,\n       {\"i486\", PROCESSOR_I486, CPU_NONE, 0},\n       {\"i586\", PROCESSOR_PENTIUM, CPU_PENTIUM, 0},\n       {\"pentium\", PROCESSOR_PENTIUM, CPU_PENTIUM, 0},\n-      {\"lakemount\", PROCESSOR_LAKEMOUNT, CPU_PENTIUM, 0},\n+      {\"lakemont\", PROCESSOR_LAKEMONT, CPU_PENTIUM, 0},\n       {\"pentium-mmx\", PROCESSOR_PENTIUM, CPU_PENTIUM, PTA_MMX},\n       {\"winchip-c6\", PROCESSOR_I486, CPU_NONE, PTA_MMX},\n       {\"winchip2\", PROCESSOR_I486, CPU_NONE, PTA_MMX | PTA_3DNOW | PTA_PRFCHW},\n@@ -26196,7 +26196,7 @@ ix86_issue_rate (void)\n   switch (ix86_tune)\n     {\n     case PROCESSOR_PENTIUM:\n-    case PROCESSOR_LAKEMOUNT:\n+    case PROCESSOR_LAKEMONT:\n     case PROCESSOR_BONNELL:\n     case PROCESSOR_SILVERMONT:\n     case PROCESSOR_KNL:\n@@ -26383,7 +26383,7 @@ ix86_adjust_cost (rtx_insn *insn, rtx link, rtx_insn *dep_insn, int cost)\n   switch (ix86_tune)\n     {\n     case PROCESSOR_PENTIUM:\n-    case PROCESSOR_LAKEMOUNT:\n+    case PROCESSOR_LAKEMONT:\n       /* Address Generation Interlock adds a cycle of latency.  */\n       if (insn_type == TYPE_LEA)\n \t{\n@@ -26593,7 +26593,7 @@ ia32_multipass_dfa_lookahead (void)\n   switch (ix86_tune)\n     {\n     case PROCESSOR_PENTIUM:\n-    case PROCESSOR_LAKEMOUNT:\n+    case PROCESSOR_LAKEMONT:\n       return 2;\n \n     case PROCESSOR_PENTIUMPRO:"}, {"sha": "96ba90f35259d1e8f105c1b5e3a2d8c5827cefdc", "filename": "gcc/config/i386/i386.h", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/2d6b2e283126b5daa50ec9cc67a55378c165a73f/gcc%2Fconfig%2Fi386%2Fi386.h", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/2d6b2e283126b5daa50ec9cc67a55378c165a73f/gcc%2Fconfig%2Fi386%2Fi386.h", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fi386.h?ref=2d6b2e283126b5daa50ec9cc67a55378c165a73f", "patch": "@@ -2280,7 +2280,7 @@ enum processor_type\n   PROCESSOR_I386,\t\t\t/* 80386 */\n   PROCESSOR_I486,\t\t\t/* 80486DX, 80486SX, 80486DX[24] */\n   PROCESSOR_PENTIUM,\n-  PROCESSOR_LAKEMOUNT,\n+  PROCESSOR_LAKEMONT,\n   PROCESSOR_PENTIUMPRO,\n   PROCESSOR_PENTIUM4,\n   PROCESSOR_NOCONA,"}, {"sha": "3b3f14911ccf07b321bd2897848d575e59e028be", "filename": "gcc/config/i386/x86-tune.def", "status": "modified", "additions": 13, "deletions": 13, "changes": 26, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/2d6b2e283126b5daa50ec9cc67a55378c165a73f/gcc%2Fconfig%2Fi386%2Fx86-tune.def", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/2d6b2e283126b5daa50ec9cc67a55378c165a73f/gcc%2Fconfig%2Fi386%2Fx86-tune.def", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fx86-tune.def?ref=2d6b2e283126b5daa50ec9cc67a55378c165a73f", "patch": "@@ -40,7 +40,7 @@ see the files COPYING3 and COPYING.RUNTIME respectively.  If not, see\n \n /* X86_TUNE_SCHEDULE: Enable scheduling.  */\n DEF_TUNE (X86_TUNE_SCHEDULE, \"schedule\",\n-          m_PENT | m_LAKEMOUNT | m_PPRO | m_CORE_ALL | m_BONNELL | m_SILVERMONT\n+          m_PENT | m_LAKEMONT | m_PPRO | m_CORE_ALL | m_BONNELL | m_SILVERMONT\n \t  | m_INTEL | m_KNL | m_K6_GEODE | m_AMD_MULTIPLE | m_GENERIC)\n \n /* X86_TUNE_PARTIAL_REG_DEPENDENCY: Enable more register renaming\n@@ -172,21 +172,21 @@ DEF_TUNE (X86_TUNE_PUSH_MEMORY, \"push_memory\",\n /* X86_TUNE_SINGLE_PUSH: Enable if single push insn is preferred\n    over esp subtraction.  */\n DEF_TUNE (X86_TUNE_SINGLE_PUSH, \"single_push\", m_386 | m_486 | m_PENT\n-\t  | m_LAKEMOUNT | m_K6_GEODE)\n+\t  | m_LAKEMONT | m_K6_GEODE)\n \n /* X86_TUNE_DOUBLE_PUSH. Enable if double push insn is preferred\n    over esp subtraction.  */\n-DEF_TUNE (X86_TUNE_DOUBLE_PUSH, \"double_push\", m_PENT | m_LAKEMOUNT\n+DEF_TUNE (X86_TUNE_DOUBLE_PUSH, \"double_push\", m_PENT | m_LAKEMONT\n \t  | m_K6_GEODE)\n \n /* X86_TUNE_SINGLE_POP: Enable if single pop insn is preferred\n    over esp addition.  */\n DEF_TUNE (X86_TUNE_SINGLE_POP, \"single_pop\", m_386 | m_486 | m_PENT\n-\t  | m_LAKEMOUNT | m_PPRO)\n+\t  | m_LAKEMONT | m_PPRO)\n \n /* X86_TUNE_DOUBLE_POP: Enable if double pop insn is preferred\n    over esp addition.  */\n-DEF_TUNE (X86_TUNE_DOUBLE_POP, \"double_pop\", m_PENT | m_LAKEMOUNT)\n+DEF_TUNE (X86_TUNE_DOUBLE_POP, \"double_pop\", m_PENT | m_LAKEMONT)\n \n /*****************************************************************************/\n /* Branch predictor tuning  \t\t                                     */\n@@ -226,7 +226,7 @@ DEF_TUNE (X86_TUNE_LCP_STALL, \"lcp_stall\", m_CORE_ALL | m_GENERIC)\n \n /* X86_TUNE_READ_MODIFY: Enable use of read-modify instructions such\n    as \"add mem, reg\".  */\n-DEF_TUNE (X86_TUNE_READ_MODIFY, \"read_modify\", ~(m_PENT | m_LAKEMOUNT | m_PPRO))\n+DEF_TUNE (X86_TUNE_READ_MODIFY, \"read_modify\", ~(m_PENT | m_LAKEMONT | m_PPRO))\n \n /* X86_TUNE_USE_INCDEC: Enable use of inc/dec instructions.   */\n DEF_TUNE (X86_TUNE_USE_INCDEC, \"use_incdec\",\n@@ -286,7 +286,7 @@ DEF_TUNE (X86_TUNE_USE_SAHF, \"use_sahf\",\n \n /* X86_TUNE_USE_CLTD: Controls use of CLTD and CTQO instructions.  */\n DEF_TUNE (X86_TUNE_USE_CLTD, \"use_cltd\",\n-\t  ~(m_PENT | m_LAKEMOUNT | m_BONNELL | m_SILVERMONT | m_KNL | m_INTEL\n+\t  ~(m_PENT | m_LAKEMONT | m_BONNELL | m_SILVERMONT | m_KNL | m_INTEL\n \t    | m_K6))\n \n /* X86_TUNE_USE_BT: Enable use of BT (bit test) instructions.  */\n@@ -307,7 +307,7 @@ DEF_TUNE (X86_TUNE_USE_HIMODE_FIOP, \"use_himode_fiop\",\n /* X86_TUNE_USE_SIMODE_FIOP: Enables use of x87 instructions with 32bit\n    integer operand.  */\n DEF_TUNE (X86_TUNE_USE_SIMODE_FIOP, \"use_simode_fiop\",\n-          ~(m_PENT | m_LAKEMOUNT | m_PPRO | m_CORE_ALL | m_BONNELL\n+          ~(m_PENT | m_LAKEMONT | m_PPRO | m_CORE_ALL | m_BONNELL\n \t    | m_SILVERMONT | m_KNL | m_INTEL | m_AMD_MULTIPLE | m_GENERIC))\n \n /* X86_TUNE_USE_FFREEP: Use freep instruction instead of fstp.  */\n@@ -448,7 +448,7 @@ DEF_TUNE (X86_TUNE_SHIFT1, \"shift1\", ~m_486)\n /* X86_TUNE_ZERO_EXTEND_WITH_AND: Use AND instruction instead\n    of mozbl/movwl.  */\n DEF_TUNE (X86_TUNE_ZERO_EXTEND_WITH_AND, \"zero_extend_with_and\",\n-\t  m_486 | m_PENT | m_LAKEMOUNT)\n+\t  m_486 | m_PENT | m_LAKEMONT)\n \n /* X86_TUNE_PROMOTE_HIMODE_IMUL: Modern CPUs have same latency for HImode\n    and SImode multiply, but 386 and 486 do HImode multiply faster.  */\n@@ -459,20 +459,20 @@ DEF_TUNE (X86_TUNE_PROMOTE_HIMODE_IMUL, \"promote_himode_imul\",\n    into 16bit/8bit when resulting sequence is shorter.  For example\n    for \"and $-65536, reg\" to 16bit store of 0.  */\n DEF_TUNE (X86_TUNE_FAST_PREFIX, \"fast_prefix\",\n-\t  ~(m_386 | m_486 | m_PENT | m_LAKEMOUNT))\n+\t  ~(m_386 | m_486 | m_PENT | m_LAKEMONT))\n \n /* X86_TUNE_READ_MODIFY_WRITE: Enable use of read modify write instructions\n    such as \"add $1, mem\".  */\n DEF_TUNE (X86_TUNE_READ_MODIFY_WRITE, \"read_modify_write\",\n-\t  ~(m_PENT | m_LAKEMOUNT))\n+\t  ~(m_PENT | m_LAKEMONT))\n \n /* X86_TUNE_MOVE_M1_VIA_OR: On pentiums, it is faster to load -1 via OR\n    than a MOV.  */\n-DEF_TUNE (X86_TUNE_MOVE_M1_VIA_OR, \"move_m1_via_or\", m_PENT | m_LAKEMOUNT)\n+DEF_TUNE (X86_TUNE_MOVE_M1_VIA_OR, \"move_m1_via_or\", m_PENT | m_LAKEMONT)\n \n /* X86_TUNE_NOT_UNPAIRABLE: NOT is not pairable on Pentium, while XOR is,\n    but one byte longer.  */\n-DEF_TUNE (X86_TUNE_NOT_UNPAIRABLE, \"not_unpairable\", m_PENT | m_LAKEMOUNT)\n+DEF_TUNE (X86_TUNE_NOT_UNPAIRABLE, \"not_unpairable\", m_PENT | m_LAKEMONT)\n \n /* X86_TUNE_PARTIAL_REG_STALL: Pentium pro, unlike later chips, handled\n    use of partial registers by renaming.  This improved performance of 16bit"}, {"sha": "19413cf5af9b80a859f06696fa743468528affa6", "filename": "gcc/doc/invoke.texi", "status": "modified", "additions": 2, "deletions": 2, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/2d6b2e283126b5daa50ec9cc67a55378c165a73f/gcc%2Fdoc%2Finvoke.texi", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/2d6b2e283126b5daa50ec9cc67a55378c165a73f/gcc%2Fdoc%2Finvoke.texi", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fdoc%2Finvoke.texi?ref=2d6b2e283126b5daa50ec9cc67a55378c165a73f", "patch": "@@ -22219,8 +22219,8 @@ Intel i486 CPU@.  (No scheduling is implemented for this chip.)\n @itemx pentium\n Intel Pentium CPU with no MMX support.\n \n-@item lakemount\n-Intel Lakemount MCU, based on Intel Pentium CPU.\n+@item lakemont\n+Intel Lakemont MCU, based on Intel Pentium CPU.\n \n @item pentium-mmx\n Intel Pentium MMX CPU, based on Pentium core with MMX instruction set support."}, {"sha": "325a692f15a4038337dbd72fa3294a4b21565746", "filename": "gcc/testsuite/ChangeLog", "status": "modified", "additions": 7, "deletions": 0, "changes": 7, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/2d6b2e283126b5daa50ec9cc67a55378c165a73f/gcc%2Ftestsuite%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/2d6b2e283126b5daa50ec9cc67a55378c165a73f/gcc%2Ftestsuite%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2FChangeLog?ref=2d6b2e283126b5daa50ec9cc67a55378c165a73f", "patch": "@@ -1,3 +1,10 @@\n+2015-09-25  H.J. Lu  <hongjiu.lu@intel.com>\n+\n+\t* gcc.target/i386/pr66749.c (dg-options): Replace\n+\t-mtune=lakemount with -mtune=lakemont.\n+\t* gcc.target/i386/pr66821.c (dg-options): Likewise.\n+\t* gcc.target/i386/pr67329.c (dg-options): Likewise.\n+\n 2015-09-25  Marek Polacek  <polacek@redhat.com>\n \n \t* c-c++-common/ubsan/bounds-11.c: New test."}, {"sha": "adc3fbba4ec7ab19417afc095c888f9f44677163", "filename": "gcc/testsuite/gcc.target/i386/pr66749.c", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/2d6b2e283126b5daa50ec9cc67a55378c165a73f/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fpr66749.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/2d6b2e283126b5daa50ec9cc67a55378c165a73f/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fpr66749.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fpr66749.c?ref=2d6b2e283126b5daa50ec9cc67a55378c165a73f", "patch": "@@ -1,7 +1,7 @@\n /* { dg-do compile } */\n /* { dg-require-effective-target ia32 } */\n /* { dg-require-effective-target nonpic } */\n-/* { dg-options \"-O2 -miamcu -mtune=lakemount\" } */\n+/* { dg-options \"-O2 -miamcu -mtune=lakemont\" } */\n \n char a[10], b[10];\n "}, {"sha": "a04e86292f4ef5ff7fc119eb3bc1ac7e1b5e8d55", "filename": "gcc/testsuite/gcc.target/i386/pr66821.c", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/2d6b2e283126b5daa50ec9cc67a55378c165a73f/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fpr66821.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/2d6b2e283126b5daa50ec9cc67a55378c165a73f/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fpr66821.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fpr66821.c?ref=2d6b2e283126b5daa50ec9cc67a55378c165a73f", "patch": "@@ -1,5 +1,5 @@\n /* { dg-do compile { target ia32 } } */\n-/* { dg-options \"-O2 -fdump-tree-optimized -mtune=lakemount\" } */\n+/* { dg-options \"-O2 -fdump-tree-optimized -mtune=lakemont\" } */\n \n void bar (void);\n "}, {"sha": "b4b61900ec1b593ffd84a3f48f3821afca588a09", "filename": "gcc/testsuite/gcc.target/i386/pr67329.c", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/2d6b2e283126b5daa50ec9cc67a55378c165a73f/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fpr67329.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/2d6b2e283126b5daa50ec9cc67a55378c165a73f/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fpr67329.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fpr67329.c?ref=2d6b2e283126b5daa50ec9cc67a55378c165a73f", "patch": "@@ -1,5 +1,5 @@\n /* { dg-do compile { target ia32 } } */\n-/* { dg-options \"-O3 -fno-tree-fre -fno-tree-pre -fdump-tree-optimized -mtune=lakemount\" } */\n+/* { dg-options \"-O3 -fno-tree-fre -fno-tree-pre -fdump-tree-optimized -mtune=lakemont\" } */\n \n int\n foo ()"}]}