[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/InterfaceProcess/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 91
LIB: work
FILE: ${SURELOG_DIR}/tests/InterfaceProcess/dut.sv
n<> u<90> t<Top_level_rule> c<1> l<1:1> el<16:1>
  n<> u<1> t<Null_rule> p<90> s<89> l<1:1>
  n<> u<89> t<Source_text> p<90> c<72> l<1:1> el<15:10>
    n<> u<72> t<Description> p<89> c<71> s<88> l<1:1> el<11:13>
      n<> u<71> t<Interface_declaration> p<72> c<6> l<1:1> el<11:13>
        n<> u<6> t<Interface_ansi_header> p<71> c<2> s<18> l<1:1> el<1:29>
          n<> u<2> t<INTERFACE> p<6> s<4> l<1:1> el<1:10>
          n<sw_test_status_if> u<4> t<Interface_identifier> p<6> c<3> s<5> l<1:11> el<1:28>
            n<sw_test_status_if> u<3> t<STRING_CONST> p<4> l<1:11> el<1:28>
          n<> u<5> t<Package_import_declaration_list> p<6> l<1:28> el<1:28>
        n<> u<18> t<Non_port_interface_item> p<71> c<17> s<33> l<2:3> el<2:20>
          n<> u<17> t<Interface_or_generate_item> p<18> c<16> l<2:3> el<2:20>
            n<> u<16> t<Module_common_item> p<17> c<15> l<2:3> el<2:20>
              n<> u<15> t<Module_or_generate_item_declaration> p<16> c<14> l<2:3> el<2:20>
                n<> u<14> t<Package_or_generate_item_declaration> p<15> c<13> l<2:3> el<2:20>
                  n<> u<13> t<Data_declaration> p<14> c<12> l<2:3> el<2:20>
                    n<> u<12> t<Variable_declaration> p<13> c<8> l<2:3> el<2:20>
                      n<> u<8> t<Data_type> p<12> c<7> s<11> l<2:3> el<2:8>
                        n<> u<7> t<IntVec_TypeLogic> p<8> l<2:3> el<2:8>
                      n<> u<11> t<Variable_decl_assignment_list> p<12> c<10> l<2:9> el<2:19>
                        n<> u<10> t<Variable_decl_assignment> p<11> c<9> l<2:9> el<2:19>
                          n<data_valid> u<9> t<STRING_CONST> p<10> l<2:9> el<2:19>
        n<> u<33> t<Non_port_interface_item> p<71> c<32> s<45> l<3:3> el<3:28>
          n<> u<32> t<Interface_or_generate_item> p<33> c<31> l<3:3> el<3:28>
            n<> u<31> t<Module_common_item> p<32> c<30> l<3:3> el<3:28>
              n<> u<30> t<Continuous_assign> p<31> c<29> l<3:3> el<3:28>
                n<> u<29> t<Net_assignment_list> p<30> c<28> l<3:10> el<3:27>
                  n<> u<28> t<Net_assignment> p<29> c<23> l<3:10> el<3:27>
                    n<> u<23> t<Net_lvalue> p<28> c<20> s<27> l<3:10> el<3:20>
                      n<> u<20> t<Ps_or_hierarchical_identifier> p<23> c<19> s<22> l<3:10> el<3:20>
                        n<data_valid> u<19> t<STRING_CONST> p<20> l<3:10> el<3:20>
                      n<> u<22> t<Constant_select> p<23> c<21> l<3:21> el<3:21>
                        n<> u<21> t<Constant_bit_select> p<22> l<3:21> el<3:21>
                    n<> u<27> t<Expression> p<28> c<26> l<3:23> el<3:27>
                      n<> u<26> t<Primary> p<27> c<25> l<3:23> el<3:27>
                        n<> u<25> t<Primary_literal> p<26> c<24> l<3:23> el<3:27>
                          n<> u<24> t<Number_1Tickb1> p<25> l<3:23> el<3:27>
        n<> u<45> t<Non_port_interface_item> p<71> c<44> s<69> l<5:3> el<5:20>
          n<> u<44> t<Interface_or_generate_item> p<45> c<43> l<5:3> el<5:20>
            n<> u<43> t<Module_common_item> p<44> c<42> l<5:3> el<5:20>
              n<> u<42> t<Module_or_generate_item_declaration> p<43> c<41> l<5:3> el<5:20>
                n<> u<41> t<Package_or_generate_item_declaration> p<42> c<40> l<5:3> el<5:20>
                  n<> u<40> t<Data_declaration> p<41> c<39> l<5:3> el<5:20>
                    n<> u<39> t<Variable_declaration> p<40> c<35> l<5:3> el<5:20>
                      n<> u<35> t<Data_type> p<39> c<34> s<38> l<5:3> el<5:6>
                        n<> u<34> t<IntVec_TypeBit> p<35> l<5:3> el<5:6>
                      n<> u<38> t<Variable_decl_assignment_list> p<39> c<37> l<5:7> el<5:19>
                        n<> u<37> t<Variable_decl_assignment> p<38> c<36> l<5:7> el<5:19>
                          n<sw_test_done> u<36> t<STRING_CONST> p<37> l<5:7> el<5:19>
        n<> u<69> t<Non_port_interface_item> p<71> c<68> s<70> l<6:3> el<8:6>
          n<> u<68> t<Interface_or_generate_item> p<69> c<67> l<6:3> el<8:6>
            n<> u<67> t<Module_common_item> p<68> c<66> l<6:3> el<8:6>
              n<> u<66> t<Initial_construct> p<67> c<65> l<6:3> el<8:6>
                n<> u<65> t<Statement_or_null> p<66> c<64> l<6:11> el<8:6>
                  n<> u<64> t<Statement> p<65> c<63> l<6:11> el<8:6>
                    n<> u<63> t<Statement_item> p<64> c<62> l<6:11> el<8:6>
                      n<> u<62> t<Seq_block> p<63> c<60> l<6:11> el<8:6>
                        n<> u<60> t<Statement_or_null> p<62> c<59> s<61> l<7:6> el<7:26>
                          n<> u<59> t<Statement> p<60> c<58> l<7:6> el<7:26>
                            n<> u<58> t<Statement_item> p<59> c<57> l<7:6> el<7:26>
                              n<> u<57> t<Blocking_assignment> p<58> c<56> l<7:6> el<7:25>
                                n<> u<56> t<Operator_assignment> p<57> c<50> l<7:6> el<7:25>
                                  n<> u<50> t<Variable_lvalue> p<56> c<47> s<51> l<7:6> el<7:18>
                                    n<> u<47> t<Ps_or_hierarchical_identifier> p<50> c<46> s<49> l<7:6> el<7:18>
                                      n<sw_test_done> u<46> t<STRING_CONST> p<47> l<7:6> el<7:18>
                                    n<> u<49> t<Select> p<50> c<48> l<7:19> el<7:19>
                                      n<> u<48> t<Bit_select> p<49> l<7:19> el<7:19>
                                  n<> u<51> t<AssignOp_Assign> p<56> s<55> l<7:19> el<7:20>
                                  n<> u<55> t<Expression> p<56> c<54> l<7:21> el<7:25>
                                    n<> u<54> t<Primary> p<55> c<53> l<7:21> el<7:25>
                                      n<> u<53> t<Primary_literal> p<54> c<52> l<7:21> el<7:25>
                                        n<> u<52> t<Number_1Tickb1> p<53> l<7:21> el<7:25>
                        n<> u<61> t<END> p<62> l<8:3> el<8:6>
        n<> u<70> t<ENDINTERFACE> p<71> l<11:1> el<11:13>
    n<> u<88> t<Description> p<89> c<87> l<13:1> el<15:10>
      n<> u<87> t<Module_declaration> p<88> c<76> l<13:1> el<15:10>
        n<> u<76> t<Module_ansi_header> p<87> c<73> s<85> l<13:1> el<13:12>
          n<module> u<73> t<Module_keyword> p<76> s<74> l<13:1> el<13:7>
          n<top> u<74> t<STRING_CONST> p<76> s<75> l<13:8> el<13:11>
          n<> u<75> t<Package_import_declaration_list> p<76> l<13:11> el<13:11>
        n<> u<85> t<Non_port_module_item> p<87> c<84> s<86> l<14:4> el<14:29>
          n<> u<84> t<Module_or_generate_item> p<85> c<83> l<14:4> el<14:29>
            n<> u<83> t<Module_instantiation> p<84> c<77> l<14:4> el<14:29>
              n<sw_test_status_if> u<77> t<STRING_CONST> p<83> s<82> l<14:4> el<14:21>
              n<> u<82> t<Hierarchical_instance> p<83> c<79> l<14:22> el<14:28>
                n<> u<79> t<Name_of_instance> p<82> c<78> s<81> l<14:22> el<14:26>
                  n<u_sw> u<78> t<STRING_CONST> p<79> l<14:22> el<14:26>
                n<> u<81> t<Port_connection_list> p<82> c<80> l<14:27> el<14:27>
                  n<> u<80> t<Ordered_port_connection> p<81> l<14:27> el<14:27>
        n<> u<86> t<ENDMODULE> p<87> l<15:1> el<15:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/InterfaceProcess/dut.sv:1:1: No timescale set for "sw_test_status_if".
[WRN:PA0205] ${SURELOG_DIR}/tests/InterfaceProcess/dut.sv:13:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0304] ${SURELOG_DIR}/tests/InterfaceProcess/dut.sv:1:1: Compile interface "work@sw_test_status_if".
[INF:CP0303] ${SURELOG_DIR}/tests/InterfaceProcess/dut.sv:13:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Assignment                                             1
Begin                                                  1
BitTypespec                                            2
Constant                                               2
ContAssign                                             1
Design                                                 1
Identifier                                             3
Initial                                                1
Interface                                              1
InterfaceTypespec                                      1
LogicTypespec                                          2
Module                                                 1
ModuleTypespec                                         1
Net                                                    2
RefModule                                              1
RefObj                                                 2
RefTypespec                                            4
SourceFile                                             1
Variable                                               2
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/InterfaceProcess/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/InterfaceProcess/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllInterfaces:
\_Interface: work@sw_test_status_if (work@sw_test_status_if), file:${SURELOG_DIR}/tests/InterfaceProcess/dut.sv, line:1:1, endln:11:13
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@sw_test_status_if)
    |vpiParent:
    \_Interface: work@sw_test_status_if (work@sw_test_status_if), file:${SURELOG_DIR}/tests/InterfaceProcess/dut.sv, line:1:1, endln:11:13
    |vpiName:work@sw_test_status_if
  |vpiVariable:
  \_Variable: (work@sw_test_status_if.data_valid), line:2:9, endln:2:19
    |vpiParent:
    \_Interface: work@sw_test_status_if (work@sw_test_status_if), file:${SURELOG_DIR}/tests/InterfaceProcess/dut.sv, line:1:1, endln:11:13
    |vpiTypespec:
    \_RefTypespec: (work@sw_test_status_if.data_valid), line:2:3, endln:2:8
      |vpiParent:
      \_Variable: (work@sw_test_status_if.data_valid), line:2:9, endln:2:19
      |vpiFullName:work@sw_test_status_if.data_valid
      |vpiActual:
      \_LogicTypespec: , line:2:3, endln:2:8
    |vpiName:data_valid
    |vpiFullName:work@sw_test_status_if.data_valid
    |vpiRandType:1
    |vpiVisibility:1
  |vpiVariable:
  \_Variable: (work@sw_test_status_if.sw_test_done), line:5:7, endln:5:19
    |vpiParent:
    \_Interface: work@sw_test_status_if (work@sw_test_status_if), file:${SURELOG_DIR}/tests/InterfaceProcess/dut.sv, line:1:1, endln:11:13
    |vpiTypespec:
    \_RefTypespec: (work@sw_test_status_if.sw_test_done), line:5:3, endln:5:6
      |vpiParent:
      \_Variable: (work@sw_test_status_if.sw_test_done), line:5:7, endln:5:19
      |vpiFullName:work@sw_test_status_if.sw_test_done
      |vpiActual:
      \_BitTypespec: , line:5:3, endln:5:6
    |vpiName:sw_test_done
    |vpiFullName:work@sw_test_status_if.sw_test_done
    |vpiRandType:1
    |vpiVisibility:1
  |vpiTypedef:
  \_LogicTypespec: , line:2:3, endln:2:8
    |vpiParent:
    \_Interface: work@sw_test_status_if (work@sw_test_status_if), file:${SURELOG_DIR}/tests/InterfaceProcess/dut.sv, line:1:1, endln:11:13
  |vpiTypedef:
  \_BitTypespec: , line:5:3, endln:5:6
    |vpiParent:
    \_Interface: work@sw_test_status_if (work@sw_test_status_if), file:${SURELOG_DIR}/tests/InterfaceProcess/dut.sv, line:1:1, endln:11:13
  |vpiImportTypespec:
  \_LogicTypespec: , line:2:3, endln:2:8
  |vpiImportTypespec:
  \_Variable: (work@sw_test_status_if.data_valid), line:2:9, endln:2:19
  |vpiImportTypespec:
  \_BitTypespec: , line:5:3, endln:5:6
  |vpiImportTypespec:
  \_Variable: (work@sw_test_status_if.sw_test_done), line:5:7, endln:5:19
  |vpiImportTypespec:
  \_Net: (work@sw_test_status_if.data_valid), line:2:9, endln:2:19
    |vpiParent:
    \_Interface: work@sw_test_status_if (work@sw_test_status_if), file:${SURELOG_DIR}/tests/InterfaceProcess/dut.sv, line:1:1, endln:11:13
    |vpiTypespec:
    \_RefTypespec: (work@sw_test_status_if.data_valid), line:2:3, endln:2:8
      |vpiParent:
      \_Net: (work@sw_test_status_if.data_valid), line:2:9, endln:2:19
      |vpiFullName:work@sw_test_status_if.data_valid
      |vpiActual:
      \_LogicTypespec: , line:2:3, endln:2:8
    |vpiName:data_valid
    |vpiFullName:work@sw_test_status_if.data_valid
    |vpiNetType:36
  |vpiImportTypespec:
  \_Net: (work@sw_test_status_if.sw_test_done), line:5:7, endln:5:19
    |vpiParent:
    \_Interface: work@sw_test_status_if (work@sw_test_status_if), file:${SURELOG_DIR}/tests/InterfaceProcess/dut.sv, line:1:1, endln:11:13
    |vpiTypespec:
    \_RefTypespec: (work@sw_test_status_if.sw_test_done), line:5:3, endln:5:6
      |vpiParent:
      \_Net: (work@sw_test_status_if.sw_test_done), line:5:7, endln:5:19
      |vpiFullName:work@sw_test_status_if.sw_test_done
      |vpiActual:
      \_BitTypespec: , line:5:3, endln:5:6
    |vpiName:sw_test_done
    |vpiFullName:work@sw_test_status_if.sw_test_done
  |vpiDefName:work@sw_test_status_if
  |vpiNet:
  \_Net: (work@sw_test_status_if.data_valid), line:2:9, endln:2:19
  |vpiNet:
  \_Net: (work@sw_test_status_if.sw_test_done), line:5:7, endln:5:19
  |vpiContAssign:
  \_ContAssign: , line:3:10, endln:3:27
    |vpiParent:
    \_Interface: work@sw_test_status_if (work@sw_test_status_if), file:${SURELOG_DIR}/tests/InterfaceProcess/dut.sv, line:1:1, endln:11:13
    |vpiRhs:
    \_Constant: , line:3:23, endln:3:27
      |vpiParent:
      \_ContAssign: , line:3:10, endln:3:27
      |vpiDecompile:1'b1
      |vpiSize:1
      |BIN:1
      |vpiConstType:3
    |vpiLhs:
    \_RefObj: (work@sw_test_status_if.data_valid), line:3:10, endln:3:20
      |vpiParent:
      \_ContAssign: , line:3:10, endln:3:27
      |vpiName:data_valid
      |vpiFullName:work@sw_test_status_if.data_valid
      |vpiActual:
      \_Net: (work@sw_test_status_if.data_valid), line:2:9, endln:2:19
  |vpiProcess:
  \_Initial: , line:6:3, endln:8:6
    |vpiParent:
    \_Interface: work@sw_test_status_if (work@sw_test_status_if), file:${SURELOG_DIR}/tests/InterfaceProcess/dut.sv, line:1:1, endln:11:13
    |vpiStmt:
    \_Begin: (work@sw_test_status_if), line:6:11, endln:8:6
      |vpiParent:
      \_Initial: , line:6:3, endln:8:6
      |vpiFullName:work@sw_test_status_if
      |vpiStmt:
      \_Assignment: , line:7:6, endln:7:25
        |vpiParent:
        \_Begin: (work@sw_test_status_if), line:6:11, endln:8:6
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_Constant: , line:7:21, endln:7:25
          |vpiParent:
          \_Assignment: , line:7:6, endln:7:25
          |vpiDecompile:1'b1
          |vpiSize:1
          |BIN:1
          |vpiConstType:3
        |vpiLhs:
        \_RefObj: (work@sw_test_status_if.sw_test_done), line:7:6, endln:7:18
          |vpiParent:
          \_Assignment: , line:7:6, endln:7:25
          |vpiName:sw_test_done
          |vpiFullName:work@sw_test_status_if.sw_test_done
          |vpiActual:
          \_Net: (work@sw_test_status_if.sw_test_done), line:5:7, endln:5:19
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/InterfaceProcess/dut.sv, line:13:1, endln:15:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@top)
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/InterfaceProcess/dut.sv, line:13:1, endln:15:10
    |vpiName:work@top
  |vpiTypedef:
  \_InterfaceTypespec: (sw_test_status_if)
    |vpiParent:
    \_Design: (unnamed)
    |vpiName:
    \_Identifier: (sw_test_status_if)
      |vpiParent:
      \_InterfaceTypespec: (sw_test_status_if)
      |vpiName:sw_test_status_if
    |vpiInterface:
    \_Interface: work@sw_test_status_if (work@sw_test_status_if), file:${SURELOG_DIR}/tests/InterfaceProcess/dut.sv, line:1:1, endln:11:13
  |vpiDefName:work@top
  |vpiRefModule:
  \_RefModule: work@sw_test_status_if (u_sw), line:14:4, endln:14:21
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/InterfaceProcess/dut.sv, line:13:1, endln:15:10
    |vpiName:u_sw
    |vpiDefName:work@sw_test_status_if
    |vpiActual:
    \_Interface: work@sw_test_status_if (work@sw_test_status_if), file:${SURELOG_DIR}/tests/InterfaceProcess/dut.sv, line:1:1, endln:11:13
|vpiTypedef:
\_InterfaceTypespec: (sw_test_status_if)
|vpiTypedef:
\_ModuleTypespec: (top)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:top
  |vpiModule:
  \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/InterfaceProcess/dut.sv, line:13:1, endln:15:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0
