Search.setIndex({docnames:["DDR","Endpoint","FPGA","I2CController","Register","SPIController","SPIFifoDriven","index"],envversion:{"sphinx.domains.c":2,"sphinx.domains.changeset":1,"sphinx.domains.citation":1,"sphinx.domains.cpp":4,"sphinx.domains.index":1,"sphinx.domains.javascript":2,"sphinx.domains.math":2,"sphinx.domains.python":3,"sphinx.domains.rst":2,"sphinx.domains.std":2,"sphinx.ext.intersphinx":1,"sphinx.ext.todo":2,"sphinx.ext.viewcode":1,sphinx:56},filenames:["DDR.rst","Endpoint.rst","FPGA.rst","I2CController.rst","Register.rst","SPIController.rst","SPIFifoDriven.rst","index.rst"],objects:{"interfaces.interfaces":[[0,1,1,"","DDR3"],[1,1,1,"","Endpoint"],[2,1,1,"","FPGA"],[3,1,1,"","I2CController"],[4,1,1,"","Register"],[5,1,1,"","SPIController"],[6,1,1,"","SPIFifoDriven"]],"interfaces.interfaces.DDR3":[[0,2,1,"","adc_single"],[0,2,1,"","clear_adc_debug"],[0,2,1,"","clear_adc_read"],[0,2,1,"","clear_read"],[0,2,1,"","clear_write"],[0,2,1,"","closest_frequency"],[0,2,1,"","fifo_status"],[0,2,1,"","make_flat_voltage"],[0,2,1,"","make_ramp"],[0,2,1,"","make_sine_wave"],[0,2,1,"","make_step"],[0,2,1,"","print_fifo_status"],[0,2,1,"","read_adc"],[0,2,1,"","reset_fifo"],[0,2,1,"","set_adc_debug"],[0,2,1,"","set_adc_read"],[0,2,1,"","set_index"],[0,2,1,"","set_read"],[0,2,1,"","set_write"],[0,2,1,"","write"],[0,2,1,"","write_channels"]],"interfaces.interfaces.Endpoint":[[1,2,1,"","excel_to_defines"],[1,2,1,"","get_chip_endpoints"],[1,2,1,"","increment_endpoints"],[1,2,1,"","update_endpoints_from_defines"]],"interfaces.interfaces.FPGA":[[2,2,1,"","clear_endpoint"],[2,2,1,"","clear_wire_bit"],[2,2,1,"","get_available_endpoints"],[2,2,1,"","get_time"],[2,2,1,"","init_device"],[2,2,1,"","read_ep"],[2,2,1,"","read_pipe_out"],[2,2,1,"","read_wire"],[2,2,1,"","read_wire_bit"],[2,2,1,"","send_trig"],[2,2,1,"","set_endpoint"],[2,2,1,"","set_wire"],[2,2,1,"","set_wire_bit"],[2,2,1,"","toggle_high"],[2,2,1,"","toggle_low"]],"interfaces.interfaces.I2CController":[[3,2,1,"","create_chips"],[3,2,1,"","i2c_configure"],[3,2,1,"","i2c_read_long"],[3,2,1,"","i2c_receive"],[3,2,1,"","i2c_transmit"],[3,2,1,"","i2c_write_long"],[3,2,1,"","reset_device"]],"interfaces.interfaces.Register":[[4,2,1,"","get_chip_registers"]],"interfaces.interfaces.SPIController":[[5,2,1,"","configure_master"],[5,2,1,"","configure_master_bin"],[5,2,1,"","create_chips"],[5,2,1,"","get_master_configuration"],[5,2,1,"","read"],[5,2,1,"","reset_master"],[5,2,1,"","select_slave"],[5,2,1,"","set_divider"],[5,2,1,"","set_fpga_mode"],[5,2,1,"","set_frequency"],[5,2,1,"","set_host_mode"],[5,2,1,"","wb_go"],[5,2,1,"","wb_is_ack"],[5,2,1,"","wb_read"],[5,2,1,"","wb_send_cmd"],[5,2,1,"","wb_set_address"],[5,2,1,"","wb_write"],[5,2,1,"","write"]],"interfaces.interfaces.SPIFifoDriven":[[6,2,1,"","create_chips"],[6,2,1,"","filter_select"],[6,2,1,"","set_clk_divider"],[6,2,1,"","set_ctrl_reg"],[6,2,1,"","set_data_mux"],[6,2,1,"","set_spi_sclk_divide"],[6,2,1,"","write"]],interfaces:[[4,0,0,"-","interfaces"]]},objnames:{"0":["py","module","Python module"],"1":["py","class","Python class"],"2":["py","method","Python method"]},objtypes:{"0":"py:module","1":"py:class","2":"py:method"},terms:{"0":[0,1,2,5,6],"1":[0,1,2,3,5,6],"100":0,"1024":2,"128":0,"144":0,"15":0,"16":[0,2,6],"1st":0,"2":[0,5,6],"24":6,"256":0,"2nd":0,"3":[0,1,5,6],"30":5,"32":[0,5],"34":5,"3v":1,"4":6,"4294967295":2,"47":0,"5":6,"50":0,"6":6,"64":5,"7":[3,6],"8":[0,3,6],"8192":0,"byte":[0,2,3,5],"class":7,"default":[4,6],"float":0,"function":[0,3],"int":[0,1,3,4,5,6],"new":[3,5,6],"return":[0,1,2,3,4,5],"static":[1,4],"true":[0,1],A:3,At:0,IN:0,If:[0,1,5,6],Into:0,No:0,Not:0,That:0,The:[0,1,3,5,6],about:2,accord:[],acknowledg:5,activ:[2,5],actual:0,actual_frequ:0,actual_length:0,ad7961_ch0:6,ad7961_ch1:6,ad7961_ch2:6,ad7961_ch3:6,adc:0,adc_data_count:0,adc_singl:0,add:0,addr:2,addr_pin:3,address:[0,1,2,3,4,5],ads8686_cha:6,ads8686_chb:6,after:[2,5],all:[0,1,2,3],allow:0,along:3,amplitud:0,an:[0,1,2,3,4,5,6],ani:2,anoth:[5,6],api:2,ar:[5,6],argument:[5,6],around:0,arrai:0,ass:5,assign:3,attribut:[1,2,3,4,5,6],automat:5,avail:2,back:[0,2,5],base:0,befor:0,between:[5,6],binari:0,bit:[0,1,2,3,4,5,6],bit_index_high:[1,4],bit_index_low:[1,4],bit_width:[1,4],bitfil:2,bool:[0,1,5],both:0,bu:[0,1],buf:0,buffer:[0,2,3],byearrai:0,bytearrai:[0,2],can:0,captur:0,chang:[1,5],channel:0,char_len:5,check:[0,5],chip:[1,3,5,6],chip_nam:1,cl:[],classmethod:[3,5,6],clear:[0,2,6],clear_adc_debug:0,clear_adc_read:0,clear_endpoint:2,clear_read:0,clear_wire_bit:2,clear_writ:0,clock:[5,6],closest:0,closest_frequ:0,code:[0,2],collis:1,come:6,command:[3,5],commun:[3,5,6],configur:[0,3,5,6],configure_mast:5,configure_master_bin:5,connect:[2,3],constant:0,containt:2,continu:0,control:7,convers:[0,6],convert:1,copi:[1,5,6],core:5,correct:[],correspoind:5,correspond:5,count:0,counter:0,creat:[0,1],create_chip:[3,5,6],ctrl:[5,6],ctrlvalu:6,current:[5,6],current_data_mux:6,cycl:0,dac:0,data:[0,2,3,5,6],data_len:2,data_length:3,data_mux:6,ddr3:0,ddr:[6,7],debug:[0,2],debug_print:0,decid:0,default_data_mux:6,defines_path:1,definit:1,descript:0,design:0,desir:0,determin:[0,1],devaddr:3,devic:[2,3,4,5],device_info:2,dict:[0,1,3,5,6],dictionari:[0,1,3,4,5,6],digit:0,direct:6,directli:5,divid:[0,5,6],divide_valu:6,don:3,done:3,driven:[5,7],duti:0,each:[0,1,5,6],edg:5,either:[0,5],empti:[0,1],emul:0,enabl:0,endpoint:[0,2,3,5,6,7],endpoints_dict:1,endpoints_from_defin:[1,5,6],enter:0,ep_bit:2,ep_defin:1,ep_defines_path:1,error:[0,2],even:3,evenli:0,excel:[1,4],excel_path:1,excel_to_defin:1,expect:[0,2,3],factor2:0,factor:0,fail:2,fall:5,fals:[0,2],fg:0,fifo:[0,7],fifo_statu:0,file:1,fill:[0,2],filter:6,filter_select:6,finish:5,first:5,fit:0,fix:0,flat:0,fpga:[0,1,3,5,6,7],fpga_test:2,freq:0,frequenc:[0,5],frequeni:0,from:[0,1,2,3,4,5,6],full:0,gen_addr:1,gen_address:1,gen_bit:1,gener:[0,2],get_available_endpoint:2,get_chip_endpoint:1,get_chip_regist:4,get_master_configur:5,get_tim:2,given:[1,3,5],go:0,go_bsi:5,greater:[5,6],group:[0,1],h13:6,h3010:6,ha:0,hdl:6,here:[],high:[0,2],host:[0,5,6],hz:0,i2c:7,i2c_configur:3,i2c_max_timeout_m:3,i2c_read_long:3,i2c_rec:3,i2c_transmit:3,i2c_write_long:3,i2ccontrol:3,i2cdaq:1,i2cdaq_level_shift:1,i2cdaq_qw:1,ie:5,immedi:0,implement:2,improv:0,in_plac:1,includ:5,incom:0,increment:[1,5,6],increment_endpoint:1,index:[0,1,4,7],inform:2,init_devic:2,initi:[2,5,6],inner:1,input:[0,5],instanc:[3,5,6],instanti:[3,5,6],integ:[0,5,6],interact:5,interfac:[0,1,2,3,4,5,6],intern:[4,5],interrupt:5,io:5,itself:2,just:0,kelli:[1,2],latch:5,left:[5,6],length:[0,2,3],level:1,like:0,line:[3,5],list:[2,3],load:2,locat:[1,3,4],longer:0,loop:[],low:[0,2],lsb:[1,2,3,4,5],m_ndatastart:3,m_pbuf:3,made:1,make_flat_voltag:0,make_ramp:0,make_sine_wav:0,make_step:0,markdown:[],mask:2,master:5,master_config:[5,6],maximum:3,mb:0,member:[],memori:[3,7],method:[],mhz:5,mig:0,millisecond:3,modul:[5,7],msb:[0,1,4],multipl:2,multiplex:0,must:[2,3,5,6],mux:6,name:[1,5,6],ndarrai:0,need:[5,6],newli:3,next:3,none:[0,1,4,5,6],note:[],now:[],number:[0,3,5,6],number_of_chip:[5,6],numpi:0,object:1,offset:0,ok:[2,3],okcfrontpanel:2,oktdeviceinfo:2,onc:2,onli:2,opal:[1,2],opalkelli:[0,2],oper:[0,6],option:[1,6],order:3,origin:[5,6],oscilloscop:0,otherwis:1,out:0,outgo:0,output:[0,5,6],over:6,page:[4,7],pair:[1,5],paramet:[0,1,3,5,6],path:[1,2],pattern:0,per:5,percentag:0,perform:0,period:0,pipe:0,pipein:0,pipeout:[0,2],place:0,pointer:0,possibl:0,preambl:3,print:[0,2],print_fifo_statu:0,protocol:[3,5],provid:0,qw:1,ramp:0,rate:6,read:[0,1,2,3,5],read_adc:0,read_en:0,read_ep:2,read_fg_en:0,read_pipe_out:2,read_wir:2,read_wire_bit:2,readi:[5,6],receiv:[3,5],reformat:5,reg_valu:6,regaddr:3,regist:[5,6,7],registerbridg:6,reset:[0,3,5],reset_devic:3,reset_fifo:0,reset_mast:5,respect:1,result:3,rout:6,run:[2,5],rx_neg:5,s:[0,1,5],same:3,sample_s:0,scl:3,sclk:5,sda:3,search:7,see:6,select:[5,6],select_slav:5,send:[3,5],send_trig:2,sent:5,sequenc:0,set:[0,2,3,5,6],set_adc_debug:0,set_adc_read:0,set_clk_divid:6,set_ctrl_reg:6,set_data_mux:6,set_ddr_read:0,set_divid:5,set_endpoint:2,set_fpga_mod:5,set_frequ:5,set_host_mod:5,set_index:0,set_read:0,set_spi_sclk_divid:6,set_wir:2,set_wire_bit:2,set_writ:0,sever:5,sheet:[1,4],shift:1,should:[0,5],side:0,signal:[0,5],sinc:[2,3],sine:0,singl:2,slave:5,slave_address:5,so:0,sourc:[0,1,2,3,4,5,6],specif:1,speed:0,spi:[0,7],spi_fifo_driven:6,spicontrol:5,spififodriven:6,spreadsheet:[1,4],squar:0,start:[0,1,3],startup:0,statu:0,step:0,stop:[0,3],store:[1,5],str:[0,1,2,6],stream:0,stripe:0,support:0,t0:0,t1:0,t:3,take:[0,3],target:5,tclk:6,text:1,than:[5,6],thi:[0,2,3,5,6],through:5,time:[0,2,3],timeout:3,todo:0,toggl:2,toggle_high:2,toggle_low:2,tos:5,total:2,transfer:5,transmiss:[3,5],transmit:5,trigger:0,triggerin:[2,3],tupdat:6,tx_neg:5,type:0,unit16:0,unsuccess:0,until:3,up:[0,5],updat:[5,6],update_endpoints_from_defin:1,us:[0,1,2,3,5,6],v:1,valu:[0,1,2,4,5,6],veri:[],verilog:[1,5],version:0,via:0,voltag:0,w0:0,w127:0,w128:0,w15:0,w224:0,w255:0,w31:0,w32:0,w63:0,wa:3,wai:[5,6],wait:3,wave:0,waveform:0,wb_clk_freq:5,wb_go:5,wb_is_ack:5,wb_read:5,wb_send_cmd:5,wb_set_address:5,wb_write:5,wbsignal_convert:5,we:[5,6],what:0,when:[0,1,5,6],whether:[0,1,6],which:[],wide:0,width:[1,4],wire:[2,3],wirein:2,wireout:2,wishbon:[5,6],workbook_path:4,wrap:0,write:[0,3,5,6],write_channel:0,write_en:0,written:[0,1,3],xem:2,yet:2,zero:[5,6]},titles:["DDR Memory Class","Endpoint Class","FPGA Class","I2C Controller Class","Register Class","SPI Controller Class","SPI FIFO Driven Controller Class","Welcome to covgDAQ\u2019s documentation!"],titleterms:{"class":[0,1,2,3,4,5,6],content:7,control:[3,5,6],covgdaq:7,ddr:0,document:7,driven:6,endpoint:1,fifo:6,fpga:2,i2c:3,indic:7,memori:0,regist:4,s:7,spi:[5,6],tabl:7,welcom:7}})