

================================================================
== Vivado HLS Report for 'store_output'
================================================================
* Date:           Tue Mar 19 14:53:51 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        test_conv
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    57353|    57353| 0.574 ms | 0.574 ms |  57353|  57353|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1             |    57352|    57352|     14338|          -|          -|     4|    no    |
        | + Loop 1.1          |    14336|    14336|       512|          -|          -|    28|    no    |
        |  ++ Loop 1.1.1      |      504|      504|        18|          -|          -|    28|    no    |
        |   +++ Loop 1.1.1.1  |       16|       16|         4|          -|          -|     4|    no    |
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|   1218|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     27|    -|
|Register         |        -|      -|     353|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      1|     353|   1245|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +---------------------------+----------------------+-----------+
    |          Instance         |        Module        | Expression|
    +---------------------------+----------------------+-----------+
    |conv_mul_mul_5ns_fYi_U158  |conv_mul_mul_5ns_fYi  |  i0 * i1  |
    +---------------------------+----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+-----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+-----+------------+------------+
    |add_ln1495_fu_547_p2      |     +    |      0|  0|   15|          13|          15|
    |add_ln180_fu_357_p2       |     +    |      0|  0|   34|          34|          34|
    |add_ln62_1_fu_452_p2      |     +    |      0|  0|   12|          12|          12|
    |add_ln62_2_fu_487_p2      |     +    |      0|  0|   15|          15|          15|
    |add_ln62_fu_412_p2        |     +    |      0|  0|    7|           5|           5|
    |add_ln64_1_fu_295_p2      |     +    |      0|  0|   17|          17|          17|
    |add_ln64_2_fu_338_p2      |     +    |      0|  0|   15|          33|          33|
    |add_ln64_3_fu_343_p2      |     +    |      0|  0|   15|          33|          33|
    |add_ln64_fu_257_p2        |     +    |      0|  0|    7|           7|           7|
    |i_fu_289_p2               |     +    |      0|  0|    7|           5|           1|
    |j_fu_382_p2               |     +    |      0|  0|    7|           5|           1|
    |k_fu_402_p2               |     +    |      0|  0|    4|           3|           1|
    |mm_fu_348_p2              |     +    |      0|  0|    7|           5|           3|
    |sub_ln62_1_fu_481_p2      |     -    |      0|  0|   15|          15|          15|
    |sub_ln62_fu_442_p2        |     -    |      0|  0|   11|          11|          11|
    |sub_ln64_fu_324_p2        |     -    |      0|  0|   25|          25|          25|
    |and_ln414_1_fu_677_p2     |    and   |      0|  0|   64|          64|          64|
    |and_ln414_2_fu_683_p2     |    and   |      0|  0|   64|          64|          64|
    |and_ln414_fu_665_p2       |    and   |      0|  0|   64|          64|          64|
    |ap_block_state7_io        |    and   |      0|  0|    1|           1|           1|
    |icmp_ln1494_fu_517_p2     |   icmp   |      0|  0|    7|          16|          13|
    |icmp_ln414_fu_575_p2      |   icmp   |      0|  0|    3|           6|           6|
    |icmp_ln57_fu_283_p2       |   icmp   |      0|  0|    2|           5|           4|
    |icmp_ln58_fu_376_p2       |   icmp   |      0|  0|    2|           5|           4|
    |icmp_ln60_fu_396_p2       |   icmp   |      0|  0|    2|           3|           4|
    |lshr_ln414_fu_659_p2      |   lshr   |      0|  0|  182|           2|          64|
    |or_ln1495_fu_557_p2       |    or    |      0|  0|    1|           1|           1|
    |or_ln62_fu_503_p2         |    or    |      0|  0|    6|           4|           6|
    |p_Result_s_fu_689_p2      |    or    |      0|  0|   64|          64|          64|
    |p_Val2_2_fu_563_p3        |  select  |      0|  0|   16|           1|          16|
    |select_ln414_1_fu_618_p3  |  select  |      0|  0|    7|           1|           7|
    |select_ln414_2_fu_591_p3  |  select  |      0|  0|    7|           1|           7|
    |select_ln414_3_fu_647_p3  |  select  |      0|  0|   64|           1|          64|
    |select_ln414_fu_612_p3    |  select  |      0|  0|    7|           1|           7|
    |shl_ln414_1_fu_653_p2     |    shl   |      0|  0|  182|           2|          64|
    |shl_ln414_fu_603_p2       |    shl   |      0|  0|  182|          64|          64|
    |xor_ln414_1_fu_624_p2     |    xor   |      0|  0|    7|           7|           6|
    |xor_ln414_2_fu_671_p2     |    xor   |      0|  0|   64|           2|          64|
    |xor_ln414_fu_585_p2       |    xor   |      0|  0|    7|           7|           6|
    +--------------------------+----------+-------+---+-----+------------+------------+
    |Total                     |          |      0|  0| 1218|         624|         892|
    +--------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |   6|         15|    1|         15|
    |i_0_reg_195     |   3|          2|    5|         10|
    |j_0_reg_207     |   3|          2|    5|         10|
    |k_0_reg_218     |   3|          2|    3|          6|
    |mm_0_reg_183    |   3|          2|    5|         10|
    |out_V_blk_n_AW  |   3|          2|    1|          2|
    |out_V_blk_n_B   |   3|          2|    1|          2|
    |out_V_blk_n_W   |   3|          2|    1|          2|
    +----------------+----+-----------+-----+-----------+
    |Total           |  27|         29|   22|         57|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |add_ln180_reg_759    |  34|   0|   34|          0|
    |add_ln62_2_reg_801   |  15|   0|   15|          0|
    |add_ln64_3_reg_749   |  33|   0|   33|          0|
    |ap_CS_fsm            |  14|   0|   14|          0|
    |i_0_reg_195          |   5|   0|    5|          0|
    |i_reg_744            |   5|   0|    5|          0|
    |icmp_ln414_reg_816   |   1|   0|    1|          0|
    |j_0_reg_207          |   5|   0|    5|          0|
    |j_reg_778            |   5|   0|    5|          0|
    |k_0_reg_218          |   3|   0|    3|          0|
    |k_reg_791            |   3|   0|    3|          0|
    |mm_0_reg_183         |   5|   0|    5|          0|
    |or_ln62_reg_811      |   2|   0|    6|          4|
    |p_Val2_s_fu_126      |  64|   0|   64|          0|
    |shl_ln414_reg_829    |  64|   0|   64|          0|
    |trunc_ln62_reg_796   |   2|   0|    2|          0|
    |zext_ln414_reg_823   |   2|   0|    7|          5|
    |zext_ln56_reg_728    |  29|   0|   34|          5|
    |zext_ln57_reg_736    |  20|   0|   33|         13|
    |zext_ln60_reg_783    |   5|   0|   15|         10|
    |zext_ln64_1_reg_723  |  16|   0|   33|         17|
    |zext_ln64_4_reg_764  |   5|   0|   12|          7|
    |zext_ln64_reg_718    |  16|   0|   17|          1|
    +---------------------+----+----+-----+-----------+
    |Total                | 353|   0|  415|         62|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs |  store_output | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs |  store_output | return value |
|ap_start                |  in |    1| ap_ctrl_hs |  store_output | return value |
|ap_done                 | out |    1| ap_ctrl_hs |  store_output | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |  store_output | return value |
|ap_ready                | out |    1| ap_ctrl_hs |  store_output | return value |
|m_axi_out_V_AWVALID     | out |    1|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_AWREADY     |  in |    1|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_AWADDR      | out |   32|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_AWID        | out |    1|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_AWLEN       | out |   32|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_AWSIZE      | out |    3|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_AWBURST     | out |    2|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_AWLOCK      | out |    2|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_AWCACHE     | out |    4|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_AWPROT      | out |    3|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_AWQOS       | out |    4|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_AWREGION    | out |    4|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_AWUSER      | out |    1|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_WVALID      | out |    1|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_WREADY      |  in |    1|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_WDATA       | out |   64|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_WSTRB       | out |    8|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_WLAST       | out |    1|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_WID         | out |    1|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_WUSER       | out |    1|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_ARVALID     | out |    1|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_ARREADY     |  in |    1|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_ARADDR      | out |   32|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_ARID        | out |    1|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_ARLEN       | out |   32|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_ARSIZE      | out |    3|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_ARBURST     | out |    2|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_ARLOCK      | out |    2|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_ARCACHE     | out |    4|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_ARPROT      | out |    3|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_ARQOS       | out |    4|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_ARREGION    | out |    4|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_ARUSER      | out |    1|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_RVALID      |  in |    1|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_RREADY      | out |    1|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_RDATA       |  in |   64|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_RLAST       |  in |    1|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_RID         |  in |    1|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_RUSER       |  in |    1|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_RRESP       |  in |    2|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_BVALID      |  in |    1|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_BREADY      | out |    1|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_BRESP       |  in |    2|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_BID         |  in |    1|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_BUSER       |  in |    1|    m_axi   |     out_V     |    pointer   |
|out_V_offset            |  in |   29|   ap_none  |  out_V_offset |    scalar    |
|fm_out_buff_V_address0  | out |   14|  ap_memory | fm_out_buff_V |     array    |
|fm_out_buff_V_ce0       | out |    1|  ap_memory | fm_out_buff_V |     array    |
|fm_out_buff_V_q0        |  in |   16|  ap_memory | fm_out_buff_V |     array    |
|m                       |  in |    7|   ap_none  |       m       |    scalar    |
|fm_row                  |  in |   16|   ap_none  |     fm_row    |    scalar    |
|fm_col                  |  in |   16|   ap_none  |     fm_col    |    scalar    |
+------------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 11 7 
7 --> 8 6 
8 --> 9 
9 --> 10 
10 --> 7 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_Val2_s = alloca i64"   --->   Operation 15 'alloca' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%fm_col_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %fm_col)"   --->   Operation 16 'read' 'fm_col_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%fm_row_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %fm_row)"   --->   Operation 17 'read' 'fm_row_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%m_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %m)"   --->   Operation 18 'read' 'm_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%out_V_offset_read = call i29 @_ssdm_op_Read.ap_auto.i29(i29 %out_V_offset)"   --->   Operation 19 'read' 'out_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %out_V, [6 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 100352, [4 x i8]* @p_str6, [6 x i8]* @p_str7, [1 x i8]* @p_str1, i32 16, i32 16, i32 64, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i16 %fm_row_read to i17" [test_conv/src/test.cpp:64]   --->   Operation 21 'zext' 'zext_ln64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln64_1 = zext i16 %fm_col_read to i33" [test_conv/src/test.cpp:64]   --->   Operation 22 'zext' 'zext_ln64_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i29 %out_V_offset_read to i34" [test_conv/src/test.cpp:56]   --->   Operation 23 'zext' 'zext_ln56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.46ns)   --->   "br label %1" [test_conv/src/test.cpp:56]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 6.86>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%mm_0 = phi i5 [ 0, %0 ], [ %mm, %4 ]"   --->   Operation 25 'phi' 'mm_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %mm_0, i32 4)" [test_conv/src/test.cpp:56]   --->   Operation 26 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 27 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %tmp, label %5, label %.preheader49.preheader" [test_conv/src/test.cpp:56]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln64_2 = zext i5 %mm_0 to i7" [test_conv/src/test.cpp:64]   --->   Operation 29 'zext' 'zext_ln64_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.31ns)   --->   "%add_ln64 = add i7 %zext_ln64_2, %m_read" [test_conv/src/test.cpp:64]   --->   Operation 30 'add' 'add_ln64' <Predicate = (!tmp)> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln1 = call i5 @_ssdm_op_PartSelect.i5.i7.i32.i32(i7 %add_ln64, i32 2, i32 6)" [test_conv/src/test.cpp:64]   --->   Operation 31 'partselect' 'trunc_ln1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln64_3 = zext i5 %trunc_ln1 to i20" [test_conv/src/test.cpp:64]   --->   Operation 32 'zext' 'zext_ln64_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln64 = mul i20 %zext_ln64_3, 12544" [test_conv/src/test.cpp:64]   --->   Operation 33 'mul' 'mul_ln64' <Predicate = (!tmp)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 1.72> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i20 %mul_ln64 to i33" [test_conv/src/test.cpp:57]   --->   Operation 34 'zext' 'zext_ln57' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.46ns)   --->   "br label %.preheader49" [test_conv/src/test.cpp:57]   --->   Operation 35 'br' <Predicate = (!tmp)> <Delay = 0.46>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "ret void" [test_conv/src/test.cpp:67]   --->   Operation 36 'ret' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.84>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ %i, %3 ], [ 0, %.preheader49.preheader ]"   --->   Operation 37 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln57_1 = zext i5 %i_0 to i17" [test_conv/src/test.cpp:57]   --->   Operation 38 'zext' 'zext_ln57_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.97ns)   --->   "%icmp_ln57 = icmp eq i5 %i_0, -4" [test_conv/src/test.cpp:57]   --->   Operation 39 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 40 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.02ns)   --->   "%i = add i5 %i_0, 1" [test_conv/src/test.cpp:57]   --->   Operation 41 'add' 'i' <Predicate = true> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %icmp_ln57, label %4, label %.preheader48.preheader" [test_conv/src/test.cpp:57]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.54ns)   --->   "%add_ln64_1 = add i17 %zext_ln57_1, %zext_ln64" [test_conv/src/test.cpp:64]   --->   Operation 43 'add' 'add_ln64_1' <Predicate = (!icmp_ln57)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%shl_ln = call i24 @_ssdm_op_BitConcatenate.i24.i17.i7(i17 %add_ln64_1, i7 0)" [test_conv/src/test.cpp:64]   --->   Operation 44 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln64_5 = zext i24 %shl_ln to i25" [test_conv/src/test.cpp:64]   --->   Operation 45 'zext' 'zext_ln64_5' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%shl_ln64_1 = call i21 @_ssdm_op_BitConcatenate.i21.i17.i4(i17 %add_ln64_1, i4 0)" [test_conv/src/test.cpp:64]   --->   Operation 46 'bitconcatenate' 'shl_ln64_1' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln64_6 = zext i21 %shl_ln64_1 to i25" [test_conv/src/test.cpp:64]   --->   Operation 47 'zext' 'zext_ln64_6' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.68ns)   --->   "%sub_ln64 = sub i25 %zext_ln64_5, %zext_ln64_6" [test_conv/src/test.cpp:64]   --->   Operation 48 'sub' 'sub_ln64' <Predicate = (!icmp_ln57)> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln64 = sext i25 %sub_ln64 to i32" [test_conv/src/test.cpp:64]   --->   Operation 49 'sext' 'sext_ln64' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i32 %sext_ln64 to i33" [test_conv/src/test.cpp:58]   --->   Operation 50 'zext' 'zext_ln58' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_2 = add i33 %zext_ln57, %zext_ln58" [test_conv/src/test.cpp:64]   --->   Operation 51 'add' 'add_ln64_2' <Predicate = (!icmp_ln57)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 52 [1/1] (3.61ns) (root node of TernaryAdder)   --->   "%add_ln64_3 = add i33 %zext_ln64_1, %add_ln64_2" [test_conv/src/test.cpp:64]   --->   Operation 52 'add' 'add_ln64_3' <Predicate = (!icmp_ln57)> <Delay = 3.61> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 53 [1/1] (1.02ns)   --->   "%mm = add i5 %mm_0, 4" [test_conv/src/test.cpp:56]   --->   Operation 53 'add' 'mm' <Predicate = (icmp_ln57)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "br label %1" [test_conv/src/test.cpp:56]   --->   Operation 54 'br' <Predicate = (icmp_ln57)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.92>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln180 = zext i33 %add_ln64_3 to i34" [test_conv/src/test.cpp:64]   --->   Operation 55 'zext' 'zext_ln180' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (1.92ns)   --->   "%add_ln180 = add i34 %zext_ln180, %zext_ln56" [test_conv/src/test.cpp:64]   --->   Operation 56 'add' 'add_ln180' <Predicate = true> <Delay = 1.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln64_4 = zext i5 %i_0 to i12" [test_conv/src/test.cpp:64]   --->   Operation 57 'zext' 'zext_ln64_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln180_1 = zext i34 %add_ln180 to i64" [test_conv/src/test.cpp:64]   --->   Operation 58 'zext' 'zext_ln180_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%out_V_addr = getelementptr i64* %out_V, i64 %zext_ln180_1" [test_conv/src/test.cpp:64]   --->   Operation 59 'getelementptr' 'out_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (8.75ns)   --->   "%out_V_addr_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i64P(i64* %out_V_addr, i32 28)" [test_conv/src/test.cpp:64]   --->   Operation 60 'writereq' 'out_V_addr_wr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 61 [1/1] (0.46ns)   --->   "br label %.preheader48" [test_conv/src/test.cpp:58]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.46>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%j_0 = phi i5 [ %j, %2 ], [ 0, %.preheader48.preheader ]"   --->   Operation 62 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.97ns)   --->   "%icmp_ln58 = icmp eq i5 %j_0, -4" [test_conv/src/test.cpp:58]   --->   Operation 63 'icmp' 'icmp_ln58' <Predicate = true> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 64 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (1.02ns)   --->   "%j = add i5 %j_0, 1" [test_conv/src/test.cpp:58]   --->   Operation 65 'add' 'j' <Predicate = true> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "br i1 %icmp_ln58, label %3, label %.preheader.preheader" [test_conv/src/test.cpp:58]   --->   Operation 66 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i5 %j_0 to i15" [test_conv/src/test.cpp:60]   --->   Operation 67 'zext' 'zext_ln60' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.46ns)   --->   "br label %.preheader" [test_conv/src/test.cpp:60]   --->   Operation 68 'br' <Predicate = (!icmp_ln58)> <Delay = 0.46>
ST_6 : Operation 69 [5/5] (8.75ns)   --->   "%out_V_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_V_addr)" [test_conv/src/test.cpp:64]   --->   Operation 69 'writeresp' 'out_V_addr_wr_resp' <Predicate = (icmp_ln58)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%k_0 = phi i3 [ %k, %_ifconv ], [ 0, %.preheader.preheader ]"   --->   Operation 70 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln60_1 = zext i3 %k_0 to i5" [test_conv/src/test.cpp:60]   --->   Operation 71 'zext' 'zext_ln60_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.98ns)   --->   "%icmp_ln60 = icmp eq i3 %k_0, -4" [test_conv/src/test.cpp:60]   --->   Operation 72 'icmp' 'icmp_ln60' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 73 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.76ns)   --->   "%k = add i3 %k_0, 1" [test_conv/src/test.cpp:60]   --->   Operation 74 'add' 'k' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "br i1 %icmp_ln60, label %2, label %_ifconv" [test_conv/src/test.cpp:60]   --->   Operation 75 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln62 = trunc i3 %k_0 to i2" [test_conv/src/test.cpp:62]   --->   Operation 76 'trunc' 'trunc_ln62' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (1.02ns)   --->   "%add_ln62 = add i5 %zext_ln60_1, %mm_0" [test_conv/src/test.cpp:62]   --->   Operation 77 'add' 'add_ln62' <Predicate = (!icmp_ln60)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_1 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln62, i5 0)" [test_conv/src/test.cpp:62]   --->   Operation 78 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i10 %tmp_1 to i11" [test_conv/src/test.cpp:62]   --->   Operation 79 'zext' 'zext_ln62' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_2 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln62, i2 0)" [test_conv/src/test.cpp:62]   --->   Operation 80 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln62_1 = zext i7 %tmp_2 to i11" [test_conv/src/test.cpp:62]   --->   Operation 81 'zext' 'zext_ln62_1' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (1.41ns)   --->   "%sub_ln62 = sub i11 %zext_ln62, %zext_ln62_1" [test_conv/src/test.cpp:62]   --->   Operation 82 'sub' 'sub_ln62' <Predicate = (!icmp_ln60)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln62 = sext i11 %sub_ln62 to i12" [test_conv/src/test.cpp:62]   --->   Operation 83 'sext' 'sext_ln62' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (1.48ns)   --->   "%add_ln62_1 = add i12 %zext_ln64_4, %sext_ln62" [test_conv/src/test.cpp:62]   --->   Operation 84 'add' 'add_ln62_1' <Predicate = (!icmp_ln60)> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln62_1 = trunc i12 %add_ln62_1 to i10" [test_conv/src/test.cpp:62]   --->   Operation 85 'trunc' 'trunc_ln62_1' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%p_shl_cast = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %trunc_ln62_1, i5 0)" [test_conv/src/test.cpp:62]   --->   Operation 86 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_3 = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %add_ln62_1, i2 0)" [test_conv/src/test.cpp:62]   --->   Operation 87 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln62_1 = sext i14 %tmp_3 to i15" [test_conv/src/test.cpp:62]   --->   Operation 88 'sext' 'sext_ln62_1' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln62_1 = sub i15 %p_shl_cast, %sext_ln62_1" [test_conv/src/test.cpp:62]   --->   Operation 89 'sub' 'sub_ln62_1' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 90 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln62_2 = add i15 %zext_ln60, %sub_ln62_1" [test_conv/src/test.cpp:62]   --->   Operation 90 'add' 'add_ln62_2' <Predicate = (!icmp_ln60)> <Delay = 3.15> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%p_Val2_load = load i64* %p_Val2_s" [test_conv/src/test.cpp:64]   --->   Operation 91 'load' 'p_Val2_load' <Predicate = (icmp_ln60)> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i64P(i64* %out_V_addr, i64 %p_Val2_load, i8 -1)" [test_conv/src/test.cpp:64]   --->   Operation 92 'write' <Predicate = (icmp_ln60)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "br label %.preheader48" [test_conv/src/test.cpp:58]   --->   Operation 93 'br' <Predicate = (icmp_ln60)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.77>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln62_2 = zext i15 %add_ln62_2 to i64" [test_conv/src/test.cpp:62]   --->   Operation 94 'zext' 'zext_ln62_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%fm_out_buff_V_addr = getelementptr [12544 x i16]* %fm_out_buff_V, i64 0, i64 %zext_ln62_2" [test_conv/src/test.cpp:62]   --->   Operation 95 'getelementptr' 'fm_out_buff_V_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [2/2] (2.77ns)   --->   "%fm_out_buff_V_load = load i16* %fm_out_buff_V_addr, align 2" [test_conv/src/test.cpp:62]   --->   Operation 96 'load' 'fm_out_buff_V_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3721> <RAM>

State 9 <SV = 8> <Delay = 8.03>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%Lo_assign = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %trunc_ln62, i4 0)" [test_conv/src/test.cpp:62]   --->   Operation 97 'bitconcatenate' 'Lo_assign' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%or_ln62 = or i6 %Lo_assign, 15" [test_conv/src/test.cpp:62]   --->   Operation 98 'or' 'or_ln62' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 99 [1/2] (2.77ns)   --->   "%fm_out_buff_V_load = load i16* %fm_out_buff_V_addr, align 2" [test_conv/src/test.cpp:62]   --->   Operation 99 'load' 'fm_out_buff_V_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3721> <RAM>
ST_9 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %fm_out_buff_V_load, i32 15)" [test_conv/src/test.cpp:12->test_conv/src/test.cpp:62]   --->   Operation 100 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (2.13ns)   --->   "%icmp_ln1494 = icmp sgt i16 %fm_out_buff_V_load, 6144" [test_conv/src/test.cpp:14->test_conv/src/test.cpp:62]   --->   Operation 101 'icmp' 'icmp_ln1494' <Predicate = true> <Delay = 2.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %fm_out_buff_V_load, i32 15)" [test_conv/src/test.cpp:12->test_conv/src/test.cpp:62]   --->   Operation 102 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_7 = call i14 @_ssdm_op_BitConcatenate.i14.i1.i1.i1.i11(i1 %tmp_5, i1 false, i1 %tmp_5, i11 0)" [test_conv/src/test.cpp:12->test_conv/src/test.cpp:62]   --->   Operation 103 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln1495 = sext i14 %tmp_7 to i15" [test_conv/src/test.cpp:12->test_conv/src/test.cpp:62]   --->   Operation 104 'sext' 'sext_ln1495' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (1.52ns)   --->   "%add_ln1495 = add i15 6144, %sext_ln1495" [test_conv/src/test.cpp:12->test_conv/src/test.cpp:62]   --->   Operation 105 'add' 'add_ln1495' <Predicate = true> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%sext_ln1495_1 = sext i15 %add_ln1495 to i16" [test_conv/src/test.cpp:12->test_conv/src/test.cpp:62]   --->   Operation 106 'sext' 'sext_ln1495_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%or_ln1495 = or i1 %tmp_4, %icmp_ln1494" [test_conv/src/test.cpp:12->test_conv/src/test.cpp:62]   --->   Operation 107 'or' 'or_ln1495' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%p_Val2_2 = select i1 %or_ln1495, i16 %sext_ln1495_1, i16 %fm_out_buff_V_load" [test_conv/src/test.cpp:12->test_conv/src/test.cpp:62]   --->   Operation 108 'select' 'p_Val2_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%tmp_V_1 = zext i16 %p_Val2_2 to i64" [test_conv/src/test.cpp:62]   --->   Operation 109 'zext' 'tmp_V_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (1.07ns)   --->   "%icmp_ln414 = icmp ugt i6 %Lo_assign, %or_ln62" [test_conv/src/test.cpp:62]   --->   Operation 110 'icmp' 'icmp_ln414' <Predicate = true> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln414 = zext i6 %Lo_assign to i7" [test_conv/src/test.cpp:62]   --->   Operation 111 'zext' 'zext_ln414' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln414_2)   --->   "%xor_ln414 = xor i7 %zext_ln414, 63" [test_conv/src/test.cpp:62]   --->   Operation 112 'xor' 'xor_ln414' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 113 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln414_2 = select i1 %icmp_ln414, i7 %xor_ln414, i7 %zext_ln414" [test_conv/src/test.cpp:62]   --->   Operation 113 'select' 'select_ln414_2' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%zext_ln414_2 = zext i7 %select_ln414_2 to i64" [test_conv/src/test.cpp:62]   --->   Operation 114 'zext' 'zext_ln414_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 115 [1/1] (3.12ns) (out node of the LUT)   --->   "%shl_ln414 = shl i64 %tmp_V_1, %zext_ln414_2" [test_conv/src/test.cpp:62]   --->   Operation 115 'shl' 'shl_ln414' <Predicate = true> <Delay = 3.12> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.65>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%p_Val2_load_1 = load i64* %p_Val2_s" [test_conv/src/test.cpp:62]   --->   Operation 116 'load' 'p_Val2_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln414_1 = zext i6 %or_ln62 to i7" [test_conv/src/test.cpp:62]   --->   Operation 117 'zext' 'zext_ln414_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%select_ln414 = select i1 %icmp_ln414, i7 %zext_ln414, i7 %zext_ln414_1" [test_conv/src/test.cpp:62]   --->   Operation 118 'select' 'select_ln414' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%select_ln414_1 = select i1 %icmp_ln414, i7 %zext_ln414_1, i7 %zext_ln414" [test_conv/src/test.cpp:62]   --->   Operation 119 'select' 'select_ln414_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%xor_ln414_1 = xor i7 %select_ln414, 63" [test_conv/src/test.cpp:62]   --->   Operation 120 'xor' 'xor_ln414_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%zext_ln414_3 = zext i7 %select_ln414_1 to i64" [test_conv/src/test.cpp:62]   --->   Operation 121 'zext' 'zext_ln414_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%zext_ln414_4 = zext i7 %xor_ln414_1 to i64" [test_conv/src/test.cpp:62]   --->   Operation 122 'zext' 'zext_ln414_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%tmp_6 = call i64 @llvm.part.select.i64(i64 %shl_ln414, i32 63, i32 0)" [test_conv/src/test.cpp:62]   --->   Operation 123 'partselect' 'tmp_6' <Predicate = (icmp_ln414)> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%select_ln414_3 = select i1 %icmp_ln414, i64 %tmp_6, i64 %shl_ln414" [test_conv/src/test.cpp:62]   --->   Operation 124 'select' 'select_ln414_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%shl_ln414_1 = shl i64 -1, %zext_ln414_3" [test_conv/src/test.cpp:62]   --->   Operation 125 'shl' 'shl_ln414_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%lshr_ln414 = lshr i64 -1, %zext_ln414_4" [test_conv/src/test.cpp:62]   --->   Operation 126 'lshr' 'lshr_ln414' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 127 [1/1] (2.48ns) (out node of the LUT)   --->   "%and_ln414 = and i64 %shl_ln414_1, %lshr_ln414" [test_conv/src/test.cpp:62]   --->   Operation 127 'and' 'and_ln414' <Predicate = true> <Delay = 2.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%xor_ln414_2 = xor i64 %and_ln414, -1" [test_conv/src/test.cpp:62]   --->   Operation 128 'xor' 'xor_ln414_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%and_ln414_1 = and i64 %p_Val2_load_1, %xor_ln414_2" [test_conv/src/test.cpp:62]   --->   Operation 129 'and' 'and_ln414_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%and_ln414_2 = and i64 %select_ln414_3, %and_ln414" [test_conv/src/test.cpp:62]   --->   Operation 130 'and' 'and_ln414_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 131 [1/1] (1.17ns) (out node of the LUT)   --->   "%p_Result_s = or i64 %and_ln414_1, %and_ln414_2" [test_conv/src/test.cpp:62]   --->   Operation 131 'or' 'p_Result_s' <Predicate = true> <Delay = 1.17> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "store i64 %p_Result_s, i64* %p_Val2_s" [test_conv/src/test.cpp:60]   --->   Operation 132 'store' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "br label %.preheader" [test_conv/src/test.cpp:60]   --->   Operation 133 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 6> <Delay = 8.75>
ST_11 : Operation 134 [4/5] (8.75ns)   --->   "%out_V_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_V_addr)" [test_conv/src/test.cpp:64]   --->   Operation 134 'writeresp' 'out_V_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 7> <Delay = 8.75>
ST_12 : Operation 135 [3/5] (8.75ns)   --->   "%out_V_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_V_addr)" [test_conv/src/test.cpp:64]   --->   Operation 135 'writeresp' 'out_V_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 8> <Delay = 8.75>
ST_13 : Operation 136 [2/5] (8.75ns)   --->   "%out_V_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_V_addr)" [test_conv/src/test.cpp:64]   --->   Operation 136 'writeresp' 'out_V_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 9> <Delay = 8.75>
ST_14 : Operation 137 [1/5] (8.75ns)   --->   "%out_V_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_V_addr)" [test_conv/src/test.cpp:64]   --->   Operation 137 'writeresp' 'out_V_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 138 [1/1] (0.00ns)   --->   "br label %.preheader49" [test_conv/src/test.cpp:57]   --->   Operation 138 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ out_V_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fm_out_buff_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ m]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fm_row]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fm_col]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_Val2_s           (alloca           ) [ 001111111111111]
fm_col_read        (read             ) [ 000000000000000]
fm_row_read        (read             ) [ 000000000000000]
m_read             (read             ) [ 001111111111111]
out_V_offset_read  (read             ) [ 000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000]
zext_ln64          (zext             ) [ 001111111111111]
zext_ln64_1        (zext             ) [ 001111111111111]
zext_ln56          (zext             ) [ 001111111111111]
br_ln56            (br               ) [ 011111111111111]
mm_0               (phi              ) [ 001111111111111]
tmp                (bitselect        ) [ 001111111111111]
empty              (speclooptripcount) [ 000000000000000]
br_ln56            (br               ) [ 000000000000000]
zext_ln64_2        (zext             ) [ 000000000000000]
add_ln64           (add              ) [ 000000000000000]
trunc_ln1          (partselect       ) [ 000000000000000]
zext_ln64_3        (zext             ) [ 000000000000000]
mul_ln64           (mul              ) [ 000000000000000]
zext_ln57          (zext             ) [ 000111111111111]
br_ln57            (br               ) [ 001111111111111]
ret_ln67           (ret              ) [ 000000000000000]
i_0                (phi              ) [ 000111000000000]
zext_ln57_1        (zext             ) [ 000000000000000]
icmp_ln57          (icmp             ) [ 001111111111111]
empty_9            (speclooptripcount) [ 000000000000000]
i                  (add              ) [ 001111111111111]
br_ln57            (br               ) [ 000000000000000]
add_ln64_1         (add              ) [ 000000000000000]
shl_ln             (bitconcatenate   ) [ 000000000000000]
zext_ln64_5        (zext             ) [ 000000000000000]
shl_ln64_1         (bitconcatenate   ) [ 000000000000000]
zext_ln64_6        (zext             ) [ 000000000000000]
sub_ln64           (sub              ) [ 000000000000000]
sext_ln64          (sext             ) [ 000000000000000]
zext_ln58          (zext             ) [ 000000000000000]
add_ln64_2         (add              ) [ 000000000000000]
add_ln64_3         (add              ) [ 000010000000000]
mm                 (add              ) [ 011111111111111]
br_ln56            (br               ) [ 011111111111111]
zext_ln180         (zext             ) [ 000000000000000]
add_ln180          (add              ) [ 000001000000000]
zext_ln64_4        (zext             ) [ 000000111110000]
zext_ln180_1       (zext             ) [ 000000000000000]
out_V_addr         (getelementptr    ) [ 000000111111111]
out_V_addr_wr_req  (writereq         ) [ 000000000000000]
br_ln58            (br               ) [ 001111111111111]
j_0                (phi              ) [ 000000100000000]
icmp_ln58          (icmp             ) [ 001111111111111]
empty_10           (speclooptripcount) [ 000000000000000]
j                  (add              ) [ 001111111111111]
br_ln58            (br               ) [ 000000000000000]
zext_ln60          (zext             ) [ 000000011110000]
br_ln60            (br               ) [ 001111111111111]
k_0                (phi              ) [ 000000010000000]
zext_ln60_1        (zext             ) [ 000000000000000]
icmp_ln60          (icmp             ) [ 001111111111111]
empty_11           (speclooptripcount) [ 000000000000000]
k                  (add              ) [ 001111111111111]
br_ln60            (br               ) [ 000000000000000]
trunc_ln62         (trunc            ) [ 000000001100000]
add_ln62           (add              ) [ 000000000000000]
tmp_1              (bitconcatenate   ) [ 000000000000000]
zext_ln62          (zext             ) [ 000000000000000]
tmp_2              (bitconcatenate   ) [ 000000000000000]
zext_ln62_1        (zext             ) [ 000000000000000]
sub_ln62           (sub              ) [ 000000000000000]
sext_ln62          (sext             ) [ 000000000000000]
add_ln62_1         (add              ) [ 000000000000000]
trunc_ln62_1       (trunc            ) [ 000000000000000]
p_shl_cast         (bitconcatenate   ) [ 000000000000000]
tmp_3              (bitconcatenate   ) [ 000000000000000]
sext_ln62_1        (sext             ) [ 000000000000000]
sub_ln62_1         (sub              ) [ 000000000000000]
add_ln62_2         (add              ) [ 000000001000000]
p_Val2_load        (load             ) [ 000000000000000]
write_ln64         (write            ) [ 000000000000000]
br_ln58            (br               ) [ 001111111111111]
zext_ln62_2        (zext             ) [ 000000000000000]
fm_out_buff_V_addr (getelementptr    ) [ 000000000100000]
Lo_assign          (bitconcatenate   ) [ 000000000000000]
or_ln62            (or               ) [ 000000000010000]
fm_out_buff_V_load (load             ) [ 000000000000000]
tmp_4              (bitselect        ) [ 000000000000000]
icmp_ln1494        (icmp             ) [ 000000000000000]
tmp_5              (bitselect        ) [ 000000000000000]
tmp_7              (bitconcatenate   ) [ 000000000000000]
sext_ln1495        (sext             ) [ 000000000000000]
add_ln1495         (add              ) [ 000000000000000]
sext_ln1495_1      (sext             ) [ 000000000000000]
or_ln1495          (or               ) [ 000000000000000]
p_Val2_2           (select           ) [ 000000000000000]
tmp_V_1            (zext             ) [ 000000000000000]
icmp_ln414         (icmp             ) [ 000000000010000]
zext_ln414         (zext             ) [ 000000000010000]
xor_ln414          (xor              ) [ 000000000000000]
select_ln414_2     (select           ) [ 000000000000000]
zext_ln414_2       (zext             ) [ 000000000000000]
shl_ln414          (shl              ) [ 000000000010000]
p_Val2_load_1      (load             ) [ 000000000000000]
zext_ln414_1       (zext             ) [ 000000000000000]
select_ln414       (select           ) [ 000000000000000]
select_ln414_1     (select           ) [ 000000000000000]
xor_ln414_1        (xor              ) [ 000000000000000]
zext_ln414_3       (zext             ) [ 000000000000000]
zext_ln414_4       (zext             ) [ 000000000000000]
tmp_6              (partselect       ) [ 000000000000000]
select_ln414_3     (select           ) [ 000000000000000]
shl_ln414_1        (shl              ) [ 000000000000000]
lshr_ln414         (lshr             ) [ 000000000000000]
and_ln414          (and              ) [ 000000000000000]
xor_ln414_2        (xor              ) [ 000000000000000]
and_ln414_1        (and              ) [ 000000000000000]
and_ln414_2        (and              ) [ 000000000000000]
p_Result_s         (or               ) [ 000000000000000]
store_ln60         (store            ) [ 000000000000000]
br_ln60            (br               ) [ 001111111111111]
out_V_addr_wr_resp (writeresp        ) [ 000000000000000]
br_ln57            (br               ) [ 001111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="out_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fm_out_buff_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fm_out_buff_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="m">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="fm_row">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fm_row"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="fm_col">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fm_col"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i29"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i5.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i17.i7"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i21.i17.i4"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i64P"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i64P"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i10.i5"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i12.i2"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i64P"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i2.i4"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i1.i1.i1.i11"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i64"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1004" name="p_Val2_s_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="fm_col_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="16" slack="0"/>
<pin id="132" dir="0" index="1" bw="16" slack="0"/>
<pin id="133" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fm_col_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="fm_row_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="16" slack="0"/>
<pin id="138" dir="0" index="1" bw="16" slack="0"/>
<pin id="139" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fm_row_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="m_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="7" slack="0"/>
<pin id="144" dir="0" index="1" bw="7" slack="0"/>
<pin id="145" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="out_V_offset_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="29" slack="0"/>
<pin id="150" dir="0" index="1" bw="29" slack="0"/>
<pin id="151" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_V_offset_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_writeresp_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="64" slack="0"/>
<pin id="157" dir="0" index="2" bw="6" slack="0"/>
<pin id="158" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="out_V_addr_wr_req/5 out_V_addr_wr_resp/6 "/>
</bind>
</comp>

<comp id="162" class="1004" name="write_ln64_write_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="0" slack="0"/>
<pin id="164" dir="0" index="1" bw="64" slack="2"/>
<pin id="165" dir="0" index="2" bw="64" slack="0"/>
<pin id="166" dir="0" index="3" bw="1" slack="0"/>
<pin id="167" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln64/7 "/>
</bind>
</comp>

<comp id="170" class="1004" name="fm_out_buff_V_addr_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="16" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="15" slack="0"/>
<pin id="174" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fm_out_buff_V_addr/8 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_access_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="14" slack="0"/>
<pin id="179" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fm_out_buff_V_load/8 "/>
</bind>
</comp>

<comp id="183" class="1005" name="mm_0_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="5" slack="1"/>
<pin id="185" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="mm_0 (phireg) "/>
</bind>
</comp>

<comp id="187" class="1004" name="mm_0_phi_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="1"/>
<pin id="189" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="5" slack="1"/>
<pin id="191" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mm_0/2 "/>
</bind>
</comp>

<comp id="195" class="1005" name="i_0_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="5" slack="1"/>
<pin id="197" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="199" class="1004" name="i_0_phi_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="5" slack="0"/>
<pin id="201" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="1" slack="1"/>
<pin id="203" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/3 "/>
</bind>
</comp>

<comp id="207" class="1005" name="j_0_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="5" slack="1"/>
<pin id="209" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="211" class="1004" name="j_0_phi_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="5" slack="0"/>
<pin id="213" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="1" slack="1"/>
<pin id="215" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/6 "/>
</bind>
</comp>

<comp id="218" class="1005" name="k_0_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="3" slack="1"/>
<pin id="220" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k_0 (phireg) "/>
</bind>
</comp>

<comp id="222" class="1004" name="k_0_phi_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="3" slack="0"/>
<pin id="224" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="225" dir="0" index="2" bw="1" slack="1"/>
<pin id="226" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0/7 "/>
</bind>
</comp>

<comp id="229" class="1004" name="grp_load_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="64" slack="6"/>
<pin id="231" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_load/7 p_Val2_load_1/10 "/>
</bind>
</comp>

<comp id="233" class="1004" name="zext_ln64_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="16" slack="0"/>
<pin id="235" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln64/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="zext_ln64_1_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="16" slack="0"/>
<pin id="239" dir="1" index="1" bw="33" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln64_1/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="zext_ln56_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="29" slack="0"/>
<pin id="243" dir="1" index="1" bw="34" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="tmp_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="0"/>
<pin id="247" dir="0" index="1" bw="5" slack="0"/>
<pin id="248" dir="0" index="2" bw="4" slack="0"/>
<pin id="249" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="zext_ln64_2_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="5" slack="0"/>
<pin id="255" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln64_2/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="add_ln64_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="5" slack="0"/>
<pin id="259" dir="0" index="1" bw="7" slack="1"/>
<pin id="260" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln64/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="trunc_ln1_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="5" slack="0"/>
<pin id="264" dir="0" index="1" bw="7" slack="0"/>
<pin id="265" dir="0" index="2" bw="3" slack="0"/>
<pin id="266" dir="0" index="3" bw="4" slack="0"/>
<pin id="267" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="zext_ln64_3_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="5" slack="0"/>
<pin id="274" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln64_3/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="zext_ln57_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="20" slack="0"/>
<pin id="278" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="zext_ln57_1_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="5" slack="0"/>
<pin id="281" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57_1/3 "/>
</bind>
</comp>

<comp id="283" class="1004" name="icmp_ln57_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="5" slack="0"/>
<pin id="285" dir="0" index="1" bw="5" slack="0"/>
<pin id="286" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln57/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="i_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="5" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="295" class="1004" name="add_ln64_1_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="5" slack="0"/>
<pin id="297" dir="0" index="1" bw="16" slack="2"/>
<pin id="298" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln64_1/3 "/>
</bind>
</comp>

<comp id="300" class="1004" name="shl_ln_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="24" slack="0"/>
<pin id="302" dir="0" index="1" bw="17" slack="0"/>
<pin id="303" dir="0" index="2" bw="1" slack="0"/>
<pin id="304" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="zext_ln64_5_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="24" slack="0"/>
<pin id="310" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln64_5/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="shl_ln64_1_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="21" slack="0"/>
<pin id="314" dir="0" index="1" bw="17" slack="0"/>
<pin id="315" dir="0" index="2" bw="1" slack="0"/>
<pin id="316" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln64_1/3 "/>
</bind>
</comp>

<comp id="320" class="1004" name="zext_ln64_6_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="21" slack="0"/>
<pin id="322" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln64_6/3 "/>
</bind>
</comp>

<comp id="324" class="1004" name="sub_ln64_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="24" slack="0"/>
<pin id="326" dir="0" index="1" bw="21" slack="0"/>
<pin id="327" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln64/3 "/>
</bind>
</comp>

<comp id="330" class="1004" name="sext_ln64_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="25" slack="0"/>
<pin id="332" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln64/3 "/>
</bind>
</comp>

<comp id="334" class="1004" name="zext_ln58_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="25" slack="0"/>
<pin id="336" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58/3 "/>
</bind>
</comp>

<comp id="338" class="1004" name="add_ln64_2_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="20" slack="1"/>
<pin id="340" dir="0" index="1" bw="32" slack="0"/>
<pin id="341" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln64_2/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="add_ln64_3_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="16" slack="2"/>
<pin id="345" dir="0" index="1" bw="33" slack="0"/>
<pin id="346" dir="1" index="2" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln64_3/3 "/>
</bind>
</comp>

<comp id="348" class="1004" name="mm_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="5" slack="1"/>
<pin id="350" dir="0" index="1" bw="4" slack="0"/>
<pin id="351" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mm/3 "/>
</bind>
</comp>

<comp id="354" class="1004" name="zext_ln180_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="33" slack="1"/>
<pin id="356" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180/4 "/>
</bind>
</comp>

<comp id="357" class="1004" name="add_ln180_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="33" slack="0"/>
<pin id="359" dir="0" index="1" bw="29" slack="3"/>
<pin id="360" dir="1" index="2" bw="34" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180/4 "/>
</bind>
</comp>

<comp id="362" class="1004" name="zext_ln64_4_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="5" slack="2"/>
<pin id="364" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln64_4/5 "/>
</bind>
</comp>

<comp id="366" class="1004" name="zext_ln180_1_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="34" slack="1"/>
<pin id="368" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_1/5 "/>
</bind>
</comp>

<comp id="369" class="1004" name="out_V_addr_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="0"/>
<pin id="371" dir="0" index="1" bw="32" slack="0"/>
<pin id="372" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_V_addr/5 "/>
</bind>
</comp>

<comp id="376" class="1004" name="icmp_ln58_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="5" slack="0"/>
<pin id="378" dir="0" index="1" bw="5" slack="0"/>
<pin id="379" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln58/6 "/>
</bind>
</comp>

<comp id="382" class="1004" name="j_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="5" slack="0"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/6 "/>
</bind>
</comp>

<comp id="388" class="1004" name="zext_ln60_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="5" slack="0"/>
<pin id="390" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60/6 "/>
</bind>
</comp>

<comp id="392" class="1004" name="zext_ln60_1_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="3" slack="0"/>
<pin id="394" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_1/7 "/>
</bind>
</comp>

<comp id="396" class="1004" name="icmp_ln60_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="3" slack="0"/>
<pin id="398" dir="0" index="1" bw="3" slack="0"/>
<pin id="399" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln60/7 "/>
</bind>
</comp>

<comp id="402" class="1004" name="k_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="3" slack="0"/>
<pin id="404" dir="0" index="1" bw="1" slack="0"/>
<pin id="405" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/7 "/>
</bind>
</comp>

<comp id="408" class="1004" name="trunc_ln62_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="3" slack="0"/>
<pin id="410" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln62/7 "/>
</bind>
</comp>

<comp id="412" class="1004" name="add_ln62_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="3" slack="0"/>
<pin id="414" dir="0" index="1" bw="5" slack="5"/>
<pin id="415" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62/7 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_1_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="10" slack="0"/>
<pin id="420" dir="0" index="1" bw="5" slack="0"/>
<pin id="421" dir="0" index="2" bw="1" slack="0"/>
<pin id="422" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/7 "/>
</bind>
</comp>

<comp id="426" class="1004" name="zext_ln62_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="10" slack="0"/>
<pin id="428" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62/7 "/>
</bind>
</comp>

<comp id="430" class="1004" name="tmp_2_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="7" slack="0"/>
<pin id="432" dir="0" index="1" bw="5" slack="0"/>
<pin id="433" dir="0" index="2" bw="1" slack="0"/>
<pin id="434" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/7 "/>
</bind>
</comp>

<comp id="438" class="1004" name="zext_ln62_1_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="7" slack="0"/>
<pin id="440" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62_1/7 "/>
</bind>
</comp>

<comp id="442" class="1004" name="sub_ln62_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="10" slack="0"/>
<pin id="444" dir="0" index="1" bw="7" slack="0"/>
<pin id="445" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln62/7 "/>
</bind>
</comp>

<comp id="448" class="1004" name="sext_ln62_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="11" slack="0"/>
<pin id="450" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln62/7 "/>
</bind>
</comp>

<comp id="452" class="1004" name="add_ln62_1_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="5" slack="2"/>
<pin id="454" dir="0" index="1" bw="11" slack="0"/>
<pin id="455" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62_1/7 "/>
</bind>
</comp>

<comp id="457" class="1004" name="trunc_ln62_1_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="12" slack="0"/>
<pin id="459" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln62_1/7 "/>
</bind>
</comp>

<comp id="461" class="1004" name="p_shl_cast_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="15" slack="0"/>
<pin id="463" dir="0" index="1" bw="10" slack="0"/>
<pin id="464" dir="0" index="2" bw="1" slack="0"/>
<pin id="465" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_cast/7 "/>
</bind>
</comp>

<comp id="469" class="1004" name="tmp_3_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="14" slack="0"/>
<pin id="471" dir="0" index="1" bw="12" slack="0"/>
<pin id="472" dir="0" index="2" bw="1" slack="0"/>
<pin id="473" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/7 "/>
</bind>
</comp>

<comp id="477" class="1004" name="sext_ln62_1_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="14" slack="0"/>
<pin id="479" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln62_1/7 "/>
</bind>
</comp>

<comp id="481" class="1004" name="sub_ln62_1_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="15" slack="0"/>
<pin id="483" dir="0" index="1" bw="14" slack="0"/>
<pin id="484" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln62_1/7 "/>
</bind>
</comp>

<comp id="487" class="1004" name="add_ln62_2_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="5" slack="1"/>
<pin id="489" dir="0" index="1" bw="15" slack="0"/>
<pin id="490" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62_2/7 "/>
</bind>
</comp>

<comp id="492" class="1004" name="zext_ln62_2_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="15" slack="1"/>
<pin id="494" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62_2/8 "/>
</bind>
</comp>

<comp id="496" class="1004" name="Lo_assign_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="6" slack="0"/>
<pin id="498" dir="0" index="1" bw="2" slack="2"/>
<pin id="499" dir="0" index="2" bw="1" slack="0"/>
<pin id="500" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="Lo_assign/9 "/>
</bind>
</comp>

<comp id="503" class="1004" name="or_ln62_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="6" slack="0"/>
<pin id="505" dir="0" index="1" bw="6" slack="0"/>
<pin id="506" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln62/9 "/>
</bind>
</comp>

<comp id="509" class="1004" name="tmp_4_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="1" slack="0"/>
<pin id="511" dir="0" index="1" bw="16" slack="0"/>
<pin id="512" dir="0" index="2" bw="5" slack="0"/>
<pin id="513" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/9 "/>
</bind>
</comp>

<comp id="517" class="1004" name="icmp_ln1494_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="16" slack="0"/>
<pin id="519" dir="0" index="1" bw="16" slack="0"/>
<pin id="520" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494/9 "/>
</bind>
</comp>

<comp id="523" class="1004" name="tmp_5_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="1" slack="0"/>
<pin id="525" dir="0" index="1" bw="16" slack="0"/>
<pin id="526" dir="0" index="2" bw="5" slack="0"/>
<pin id="527" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/9 "/>
</bind>
</comp>

<comp id="531" class="1004" name="tmp_7_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="14" slack="0"/>
<pin id="533" dir="0" index="1" bw="1" slack="0"/>
<pin id="534" dir="0" index="2" bw="1" slack="0"/>
<pin id="535" dir="0" index="3" bw="1" slack="0"/>
<pin id="536" dir="0" index="4" bw="1" slack="0"/>
<pin id="537" dir="1" index="5" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/9 "/>
</bind>
</comp>

<comp id="543" class="1004" name="sext_ln1495_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="14" slack="0"/>
<pin id="545" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1495/9 "/>
</bind>
</comp>

<comp id="547" class="1004" name="add_ln1495_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="14" slack="0"/>
<pin id="549" dir="0" index="1" bw="14" slack="0"/>
<pin id="550" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1495/9 "/>
</bind>
</comp>

<comp id="553" class="1004" name="sext_ln1495_1_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="15" slack="0"/>
<pin id="555" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1495_1/9 "/>
</bind>
</comp>

<comp id="557" class="1004" name="or_ln1495_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="0"/>
<pin id="559" dir="0" index="1" bw="1" slack="0"/>
<pin id="560" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1495/9 "/>
</bind>
</comp>

<comp id="563" class="1004" name="p_Val2_2_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="0"/>
<pin id="565" dir="0" index="1" bw="16" slack="0"/>
<pin id="566" dir="0" index="2" bw="16" slack="0"/>
<pin id="567" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_2/9 "/>
</bind>
</comp>

<comp id="571" class="1004" name="tmp_V_1_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="16" slack="0"/>
<pin id="573" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_V_1/9 "/>
</bind>
</comp>

<comp id="575" class="1004" name="icmp_ln414_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="6" slack="0"/>
<pin id="577" dir="0" index="1" bw="6" slack="0"/>
<pin id="578" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln414/9 "/>
</bind>
</comp>

<comp id="581" class="1004" name="zext_ln414_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="6" slack="0"/>
<pin id="583" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln414/9 "/>
</bind>
</comp>

<comp id="585" class="1004" name="xor_ln414_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="7" slack="0"/>
<pin id="587" dir="0" index="1" bw="7" slack="0"/>
<pin id="588" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln414/9 "/>
</bind>
</comp>

<comp id="591" class="1004" name="select_ln414_2_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="0"/>
<pin id="593" dir="0" index="1" bw="7" slack="0"/>
<pin id="594" dir="0" index="2" bw="7" slack="0"/>
<pin id="595" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414_2/9 "/>
</bind>
</comp>

<comp id="599" class="1004" name="zext_ln414_2_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="7" slack="0"/>
<pin id="601" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln414_2/9 "/>
</bind>
</comp>

<comp id="603" class="1004" name="shl_ln414_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="16" slack="0"/>
<pin id="605" dir="0" index="1" bw="7" slack="0"/>
<pin id="606" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln414/9 "/>
</bind>
</comp>

<comp id="609" class="1004" name="zext_ln414_1_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="6" slack="1"/>
<pin id="611" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln414_1/10 "/>
</bind>
</comp>

<comp id="612" class="1004" name="select_ln414_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="1" slack="1"/>
<pin id="614" dir="0" index="1" bw="7" slack="1"/>
<pin id="615" dir="0" index="2" bw="7" slack="0"/>
<pin id="616" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414/10 "/>
</bind>
</comp>

<comp id="618" class="1004" name="select_ln414_1_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="1" slack="1"/>
<pin id="620" dir="0" index="1" bw="7" slack="0"/>
<pin id="621" dir="0" index="2" bw="7" slack="1"/>
<pin id="622" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414_1/10 "/>
</bind>
</comp>

<comp id="624" class="1004" name="xor_ln414_1_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="7" slack="0"/>
<pin id="626" dir="0" index="1" bw="7" slack="0"/>
<pin id="627" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln414_1/10 "/>
</bind>
</comp>

<comp id="630" class="1004" name="zext_ln414_3_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="6" slack="0"/>
<pin id="632" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln414_3/10 "/>
</bind>
</comp>

<comp id="634" class="1004" name="zext_ln414_4_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="7" slack="0"/>
<pin id="636" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln414_4/10 "/>
</bind>
</comp>

<comp id="638" class="1004" name="tmp_6_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="64" slack="0"/>
<pin id="640" dir="0" index="1" bw="64" slack="1"/>
<pin id="641" dir="0" index="2" bw="7" slack="0"/>
<pin id="642" dir="0" index="3" bw="1" slack="0"/>
<pin id="643" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/10 "/>
</bind>
</comp>

<comp id="647" class="1004" name="select_ln414_3_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="1" slack="1"/>
<pin id="649" dir="0" index="1" bw="64" slack="0"/>
<pin id="650" dir="0" index="2" bw="64" slack="1"/>
<pin id="651" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414_3/10 "/>
</bind>
</comp>

<comp id="653" class="1004" name="shl_ln414_1_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="1" slack="0"/>
<pin id="655" dir="0" index="1" bw="6" slack="0"/>
<pin id="656" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln414_1/10 "/>
</bind>
</comp>

<comp id="659" class="1004" name="lshr_ln414_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="1" slack="0"/>
<pin id="661" dir="0" index="1" bw="7" slack="0"/>
<pin id="662" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln414/10 "/>
</bind>
</comp>

<comp id="665" class="1004" name="and_ln414_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="64" slack="0"/>
<pin id="667" dir="0" index="1" bw="64" slack="0"/>
<pin id="668" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln414/10 "/>
</bind>
</comp>

<comp id="671" class="1004" name="xor_ln414_2_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="64" slack="0"/>
<pin id="673" dir="0" index="1" bw="64" slack="0"/>
<pin id="674" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln414_2/10 "/>
</bind>
</comp>

<comp id="677" class="1004" name="and_ln414_1_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="64" slack="0"/>
<pin id="679" dir="0" index="1" bw="64" slack="0"/>
<pin id="680" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln414_1/10 "/>
</bind>
</comp>

<comp id="683" class="1004" name="and_ln414_2_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="64" slack="0"/>
<pin id="685" dir="0" index="1" bw="64" slack="0"/>
<pin id="686" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln414_2/10 "/>
</bind>
</comp>

<comp id="689" class="1004" name="p_Result_s_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="64" slack="0"/>
<pin id="691" dir="0" index="1" bw="64" slack="0"/>
<pin id="692" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_Result_s/10 "/>
</bind>
</comp>

<comp id="695" class="1004" name="store_ln60_store_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="64" slack="0"/>
<pin id="697" dir="0" index="1" bw="64" slack="9"/>
<pin id="698" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/10 "/>
</bind>
</comp>

<comp id="700" class="1007" name="mul_ln64_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="5" slack="0"/>
<pin id="702" dir="0" index="1" bw="20" slack="0"/>
<pin id="703" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln64/2 "/>
</bind>
</comp>

<comp id="707" class="1005" name="p_Val2_s_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="64" slack="6"/>
<pin id="709" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="713" class="1005" name="m_read_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="7" slack="1"/>
<pin id="715" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="m_read "/>
</bind>
</comp>

<comp id="718" class="1005" name="zext_ln64_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="17" slack="2"/>
<pin id="720" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln64 "/>
</bind>
</comp>

<comp id="723" class="1005" name="zext_ln64_1_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="33" slack="2"/>
<pin id="725" dir="1" index="1" bw="33" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln64_1 "/>
</bind>
</comp>

<comp id="728" class="1005" name="zext_ln56_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="34" slack="3"/>
<pin id="730" dir="1" index="1" bw="34" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln56 "/>
</bind>
</comp>

<comp id="736" class="1005" name="zext_ln57_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="33" slack="1"/>
<pin id="738" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln57 "/>
</bind>
</comp>

<comp id="744" class="1005" name="i_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="5" slack="0"/>
<pin id="746" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="749" class="1005" name="add_ln64_3_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="33" slack="1"/>
<pin id="751" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="add_ln64_3 "/>
</bind>
</comp>

<comp id="754" class="1005" name="mm_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="5" slack="1"/>
<pin id="756" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="mm "/>
</bind>
</comp>

<comp id="759" class="1005" name="add_ln180_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="34" slack="1"/>
<pin id="761" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="add_ln180 "/>
</bind>
</comp>

<comp id="764" class="1005" name="zext_ln64_4_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="12" slack="2"/>
<pin id="766" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln64_4 "/>
</bind>
</comp>

<comp id="769" class="1005" name="out_V_addr_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="64" slack="1"/>
<pin id="771" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="out_V_addr "/>
</bind>
</comp>

<comp id="778" class="1005" name="j_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="5" slack="0"/>
<pin id="780" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="783" class="1005" name="zext_ln60_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="15" slack="1"/>
<pin id="785" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln60 "/>
</bind>
</comp>

<comp id="791" class="1005" name="k_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="3" slack="0"/>
<pin id="793" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="796" class="1005" name="trunc_ln62_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="2" slack="2"/>
<pin id="798" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln62 "/>
</bind>
</comp>

<comp id="801" class="1005" name="add_ln62_2_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="15" slack="1"/>
<pin id="803" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="add_ln62_2 "/>
</bind>
</comp>

<comp id="806" class="1005" name="fm_out_buff_V_addr_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="14" slack="1"/>
<pin id="808" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="fm_out_buff_V_addr "/>
</bind>
</comp>

<comp id="811" class="1005" name="or_ln62_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="6" slack="1"/>
<pin id="813" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="or_ln62 "/>
</bind>
</comp>

<comp id="816" class="1005" name="icmp_ln414_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="1" slack="1"/>
<pin id="818" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln414 "/>
</bind>
</comp>

<comp id="823" class="1005" name="zext_ln414_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="7" slack="1"/>
<pin id="825" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln414 "/>
</bind>
</comp>

<comp id="829" class="1005" name="shl_ln414_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="64" slack="1"/>
<pin id="831" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln414 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="129"><net_src comp="12" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="14" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="10" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="14" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="8" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="16" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="6" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="18" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="2" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="159"><net_src comp="72" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="74" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="161"><net_src comp="76" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="168"><net_src comp="94" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="96" pin="0"/><net_sink comp="162" pin=3"/></net>

<net id="175"><net_src comp="4" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="98" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="170" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="186"><net_src comp="38" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="183" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="187" pin="4"/><net_sink comp="183" pin=0"/></net>

<net id="198"><net_src comp="38" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="195" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="206"><net_src comp="199" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="210"><net_src comp="38" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="207" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="221"><net_src comp="78" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="228"><net_src comp="218" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="232"><net_src comp="229" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="236"><net_src comp="136" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="130" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="148" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="250"><net_src comp="40" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="187" pin="4"/><net_sink comp="245" pin=1"/></net>

<net id="252"><net_src comp="42" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="256"><net_src comp="187" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="261"><net_src comp="253" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="268"><net_src comp="48" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="257" pin="2"/><net_sink comp="262" pin=1"/></net>

<net id="270"><net_src comp="50" pin="0"/><net_sink comp="262" pin=2"/></net>

<net id="271"><net_src comp="52" pin="0"/><net_sink comp="262" pin=3"/></net>

<net id="275"><net_src comp="262" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="282"><net_src comp="199" pin="4"/><net_sink comp="279" pin=0"/></net>

<net id="287"><net_src comp="199" pin="4"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="56" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="293"><net_src comp="199" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="60" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="279" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="305"><net_src comp="62" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="295" pin="2"/><net_sink comp="300" pin=1"/></net>

<net id="307"><net_src comp="64" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="311"><net_src comp="300" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="317"><net_src comp="66" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="295" pin="2"/><net_sink comp="312" pin=1"/></net>

<net id="319"><net_src comp="68" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="323"><net_src comp="312" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="328"><net_src comp="308" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="320" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="333"><net_src comp="324" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="330" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="342"><net_src comp="334" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="347"><net_src comp="338" pin="2"/><net_sink comp="343" pin=1"/></net>

<net id="352"><net_src comp="183" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="70" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="361"><net_src comp="354" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="365"><net_src comp="195" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="373"><net_src comp="0" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="366" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="375"><net_src comp="369" pin="2"/><net_sink comp="154" pin=1"/></net>

<net id="380"><net_src comp="211" pin="4"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="56" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="211" pin="4"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="60" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="391"><net_src comp="211" pin="4"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="222" pin="4"/><net_sink comp="392" pin=0"/></net>

<net id="400"><net_src comp="222" pin="4"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="80" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="406"><net_src comp="222" pin="4"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="82" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="411"><net_src comp="222" pin="4"/><net_sink comp="408" pin=0"/></net>

<net id="416"><net_src comp="392" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="183" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="423"><net_src comp="84" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="424"><net_src comp="412" pin="2"/><net_sink comp="418" pin=1"/></net>

<net id="425"><net_src comp="38" pin="0"/><net_sink comp="418" pin=2"/></net>

<net id="429"><net_src comp="418" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="435"><net_src comp="86" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="436"><net_src comp="412" pin="2"/><net_sink comp="430" pin=1"/></net>

<net id="437"><net_src comp="88" pin="0"/><net_sink comp="430" pin=2"/></net>

<net id="441"><net_src comp="430" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="446"><net_src comp="426" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="438" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="451"><net_src comp="442" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="456"><net_src comp="448" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="460"><net_src comp="452" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="466"><net_src comp="90" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="467"><net_src comp="457" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="468"><net_src comp="38" pin="0"/><net_sink comp="461" pin=2"/></net>

<net id="474"><net_src comp="92" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="475"><net_src comp="452" pin="2"/><net_sink comp="469" pin=1"/></net>

<net id="476"><net_src comp="88" pin="0"/><net_sink comp="469" pin=2"/></net>

<net id="480"><net_src comp="469" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="485"><net_src comp="461" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="477" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="491"><net_src comp="481" pin="2"/><net_sink comp="487" pin=1"/></net>

<net id="495"><net_src comp="492" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="501"><net_src comp="100" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="502"><net_src comp="68" pin="0"/><net_sink comp="496" pin=2"/></net>

<net id="507"><net_src comp="496" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="102" pin="0"/><net_sink comp="503" pin=1"/></net>

<net id="514"><net_src comp="104" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="515"><net_src comp="177" pin="3"/><net_sink comp="509" pin=1"/></net>

<net id="516"><net_src comp="106" pin="0"/><net_sink comp="509" pin=2"/></net>

<net id="521"><net_src comp="177" pin="3"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="108" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="528"><net_src comp="104" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="529"><net_src comp="177" pin="3"/><net_sink comp="523" pin=1"/></net>

<net id="530"><net_src comp="106" pin="0"/><net_sink comp="523" pin=2"/></net>

<net id="538"><net_src comp="110" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="539"><net_src comp="523" pin="3"/><net_sink comp="531" pin=1"/></net>

<net id="540"><net_src comp="112" pin="0"/><net_sink comp="531" pin=2"/></net>

<net id="541"><net_src comp="523" pin="3"/><net_sink comp="531" pin=3"/></net>

<net id="542"><net_src comp="114" pin="0"/><net_sink comp="531" pin=4"/></net>

<net id="546"><net_src comp="531" pin="5"/><net_sink comp="543" pin=0"/></net>

<net id="551"><net_src comp="116" pin="0"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="543" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="556"><net_src comp="547" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="561"><net_src comp="509" pin="3"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="517" pin="2"/><net_sink comp="557" pin=1"/></net>

<net id="568"><net_src comp="557" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="569"><net_src comp="553" pin="1"/><net_sink comp="563" pin=1"/></net>

<net id="570"><net_src comp="177" pin="3"/><net_sink comp="563" pin=2"/></net>

<net id="574"><net_src comp="563" pin="3"/><net_sink comp="571" pin=0"/></net>

<net id="579"><net_src comp="496" pin="3"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="503" pin="2"/><net_sink comp="575" pin=1"/></net>

<net id="584"><net_src comp="496" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="589"><net_src comp="581" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="118" pin="0"/><net_sink comp="585" pin=1"/></net>

<net id="596"><net_src comp="575" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="597"><net_src comp="585" pin="2"/><net_sink comp="591" pin=1"/></net>

<net id="598"><net_src comp="581" pin="1"/><net_sink comp="591" pin=2"/></net>

<net id="602"><net_src comp="591" pin="3"/><net_sink comp="599" pin=0"/></net>

<net id="607"><net_src comp="571" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="608"><net_src comp="599" pin="1"/><net_sink comp="603" pin=1"/></net>

<net id="617"><net_src comp="609" pin="1"/><net_sink comp="612" pin=2"/></net>

<net id="623"><net_src comp="609" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="628"><net_src comp="612" pin="3"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="118" pin="0"/><net_sink comp="624" pin=1"/></net>

<net id="633"><net_src comp="618" pin="3"/><net_sink comp="630" pin=0"/></net>

<net id="637"><net_src comp="624" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="644"><net_src comp="120" pin="0"/><net_sink comp="638" pin=0"/></net>

<net id="645"><net_src comp="122" pin="0"/><net_sink comp="638" pin=2"/></net>

<net id="646"><net_src comp="24" pin="0"/><net_sink comp="638" pin=3"/></net>

<net id="652"><net_src comp="638" pin="4"/><net_sink comp="647" pin=1"/></net>

<net id="657"><net_src comp="124" pin="0"/><net_sink comp="653" pin=0"/></net>

<net id="658"><net_src comp="630" pin="1"/><net_sink comp="653" pin=1"/></net>

<net id="663"><net_src comp="124" pin="0"/><net_sink comp="659" pin=0"/></net>

<net id="664"><net_src comp="634" pin="1"/><net_sink comp="659" pin=1"/></net>

<net id="669"><net_src comp="653" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="670"><net_src comp="659" pin="2"/><net_sink comp="665" pin=1"/></net>

<net id="675"><net_src comp="665" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="676"><net_src comp="124" pin="0"/><net_sink comp="671" pin=1"/></net>

<net id="681"><net_src comp="229" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="682"><net_src comp="671" pin="2"/><net_sink comp="677" pin=1"/></net>

<net id="687"><net_src comp="647" pin="3"/><net_sink comp="683" pin=0"/></net>

<net id="688"><net_src comp="665" pin="2"/><net_sink comp="683" pin=1"/></net>

<net id="693"><net_src comp="677" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="694"><net_src comp="683" pin="2"/><net_sink comp="689" pin=1"/></net>

<net id="699"><net_src comp="689" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="704"><net_src comp="272" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="705"><net_src comp="54" pin="0"/><net_sink comp="700" pin=1"/></net>

<net id="706"><net_src comp="700" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="710"><net_src comp="126" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="712"><net_src comp="707" pin="1"/><net_sink comp="695" pin=1"/></net>

<net id="716"><net_src comp="142" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="721"><net_src comp="233" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="726"><net_src comp="237" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="731"><net_src comp="241" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="739"><net_src comp="276" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="747"><net_src comp="289" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="752"><net_src comp="343" pin="2"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="757"><net_src comp="348" pin="2"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="762"><net_src comp="357" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="767"><net_src comp="362" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="772"><net_src comp="369" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="774"><net_src comp="769" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="781"><net_src comp="382" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="786"><net_src comp="388" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="794"><net_src comp="402" pin="2"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="799"><net_src comp="408" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="804"><net_src comp="487" pin="2"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="809"><net_src comp="170" pin="3"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="814"><net_src comp="503" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="819"><net_src comp="575" pin="2"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="821"><net_src comp="816" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="822"><net_src comp="816" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="826"><net_src comp="581" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="612" pin=1"/></net>

<net id="828"><net_src comp="823" pin="1"/><net_sink comp="618" pin=2"/></net>

<net id="832"><net_src comp="603" pin="2"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="638" pin=1"/></net>

<net id="834"><net_src comp="829" pin="1"/><net_sink comp="647" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V | {5 6 7 11 12 13 14 }
 - Input state : 
	Port: store_output : out_V | {}
	Port: store_output : out_V_offset | {1 }
	Port: store_output : fm_out_buff_V | {8 9 }
	Port: store_output : m | {1 }
	Port: store_output : fm_row | {1 }
	Port: store_output : fm_col | {1 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		br_ln56 : 2
		zext_ln64_2 : 1
		add_ln64 : 2
		trunc_ln1 : 3
		zext_ln64_3 : 4
		mul_ln64 : 5
		zext_ln57 : 6
	State 3
		zext_ln57_1 : 1
		icmp_ln57 : 1
		i : 1
		br_ln57 : 2
		add_ln64_1 : 2
		shl_ln : 3
		zext_ln64_5 : 4
		shl_ln64_1 : 3
		zext_ln64_6 : 4
		sub_ln64 : 5
		sext_ln64 : 6
		zext_ln58 : 7
		add_ln64_2 : 8
		add_ln64_3 : 9
	State 4
		add_ln180 : 1
	State 5
		out_V_addr : 1
		out_V_addr_wr_req : 2
	State 6
		icmp_ln58 : 1
		j : 1
		br_ln58 : 2
		zext_ln60 : 1
	State 7
		zext_ln60_1 : 1
		icmp_ln60 : 1
		k : 1
		br_ln60 : 2
		trunc_ln62 : 1
		add_ln62 : 2
		tmp_1 : 3
		zext_ln62 : 4
		tmp_2 : 3
		zext_ln62_1 : 4
		sub_ln62 : 5
		sext_ln62 : 6
		add_ln62_1 : 7
		trunc_ln62_1 : 8
		p_shl_cast : 9
		tmp_3 : 8
		sext_ln62_1 : 9
		sub_ln62_1 : 10
		add_ln62_2 : 11
		write_ln64 : 1
	State 8
		fm_out_buff_V_addr : 1
		fm_out_buff_V_load : 2
	State 9
		or_ln62 : 1
		tmp_4 : 1
		icmp_ln1494 : 1
		tmp_5 : 1
		tmp_7 : 2
		sext_ln1495 : 3
		add_ln1495 : 4
		sext_ln1495_1 : 5
		or_ln1495 : 2
		p_Val2_2 : 6
		tmp_V_1 : 7
		icmp_ln414 : 1
		zext_ln414 : 1
		xor_ln414 : 2
		select_ln414_2 : 2
		zext_ln414_2 : 3
		shl_ln414 : 8
	State 10
		select_ln414 : 1
		select_ln414_1 : 1
		xor_ln414_1 : 2
		zext_ln414_3 : 2
		zext_ln414_4 : 2
		select_ln414_3 : 1
		shl_ln414_1 : 3
		lshr_ln414 : 3
		and_ln414 : 4
		xor_ln414_2 : 4
		and_ln414_1 : 4
		and_ln414_2 : 4
		p_Result_s : 4
		store_ln60 : 4
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |        and_ln414_fu_665       |    0    |    0    |    64   |
|    and   |       and_ln414_1_fu_677      |    0    |    0    |    64   |
|          |       and_ln414_2_fu_683      |    0    |    0    |    64   |
|----------|-------------------------------|---------|---------|---------|
|          |        add_ln64_fu_257        |    0    |    0    |    7    |
|          |            i_fu_289           |    0    |    0    |    7    |
|          |       add_ln64_1_fu_295       |    0    |    0    |    16   |
|          |       add_ln64_2_fu_338       |    0    |    0    |    15   |
|          |       add_ln64_3_fu_343       |    0    |    0    |    15   |
|          |           mm_fu_348           |    0    |    0    |    7    |
|    add   |        add_ln180_fu_357       |    0    |    0    |    33   |
|          |            j_fu_382           |    0    |    0    |    7    |
|          |            k_fu_402           |    0    |    0    |    4    |
|          |        add_ln62_fu_412        |    0    |    0    |    7    |
|          |       add_ln62_1_fu_452       |    0    |    0    |    11   |
|          |       add_ln62_2_fu_487       |    0    |    0    |    15   |
|          |       add_ln1495_fu_547       |    0    |    0    |    14   |
|----------|-------------------------------|---------|---------|---------|
|          |        p_Val2_2_fu_563        |    0    |    0    |    16   |
|          |     select_ln414_2_fu_591     |    0    |    0    |    7    |
|  select  |      select_ln414_fu_612      |    0    |    0    |    7    |
|          |     select_ln414_1_fu_618     |    0    |    0    |    7    |
|          |     select_ln414_3_fu_647     |    0    |    0    |    64   |
|----------|-------------------------------|---------|---------|---------|
|          |        xor_ln414_fu_585       |    0    |    0    |    7    |
|    xor   |       xor_ln414_1_fu_624      |    0    |    0    |    7    |
|          |       xor_ln414_2_fu_671      |    0    |    0    |    64   |
|----------|-------------------------------|---------|---------|---------|
|          |         or_ln62_fu_503        |    0    |    0    |    0    |
|    or    |        or_ln1495_fu_557       |    0    |    0    |    1    |
|          |       p_Result_s_fu_689       |    0    |    0    |    64   |
|----------|-------------------------------|---------|---------|---------|
|          |        sub_ln64_fu_324        |    0    |    0    |    24   |
|    sub   |        sub_ln62_fu_442        |    0    |    0    |    10   |
|          |       sub_ln62_1_fu_481       |    0    |    0    |    15   |
|----------|-------------------------------|---------|---------|---------|
|    shl   |        shl_ln414_fu_603       |    0    |    0    |    35   |
|          |       shl_ln414_1_fu_653      |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|
|   lshr   |       lshr_ln414_fu_659       |    0    |    0    |    17   |
|----------|-------------------------------|---------|---------|---------|
|          |        icmp_ln57_fu_283       |    0    |    0    |    2    |
|          |        icmp_ln58_fu_376       |    0    |    0    |    2    |
|   icmp   |        icmp_ln60_fu_396       |    0    |    0    |    2    |
|          |       icmp_ln1494_fu_517      |    0    |    0    |    7    |
|          |       icmp_ln414_fu_575       |    0    |    0    |    3    |
|----------|-------------------------------|---------|---------|---------|
|    mul   |        mul_ln64_fu_700        |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |    fm_col_read_read_fu_130    |    0    |    0    |    0    |
|   read   |    fm_row_read_read_fu_136    |    0    |    0    |    0    |
|          |       m_read_read_fu_142      |    0    |    0    |    0    |
|          | out_V_offset_read_read_fu_148 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
| writeresp|      grp_writeresp_fu_154     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   write  |    write_ln64_write_fu_162    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        zext_ln64_fu_233       |    0    |    0    |    0    |
|          |       zext_ln64_1_fu_237      |    0    |    0    |    0    |
|          |        zext_ln56_fu_241       |    0    |    0    |    0    |
|          |       zext_ln64_2_fu_253      |    0    |    0    |    0    |
|          |       zext_ln64_3_fu_272      |    0    |    0    |    0    |
|          |        zext_ln57_fu_276       |    0    |    0    |    0    |
|          |       zext_ln57_1_fu_279      |    0    |    0    |    0    |
|          |       zext_ln64_5_fu_308      |    0    |    0    |    0    |
|          |       zext_ln64_6_fu_320      |    0    |    0    |    0    |
|          |        zext_ln58_fu_334       |    0    |    0    |    0    |
|          |       zext_ln180_fu_354       |    0    |    0    |    0    |
|   zext   |       zext_ln64_4_fu_362      |    0    |    0    |    0    |
|          |      zext_ln180_1_fu_366      |    0    |    0    |    0    |
|          |        zext_ln60_fu_388       |    0    |    0    |    0    |
|          |       zext_ln60_1_fu_392      |    0    |    0    |    0    |
|          |        zext_ln62_fu_426       |    0    |    0    |    0    |
|          |       zext_ln62_1_fu_438      |    0    |    0    |    0    |
|          |       zext_ln62_2_fu_492      |    0    |    0    |    0    |
|          |         tmp_V_1_fu_571        |    0    |    0    |    0    |
|          |       zext_ln414_fu_581       |    0    |    0    |    0    |
|          |      zext_ln414_2_fu_599      |    0    |    0    |    0    |
|          |      zext_ln414_1_fu_609      |    0    |    0    |    0    |
|          |      zext_ln414_3_fu_630      |    0    |    0    |    0    |
|          |      zext_ln414_4_fu_634      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |           tmp_fu_245          |    0    |    0    |    0    |
| bitselect|          tmp_4_fu_509         |    0    |    0    |    0    |
|          |          tmp_5_fu_523         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|partselect|        trunc_ln1_fu_262       |    0    |    0    |    0    |
|          |          tmp_6_fu_638         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         shl_ln_fu_300         |    0    |    0    |    0    |
|          |       shl_ln64_1_fu_312       |    0    |    0    |    0    |
|          |          tmp_1_fu_418         |    0    |    0    |    0    |
|bitconcatenate|          tmp_2_fu_430         |    0    |    0    |    0    |
|          |       p_shl_cast_fu_461       |    0    |    0    |    0    |
|          |          tmp_3_fu_469         |    0    |    0    |    0    |
|          |        Lo_assign_fu_496       |    0    |    0    |    0    |
|          |          tmp_7_fu_531         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        sext_ln64_fu_330       |    0    |    0    |    0    |
|          |        sext_ln62_fu_448       |    0    |    0    |    0    |
|   sext   |       sext_ln62_1_fu_477      |    0    |    0    |    0    |
|          |       sext_ln1495_fu_543      |    0    |    0    |    0    |
|          |      sext_ln1495_1_fu_553     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   trunc  |       trunc_ln62_fu_408       |    0    |    0    |    0    |
|          |      trunc_ln62_1_fu_457      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    1    |    0    |   724   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|     add_ln180_reg_759    |   34   |
|    add_ln62_2_reg_801    |   15   |
|    add_ln64_3_reg_749    |   33   |
|fm_out_buff_V_addr_reg_806|   14   |
|        i_0_reg_195       |    5   |
|         i_reg_744        |    5   |
|    icmp_ln414_reg_816    |    1   |
|        j_0_reg_207       |    5   |
|         j_reg_778        |    5   |
|        k_0_reg_218       |    3   |
|         k_reg_791        |    3   |
|      m_read_reg_713      |    7   |
|       mm_0_reg_183       |    5   |
|        mm_reg_754        |    5   |
|      or_ln62_reg_811     |    6   |
|    out_V_addr_reg_769    |   64   |
|     p_Val2_s_reg_707     |   64   |
|     shl_ln414_reg_829    |   64   |
|    trunc_ln62_reg_796    |    2   |
|    zext_ln414_reg_823    |    7   |
|     zext_ln56_reg_728    |   34   |
|     zext_ln57_reg_736    |   33   |
|     zext_ln60_reg_783    |   15   |
|    zext_ln64_1_reg_723   |   33   |
|    zext_ln64_4_reg_764   |   12   |
|     zext_ln64_reg_718    |   17   |
+--------------------------+--------+
|           Total          |   491  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_154 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_154 |  p1  |   2  |  64  |   128  ||    3    |
|   grp_access_fu_177  |  p0  |   2  |  14  |   28   ||    3    |
|     mm_0_reg_183     |  p0  |   2  |   5  |   10   ||    3    |
|      i_0_reg_195     |  p0  |   2  |   5  |   10   ||    3    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   178  ||   2.33  ||    12   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   724  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   12   |
|  Register |    -   |    -   |   491  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    2   |   491  |   736  |
+-----------+--------+--------+--------+--------+
