;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; pH
pH__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
pH__0__MASK EQU 0x80
pH__0__PC EQU CYREG_PRT2_PC7
pH__0__PORT EQU 2
pH__0__SHIFT EQU 7
pH__AG EQU CYREG_PRT2_AG
pH__AMUX EQU CYREG_PRT2_AMUX
pH__BIE EQU CYREG_PRT2_BIE
pH__BIT_MASK EQU CYREG_PRT2_BIT_MASK
pH__BYP EQU CYREG_PRT2_BYP
pH__CTL EQU CYREG_PRT2_CTL
pH__DM0 EQU CYREG_PRT2_DM0
pH__DM1 EQU CYREG_PRT2_DM1
pH__DM2 EQU CYREG_PRT2_DM2
pH__DR EQU CYREG_PRT2_DR
pH__INP_DIS EQU CYREG_PRT2_INP_DIS
pH__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
pH__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
pH__LCD_EN EQU CYREG_PRT2_LCD_EN
pH__MASK EQU 0x80
pH__PORT EQU 2
pH__PRT EQU CYREG_PRT2_PRT
pH__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
pH__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
pH__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
pH__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
pH__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
pH__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
pH__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
pH__PS EQU CYREG_PRT2_PS
pH__SHIFT EQU 7
pH__SLW EQU CYREG_PRT2_SLW

; Rx_1
Rx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Rx_1__0__MASK EQU 0x40
Rx_1__0__PC EQU CYREG_PRT12_PC6
Rx_1__0__PORT EQU 12
Rx_1__0__SHIFT EQU 6
Rx_1__AG EQU CYREG_PRT12_AG
Rx_1__BIE EQU CYREG_PRT12_BIE
Rx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx_1__BYP EQU CYREG_PRT12_BYP
Rx_1__DM0 EQU CYREG_PRT12_DM0
Rx_1__DM1 EQU CYREG_PRT12_DM1
Rx_1__DM2 EQU CYREG_PRT12_DM2
Rx_1__DR EQU CYREG_PRT12_DR
Rx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rx_1__MASK EQU 0x40
Rx_1__PORT EQU 12
Rx_1__PRT EQU CYREG_PRT12_PRT
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx_1__PS EQU CYREG_PRT12_PS
Rx_1__SHIFT EQU 6
Rx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx_1__SLW EQU CYREG_PRT12_SLW

; Tx_1
Tx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Tx_1__0__MASK EQU 0x80
Tx_1__0__PC EQU CYREG_PRT12_PC7
Tx_1__0__PORT EQU 12
Tx_1__0__SHIFT EQU 7
Tx_1__AG EQU CYREG_PRT12_AG
Tx_1__BIE EQU CYREG_PRT12_BIE
Tx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx_1__BYP EQU CYREG_PRT12_BYP
Tx_1__DM0 EQU CYREG_PRT12_DM0
Tx_1__DM1 EQU CYREG_PRT12_DM1
Tx_1__DM2 EQU CYREG_PRT12_DM2
Tx_1__DR EQU CYREG_PRT12_DR
Tx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx_1__MASK EQU 0x80
Tx_1__PORT EQU 12
Tx_1__PRT EQU CYREG_PRT12_PRT
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx_1__PS EQU CYREG_PRT12_PS
Tx_1__SHIFT EQU 7
Tx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx_1__SLW EQU CYREG_PRT12_SLW

; UART
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB08_09_MSK
UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB08_09_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB08_CTL
UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB08_ST_CTL
UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB08_CTL
UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB08_ST_CTL
UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB08_MSK
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB08_MSK
UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB08_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB08_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB08_ST
UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB11_A0
UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB11_A1
UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB11_D0
UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB11_D1
UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB11_F0
UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB11_F1
UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
UART_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_BUART_sRX_RxSts__3__POS EQU 3
UART_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_BUART_sRX_RxSts__4__POS EQU 4
UART_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_BUART_sRX_RxSts__5__POS EQU 5
UART_BUART_sRX_RxSts__MASK EQU 0x38
UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB08_MSK
UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB08_ST
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB13_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB13_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB13_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB13_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB13_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB13_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB12_A0
UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB12_A1
UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB12_D0
UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB12_D1
UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB12_F0
UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB12_F1
UART_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_BUART_sTX_TxSts__0__POS EQU 0
UART_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_BUART_sTX_TxSts__1__POS EQU 1
UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
UART_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_BUART_sTX_TxSts__2__POS EQU 2
UART_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_BUART_sTX_TxSts__3__POS EQU 3
UART_BUART_sTX_TxSts__MASK EQU 0x0F
UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB12_MSK
UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB12_ST
UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_IntClock__INDEX EQU 0x01
UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_IntClock__PM_ACT_MSK EQU 0x02
UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_IntClock__PM_STBY_MSK EQU 0x02

; pHADC
pHADC_ADC_SAR__CLK EQU CYREG_SAR0_CLK
pHADC_ADC_SAR__CSR0 EQU CYREG_SAR0_CSR0
pHADC_ADC_SAR__CSR1 EQU CYREG_SAR0_CSR1
pHADC_ADC_SAR__CSR2 EQU CYREG_SAR0_CSR2
pHADC_ADC_SAR__CSR3 EQU CYREG_SAR0_CSR3
pHADC_ADC_SAR__CSR4 EQU CYREG_SAR0_CSR4
pHADC_ADC_SAR__CSR5 EQU CYREG_SAR0_CSR5
pHADC_ADC_SAR__CSR6 EQU CYREG_SAR0_CSR6
pHADC_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
pHADC_ADC_SAR__PM_ACT_MSK EQU 0x01
pHADC_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
pHADC_ADC_SAR__PM_STBY_MSK EQU 0x01
pHADC_ADC_SAR__SW0 EQU CYREG_SAR0_SW0
pHADC_ADC_SAR__SW2 EQU CYREG_SAR0_SW2
pHADC_ADC_SAR__SW3 EQU CYREG_SAR0_SW3
pHADC_ADC_SAR__SW4 EQU CYREG_SAR0_SW4
pHADC_ADC_SAR__SW6 EQU CYREG_SAR0_SW6
pHADC_ADC_SAR__TR0 EQU CYREG_SAR0_TR0
pHADC_ADC_SAR__WRK0 EQU CYREG_SAR0_WRK0
pHADC_ADC_SAR__WRK1 EQU CYREG_SAR0_WRK1
pHADC_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
pHADC_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
pHADC_IRQ__INTC_MASK EQU 0x80
pHADC_IRQ__INTC_NUMBER EQU 7
pHADC_IRQ__INTC_PRIOR_NUM EQU 7
pHADC_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_7
pHADC_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
pHADC_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
pHADC_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG1_CFG0
pHADC_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG1_CFG1
pHADC_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG1_CFG2
pHADC_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
pHADC_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG1_CFG3
pHADC_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
pHADC_theACLK__INDEX EQU 0x01
pHADC_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
pHADC_theACLK__PM_ACT_MSK EQU 0x02
pHADC_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
pHADC_theACLK__PM_STBY_MSK EQU 0x02

; isr_rx
isr_rx__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_rx__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_rx__INTC_MASK EQU 0x100
isr_rx__INTC_NUMBER EQU 8
isr_rx__INTC_PRIOR_NUM EQU 7
isr_rx__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_8
isr_rx__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_rx__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x03
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x08
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x08

; Clock_2
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x00
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x01
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x01

; Clock_3
Clock_3__CFG0 EQU CYREG_CLKDIST_DCFG6_CFG0
Clock_3__CFG1 EQU CYREG_CLKDIST_DCFG6_CFG1
Clock_3__CFG2 EQU CYREG_CLKDIST_DCFG6_CFG2
Clock_3__CFG2_SRC_SEL_MASK EQU 0x07
Clock_3__INDEX EQU 0x06
Clock_3__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_3__PM_ACT_MSK EQU 0x40
Clock_3__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_3__PM_STBY_MSK EQU 0x40

; NutsEcho
NutsEcho__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
NutsEcho__0__MASK EQU 0x80
NutsEcho__0__PC EQU CYREG_PRT0_PC7
NutsEcho__0__PORT EQU 0
NutsEcho__0__SHIFT EQU 7
NutsEcho__AG EQU CYREG_PRT0_AG
NutsEcho__AMUX EQU CYREG_PRT0_AMUX
NutsEcho__BIE EQU CYREG_PRT0_BIE
NutsEcho__BIT_MASK EQU CYREG_PRT0_BIT_MASK
NutsEcho__BYP EQU CYREG_PRT0_BYP
NutsEcho__CTL EQU CYREG_PRT0_CTL
NutsEcho__DM0 EQU CYREG_PRT0_DM0
NutsEcho__DM1 EQU CYREG_PRT0_DM1
NutsEcho__DM2 EQU CYREG_PRT0_DM2
NutsEcho__DR EQU CYREG_PRT0_DR
NutsEcho__INP_DIS EQU CYREG_PRT0_INP_DIS
NutsEcho__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
NutsEcho__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
NutsEcho__LCD_EN EQU CYREG_PRT0_LCD_EN
NutsEcho__MASK EQU 0x80
NutsEcho__PORT EQU 0
NutsEcho__PRT EQU CYREG_PRT0_PRT
NutsEcho__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
NutsEcho__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
NutsEcho__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
NutsEcho__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
NutsEcho__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
NutsEcho__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
NutsEcho__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
NutsEcho__PS EQU CYREG_PRT0_PS
NutsEcho__SHIFT EQU 7
NutsEcho__SLW EQU CYREG_PRT0_SLW

; NutsTrig
NutsTrig__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
NutsTrig__0__MASK EQU 0x40
NutsTrig__0__PC EQU CYREG_PRT0_PC6
NutsTrig__0__PORT EQU 0
NutsTrig__0__SHIFT EQU 6
NutsTrig__AG EQU CYREG_PRT0_AG
NutsTrig__AMUX EQU CYREG_PRT0_AMUX
NutsTrig__BIE EQU CYREG_PRT0_BIE
NutsTrig__BIT_MASK EQU CYREG_PRT0_BIT_MASK
NutsTrig__BYP EQU CYREG_PRT0_BYP
NutsTrig__CTL EQU CYREG_PRT0_CTL
NutsTrig__DM0 EQU CYREG_PRT0_DM0
NutsTrig__DM1 EQU CYREG_PRT0_DM1
NutsTrig__DM2 EQU CYREG_PRT0_DM2
NutsTrig__DR EQU CYREG_PRT0_DR
NutsTrig__INP_DIS EQU CYREG_PRT0_INP_DIS
NutsTrig__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
NutsTrig__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
NutsTrig__LCD_EN EQU CYREG_PRT0_LCD_EN
NutsTrig__MASK EQU 0x40
NutsTrig__PORT EQU 0
NutsTrig__PRT EQU CYREG_PRT0_PRT
NutsTrig__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
NutsTrig__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
NutsTrig__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
NutsTrig__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
NutsTrig__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
NutsTrig__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
NutsTrig__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
NutsTrig__PS EQU CYREG_PRT0_PS
NutsTrig__SHIFT EQU 6
NutsTrig__SLW EQU CYREG_PRT0_SLW

; pHUpEcho
pHUpEcho__0__INTTYPE EQU CYREG_PICU15_INTTYPE3
pHUpEcho__0__MASK EQU 0x08
pHUpEcho__0__PC EQU CYREG_IO_PC_PRT15_PC3
pHUpEcho__0__PORT EQU 15
pHUpEcho__0__SHIFT EQU 3
pHUpEcho__AG EQU CYREG_PRT15_AG
pHUpEcho__AMUX EQU CYREG_PRT15_AMUX
pHUpEcho__BIE EQU CYREG_PRT15_BIE
pHUpEcho__BIT_MASK EQU CYREG_PRT15_BIT_MASK
pHUpEcho__BYP EQU CYREG_PRT15_BYP
pHUpEcho__CTL EQU CYREG_PRT15_CTL
pHUpEcho__DM0 EQU CYREG_PRT15_DM0
pHUpEcho__DM1 EQU CYREG_PRT15_DM1
pHUpEcho__DM2 EQU CYREG_PRT15_DM2
pHUpEcho__DR EQU CYREG_PRT15_DR
pHUpEcho__INP_DIS EQU CYREG_PRT15_INP_DIS
pHUpEcho__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
pHUpEcho__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
pHUpEcho__LCD_EN EQU CYREG_PRT15_LCD_EN
pHUpEcho__MASK EQU 0x08
pHUpEcho__PORT EQU 15
pHUpEcho__PRT EQU CYREG_PRT15_PRT
pHUpEcho__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
pHUpEcho__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
pHUpEcho__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
pHUpEcho__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
pHUpEcho__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
pHUpEcho__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
pHUpEcho__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
pHUpEcho__PS EQU CYREG_PRT15_PS
pHUpEcho__SHIFT EQU 3
pHUpEcho__SLW EQU CYREG_PRT15_SLW

; pHUpTrig
pHUpTrig__0__INTTYPE EQU CYREG_PICU15_INTTYPE2
pHUpTrig__0__MASK EQU 0x04
pHUpTrig__0__PC EQU CYREG_IO_PC_PRT15_PC2
pHUpTrig__0__PORT EQU 15
pHUpTrig__0__SHIFT EQU 2
pHUpTrig__AG EQU CYREG_PRT15_AG
pHUpTrig__AMUX EQU CYREG_PRT15_AMUX
pHUpTrig__BIE EQU CYREG_PRT15_BIE
pHUpTrig__BIT_MASK EQU CYREG_PRT15_BIT_MASK
pHUpTrig__BYP EQU CYREG_PRT15_BYP
pHUpTrig__CTL EQU CYREG_PRT15_CTL
pHUpTrig__DM0 EQU CYREG_PRT15_DM0
pHUpTrig__DM1 EQU CYREG_PRT15_DM1
pHUpTrig__DM2 EQU CYREG_PRT15_DM2
pHUpTrig__DR EQU CYREG_PRT15_DR
pHUpTrig__INP_DIS EQU CYREG_PRT15_INP_DIS
pHUpTrig__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
pHUpTrig__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
pHUpTrig__LCD_EN EQU CYREG_PRT15_LCD_EN
pHUpTrig__MASK EQU 0x04
pHUpTrig__PORT EQU 15
pHUpTrig__PRT EQU CYREG_PRT15_PRT
pHUpTrig__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
pHUpTrig__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
pHUpTrig__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
pHUpTrig__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
pHUpTrig__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
pHUpTrig__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
pHUpTrig__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
pHUpTrig__PS EQU CYREG_PRT15_PS
pHUpTrig__SHIFT EQU 2
pHUpTrig__SLW EQU CYREG_PRT15_SLW

; ECControl
ECControl__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
ECControl__0__MASK EQU 0x40
ECControl__0__PC EQU CYREG_PRT2_PC6
ECControl__0__PORT EQU 2
ECControl__0__SHIFT EQU 6
ECControl__AG EQU CYREG_PRT2_AG
ECControl__AMUX EQU CYREG_PRT2_AMUX
ECControl__BIE EQU CYREG_PRT2_BIE
ECControl__BIT_MASK EQU CYREG_PRT2_BIT_MASK
ECControl__BYP EQU CYREG_PRT2_BYP
ECControl__CTL EQU CYREG_PRT2_CTL
ECControl__DM0 EQU CYREG_PRT2_DM0
ECControl__DM1 EQU CYREG_PRT2_DM1
ECControl__DM2 EQU CYREG_PRT2_DM2
ECControl__DR EQU CYREG_PRT2_DR
ECControl__INP_DIS EQU CYREG_PRT2_INP_DIS
ECControl__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
ECControl__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
ECControl__LCD_EN EQU CYREG_PRT2_LCD_EN
ECControl__MASK EQU 0x40
ECControl__PORT EQU 2
ECControl__PRT EQU CYREG_PRT2_PRT
ECControl__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
ECControl__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
ECControl__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
ECControl__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
ECControl__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
ECControl__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
ECControl__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
ECControl__PS EQU CYREG_PRT2_PS
ECControl__SHIFT EQU 6
ECControl__SLW EQU CYREG_PRT2_SLW

; ECSenseRx
ECSenseRx__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
ECSenseRx__0__MASK EQU 0x04
ECSenseRx__0__PC EQU CYREG_PRT12_PC2
ECSenseRx__0__PORT EQU 12
ECSenseRx__0__SHIFT EQU 2
ECSenseRx__AG EQU CYREG_PRT12_AG
ECSenseRx__BIE EQU CYREG_PRT12_BIE
ECSenseRx__BIT_MASK EQU CYREG_PRT12_BIT_MASK
ECSenseRx__BYP EQU CYREG_PRT12_BYP
ECSenseRx__DM0 EQU CYREG_PRT12_DM0
ECSenseRx__DM1 EQU CYREG_PRT12_DM1
ECSenseRx__DM2 EQU CYREG_PRT12_DM2
ECSenseRx__DR EQU CYREG_PRT12_DR
ECSenseRx__INP_DIS EQU CYREG_PRT12_INP_DIS
ECSenseRx__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
ECSenseRx__MASK EQU 0x04
ECSenseRx__PORT EQU 12
ECSenseRx__PRT EQU CYREG_PRT12_PRT
ECSenseRx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
ECSenseRx__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
ECSenseRx__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
ECSenseRx__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
ECSenseRx__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
ECSenseRx__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
ECSenseRx__PS EQU CYREG_PRT12_PS
ECSenseRx__SHIFT EQU 2
ECSenseRx__SIO_CFG EQU CYREG_PRT12_SIO_CFG
ECSenseRx__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
ECSenseRx__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
ECSenseRx__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
ECSenseRx__SLW EQU CYREG_PRT12_SLW

; WaterEcho
WaterEcho__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
WaterEcho__0__MASK EQU 0x40
WaterEcho__0__PC EQU CYREG_PRT3_PC6
WaterEcho__0__PORT EQU 3
WaterEcho__0__SHIFT EQU 6
WaterEcho__AG EQU CYREG_PRT3_AG
WaterEcho__AMUX EQU CYREG_PRT3_AMUX
WaterEcho__BIE EQU CYREG_PRT3_BIE
WaterEcho__BIT_MASK EQU CYREG_PRT3_BIT_MASK
WaterEcho__BYP EQU CYREG_PRT3_BYP
WaterEcho__CTL EQU CYREG_PRT3_CTL
WaterEcho__DM0 EQU CYREG_PRT3_DM0
WaterEcho__DM1 EQU CYREG_PRT3_DM1
WaterEcho__DM2 EQU CYREG_PRT3_DM2
WaterEcho__DR EQU CYREG_PRT3_DR
WaterEcho__INP_DIS EQU CYREG_PRT3_INP_DIS
WaterEcho__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
WaterEcho__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
WaterEcho__LCD_EN EQU CYREG_PRT3_LCD_EN
WaterEcho__MASK EQU 0x40
WaterEcho__PORT EQU 3
WaterEcho__PRT EQU CYREG_PRT3_PRT
WaterEcho__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
WaterEcho__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
WaterEcho__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
WaterEcho__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
WaterEcho__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
WaterEcho__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
WaterEcho__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
WaterEcho__PS EQU CYREG_PRT3_PS
WaterEcho__SHIFT EQU 6
WaterEcho__SLW EQU CYREG_PRT3_SLW

; WaterTrig
WaterTrig__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
WaterTrig__0__MASK EQU 0x20
WaterTrig__0__PC EQU CYREG_PRT3_PC5
WaterTrig__0__PORT EQU 3
WaterTrig__0__SHIFT EQU 5
WaterTrig__AG EQU CYREG_PRT3_AG
WaterTrig__AMUX EQU CYREG_PRT3_AMUX
WaterTrig__BIE EQU CYREG_PRT3_BIE
WaterTrig__BIT_MASK EQU CYREG_PRT3_BIT_MASK
WaterTrig__BYP EQU CYREG_PRT3_BYP
WaterTrig__CTL EQU CYREG_PRT3_CTL
WaterTrig__DM0 EQU CYREG_PRT3_DM0
WaterTrig__DM1 EQU CYREG_PRT3_DM1
WaterTrig__DM2 EQU CYREG_PRT3_DM2
WaterTrig__DR EQU CYREG_PRT3_DR
WaterTrig__INP_DIS EQU CYREG_PRT3_INP_DIS
WaterTrig__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
WaterTrig__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
WaterTrig__LCD_EN EQU CYREG_PRT3_LCD_EN
WaterTrig__MASK EQU 0x20
WaterTrig__PORT EQU 3
WaterTrig__PRT EQU CYREG_PRT3_PRT
WaterTrig__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
WaterTrig__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
WaterTrig__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
WaterTrig__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
WaterTrig__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
WaterTrig__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
WaterTrig__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
WaterTrig__PS EQU CYREG_PRT3_PS
WaterTrig__SHIFT EQU 5
WaterTrig__SLW EQU CYREG_PRT3_SLW

; pHDownEcho
pHDownEcho__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
pHDownEcho__0__MASK EQU 0x04
pHDownEcho__0__PC EQU CYREG_PRT0_PC2
pHDownEcho__0__PORT EQU 0
pHDownEcho__0__SHIFT EQU 2
pHDownEcho__AG EQU CYREG_PRT0_AG
pHDownEcho__AMUX EQU CYREG_PRT0_AMUX
pHDownEcho__BIE EQU CYREG_PRT0_BIE
pHDownEcho__BIT_MASK EQU CYREG_PRT0_BIT_MASK
pHDownEcho__BYP EQU CYREG_PRT0_BYP
pHDownEcho__CTL EQU CYREG_PRT0_CTL
pHDownEcho__DM0 EQU CYREG_PRT0_DM0
pHDownEcho__DM1 EQU CYREG_PRT0_DM1
pHDownEcho__DM2 EQU CYREG_PRT0_DM2
pHDownEcho__DR EQU CYREG_PRT0_DR
pHDownEcho__INP_DIS EQU CYREG_PRT0_INP_DIS
pHDownEcho__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
pHDownEcho__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
pHDownEcho__LCD_EN EQU CYREG_PRT0_LCD_EN
pHDownEcho__MASK EQU 0x04
pHDownEcho__PORT EQU 0
pHDownEcho__PRT EQU CYREG_PRT0_PRT
pHDownEcho__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
pHDownEcho__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
pHDownEcho__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
pHDownEcho__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
pHDownEcho__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
pHDownEcho__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
pHDownEcho__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
pHDownEcho__PS EQU CYREG_PRT0_PS
pHDownEcho__SHIFT EQU 2
pHDownEcho__SLW EQU CYREG_PRT0_SLW

; pHDownTrig
pHDownTrig__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
pHDownTrig__0__MASK EQU 0x02
pHDownTrig__0__PC EQU CYREG_PRT0_PC1
pHDownTrig__0__PORT EQU 0
pHDownTrig__0__SHIFT EQU 1
pHDownTrig__AG EQU CYREG_PRT0_AG
pHDownTrig__AMUX EQU CYREG_PRT0_AMUX
pHDownTrig__BIE EQU CYREG_PRT0_BIE
pHDownTrig__BIT_MASK EQU CYREG_PRT0_BIT_MASK
pHDownTrig__BYP EQU CYREG_PRT0_BYP
pHDownTrig__CTL EQU CYREG_PRT0_CTL
pHDownTrig__DM0 EQU CYREG_PRT0_DM0
pHDownTrig__DM1 EQU CYREG_PRT0_DM1
pHDownTrig__DM2 EQU CYREG_PRT0_DM2
pHDownTrig__DR EQU CYREG_PRT0_DR
pHDownTrig__INP_DIS EQU CYREG_PRT0_INP_DIS
pHDownTrig__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
pHDownTrig__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
pHDownTrig__LCD_EN EQU CYREG_PRT0_LCD_EN
pHDownTrig__MASK EQU 0x02
pHDownTrig__PORT EQU 0
pHDownTrig__PRT EQU CYREG_PRT0_PRT
pHDownTrig__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
pHDownTrig__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
pHDownTrig__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
pHDownTrig__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
pHDownTrig__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
pHDownTrig__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
pHDownTrig__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
pHDownTrig__PS EQU CYREG_PRT0_PS
pHDownTrig__SHIFT EQU 1
pHDownTrig__SLW EQU CYREG_PRT0_SLW

; ECSenseUART
ECSenseUART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
ECSenseUART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
ECSenseUART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
ECSenseUART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
ECSenseUART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
ECSenseUART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
ECSenseUART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
ECSenseUART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
ECSenseUART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
ECSenseUART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
ECSenseUART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB06_CTL
ECSenseUART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
ECSenseUART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB06_CTL
ECSenseUART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
ECSenseUART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
ECSenseUART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
ECSenseUART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB06_MSK
ECSenseUART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
ECSenseUART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
ECSenseUART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB06_MSK
ECSenseUART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
ECSenseUART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
ECSenseUART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
ECSenseUART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB06_ST_CTL
ECSenseUART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB06_ST_CTL
ECSenseUART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB06_ST
ECSenseUART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
ECSenseUART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
ECSenseUART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
ECSenseUART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
ECSenseUART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
ECSenseUART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
ECSenseUART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
ECSenseUART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
ECSenseUART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB07_A0
ECSenseUART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB07_A1
ECSenseUART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
ECSenseUART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB07_D0
ECSenseUART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB07_D1
ECSenseUART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
ECSenseUART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
ECSenseUART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB07_F0
ECSenseUART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB07_F1
ECSenseUART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
ECSenseUART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
ECSenseUART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
ECSenseUART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
ECSenseUART_BUART_sRX_RxSts__3__MASK EQU 0x08
ECSenseUART_BUART_sRX_RxSts__3__POS EQU 3
ECSenseUART_BUART_sRX_RxSts__4__MASK EQU 0x10
ECSenseUART_BUART_sRX_RxSts__4__POS EQU 4
ECSenseUART_BUART_sRX_RxSts__5__MASK EQU 0x20
ECSenseUART_BUART_sRX_RxSts__5__POS EQU 5
ECSenseUART_BUART_sRX_RxSts__MASK EQU 0x38
ECSenseUART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB04_MSK
ECSenseUART_BUART_sRX_RxSts__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
ECSenseUART_BUART_sRX_RxSts__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
ECSenseUART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
ECSenseUART_BUART_sRX_RxSts__STATUS_CNT_REG EQU CYREG_B0_UDB04_ST_CTL
ECSenseUART_BUART_sRX_RxSts__STATUS_CONTROL_REG EQU CYREG_B0_UDB04_ST_CTL
ECSenseUART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB04_ST
ECSenseUART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG5_CFG0
ECSenseUART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG5_CFG1
ECSenseUART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG5_CFG2
ECSenseUART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
ECSenseUART_IntClock__INDEX EQU 0x05
ECSenseUART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ECSenseUART_IntClock__PM_ACT_MSK EQU 0x20
ECSenseUART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ECSenseUART_IntClock__PM_STBY_MSK EQU 0x20

; LevelSelect
LevelSelect_Sync_ctrl_reg__0__MASK EQU 0x01
LevelSelect_Sync_ctrl_reg__0__POS EQU 0
LevelSelect_Sync_ctrl_reg__1__MASK EQU 0x02
LevelSelect_Sync_ctrl_reg__1__POS EQU 1
LevelSelect_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
LevelSelect_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
LevelSelect_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
LevelSelect_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
LevelSelect_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
LevelSelect_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
LevelSelect_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
LevelSelect_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
LevelSelect_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
LevelSelect_Sync_ctrl_reg__2__MASK EQU 0x04
LevelSelect_Sync_ctrl_reg__2__POS EQU 2
LevelSelect_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
LevelSelect_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB04_CTL
LevelSelect_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
LevelSelect_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB04_CTL
LevelSelect_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
LevelSelect_Sync_ctrl_reg__MASK EQU 0x07
LevelSelect_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
LevelSelect_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
LevelSelect_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB04_MSK

; DataComTxInv
DataComTxInv__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
DataComTxInv__0__MASK EQU 0x10
DataComTxInv__0__PC EQU CYREG_PRT0_PC4
DataComTxInv__0__PORT EQU 0
DataComTxInv__0__SHIFT EQU 4
DataComTxInv__AG EQU CYREG_PRT0_AG
DataComTxInv__AMUX EQU CYREG_PRT0_AMUX
DataComTxInv__BIE EQU CYREG_PRT0_BIE
DataComTxInv__BIT_MASK EQU CYREG_PRT0_BIT_MASK
DataComTxInv__BYP EQU CYREG_PRT0_BYP
DataComTxInv__CTL EQU CYREG_PRT0_CTL
DataComTxInv__DM0 EQU CYREG_PRT0_DM0
DataComTxInv__DM1 EQU CYREG_PRT0_DM1
DataComTxInv__DM2 EQU CYREG_PRT0_DM2
DataComTxInv__DR EQU CYREG_PRT0_DR
DataComTxInv__INP_DIS EQU CYREG_PRT0_INP_DIS
DataComTxInv__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
DataComTxInv__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
DataComTxInv__LCD_EN EQU CYREG_PRT0_LCD_EN
DataComTxInv__MASK EQU 0x10
DataComTxInv__PORT EQU 0
DataComTxInv__PRT EQU CYREG_PRT0_PRT
DataComTxInv__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
DataComTxInv__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
DataComTxInv__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
DataComTxInv__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
DataComTxInv__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
DataComTxInv__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
DataComTxInv__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
DataComTxInv__PS EQU CYREG_PRT0_PS
DataComTxInv__SHIFT EQU 4
DataComTxInv__SLW EQU CYREG_PRT0_SLW

; ECSenseRxInv
ECSenseRxInv__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
ECSenseRxInv__0__MASK EQU 0x80
ECSenseRxInv__0__PC EQU CYREG_PRT1_PC7
ECSenseRxInv__0__PORT EQU 1
ECSenseRxInv__0__SHIFT EQU 7
ECSenseRxInv__AG EQU CYREG_PRT1_AG
ECSenseRxInv__AMUX EQU CYREG_PRT1_AMUX
ECSenseRxInv__BIE EQU CYREG_PRT1_BIE
ECSenseRxInv__BIT_MASK EQU CYREG_PRT1_BIT_MASK
ECSenseRxInv__BYP EQU CYREG_PRT1_BYP
ECSenseRxInv__CTL EQU CYREG_PRT1_CTL
ECSenseRxInv__DM0 EQU CYREG_PRT1_DM0
ECSenseRxInv__DM1 EQU CYREG_PRT1_DM1
ECSenseRxInv__DM2 EQU CYREG_PRT1_DM2
ECSenseRxInv__DR EQU CYREG_PRT1_DR
ECSenseRxInv__INP_DIS EQU CYREG_PRT1_INP_DIS
ECSenseRxInv__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
ECSenseRxInv__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
ECSenseRxInv__LCD_EN EQU CYREG_PRT1_LCD_EN
ECSenseRxInv__MASK EQU 0x80
ECSenseRxInv__PORT EQU 1
ECSenseRxInv__PRT EQU CYREG_PRT1_PRT
ECSenseRxInv__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
ECSenseRxInv__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
ECSenseRxInv__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
ECSenseRxInv__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
ECSenseRxInv__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
ECSenseRxInv__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
ECSenseRxInv__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
ECSenseRxInv__PS EQU CYREG_PRT1_PS
ECSenseRxInv__SHIFT EQU 7
ECSenseRxInv__SLW EQU CYREG_PRT1_SLW

; WaterResEcho
WaterResEcho__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
WaterResEcho__0__MASK EQU 0x02
WaterResEcho__0__PC EQU CYREG_PRT3_PC1
WaterResEcho__0__PORT EQU 3
WaterResEcho__0__SHIFT EQU 1
WaterResEcho__AG EQU CYREG_PRT3_AG
WaterResEcho__AMUX EQU CYREG_PRT3_AMUX
WaterResEcho__BIE EQU CYREG_PRT3_BIE
WaterResEcho__BIT_MASK EQU CYREG_PRT3_BIT_MASK
WaterResEcho__BYP EQU CYREG_PRT3_BYP
WaterResEcho__CTL EQU CYREG_PRT3_CTL
WaterResEcho__DM0 EQU CYREG_PRT3_DM0
WaterResEcho__DM1 EQU CYREG_PRT3_DM1
WaterResEcho__DM2 EQU CYREG_PRT3_DM2
WaterResEcho__DR EQU CYREG_PRT3_DR
WaterResEcho__INP_DIS EQU CYREG_PRT3_INP_DIS
WaterResEcho__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
WaterResEcho__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
WaterResEcho__LCD_EN EQU CYREG_PRT3_LCD_EN
WaterResEcho__MASK EQU 0x02
WaterResEcho__PORT EQU 3
WaterResEcho__PRT EQU CYREG_PRT3_PRT
WaterResEcho__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
WaterResEcho__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
WaterResEcho__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
WaterResEcho__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
WaterResEcho__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
WaterResEcho__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
WaterResEcho__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
WaterResEcho__PS EQU CYREG_PRT3_PS
WaterResEcho__SHIFT EQU 1
WaterResEcho__SLW EQU CYREG_PRT3_SLW

; WaterResTrig
WaterResTrig__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
WaterResTrig__0__MASK EQU 0x01
WaterResTrig__0__PC EQU CYREG_PRT3_PC0
WaterResTrig__0__PORT EQU 3
WaterResTrig__0__SHIFT EQU 0
WaterResTrig__AG EQU CYREG_PRT3_AG
WaterResTrig__AMUX EQU CYREG_PRT3_AMUX
WaterResTrig__BIE EQU CYREG_PRT3_BIE
WaterResTrig__BIT_MASK EQU CYREG_PRT3_BIT_MASK
WaterResTrig__BYP EQU CYREG_PRT3_BYP
WaterResTrig__CTL EQU CYREG_PRT3_CTL
WaterResTrig__DM0 EQU CYREG_PRT3_DM0
WaterResTrig__DM1 EQU CYREG_PRT3_DM1
WaterResTrig__DM2 EQU CYREG_PRT3_DM2
WaterResTrig__DR EQU CYREG_PRT3_DR
WaterResTrig__INP_DIS EQU CYREG_PRT3_INP_DIS
WaterResTrig__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
WaterResTrig__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
WaterResTrig__LCD_EN EQU CYREG_PRT3_LCD_EN
WaterResTrig__MASK EQU 0x01
WaterResTrig__PORT EQU 3
WaterResTrig__PRT EQU CYREG_PRT3_PRT
WaterResTrig__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
WaterResTrig__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
WaterResTrig__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
WaterResTrig__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
WaterResTrig__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
WaterResTrig__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
WaterResTrig__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
WaterResTrig__PS EQU CYREG_PRT3_PS
WaterResTrig__SHIFT EQU 0
WaterResTrig__SLW EQU CYREG_PRT3_SLW

; FlowSensorSig
FlowSensorSig__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
FlowSensorSig__0__MASK EQU 0x04
FlowSensorSig__0__PC EQU CYREG_PRT2_PC2
FlowSensorSig__0__PORT EQU 2
FlowSensorSig__0__SHIFT EQU 2
FlowSensorSig__AG EQU CYREG_PRT2_AG
FlowSensorSig__AMUX EQU CYREG_PRT2_AMUX
FlowSensorSig__BIE EQU CYREG_PRT2_BIE
FlowSensorSig__BIT_MASK EQU CYREG_PRT2_BIT_MASK
FlowSensorSig__BYP EQU CYREG_PRT2_BYP
FlowSensorSig__CTL EQU CYREG_PRT2_CTL
FlowSensorSig__DM0 EQU CYREG_PRT2_DM0
FlowSensorSig__DM1 EQU CYREG_PRT2_DM1
FlowSensorSig__DM2 EQU CYREG_PRT2_DM2
FlowSensorSig__DR EQU CYREG_PRT2_DR
FlowSensorSig__INP_DIS EQU CYREG_PRT2_INP_DIS
FlowSensorSig__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
FlowSensorSig__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
FlowSensorSig__LCD_EN EQU CYREG_PRT2_LCD_EN
FlowSensorSig__MASK EQU 0x04
FlowSensorSig__PORT EQU 2
FlowSensorSig__PRT EQU CYREG_PRT2_PRT
FlowSensorSig__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
FlowSensorSig__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
FlowSensorSig__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
FlowSensorSig__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
FlowSensorSig__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
FlowSensorSig__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
FlowSensorSig__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
FlowSensorSig__PS EQU CYREG_PRT2_PS
FlowSensorSig__SHIFT EQU 2
FlowSensorSig__SLW EQU CYREG_PRT2_SLW

; pHSampleTimer
pHSampleTimer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
pHSampleTimer_TimerUDB_rstSts_stsreg__0__POS EQU 0
pHSampleTimer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
pHSampleTimer_TimerUDB_rstSts_stsreg__2__POS EQU 2
pHSampleTimer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
pHSampleTimer_TimerUDB_rstSts_stsreg__3__POS EQU 3
pHSampleTimer_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
pHSampleTimer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB15_MSK
pHSampleTimer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
pHSampleTimer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB15_ST
pHSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
pHSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
pHSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
pHSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
pHSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
pHSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB14_15_MSK
pHSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
pHSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB14_15_MSK
pHSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
pHSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
pHSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
pHSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
pHSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB14_CTL
pHSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB14_ST_CTL
pHSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB14_CTL
pHSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB14_ST_CTL
pHSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
pHSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
pHSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
pHSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB14_MSK
pHSampleTimer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB14_15_A0
pHSampleTimer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB14_15_A1
pHSampleTimer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB14_15_D0
pHSampleTimer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB14_15_D1
pHSampleTimer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
pHSampleTimer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB14_15_F0
pHSampleTimer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB14_15_F1
pHSampleTimer_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB14_A0_A1
pHSampleTimer_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B0_UDB14_A0
pHSampleTimer_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B0_UDB14_A1
pHSampleTimer_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB14_D0_D1
pHSampleTimer_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B0_UDB14_D0
pHSampleTimer_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B0_UDB14_D1
pHSampleTimer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
pHSampleTimer_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB14_F0_F1
pHSampleTimer_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B0_UDB14_F0
pHSampleTimer_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B0_UDB14_F1
pHSampleTimer_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
pHSampleTimer_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
pHSampleTimer_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
pHSampleTimer_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B0_UDB15_A0
pHSampleTimer_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B0_UDB15_A1
pHSampleTimer_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
pHSampleTimer_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B0_UDB15_D0
pHSampleTimer_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B0_UDB15_D1
pHSampleTimer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
pHSampleTimer_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
pHSampleTimer_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B0_UDB15_F0
pHSampleTimer_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B0_UDB15_F1

; timer_clock_1
timer_clock_1__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
timer_clock_1__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
timer_clock_1__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
timer_clock_1__CFG2_SRC_SEL_MASK EQU 0x07
timer_clock_1__INDEX EQU 0x02
timer_clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
timer_clock_1__PM_ACT_MSK EQU 0x04
timer_clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
timer_clock_1__PM_STBY_MSK EQU 0x04

; SensorComTxUART
SensorComTxUART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
SensorComTxUART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
SensorComTxUART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
SensorComTxUART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
SensorComTxUART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
SensorComTxUART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
SensorComTxUART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
SensorComTxUART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
SensorComTxUART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB10_A0
SensorComTxUART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB10_A1
SensorComTxUART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
SensorComTxUART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB10_D0
SensorComTxUART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB10_D1
SensorComTxUART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
SensorComTxUART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
SensorComTxUART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB10_F0
SensorComTxUART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB10_F1
SensorComTxUART_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
SensorComTxUART_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
SensorComTxUART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
SensorComTxUART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
SensorComTxUART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
SensorComTxUART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
SensorComTxUART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
SensorComTxUART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
SensorComTxUART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
SensorComTxUART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
SensorComTxUART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB11_A0
SensorComTxUART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB11_A1
SensorComTxUART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
SensorComTxUART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB11_D0
SensorComTxUART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB11_D1
SensorComTxUART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
SensorComTxUART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
SensorComTxUART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB11_F0
SensorComTxUART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB11_F1
SensorComTxUART_BUART_sTX_TxSts__0__MASK EQU 0x01
SensorComTxUART_BUART_sTX_TxSts__0__POS EQU 0
SensorComTxUART_BUART_sTX_TxSts__1__MASK EQU 0x02
SensorComTxUART_BUART_sTX_TxSts__1__POS EQU 1
SensorComTxUART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
SensorComTxUART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
SensorComTxUART_BUART_sTX_TxSts__2__MASK EQU 0x04
SensorComTxUART_BUART_sTX_TxSts__2__POS EQU 2
SensorComTxUART_BUART_sTX_TxSts__3__MASK EQU 0x08
SensorComTxUART_BUART_sTX_TxSts__3__POS EQU 3
SensorComTxUART_BUART_sTX_TxSts__MASK EQU 0x0F
SensorComTxUART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB11_MSK
SensorComTxUART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
SensorComTxUART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB11_ST
SensorComTxUART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
SensorComTxUART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
SensorComTxUART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
SensorComTxUART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
SensorComTxUART_IntClock__INDEX EQU 0x04
SensorComTxUART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SensorComTxUART_IntClock__PM_ACT_MSK EQU 0x10
SensorComTxUART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SensorComTxUART_IntClock__PM_STBY_MSK EQU 0x10

; ECSenseDataRxISR
ECSenseDataRxISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ECSenseDataRxISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ECSenseDataRxISR__INTC_MASK EQU 0x01
ECSenseDataRxISR__INTC_NUMBER EQU 0
ECSenseDataRxISR__INTC_PRIOR_NUM EQU 1
ECSenseDataRxISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ECSenseDataRxISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ECSenseDataRxISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; FreeRunningTimer
FreeRunningTimer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
FreeRunningTimer_TimerUDB_rstSts_stsreg__0__POS EQU 0
FreeRunningTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
FreeRunningTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB00_01_ST
FreeRunningTimer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
FreeRunningTimer_TimerUDB_rstSts_stsreg__2__POS EQU 2
FreeRunningTimer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
FreeRunningTimer_TimerUDB_rstSts_stsreg__3__POS EQU 3
FreeRunningTimer_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
FreeRunningTimer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB00_MSK
FreeRunningTimer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
FreeRunningTimer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
FreeRunningTimer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
FreeRunningTimer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB00_ST_CTL
FreeRunningTimer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB00_ST_CTL
FreeRunningTimer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB00_ST
FreeRunningTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
FreeRunningTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
FreeRunningTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
FreeRunningTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
FreeRunningTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
FreeRunningTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB00_01_MSK
FreeRunningTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
FreeRunningTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB00_01_MSK
FreeRunningTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
FreeRunningTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
FreeRunningTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
FreeRunningTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
FreeRunningTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB00_CTL
FreeRunningTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB00_ST_CTL
FreeRunningTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB00_CTL
FreeRunningTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB00_ST_CTL
FreeRunningTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
FreeRunningTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
FreeRunningTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
FreeRunningTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB00_MSK
FreeRunningTimer_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB00_01_A0
FreeRunningTimer_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB00_01_A1
FreeRunningTimer_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB00_01_D0
FreeRunningTimer_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB00_01_D1
FreeRunningTimer_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
FreeRunningTimer_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB00_01_F0
FreeRunningTimer_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB00_01_F1
FreeRunningTimer_TimerUDB_sT32_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB00_A0_A1
FreeRunningTimer_TimerUDB_sT32_timerdp_u0__A0_REG EQU CYREG_B0_UDB00_A0
FreeRunningTimer_TimerUDB_sT32_timerdp_u0__A1_REG EQU CYREG_B0_UDB00_A1
FreeRunningTimer_TimerUDB_sT32_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB00_D0_D1
FreeRunningTimer_TimerUDB_sT32_timerdp_u0__D0_REG EQU CYREG_B0_UDB00_D0
FreeRunningTimer_TimerUDB_sT32_timerdp_u0__D1_REG EQU CYREG_B0_UDB00_D1
FreeRunningTimer_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
FreeRunningTimer_TimerUDB_sT32_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB00_F0_F1
FreeRunningTimer_TimerUDB_sT32_timerdp_u0__F0_REG EQU CYREG_B0_UDB00_F0
FreeRunningTimer_TimerUDB_sT32_timerdp_u0__F1_REG EQU CYREG_B0_UDB00_F1
FreeRunningTimer_TimerUDB_sT32_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
FreeRunningTimer_TimerUDB_sT32_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
FreeRunningTimer_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB01_02_A0
FreeRunningTimer_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB01_02_A1
FreeRunningTimer_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB01_02_D0
FreeRunningTimer_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB01_02_D1
FreeRunningTimer_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
FreeRunningTimer_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB01_02_F0
FreeRunningTimer_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB01_02_F1
FreeRunningTimer_TimerUDB_sT32_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB01_A0_A1
FreeRunningTimer_TimerUDB_sT32_timerdp_u1__A0_REG EQU CYREG_B0_UDB01_A0
FreeRunningTimer_TimerUDB_sT32_timerdp_u1__A1_REG EQU CYREG_B0_UDB01_A1
FreeRunningTimer_TimerUDB_sT32_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB01_D0_D1
FreeRunningTimer_TimerUDB_sT32_timerdp_u1__D0_REG EQU CYREG_B0_UDB01_D0
FreeRunningTimer_TimerUDB_sT32_timerdp_u1__D1_REG EQU CYREG_B0_UDB01_D1
FreeRunningTimer_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
FreeRunningTimer_TimerUDB_sT32_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB01_F0_F1
FreeRunningTimer_TimerUDB_sT32_timerdp_u1__F0_REG EQU CYREG_B0_UDB01_F0
FreeRunningTimer_TimerUDB_sT32_timerdp_u1__F1_REG EQU CYREG_B0_UDB01_F1
FreeRunningTimer_TimerUDB_sT32_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
FreeRunningTimer_TimerUDB_sT32_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
FreeRunningTimer_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
FreeRunningTimer_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
FreeRunningTimer_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
FreeRunningTimer_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
FreeRunningTimer_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
FreeRunningTimer_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
FreeRunningTimer_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
FreeRunningTimer_TimerUDB_sT32_timerdp_u2__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
FreeRunningTimer_TimerUDB_sT32_timerdp_u2__A0_REG EQU CYREG_B0_UDB02_A0
FreeRunningTimer_TimerUDB_sT32_timerdp_u2__A1_REG EQU CYREG_B0_UDB02_A1
FreeRunningTimer_TimerUDB_sT32_timerdp_u2__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
FreeRunningTimer_TimerUDB_sT32_timerdp_u2__D0_REG EQU CYREG_B0_UDB02_D0
FreeRunningTimer_TimerUDB_sT32_timerdp_u2__D1_REG EQU CYREG_B0_UDB02_D1
FreeRunningTimer_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
FreeRunningTimer_TimerUDB_sT32_timerdp_u2__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
FreeRunningTimer_TimerUDB_sT32_timerdp_u2__F0_REG EQU CYREG_B0_UDB02_F0
FreeRunningTimer_TimerUDB_sT32_timerdp_u2__F1_REG EQU CYREG_B0_UDB02_F1
FreeRunningTimer_TimerUDB_sT32_timerdp_u3__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
FreeRunningTimer_TimerUDB_sT32_timerdp_u3__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
FreeRunningTimer_TimerUDB_sT32_timerdp_u3__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
FreeRunningTimer_TimerUDB_sT32_timerdp_u3__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
FreeRunningTimer_TimerUDB_sT32_timerdp_u3__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
FreeRunningTimer_TimerUDB_sT32_timerdp_u3__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
FreeRunningTimer_TimerUDB_sT32_timerdp_u3__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
FreeRunningTimer_TimerUDB_sT32_timerdp_u3__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
FreeRunningTimer_TimerUDB_sT32_timerdp_u3__A0_REG EQU CYREG_B0_UDB03_A0
FreeRunningTimer_TimerUDB_sT32_timerdp_u3__A1_REG EQU CYREG_B0_UDB03_A1
FreeRunningTimer_TimerUDB_sT32_timerdp_u3__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
FreeRunningTimer_TimerUDB_sT32_timerdp_u3__D0_REG EQU CYREG_B0_UDB03_D0
FreeRunningTimer_TimerUDB_sT32_timerdp_u3__D1_REG EQU CYREG_B0_UDB03_D1
FreeRunningTimer_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
FreeRunningTimer_TimerUDB_sT32_timerdp_u3__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
FreeRunningTimer_TimerUDB_sT32_timerdp_u3__F0_REG EQU CYREG_B0_UDB03_F0
FreeRunningTimer_TimerUDB_sT32_timerdp_u3__F1_REG EQU CYREG_B0_UDB03_F1

; SenseSwitchTimer
SenseSwitchTimer_TimerHW__CAP0 EQU CYREG_TMR1_CAP0
SenseSwitchTimer_TimerHW__CAP1 EQU CYREG_TMR1_CAP1
SenseSwitchTimer_TimerHW__CFG0 EQU CYREG_TMR1_CFG0
SenseSwitchTimer_TimerHW__CFG1 EQU CYREG_TMR1_CFG1
SenseSwitchTimer_TimerHW__CFG2 EQU CYREG_TMR1_CFG2
SenseSwitchTimer_TimerHW__CNT_CMP0 EQU CYREG_TMR1_CNT_CMP0
SenseSwitchTimer_TimerHW__CNT_CMP1 EQU CYREG_TMR1_CNT_CMP1
SenseSwitchTimer_TimerHW__PER0 EQU CYREG_TMR1_PER0
SenseSwitchTimer_TimerHW__PER1 EQU CYREG_TMR1_PER1
SenseSwitchTimer_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
SenseSwitchTimer_TimerHW__PM_ACT_MSK EQU 0x02
SenseSwitchTimer_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
SenseSwitchTimer_TimerHW__PM_STBY_MSK EQU 0x02
SenseSwitchTimer_TimerHW__RT0 EQU CYREG_TMR1_RT0
SenseSwitchTimer_TimerHW__RT1 EQU CYREG_TMR1_RT1
SenseSwitchTimer_TimerHW__SR0 EQU CYREG_TMR1_SR0

; SensorDataComISR
SensorDataComISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
SensorDataComISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
SensorDataComISR__INTC_MASK EQU 0x40
SensorDataComISR__INTC_NUMBER EQU 6
SensorDataComISR__INTC_PRIOR_NUM EQU 2
SensorDataComISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_6
SensorDataComISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
SensorDataComISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; pHSampleTimerISR
pHSampleTimerISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
pHSampleTimerISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
pHSampleTimerISR__INTC_MASK EQU 0x200
pHSampleTimerISR__INTC_NUMBER EQU 9
pHSampleTimerISR__INTC_PRIOR_NUM EQU 1
pHSampleTimerISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_9
pHSampleTimerISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
pHSampleTimerISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ECSenseControlReg
ECSenseControlReg_Sync_ctrl_reg__0__MASK EQU 0x01
ECSenseControlReg_Sync_ctrl_reg__0__POS EQU 0
ECSenseControlReg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
ECSenseControlReg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
ECSenseControlReg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
ECSenseControlReg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
ECSenseControlReg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
ECSenseControlReg_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB13_14_MSK
ECSenseControlReg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
ECSenseControlReg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB13_14_MSK
ECSenseControlReg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
ECSenseControlReg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
ECSenseControlReg_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB13_CTL
ECSenseControlReg_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB13_ST_CTL
ECSenseControlReg_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB13_CTL
ECSenseControlReg_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB13_ST_CTL
ECSenseControlReg_Sync_ctrl_reg__MASK EQU 0x01
ECSenseControlReg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
ECSenseControlReg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
ECSenseControlReg_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB13_MSK

; PingSensorControl
PingSensorControl_Sync_ctrl_reg__0__MASK EQU 0x01
PingSensorControl_Sync_ctrl_reg__0__POS EQU 0
PingSensorControl_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
PingSensorControl_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
PingSensorControl_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
PingSensorControl_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
PingSensorControl_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
PingSensorControl_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB07_08_MSK
PingSensorControl_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
PingSensorControl_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB07_08_MSK
PingSensorControl_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
PingSensorControl_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
PingSensorControl_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB07_CTL
PingSensorControl_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB07_ST_CTL
PingSensorControl_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB07_CTL
PingSensorControl_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB07_ST_CTL
PingSensorControl_Sync_ctrl_reg__MASK EQU 0x01
PingSensorControl_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
PingSensorControl_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
PingSensorControl_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB07_MSK

; PingSensorEchoISR
PingSensorEchoISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
PingSensorEchoISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
PingSensorEchoISR__INTC_MASK EQU 0x08
PingSensorEchoISR__INTC_NUMBER EQU 3
PingSensorEchoISR__INTC_PRIOR_NUM EQU 7
PingSensorEchoISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
PingSensorEchoISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
PingSensorEchoISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; PingSensorTrigISR
PingSensorTrigISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
PingSensorTrigISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
PingSensorTrigISR__INTC_MASK EQU 0x20
PingSensorTrigISR__INTC_NUMBER EQU 5
PingSensorTrigISR__INTC_PRIOR_NUM EQU 7
PingSensorTrigISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
PingSensorTrigISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
PingSensorTrigISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; SensorDataComTimer
SensorDataComTimer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
SensorDataComTimer_TimerUDB_rstSts_stsreg__0__POS EQU 0
SensorDataComTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
SensorDataComTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
SensorDataComTimer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
SensorDataComTimer_TimerUDB_rstSts_stsreg__2__POS EQU 2
SensorDataComTimer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
SensorDataComTimer_TimerUDB_rstSts_stsreg__3__POS EQU 3
SensorDataComTimer_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
SensorDataComTimer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB09_MSK
SensorDataComTimer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
SensorDataComTimer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB09_ST
SensorDataComTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
SensorDataComTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
SensorDataComTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
SensorDataComTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
SensorDataComTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
SensorDataComTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
SensorDataComTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
SensorDataComTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
SensorDataComTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
SensorDataComTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
SensorDataComTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
SensorDataComTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
SensorDataComTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB07_CTL
SensorDataComTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
SensorDataComTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B1_UDB07_CTL
SensorDataComTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
SensorDataComTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
SensorDataComTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
SensorDataComTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
SensorDataComTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB07_MSK
SensorDataComTimer_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
SensorDataComTimer_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
SensorDataComTimer_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
SensorDataComTimer_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
SensorDataComTimer_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
SensorDataComTimer_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
SensorDataComTimer_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
SensorDataComTimer_TimerUDB_sT24_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
SensorDataComTimer_TimerUDB_sT24_timerdp_u0__A0_REG EQU CYREG_B0_UDB07_A0
SensorDataComTimer_TimerUDB_sT24_timerdp_u0__A1_REG EQU CYREG_B0_UDB07_A1
SensorDataComTimer_TimerUDB_sT24_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
SensorDataComTimer_TimerUDB_sT24_timerdp_u0__D0_REG EQU CYREG_B0_UDB07_D0
SensorDataComTimer_TimerUDB_sT24_timerdp_u0__D1_REG EQU CYREG_B0_UDB07_D1
SensorDataComTimer_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
SensorDataComTimer_TimerUDB_sT24_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
SensorDataComTimer_TimerUDB_sT24_timerdp_u0__F0_REG EQU CYREG_B0_UDB07_F0
SensorDataComTimer_TimerUDB_sT24_timerdp_u0__F1_REG EQU CYREG_B0_UDB07_F1
SensorDataComTimer_TimerUDB_sT24_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
SensorDataComTimer_TimerUDB_sT24_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
SensorDataComTimer_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
SensorDataComTimer_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
SensorDataComTimer_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
SensorDataComTimer_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
SensorDataComTimer_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
SensorDataComTimer_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
SensorDataComTimer_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
SensorDataComTimer_TimerUDB_sT24_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
SensorDataComTimer_TimerUDB_sT24_timerdp_u1__A0_REG EQU CYREG_B0_UDB08_A0
SensorDataComTimer_TimerUDB_sT24_timerdp_u1__A1_REG EQU CYREG_B0_UDB08_A1
SensorDataComTimer_TimerUDB_sT24_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
SensorDataComTimer_TimerUDB_sT24_timerdp_u1__D0_REG EQU CYREG_B0_UDB08_D0
SensorDataComTimer_TimerUDB_sT24_timerdp_u1__D1_REG EQU CYREG_B0_UDB08_D1
SensorDataComTimer_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
SensorDataComTimer_TimerUDB_sT24_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
SensorDataComTimer_TimerUDB_sT24_timerdp_u1__F0_REG EQU CYREG_B0_UDB08_F0
SensorDataComTimer_TimerUDB_sT24_timerdp_u1__F1_REG EQU CYREG_B0_UDB08_F1
SensorDataComTimer_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
SensorDataComTimer_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
SensorDataComTimer_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
SensorDataComTimer_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
SensorDataComTimer_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
SensorDataComTimer_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
SensorDataComTimer_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
SensorDataComTimer_TimerUDB_sT24_timerdp_u2__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
SensorDataComTimer_TimerUDB_sT24_timerdp_u2__A0_REG EQU CYREG_B0_UDB09_A0
SensorDataComTimer_TimerUDB_sT24_timerdp_u2__A1_REG EQU CYREG_B0_UDB09_A1
SensorDataComTimer_TimerUDB_sT24_timerdp_u2__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
SensorDataComTimer_TimerUDB_sT24_timerdp_u2__D0_REG EQU CYREG_B0_UDB09_D0
SensorDataComTimer_TimerUDB_sT24_timerdp_u2__D1_REG EQU CYREG_B0_UDB09_D1
SensorDataComTimer_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
SensorDataComTimer_TimerUDB_sT24_timerdp_u2__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
SensorDataComTimer_TimerUDB_sT24_timerdp_u2__F0_REG EQU CYREG_B0_UDB09_F0
SensorDataComTimer_TimerUDB_sT24_timerdp_u2__F1_REG EQU CYREG_B0_UDB09_F1

; FlowSenseCaptureISR
FlowSenseCaptureISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
FlowSenseCaptureISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
FlowSenseCaptureISR__INTC_MASK EQU 0x02
FlowSenseCaptureISR__INTC_NUMBER EQU 1
FlowSenseCaptureISR__INTC_PRIOR_NUM EQU 1
FlowSenseCaptureISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
FlowSenseCaptureISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
FlowSenseCaptureISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; FlowSenseTimeOutISR
FlowSenseTimeOutISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
FlowSenseTimeOutISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
FlowSenseTimeOutISR__INTC_MASK EQU 0x04
FlowSenseTimeOutISR__INTC_NUMBER EQU 2
FlowSenseTimeOutISR__INTC_PRIOR_NUM EQU 7
FlowSenseTimeOutISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
FlowSenseTimeOutISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
FlowSenseTimeOutISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; PingSensorEchoTimer
PingSensorEchoTimer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
PingSensorEchoTimer_TimerUDB_rstSts_stsreg__0__POS EQU 0
PingSensorEchoTimer_TimerUDB_rstSts_stsreg__1__MASK EQU 0x02
PingSensorEchoTimer_TimerUDB_rstSts_stsreg__1__POS EQU 1
PingSensorEchoTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
PingSensorEchoTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
PingSensorEchoTimer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
PingSensorEchoTimer_TimerUDB_rstSts_stsreg__2__POS EQU 2
PingSensorEchoTimer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
PingSensorEchoTimer_TimerUDB_rstSts_stsreg__3__POS EQU 3
PingSensorEchoTimer_TimerUDB_rstSts_stsreg__MASK EQU 0x0F
PingSensorEchoTimer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB05_MSK
PingSensorEchoTimer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
PingSensorEchoTimer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB05_ST
PingSensorEchoTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
PingSensorEchoTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
PingSensorEchoTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
PingSensorEchoTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
PingSensorEchoTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
PingSensorEchoTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB01_02_MSK
PingSensorEchoTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
PingSensorEchoTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB01_02_MSK
PingSensorEchoTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
PingSensorEchoTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
PingSensorEchoTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
PingSensorEchoTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
PingSensorEchoTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB01_CTL
PingSensorEchoTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB01_ST_CTL
PingSensorEchoTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB01_CTL
PingSensorEchoTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB01_ST_CTL
PingSensorEchoTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
PingSensorEchoTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
PingSensorEchoTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
PingSensorEchoTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB01_MSK
PingSensorEchoTimer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
PingSensorEchoTimer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
PingSensorEchoTimer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
PingSensorEchoTimer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
PingSensorEchoTimer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
PingSensorEchoTimer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
PingSensorEchoTimer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
PingSensorEchoTimer_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
PingSensorEchoTimer_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B0_UDB04_A0
PingSensorEchoTimer_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B0_UDB04_A1
PingSensorEchoTimer_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
PingSensorEchoTimer_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B0_UDB04_D0
PingSensorEchoTimer_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B0_UDB04_D1
PingSensorEchoTimer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
PingSensorEchoTimer_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
PingSensorEchoTimer_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B0_UDB04_F0
PingSensorEchoTimer_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B0_UDB04_F1
PingSensorEchoTimer_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
PingSensorEchoTimer_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
PingSensorEchoTimer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
PingSensorEchoTimer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
PingSensorEchoTimer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
PingSensorEchoTimer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
PingSensorEchoTimer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
PingSensorEchoTimer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
PingSensorEchoTimer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
PingSensorEchoTimer_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
PingSensorEchoTimer_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B0_UDB05_A0
PingSensorEchoTimer_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B0_UDB05_A1
PingSensorEchoTimer_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
PingSensorEchoTimer_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B0_UDB05_D0
PingSensorEchoTimer_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B0_UDB05_D1
PingSensorEchoTimer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
PingSensorEchoTimer_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
PingSensorEchoTimer_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B0_UDB05_F0
PingSensorEchoTimer_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B0_UDB05_F1

; SenseSwitchTimerISR
SenseSwitchTimerISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
SenseSwitchTimerISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
SenseSwitchTimerISR__INTC_MASK EQU 0x40000
SenseSwitchTimerISR__INTC_NUMBER EQU 18
SenseSwitchTimerISR__INTC_PRIOR_NUM EQU 3
SenseSwitchTimerISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_18
SenseSwitchTimerISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
SenseSwitchTimerISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; FlowSenseTimeOutTimer
FlowSenseTimeOutTimer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
FlowSenseTimeOutTimer_TimerUDB_rstSts_stsreg__0__POS EQU 0
FlowSenseTimeOutTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
FlowSenseTimeOutTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
FlowSenseTimeOutTimer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
FlowSenseTimeOutTimer_TimerUDB_rstSts_stsreg__2__POS EQU 2
FlowSenseTimeOutTimer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
FlowSenseTimeOutTimer_TimerUDB_rstSts_stsreg__3__POS EQU 3
FlowSenseTimeOutTimer_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
FlowSenseTimeOutTimer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB10_MSK
FlowSenseTimeOutTimer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
FlowSenseTimeOutTimer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
FlowSenseTimeOutTimer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
FlowSenseTimeOutTimer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB10_ST_CTL
FlowSenseTimeOutTimer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB10_ST_CTL
FlowSenseTimeOutTimer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB10_ST
FlowSenseTimeOutTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
FlowSenseTimeOutTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
FlowSenseTimeOutTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
FlowSenseTimeOutTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
FlowSenseTimeOutTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
FlowSenseTimeOutTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB10_11_MSK
FlowSenseTimeOutTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
FlowSenseTimeOutTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB10_11_MSK
FlowSenseTimeOutTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
FlowSenseTimeOutTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
FlowSenseTimeOutTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
FlowSenseTimeOutTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
FlowSenseTimeOutTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB10_CTL
FlowSenseTimeOutTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB10_ST_CTL
FlowSenseTimeOutTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB10_CTL
FlowSenseTimeOutTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB10_ST_CTL
FlowSenseTimeOutTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
FlowSenseTimeOutTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
FlowSenseTimeOutTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
FlowSenseTimeOutTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB10_MSK
FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u0__A0_REG EQU CYREG_B1_UDB08_A0
FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u0__A1_REG EQU CYREG_B1_UDB08_A1
FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u0__D0_REG EQU CYREG_B1_UDB08_D0
FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u0__D1_REG EQU CYREG_B1_UDB08_D1
FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u0__F0_REG EQU CYREG_B1_UDB08_F0
FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u0__F1_REG EQU CYREG_B1_UDB08_F1
FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u1__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u1__A0_REG EQU CYREG_B1_UDB09_A0
FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u1__A1_REG EQU CYREG_B1_UDB09_A1
FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u1__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u1__D0_REG EQU CYREG_B1_UDB09_D0
FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u1__D1_REG EQU CYREG_B1_UDB09_D1
FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u1__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u1__F0_REG EQU CYREG_B1_UDB09_F0
FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u1__F1_REG EQU CYREG_B1_UDB09_F1
FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u2__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u2__A0_REG EQU CYREG_B1_UDB10_A0
FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u2__A1_REG EQU CYREG_B1_UDB10_A1
FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u2__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u2__D0_REG EQU CYREG_B1_UDB10_D0
FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u2__D1_REG EQU CYREG_B1_UDB10_D1
FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u2__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u2__F0_REG EQU CYREG_B1_UDB10_F0
FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u2__F1_REG EQU CYREG_B1_UDB10_F1

; PingSensorSampleTimer
PingSensorSampleTimer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
PingSensorSampleTimer_TimerUDB_rstSts_stsreg__0__POS EQU 0
PingSensorSampleTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
PingSensorSampleTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
PingSensorSampleTimer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
PingSensorSampleTimer_TimerUDB_rstSts_stsreg__2__POS EQU 2
PingSensorSampleTimer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
PingSensorSampleTimer_TimerUDB_rstSts_stsreg__3__POS EQU 3
PingSensorSampleTimer_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
PingSensorSampleTimer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B1_UDB06_MSK
PingSensorSampleTimer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
PingSensorSampleTimer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
PingSensorSampleTimer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
PingSensorSampleTimer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB06_ST_CTL
PingSensorSampleTimer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB06_ST_CTL
PingSensorSampleTimer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB06_ST
PingSensorSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
PingSensorSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
PingSensorSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
PingSensorSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
PingSensorSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
PingSensorSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB04_05_MSK
PingSensorSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
PingSensorSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB04_05_MSK
PingSensorSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
PingSensorSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
PingSensorSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
PingSensorSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
PingSensorSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB04_CTL
PingSensorSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB04_ST_CTL
PingSensorSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B1_UDB04_CTL
PingSensorSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB04_ST_CTL
PingSensorSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
PingSensorSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
PingSensorSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
PingSensorSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB04_MSK
PingSensorSampleTimer_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
PingSensorSampleTimer_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
PingSensorSampleTimer_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
PingSensorSampleTimer_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
PingSensorSampleTimer_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
PingSensorSampleTimer_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
PingSensorSampleTimer_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
PingSensorSampleTimer_TimerUDB_sT24_timerdp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
PingSensorSampleTimer_TimerUDB_sT24_timerdp_u0__A0_REG EQU CYREG_B1_UDB04_A0
PingSensorSampleTimer_TimerUDB_sT24_timerdp_u0__A1_REG EQU CYREG_B1_UDB04_A1
PingSensorSampleTimer_TimerUDB_sT24_timerdp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
PingSensorSampleTimer_TimerUDB_sT24_timerdp_u0__D0_REG EQU CYREG_B1_UDB04_D0
PingSensorSampleTimer_TimerUDB_sT24_timerdp_u0__D1_REG EQU CYREG_B1_UDB04_D1
PingSensorSampleTimer_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
PingSensorSampleTimer_TimerUDB_sT24_timerdp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
PingSensorSampleTimer_TimerUDB_sT24_timerdp_u0__F0_REG EQU CYREG_B1_UDB04_F0
PingSensorSampleTimer_TimerUDB_sT24_timerdp_u0__F1_REG EQU CYREG_B1_UDB04_F1
PingSensorSampleTimer_TimerUDB_sT24_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
PingSensorSampleTimer_TimerUDB_sT24_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
PingSensorSampleTimer_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
PingSensorSampleTimer_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
PingSensorSampleTimer_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
PingSensorSampleTimer_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
PingSensorSampleTimer_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
PingSensorSampleTimer_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
PingSensorSampleTimer_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
PingSensorSampleTimer_TimerUDB_sT24_timerdp_u1__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
PingSensorSampleTimer_TimerUDB_sT24_timerdp_u1__A0_REG EQU CYREG_B1_UDB05_A0
PingSensorSampleTimer_TimerUDB_sT24_timerdp_u1__A1_REG EQU CYREG_B1_UDB05_A1
PingSensorSampleTimer_TimerUDB_sT24_timerdp_u1__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
PingSensorSampleTimer_TimerUDB_sT24_timerdp_u1__D0_REG EQU CYREG_B1_UDB05_D0
PingSensorSampleTimer_TimerUDB_sT24_timerdp_u1__D1_REG EQU CYREG_B1_UDB05_D1
PingSensorSampleTimer_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
PingSensorSampleTimer_TimerUDB_sT24_timerdp_u1__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
PingSensorSampleTimer_TimerUDB_sT24_timerdp_u1__F0_REG EQU CYREG_B1_UDB05_F0
PingSensorSampleTimer_TimerUDB_sT24_timerdp_u1__F1_REG EQU CYREG_B1_UDB05_F1
PingSensorSampleTimer_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
PingSensorSampleTimer_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
PingSensorSampleTimer_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
PingSensorSampleTimer_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
PingSensorSampleTimer_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
PingSensorSampleTimer_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
PingSensorSampleTimer_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
PingSensorSampleTimer_TimerUDB_sT24_timerdp_u2__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
PingSensorSampleTimer_TimerUDB_sT24_timerdp_u2__A0_REG EQU CYREG_B1_UDB06_A0
PingSensorSampleTimer_TimerUDB_sT24_timerdp_u2__A1_REG EQU CYREG_B1_UDB06_A1
PingSensorSampleTimer_TimerUDB_sT24_timerdp_u2__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
PingSensorSampleTimer_TimerUDB_sT24_timerdp_u2__D0_REG EQU CYREG_B1_UDB06_D0
PingSensorSampleTimer_TimerUDB_sT24_timerdp_u2__D1_REG EQU CYREG_B1_UDB06_D1
PingSensorSampleTimer_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
PingSensorSampleTimer_TimerUDB_sT24_timerdp_u2__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
PingSensorSampleTimer_TimerUDB_sT24_timerdp_u2__F0_REG EQU CYREG_B1_UDB06_F0
PingSensorSampleTimer_TimerUDB_sT24_timerdp_u2__F1_REG EQU CYREG_B1_UDB06_F1
PingSensorSampleTimer_TimerUDB_sT24_timerdp_u2__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
PingSensorSampleTimer_TimerUDB_sT24_timerdp_u2__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL

; PingSensorTrigControl
PingSensorTrigControl_Sync_ctrl_reg__0__MASK EQU 0x01
PingSensorTrigControl_Sync_ctrl_reg__0__POS EQU 0
PingSensorTrigControl_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
PingSensorTrigControl_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
PingSensorTrigControl_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
PingSensorTrigControl_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
PingSensorTrigControl_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
PingSensorTrigControl_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB06_07_MSK
PingSensorTrigControl_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
PingSensorTrigControl_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB06_07_MSK
PingSensorTrigControl_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
PingSensorTrigControl_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
PingSensorTrigControl_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB06_CTL
PingSensorTrigControl_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB06_ST_CTL
PingSensorTrigControl_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB06_CTL
PingSensorTrigControl_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB06_ST_CTL
PingSensorTrigControl_Sync_ctrl_reg__MASK EQU 0x01
PingSensorTrigControl_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
PingSensorTrigControl_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
PingSensorTrigControl_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB06_MSK

; PingSensorTrigCounter
PingSensorTrigCounter_CounterHW__CAP0 EQU CYREG_TMR0_CAP0
PingSensorTrigCounter_CounterHW__CAP1 EQU CYREG_TMR0_CAP1
PingSensorTrigCounter_CounterHW__CFG0 EQU CYREG_TMR0_CFG0
PingSensorTrigCounter_CounterHW__CFG1 EQU CYREG_TMR0_CFG1
PingSensorTrigCounter_CounterHW__CFG2 EQU CYREG_TMR0_CFG2
PingSensorTrigCounter_CounterHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
PingSensorTrigCounter_CounterHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
PingSensorTrigCounter_CounterHW__PER0 EQU CYREG_TMR0_PER0
PingSensorTrigCounter_CounterHW__PER1 EQU CYREG_TMR0_PER1
PingSensorTrigCounter_CounterHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
PingSensorTrigCounter_CounterHW__PM_ACT_MSK EQU 0x01
PingSensorTrigCounter_CounterHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
PingSensorTrigCounter_CounterHW__PM_STBY_MSK EQU 0x01
PingSensorTrigCounter_CounterHW__RT0 EQU CYREG_TMR0_RT0
PingSensorTrigCounter_CounterHW__RT1 EQU CYREG_TMR0_RT1
PingSensorTrigCounter_CounterHW__SR0 EQU CYREG_TMR0_SR0

; PingSensorSampleTimerISR
PingSensorSampleTimerISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
PingSensorSampleTimerISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
PingSensorSampleTimerISR__INTC_MASK EQU 0x10
PingSensorSampleTimerISR__INTC_NUMBER EQU 4
PingSensorSampleTimerISR__INTC_PRIOR_NUM EQU 7
PingSensorSampleTimerISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
PingSensorSampleTimerISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
PingSensorSampleTimerISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x300
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x000003DF
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA EQU 5
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD EQU 5
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0 EQU 5
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1 EQU 5
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2 EQU 5
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3 EQU 5
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0 EQU 5
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1 EQU 5
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2 EQU 5
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3 EQU 5
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
CyScBoostClk__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
CyScBoostClk__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
CyScBoostClk__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
CyScBoostClk__CFG2_SRC_SEL_MASK EQU 0x07
CyScBoostClk__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
CyScBoostClk__CFG3_PHASE_DLY_MASK EQU 0x0F
CyScBoostClk__INDEX EQU 0x00
CyScBoostClk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
CyScBoostClk__PM_ACT_MSK EQU 0x01
CyScBoostClk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
CyScBoostClk__PM_STBY_MSK EQU 0x01
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
