--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf FSK-COM.ucf -ucf
Cmod_S6_master.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc6slx4,cpg196,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK = PERIOD TIMEGRP "CLK" 100 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 131023 paths analyzed, 4231 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.381ns.
--------------------------------------------------------------------------------

Paths for end point U2/U2/UART1_SPI_MASTER/count_31 (SLICE_X0Y56.CIN), 2049 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.619ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U2/U2/UART1_SPI_MASTER/count_22 (FF)
  Destination:          U2/U2/UART1_SPI_MASTER/count_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.734ns (Levels of Logic = 11)
  Clock Path Skew:      -0.006ns (0.188 - 0.194)
  Source Clock:         clk_100mhz_s rising at 0.000ns
  Destination Clock:    clk_100mhz_s rising at 10.000ns
  Clock Uncertainty:    0.641ns

  Clock Uncertainty:          0.641ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U2/U2/UART1_SPI_MASTER/count_22 to U2/U2/UART1_SPI_MASTER/count_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y54.CQ       Tcko                  0.525   U2/U2/UART1_SPI_MASTER/count<23>
                                                       U2/U2/UART1_SPI_MASTER/count_22
    SLICE_X1Y51.B2       net (fanout=3)        1.282   U2/U2/UART1_SPI_MASTER/count<22>
    SLICE_X1Y51.B        Tilo                  0.259   U2/U2/UART1_SPI_MASTER/mosi
                                                       U2/U2/UART1_SPI_MASTER/GND_91_o_count[31]_equal_42_o<31>2
    SLICE_X2Y49.A3       net (fanout=1)        1.174   U2/U2/UART1_SPI_MASTER/GND_91_o_count[31]_equal_42_o<31>1
    SLICE_X2Y49.A        Tilo                  0.254   U2/U2/UART1_SPI_MASTER/state_FSM_FFd2
                                                       U2/U2/UART1_SPI_MASTER/GND_91_o_count[31]_equal_42_o<31>7
    SLICE_X0Y48.C3       net (fanout=2)        1.047   U2/U2/UART1_SPI_MASTER/GND_91_o_count[31]_equal_42_o
    SLICE_X0Y48.C        Tilo                  0.255   U2/reset_status_s
                                                       U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_lut<0>
    SLICE_X0Y49.A4       net (fanout=1)        0.493   U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_lut<0>
    SLICE_X0Y49.COUT     Topcya                0.474   U2/U2/UART1_SPI_MASTER/count<3>
                                                       U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_lut<0>_rt
                                                       U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<3>
    SLICE_X0Y50.CIN      net (fanout=1)        0.003   U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<3>
    SLICE_X0Y50.COUT     Tbyp                  0.093   U2/U2/UART1_SPI_MASTER/count<7>
                                                       U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<7>
    SLICE_X0Y51.CIN      net (fanout=1)        0.003   U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<7>
    SLICE_X0Y51.COUT     Tbyp                  0.093   U2/U2/UART1_SPI_MASTER/count<11>
                                                       U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<11>
    SLICE_X0Y52.CIN      net (fanout=1)        0.003   U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<11>
    SLICE_X0Y52.COUT     Tbyp                  0.093   U2/U2/UART1_SPI_MASTER/count<15>
                                                       U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<15>
    SLICE_X0Y53.CIN      net (fanout=1)        0.003   U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<15>
    SLICE_X0Y53.COUT     Tbyp                  0.093   U2/U2/UART1_SPI_MASTER/count<19>
                                                       U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<19>
    SLICE_X0Y54.CIN      net (fanout=1)        0.082   U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<19>
    SLICE_X0Y54.COUT     Tbyp                  0.093   U2/U2/UART1_SPI_MASTER/count<23>
                                                       U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<23>
    SLICE_X0Y55.CIN      net (fanout=1)        0.003   U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<23>
    SLICE_X0Y55.COUT     Tbyp                  0.093   U2/U2/UART1_SPI_MASTER/count<27>
                                                       U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<27>
    SLICE_X0Y56.CIN      net (fanout=1)        0.003   U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<27>
    SLICE_X0Y56.CLK      Tcinck                0.313   U2/U2/UART1_SPI_MASTER/count<31>
                                                       U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_xor<31>
                                                       U2/U2/UART1_SPI_MASTER/count_31
    -------------------------------------------------  ---------------------------
    Total                                      6.734ns (2.638ns logic, 4.096ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.687ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U2/U2/UART1_SPI_MASTER/count_16 (FF)
  Destination:          U2/U2/UART1_SPI_MASTER/count_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.660ns (Levels of Logic = 11)
  Clock Path Skew:      -0.012ns (0.333 - 0.345)
  Source Clock:         clk_100mhz_s rising at 0.000ns
  Destination Clock:    clk_100mhz_s rising at 10.000ns
  Clock Uncertainty:    0.641ns

  Clock Uncertainty:          0.641ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U2/U2/UART1_SPI_MASTER/count_16 to U2/U2/UART1_SPI_MASTER/count_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y53.AQ       Tcko                  0.525   U2/U2/UART1_SPI_MASTER/count<19>
                                                       U2/U2/UART1_SPI_MASTER/count_16
    SLICE_X2Y51.B2       net (fanout=3)        1.429   U2/U2/UART1_SPI_MASTER/count<16>
    SLICE_X2Y51.COUT     Topcyb                0.483   U2/U2/UART1_SPI_MASTER/Mcompar_clk_ratio[31]_count[31]_equal_16_o_cy<7>
                                                       U2/U2/UART1_SPI_MASTER/Mcompar_clk_ratio[31]_count[31]_equal_16_o_lut<5>1
                                                       U2/U2/UART1_SPI_MASTER/Mcompar_clk_ratio[31]_count[31]_equal_16_o_cy<7>
    SLICE_X2Y52.CIN      net (fanout=1)        0.003   U2/U2/UART1_SPI_MASTER/Mcompar_clk_ratio[31]_count[31]_equal_16_o_cy<7>
    SLICE_X2Y52.CMUX     Tcinc                 0.302   U2/U2/UART1_SPI_MASTER/clk_ratio[31]_count[31]_equal_16_o_l1
                                                       U2/U2/UART1_SPI_MASTER/state[1]_PWR_25_o_Mux_77_o1_cy
    SLICE_X0Y48.C1       net (fanout=39)       1.725   U2/U2/UART1_SPI_MASTER/clk_ratio[31]_count[31]_equal_16_o
    SLICE_X0Y48.C        Tilo                  0.255   U2/reset_status_s
                                                       U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_lut<0>
    SLICE_X0Y49.A4       net (fanout=1)        0.493   U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_lut<0>
    SLICE_X0Y49.COUT     Topcya                0.474   U2/U2/UART1_SPI_MASTER/count<3>
                                                       U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_lut<0>_rt
                                                       U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<3>
    SLICE_X0Y50.CIN      net (fanout=1)        0.003   U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<3>
    SLICE_X0Y50.COUT     Tbyp                  0.093   U2/U2/UART1_SPI_MASTER/count<7>
                                                       U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<7>
    SLICE_X0Y51.CIN      net (fanout=1)        0.003   U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<7>
    SLICE_X0Y51.COUT     Tbyp                  0.093   U2/U2/UART1_SPI_MASTER/count<11>
                                                       U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<11>
    SLICE_X0Y52.CIN      net (fanout=1)        0.003   U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<11>
    SLICE_X0Y52.COUT     Tbyp                  0.093   U2/U2/UART1_SPI_MASTER/count<15>
                                                       U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<15>
    SLICE_X0Y53.CIN      net (fanout=1)        0.003   U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<15>
    SLICE_X0Y53.COUT     Tbyp                  0.093   U2/U2/UART1_SPI_MASTER/count<19>
                                                       U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<19>
    SLICE_X0Y54.CIN      net (fanout=1)        0.082   U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<19>
    SLICE_X0Y54.COUT     Tbyp                  0.093   U2/U2/UART1_SPI_MASTER/count<23>
                                                       U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<23>
    SLICE_X0Y55.CIN      net (fanout=1)        0.003   U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<23>
    SLICE_X0Y55.COUT     Tbyp                  0.093   U2/U2/UART1_SPI_MASTER/count<27>
                                                       U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<27>
    SLICE_X0Y56.CIN      net (fanout=1)        0.003   U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<27>
    SLICE_X0Y56.CLK      Tcinck                0.313   U2/U2/UART1_SPI_MASTER/count<31>
                                                       U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_xor<31>
                                                       U2/U2/UART1_SPI_MASTER/count_31
    -------------------------------------------------  ---------------------------
    Total                                      6.660ns (2.910ns logic, 3.750ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.708ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U2/U2/UART1_SPI_MASTER/count_17 (FF)
  Destination:          U2/U2/UART1_SPI_MASTER/count_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.639ns (Levels of Logic = 11)
  Clock Path Skew:      -0.012ns (0.333 - 0.345)
  Source Clock:         clk_100mhz_s rising at 0.000ns
  Destination Clock:    clk_100mhz_s rising at 10.000ns
  Clock Uncertainty:    0.641ns

  Clock Uncertainty:          0.641ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U2/U2/UART1_SPI_MASTER/count_17 to U2/U2/UART1_SPI_MASTER/count_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y53.BQ       Tcko                  0.525   U2/U2/UART1_SPI_MASTER/count<19>
                                                       U2/U2/UART1_SPI_MASTER/count_17
    SLICE_X3Y52.A2       net (fanout=3)        1.397   U2/U2/UART1_SPI_MASTER/count<17>
    SLICE_X3Y52.A        Tilo                  0.259   U2/U2/UART1_SPI_MASTER/GND_91_o_count[31]_equal_42_o<31>4
                                                       U2/U2/UART1_SPI_MASTER/GND_91_o_count[31]_equal_42_o<31>1
    SLICE_X2Y49.A1       net (fanout=1)        0.964   U2/U2/UART1_SPI_MASTER/GND_91_o_count[31]_equal_42_o<31>
    SLICE_X2Y49.A        Tilo                  0.254   U2/U2/UART1_SPI_MASTER/state_FSM_FFd2
                                                       U2/U2/UART1_SPI_MASTER/GND_91_o_count[31]_equal_42_o<31>7
    SLICE_X0Y48.C3       net (fanout=2)        1.047   U2/U2/UART1_SPI_MASTER/GND_91_o_count[31]_equal_42_o
    SLICE_X0Y48.C        Tilo                  0.255   U2/reset_status_s
                                                       U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_lut<0>
    SLICE_X0Y49.A4       net (fanout=1)        0.493   U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_lut<0>
    SLICE_X0Y49.COUT     Topcya                0.474   U2/U2/UART1_SPI_MASTER/count<3>
                                                       U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_lut<0>_rt
                                                       U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<3>
    SLICE_X0Y50.CIN      net (fanout=1)        0.003   U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<3>
    SLICE_X0Y50.COUT     Tbyp                  0.093   U2/U2/UART1_SPI_MASTER/count<7>
                                                       U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<7>
    SLICE_X0Y51.CIN      net (fanout=1)        0.003   U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<7>
    SLICE_X0Y51.COUT     Tbyp                  0.093   U2/U2/UART1_SPI_MASTER/count<11>
                                                       U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<11>
    SLICE_X0Y52.CIN      net (fanout=1)        0.003   U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<11>
    SLICE_X0Y52.COUT     Tbyp                  0.093   U2/U2/UART1_SPI_MASTER/count<15>
                                                       U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<15>
    SLICE_X0Y53.CIN      net (fanout=1)        0.003   U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<15>
    SLICE_X0Y53.COUT     Tbyp                  0.093   U2/U2/UART1_SPI_MASTER/count<19>
                                                       U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<19>
    SLICE_X0Y54.CIN      net (fanout=1)        0.082   U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<19>
    SLICE_X0Y54.COUT     Tbyp                  0.093   U2/U2/UART1_SPI_MASTER/count<23>
                                                       U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<23>
    SLICE_X0Y55.CIN      net (fanout=1)        0.003   U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<23>
    SLICE_X0Y55.COUT     Tbyp                  0.093   U2/U2/UART1_SPI_MASTER/count<27>
                                                       U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<27>
    SLICE_X0Y56.CIN      net (fanout=1)        0.003   U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<27>
    SLICE_X0Y56.CLK      Tcinck                0.313   U2/U2/UART1_SPI_MASTER/count<31>
                                                       U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_xor<31>
                                                       U2/U2/UART1_SPI_MASTER/count_31
    -------------------------------------------------  ---------------------------
    Total                                      6.639ns (2.638ns logic, 4.001ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------

Paths for end point U2/U2/UART1_SPI_MASTER/count_29 (SLICE_X0Y56.CIN), 2049 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.629ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U2/U2/UART1_SPI_MASTER/count_22 (FF)
  Destination:          U2/U2/UART1_SPI_MASTER/count_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.724ns (Levels of Logic = 11)
  Clock Path Skew:      -0.006ns (0.188 - 0.194)
  Source Clock:         clk_100mhz_s rising at 0.000ns
  Destination Clock:    clk_100mhz_s rising at 10.000ns
  Clock Uncertainty:    0.641ns

  Clock Uncertainty:          0.641ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U2/U2/UART1_SPI_MASTER/count_22 to U2/U2/UART1_SPI_MASTER/count_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y54.CQ       Tcko                  0.525   U2/U2/UART1_SPI_MASTER/count<23>
                                                       U2/U2/UART1_SPI_MASTER/count_22
    SLICE_X1Y51.B2       net (fanout=3)        1.282   U2/U2/UART1_SPI_MASTER/count<22>
    SLICE_X1Y51.B        Tilo                  0.259   U2/U2/UART1_SPI_MASTER/mosi
                                                       U2/U2/UART1_SPI_MASTER/GND_91_o_count[31]_equal_42_o<31>2
    SLICE_X2Y49.A3       net (fanout=1)        1.174   U2/U2/UART1_SPI_MASTER/GND_91_o_count[31]_equal_42_o<31>1
    SLICE_X2Y49.A        Tilo                  0.254   U2/U2/UART1_SPI_MASTER/state_FSM_FFd2
                                                       U2/U2/UART1_SPI_MASTER/GND_91_o_count[31]_equal_42_o<31>7
    SLICE_X0Y48.C3       net (fanout=2)        1.047   U2/U2/UART1_SPI_MASTER/GND_91_o_count[31]_equal_42_o
    SLICE_X0Y48.C        Tilo                  0.255   U2/reset_status_s
                                                       U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_lut<0>
    SLICE_X0Y49.A4       net (fanout=1)        0.493   U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_lut<0>
    SLICE_X0Y49.COUT     Topcya                0.474   U2/U2/UART1_SPI_MASTER/count<3>
                                                       U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_lut<0>_rt
                                                       U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<3>
    SLICE_X0Y50.CIN      net (fanout=1)        0.003   U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<3>
    SLICE_X0Y50.COUT     Tbyp                  0.093   U2/U2/UART1_SPI_MASTER/count<7>
                                                       U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<7>
    SLICE_X0Y51.CIN      net (fanout=1)        0.003   U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<7>
    SLICE_X0Y51.COUT     Tbyp                  0.093   U2/U2/UART1_SPI_MASTER/count<11>
                                                       U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<11>
    SLICE_X0Y52.CIN      net (fanout=1)        0.003   U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<11>
    SLICE_X0Y52.COUT     Tbyp                  0.093   U2/U2/UART1_SPI_MASTER/count<15>
                                                       U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<15>
    SLICE_X0Y53.CIN      net (fanout=1)        0.003   U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<15>
    SLICE_X0Y53.COUT     Tbyp                  0.093   U2/U2/UART1_SPI_MASTER/count<19>
                                                       U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<19>
    SLICE_X0Y54.CIN      net (fanout=1)        0.082   U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<19>
    SLICE_X0Y54.COUT     Tbyp                  0.093   U2/U2/UART1_SPI_MASTER/count<23>
                                                       U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<23>
    SLICE_X0Y55.CIN      net (fanout=1)        0.003   U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<23>
    SLICE_X0Y55.COUT     Tbyp                  0.093   U2/U2/UART1_SPI_MASTER/count<27>
                                                       U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<27>
    SLICE_X0Y56.CIN      net (fanout=1)        0.003   U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<27>
    SLICE_X0Y56.CLK      Tcinck                0.303   U2/U2/UART1_SPI_MASTER/count<31>
                                                       U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_xor<31>
                                                       U2/U2/UART1_SPI_MASTER/count_29
    -------------------------------------------------  ---------------------------
    Total                                      6.724ns (2.628ns logic, 4.096ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.697ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U2/U2/UART1_SPI_MASTER/count_16 (FF)
  Destination:          U2/U2/UART1_SPI_MASTER/count_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.650ns (Levels of Logic = 11)
  Clock Path Skew:      -0.012ns (0.333 - 0.345)
  Source Clock:         clk_100mhz_s rising at 0.000ns
  Destination Clock:    clk_100mhz_s rising at 10.000ns
  Clock Uncertainty:    0.641ns

  Clock Uncertainty:          0.641ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U2/U2/UART1_SPI_MASTER/count_16 to U2/U2/UART1_SPI_MASTER/count_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y53.AQ       Tcko                  0.525   U2/U2/UART1_SPI_MASTER/count<19>
                                                       U2/U2/UART1_SPI_MASTER/count_16
    SLICE_X2Y51.B2       net (fanout=3)        1.429   U2/U2/UART1_SPI_MASTER/count<16>
    SLICE_X2Y51.COUT     Topcyb                0.483   U2/U2/UART1_SPI_MASTER/Mcompar_clk_ratio[31]_count[31]_equal_16_o_cy<7>
                                                       U2/U2/UART1_SPI_MASTER/Mcompar_clk_ratio[31]_count[31]_equal_16_o_lut<5>1
                                                       U2/U2/UART1_SPI_MASTER/Mcompar_clk_ratio[31]_count[31]_equal_16_o_cy<7>
    SLICE_X2Y52.CIN      net (fanout=1)        0.003   U2/U2/UART1_SPI_MASTER/Mcompar_clk_ratio[31]_count[31]_equal_16_o_cy<7>
    SLICE_X2Y52.CMUX     Tcinc                 0.302   U2/U2/UART1_SPI_MASTER/clk_ratio[31]_count[31]_equal_16_o_l1
                                                       U2/U2/UART1_SPI_MASTER/state[1]_PWR_25_o_Mux_77_o1_cy
    SLICE_X0Y48.C1       net (fanout=39)       1.725   U2/U2/UART1_SPI_MASTER/clk_ratio[31]_count[31]_equal_16_o
    SLICE_X0Y48.C        Tilo                  0.255   U2/reset_status_s
                                                       U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_lut<0>
    SLICE_X0Y49.A4       net (fanout=1)        0.493   U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_lut<0>
    SLICE_X0Y49.COUT     Topcya                0.474   U2/U2/UART1_SPI_MASTER/count<3>
                                                       U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_lut<0>_rt
                                                       U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<3>
    SLICE_X0Y50.CIN      net (fanout=1)        0.003   U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<3>
    SLICE_X0Y50.COUT     Tbyp                  0.093   U2/U2/UART1_SPI_MASTER/count<7>
                                                       U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<7>
    SLICE_X0Y51.CIN      net (fanout=1)        0.003   U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<7>
    SLICE_X0Y51.COUT     Tbyp                  0.093   U2/U2/UART1_SPI_MASTER/count<11>
                                                       U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<11>
    SLICE_X0Y52.CIN      net (fanout=1)        0.003   U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<11>
    SLICE_X0Y52.COUT     Tbyp                  0.093   U2/U2/UART1_SPI_MASTER/count<15>
                                                       U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<15>
    SLICE_X0Y53.CIN      net (fanout=1)        0.003   U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<15>
    SLICE_X0Y53.COUT     Tbyp                  0.093   U2/U2/UART1_SPI_MASTER/count<19>
                                                       U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<19>
    SLICE_X0Y54.CIN      net (fanout=1)        0.082   U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<19>
    SLICE_X0Y54.COUT     Tbyp                  0.093   U2/U2/UART1_SPI_MASTER/count<23>
                                                       U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<23>
    SLICE_X0Y55.CIN      net (fanout=1)        0.003   U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<23>
    SLICE_X0Y55.COUT     Tbyp                  0.093   U2/U2/UART1_SPI_MASTER/count<27>
                                                       U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<27>
    SLICE_X0Y56.CIN      net (fanout=1)        0.003   U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<27>
    SLICE_X0Y56.CLK      Tcinck                0.303   U2/U2/UART1_SPI_MASTER/count<31>
                                                       U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_xor<31>
                                                       U2/U2/UART1_SPI_MASTER/count_29
    -------------------------------------------------  ---------------------------
    Total                                      6.650ns (2.900ns logic, 3.750ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.718ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U2/U2/UART1_SPI_MASTER/count_17 (FF)
  Destination:          U2/U2/UART1_SPI_MASTER/count_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.629ns (Levels of Logic = 11)
  Clock Path Skew:      -0.012ns (0.333 - 0.345)
  Source Clock:         clk_100mhz_s rising at 0.000ns
  Destination Clock:    clk_100mhz_s rising at 10.000ns
  Clock Uncertainty:    0.641ns

  Clock Uncertainty:          0.641ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U2/U2/UART1_SPI_MASTER/count_17 to U2/U2/UART1_SPI_MASTER/count_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y53.BQ       Tcko                  0.525   U2/U2/UART1_SPI_MASTER/count<19>
                                                       U2/U2/UART1_SPI_MASTER/count_17
    SLICE_X3Y52.A2       net (fanout=3)        1.397   U2/U2/UART1_SPI_MASTER/count<17>
    SLICE_X3Y52.A        Tilo                  0.259   U2/U2/UART1_SPI_MASTER/GND_91_o_count[31]_equal_42_o<31>4
                                                       U2/U2/UART1_SPI_MASTER/GND_91_o_count[31]_equal_42_o<31>1
    SLICE_X2Y49.A1       net (fanout=1)        0.964   U2/U2/UART1_SPI_MASTER/GND_91_o_count[31]_equal_42_o<31>
    SLICE_X2Y49.A        Tilo                  0.254   U2/U2/UART1_SPI_MASTER/state_FSM_FFd2
                                                       U2/U2/UART1_SPI_MASTER/GND_91_o_count[31]_equal_42_o<31>7
    SLICE_X0Y48.C3       net (fanout=2)        1.047   U2/U2/UART1_SPI_MASTER/GND_91_o_count[31]_equal_42_o
    SLICE_X0Y48.C        Tilo                  0.255   U2/reset_status_s
                                                       U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_lut<0>
    SLICE_X0Y49.A4       net (fanout=1)        0.493   U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_lut<0>
    SLICE_X0Y49.COUT     Topcya                0.474   U2/U2/UART1_SPI_MASTER/count<3>
                                                       U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_lut<0>_rt
                                                       U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<3>
    SLICE_X0Y50.CIN      net (fanout=1)        0.003   U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<3>
    SLICE_X0Y50.COUT     Tbyp                  0.093   U2/U2/UART1_SPI_MASTER/count<7>
                                                       U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<7>
    SLICE_X0Y51.CIN      net (fanout=1)        0.003   U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<7>
    SLICE_X0Y51.COUT     Tbyp                  0.093   U2/U2/UART1_SPI_MASTER/count<11>
                                                       U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<11>
    SLICE_X0Y52.CIN      net (fanout=1)        0.003   U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<11>
    SLICE_X0Y52.COUT     Tbyp                  0.093   U2/U2/UART1_SPI_MASTER/count<15>
                                                       U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<15>
    SLICE_X0Y53.CIN      net (fanout=1)        0.003   U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<15>
    SLICE_X0Y53.COUT     Tbyp                  0.093   U2/U2/UART1_SPI_MASTER/count<19>
                                                       U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<19>
    SLICE_X0Y54.CIN      net (fanout=1)        0.082   U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<19>
    SLICE_X0Y54.COUT     Tbyp                  0.093   U2/U2/UART1_SPI_MASTER/count<23>
                                                       U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<23>
    SLICE_X0Y55.CIN      net (fanout=1)        0.003   U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<23>
    SLICE_X0Y55.COUT     Tbyp                  0.093   U2/U2/UART1_SPI_MASTER/count<27>
                                                       U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<27>
    SLICE_X0Y56.CIN      net (fanout=1)        0.003   U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<27>
    SLICE_X0Y56.CLK      Tcinck                0.303   U2/U2/UART1_SPI_MASTER/count<31>
                                                       U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_xor<31>
                                                       U2/U2/UART1_SPI_MASTER/count_29
    -------------------------------------------------  ---------------------------
    Total                                      6.629ns (2.628ns logic, 4.001ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------

Paths for end point U2/U2/UART1_SPI_MASTER/count_30 (SLICE_X0Y56.CIN), 2049 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.660ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U2/U2/UART1_SPI_MASTER/count_22 (FF)
  Destination:          U2/U2/UART1_SPI_MASTER/count_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.693ns (Levels of Logic = 11)
  Clock Path Skew:      -0.006ns (0.188 - 0.194)
  Source Clock:         clk_100mhz_s rising at 0.000ns
  Destination Clock:    clk_100mhz_s rising at 10.000ns
  Clock Uncertainty:    0.641ns

  Clock Uncertainty:          0.641ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U2/U2/UART1_SPI_MASTER/count_22 to U2/U2/UART1_SPI_MASTER/count_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y54.CQ       Tcko                  0.525   U2/U2/UART1_SPI_MASTER/count<23>
                                                       U2/U2/UART1_SPI_MASTER/count_22
    SLICE_X1Y51.B2       net (fanout=3)        1.282   U2/U2/UART1_SPI_MASTER/count<22>
    SLICE_X1Y51.B        Tilo                  0.259   U2/U2/UART1_SPI_MASTER/mosi
                                                       U2/U2/UART1_SPI_MASTER/GND_91_o_count[31]_equal_42_o<31>2
    SLICE_X2Y49.A3       net (fanout=1)        1.174   U2/U2/UART1_SPI_MASTER/GND_91_o_count[31]_equal_42_o<31>1
    SLICE_X2Y49.A        Tilo                  0.254   U2/U2/UART1_SPI_MASTER/state_FSM_FFd2
                                                       U2/U2/UART1_SPI_MASTER/GND_91_o_count[31]_equal_42_o<31>7
    SLICE_X0Y48.C3       net (fanout=2)        1.047   U2/U2/UART1_SPI_MASTER/GND_91_o_count[31]_equal_42_o
    SLICE_X0Y48.C        Tilo                  0.255   U2/reset_status_s
                                                       U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_lut<0>
    SLICE_X0Y49.A4       net (fanout=1)        0.493   U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_lut<0>
    SLICE_X0Y49.COUT     Topcya                0.474   U2/U2/UART1_SPI_MASTER/count<3>
                                                       U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_lut<0>_rt
                                                       U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<3>
    SLICE_X0Y50.CIN      net (fanout=1)        0.003   U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<3>
    SLICE_X0Y50.COUT     Tbyp                  0.093   U2/U2/UART1_SPI_MASTER/count<7>
                                                       U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<7>
    SLICE_X0Y51.CIN      net (fanout=1)        0.003   U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<7>
    SLICE_X0Y51.COUT     Tbyp                  0.093   U2/U2/UART1_SPI_MASTER/count<11>
                                                       U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<11>
    SLICE_X0Y52.CIN      net (fanout=1)        0.003   U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<11>
    SLICE_X0Y52.COUT     Tbyp                  0.093   U2/U2/UART1_SPI_MASTER/count<15>
                                                       U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<15>
    SLICE_X0Y53.CIN      net (fanout=1)        0.003   U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<15>
    SLICE_X0Y53.COUT     Tbyp                  0.093   U2/U2/UART1_SPI_MASTER/count<19>
                                                       U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<19>
    SLICE_X0Y54.CIN      net (fanout=1)        0.082   U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<19>
    SLICE_X0Y54.COUT     Tbyp                  0.093   U2/U2/UART1_SPI_MASTER/count<23>
                                                       U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<23>
    SLICE_X0Y55.CIN      net (fanout=1)        0.003   U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<23>
    SLICE_X0Y55.COUT     Tbyp                  0.093   U2/U2/UART1_SPI_MASTER/count<27>
                                                       U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<27>
    SLICE_X0Y56.CIN      net (fanout=1)        0.003   U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<27>
    SLICE_X0Y56.CLK      Tcinck                0.272   U2/U2/UART1_SPI_MASTER/count<31>
                                                       U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_xor<31>
                                                       U2/U2/UART1_SPI_MASTER/count_30
    -------------------------------------------------  ---------------------------
    Total                                      6.693ns (2.597ns logic, 4.096ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.728ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U2/U2/UART1_SPI_MASTER/count_16 (FF)
  Destination:          U2/U2/UART1_SPI_MASTER/count_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.619ns (Levels of Logic = 11)
  Clock Path Skew:      -0.012ns (0.333 - 0.345)
  Source Clock:         clk_100mhz_s rising at 0.000ns
  Destination Clock:    clk_100mhz_s rising at 10.000ns
  Clock Uncertainty:    0.641ns

  Clock Uncertainty:          0.641ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U2/U2/UART1_SPI_MASTER/count_16 to U2/U2/UART1_SPI_MASTER/count_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y53.AQ       Tcko                  0.525   U2/U2/UART1_SPI_MASTER/count<19>
                                                       U2/U2/UART1_SPI_MASTER/count_16
    SLICE_X2Y51.B2       net (fanout=3)        1.429   U2/U2/UART1_SPI_MASTER/count<16>
    SLICE_X2Y51.COUT     Topcyb                0.483   U2/U2/UART1_SPI_MASTER/Mcompar_clk_ratio[31]_count[31]_equal_16_o_cy<7>
                                                       U2/U2/UART1_SPI_MASTER/Mcompar_clk_ratio[31]_count[31]_equal_16_o_lut<5>1
                                                       U2/U2/UART1_SPI_MASTER/Mcompar_clk_ratio[31]_count[31]_equal_16_o_cy<7>
    SLICE_X2Y52.CIN      net (fanout=1)        0.003   U2/U2/UART1_SPI_MASTER/Mcompar_clk_ratio[31]_count[31]_equal_16_o_cy<7>
    SLICE_X2Y52.CMUX     Tcinc                 0.302   U2/U2/UART1_SPI_MASTER/clk_ratio[31]_count[31]_equal_16_o_l1
                                                       U2/U2/UART1_SPI_MASTER/state[1]_PWR_25_o_Mux_77_o1_cy
    SLICE_X0Y48.C1       net (fanout=39)       1.725   U2/U2/UART1_SPI_MASTER/clk_ratio[31]_count[31]_equal_16_o
    SLICE_X0Y48.C        Tilo                  0.255   U2/reset_status_s
                                                       U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_lut<0>
    SLICE_X0Y49.A4       net (fanout=1)        0.493   U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_lut<0>
    SLICE_X0Y49.COUT     Topcya                0.474   U2/U2/UART1_SPI_MASTER/count<3>
                                                       U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_lut<0>_rt
                                                       U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<3>
    SLICE_X0Y50.CIN      net (fanout=1)        0.003   U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<3>
    SLICE_X0Y50.COUT     Tbyp                  0.093   U2/U2/UART1_SPI_MASTER/count<7>
                                                       U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<7>
    SLICE_X0Y51.CIN      net (fanout=1)        0.003   U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<7>
    SLICE_X0Y51.COUT     Tbyp                  0.093   U2/U2/UART1_SPI_MASTER/count<11>
                                                       U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<11>
    SLICE_X0Y52.CIN      net (fanout=1)        0.003   U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<11>
    SLICE_X0Y52.COUT     Tbyp                  0.093   U2/U2/UART1_SPI_MASTER/count<15>
                                                       U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<15>
    SLICE_X0Y53.CIN      net (fanout=1)        0.003   U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<15>
    SLICE_X0Y53.COUT     Tbyp                  0.093   U2/U2/UART1_SPI_MASTER/count<19>
                                                       U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<19>
    SLICE_X0Y54.CIN      net (fanout=1)        0.082   U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<19>
    SLICE_X0Y54.COUT     Tbyp                  0.093   U2/U2/UART1_SPI_MASTER/count<23>
                                                       U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<23>
    SLICE_X0Y55.CIN      net (fanout=1)        0.003   U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<23>
    SLICE_X0Y55.COUT     Tbyp                  0.093   U2/U2/UART1_SPI_MASTER/count<27>
                                                       U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<27>
    SLICE_X0Y56.CIN      net (fanout=1)        0.003   U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<27>
    SLICE_X0Y56.CLK      Tcinck                0.272   U2/U2/UART1_SPI_MASTER/count<31>
                                                       U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_xor<31>
                                                       U2/U2/UART1_SPI_MASTER/count_30
    -------------------------------------------------  ---------------------------
    Total                                      6.619ns (2.869ns logic, 3.750ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.749ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U2/U2/UART1_SPI_MASTER/count_17 (FF)
  Destination:          U2/U2/UART1_SPI_MASTER/count_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.598ns (Levels of Logic = 11)
  Clock Path Skew:      -0.012ns (0.333 - 0.345)
  Source Clock:         clk_100mhz_s rising at 0.000ns
  Destination Clock:    clk_100mhz_s rising at 10.000ns
  Clock Uncertainty:    0.641ns

  Clock Uncertainty:          0.641ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U2/U2/UART1_SPI_MASTER/count_17 to U2/U2/UART1_SPI_MASTER/count_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y53.BQ       Tcko                  0.525   U2/U2/UART1_SPI_MASTER/count<19>
                                                       U2/U2/UART1_SPI_MASTER/count_17
    SLICE_X3Y52.A2       net (fanout=3)        1.397   U2/U2/UART1_SPI_MASTER/count<17>
    SLICE_X3Y52.A        Tilo                  0.259   U2/U2/UART1_SPI_MASTER/GND_91_o_count[31]_equal_42_o<31>4
                                                       U2/U2/UART1_SPI_MASTER/GND_91_o_count[31]_equal_42_o<31>1
    SLICE_X2Y49.A1       net (fanout=1)        0.964   U2/U2/UART1_SPI_MASTER/GND_91_o_count[31]_equal_42_o<31>
    SLICE_X2Y49.A        Tilo                  0.254   U2/U2/UART1_SPI_MASTER/state_FSM_FFd2
                                                       U2/U2/UART1_SPI_MASTER/GND_91_o_count[31]_equal_42_o<31>7
    SLICE_X0Y48.C3       net (fanout=2)        1.047   U2/U2/UART1_SPI_MASTER/GND_91_o_count[31]_equal_42_o
    SLICE_X0Y48.C        Tilo                  0.255   U2/reset_status_s
                                                       U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_lut<0>
    SLICE_X0Y49.A4       net (fanout=1)        0.493   U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_lut<0>
    SLICE_X0Y49.COUT     Topcya                0.474   U2/U2/UART1_SPI_MASTER/count<3>
                                                       U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_lut<0>_rt
                                                       U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<3>
    SLICE_X0Y50.CIN      net (fanout=1)        0.003   U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<3>
    SLICE_X0Y50.COUT     Tbyp                  0.093   U2/U2/UART1_SPI_MASTER/count<7>
                                                       U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<7>
    SLICE_X0Y51.CIN      net (fanout=1)        0.003   U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<7>
    SLICE_X0Y51.COUT     Tbyp                  0.093   U2/U2/UART1_SPI_MASTER/count<11>
                                                       U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<11>
    SLICE_X0Y52.CIN      net (fanout=1)        0.003   U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<11>
    SLICE_X0Y52.COUT     Tbyp                  0.093   U2/U2/UART1_SPI_MASTER/count<15>
                                                       U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<15>
    SLICE_X0Y53.CIN      net (fanout=1)        0.003   U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<15>
    SLICE_X0Y53.COUT     Tbyp                  0.093   U2/U2/UART1_SPI_MASTER/count<19>
                                                       U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<19>
    SLICE_X0Y54.CIN      net (fanout=1)        0.082   U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<19>
    SLICE_X0Y54.COUT     Tbyp                  0.093   U2/U2/UART1_SPI_MASTER/count<23>
                                                       U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<23>
    SLICE_X0Y55.CIN      net (fanout=1)        0.003   U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<23>
    SLICE_X0Y55.COUT     Tbyp                  0.093   U2/U2/UART1_SPI_MASTER/count<27>
                                                       U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<27>
    SLICE_X0Y56.CIN      net (fanout=1)        0.003   U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_cy<27>
    SLICE_X0Y56.CLK      Tcinck                0.272   U2/U2/UART1_SPI_MASTER/count<31>
                                                       U2/U2/UART1_SPI_MASTER/Mmux_state[1]_X_20_o_wide_mux_51_OUT2_rs_xor<31>
                                                       U2/U2/UART1_SPI_MASTER/count_30
    -------------------------------------------------  ---------------------------
    Total                                      6.598ns (2.597ns logic, 4.001ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK = PERIOD TIMEGRP "CLK" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U2/byte_tx_s_4 (SLICE_X6Y49.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.404ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U2/U2/BYTE_TX_4 (FF)
  Destination:          U2/byte_tx_s_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.406ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.043 - 0.041)
  Source Clock:         clk_100mhz_s rising at 10.000ns
  Destination Clock:    clk_100mhz_s rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U2/U2/BYTE_TX_4 to U2/byte_tx_s_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y49.BQ       Tcko                  0.198   U2/U2/BYTE_TX<6>
                                                       U2/U2/BYTE_TX_4
    SLICE_X6Y49.A5       net (fanout=2)        0.077   U2/U2/BYTE_TX<4>
    SLICE_X6Y49.CLK      Tah         (-Th)    -0.131   U2/byte_tx_s<3>
                                                       U2/Mmux_state_s[1]_X_12_o_wide_mux_6_OUT51
                                                       U2/byte_tx_s_4
    -------------------------------------------------  ---------------------------
    Total                                      0.406ns (0.329ns logic, 0.077ns route)
                                                       (81.0% logic, 19.0% route)

--------------------------------------------------------------------------------

Paths for end point U2/U2/DDS_SPI_MASTER/tx_buffer_8 (SLICE_X0Y27.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.418ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U2/U2/dds_spi_master_tx_data_s_8 (FF)
  Destination:          U2/U2/DDS_SPI_MASTER/tx_buffer_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.420ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         clk_100mhz_s rising at 10.000ns
  Destination Clock:    clk_100mhz_s rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U2/U2/dds_spi_master_tx_data_s_8 to U2/U2/DDS_SPI_MASTER/tx_buffer_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y27.AQ       Tcko                  0.198   U2/U2/dds_spi_master_tx_data_s<10>
                                                       U2/U2/dds_spi_master_tx_data_s_8
    SLICE_X0Y27.B6       net (fanout=2)        0.025   U2/U2/dds_spi_master_tx_data_s<8>
    SLICE_X0Y27.CLK      Tah         (-Th)    -0.197   U2/U2/DDS_SPI_MASTER/tx_buffer<10>
                                                       U2/U2/DDS_SPI_MASTER/tx_buffer_8_dpot
                                                       U2/U2/DDS_SPI_MASTER/tx_buffer_8
    -------------------------------------------------  ---------------------------
    Total                                      0.420ns (0.395ns logic, 0.025ns route)
                                                       (94.0% logic, 6.0% route)

--------------------------------------------------------------------------------

Paths for end point U2/U2/DDS_SPI_MASTER/tx_buffer_4 (SLICE_X0Y28.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.418ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U2/U2/dds_spi_master_tx_data_s_4 (FF)
  Destination:          U2/U2/DDS_SPI_MASTER/tx_buffer_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.420ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.046 - 0.044)
  Source Clock:         clk_100mhz_s rising at 10.000ns
  Destination Clock:    clk_100mhz_s rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U2/U2/dds_spi_master_tx_data_s_4 to U2/U2/DDS_SPI_MASTER/tx_buffer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y28.AQ       Tcko                  0.198   U2/U2/dds_spi_master_tx_data_s<7>
                                                       U2/U2/dds_spi_master_tx_data_s_4
    SLICE_X0Y28.B6       net (fanout=2)        0.025   U2/U2/dds_spi_master_tx_data_s<4>
    SLICE_X0Y28.CLK      Tah         (-Th)    -0.197   U2/U2/DDS_SPI_MASTER/tx_buffer<6>
                                                       U2/U2/DDS_SPI_MASTER/tx_buffer_4_dpot
                                                       U2/U2/DDS_SPI_MASTER/tx_buffer_4
    -------------------------------------------------  ---------------------------
    Total                                      0.420ns (0.395ns logic, 0.025ns route)
                                                       (94.0% logic, 6.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK = PERIOD TIMEGRP "CLK" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: U2/U2/DDS_RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: U2/U2/DDS_RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y6.CLKAWRCLK
  Clock network: clk_100mhz_s
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: U2/U2/DDS_RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: U2/U2/DDS_RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X0Y6.CLKBRDCLK
  Clock network: clk_100mhz_s
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: CLK1/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: CLK1/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN2
  Clock network: CLK1/clkin1
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK_8MHZ
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_8MHZ       |    7.381|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 131023 paths, 0 nets, and 4455 connections

Design statistics:
   Minimum period:   7.381ns{1}   (Maximum frequency: 135.483MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Dec 12 19:14:29 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 226 MB



