Release 14.2 - xst P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.43 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.43 secs
 
--> Reading design: rca2.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "rca2.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "rca2"
Output Format                      : NGC
Target Device                      : xc3s100e-5-cp132

---- Source Options
Top Module Name                    : rca2
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLCompilers:176 - Include directory \Users\callumstewart\Desktop\Desktop2\Verilog2\RCA\ does not exist
Compiling verilog file "E:/Users/callumstewart/Desktop/Desktop2/Verilog2/RCA/full_adder.v" in library work
Compiling verilog file "switcher.v" in library work
Module <full_adder> compiled
Compiling verilog file "seg7.v" in library work
Module <switcher> compiled
Compiling verilog file "clockDivider.v" in library work
Module <seg7> compiled
Compiling verilog file "rca2.v" in library work
Module <clockDivider> compiled
Module <rca2> compiled
No errors in compilation
Analysis of file <"rca2.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <rca2> in library <work>.

Analyzing hierarchy for module <full_adder> in library <work>.

Analyzing hierarchy for module <seg7> in library <work>.

Analyzing hierarchy for module <clockDivider> in library <work> with parameters.
	halfPeriod = "00000000000000000000000000001100"
	period = "00000000000000000000000000011000"

Analyzing hierarchy for module <switcher> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <rca2>.
Module <rca2> is correct for synthesis.
 
Analyzing module <full_adder> in library <work>.
Module <full_adder> is correct for synthesis.
 
Analyzing module <seg7> in library <work>.
WARNING:Xst:883 - "seg7.v" line 60: Ignored duplicate item in case statement. 
WARNING:Xst:883 - "seg7.v" line 62: Ignored duplicate item in case statement. 
WARNING:Xst:883 - "seg7.v" line 64: Ignored duplicate item in case statement. 
WARNING:Xst:883 - "seg7.v" line 66: Ignored duplicate item in case statement. 
WARNING:Xst:883 - "seg7.v" line 68: Ignored duplicate item in case statement. 
WARNING:Xst:883 - "seg7.v" line 72: Ignored duplicate item in case statement. 
WARNING:Xst:883 - "seg7.v" line 74: Ignored duplicate item in case statement. 
WARNING:Xst:883 - "seg7.v" line 76: Ignored duplicate item in case statement. 
WARNING:Xst:883 - "seg7.v" line 78: Ignored duplicate item in case statement. 
WARNING:Xst:883 - "seg7.v" line 84: Ignored duplicate item in case statement. 
Module <seg7> is correct for synthesis.
 
Analyzing module <clockDivider> in library <work>.
	halfPeriod = 32'sb00000000000000000000000000001100
	period = 32'sb00000000000000000000000000011000
Module <clockDivider> is correct for synthesis.
 
Analyzing module <switcher> in library <work>.
WARNING:Xst:905 - "switcher.v" line 32: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <led1>, <led2>
Module <switcher> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <full_adder>.
    Related source file is "E:/Users/callumstewart/Desktop/Desktop2/Verilog2/RCA/full_adder.v".
    Found 1-bit xor2 for signal <sum>.
    Found 1-bit xor2 for signal <cout$xor0000> created at line 11.
Unit <full_adder> synthesized.


Synthesizing Unit <seg7>.
    Related source file is "seg7.v".
WARNING:Xst:737 - Found 8-bit latch for signal <led>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 8-bit latch for signal <led2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
Unit <seg7> synthesized.


Synthesizing Unit <clockDivider>.
    Related source file is "clockDivider.v".
    Found 1-bit register for signal <clkDivOut>.
    Found 4-bit up counter for signal <countValue>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <clockDivider> synthesized.


Synthesizing Unit <switcher>.
    Related source file is "switcher.v".
Unit <switcher> synthesized.


Synthesizing Unit <rca2>.
    Related source file is "rca2.v".
WARNING:Xst:1780 - Signal <carry_out<0>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <rca2> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 4-bit adder                                           : 1
# Counters                                             : 1
 4-bit up counter                                      : 1
# Registers                                            : 1
 1-bit register                                        : 1
# Latches                                              : 2
 8-bit latch                                           : 2
# Xors                                                 : 8
 1-bit xor2                                            : 8

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <6>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 4-bit adder                                           : 1
# Counters                                             : 1
 4-bit up counter                                      : 1
# Registers                                            : 1
 Flip-Flops                                            : 1
# Latches                                              : 2
 8-bit latch                                           : 2
# Xors                                                 : 8
 1-bit xor2                                            : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <led2_5> (without init value) has a constant value of 0 in block <seg7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <led2_6> (without init value) has a constant value of 0 in block <seg7>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <led2_0> in Unit <seg7> is equivalent to the following FF/Latch, which will be removed : <led2_1> 
INFO:Xst:2261 - The FF/Latch <led2_2> in Unit <seg7> is equivalent to the following 3 FFs/Latches, which will be removed : <led2_3> <led2_4> <led2_7> 

Optimizing unit <rca2> ...

Optimizing unit <seg7> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block rca2, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 5
 Flip-Flops                                            : 5

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : rca2.ngr
Top Level Output File Name         : rca2
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 27

Cell Usage :
# BELS                             : 32
#      INV                         : 2
#      LUT2                        : 4
#      LUT3                        : 11
#      LUT4                        : 14
#      VCC                         : 1
# FlipFlops/Latches                : 15
#      FDR                         : 4
#      FDRE                        : 1
#      LD                          : 10
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 26
#      IBUF                        : 9
#      OBUF                        : 17
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-5 

 Number of Slices:                       17  out of    960     1%  
 Number of Slice Flip Flops:             15  out of   1920     0%  
 Number of 4 input LUTs:                 31  out of   1920     1%  
 Number of IOs:                          27
 Number of bonded IOBs:                  27  out of     83    32%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------+------------------------+-------+
Clock Signal                                   | Clock buffer(FF name)  | Load  |
-----------------------------------------------+------------------------+-------+
mclk                                           | BUFGP                  | 5     |
seggy/led_not0001(seggy/led_mux0000<0>1:O)     | NONE(*)(seggy/led_7)   | 8     |
seggy/led2_mux0000<0>(seggy/led2_mux0000<0>1:O)| NONE(*)(seggy/led2_2)  | 2     |
-----------------------------------------------+------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 2.507ns (Maximum Frequency: 398.875MHz)
   Minimum input arrival time before clock: 6.158ns
   Maximum output required time after clock: 5.621ns
   Maximum combinational path delay: 8.295ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'mclk'
  Clock period: 2.507ns (frequency: 398.875MHz)
  Total number of paths / destination ports: 14 / 5
-------------------------------------------------------------------------
Delay:               2.507ns (Levels of Logic = 1)
  Source:            clky/countValue_0 (FF)
  Destination:       clky/clkDivOut (FF)
  Source Clock:      mclk rising
  Destination Clock: mclk rising

  Data Path: clky/countValue_0 to clky/clkDivOut
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              5   0.514   0.541  clky/countValue_0 (clky/countValue_0)
     LUT4:I3->O            1   0.612   0.357  clky/clkDivOut_cmp_eq00001 (clky/clkDivOut_cmp_eq0000)
     FDRE:CE                   0.483          clky/clkDivOut
    ----------------------------------------
    Total                      2.507ns (1.609ns logic, 0.898ns route)
                                       (64.2% logic, 35.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mclk'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              2.439ns (Levels of Logic = 1)
  Source:            rs (PAD)
  Destination:       clky/clkDivOut (FF)
  Destination Clock: mclk rising

  Data Path: rs to clky/clkDivOut
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.106   0.538  rs_IBUF (rs_IBUF)
     FDRE:R                    0.795          clky/clkDivOut
    ----------------------------------------
    Total                      2.439ns (1.901ns logic, 0.538ns route)
                                       (77.9% logic, 22.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'seggy/led_not0001'
  Total number of paths / destination ports: 160 / 8
-------------------------------------------------------------------------
Offset:              6.158ns (Levels of Logic = 5)
  Source:            A<1> (PAD)
  Destination:       seggy/led_1 (LATCH)
  Destination Clock: seggy/led_not0001 falling

  Data Path: A<1> to seggy/led_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.106   0.532  A_1_IBUF (A_1_IBUF)
     LUT4:I0->O            2   0.612   0.449  fa1/cout1 (carry_out<2>)
     LUT3:I1->O            2   0.612   0.410  fa2/cout1 (carry_out<3>)
     LUT3:I2->O           11   0.612   0.945  fa3/Mxor_sum_Result1 (sum_3_OBUF)
     LUT4:I0->O            1   0.612   0.000  seggy/led_mux0000<1>1 (seggy/led_mux0000<1>)
     LD:D                      0.268          seggy/led_1
    ----------------------------------------
    Total                      6.158ns (3.822ns logic, 2.336ns route)
                                       (62.1% logic, 37.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'seggy/led2_mux0000<0>'
  Total number of paths / destination ports: 40 / 2
-------------------------------------------------------------------------
Offset:              6.158ns (Levels of Logic = 5)
  Source:            A<1> (PAD)
  Destination:       seggy/led2_0 (LATCH)
  Destination Clock: seggy/led2_mux0000<0> falling

  Data Path: A<1> to seggy/led2_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.106   0.532  A_1_IBUF (A_1_IBUF)
     LUT4:I0->O            2   0.612   0.449  fa1/cout1 (carry_out<2>)
     LUT3:I1->O            2   0.612   0.410  fa2/cout1 (carry_out<3>)
     LUT3:I2->O           11   0.612   0.945  fa3/Mxor_sum_Result1 (sum_3_OBUF)
     LUT4:I0->O            3   0.612   0.000  seggy/led2_mux0000<0>1 (seggy/led2_mux0000<0>)
     LD:D                      0.268          seggy/led2_0
    ----------------------------------------
    Total                      6.158ns (3.822ns logic, 2.336ns route)
                                       (62.1% logic, 37.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mclk'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              5.621ns (Levels of Logic = 2)
  Source:            clky/clkDivOut (FF)
  Destination:       seg<7> (PAD)
  Source Clock:      mclk rising

  Data Path: clky/clkDivOut to seg<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            12   0.514   0.969  clky/clkDivOut (clky/clkDivOut)
     LUT2:I0->O            1   0.612   0.357  switch/ledx<6>1 (seg_6_OBUF)
     OBUF:I->O                 3.169          seg_6_OBUF (seg<6>)
    ----------------------------------------
    Total                      5.621ns (4.295ns logic, 1.326ns route)
                                       (76.4% logic, 23.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'seggy/led2_mux0000<0>'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              5.294ns (Levels of Logic = 2)
  Source:            seggy/led2_2 (LATCH)
  Destination:       seg<7> (PAD)
  Source Clock:      seggy/led2_mux0000<0> falling

  Data Path: seggy/led2_2 to seg<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               4   0.588   0.568  seggy/led2_2 (seggy/led2_2)
     LUT3:I1->O            1   0.612   0.357  switch/ledx<7>1 (seg_7_OBUF)
     OBUF:I->O                 3.169          seg_7_OBUF (seg<7>)
    ----------------------------------------
    Total                      5.294ns (4.369ns logic, 0.925ns route)
                                       (82.5% logic, 17.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'seggy/led_not0001'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              5.152ns (Levels of Logic = 2)
  Source:            seggy/led_6 (LATCH)
  Destination:       seg<6> (PAD)
  Source Clock:      seggy/led_not0001 falling

  Data Path: seggy/led_6 to seg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.588   0.426  seggy/led_6 (seggy/led_6)
     LUT2:I1->O            1   0.612   0.357  switch/ledx<6>1 (seg_6_OBUF)
     OBUF:I->O                 3.169          seg_6_OBUF (seg<6>)
    ----------------------------------------
    Total                      5.152ns (4.369ns logic, 0.783ns route)
                                       (84.8% logic, 15.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 28 / 5
-------------------------------------------------------------------------
Delay:               8.295ns (Levels of Logic = 5)
  Source:            A<1> (PAD)
  Destination:       sum<3> (PAD)

  Data Path: A<1> to sum<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.106   0.532  A_1_IBUF (A_1_IBUF)
     LUT4:I0->O            2   0.612   0.449  fa1/cout1 (carry_out<2>)
     LUT3:I1->O            2   0.612   0.410  fa2/cout1 (carry_out<3>)
     LUT3:I2->O           11   0.612   0.793  fa3/Mxor_sum_Result1 (sum_3_OBUF)
     OBUF:I->O                 3.169          sum_3_OBUF (sum<3>)
    ----------------------------------------
    Total                      8.295ns (6.111ns logic, 2.184ns route)
                                       (73.7% logic, 26.3% route)

=========================================================================


Total REAL time to Xst completion: 15.00 secs
Total CPU time to Xst completion: 15.13 secs
 
--> 

Total memory usage is 212808 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   19 (   0 filtered)
Number of infos    :    5 (   0 filtered)

