#! /usr/local/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0-4-ga682e13)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x215e120 .scope module, "testFsm" "testFsm" 2 1;
 .timescale 0 0;
v0x21e1330_0 .net "ALU_OP", 5 0, v0x21dfdb0_0;  1 drivers
v0x21e2ba0_0 .net "ALU_SRCA", 0 0, v0x21dfeb0_0;  1 drivers
v0x21e2cb0_0 .net "ALU_SRCB", 1 0, v0x21dff70_0;  1 drivers
v0x21e2da0_0 .net "A_WE", 0 0, v0x21e0030_0;  1 drivers
v0x21e2e90_0 .net "B_WE", 0 0, v0x21e00f0_0;  1 drivers
v0x21e2fd0_0 .net "DST", 1 0, v0x21e0200_0;  1 drivers
v0x21e30c0_0 .net "IR_WE", 0 0, v0x21e03c0_0;  1 drivers
v0x21e31b0_0 .net "MEM_IN", 0 0, v0x21e0480_0;  1 drivers
v0x21e32a0_0 .net "MEM_WE", 0 0, v0x21e05d0_0;  1 drivers
v0x21e33d0_0 .net "PC_SRC", 1 0, v0x21e0690_0;  1 drivers
v0x21e34e0_0 .net "PC_WE", 0 0, v0x21e0770_0;  1 drivers
v0x21e35d0_0 .net "REG_IN", 0 0, v0x21e0830_0;  1 drivers
v0x21e36c0_0 .net "REG_WE", 0 0, v0x21e08f0_0;  1 drivers
v0x21e37b0_0 .var "begintest", 0 0;
v0x21e3850_0 .net "clk", 0 0, v0x21e2310_0;  1 drivers
v0x21e38f0_0 .net "currState", 3 0, v0x21e0a50_0;  1 drivers
v0x21e39e0_0 .net "dutpassed", 0 0, v0x21e2560_0;  1 drivers
v0x21e3b90_0 .net "endtest", 0 0, v0x21e2600_0;  1 drivers
v0x21e3c30_0 .net "instr", 5 0, v0x21e26a0_0;  1 drivers
v0x21e3cd0_0 .net "zeroflag", 0 0, v0x21e27e0_0;  1 drivers
E_0x215e6e0 .event posedge, v0x21e2600_0;
S_0x218e270 .scope module, "dut" "fsm" 2 15, 3 5 0, S_0x215e120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "zeroflag"
    .port_info 2 /INPUT 6 "instr"
    .port_info 3 /INPUT 6 "IR_ALU_OP"
    .port_info 4 /OUTPUT 4 "currState"
    .port_info 5 /OUTPUT 1 "PC_WE"
    .port_info 6 /OUTPUT 1 "MEM_IN"
    .port_info 7 /OUTPUT 1 "MEM_WE"
    .port_info 8 /OUTPUT 1 "IR_WE"
    .port_info 9 /OUTPUT 1 "ALU_SRCA"
    .port_info 10 /OUTPUT 1 "A_WE"
    .port_info 11 /OUTPUT 1 "B_WE"
    .port_info 12 /OUTPUT 1 "REG_WE"
    .port_info 13 /OUTPUT 1 "REG_IN"
    .port_info 14 /OUTPUT 2 "ALU_SRCB"
    .port_info 15 /OUTPUT 2 "PC_SRC"
    .port_info 16 /OUTPUT 2 "DST"
    .port_info 17 /OUTPUT 6 "ALU_OP"
P_0x21c1080 .param/l "STATE_EX_ADDI" 1 3 26, +C4<00000000000000000000000000000101>;
P_0x21c10c0 .param/l "STATE_EX_A_ADD0" 1 3 28, +C4<00000000000000000000000000000111>;
P_0x21c1100 .param/l "STATE_EX_A_OP_B" 1 3 27, +C4<00000000000000000000000000000110>;
P_0x21c1140 .param/l "STATE_EX_BNE" 1 3 29, +C4<00000000000000000000000000001000>;
P_0x21c1180 .param/l "STATE_EX_OP_IMM" 1 3 25, +C4<00000000000000000000000000000100>;
P_0x21c11c0 .param/l "STATE_ID_1" 1 3 22, +C4<00000000000000000000000000000001>;
P_0x21c1200 .param/l "STATE_ID_BNE" 1 3 24, +C4<00000000000000000000000000000011>;
P_0x21c1240 .param/l "STATE_ID_J" 1 3 23, +C4<00000000000000000000000000000010>;
P_0x21c1280 .param/l "STATE_IF" 1 3 21, +C4<00000000000000000000000000000000>;
P_0x21c12c0 .param/l "STATE_MEM_READ" 1 3 30, +C4<00000000000000000000000000001001>;
P_0x21c1300 .param/l "STATE_MEM_WRITE" 1 3 31, +C4<00000000000000000000000000001010>;
P_0x21c1340 .param/l "STATE_WB_ALU" 1 3 34, +C4<00000000000000000000000000001101>;
P_0x21c1380 .param/l "STATE_WB_JAL" 1 3 35, +C4<00000000000000000000000000001110>;
P_0x21c13c0 .param/l "STATE_WB_JR" 1 3 36, +C4<00000000000000000000000000001111>;
P_0x21c1400 .param/l "STATE_WB_LW" 1 3 33, +C4<00000000000000000000000000001100>;
P_0x21c1440 .param/l "STATE_WB_XORI" 1 3 32, +C4<00000000000000000000000000001011>;
v0x21dfdb0_0 .var "ALU_OP", 5 0;
v0x21dfeb0_0 .var "ALU_SRCA", 0 0;
v0x21dff70_0 .var "ALU_SRCB", 1 0;
v0x21e0030_0 .var "A_WE", 0 0;
v0x21e00f0_0 .var "B_WE", 0 0;
v0x21e0200_0 .var "DST", 1 0;
o0x7f4f19ddc2b8 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x21e02e0_0 .net "IR_ALU_OP", 5 0, o0x7f4f19ddc2b8;  0 drivers
v0x21e03c0_0 .var "IR_WE", 0 0;
v0x21e0480_0 .var "MEM_IN", 0 0;
v0x21e05d0_0 .var "MEM_WE", 0 0;
v0x21e0690_0 .var "PC_SRC", 1 0;
v0x21e0770_0 .var "PC_WE", 0 0;
v0x21e0830_0 .var "REG_IN", 0 0;
v0x21e08f0_0 .var "REG_WE", 0 0;
v0x21e09b0_0 .net "clk", 0 0, v0x21e2310_0;  alias, 1 drivers
v0x21e0a50_0 .var "currState", 3 0;
v0x21e0b10_0 .net "instr", 5 0, v0x21e26a0_0;  alias, 1 drivers
v0x21e0cc0_0 .net "next_state", 3 0, v0x21dfa50_0;  1 drivers
v0x21e0d60_0 .var "state", 3 0;
v0x21e0e30_0 .net "zeroflag", 0 0, v0x21e27e0_0;  alias, 1 drivers
E_0x216c730 .event posedge, v0x219b5c0_0;
S_0x219b3f0 .scope module, "LUT" "fsmCommand" 3 55, 4 58 0, S_0x218e270;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "next_state"
    .port_info 1 /INPUT 4 "state"
    .port_info 2 /INPUT 6 "opcode"
    .port_info 3 /INPUT 1 "clk"
v0x219b5c0_0 .net "clk", 0 0, v0x21e2310_0;  alias, 1 drivers
v0x21dfa50_0 .var "next_state", 3 0;
v0x21dfb30_0 .net "opcode", 5 0, v0x21e26a0_0;  alias, 1 drivers
v0x21dfc20_0 .net "state", 3 0, v0x21e0d60_0;  1 drivers
E_0x216bb50 .event negedge, v0x219b5c0_0;
S_0x21e11b0 .scope module, "test" "fsmtestbench" 2 34, 2 79 0, S_0x215e120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "begintest"
    .port_info 1 /OUTPUT 1 "endtest"
    .port_info 2 /OUTPUT 1 "dutpassed"
    .port_info 3 /OUTPUT 1 "clk"
    .port_info 4 /OUTPUT 1 "zeroflag"
    .port_info 5 /OUTPUT 6 "instr"
    .port_info 6 /OUTPUT 6 "IR_ALU_OP"
    .port_info 7 /INPUT 4 "currState"
    .port_info 8 /INPUT 1 "PC_WE"
    .port_info 9 /INPUT 1 "MEM_IN"
    .port_info 10 /INPUT 1 "MEM_WE"
    .port_info 11 /INPUT 1 "IR_WE"
    .port_info 12 /INPUT 1 "ALU_SRCA"
    .port_info 13 /INPUT 1 "A_WE"
    .port_info 14 /INPUT 1 "B_WE"
    .port_info 15 /INPUT 1 "REG_WE"
    .port_info 16 /INPUT 1 "REG_IN"
    .port_info 17 /INPUT 2 "ALU_SRCB"
    .port_info 18 /INPUT 2 "PC_SRC"
    .port_info 19 /INPUT 2 "DST"
    .port_info 20 /INPUT 6 "ALU_OP"
v0x21e1620_0 .net "ALU_OP", 5 0, v0x21dfdb0_0;  alias, 1 drivers
v0x21e1730_0 .net "ALU_SRCA", 0 0, v0x21dfeb0_0;  alias, 1 drivers
v0x21e1800_0 .net "ALU_SRCB", 1 0, v0x21dff70_0;  alias, 1 drivers
v0x21e1900_0 .net "A_WE", 0 0, v0x21e0030_0;  alias, 1 drivers
v0x21e19d0_0 .net "B_WE", 0 0, v0x21e00f0_0;  alias, 1 drivers
v0x21e1ac0_0 .net "DST", 1 0, v0x21e0200_0;  alias, 1 drivers
v0x21e1b90_0 .var "IR_ALU_OP", 5 0;
v0x21e1c30_0 .net "IR_WE", 0 0, v0x21e03c0_0;  alias, 1 drivers
v0x21e1d00_0 .net "MEM_IN", 0 0, v0x21e0480_0;  alias, 1 drivers
v0x21e1e60_0 .net "MEM_WE", 0 0, v0x21e05d0_0;  alias, 1 drivers
v0x21e1f30_0 .net "PC_SRC", 1 0, v0x21e0690_0;  alias, 1 drivers
v0x21e2000_0 .net "PC_WE", 0 0, v0x21e0770_0;  alias, 1 drivers
v0x21e20d0_0 .net "REG_IN", 0 0, v0x21e0830_0;  alias, 1 drivers
v0x21e21a0_0 .net "REG_WE", 0 0, v0x21e08f0_0;  alias, 1 drivers
v0x21e2270_0 .net "begintest", 0 0, v0x21e37b0_0;  1 drivers
v0x21e2310_0 .var "clk", 0 0;
v0x21e23b0_0 .net "currState", 3 0, v0x21e0a50_0;  alias, 1 drivers
v0x21e2560_0 .var "dutpassed", 0 0;
v0x21e2600_0 .var "endtest", 0 0;
v0x21e26a0_0 .var "instr", 5 0;
v0x21e2740_0 .var "outputs", 20 0;
v0x21e27e0_0 .var "zeroflag", 0 0;
E_0x214a8a0 .event posedge, v0x21e2270_0;
E_0x21e15e0 .event edge, v0x21e0a50_0, v0x21dfb30_0;
    .scope S_0x219b3f0;
T_0 ;
    %wait E_0x216bb50;
    %load/vec4 v0x21dfb30_0;
    %load/vec4 v0x21dfc20_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 224, 0, 10;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 225, 0, 10;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 228, 0, 10;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 235, 0, 10;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 560, 0, 10;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 561, 0, 10;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 565, 0, 10;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 569, 0, 10;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 572, 0, 10;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 688, 0, 10;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 689, 0, 10;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 693, 0, 10;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 698, 0, 10;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 10;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 513, 0, 10;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 518, 0, 10;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 525, 0, 10;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 544, 0, 10;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 545, 0, 10;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %dup/vec4;
    %pushi/vec4 550, 0, 10;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %dup/vec4;
    %pushi/vec4 557, 0, 10;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 672, 0, 10;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %dup/vec4;
    %pushi/vec4 673, 0, 10;
    %cmp/u;
    %jmp/1 T_0.22, 6;
    %dup/vec4;
    %pushi/vec4 678, 0, 10;
    %cmp/u;
    %jmp/1 T_0.23, 6;
    %dup/vec4;
    %pushi/vec4 685, 0, 10;
    %cmp/u;
    %jmp/1 T_0.24, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 10;
    %cmp/u;
    %jmp/1 T_0.25, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 10;
    %cmp/u;
    %jmp/1 T_0.26, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 10;
    %cmp/u;
    %jmp/1 T_0.27, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 10;
    %cmp/u;
    %jmp/1 T_0.28, 6;
    %dup/vec4;
    %pushi/vec4 62, 0, 10;
    %cmp/u;
    %jmp/1 T_0.29, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 10;
    %cmp/u;
    %jmp/1 T_0.30, 6;
    %dup/vec4;
    %pushi/vec4 129, 0, 10;
    %cmp/u;
    %jmp/1 T_0.31, 6;
    %dup/vec4;
    %pushi/vec4 135, 0, 10;
    %cmp/u;
    %jmp/1 T_0.32, 6;
    %dup/vec4;
    %pushi/vec4 143, 0, 10;
    %cmp/u;
    %jmp/1 T_0.33, 6;
    %dup/vec4;
    %pushi/vec4 80, 0, 10;
    %cmp/u;
    %jmp/1 T_0.34, 6;
    %dup/vec4;
    %pushi/vec4 83, 0, 10;
    %cmp/u;
    %jmp/1 T_0.35, 6;
    %dup/vec4;
    %pushi/vec4 88, 0, 10;
    %cmp/u;
    %jmp/1 T_0.36, 6;
    %jmp T_0.37;
T_0.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x21dfa50_0, 0, 4;
    %jmp T_0.37;
T_0.1 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x21dfa50_0, 0, 4;
    %jmp T_0.37;
T_0.2 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x21dfa50_0, 0, 4;
    %jmp T_0.37;
T_0.3 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x21dfa50_0, 0, 4;
    %jmp T_0.37;
T_0.4 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x21dfa50_0, 0, 4;
    %jmp T_0.37;
T_0.5 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x21dfa50_0, 0, 4;
    %jmp T_0.37;
T_0.6 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x21dfa50_0, 0, 4;
    %jmp T_0.37;
T_0.7 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x21dfa50_0, 0, 4;
    %jmp T_0.37;
T_0.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x21dfa50_0, 0, 4;
    %jmp T_0.37;
T_0.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x21dfa50_0, 0, 4;
    %jmp T_0.37;
T_0.10 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x21dfa50_0, 0, 4;
    %jmp T_0.37;
T_0.11 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x21dfa50_0, 0, 4;
    %jmp T_0.37;
T_0.12 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x21dfa50_0, 0, 4;
    %jmp T_0.37;
T_0.13 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x21dfa50_0, 0, 4;
    %jmp T_0.37;
T_0.14 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x21dfa50_0, 0, 4;
    %jmp T_0.37;
T_0.15 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x21dfa50_0, 0, 4;
    %jmp T_0.37;
T_0.16 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x21dfa50_0, 0, 4;
    %jmp T_0.37;
T_0.17 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x21dfa50_0, 0, 4;
    %jmp T_0.37;
T_0.18 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x21dfa50_0, 0, 4;
    %jmp T_0.37;
T_0.19 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x21dfa50_0, 0, 4;
    %jmp T_0.37;
T_0.20 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x21dfa50_0, 0, 4;
    %jmp T_0.37;
T_0.21 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x21dfa50_0, 0, 4;
    %jmp T_0.37;
T_0.22 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x21dfa50_0, 0, 4;
    %jmp T_0.37;
T_0.23 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x21dfa50_0, 0, 4;
    %jmp T_0.37;
T_0.24 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x21dfa50_0, 0, 4;
    %jmp T_0.37;
T_0.25 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x21dfa50_0, 0, 4;
    %jmp T_0.37;
T_0.26 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x21dfa50_0, 0, 4;
    %jmp T_0.37;
T_0.27 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x21dfa50_0, 0, 4;
    %jmp T_0.37;
T_0.28 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x21dfa50_0, 0, 4;
    %jmp T_0.37;
T_0.29 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x21dfa50_0, 0, 4;
    %jmp T_0.37;
T_0.30 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x21dfa50_0, 0, 4;
    %jmp T_0.37;
T_0.31 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x21dfa50_0, 0, 4;
    %jmp T_0.37;
T_0.32 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x21dfa50_0, 0, 4;
    %jmp T_0.37;
T_0.33 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x21dfa50_0, 0, 4;
    %jmp T_0.37;
T_0.34 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x21dfa50_0, 0, 4;
    %jmp T_0.37;
T_0.35 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x21dfa50_0, 0, 4;
    %jmp T_0.37;
T_0.36 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x21dfa50_0, 0, 4;
    %jmp T_0.37;
T_0.37 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0;
    .scope S_0x218e270;
T_1 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x21e0d60_0, 0, 4;
    %end;
    .thread T_1;
    .scope S_0x218e270;
T_2 ;
    %wait E_0x216c730;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x21e0770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x21e0480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x21e05d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x21e03c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x21dfeb0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x21dfdb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x21e0030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x21e00f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x21e08f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x21e0830_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x21e0200_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x21dff70_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x21e0690_0, 0;
    %load/vec4 v0x21e0d60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %jmp T_2.16;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x21e0770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x21e0480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x21e03c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x21dfeb0_0, 0;
    %jmp T_2.16;
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x21e0030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x21e00f0_0, 0;
    %jmp T_2.16;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x21e0770_0, 0;
    %jmp T_2.16;
T_2.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x21dfeb0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x21dff70_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x21e0690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x21e0030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x21e00f0_0, 0;
    %jmp T_2.16;
T_2.4 ;
    %pushi/vec4 14, 0, 6;
    %assign/vec4 v0x21dfdb0_0, 0;
    %jmp T_2.16;
T_2.5 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x21dff70_0, 0;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v0x21dfdb0_0, 0;
    %jmp T_2.16;
T_2.6 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x21dff70_0, 0;
    %load/vec4 v0x21e02e0_0;
    %assign/vec4 v0x21dfdb0_0, 0;
    %jmp T_2.16;
T_2.7 ;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v0x21dfdb0_0, 0;
    %jmp T_2.16;
T_2.8 ;
    %load/vec4 v0x21e0e30_0;
    %nor/r;
    %assign/vec4 v0x21e0770_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x21dff70_0, 0;
    %pushi/vec4 34, 0, 6;
    %assign/vec4 v0x21dfdb0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x21e0690_0, 0;
    %jmp T_2.16;
T_2.9 ;
    %jmp T_2.16;
T_2.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x21e05d0_0, 0;
    %jmp T_2.16;
T_2.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x21e08f0_0, 0;
    %jmp T_2.16;
T_2.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x21e08f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x21e0830_0, 0;
    %jmp T_2.16;
T_2.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x21e08f0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x21e0200_0, 0;
    %jmp T_2.16;
T_2.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x21e08f0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x21e0200_0, 0;
    %jmp T_2.16;
T_2.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x21e0770_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x21e0690_0, 0;
    %jmp T_2.16;
T_2.16 ;
    %pop/vec4 1;
    %load/vec4 v0x21e0cc0_0;
    %assign/vec4 v0x21e0d60_0, 0;
    %load/vec4 v0x21e0d60_0;
    %assign/vec4 v0x21e0a50_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x21e11b0;
T_3 ;
    %pushi/vec4 14, 0, 6;
    %store/vec4 v0x21e26a0_0, 0, 6;
    %pushi/vec4 14, 0, 6;
    %store/vec4 v0x21e1b90_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e27e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e2310_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x21e23b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x21e2740_0;
    %pushi/vec4 1769472, 0, 21;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e2560_0, 0, 1;
    %vpi_call 2 104 "$display", "IF phase broken." {0 0 0};
T_3.0 ;
    %end;
    .thread T_3;
    .scope S_0x21e11b0;
T_4 ;
    %delay 5, 0;
    %load/vec4 v0x21e2310_0;
    %nor/r;
    %store/vec4 v0x21e2310_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x21e11b0;
T_5 ;
    %wait E_0x21e15e0;
    %load/vec4 v0x21e2000_0;
    %load/vec4 v0x21e1d00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x21e1e60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x21e1c30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x21e1730_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x21e1900_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x21e19d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x21e21a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x21e20d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x21e1800_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x21e1f30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x21e1ac0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x21e1620_0;
    %concat/vec4; draw_concat_vec4
    %cassign/vec4 v0x21e2740_0;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x21e11b0;
T_6 ;
    %wait E_0x214a8a0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e2600_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21e2560_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x21e23b0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x21e2740_0;
    %pushi/vec4 49152, 0, 21;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e2560_0, 0, 1;
    %vpi_call 2 129 "$display", "XORI ID phase broken." {0 0 0};
T_6.0 ;
    %delay 10, 0;
    %load/vec4 v0x21e23b0_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x21e2740_0;
    %pushi/vec4 14, 0, 21;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e2560_0, 0, 1;
    %vpi_call 2 136 "$display", "XORI EX phase broken." {0 0 0};
T_6.2 ;
    %delay 10, 0;
    %load/vec4 v0x21e23b0_0;
    %pad/u 32;
    %pushi/vec4 11, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x21e2740_0;
    %pushi/vec4 8192, 0, 21;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e2560_0, 0, 1;
    %vpi_call 2 143 "$display", "XORI WB phase broken." {0 0 0};
T_6.4 ;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x21e26a0_0, 0, 6;
    %delay 10, 0;
    %load/vec4 v0x21e23b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x21e2740_0;
    %pushi/vec4 1769472, 0, 21;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e2560_0, 0, 1;
    %vpi_call 2 154 "$display", "IF phase broken." {0 0 0};
T_6.6 ;
    %delay 10, 0;
    %load/vec4 v0x21e23b0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x21e2740_0;
    %pushi/vec4 49152, 0, 21;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e2560_0, 0, 1;
    %vpi_call 2 161 "$display", "LW ID phase broken." {0 0 0};
T_6.8 ;
    %delay 10, 0;
    %load/vec4 v0x21e23b0_0;
    %pad/u 32;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x21e2740_0;
    %pushi/vec4 2080, 0, 21;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.10, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e2560_0, 0, 1;
    %vpi_call 2 167 "$display", "LW EX phase broken." {0 0 0};
T_6.10 ;
    %delay 10, 0;
    %load/vec4 v0x21e23b0_0;
    %pad/u 32;
    %pushi/vec4 9, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x21e2740_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.12, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e2560_0, 0, 1;
    %vpi_call 2 173 "$display", "LW MEM phase broken." {0 0 0};
T_6.12 ;
    %delay 10, 0;
    %load/vec4 v0x21e23b0_0;
    %pad/u 32;
    %pushi/vec4 12, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x21e2740_0;
    %pushi/vec4 12288, 0, 21;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.14, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e2560_0, 0, 1;
    %vpi_call 2 179 "$display", "LW WB phase broken." {0 0 0};
T_6.14 ;
    %pushi/vec4 43, 0, 6;
    %store/vec4 v0x21e26a0_0, 0, 6;
    %delay 10, 0;
    %load/vec4 v0x21e23b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x21e2740_0;
    %pushi/vec4 1769472, 0, 21;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.16, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e2560_0, 0, 1;
    %vpi_call 2 190 "$display", "IF phase broken." {0 0 0};
T_6.16 ;
    %delay 10, 0;
    %load/vec4 v0x21e23b0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x21e2740_0;
    %pushi/vec4 49152, 0, 21;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.18, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e2560_0, 0, 1;
    %vpi_call 2 196 "$display", "SW ID phase broken." {0 0 0};
T_6.18 ;
    %delay 10, 0;
    %load/vec4 v0x21e23b0_0;
    %pad/u 32;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x21e2740_0;
    %pushi/vec4 2080, 0, 21;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.20, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e2560_0, 0, 1;
    %vpi_call 2 202 "$display", "SW EX phase broken." {0 0 0};
T_6.20 ;
    %delay 10, 0;
    %load/vec4 v0x21e23b0_0;
    %pad/u 32;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x21e2740_0;
    %pushi/vec4 262144, 0, 21;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.22, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e2560_0, 0, 1;
    %vpi_call 2 208 "$display", "SW MEM phase broken." {0 0 0};
T_6.22 ;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0x21e26a0_0, 0, 6;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0x21e1b90_0, 0, 6;
    %delay 10, 0;
    %load/vec4 v0x21e23b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x21e2740_0;
    %pushi/vec4 1769472, 0, 21;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.24, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e2560_0, 0, 1;
    %vpi_call 2 220 "$display", "IF phase broken." {0 0 0};
T_6.24 ;
    %delay 10, 0;
    %load/vec4 v0x21e23b0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x21e2740_0;
    %pushi/vec4 49152, 0, 21;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.26, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e2560_0, 0, 1;
    %vpi_call 2 226 "$display", "ADD ID phase broken." {0 0 0};
T_6.26 ;
    %delay 10, 0;
    %load/vec4 v0x21e23b0_0;
    %pad/u 32;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x21e2740_0;
    %pushi/vec4 2080, 0, 21;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.28, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e2560_0, 0, 1;
    %vpi_call 2 232 "$display", "ADD EX phase broken." {0 0 0};
T_6.28 ;
    %delay 10, 0;
    %load/vec4 v0x21e23b0_0;
    %pad/u 32;
    %pushi/vec4 13, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x21e2740_0;
    %pushi/vec4 8256, 0, 21;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.30, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e2560_0, 0, 1;
    %vpi_call 2 238 "$display", "ADD WB phase broken." {0 0 0};
T_6.30 ;
    %pushi/vec4 34, 0, 6;
    %store/vec4 v0x21e26a0_0, 0, 6;
    %pushi/vec4 34, 0, 6;
    %store/vec4 v0x21e1b90_0, 0, 6;
    %delay 10, 0;
    %load/vec4 v0x21e23b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x21e2740_0;
    %pushi/vec4 1769472, 0, 21;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.32, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e2560_0, 0, 1;
    %vpi_call 2 248 "$display", "IF phase broken." {0 0 0};
T_6.32 ;
    %delay 10, 0;
    %load/vec4 v0x21e23b0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x21e2740_0;
    %pushi/vec4 49152, 0, 21;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.34, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e2560_0, 0, 1;
    %vpi_call 2 254 "$display", "SUB ID phase broken." {0 0 0};
T_6.34 ;
    %delay 10, 0;
    %load/vec4 v0x21e23b0_0;
    %pad/u 32;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x21e2740_0;
    %pushi/vec4 2082, 0, 21;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.36, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e2560_0, 0, 1;
    %vpi_call 2 260 "$display", "SUB EX phase broken." {0 0 0};
T_6.36 ;
    %delay 10, 0;
    %load/vec4 v0x21e23b0_0;
    %pad/u 32;
    %pushi/vec4 13, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x21e2740_0;
    %pushi/vec4 8256, 0, 21;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.38, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e2560_0, 0, 1;
    %vpi_call 2 266 "$display", "SUB WB phase broken." {0 0 0};
T_6.38 ;
    %pushi/vec4 42, 0, 6;
    %store/vec4 v0x21e26a0_0, 0, 6;
    %pushi/vec4 42, 0, 6;
    %store/vec4 v0x21e1b90_0, 0, 6;
    %delay 10, 0;
    %load/vec4 v0x21e23b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x21e2740_0;
    %pushi/vec4 1769472, 0, 21;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.40, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e2560_0, 0, 1;
    %vpi_call 2 278 "$display", "IF phase broken." {0 0 0};
T_6.40 ;
    %delay 10, 0;
    %load/vec4 v0x21e23b0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x21e2740_0;
    %pushi/vec4 49152, 0, 21;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.42, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e2560_0, 0, 1;
    %vpi_call 2 284 "$display", "SLT ID phase broken." {0 0 0};
T_6.42 ;
    %delay 10, 0;
    %load/vec4 v0x21e23b0_0;
    %pad/u 32;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x21e2740_0;
    %pushi/vec4 2090, 0, 21;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.44, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e2560_0, 0, 1;
    %vpi_call 2 290 "$display", "SLT EX phase broken." {0 0 0};
T_6.44 ;
    %delay 10, 0;
    %load/vec4 v0x21e23b0_0;
    %pad/u 32;
    %pushi/vec4 13, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x21e2740_0;
    %pushi/vec4 8256, 0, 21;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.46, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e2560_0, 0, 1;
    %vpi_call 2 296 "$display", "SLT WB phase broken." {0 0 0};
T_6.46 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0x21e26a0_0, 0, 6;
    %delay 10, 0;
    %load/vec4 v0x21e23b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x21e2740_0;
    %pushi/vec4 1769472, 0, 21;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.48, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e2560_0, 0, 1;
    %vpi_call 2 307 "$display", "IF phase broken." {0 0 0};
T_6.48 ;
    %delay 10, 0;
    %load/vec4 v0x21e23b0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x21e2740_0;
    %pushi/vec4 1048576, 0, 21;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.50, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e2560_0, 0, 1;
    %vpi_call 2 313 "$display", "JUMP ID phase broken." {0 0 0};
T_6.50 ;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v0x21e26a0_0, 0, 6;
    %delay 10, 0;
    %load/vec4 v0x21e23b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x21e2740_0;
    %pushi/vec4 1769472, 0, 21;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.52, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e2560_0, 0, 1;
    %vpi_call 2 324 "$display", "IF phase broken." {0 0 0};
T_6.52 ;
    %delay 10, 0;
    %load/vec4 v0x21e23b0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x21e2740_0;
    %pushi/vec4 1048576, 0, 21;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.54, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e2560_0, 0, 1;
    %vpi_call 2 330 "$display", "JAL ID phase broken." {0 0 0};
T_6.54 ;
    %delay 10, 0;
    %load/vec4 v0x21e23b0_0;
    %pad/u 32;
    %pushi/vec4 14, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x21e2740_0;
    %pushi/vec4 8320, 0, 21;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.56, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e2560_0, 0, 1;
    %vpi_call 2 336 "$display", "JAL WB phase broken." {0 0 0};
T_6.56 ;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0x21e26a0_0, 0, 6;
    %delay 10, 0;
    %load/vec4 v0x21e23b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x21e2740_0;
    %pushi/vec4 1769472, 0, 21;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.58, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e2560_0, 0, 1;
    %vpi_call 2 347 "$display", "IF phase broken." {0 0 0};
T_6.58 ;
    %delay 10, 0;
    %load/vec4 v0x21e23b0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x21e2740_0;
    %pushi/vec4 49152, 0, 21;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.60, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e2560_0, 0, 1;
    %vpi_call 2 353 "$display", "JR ID phase broken." {0 0 0};
T_6.60 ;
    %delay 10, 0;
    %load/vec4 v0x21e23b0_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x21e2740_0;
    %pushi/vec4 32, 0, 21;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.62, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e2560_0, 0, 1;
    %vpi_call 2 359 "$display", "JR EX phase broken." {0 0 0};
T_6.62 ;
    %delay 10, 0;
    %load/vec4 v0x21e23b0_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x21e2740_0;
    %pushi/vec4 1049088, 0, 21;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.64, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e2560_0, 0, 1;
    %vpi_call 2 365 "$display", "JR WB phase broken." {0 0 0};
T_6.64 ;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v0x21e26a0_0, 0, 6;
    %delay 10, 0;
    %load/vec4 v0x21e23b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x21e2740_0;
    %pushi/vec4 1769472, 0, 21;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.66, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e2560_0, 0, 1;
    %vpi_call 2 376 "$display", "IF phase broken." {0 0 0};
T_6.66 ;
    %delay 10, 0;
    %load/vec4 v0x21e23b0_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x21e2740_0;
    %pushi/vec4 116992, 0, 21;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.68, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e2560_0, 0, 1;
    %vpi_call 2 382 "$display", "BNE ID phase broken." {0 0 0};
T_6.68 ;
    %delay 10, 0;
    %load/vec4 v0x21e23b0_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x21e2740_0;
    %load/vec4 v0x21e27e0_0;
    %nor/r;
    %concati/vec4 1570, 0, 20;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.70, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e2560_0, 0, 1;
    %vpi_call 2 388 "$display", "BNE EX phase broken." {0 0 0};
T_6.70 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21e2600_0, 0, 1;
    %vpi_call 2 392 "$finish" {0 0 0};
    %jmp T_6;
    .thread T_6;
    .scope S_0x215e120;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e37b0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21e37b0_0, 0, 1;
    %delay 10000, 0;
    %end;
    .thread T_7;
    .scope S_0x215e120;
T_8 ;
    %wait E_0x215e6e0;
    %load/vec4 v0x21e39e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %vpi_call 2 67 "$display", "\012\033[32mDUT passed?: %b\033[37m\012", v0x21e39e0_0 {0 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call 2 69 "$display", "\012\033[31mDUT passed?: %b\033[37m\012", v0x21e39e0_0 {0 0 0};
T_8.1 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "fsm.t.v";
    "fsm.v";
    "fsmCommand.v";
