[INFO ODB-0227] LEF file: Nangate45/Nangate45.lef, created 22 layers, 27 vias, 135 library cells
[WARNING ORD-0011] Hierarchical flow (-hier) is currently in development and may cause multiple issues. Do not use in production environments.
[INFO IFP-0001] Added 714 rows of 5263 site FreePDK45_38x28_10R_NP_162NW_34O.
[INFO IFP-0100] Die BBox:  (  0.000  0.000 ) ( 1000.000 1000.000 ) um
[INFO IFP-0101] Core BBox: (  0.000  0.000 ) ( 999.970 999.600 ) um
[INFO IFP-0102] Core area:                       999570.012 um^2
[INFO IFP-0103] Total instances area:              1274.406 um^2
[INFO IFP-0104] Effective utilization:                0.001
[INFO IFP-0105] Number of instances:                    283
Found 0 macro blocks.
Using 2 tracks default min distance between IO pins.
[INFO PPL-0001] Number of available slots 12380
[INFO PPL-0002] Number of I/O             1
[INFO PPL-0003] Number of I/O w/sink      1
[INFO PPL-0004] Number of I/O w/o sink    0
[INFO PPL-0005] Slots per section         200
[INFO PPL-0008] Successfully assigned pins to sections.
[INFO PPL-0012] I/O nets HPWL: 500.17 um.
[INFO GPL-0001] ---- Initialize GPL Main Data Structures
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: (  0.190  1.400 ) um
[INFO GPL-0004] CoreBBox: (  0.000  0.000 ) ( 999.970 999.600 ) um
[INFO GPL-0036] Movable instances area:       1274.406 um^2
[INFO GPL-0037] Total instances area:         1274.406 um^2
[INFO GPL-0035] Pin density area adjust:        -0.339 um^2
[INFO GPL-0032] ---- Initialize Region: Top-level
[INFO GPL-0006] Number of instances:               283
[INFO GPL-0007] Movable instances:                 283
[INFO GPL-0008] Fixed instances:                     0
[INFO GPL-0009] Dummy instances:                     0
[INFO GPL-0010] Number of nets:                      6
[INFO GPL-0011] Number of pins:                    289
[INFO GPL-0012] Die BBox:  (  0.000  0.000 ) ( 1000.000 1000.000 ) um
[INFO GPL-0013] Core BBox: (  0.000  0.000 ) ( 999.970 999.600 ) um
[INFO GPL-0016] Core area:                  999570.012 um^2
[INFO GPL-0014] Region name: top-level.
[INFO GPL-0015] Region area:                999570.012 um^2
[INFO GPL-0017] Fixed instances area:            0.000 um^2
[INFO GPL-0018] Movable instances area:       1274.067 um^2
[INFO GPL-0019] Utilization:                     0.127 %
[INFO GPL-0020] Standard cells area:          1274.067 um^2
[INFO GPL-0021] Large instances area:            0.000 um^2
[INFO GPL-0005] ---- Execute Conjugate Gradient Initial Placement.
[INFO GPL-0051] Source of initial instance position counters:
	Odb location = 0	Core center = 283	Region center = 0
[InitialPlace]  Iter: 1 conjugate gradient residual: 0.00000010 HPWL: 3046720
[InitialPlace]  Iter: 2 conjugate gradient residual: 0.00000009 HPWL: 74682
[InitialPlace]  Iter: 3 conjugate gradient residual: 0.00000008 HPWL: 61445
[InitialPlace]  Iter: 4 conjugate gradient residual: 0.00000011 HPWL: 61447
[InitialPlace]  Iter: 5 conjugate gradient residual: 0.00000011 HPWL: 61445
Placement Analysis
---------------------------------
total displacement       6732.7 u
average displacement       23.8 u
max displacement           35.6 u
original HPWL               0.9 u
legalized HPWL            393.7 u
delta HPWL                44584 %

[INFO CTS-0050] Root buffer is CLKBUF_X3.
[INFO CTS-0051] Sink buffer is CLKBUF_X3.
[INFO CTS-0052] The following clock buffers will be used for CTS:
                    CLKBUF_X3
[INFO CTS-0049] Characterization buffer is CLKBUF_X3.
[INFO CTS-0007] Net "clk" found for clock "core".
[INFO CTS-0010]  Clock net "clk" has 4 sinks.
[INFO CTS-0010]  Clock net "h1/gclk5" has 134 sinks.
[INFO CTS-0010]  Clock net "h1/gclk2" has 36 sinks.
[INFO CTS-0011]  Clock net "gclk4" for macros has 1 sinks.
[INFO CTS-0011]  Clock net "gclk4_regs" for registers has 36 sinks.
[INFO CTS-0010]  Clock net "gclk3" has 36 sinks.
[INFO CTS-0010]  Clock net "gclk1" has 36 sinks.
[INFO CTS-0008] TritonCTS found 7 clock nets.
[INFO CTS-0097] Characterization used 1 buffer(s) types.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net clk.
[INFO CTS-0028]  Total number of sinks: 4.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 1.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0021]  Distance between buffers: 7 units (100 um).
[INFO CTS-0023]  Original sink region: [(1003215, 1966190), (1006445, 1982990)].
[INFO CTS-0024]  Normalized sink region: [(71.6582, 140.442), (71.8889, 141.642)].
[INFO CTS-0025]     Width:  0.2307.
[INFO CTS-0026]     Height: 1.2000.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 2
    Sub-region size: 0.2307 X 0.6000
[INFO CTS-0034]     Segment length (rounded): 1.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 4.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net h1\/gclk5.
[INFO CTS-0028]  Total number of sinks: 134.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 1.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0021]  Distance between buffers: 7 units (100 um).
[INFO CTS-0023]  Original sink region: [(938410, 1933230), (1067610, 1997970)].
[INFO CTS-0024]  Normalized sink region: [(67.0293, 138.088), (76.2579, 142.712)].
[INFO CTS-0025]     Width:  9.2286.
[INFO CTS-0026]     Height: 4.6243.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 67
    Sub-region size: 4.6143 X 4.6243
[INFO CTS-0034]     Segment length (rounded): 2.
 Level 2
    Direction: Vertical
    Sinks per sub-region: 34
    Sub-region size: 4.6143 X 2.3121
[INFO CTS-0034]     Segment length (rounded): 1.
 Level 3
    Direction: Horizontal
    Sinks per sub-region: 17
    Sub-region size: 2.3071 X 2.3121
[INFO CTS-0034]     Segment length (rounded): 1.
 Level 4
    Direction: Vertical
    Sinks per sub-region: 9
    Sub-region size: 2.3071 X 1.1561
[INFO CTS-0034]     Segment length (rounded): 1.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 134.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net h1\/gclk2.
[INFO CTS-0028]  Total number of sinks: 36.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 1.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0021]  Distance between buffers: 7 units (100 um).
[INFO CTS-0023]  Original sink region: [(964250, 1955630), (1041770, 1997970)].
[INFO CTS-0024]  Normalized sink region: [(68.875, 139.688), (74.4121, 142.712)].
[INFO CTS-0025]     Width:  5.5371.
[INFO CTS-0026]     Height: 3.0243.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 18
    Sub-region size: 2.7686 X 3.0243
[INFO CTS-0034]     Segment length (rounded): 1.
 Level 2
    Direction: Vertical
    Sinks per sub-region: 9
    Sub-region size: 2.7686 X 1.5121
[INFO CTS-0034]     Segment length (rounded): 1.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 36.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net gclk4.
[INFO CTS-0028]  Total number of sinks: 1.
[INFO CTS-0029]  Macro  sinks will be clustered in groups of up to 4 and with maximum cluster diameter of 50.0 um.
[INFO CTS-0030]  Number of static layers: 1.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0021]  Distance between buffers: 7 units (100 um).
[INFO CTS-0023]  Original sink region: [(1006445, 1987750), (1006445, 1987750)].
[INFO CTS-0024]  Normalized sink region: [(71.8889, 141.982), (71.8889, 141.982)].
[INFO CTS-0025]     Width:  0.0000.
[INFO CTS-0026]     Height: 0.0000.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 1
    Sub-region size: 0.0000 X 0.0000
[INFO CTS-0034]     Segment length (rounded): 1.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 1.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net gclk4_regs.
[INFO CTS-0028]  Total number of sinks: 36.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 1.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0021]  Distance between buffers: 7 units (100 um).
[INFO CTS-0023]  Original sink region: [(957790, 1950030), (1048230, 1997970)].
[INFO CTS-0024]  Normalized sink region: [(68.4136, 139.288), (74.8736, 142.712)].
[INFO CTS-0025]     Width:  6.4600.
[INFO CTS-0026]     Height: 3.4243.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 18
    Sub-region size: 3.2300 X 3.4243
[INFO CTS-0034]     Segment length (rounded): 1.
 Level 2
    Direction: Vertical
    Sinks per sub-region: 9
    Sub-region size: 3.2300 X 1.7121
[INFO CTS-0034]     Segment length (rounded): 1.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 36.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net gclk3.
[INFO CTS-0028]  Total number of sinks: 36.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 1.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0021]  Distance between buffers: 7 units (100 um).
[INFO CTS-0023]  Original sink region: [(983630, 1975570), (1022390, 1997970)].
[INFO CTS-0024]  Normalized sink region: [(70.2593, 141.112), (73.0279, 142.712)].
[INFO CTS-0025]     Width:  2.7686.
[INFO CTS-0026]     Height: 1.6000.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 18
    Sub-region size: 1.3843 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
 Level 2
    Direction: Vertical
    Sinks per sub-region: 9
    Sub-region size: 1.3843 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 36.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net gclk1.
[INFO CTS-0028]  Total number of sinks: 36.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 1.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0021]  Distance between buffers: 7 units (100 um).
[INFO CTS-0023]  Original sink region: [(970710, 1964370), (1035310, 1997970)].
[INFO CTS-0024]  Normalized sink region: [(69.3364, 140.312), (73.9507, 142.712)].
[INFO CTS-0025]     Width:  4.6143.
[INFO CTS-0026]     Height: 2.4000.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 18
    Sub-region size: 2.3071 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
 Level 2
    Direction: Vertical
    Sinks per sub-region: 9
    Sub-region size: 2.3071 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 36.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 2:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 17 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 17 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:1, 6:4, 7:2, 8:1, 9:3, 10:2, 11:1, 12:1, 14:1..
[INFO CTS-0017]     Max level of the clock tree: 4.
[INFO CTS-0018]     Created 5 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 5 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 8:1, 9:1, 12:1..
[INFO CTS-0017]     Max level of the clock tree: 2.
[INFO CTS-0018]     Created 2 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 2 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 1:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 5 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 5 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2, 10:2..
[INFO CTS-0017]     Max level of the clock tree: 2.
[INFO CTS-0018]     Created 5 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 5 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 6:1, 9:2, 12:1..
[INFO CTS-0017]     Max level of the clock tree: 2.
[INFO CTS-0018]     Created 5 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 5 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 6:1, 9:1, 10:1, 11:1..
[INFO CTS-0017]     Max level of the clock tree: 2.
[INFO CTS-0098] Clock net "clk"
[INFO CTS-0099]  Sinks 4
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 26.98 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Dummy loads inserted 0
[INFO CTS-0098] Clock net "h1\/gclk5"
[INFO CTS-0099]  Sinks 149
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 27.56 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Dummy loads inserted 15
[INFO CTS-0098] Clock net "h1\/gclk2"
[INFO CTS-0099]  Sinks 39
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 19.51 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Dummy loads inserted 3
[INFO CTS-0124] Clock net "gclk4"
[INFO CTS-0125]  Sinks 1
[INFO CTS-0098] Clock net "gclk4_regs"
[INFO CTS-0099]  Sinks 38
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 20.63 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Dummy loads inserted 2
[INFO CTS-0098] Clock net "gclk3"
[INFO CTS-0099]  Sinks 39
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.38 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Dummy loads inserted 3
[INFO CTS-0098] Clock net "gclk1"
[INFO CTS-0099]  Sinks 39
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 17.25 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Dummy loads inserted 3
[INFO CTS-0033] Balancing latency for clock core
[DEBUG CTS-insertion delay] new delay buffer delaybuf_0_core is inserted at (1005383 1975061)
[DEBUG CTS-insertion delay] new delay buffer delaybuf_1_core is inserted at (1004321 1975143)
[DEBUG CTS-insertion delay] new delay buffer h1/delaybuf_2_core is inserted at (1004458 1963273)
[DEBUG CTS-insertion delay] new delay buffer h1/delaybuf_3_core is inserted at (1003836 1964731)
[DEBUG CTS-insertion delay] new delay buffer delaybuf_4_core is inserted at (1005080 1979315)
[DEBUG CTS-insertion delay] new delay buffer delaybuf_5_core is inserted at (1005080 1982815)
[DEBUG CTS-insertion delay] new delay buffer delaybuf_6_core is inserted at (1005080 1986315)
[INFO CTS-0036]  inserted 7 delay buffers
[INFO CTS-0037] Total number of delay buffers: 7
No differences found.
No differences found.
