$date
	Sun Oct 11 03:29:19 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 2 ! SP [1:0] $end
$var wire 2 " SFP [1:0] $end
$var wire 1 # R $end
$var wire 1 $ L $end
$var wire 1 % C $end
$var reg 1 & CLK $end
$var reg 1 ' LEFT $end
$var reg 1 ( RIGHT $end
$var reg 1 ) RST $end
$scope module J1 $end
$var wire 1 % C $end
$var wire 1 & CLK $end
$var wire 1 $ L $end
$var wire 1 ' LEFT $end
$var wire 1 # R $end
$var wire 1 ( RIGHT $end
$var wire 1 ) RST $end
$var wire 1 * SBF0 $end
$var wire 1 + SBF1 $end
$var wire 2 , SP [1:0] $end
$var wire 2 - SFP [1:0] $end
$var wire 1 . SB1 $end
$var wire 1 / SB0 $end
$scope module JuI $end
$var wire 1 & CLK $end
$var wire 1 * D $end
$var wire 1 ) RST $end
$var reg 1 / Q $end
$upscope $end
$scope module JuII $end
$var wire 1 & CLK $end
$var wire 1 + D $end
$var wire 1 ) RST $end
$var reg 1 . Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x/
x.
bx -
bx ,
x+
x*
0)
0(
0'
0&
x%
x$
x#
bx "
bx !
$end
#1
1+
1#
0/
b0 !
b0 ,
0.
0$
b10 "
b10 -
0*
0%
1&
1)
1(
#2
1$
1*
0#
b1 "
b1 -
0+
0&
0)
0(
1'
#3
b1 !
b1 ,
1/
1$
0%
b1 "
b1 -
1*
1&
1(
#4
1$
b1 "
b1 -
1*
0&
0(
0'
#5
0$
1%
b0 "
b0 -
0*
1&
1(
#6
0%
1$
b1 "
b1 -
1*
0&
0(
1'
#7
1&
1(
#8
1$
b1 "
b1 -
1*
0&
0(
0'
#9
0$
1%
b0 "
b0 -
0*
1&
1(
#10
0%
1$
b1 "
b1 -
1*
0&
0(
1'
#11
1&
1(
#12
1$
b1 "
b1 -
1*
0&
0(
0'
#13
0$
1%
b0 "
b0 -
0*
1&
1(
#14
0&
#15
0%
b10 "
b10 -
1+
1#
b0 !
b0 ,
0/
1&
#16
0&
