<stg><name>load_input_Pipeline_mem_rd</name>


<trans_list>

<trans id="35" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="31" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:1 %size_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %size

]]></Node>
<StgValue><ssdm name="size_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:2 %sext_ln9_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln9

]]></Node>
<StgValue><ssdm name="sext_ln9_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:3 %sext_ln9_cast = sext i62 %sext_ln9_read

]]></Node>
<StgValue><ssdm name="sext_ln9_cast"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_1, i32 0, i32 0, void @empty_2, i32 64, i32 0, void @empty_20, void @empty_19, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in1_stream, void @empty_14, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i31 0, i31 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
for.inc.i:0 %i_load = load i31 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="31">
<![CDATA[
for.inc.i:1 %zext_ln9 = zext i31 %i_load

]]></Node>
<StgValue><ssdm name="zext_ln9"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i:4 %icmp_ln9 = icmp_slt  i32 %zext_ln9, i32 %size_read

]]></Node>
<StgValue><ssdm name="icmp_ln9"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc.i:5 %add_ln9 = add i31 %i_load, i31 1

]]></Node>
<StgValue><ssdm name="add_ln9"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i:6 %br_ln9 = br i1 %icmp_ln9, void %load_input.exit.exitStub, void %for.inc.split.i

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split.i:3 %store_ln9 = store i31 %add_ln9, i31 %i

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.i:2 %gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln9_cast

]]></Node>
<StgValue><ssdm name="gmem0_addr"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split.i:1 %gmem0_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0">
<![CDATA[
load_input.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split.i:0 %specloopname_ln9 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln9"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split.i:2 %write_ln10 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %in1_stream, i32 %gmem0_addr_read

]]></Node>
<StgValue><ssdm name="write_ln10"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split.i:4 %br_ln9 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="39" name="gmem0" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem0"/></StgValue>
</port>
<port id="40" name="sext_ln9" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln9"/></StgValue>
</port>
<port id="41" name="size" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="size"/></StgValue>
</port>
<port id="42" name="in1_stream" dir="1" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="in1_stream"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="44" from="StgValue_43" to="i" fromId="43" toId="6">
</dataflow>
<dataflow id="46" from="_ssdm_op_Read.ap_auto.i32" to="size_read" fromId="45" toId="7">
</dataflow>
<dataflow id="47" from="size" to="size_read" fromId="41" toId="7">
</dataflow>
<dataflow id="49" from="_ssdm_op_Read.ap_auto.i62" to="sext_ln9_read" fromId="48" toId="8">
</dataflow>
<dataflow id="50" from="sext_ln9" to="sext_ln9_read" fromId="40" toId="8">
</dataflow>
<dataflow id="51" from="sext_ln9_read" to="sext_ln9_cast" fromId="8" toId="9">
</dataflow>
<dataflow id="53" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="52" toId="10">
</dataflow>
<dataflow id="54" from="gmem0" to="specinterface_ln0" fromId="39" toId="10">
</dataflow>
<dataflow id="56" from="empty_1" to="specinterface_ln0" fromId="55" toId="10">
</dataflow>
<dataflow id="58" from="StgValue_57" to="specinterface_ln0" fromId="57" toId="10">
</dataflow>
<dataflow id="59" from="StgValue_57" to="specinterface_ln0" fromId="57" toId="10">
</dataflow>
<dataflow id="61" from="empty_2" to="specinterface_ln0" fromId="60" toId="10">
</dataflow>
<dataflow id="63" from="StgValue_62" to="specinterface_ln0" fromId="62" toId="10">
</dataflow>
<dataflow id="64" from="StgValue_57" to="specinterface_ln0" fromId="57" toId="10">
</dataflow>
<dataflow id="66" from="empty_20" to="specinterface_ln0" fromId="65" toId="10">
</dataflow>
<dataflow id="68" from="empty_19" to="specinterface_ln0" fromId="67" toId="10">
</dataflow>
<dataflow id="69" from="empty_2" to="specinterface_ln0" fromId="60" toId="10">
</dataflow>
<dataflow id="71" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="10">
</dataflow>
<dataflow id="72" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="10">
</dataflow>
<dataflow id="73" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="10">
</dataflow>
<dataflow id="74" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="10">
</dataflow>
<dataflow id="75" from="empty_2" to="specinterface_ln0" fromId="60" toId="10">
</dataflow>
<dataflow id="76" from="empty_2" to="specinterface_ln0" fromId="60" toId="10">
</dataflow>
<dataflow id="78" from="StgValue_77" to="specinterface_ln0" fromId="77" toId="10">
</dataflow>
<dataflow id="79" from="StgValue_57" to="specinterface_ln0" fromId="57" toId="10">
</dataflow>
<dataflow id="80" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="52" toId="11">
</dataflow>
<dataflow id="81" from="in1_stream" to="specinterface_ln0" fromId="42" toId="11">
</dataflow>
<dataflow id="83" from="empty_14" to="specinterface_ln0" fromId="82" toId="11">
</dataflow>
<dataflow id="84" from="StgValue_57" to="specinterface_ln0" fromId="57" toId="11">
</dataflow>
<dataflow id="85" from="StgValue_57" to="specinterface_ln0" fromId="57" toId="11">
</dataflow>
<dataflow id="86" from="empty_2" to="specinterface_ln0" fromId="60" toId="11">
</dataflow>
<dataflow id="87" from="StgValue_57" to="specinterface_ln0" fromId="57" toId="11">
</dataflow>
<dataflow id="88" from="StgValue_57" to="specinterface_ln0" fromId="57" toId="11">
</dataflow>
<dataflow id="89" from="empty_2" to="specinterface_ln0" fromId="60" toId="11">
</dataflow>
<dataflow id="90" from="empty_2" to="specinterface_ln0" fromId="60" toId="11">
</dataflow>
<dataflow id="91" from="empty_2" to="specinterface_ln0" fromId="60" toId="11">
</dataflow>
<dataflow id="92" from="StgValue_57" to="specinterface_ln0" fromId="57" toId="11">
</dataflow>
<dataflow id="93" from="StgValue_57" to="specinterface_ln0" fromId="57" toId="11">
</dataflow>
<dataflow id="94" from="StgValue_57" to="specinterface_ln0" fromId="57" toId="11">
</dataflow>
<dataflow id="95" from="StgValue_57" to="specinterface_ln0" fromId="57" toId="11">
</dataflow>
<dataflow id="96" from="empty_2" to="specinterface_ln0" fromId="60" toId="11">
</dataflow>
<dataflow id="97" from="empty_2" to="specinterface_ln0" fromId="60" toId="11">
</dataflow>
<dataflow id="98" from="StgValue_77" to="specinterface_ln0" fromId="77" toId="11">
</dataflow>
<dataflow id="99" from="StgValue_57" to="specinterface_ln0" fromId="57" toId="11">
</dataflow>
<dataflow id="101" from="StgValue_100" to="store_ln0" fromId="100" toId="12">
</dataflow>
<dataflow id="102" from="i" to="store_ln0" fromId="6" toId="12">
</dataflow>
<dataflow id="103" from="i" to="i_load" fromId="6" toId="14">
</dataflow>
<dataflow id="104" from="i_load" to="zext_ln9" fromId="14" toId="15">
</dataflow>
<dataflow id="105" from="zext_ln9" to="icmp_ln9" fromId="15" toId="16">
</dataflow>
<dataflow id="106" from="size_read" to="icmp_ln9" fromId="7" toId="16">
</dataflow>
<dataflow id="107" from="i_load" to="add_ln9" fromId="14" toId="17">
</dataflow>
<dataflow id="109" from="StgValue_108" to="add_ln9" fromId="108" toId="17">
</dataflow>
<dataflow id="110" from="icmp_ln9" to="br_ln9" fromId="16" toId="18">
</dataflow>
<dataflow id="111" from="add_ln9" to="store_ln9" fromId="17" toId="19">
</dataflow>
<dataflow id="112" from="i" to="store_ln9" fromId="6" toId="19">
</dataflow>
<dataflow id="113" from="gmem0" to="gmem0_addr" fromId="39" toId="20">
</dataflow>
<dataflow id="114" from="sext_ln9_cast" to="gmem0_addr" fromId="9" toId="20">
</dataflow>
<dataflow id="116" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="115" toId="21">
</dataflow>
<dataflow id="117" from="StgValue_77" to="specpipeline_ln0" fromId="77" toId="21">
</dataflow>
<dataflow id="118" from="StgValue_57" to="specpipeline_ln0" fromId="57" toId="21">
</dataflow>
<dataflow id="119" from="StgValue_43" to="specpipeline_ln0" fromId="43" toId="21">
</dataflow>
<dataflow id="120" from="StgValue_57" to="specpipeline_ln0" fromId="57" toId="21">
</dataflow>
<dataflow id="122" from="p_str" to="specpipeline_ln0" fromId="121" toId="21">
</dataflow>
<dataflow id="124" from="_ssdm_op_Read.m_axi.p1i32" to="gmem0_addr_read" fromId="123" toId="22">
</dataflow>
<dataflow id="125" from="gmem0_addr" to="gmem0_addr_read" fromId="20" toId="22">
</dataflow>
<dataflow id="127" from="_ssdm_op_SpecLoopName" to="specloopname_ln9" fromId="126" toId="23">
</dataflow>
<dataflow id="129" from="empty_11" to="specloopname_ln9" fromId="128" toId="23">
</dataflow>
<dataflow id="131" from="_ssdm_op_Write.ap_fifo.volatile.i32P0A" to="write_ln10" fromId="130" toId="24">
</dataflow>
<dataflow id="132" from="in1_stream" to="write_ln10" fromId="42" toId="24">
</dataflow>
<dataflow id="133" from="gmem0_addr_read" to="write_ln10" fromId="22" toId="24">
</dataflow>
<dataflow id="134" from="icmp_ln9" to="StgValue_2" fromId="16" toId="2">
</dataflow>
<dataflow id="135" from="icmp_ln9" to="StgValue_3" fromId="16" toId="3">
</dataflow>
</dataflows>


</stg>
