$date
	Mon Jun 23 12:17:57 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_majority_gate $end
$scope module uut $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # c $end
$var wire 1 $ y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
0"
0!
$end
#10000
1#
#20000
1"
0#
#30000
1$
1#
#40000
0$
1!
0"
0#
#50000
1$
1#
#60000
1"
0#
#70000
1#
#80000
