{"M. Brady": [0, ["A direct execution architecture for Prolog?", ["M. Brady"], "https://doi.org/10.1145/75362.75399", 4, "micro", 1989]], "Pantung Wijaya": [0, ["Incremental foresighted local compaction", ["Pantung Wijaya", "Vicki H. Allan"], "https://doi.org/10.1145/75362.75415", 9, "micro", 1989]], "Yashwant K. Malaiya": [0, ["On inherent untestability of unaugmented microprogrammed control", ["Yashwant K. Malaiya"], "https://doi.org/10.1145/75362.75405", 9, "micro", 1989]], "Toshio Nakatani": [0, ["\"Combining\" as a compilation technique for VLIW architectures", ["Toshio Nakatani", "Kemal Ebcioglu"], "https://doi.org/10.1145/75362.75401", 13, "micro", 1989]], "Michael J. Flynn": [0, ["ASIC microprocessors", ["Michael J. Flynn", "Robert I. Winner"], "https://doi.org/10.1145/75362.75425", 7, "micro", 1989]], "John A. Nestor": [0, ["MIES: a microarchitecture design tool", ["John A. Nestor", "Bassel Soudan", "Zubair Mayet"], "https://doi.org/10.1145/75362.75422", 6, "micro", 1989]], "Edil S. Tavares Fernandes": [0, ["A model for microarchitecture structure evaluation", ["Edil S. Tavares Fernandes"], "https://doi.org/10.1145/75362.75424", 5, "micro", 1989]], "E. Sanchez": [0, ["A microprogramming teaching environment using the Macintosh computer", ["E. Sanchez"], "https://doi.org/10.1145/75362.75412", 8, "micro", 1989]], "A. J. van de Goor": [0, ["DOAS: an object oriented architecture supporting secure languages", ["A. J. van de Goor", "Henk Corporaal"], "https://doi.org/10.1145/75362.75409", 8, "micro", 1989]], "Fadi N. Sibai": [0, ["Design and performance measurements of a parallel machine for the unification algorithm", ["Fadi N. Sibai", "Karan L. Watson", "Mi Lu"], "https://doi.org/10.1145/75362.75398", 10, "micro", 1989]], "Rubin A. Parekhji": [0, ["Design methodology and microdiagnostics development for a self-checking microprocessor", ["Rubin A. Parekhji", "N. K. Nanda"], "https://doi.org/10.1145/75362.75403", 13, "micro", 1989]], "P.-H. Chang": [2.5462287339905743e-05, ["Forward semantic: a compiler-assisted instruction fetch method for heavily pipelined processors", ["P.-H. Chang", "Wen-mei W. Hwu"], "https://doi.org/10.1145/75362.75418", 11, "micro", 1989]], "Raj S. Katti": [0, ["Information structures in language directed architectures", ["Raj S. Katti", "L. Manwaring"], "https://doi.org/10.1145/75362.75408", 5, "micro", 1989]], "Yale N. Patt": [0, ["Microarchitecture choices (implementation of the VAX)", ["Yale N. Patt"], "https://doi.org/10.1145/75362.75421", 4, "micro", 1989]], "L. A. Kovacs": [0, ["Extended microcode error checking on a pipelined machine", ["L. A. Kovacs", "S. F. Gilli"], "https://doi.org/10.1145/75362.75404", 5, "micro", 1989]], "Hans Mulder": [0, ["Cost-effective design of application specific VLIW processors using the SCARCE framework", ["Hans Mulder", "R. J. Portier"], "https://doi.org/10.1145/75362.75400", 8, "micro", 1989], ["A flexible VLSI core for an adaptable architecture", ["Hans Mulder", "P. Stravers"], "https://doi.org/10.1145/75362.75423", 9, "micro", 1989]], "K. Lall": [0, ["A microprogrammed interpreter for concurrent Euclid", ["K. Lall", "J. William Atwood"], "https://doi.org/10.1145/75362.75396", 10, "micro", 1989]], "Monica Alderighi": [0, ["A computing unit for FFP function evaluation in support of correctness proofs", ["Monica Alderighi", "Giacomo R. Sechi", "Roberto Vaccaro", "Lorenzo Verdoscia"], "https://doi.org/10.1145/75362.75426", 10, "micro", 1989]], "A. Parker": [0, ["A VLSI based microprogramming evaluation system to support an instructional laboratory", ["A. Parker", "James O. Hamblen"], "https://doi.org/10.1145/75362.75413", 4, "micro", 1989]], "Jong-Jiann Shieh": [0, ["On reordering instruction streams for pipelined computers", ["Jong-Jiann Shieh", "Christos A. Papachristou"], "https://doi.org/10.1145/75362.75419", 8, "micro", 1989]], "Sergio DAngelo": [0, ["Definition of elementary arithmetic operations by using ACM", ["Sergio DAngelo", "Giacomo R. Sechi"], "https://doi.org/10.1145/75362.75414", 3, "micro", 1989]], "Patrick M. Lenders": [0, ["Microprogramming instruction systolic arrays", ["Patrick M. Lenders", "Heiko Schroder", "Peter E. Strazdins"], "https://doi.org/10.1145/75362.75402", 14, "micro", 1989]], "Colin C. Charlton": [0, ["A functional model of clocked microarchitectures", ["Colin C. Charlton", "D. Jackson", "Paul H. Leng"], "https://doi.org/10.1145/75362.75420", 6, "micro", 1989]], "Franco Gasperoni": [0, ["On optimal loop parallelization", ["Franco Gasperoni", "Uwe Schwiegelshohn", "Kemal Ebcioglu"], "https://doi.org/10.1145/75362.75411", 7, "micro", 1989]], "M. C. Ertem": [0, ["Multiple operation memory structures", ["M. C. Ertem"], "https://doi.org/10.1145/75362.75417", 7, "micro", 1989]], "J. L. Linn": [0, ["All example of using pseudofields to eliminate version shuffling in horizontal code compaction", ["J. L. Linn", "C. D. Ardoin"], "https://doi.org/10.1145/75362.75416", 9, "micro", 1989]], "Stephen J. Allan": [0, ["Functional languages in microcode compilers", ["Stephen J. Allan"], "https://doi.org/10.1145/75362.75397", 10, "micro", 1989]], "Giacomo R. Sechi": [0, ["Abstract computing machines", ["Giacomo R. Sechi"], "https://doi.org/10.1145/75362.75406", 15, "micro", 1989]], "Vicki H. Allan": [0, ["Peephole optimization as a targeting and coupling tool", ["Vicki H. Allan"], "https://doi.org/10.1145/75362.75407", 10, "micro", 1989]], "D. Liu": [0, ["A loop optimization technique based on scheduling table", ["D. Liu", "Wolfgang K. Giloi"], "https://doi.org/10.1145/75362.75410", 6, "micro", 1989]]}