library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.NUMERIC_STD.ALL;

entity fsm is
  port (
    RESET       : in  std_logic;
    CLK         : in  std_logic;
    producto    : in  std_logic_vector(1 downto 0);
    confirmar   : in  std_logic; -- switch aceptar
    LIGHT       : out std_logic;
    igual       : in  std_logic;
    menor       : in  std_logic;
    fijo        : out std_logic_vector(3 downto 0);
    vending     : out std_logic
  );
end fsm;

architecture behavioral of fsm is 
  type STATES is (S0, S1, S2);
  signal current_state: STATES;
  signal next_state: STATES;
  begin
  state_register: process (RESET, CLK)
  begin
    if RESET = '1' then
      current_state <= S0;
    elsif CLK'event and CLK = '1' then
      current_state <= next_state;
    end if;
  end process;
  end behavioral
