// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        rx_syms_i_address0,
        rx_syms_i_ce0,
        rx_syms_i_q0,
        rx_syms_q_address0,
        rx_syms_q_ce0,
        rx_syms_q_q0,
        decoded_bits_0_address0,
        decoded_bits_0_ce0,
        decoded_bits_0_we0,
        decoded_bits_0_d0,
        decoded_bits_1_address0,
        decoded_bits_1_ce0,
        decoded_bits_1_we0,
        decoded_bits_1_d0,
        preamble_errors_out,
        preamble_errors_out_ap_vld,
        grp_atan2_cordic_float_s_fu_422_p_din1,
        grp_atan2_cordic_float_s_fu_422_p_din2,
        grp_atan2_cordic_float_s_fu_422_p_dout0,
        grp_fu_814_p_din0,
        grp_fu_814_p_din1,
        grp_fu_814_p_opcode,
        grp_fu_814_p_dout0,
        grp_fu_814_p_ce,
        grp_fu_818_p_din0,
        grp_fu_818_p_din1,
        grp_fu_818_p_opcode,
        grp_fu_818_p_dout0,
        grp_fu_818_p_ce,
        grp_fu_822_p_din0,
        grp_fu_822_p_din1,
        grp_fu_822_p_opcode,
        grp_fu_822_p_dout0,
        grp_fu_822_p_ce,
        grp_fu_509_p_din0,
        grp_fu_509_p_din1,
        grp_fu_509_p_opcode,
        grp_fu_509_p_dout0,
        grp_fu_509_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [8:0] rx_syms_i_address0;
output   rx_syms_i_ce0;
input  [31:0] rx_syms_i_q0;
output  [8:0] rx_syms_q_address0;
output   rx_syms_q_ce0;
input  [31:0] rx_syms_q_q0;
output  [8:0] decoded_bits_0_address0;
output   decoded_bits_0_ce0;
output   decoded_bits_0_we0;
output  [4:0] decoded_bits_0_d0;
output  [8:0] decoded_bits_1_address0;
output   decoded_bits_1_ce0;
output   decoded_bits_1_we0;
output  [4:0] decoded_bits_1_d0;
output  [31:0] preamble_errors_out;
output   preamble_errors_out_ap_vld;
output  [31:0] grp_atan2_cordic_float_s_fu_422_p_din1;
output  [31:0] grp_atan2_cordic_float_s_fu_422_p_din2;
input  [31:0] grp_atan2_cordic_float_s_fu_422_p_dout0;
output  [31:0] grp_fu_814_p_din0;
output  [31:0] grp_fu_814_p_din1;
output  [0:0] grp_fu_814_p_opcode;
input  [31:0] grp_fu_814_p_dout0;
output   grp_fu_814_p_ce;
output  [31:0] grp_fu_818_p_din0;
output  [31:0] grp_fu_818_p_din1;
output  [0:0] grp_fu_818_p_opcode;
input  [31:0] grp_fu_818_p_dout0;
output   grp_fu_818_p_ce;
output  [31:0] grp_fu_822_p_din0;
output  [31:0] grp_fu_822_p_din1;
output  [1:0] grp_fu_822_p_opcode;
input  [31:0] grp_fu_822_p_dout0;
output   grp_fu_822_p_ce;
output  [31:0] grp_fu_509_p_din0;
output  [31:0] grp_fu_509_p_din1;
output  [4:0] grp_fu_509_p_opcode;
input  [0:0] grp_fu_509_p_dout0;
output   grp_fu_509_p_ce;

reg ap_idle;
reg rx_syms_i_ce0;
reg rx_syms_q_ce0;
reg decoded_bits_0_ce0;
reg decoded_bits_0_we0;
reg decoded_bits_1_ce0;
reg decoded_bits_1_we0;
reg preamble_errors_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter29;
reg    ap_enable_reg_pp0_iter30;
reg    ap_enable_reg_pp0_iter31;
reg    ap_enable_reg_pp0_iter32;
reg    ap_enable_reg_pp0_iter33;
reg    ap_enable_reg_pp0_iter34;
reg    ap_enable_reg_pp0_iter35;
reg    ap_enable_reg_pp0_iter36;
reg    ap_enable_reg_pp0_iter37;
reg    ap_enable_reg_pp0_iter38;
reg    ap_enable_reg_pp0_iter39;
reg    ap_enable_reg_pp0_iter40;
reg    ap_enable_reg_pp0_iter41;
reg    ap_enable_reg_pp0_iter42;
reg    ap_enable_reg_pp0_iter43;
reg    ap_enable_reg_pp0_iter44;
reg    ap_enable_reg_pp0_iter45;
reg    ap_enable_reg_pp0_iter46;
reg    ap_enable_reg_pp0_iter47;
reg    ap_enable_reg_pp0_iter48;
reg    ap_enable_reg_pp0_iter49;
reg    ap_enable_reg_pp0_iter50;
reg    ap_enable_reg_pp0_iter51;
reg    ap_enable_reg_pp0_iter52;
reg    ap_enable_reg_pp0_iter53;
reg    ap_enable_reg_pp0_iter54;
reg    ap_enable_reg_pp0_iter55;
reg    ap_enable_reg_pp0_iter56;
reg    ap_enable_reg_pp0_iter57;
reg    ap_enable_reg_pp0_iter58;
reg    ap_enable_reg_pp0_iter59;
reg    ap_enable_reg_pp0_iter60;
reg    ap_enable_reg_pp0_iter61;
reg    ap_enable_reg_pp0_iter62;
reg    ap_enable_reg_pp0_iter63;
reg    ap_enable_reg_pp0_iter64;
reg    ap_enable_reg_pp0_iter65;
reg    ap_enable_reg_pp0_iter66;
reg    ap_enable_reg_pp0_iter67;
reg    ap_enable_reg_pp0_iter68;
reg    ap_enable_reg_pp0_iter69;
reg    ap_enable_reg_pp0_iter70;
reg    ap_enable_reg_pp0_iter71;
reg    ap_enable_reg_pp0_iter72;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
wire    ap_block_state17_pp0_stage0_iter16;
wire    ap_block_state18_pp0_stage0_iter17;
wire    ap_block_state19_pp0_stage0_iter18;
wire    ap_block_state20_pp0_stage0_iter19;
wire    ap_block_state21_pp0_stage0_iter20;
wire    ap_block_state22_pp0_stage0_iter21;
wire    ap_block_state23_pp0_stage0_iter22;
wire    ap_block_state24_pp0_stage0_iter23;
wire    ap_block_state25_pp0_stage0_iter24;
wire    ap_block_state26_pp0_stage0_iter25;
wire    ap_block_state27_pp0_stage0_iter26;
wire    ap_block_state28_pp0_stage0_iter27;
wire    ap_block_state29_pp0_stage0_iter28;
wire    ap_block_state30_pp0_stage0_iter29;
wire    ap_block_state31_pp0_stage0_iter30;
wire    ap_block_state32_pp0_stage0_iter31;
wire    ap_block_state33_pp0_stage0_iter32;
wire    ap_block_state34_pp0_stage0_iter33;
wire    ap_block_state35_pp0_stage0_iter34;
wire    ap_block_state36_pp0_stage0_iter35;
wire    ap_block_state37_pp0_stage0_iter36;
wire    ap_block_state38_pp0_stage0_iter37;
wire    ap_block_state39_pp0_stage0_iter38;
wire    ap_block_state40_pp0_stage0_iter39;
wire    ap_block_state41_pp0_stage0_iter40;
wire    ap_block_state42_pp0_stage0_iter41;
wire    ap_block_state43_pp0_stage0_iter42;
wire    ap_block_state44_pp0_stage0_iter43;
wire    ap_block_state45_pp0_stage0_iter44;
wire    ap_block_state46_pp0_stage0_iter45;
wire    ap_block_state47_pp0_stage0_iter46;
wire    ap_block_state48_pp0_stage0_iter47;
wire    ap_block_state49_pp0_stage0_iter48;
wire    ap_block_state50_pp0_stage0_iter49;
wire    ap_block_state51_pp0_stage0_iter50;
wire    ap_block_state52_pp0_stage0_iter51;
wire    ap_block_state53_pp0_stage0_iter52;
wire    ap_block_state54_pp0_stage0_iter53;
wire    ap_block_state55_pp0_stage0_iter54;
wire    ap_block_state56_pp0_stage0_iter55;
wire    ap_block_state57_pp0_stage0_iter56;
wire    ap_block_state58_pp0_stage0_iter57;
wire    ap_block_state59_pp0_stage0_iter58;
wire    ap_block_state60_pp0_stage0_iter59;
wire    ap_block_state61_pp0_stage0_iter60;
wire    ap_block_state62_pp0_stage0_iter61;
wire    ap_block_state63_pp0_stage0_iter62;
wire    ap_block_state64_pp0_stage0_iter63;
wire    ap_block_state65_pp0_stage0_iter64;
wire    ap_block_state66_pp0_stage0_iter65;
wire    ap_block_state67_pp0_stage0_iter66;
wire    ap_block_state68_pp0_stage0_iter67;
wire    ap_block_state69_pp0_stage0_iter68;
wire    ap_block_state70_pp0_stage0_iter69;
wire    ap_block_state71_pp0_stage0_iter70;
wire    ap_block_state72_pp0_stage0_iter71;
wire    ap_block_state73_pp0_stage0_iter72;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln193_fu_309_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [1:0] g_bits_table_str_0_address0;
reg    g_bits_table_str_0_ce0;
wire   [4:0] g_bits_table_str_0_q0;
wire   [1:0] g_bits_table_str_0_address1;
reg    g_bits_table_str_0_ce1;
wire   [4:0] g_bits_table_str_0_q1;
wire   [1:0] g_bits_table_str_1_address0;
reg    g_bits_table_str_1_ce0;
wire   [4:0] g_bits_table_str_1_q0;
wire   [1:0] g_bits_table_str_1_address1;
reg    g_bits_table_str_1_ce1;
wire   [4:0] g_bits_table_str_1_q1;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln193_reg_1072;
reg   [0:0] icmp_ln193_reg_1072_pp0_iter1_reg;
reg   [0:0] icmp_ln193_reg_1072_pp0_iter2_reg;
reg   [0:0] icmp_ln193_reg_1072_pp0_iter3_reg;
reg   [0:0] icmp_ln193_reg_1072_pp0_iter4_reg;
reg   [0:0] icmp_ln193_reg_1072_pp0_iter5_reg;
reg   [0:0] icmp_ln193_reg_1072_pp0_iter6_reg;
reg   [0:0] icmp_ln193_reg_1072_pp0_iter7_reg;
reg   [0:0] icmp_ln193_reg_1072_pp0_iter8_reg;
reg   [0:0] icmp_ln193_reg_1072_pp0_iter9_reg;
reg   [0:0] icmp_ln193_reg_1072_pp0_iter10_reg;
reg   [0:0] icmp_ln193_reg_1072_pp0_iter11_reg;
reg   [0:0] icmp_ln193_reg_1072_pp0_iter12_reg;
reg   [0:0] icmp_ln193_reg_1072_pp0_iter13_reg;
reg   [0:0] icmp_ln193_reg_1072_pp0_iter14_reg;
reg   [0:0] icmp_ln193_reg_1072_pp0_iter15_reg;
reg   [0:0] icmp_ln193_reg_1072_pp0_iter16_reg;
reg   [0:0] icmp_ln193_reg_1072_pp0_iter17_reg;
reg   [0:0] icmp_ln193_reg_1072_pp0_iter18_reg;
reg   [0:0] icmp_ln193_reg_1072_pp0_iter19_reg;
reg   [0:0] icmp_ln193_reg_1072_pp0_iter20_reg;
reg   [0:0] icmp_ln193_reg_1072_pp0_iter21_reg;
reg   [0:0] icmp_ln193_reg_1072_pp0_iter22_reg;
reg   [0:0] icmp_ln193_reg_1072_pp0_iter23_reg;
reg   [0:0] icmp_ln193_reg_1072_pp0_iter24_reg;
reg   [0:0] icmp_ln193_reg_1072_pp0_iter25_reg;
reg   [0:0] icmp_ln193_reg_1072_pp0_iter26_reg;
reg   [0:0] icmp_ln193_reg_1072_pp0_iter27_reg;
reg   [0:0] icmp_ln193_reg_1072_pp0_iter28_reg;
reg   [0:0] icmp_ln193_reg_1072_pp0_iter29_reg;
reg   [0:0] icmp_ln193_reg_1072_pp0_iter30_reg;
reg   [0:0] icmp_ln193_reg_1072_pp0_iter31_reg;
reg   [0:0] icmp_ln193_reg_1072_pp0_iter32_reg;
reg   [0:0] icmp_ln193_reg_1072_pp0_iter33_reg;
reg   [0:0] icmp_ln193_reg_1072_pp0_iter34_reg;
reg   [0:0] icmp_ln193_reg_1072_pp0_iter35_reg;
reg   [0:0] icmp_ln193_reg_1072_pp0_iter36_reg;
reg   [0:0] icmp_ln193_reg_1072_pp0_iter37_reg;
reg   [0:0] icmp_ln193_reg_1072_pp0_iter38_reg;
reg   [0:0] icmp_ln193_reg_1072_pp0_iter39_reg;
reg   [0:0] icmp_ln193_reg_1072_pp0_iter40_reg;
reg   [0:0] icmp_ln193_reg_1072_pp0_iter41_reg;
reg   [0:0] icmp_ln193_reg_1072_pp0_iter42_reg;
reg   [0:0] icmp_ln193_reg_1072_pp0_iter43_reg;
reg   [0:0] icmp_ln193_reg_1072_pp0_iter44_reg;
reg   [0:0] icmp_ln193_reg_1072_pp0_iter45_reg;
reg   [0:0] icmp_ln193_reg_1072_pp0_iter46_reg;
reg   [0:0] icmp_ln193_reg_1072_pp0_iter47_reg;
reg   [0:0] icmp_ln193_reg_1072_pp0_iter48_reg;
reg   [0:0] icmp_ln193_reg_1072_pp0_iter49_reg;
reg   [0:0] icmp_ln193_reg_1072_pp0_iter50_reg;
reg   [0:0] icmp_ln193_reg_1072_pp0_iter51_reg;
reg   [0:0] icmp_ln193_reg_1072_pp0_iter52_reg;
reg   [0:0] icmp_ln193_reg_1072_pp0_iter53_reg;
reg   [0:0] icmp_ln193_reg_1072_pp0_iter54_reg;
reg   [0:0] icmp_ln193_reg_1072_pp0_iter55_reg;
reg   [0:0] icmp_ln193_reg_1072_pp0_iter56_reg;
reg   [0:0] icmp_ln193_reg_1072_pp0_iter57_reg;
reg   [0:0] icmp_ln193_reg_1072_pp0_iter58_reg;
reg   [0:0] icmp_ln193_reg_1072_pp0_iter59_reg;
reg   [0:0] icmp_ln193_reg_1072_pp0_iter60_reg;
reg   [0:0] icmp_ln193_reg_1072_pp0_iter61_reg;
reg   [0:0] icmp_ln193_reg_1072_pp0_iter62_reg;
reg   [0:0] icmp_ln193_reg_1072_pp0_iter63_reg;
reg   [0:0] icmp_ln193_reg_1072_pp0_iter64_reg;
reg   [0:0] icmp_ln193_reg_1072_pp0_iter65_reg;
reg   [0:0] icmp_ln193_reg_1072_pp0_iter66_reg;
reg   [0:0] icmp_ln193_reg_1072_pp0_iter67_reg;
reg   [0:0] icmp_ln193_reg_1072_pp0_iter68_reg;
reg   [0:0] icmp_ln193_reg_1072_pp0_iter69_reg;
reg   [0:0] icmp_ln193_reg_1072_pp0_iter70_reg;
wire   [63:0] k_cast16_fu_321_p1;
reg   [63:0] k_cast16_reg_1076;
reg   [63:0] k_cast16_reg_1076_pp0_iter1_reg;
reg   [63:0] k_cast16_reg_1076_pp0_iter2_reg;
reg   [63:0] k_cast16_reg_1076_pp0_iter3_reg;
reg   [63:0] k_cast16_reg_1076_pp0_iter4_reg;
reg   [63:0] k_cast16_reg_1076_pp0_iter5_reg;
reg   [63:0] k_cast16_reg_1076_pp0_iter6_reg;
reg   [63:0] k_cast16_reg_1076_pp0_iter7_reg;
reg   [63:0] k_cast16_reg_1076_pp0_iter8_reg;
reg   [63:0] k_cast16_reg_1076_pp0_iter9_reg;
reg   [63:0] k_cast16_reg_1076_pp0_iter10_reg;
reg   [63:0] k_cast16_reg_1076_pp0_iter11_reg;
reg   [63:0] k_cast16_reg_1076_pp0_iter12_reg;
reg   [63:0] k_cast16_reg_1076_pp0_iter13_reg;
reg   [63:0] k_cast16_reg_1076_pp0_iter14_reg;
reg   [63:0] k_cast16_reg_1076_pp0_iter15_reg;
reg   [63:0] k_cast16_reg_1076_pp0_iter16_reg;
reg   [63:0] k_cast16_reg_1076_pp0_iter17_reg;
reg   [63:0] k_cast16_reg_1076_pp0_iter18_reg;
reg   [63:0] k_cast16_reg_1076_pp0_iter19_reg;
reg   [63:0] k_cast16_reg_1076_pp0_iter20_reg;
reg   [63:0] k_cast16_reg_1076_pp0_iter21_reg;
reg   [63:0] k_cast16_reg_1076_pp0_iter22_reg;
reg   [63:0] k_cast16_reg_1076_pp0_iter23_reg;
reg   [63:0] k_cast16_reg_1076_pp0_iter24_reg;
reg   [63:0] k_cast16_reg_1076_pp0_iter25_reg;
reg   [63:0] k_cast16_reg_1076_pp0_iter26_reg;
reg   [63:0] k_cast16_reg_1076_pp0_iter27_reg;
reg   [63:0] k_cast16_reg_1076_pp0_iter28_reg;
reg   [63:0] k_cast16_reg_1076_pp0_iter29_reg;
reg   [63:0] k_cast16_reg_1076_pp0_iter30_reg;
reg   [63:0] k_cast16_reg_1076_pp0_iter31_reg;
reg   [63:0] k_cast16_reg_1076_pp0_iter32_reg;
reg   [63:0] k_cast16_reg_1076_pp0_iter33_reg;
reg   [63:0] k_cast16_reg_1076_pp0_iter34_reg;
reg   [63:0] k_cast16_reg_1076_pp0_iter35_reg;
reg   [63:0] k_cast16_reg_1076_pp0_iter36_reg;
reg   [63:0] k_cast16_reg_1076_pp0_iter37_reg;
reg   [63:0] k_cast16_reg_1076_pp0_iter38_reg;
reg   [63:0] k_cast16_reg_1076_pp0_iter39_reg;
reg   [63:0] k_cast16_reg_1076_pp0_iter40_reg;
reg   [63:0] k_cast16_reg_1076_pp0_iter41_reg;
reg   [63:0] k_cast16_reg_1076_pp0_iter42_reg;
reg   [63:0] k_cast16_reg_1076_pp0_iter43_reg;
reg   [63:0] k_cast16_reg_1076_pp0_iter44_reg;
reg   [63:0] k_cast16_reg_1076_pp0_iter45_reg;
reg   [63:0] k_cast16_reg_1076_pp0_iter46_reg;
reg   [63:0] k_cast16_reg_1076_pp0_iter47_reg;
reg   [63:0] k_cast16_reg_1076_pp0_iter48_reg;
reg   [63:0] k_cast16_reg_1076_pp0_iter49_reg;
reg   [63:0] k_cast16_reg_1076_pp0_iter50_reg;
reg   [63:0] k_cast16_reg_1076_pp0_iter51_reg;
reg   [63:0] k_cast16_reg_1076_pp0_iter52_reg;
reg   [63:0] k_cast16_reg_1076_pp0_iter53_reg;
reg   [63:0] k_cast16_reg_1076_pp0_iter54_reg;
reg   [63:0] k_cast16_reg_1076_pp0_iter55_reg;
reg   [63:0] k_cast16_reg_1076_pp0_iter56_reg;
reg   [63:0] k_cast16_reg_1076_pp0_iter57_reg;
reg   [63:0] k_cast16_reg_1076_pp0_iter58_reg;
reg   [63:0] k_cast16_reg_1076_pp0_iter59_reg;
reg   [63:0] k_cast16_reg_1076_pp0_iter60_reg;
reg   [63:0] k_cast16_reg_1076_pp0_iter61_reg;
reg   [63:0] k_cast16_reg_1076_pp0_iter62_reg;
reg   [63:0] k_cast16_reg_1076_pp0_iter63_reg;
reg   [63:0] k_cast16_reg_1076_pp0_iter64_reg;
reg   [63:0] k_cast16_reg_1076_pp0_iter65_reg;
reg   [63:0] k_cast16_reg_1076_pp0_iter66_reg;
reg   [63:0] k_cast16_reg_1076_pp0_iter67_reg;
reg   [63:0] k_cast16_reg_1076_pp0_iter68_reg;
reg   [63:0] k_cast16_reg_1076_pp0_iter69_reg;
reg   [63:0] k_cast16_reg_1076_pp0_iter70_reg;
reg   [63:0] k_cast16_reg_1076_pp0_iter71_reg;
wire   [0:0] icmp_ln211_fu_337_p2;
reg   [0:0] icmp_ln211_reg_1096;
reg   [0:0] icmp_ln211_reg_1096_pp0_iter1_reg;
reg   [0:0] icmp_ln211_reg_1096_pp0_iter2_reg;
reg   [0:0] icmp_ln211_reg_1096_pp0_iter3_reg;
reg   [0:0] icmp_ln211_reg_1096_pp0_iter4_reg;
reg   [0:0] icmp_ln211_reg_1096_pp0_iter5_reg;
reg   [0:0] icmp_ln211_reg_1096_pp0_iter6_reg;
reg   [0:0] icmp_ln211_reg_1096_pp0_iter7_reg;
reg   [0:0] icmp_ln211_reg_1096_pp0_iter8_reg;
reg   [0:0] icmp_ln211_reg_1096_pp0_iter9_reg;
reg   [0:0] icmp_ln211_reg_1096_pp0_iter10_reg;
reg   [0:0] icmp_ln211_reg_1096_pp0_iter11_reg;
reg   [0:0] icmp_ln211_reg_1096_pp0_iter12_reg;
reg   [0:0] icmp_ln211_reg_1096_pp0_iter13_reg;
reg   [0:0] icmp_ln211_reg_1096_pp0_iter14_reg;
reg   [0:0] icmp_ln211_reg_1096_pp0_iter15_reg;
reg   [0:0] icmp_ln211_reg_1096_pp0_iter16_reg;
reg   [0:0] icmp_ln211_reg_1096_pp0_iter17_reg;
reg   [0:0] icmp_ln211_reg_1096_pp0_iter18_reg;
reg   [0:0] icmp_ln211_reg_1096_pp0_iter19_reg;
reg   [0:0] icmp_ln211_reg_1096_pp0_iter20_reg;
reg   [0:0] icmp_ln211_reg_1096_pp0_iter21_reg;
reg   [0:0] icmp_ln211_reg_1096_pp0_iter22_reg;
reg   [0:0] icmp_ln211_reg_1096_pp0_iter23_reg;
reg   [0:0] icmp_ln211_reg_1096_pp0_iter24_reg;
reg   [0:0] icmp_ln211_reg_1096_pp0_iter25_reg;
reg   [0:0] icmp_ln211_reg_1096_pp0_iter26_reg;
reg   [0:0] icmp_ln211_reg_1096_pp0_iter27_reg;
reg   [0:0] icmp_ln211_reg_1096_pp0_iter28_reg;
reg   [0:0] icmp_ln211_reg_1096_pp0_iter29_reg;
reg   [0:0] icmp_ln211_reg_1096_pp0_iter30_reg;
reg   [0:0] icmp_ln211_reg_1096_pp0_iter31_reg;
reg   [0:0] icmp_ln211_reg_1096_pp0_iter32_reg;
reg   [0:0] icmp_ln211_reg_1096_pp0_iter33_reg;
reg   [0:0] icmp_ln211_reg_1096_pp0_iter34_reg;
reg   [0:0] icmp_ln211_reg_1096_pp0_iter35_reg;
reg   [0:0] icmp_ln211_reg_1096_pp0_iter36_reg;
reg   [0:0] icmp_ln211_reg_1096_pp0_iter37_reg;
reg   [0:0] icmp_ln211_reg_1096_pp0_iter38_reg;
reg   [0:0] icmp_ln211_reg_1096_pp0_iter39_reg;
reg   [0:0] icmp_ln211_reg_1096_pp0_iter40_reg;
reg   [0:0] icmp_ln211_reg_1096_pp0_iter41_reg;
reg   [0:0] icmp_ln211_reg_1096_pp0_iter42_reg;
reg   [0:0] icmp_ln211_reg_1096_pp0_iter43_reg;
reg   [0:0] icmp_ln211_reg_1096_pp0_iter44_reg;
reg   [0:0] icmp_ln211_reg_1096_pp0_iter45_reg;
reg   [0:0] icmp_ln211_reg_1096_pp0_iter46_reg;
reg   [0:0] icmp_ln211_reg_1096_pp0_iter47_reg;
reg   [0:0] icmp_ln211_reg_1096_pp0_iter48_reg;
reg   [0:0] icmp_ln211_reg_1096_pp0_iter49_reg;
reg   [0:0] icmp_ln211_reg_1096_pp0_iter50_reg;
reg   [0:0] icmp_ln211_reg_1096_pp0_iter51_reg;
reg   [0:0] icmp_ln211_reg_1096_pp0_iter52_reg;
reg   [0:0] icmp_ln211_reg_1096_pp0_iter53_reg;
reg   [0:0] icmp_ln211_reg_1096_pp0_iter54_reg;
reg   [0:0] icmp_ln211_reg_1096_pp0_iter55_reg;
reg   [0:0] icmp_ln211_reg_1096_pp0_iter56_reg;
reg   [0:0] icmp_ln211_reg_1096_pp0_iter57_reg;
reg   [0:0] icmp_ln211_reg_1096_pp0_iter58_reg;
reg   [0:0] icmp_ln211_reg_1096_pp0_iter59_reg;
reg   [0:0] icmp_ln211_reg_1096_pp0_iter60_reg;
reg   [0:0] icmp_ln211_reg_1096_pp0_iter61_reg;
reg   [0:0] icmp_ln211_reg_1096_pp0_iter62_reg;
reg   [0:0] icmp_ln211_reg_1096_pp0_iter63_reg;
reg   [0:0] icmp_ln211_reg_1096_pp0_iter64_reg;
reg   [0:0] icmp_ln211_reg_1096_pp0_iter65_reg;
reg   [0:0] icmp_ln211_reg_1096_pp0_iter66_reg;
reg   [0:0] icmp_ln211_reg_1096_pp0_iter67_reg;
reg   [0:0] icmp_ln211_reg_1096_pp0_iter68_reg;
reg   [0:0] icmp_ln211_reg_1096_pp0_iter69_reg;
reg   [0:0] icmp_ln211_reg_1096_pp0_iter70_reg;
reg   [0:0] icmp_ln211_reg_1096_pp0_iter71_reg;
reg   [31:0] rx_phase_rad_reg_1112;
reg   [31:0] rx_phase_rad_reg_1112_pp0_iter53_reg;
reg   [31:0] rx_phase_rad_reg_1112_pp0_iter54_reg;
reg   [31:0] rx_phase_rad_reg_1112_pp0_iter55_reg;
reg   [31:0] rx_phase_rad_reg_1112_pp0_iter56_reg;
reg   [31:0] rx_phase_rad_reg_1112_pp0_iter57_reg;
reg   [31:0] rx_phase_rad_reg_1112_pp0_iter58_reg;
reg   [31:0] x_assign9_reg_1120;
wire   [31:0] bitcast_ln354_fu_367_p1;
reg   [31:0] bitcast_ln354_reg_1125;
reg   [31:0] bitcast_ln354_reg_1125_pp0_iter59_reg;
reg   [31:0] bitcast_ln354_reg_1125_pp0_iter60_reg;
reg   [31:0] bitcast_ln354_reg_1125_pp0_iter61_reg;
wire   [0:0] icmp_ln199_fu_382_p2;
reg   [0:0] icmp_ln199_reg_1132;
reg   [0:0] icmp_ln199_reg_1132_pp0_iter59_reg;
reg   [0:0] icmp_ln199_reg_1132_pp0_iter60_reg;
reg   [0:0] icmp_ln199_reg_1132_pp0_iter61_reg;
wire   [0:0] icmp_ln199_1_fu_388_p2;
reg   [0:0] icmp_ln199_1_reg_1137;
reg   [0:0] icmp_ln199_1_reg_1137_pp0_iter59_reg;
reg   [0:0] icmp_ln199_1_reg_1137_pp0_iter60_reg;
reg   [0:0] icmp_ln199_1_reg_1137_pp0_iter61_reg;
reg   [31:0] x_assign_1_reg_1142;
wire   [31:0] bitcast_ln354_1_fu_413_p1;
reg   [31:0] bitcast_ln354_1_reg_1147;
reg   [31:0] bitcast_ln354_1_reg_1147_pp0_iter61_reg;
reg   [31:0] bitcast_ln354_1_reg_1147_pp0_iter62_reg;
reg   [31:0] bitcast_ln354_1_reg_1147_pp0_iter63_reg;
wire   [0:0] icmp_ln199_2_fu_428_p2;
reg   [0:0] icmp_ln199_2_reg_1154;
reg   [0:0] icmp_ln199_2_reg_1154_pp0_iter61_reg;
reg   [0:0] icmp_ln199_2_reg_1154_pp0_iter62_reg;
reg   [0:0] icmp_ln199_2_reg_1154_pp0_iter63_reg;
wire   [0:0] icmp_ln199_3_fu_434_p2;
reg   [0:0] icmp_ln199_3_reg_1159;
reg   [0:0] icmp_ln199_3_reg_1159_pp0_iter61_reg;
reg   [0:0] icmp_ln199_3_reg_1159_pp0_iter62_reg;
reg   [0:0] icmp_ln199_3_reg_1159_pp0_iter63_reg;
reg   [31:0] x_assign_2_reg_1164;
wire   [31:0] select_ln199_fu_450_p3;
reg   [31:0] select_ln199_reg_1169;
reg   [31:0] select_ln199_reg_1169_pp0_iter63_reg;
wire   [31:0] bitcast_ln354_2_fu_476_p1;
reg   [31:0] bitcast_ln354_2_reg_1176;
reg   [31:0] bitcast_ln354_2_reg_1176_pp0_iter63_reg;
reg   [31:0] bitcast_ln354_2_reg_1176_pp0_iter64_reg;
reg   [31:0] bitcast_ln354_2_reg_1176_pp0_iter65_reg;
wire   [0:0] icmp_ln199_4_fu_491_p2;
reg   [0:0] icmp_ln199_4_reg_1183;
reg   [0:0] icmp_ln199_4_reg_1183_pp0_iter63_reg;
reg   [0:0] icmp_ln199_4_reg_1183_pp0_iter64_reg;
reg   [0:0] icmp_ln199_4_reg_1183_pp0_iter65_reg;
wire   [0:0] icmp_ln199_5_fu_497_p2;
reg   [0:0] icmp_ln199_5_reg_1188;
reg   [0:0] icmp_ln199_5_reg_1188_pp0_iter63_reg;
reg   [0:0] icmp_ln199_5_reg_1188_pp0_iter64_reg;
reg   [0:0] icmp_ln199_5_reg_1188_pp0_iter65_reg;
wire   [31:0] grp_fu_239_p2;
reg   [31:0] x_assign_s_reg_1193;
wire   [31:0] select_ln200_fu_544_p3;
reg   [31:0] select_ln200_reg_1198;
reg   [31:0] select_ln200_reg_1198_pp0_iter65_reg;
wire   [31:0] select_ln199_1_fu_561_p3;
reg   [31:0] select_ln199_1_reg_1205;
reg   [31:0] select_ln199_1_reg_1205_pp0_iter65_reg;
wire   [31:0] bitcast_ln354_3_fu_587_p1;
reg   [31:0] bitcast_ln354_3_reg_1212;
reg   [31:0] bitcast_ln354_3_reg_1212_pp0_iter65_reg;
reg   [31:0] bitcast_ln354_3_reg_1212_pp0_iter66_reg;
reg   [31:0] bitcast_ln354_3_reg_1212_pp0_iter67_reg;
wire   [0:0] icmp_ln199_6_fu_602_p2;
reg   [0:0] icmp_ln199_6_reg_1219;
reg   [0:0] icmp_ln199_6_reg_1219_pp0_iter65_reg;
reg   [0:0] icmp_ln199_6_reg_1219_pp0_iter66_reg;
reg   [0:0] icmp_ln199_6_reg_1219_pp0_iter67_reg;
wire   [0:0] icmp_ln199_7_fu_608_p2;
reg   [0:0] icmp_ln199_7_reg_1224;
reg   [0:0] icmp_ln199_7_reg_1224_pp0_iter65_reg;
reg   [0:0] icmp_ln199_7_reg_1224_pp0_iter66_reg;
reg   [0:0] icmp_ln199_7_reg_1224_pp0_iter67_reg;
wire   [0:0] and_ln200_2_fu_690_p2;
reg   [0:0] and_ln200_2_reg_1229;
reg   [0:0] and_ln200_2_reg_1229_pp0_iter67_reg;
reg   [0:0] and_ln200_2_reg_1229_pp0_iter68_reg;
reg   [0:0] and_ln200_2_reg_1229_pp0_iter69_reg;
wire   [31:0] select_ln200_1_fu_696_p3;
reg   [31:0] select_ln200_1_reg_1234;
reg   [31:0] select_ln200_1_reg_1234_pp0_iter67_reg;
wire   [31:0] select_ln199_2_fu_712_p3;
reg   [31:0] select_ln199_2_reg_1241;
reg   [31:0] select_ln199_2_reg_1241_pp0_iter67_reg;
wire   [0:0] and_ln200_4_fu_795_p2;
reg   [0:0] and_ln200_4_reg_1248;
reg   [0:0] and_ln200_4_reg_1248_pp0_iter69_reg;
wire   [31:0] select_ln200_2_fu_801_p3;
reg   [31:0] select_ln200_2_reg_1253;
wire   [31:0] select_ln199_3_fu_817_p3;
reg   [31:0] select_ln199_3_reg_1259;
wire   [0:0] icmp_ln200_10_fu_858_p2;
reg   [0:0] icmp_ln200_10_reg_1265;
wire   [0:0] icmp_ln200_11_fu_864_p2;
reg   [0:0] icmp_ln200_11_reg_1270;
wire   [0:0] icmp_ln200_12_fu_870_p2;
reg   [0:0] icmp_ln200_12_reg_1275;
wire   [0:0] icmp_ln200_13_fu_876_p2;
reg   [0:0] icmp_ln200_13_reg_1280;
wire   [1:0] select_ln200_4_fu_918_p3;
reg   [1:0] select_ln200_4_reg_1285;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln207_fu_926_p1;
wire   [63:0] zext_ln219_fu_995_p1;
reg   [31:0] preamble_errors_fu_92;
wire   [31:0] preamble_errors_3_fu_1040_p3;
wire    ap_loop_init;
reg   [9:0] k_fu_96;
wire   [9:0] add_ln193_fu_315_p2;
reg   [9:0] ap_sig_allocacmp_k_1;
wire    ap_block_pp0_stage0_01001;
wire   [31:0] grp_fu_234_p1;
wire   [31:0] grp_fu_244_p1;
wire   [31:0] grp_fu_249_p1;
wire   [31:0] grp_fu_254_p1;
wire   [3:0] tmp_fu_327_p4;
wire   [31:0] bitcast_ln315_fu_348_p1;
wire   [30:0] trunc_ln368_fu_351_p1;
wire   [31:0] p_Result_9_fu_359_p3;
wire   [7:0] tmp_s_fu_372_p4;
wire   [22:0] trunc_ln199_fu_355_p1;
wire   [31:0] bitcast_ln315_1_fu_394_p1;
wire   [30:0] trunc_ln368_1_fu_397_p1;
wire   [31:0] p_Result_9_1_fu_405_p3;
wire   [7:0] tmp_4_fu_418_p4;
wire   [22:0] trunc_ln199_1_fu_401_p1;
wire   [0:0] or_ln199_fu_440_p2;
wire   [0:0] and_ln199_fu_444_p2;
wire   [31:0] grp_fu_234_p2;
wire   [31:0] bitcast_ln315_2_fu_457_p1;
wire   [30:0] trunc_ln368_2_fu_460_p1;
wire   [31:0] p_Result_9_2_fu_468_p3;
wire   [7:0] tmp_9_fu_481_p4;
wire   [22:0] trunc_ln199_2_fu_464_p1;
wire   [31:0] bitcast_ln200_fu_503_p1;
wire   [7:0] tmp_2_fu_506_p4;
wire   [22:0] trunc_ln200_fu_516_p1;
wire   [0:0] icmp_ln200_1_fu_526_p2;
wire   [0:0] icmp_ln200_fu_520_p2;
wire   [0:0] or_ln200_1_fu_532_p2;
wire   [0:0] grp_fu_264_p2;
wire   [0:0] and_ln200_fu_538_p2;
wire   [0:0] or_ln199_1_fu_551_p2;
wire   [0:0] grp_fu_269_p2;
wire   [0:0] and_ln199_1_fu_555_p2;
wire   [31:0] grp_fu_244_p2;
wire   [31:0] bitcast_ln315_3_fu_568_p1;
wire   [30:0] trunc_ln368_3_fu_571_p1;
wire   [31:0] p_Result_9_3_fu_579_p3;
wire   [7:0] tmp_14_fu_592_p4;
wire   [22:0] trunc_ln199_3_fu_575_p1;
wire   [31:0] bitcast_ln200_1_fu_614_p1;
wire   [31:0] bitcast_ln200_2_fu_631_p1;
wire   [7:0] tmp_6_fu_617_p4;
wire   [22:0] trunc_ln200_1_fu_627_p1;
wire   [0:0] icmp_ln200_3_fu_654_p2;
wire   [0:0] icmp_ln200_2_fu_648_p2;
wire   [7:0] tmp_7_fu_634_p4;
wire   [22:0] trunc_ln200_2_fu_644_p1;
wire   [0:0] icmp_ln200_5_fu_672_p2;
wire   [0:0] icmp_ln200_4_fu_666_p2;
wire   [0:0] or_ln200_3_fu_678_p2;
wire   [0:0] or_ln200_2_fu_660_p2;
wire   [0:0] and_ln200_1_fu_684_p2;
wire   [0:0] grp_fu_274_p2;
wire   [0:0] or_ln199_2_fu_702_p2;
wire   [0:0] grp_fu_278_p2;
wire   [0:0] and_ln199_2_fu_706_p2;
wire   [31:0] grp_fu_249_p2;
wire   [31:0] bitcast_ln200_3_fu_719_p1;
wire   [31:0] bitcast_ln200_4_fu_736_p1;
wire   [7:0] tmp_11_fu_722_p4;
wire   [22:0] trunc_ln200_3_fu_732_p1;
wire   [0:0] icmp_ln200_7_fu_759_p2;
wire   [0:0] icmp_ln200_6_fu_753_p2;
wire   [7:0] tmp_12_fu_739_p4;
wire   [22:0] trunc_ln200_4_fu_749_p1;
wire   [0:0] icmp_ln200_9_fu_777_p2;
wire   [0:0] icmp_ln200_8_fu_771_p2;
wire   [0:0] or_ln200_5_fu_783_p2;
wire   [0:0] or_ln200_4_fu_765_p2;
wire   [0:0] and_ln200_3_fu_789_p2;
wire   [0:0] grp_fu_283_p2;
wire   [0:0] or_ln199_3_fu_807_p2;
wire   [0:0] grp_fu_287_p2;
wire   [0:0] and_ln199_3_fu_811_p2;
wire   [31:0] grp_fu_254_p2;
wire   [31:0] bitcast_ln200_5_fu_824_p1;
wire   [31:0] bitcast_ln200_6_fu_841_p1;
wire   [7:0] tmp_16_fu_827_p4;
wire   [22:0] trunc_ln200_5_fu_837_p1;
wire   [7:0] tmp_17_fu_844_p4;
wire   [22:0] trunc_ln200_6_fu_854_p1;
wire   [0:0] or_ln200_7_fu_889_p2;
wire   [0:0] or_ln200_6_fu_885_p2;
wire   [0:0] and_ln200_5_fu_893_p2;
wire   [0:0] grp_fu_292_p2;
wire   [0:0] and_ln200_6_fu_899_p2;
wire   [0:0] or_ln200_fu_913_p2;
wire   [1:0] select_ln200_3_fu_905_p3;
wire   [1:0] zext_ln198_fu_882_p1;
wire   [63:0] lshr_ln215_fu_931_p2;
wire   [0:0] trunc_ln215_fu_936_p1;
wire   [63:0] lshr_ln215_1_fu_944_p2;
wire   [0:0] trunc_ln215_1_fu_949_p1;
wire   [1:0] zext_ln215_fu_940_p1;
wire   [63:0] lshr_ln217_fu_961_p2;
wire   [0:0] trunc_ln217_fu_966_p1;
wire   [63:0] lshr_ln217_1_fu_978_p2;
wire   [0:0] trunc_ln217_1_fu_983_p1;
wire   [1:0] select_ln217_fu_970_p3;
wire   [1:0] ideal_idx_fu_953_p3;
wire   [1:0] ideal_idx_1_fu_987_p3;
wire   [31:0] preamble_errors_1_fu_1016_p2;
wire   [0:0] icmp_ln219_fu_1004_p2;
wire   [0:0] and_ln220_fu_1029_p2;
wire   [0:0] icmp_ln220_fu_1010_p2;
wire   [0:0] and_ln220_1_fu_1034_p2;
wire   [31:0] preamble_errors_2_fu_1022_p3;
wire    ap_block_pp0_stage0_00001;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg    ap_loop_exit_ready_pp0_iter21_reg;
reg    ap_loop_exit_ready_pp0_iter22_reg;
reg    ap_loop_exit_ready_pp0_iter23_reg;
reg    ap_loop_exit_ready_pp0_iter24_reg;
reg    ap_loop_exit_ready_pp0_iter25_reg;
reg    ap_loop_exit_ready_pp0_iter26_reg;
reg    ap_loop_exit_ready_pp0_iter27_reg;
reg    ap_loop_exit_ready_pp0_iter28_reg;
reg    ap_loop_exit_ready_pp0_iter29_reg;
reg    ap_loop_exit_ready_pp0_iter30_reg;
reg    ap_loop_exit_ready_pp0_iter31_reg;
reg    ap_loop_exit_ready_pp0_iter32_reg;
reg    ap_loop_exit_ready_pp0_iter33_reg;
reg    ap_loop_exit_ready_pp0_iter34_reg;
reg    ap_loop_exit_ready_pp0_iter35_reg;
reg    ap_loop_exit_ready_pp0_iter36_reg;
reg    ap_loop_exit_ready_pp0_iter37_reg;
reg    ap_loop_exit_ready_pp0_iter38_reg;
reg    ap_loop_exit_ready_pp0_iter39_reg;
reg    ap_loop_exit_ready_pp0_iter40_reg;
reg    ap_loop_exit_ready_pp0_iter41_reg;
reg    ap_loop_exit_ready_pp0_iter42_reg;
reg    ap_loop_exit_ready_pp0_iter43_reg;
reg    ap_loop_exit_ready_pp0_iter44_reg;
reg    ap_loop_exit_ready_pp0_iter45_reg;
reg    ap_loop_exit_ready_pp0_iter46_reg;
reg    ap_loop_exit_ready_pp0_iter47_reg;
reg    ap_loop_exit_ready_pp0_iter48_reg;
reg    ap_loop_exit_ready_pp0_iter49_reg;
reg    ap_loop_exit_ready_pp0_iter50_reg;
reg    ap_loop_exit_ready_pp0_iter51_reg;
reg    ap_loop_exit_ready_pp0_iter52_reg;
reg    ap_loop_exit_ready_pp0_iter53_reg;
reg    ap_loop_exit_ready_pp0_iter54_reg;
reg    ap_loop_exit_ready_pp0_iter55_reg;
reg    ap_loop_exit_ready_pp0_iter56_reg;
reg    ap_loop_exit_ready_pp0_iter57_reg;
reg    ap_loop_exit_ready_pp0_iter58_reg;
reg    ap_loop_exit_ready_pp0_iter59_reg;
reg    ap_loop_exit_ready_pp0_iter60_reg;
reg    ap_loop_exit_ready_pp0_iter61_reg;
reg    ap_loop_exit_ready_pp0_iter62_reg;
reg    ap_loop_exit_ready_pp0_iter63_reg;
reg    ap_loop_exit_ready_pp0_iter64_reg;
reg    ap_loop_exit_ready_pp0_iter65_reg;
reg    ap_loop_exit_ready_pp0_iter66_reg;
reg    ap_loop_exit_ready_pp0_iter67_reg;
reg    ap_loop_exit_ready_pp0_iter68_reg;
reg    ap_loop_exit_ready_pp0_iter69_reg;
reg    ap_loop_exit_ready_pp0_iter70_reg;
reg    ap_loop_exit_ready_pp0_iter71_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_enable_reg_pp0_iter30 = 1'b0;
#0 ap_enable_reg_pp0_iter31 = 1'b0;
#0 ap_enable_reg_pp0_iter32 = 1'b0;
#0 ap_enable_reg_pp0_iter33 = 1'b0;
#0 ap_enable_reg_pp0_iter34 = 1'b0;
#0 ap_enable_reg_pp0_iter35 = 1'b0;
#0 ap_enable_reg_pp0_iter36 = 1'b0;
#0 ap_enable_reg_pp0_iter37 = 1'b0;
#0 ap_enable_reg_pp0_iter38 = 1'b0;
#0 ap_enable_reg_pp0_iter39 = 1'b0;
#0 ap_enable_reg_pp0_iter40 = 1'b0;
#0 ap_enable_reg_pp0_iter41 = 1'b0;
#0 ap_enable_reg_pp0_iter42 = 1'b0;
#0 ap_enable_reg_pp0_iter43 = 1'b0;
#0 ap_enable_reg_pp0_iter44 = 1'b0;
#0 ap_enable_reg_pp0_iter45 = 1'b0;
#0 ap_enable_reg_pp0_iter46 = 1'b0;
#0 ap_enable_reg_pp0_iter47 = 1'b0;
#0 ap_enable_reg_pp0_iter48 = 1'b0;
#0 ap_enable_reg_pp0_iter49 = 1'b0;
#0 ap_enable_reg_pp0_iter50 = 1'b0;
#0 ap_enable_reg_pp0_iter51 = 1'b0;
#0 ap_enable_reg_pp0_iter52 = 1'b0;
#0 ap_enable_reg_pp0_iter53 = 1'b0;
#0 ap_enable_reg_pp0_iter54 = 1'b0;
#0 ap_enable_reg_pp0_iter55 = 1'b0;
#0 ap_enable_reg_pp0_iter56 = 1'b0;
#0 ap_enable_reg_pp0_iter57 = 1'b0;
#0 ap_enable_reg_pp0_iter58 = 1'b0;
#0 ap_enable_reg_pp0_iter59 = 1'b0;
#0 ap_enable_reg_pp0_iter60 = 1'b0;
#0 ap_enable_reg_pp0_iter61 = 1'b0;
#0 ap_enable_reg_pp0_iter62 = 1'b0;
#0 ap_enable_reg_pp0_iter63 = 1'b0;
#0 ap_enable_reg_pp0_iter64 = 1'b0;
#0 ap_enable_reg_pp0_iter65 = 1'b0;
#0 ap_enable_reg_pp0_iter66 = 1'b0;
#0 ap_enable_reg_pp0_iter67 = 1'b0;
#0 ap_enable_reg_pp0_iter68 = 1'b0;
#0 ap_enable_reg_pp0_iter69 = 1'b0;
#0 ap_enable_reg_pp0_iter70 = 1'b0;
#0 ap_enable_reg_pp0_iter71 = 1'b0;
#0 ap_enable_reg_pp0_iter72 = 1'b0;
#0 ap_done_reg = 1'b0;
end

qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_g_bits_table_str_0_ROM_AUTO_1R #(
    .DataWidth( 5 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
g_bits_table_str_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(g_bits_table_str_0_address0),
    .ce0(g_bits_table_str_0_ce0),
    .q0(g_bits_table_str_0_q0),
    .address1(g_bits_table_str_0_address1),
    .ce1(g_bits_table_str_0_ce1),
    .q1(g_bits_table_str_0_q1)
);

qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_g_bits_table_str_1_ROM_AUTO_1R #(
    .DataWidth( 5 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
g_bits_table_str_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(g_bits_table_str_1_address0),
    .ce0(g_bits_table_str_1_ce0),
    .q0(g_bits_table_str_1_q0),
    .address1(g_bits_table_str_1_address1),
    .ce1(g_bits_table_str_1_ce1),
    .q1(g_bits_table_str_1_q1)
);

qpsk_hls_top_fsub_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_5_full_dsp_1_U145(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd1086918619),
    .din1(grp_fu_234_p1),
    .ce(1'b1),
    .dout(grp_fu_234_p2)
);

qpsk_hls_top_fadd_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_5_full_dsp_1_U146(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(rx_phase_rad_reg_1112_pp0_iter58_reg),
    .din1(32'd3232755167),
    .ce(1'b1),
    .dout(grp_fu_239_p2)
);

qpsk_hls_top_fsub_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_5_full_dsp_1_U147(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd1086918619),
    .din1(grp_fu_244_p1),
    .ce(1'b1),
    .dout(grp_fu_244_p2)
);

qpsk_hls_top_fsub_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_5_full_dsp_1_U148(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd1086918619),
    .din1(grp_fu_249_p1),
    .ce(1'b1),
    .dout(grp_fu_249_p2)
);

qpsk_hls_top_fsub_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_5_full_dsp_1_U149(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd1086918619),
    .din1(grp_fu_254_p1),
    .ce(1'b1),
    .dout(grp_fu_254_p2)
);

qpsk_hls_top_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U151(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln199_reg_1169),
    .din1(32'd1148846080),
    .ce(1'b1),
    .opcode(5'd4),
    .dout(grp_fu_264_p2)
);

qpsk_hls_top_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U152(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(bitcast_ln354_1_reg_1147_pp0_iter62_reg),
    .din1(32'd1078530011),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_269_p2)
);

qpsk_hls_top_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U153(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln199_1_reg_1205),
    .din1(select_ln200_reg_1198),
    .ce(1'b1),
    .opcode(5'd4),
    .dout(grp_fu_274_p2)
);

qpsk_hls_top_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U154(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(bitcast_ln354_2_reg_1176_pp0_iter64_reg),
    .din1(32'd1078530011),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_278_p2)
);

qpsk_hls_top_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U155(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln199_2_reg_1241),
    .din1(select_ln200_1_reg_1234),
    .ce(1'b1),
    .opcode(5'd4),
    .dout(grp_fu_283_p2)
);

qpsk_hls_top_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U156(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(bitcast_ln354_3_reg_1212_pp0_iter66_reg),
    .din1(32'd1078530011),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_287_p2)
);

qpsk_hls_top_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U157(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln199_3_reg_1259),
    .din1(select_ln200_2_reg_1253),
    .ce(1'b1),
    .opcode(5'd4),
    .dout(grp_fu_292_p2)
);

qpsk_hls_top_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter71_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter30 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter31 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter32 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter33 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter34 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter35 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter36 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter37 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter38 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter38 <= ap_enable_reg_pp0_iter37;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter39 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter39 <= ap_enable_reg_pp0_iter38;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter40 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter40 <= ap_enable_reg_pp0_iter39;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter41 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter41 <= ap_enable_reg_pp0_iter40;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter42 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter42 <= ap_enable_reg_pp0_iter41;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter43 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter43 <= ap_enable_reg_pp0_iter42;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter44 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter44 <= ap_enable_reg_pp0_iter43;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter45 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter45 <= ap_enable_reg_pp0_iter44;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter46 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter46 <= ap_enable_reg_pp0_iter45;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter47 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter47 <= ap_enable_reg_pp0_iter46;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter48 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter48 <= ap_enable_reg_pp0_iter47;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter49 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter49 <= ap_enable_reg_pp0_iter48;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter50 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter50 <= ap_enable_reg_pp0_iter49;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter51 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter51 <= ap_enable_reg_pp0_iter50;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter52 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter52 <= ap_enable_reg_pp0_iter51;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter53 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter53 <= ap_enable_reg_pp0_iter52;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter54 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter54 <= ap_enable_reg_pp0_iter53;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter55 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter55 <= ap_enable_reg_pp0_iter54;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter56 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter56 <= ap_enable_reg_pp0_iter55;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter57 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter57 <= ap_enable_reg_pp0_iter56;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter58 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter58 <= ap_enable_reg_pp0_iter57;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter59 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter59 <= ap_enable_reg_pp0_iter58;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter60 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter60 <= ap_enable_reg_pp0_iter59;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter61 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter61 <= ap_enable_reg_pp0_iter60;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter62 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter62 <= ap_enable_reg_pp0_iter61;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter63 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter63 <= ap_enable_reg_pp0_iter62;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter64 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter64 <= ap_enable_reg_pp0_iter63;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter65 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter65 <= ap_enable_reg_pp0_iter64;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter66 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter66 <= ap_enable_reg_pp0_iter65;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter67 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter67 <= ap_enable_reg_pp0_iter66;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter68 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter68 <= ap_enable_reg_pp0_iter67;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter69 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter69 <= ap_enable_reg_pp0_iter68;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter70 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter70 <= ap_enable_reg_pp0_iter69;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter71 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter71 <= ap_enable_reg_pp0_iter70;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter72 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter72 <= ap_enable_reg_pp0_iter71;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln193_fu_309_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            k_fu_96 <= add_ln193_fu_315_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            k_fu_96 <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            preamble_errors_fu_92 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter72 == 1'b1)) begin
            preamble_errors_fu_92 <= preamble_errors_3_fu_1040_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        and_ln200_2_reg_1229 <= and_ln200_2_fu_690_p2;
        and_ln200_2_reg_1229_pp0_iter67_reg <= and_ln200_2_reg_1229;
        and_ln200_2_reg_1229_pp0_iter68_reg <= and_ln200_2_reg_1229_pp0_iter67_reg;
        and_ln200_2_reg_1229_pp0_iter69_reg <= and_ln200_2_reg_1229_pp0_iter68_reg;
        and_ln200_4_reg_1248 <= and_ln200_4_fu_795_p2;
        and_ln200_4_reg_1248_pp0_iter69_reg <= and_ln200_4_reg_1248;
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
        ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
        ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
        ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
        ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
        ap_loop_exit_ready_pp0_iter25_reg <= ap_loop_exit_ready_pp0_iter24_reg;
        ap_loop_exit_ready_pp0_iter26_reg <= ap_loop_exit_ready_pp0_iter25_reg;
        ap_loop_exit_ready_pp0_iter27_reg <= ap_loop_exit_ready_pp0_iter26_reg;
        ap_loop_exit_ready_pp0_iter28_reg <= ap_loop_exit_ready_pp0_iter27_reg;
        ap_loop_exit_ready_pp0_iter29_reg <= ap_loop_exit_ready_pp0_iter28_reg;
        ap_loop_exit_ready_pp0_iter30_reg <= ap_loop_exit_ready_pp0_iter29_reg;
        ap_loop_exit_ready_pp0_iter31_reg <= ap_loop_exit_ready_pp0_iter30_reg;
        ap_loop_exit_ready_pp0_iter32_reg <= ap_loop_exit_ready_pp0_iter31_reg;
        ap_loop_exit_ready_pp0_iter33_reg <= ap_loop_exit_ready_pp0_iter32_reg;
        ap_loop_exit_ready_pp0_iter34_reg <= ap_loop_exit_ready_pp0_iter33_reg;
        ap_loop_exit_ready_pp0_iter35_reg <= ap_loop_exit_ready_pp0_iter34_reg;
        ap_loop_exit_ready_pp0_iter36_reg <= ap_loop_exit_ready_pp0_iter35_reg;
        ap_loop_exit_ready_pp0_iter37_reg <= ap_loop_exit_ready_pp0_iter36_reg;
        ap_loop_exit_ready_pp0_iter38_reg <= ap_loop_exit_ready_pp0_iter37_reg;
        ap_loop_exit_ready_pp0_iter39_reg <= ap_loop_exit_ready_pp0_iter38_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter40_reg <= ap_loop_exit_ready_pp0_iter39_reg;
        ap_loop_exit_ready_pp0_iter41_reg <= ap_loop_exit_ready_pp0_iter40_reg;
        ap_loop_exit_ready_pp0_iter42_reg <= ap_loop_exit_ready_pp0_iter41_reg;
        ap_loop_exit_ready_pp0_iter43_reg <= ap_loop_exit_ready_pp0_iter42_reg;
        ap_loop_exit_ready_pp0_iter44_reg <= ap_loop_exit_ready_pp0_iter43_reg;
        ap_loop_exit_ready_pp0_iter45_reg <= ap_loop_exit_ready_pp0_iter44_reg;
        ap_loop_exit_ready_pp0_iter46_reg <= ap_loop_exit_ready_pp0_iter45_reg;
        ap_loop_exit_ready_pp0_iter47_reg <= ap_loop_exit_ready_pp0_iter46_reg;
        ap_loop_exit_ready_pp0_iter48_reg <= ap_loop_exit_ready_pp0_iter47_reg;
        ap_loop_exit_ready_pp0_iter49_reg <= ap_loop_exit_ready_pp0_iter48_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter50_reg <= ap_loop_exit_ready_pp0_iter49_reg;
        ap_loop_exit_ready_pp0_iter51_reg <= ap_loop_exit_ready_pp0_iter50_reg;
        ap_loop_exit_ready_pp0_iter52_reg <= ap_loop_exit_ready_pp0_iter51_reg;
        ap_loop_exit_ready_pp0_iter53_reg <= ap_loop_exit_ready_pp0_iter52_reg;
        ap_loop_exit_ready_pp0_iter54_reg <= ap_loop_exit_ready_pp0_iter53_reg;
        ap_loop_exit_ready_pp0_iter55_reg <= ap_loop_exit_ready_pp0_iter54_reg;
        ap_loop_exit_ready_pp0_iter56_reg <= ap_loop_exit_ready_pp0_iter55_reg;
        ap_loop_exit_ready_pp0_iter57_reg <= ap_loop_exit_ready_pp0_iter56_reg;
        ap_loop_exit_ready_pp0_iter58_reg <= ap_loop_exit_ready_pp0_iter57_reg;
        ap_loop_exit_ready_pp0_iter59_reg <= ap_loop_exit_ready_pp0_iter58_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter60_reg <= ap_loop_exit_ready_pp0_iter59_reg;
        ap_loop_exit_ready_pp0_iter61_reg <= ap_loop_exit_ready_pp0_iter60_reg;
        ap_loop_exit_ready_pp0_iter62_reg <= ap_loop_exit_ready_pp0_iter61_reg;
        ap_loop_exit_ready_pp0_iter63_reg <= ap_loop_exit_ready_pp0_iter62_reg;
        ap_loop_exit_ready_pp0_iter64_reg <= ap_loop_exit_ready_pp0_iter63_reg;
        ap_loop_exit_ready_pp0_iter65_reg <= ap_loop_exit_ready_pp0_iter64_reg;
        ap_loop_exit_ready_pp0_iter66_reg <= ap_loop_exit_ready_pp0_iter65_reg;
        ap_loop_exit_ready_pp0_iter67_reg <= ap_loop_exit_ready_pp0_iter66_reg;
        ap_loop_exit_ready_pp0_iter68_reg <= ap_loop_exit_ready_pp0_iter67_reg;
        ap_loop_exit_ready_pp0_iter69_reg <= ap_loop_exit_ready_pp0_iter68_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter70_reg <= ap_loop_exit_ready_pp0_iter69_reg;
        ap_loop_exit_ready_pp0_iter71_reg <= ap_loop_exit_ready_pp0_iter70_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        bitcast_ln354_1_reg_1147[30 : 0] <= bitcast_ln354_1_fu_413_p1[30 : 0];
        bitcast_ln354_1_reg_1147_pp0_iter61_reg[30 : 0] <= bitcast_ln354_1_reg_1147[30 : 0];
        bitcast_ln354_1_reg_1147_pp0_iter62_reg[30 : 0] <= bitcast_ln354_1_reg_1147_pp0_iter61_reg[30 : 0];
        bitcast_ln354_1_reg_1147_pp0_iter63_reg[30 : 0] <= bitcast_ln354_1_reg_1147_pp0_iter62_reg[30 : 0];
        bitcast_ln354_2_reg_1176[30 : 0] <= bitcast_ln354_2_fu_476_p1[30 : 0];
        bitcast_ln354_2_reg_1176_pp0_iter63_reg[30 : 0] <= bitcast_ln354_2_reg_1176[30 : 0];
        bitcast_ln354_2_reg_1176_pp0_iter64_reg[30 : 0] <= bitcast_ln354_2_reg_1176_pp0_iter63_reg[30 : 0];
        bitcast_ln354_2_reg_1176_pp0_iter65_reg[30 : 0] <= bitcast_ln354_2_reg_1176_pp0_iter64_reg[30 : 0];
        bitcast_ln354_3_reg_1212[30 : 0] <= bitcast_ln354_3_fu_587_p1[30 : 0];
        bitcast_ln354_3_reg_1212_pp0_iter65_reg[30 : 0] <= bitcast_ln354_3_reg_1212[30 : 0];
        bitcast_ln354_3_reg_1212_pp0_iter66_reg[30 : 0] <= bitcast_ln354_3_reg_1212_pp0_iter65_reg[30 : 0];
        bitcast_ln354_3_reg_1212_pp0_iter67_reg[30 : 0] <= bitcast_ln354_3_reg_1212_pp0_iter66_reg[30 : 0];
        bitcast_ln354_reg_1125[30 : 0] <= bitcast_ln354_fu_367_p1[30 : 0];
        bitcast_ln354_reg_1125_pp0_iter59_reg[30 : 0] <= bitcast_ln354_reg_1125[30 : 0];
        bitcast_ln354_reg_1125_pp0_iter60_reg[30 : 0] <= bitcast_ln354_reg_1125_pp0_iter59_reg[30 : 0];
        bitcast_ln354_reg_1125_pp0_iter61_reg[30 : 0] <= bitcast_ln354_reg_1125_pp0_iter60_reg[30 : 0];
        icmp_ln193_reg_1072_pp0_iter10_reg <= icmp_ln193_reg_1072_pp0_iter9_reg;
        icmp_ln193_reg_1072_pp0_iter11_reg <= icmp_ln193_reg_1072_pp0_iter10_reg;
        icmp_ln193_reg_1072_pp0_iter12_reg <= icmp_ln193_reg_1072_pp0_iter11_reg;
        icmp_ln193_reg_1072_pp0_iter13_reg <= icmp_ln193_reg_1072_pp0_iter12_reg;
        icmp_ln193_reg_1072_pp0_iter14_reg <= icmp_ln193_reg_1072_pp0_iter13_reg;
        icmp_ln193_reg_1072_pp0_iter15_reg <= icmp_ln193_reg_1072_pp0_iter14_reg;
        icmp_ln193_reg_1072_pp0_iter16_reg <= icmp_ln193_reg_1072_pp0_iter15_reg;
        icmp_ln193_reg_1072_pp0_iter17_reg <= icmp_ln193_reg_1072_pp0_iter16_reg;
        icmp_ln193_reg_1072_pp0_iter18_reg <= icmp_ln193_reg_1072_pp0_iter17_reg;
        icmp_ln193_reg_1072_pp0_iter19_reg <= icmp_ln193_reg_1072_pp0_iter18_reg;
        icmp_ln193_reg_1072_pp0_iter20_reg <= icmp_ln193_reg_1072_pp0_iter19_reg;
        icmp_ln193_reg_1072_pp0_iter21_reg <= icmp_ln193_reg_1072_pp0_iter20_reg;
        icmp_ln193_reg_1072_pp0_iter22_reg <= icmp_ln193_reg_1072_pp0_iter21_reg;
        icmp_ln193_reg_1072_pp0_iter23_reg <= icmp_ln193_reg_1072_pp0_iter22_reg;
        icmp_ln193_reg_1072_pp0_iter24_reg <= icmp_ln193_reg_1072_pp0_iter23_reg;
        icmp_ln193_reg_1072_pp0_iter25_reg <= icmp_ln193_reg_1072_pp0_iter24_reg;
        icmp_ln193_reg_1072_pp0_iter26_reg <= icmp_ln193_reg_1072_pp0_iter25_reg;
        icmp_ln193_reg_1072_pp0_iter27_reg <= icmp_ln193_reg_1072_pp0_iter26_reg;
        icmp_ln193_reg_1072_pp0_iter28_reg <= icmp_ln193_reg_1072_pp0_iter27_reg;
        icmp_ln193_reg_1072_pp0_iter29_reg <= icmp_ln193_reg_1072_pp0_iter28_reg;
        icmp_ln193_reg_1072_pp0_iter2_reg <= icmp_ln193_reg_1072_pp0_iter1_reg;
        icmp_ln193_reg_1072_pp0_iter30_reg <= icmp_ln193_reg_1072_pp0_iter29_reg;
        icmp_ln193_reg_1072_pp0_iter31_reg <= icmp_ln193_reg_1072_pp0_iter30_reg;
        icmp_ln193_reg_1072_pp0_iter32_reg <= icmp_ln193_reg_1072_pp0_iter31_reg;
        icmp_ln193_reg_1072_pp0_iter33_reg <= icmp_ln193_reg_1072_pp0_iter32_reg;
        icmp_ln193_reg_1072_pp0_iter34_reg <= icmp_ln193_reg_1072_pp0_iter33_reg;
        icmp_ln193_reg_1072_pp0_iter35_reg <= icmp_ln193_reg_1072_pp0_iter34_reg;
        icmp_ln193_reg_1072_pp0_iter36_reg <= icmp_ln193_reg_1072_pp0_iter35_reg;
        icmp_ln193_reg_1072_pp0_iter37_reg <= icmp_ln193_reg_1072_pp0_iter36_reg;
        icmp_ln193_reg_1072_pp0_iter38_reg <= icmp_ln193_reg_1072_pp0_iter37_reg;
        icmp_ln193_reg_1072_pp0_iter39_reg <= icmp_ln193_reg_1072_pp0_iter38_reg;
        icmp_ln193_reg_1072_pp0_iter3_reg <= icmp_ln193_reg_1072_pp0_iter2_reg;
        icmp_ln193_reg_1072_pp0_iter40_reg <= icmp_ln193_reg_1072_pp0_iter39_reg;
        icmp_ln193_reg_1072_pp0_iter41_reg <= icmp_ln193_reg_1072_pp0_iter40_reg;
        icmp_ln193_reg_1072_pp0_iter42_reg <= icmp_ln193_reg_1072_pp0_iter41_reg;
        icmp_ln193_reg_1072_pp0_iter43_reg <= icmp_ln193_reg_1072_pp0_iter42_reg;
        icmp_ln193_reg_1072_pp0_iter44_reg <= icmp_ln193_reg_1072_pp0_iter43_reg;
        icmp_ln193_reg_1072_pp0_iter45_reg <= icmp_ln193_reg_1072_pp0_iter44_reg;
        icmp_ln193_reg_1072_pp0_iter46_reg <= icmp_ln193_reg_1072_pp0_iter45_reg;
        icmp_ln193_reg_1072_pp0_iter47_reg <= icmp_ln193_reg_1072_pp0_iter46_reg;
        icmp_ln193_reg_1072_pp0_iter48_reg <= icmp_ln193_reg_1072_pp0_iter47_reg;
        icmp_ln193_reg_1072_pp0_iter49_reg <= icmp_ln193_reg_1072_pp0_iter48_reg;
        icmp_ln193_reg_1072_pp0_iter4_reg <= icmp_ln193_reg_1072_pp0_iter3_reg;
        icmp_ln193_reg_1072_pp0_iter50_reg <= icmp_ln193_reg_1072_pp0_iter49_reg;
        icmp_ln193_reg_1072_pp0_iter51_reg <= icmp_ln193_reg_1072_pp0_iter50_reg;
        icmp_ln193_reg_1072_pp0_iter52_reg <= icmp_ln193_reg_1072_pp0_iter51_reg;
        icmp_ln193_reg_1072_pp0_iter53_reg <= icmp_ln193_reg_1072_pp0_iter52_reg;
        icmp_ln193_reg_1072_pp0_iter54_reg <= icmp_ln193_reg_1072_pp0_iter53_reg;
        icmp_ln193_reg_1072_pp0_iter55_reg <= icmp_ln193_reg_1072_pp0_iter54_reg;
        icmp_ln193_reg_1072_pp0_iter56_reg <= icmp_ln193_reg_1072_pp0_iter55_reg;
        icmp_ln193_reg_1072_pp0_iter57_reg <= icmp_ln193_reg_1072_pp0_iter56_reg;
        icmp_ln193_reg_1072_pp0_iter58_reg <= icmp_ln193_reg_1072_pp0_iter57_reg;
        icmp_ln193_reg_1072_pp0_iter59_reg <= icmp_ln193_reg_1072_pp0_iter58_reg;
        icmp_ln193_reg_1072_pp0_iter5_reg <= icmp_ln193_reg_1072_pp0_iter4_reg;
        icmp_ln193_reg_1072_pp0_iter60_reg <= icmp_ln193_reg_1072_pp0_iter59_reg;
        icmp_ln193_reg_1072_pp0_iter61_reg <= icmp_ln193_reg_1072_pp0_iter60_reg;
        icmp_ln193_reg_1072_pp0_iter62_reg <= icmp_ln193_reg_1072_pp0_iter61_reg;
        icmp_ln193_reg_1072_pp0_iter63_reg <= icmp_ln193_reg_1072_pp0_iter62_reg;
        icmp_ln193_reg_1072_pp0_iter64_reg <= icmp_ln193_reg_1072_pp0_iter63_reg;
        icmp_ln193_reg_1072_pp0_iter65_reg <= icmp_ln193_reg_1072_pp0_iter64_reg;
        icmp_ln193_reg_1072_pp0_iter66_reg <= icmp_ln193_reg_1072_pp0_iter65_reg;
        icmp_ln193_reg_1072_pp0_iter67_reg <= icmp_ln193_reg_1072_pp0_iter66_reg;
        icmp_ln193_reg_1072_pp0_iter68_reg <= icmp_ln193_reg_1072_pp0_iter67_reg;
        icmp_ln193_reg_1072_pp0_iter69_reg <= icmp_ln193_reg_1072_pp0_iter68_reg;
        icmp_ln193_reg_1072_pp0_iter6_reg <= icmp_ln193_reg_1072_pp0_iter5_reg;
        icmp_ln193_reg_1072_pp0_iter70_reg <= icmp_ln193_reg_1072_pp0_iter69_reg;
        icmp_ln193_reg_1072_pp0_iter7_reg <= icmp_ln193_reg_1072_pp0_iter6_reg;
        icmp_ln193_reg_1072_pp0_iter8_reg <= icmp_ln193_reg_1072_pp0_iter7_reg;
        icmp_ln193_reg_1072_pp0_iter9_reg <= icmp_ln193_reg_1072_pp0_iter8_reg;
        icmp_ln199_1_reg_1137 <= icmp_ln199_1_fu_388_p2;
        icmp_ln199_1_reg_1137_pp0_iter59_reg <= icmp_ln199_1_reg_1137;
        icmp_ln199_1_reg_1137_pp0_iter60_reg <= icmp_ln199_1_reg_1137_pp0_iter59_reg;
        icmp_ln199_1_reg_1137_pp0_iter61_reg <= icmp_ln199_1_reg_1137_pp0_iter60_reg;
        icmp_ln199_2_reg_1154 <= icmp_ln199_2_fu_428_p2;
        icmp_ln199_2_reg_1154_pp0_iter61_reg <= icmp_ln199_2_reg_1154;
        icmp_ln199_2_reg_1154_pp0_iter62_reg <= icmp_ln199_2_reg_1154_pp0_iter61_reg;
        icmp_ln199_2_reg_1154_pp0_iter63_reg <= icmp_ln199_2_reg_1154_pp0_iter62_reg;
        icmp_ln199_3_reg_1159 <= icmp_ln199_3_fu_434_p2;
        icmp_ln199_3_reg_1159_pp0_iter61_reg <= icmp_ln199_3_reg_1159;
        icmp_ln199_3_reg_1159_pp0_iter62_reg <= icmp_ln199_3_reg_1159_pp0_iter61_reg;
        icmp_ln199_3_reg_1159_pp0_iter63_reg <= icmp_ln199_3_reg_1159_pp0_iter62_reg;
        icmp_ln199_4_reg_1183 <= icmp_ln199_4_fu_491_p2;
        icmp_ln199_4_reg_1183_pp0_iter63_reg <= icmp_ln199_4_reg_1183;
        icmp_ln199_4_reg_1183_pp0_iter64_reg <= icmp_ln199_4_reg_1183_pp0_iter63_reg;
        icmp_ln199_4_reg_1183_pp0_iter65_reg <= icmp_ln199_4_reg_1183_pp0_iter64_reg;
        icmp_ln199_5_reg_1188 <= icmp_ln199_5_fu_497_p2;
        icmp_ln199_5_reg_1188_pp0_iter63_reg <= icmp_ln199_5_reg_1188;
        icmp_ln199_5_reg_1188_pp0_iter64_reg <= icmp_ln199_5_reg_1188_pp0_iter63_reg;
        icmp_ln199_5_reg_1188_pp0_iter65_reg <= icmp_ln199_5_reg_1188_pp0_iter64_reg;
        icmp_ln199_6_reg_1219 <= icmp_ln199_6_fu_602_p2;
        icmp_ln199_6_reg_1219_pp0_iter65_reg <= icmp_ln199_6_reg_1219;
        icmp_ln199_6_reg_1219_pp0_iter66_reg <= icmp_ln199_6_reg_1219_pp0_iter65_reg;
        icmp_ln199_6_reg_1219_pp0_iter67_reg <= icmp_ln199_6_reg_1219_pp0_iter66_reg;
        icmp_ln199_7_reg_1224 <= icmp_ln199_7_fu_608_p2;
        icmp_ln199_7_reg_1224_pp0_iter65_reg <= icmp_ln199_7_reg_1224;
        icmp_ln199_7_reg_1224_pp0_iter66_reg <= icmp_ln199_7_reg_1224_pp0_iter65_reg;
        icmp_ln199_7_reg_1224_pp0_iter67_reg <= icmp_ln199_7_reg_1224_pp0_iter66_reg;
        icmp_ln199_reg_1132 <= icmp_ln199_fu_382_p2;
        icmp_ln199_reg_1132_pp0_iter59_reg <= icmp_ln199_reg_1132;
        icmp_ln199_reg_1132_pp0_iter60_reg <= icmp_ln199_reg_1132_pp0_iter59_reg;
        icmp_ln199_reg_1132_pp0_iter61_reg <= icmp_ln199_reg_1132_pp0_iter60_reg;
        icmp_ln200_10_reg_1265 <= icmp_ln200_10_fu_858_p2;
        icmp_ln200_11_reg_1270 <= icmp_ln200_11_fu_864_p2;
        icmp_ln200_12_reg_1275 <= icmp_ln200_12_fu_870_p2;
        icmp_ln200_13_reg_1280 <= icmp_ln200_13_fu_876_p2;
        icmp_ln211_reg_1096_pp0_iter10_reg <= icmp_ln211_reg_1096_pp0_iter9_reg;
        icmp_ln211_reg_1096_pp0_iter11_reg <= icmp_ln211_reg_1096_pp0_iter10_reg;
        icmp_ln211_reg_1096_pp0_iter12_reg <= icmp_ln211_reg_1096_pp0_iter11_reg;
        icmp_ln211_reg_1096_pp0_iter13_reg <= icmp_ln211_reg_1096_pp0_iter12_reg;
        icmp_ln211_reg_1096_pp0_iter14_reg <= icmp_ln211_reg_1096_pp0_iter13_reg;
        icmp_ln211_reg_1096_pp0_iter15_reg <= icmp_ln211_reg_1096_pp0_iter14_reg;
        icmp_ln211_reg_1096_pp0_iter16_reg <= icmp_ln211_reg_1096_pp0_iter15_reg;
        icmp_ln211_reg_1096_pp0_iter17_reg <= icmp_ln211_reg_1096_pp0_iter16_reg;
        icmp_ln211_reg_1096_pp0_iter18_reg <= icmp_ln211_reg_1096_pp0_iter17_reg;
        icmp_ln211_reg_1096_pp0_iter19_reg <= icmp_ln211_reg_1096_pp0_iter18_reg;
        icmp_ln211_reg_1096_pp0_iter20_reg <= icmp_ln211_reg_1096_pp0_iter19_reg;
        icmp_ln211_reg_1096_pp0_iter21_reg <= icmp_ln211_reg_1096_pp0_iter20_reg;
        icmp_ln211_reg_1096_pp0_iter22_reg <= icmp_ln211_reg_1096_pp0_iter21_reg;
        icmp_ln211_reg_1096_pp0_iter23_reg <= icmp_ln211_reg_1096_pp0_iter22_reg;
        icmp_ln211_reg_1096_pp0_iter24_reg <= icmp_ln211_reg_1096_pp0_iter23_reg;
        icmp_ln211_reg_1096_pp0_iter25_reg <= icmp_ln211_reg_1096_pp0_iter24_reg;
        icmp_ln211_reg_1096_pp0_iter26_reg <= icmp_ln211_reg_1096_pp0_iter25_reg;
        icmp_ln211_reg_1096_pp0_iter27_reg <= icmp_ln211_reg_1096_pp0_iter26_reg;
        icmp_ln211_reg_1096_pp0_iter28_reg <= icmp_ln211_reg_1096_pp0_iter27_reg;
        icmp_ln211_reg_1096_pp0_iter29_reg <= icmp_ln211_reg_1096_pp0_iter28_reg;
        icmp_ln211_reg_1096_pp0_iter2_reg <= icmp_ln211_reg_1096_pp0_iter1_reg;
        icmp_ln211_reg_1096_pp0_iter30_reg <= icmp_ln211_reg_1096_pp0_iter29_reg;
        icmp_ln211_reg_1096_pp0_iter31_reg <= icmp_ln211_reg_1096_pp0_iter30_reg;
        icmp_ln211_reg_1096_pp0_iter32_reg <= icmp_ln211_reg_1096_pp0_iter31_reg;
        icmp_ln211_reg_1096_pp0_iter33_reg <= icmp_ln211_reg_1096_pp0_iter32_reg;
        icmp_ln211_reg_1096_pp0_iter34_reg <= icmp_ln211_reg_1096_pp0_iter33_reg;
        icmp_ln211_reg_1096_pp0_iter35_reg <= icmp_ln211_reg_1096_pp0_iter34_reg;
        icmp_ln211_reg_1096_pp0_iter36_reg <= icmp_ln211_reg_1096_pp0_iter35_reg;
        icmp_ln211_reg_1096_pp0_iter37_reg <= icmp_ln211_reg_1096_pp0_iter36_reg;
        icmp_ln211_reg_1096_pp0_iter38_reg <= icmp_ln211_reg_1096_pp0_iter37_reg;
        icmp_ln211_reg_1096_pp0_iter39_reg <= icmp_ln211_reg_1096_pp0_iter38_reg;
        icmp_ln211_reg_1096_pp0_iter3_reg <= icmp_ln211_reg_1096_pp0_iter2_reg;
        icmp_ln211_reg_1096_pp0_iter40_reg <= icmp_ln211_reg_1096_pp0_iter39_reg;
        icmp_ln211_reg_1096_pp0_iter41_reg <= icmp_ln211_reg_1096_pp0_iter40_reg;
        icmp_ln211_reg_1096_pp0_iter42_reg <= icmp_ln211_reg_1096_pp0_iter41_reg;
        icmp_ln211_reg_1096_pp0_iter43_reg <= icmp_ln211_reg_1096_pp0_iter42_reg;
        icmp_ln211_reg_1096_pp0_iter44_reg <= icmp_ln211_reg_1096_pp0_iter43_reg;
        icmp_ln211_reg_1096_pp0_iter45_reg <= icmp_ln211_reg_1096_pp0_iter44_reg;
        icmp_ln211_reg_1096_pp0_iter46_reg <= icmp_ln211_reg_1096_pp0_iter45_reg;
        icmp_ln211_reg_1096_pp0_iter47_reg <= icmp_ln211_reg_1096_pp0_iter46_reg;
        icmp_ln211_reg_1096_pp0_iter48_reg <= icmp_ln211_reg_1096_pp0_iter47_reg;
        icmp_ln211_reg_1096_pp0_iter49_reg <= icmp_ln211_reg_1096_pp0_iter48_reg;
        icmp_ln211_reg_1096_pp0_iter4_reg <= icmp_ln211_reg_1096_pp0_iter3_reg;
        icmp_ln211_reg_1096_pp0_iter50_reg <= icmp_ln211_reg_1096_pp0_iter49_reg;
        icmp_ln211_reg_1096_pp0_iter51_reg <= icmp_ln211_reg_1096_pp0_iter50_reg;
        icmp_ln211_reg_1096_pp0_iter52_reg <= icmp_ln211_reg_1096_pp0_iter51_reg;
        icmp_ln211_reg_1096_pp0_iter53_reg <= icmp_ln211_reg_1096_pp0_iter52_reg;
        icmp_ln211_reg_1096_pp0_iter54_reg <= icmp_ln211_reg_1096_pp0_iter53_reg;
        icmp_ln211_reg_1096_pp0_iter55_reg <= icmp_ln211_reg_1096_pp0_iter54_reg;
        icmp_ln211_reg_1096_pp0_iter56_reg <= icmp_ln211_reg_1096_pp0_iter55_reg;
        icmp_ln211_reg_1096_pp0_iter57_reg <= icmp_ln211_reg_1096_pp0_iter56_reg;
        icmp_ln211_reg_1096_pp0_iter58_reg <= icmp_ln211_reg_1096_pp0_iter57_reg;
        icmp_ln211_reg_1096_pp0_iter59_reg <= icmp_ln211_reg_1096_pp0_iter58_reg;
        icmp_ln211_reg_1096_pp0_iter5_reg <= icmp_ln211_reg_1096_pp0_iter4_reg;
        icmp_ln211_reg_1096_pp0_iter60_reg <= icmp_ln211_reg_1096_pp0_iter59_reg;
        icmp_ln211_reg_1096_pp0_iter61_reg <= icmp_ln211_reg_1096_pp0_iter60_reg;
        icmp_ln211_reg_1096_pp0_iter62_reg <= icmp_ln211_reg_1096_pp0_iter61_reg;
        icmp_ln211_reg_1096_pp0_iter63_reg <= icmp_ln211_reg_1096_pp0_iter62_reg;
        icmp_ln211_reg_1096_pp0_iter64_reg <= icmp_ln211_reg_1096_pp0_iter63_reg;
        icmp_ln211_reg_1096_pp0_iter65_reg <= icmp_ln211_reg_1096_pp0_iter64_reg;
        icmp_ln211_reg_1096_pp0_iter66_reg <= icmp_ln211_reg_1096_pp0_iter65_reg;
        icmp_ln211_reg_1096_pp0_iter67_reg <= icmp_ln211_reg_1096_pp0_iter66_reg;
        icmp_ln211_reg_1096_pp0_iter68_reg <= icmp_ln211_reg_1096_pp0_iter67_reg;
        icmp_ln211_reg_1096_pp0_iter69_reg <= icmp_ln211_reg_1096_pp0_iter68_reg;
        icmp_ln211_reg_1096_pp0_iter6_reg <= icmp_ln211_reg_1096_pp0_iter5_reg;
        icmp_ln211_reg_1096_pp0_iter70_reg <= icmp_ln211_reg_1096_pp0_iter69_reg;
        icmp_ln211_reg_1096_pp0_iter71_reg <= icmp_ln211_reg_1096_pp0_iter70_reg;
        icmp_ln211_reg_1096_pp0_iter7_reg <= icmp_ln211_reg_1096_pp0_iter6_reg;
        icmp_ln211_reg_1096_pp0_iter8_reg <= icmp_ln211_reg_1096_pp0_iter7_reg;
        icmp_ln211_reg_1096_pp0_iter9_reg <= icmp_ln211_reg_1096_pp0_iter8_reg;
        k_cast16_reg_1076_pp0_iter10_reg[9 : 0] <= k_cast16_reg_1076_pp0_iter9_reg[9 : 0];
        k_cast16_reg_1076_pp0_iter11_reg[9 : 0] <= k_cast16_reg_1076_pp0_iter10_reg[9 : 0];
        k_cast16_reg_1076_pp0_iter12_reg[9 : 0] <= k_cast16_reg_1076_pp0_iter11_reg[9 : 0];
        k_cast16_reg_1076_pp0_iter13_reg[9 : 0] <= k_cast16_reg_1076_pp0_iter12_reg[9 : 0];
        k_cast16_reg_1076_pp0_iter14_reg[9 : 0] <= k_cast16_reg_1076_pp0_iter13_reg[9 : 0];
        k_cast16_reg_1076_pp0_iter15_reg[9 : 0] <= k_cast16_reg_1076_pp0_iter14_reg[9 : 0];
        k_cast16_reg_1076_pp0_iter16_reg[9 : 0] <= k_cast16_reg_1076_pp0_iter15_reg[9 : 0];
        k_cast16_reg_1076_pp0_iter17_reg[9 : 0] <= k_cast16_reg_1076_pp0_iter16_reg[9 : 0];
        k_cast16_reg_1076_pp0_iter18_reg[9 : 0] <= k_cast16_reg_1076_pp0_iter17_reg[9 : 0];
        k_cast16_reg_1076_pp0_iter19_reg[9 : 0] <= k_cast16_reg_1076_pp0_iter18_reg[9 : 0];
        k_cast16_reg_1076_pp0_iter20_reg[9 : 0] <= k_cast16_reg_1076_pp0_iter19_reg[9 : 0];
        k_cast16_reg_1076_pp0_iter21_reg[9 : 0] <= k_cast16_reg_1076_pp0_iter20_reg[9 : 0];
        k_cast16_reg_1076_pp0_iter22_reg[9 : 0] <= k_cast16_reg_1076_pp0_iter21_reg[9 : 0];
        k_cast16_reg_1076_pp0_iter23_reg[9 : 0] <= k_cast16_reg_1076_pp0_iter22_reg[9 : 0];
        k_cast16_reg_1076_pp0_iter24_reg[9 : 0] <= k_cast16_reg_1076_pp0_iter23_reg[9 : 0];
        k_cast16_reg_1076_pp0_iter25_reg[9 : 0] <= k_cast16_reg_1076_pp0_iter24_reg[9 : 0];
        k_cast16_reg_1076_pp0_iter26_reg[9 : 0] <= k_cast16_reg_1076_pp0_iter25_reg[9 : 0];
        k_cast16_reg_1076_pp0_iter27_reg[9 : 0] <= k_cast16_reg_1076_pp0_iter26_reg[9 : 0];
        k_cast16_reg_1076_pp0_iter28_reg[9 : 0] <= k_cast16_reg_1076_pp0_iter27_reg[9 : 0];
        k_cast16_reg_1076_pp0_iter29_reg[9 : 0] <= k_cast16_reg_1076_pp0_iter28_reg[9 : 0];
        k_cast16_reg_1076_pp0_iter2_reg[9 : 0] <= k_cast16_reg_1076_pp0_iter1_reg[9 : 0];
        k_cast16_reg_1076_pp0_iter30_reg[9 : 0] <= k_cast16_reg_1076_pp0_iter29_reg[9 : 0];
        k_cast16_reg_1076_pp0_iter31_reg[9 : 0] <= k_cast16_reg_1076_pp0_iter30_reg[9 : 0];
        k_cast16_reg_1076_pp0_iter32_reg[9 : 0] <= k_cast16_reg_1076_pp0_iter31_reg[9 : 0];
        k_cast16_reg_1076_pp0_iter33_reg[9 : 0] <= k_cast16_reg_1076_pp0_iter32_reg[9 : 0];
        k_cast16_reg_1076_pp0_iter34_reg[9 : 0] <= k_cast16_reg_1076_pp0_iter33_reg[9 : 0];
        k_cast16_reg_1076_pp0_iter35_reg[9 : 0] <= k_cast16_reg_1076_pp0_iter34_reg[9 : 0];
        k_cast16_reg_1076_pp0_iter36_reg[9 : 0] <= k_cast16_reg_1076_pp0_iter35_reg[9 : 0];
        k_cast16_reg_1076_pp0_iter37_reg[9 : 0] <= k_cast16_reg_1076_pp0_iter36_reg[9 : 0];
        k_cast16_reg_1076_pp0_iter38_reg[9 : 0] <= k_cast16_reg_1076_pp0_iter37_reg[9 : 0];
        k_cast16_reg_1076_pp0_iter39_reg[9 : 0] <= k_cast16_reg_1076_pp0_iter38_reg[9 : 0];
        k_cast16_reg_1076_pp0_iter3_reg[9 : 0] <= k_cast16_reg_1076_pp0_iter2_reg[9 : 0];
        k_cast16_reg_1076_pp0_iter40_reg[9 : 0] <= k_cast16_reg_1076_pp0_iter39_reg[9 : 0];
        k_cast16_reg_1076_pp0_iter41_reg[9 : 0] <= k_cast16_reg_1076_pp0_iter40_reg[9 : 0];
        k_cast16_reg_1076_pp0_iter42_reg[9 : 0] <= k_cast16_reg_1076_pp0_iter41_reg[9 : 0];
        k_cast16_reg_1076_pp0_iter43_reg[9 : 0] <= k_cast16_reg_1076_pp0_iter42_reg[9 : 0];
        k_cast16_reg_1076_pp0_iter44_reg[9 : 0] <= k_cast16_reg_1076_pp0_iter43_reg[9 : 0];
        k_cast16_reg_1076_pp0_iter45_reg[9 : 0] <= k_cast16_reg_1076_pp0_iter44_reg[9 : 0];
        k_cast16_reg_1076_pp0_iter46_reg[9 : 0] <= k_cast16_reg_1076_pp0_iter45_reg[9 : 0];
        k_cast16_reg_1076_pp0_iter47_reg[9 : 0] <= k_cast16_reg_1076_pp0_iter46_reg[9 : 0];
        k_cast16_reg_1076_pp0_iter48_reg[9 : 0] <= k_cast16_reg_1076_pp0_iter47_reg[9 : 0];
        k_cast16_reg_1076_pp0_iter49_reg[9 : 0] <= k_cast16_reg_1076_pp0_iter48_reg[9 : 0];
        k_cast16_reg_1076_pp0_iter4_reg[9 : 0] <= k_cast16_reg_1076_pp0_iter3_reg[9 : 0];
        k_cast16_reg_1076_pp0_iter50_reg[9 : 0] <= k_cast16_reg_1076_pp0_iter49_reg[9 : 0];
        k_cast16_reg_1076_pp0_iter51_reg[9 : 0] <= k_cast16_reg_1076_pp0_iter50_reg[9 : 0];
        k_cast16_reg_1076_pp0_iter52_reg[9 : 0] <= k_cast16_reg_1076_pp0_iter51_reg[9 : 0];
        k_cast16_reg_1076_pp0_iter53_reg[9 : 0] <= k_cast16_reg_1076_pp0_iter52_reg[9 : 0];
        k_cast16_reg_1076_pp0_iter54_reg[9 : 0] <= k_cast16_reg_1076_pp0_iter53_reg[9 : 0];
        k_cast16_reg_1076_pp0_iter55_reg[9 : 0] <= k_cast16_reg_1076_pp0_iter54_reg[9 : 0];
        k_cast16_reg_1076_pp0_iter56_reg[9 : 0] <= k_cast16_reg_1076_pp0_iter55_reg[9 : 0];
        k_cast16_reg_1076_pp0_iter57_reg[9 : 0] <= k_cast16_reg_1076_pp0_iter56_reg[9 : 0];
        k_cast16_reg_1076_pp0_iter58_reg[9 : 0] <= k_cast16_reg_1076_pp0_iter57_reg[9 : 0];
        k_cast16_reg_1076_pp0_iter59_reg[9 : 0] <= k_cast16_reg_1076_pp0_iter58_reg[9 : 0];
        k_cast16_reg_1076_pp0_iter5_reg[9 : 0] <= k_cast16_reg_1076_pp0_iter4_reg[9 : 0];
        k_cast16_reg_1076_pp0_iter60_reg[9 : 0] <= k_cast16_reg_1076_pp0_iter59_reg[9 : 0];
        k_cast16_reg_1076_pp0_iter61_reg[9 : 0] <= k_cast16_reg_1076_pp0_iter60_reg[9 : 0];
        k_cast16_reg_1076_pp0_iter62_reg[9 : 0] <= k_cast16_reg_1076_pp0_iter61_reg[9 : 0];
        k_cast16_reg_1076_pp0_iter63_reg[9 : 0] <= k_cast16_reg_1076_pp0_iter62_reg[9 : 0];
        k_cast16_reg_1076_pp0_iter64_reg[9 : 0] <= k_cast16_reg_1076_pp0_iter63_reg[9 : 0];
        k_cast16_reg_1076_pp0_iter65_reg[9 : 0] <= k_cast16_reg_1076_pp0_iter64_reg[9 : 0];
        k_cast16_reg_1076_pp0_iter66_reg[9 : 0] <= k_cast16_reg_1076_pp0_iter65_reg[9 : 0];
        k_cast16_reg_1076_pp0_iter67_reg[9 : 0] <= k_cast16_reg_1076_pp0_iter66_reg[9 : 0];
        k_cast16_reg_1076_pp0_iter68_reg[9 : 0] <= k_cast16_reg_1076_pp0_iter67_reg[9 : 0];
        k_cast16_reg_1076_pp0_iter69_reg[9 : 0] <= k_cast16_reg_1076_pp0_iter68_reg[9 : 0];
        k_cast16_reg_1076_pp0_iter6_reg[9 : 0] <= k_cast16_reg_1076_pp0_iter5_reg[9 : 0];
        k_cast16_reg_1076_pp0_iter70_reg[9 : 0] <= k_cast16_reg_1076_pp0_iter69_reg[9 : 0];
        k_cast16_reg_1076_pp0_iter71_reg[9 : 0] <= k_cast16_reg_1076_pp0_iter70_reg[9 : 0];
        k_cast16_reg_1076_pp0_iter7_reg[9 : 0] <= k_cast16_reg_1076_pp0_iter6_reg[9 : 0];
        k_cast16_reg_1076_pp0_iter8_reg[9 : 0] <= k_cast16_reg_1076_pp0_iter7_reg[9 : 0];
        k_cast16_reg_1076_pp0_iter9_reg[9 : 0] <= k_cast16_reg_1076_pp0_iter8_reg[9 : 0];
        rx_phase_rad_reg_1112 <= grp_atan2_cordic_float_s_fu_422_p_dout0;
        rx_phase_rad_reg_1112_pp0_iter53_reg <= rx_phase_rad_reg_1112;
        rx_phase_rad_reg_1112_pp0_iter54_reg <= rx_phase_rad_reg_1112_pp0_iter53_reg;
        rx_phase_rad_reg_1112_pp0_iter55_reg <= rx_phase_rad_reg_1112_pp0_iter54_reg;
        rx_phase_rad_reg_1112_pp0_iter56_reg <= rx_phase_rad_reg_1112_pp0_iter55_reg;
        rx_phase_rad_reg_1112_pp0_iter57_reg <= rx_phase_rad_reg_1112_pp0_iter56_reg;
        rx_phase_rad_reg_1112_pp0_iter58_reg <= rx_phase_rad_reg_1112_pp0_iter57_reg;
        select_ln199_1_reg_1205 <= select_ln199_1_fu_561_p3;
        select_ln199_1_reg_1205_pp0_iter65_reg <= select_ln199_1_reg_1205;
        select_ln199_2_reg_1241 <= select_ln199_2_fu_712_p3;
        select_ln199_2_reg_1241_pp0_iter67_reg <= select_ln199_2_reg_1241;
        select_ln199_3_reg_1259 <= select_ln199_3_fu_817_p3;
        select_ln199_reg_1169 <= select_ln199_fu_450_p3;
        select_ln199_reg_1169_pp0_iter63_reg <= select_ln199_reg_1169;
        select_ln200_1_reg_1234 <= select_ln200_1_fu_696_p3;
        select_ln200_1_reg_1234_pp0_iter67_reg <= select_ln200_1_reg_1234;
        select_ln200_2_reg_1253 <= select_ln200_2_fu_801_p3;
        select_ln200_4_reg_1285 <= select_ln200_4_fu_918_p3;
        select_ln200_reg_1198 <= select_ln200_fu_544_p3;
        select_ln200_reg_1198_pp0_iter65_reg <= select_ln200_reg_1198;
        x_assign9_reg_1120 <= grp_fu_814_p_dout0;
        x_assign_1_reg_1142 <= grp_fu_818_p_dout0;
        x_assign_2_reg_1164 <= grp_fu_822_p_dout0;
        x_assign_s_reg_1193 <= grp_fu_239_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln193_reg_1072 <= icmp_ln193_fu_309_p2;
        icmp_ln193_reg_1072_pp0_iter1_reg <= icmp_ln193_reg_1072;
        icmp_ln211_reg_1096_pp0_iter1_reg <= icmp_ln211_reg_1096;
        k_cast16_reg_1076_pp0_iter1_reg[9 : 0] <= k_cast16_reg_1076[9 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln193_fu_309_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln211_reg_1096 <= icmp_ln211_fu_337_p2;
        k_cast16_reg_1076[9 : 0] <= k_cast16_fu_321_p1[9 : 0];
    end
end

always @ (*) begin
    if (((icmp_ln193_fu_309_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter71_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter72 == 1'b0) & (ap_enable_reg_pp0_iter71 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter70 == 1'b0) & (ap_enable_reg_pp0_iter69 == 1'b0) & (ap_enable_reg_pp0_iter68 == 1'b0) & (ap_enable_reg_pp0_iter67 == 1'b0) & (ap_enable_reg_pp0_iter66 == 1'b0) & (ap_enable_reg_pp0_iter65 == 1'b0) & (ap_enable_reg_pp0_iter64 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter63 == 1'b0) & (ap_enable_reg_pp0_iter62 == 1'b0) & (ap_enable_reg_pp0_iter61 == 1'b0) & (ap_enable_reg_pp0_iter60 == 1'b0) & (ap_enable_reg_pp0_iter59 == 1'b0) & (ap_enable_reg_pp0_iter58 == 1'b0) & (ap_enable_reg_pp0_iter57 == 1'b0) & (ap_enable_reg_pp0_iter56 == 1'b0) & (ap_enable_reg_pp0_iter55 == 1'b0) & (ap_enable_reg_pp0_iter54 == 1'b0) & (ap_enable_reg_pp0_iter53 == 1'b0) & (ap_enable_reg_pp0_iter52 == 1'b0) & (ap_enable_reg_pp0_iter51 == 1'b0) & (ap_enable_reg_pp0_iter50 == 1'b0) & (ap_enable_reg_pp0_iter49 == 1'b0) & (ap_enable_reg_pp0_iter48 == 1'b0) & (ap_enable_reg_pp0_iter47 == 1'b0) & (ap_enable_reg_pp0_iter46 == 1'b0) & (ap_enable_reg_pp0_iter45 == 1'b0) & (ap_enable_reg_pp0_iter44 == 1'b0) & (ap_enable_reg_pp0_iter43 == 1'b0) & (ap_enable_reg_pp0_iter42 == 1'b0) & (ap_enable_reg_pp0_iter41 == 1'b0) & (ap_enable_reg_pp0_iter40 == 1'b0) & (ap_enable_reg_pp0_iter39 == 1'b0) & (ap_enable_reg_pp0_iter38 == 1'b0) & (ap_enable_reg_pp0_iter37 == 1'b0) & (ap_enable_reg_pp0_iter36 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_k_1 = 10'd0;
    end else begin
        ap_sig_allocacmp_k_1 = k_fu_96;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter72 == 1'b1))) begin
        decoded_bits_0_ce0 = 1'b1;
    end else begin
        decoded_bits_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter72 == 1'b1))) begin
        decoded_bits_0_we0 = 1'b1;
    end else begin
        decoded_bits_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter72 == 1'b1))) begin
        decoded_bits_1_ce0 = 1'b1;
    end else begin
        decoded_bits_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter72 == 1'b1))) begin
        decoded_bits_1_we0 = 1'b1;
    end else begin
        decoded_bits_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter71 == 1'b1))) begin
        g_bits_table_str_0_ce0 = 1'b1;
    end else begin
        g_bits_table_str_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter71 == 1'b1))) begin
        g_bits_table_str_0_ce1 = 1'b1;
    end else begin
        g_bits_table_str_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter71 == 1'b1))) begin
        g_bits_table_str_1_ce0 = 1'b1;
    end else begin
        g_bits_table_str_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter71 == 1'b1))) begin
        g_bits_table_str_1_ce1 = 1'b1;
    end else begin
        g_bits_table_str_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln193_reg_1072_pp0_iter70_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        preamble_errors_out_ap_vld = 1'b1;
    end else begin
        preamble_errors_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rx_syms_i_ce0 = 1'b1;
    end else begin
        rx_syms_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rx_syms_q_ce0 = 1'b1;
    end else begin
        rx_syms_q_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln193_fu_315_p2 = (ap_sig_allocacmp_k_1 + 10'd1);

assign and_ln199_1_fu_555_p2 = (or_ln199_1_fu_551_p2 & grp_fu_269_p2);

assign and_ln199_2_fu_706_p2 = (or_ln199_2_fu_702_p2 & grp_fu_278_p2);

assign and_ln199_3_fu_811_p2 = (or_ln199_3_fu_807_p2 & grp_fu_287_p2);

assign and_ln199_fu_444_p2 = (or_ln199_fu_440_p2 & grp_fu_509_p_dout0);

assign and_ln200_1_fu_684_p2 = (or_ln200_3_fu_678_p2 & or_ln200_2_fu_660_p2);

assign and_ln200_2_fu_690_p2 = (grp_fu_274_p2 & and_ln200_1_fu_684_p2);

assign and_ln200_3_fu_789_p2 = (or_ln200_5_fu_783_p2 & or_ln200_4_fu_765_p2);

assign and_ln200_4_fu_795_p2 = (grp_fu_283_p2 & and_ln200_3_fu_789_p2);

assign and_ln200_5_fu_893_p2 = (or_ln200_7_fu_889_p2 & or_ln200_6_fu_885_p2);

assign and_ln200_6_fu_899_p2 = (grp_fu_292_p2 & and_ln200_5_fu_893_p2);

assign and_ln200_fu_538_p2 = (or_ln200_1_fu_532_p2 & grp_fu_264_p2);

assign and_ln220_1_fu_1034_p2 = (icmp_ln220_fu_1010_p2 & and_ln220_fu_1029_p2);

assign and_ln220_fu_1029_p2 = (icmp_ln219_fu_1004_p2 & icmp_ln211_reg_1096_pp0_iter71_reg);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage0_iter29 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter30 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage0_iter31 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter32 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage0_iter33 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage0_iter34 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage0_iter35 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter36 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage0_iter37 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage0_iter38 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage0_iter39 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage0_iter40 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage0_iter41 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage0_iter42 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage0_iter43 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage0_iter44 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage0_iter45 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage0_iter46 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage0_iter47 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage0_iter48 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage0_iter49 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage0_iter50 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp0_stage0_iter51 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp0_stage0_iter52 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp0_stage0_iter53 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp0_stage0_iter54 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp0_stage0_iter55 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp0_stage0_iter56 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp0_stage0_iter57 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp0_stage0_iter58 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp0_stage0_iter59 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp0_stage0_iter60 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp0_stage0_iter61 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp0_stage0_iter62 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp0_stage0_iter63 = ~(1'b1 == 1'b1);

assign ap_block_state65_pp0_stage0_iter64 = ~(1'b1 == 1'b1);

assign ap_block_state66_pp0_stage0_iter65 = ~(1'b1 == 1'b1);

assign ap_block_state67_pp0_stage0_iter66 = ~(1'b1 == 1'b1);

assign ap_block_state68_pp0_stage0_iter67 = ~(1'b1 == 1'b1);

assign ap_block_state69_pp0_stage0_iter68 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state70_pp0_stage0_iter69 = ~(1'b1 == 1'b1);

assign ap_block_state71_pp0_stage0_iter70 = ~(1'b1 == 1'b1);

assign ap_block_state72_pp0_stage0_iter71 = ~(1'b1 == 1'b1);

assign ap_block_state73_pp0_stage0_iter72 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign bitcast_ln200_1_fu_614_p1 = select_ln199_1_reg_1205_pp0_iter65_reg;

assign bitcast_ln200_2_fu_631_p1 = select_ln200_reg_1198_pp0_iter65_reg;

assign bitcast_ln200_3_fu_719_p1 = select_ln199_2_reg_1241_pp0_iter67_reg;

assign bitcast_ln200_4_fu_736_p1 = select_ln200_1_reg_1234_pp0_iter67_reg;

assign bitcast_ln200_5_fu_824_p1 = select_ln199_3_reg_1259;

assign bitcast_ln200_6_fu_841_p1 = select_ln200_2_reg_1253;

assign bitcast_ln200_fu_503_p1 = select_ln199_reg_1169_pp0_iter63_reg;

assign bitcast_ln315_1_fu_394_p1 = x_assign_1_reg_1142;

assign bitcast_ln315_2_fu_457_p1 = x_assign_2_reg_1164;

assign bitcast_ln315_3_fu_568_p1 = x_assign_s_reg_1193;

assign bitcast_ln315_fu_348_p1 = x_assign9_reg_1120;

assign bitcast_ln354_1_fu_413_p1 = p_Result_9_1_fu_405_p3;

assign bitcast_ln354_2_fu_476_p1 = p_Result_9_2_fu_468_p3;

assign bitcast_ln354_3_fu_587_p1 = p_Result_9_3_fu_579_p3;

assign bitcast_ln354_fu_367_p1 = p_Result_9_fu_359_p3;

assign decoded_bits_0_address0 = k_cast16_reg_1076_pp0_iter71_reg;

assign decoded_bits_0_d0 = g_bits_table_str_0_q1;

assign decoded_bits_1_address0 = k_cast16_reg_1076_pp0_iter71_reg;

assign decoded_bits_1_d0 = g_bits_table_str_1_q1;

assign g_bits_table_str_0_address0 = zext_ln219_fu_995_p1;

assign g_bits_table_str_0_address1 = zext_ln207_fu_926_p1;

assign g_bits_table_str_1_address0 = zext_ln219_fu_995_p1;

assign g_bits_table_str_1_address1 = zext_ln207_fu_926_p1;

assign grp_atan2_cordic_float_s_fu_422_p_din1 = rx_syms_q_q0;

assign grp_atan2_cordic_float_s_fu_422_p_din2 = rx_syms_i_q0;

assign grp_fu_234_p1 = p_Result_9_fu_359_p3;

assign grp_fu_244_p1 = p_Result_9_1_fu_405_p3;

assign grp_fu_249_p1 = p_Result_9_2_fu_468_p3;

assign grp_fu_254_p1 = p_Result_9_3_fu_579_p3;

assign grp_fu_509_p_ce = 1'b1;

assign grp_fu_509_p_din0 = bitcast_ln354_reg_1125_pp0_iter60_reg;

assign grp_fu_509_p_din1 = 32'd1078530011;

assign grp_fu_509_p_opcode = 5'd2;

assign grp_fu_814_p_ce = 1'b1;

assign grp_fu_814_p_din0 = rx_phase_rad_reg_1112;

assign grp_fu_814_p_din1 = 32'd3209236443;

assign grp_fu_814_p_opcode = 2'd0;

assign grp_fu_818_p_ce = 1'b1;

assign grp_fu_818_p_din0 = rx_phase_rad_reg_1112_pp0_iter54_reg;

assign grp_fu_818_p_din1 = 32'd3222719460;

assign grp_fu_818_p_opcode = 2'd0;

assign grp_fu_822_p_ce = 1'b1;

assign grp_fu_822_p_din0 = rx_phase_rad_reg_1112_pp0_iter56_reg;

assign grp_fu_822_p_din1 = 32'd3229307857;

assign grp_fu_822_p_opcode = 2'd0;

assign icmp_ln193_fu_309_p2 = ((ap_sig_allocacmp_k_1 == 10'd512) ? 1'b1 : 1'b0);

assign icmp_ln199_1_fu_388_p2 = ((trunc_ln199_fu_355_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln199_2_fu_428_p2 = ((tmp_4_fu_418_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln199_3_fu_434_p2 = ((trunc_ln199_1_fu_401_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln199_4_fu_491_p2 = ((tmp_9_fu_481_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln199_5_fu_497_p2 = ((trunc_ln199_2_fu_464_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln199_6_fu_602_p2 = ((tmp_14_fu_592_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln199_7_fu_608_p2 = ((trunc_ln199_3_fu_575_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln199_fu_382_p2 = ((tmp_s_fu_372_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln200_10_fu_858_p2 = ((tmp_16_fu_827_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln200_11_fu_864_p2 = ((trunc_ln200_5_fu_837_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln200_12_fu_870_p2 = ((tmp_17_fu_844_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln200_13_fu_876_p2 = ((trunc_ln200_6_fu_854_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln200_1_fu_526_p2 = ((trunc_ln200_fu_516_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln200_2_fu_648_p2 = ((tmp_6_fu_617_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln200_3_fu_654_p2 = ((trunc_ln200_1_fu_627_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln200_4_fu_666_p2 = ((tmp_7_fu_634_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln200_5_fu_672_p2 = ((trunc_ln200_2_fu_644_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln200_6_fu_753_p2 = ((tmp_11_fu_722_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln200_7_fu_759_p2 = ((trunc_ln200_3_fu_732_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln200_8_fu_771_p2 = ((tmp_12_fu_739_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln200_9_fu_777_p2 = ((trunc_ln200_4_fu_749_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln200_fu_520_p2 = ((tmp_2_fu_506_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln211_fu_337_p2 = ((tmp_fu_327_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln219_fu_1004_p2 = ((g_bits_table_str_0_q1 == g_bits_table_str_0_q0) ? 1'b1 : 1'b0);

assign icmp_ln220_fu_1010_p2 = ((g_bits_table_str_1_q1 == g_bits_table_str_1_q0) ? 1'b1 : 1'b0);

assign ideal_idx_1_fu_987_p3 = ((trunc_ln217_1_fu_983_p1[0:0] == 1'b1) ? select_ln217_fu_970_p3 : ideal_idx_fu_953_p3);

assign ideal_idx_fu_953_p3 = ((trunc_ln215_1_fu_949_p1[0:0] == 1'b1) ? zext_ln215_fu_940_p1 : 2'd3);

assign k_cast16_fu_321_p1 = ap_sig_allocacmp_k_1;

assign lshr_ln215_1_fu_944_p2 = 64'd16198736977357524217 >> k_cast16_reg_1076_pp0_iter70_reg;

assign lshr_ln215_fu_931_p2 = 64'd9224525582398734552 >> k_cast16_reg_1076_pp0_iter70_reg;

assign lshr_ln217_1_fu_978_p2 = 64'd2248007096352027398 >> k_cast16_reg_1076_pp0_iter70_reg;

assign lshr_ln217_fu_961_p2 = 64'd1946265332739481600 >> k_cast16_reg_1076_pp0_iter70_reg;

assign or_ln199_1_fu_551_p2 = (icmp_ln199_3_reg_1159_pp0_iter63_reg | icmp_ln199_2_reg_1154_pp0_iter63_reg);

assign or_ln199_2_fu_702_p2 = (icmp_ln199_5_reg_1188_pp0_iter65_reg | icmp_ln199_4_reg_1183_pp0_iter65_reg);

assign or_ln199_3_fu_807_p2 = (icmp_ln199_7_reg_1224_pp0_iter67_reg | icmp_ln199_6_reg_1219_pp0_iter67_reg);

assign or_ln199_fu_440_p2 = (icmp_ln199_reg_1132_pp0_iter61_reg | icmp_ln199_1_reg_1137_pp0_iter61_reg);

assign or_ln200_1_fu_532_p2 = (icmp_ln200_fu_520_p2 | icmp_ln200_1_fu_526_p2);

assign or_ln200_2_fu_660_p2 = (icmp_ln200_3_fu_654_p2 | icmp_ln200_2_fu_648_p2);

assign or_ln200_3_fu_678_p2 = (icmp_ln200_5_fu_672_p2 | icmp_ln200_4_fu_666_p2);

assign or_ln200_4_fu_765_p2 = (icmp_ln200_7_fu_759_p2 | icmp_ln200_6_fu_753_p2);

assign or_ln200_5_fu_783_p2 = (icmp_ln200_9_fu_777_p2 | icmp_ln200_8_fu_771_p2);

assign or_ln200_6_fu_885_p2 = (icmp_ln200_11_reg_1270 | icmp_ln200_10_reg_1265);

assign or_ln200_7_fu_889_p2 = (icmp_ln200_13_reg_1280 | icmp_ln200_12_reg_1275);

assign or_ln200_fu_913_p2 = (and_ln200_6_fu_899_p2 | and_ln200_4_reg_1248_pp0_iter69_reg);

assign p_Result_9_1_fu_405_p3 = {{1'd0}, {trunc_ln368_1_fu_397_p1}};

assign p_Result_9_2_fu_468_p3 = {{1'd0}, {trunc_ln368_2_fu_460_p1}};

assign p_Result_9_3_fu_579_p3 = {{1'd0}, {trunc_ln368_3_fu_571_p1}};

assign p_Result_9_fu_359_p3 = {{1'd0}, {trunc_ln368_fu_351_p1}};

assign preamble_errors_1_fu_1016_p2 = (preamble_errors_fu_92 + 32'd1);

assign preamble_errors_2_fu_1022_p3 = ((icmp_ln211_reg_1096_pp0_iter71_reg[0:0] == 1'b1) ? preamble_errors_1_fu_1016_p2 : preamble_errors_fu_92);

assign preamble_errors_3_fu_1040_p3 = ((and_ln220_1_fu_1034_p2[0:0] == 1'b1) ? preamble_errors_fu_92 : preamble_errors_2_fu_1022_p3);

assign preamble_errors_out = preamble_errors_fu_92;

assign rx_syms_i_address0 = k_cast16_fu_321_p1;

assign rx_syms_q_address0 = k_cast16_fu_321_p1;

assign select_ln199_1_fu_561_p3 = ((and_ln199_1_fu_555_p2[0:0] == 1'b1) ? grp_fu_244_p2 : bitcast_ln354_1_reg_1147_pp0_iter63_reg);

assign select_ln199_2_fu_712_p3 = ((and_ln199_2_fu_706_p2[0:0] == 1'b1) ? grp_fu_249_p2 : bitcast_ln354_2_reg_1176_pp0_iter65_reg);

assign select_ln199_3_fu_817_p3 = ((and_ln199_3_fu_811_p2[0:0] == 1'b1) ? grp_fu_254_p2 : bitcast_ln354_3_reg_1212_pp0_iter67_reg);

assign select_ln199_fu_450_p3 = ((and_ln199_fu_444_p2[0:0] == 1'b1) ? grp_fu_234_p2 : bitcast_ln354_reg_1125_pp0_iter61_reg);

assign select_ln200_1_fu_696_p3 = ((and_ln200_2_fu_690_p2[0:0] == 1'b1) ? select_ln199_1_reg_1205_pp0_iter65_reg : select_ln200_reg_1198_pp0_iter65_reg);

assign select_ln200_2_fu_801_p3 = ((and_ln200_4_fu_795_p2[0:0] == 1'b1) ? select_ln199_2_reg_1241_pp0_iter67_reg : select_ln200_1_reg_1234_pp0_iter67_reg);

assign select_ln200_3_fu_905_p3 = ((and_ln200_6_fu_899_p2[0:0] == 1'b1) ? 2'd3 : 2'd2);

assign select_ln200_4_fu_918_p3 = ((or_ln200_fu_913_p2[0:0] == 1'b1) ? select_ln200_3_fu_905_p3 : zext_ln198_fu_882_p1);

assign select_ln200_fu_544_p3 = ((and_ln200_fu_538_p2[0:0] == 1'b1) ? select_ln199_reg_1169_pp0_iter63_reg : 32'd1148846080);

assign select_ln217_fu_970_p3 = ((trunc_ln217_fu_966_p1[0:0] == 1'b1) ? 2'd3 : 2'd2);

assign tmp_11_fu_722_p4 = {{bitcast_ln200_3_fu_719_p1[30:23]}};

assign tmp_12_fu_739_p4 = {{bitcast_ln200_4_fu_736_p1[30:23]}};

assign tmp_14_fu_592_p4 = {{bitcast_ln315_3_fu_568_p1[30:23]}};

assign tmp_16_fu_827_p4 = {{bitcast_ln200_5_fu_824_p1[30:23]}};

assign tmp_17_fu_844_p4 = {{bitcast_ln200_6_fu_841_p1[30:23]}};

assign tmp_2_fu_506_p4 = {{bitcast_ln200_fu_503_p1[30:23]}};

assign tmp_4_fu_418_p4 = {{bitcast_ln315_1_fu_394_p1[30:23]}};

assign tmp_6_fu_617_p4 = {{bitcast_ln200_1_fu_614_p1[30:23]}};

assign tmp_7_fu_634_p4 = {{bitcast_ln200_2_fu_631_p1[30:23]}};

assign tmp_9_fu_481_p4 = {{bitcast_ln315_2_fu_457_p1[30:23]}};

assign tmp_fu_327_p4 = {{ap_sig_allocacmp_k_1[9:6]}};

assign tmp_s_fu_372_p4 = {{bitcast_ln315_fu_348_p1[30:23]}};

assign trunc_ln199_1_fu_401_p1 = bitcast_ln315_1_fu_394_p1[22:0];

assign trunc_ln199_2_fu_464_p1 = bitcast_ln315_2_fu_457_p1[22:0];

assign trunc_ln199_3_fu_575_p1 = bitcast_ln315_3_fu_568_p1[22:0];

assign trunc_ln199_fu_355_p1 = bitcast_ln315_fu_348_p1[22:0];

assign trunc_ln200_1_fu_627_p1 = bitcast_ln200_1_fu_614_p1[22:0];

assign trunc_ln200_2_fu_644_p1 = bitcast_ln200_2_fu_631_p1[22:0];

assign trunc_ln200_3_fu_732_p1 = bitcast_ln200_3_fu_719_p1[22:0];

assign trunc_ln200_4_fu_749_p1 = bitcast_ln200_4_fu_736_p1[22:0];

assign trunc_ln200_5_fu_837_p1 = bitcast_ln200_5_fu_824_p1[22:0];

assign trunc_ln200_6_fu_854_p1 = bitcast_ln200_6_fu_841_p1[22:0];

assign trunc_ln200_fu_516_p1 = bitcast_ln200_fu_503_p1[22:0];

assign trunc_ln215_1_fu_949_p1 = lshr_ln215_1_fu_944_p2[0:0];

assign trunc_ln215_fu_936_p1 = lshr_ln215_fu_931_p2[0:0];

assign trunc_ln217_1_fu_983_p1 = lshr_ln217_1_fu_978_p2[0:0];

assign trunc_ln217_fu_966_p1 = lshr_ln217_fu_961_p2[0:0];

assign trunc_ln368_1_fu_397_p1 = bitcast_ln315_1_fu_394_p1[30:0];

assign trunc_ln368_2_fu_460_p1 = bitcast_ln315_2_fu_457_p1[30:0];

assign trunc_ln368_3_fu_571_p1 = bitcast_ln315_3_fu_568_p1[30:0];

assign trunc_ln368_fu_351_p1 = bitcast_ln315_fu_348_p1[30:0];

assign zext_ln198_fu_882_p1 = and_ln200_2_reg_1229_pp0_iter69_reg;

assign zext_ln207_fu_926_p1 = select_ln200_4_reg_1285;

assign zext_ln215_fu_940_p1 = trunc_ln215_fu_936_p1;

assign zext_ln219_fu_995_p1 = ideal_idx_1_fu_987_p3;

always @ (posedge ap_clk) begin
    k_cast16_reg_1076[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast16_reg_1076_pp0_iter1_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast16_reg_1076_pp0_iter2_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast16_reg_1076_pp0_iter3_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast16_reg_1076_pp0_iter4_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast16_reg_1076_pp0_iter5_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast16_reg_1076_pp0_iter6_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast16_reg_1076_pp0_iter7_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast16_reg_1076_pp0_iter8_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast16_reg_1076_pp0_iter9_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast16_reg_1076_pp0_iter10_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast16_reg_1076_pp0_iter11_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast16_reg_1076_pp0_iter12_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast16_reg_1076_pp0_iter13_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast16_reg_1076_pp0_iter14_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast16_reg_1076_pp0_iter15_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast16_reg_1076_pp0_iter16_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast16_reg_1076_pp0_iter17_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast16_reg_1076_pp0_iter18_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast16_reg_1076_pp0_iter19_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast16_reg_1076_pp0_iter20_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast16_reg_1076_pp0_iter21_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast16_reg_1076_pp0_iter22_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast16_reg_1076_pp0_iter23_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast16_reg_1076_pp0_iter24_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast16_reg_1076_pp0_iter25_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast16_reg_1076_pp0_iter26_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast16_reg_1076_pp0_iter27_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast16_reg_1076_pp0_iter28_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast16_reg_1076_pp0_iter29_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast16_reg_1076_pp0_iter30_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast16_reg_1076_pp0_iter31_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast16_reg_1076_pp0_iter32_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast16_reg_1076_pp0_iter33_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast16_reg_1076_pp0_iter34_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast16_reg_1076_pp0_iter35_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast16_reg_1076_pp0_iter36_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast16_reg_1076_pp0_iter37_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast16_reg_1076_pp0_iter38_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast16_reg_1076_pp0_iter39_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast16_reg_1076_pp0_iter40_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast16_reg_1076_pp0_iter41_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast16_reg_1076_pp0_iter42_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast16_reg_1076_pp0_iter43_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast16_reg_1076_pp0_iter44_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast16_reg_1076_pp0_iter45_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast16_reg_1076_pp0_iter46_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast16_reg_1076_pp0_iter47_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast16_reg_1076_pp0_iter48_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast16_reg_1076_pp0_iter49_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast16_reg_1076_pp0_iter50_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast16_reg_1076_pp0_iter51_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast16_reg_1076_pp0_iter52_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast16_reg_1076_pp0_iter53_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast16_reg_1076_pp0_iter54_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast16_reg_1076_pp0_iter55_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast16_reg_1076_pp0_iter56_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast16_reg_1076_pp0_iter57_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast16_reg_1076_pp0_iter58_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast16_reg_1076_pp0_iter59_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast16_reg_1076_pp0_iter60_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast16_reg_1076_pp0_iter61_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast16_reg_1076_pp0_iter62_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast16_reg_1076_pp0_iter63_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast16_reg_1076_pp0_iter64_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast16_reg_1076_pp0_iter65_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast16_reg_1076_pp0_iter66_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast16_reg_1076_pp0_iter67_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast16_reg_1076_pp0_iter68_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast16_reg_1076_pp0_iter69_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast16_reg_1076_pp0_iter70_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast16_reg_1076_pp0_iter71_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    bitcast_ln354_reg_1125[31] <= 1'b0;
    bitcast_ln354_reg_1125_pp0_iter59_reg[31] <= 1'b0;
    bitcast_ln354_reg_1125_pp0_iter60_reg[31] <= 1'b0;
    bitcast_ln354_reg_1125_pp0_iter61_reg[31] <= 1'b0;
    bitcast_ln354_1_reg_1147[31] <= 1'b0;
    bitcast_ln354_1_reg_1147_pp0_iter61_reg[31] <= 1'b0;
    bitcast_ln354_1_reg_1147_pp0_iter62_reg[31] <= 1'b0;
    bitcast_ln354_1_reg_1147_pp0_iter63_reg[31] <= 1'b0;
    bitcast_ln354_2_reg_1176[31] <= 1'b0;
    bitcast_ln354_2_reg_1176_pp0_iter63_reg[31] <= 1'b0;
    bitcast_ln354_2_reg_1176_pp0_iter64_reg[31] <= 1'b0;
    bitcast_ln354_2_reg_1176_pp0_iter65_reg[31] <= 1'b0;
    bitcast_ln354_3_reg_1212[31] <= 1'b0;
    bitcast_ln354_3_reg_1212_pp0_iter65_reg[31] <= 1'b0;
    bitcast_ln354_3_reg_1212_pp0_iter66_reg[31] <= 1'b0;
    bitcast_ln354_3_reg_1212_pp0_iter67_reg[31] <= 1'b0;
end

endmodule //qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14
