
SecMem2blinky-G701RB.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  0800e000  0800e000  0000e000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002968  0800e0bc  0800e0bc  0000e0bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000088  08010a24  08010a24  00010a24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010aac  08010aac  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  08010aac  08010aac  00010aac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010ab4  08010ab4  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010ab4  08010ab4  00010ab4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08010ab8  08010ab8  00010ab8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08010abc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000b0  2000000c  08010ac8  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000bc  08010ac8  000200bc  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b98c  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001998  00000000  00000000  0002b9c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000810  00000000  00000000  0002d358  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000778  00000000  00000000  0002db68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016aa3  00000000  00000000  0002e2e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a704  00000000  00000000  00044d83  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000917e4  00000000  00000000  0004f487  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000e0c6b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001bd0  00000000  00000000  000e0cc0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800e0bc <__do_global_dtors_aux>:
 800e0bc:	b510      	push	{r4, lr}
 800e0be:	4c06      	ldr	r4, [pc, #24]	; (800e0d8 <__do_global_dtors_aux+0x1c>)
 800e0c0:	7823      	ldrb	r3, [r4, #0]
 800e0c2:	2b00      	cmp	r3, #0
 800e0c4:	d107      	bne.n	800e0d6 <__do_global_dtors_aux+0x1a>
 800e0c6:	4b05      	ldr	r3, [pc, #20]	; (800e0dc <__do_global_dtors_aux+0x20>)
 800e0c8:	2b00      	cmp	r3, #0
 800e0ca:	d002      	beq.n	800e0d2 <__do_global_dtors_aux+0x16>
 800e0cc:	4804      	ldr	r0, [pc, #16]	; (800e0e0 <__do_global_dtors_aux+0x24>)
 800e0ce:	e000      	b.n	800e0d2 <__do_global_dtors_aux+0x16>
 800e0d0:	bf00      	nop
 800e0d2:	2301      	movs	r3, #1
 800e0d4:	7023      	strb	r3, [r4, #0]
 800e0d6:	bd10      	pop	{r4, pc}
 800e0d8:	2000000c 	.word	0x2000000c
 800e0dc:	00000000 	.word	0x00000000
 800e0e0:	08010a0c 	.word	0x08010a0c

0800e0e4 <frame_dummy>:
 800e0e4:	4b04      	ldr	r3, [pc, #16]	; (800e0f8 <frame_dummy+0x14>)
 800e0e6:	b510      	push	{r4, lr}
 800e0e8:	2b00      	cmp	r3, #0
 800e0ea:	d003      	beq.n	800e0f4 <frame_dummy+0x10>
 800e0ec:	4903      	ldr	r1, [pc, #12]	; (800e0fc <frame_dummy+0x18>)
 800e0ee:	4804      	ldr	r0, [pc, #16]	; (800e100 <frame_dummy+0x1c>)
 800e0f0:	e000      	b.n	800e0f4 <frame_dummy+0x10>
 800e0f2:	bf00      	nop
 800e0f4:	bd10      	pop	{r4, pc}
 800e0f6:	46c0      	nop			; (mov r8, r8)
 800e0f8:	00000000 	.word	0x00000000
 800e0fc:	20000010 	.word	0x20000010
 800e100:	08010a0c 	.word	0x08010a0c

0800e104 <__udivsi3>:
 800e104:	2200      	movs	r2, #0
 800e106:	0843      	lsrs	r3, r0, #1
 800e108:	428b      	cmp	r3, r1
 800e10a:	d374      	bcc.n	800e1f6 <__udivsi3+0xf2>
 800e10c:	0903      	lsrs	r3, r0, #4
 800e10e:	428b      	cmp	r3, r1
 800e110:	d35f      	bcc.n	800e1d2 <__udivsi3+0xce>
 800e112:	0a03      	lsrs	r3, r0, #8
 800e114:	428b      	cmp	r3, r1
 800e116:	d344      	bcc.n	800e1a2 <__udivsi3+0x9e>
 800e118:	0b03      	lsrs	r3, r0, #12
 800e11a:	428b      	cmp	r3, r1
 800e11c:	d328      	bcc.n	800e170 <__udivsi3+0x6c>
 800e11e:	0c03      	lsrs	r3, r0, #16
 800e120:	428b      	cmp	r3, r1
 800e122:	d30d      	bcc.n	800e140 <__udivsi3+0x3c>
 800e124:	22ff      	movs	r2, #255	; 0xff
 800e126:	0209      	lsls	r1, r1, #8
 800e128:	ba12      	rev	r2, r2
 800e12a:	0c03      	lsrs	r3, r0, #16
 800e12c:	428b      	cmp	r3, r1
 800e12e:	d302      	bcc.n	800e136 <__udivsi3+0x32>
 800e130:	1212      	asrs	r2, r2, #8
 800e132:	0209      	lsls	r1, r1, #8
 800e134:	d065      	beq.n	800e202 <__udivsi3+0xfe>
 800e136:	0b03      	lsrs	r3, r0, #12
 800e138:	428b      	cmp	r3, r1
 800e13a:	d319      	bcc.n	800e170 <__udivsi3+0x6c>
 800e13c:	e000      	b.n	800e140 <__udivsi3+0x3c>
 800e13e:	0a09      	lsrs	r1, r1, #8
 800e140:	0bc3      	lsrs	r3, r0, #15
 800e142:	428b      	cmp	r3, r1
 800e144:	d301      	bcc.n	800e14a <__udivsi3+0x46>
 800e146:	03cb      	lsls	r3, r1, #15
 800e148:	1ac0      	subs	r0, r0, r3
 800e14a:	4152      	adcs	r2, r2
 800e14c:	0b83      	lsrs	r3, r0, #14
 800e14e:	428b      	cmp	r3, r1
 800e150:	d301      	bcc.n	800e156 <__udivsi3+0x52>
 800e152:	038b      	lsls	r3, r1, #14
 800e154:	1ac0      	subs	r0, r0, r3
 800e156:	4152      	adcs	r2, r2
 800e158:	0b43      	lsrs	r3, r0, #13
 800e15a:	428b      	cmp	r3, r1
 800e15c:	d301      	bcc.n	800e162 <__udivsi3+0x5e>
 800e15e:	034b      	lsls	r3, r1, #13
 800e160:	1ac0      	subs	r0, r0, r3
 800e162:	4152      	adcs	r2, r2
 800e164:	0b03      	lsrs	r3, r0, #12
 800e166:	428b      	cmp	r3, r1
 800e168:	d301      	bcc.n	800e16e <__udivsi3+0x6a>
 800e16a:	030b      	lsls	r3, r1, #12
 800e16c:	1ac0      	subs	r0, r0, r3
 800e16e:	4152      	adcs	r2, r2
 800e170:	0ac3      	lsrs	r3, r0, #11
 800e172:	428b      	cmp	r3, r1
 800e174:	d301      	bcc.n	800e17a <__udivsi3+0x76>
 800e176:	02cb      	lsls	r3, r1, #11
 800e178:	1ac0      	subs	r0, r0, r3
 800e17a:	4152      	adcs	r2, r2
 800e17c:	0a83      	lsrs	r3, r0, #10
 800e17e:	428b      	cmp	r3, r1
 800e180:	d301      	bcc.n	800e186 <__udivsi3+0x82>
 800e182:	028b      	lsls	r3, r1, #10
 800e184:	1ac0      	subs	r0, r0, r3
 800e186:	4152      	adcs	r2, r2
 800e188:	0a43      	lsrs	r3, r0, #9
 800e18a:	428b      	cmp	r3, r1
 800e18c:	d301      	bcc.n	800e192 <__udivsi3+0x8e>
 800e18e:	024b      	lsls	r3, r1, #9
 800e190:	1ac0      	subs	r0, r0, r3
 800e192:	4152      	adcs	r2, r2
 800e194:	0a03      	lsrs	r3, r0, #8
 800e196:	428b      	cmp	r3, r1
 800e198:	d301      	bcc.n	800e19e <__udivsi3+0x9a>
 800e19a:	020b      	lsls	r3, r1, #8
 800e19c:	1ac0      	subs	r0, r0, r3
 800e19e:	4152      	adcs	r2, r2
 800e1a0:	d2cd      	bcs.n	800e13e <__udivsi3+0x3a>
 800e1a2:	09c3      	lsrs	r3, r0, #7
 800e1a4:	428b      	cmp	r3, r1
 800e1a6:	d301      	bcc.n	800e1ac <__udivsi3+0xa8>
 800e1a8:	01cb      	lsls	r3, r1, #7
 800e1aa:	1ac0      	subs	r0, r0, r3
 800e1ac:	4152      	adcs	r2, r2
 800e1ae:	0983      	lsrs	r3, r0, #6
 800e1b0:	428b      	cmp	r3, r1
 800e1b2:	d301      	bcc.n	800e1b8 <__udivsi3+0xb4>
 800e1b4:	018b      	lsls	r3, r1, #6
 800e1b6:	1ac0      	subs	r0, r0, r3
 800e1b8:	4152      	adcs	r2, r2
 800e1ba:	0943      	lsrs	r3, r0, #5
 800e1bc:	428b      	cmp	r3, r1
 800e1be:	d301      	bcc.n	800e1c4 <__udivsi3+0xc0>
 800e1c0:	014b      	lsls	r3, r1, #5
 800e1c2:	1ac0      	subs	r0, r0, r3
 800e1c4:	4152      	adcs	r2, r2
 800e1c6:	0903      	lsrs	r3, r0, #4
 800e1c8:	428b      	cmp	r3, r1
 800e1ca:	d301      	bcc.n	800e1d0 <__udivsi3+0xcc>
 800e1cc:	010b      	lsls	r3, r1, #4
 800e1ce:	1ac0      	subs	r0, r0, r3
 800e1d0:	4152      	adcs	r2, r2
 800e1d2:	08c3      	lsrs	r3, r0, #3
 800e1d4:	428b      	cmp	r3, r1
 800e1d6:	d301      	bcc.n	800e1dc <__udivsi3+0xd8>
 800e1d8:	00cb      	lsls	r3, r1, #3
 800e1da:	1ac0      	subs	r0, r0, r3
 800e1dc:	4152      	adcs	r2, r2
 800e1de:	0883      	lsrs	r3, r0, #2
 800e1e0:	428b      	cmp	r3, r1
 800e1e2:	d301      	bcc.n	800e1e8 <__udivsi3+0xe4>
 800e1e4:	008b      	lsls	r3, r1, #2
 800e1e6:	1ac0      	subs	r0, r0, r3
 800e1e8:	4152      	adcs	r2, r2
 800e1ea:	0843      	lsrs	r3, r0, #1
 800e1ec:	428b      	cmp	r3, r1
 800e1ee:	d301      	bcc.n	800e1f4 <__udivsi3+0xf0>
 800e1f0:	004b      	lsls	r3, r1, #1
 800e1f2:	1ac0      	subs	r0, r0, r3
 800e1f4:	4152      	adcs	r2, r2
 800e1f6:	1a41      	subs	r1, r0, r1
 800e1f8:	d200      	bcs.n	800e1fc <__udivsi3+0xf8>
 800e1fa:	4601      	mov	r1, r0
 800e1fc:	4152      	adcs	r2, r2
 800e1fe:	4610      	mov	r0, r2
 800e200:	4770      	bx	lr
 800e202:	e7ff      	b.n	800e204 <__udivsi3+0x100>
 800e204:	b501      	push	{r0, lr}
 800e206:	2000      	movs	r0, #0
 800e208:	f000 f8f0 	bl	800e3ec <__aeabi_idiv0>
 800e20c:	bd02      	pop	{r1, pc}
 800e20e:	46c0      	nop			; (mov r8, r8)

0800e210 <__aeabi_uidivmod>:
 800e210:	2900      	cmp	r1, #0
 800e212:	d0f7      	beq.n	800e204 <__udivsi3+0x100>
 800e214:	e776      	b.n	800e104 <__udivsi3>
 800e216:	4770      	bx	lr

0800e218 <__divsi3>:
 800e218:	4603      	mov	r3, r0
 800e21a:	430b      	orrs	r3, r1
 800e21c:	d47f      	bmi.n	800e31e <__divsi3+0x106>
 800e21e:	2200      	movs	r2, #0
 800e220:	0843      	lsrs	r3, r0, #1
 800e222:	428b      	cmp	r3, r1
 800e224:	d374      	bcc.n	800e310 <__divsi3+0xf8>
 800e226:	0903      	lsrs	r3, r0, #4
 800e228:	428b      	cmp	r3, r1
 800e22a:	d35f      	bcc.n	800e2ec <__divsi3+0xd4>
 800e22c:	0a03      	lsrs	r3, r0, #8
 800e22e:	428b      	cmp	r3, r1
 800e230:	d344      	bcc.n	800e2bc <__divsi3+0xa4>
 800e232:	0b03      	lsrs	r3, r0, #12
 800e234:	428b      	cmp	r3, r1
 800e236:	d328      	bcc.n	800e28a <__divsi3+0x72>
 800e238:	0c03      	lsrs	r3, r0, #16
 800e23a:	428b      	cmp	r3, r1
 800e23c:	d30d      	bcc.n	800e25a <__divsi3+0x42>
 800e23e:	22ff      	movs	r2, #255	; 0xff
 800e240:	0209      	lsls	r1, r1, #8
 800e242:	ba12      	rev	r2, r2
 800e244:	0c03      	lsrs	r3, r0, #16
 800e246:	428b      	cmp	r3, r1
 800e248:	d302      	bcc.n	800e250 <__divsi3+0x38>
 800e24a:	1212      	asrs	r2, r2, #8
 800e24c:	0209      	lsls	r1, r1, #8
 800e24e:	d065      	beq.n	800e31c <__divsi3+0x104>
 800e250:	0b03      	lsrs	r3, r0, #12
 800e252:	428b      	cmp	r3, r1
 800e254:	d319      	bcc.n	800e28a <__divsi3+0x72>
 800e256:	e000      	b.n	800e25a <__divsi3+0x42>
 800e258:	0a09      	lsrs	r1, r1, #8
 800e25a:	0bc3      	lsrs	r3, r0, #15
 800e25c:	428b      	cmp	r3, r1
 800e25e:	d301      	bcc.n	800e264 <__divsi3+0x4c>
 800e260:	03cb      	lsls	r3, r1, #15
 800e262:	1ac0      	subs	r0, r0, r3
 800e264:	4152      	adcs	r2, r2
 800e266:	0b83      	lsrs	r3, r0, #14
 800e268:	428b      	cmp	r3, r1
 800e26a:	d301      	bcc.n	800e270 <__divsi3+0x58>
 800e26c:	038b      	lsls	r3, r1, #14
 800e26e:	1ac0      	subs	r0, r0, r3
 800e270:	4152      	adcs	r2, r2
 800e272:	0b43      	lsrs	r3, r0, #13
 800e274:	428b      	cmp	r3, r1
 800e276:	d301      	bcc.n	800e27c <__divsi3+0x64>
 800e278:	034b      	lsls	r3, r1, #13
 800e27a:	1ac0      	subs	r0, r0, r3
 800e27c:	4152      	adcs	r2, r2
 800e27e:	0b03      	lsrs	r3, r0, #12
 800e280:	428b      	cmp	r3, r1
 800e282:	d301      	bcc.n	800e288 <__divsi3+0x70>
 800e284:	030b      	lsls	r3, r1, #12
 800e286:	1ac0      	subs	r0, r0, r3
 800e288:	4152      	adcs	r2, r2
 800e28a:	0ac3      	lsrs	r3, r0, #11
 800e28c:	428b      	cmp	r3, r1
 800e28e:	d301      	bcc.n	800e294 <__divsi3+0x7c>
 800e290:	02cb      	lsls	r3, r1, #11
 800e292:	1ac0      	subs	r0, r0, r3
 800e294:	4152      	adcs	r2, r2
 800e296:	0a83      	lsrs	r3, r0, #10
 800e298:	428b      	cmp	r3, r1
 800e29a:	d301      	bcc.n	800e2a0 <__divsi3+0x88>
 800e29c:	028b      	lsls	r3, r1, #10
 800e29e:	1ac0      	subs	r0, r0, r3
 800e2a0:	4152      	adcs	r2, r2
 800e2a2:	0a43      	lsrs	r3, r0, #9
 800e2a4:	428b      	cmp	r3, r1
 800e2a6:	d301      	bcc.n	800e2ac <__divsi3+0x94>
 800e2a8:	024b      	lsls	r3, r1, #9
 800e2aa:	1ac0      	subs	r0, r0, r3
 800e2ac:	4152      	adcs	r2, r2
 800e2ae:	0a03      	lsrs	r3, r0, #8
 800e2b0:	428b      	cmp	r3, r1
 800e2b2:	d301      	bcc.n	800e2b8 <__divsi3+0xa0>
 800e2b4:	020b      	lsls	r3, r1, #8
 800e2b6:	1ac0      	subs	r0, r0, r3
 800e2b8:	4152      	adcs	r2, r2
 800e2ba:	d2cd      	bcs.n	800e258 <__divsi3+0x40>
 800e2bc:	09c3      	lsrs	r3, r0, #7
 800e2be:	428b      	cmp	r3, r1
 800e2c0:	d301      	bcc.n	800e2c6 <__divsi3+0xae>
 800e2c2:	01cb      	lsls	r3, r1, #7
 800e2c4:	1ac0      	subs	r0, r0, r3
 800e2c6:	4152      	adcs	r2, r2
 800e2c8:	0983      	lsrs	r3, r0, #6
 800e2ca:	428b      	cmp	r3, r1
 800e2cc:	d301      	bcc.n	800e2d2 <__divsi3+0xba>
 800e2ce:	018b      	lsls	r3, r1, #6
 800e2d0:	1ac0      	subs	r0, r0, r3
 800e2d2:	4152      	adcs	r2, r2
 800e2d4:	0943      	lsrs	r3, r0, #5
 800e2d6:	428b      	cmp	r3, r1
 800e2d8:	d301      	bcc.n	800e2de <__divsi3+0xc6>
 800e2da:	014b      	lsls	r3, r1, #5
 800e2dc:	1ac0      	subs	r0, r0, r3
 800e2de:	4152      	adcs	r2, r2
 800e2e0:	0903      	lsrs	r3, r0, #4
 800e2e2:	428b      	cmp	r3, r1
 800e2e4:	d301      	bcc.n	800e2ea <__divsi3+0xd2>
 800e2e6:	010b      	lsls	r3, r1, #4
 800e2e8:	1ac0      	subs	r0, r0, r3
 800e2ea:	4152      	adcs	r2, r2
 800e2ec:	08c3      	lsrs	r3, r0, #3
 800e2ee:	428b      	cmp	r3, r1
 800e2f0:	d301      	bcc.n	800e2f6 <__divsi3+0xde>
 800e2f2:	00cb      	lsls	r3, r1, #3
 800e2f4:	1ac0      	subs	r0, r0, r3
 800e2f6:	4152      	adcs	r2, r2
 800e2f8:	0883      	lsrs	r3, r0, #2
 800e2fa:	428b      	cmp	r3, r1
 800e2fc:	d301      	bcc.n	800e302 <__divsi3+0xea>
 800e2fe:	008b      	lsls	r3, r1, #2
 800e300:	1ac0      	subs	r0, r0, r3
 800e302:	4152      	adcs	r2, r2
 800e304:	0843      	lsrs	r3, r0, #1
 800e306:	428b      	cmp	r3, r1
 800e308:	d301      	bcc.n	800e30e <__divsi3+0xf6>
 800e30a:	004b      	lsls	r3, r1, #1
 800e30c:	1ac0      	subs	r0, r0, r3
 800e30e:	4152      	adcs	r2, r2
 800e310:	1a41      	subs	r1, r0, r1
 800e312:	d200      	bcs.n	800e316 <__divsi3+0xfe>
 800e314:	4601      	mov	r1, r0
 800e316:	4152      	adcs	r2, r2
 800e318:	4610      	mov	r0, r2
 800e31a:	4770      	bx	lr
 800e31c:	e05d      	b.n	800e3da <__divsi3+0x1c2>
 800e31e:	0fca      	lsrs	r2, r1, #31
 800e320:	d000      	beq.n	800e324 <__divsi3+0x10c>
 800e322:	4249      	negs	r1, r1
 800e324:	1003      	asrs	r3, r0, #32
 800e326:	d300      	bcc.n	800e32a <__divsi3+0x112>
 800e328:	4240      	negs	r0, r0
 800e32a:	4053      	eors	r3, r2
 800e32c:	2200      	movs	r2, #0
 800e32e:	469c      	mov	ip, r3
 800e330:	0903      	lsrs	r3, r0, #4
 800e332:	428b      	cmp	r3, r1
 800e334:	d32d      	bcc.n	800e392 <__divsi3+0x17a>
 800e336:	0a03      	lsrs	r3, r0, #8
 800e338:	428b      	cmp	r3, r1
 800e33a:	d312      	bcc.n	800e362 <__divsi3+0x14a>
 800e33c:	22fc      	movs	r2, #252	; 0xfc
 800e33e:	0189      	lsls	r1, r1, #6
 800e340:	ba12      	rev	r2, r2
 800e342:	0a03      	lsrs	r3, r0, #8
 800e344:	428b      	cmp	r3, r1
 800e346:	d30c      	bcc.n	800e362 <__divsi3+0x14a>
 800e348:	0189      	lsls	r1, r1, #6
 800e34a:	1192      	asrs	r2, r2, #6
 800e34c:	428b      	cmp	r3, r1
 800e34e:	d308      	bcc.n	800e362 <__divsi3+0x14a>
 800e350:	0189      	lsls	r1, r1, #6
 800e352:	1192      	asrs	r2, r2, #6
 800e354:	428b      	cmp	r3, r1
 800e356:	d304      	bcc.n	800e362 <__divsi3+0x14a>
 800e358:	0189      	lsls	r1, r1, #6
 800e35a:	d03a      	beq.n	800e3d2 <__divsi3+0x1ba>
 800e35c:	1192      	asrs	r2, r2, #6
 800e35e:	e000      	b.n	800e362 <__divsi3+0x14a>
 800e360:	0989      	lsrs	r1, r1, #6
 800e362:	09c3      	lsrs	r3, r0, #7
 800e364:	428b      	cmp	r3, r1
 800e366:	d301      	bcc.n	800e36c <__divsi3+0x154>
 800e368:	01cb      	lsls	r3, r1, #7
 800e36a:	1ac0      	subs	r0, r0, r3
 800e36c:	4152      	adcs	r2, r2
 800e36e:	0983      	lsrs	r3, r0, #6
 800e370:	428b      	cmp	r3, r1
 800e372:	d301      	bcc.n	800e378 <__divsi3+0x160>
 800e374:	018b      	lsls	r3, r1, #6
 800e376:	1ac0      	subs	r0, r0, r3
 800e378:	4152      	adcs	r2, r2
 800e37a:	0943      	lsrs	r3, r0, #5
 800e37c:	428b      	cmp	r3, r1
 800e37e:	d301      	bcc.n	800e384 <__divsi3+0x16c>
 800e380:	014b      	lsls	r3, r1, #5
 800e382:	1ac0      	subs	r0, r0, r3
 800e384:	4152      	adcs	r2, r2
 800e386:	0903      	lsrs	r3, r0, #4
 800e388:	428b      	cmp	r3, r1
 800e38a:	d301      	bcc.n	800e390 <__divsi3+0x178>
 800e38c:	010b      	lsls	r3, r1, #4
 800e38e:	1ac0      	subs	r0, r0, r3
 800e390:	4152      	adcs	r2, r2
 800e392:	08c3      	lsrs	r3, r0, #3
 800e394:	428b      	cmp	r3, r1
 800e396:	d301      	bcc.n	800e39c <__divsi3+0x184>
 800e398:	00cb      	lsls	r3, r1, #3
 800e39a:	1ac0      	subs	r0, r0, r3
 800e39c:	4152      	adcs	r2, r2
 800e39e:	0883      	lsrs	r3, r0, #2
 800e3a0:	428b      	cmp	r3, r1
 800e3a2:	d301      	bcc.n	800e3a8 <__divsi3+0x190>
 800e3a4:	008b      	lsls	r3, r1, #2
 800e3a6:	1ac0      	subs	r0, r0, r3
 800e3a8:	4152      	adcs	r2, r2
 800e3aa:	d2d9      	bcs.n	800e360 <__divsi3+0x148>
 800e3ac:	0843      	lsrs	r3, r0, #1
 800e3ae:	428b      	cmp	r3, r1
 800e3b0:	d301      	bcc.n	800e3b6 <__divsi3+0x19e>
 800e3b2:	004b      	lsls	r3, r1, #1
 800e3b4:	1ac0      	subs	r0, r0, r3
 800e3b6:	4152      	adcs	r2, r2
 800e3b8:	1a41      	subs	r1, r0, r1
 800e3ba:	d200      	bcs.n	800e3be <__divsi3+0x1a6>
 800e3bc:	4601      	mov	r1, r0
 800e3be:	4663      	mov	r3, ip
 800e3c0:	4152      	adcs	r2, r2
 800e3c2:	105b      	asrs	r3, r3, #1
 800e3c4:	4610      	mov	r0, r2
 800e3c6:	d301      	bcc.n	800e3cc <__divsi3+0x1b4>
 800e3c8:	4240      	negs	r0, r0
 800e3ca:	2b00      	cmp	r3, #0
 800e3cc:	d500      	bpl.n	800e3d0 <__divsi3+0x1b8>
 800e3ce:	4249      	negs	r1, r1
 800e3d0:	4770      	bx	lr
 800e3d2:	4663      	mov	r3, ip
 800e3d4:	105b      	asrs	r3, r3, #1
 800e3d6:	d300      	bcc.n	800e3da <__divsi3+0x1c2>
 800e3d8:	4240      	negs	r0, r0
 800e3da:	b501      	push	{r0, lr}
 800e3dc:	2000      	movs	r0, #0
 800e3de:	f000 f805 	bl	800e3ec <__aeabi_idiv0>
 800e3e2:	bd02      	pop	{r1, pc}

0800e3e4 <__aeabi_idivmod>:
 800e3e4:	2900      	cmp	r1, #0
 800e3e6:	d0f8      	beq.n	800e3da <__divsi3+0x1c2>
 800e3e8:	e716      	b.n	800e218 <__divsi3>
 800e3ea:	4770      	bx	lr

0800e3ec <__aeabi_idiv0>:
 800e3ec:	4770      	bx	lr
 800e3ee:	46c0      	nop			; (mov r8, r8)

0800e3f0 <__aeabi_uldivmod>:
 800e3f0:	2b00      	cmp	r3, #0
 800e3f2:	d111      	bne.n	800e418 <__aeabi_uldivmod+0x28>
 800e3f4:	2a00      	cmp	r2, #0
 800e3f6:	d10f      	bne.n	800e418 <__aeabi_uldivmod+0x28>
 800e3f8:	2900      	cmp	r1, #0
 800e3fa:	d100      	bne.n	800e3fe <__aeabi_uldivmod+0xe>
 800e3fc:	2800      	cmp	r0, #0
 800e3fe:	d002      	beq.n	800e406 <__aeabi_uldivmod+0x16>
 800e400:	2100      	movs	r1, #0
 800e402:	43c9      	mvns	r1, r1
 800e404:	1c08      	adds	r0, r1, #0
 800e406:	b407      	push	{r0, r1, r2}
 800e408:	4802      	ldr	r0, [pc, #8]	; (800e414 <__aeabi_uldivmod+0x24>)
 800e40a:	a102      	add	r1, pc, #8	; (adr r1, 800e414 <__aeabi_uldivmod+0x24>)
 800e40c:	1840      	adds	r0, r0, r1
 800e40e:	9002      	str	r0, [sp, #8]
 800e410:	bd03      	pop	{r0, r1, pc}
 800e412:	46c0      	nop			; (mov r8, r8)
 800e414:	ffffffd9 	.word	0xffffffd9
 800e418:	b403      	push	{r0, r1}
 800e41a:	4668      	mov	r0, sp
 800e41c:	b501      	push	{r0, lr}
 800e41e:	9802      	ldr	r0, [sp, #8]
 800e420:	f000 f806 	bl	800e430 <__udivmoddi4>
 800e424:	9b01      	ldr	r3, [sp, #4]
 800e426:	469e      	mov	lr, r3
 800e428:	b002      	add	sp, #8
 800e42a:	bc0c      	pop	{r2, r3}
 800e42c:	4770      	bx	lr
 800e42e:	46c0      	nop			; (mov r8, r8)

0800e430 <__udivmoddi4>:
 800e430:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e432:	4657      	mov	r7, sl
 800e434:	464e      	mov	r6, r9
 800e436:	4645      	mov	r5, r8
 800e438:	46de      	mov	lr, fp
 800e43a:	b5e0      	push	{r5, r6, r7, lr}
 800e43c:	0004      	movs	r4, r0
 800e43e:	000d      	movs	r5, r1
 800e440:	4692      	mov	sl, r2
 800e442:	4699      	mov	r9, r3
 800e444:	b083      	sub	sp, #12
 800e446:	428b      	cmp	r3, r1
 800e448:	d830      	bhi.n	800e4ac <__udivmoddi4+0x7c>
 800e44a:	d02d      	beq.n	800e4a8 <__udivmoddi4+0x78>
 800e44c:	4649      	mov	r1, r9
 800e44e:	4650      	mov	r0, sl
 800e450:	f000 f8ba 	bl	800e5c8 <__clzdi2>
 800e454:	0029      	movs	r1, r5
 800e456:	0006      	movs	r6, r0
 800e458:	0020      	movs	r0, r4
 800e45a:	f000 f8b5 	bl	800e5c8 <__clzdi2>
 800e45e:	1a33      	subs	r3, r6, r0
 800e460:	4698      	mov	r8, r3
 800e462:	3b20      	subs	r3, #32
 800e464:	469b      	mov	fp, r3
 800e466:	d433      	bmi.n	800e4d0 <__udivmoddi4+0xa0>
 800e468:	465a      	mov	r2, fp
 800e46a:	4653      	mov	r3, sl
 800e46c:	4093      	lsls	r3, r2
 800e46e:	4642      	mov	r2, r8
 800e470:	001f      	movs	r7, r3
 800e472:	4653      	mov	r3, sl
 800e474:	4093      	lsls	r3, r2
 800e476:	001e      	movs	r6, r3
 800e478:	42af      	cmp	r7, r5
 800e47a:	d83a      	bhi.n	800e4f2 <__udivmoddi4+0xc2>
 800e47c:	42af      	cmp	r7, r5
 800e47e:	d100      	bne.n	800e482 <__udivmoddi4+0x52>
 800e480:	e078      	b.n	800e574 <__udivmoddi4+0x144>
 800e482:	465b      	mov	r3, fp
 800e484:	1ba4      	subs	r4, r4, r6
 800e486:	41bd      	sbcs	r5, r7
 800e488:	2b00      	cmp	r3, #0
 800e48a:	da00      	bge.n	800e48e <__udivmoddi4+0x5e>
 800e48c:	e075      	b.n	800e57a <__udivmoddi4+0x14a>
 800e48e:	2200      	movs	r2, #0
 800e490:	2300      	movs	r3, #0
 800e492:	9200      	str	r2, [sp, #0]
 800e494:	9301      	str	r3, [sp, #4]
 800e496:	2301      	movs	r3, #1
 800e498:	465a      	mov	r2, fp
 800e49a:	4093      	lsls	r3, r2
 800e49c:	9301      	str	r3, [sp, #4]
 800e49e:	2301      	movs	r3, #1
 800e4a0:	4642      	mov	r2, r8
 800e4a2:	4093      	lsls	r3, r2
 800e4a4:	9300      	str	r3, [sp, #0]
 800e4a6:	e028      	b.n	800e4fa <__udivmoddi4+0xca>
 800e4a8:	4282      	cmp	r2, r0
 800e4aa:	d9cf      	bls.n	800e44c <__udivmoddi4+0x1c>
 800e4ac:	2200      	movs	r2, #0
 800e4ae:	2300      	movs	r3, #0
 800e4b0:	9200      	str	r2, [sp, #0]
 800e4b2:	9301      	str	r3, [sp, #4]
 800e4b4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e4b6:	2b00      	cmp	r3, #0
 800e4b8:	d001      	beq.n	800e4be <__udivmoddi4+0x8e>
 800e4ba:	601c      	str	r4, [r3, #0]
 800e4bc:	605d      	str	r5, [r3, #4]
 800e4be:	9800      	ldr	r0, [sp, #0]
 800e4c0:	9901      	ldr	r1, [sp, #4]
 800e4c2:	b003      	add	sp, #12
 800e4c4:	bcf0      	pop	{r4, r5, r6, r7}
 800e4c6:	46bb      	mov	fp, r7
 800e4c8:	46b2      	mov	sl, r6
 800e4ca:	46a9      	mov	r9, r5
 800e4cc:	46a0      	mov	r8, r4
 800e4ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e4d0:	4642      	mov	r2, r8
 800e4d2:	2320      	movs	r3, #32
 800e4d4:	1a9b      	subs	r3, r3, r2
 800e4d6:	4652      	mov	r2, sl
 800e4d8:	40da      	lsrs	r2, r3
 800e4da:	4641      	mov	r1, r8
 800e4dc:	0013      	movs	r3, r2
 800e4de:	464a      	mov	r2, r9
 800e4e0:	408a      	lsls	r2, r1
 800e4e2:	0017      	movs	r7, r2
 800e4e4:	4642      	mov	r2, r8
 800e4e6:	431f      	orrs	r7, r3
 800e4e8:	4653      	mov	r3, sl
 800e4ea:	4093      	lsls	r3, r2
 800e4ec:	001e      	movs	r6, r3
 800e4ee:	42af      	cmp	r7, r5
 800e4f0:	d9c4      	bls.n	800e47c <__udivmoddi4+0x4c>
 800e4f2:	2200      	movs	r2, #0
 800e4f4:	2300      	movs	r3, #0
 800e4f6:	9200      	str	r2, [sp, #0]
 800e4f8:	9301      	str	r3, [sp, #4]
 800e4fa:	4643      	mov	r3, r8
 800e4fc:	2b00      	cmp	r3, #0
 800e4fe:	d0d9      	beq.n	800e4b4 <__udivmoddi4+0x84>
 800e500:	07fb      	lsls	r3, r7, #31
 800e502:	0872      	lsrs	r2, r6, #1
 800e504:	431a      	orrs	r2, r3
 800e506:	4646      	mov	r6, r8
 800e508:	087b      	lsrs	r3, r7, #1
 800e50a:	e00e      	b.n	800e52a <__udivmoddi4+0xfa>
 800e50c:	42ab      	cmp	r3, r5
 800e50e:	d101      	bne.n	800e514 <__udivmoddi4+0xe4>
 800e510:	42a2      	cmp	r2, r4
 800e512:	d80c      	bhi.n	800e52e <__udivmoddi4+0xfe>
 800e514:	1aa4      	subs	r4, r4, r2
 800e516:	419d      	sbcs	r5, r3
 800e518:	2001      	movs	r0, #1
 800e51a:	1924      	adds	r4, r4, r4
 800e51c:	416d      	adcs	r5, r5
 800e51e:	2100      	movs	r1, #0
 800e520:	3e01      	subs	r6, #1
 800e522:	1824      	adds	r4, r4, r0
 800e524:	414d      	adcs	r5, r1
 800e526:	2e00      	cmp	r6, #0
 800e528:	d006      	beq.n	800e538 <__udivmoddi4+0x108>
 800e52a:	42ab      	cmp	r3, r5
 800e52c:	d9ee      	bls.n	800e50c <__udivmoddi4+0xdc>
 800e52e:	3e01      	subs	r6, #1
 800e530:	1924      	adds	r4, r4, r4
 800e532:	416d      	adcs	r5, r5
 800e534:	2e00      	cmp	r6, #0
 800e536:	d1f8      	bne.n	800e52a <__udivmoddi4+0xfa>
 800e538:	9800      	ldr	r0, [sp, #0]
 800e53a:	9901      	ldr	r1, [sp, #4]
 800e53c:	465b      	mov	r3, fp
 800e53e:	1900      	adds	r0, r0, r4
 800e540:	4169      	adcs	r1, r5
 800e542:	2b00      	cmp	r3, #0
 800e544:	db24      	blt.n	800e590 <__udivmoddi4+0x160>
 800e546:	002b      	movs	r3, r5
 800e548:	465a      	mov	r2, fp
 800e54a:	4644      	mov	r4, r8
 800e54c:	40d3      	lsrs	r3, r2
 800e54e:	002a      	movs	r2, r5
 800e550:	40e2      	lsrs	r2, r4
 800e552:	001c      	movs	r4, r3
 800e554:	465b      	mov	r3, fp
 800e556:	0015      	movs	r5, r2
 800e558:	2b00      	cmp	r3, #0
 800e55a:	db2a      	blt.n	800e5b2 <__udivmoddi4+0x182>
 800e55c:	0026      	movs	r6, r4
 800e55e:	409e      	lsls	r6, r3
 800e560:	0033      	movs	r3, r6
 800e562:	0026      	movs	r6, r4
 800e564:	4647      	mov	r7, r8
 800e566:	40be      	lsls	r6, r7
 800e568:	0032      	movs	r2, r6
 800e56a:	1a80      	subs	r0, r0, r2
 800e56c:	4199      	sbcs	r1, r3
 800e56e:	9000      	str	r0, [sp, #0]
 800e570:	9101      	str	r1, [sp, #4]
 800e572:	e79f      	b.n	800e4b4 <__udivmoddi4+0x84>
 800e574:	42a3      	cmp	r3, r4
 800e576:	d8bc      	bhi.n	800e4f2 <__udivmoddi4+0xc2>
 800e578:	e783      	b.n	800e482 <__udivmoddi4+0x52>
 800e57a:	4642      	mov	r2, r8
 800e57c:	2320      	movs	r3, #32
 800e57e:	2100      	movs	r1, #0
 800e580:	1a9b      	subs	r3, r3, r2
 800e582:	2200      	movs	r2, #0
 800e584:	9100      	str	r1, [sp, #0]
 800e586:	9201      	str	r2, [sp, #4]
 800e588:	2201      	movs	r2, #1
 800e58a:	40da      	lsrs	r2, r3
 800e58c:	9201      	str	r2, [sp, #4]
 800e58e:	e786      	b.n	800e49e <__udivmoddi4+0x6e>
 800e590:	4642      	mov	r2, r8
 800e592:	2320      	movs	r3, #32
 800e594:	1a9b      	subs	r3, r3, r2
 800e596:	002a      	movs	r2, r5
 800e598:	4646      	mov	r6, r8
 800e59a:	409a      	lsls	r2, r3
 800e59c:	0023      	movs	r3, r4
 800e59e:	40f3      	lsrs	r3, r6
 800e5a0:	4644      	mov	r4, r8
 800e5a2:	4313      	orrs	r3, r2
 800e5a4:	002a      	movs	r2, r5
 800e5a6:	40e2      	lsrs	r2, r4
 800e5a8:	001c      	movs	r4, r3
 800e5aa:	465b      	mov	r3, fp
 800e5ac:	0015      	movs	r5, r2
 800e5ae:	2b00      	cmp	r3, #0
 800e5b0:	dad4      	bge.n	800e55c <__udivmoddi4+0x12c>
 800e5b2:	4642      	mov	r2, r8
 800e5b4:	002f      	movs	r7, r5
 800e5b6:	2320      	movs	r3, #32
 800e5b8:	0026      	movs	r6, r4
 800e5ba:	4097      	lsls	r7, r2
 800e5bc:	1a9b      	subs	r3, r3, r2
 800e5be:	40de      	lsrs	r6, r3
 800e5c0:	003b      	movs	r3, r7
 800e5c2:	4333      	orrs	r3, r6
 800e5c4:	e7cd      	b.n	800e562 <__udivmoddi4+0x132>
 800e5c6:	46c0      	nop			; (mov r8, r8)

0800e5c8 <__clzdi2>:
 800e5c8:	b510      	push	{r4, lr}
 800e5ca:	2900      	cmp	r1, #0
 800e5cc:	d103      	bne.n	800e5d6 <__clzdi2+0xe>
 800e5ce:	f000 f807 	bl	800e5e0 <__clzsi2>
 800e5d2:	3020      	adds	r0, #32
 800e5d4:	e002      	b.n	800e5dc <__clzdi2+0x14>
 800e5d6:	1c08      	adds	r0, r1, #0
 800e5d8:	f000 f802 	bl	800e5e0 <__clzsi2>
 800e5dc:	bd10      	pop	{r4, pc}
 800e5de:	46c0      	nop			; (mov r8, r8)

0800e5e0 <__clzsi2>:
 800e5e0:	211c      	movs	r1, #28
 800e5e2:	2301      	movs	r3, #1
 800e5e4:	041b      	lsls	r3, r3, #16
 800e5e6:	4298      	cmp	r0, r3
 800e5e8:	d301      	bcc.n	800e5ee <__clzsi2+0xe>
 800e5ea:	0c00      	lsrs	r0, r0, #16
 800e5ec:	3910      	subs	r1, #16
 800e5ee:	0a1b      	lsrs	r3, r3, #8
 800e5f0:	4298      	cmp	r0, r3
 800e5f2:	d301      	bcc.n	800e5f8 <__clzsi2+0x18>
 800e5f4:	0a00      	lsrs	r0, r0, #8
 800e5f6:	3908      	subs	r1, #8
 800e5f8:	091b      	lsrs	r3, r3, #4
 800e5fa:	4298      	cmp	r0, r3
 800e5fc:	d301      	bcc.n	800e602 <__clzsi2+0x22>
 800e5fe:	0900      	lsrs	r0, r0, #4
 800e600:	3904      	subs	r1, #4
 800e602:	a202      	add	r2, pc, #8	; (adr r2, 800e60c <__clzsi2+0x2c>)
 800e604:	5c10      	ldrb	r0, [r2, r0]
 800e606:	1840      	adds	r0, r0, r1
 800e608:	4770      	bx	lr
 800e60a:	46c0      	nop			; (mov r8, r8)
 800e60c:	02020304 	.word	0x02020304
 800e610:	01010101 	.word	0x01010101
	...

0800e61c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800e61c:	b580      	push	{r7, lr}
 800e61e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
SCB->VTOR=0x800E000;
 800e620:	4b0b      	ldr	r3, [pc, #44]	; (800e650 <main+0x34>)
 800e622:	4a0c      	ldr	r2, [pc, #48]	; (800e654 <main+0x38>)
 800e624:	609a      	str	r2, [r3, #8]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800e626:	f000 f9d3 	bl	800e9d0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800e62a:	f000 f815 	bl	800e658 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800e62e:	f000 f8c1 	bl	800e7b4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800e632:	f000 f871 	bl	800e718 <MX_USART2_UART_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	HAL_GPIO_TogglePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin);
 800e636:	23a0      	movs	r3, #160	; 0xa0
 800e638:	05db      	lsls	r3, r3, #23
 800e63a:	2120      	movs	r1, #32
 800e63c:	0018      	movs	r0, r3
 800e63e:	f000 fcbc 	bl	800efba <HAL_GPIO_TogglePin>
	HAL_Delay(500);
 800e642:	23fa      	movs	r3, #250	; 0xfa
 800e644:	005b      	lsls	r3, r3, #1
 800e646:	0018      	movs	r0, r3
 800e648:	f000 fa48 	bl	800eadc <HAL_Delay>
	HAL_GPIO_TogglePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin);
 800e64c:	e7f3      	b.n	800e636 <main+0x1a>
 800e64e:	46c0      	nop			; (mov r8, r8)
 800e650:	e000ed00 	.word	0xe000ed00
 800e654:	0800e000 	.word	0x0800e000

0800e658 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800e658:	b590      	push	{r4, r7, lr}
 800e65a:	b0a1      	sub	sp, #132	; 0x84
 800e65c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800e65e:	2448      	movs	r4, #72	; 0x48
 800e660:	193b      	adds	r3, r7, r4
 800e662:	0018      	movs	r0, r3
 800e664:	2338      	movs	r3, #56	; 0x38
 800e666:	001a      	movs	r2, r3
 800e668:	2100      	movs	r1, #0
 800e66a:	f002 f9c7 	bl	80109fc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800e66e:	2338      	movs	r3, #56	; 0x38
 800e670:	18fb      	adds	r3, r7, r3
 800e672:	0018      	movs	r0, r3
 800e674:	2310      	movs	r3, #16
 800e676:	001a      	movs	r2, r3
 800e678:	2100      	movs	r1, #0
 800e67a:	f002 f9bf 	bl	80109fc <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800e67e:	1d3b      	adds	r3, r7, #4
 800e680:	0018      	movs	r0, r3
 800e682:	2334      	movs	r3, #52	; 0x34
 800e684:	001a      	movs	r2, r3
 800e686:	2100      	movs	r1, #0
 800e688:	f002 f9b8 	bl	80109fc <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800e68c:	2380      	movs	r3, #128	; 0x80
 800e68e:	009b      	lsls	r3, r3, #2
 800e690:	0018      	movs	r0, r3
 800e692:	f000 fcad 	bl	800eff0 <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800e696:	193b      	adds	r3, r7, r4
 800e698:	2202      	movs	r2, #2
 800e69a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800e69c:	193b      	adds	r3, r7, r4
 800e69e:	2280      	movs	r2, #128	; 0x80
 800e6a0:	0052      	lsls	r2, r2, #1
 800e6a2:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 800e6a4:	193b      	adds	r3, r7, r4
 800e6a6:	2200      	movs	r2, #0
 800e6a8:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800e6aa:	193b      	adds	r3, r7, r4
 800e6ac:	2240      	movs	r2, #64	; 0x40
 800e6ae:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800e6b0:	193b      	adds	r3, r7, r4
 800e6b2:	2200      	movs	r2, #0
 800e6b4:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800e6b6:	193b      	adds	r3, r7, r4
 800e6b8:	0018      	movs	r0, r3
 800e6ba:	f000 fce5 	bl	800f088 <HAL_RCC_OscConfig>
 800e6be:	1e03      	subs	r3, r0, #0
 800e6c0:	d001      	beq.n	800e6c6 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800e6c2:	f000 f8c7 	bl	800e854 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800e6c6:	2138      	movs	r1, #56	; 0x38
 800e6c8:	187b      	adds	r3, r7, r1
 800e6ca:	2207      	movs	r2, #7
 800e6cc:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800e6ce:	187b      	adds	r3, r7, r1
 800e6d0:	2200      	movs	r2, #0
 800e6d2:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800e6d4:	187b      	adds	r3, r7, r1
 800e6d6:	2200      	movs	r2, #0
 800e6d8:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800e6da:	187b      	adds	r3, r7, r1
 800e6dc:	2200      	movs	r2, #0
 800e6de:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800e6e0:	187b      	adds	r3, r7, r1
 800e6e2:	2100      	movs	r1, #0
 800e6e4:	0018      	movs	r0, r3
 800e6e6:	f000 ffef 	bl	800f6c8 <HAL_RCC_ClockConfig>
 800e6ea:	1e03      	subs	r3, r0, #0
 800e6ec:	d001      	beq.n	800e6f2 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800e6ee:	f000 f8b1 	bl	800e854 <Error_Handler>
  }
  /** Initializes the peripherals clocks
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800e6f2:	1d3b      	adds	r3, r7, #4
 800e6f4:	2202      	movs	r2, #2
 800e6f6:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800e6f8:	1d3b      	adds	r3, r7, #4
 800e6fa:	2200      	movs	r2, #0
 800e6fc:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800e6fe:	1d3b      	adds	r3, r7, #4
 800e700:	0018      	movs	r0, r3
 800e702:	f001 f98b 	bl	800fa1c <HAL_RCCEx_PeriphCLKConfig>
 800e706:	1e03      	subs	r3, r0, #0
 800e708:	d001      	beq.n	800e70e <SystemClock_Config+0xb6>
  {
    Error_Handler();
 800e70a:	f000 f8a3 	bl	800e854 <Error_Handler>
  }
}
 800e70e:	46c0      	nop			; (mov r8, r8)
 800e710:	46bd      	mov	sp, r7
 800e712:	b021      	add	sp, #132	; 0x84
 800e714:	bd90      	pop	{r4, r7, pc}
	...

0800e718 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800e718:	b580      	push	{r7, lr}
 800e71a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800e71c:	4b23      	ldr	r3, [pc, #140]	; (800e7ac <MX_USART2_UART_Init+0x94>)
 800e71e:	4a24      	ldr	r2, [pc, #144]	; (800e7b0 <MX_USART2_UART_Init+0x98>)
 800e720:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800e722:	4b22      	ldr	r3, [pc, #136]	; (800e7ac <MX_USART2_UART_Init+0x94>)
 800e724:	22e1      	movs	r2, #225	; 0xe1
 800e726:	0252      	lsls	r2, r2, #9
 800e728:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800e72a:	4b20      	ldr	r3, [pc, #128]	; (800e7ac <MX_USART2_UART_Init+0x94>)
 800e72c:	2200      	movs	r2, #0
 800e72e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800e730:	4b1e      	ldr	r3, [pc, #120]	; (800e7ac <MX_USART2_UART_Init+0x94>)
 800e732:	2200      	movs	r2, #0
 800e734:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800e736:	4b1d      	ldr	r3, [pc, #116]	; (800e7ac <MX_USART2_UART_Init+0x94>)
 800e738:	2200      	movs	r2, #0
 800e73a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800e73c:	4b1b      	ldr	r3, [pc, #108]	; (800e7ac <MX_USART2_UART_Init+0x94>)
 800e73e:	220c      	movs	r2, #12
 800e740:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800e742:	4b1a      	ldr	r3, [pc, #104]	; (800e7ac <MX_USART2_UART_Init+0x94>)
 800e744:	2200      	movs	r2, #0
 800e746:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800e748:	4b18      	ldr	r3, [pc, #96]	; (800e7ac <MX_USART2_UART_Init+0x94>)
 800e74a:	2200      	movs	r2, #0
 800e74c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800e74e:	4b17      	ldr	r3, [pc, #92]	; (800e7ac <MX_USART2_UART_Init+0x94>)
 800e750:	2200      	movs	r2, #0
 800e752:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800e754:	4b15      	ldr	r3, [pc, #84]	; (800e7ac <MX_USART2_UART_Init+0x94>)
 800e756:	2200      	movs	r2, #0
 800e758:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800e75a:	4b14      	ldr	r3, [pc, #80]	; (800e7ac <MX_USART2_UART_Init+0x94>)
 800e75c:	2200      	movs	r2, #0
 800e75e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800e760:	4b12      	ldr	r3, [pc, #72]	; (800e7ac <MX_USART2_UART_Init+0x94>)
 800e762:	0018      	movs	r0, r3
 800e764:	f001 fb12 	bl	800fd8c <HAL_UART_Init>
 800e768:	1e03      	subs	r3, r0, #0
 800e76a:	d001      	beq.n	800e770 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 800e76c:	f000 f872 	bl	800e854 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800e770:	4b0e      	ldr	r3, [pc, #56]	; (800e7ac <MX_USART2_UART_Init+0x94>)
 800e772:	2100      	movs	r1, #0
 800e774:	0018      	movs	r0, r3
 800e776:	f002 f83d 	bl	80107f4 <HAL_UARTEx_SetTxFifoThreshold>
 800e77a:	1e03      	subs	r3, r0, #0
 800e77c:	d001      	beq.n	800e782 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 800e77e:	f000 f869 	bl	800e854 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800e782:	4b0a      	ldr	r3, [pc, #40]	; (800e7ac <MX_USART2_UART_Init+0x94>)
 800e784:	2100      	movs	r1, #0
 800e786:	0018      	movs	r0, r3
 800e788:	f002 f874 	bl	8010874 <HAL_UARTEx_SetRxFifoThreshold>
 800e78c:	1e03      	subs	r3, r0, #0
 800e78e:	d001      	beq.n	800e794 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 800e790:	f000 f860 	bl	800e854 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 800e794:	4b05      	ldr	r3, [pc, #20]	; (800e7ac <MX_USART2_UART_Init+0x94>)
 800e796:	0018      	movs	r0, r3
 800e798:	f001 fff2 	bl	8010780 <HAL_UARTEx_DisableFifoMode>
 800e79c:	1e03      	subs	r3, r0, #0
 800e79e:	d001      	beq.n	800e7a4 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 800e7a0:	f000 f858 	bl	800e854 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800e7a4:	46c0      	nop			; (mov r8, r8)
 800e7a6:	46bd      	mov	sp, r7
 800e7a8:	bd80      	pop	{r7, pc}
 800e7aa:	46c0      	nop			; (mov r8, r8)
 800e7ac:	20000028 	.word	0x20000028
 800e7b0:	40004400 	.word	0x40004400

0800e7b4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800e7b4:	b590      	push	{r4, r7, lr}
 800e7b6:	b089      	sub	sp, #36	; 0x24
 800e7b8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e7ba:	240c      	movs	r4, #12
 800e7bc:	193b      	adds	r3, r7, r4
 800e7be:	0018      	movs	r0, r3
 800e7c0:	2314      	movs	r3, #20
 800e7c2:	001a      	movs	r2, r3
 800e7c4:	2100      	movs	r1, #0
 800e7c6:	f002 f919 	bl	80109fc <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800e7ca:	4b21      	ldr	r3, [pc, #132]	; (800e850 <MX_GPIO_Init+0x9c>)
 800e7cc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e7ce:	4b20      	ldr	r3, [pc, #128]	; (800e850 <MX_GPIO_Init+0x9c>)
 800e7d0:	2104      	movs	r1, #4
 800e7d2:	430a      	orrs	r2, r1
 800e7d4:	635a      	str	r2, [r3, #52]	; 0x34
 800e7d6:	4b1e      	ldr	r3, [pc, #120]	; (800e850 <MX_GPIO_Init+0x9c>)
 800e7d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e7da:	2204      	movs	r2, #4
 800e7dc:	4013      	ands	r3, r2
 800e7de:	60bb      	str	r3, [r7, #8]
 800e7e0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800e7e2:	4b1b      	ldr	r3, [pc, #108]	; (800e850 <MX_GPIO_Init+0x9c>)
 800e7e4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e7e6:	4b1a      	ldr	r3, [pc, #104]	; (800e850 <MX_GPIO_Init+0x9c>)
 800e7e8:	2120      	movs	r1, #32
 800e7ea:	430a      	orrs	r2, r1
 800e7ec:	635a      	str	r2, [r3, #52]	; 0x34
 800e7ee:	4b18      	ldr	r3, [pc, #96]	; (800e850 <MX_GPIO_Init+0x9c>)
 800e7f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e7f2:	2220      	movs	r2, #32
 800e7f4:	4013      	ands	r3, r2
 800e7f6:	607b      	str	r3, [r7, #4]
 800e7f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800e7fa:	4b15      	ldr	r3, [pc, #84]	; (800e850 <MX_GPIO_Init+0x9c>)
 800e7fc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e7fe:	4b14      	ldr	r3, [pc, #80]	; (800e850 <MX_GPIO_Init+0x9c>)
 800e800:	2101      	movs	r1, #1
 800e802:	430a      	orrs	r2, r1
 800e804:	635a      	str	r2, [r3, #52]	; 0x34
 800e806:	4b12      	ldr	r3, [pc, #72]	; (800e850 <MX_GPIO_Init+0x9c>)
 800e808:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e80a:	2201      	movs	r2, #1
 800e80c:	4013      	ands	r3, r2
 800e80e:	603b      	str	r3, [r7, #0]
 800e810:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 800e812:	23a0      	movs	r3, #160	; 0xa0
 800e814:	05db      	lsls	r3, r3, #23
 800e816:	2200      	movs	r2, #0
 800e818:	2120      	movs	r1, #32
 800e81a:	0018      	movs	r0, r3
 800e81c:	f000 fbb0 	bl	800ef80 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_GREEN_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 800e820:	0021      	movs	r1, r4
 800e822:	187b      	adds	r3, r7, r1
 800e824:	2220      	movs	r2, #32
 800e826:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800e828:	187b      	adds	r3, r7, r1
 800e82a:	2201      	movs	r2, #1
 800e82c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e82e:	187b      	adds	r3, r7, r1
 800e830:	2200      	movs	r2, #0
 800e832:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800e834:	187b      	adds	r3, r7, r1
 800e836:	2202      	movs	r2, #2
 800e838:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 800e83a:	187a      	adds	r2, r7, r1
 800e83c:	23a0      	movs	r3, #160	; 0xa0
 800e83e:	05db      	lsls	r3, r3, #23
 800e840:	0011      	movs	r1, r2
 800e842:	0018      	movs	r0, r3
 800e844:	f000 fa38 	bl	800ecb8 <HAL_GPIO_Init>

}
 800e848:	46c0      	nop			; (mov r8, r8)
 800e84a:	46bd      	mov	sp, r7
 800e84c:	b009      	add	sp, #36	; 0x24
 800e84e:	bd90      	pop	{r4, r7, pc}
 800e850:	40021000 	.word	0x40021000

0800e854 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800e854:	b580      	push	{r7, lr}
 800e856:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800e858:	b672      	cpsid	i
}
 800e85a:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800e85c:	e7fe      	b.n	800e85c <Error_Handler+0x8>
	...

0800e860 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800e860:	b580      	push	{r7, lr}
 800e862:	b082      	sub	sp, #8
 800e864:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800e866:	4b11      	ldr	r3, [pc, #68]	; (800e8ac <HAL_MspInit+0x4c>)
 800e868:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800e86a:	4b10      	ldr	r3, [pc, #64]	; (800e8ac <HAL_MspInit+0x4c>)
 800e86c:	2101      	movs	r1, #1
 800e86e:	430a      	orrs	r2, r1
 800e870:	641a      	str	r2, [r3, #64]	; 0x40
 800e872:	4b0e      	ldr	r3, [pc, #56]	; (800e8ac <HAL_MspInit+0x4c>)
 800e874:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e876:	2201      	movs	r2, #1
 800e878:	4013      	ands	r3, r2
 800e87a:	607b      	str	r3, [r7, #4]
 800e87c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800e87e:	4b0b      	ldr	r3, [pc, #44]	; (800e8ac <HAL_MspInit+0x4c>)
 800e880:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800e882:	4b0a      	ldr	r3, [pc, #40]	; (800e8ac <HAL_MspInit+0x4c>)
 800e884:	2180      	movs	r1, #128	; 0x80
 800e886:	0549      	lsls	r1, r1, #21
 800e888:	430a      	orrs	r2, r1
 800e88a:	63da      	str	r2, [r3, #60]	; 0x3c
 800e88c:	4b07      	ldr	r3, [pc, #28]	; (800e8ac <HAL_MspInit+0x4c>)
 800e88e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800e890:	2380      	movs	r3, #128	; 0x80
 800e892:	055b      	lsls	r3, r3, #21
 800e894:	4013      	ands	r3, r2
 800e896:	603b      	str	r3, [r7, #0]
 800e898:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 800e89a:	23c0      	movs	r3, #192	; 0xc0
 800e89c:	00db      	lsls	r3, r3, #3
 800e89e:	0018      	movs	r0, r3
 800e8a0:	f000 f940 	bl	800eb24 <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800e8a4:	46c0      	nop			; (mov r8, r8)
 800e8a6:	46bd      	mov	sp, r7
 800e8a8:	b002      	add	sp, #8
 800e8aa:	bd80      	pop	{r7, pc}
 800e8ac:	40021000 	.word	0x40021000

0800e8b0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800e8b0:	b590      	push	{r4, r7, lr}
 800e8b2:	b08b      	sub	sp, #44	; 0x2c
 800e8b4:	af00      	add	r7, sp, #0
 800e8b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e8b8:	2414      	movs	r4, #20
 800e8ba:	193b      	adds	r3, r7, r4
 800e8bc:	0018      	movs	r0, r3
 800e8be:	2314      	movs	r3, #20
 800e8c0:	001a      	movs	r2, r3
 800e8c2:	2100      	movs	r1, #0
 800e8c4:	f002 f89a 	bl	80109fc <memset>
  if(huart->Instance==USART2)
 800e8c8:	687b      	ldr	r3, [r7, #4]
 800e8ca:	681b      	ldr	r3, [r3, #0]
 800e8cc:	4a1b      	ldr	r2, [pc, #108]	; (800e93c <HAL_UART_MspInit+0x8c>)
 800e8ce:	4293      	cmp	r3, r2
 800e8d0:	d130      	bne.n	800e934 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800e8d2:	4b1b      	ldr	r3, [pc, #108]	; (800e940 <HAL_UART_MspInit+0x90>)
 800e8d4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800e8d6:	4b1a      	ldr	r3, [pc, #104]	; (800e940 <HAL_UART_MspInit+0x90>)
 800e8d8:	2180      	movs	r1, #128	; 0x80
 800e8da:	0289      	lsls	r1, r1, #10
 800e8dc:	430a      	orrs	r2, r1
 800e8de:	63da      	str	r2, [r3, #60]	; 0x3c
 800e8e0:	4b17      	ldr	r3, [pc, #92]	; (800e940 <HAL_UART_MspInit+0x90>)
 800e8e2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800e8e4:	2380      	movs	r3, #128	; 0x80
 800e8e6:	029b      	lsls	r3, r3, #10
 800e8e8:	4013      	ands	r3, r2
 800e8ea:	613b      	str	r3, [r7, #16]
 800e8ec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800e8ee:	4b14      	ldr	r3, [pc, #80]	; (800e940 <HAL_UART_MspInit+0x90>)
 800e8f0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e8f2:	4b13      	ldr	r3, [pc, #76]	; (800e940 <HAL_UART_MspInit+0x90>)
 800e8f4:	2101      	movs	r1, #1
 800e8f6:	430a      	orrs	r2, r1
 800e8f8:	635a      	str	r2, [r3, #52]	; 0x34
 800e8fa:	4b11      	ldr	r3, [pc, #68]	; (800e940 <HAL_UART_MspInit+0x90>)
 800e8fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e8fe:	2201      	movs	r2, #1
 800e900:	4013      	ands	r3, r2
 800e902:	60fb      	str	r3, [r7, #12]
 800e904:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART2_TX_Pin|USART2_RX_Pin;
 800e906:	0021      	movs	r1, r4
 800e908:	187b      	adds	r3, r7, r1
 800e90a:	220c      	movs	r2, #12
 800e90c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e90e:	187b      	adds	r3, r7, r1
 800e910:	2202      	movs	r2, #2
 800e912:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800e914:	187b      	adds	r3, r7, r1
 800e916:	2201      	movs	r2, #1
 800e918:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e91a:	187b      	adds	r3, r7, r1
 800e91c:	2200      	movs	r2, #0
 800e91e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 800e920:	187b      	adds	r3, r7, r1
 800e922:	2201      	movs	r2, #1
 800e924:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e926:	187a      	adds	r2, r7, r1
 800e928:	23a0      	movs	r3, #160	; 0xa0
 800e92a:	05db      	lsls	r3, r3, #23
 800e92c:	0011      	movs	r1, r2
 800e92e:	0018      	movs	r0, r3
 800e930:	f000 f9c2 	bl	800ecb8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800e934:	46c0      	nop			; (mov r8, r8)
 800e936:	46bd      	mov	sp, r7
 800e938:	b00b      	add	sp, #44	; 0x2c
 800e93a:	bd90      	pop	{r4, r7, pc}
 800e93c:	40004400 	.word	0x40004400
 800e940:	40021000 	.word	0x40021000

0800e944 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800e944:	b580      	push	{r7, lr}
 800e946:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800e948:	e7fe      	b.n	800e948 <NMI_Handler+0x4>

0800e94a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800e94a:	b580      	push	{r7, lr}
 800e94c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800e94e:	e7fe      	b.n	800e94e <HardFault_Handler+0x4>

0800e950 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800e950:	b580      	push	{r7, lr}
 800e952:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800e954:	46c0      	nop			; (mov r8, r8)
 800e956:	46bd      	mov	sp, r7
 800e958:	bd80      	pop	{r7, pc}

0800e95a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800e95a:	b580      	push	{r7, lr}
 800e95c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800e95e:	46c0      	nop			; (mov r8, r8)
 800e960:	46bd      	mov	sp, r7
 800e962:	bd80      	pop	{r7, pc}

0800e964 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800e964:	b580      	push	{r7, lr}
 800e966:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800e968:	f000 f89c 	bl	800eaa4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800e96c:	46c0      	nop			; (mov r8, r8)
 800e96e:	46bd      	mov	sp, r7
 800e970:	bd80      	pop	{r7, pc}

0800e972 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800e972:	b580      	push	{r7, lr}
 800e974:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800e976:	46c0      	nop			; (mov r8, r8)
 800e978:	46bd      	mov	sp, r7
 800e97a:	bd80      	pop	{r7, pc}

0800e97c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800e97c:	480d      	ldr	r0, [pc, #52]	; (800e9b4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800e97e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 800e980:	f7ff fff7 	bl	800e972 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800e984:	480c      	ldr	r0, [pc, #48]	; (800e9b8 <LoopForever+0x6>)
  ldr r1, =_edata
 800e986:	490d      	ldr	r1, [pc, #52]	; (800e9bc <LoopForever+0xa>)
  ldr r2, =_sidata
 800e988:	4a0d      	ldr	r2, [pc, #52]	; (800e9c0 <LoopForever+0xe>)
  movs r3, #0
 800e98a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800e98c:	e002      	b.n	800e994 <LoopCopyDataInit>

0800e98e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800e98e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800e990:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800e992:	3304      	adds	r3, #4

0800e994 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800e994:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800e996:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800e998:	d3f9      	bcc.n	800e98e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800e99a:	4a0a      	ldr	r2, [pc, #40]	; (800e9c4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800e99c:	4c0a      	ldr	r4, [pc, #40]	; (800e9c8 <LoopForever+0x16>)
  movs r3, #0
 800e99e:	2300      	movs	r3, #0
  b LoopFillZerobss
 800e9a0:	e001      	b.n	800e9a6 <LoopFillZerobss>

0800e9a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800e9a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800e9a4:	3204      	adds	r2, #4

0800e9a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800e9a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800e9a8:	d3fb      	bcc.n	800e9a2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800e9aa:	f002 f803 	bl	80109b4 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 800e9ae:	f7ff fe35 	bl	800e61c <main>

0800e9b2 <LoopForever>:

LoopForever:
  b LoopForever
 800e9b2:	e7fe      	b.n	800e9b2 <LoopForever>
  ldr   r0, =_estack
 800e9b4:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 800e9b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800e9bc:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 800e9c0:	08010abc 	.word	0x08010abc
  ldr r2, =_sbss
 800e9c4:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 800e9c8:	200000bc 	.word	0x200000bc

0800e9cc <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800e9cc:	e7fe      	b.n	800e9cc <ADC1_COMP_IRQHandler>
	...

0800e9d0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800e9d0:	b580      	push	{r7, lr}
 800e9d2:	b082      	sub	sp, #8
 800e9d4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800e9d6:	1dfb      	adds	r3, r7, #7
 800e9d8:	2200      	movs	r2, #0
 800e9da:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800e9dc:	4b0b      	ldr	r3, [pc, #44]	; (800ea0c <HAL_Init+0x3c>)
 800e9de:	681a      	ldr	r2, [r3, #0]
 800e9e0:	4b0a      	ldr	r3, [pc, #40]	; (800ea0c <HAL_Init+0x3c>)
 800e9e2:	2180      	movs	r1, #128	; 0x80
 800e9e4:	0049      	lsls	r1, r1, #1
 800e9e6:	430a      	orrs	r2, r1
 800e9e8:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800e9ea:	2000      	movs	r0, #0
 800e9ec:	f000 f810 	bl	800ea10 <HAL_InitTick>
 800e9f0:	1e03      	subs	r3, r0, #0
 800e9f2:	d003      	beq.n	800e9fc <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 800e9f4:	1dfb      	adds	r3, r7, #7
 800e9f6:	2201      	movs	r2, #1
 800e9f8:	701a      	strb	r2, [r3, #0]
 800e9fa:	e001      	b.n	800ea00 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 800e9fc:	f7ff ff30 	bl	800e860 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800ea00:	1dfb      	adds	r3, r7, #7
 800ea02:	781b      	ldrb	r3, [r3, #0]
}
 800ea04:	0018      	movs	r0, r3
 800ea06:	46bd      	mov	sp, r7
 800ea08:	b002      	add	sp, #8
 800ea0a:	bd80      	pop	{r7, pc}
 800ea0c:	40022000 	.word	0x40022000

0800ea10 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800ea10:	b590      	push	{r4, r7, lr}
 800ea12:	b085      	sub	sp, #20
 800ea14:	af00      	add	r7, sp, #0
 800ea16:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800ea18:	230f      	movs	r3, #15
 800ea1a:	18fb      	adds	r3, r7, r3
 800ea1c:	2200      	movs	r2, #0
 800ea1e:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 800ea20:	4b1d      	ldr	r3, [pc, #116]	; (800ea98 <HAL_InitTick+0x88>)
 800ea22:	781b      	ldrb	r3, [r3, #0]
 800ea24:	2b00      	cmp	r3, #0
 800ea26:	d02b      	beq.n	800ea80 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 800ea28:	4b1c      	ldr	r3, [pc, #112]	; (800ea9c <HAL_InitTick+0x8c>)
 800ea2a:	681c      	ldr	r4, [r3, #0]
 800ea2c:	4b1a      	ldr	r3, [pc, #104]	; (800ea98 <HAL_InitTick+0x88>)
 800ea2e:	781b      	ldrb	r3, [r3, #0]
 800ea30:	0019      	movs	r1, r3
 800ea32:	23fa      	movs	r3, #250	; 0xfa
 800ea34:	0098      	lsls	r0, r3, #2
 800ea36:	f7ff fb65 	bl	800e104 <__udivsi3>
 800ea3a:	0003      	movs	r3, r0
 800ea3c:	0019      	movs	r1, r3
 800ea3e:	0020      	movs	r0, r4
 800ea40:	f7ff fb60 	bl	800e104 <__udivsi3>
 800ea44:	0003      	movs	r3, r0
 800ea46:	0018      	movs	r0, r3
 800ea48:	f000 f929 	bl	800ec9e <HAL_SYSTICK_Config>
 800ea4c:	1e03      	subs	r3, r0, #0
 800ea4e:	d112      	bne.n	800ea76 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800ea50:	687b      	ldr	r3, [r7, #4]
 800ea52:	2b03      	cmp	r3, #3
 800ea54:	d80a      	bhi.n	800ea6c <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800ea56:	6879      	ldr	r1, [r7, #4]
 800ea58:	2301      	movs	r3, #1
 800ea5a:	425b      	negs	r3, r3
 800ea5c:	2200      	movs	r2, #0
 800ea5e:	0018      	movs	r0, r3
 800ea60:	f000 f908 	bl	800ec74 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800ea64:	4b0e      	ldr	r3, [pc, #56]	; (800eaa0 <HAL_InitTick+0x90>)
 800ea66:	687a      	ldr	r2, [r7, #4]
 800ea68:	601a      	str	r2, [r3, #0]
 800ea6a:	e00d      	b.n	800ea88 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 800ea6c:	230f      	movs	r3, #15
 800ea6e:	18fb      	adds	r3, r7, r3
 800ea70:	2201      	movs	r2, #1
 800ea72:	701a      	strb	r2, [r3, #0]
 800ea74:	e008      	b.n	800ea88 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 800ea76:	230f      	movs	r3, #15
 800ea78:	18fb      	adds	r3, r7, r3
 800ea7a:	2201      	movs	r2, #1
 800ea7c:	701a      	strb	r2, [r3, #0]
 800ea7e:	e003      	b.n	800ea88 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 800ea80:	230f      	movs	r3, #15
 800ea82:	18fb      	adds	r3, r7, r3
 800ea84:	2201      	movs	r2, #1
 800ea86:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 800ea88:	230f      	movs	r3, #15
 800ea8a:	18fb      	adds	r3, r7, r3
 800ea8c:	781b      	ldrb	r3, [r3, #0]
}
 800ea8e:	0018      	movs	r0, r3
 800ea90:	46bd      	mov	sp, r7
 800ea92:	b005      	add	sp, #20
 800ea94:	bd90      	pop	{r4, r7, pc}
 800ea96:	46c0      	nop			; (mov r8, r8)
 800ea98:	20000008 	.word	0x20000008
 800ea9c:	20000000 	.word	0x20000000
 800eaa0:	20000004 	.word	0x20000004

0800eaa4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800eaa4:	b580      	push	{r7, lr}
 800eaa6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800eaa8:	4b05      	ldr	r3, [pc, #20]	; (800eac0 <HAL_IncTick+0x1c>)
 800eaaa:	781b      	ldrb	r3, [r3, #0]
 800eaac:	001a      	movs	r2, r3
 800eaae:	4b05      	ldr	r3, [pc, #20]	; (800eac4 <HAL_IncTick+0x20>)
 800eab0:	681b      	ldr	r3, [r3, #0]
 800eab2:	18d2      	adds	r2, r2, r3
 800eab4:	4b03      	ldr	r3, [pc, #12]	; (800eac4 <HAL_IncTick+0x20>)
 800eab6:	601a      	str	r2, [r3, #0]
}
 800eab8:	46c0      	nop			; (mov r8, r8)
 800eaba:	46bd      	mov	sp, r7
 800eabc:	bd80      	pop	{r7, pc}
 800eabe:	46c0      	nop			; (mov r8, r8)
 800eac0:	20000008 	.word	0x20000008
 800eac4:	200000b8 	.word	0x200000b8

0800eac8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800eac8:	b580      	push	{r7, lr}
 800eaca:	af00      	add	r7, sp, #0
  return uwTick;
 800eacc:	4b02      	ldr	r3, [pc, #8]	; (800ead8 <HAL_GetTick+0x10>)
 800eace:	681b      	ldr	r3, [r3, #0]
}
 800ead0:	0018      	movs	r0, r3
 800ead2:	46bd      	mov	sp, r7
 800ead4:	bd80      	pop	{r7, pc}
 800ead6:	46c0      	nop			; (mov r8, r8)
 800ead8:	200000b8 	.word	0x200000b8

0800eadc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800eadc:	b580      	push	{r7, lr}
 800eade:	b084      	sub	sp, #16
 800eae0:	af00      	add	r7, sp, #0
 800eae2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800eae4:	f7ff fff0 	bl	800eac8 <HAL_GetTick>
 800eae8:	0003      	movs	r3, r0
 800eaea:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 800eaec:	687b      	ldr	r3, [r7, #4]
 800eaee:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800eaf0:	68fb      	ldr	r3, [r7, #12]
 800eaf2:	3301      	adds	r3, #1
 800eaf4:	d005      	beq.n	800eb02 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800eaf6:	4b0a      	ldr	r3, [pc, #40]	; (800eb20 <HAL_Delay+0x44>)
 800eaf8:	781b      	ldrb	r3, [r3, #0]
 800eafa:	001a      	movs	r2, r3
 800eafc:	68fb      	ldr	r3, [r7, #12]
 800eafe:	189b      	adds	r3, r3, r2
 800eb00:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800eb02:	46c0      	nop			; (mov r8, r8)
 800eb04:	f7ff ffe0 	bl	800eac8 <HAL_GetTick>
 800eb08:	0002      	movs	r2, r0
 800eb0a:	68bb      	ldr	r3, [r7, #8]
 800eb0c:	1ad3      	subs	r3, r2, r3
 800eb0e:	68fa      	ldr	r2, [r7, #12]
 800eb10:	429a      	cmp	r2, r3
 800eb12:	d8f7      	bhi.n	800eb04 <HAL_Delay+0x28>
  {
  }
}
 800eb14:	46c0      	nop			; (mov r8, r8)
 800eb16:	46c0      	nop			; (mov r8, r8)
 800eb18:	46bd      	mov	sp, r7
 800eb1a:	b004      	add	sp, #16
 800eb1c:	bd80      	pop	{r7, pc}
 800eb1e:	46c0      	nop			; (mov r8, r8)
 800eb20:	20000008 	.word	0x20000008

0800eb24 <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 800eb24:	b580      	push	{r7, lr}
 800eb26:	b082      	sub	sp, #8
 800eb28:	af00      	add	r7, sp, #0
 800eb2a:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 800eb2c:	4b06      	ldr	r3, [pc, #24]	; (800eb48 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 800eb2e:	681b      	ldr	r3, [r3, #0]
 800eb30:	4a06      	ldr	r2, [pc, #24]	; (800eb4c <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 800eb32:	4013      	ands	r3, r2
 800eb34:	0019      	movs	r1, r3
 800eb36:	4b04      	ldr	r3, [pc, #16]	; (800eb48 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 800eb38:	687a      	ldr	r2, [r7, #4]
 800eb3a:	430a      	orrs	r2, r1
 800eb3c:	601a      	str	r2, [r3, #0]
}
 800eb3e:	46c0      	nop			; (mov r8, r8)
 800eb40:	46bd      	mov	sp, r7
 800eb42:	b002      	add	sp, #8
 800eb44:	bd80      	pop	{r7, pc}
 800eb46:	46c0      	nop			; (mov r8, r8)
 800eb48:	40010000 	.word	0x40010000
 800eb4c:	fffff9ff 	.word	0xfffff9ff

0800eb50 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800eb50:	b590      	push	{r4, r7, lr}
 800eb52:	b083      	sub	sp, #12
 800eb54:	af00      	add	r7, sp, #0
 800eb56:	0002      	movs	r2, r0
 800eb58:	6039      	str	r1, [r7, #0]
 800eb5a:	1dfb      	adds	r3, r7, #7
 800eb5c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800eb5e:	1dfb      	adds	r3, r7, #7
 800eb60:	781b      	ldrb	r3, [r3, #0]
 800eb62:	2b7f      	cmp	r3, #127	; 0x7f
 800eb64:	d828      	bhi.n	800ebb8 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800eb66:	4a2f      	ldr	r2, [pc, #188]	; (800ec24 <__NVIC_SetPriority+0xd4>)
 800eb68:	1dfb      	adds	r3, r7, #7
 800eb6a:	781b      	ldrb	r3, [r3, #0]
 800eb6c:	b25b      	sxtb	r3, r3
 800eb6e:	089b      	lsrs	r3, r3, #2
 800eb70:	33c0      	adds	r3, #192	; 0xc0
 800eb72:	009b      	lsls	r3, r3, #2
 800eb74:	589b      	ldr	r3, [r3, r2]
 800eb76:	1dfa      	adds	r2, r7, #7
 800eb78:	7812      	ldrb	r2, [r2, #0]
 800eb7a:	0011      	movs	r1, r2
 800eb7c:	2203      	movs	r2, #3
 800eb7e:	400a      	ands	r2, r1
 800eb80:	00d2      	lsls	r2, r2, #3
 800eb82:	21ff      	movs	r1, #255	; 0xff
 800eb84:	4091      	lsls	r1, r2
 800eb86:	000a      	movs	r2, r1
 800eb88:	43d2      	mvns	r2, r2
 800eb8a:	401a      	ands	r2, r3
 800eb8c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800eb8e:	683b      	ldr	r3, [r7, #0]
 800eb90:	019b      	lsls	r3, r3, #6
 800eb92:	22ff      	movs	r2, #255	; 0xff
 800eb94:	401a      	ands	r2, r3
 800eb96:	1dfb      	adds	r3, r7, #7
 800eb98:	781b      	ldrb	r3, [r3, #0]
 800eb9a:	0018      	movs	r0, r3
 800eb9c:	2303      	movs	r3, #3
 800eb9e:	4003      	ands	r3, r0
 800eba0:	00db      	lsls	r3, r3, #3
 800eba2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800eba4:	481f      	ldr	r0, [pc, #124]	; (800ec24 <__NVIC_SetPriority+0xd4>)
 800eba6:	1dfb      	adds	r3, r7, #7
 800eba8:	781b      	ldrb	r3, [r3, #0]
 800ebaa:	b25b      	sxtb	r3, r3
 800ebac:	089b      	lsrs	r3, r3, #2
 800ebae:	430a      	orrs	r2, r1
 800ebb0:	33c0      	adds	r3, #192	; 0xc0
 800ebb2:	009b      	lsls	r3, r3, #2
 800ebb4:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800ebb6:	e031      	b.n	800ec1c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800ebb8:	4a1b      	ldr	r2, [pc, #108]	; (800ec28 <__NVIC_SetPriority+0xd8>)
 800ebba:	1dfb      	adds	r3, r7, #7
 800ebbc:	781b      	ldrb	r3, [r3, #0]
 800ebbe:	0019      	movs	r1, r3
 800ebc0:	230f      	movs	r3, #15
 800ebc2:	400b      	ands	r3, r1
 800ebc4:	3b08      	subs	r3, #8
 800ebc6:	089b      	lsrs	r3, r3, #2
 800ebc8:	3306      	adds	r3, #6
 800ebca:	009b      	lsls	r3, r3, #2
 800ebcc:	18d3      	adds	r3, r2, r3
 800ebce:	3304      	adds	r3, #4
 800ebd0:	681b      	ldr	r3, [r3, #0]
 800ebd2:	1dfa      	adds	r2, r7, #7
 800ebd4:	7812      	ldrb	r2, [r2, #0]
 800ebd6:	0011      	movs	r1, r2
 800ebd8:	2203      	movs	r2, #3
 800ebda:	400a      	ands	r2, r1
 800ebdc:	00d2      	lsls	r2, r2, #3
 800ebde:	21ff      	movs	r1, #255	; 0xff
 800ebe0:	4091      	lsls	r1, r2
 800ebe2:	000a      	movs	r2, r1
 800ebe4:	43d2      	mvns	r2, r2
 800ebe6:	401a      	ands	r2, r3
 800ebe8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800ebea:	683b      	ldr	r3, [r7, #0]
 800ebec:	019b      	lsls	r3, r3, #6
 800ebee:	22ff      	movs	r2, #255	; 0xff
 800ebf0:	401a      	ands	r2, r3
 800ebf2:	1dfb      	adds	r3, r7, #7
 800ebf4:	781b      	ldrb	r3, [r3, #0]
 800ebf6:	0018      	movs	r0, r3
 800ebf8:	2303      	movs	r3, #3
 800ebfa:	4003      	ands	r3, r0
 800ebfc:	00db      	lsls	r3, r3, #3
 800ebfe:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800ec00:	4809      	ldr	r0, [pc, #36]	; (800ec28 <__NVIC_SetPriority+0xd8>)
 800ec02:	1dfb      	adds	r3, r7, #7
 800ec04:	781b      	ldrb	r3, [r3, #0]
 800ec06:	001c      	movs	r4, r3
 800ec08:	230f      	movs	r3, #15
 800ec0a:	4023      	ands	r3, r4
 800ec0c:	3b08      	subs	r3, #8
 800ec0e:	089b      	lsrs	r3, r3, #2
 800ec10:	430a      	orrs	r2, r1
 800ec12:	3306      	adds	r3, #6
 800ec14:	009b      	lsls	r3, r3, #2
 800ec16:	18c3      	adds	r3, r0, r3
 800ec18:	3304      	adds	r3, #4
 800ec1a:	601a      	str	r2, [r3, #0]
}
 800ec1c:	46c0      	nop			; (mov r8, r8)
 800ec1e:	46bd      	mov	sp, r7
 800ec20:	b003      	add	sp, #12
 800ec22:	bd90      	pop	{r4, r7, pc}
 800ec24:	e000e100 	.word	0xe000e100
 800ec28:	e000ed00 	.word	0xe000ed00

0800ec2c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800ec2c:	b580      	push	{r7, lr}
 800ec2e:	b082      	sub	sp, #8
 800ec30:	af00      	add	r7, sp, #0
 800ec32:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800ec34:	687b      	ldr	r3, [r7, #4]
 800ec36:	1e5a      	subs	r2, r3, #1
 800ec38:	2380      	movs	r3, #128	; 0x80
 800ec3a:	045b      	lsls	r3, r3, #17
 800ec3c:	429a      	cmp	r2, r3
 800ec3e:	d301      	bcc.n	800ec44 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 800ec40:	2301      	movs	r3, #1
 800ec42:	e010      	b.n	800ec66 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800ec44:	4b0a      	ldr	r3, [pc, #40]	; (800ec70 <SysTick_Config+0x44>)
 800ec46:	687a      	ldr	r2, [r7, #4]
 800ec48:	3a01      	subs	r2, #1
 800ec4a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800ec4c:	2301      	movs	r3, #1
 800ec4e:	425b      	negs	r3, r3
 800ec50:	2103      	movs	r1, #3
 800ec52:	0018      	movs	r0, r3
 800ec54:	f7ff ff7c 	bl	800eb50 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800ec58:	4b05      	ldr	r3, [pc, #20]	; (800ec70 <SysTick_Config+0x44>)
 800ec5a:	2200      	movs	r2, #0
 800ec5c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800ec5e:	4b04      	ldr	r3, [pc, #16]	; (800ec70 <SysTick_Config+0x44>)
 800ec60:	2207      	movs	r2, #7
 800ec62:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800ec64:	2300      	movs	r3, #0
}
 800ec66:	0018      	movs	r0, r3
 800ec68:	46bd      	mov	sp, r7
 800ec6a:	b002      	add	sp, #8
 800ec6c:	bd80      	pop	{r7, pc}
 800ec6e:	46c0      	nop			; (mov r8, r8)
 800ec70:	e000e010 	.word	0xe000e010

0800ec74 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800ec74:	b580      	push	{r7, lr}
 800ec76:	b084      	sub	sp, #16
 800ec78:	af00      	add	r7, sp, #0
 800ec7a:	60b9      	str	r1, [r7, #8]
 800ec7c:	607a      	str	r2, [r7, #4]
 800ec7e:	210f      	movs	r1, #15
 800ec80:	187b      	adds	r3, r7, r1
 800ec82:	1c02      	adds	r2, r0, #0
 800ec84:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800ec86:	68ba      	ldr	r2, [r7, #8]
 800ec88:	187b      	adds	r3, r7, r1
 800ec8a:	781b      	ldrb	r3, [r3, #0]
 800ec8c:	b25b      	sxtb	r3, r3
 800ec8e:	0011      	movs	r1, r2
 800ec90:	0018      	movs	r0, r3
 800ec92:	f7ff ff5d 	bl	800eb50 <__NVIC_SetPriority>
}
 800ec96:	46c0      	nop			; (mov r8, r8)
 800ec98:	46bd      	mov	sp, r7
 800ec9a:	b004      	add	sp, #16
 800ec9c:	bd80      	pop	{r7, pc}

0800ec9e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800ec9e:	b580      	push	{r7, lr}
 800eca0:	b082      	sub	sp, #8
 800eca2:	af00      	add	r7, sp, #0
 800eca4:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800eca6:	687b      	ldr	r3, [r7, #4]
 800eca8:	0018      	movs	r0, r3
 800ecaa:	f7ff ffbf 	bl	800ec2c <SysTick_Config>
 800ecae:	0003      	movs	r3, r0
}
 800ecb0:	0018      	movs	r0, r3
 800ecb2:	46bd      	mov	sp, r7
 800ecb4:	b002      	add	sp, #8
 800ecb6:	bd80      	pop	{r7, pc}

0800ecb8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800ecb8:	b580      	push	{r7, lr}
 800ecba:	b086      	sub	sp, #24
 800ecbc:	af00      	add	r7, sp, #0
 800ecbe:	6078      	str	r0, [r7, #4]
 800ecc0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800ecc2:	2300      	movs	r3, #0
 800ecc4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800ecc6:	e147      	b.n	800ef58 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800ecc8:	683b      	ldr	r3, [r7, #0]
 800ecca:	681b      	ldr	r3, [r3, #0]
 800eccc:	2101      	movs	r1, #1
 800ecce:	697a      	ldr	r2, [r7, #20]
 800ecd0:	4091      	lsls	r1, r2
 800ecd2:	000a      	movs	r2, r1
 800ecd4:	4013      	ands	r3, r2
 800ecd6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800ecd8:	68fb      	ldr	r3, [r7, #12]
 800ecda:	2b00      	cmp	r3, #0
 800ecdc:	d100      	bne.n	800ece0 <HAL_GPIO_Init+0x28>
 800ecde:	e138      	b.n	800ef52 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800ece0:	683b      	ldr	r3, [r7, #0]
 800ece2:	685b      	ldr	r3, [r3, #4]
 800ece4:	2203      	movs	r2, #3
 800ece6:	4013      	ands	r3, r2
 800ece8:	2b01      	cmp	r3, #1
 800ecea:	d005      	beq.n	800ecf8 <HAL_GPIO_Init+0x40>
 800ecec:	683b      	ldr	r3, [r7, #0]
 800ecee:	685b      	ldr	r3, [r3, #4]
 800ecf0:	2203      	movs	r2, #3
 800ecf2:	4013      	ands	r3, r2
 800ecf4:	2b02      	cmp	r3, #2
 800ecf6:	d130      	bne.n	800ed5a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800ecf8:	687b      	ldr	r3, [r7, #4]
 800ecfa:	689b      	ldr	r3, [r3, #8]
 800ecfc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800ecfe:	697b      	ldr	r3, [r7, #20]
 800ed00:	005b      	lsls	r3, r3, #1
 800ed02:	2203      	movs	r2, #3
 800ed04:	409a      	lsls	r2, r3
 800ed06:	0013      	movs	r3, r2
 800ed08:	43da      	mvns	r2, r3
 800ed0a:	693b      	ldr	r3, [r7, #16]
 800ed0c:	4013      	ands	r3, r2
 800ed0e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800ed10:	683b      	ldr	r3, [r7, #0]
 800ed12:	68da      	ldr	r2, [r3, #12]
 800ed14:	697b      	ldr	r3, [r7, #20]
 800ed16:	005b      	lsls	r3, r3, #1
 800ed18:	409a      	lsls	r2, r3
 800ed1a:	0013      	movs	r3, r2
 800ed1c:	693a      	ldr	r2, [r7, #16]
 800ed1e:	4313      	orrs	r3, r2
 800ed20:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800ed22:	687b      	ldr	r3, [r7, #4]
 800ed24:	693a      	ldr	r2, [r7, #16]
 800ed26:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800ed28:	687b      	ldr	r3, [r7, #4]
 800ed2a:	685b      	ldr	r3, [r3, #4]
 800ed2c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800ed2e:	2201      	movs	r2, #1
 800ed30:	697b      	ldr	r3, [r7, #20]
 800ed32:	409a      	lsls	r2, r3
 800ed34:	0013      	movs	r3, r2
 800ed36:	43da      	mvns	r2, r3
 800ed38:	693b      	ldr	r3, [r7, #16]
 800ed3a:	4013      	ands	r3, r2
 800ed3c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800ed3e:	683b      	ldr	r3, [r7, #0]
 800ed40:	685b      	ldr	r3, [r3, #4]
 800ed42:	091b      	lsrs	r3, r3, #4
 800ed44:	2201      	movs	r2, #1
 800ed46:	401a      	ands	r2, r3
 800ed48:	697b      	ldr	r3, [r7, #20]
 800ed4a:	409a      	lsls	r2, r3
 800ed4c:	0013      	movs	r3, r2
 800ed4e:	693a      	ldr	r2, [r7, #16]
 800ed50:	4313      	orrs	r3, r2
 800ed52:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800ed54:	687b      	ldr	r3, [r7, #4]
 800ed56:	693a      	ldr	r2, [r7, #16]
 800ed58:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800ed5a:	683b      	ldr	r3, [r7, #0]
 800ed5c:	685b      	ldr	r3, [r3, #4]
 800ed5e:	2203      	movs	r2, #3
 800ed60:	4013      	ands	r3, r2
 800ed62:	2b03      	cmp	r3, #3
 800ed64:	d017      	beq.n	800ed96 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800ed66:	687b      	ldr	r3, [r7, #4]
 800ed68:	68db      	ldr	r3, [r3, #12]
 800ed6a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800ed6c:	697b      	ldr	r3, [r7, #20]
 800ed6e:	005b      	lsls	r3, r3, #1
 800ed70:	2203      	movs	r2, #3
 800ed72:	409a      	lsls	r2, r3
 800ed74:	0013      	movs	r3, r2
 800ed76:	43da      	mvns	r2, r3
 800ed78:	693b      	ldr	r3, [r7, #16]
 800ed7a:	4013      	ands	r3, r2
 800ed7c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800ed7e:	683b      	ldr	r3, [r7, #0]
 800ed80:	689a      	ldr	r2, [r3, #8]
 800ed82:	697b      	ldr	r3, [r7, #20]
 800ed84:	005b      	lsls	r3, r3, #1
 800ed86:	409a      	lsls	r2, r3
 800ed88:	0013      	movs	r3, r2
 800ed8a:	693a      	ldr	r2, [r7, #16]
 800ed8c:	4313      	orrs	r3, r2
 800ed8e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800ed90:	687b      	ldr	r3, [r7, #4]
 800ed92:	693a      	ldr	r2, [r7, #16]
 800ed94:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800ed96:	683b      	ldr	r3, [r7, #0]
 800ed98:	685b      	ldr	r3, [r3, #4]
 800ed9a:	2203      	movs	r2, #3
 800ed9c:	4013      	ands	r3, r2
 800ed9e:	2b02      	cmp	r3, #2
 800eda0:	d123      	bne.n	800edea <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800eda2:	697b      	ldr	r3, [r7, #20]
 800eda4:	08da      	lsrs	r2, r3, #3
 800eda6:	687b      	ldr	r3, [r7, #4]
 800eda8:	3208      	adds	r2, #8
 800edaa:	0092      	lsls	r2, r2, #2
 800edac:	58d3      	ldr	r3, [r2, r3]
 800edae:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800edb0:	697b      	ldr	r3, [r7, #20]
 800edb2:	2207      	movs	r2, #7
 800edb4:	4013      	ands	r3, r2
 800edb6:	009b      	lsls	r3, r3, #2
 800edb8:	220f      	movs	r2, #15
 800edba:	409a      	lsls	r2, r3
 800edbc:	0013      	movs	r3, r2
 800edbe:	43da      	mvns	r2, r3
 800edc0:	693b      	ldr	r3, [r7, #16]
 800edc2:	4013      	ands	r3, r2
 800edc4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800edc6:	683b      	ldr	r3, [r7, #0]
 800edc8:	691a      	ldr	r2, [r3, #16]
 800edca:	697b      	ldr	r3, [r7, #20]
 800edcc:	2107      	movs	r1, #7
 800edce:	400b      	ands	r3, r1
 800edd0:	009b      	lsls	r3, r3, #2
 800edd2:	409a      	lsls	r2, r3
 800edd4:	0013      	movs	r3, r2
 800edd6:	693a      	ldr	r2, [r7, #16]
 800edd8:	4313      	orrs	r3, r2
 800edda:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800eddc:	697b      	ldr	r3, [r7, #20]
 800edde:	08da      	lsrs	r2, r3, #3
 800ede0:	687b      	ldr	r3, [r7, #4]
 800ede2:	3208      	adds	r2, #8
 800ede4:	0092      	lsls	r2, r2, #2
 800ede6:	6939      	ldr	r1, [r7, #16]
 800ede8:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800edea:	687b      	ldr	r3, [r7, #4]
 800edec:	681b      	ldr	r3, [r3, #0]
 800edee:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800edf0:	697b      	ldr	r3, [r7, #20]
 800edf2:	005b      	lsls	r3, r3, #1
 800edf4:	2203      	movs	r2, #3
 800edf6:	409a      	lsls	r2, r3
 800edf8:	0013      	movs	r3, r2
 800edfa:	43da      	mvns	r2, r3
 800edfc:	693b      	ldr	r3, [r7, #16]
 800edfe:	4013      	ands	r3, r2
 800ee00:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800ee02:	683b      	ldr	r3, [r7, #0]
 800ee04:	685b      	ldr	r3, [r3, #4]
 800ee06:	2203      	movs	r2, #3
 800ee08:	401a      	ands	r2, r3
 800ee0a:	697b      	ldr	r3, [r7, #20]
 800ee0c:	005b      	lsls	r3, r3, #1
 800ee0e:	409a      	lsls	r2, r3
 800ee10:	0013      	movs	r3, r2
 800ee12:	693a      	ldr	r2, [r7, #16]
 800ee14:	4313      	orrs	r3, r2
 800ee16:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800ee18:	687b      	ldr	r3, [r7, #4]
 800ee1a:	693a      	ldr	r2, [r7, #16]
 800ee1c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800ee1e:	683b      	ldr	r3, [r7, #0]
 800ee20:	685a      	ldr	r2, [r3, #4]
 800ee22:	23c0      	movs	r3, #192	; 0xc0
 800ee24:	029b      	lsls	r3, r3, #10
 800ee26:	4013      	ands	r3, r2
 800ee28:	d100      	bne.n	800ee2c <HAL_GPIO_Init+0x174>
 800ee2a:	e092      	b.n	800ef52 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 800ee2c:	4a50      	ldr	r2, [pc, #320]	; (800ef70 <HAL_GPIO_Init+0x2b8>)
 800ee2e:	697b      	ldr	r3, [r7, #20]
 800ee30:	089b      	lsrs	r3, r3, #2
 800ee32:	3318      	adds	r3, #24
 800ee34:	009b      	lsls	r3, r3, #2
 800ee36:	589b      	ldr	r3, [r3, r2]
 800ee38:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 800ee3a:	697b      	ldr	r3, [r7, #20]
 800ee3c:	2203      	movs	r2, #3
 800ee3e:	4013      	ands	r3, r2
 800ee40:	00db      	lsls	r3, r3, #3
 800ee42:	220f      	movs	r2, #15
 800ee44:	409a      	lsls	r2, r3
 800ee46:	0013      	movs	r3, r2
 800ee48:	43da      	mvns	r2, r3
 800ee4a:	693b      	ldr	r3, [r7, #16]
 800ee4c:	4013      	ands	r3, r2
 800ee4e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 800ee50:	687a      	ldr	r2, [r7, #4]
 800ee52:	23a0      	movs	r3, #160	; 0xa0
 800ee54:	05db      	lsls	r3, r3, #23
 800ee56:	429a      	cmp	r2, r3
 800ee58:	d013      	beq.n	800ee82 <HAL_GPIO_Init+0x1ca>
 800ee5a:	687b      	ldr	r3, [r7, #4]
 800ee5c:	4a45      	ldr	r2, [pc, #276]	; (800ef74 <HAL_GPIO_Init+0x2bc>)
 800ee5e:	4293      	cmp	r3, r2
 800ee60:	d00d      	beq.n	800ee7e <HAL_GPIO_Init+0x1c6>
 800ee62:	687b      	ldr	r3, [r7, #4]
 800ee64:	4a44      	ldr	r2, [pc, #272]	; (800ef78 <HAL_GPIO_Init+0x2c0>)
 800ee66:	4293      	cmp	r3, r2
 800ee68:	d007      	beq.n	800ee7a <HAL_GPIO_Init+0x1c2>
 800ee6a:	687b      	ldr	r3, [r7, #4]
 800ee6c:	4a43      	ldr	r2, [pc, #268]	; (800ef7c <HAL_GPIO_Init+0x2c4>)
 800ee6e:	4293      	cmp	r3, r2
 800ee70:	d101      	bne.n	800ee76 <HAL_GPIO_Init+0x1be>
 800ee72:	2303      	movs	r3, #3
 800ee74:	e006      	b.n	800ee84 <HAL_GPIO_Init+0x1cc>
 800ee76:	2305      	movs	r3, #5
 800ee78:	e004      	b.n	800ee84 <HAL_GPIO_Init+0x1cc>
 800ee7a:	2302      	movs	r3, #2
 800ee7c:	e002      	b.n	800ee84 <HAL_GPIO_Init+0x1cc>
 800ee7e:	2301      	movs	r3, #1
 800ee80:	e000      	b.n	800ee84 <HAL_GPIO_Init+0x1cc>
 800ee82:	2300      	movs	r3, #0
 800ee84:	697a      	ldr	r2, [r7, #20]
 800ee86:	2103      	movs	r1, #3
 800ee88:	400a      	ands	r2, r1
 800ee8a:	00d2      	lsls	r2, r2, #3
 800ee8c:	4093      	lsls	r3, r2
 800ee8e:	693a      	ldr	r2, [r7, #16]
 800ee90:	4313      	orrs	r3, r2
 800ee92:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 800ee94:	4936      	ldr	r1, [pc, #216]	; (800ef70 <HAL_GPIO_Init+0x2b8>)
 800ee96:	697b      	ldr	r3, [r7, #20]
 800ee98:	089b      	lsrs	r3, r3, #2
 800ee9a:	3318      	adds	r3, #24
 800ee9c:	009b      	lsls	r3, r3, #2
 800ee9e:	693a      	ldr	r2, [r7, #16]
 800eea0:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800eea2:	4a33      	ldr	r2, [pc, #204]	; (800ef70 <HAL_GPIO_Init+0x2b8>)
 800eea4:	2380      	movs	r3, #128	; 0x80
 800eea6:	58d3      	ldr	r3, [r2, r3]
 800eea8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800eeaa:	68fb      	ldr	r3, [r7, #12]
 800eeac:	43da      	mvns	r2, r3
 800eeae:	693b      	ldr	r3, [r7, #16]
 800eeb0:	4013      	ands	r3, r2
 800eeb2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800eeb4:	683b      	ldr	r3, [r7, #0]
 800eeb6:	685a      	ldr	r2, [r3, #4]
 800eeb8:	2380      	movs	r3, #128	; 0x80
 800eeba:	025b      	lsls	r3, r3, #9
 800eebc:	4013      	ands	r3, r2
 800eebe:	d003      	beq.n	800eec8 <HAL_GPIO_Init+0x210>
        {
          temp |= iocurrent;
 800eec0:	693a      	ldr	r2, [r7, #16]
 800eec2:	68fb      	ldr	r3, [r7, #12]
 800eec4:	4313      	orrs	r3, r2
 800eec6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800eec8:	4929      	ldr	r1, [pc, #164]	; (800ef70 <HAL_GPIO_Init+0x2b8>)
 800eeca:	2280      	movs	r2, #128	; 0x80
 800eecc:	693b      	ldr	r3, [r7, #16]
 800eece:	508b      	str	r3, [r1, r2]

        temp = EXTI->EMR1;
 800eed0:	4a27      	ldr	r2, [pc, #156]	; (800ef70 <HAL_GPIO_Init+0x2b8>)
 800eed2:	2384      	movs	r3, #132	; 0x84
 800eed4:	58d3      	ldr	r3, [r2, r3]
 800eed6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800eed8:	68fb      	ldr	r3, [r7, #12]
 800eeda:	43da      	mvns	r2, r3
 800eedc:	693b      	ldr	r3, [r7, #16]
 800eede:	4013      	ands	r3, r2
 800eee0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800eee2:	683b      	ldr	r3, [r7, #0]
 800eee4:	685a      	ldr	r2, [r3, #4]
 800eee6:	2380      	movs	r3, #128	; 0x80
 800eee8:	029b      	lsls	r3, r3, #10
 800eeea:	4013      	ands	r3, r2
 800eeec:	d003      	beq.n	800eef6 <HAL_GPIO_Init+0x23e>
        {
          temp |= iocurrent;
 800eeee:	693a      	ldr	r2, [r7, #16]
 800eef0:	68fb      	ldr	r3, [r7, #12]
 800eef2:	4313      	orrs	r3, r2
 800eef4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800eef6:	491e      	ldr	r1, [pc, #120]	; (800ef70 <HAL_GPIO_Init+0x2b8>)
 800eef8:	2284      	movs	r2, #132	; 0x84
 800eefa:	693b      	ldr	r3, [r7, #16]
 800eefc:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800eefe:	4b1c      	ldr	r3, [pc, #112]	; (800ef70 <HAL_GPIO_Init+0x2b8>)
 800ef00:	681b      	ldr	r3, [r3, #0]
 800ef02:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800ef04:	68fb      	ldr	r3, [r7, #12]
 800ef06:	43da      	mvns	r2, r3
 800ef08:	693b      	ldr	r3, [r7, #16]
 800ef0a:	4013      	ands	r3, r2
 800ef0c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800ef0e:	683b      	ldr	r3, [r7, #0]
 800ef10:	685a      	ldr	r2, [r3, #4]
 800ef12:	2380      	movs	r3, #128	; 0x80
 800ef14:	035b      	lsls	r3, r3, #13
 800ef16:	4013      	ands	r3, r2
 800ef18:	d003      	beq.n	800ef22 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800ef1a:	693a      	ldr	r2, [r7, #16]
 800ef1c:	68fb      	ldr	r3, [r7, #12]
 800ef1e:	4313      	orrs	r3, r2
 800ef20:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800ef22:	4b13      	ldr	r3, [pc, #76]	; (800ef70 <HAL_GPIO_Init+0x2b8>)
 800ef24:	693a      	ldr	r2, [r7, #16]
 800ef26:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 800ef28:	4b11      	ldr	r3, [pc, #68]	; (800ef70 <HAL_GPIO_Init+0x2b8>)
 800ef2a:	685b      	ldr	r3, [r3, #4]
 800ef2c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800ef2e:	68fb      	ldr	r3, [r7, #12]
 800ef30:	43da      	mvns	r2, r3
 800ef32:	693b      	ldr	r3, [r7, #16]
 800ef34:	4013      	ands	r3, r2
 800ef36:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800ef38:	683b      	ldr	r3, [r7, #0]
 800ef3a:	685a      	ldr	r2, [r3, #4]
 800ef3c:	2380      	movs	r3, #128	; 0x80
 800ef3e:	039b      	lsls	r3, r3, #14
 800ef40:	4013      	ands	r3, r2
 800ef42:	d003      	beq.n	800ef4c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800ef44:	693a      	ldr	r2, [r7, #16]
 800ef46:	68fb      	ldr	r3, [r7, #12]
 800ef48:	4313      	orrs	r3, r2
 800ef4a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800ef4c:	4b08      	ldr	r3, [pc, #32]	; (800ef70 <HAL_GPIO_Init+0x2b8>)
 800ef4e:	693a      	ldr	r2, [r7, #16]
 800ef50:	605a      	str	r2, [r3, #4]
      }
    }

    position++;
 800ef52:	697b      	ldr	r3, [r7, #20]
 800ef54:	3301      	adds	r3, #1
 800ef56:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800ef58:	683b      	ldr	r3, [r7, #0]
 800ef5a:	681a      	ldr	r2, [r3, #0]
 800ef5c:	697b      	ldr	r3, [r7, #20]
 800ef5e:	40da      	lsrs	r2, r3
 800ef60:	1e13      	subs	r3, r2, #0
 800ef62:	d000      	beq.n	800ef66 <HAL_GPIO_Init+0x2ae>
 800ef64:	e6b0      	b.n	800ecc8 <HAL_GPIO_Init+0x10>
  }
}
 800ef66:	46c0      	nop			; (mov r8, r8)
 800ef68:	46c0      	nop			; (mov r8, r8)
 800ef6a:	46bd      	mov	sp, r7
 800ef6c:	b006      	add	sp, #24
 800ef6e:	bd80      	pop	{r7, pc}
 800ef70:	40021800 	.word	0x40021800
 800ef74:	50000400 	.word	0x50000400
 800ef78:	50000800 	.word	0x50000800
 800ef7c:	50000c00 	.word	0x50000c00

0800ef80 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800ef80:	b580      	push	{r7, lr}
 800ef82:	b082      	sub	sp, #8
 800ef84:	af00      	add	r7, sp, #0
 800ef86:	6078      	str	r0, [r7, #4]
 800ef88:	0008      	movs	r0, r1
 800ef8a:	0011      	movs	r1, r2
 800ef8c:	1cbb      	adds	r3, r7, #2
 800ef8e:	1c02      	adds	r2, r0, #0
 800ef90:	801a      	strh	r2, [r3, #0]
 800ef92:	1c7b      	adds	r3, r7, #1
 800ef94:	1c0a      	adds	r2, r1, #0
 800ef96:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800ef98:	1c7b      	adds	r3, r7, #1
 800ef9a:	781b      	ldrb	r3, [r3, #0]
 800ef9c:	2b00      	cmp	r3, #0
 800ef9e:	d004      	beq.n	800efaa <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800efa0:	1cbb      	adds	r3, r7, #2
 800efa2:	881a      	ldrh	r2, [r3, #0]
 800efa4:	687b      	ldr	r3, [r7, #4]
 800efa6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800efa8:	e003      	b.n	800efb2 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800efaa:	1cbb      	adds	r3, r7, #2
 800efac:	881a      	ldrh	r2, [r3, #0]
 800efae:	687b      	ldr	r3, [r7, #4]
 800efb0:	629a      	str	r2, [r3, #40]	; 0x28
}
 800efb2:	46c0      	nop			; (mov r8, r8)
 800efb4:	46bd      	mov	sp, r7
 800efb6:	b002      	add	sp, #8
 800efb8:	bd80      	pop	{r7, pc}

0800efba <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800efba:	b580      	push	{r7, lr}
 800efbc:	b084      	sub	sp, #16
 800efbe:	af00      	add	r7, sp, #0
 800efc0:	6078      	str	r0, [r7, #4]
 800efc2:	000a      	movs	r2, r1
 800efc4:	1cbb      	adds	r3, r7, #2
 800efc6:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800efc8:	687b      	ldr	r3, [r7, #4]
 800efca:	695b      	ldr	r3, [r3, #20]
 800efcc:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800efce:	1cbb      	adds	r3, r7, #2
 800efd0:	881b      	ldrh	r3, [r3, #0]
 800efd2:	68fa      	ldr	r2, [r7, #12]
 800efd4:	4013      	ands	r3, r2
 800efd6:	041a      	lsls	r2, r3, #16
 800efd8:	68fb      	ldr	r3, [r7, #12]
 800efda:	43db      	mvns	r3, r3
 800efdc:	1cb9      	adds	r1, r7, #2
 800efde:	8809      	ldrh	r1, [r1, #0]
 800efe0:	400b      	ands	r3, r1
 800efe2:	431a      	orrs	r2, r3
 800efe4:	687b      	ldr	r3, [r7, #4]
 800efe6:	619a      	str	r2, [r3, #24]
}
 800efe8:	46c0      	nop			; (mov r8, r8)
 800efea:	46bd      	mov	sp, r7
 800efec:	b004      	add	sp, #16
 800efee:	bd80      	pop	{r7, pc}

0800eff0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800eff0:	b580      	push	{r7, lr}
 800eff2:	b084      	sub	sp, #16
 800eff4:	af00      	add	r7, sp, #0
 800eff6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 800eff8:	4b19      	ldr	r3, [pc, #100]	; (800f060 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800effa:	681b      	ldr	r3, [r3, #0]
 800effc:	4a19      	ldr	r2, [pc, #100]	; (800f064 <HAL_PWREx_ControlVoltageScaling+0x74>)
 800effe:	4013      	ands	r3, r2
 800f000:	0019      	movs	r1, r3
 800f002:	4b17      	ldr	r3, [pc, #92]	; (800f060 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800f004:	687a      	ldr	r2, [r7, #4]
 800f006:	430a      	orrs	r2, r1
 800f008:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800f00a:	687a      	ldr	r2, [r7, #4]
 800f00c:	2380      	movs	r3, #128	; 0x80
 800f00e:	009b      	lsls	r3, r3, #2
 800f010:	429a      	cmp	r2, r3
 800f012:	d11f      	bne.n	800f054 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 800f014:	4b14      	ldr	r3, [pc, #80]	; (800f068 <HAL_PWREx_ControlVoltageScaling+0x78>)
 800f016:	681a      	ldr	r2, [r3, #0]
 800f018:	0013      	movs	r3, r2
 800f01a:	005b      	lsls	r3, r3, #1
 800f01c:	189b      	adds	r3, r3, r2
 800f01e:	005b      	lsls	r3, r3, #1
 800f020:	4912      	ldr	r1, [pc, #72]	; (800f06c <HAL_PWREx_ControlVoltageScaling+0x7c>)
 800f022:	0018      	movs	r0, r3
 800f024:	f7ff f86e 	bl	800e104 <__udivsi3>
 800f028:	0003      	movs	r3, r0
 800f02a:	3301      	adds	r3, #1
 800f02c:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800f02e:	e008      	b.n	800f042 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 800f030:	68fb      	ldr	r3, [r7, #12]
 800f032:	2b00      	cmp	r3, #0
 800f034:	d003      	beq.n	800f03e <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 800f036:	68fb      	ldr	r3, [r7, #12]
 800f038:	3b01      	subs	r3, #1
 800f03a:	60fb      	str	r3, [r7, #12]
 800f03c:	e001      	b.n	800f042 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 800f03e:	2303      	movs	r3, #3
 800f040:	e009      	b.n	800f056 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800f042:	4b07      	ldr	r3, [pc, #28]	; (800f060 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800f044:	695a      	ldr	r2, [r3, #20]
 800f046:	2380      	movs	r3, #128	; 0x80
 800f048:	00db      	lsls	r3, r3, #3
 800f04a:	401a      	ands	r2, r3
 800f04c:	2380      	movs	r3, #128	; 0x80
 800f04e:	00db      	lsls	r3, r3, #3
 800f050:	429a      	cmp	r2, r3
 800f052:	d0ed      	beq.n	800f030 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 800f054:	2300      	movs	r3, #0
}
 800f056:	0018      	movs	r0, r3
 800f058:	46bd      	mov	sp, r7
 800f05a:	b004      	add	sp, #16
 800f05c:	bd80      	pop	{r7, pc}
 800f05e:	46c0      	nop			; (mov r8, r8)
 800f060:	40007000 	.word	0x40007000
 800f064:	fffff9ff 	.word	0xfffff9ff
 800f068:	20000000 	.word	0x20000000
 800f06c:	000f4240 	.word	0x000f4240

0800f070 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 800f070:	b580      	push	{r7, lr}
 800f072:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 800f074:	4b03      	ldr	r3, [pc, #12]	; (800f084 <LL_RCC_GetAPB1Prescaler+0x14>)
 800f076:	689a      	ldr	r2, [r3, #8]
 800f078:	23e0      	movs	r3, #224	; 0xe0
 800f07a:	01db      	lsls	r3, r3, #7
 800f07c:	4013      	ands	r3, r2
}
 800f07e:	0018      	movs	r0, r3
 800f080:	46bd      	mov	sp, r7
 800f082:	bd80      	pop	{r7, pc}
 800f084:	40021000 	.word	0x40021000

0800f088 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800f088:	b580      	push	{r7, lr}
 800f08a:	b088      	sub	sp, #32
 800f08c:	af00      	add	r7, sp, #0
 800f08e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800f090:	687b      	ldr	r3, [r7, #4]
 800f092:	2b00      	cmp	r3, #0
 800f094:	d101      	bne.n	800f09a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800f096:	2301      	movs	r3, #1
 800f098:	e304      	b.n	800f6a4 <HAL_RCC_OscConfig+0x61c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800f09a:	687b      	ldr	r3, [r7, #4]
 800f09c:	681b      	ldr	r3, [r3, #0]
 800f09e:	2201      	movs	r2, #1
 800f0a0:	4013      	ands	r3, r2
 800f0a2:	d100      	bne.n	800f0a6 <HAL_RCC_OscConfig+0x1e>
 800f0a4:	e07c      	b.n	800f1a0 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800f0a6:	4bc3      	ldr	r3, [pc, #780]	; (800f3b4 <HAL_RCC_OscConfig+0x32c>)
 800f0a8:	689b      	ldr	r3, [r3, #8]
 800f0aa:	2238      	movs	r2, #56	; 0x38
 800f0ac:	4013      	ands	r3, r2
 800f0ae:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800f0b0:	4bc0      	ldr	r3, [pc, #768]	; (800f3b4 <HAL_RCC_OscConfig+0x32c>)
 800f0b2:	68db      	ldr	r3, [r3, #12]
 800f0b4:	2203      	movs	r2, #3
 800f0b6:	4013      	ands	r3, r2
 800f0b8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 800f0ba:	69bb      	ldr	r3, [r7, #24]
 800f0bc:	2b10      	cmp	r3, #16
 800f0be:	d102      	bne.n	800f0c6 <HAL_RCC_OscConfig+0x3e>
 800f0c0:	697b      	ldr	r3, [r7, #20]
 800f0c2:	2b03      	cmp	r3, #3
 800f0c4:	d002      	beq.n	800f0cc <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 800f0c6:	69bb      	ldr	r3, [r7, #24]
 800f0c8:	2b08      	cmp	r3, #8
 800f0ca:	d10b      	bne.n	800f0e4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800f0cc:	4bb9      	ldr	r3, [pc, #740]	; (800f3b4 <HAL_RCC_OscConfig+0x32c>)
 800f0ce:	681a      	ldr	r2, [r3, #0]
 800f0d0:	2380      	movs	r3, #128	; 0x80
 800f0d2:	029b      	lsls	r3, r3, #10
 800f0d4:	4013      	ands	r3, r2
 800f0d6:	d062      	beq.n	800f19e <HAL_RCC_OscConfig+0x116>
 800f0d8:	687b      	ldr	r3, [r7, #4]
 800f0da:	685b      	ldr	r3, [r3, #4]
 800f0dc:	2b00      	cmp	r3, #0
 800f0de:	d15e      	bne.n	800f19e <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 800f0e0:	2301      	movs	r3, #1
 800f0e2:	e2df      	b.n	800f6a4 <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800f0e4:	687b      	ldr	r3, [r7, #4]
 800f0e6:	685a      	ldr	r2, [r3, #4]
 800f0e8:	2380      	movs	r3, #128	; 0x80
 800f0ea:	025b      	lsls	r3, r3, #9
 800f0ec:	429a      	cmp	r2, r3
 800f0ee:	d107      	bne.n	800f100 <HAL_RCC_OscConfig+0x78>
 800f0f0:	4bb0      	ldr	r3, [pc, #704]	; (800f3b4 <HAL_RCC_OscConfig+0x32c>)
 800f0f2:	681a      	ldr	r2, [r3, #0]
 800f0f4:	4baf      	ldr	r3, [pc, #700]	; (800f3b4 <HAL_RCC_OscConfig+0x32c>)
 800f0f6:	2180      	movs	r1, #128	; 0x80
 800f0f8:	0249      	lsls	r1, r1, #9
 800f0fa:	430a      	orrs	r2, r1
 800f0fc:	601a      	str	r2, [r3, #0]
 800f0fe:	e020      	b.n	800f142 <HAL_RCC_OscConfig+0xba>
 800f100:	687b      	ldr	r3, [r7, #4]
 800f102:	685a      	ldr	r2, [r3, #4]
 800f104:	23a0      	movs	r3, #160	; 0xa0
 800f106:	02db      	lsls	r3, r3, #11
 800f108:	429a      	cmp	r2, r3
 800f10a:	d10e      	bne.n	800f12a <HAL_RCC_OscConfig+0xa2>
 800f10c:	4ba9      	ldr	r3, [pc, #676]	; (800f3b4 <HAL_RCC_OscConfig+0x32c>)
 800f10e:	681a      	ldr	r2, [r3, #0]
 800f110:	4ba8      	ldr	r3, [pc, #672]	; (800f3b4 <HAL_RCC_OscConfig+0x32c>)
 800f112:	2180      	movs	r1, #128	; 0x80
 800f114:	02c9      	lsls	r1, r1, #11
 800f116:	430a      	orrs	r2, r1
 800f118:	601a      	str	r2, [r3, #0]
 800f11a:	4ba6      	ldr	r3, [pc, #664]	; (800f3b4 <HAL_RCC_OscConfig+0x32c>)
 800f11c:	681a      	ldr	r2, [r3, #0]
 800f11e:	4ba5      	ldr	r3, [pc, #660]	; (800f3b4 <HAL_RCC_OscConfig+0x32c>)
 800f120:	2180      	movs	r1, #128	; 0x80
 800f122:	0249      	lsls	r1, r1, #9
 800f124:	430a      	orrs	r2, r1
 800f126:	601a      	str	r2, [r3, #0]
 800f128:	e00b      	b.n	800f142 <HAL_RCC_OscConfig+0xba>
 800f12a:	4ba2      	ldr	r3, [pc, #648]	; (800f3b4 <HAL_RCC_OscConfig+0x32c>)
 800f12c:	681a      	ldr	r2, [r3, #0]
 800f12e:	4ba1      	ldr	r3, [pc, #644]	; (800f3b4 <HAL_RCC_OscConfig+0x32c>)
 800f130:	49a1      	ldr	r1, [pc, #644]	; (800f3b8 <HAL_RCC_OscConfig+0x330>)
 800f132:	400a      	ands	r2, r1
 800f134:	601a      	str	r2, [r3, #0]
 800f136:	4b9f      	ldr	r3, [pc, #636]	; (800f3b4 <HAL_RCC_OscConfig+0x32c>)
 800f138:	681a      	ldr	r2, [r3, #0]
 800f13a:	4b9e      	ldr	r3, [pc, #632]	; (800f3b4 <HAL_RCC_OscConfig+0x32c>)
 800f13c:	499f      	ldr	r1, [pc, #636]	; (800f3bc <HAL_RCC_OscConfig+0x334>)
 800f13e:	400a      	ands	r2, r1
 800f140:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800f142:	687b      	ldr	r3, [r7, #4]
 800f144:	685b      	ldr	r3, [r3, #4]
 800f146:	2b00      	cmp	r3, #0
 800f148:	d014      	beq.n	800f174 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800f14a:	f7ff fcbd 	bl	800eac8 <HAL_GetTick>
 800f14e:	0003      	movs	r3, r0
 800f150:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800f152:	e008      	b.n	800f166 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800f154:	f7ff fcb8 	bl	800eac8 <HAL_GetTick>
 800f158:	0002      	movs	r2, r0
 800f15a:	693b      	ldr	r3, [r7, #16]
 800f15c:	1ad3      	subs	r3, r2, r3
 800f15e:	2b64      	cmp	r3, #100	; 0x64
 800f160:	d901      	bls.n	800f166 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 800f162:	2303      	movs	r3, #3
 800f164:	e29e      	b.n	800f6a4 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800f166:	4b93      	ldr	r3, [pc, #588]	; (800f3b4 <HAL_RCC_OscConfig+0x32c>)
 800f168:	681a      	ldr	r2, [r3, #0]
 800f16a:	2380      	movs	r3, #128	; 0x80
 800f16c:	029b      	lsls	r3, r3, #10
 800f16e:	4013      	ands	r3, r2
 800f170:	d0f0      	beq.n	800f154 <HAL_RCC_OscConfig+0xcc>
 800f172:	e015      	b.n	800f1a0 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800f174:	f7ff fca8 	bl	800eac8 <HAL_GetTick>
 800f178:	0003      	movs	r3, r0
 800f17a:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800f17c:	e008      	b.n	800f190 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800f17e:	f7ff fca3 	bl	800eac8 <HAL_GetTick>
 800f182:	0002      	movs	r2, r0
 800f184:	693b      	ldr	r3, [r7, #16]
 800f186:	1ad3      	subs	r3, r2, r3
 800f188:	2b64      	cmp	r3, #100	; 0x64
 800f18a:	d901      	bls.n	800f190 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 800f18c:	2303      	movs	r3, #3
 800f18e:	e289      	b.n	800f6a4 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800f190:	4b88      	ldr	r3, [pc, #544]	; (800f3b4 <HAL_RCC_OscConfig+0x32c>)
 800f192:	681a      	ldr	r2, [r3, #0]
 800f194:	2380      	movs	r3, #128	; 0x80
 800f196:	029b      	lsls	r3, r3, #10
 800f198:	4013      	ands	r3, r2
 800f19a:	d1f0      	bne.n	800f17e <HAL_RCC_OscConfig+0xf6>
 800f19c:	e000      	b.n	800f1a0 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800f19e:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800f1a0:	687b      	ldr	r3, [r7, #4]
 800f1a2:	681b      	ldr	r3, [r3, #0]
 800f1a4:	2202      	movs	r2, #2
 800f1a6:	4013      	ands	r3, r2
 800f1a8:	d100      	bne.n	800f1ac <HAL_RCC_OscConfig+0x124>
 800f1aa:	e099      	b.n	800f2e0 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800f1ac:	4b81      	ldr	r3, [pc, #516]	; (800f3b4 <HAL_RCC_OscConfig+0x32c>)
 800f1ae:	689b      	ldr	r3, [r3, #8]
 800f1b0:	2238      	movs	r2, #56	; 0x38
 800f1b2:	4013      	ands	r3, r2
 800f1b4:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800f1b6:	4b7f      	ldr	r3, [pc, #508]	; (800f3b4 <HAL_RCC_OscConfig+0x32c>)
 800f1b8:	68db      	ldr	r3, [r3, #12]
 800f1ba:	2203      	movs	r2, #3
 800f1bc:	4013      	ands	r3, r2
 800f1be:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 800f1c0:	69bb      	ldr	r3, [r7, #24]
 800f1c2:	2b10      	cmp	r3, #16
 800f1c4:	d102      	bne.n	800f1cc <HAL_RCC_OscConfig+0x144>
 800f1c6:	697b      	ldr	r3, [r7, #20]
 800f1c8:	2b02      	cmp	r3, #2
 800f1ca:	d002      	beq.n	800f1d2 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 800f1cc:	69bb      	ldr	r3, [r7, #24]
 800f1ce:	2b00      	cmp	r3, #0
 800f1d0:	d135      	bne.n	800f23e <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800f1d2:	4b78      	ldr	r3, [pc, #480]	; (800f3b4 <HAL_RCC_OscConfig+0x32c>)
 800f1d4:	681a      	ldr	r2, [r3, #0]
 800f1d6:	2380      	movs	r3, #128	; 0x80
 800f1d8:	00db      	lsls	r3, r3, #3
 800f1da:	4013      	ands	r3, r2
 800f1dc:	d005      	beq.n	800f1ea <HAL_RCC_OscConfig+0x162>
 800f1de:	687b      	ldr	r3, [r7, #4]
 800f1e0:	68db      	ldr	r3, [r3, #12]
 800f1e2:	2b00      	cmp	r3, #0
 800f1e4:	d101      	bne.n	800f1ea <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 800f1e6:	2301      	movs	r3, #1
 800f1e8:	e25c      	b.n	800f6a4 <HAL_RCC_OscConfig+0x61c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800f1ea:	4b72      	ldr	r3, [pc, #456]	; (800f3b4 <HAL_RCC_OscConfig+0x32c>)
 800f1ec:	685b      	ldr	r3, [r3, #4]
 800f1ee:	4a74      	ldr	r2, [pc, #464]	; (800f3c0 <HAL_RCC_OscConfig+0x338>)
 800f1f0:	4013      	ands	r3, r2
 800f1f2:	0019      	movs	r1, r3
 800f1f4:	687b      	ldr	r3, [r7, #4]
 800f1f6:	695b      	ldr	r3, [r3, #20]
 800f1f8:	021a      	lsls	r2, r3, #8
 800f1fa:	4b6e      	ldr	r3, [pc, #440]	; (800f3b4 <HAL_RCC_OscConfig+0x32c>)
 800f1fc:	430a      	orrs	r2, r1
 800f1fe:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 800f200:	69bb      	ldr	r3, [r7, #24]
 800f202:	2b00      	cmp	r3, #0
 800f204:	d112      	bne.n	800f22c <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800f206:	4b6b      	ldr	r3, [pc, #428]	; (800f3b4 <HAL_RCC_OscConfig+0x32c>)
 800f208:	681b      	ldr	r3, [r3, #0]
 800f20a:	4a6e      	ldr	r2, [pc, #440]	; (800f3c4 <HAL_RCC_OscConfig+0x33c>)
 800f20c:	4013      	ands	r3, r2
 800f20e:	0019      	movs	r1, r3
 800f210:	687b      	ldr	r3, [r7, #4]
 800f212:	691a      	ldr	r2, [r3, #16]
 800f214:	4b67      	ldr	r3, [pc, #412]	; (800f3b4 <HAL_RCC_OscConfig+0x32c>)
 800f216:	430a      	orrs	r2, r1
 800f218:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 800f21a:	4b66      	ldr	r3, [pc, #408]	; (800f3b4 <HAL_RCC_OscConfig+0x32c>)
 800f21c:	681b      	ldr	r3, [r3, #0]
 800f21e:	0adb      	lsrs	r3, r3, #11
 800f220:	2207      	movs	r2, #7
 800f222:	4013      	ands	r3, r2
 800f224:	4a68      	ldr	r2, [pc, #416]	; (800f3c8 <HAL_RCC_OscConfig+0x340>)
 800f226:	40da      	lsrs	r2, r3
 800f228:	4b68      	ldr	r3, [pc, #416]	; (800f3cc <HAL_RCC_OscConfig+0x344>)
 800f22a:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800f22c:	4b68      	ldr	r3, [pc, #416]	; (800f3d0 <HAL_RCC_OscConfig+0x348>)
 800f22e:	681b      	ldr	r3, [r3, #0]
 800f230:	0018      	movs	r0, r3
 800f232:	f7ff fbed 	bl	800ea10 <HAL_InitTick>
 800f236:	1e03      	subs	r3, r0, #0
 800f238:	d051      	beq.n	800f2de <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 800f23a:	2301      	movs	r3, #1
 800f23c:	e232      	b.n	800f6a4 <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800f23e:	687b      	ldr	r3, [r7, #4]
 800f240:	68db      	ldr	r3, [r3, #12]
 800f242:	2b00      	cmp	r3, #0
 800f244:	d030      	beq.n	800f2a8 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800f246:	4b5b      	ldr	r3, [pc, #364]	; (800f3b4 <HAL_RCC_OscConfig+0x32c>)
 800f248:	681b      	ldr	r3, [r3, #0]
 800f24a:	4a5e      	ldr	r2, [pc, #376]	; (800f3c4 <HAL_RCC_OscConfig+0x33c>)
 800f24c:	4013      	ands	r3, r2
 800f24e:	0019      	movs	r1, r3
 800f250:	687b      	ldr	r3, [r7, #4]
 800f252:	691a      	ldr	r2, [r3, #16]
 800f254:	4b57      	ldr	r3, [pc, #348]	; (800f3b4 <HAL_RCC_OscConfig+0x32c>)
 800f256:	430a      	orrs	r2, r1
 800f258:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 800f25a:	4b56      	ldr	r3, [pc, #344]	; (800f3b4 <HAL_RCC_OscConfig+0x32c>)
 800f25c:	681a      	ldr	r2, [r3, #0]
 800f25e:	4b55      	ldr	r3, [pc, #340]	; (800f3b4 <HAL_RCC_OscConfig+0x32c>)
 800f260:	2180      	movs	r1, #128	; 0x80
 800f262:	0049      	lsls	r1, r1, #1
 800f264:	430a      	orrs	r2, r1
 800f266:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800f268:	f7ff fc2e 	bl	800eac8 <HAL_GetTick>
 800f26c:	0003      	movs	r3, r0
 800f26e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800f270:	e008      	b.n	800f284 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800f272:	f7ff fc29 	bl	800eac8 <HAL_GetTick>
 800f276:	0002      	movs	r2, r0
 800f278:	693b      	ldr	r3, [r7, #16]
 800f27a:	1ad3      	subs	r3, r2, r3
 800f27c:	2b02      	cmp	r3, #2
 800f27e:	d901      	bls.n	800f284 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 800f280:	2303      	movs	r3, #3
 800f282:	e20f      	b.n	800f6a4 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800f284:	4b4b      	ldr	r3, [pc, #300]	; (800f3b4 <HAL_RCC_OscConfig+0x32c>)
 800f286:	681a      	ldr	r2, [r3, #0]
 800f288:	2380      	movs	r3, #128	; 0x80
 800f28a:	00db      	lsls	r3, r3, #3
 800f28c:	4013      	ands	r3, r2
 800f28e:	d0f0      	beq.n	800f272 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800f290:	4b48      	ldr	r3, [pc, #288]	; (800f3b4 <HAL_RCC_OscConfig+0x32c>)
 800f292:	685b      	ldr	r3, [r3, #4]
 800f294:	4a4a      	ldr	r2, [pc, #296]	; (800f3c0 <HAL_RCC_OscConfig+0x338>)
 800f296:	4013      	ands	r3, r2
 800f298:	0019      	movs	r1, r3
 800f29a:	687b      	ldr	r3, [r7, #4]
 800f29c:	695b      	ldr	r3, [r3, #20]
 800f29e:	021a      	lsls	r2, r3, #8
 800f2a0:	4b44      	ldr	r3, [pc, #272]	; (800f3b4 <HAL_RCC_OscConfig+0x32c>)
 800f2a2:	430a      	orrs	r2, r1
 800f2a4:	605a      	str	r2, [r3, #4]
 800f2a6:	e01b      	b.n	800f2e0 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 800f2a8:	4b42      	ldr	r3, [pc, #264]	; (800f3b4 <HAL_RCC_OscConfig+0x32c>)
 800f2aa:	681a      	ldr	r2, [r3, #0]
 800f2ac:	4b41      	ldr	r3, [pc, #260]	; (800f3b4 <HAL_RCC_OscConfig+0x32c>)
 800f2ae:	4949      	ldr	r1, [pc, #292]	; (800f3d4 <HAL_RCC_OscConfig+0x34c>)
 800f2b0:	400a      	ands	r2, r1
 800f2b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800f2b4:	f7ff fc08 	bl	800eac8 <HAL_GetTick>
 800f2b8:	0003      	movs	r3, r0
 800f2ba:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800f2bc:	e008      	b.n	800f2d0 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800f2be:	f7ff fc03 	bl	800eac8 <HAL_GetTick>
 800f2c2:	0002      	movs	r2, r0
 800f2c4:	693b      	ldr	r3, [r7, #16]
 800f2c6:	1ad3      	subs	r3, r2, r3
 800f2c8:	2b02      	cmp	r3, #2
 800f2ca:	d901      	bls.n	800f2d0 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 800f2cc:	2303      	movs	r3, #3
 800f2ce:	e1e9      	b.n	800f6a4 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800f2d0:	4b38      	ldr	r3, [pc, #224]	; (800f3b4 <HAL_RCC_OscConfig+0x32c>)
 800f2d2:	681a      	ldr	r2, [r3, #0]
 800f2d4:	2380      	movs	r3, #128	; 0x80
 800f2d6:	00db      	lsls	r3, r3, #3
 800f2d8:	4013      	ands	r3, r2
 800f2da:	d1f0      	bne.n	800f2be <HAL_RCC_OscConfig+0x236>
 800f2dc:	e000      	b.n	800f2e0 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800f2de:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800f2e0:	687b      	ldr	r3, [r7, #4]
 800f2e2:	681b      	ldr	r3, [r3, #0]
 800f2e4:	2208      	movs	r2, #8
 800f2e6:	4013      	ands	r3, r2
 800f2e8:	d047      	beq.n	800f37a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800f2ea:	4b32      	ldr	r3, [pc, #200]	; (800f3b4 <HAL_RCC_OscConfig+0x32c>)
 800f2ec:	689b      	ldr	r3, [r3, #8]
 800f2ee:	2238      	movs	r2, #56	; 0x38
 800f2f0:	4013      	ands	r3, r2
 800f2f2:	2b18      	cmp	r3, #24
 800f2f4:	d10a      	bne.n	800f30c <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 800f2f6:	4b2f      	ldr	r3, [pc, #188]	; (800f3b4 <HAL_RCC_OscConfig+0x32c>)
 800f2f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800f2fa:	2202      	movs	r2, #2
 800f2fc:	4013      	ands	r3, r2
 800f2fe:	d03c      	beq.n	800f37a <HAL_RCC_OscConfig+0x2f2>
 800f300:	687b      	ldr	r3, [r7, #4]
 800f302:	699b      	ldr	r3, [r3, #24]
 800f304:	2b00      	cmp	r3, #0
 800f306:	d138      	bne.n	800f37a <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 800f308:	2301      	movs	r3, #1
 800f30a:	e1cb      	b.n	800f6a4 <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800f30c:	687b      	ldr	r3, [r7, #4]
 800f30e:	699b      	ldr	r3, [r3, #24]
 800f310:	2b00      	cmp	r3, #0
 800f312:	d019      	beq.n	800f348 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 800f314:	4b27      	ldr	r3, [pc, #156]	; (800f3b4 <HAL_RCC_OscConfig+0x32c>)
 800f316:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800f318:	4b26      	ldr	r3, [pc, #152]	; (800f3b4 <HAL_RCC_OscConfig+0x32c>)
 800f31a:	2101      	movs	r1, #1
 800f31c:	430a      	orrs	r2, r1
 800f31e:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800f320:	f7ff fbd2 	bl	800eac8 <HAL_GetTick>
 800f324:	0003      	movs	r3, r0
 800f326:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800f328:	e008      	b.n	800f33c <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800f32a:	f7ff fbcd 	bl	800eac8 <HAL_GetTick>
 800f32e:	0002      	movs	r2, r0
 800f330:	693b      	ldr	r3, [r7, #16]
 800f332:	1ad3      	subs	r3, r2, r3
 800f334:	2b02      	cmp	r3, #2
 800f336:	d901      	bls.n	800f33c <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 800f338:	2303      	movs	r3, #3
 800f33a:	e1b3      	b.n	800f6a4 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800f33c:	4b1d      	ldr	r3, [pc, #116]	; (800f3b4 <HAL_RCC_OscConfig+0x32c>)
 800f33e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800f340:	2202      	movs	r2, #2
 800f342:	4013      	ands	r3, r2
 800f344:	d0f1      	beq.n	800f32a <HAL_RCC_OscConfig+0x2a2>
 800f346:	e018      	b.n	800f37a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 800f348:	4b1a      	ldr	r3, [pc, #104]	; (800f3b4 <HAL_RCC_OscConfig+0x32c>)
 800f34a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800f34c:	4b19      	ldr	r3, [pc, #100]	; (800f3b4 <HAL_RCC_OscConfig+0x32c>)
 800f34e:	2101      	movs	r1, #1
 800f350:	438a      	bics	r2, r1
 800f352:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800f354:	f7ff fbb8 	bl	800eac8 <HAL_GetTick>
 800f358:	0003      	movs	r3, r0
 800f35a:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800f35c:	e008      	b.n	800f370 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800f35e:	f7ff fbb3 	bl	800eac8 <HAL_GetTick>
 800f362:	0002      	movs	r2, r0
 800f364:	693b      	ldr	r3, [r7, #16]
 800f366:	1ad3      	subs	r3, r2, r3
 800f368:	2b02      	cmp	r3, #2
 800f36a:	d901      	bls.n	800f370 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 800f36c:	2303      	movs	r3, #3
 800f36e:	e199      	b.n	800f6a4 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800f370:	4b10      	ldr	r3, [pc, #64]	; (800f3b4 <HAL_RCC_OscConfig+0x32c>)
 800f372:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800f374:	2202      	movs	r2, #2
 800f376:	4013      	ands	r3, r2
 800f378:	d1f1      	bne.n	800f35e <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800f37a:	687b      	ldr	r3, [r7, #4]
 800f37c:	681b      	ldr	r3, [r3, #0]
 800f37e:	2204      	movs	r2, #4
 800f380:	4013      	ands	r3, r2
 800f382:	d100      	bne.n	800f386 <HAL_RCC_OscConfig+0x2fe>
 800f384:	e0c6      	b.n	800f514 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 800f386:	231f      	movs	r3, #31
 800f388:	18fb      	adds	r3, r7, r3
 800f38a:	2200      	movs	r2, #0
 800f38c:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800f38e:	4b09      	ldr	r3, [pc, #36]	; (800f3b4 <HAL_RCC_OscConfig+0x32c>)
 800f390:	689b      	ldr	r3, [r3, #8]
 800f392:	2238      	movs	r2, #56	; 0x38
 800f394:	4013      	ands	r3, r2
 800f396:	2b20      	cmp	r3, #32
 800f398:	d11e      	bne.n	800f3d8 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 800f39a:	4b06      	ldr	r3, [pc, #24]	; (800f3b4 <HAL_RCC_OscConfig+0x32c>)
 800f39c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f39e:	2202      	movs	r2, #2
 800f3a0:	4013      	ands	r3, r2
 800f3a2:	d100      	bne.n	800f3a6 <HAL_RCC_OscConfig+0x31e>
 800f3a4:	e0b6      	b.n	800f514 <HAL_RCC_OscConfig+0x48c>
 800f3a6:	687b      	ldr	r3, [r7, #4]
 800f3a8:	689b      	ldr	r3, [r3, #8]
 800f3aa:	2b00      	cmp	r3, #0
 800f3ac:	d000      	beq.n	800f3b0 <HAL_RCC_OscConfig+0x328>
 800f3ae:	e0b1      	b.n	800f514 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 800f3b0:	2301      	movs	r3, #1
 800f3b2:	e177      	b.n	800f6a4 <HAL_RCC_OscConfig+0x61c>
 800f3b4:	40021000 	.word	0x40021000
 800f3b8:	fffeffff 	.word	0xfffeffff
 800f3bc:	fffbffff 	.word	0xfffbffff
 800f3c0:	ffff80ff 	.word	0xffff80ff
 800f3c4:	ffffc7ff 	.word	0xffffc7ff
 800f3c8:	00f42400 	.word	0x00f42400
 800f3cc:	20000000 	.word	0x20000000
 800f3d0:	20000004 	.word	0x20000004
 800f3d4:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800f3d8:	4bb4      	ldr	r3, [pc, #720]	; (800f6ac <HAL_RCC_OscConfig+0x624>)
 800f3da:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800f3dc:	2380      	movs	r3, #128	; 0x80
 800f3de:	055b      	lsls	r3, r3, #21
 800f3e0:	4013      	ands	r3, r2
 800f3e2:	d101      	bne.n	800f3e8 <HAL_RCC_OscConfig+0x360>
 800f3e4:	2301      	movs	r3, #1
 800f3e6:	e000      	b.n	800f3ea <HAL_RCC_OscConfig+0x362>
 800f3e8:	2300      	movs	r3, #0
 800f3ea:	2b00      	cmp	r3, #0
 800f3ec:	d011      	beq.n	800f412 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 800f3ee:	4baf      	ldr	r3, [pc, #700]	; (800f6ac <HAL_RCC_OscConfig+0x624>)
 800f3f0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800f3f2:	4bae      	ldr	r3, [pc, #696]	; (800f6ac <HAL_RCC_OscConfig+0x624>)
 800f3f4:	2180      	movs	r1, #128	; 0x80
 800f3f6:	0549      	lsls	r1, r1, #21
 800f3f8:	430a      	orrs	r2, r1
 800f3fa:	63da      	str	r2, [r3, #60]	; 0x3c
 800f3fc:	4bab      	ldr	r3, [pc, #684]	; (800f6ac <HAL_RCC_OscConfig+0x624>)
 800f3fe:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800f400:	2380      	movs	r3, #128	; 0x80
 800f402:	055b      	lsls	r3, r3, #21
 800f404:	4013      	ands	r3, r2
 800f406:	60fb      	str	r3, [r7, #12]
 800f408:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 800f40a:	231f      	movs	r3, #31
 800f40c:	18fb      	adds	r3, r7, r3
 800f40e:	2201      	movs	r2, #1
 800f410:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800f412:	4ba7      	ldr	r3, [pc, #668]	; (800f6b0 <HAL_RCC_OscConfig+0x628>)
 800f414:	681a      	ldr	r2, [r3, #0]
 800f416:	2380      	movs	r3, #128	; 0x80
 800f418:	005b      	lsls	r3, r3, #1
 800f41a:	4013      	ands	r3, r2
 800f41c:	d11a      	bne.n	800f454 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800f41e:	4ba4      	ldr	r3, [pc, #656]	; (800f6b0 <HAL_RCC_OscConfig+0x628>)
 800f420:	681a      	ldr	r2, [r3, #0]
 800f422:	4ba3      	ldr	r3, [pc, #652]	; (800f6b0 <HAL_RCC_OscConfig+0x628>)
 800f424:	2180      	movs	r1, #128	; 0x80
 800f426:	0049      	lsls	r1, r1, #1
 800f428:	430a      	orrs	r2, r1
 800f42a:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 800f42c:	f7ff fb4c 	bl	800eac8 <HAL_GetTick>
 800f430:	0003      	movs	r3, r0
 800f432:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800f434:	e008      	b.n	800f448 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800f436:	f7ff fb47 	bl	800eac8 <HAL_GetTick>
 800f43a:	0002      	movs	r2, r0
 800f43c:	693b      	ldr	r3, [r7, #16]
 800f43e:	1ad3      	subs	r3, r2, r3
 800f440:	2b02      	cmp	r3, #2
 800f442:	d901      	bls.n	800f448 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 800f444:	2303      	movs	r3, #3
 800f446:	e12d      	b.n	800f6a4 <HAL_RCC_OscConfig+0x61c>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800f448:	4b99      	ldr	r3, [pc, #612]	; (800f6b0 <HAL_RCC_OscConfig+0x628>)
 800f44a:	681a      	ldr	r2, [r3, #0]
 800f44c:	2380      	movs	r3, #128	; 0x80
 800f44e:	005b      	lsls	r3, r3, #1
 800f450:	4013      	ands	r3, r2
 800f452:	d0f0      	beq.n	800f436 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800f454:	687b      	ldr	r3, [r7, #4]
 800f456:	689b      	ldr	r3, [r3, #8]
 800f458:	2b01      	cmp	r3, #1
 800f45a:	d106      	bne.n	800f46a <HAL_RCC_OscConfig+0x3e2>
 800f45c:	4b93      	ldr	r3, [pc, #588]	; (800f6ac <HAL_RCC_OscConfig+0x624>)
 800f45e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800f460:	4b92      	ldr	r3, [pc, #584]	; (800f6ac <HAL_RCC_OscConfig+0x624>)
 800f462:	2101      	movs	r1, #1
 800f464:	430a      	orrs	r2, r1
 800f466:	65da      	str	r2, [r3, #92]	; 0x5c
 800f468:	e01c      	b.n	800f4a4 <HAL_RCC_OscConfig+0x41c>
 800f46a:	687b      	ldr	r3, [r7, #4]
 800f46c:	689b      	ldr	r3, [r3, #8]
 800f46e:	2b05      	cmp	r3, #5
 800f470:	d10c      	bne.n	800f48c <HAL_RCC_OscConfig+0x404>
 800f472:	4b8e      	ldr	r3, [pc, #568]	; (800f6ac <HAL_RCC_OscConfig+0x624>)
 800f474:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800f476:	4b8d      	ldr	r3, [pc, #564]	; (800f6ac <HAL_RCC_OscConfig+0x624>)
 800f478:	2104      	movs	r1, #4
 800f47a:	430a      	orrs	r2, r1
 800f47c:	65da      	str	r2, [r3, #92]	; 0x5c
 800f47e:	4b8b      	ldr	r3, [pc, #556]	; (800f6ac <HAL_RCC_OscConfig+0x624>)
 800f480:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800f482:	4b8a      	ldr	r3, [pc, #552]	; (800f6ac <HAL_RCC_OscConfig+0x624>)
 800f484:	2101      	movs	r1, #1
 800f486:	430a      	orrs	r2, r1
 800f488:	65da      	str	r2, [r3, #92]	; 0x5c
 800f48a:	e00b      	b.n	800f4a4 <HAL_RCC_OscConfig+0x41c>
 800f48c:	4b87      	ldr	r3, [pc, #540]	; (800f6ac <HAL_RCC_OscConfig+0x624>)
 800f48e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800f490:	4b86      	ldr	r3, [pc, #536]	; (800f6ac <HAL_RCC_OscConfig+0x624>)
 800f492:	2101      	movs	r1, #1
 800f494:	438a      	bics	r2, r1
 800f496:	65da      	str	r2, [r3, #92]	; 0x5c
 800f498:	4b84      	ldr	r3, [pc, #528]	; (800f6ac <HAL_RCC_OscConfig+0x624>)
 800f49a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800f49c:	4b83      	ldr	r3, [pc, #524]	; (800f6ac <HAL_RCC_OscConfig+0x624>)
 800f49e:	2104      	movs	r1, #4
 800f4a0:	438a      	bics	r2, r1
 800f4a2:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800f4a4:	687b      	ldr	r3, [r7, #4]
 800f4a6:	689b      	ldr	r3, [r3, #8]
 800f4a8:	2b00      	cmp	r3, #0
 800f4aa:	d014      	beq.n	800f4d6 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800f4ac:	f7ff fb0c 	bl	800eac8 <HAL_GetTick>
 800f4b0:	0003      	movs	r3, r0
 800f4b2:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800f4b4:	e009      	b.n	800f4ca <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800f4b6:	f7ff fb07 	bl	800eac8 <HAL_GetTick>
 800f4ba:	0002      	movs	r2, r0
 800f4bc:	693b      	ldr	r3, [r7, #16]
 800f4be:	1ad3      	subs	r3, r2, r3
 800f4c0:	4a7c      	ldr	r2, [pc, #496]	; (800f6b4 <HAL_RCC_OscConfig+0x62c>)
 800f4c2:	4293      	cmp	r3, r2
 800f4c4:	d901      	bls.n	800f4ca <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 800f4c6:	2303      	movs	r3, #3
 800f4c8:	e0ec      	b.n	800f6a4 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800f4ca:	4b78      	ldr	r3, [pc, #480]	; (800f6ac <HAL_RCC_OscConfig+0x624>)
 800f4cc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f4ce:	2202      	movs	r2, #2
 800f4d0:	4013      	ands	r3, r2
 800f4d2:	d0f0      	beq.n	800f4b6 <HAL_RCC_OscConfig+0x42e>
 800f4d4:	e013      	b.n	800f4fe <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800f4d6:	f7ff faf7 	bl	800eac8 <HAL_GetTick>
 800f4da:	0003      	movs	r3, r0
 800f4dc:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800f4de:	e009      	b.n	800f4f4 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800f4e0:	f7ff faf2 	bl	800eac8 <HAL_GetTick>
 800f4e4:	0002      	movs	r2, r0
 800f4e6:	693b      	ldr	r3, [r7, #16]
 800f4e8:	1ad3      	subs	r3, r2, r3
 800f4ea:	4a72      	ldr	r2, [pc, #456]	; (800f6b4 <HAL_RCC_OscConfig+0x62c>)
 800f4ec:	4293      	cmp	r3, r2
 800f4ee:	d901      	bls.n	800f4f4 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 800f4f0:	2303      	movs	r3, #3
 800f4f2:	e0d7      	b.n	800f6a4 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800f4f4:	4b6d      	ldr	r3, [pc, #436]	; (800f6ac <HAL_RCC_OscConfig+0x624>)
 800f4f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f4f8:	2202      	movs	r2, #2
 800f4fa:	4013      	ands	r3, r2
 800f4fc:	d1f0      	bne.n	800f4e0 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 800f4fe:	231f      	movs	r3, #31
 800f500:	18fb      	adds	r3, r7, r3
 800f502:	781b      	ldrb	r3, [r3, #0]
 800f504:	2b01      	cmp	r3, #1
 800f506:	d105      	bne.n	800f514 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 800f508:	4b68      	ldr	r3, [pc, #416]	; (800f6ac <HAL_RCC_OscConfig+0x624>)
 800f50a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800f50c:	4b67      	ldr	r3, [pc, #412]	; (800f6ac <HAL_RCC_OscConfig+0x624>)
 800f50e:	496a      	ldr	r1, [pc, #424]	; (800f6b8 <HAL_RCC_OscConfig+0x630>)
 800f510:	400a      	ands	r2, r1
 800f512:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800f514:	687b      	ldr	r3, [r7, #4]
 800f516:	69db      	ldr	r3, [r3, #28]
 800f518:	2b00      	cmp	r3, #0
 800f51a:	d100      	bne.n	800f51e <HAL_RCC_OscConfig+0x496>
 800f51c:	e0c1      	b.n	800f6a2 <HAL_RCC_OscConfig+0x61a>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800f51e:	4b63      	ldr	r3, [pc, #396]	; (800f6ac <HAL_RCC_OscConfig+0x624>)
 800f520:	689b      	ldr	r3, [r3, #8]
 800f522:	2238      	movs	r2, #56	; 0x38
 800f524:	4013      	ands	r3, r2
 800f526:	2b10      	cmp	r3, #16
 800f528:	d100      	bne.n	800f52c <HAL_RCC_OscConfig+0x4a4>
 800f52a:	e081      	b.n	800f630 <HAL_RCC_OscConfig+0x5a8>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800f52c:	687b      	ldr	r3, [r7, #4]
 800f52e:	69db      	ldr	r3, [r3, #28]
 800f530:	2b02      	cmp	r3, #2
 800f532:	d156      	bne.n	800f5e2 <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800f534:	4b5d      	ldr	r3, [pc, #372]	; (800f6ac <HAL_RCC_OscConfig+0x624>)
 800f536:	681a      	ldr	r2, [r3, #0]
 800f538:	4b5c      	ldr	r3, [pc, #368]	; (800f6ac <HAL_RCC_OscConfig+0x624>)
 800f53a:	4960      	ldr	r1, [pc, #384]	; (800f6bc <HAL_RCC_OscConfig+0x634>)
 800f53c:	400a      	ands	r2, r1
 800f53e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800f540:	f7ff fac2 	bl	800eac8 <HAL_GetTick>
 800f544:	0003      	movs	r3, r0
 800f546:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800f548:	e008      	b.n	800f55c <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800f54a:	f7ff fabd 	bl	800eac8 <HAL_GetTick>
 800f54e:	0002      	movs	r2, r0
 800f550:	693b      	ldr	r3, [r7, #16]
 800f552:	1ad3      	subs	r3, r2, r3
 800f554:	2b02      	cmp	r3, #2
 800f556:	d901      	bls.n	800f55c <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 800f558:	2303      	movs	r3, #3
 800f55a:	e0a3      	b.n	800f6a4 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800f55c:	4b53      	ldr	r3, [pc, #332]	; (800f6ac <HAL_RCC_OscConfig+0x624>)
 800f55e:	681a      	ldr	r2, [r3, #0]
 800f560:	2380      	movs	r3, #128	; 0x80
 800f562:	049b      	lsls	r3, r3, #18
 800f564:	4013      	ands	r3, r2
 800f566:	d1f0      	bne.n	800f54a <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800f568:	4b50      	ldr	r3, [pc, #320]	; (800f6ac <HAL_RCC_OscConfig+0x624>)
 800f56a:	68db      	ldr	r3, [r3, #12]
 800f56c:	4a54      	ldr	r2, [pc, #336]	; (800f6c0 <HAL_RCC_OscConfig+0x638>)
 800f56e:	4013      	ands	r3, r2
 800f570:	0019      	movs	r1, r3
 800f572:	687b      	ldr	r3, [r7, #4]
 800f574:	6a1a      	ldr	r2, [r3, #32]
 800f576:	687b      	ldr	r3, [r7, #4]
 800f578:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f57a:	431a      	orrs	r2, r3
 800f57c:	687b      	ldr	r3, [r7, #4]
 800f57e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f580:	021b      	lsls	r3, r3, #8
 800f582:	431a      	orrs	r2, r3
 800f584:	687b      	ldr	r3, [r7, #4]
 800f586:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f588:	431a      	orrs	r2, r3
 800f58a:	687b      	ldr	r3, [r7, #4]
 800f58c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f58e:	431a      	orrs	r2, r3
 800f590:	687b      	ldr	r3, [r7, #4]
 800f592:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f594:	431a      	orrs	r2, r3
 800f596:	4b45      	ldr	r3, [pc, #276]	; (800f6ac <HAL_RCC_OscConfig+0x624>)
 800f598:	430a      	orrs	r2, r1
 800f59a:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLQ,
#endif /* RCC_PLLQ_SUPPORT */
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800f59c:	4b43      	ldr	r3, [pc, #268]	; (800f6ac <HAL_RCC_OscConfig+0x624>)
 800f59e:	681a      	ldr	r2, [r3, #0]
 800f5a0:	4b42      	ldr	r3, [pc, #264]	; (800f6ac <HAL_RCC_OscConfig+0x624>)
 800f5a2:	2180      	movs	r1, #128	; 0x80
 800f5a4:	0449      	lsls	r1, r1, #17
 800f5a6:	430a      	orrs	r2, r1
 800f5a8:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 800f5aa:	4b40      	ldr	r3, [pc, #256]	; (800f6ac <HAL_RCC_OscConfig+0x624>)
 800f5ac:	68da      	ldr	r2, [r3, #12]
 800f5ae:	4b3f      	ldr	r3, [pc, #252]	; (800f6ac <HAL_RCC_OscConfig+0x624>)
 800f5b0:	2180      	movs	r1, #128	; 0x80
 800f5b2:	0549      	lsls	r1, r1, #21
 800f5b4:	430a      	orrs	r2, r1
 800f5b6:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800f5b8:	f7ff fa86 	bl	800eac8 <HAL_GetTick>
 800f5bc:	0003      	movs	r3, r0
 800f5be:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800f5c0:	e008      	b.n	800f5d4 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800f5c2:	f7ff fa81 	bl	800eac8 <HAL_GetTick>
 800f5c6:	0002      	movs	r2, r0
 800f5c8:	693b      	ldr	r3, [r7, #16]
 800f5ca:	1ad3      	subs	r3, r2, r3
 800f5cc:	2b02      	cmp	r3, #2
 800f5ce:	d901      	bls.n	800f5d4 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 800f5d0:	2303      	movs	r3, #3
 800f5d2:	e067      	b.n	800f6a4 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800f5d4:	4b35      	ldr	r3, [pc, #212]	; (800f6ac <HAL_RCC_OscConfig+0x624>)
 800f5d6:	681a      	ldr	r2, [r3, #0]
 800f5d8:	2380      	movs	r3, #128	; 0x80
 800f5da:	049b      	lsls	r3, r3, #18
 800f5dc:	4013      	ands	r3, r2
 800f5de:	d0f0      	beq.n	800f5c2 <HAL_RCC_OscConfig+0x53a>
 800f5e0:	e05f      	b.n	800f6a2 <HAL_RCC_OscConfig+0x61a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800f5e2:	4b32      	ldr	r3, [pc, #200]	; (800f6ac <HAL_RCC_OscConfig+0x624>)
 800f5e4:	681a      	ldr	r2, [r3, #0]
 800f5e6:	4b31      	ldr	r3, [pc, #196]	; (800f6ac <HAL_RCC_OscConfig+0x624>)
 800f5e8:	4934      	ldr	r1, [pc, #208]	; (800f6bc <HAL_RCC_OscConfig+0x634>)
 800f5ea:	400a      	ands	r2, r1
 800f5ec:	601a      	str	r2, [r3, #0]

        /* Disable all PLL outputs to save power */
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSOURCE_NONE);
 800f5ee:	4b2f      	ldr	r3, [pc, #188]	; (800f6ac <HAL_RCC_OscConfig+0x624>)
 800f5f0:	68da      	ldr	r2, [r3, #12]
 800f5f2:	4b2e      	ldr	r3, [pc, #184]	; (800f6ac <HAL_RCC_OscConfig+0x624>)
 800f5f4:	2103      	movs	r1, #3
 800f5f6:	438a      	bics	r2, r1
 800f5f8:	60da      	str	r2, [r3, #12]

#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 800f5fa:	4b2c      	ldr	r3, [pc, #176]	; (800f6ac <HAL_RCC_OscConfig+0x624>)
 800f5fc:	68da      	ldr	r2, [r3, #12]
 800f5fe:	4b2b      	ldr	r3, [pc, #172]	; (800f6ac <HAL_RCC_OscConfig+0x624>)
 800f600:	4930      	ldr	r1, [pc, #192]	; (800f6c4 <HAL_RCC_OscConfig+0x63c>)
 800f602:	400a      	ands	r2, r1
 800f604:	60da      	str	r2, [r3, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
#endif /* RCC_PLLQ_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800f606:	f7ff fa5f 	bl	800eac8 <HAL_GetTick>
 800f60a:	0003      	movs	r3, r0
 800f60c:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800f60e:	e008      	b.n	800f622 <HAL_RCC_OscConfig+0x59a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800f610:	f7ff fa5a 	bl	800eac8 <HAL_GetTick>
 800f614:	0002      	movs	r2, r0
 800f616:	693b      	ldr	r3, [r7, #16]
 800f618:	1ad3      	subs	r3, r2, r3
 800f61a:	2b02      	cmp	r3, #2
 800f61c:	d901      	bls.n	800f622 <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 800f61e:	2303      	movs	r3, #3
 800f620:	e040      	b.n	800f6a4 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800f622:	4b22      	ldr	r3, [pc, #136]	; (800f6ac <HAL_RCC_OscConfig+0x624>)
 800f624:	681a      	ldr	r2, [r3, #0]
 800f626:	2380      	movs	r3, #128	; 0x80
 800f628:	049b      	lsls	r3, r3, #18
 800f62a:	4013      	ands	r3, r2
 800f62c:	d1f0      	bne.n	800f610 <HAL_RCC_OscConfig+0x588>
 800f62e:	e038      	b.n	800f6a2 <HAL_RCC_OscConfig+0x61a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800f630:	687b      	ldr	r3, [r7, #4]
 800f632:	69db      	ldr	r3, [r3, #28]
 800f634:	2b01      	cmp	r3, #1
 800f636:	d101      	bne.n	800f63c <HAL_RCC_OscConfig+0x5b4>
      {
        return HAL_ERROR;
 800f638:	2301      	movs	r3, #1
 800f63a:	e033      	b.n	800f6a4 <HAL_RCC_OscConfig+0x61c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 800f63c:	4b1b      	ldr	r3, [pc, #108]	; (800f6ac <HAL_RCC_OscConfig+0x624>)
 800f63e:	68db      	ldr	r3, [r3, #12]
 800f640:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800f642:	697b      	ldr	r3, [r7, #20]
 800f644:	2203      	movs	r2, #3
 800f646:	401a      	ands	r2, r3
 800f648:	687b      	ldr	r3, [r7, #4]
 800f64a:	6a1b      	ldr	r3, [r3, #32]
 800f64c:	429a      	cmp	r2, r3
 800f64e:	d126      	bne.n	800f69e <HAL_RCC_OscConfig+0x616>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800f650:	697b      	ldr	r3, [r7, #20]
 800f652:	2270      	movs	r2, #112	; 0x70
 800f654:	401a      	ands	r2, r3
 800f656:	687b      	ldr	r3, [r7, #4]
 800f658:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800f65a:	429a      	cmp	r2, r3
 800f65c:	d11f      	bne.n	800f69e <HAL_RCC_OscConfig+0x616>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800f65e:	697a      	ldr	r2, [r7, #20]
 800f660:	23fe      	movs	r3, #254	; 0xfe
 800f662:	01db      	lsls	r3, r3, #7
 800f664:	401a      	ands	r2, r3
 800f666:	687b      	ldr	r3, [r7, #4]
 800f668:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f66a:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800f66c:	429a      	cmp	r2, r3
 800f66e:	d116      	bne.n	800f69e <HAL_RCC_OscConfig+0x616>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800f670:	697a      	ldr	r2, [r7, #20]
 800f672:	23f8      	movs	r3, #248	; 0xf8
 800f674:	039b      	lsls	r3, r3, #14
 800f676:	401a      	ands	r2, r3
 800f678:	687b      	ldr	r3, [r7, #4]
 800f67a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800f67c:	429a      	cmp	r2, r3
 800f67e:	d10e      	bne.n	800f69e <HAL_RCC_OscConfig+0x616>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800f680:	697a      	ldr	r2, [r7, #20]
 800f682:	23e0      	movs	r3, #224	; 0xe0
 800f684:	051b      	lsls	r3, r3, #20
 800f686:	401a      	ands	r2, r3
 800f688:	687b      	ldr	r3, [r7, #4]
 800f68a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800f68c:	429a      	cmp	r2, r3
 800f68e:	d106      	bne.n	800f69e <HAL_RCC_OscConfig+0x616>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 800f690:	697b      	ldr	r3, [r7, #20]
 800f692:	0f5b      	lsrs	r3, r3, #29
 800f694:	075a      	lsls	r2, r3, #29
 800f696:	687b      	ldr	r3, [r7, #4]
 800f698:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800f69a:	429a      	cmp	r2, r3
 800f69c:	d001      	beq.n	800f6a2 <HAL_RCC_OscConfig+0x61a>
        {
          return HAL_ERROR;
 800f69e:	2301      	movs	r3, #1
 800f6a0:	e000      	b.n	800f6a4 <HAL_RCC_OscConfig+0x61c>
        }
      }
    }
  }
  return HAL_OK;
 800f6a2:	2300      	movs	r3, #0
}
 800f6a4:	0018      	movs	r0, r3
 800f6a6:	46bd      	mov	sp, r7
 800f6a8:	b008      	add	sp, #32
 800f6aa:	bd80      	pop	{r7, pc}
 800f6ac:	40021000 	.word	0x40021000
 800f6b0:	40007000 	.word	0x40007000
 800f6b4:	00001388 	.word	0x00001388
 800f6b8:	efffffff 	.word	0xefffffff
 800f6bc:	feffffff 	.word	0xfeffffff
 800f6c0:	11c1808c 	.word	0x11c1808c
 800f6c4:	eefeffff 	.word	0xeefeffff

0800f6c8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800f6c8:	b580      	push	{r7, lr}
 800f6ca:	b084      	sub	sp, #16
 800f6cc:	af00      	add	r7, sp, #0
 800f6ce:	6078      	str	r0, [r7, #4]
 800f6d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800f6d2:	687b      	ldr	r3, [r7, #4]
 800f6d4:	2b00      	cmp	r3, #0
 800f6d6:	d101      	bne.n	800f6dc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800f6d8:	2301      	movs	r3, #1
 800f6da:	e0e9      	b.n	800f8b0 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800f6dc:	4b76      	ldr	r3, [pc, #472]	; (800f8b8 <HAL_RCC_ClockConfig+0x1f0>)
 800f6de:	681b      	ldr	r3, [r3, #0]
 800f6e0:	2207      	movs	r2, #7
 800f6e2:	4013      	ands	r3, r2
 800f6e4:	683a      	ldr	r2, [r7, #0]
 800f6e6:	429a      	cmp	r2, r3
 800f6e8:	d91e      	bls.n	800f728 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800f6ea:	4b73      	ldr	r3, [pc, #460]	; (800f8b8 <HAL_RCC_ClockConfig+0x1f0>)
 800f6ec:	681b      	ldr	r3, [r3, #0]
 800f6ee:	2207      	movs	r2, #7
 800f6f0:	4393      	bics	r3, r2
 800f6f2:	0019      	movs	r1, r3
 800f6f4:	4b70      	ldr	r3, [pc, #448]	; (800f8b8 <HAL_RCC_ClockConfig+0x1f0>)
 800f6f6:	683a      	ldr	r2, [r7, #0]
 800f6f8:	430a      	orrs	r2, r1
 800f6fa:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800f6fc:	f7ff f9e4 	bl	800eac8 <HAL_GetTick>
 800f700:	0003      	movs	r3, r0
 800f702:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800f704:	e009      	b.n	800f71a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800f706:	f7ff f9df 	bl	800eac8 <HAL_GetTick>
 800f70a:	0002      	movs	r2, r0
 800f70c:	68fb      	ldr	r3, [r7, #12]
 800f70e:	1ad3      	subs	r3, r2, r3
 800f710:	4a6a      	ldr	r2, [pc, #424]	; (800f8bc <HAL_RCC_ClockConfig+0x1f4>)
 800f712:	4293      	cmp	r3, r2
 800f714:	d901      	bls.n	800f71a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800f716:	2303      	movs	r3, #3
 800f718:	e0ca      	b.n	800f8b0 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800f71a:	4b67      	ldr	r3, [pc, #412]	; (800f8b8 <HAL_RCC_ClockConfig+0x1f0>)
 800f71c:	681b      	ldr	r3, [r3, #0]
 800f71e:	2207      	movs	r2, #7
 800f720:	4013      	ands	r3, r2
 800f722:	683a      	ldr	r2, [r7, #0]
 800f724:	429a      	cmp	r2, r3
 800f726:	d1ee      	bne.n	800f706 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800f728:	687b      	ldr	r3, [r7, #4]
 800f72a:	681b      	ldr	r3, [r3, #0]
 800f72c:	2202      	movs	r2, #2
 800f72e:	4013      	ands	r3, r2
 800f730:	d015      	beq.n	800f75e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800f732:	687b      	ldr	r3, [r7, #4]
 800f734:	681b      	ldr	r3, [r3, #0]
 800f736:	2204      	movs	r2, #4
 800f738:	4013      	ands	r3, r2
 800f73a:	d006      	beq.n	800f74a <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800f73c:	4b60      	ldr	r3, [pc, #384]	; (800f8c0 <HAL_RCC_ClockConfig+0x1f8>)
 800f73e:	689a      	ldr	r2, [r3, #8]
 800f740:	4b5f      	ldr	r3, [pc, #380]	; (800f8c0 <HAL_RCC_ClockConfig+0x1f8>)
 800f742:	21e0      	movs	r1, #224	; 0xe0
 800f744:	01c9      	lsls	r1, r1, #7
 800f746:	430a      	orrs	r2, r1
 800f748:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800f74a:	4b5d      	ldr	r3, [pc, #372]	; (800f8c0 <HAL_RCC_ClockConfig+0x1f8>)
 800f74c:	689b      	ldr	r3, [r3, #8]
 800f74e:	4a5d      	ldr	r2, [pc, #372]	; (800f8c4 <HAL_RCC_ClockConfig+0x1fc>)
 800f750:	4013      	ands	r3, r2
 800f752:	0019      	movs	r1, r3
 800f754:	687b      	ldr	r3, [r7, #4]
 800f756:	689a      	ldr	r2, [r3, #8]
 800f758:	4b59      	ldr	r3, [pc, #356]	; (800f8c0 <HAL_RCC_ClockConfig+0x1f8>)
 800f75a:	430a      	orrs	r2, r1
 800f75c:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800f75e:	687b      	ldr	r3, [r7, #4]
 800f760:	681b      	ldr	r3, [r3, #0]
 800f762:	2201      	movs	r2, #1
 800f764:	4013      	ands	r3, r2
 800f766:	d057      	beq.n	800f818 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800f768:	687b      	ldr	r3, [r7, #4]
 800f76a:	685b      	ldr	r3, [r3, #4]
 800f76c:	2b01      	cmp	r3, #1
 800f76e:	d107      	bne.n	800f780 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800f770:	4b53      	ldr	r3, [pc, #332]	; (800f8c0 <HAL_RCC_ClockConfig+0x1f8>)
 800f772:	681a      	ldr	r2, [r3, #0]
 800f774:	2380      	movs	r3, #128	; 0x80
 800f776:	029b      	lsls	r3, r3, #10
 800f778:	4013      	ands	r3, r2
 800f77a:	d12b      	bne.n	800f7d4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800f77c:	2301      	movs	r3, #1
 800f77e:	e097      	b.n	800f8b0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800f780:	687b      	ldr	r3, [r7, #4]
 800f782:	685b      	ldr	r3, [r3, #4]
 800f784:	2b02      	cmp	r3, #2
 800f786:	d107      	bne.n	800f798 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800f788:	4b4d      	ldr	r3, [pc, #308]	; (800f8c0 <HAL_RCC_ClockConfig+0x1f8>)
 800f78a:	681a      	ldr	r2, [r3, #0]
 800f78c:	2380      	movs	r3, #128	; 0x80
 800f78e:	049b      	lsls	r3, r3, #18
 800f790:	4013      	ands	r3, r2
 800f792:	d11f      	bne.n	800f7d4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800f794:	2301      	movs	r3, #1
 800f796:	e08b      	b.n	800f8b0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800f798:	687b      	ldr	r3, [r7, #4]
 800f79a:	685b      	ldr	r3, [r3, #4]
 800f79c:	2b00      	cmp	r3, #0
 800f79e:	d107      	bne.n	800f7b0 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800f7a0:	4b47      	ldr	r3, [pc, #284]	; (800f8c0 <HAL_RCC_ClockConfig+0x1f8>)
 800f7a2:	681a      	ldr	r2, [r3, #0]
 800f7a4:	2380      	movs	r3, #128	; 0x80
 800f7a6:	00db      	lsls	r3, r3, #3
 800f7a8:	4013      	ands	r3, r2
 800f7aa:	d113      	bne.n	800f7d4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800f7ac:	2301      	movs	r3, #1
 800f7ae:	e07f      	b.n	800f8b0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 800f7b0:	687b      	ldr	r3, [r7, #4]
 800f7b2:	685b      	ldr	r3, [r3, #4]
 800f7b4:	2b03      	cmp	r3, #3
 800f7b6:	d106      	bne.n	800f7c6 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800f7b8:	4b41      	ldr	r3, [pc, #260]	; (800f8c0 <HAL_RCC_ClockConfig+0x1f8>)
 800f7ba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800f7bc:	2202      	movs	r2, #2
 800f7be:	4013      	ands	r3, r2
 800f7c0:	d108      	bne.n	800f7d4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800f7c2:	2301      	movs	r3, #1
 800f7c4:	e074      	b.n	800f8b0 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800f7c6:	4b3e      	ldr	r3, [pc, #248]	; (800f8c0 <HAL_RCC_ClockConfig+0x1f8>)
 800f7c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f7ca:	2202      	movs	r2, #2
 800f7cc:	4013      	ands	r3, r2
 800f7ce:	d101      	bne.n	800f7d4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800f7d0:	2301      	movs	r3, #1
 800f7d2:	e06d      	b.n	800f8b0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800f7d4:	4b3a      	ldr	r3, [pc, #232]	; (800f8c0 <HAL_RCC_ClockConfig+0x1f8>)
 800f7d6:	689b      	ldr	r3, [r3, #8]
 800f7d8:	2207      	movs	r2, #7
 800f7da:	4393      	bics	r3, r2
 800f7dc:	0019      	movs	r1, r3
 800f7de:	687b      	ldr	r3, [r7, #4]
 800f7e0:	685a      	ldr	r2, [r3, #4]
 800f7e2:	4b37      	ldr	r3, [pc, #220]	; (800f8c0 <HAL_RCC_ClockConfig+0x1f8>)
 800f7e4:	430a      	orrs	r2, r1
 800f7e6:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800f7e8:	f7ff f96e 	bl	800eac8 <HAL_GetTick>
 800f7ec:	0003      	movs	r3, r0
 800f7ee:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800f7f0:	e009      	b.n	800f806 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800f7f2:	f7ff f969 	bl	800eac8 <HAL_GetTick>
 800f7f6:	0002      	movs	r2, r0
 800f7f8:	68fb      	ldr	r3, [r7, #12]
 800f7fa:	1ad3      	subs	r3, r2, r3
 800f7fc:	4a2f      	ldr	r2, [pc, #188]	; (800f8bc <HAL_RCC_ClockConfig+0x1f4>)
 800f7fe:	4293      	cmp	r3, r2
 800f800:	d901      	bls.n	800f806 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 800f802:	2303      	movs	r3, #3
 800f804:	e054      	b.n	800f8b0 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800f806:	4b2e      	ldr	r3, [pc, #184]	; (800f8c0 <HAL_RCC_ClockConfig+0x1f8>)
 800f808:	689b      	ldr	r3, [r3, #8]
 800f80a:	2238      	movs	r2, #56	; 0x38
 800f80c:	401a      	ands	r2, r3
 800f80e:	687b      	ldr	r3, [r7, #4]
 800f810:	685b      	ldr	r3, [r3, #4]
 800f812:	00db      	lsls	r3, r3, #3
 800f814:	429a      	cmp	r2, r3
 800f816:	d1ec      	bne.n	800f7f2 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800f818:	4b27      	ldr	r3, [pc, #156]	; (800f8b8 <HAL_RCC_ClockConfig+0x1f0>)
 800f81a:	681b      	ldr	r3, [r3, #0]
 800f81c:	2207      	movs	r2, #7
 800f81e:	4013      	ands	r3, r2
 800f820:	683a      	ldr	r2, [r7, #0]
 800f822:	429a      	cmp	r2, r3
 800f824:	d21e      	bcs.n	800f864 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800f826:	4b24      	ldr	r3, [pc, #144]	; (800f8b8 <HAL_RCC_ClockConfig+0x1f0>)
 800f828:	681b      	ldr	r3, [r3, #0]
 800f82a:	2207      	movs	r2, #7
 800f82c:	4393      	bics	r3, r2
 800f82e:	0019      	movs	r1, r3
 800f830:	4b21      	ldr	r3, [pc, #132]	; (800f8b8 <HAL_RCC_ClockConfig+0x1f0>)
 800f832:	683a      	ldr	r2, [r7, #0]
 800f834:	430a      	orrs	r2, r1
 800f836:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800f838:	f7ff f946 	bl	800eac8 <HAL_GetTick>
 800f83c:	0003      	movs	r3, r0
 800f83e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800f840:	e009      	b.n	800f856 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800f842:	f7ff f941 	bl	800eac8 <HAL_GetTick>
 800f846:	0002      	movs	r2, r0
 800f848:	68fb      	ldr	r3, [r7, #12]
 800f84a:	1ad3      	subs	r3, r2, r3
 800f84c:	4a1b      	ldr	r2, [pc, #108]	; (800f8bc <HAL_RCC_ClockConfig+0x1f4>)
 800f84e:	4293      	cmp	r3, r2
 800f850:	d901      	bls.n	800f856 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 800f852:	2303      	movs	r3, #3
 800f854:	e02c      	b.n	800f8b0 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800f856:	4b18      	ldr	r3, [pc, #96]	; (800f8b8 <HAL_RCC_ClockConfig+0x1f0>)
 800f858:	681b      	ldr	r3, [r3, #0]
 800f85a:	2207      	movs	r2, #7
 800f85c:	4013      	ands	r3, r2
 800f85e:	683a      	ldr	r2, [r7, #0]
 800f860:	429a      	cmp	r2, r3
 800f862:	d1ee      	bne.n	800f842 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800f864:	687b      	ldr	r3, [r7, #4]
 800f866:	681b      	ldr	r3, [r3, #0]
 800f868:	2204      	movs	r2, #4
 800f86a:	4013      	ands	r3, r2
 800f86c:	d009      	beq.n	800f882 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800f86e:	4b14      	ldr	r3, [pc, #80]	; (800f8c0 <HAL_RCC_ClockConfig+0x1f8>)
 800f870:	689b      	ldr	r3, [r3, #8]
 800f872:	4a15      	ldr	r2, [pc, #84]	; (800f8c8 <HAL_RCC_ClockConfig+0x200>)
 800f874:	4013      	ands	r3, r2
 800f876:	0019      	movs	r1, r3
 800f878:	687b      	ldr	r3, [r7, #4]
 800f87a:	68da      	ldr	r2, [r3, #12]
 800f87c:	4b10      	ldr	r3, [pc, #64]	; (800f8c0 <HAL_RCC_ClockConfig+0x1f8>)
 800f87e:	430a      	orrs	r2, r1
 800f880:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800f882:	f000 f829 	bl	800f8d8 <HAL_RCC_GetSysClockFreq>
 800f886:	0001      	movs	r1, r0
 800f888:	4b0d      	ldr	r3, [pc, #52]	; (800f8c0 <HAL_RCC_ClockConfig+0x1f8>)
 800f88a:	689b      	ldr	r3, [r3, #8]
 800f88c:	0a1b      	lsrs	r3, r3, #8
 800f88e:	220f      	movs	r2, #15
 800f890:	401a      	ands	r2, r3
 800f892:	4b0e      	ldr	r3, [pc, #56]	; (800f8cc <HAL_RCC_ClockConfig+0x204>)
 800f894:	0092      	lsls	r2, r2, #2
 800f896:	58d3      	ldr	r3, [r2, r3]
 800f898:	221f      	movs	r2, #31
 800f89a:	4013      	ands	r3, r2
 800f89c:	000a      	movs	r2, r1
 800f89e:	40da      	lsrs	r2, r3
 800f8a0:	4b0b      	ldr	r3, [pc, #44]	; (800f8d0 <HAL_RCC_ClockConfig+0x208>)
 800f8a2:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800f8a4:	4b0b      	ldr	r3, [pc, #44]	; (800f8d4 <HAL_RCC_ClockConfig+0x20c>)
 800f8a6:	681b      	ldr	r3, [r3, #0]
 800f8a8:	0018      	movs	r0, r3
 800f8aa:	f7ff f8b1 	bl	800ea10 <HAL_InitTick>
 800f8ae:	0003      	movs	r3, r0
}
 800f8b0:	0018      	movs	r0, r3
 800f8b2:	46bd      	mov	sp, r7
 800f8b4:	b004      	add	sp, #16
 800f8b6:	bd80      	pop	{r7, pc}
 800f8b8:	40022000 	.word	0x40022000
 800f8bc:	00001388 	.word	0x00001388
 800f8c0:	40021000 	.word	0x40021000
 800f8c4:	fffff0ff 	.word	0xfffff0ff
 800f8c8:	ffff8fff 	.word	0xffff8fff
 800f8cc:	08010a24 	.word	0x08010a24
 800f8d0:	20000000 	.word	0x20000000
 800f8d4:	20000004 	.word	0x20000004

0800f8d8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800f8d8:	b580      	push	{r7, lr}
 800f8da:	b086      	sub	sp, #24
 800f8dc:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800f8de:	4b3c      	ldr	r3, [pc, #240]	; (800f9d0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800f8e0:	689b      	ldr	r3, [r3, #8]
 800f8e2:	2238      	movs	r2, #56	; 0x38
 800f8e4:	4013      	ands	r3, r2
 800f8e6:	d10f      	bne.n	800f908 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 800f8e8:	4b39      	ldr	r3, [pc, #228]	; (800f9d0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800f8ea:	681b      	ldr	r3, [r3, #0]
 800f8ec:	0adb      	lsrs	r3, r3, #11
 800f8ee:	2207      	movs	r2, #7
 800f8f0:	4013      	ands	r3, r2
 800f8f2:	2201      	movs	r2, #1
 800f8f4:	409a      	lsls	r2, r3
 800f8f6:	0013      	movs	r3, r2
 800f8f8:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800f8fa:	6839      	ldr	r1, [r7, #0]
 800f8fc:	4835      	ldr	r0, [pc, #212]	; (800f9d4 <HAL_RCC_GetSysClockFreq+0xfc>)
 800f8fe:	f7fe fc01 	bl	800e104 <__udivsi3>
 800f902:	0003      	movs	r3, r0
 800f904:	613b      	str	r3, [r7, #16]
 800f906:	e05d      	b.n	800f9c4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800f908:	4b31      	ldr	r3, [pc, #196]	; (800f9d0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800f90a:	689b      	ldr	r3, [r3, #8]
 800f90c:	2238      	movs	r2, #56	; 0x38
 800f90e:	4013      	ands	r3, r2
 800f910:	2b08      	cmp	r3, #8
 800f912:	d102      	bne.n	800f91a <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800f914:	4b30      	ldr	r3, [pc, #192]	; (800f9d8 <HAL_RCC_GetSysClockFreq+0x100>)
 800f916:	613b      	str	r3, [r7, #16]
 800f918:	e054      	b.n	800f9c4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800f91a:	4b2d      	ldr	r3, [pc, #180]	; (800f9d0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800f91c:	689b      	ldr	r3, [r3, #8]
 800f91e:	2238      	movs	r2, #56	; 0x38
 800f920:	4013      	ands	r3, r2
 800f922:	2b10      	cmp	r3, #16
 800f924:	d138      	bne.n	800f998 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800f926:	4b2a      	ldr	r3, [pc, #168]	; (800f9d0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800f928:	68db      	ldr	r3, [r3, #12]
 800f92a:	2203      	movs	r2, #3
 800f92c:	4013      	ands	r3, r2
 800f92e:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800f930:	4b27      	ldr	r3, [pc, #156]	; (800f9d0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800f932:	68db      	ldr	r3, [r3, #12]
 800f934:	091b      	lsrs	r3, r3, #4
 800f936:	2207      	movs	r2, #7
 800f938:	4013      	ands	r3, r2
 800f93a:	3301      	adds	r3, #1
 800f93c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800f93e:	68fb      	ldr	r3, [r7, #12]
 800f940:	2b03      	cmp	r3, #3
 800f942:	d10d      	bne.n	800f960 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800f944:	68b9      	ldr	r1, [r7, #8]
 800f946:	4824      	ldr	r0, [pc, #144]	; (800f9d8 <HAL_RCC_GetSysClockFreq+0x100>)
 800f948:	f7fe fbdc 	bl	800e104 <__udivsi3>
 800f94c:	0003      	movs	r3, r0
 800f94e:	0019      	movs	r1, r3
 800f950:	4b1f      	ldr	r3, [pc, #124]	; (800f9d0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800f952:	68db      	ldr	r3, [r3, #12]
 800f954:	0a1b      	lsrs	r3, r3, #8
 800f956:	227f      	movs	r2, #127	; 0x7f
 800f958:	4013      	ands	r3, r2
 800f95a:	434b      	muls	r3, r1
 800f95c:	617b      	str	r3, [r7, #20]
        break;
 800f95e:	e00d      	b.n	800f97c <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 800f960:	68b9      	ldr	r1, [r7, #8]
 800f962:	481c      	ldr	r0, [pc, #112]	; (800f9d4 <HAL_RCC_GetSysClockFreq+0xfc>)
 800f964:	f7fe fbce 	bl	800e104 <__udivsi3>
 800f968:	0003      	movs	r3, r0
 800f96a:	0019      	movs	r1, r3
 800f96c:	4b18      	ldr	r3, [pc, #96]	; (800f9d0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800f96e:	68db      	ldr	r3, [r3, #12]
 800f970:	0a1b      	lsrs	r3, r3, #8
 800f972:	227f      	movs	r2, #127	; 0x7f
 800f974:	4013      	ands	r3, r2
 800f976:	434b      	muls	r3, r1
 800f978:	617b      	str	r3, [r7, #20]
        break;
 800f97a:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 800f97c:	4b14      	ldr	r3, [pc, #80]	; (800f9d0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800f97e:	68db      	ldr	r3, [r3, #12]
 800f980:	0f5b      	lsrs	r3, r3, #29
 800f982:	2207      	movs	r2, #7
 800f984:	4013      	ands	r3, r2
 800f986:	3301      	adds	r3, #1
 800f988:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 800f98a:	6879      	ldr	r1, [r7, #4]
 800f98c:	6978      	ldr	r0, [r7, #20]
 800f98e:	f7fe fbb9 	bl	800e104 <__udivsi3>
 800f992:	0003      	movs	r3, r0
 800f994:	613b      	str	r3, [r7, #16]
 800f996:	e015      	b.n	800f9c4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800f998:	4b0d      	ldr	r3, [pc, #52]	; (800f9d0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800f99a:	689b      	ldr	r3, [r3, #8]
 800f99c:	2238      	movs	r2, #56	; 0x38
 800f99e:	4013      	ands	r3, r2
 800f9a0:	2b20      	cmp	r3, #32
 800f9a2:	d103      	bne.n	800f9ac <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 800f9a4:	2380      	movs	r3, #128	; 0x80
 800f9a6:	021b      	lsls	r3, r3, #8
 800f9a8:	613b      	str	r3, [r7, #16]
 800f9aa:	e00b      	b.n	800f9c4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800f9ac:	4b08      	ldr	r3, [pc, #32]	; (800f9d0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800f9ae:	689b      	ldr	r3, [r3, #8]
 800f9b0:	2238      	movs	r2, #56	; 0x38
 800f9b2:	4013      	ands	r3, r2
 800f9b4:	2b18      	cmp	r3, #24
 800f9b6:	d103      	bne.n	800f9c0 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 800f9b8:	23fa      	movs	r3, #250	; 0xfa
 800f9ba:	01db      	lsls	r3, r3, #7
 800f9bc:	613b      	str	r3, [r7, #16]
 800f9be:	e001      	b.n	800f9c4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 800f9c0:	2300      	movs	r3, #0
 800f9c2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800f9c4:	693b      	ldr	r3, [r7, #16]
}
 800f9c6:	0018      	movs	r0, r3
 800f9c8:	46bd      	mov	sp, r7
 800f9ca:	b006      	add	sp, #24
 800f9cc:	bd80      	pop	{r7, pc}
 800f9ce:	46c0      	nop			; (mov r8, r8)
 800f9d0:	40021000 	.word	0x40021000
 800f9d4:	00f42400 	.word	0x00f42400
 800f9d8:	007a1200 	.word	0x007a1200

0800f9dc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800f9dc:	b580      	push	{r7, lr}
 800f9de:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800f9e0:	4b02      	ldr	r3, [pc, #8]	; (800f9ec <HAL_RCC_GetHCLKFreq+0x10>)
 800f9e2:	681b      	ldr	r3, [r3, #0]
}
 800f9e4:	0018      	movs	r0, r3
 800f9e6:	46bd      	mov	sp, r7
 800f9e8:	bd80      	pop	{r7, pc}
 800f9ea:	46c0      	nop			; (mov r8, r8)
 800f9ec:	20000000 	.word	0x20000000

0800f9f0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800f9f0:	b5b0      	push	{r4, r5, r7, lr}
 800f9f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 800f9f4:	f7ff fff2 	bl	800f9dc <HAL_RCC_GetHCLKFreq>
 800f9f8:	0004      	movs	r4, r0
 800f9fa:	f7ff fb39 	bl	800f070 <LL_RCC_GetAPB1Prescaler>
 800f9fe:	0003      	movs	r3, r0
 800fa00:	0b1a      	lsrs	r2, r3, #12
 800fa02:	4b05      	ldr	r3, [pc, #20]	; (800fa18 <HAL_RCC_GetPCLK1Freq+0x28>)
 800fa04:	0092      	lsls	r2, r2, #2
 800fa06:	58d3      	ldr	r3, [r2, r3]
 800fa08:	221f      	movs	r2, #31
 800fa0a:	4013      	ands	r3, r2
 800fa0c:	40dc      	lsrs	r4, r3
 800fa0e:	0023      	movs	r3, r4
}
 800fa10:	0018      	movs	r0, r3
 800fa12:	46bd      	mov	sp, r7
 800fa14:	bdb0      	pop	{r4, r5, r7, pc}
 800fa16:	46c0      	nop			; (mov r8, r8)
 800fa18:	08010a64 	.word	0x08010a64

0800fa1c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800fa1c:	b580      	push	{r7, lr}
 800fa1e:	b086      	sub	sp, #24
 800fa20:	af00      	add	r7, sp, #0
 800fa22:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 800fa24:	2313      	movs	r3, #19
 800fa26:	18fb      	adds	r3, r7, r3
 800fa28:	2200      	movs	r2, #0
 800fa2a:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800fa2c:	2312      	movs	r3, #18
 800fa2e:	18fb      	adds	r3, r7, r3
 800fa30:	2200      	movs	r2, #0
 800fa32:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800fa34:	687b      	ldr	r3, [r7, #4]
 800fa36:	681a      	ldr	r2, [r3, #0]
 800fa38:	2380      	movs	r3, #128	; 0x80
 800fa3a:	029b      	lsls	r3, r3, #10
 800fa3c:	4013      	ands	r3, r2
 800fa3e:	d100      	bne.n	800fa42 <HAL_RCCEx_PeriphCLKConfig+0x26>
 800fa40:	e0a3      	b.n	800fb8a <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800fa42:	2011      	movs	r0, #17
 800fa44:	183b      	adds	r3, r7, r0
 800fa46:	2200      	movs	r2, #0
 800fa48:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800fa4a:	4bc3      	ldr	r3, [pc, #780]	; (800fd58 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800fa4c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800fa4e:	2380      	movs	r3, #128	; 0x80
 800fa50:	055b      	lsls	r3, r3, #21
 800fa52:	4013      	ands	r3, r2
 800fa54:	d110      	bne.n	800fa78 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800fa56:	4bc0      	ldr	r3, [pc, #768]	; (800fd58 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800fa58:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800fa5a:	4bbf      	ldr	r3, [pc, #764]	; (800fd58 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800fa5c:	2180      	movs	r1, #128	; 0x80
 800fa5e:	0549      	lsls	r1, r1, #21
 800fa60:	430a      	orrs	r2, r1
 800fa62:	63da      	str	r2, [r3, #60]	; 0x3c
 800fa64:	4bbc      	ldr	r3, [pc, #752]	; (800fd58 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800fa66:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800fa68:	2380      	movs	r3, #128	; 0x80
 800fa6a:	055b      	lsls	r3, r3, #21
 800fa6c:	4013      	ands	r3, r2
 800fa6e:	60bb      	str	r3, [r7, #8]
 800fa70:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800fa72:	183b      	adds	r3, r7, r0
 800fa74:	2201      	movs	r2, #1
 800fa76:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800fa78:	4bb8      	ldr	r3, [pc, #736]	; (800fd5c <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800fa7a:	681a      	ldr	r2, [r3, #0]
 800fa7c:	4bb7      	ldr	r3, [pc, #732]	; (800fd5c <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800fa7e:	2180      	movs	r1, #128	; 0x80
 800fa80:	0049      	lsls	r1, r1, #1
 800fa82:	430a      	orrs	r2, r1
 800fa84:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800fa86:	f7ff f81f 	bl	800eac8 <HAL_GetTick>
 800fa8a:	0003      	movs	r3, r0
 800fa8c:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800fa8e:	e00b      	b.n	800faa8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800fa90:	f7ff f81a 	bl	800eac8 <HAL_GetTick>
 800fa94:	0002      	movs	r2, r0
 800fa96:	68fb      	ldr	r3, [r7, #12]
 800fa98:	1ad3      	subs	r3, r2, r3
 800fa9a:	2b02      	cmp	r3, #2
 800fa9c:	d904      	bls.n	800faa8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 800fa9e:	2313      	movs	r3, #19
 800faa0:	18fb      	adds	r3, r7, r3
 800faa2:	2203      	movs	r2, #3
 800faa4:	701a      	strb	r2, [r3, #0]
        break;
 800faa6:	e005      	b.n	800fab4 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800faa8:	4bac      	ldr	r3, [pc, #688]	; (800fd5c <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800faaa:	681a      	ldr	r2, [r3, #0]
 800faac:	2380      	movs	r3, #128	; 0x80
 800faae:	005b      	lsls	r3, r3, #1
 800fab0:	4013      	ands	r3, r2
 800fab2:	d0ed      	beq.n	800fa90 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 800fab4:	2313      	movs	r3, #19
 800fab6:	18fb      	adds	r3, r7, r3
 800fab8:	781b      	ldrb	r3, [r3, #0]
 800faba:	2b00      	cmp	r3, #0
 800fabc:	d154      	bne.n	800fb68 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800fabe:	4ba6      	ldr	r3, [pc, #664]	; (800fd58 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800fac0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800fac2:	23c0      	movs	r3, #192	; 0xc0
 800fac4:	009b      	lsls	r3, r3, #2
 800fac6:	4013      	ands	r3, r2
 800fac8:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800faca:	697b      	ldr	r3, [r7, #20]
 800facc:	2b00      	cmp	r3, #0
 800face:	d019      	beq.n	800fb04 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 800fad0:	687b      	ldr	r3, [r7, #4]
 800fad2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fad4:	697a      	ldr	r2, [r7, #20]
 800fad6:	429a      	cmp	r2, r3
 800fad8:	d014      	beq.n	800fb04 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800fada:	4b9f      	ldr	r3, [pc, #636]	; (800fd58 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800fadc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fade:	4aa0      	ldr	r2, [pc, #640]	; (800fd60 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800fae0:	4013      	ands	r3, r2
 800fae2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800fae4:	4b9c      	ldr	r3, [pc, #624]	; (800fd58 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800fae6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800fae8:	4b9b      	ldr	r3, [pc, #620]	; (800fd58 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800faea:	2180      	movs	r1, #128	; 0x80
 800faec:	0249      	lsls	r1, r1, #9
 800faee:	430a      	orrs	r2, r1
 800faf0:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 800faf2:	4b99      	ldr	r3, [pc, #612]	; (800fd58 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800faf4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800faf6:	4b98      	ldr	r3, [pc, #608]	; (800fd58 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800faf8:	499a      	ldr	r1, [pc, #616]	; (800fd64 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 800fafa:	400a      	ands	r2, r1
 800fafc:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800fafe:	4b96      	ldr	r3, [pc, #600]	; (800fd58 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800fb00:	697a      	ldr	r2, [r7, #20]
 800fb02:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800fb04:	697b      	ldr	r3, [r7, #20]
 800fb06:	2201      	movs	r2, #1
 800fb08:	4013      	ands	r3, r2
 800fb0a:	d016      	beq.n	800fb3a <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800fb0c:	f7fe ffdc 	bl	800eac8 <HAL_GetTick>
 800fb10:	0003      	movs	r3, r0
 800fb12:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800fb14:	e00c      	b.n	800fb30 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800fb16:	f7fe ffd7 	bl	800eac8 <HAL_GetTick>
 800fb1a:	0002      	movs	r2, r0
 800fb1c:	68fb      	ldr	r3, [r7, #12]
 800fb1e:	1ad3      	subs	r3, r2, r3
 800fb20:	4a91      	ldr	r2, [pc, #580]	; (800fd68 <HAL_RCCEx_PeriphCLKConfig+0x34c>)
 800fb22:	4293      	cmp	r3, r2
 800fb24:	d904      	bls.n	800fb30 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 800fb26:	2313      	movs	r3, #19
 800fb28:	18fb      	adds	r3, r7, r3
 800fb2a:	2203      	movs	r2, #3
 800fb2c:	701a      	strb	r2, [r3, #0]
            break;
 800fb2e:	e004      	b.n	800fb3a <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800fb30:	4b89      	ldr	r3, [pc, #548]	; (800fd58 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800fb32:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fb34:	2202      	movs	r2, #2
 800fb36:	4013      	ands	r3, r2
 800fb38:	d0ed      	beq.n	800fb16 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 800fb3a:	2313      	movs	r3, #19
 800fb3c:	18fb      	adds	r3, r7, r3
 800fb3e:	781b      	ldrb	r3, [r3, #0]
 800fb40:	2b00      	cmp	r3, #0
 800fb42:	d10a      	bne.n	800fb5a <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800fb44:	4b84      	ldr	r3, [pc, #528]	; (800fd58 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800fb46:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fb48:	4a85      	ldr	r2, [pc, #532]	; (800fd60 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800fb4a:	4013      	ands	r3, r2
 800fb4c:	0019      	movs	r1, r3
 800fb4e:	687b      	ldr	r3, [r7, #4]
 800fb50:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800fb52:	4b81      	ldr	r3, [pc, #516]	; (800fd58 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800fb54:	430a      	orrs	r2, r1
 800fb56:	65da      	str	r2, [r3, #92]	; 0x5c
 800fb58:	e00c      	b.n	800fb74 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800fb5a:	2312      	movs	r3, #18
 800fb5c:	18fb      	adds	r3, r7, r3
 800fb5e:	2213      	movs	r2, #19
 800fb60:	18ba      	adds	r2, r7, r2
 800fb62:	7812      	ldrb	r2, [r2, #0]
 800fb64:	701a      	strb	r2, [r3, #0]
 800fb66:	e005      	b.n	800fb74 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fb68:	2312      	movs	r3, #18
 800fb6a:	18fb      	adds	r3, r7, r3
 800fb6c:	2213      	movs	r2, #19
 800fb6e:	18ba      	adds	r2, r7, r2
 800fb70:	7812      	ldrb	r2, [r2, #0]
 800fb72:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800fb74:	2311      	movs	r3, #17
 800fb76:	18fb      	adds	r3, r7, r3
 800fb78:	781b      	ldrb	r3, [r3, #0]
 800fb7a:	2b01      	cmp	r3, #1
 800fb7c:	d105      	bne.n	800fb8a <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800fb7e:	4b76      	ldr	r3, [pc, #472]	; (800fd58 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800fb80:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800fb82:	4b75      	ldr	r3, [pc, #468]	; (800fd58 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800fb84:	4979      	ldr	r1, [pc, #484]	; (800fd6c <HAL_RCCEx_PeriphCLKConfig+0x350>)
 800fb86:	400a      	ands	r2, r1
 800fb88:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800fb8a:	687b      	ldr	r3, [r7, #4]
 800fb8c:	681b      	ldr	r3, [r3, #0]
 800fb8e:	2201      	movs	r2, #1
 800fb90:	4013      	ands	r3, r2
 800fb92:	d009      	beq.n	800fba8 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800fb94:	4b70      	ldr	r3, [pc, #448]	; (800fd58 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800fb96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800fb98:	2203      	movs	r2, #3
 800fb9a:	4393      	bics	r3, r2
 800fb9c:	0019      	movs	r1, r3
 800fb9e:	687b      	ldr	r3, [r7, #4]
 800fba0:	685a      	ldr	r2, [r3, #4]
 800fba2:	4b6d      	ldr	r3, [pc, #436]	; (800fd58 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800fba4:	430a      	orrs	r2, r1
 800fba6:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800fba8:	687b      	ldr	r3, [r7, #4]
 800fbaa:	681b      	ldr	r3, [r3, #0]
 800fbac:	2202      	movs	r2, #2
 800fbae:	4013      	ands	r3, r2
 800fbb0:	d009      	beq.n	800fbc6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800fbb2:	4b69      	ldr	r3, [pc, #420]	; (800fd58 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800fbb4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800fbb6:	220c      	movs	r2, #12
 800fbb8:	4393      	bics	r3, r2
 800fbba:	0019      	movs	r1, r3
 800fbbc:	687b      	ldr	r3, [r7, #4]
 800fbbe:	689a      	ldr	r2, [r3, #8]
 800fbc0:	4b65      	ldr	r3, [pc, #404]	; (800fd58 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800fbc2:	430a      	orrs	r2, r1
 800fbc4:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800fbc6:	687b      	ldr	r3, [r7, #4]
 800fbc8:	681b      	ldr	r3, [r3, #0]
 800fbca:	2210      	movs	r2, #16
 800fbcc:	4013      	ands	r3, r2
 800fbce:	d009      	beq.n	800fbe4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800fbd0:	4b61      	ldr	r3, [pc, #388]	; (800fd58 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800fbd2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800fbd4:	4a66      	ldr	r2, [pc, #408]	; (800fd70 <HAL_RCCEx_PeriphCLKConfig+0x354>)
 800fbd6:	4013      	ands	r3, r2
 800fbd8:	0019      	movs	r1, r3
 800fbda:	687b      	ldr	r3, [r7, #4]
 800fbdc:	68da      	ldr	r2, [r3, #12]
 800fbde:	4b5e      	ldr	r3, [pc, #376]	; (800fd58 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800fbe0:	430a      	orrs	r2, r1
 800fbe2:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800fbe4:	687b      	ldr	r3, [r7, #4]
 800fbe6:	681a      	ldr	r2, [r3, #0]
 800fbe8:	2380      	movs	r3, #128	; 0x80
 800fbea:	009b      	lsls	r3, r3, #2
 800fbec:	4013      	ands	r3, r2
 800fbee:	d009      	beq.n	800fc04 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800fbf0:	4b59      	ldr	r3, [pc, #356]	; (800fd58 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800fbf2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800fbf4:	4a5f      	ldr	r2, [pc, #380]	; (800fd74 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800fbf6:	4013      	ands	r3, r2
 800fbf8:	0019      	movs	r1, r3
 800fbfa:	687b      	ldr	r3, [r7, #4]
 800fbfc:	699a      	ldr	r2, [r3, #24]
 800fbfe:	4b56      	ldr	r3, [pc, #344]	; (800fd58 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800fc00:	430a      	orrs	r2, r1
 800fc02:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800fc04:	687b      	ldr	r3, [r7, #4]
 800fc06:	681a      	ldr	r2, [r3, #0]
 800fc08:	2380      	movs	r3, #128	; 0x80
 800fc0a:	00db      	lsls	r3, r3, #3
 800fc0c:	4013      	ands	r3, r2
 800fc0e:	d009      	beq.n	800fc24 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800fc10:	4b51      	ldr	r3, [pc, #324]	; (800fd58 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800fc12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800fc14:	4a58      	ldr	r2, [pc, #352]	; (800fd78 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800fc16:	4013      	ands	r3, r2
 800fc18:	0019      	movs	r1, r3
 800fc1a:	687b      	ldr	r3, [r7, #4]
 800fc1c:	69da      	ldr	r2, [r3, #28]
 800fc1e:	4b4e      	ldr	r3, [pc, #312]	; (800fd58 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800fc20:	430a      	orrs	r2, r1
 800fc22:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800fc24:	687b      	ldr	r3, [r7, #4]
 800fc26:	681b      	ldr	r3, [r3, #0]
 800fc28:	2220      	movs	r2, #32
 800fc2a:	4013      	ands	r3, r2
 800fc2c:	d009      	beq.n	800fc42 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800fc2e:	4b4a      	ldr	r3, [pc, #296]	; (800fd58 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800fc30:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800fc32:	4a52      	ldr	r2, [pc, #328]	; (800fd7c <HAL_RCCEx_PeriphCLKConfig+0x360>)
 800fc34:	4013      	ands	r3, r2
 800fc36:	0019      	movs	r1, r3
 800fc38:	687b      	ldr	r3, [r7, #4]
 800fc3a:	691a      	ldr	r2, [r3, #16]
 800fc3c:	4b46      	ldr	r3, [pc, #280]	; (800fd58 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800fc3e:	430a      	orrs	r2, r1
 800fc40:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800fc42:	687b      	ldr	r3, [r7, #4]
 800fc44:	681a      	ldr	r2, [r3, #0]
 800fc46:	2380      	movs	r3, #128	; 0x80
 800fc48:	01db      	lsls	r3, r3, #7
 800fc4a:	4013      	ands	r3, r2
 800fc4c:	d015      	beq.n	800fc7a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800fc4e:	4b42      	ldr	r3, [pc, #264]	; (800fd58 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800fc50:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800fc52:	009b      	lsls	r3, r3, #2
 800fc54:	0899      	lsrs	r1, r3, #2
 800fc56:	687b      	ldr	r3, [r7, #4]
 800fc58:	6a1a      	ldr	r2, [r3, #32]
 800fc5a:	4b3f      	ldr	r3, [pc, #252]	; (800fd58 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800fc5c:	430a      	orrs	r2, r1
 800fc5e:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 800fc60:	687b      	ldr	r3, [r7, #4]
 800fc62:	6a1a      	ldr	r2, [r3, #32]
 800fc64:	2380      	movs	r3, #128	; 0x80
 800fc66:	05db      	lsls	r3, r3, #23
 800fc68:	429a      	cmp	r2, r3
 800fc6a:	d106      	bne.n	800fc7a <HAL_RCCEx_PeriphCLKConfig+0x25e>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800fc6c:	4b3a      	ldr	r3, [pc, #232]	; (800fd58 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800fc6e:	68da      	ldr	r2, [r3, #12]
 800fc70:	4b39      	ldr	r3, [pc, #228]	; (800fd58 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800fc72:	2180      	movs	r1, #128	; 0x80
 800fc74:	0249      	lsls	r1, r1, #9
 800fc76:	430a      	orrs	r2, r1
 800fc78:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800fc7a:	687b      	ldr	r3, [r7, #4]
 800fc7c:	681a      	ldr	r2, [r3, #0]
 800fc7e:	2380      	movs	r3, #128	; 0x80
 800fc80:	031b      	lsls	r3, r3, #12
 800fc82:	4013      	ands	r3, r2
 800fc84:	d009      	beq.n	800fc9a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800fc86:	4b34      	ldr	r3, [pc, #208]	; (800fd58 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800fc88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800fc8a:	2240      	movs	r2, #64	; 0x40
 800fc8c:	4393      	bics	r3, r2
 800fc8e:	0019      	movs	r1, r3
 800fc90:	687b      	ldr	r3, [r7, #4]
 800fc92:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800fc94:	4b30      	ldr	r3, [pc, #192]	; (800fd58 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800fc96:	430a      	orrs	r2, r1
 800fc98:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800fc9a:	687b      	ldr	r3, [r7, #4]
 800fc9c:	681a      	ldr	r2, [r3, #0]
 800fc9e:	2380      	movs	r3, #128	; 0x80
 800fca0:	039b      	lsls	r3, r3, #14
 800fca2:	4013      	ands	r3, r2
 800fca4:	d016      	beq.n	800fcd4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800fca6:	4b2c      	ldr	r3, [pc, #176]	; (800fd58 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800fca8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800fcaa:	4a35      	ldr	r2, [pc, #212]	; (800fd80 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 800fcac:	4013      	ands	r3, r2
 800fcae:	0019      	movs	r1, r3
 800fcb0:	687b      	ldr	r3, [r7, #4]
 800fcb2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800fcb4:	4b28      	ldr	r3, [pc, #160]	; (800fd58 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800fcb6:	430a      	orrs	r2, r1
 800fcb8:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 800fcba:	687b      	ldr	r3, [r7, #4]
 800fcbc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800fcbe:	2380      	movs	r3, #128	; 0x80
 800fcc0:	03db      	lsls	r3, r3, #15
 800fcc2:	429a      	cmp	r2, r3
 800fcc4:	d106      	bne.n	800fcd4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800fcc6:	4b24      	ldr	r3, [pc, #144]	; (800fd58 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800fcc8:	68da      	ldr	r2, [r3, #12]
 800fcca:	4b23      	ldr	r3, [pc, #140]	; (800fd58 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800fccc:	2180      	movs	r1, #128	; 0x80
 800fcce:	0449      	lsls	r1, r1, #17
 800fcd0:	430a      	orrs	r2, r1
 800fcd2:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 800fcd4:	687b      	ldr	r3, [r7, #4]
 800fcd6:	681a      	ldr	r2, [r3, #0]
 800fcd8:	2380      	movs	r3, #128	; 0x80
 800fcda:	03db      	lsls	r3, r3, #15
 800fcdc:	4013      	ands	r3, r2
 800fcde:	d016      	beq.n	800fd0e <HAL_RCCEx_PeriphCLKConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 800fce0:	4b1d      	ldr	r3, [pc, #116]	; (800fd58 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800fce2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800fce4:	4a27      	ldr	r2, [pc, #156]	; (800fd84 <HAL_RCCEx_PeriphCLKConfig+0x368>)
 800fce6:	4013      	ands	r3, r2
 800fce8:	0019      	movs	r1, r3
 800fcea:	687b      	ldr	r3, [r7, #4]
 800fcec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fcee:	4b1a      	ldr	r3, [pc, #104]	; (800fd58 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800fcf0:	430a      	orrs	r2, r1
 800fcf2:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 800fcf4:	687b      	ldr	r3, [r7, #4]
 800fcf6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fcf8:	2380      	movs	r3, #128	; 0x80
 800fcfa:	045b      	lsls	r3, r3, #17
 800fcfc:	429a      	cmp	r2, r3
 800fcfe:	d106      	bne.n	800fd0e <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800fd00:	4b15      	ldr	r3, [pc, #84]	; (800fd58 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800fd02:	68da      	ldr	r2, [r3, #12]
 800fd04:	4b14      	ldr	r3, [pc, #80]	; (800fd58 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800fd06:	2180      	movs	r1, #128	; 0x80
 800fd08:	0449      	lsls	r1, r1, #17
 800fd0a:	430a      	orrs	r2, r1
 800fd0c:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 800fd0e:	687b      	ldr	r3, [r7, #4]
 800fd10:	681a      	ldr	r2, [r3, #0]
 800fd12:	2380      	movs	r3, #128	; 0x80
 800fd14:	011b      	lsls	r3, r3, #4
 800fd16:	4013      	ands	r3, r2
 800fd18:	d016      	beq.n	800fd48 <HAL_RCCEx_PeriphCLKConfig+0x32c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 800fd1a:	4b0f      	ldr	r3, [pc, #60]	; (800fd58 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800fd1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800fd1e:	4a1a      	ldr	r2, [pc, #104]	; (800fd88 <HAL_RCCEx_PeriphCLKConfig+0x36c>)
 800fd20:	4013      	ands	r3, r2
 800fd22:	0019      	movs	r1, r3
 800fd24:	687b      	ldr	r3, [r7, #4]
 800fd26:	695a      	ldr	r2, [r3, #20]
 800fd28:	4b0b      	ldr	r3, [pc, #44]	; (800fd58 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800fd2a:	430a      	orrs	r2, r1
 800fd2c:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 800fd2e:	687b      	ldr	r3, [r7, #4]
 800fd30:	695a      	ldr	r2, [r3, #20]
 800fd32:	2380      	movs	r3, #128	; 0x80
 800fd34:	01db      	lsls	r3, r3, #7
 800fd36:	429a      	cmp	r2, r3
 800fd38:	d106      	bne.n	800fd48 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800fd3a:	4b07      	ldr	r3, [pc, #28]	; (800fd58 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800fd3c:	68da      	ldr	r2, [r3, #12]
 800fd3e:	4b06      	ldr	r3, [pc, #24]	; (800fd58 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800fd40:	2180      	movs	r1, #128	; 0x80
 800fd42:	0249      	lsls	r1, r1, #9
 800fd44:	430a      	orrs	r2, r1
 800fd46:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 800fd48:	2312      	movs	r3, #18
 800fd4a:	18fb      	adds	r3, r7, r3
 800fd4c:	781b      	ldrb	r3, [r3, #0]
}
 800fd4e:	0018      	movs	r0, r3
 800fd50:	46bd      	mov	sp, r7
 800fd52:	b006      	add	sp, #24
 800fd54:	bd80      	pop	{r7, pc}
 800fd56:	46c0      	nop			; (mov r8, r8)
 800fd58:	40021000 	.word	0x40021000
 800fd5c:	40007000 	.word	0x40007000
 800fd60:	fffffcff 	.word	0xfffffcff
 800fd64:	fffeffff 	.word	0xfffeffff
 800fd68:	00001388 	.word	0x00001388
 800fd6c:	efffffff 	.word	0xefffffff
 800fd70:	fffff3ff 	.word	0xfffff3ff
 800fd74:	fff3ffff 	.word	0xfff3ffff
 800fd78:	ffcfffff 	.word	0xffcfffff
 800fd7c:	ffffcfff 	.word	0xffffcfff
 800fd80:	ffbfffff 	.word	0xffbfffff
 800fd84:	feffffff 	.word	0xfeffffff
 800fd88:	ffff3fff 	.word	0xffff3fff

0800fd8c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800fd8c:	b580      	push	{r7, lr}
 800fd8e:	b082      	sub	sp, #8
 800fd90:	af00      	add	r7, sp, #0
 800fd92:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800fd94:	687b      	ldr	r3, [r7, #4]
 800fd96:	2b00      	cmp	r3, #0
 800fd98:	d101      	bne.n	800fd9e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800fd9a:	2301      	movs	r3, #1
 800fd9c:	e046      	b.n	800fe2c <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800fd9e:	687b      	ldr	r3, [r7, #4]
 800fda0:	2284      	movs	r2, #132	; 0x84
 800fda2:	589b      	ldr	r3, [r3, r2]
 800fda4:	2b00      	cmp	r3, #0
 800fda6:	d107      	bne.n	800fdb8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800fda8:	687b      	ldr	r3, [r7, #4]
 800fdaa:	2280      	movs	r2, #128	; 0x80
 800fdac:	2100      	movs	r1, #0
 800fdae:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800fdb0:	687b      	ldr	r3, [r7, #4]
 800fdb2:	0018      	movs	r0, r3
 800fdb4:	f7fe fd7c 	bl	800e8b0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800fdb8:	687b      	ldr	r3, [r7, #4]
 800fdba:	2284      	movs	r2, #132	; 0x84
 800fdbc:	2124      	movs	r1, #36	; 0x24
 800fdbe:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 800fdc0:	687b      	ldr	r3, [r7, #4]
 800fdc2:	681b      	ldr	r3, [r3, #0]
 800fdc4:	681a      	ldr	r2, [r3, #0]
 800fdc6:	687b      	ldr	r3, [r7, #4]
 800fdc8:	681b      	ldr	r3, [r3, #0]
 800fdca:	2101      	movs	r1, #1
 800fdcc:	438a      	bics	r2, r1
 800fdce:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800fdd0:	687b      	ldr	r3, [r7, #4]
 800fdd2:	0018      	movs	r0, r3
 800fdd4:	f000 f830 	bl	800fe38 <UART_SetConfig>
 800fdd8:	0003      	movs	r3, r0
 800fdda:	2b01      	cmp	r3, #1
 800fddc:	d101      	bne.n	800fde2 <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 800fdde:	2301      	movs	r3, #1
 800fde0:	e024      	b.n	800fe2c <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800fde2:	687b      	ldr	r3, [r7, #4]
 800fde4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800fde6:	2b00      	cmp	r3, #0
 800fde8:	d003      	beq.n	800fdf2 <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 800fdea:	687b      	ldr	r3, [r7, #4]
 800fdec:	0018      	movs	r0, r3
 800fdee:	f000 fb01 	bl	80103f4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800fdf2:	687b      	ldr	r3, [r7, #4]
 800fdf4:	681b      	ldr	r3, [r3, #0]
 800fdf6:	685a      	ldr	r2, [r3, #4]
 800fdf8:	687b      	ldr	r3, [r7, #4]
 800fdfa:	681b      	ldr	r3, [r3, #0]
 800fdfc:	490d      	ldr	r1, [pc, #52]	; (800fe34 <HAL_UART_Init+0xa8>)
 800fdfe:	400a      	ands	r2, r1
 800fe00:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800fe02:	687b      	ldr	r3, [r7, #4]
 800fe04:	681b      	ldr	r3, [r3, #0]
 800fe06:	689a      	ldr	r2, [r3, #8]
 800fe08:	687b      	ldr	r3, [r7, #4]
 800fe0a:	681b      	ldr	r3, [r3, #0]
 800fe0c:	212a      	movs	r1, #42	; 0x2a
 800fe0e:	438a      	bics	r2, r1
 800fe10:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800fe12:	687b      	ldr	r3, [r7, #4]
 800fe14:	681b      	ldr	r3, [r3, #0]
 800fe16:	681a      	ldr	r2, [r3, #0]
 800fe18:	687b      	ldr	r3, [r7, #4]
 800fe1a:	681b      	ldr	r3, [r3, #0]
 800fe1c:	2101      	movs	r1, #1
 800fe1e:	430a      	orrs	r2, r1
 800fe20:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800fe22:	687b      	ldr	r3, [r7, #4]
 800fe24:	0018      	movs	r0, r3
 800fe26:	f000 fb99 	bl	801055c <UART_CheckIdleState>
 800fe2a:	0003      	movs	r3, r0
}
 800fe2c:	0018      	movs	r0, r3
 800fe2e:	46bd      	mov	sp, r7
 800fe30:	b002      	add	sp, #8
 800fe32:	bd80      	pop	{r7, pc}
 800fe34:	ffffb7ff 	.word	0xffffb7ff

0800fe38 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800fe38:	b5b0      	push	{r4, r5, r7, lr}
 800fe3a:	b090      	sub	sp, #64	; 0x40
 800fe3c:	af00      	add	r7, sp, #0
 800fe3e:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800fe40:	231a      	movs	r3, #26
 800fe42:	2220      	movs	r2, #32
 800fe44:	4694      	mov	ip, r2
 800fe46:	44bc      	add	ip, r7
 800fe48:	4463      	add	r3, ip
 800fe4a:	2200      	movs	r2, #0
 800fe4c:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800fe4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fe50:	689a      	ldr	r2, [r3, #8]
 800fe52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fe54:	691b      	ldr	r3, [r3, #16]
 800fe56:	431a      	orrs	r2, r3
 800fe58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fe5a:	695b      	ldr	r3, [r3, #20]
 800fe5c:	431a      	orrs	r2, r3
 800fe5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fe60:	69db      	ldr	r3, [r3, #28]
 800fe62:	4313      	orrs	r3, r2
 800fe64:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800fe66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fe68:	681b      	ldr	r3, [r3, #0]
 800fe6a:	681b      	ldr	r3, [r3, #0]
 800fe6c:	4ab9      	ldr	r2, [pc, #740]	; (8010154 <UART_SetConfig+0x31c>)
 800fe6e:	4013      	ands	r3, r2
 800fe70:	0019      	movs	r1, r3
 800fe72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fe74:	681a      	ldr	r2, [r3, #0]
 800fe76:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fe78:	430b      	orrs	r3, r1
 800fe7a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800fe7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fe7e:	681b      	ldr	r3, [r3, #0]
 800fe80:	685b      	ldr	r3, [r3, #4]
 800fe82:	4ab5      	ldr	r2, [pc, #724]	; (8010158 <UART_SetConfig+0x320>)
 800fe84:	4013      	ands	r3, r2
 800fe86:	0018      	movs	r0, r3
 800fe88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fe8a:	68d9      	ldr	r1, [r3, #12]
 800fe8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fe8e:	681a      	ldr	r2, [r3, #0]
 800fe90:	0003      	movs	r3, r0
 800fe92:	430b      	orrs	r3, r1
 800fe94:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800fe96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fe98:	699b      	ldr	r3, [r3, #24]
 800fe9a:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800fe9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fe9e:	681b      	ldr	r3, [r3, #0]
 800fea0:	4aae      	ldr	r2, [pc, #696]	; (801015c <UART_SetConfig+0x324>)
 800fea2:	4293      	cmp	r3, r2
 800fea4:	d004      	beq.n	800feb0 <UART_SetConfig+0x78>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800fea6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fea8:	6a1b      	ldr	r3, [r3, #32]
 800feaa:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800feac:	4313      	orrs	r3, r2
 800feae:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800feb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800feb2:	681b      	ldr	r3, [r3, #0]
 800feb4:	689b      	ldr	r3, [r3, #8]
 800feb6:	4aaa      	ldr	r2, [pc, #680]	; (8010160 <UART_SetConfig+0x328>)
 800feb8:	4013      	ands	r3, r2
 800feba:	0019      	movs	r1, r3
 800febc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800febe:	681a      	ldr	r2, [r3, #0]
 800fec0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fec2:	430b      	orrs	r3, r1
 800fec4:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800fec6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fec8:	681b      	ldr	r3, [r3, #0]
 800feca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fecc:	220f      	movs	r2, #15
 800fece:	4393      	bics	r3, r2
 800fed0:	0018      	movs	r0, r3
 800fed2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fed4:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800fed6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fed8:	681a      	ldr	r2, [r3, #0]
 800feda:	0003      	movs	r3, r0
 800fedc:	430b      	orrs	r3, r1
 800fede:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800fee0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fee2:	681b      	ldr	r3, [r3, #0]
 800fee4:	4a9f      	ldr	r2, [pc, #636]	; (8010164 <UART_SetConfig+0x32c>)
 800fee6:	4293      	cmp	r3, r2
 800fee8:	d136      	bne.n	800ff58 <UART_SetConfig+0x120>
 800feea:	4b9f      	ldr	r3, [pc, #636]	; (8010168 <UART_SetConfig+0x330>)
 800feec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800feee:	2203      	movs	r2, #3
 800fef0:	4013      	ands	r3, r2
 800fef2:	2b03      	cmp	r3, #3
 800fef4:	d020      	beq.n	800ff38 <UART_SetConfig+0x100>
 800fef6:	d827      	bhi.n	800ff48 <UART_SetConfig+0x110>
 800fef8:	2b02      	cmp	r3, #2
 800fefa:	d00d      	beq.n	800ff18 <UART_SetConfig+0xe0>
 800fefc:	d824      	bhi.n	800ff48 <UART_SetConfig+0x110>
 800fefe:	2b00      	cmp	r3, #0
 800ff00:	d002      	beq.n	800ff08 <UART_SetConfig+0xd0>
 800ff02:	2b01      	cmp	r3, #1
 800ff04:	d010      	beq.n	800ff28 <UART_SetConfig+0xf0>
 800ff06:	e01f      	b.n	800ff48 <UART_SetConfig+0x110>
 800ff08:	231b      	movs	r3, #27
 800ff0a:	2220      	movs	r2, #32
 800ff0c:	4694      	mov	ip, r2
 800ff0e:	44bc      	add	ip, r7
 800ff10:	4463      	add	r3, ip
 800ff12:	2200      	movs	r2, #0
 800ff14:	701a      	strb	r2, [r3, #0]
 800ff16:	e0c5      	b.n	80100a4 <UART_SetConfig+0x26c>
 800ff18:	231b      	movs	r3, #27
 800ff1a:	2220      	movs	r2, #32
 800ff1c:	4694      	mov	ip, r2
 800ff1e:	44bc      	add	ip, r7
 800ff20:	4463      	add	r3, ip
 800ff22:	2202      	movs	r2, #2
 800ff24:	701a      	strb	r2, [r3, #0]
 800ff26:	e0bd      	b.n	80100a4 <UART_SetConfig+0x26c>
 800ff28:	231b      	movs	r3, #27
 800ff2a:	2220      	movs	r2, #32
 800ff2c:	4694      	mov	ip, r2
 800ff2e:	44bc      	add	ip, r7
 800ff30:	4463      	add	r3, ip
 800ff32:	2204      	movs	r2, #4
 800ff34:	701a      	strb	r2, [r3, #0]
 800ff36:	e0b5      	b.n	80100a4 <UART_SetConfig+0x26c>
 800ff38:	231b      	movs	r3, #27
 800ff3a:	2220      	movs	r2, #32
 800ff3c:	4694      	mov	ip, r2
 800ff3e:	44bc      	add	ip, r7
 800ff40:	4463      	add	r3, ip
 800ff42:	2208      	movs	r2, #8
 800ff44:	701a      	strb	r2, [r3, #0]
 800ff46:	e0ad      	b.n	80100a4 <UART_SetConfig+0x26c>
 800ff48:	231b      	movs	r3, #27
 800ff4a:	2220      	movs	r2, #32
 800ff4c:	4694      	mov	ip, r2
 800ff4e:	44bc      	add	ip, r7
 800ff50:	4463      	add	r3, ip
 800ff52:	2210      	movs	r2, #16
 800ff54:	701a      	strb	r2, [r3, #0]
 800ff56:	e0a5      	b.n	80100a4 <UART_SetConfig+0x26c>
 800ff58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ff5a:	681b      	ldr	r3, [r3, #0]
 800ff5c:	4a83      	ldr	r2, [pc, #524]	; (801016c <UART_SetConfig+0x334>)
 800ff5e:	4293      	cmp	r3, r2
 800ff60:	d136      	bne.n	800ffd0 <UART_SetConfig+0x198>
 800ff62:	4b81      	ldr	r3, [pc, #516]	; (8010168 <UART_SetConfig+0x330>)
 800ff64:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ff66:	220c      	movs	r2, #12
 800ff68:	4013      	ands	r3, r2
 800ff6a:	2b0c      	cmp	r3, #12
 800ff6c:	d020      	beq.n	800ffb0 <UART_SetConfig+0x178>
 800ff6e:	d827      	bhi.n	800ffc0 <UART_SetConfig+0x188>
 800ff70:	2b08      	cmp	r3, #8
 800ff72:	d00d      	beq.n	800ff90 <UART_SetConfig+0x158>
 800ff74:	d824      	bhi.n	800ffc0 <UART_SetConfig+0x188>
 800ff76:	2b00      	cmp	r3, #0
 800ff78:	d002      	beq.n	800ff80 <UART_SetConfig+0x148>
 800ff7a:	2b04      	cmp	r3, #4
 800ff7c:	d010      	beq.n	800ffa0 <UART_SetConfig+0x168>
 800ff7e:	e01f      	b.n	800ffc0 <UART_SetConfig+0x188>
 800ff80:	231b      	movs	r3, #27
 800ff82:	2220      	movs	r2, #32
 800ff84:	4694      	mov	ip, r2
 800ff86:	44bc      	add	ip, r7
 800ff88:	4463      	add	r3, ip
 800ff8a:	2200      	movs	r2, #0
 800ff8c:	701a      	strb	r2, [r3, #0]
 800ff8e:	e089      	b.n	80100a4 <UART_SetConfig+0x26c>
 800ff90:	231b      	movs	r3, #27
 800ff92:	2220      	movs	r2, #32
 800ff94:	4694      	mov	ip, r2
 800ff96:	44bc      	add	ip, r7
 800ff98:	4463      	add	r3, ip
 800ff9a:	2202      	movs	r2, #2
 800ff9c:	701a      	strb	r2, [r3, #0]
 800ff9e:	e081      	b.n	80100a4 <UART_SetConfig+0x26c>
 800ffa0:	231b      	movs	r3, #27
 800ffa2:	2220      	movs	r2, #32
 800ffa4:	4694      	mov	ip, r2
 800ffa6:	44bc      	add	ip, r7
 800ffa8:	4463      	add	r3, ip
 800ffaa:	2204      	movs	r2, #4
 800ffac:	701a      	strb	r2, [r3, #0]
 800ffae:	e079      	b.n	80100a4 <UART_SetConfig+0x26c>
 800ffb0:	231b      	movs	r3, #27
 800ffb2:	2220      	movs	r2, #32
 800ffb4:	4694      	mov	ip, r2
 800ffb6:	44bc      	add	ip, r7
 800ffb8:	4463      	add	r3, ip
 800ffba:	2208      	movs	r2, #8
 800ffbc:	701a      	strb	r2, [r3, #0]
 800ffbe:	e071      	b.n	80100a4 <UART_SetConfig+0x26c>
 800ffc0:	231b      	movs	r3, #27
 800ffc2:	2220      	movs	r2, #32
 800ffc4:	4694      	mov	ip, r2
 800ffc6:	44bc      	add	ip, r7
 800ffc8:	4463      	add	r3, ip
 800ffca:	2210      	movs	r2, #16
 800ffcc:	701a      	strb	r2, [r3, #0]
 800ffce:	e069      	b.n	80100a4 <UART_SetConfig+0x26c>
 800ffd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ffd2:	681b      	ldr	r3, [r3, #0]
 800ffd4:	4a66      	ldr	r2, [pc, #408]	; (8010170 <UART_SetConfig+0x338>)
 800ffd6:	4293      	cmp	r3, r2
 800ffd8:	d107      	bne.n	800ffea <UART_SetConfig+0x1b2>
 800ffda:	231b      	movs	r3, #27
 800ffdc:	2220      	movs	r2, #32
 800ffde:	4694      	mov	ip, r2
 800ffe0:	44bc      	add	ip, r7
 800ffe2:	4463      	add	r3, ip
 800ffe4:	2200      	movs	r2, #0
 800ffe6:	701a      	strb	r2, [r3, #0]
 800ffe8:	e05c      	b.n	80100a4 <UART_SetConfig+0x26c>
 800ffea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ffec:	681b      	ldr	r3, [r3, #0]
 800ffee:	4a61      	ldr	r2, [pc, #388]	; (8010174 <UART_SetConfig+0x33c>)
 800fff0:	4293      	cmp	r3, r2
 800fff2:	d107      	bne.n	8010004 <UART_SetConfig+0x1cc>
 800fff4:	231b      	movs	r3, #27
 800fff6:	2220      	movs	r2, #32
 800fff8:	4694      	mov	ip, r2
 800fffa:	44bc      	add	ip, r7
 800fffc:	4463      	add	r3, ip
 800fffe:	2200      	movs	r2, #0
 8010000:	701a      	strb	r2, [r3, #0]
 8010002:	e04f      	b.n	80100a4 <UART_SetConfig+0x26c>
 8010004:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010006:	681b      	ldr	r3, [r3, #0]
 8010008:	4a54      	ldr	r2, [pc, #336]	; (801015c <UART_SetConfig+0x324>)
 801000a:	4293      	cmp	r3, r2
 801000c:	d143      	bne.n	8010096 <UART_SetConfig+0x25e>
 801000e:	4b56      	ldr	r3, [pc, #344]	; (8010168 <UART_SetConfig+0x330>)
 8010010:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8010012:	23c0      	movs	r3, #192	; 0xc0
 8010014:	011b      	lsls	r3, r3, #4
 8010016:	4013      	ands	r3, r2
 8010018:	22c0      	movs	r2, #192	; 0xc0
 801001a:	0112      	lsls	r2, r2, #4
 801001c:	4293      	cmp	r3, r2
 801001e:	d02a      	beq.n	8010076 <UART_SetConfig+0x23e>
 8010020:	22c0      	movs	r2, #192	; 0xc0
 8010022:	0112      	lsls	r2, r2, #4
 8010024:	4293      	cmp	r3, r2
 8010026:	d82e      	bhi.n	8010086 <UART_SetConfig+0x24e>
 8010028:	2280      	movs	r2, #128	; 0x80
 801002a:	0112      	lsls	r2, r2, #4
 801002c:	4293      	cmp	r3, r2
 801002e:	d012      	beq.n	8010056 <UART_SetConfig+0x21e>
 8010030:	2280      	movs	r2, #128	; 0x80
 8010032:	0112      	lsls	r2, r2, #4
 8010034:	4293      	cmp	r3, r2
 8010036:	d826      	bhi.n	8010086 <UART_SetConfig+0x24e>
 8010038:	2b00      	cmp	r3, #0
 801003a:	d004      	beq.n	8010046 <UART_SetConfig+0x20e>
 801003c:	2280      	movs	r2, #128	; 0x80
 801003e:	00d2      	lsls	r2, r2, #3
 8010040:	4293      	cmp	r3, r2
 8010042:	d010      	beq.n	8010066 <UART_SetConfig+0x22e>
 8010044:	e01f      	b.n	8010086 <UART_SetConfig+0x24e>
 8010046:	231b      	movs	r3, #27
 8010048:	2220      	movs	r2, #32
 801004a:	4694      	mov	ip, r2
 801004c:	44bc      	add	ip, r7
 801004e:	4463      	add	r3, ip
 8010050:	2200      	movs	r2, #0
 8010052:	701a      	strb	r2, [r3, #0]
 8010054:	e026      	b.n	80100a4 <UART_SetConfig+0x26c>
 8010056:	231b      	movs	r3, #27
 8010058:	2220      	movs	r2, #32
 801005a:	4694      	mov	ip, r2
 801005c:	44bc      	add	ip, r7
 801005e:	4463      	add	r3, ip
 8010060:	2202      	movs	r2, #2
 8010062:	701a      	strb	r2, [r3, #0]
 8010064:	e01e      	b.n	80100a4 <UART_SetConfig+0x26c>
 8010066:	231b      	movs	r3, #27
 8010068:	2220      	movs	r2, #32
 801006a:	4694      	mov	ip, r2
 801006c:	44bc      	add	ip, r7
 801006e:	4463      	add	r3, ip
 8010070:	2204      	movs	r2, #4
 8010072:	701a      	strb	r2, [r3, #0]
 8010074:	e016      	b.n	80100a4 <UART_SetConfig+0x26c>
 8010076:	231b      	movs	r3, #27
 8010078:	2220      	movs	r2, #32
 801007a:	4694      	mov	ip, r2
 801007c:	44bc      	add	ip, r7
 801007e:	4463      	add	r3, ip
 8010080:	2208      	movs	r2, #8
 8010082:	701a      	strb	r2, [r3, #0]
 8010084:	e00e      	b.n	80100a4 <UART_SetConfig+0x26c>
 8010086:	231b      	movs	r3, #27
 8010088:	2220      	movs	r2, #32
 801008a:	4694      	mov	ip, r2
 801008c:	44bc      	add	ip, r7
 801008e:	4463      	add	r3, ip
 8010090:	2210      	movs	r2, #16
 8010092:	701a      	strb	r2, [r3, #0]
 8010094:	e006      	b.n	80100a4 <UART_SetConfig+0x26c>
 8010096:	231b      	movs	r3, #27
 8010098:	2220      	movs	r2, #32
 801009a:	4694      	mov	ip, r2
 801009c:	44bc      	add	ip, r7
 801009e:	4463      	add	r3, ip
 80100a0:	2210      	movs	r2, #16
 80100a2:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80100a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80100a6:	681b      	ldr	r3, [r3, #0]
 80100a8:	4a2c      	ldr	r2, [pc, #176]	; (801015c <UART_SetConfig+0x324>)
 80100aa:	4293      	cmp	r3, r2
 80100ac:	d000      	beq.n	80100b0 <UART_SetConfig+0x278>
 80100ae:	e0ad      	b.n	801020c <UART_SetConfig+0x3d4>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80100b0:	231b      	movs	r3, #27
 80100b2:	2220      	movs	r2, #32
 80100b4:	4694      	mov	ip, r2
 80100b6:	44bc      	add	ip, r7
 80100b8:	4463      	add	r3, ip
 80100ba:	781b      	ldrb	r3, [r3, #0]
 80100bc:	2b08      	cmp	r3, #8
 80100be:	d015      	beq.n	80100ec <UART_SetConfig+0x2b4>
 80100c0:	dc18      	bgt.n	80100f4 <UART_SetConfig+0x2bc>
 80100c2:	2b04      	cmp	r3, #4
 80100c4:	d00d      	beq.n	80100e2 <UART_SetConfig+0x2aa>
 80100c6:	dc15      	bgt.n	80100f4 <UART_SetConfig+0x2bc>
 80100c8:	2b00      	cmp	r3, #0
 80100ca:	d002      	beq.n	80100d2 <UART_SetConfig+0x29a>
 80100cc:	2b02      	cmp	r3, #2
 80100ce:	d005      	beq.n	80100dc <UART_SetConfig+0x2a4>
 80100d0:	e010      	b.n	80100f4 <UART_SetConfig+0x2bc>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80100d2:	f7ff fc8d 	bl	800f9f0 <HAL_RCC_GetPCLK1Freq>
 80100d6:	0003      	movs	r3, r0
 80100d8:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80100da:	e015      	b.n	8010108 <UART_SetConfig+0x2d0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80100dc:	4b26      	ldr	r3, [pc, #152]	; (8010178 <UART_SetConfig+0x340>)
 80100de:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80100e0:	e012      	b.n	8010108 <UART_SetConfig+0x2d0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80100e2:	f7ff fbf9 	bl	800f8d8 <HAL_RCC_GetSysClockFreq>
 80100e6:	0003      	movs	r3, r0
 80100e8:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80100ea:	e00d      	b.n	8010108 <UART_SetConfig+0x2d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80100ec:	2380      	movs	r3, #128	; 0x80
 80100ee:	021b      	lsls	r3, r3, #8
 80100f0:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80100f2:	e009      	b.n	8010108 <UART_SetConfig+0x2d0>
      default:
        pclk = 0U;
 80100f4:	2300      	movs	r3, #0
 80100f6:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 80100f8:	231a      	movs	r3, #26
 80100fa:	2220      	movs	r2, #32
 80100fc:	4694      	mov	ip, r2
 80100fe:	44bc      	add	ip, r7
 8010100:	4463      	add	r3, ip
 8010102:	2201      	movs	r2, #1
 8010104:	701a      	strb	r2, [r3, #0]
        break;
 8010106:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8010108:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801010a:	2b00      	cmp	r3, #0
 801010c:	d100      	bne.n	8010110 <UART_SetConfig+0x2d8>
 801010e:	e154      	b.n	80103ba <UART_SetConfig+0x582>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8010110:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010112:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8010114:	4b19      	ldr	r3, [pc, #100]	; (801017c <UART_SetConfig+0x344>)
 8010116:	0052      	lsls	r2, r2, #1
 8010118:	5ad3      	ldrh	r3, [r2, r3]
 801011a:	0019      	movs	r1, r3
 801011c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 801011e:	f7fd fff1 	bl	800e104 <__udivsi3>
 8010122:	0003      	movs	r3, r0
 8010124:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8010126:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010128:	685a      	ldr	r2, [r3, #4]
 801012a:	0013      	movs	r3, r2
 801012c:	005b      	lsls	r3, r3, #1
 801012e:	189b      	adds	r3, r3, r2
 8010130:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010132:	429a      	cmp	r2, r3
 8010134:	d305      	bcc.n	8010142 <UART_SetConfig+0x30a>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8010136:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010138:	685b      	ldr	r3, [r3, #4]
 801013a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 801013c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801013e:	429a      	cmp	r2, r3
 8010140:	d91e      	bls.n	8010180 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8010142:	231a      	movs	r3, #26
 8010144:	2220      	movs	r2, #32
 8010146:	4694      	mov	ip, r2
 8010148:	44bc      	add	ip, r7
 801014a:	4463      	add	r3, ip
 801014c:	2201      	movs	r2, #1
 801014e:	701a      	strb	r2, [r3, #0]
 8010150:	e133      	b.n	80103ba <UART_SetConfig+0x582>
 8010152:	46c0      	nop			; (mov r8, r8)
 8010154:	cfff69f3 	.word	0xcfff69f3
 8010158:	ffffcfff 	.word	0xffffcfff
 801015c:	40008000 	.word	0x40008000
 8010160:	11fff4ff 	.word	0x11fff4ff
 8010164:	40013800 	.word	0x40013800
 8010168:	40021000 	.word	0x40021000
 801016c:	40004400 	.word	0x40004400
 8010170:	40004800 	.word	0x40004800
 8010174:	40004c00 	.word	0x40004c00
 8010178:	00f42400 	.word	0x00f42400
 801017c:	08010a84 	.word	0x08010a84
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8010180:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010182:	61bb      	str	r3, [r7, #24]
 8010184:	2300      	movs	r3, #0
 8010186:	61fb      	str	r3, [r7, #28]
 8010188:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801018a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801018c:	4b97      	ldr	r3, [pc, #604]	; (80103ec <UART_SetConfig+0x5b4>)
 801018e:	0052      	lsls	r2, r2, #1
 8010190:	5ad3      	ldrh	r3, [r2, r3]
 8010192:	613b      	str	r3, [r7, #16]
 8010194:	2300      	movs	r3, #0
 8010196:	617b      	str	r3, [r7, #20]
 8010198:	693a      	ldr	r2, [r7, #16]
 801019a:	697b      	ldr	r3, [r7, #20]
 801019c:	69b8      	ldr	r0, [r7, #24]
 801019e:	69f9      	ldr	r1, [r7, #28]
 80101a0:	f7fe f926 	bl	800e3f0 <__aeabi_uldivmod>
 80101a4:	0002      	movs	r2, r0
 80101a6:	000b      	movs	r3, r1
 80101a8:	0e11      	lsrs	r1, r2, #24
 80101aa:	021d      	lsls	r5, r3, #8
 80101ac:	430d      	orrs	r5, r1
 80101ae:	0214      	lsls	r4, r2, #8
 80101b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80101b2:	685b      	ldr	r3, [r3, #4]
 80101b4:	085b      	lsrs	r3, r3, #1
 80101b6:	60bb      	str	r3, [r7, #8]
 80101b8:	2300      	movs	r3, #0
 80101ba:	60fb      	str	r3, [r7, #12]
 80101bc:	68b8      	ldr	r0, [r7, #8]
 80101be:	68f9      	ldr	r1, [r7, #12]
 80101c0:	1900      	adds	r0, r0, r4
 80101c2:	4169      	adcs	r1, r5
 80101c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80101c6:	685b      	ldr	r3, [r3, #4]
 80101c8:	603b      	str	r3, [r7, #0]
 80101ca:	2300      	movs	r3, #0
 80101cc:	607b      	str	r3, [r7, #4]
 80101ce:	683a      	ldr	r2, [r7, #0]
 80101d0:	687b      	ldr	r3, [r7, #4]
 80101d2:	f7fe f90d 	bl	800e3f0 <__aeabi_uldivmod>
 80101d6:	0002      	movs	r2, r0
 80101d8:	000b      	movs	r3, r1
 80101da:	0013      	movs	r3, r2
 80101dc:	633b      	str	r3, [r7, #48]	; 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80101de:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80101e0:	23c0      	movs	r3, #192	; 0xc0
 80101e2:	009b      	lsls	r3, r3, #2
 80101e4:	429a      	cmp	r2, r3
 80101e6:	d309      	bcc.n	80101fc <UART_SetConfig+0x3c4>
 80101e8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80101ea:	2380      	movs	r3, #128	; 0x80
 80101ec:	035b      	lsls	r3, r3, #13
 80101ee:	429a      	cmp	r2, r3
 80101f0:	d204      	bcs.n	80101fc <UART_SetConfig+0x3c4>
        {
          huart->Instance->BRR = usartdiv;
 80101f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80101f4:	681b      	ldr	r3, [r3, #0]
 80101f6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80101f8:	60da      	str	r2, [r3, #12]
 80101fa:	e0de      	b.n	80103ba <UART_SetConfig+0x582>
        }
        else
        {
          ret = HAL_ERROR;
 80101fc:	231a      	movs	r3, #26
 80101fe:	2220      	movs	r2, #32
 8010200:	4694      	mov	ip, r2
 8010202:	44bc      	add	ip, r7
 8010204:	4463      	add	r3, ip
 8010206:	2201      	movs	r2, #1
 8010208:	701a      	strb	r2, [r3, #0]
 801020a:	e0d6      	b.n	80103ba <UART_SetConfig+0x582>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 801020c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801020e:	69da      	ldr	r2, [r3, #28]
 8010210:	2380      	movs	r3, #128	; 0x80
 8010212:	021b      	lsls	r3, r3, #8
 8010214:	429a      	cmp	r2, r3
 8010216:	d000      	beq.n	801021a <UART_SetConfig+0x3e2>
 8010218:	e074      	b.n	8010304 <UART_SetConfig+0x4cc>
  {
    switch (clocksource)
 801021a:	231b      	movs	r3, #27
 801021c:	2220      	movs	r2, #32
 801021e:	4694      	mov	ip, r2
 8010220:	44bc      	add	ip, r7
 8010222:	4463      	add	r3, ip
 8010224:	781b      	ldrb	r3, [r3, #0]
 8010226:	2b08      	cmp	r3, #8
 8010228:	d015      	beq.n	8010256 <UART_SetConfig+0x41e>
 801022a:	dc18      	bgt.n	801025e <UART_SetConfig+0x426>
 801022c:	2b04      	cmp	r3, #4
 801022e:	d00d      	beq.n	801024c <UART_SetConfig+0x414>
 8010230:	dc15      	bgt.n	801025e <UART_SetConfig+0x426>
 8010232:	2b00      	cmp	r3, #0
 8010234:	d002      	beq.n	801023c <UART_SetConfig+0x404>
 8010236:	2b02      	cmp	r3, #2
 8010238:	d005      	beq.n	8010246 <UART_SetConfig+0x40e>
 801023a:	e010      	b.n	801025e <UART_SetConfig+0x426>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 801023c:	f7ff fbd8 	bl	800f9f0 <HAL_RCC_GetPCLK1Freq>
 8010240:	0003      	movs	r3, r0
 8010242:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8010244:	e015      	b.n	8010272 <UART_SetConfig+0x43a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8010246:	4b6a      	ldr	r3, [pc, #424]	; (80103f0 <UART_SetConfig+0x5b8>)
 8010248:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 801024a:	e012      	b.n	8010272 <UART_SetConfig+0x43a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 801024c:	f7ff fb44 	bl	800f8d8 <HAL_RCC_GetSysClockFreq>
 8010250:	0003      	movs	r3, r0
 8010252:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8010254:	e00d      	b.n	8010272 <UART_SetConfig+0x43a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8010256:	2380      	movs	r3, #128	; 0x80
 8010258:	021b      	lsls	r3, r3, #8
 801025a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 801025c:	e009      	b.n	8010272 <UART_SetConfig+0x43a>
      default:
        pclk = 0U;
 801025e:	2300      	movs	r3, #0
 8010260:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8010262:	231a      	movs	r3, #26
 8010264:	2220      	movs	r2, #32
 8010266:	4694      	mov	ip, r2
 8010268:	44bc      	add	ip, r7
 801026a:	4463      	add	r3, ip
 801026c:	2201      	movs	r2, #1
 801026e:	701a      	strb	r2, [r3, #0]
        break;
 8010270:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8010272:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010274:	2b00      	cmp	r3, #0
 8010276:	d100      	bne.n	801027a <UART_SetConfig+0x442>
 8010278:	e09f      	b.n	80103ba <UART_SetConfig+0x582>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 801027a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801027c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801027e:	4b5b      	ldr	r3, [pc, #364]	; (80103ec <UART_SetConfig+0x5b4>)
 8010280:	0052      	lsls	r2, r2, #1
 8010282:	5ad3      	ldrh	r3, [r2, r3]
 8010284:	0019      	movs	r1, r3
 8010286:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8010288:	f7fd ff3c 	bl	800e104 <__udivsi3>
 801028c:	0003      	movs	r3, r0
 801028e:	005a      	lsls	r2, r3, #1
 8010290:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010292:	685b      	ldr	r3, [r3, #4]
 8010294:	085b      	lsrs	r3, r3, #1
 8010296:	18d2      	adds	r2, r2, r3
 8010298:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801029a:	685b      	ldr	r3, [r3, #4]
 801029c:	0019      	movs	r1, r3
 801029e:	0010      	movs	r0, r2
 80102a0:	f7fd ff30 	bl	800e104 <__udivsi3>
 80102a4:	0003      	movs	r3, r0
 80102a6:	b29b      	uxth	r3, r3
 80102a8:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80102aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80102ac:	2b0f      	cmp	r3, #15
 80102ae:	d921      	bls.n	80102f4 <UART_SetConfig+0x4bc>
 80102b0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80102b2:	2380      	movs	r3, #128	; 0x80
 80102b4:	025b      	lsls	r3, r3, #9
 80102b6:	429a      	cmp	r2, r3
 80102b8:	d21c      	bcs.n	80102f4 <UART_SetConfig+0x4bc>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80102ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80102bc:	b29a      	uxth	r2, r3
 80102be:	200e      	movs	r0, #14
 80102c0:	2420      	movs	r4, #32
 80102c2:	193b      	adds	r3, r7, r4
 80102c4:	181b      	adds	r3, r3, r0
 80102c6:	210f      	movs	r1, #15
 80102c8:	438a      	bics	r2, r1
 80102ca:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80102cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80102ce:	085b      	lsrs	r3, r3, #1
 80102d0:	b29b      	uxth	r3, r3
 80102d2:	2207      	movs	r2, #7
 80102d4:	4013      	ands	r3, r2
 80102d6:	b299      	uxth	r1, r3
 80102d8:	193b      	adds	r3, r7, r4
 80102da:	181b      	adds	r3, r3, r0
 80102dc:	193a      	adds	r2, r7, r4
 80102de:	1812      	adds	r2, r2, r0
 80102e0:	8812      	ldrh	r2, [r2, #0]
 80102e2:	430a      	orrs	r2, r1
 80102e4:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80102e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80102e8:	681b      	ldr	r3, [r3, #0]
 80102ea:	193a      	adds	r2, r7, r4
 80102ec:	1812      	adds	r2, r2, r0
 80102ee:	8812      	ldrh	r2, [r2, #0]
 80102f0:	60da      	str	r2, [r3, #12]
 80102f2:	e062      	b.n	80103ba <UART_SetConfig+0x582>
      }
      else
      {
        ret = HAL_ERROR;
 80102f4:	231a      	movs	r3, #26
 80102f6:	2220      	movs	r2, #32
 80102f8:	4694      	mov	ip, r2
 80102fa:	44bc      	add	ip, r7
 80102fc:	4463      	add	r3, ip
 80102fe:	2201      	movs	r2, #1
 8010300:	701a      	strb	r2, [r3, #0]
 8010302:	e05a      	b.n	80103ba <UART_SetConfig+0x582>
      }
    }
  }
  else
  {
    switch (clocksource)
 8010304:	231b      	movs	r3, #27
 8010306:	2220      	movs	r2, #32
 8010308:	4694      	mov	ip, r2
 801030a:	44bc      	add	ip, r7
 801030c:	4463      	add	r3, ip
 801030e:	781b      	ldrb	r3, [r3, #0]
 8010310:	2b08      	cmp	r3, #8
 8010312:	d015      	beq.n	8010340 <UART_SetConfig+0x508>
 8010314:	dc18      	bgt.n	8010348 <UART_SetConfig+0x510>
 8010316:	2b04      	cmp	r3, #4
 8010318:	d00d      	beq.n	8010336 <UART_SetConfig+0x4fe>
 801031a:	dc15      	bgt.n	8010348 <UART_SetConfig+0x510>
 801031c:	2b00      	cmp	r3, #0
 801031e:	d002      	beq.n	8010326 <UART_SetConfig+0x4ee>
 8010320:	2b02      	cmp	r3, #2
 8010322:	d005      	beq.n	8010330 <UART_SetConfig+0x4f8>
 8010324:	e010      	b.n	8010348 <UART_SetConfig+0x510>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8010326:	f7ff fb63 	bl	800f9f0 <HAL_RCC_GetPCLK1Freq>
 801032a:	0003      	movs	r3, r0
 801032c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 801032e:	e015      	b.n	801035c <UART_SetConfig+0x524>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8010330:	4b2f      	ldr	r3, [pc, #188]	; (80103f0 <UART_SetConfig+0x5b8>)
 8010332:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8010334:	e012      	b.n	801035c <UART_SetConfig+0x524>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8010336:	f7ff facf 	bl	800f8d8 <HAL_RCC_GetSysClockFreq>
 801033a:	0003      	movs	r3, r0
 801033c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 801033e:	e00d      	b.n	801035c <UART_SetConfig+0x524>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8010340:	2380      	movs	r3, #128	; 0x80
 8010342:	021b      	lsls	r3, r3, #8
 8010344:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8010346:	e009      	b.n	801035c <UART_SetConfig+0x524>
      default:
        pclk = 0U;
 8010348:	2300      	movs	r3, #0
 801034a:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 801034c:	231a      	movs	r3, #26
 801034e:	2220      	movs	r2, #32
 8010350:	4694      	mov	ip, r2
 8010352:	44bc      	add	ip, r7
 8010354:	4463      	add	r3, ip
 8010356:	2201      	movs	r2, #1
 8010358:	701a      	strb	r2, [r3, #0]
        break;
 801035a:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 801035c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801035e:	2b00      	cmp	r3, #0
 8010360:	d02b      	beq.n	80103ba <UART_SetConfig+0x582>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8010362:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010364:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8010366:	4b21      	ldr	r3, [pc, #132]	; (80103ec <UART_SetConfig+0x5b4>)
 8010368:	0052      	lsls	r2, r2, #1
 801036a:	5ad3      	ldrh	r3, [r2, r3]
 801036c:	0019      	movs	r1, r3
 801036e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8010370:	f7fd fec8 	bl	800e104 <__udivsi3>
 8010374:	0003      	movs	r3, r0
 8010376:	001a      	movs	r2, r3
 8010378:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801037a:	685b      	ldr	r3, [r3, #4]
 801037c:	085b      	lsrs	r3, r3, #1
 801037e:	18d2      	adds	r2, r2, r3
 8010380:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010382:	685b      	ldr	r3, [r3, #4]
 8010384:	0019      	movs	r1, r3
 8010386:	0010      	movs	r0, r2
 8010388:	f7fd febc 	bl	800e104 <__udivsi3>
 801038c:	0003      	movs	r3, r0
 801038e:	b29b      	uxth	r3, r3
 8010390:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8010392:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010394:	2b0f      	cmp	r3, #15
 8010396:	d909      	bls.n	80103ac <UART_SetConfig+0x574>
 8010398:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801039a:	2380      	movs	r3, #128	; 0x80
 801039c:	025b      	lsls	r3, r3, #9
 801039e:	429a      	cmp	r2, r3
 80103a0:	d204      	bcs.n	80103ac <UART_SetConfig+0x574>
      {
        huart->Instance->BRR = usartdiv;
 80103a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80103a4:	681b      	ldr	r3, [r3, #0]
 80103a6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80103a8:	60da      	str	r2, [r3, #12]
 80103aa:	e006      	b.n	80103ba <UART_SetConfig+0x582>
      }
      else
      {
        ret = HAL_ERROR;
 80103ac:	231a      	movs	r3, #26
 80103ae:	2220      	movs	r2, #32
 80103b0:	4694      	mov	ip, r2
 80103b2:	44bc      	add	ip, r7
 80103b4:	4463      	add	r3, ip
 80103b6:	2201      	movs	r2, #1
 80103b8:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80103ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80103bc:	226a      	movs	r2, #106	; 0x6a
 80103be:	2101      	movs	r1, #1
 80103c0:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 80103c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80103c4:	2268      	movs	r2, #104	; 0x68
 80103c6:	2101      	movs	r1, #1
 80103c8:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80103ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80103cc:	2200      	movs	r2, #0
 80103ce:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 80103d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80103d2:	2200      	movs	r2, #0
 80103d4:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 80103d6:	231a      	movs	r3, #26
 80103d8:	2220      	movs	r2, #32
 80103da:	4694      	mov	ip, r2
 80103dc:	44bc      	add	ip, r7
 80103de:	4463      	add	r3, ip
 80103e0:	781b      	ldrb	r3, [r3, #0]
}
 80103e2:	0018      	movs	r0, r3
 80103e4:	46bd      	mov	sp, r7
 80103e6:	b010      	add	sp, #64	; 0x40
 80103e8:	bdb0      	pop	{r4, r5, r7, pc}
 80103ea:	46c0      	nop			; (mov r8, r8)
 80103ec:	08010a84 	.word	0x08010a84
 80103f0:	00f42400 	.word	0x00f42400

080103f4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80103f4:	b580      	push	{r7, lr}
 80103f6:	b082      	sub	sp, #8
 80103f8:	af00      	add	r7, sp, #0
 80103fa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80103fc:	687b      	ldr	r3, [r7, #4]
 80103fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010400:	2201      	movs	r2, #1
 8010402:	4013      	ands	r3, r2
 8010404:	d00b      	beq.n	801041e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8010406:	687b      	ldr	r3, [r7, #4]
 8010408:	681b      	ldr	r3, [r3, #0]
 801040a:	685b      	ldr	r3, [r3, #4]
 801040c:	4a4a      	ldr	r2, [pc, #296]	; (8010538 <UART_AdvFeatureConfig+0x144>)
 801040e:	4013      	ands	r3, r2
 8010410:	0019      	movs	r1, r3
 8010412:	687b      	ldr	r3, [r7, #4]
 8010414:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010416:	687b      	ldr	r3, [r7, #4]
 8010418:	681b      	ldr	r3, [r3, #0]
 801041a:	430a      	orrs	r2, r1
 801041c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 801041e:	687b      	ldr	r3, [r7, #4]
 8010420:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010422:	2202      	movs	r2, #2
 8010424:	4013      	ands	r3, r2
 8010426:	d00b      	beq.n	8010440 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8010428:	687b      	ldr	r3, [r7, #4]
 801042a:	681b      	ldr	r3, [r3, #0]
 801042c:	685b      	ldr	r3, [r3, #4]
 801042e:	4a43      	ldr	r2, [pc, #268]	; (801053c <UART_AdvFeatureConfig+0x148>)
 8010430:	4013      	ands	r3, r2
 8010432:	0019      	movs	r1, r3
 8010434:	687b      	ldr	r3, [r7, #4]
 8010436:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8010438:	687b      	ldr	r3, [r7, #4]
 801043a:	681b      	ldr	r3, [r3, #0]
 801043c:	430a      	orrs	r2, r1
 801043e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8010440:	687b      	ldr	r3, [r7, #4]
 8010442:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010444:	2204      	movs	r2, #4
 8010446:	4013      	ands	r3, r2
 8010448:	d00b      	beq.n	8010462 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 801044a:	687b      	ldr	r3, [r7, #4]
 801044c:	681b      	ldr	r3, [r3, #0]
 801044e:	685b      	ldr	r3, [r3, #4]
 8010450:	4a3b      	ldr	r2, [pc, #236]	; (8010540 <UART_AdvFeatureConfig+0x14c>)
 8010452:	4013      	ands	r3, r2
 8010454:	0019      	movs	r1, r3
 8010456:	687b      	ldr	r3, [r7, #4]
 8010458:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 801045a:	687b      	ldr	r3, [r7, #4]
 801045c:	681b      	ldr	r3, [r3, #0]
 801045e:	430a      	orrs	r2, r1
 8010460:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8010462:	687b      	ldr	r3, [r7, #4]
 8010464:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010466:	2208      	movs	r2, #8
 8010468:	4013      	ands	r3, r2
 801046a:	d00b      	beq.n	8010484 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 801046c:	687b      	ldr	r3, [r7, #4]
 801046e:	681b      	ldr	r3, [r3, #0]
 8010470:	685b      	ldr	r3, [r3, #4]
 8010472:	4a34      	ldr	r2, [pc, #208]	; (8010544 <UART_AdvFeatureConfig+0x150>)
 8010474:	4013      	ands	r3, r2
 8010476:	0019      	movs	r1, r3
 8010478:	687b      	ldr	r3, [r7, #4]
 801047a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 801047c:	687b      	ldr	r3, [r7, #4]
 801047e:	681b      	ldr	r3, [r3, #0]
 8010480:	430a      	orrs	r2, r1
 8010482:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8010484:	687b      	ldr	r3, [r7, #4]
 8010486:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010488:	2210      	movs	r2, #16
 801048a:	4013      	ands	r3, r2
 801048c:	d00b      	beq.n	80104a6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 801048e:	687b      	ldr	r3, [r7, #4]
 8010490:	681b      	ldr	r3, [r3, #0]
 8010492:	689b      	ldr	r3, [r3, #8]
 8010494:	4a2c      	ldr	r2, [pc, #176]	; (8010548 <UART_AdvFeatureConfig+0x154>)
 8010496:	4013      	ands	r3, r2
 8010498:	0019      	movs	r1, r3
 801049a:	687b      	ldr	r3, [r7, #4]
 801049c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 801049e:	687b      	ldr	r3, [r7, #4]
 80104a0:	681b      	ldr	r3, [r3, #0]
 80104a2:	430a      	orrs	r2, r1
 80104a4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80104a6:	687b      	ldr	r3, [r7, #4]
 80104a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80104aa:	2220      	movs	r2, #32
 80104ac:	4013      	ands	r3, r2
 80104ae:	d00b      	beq.n	80104c8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80104b0:	687b      	ldr	r3, [r7, #4]
 80104b2:	681b      	ldr	r3, [r3, #0]
 80104b4:	689b      	ldr	r3, [r3, #8]
 80104b6:	4a25      	ldr	r2, [pc, #148]	; (801054c <UART_AdvFeatureConfig+0x158>)
 80104b8:	4013      	ands	r3, r2
 80104ba:	0019      	movs	r1, r3
 80104bc:	687b      	ldr	r3, [r7, #4]
 80104be:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80104c0:	687b      	ldr	r3, [r7, #4]
 80104c2:	681b      	ldr	r3, [r3, #0]
 80104c4:	430a      	orrs	r2, r1
 80104c6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80104c8:	687b      	ldr	r3, [r7, #4]
 80104ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80104cc:	2240      	movs	r2, #64	; 0x40
 80104ce:	4013      	ands	r3, r2
 80104d0:	d01d      	beq.n	801050e <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80104d2:	687b      	ldr	r3, [r7, #4]
 80104d4:	681b      	ldr	r3, [r3, #0]
 80104d6:	685b      	ldr	r3, [r3, #4]
 80104d8:	4a1d      	ldr	r2, [pc, #116]	; (8010550 <UART_AdvFeatureConfig+0x15c>)
 80104da:	4013      	ands	r3, r2
 80104dc:	0019      	movs	r1, r3
 80104de:	687b      	ldr	r3, [r7, #4]
 80104e0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80104e2:	687b      	ldr	r3, [r7, #4]
 80104e4:	681b      	ldr	r3, [r3, #0]
 80104e6:	430a      	orrs	r2, r1
 80104e8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80104ea:	687b      	ldr	r3, [r7, #4]
 80104ec:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80104ee:	2380      	movs	r3, #128	; 0x80
 80104f0:	035b      	lsls	r3, r3, #13
 80104f2:	429a      	cmp	r2, r3
 80104f4:	d10b      	bne.n	801050e <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80104f6:	687b      	ldr	r3, [r7, #4]
 80104f8:	681b      	ldr	r3, [r3, #0]
 80104fa:	685b      	ldr	r3, [r3, #4]
 80104fc:	4a15      	ldr	r2, [pc, #84]	; (8010554 <UART_AdvFeatureConfig+0x160>)
 80104fe:	4013      	ands	r3, r2
 8010500:	0019      	movs	r1, r3
 8010502:	687b      	ldr	r3, [r7, #4]
 8010504:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8010506:	687b      	ldr	r3, [r7, #4]
 8010508:	681b      	ldr	r3, [r3, #0]
 801050a:	430a      	orrs	r2, r1
 801050c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 801050e:	687b      	ldr	r3, [r7, #4]
 8010510:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010512:	2280      	movs	r2, #128	; 0x80
 8010514:	4013      	ands	r3, r2
 8010516:	d00b      	beq.n	8010530 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8010518:	687b      	ldr	r3, [r7, #4]
 801051a:	681b      	ldr	r3, [r3, #0]
 801051c:	685b      	ldr	r3, [r3, #4]
 801051e:	4a0e      	ldr	r2, [pc, #56]	; (8010558 <UART_AdvFeatureConfig+0x164>)
 8010520:	4013      	ands	r3, r2
 8010522:	0019      	movs	r1, r3
 8010524:	687b      	ldr	r3, [r7, #4]
 8010526:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8010528:	687b      	ldr	r3, [r7, #4]
 801052a:	681b      	ldr	r3, [r3, #0]
 801052c:	430a      	orrs	r2, r1
 801052e:	605a      	str	r2, [r3, #4]
  }
}
 8010530:	46c0      	nop			; (mov r8, r8)
 8010532:	46bd      	mov	sp, r7
 8010534:	b002      	add	sp, #8
 8010536:	bd80      	pop	{r7, pc}
 8010538:	fffdffff 	.word	0xfffdffff
 801053c:	fffeffff 	.word	0xfffeffff
 8010540:	fffbffff 	.word	0xfffbffff
 8010544:	ffff7fff 	.word	0xffff7fff
 8010548:	ffffefff 	.word	0xffffefff
 801054c:	ffffdfff 	.word	0xffffdfff
 8010550:	ffefffff 	.word	0xffefffff
 8010554:	ff9fffff 	.word	0xff9fffff
 8010558:	fff7ffff 	.word	0xfff7ffff

0801055c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 801055c:	b580      	push	{r7, lr}
 801055e:	b086      	sub	sp, #24
 8010560:	af02      	add	r7, sp, #8
 8010562:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010564:	687b      	ldr	r3, [r7, #4]
 8010566:	228c      	movs	r2, #140	; 0x8c
 8010568:	2100      	movs	r1, #0
 801056a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 801056c:	f7fe faac 	bl	800eac8 <HAL_GetTick>
 8010570:	0003      	movs	r3, r0
 8010572:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8010574:	687b      	ldr	r3, [r7, #4]
 8010576:	681b      	ldr	r3, [r3, #0]
 8010578:	681b      	ldr	r3, [r3, #0]
 801057a:	2208      	movs	r2, #8
 801057c:	4013      	ands	r3, r2
 801057e:	2b08      	cmp	r3, #8
 8010580:	d10c      	bne.n	801059c <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8010582:	68fb      	ldr	r3, [r7, #12]
 8010584:	2280      	movs	r2, #128	; 0x80
 8010586:	0391      	lsls	r1, r2, #14
 8010588:	6878      	ldr	r0, [r7, #4]
 801058a:	4a18      	ldr	r2, [pc, #96]	; (80105ec <UART_CheckIdleState+0x90>)
 801058c:	9200      	str	r2, [sp, #0]
 801058e:	2200      	movs	r2, #0
 8010590:	f000 f82e 	bl	80105f0 <UART_WaitOnFlagUntilTimeout>
 8010594:	1e03      	subs	r3, r0, #0
 8010596:	d001      	beq.n	801059c <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8010598:	2303      	movs	r3, #3
 801059a:	e023      	b.n	80105e4 <UART_CheckIdleState+0x88>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 801059c:	687b      	ldr	r3, [r7, #4]
 801059e:	681b      	ldr	r3, [r3, #0]
 80105a0:	681b      	ldr	r3, [r3, #0]
 80105a2:	2204      	movs	r2, #4
 80105a4:	4013      	ands	r3, r2
 80105a6:	2b04      	cmp	r3, #4
 80105a8:	d10c      	bne.n	80105c4 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80105aa:	68fb      	ldr	r3, [r7, #12]
 80105ac:	2280      	movs	r2, #128	; 0x80
 80105ae:	03d1      	lsls	r1, r2, #15
 80105b0:	6878      	ldr	r0, [r7, #4]
 80105b2:	4a0e      	ldr	r2, [pc, #56]	; (80105ec <UART_CheckIdleState+0x90>)
 80105b4:	9200      	str	r2, [sp, #0]
 80105b6:	2200      	movs	r2, #0
 80105b8:	f000 f81a 	bl	80105f0 <UART_WaitOnFlagUntilTimeout>
 80105bc:	1e03      	subs	r3, r0, #0
 80105be:	d001      	beq.n	80105c4 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80105c0:	2303      	movs	r3, #3
 80105c2:	e00f      	b.n	80105e4 <UART_CheckIdleState+0x88>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80105c4:	687b      	ldr	r3, [r7, #4]
 80105c6:	2284      	movs	r2, #132	; 0x84
 80105c8:	2120      	movs	r1, #32
 80105ca:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 80105cc:	687b      	ldr	r3, [r7, #4]
 80105ce:	2288      	movs	r2, #136	; 0x88
 80105d0:	2120      	movs	r1, #32
 80105d2:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80105d4:	687b      	ldr	r3, [r7, #4]
 80105d6:	2200      	movs	r2, #0
 80105d8:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 80105da:	687b      	ldr	r3, [r7, #4]
 80105dc:	2280      	movs	r2, #128	; 0x80
 80105de:	2100      	movs	r1, #0
 80105e0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80105e2:	2300      	movs	r3, #0
}
 80105e4:	0018      	movs	r0, r3
 80105e6:	46bd      	mov	sp, r7
 80105e8:	b004      	add	sp, #16
 80105ea:	bd80      	pop	{r7, pc}
 80105ec:	01ffffff 	.word	0x01ffffff

080105f0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80105f0:	b580      	push	{r7, lr}
 80105f2:	b094      	sub	sp, #80	; 0x50
 80105f4:	af00      	add	r7, sp, #0
 80105f6:	60f8      	str	r0, [r7, #12]
 80105f8:	60b9      	str	r1, [r7, #8]
 80105fa:	603b      	str	r3, [r7, #0]
 80105fc:	1dfb      	adds	r3, r7, #7
 80105fe:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8010600:	e0a7      	b.n	8010752 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8010602:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8010604:	3301      	adds	r3, #1
 8010606:	d100      	bne.n	801060a <UART_WaitOnFlagUntilTimeout+0x1a>
 8010608:	e0a3      	b.n	8010752 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 801060a:	f7fe fa5d 	bl	800eac8 <HAL_GetTick>
 801060e:	0002      	movs	r2, r0
 8010610:	683b      	ldr	r3, [r7, #0]
 8010612:	1ad3      	subs	r3, r2, r3
 8010614:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8010616:	429a      	cmp	r2, r3
 8010618:	d302      	bcc.n	8010620 <UART_WaitOnFlagUntilTimeout+0x30>
 801061a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 801061c:	2b00      	cmp	r3, #0
 801061e:	d13f      	bne.n	80106a0 <UART_WaitOnFlagUntilTimeout+0xb0>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8010620:	f3ef 8310 	mrs	r3, PRIMASK
 8010624:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8010626:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8010628:	647b      	str	r3, [r7, #68]	; 0x44
 801062a:	2301      	movs	r3, #1
 801062c:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801062e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010630:	f383 8810 	msr	PRIMASK, r3
}
 8010634:	46c0      	nop			; (mov r8, r8)
 8010636:	68fb      	ldr	r3, [r7, #12]
 8010638:	681b      	ldr	r3, [r3, #0]
 801063a:	681a      	ldr	r2, [r3, #0]
 801063c:	68fb      	ldr	r3, [r7, #12]
 801063e:	681b      	ldr	r3, [r3, #0]
 8010640:	494e      	ldr	r1, [pc, #312]	; (801077c <UART_WaitOnFlagUntilTimeout+0x18c>)
 8010642:	400a      	ands	r2, r1
 8010644:	601a      	str	r2, [r3, #0]
 8010646:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010648:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801064a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801064c:	f383 8810 	msr	PRIMASK, r3
}
 8010650:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8010652:	f3ef 8310 	mrs	r3, PRIMASK
 8010656:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8010658:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801065a:	643b      	str	r3, [r7, #64]	; 0x40
 801065c:	2301      	movs	r3, #1
 801065e:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8010660:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010662:	f383 8810 	msr	PRIMASK, r3
}
 8010666:	46c0      	nop			; (mov r8, r8)
 8010668:	68fb      	ldr	r3, [r7, #12]
 801066a:	681b      	ldr	r3, [r3, #0]
 801066c:	689a      	ldr	r2, [r3, #8]
 801066e:	68fb      	ldr	r3, [r7, #12]
 8010670:	681b      	ldr	r3, [r3, #0]
 8010672:	2101      	movs	r1, #1
 8010674:	438a      	bics	r2, r1
 8010676:	609a      	str	r2, [r3, #8]
 8010678:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801067a:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801067c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801067e:	f383 8810 	msr	PRIMASK, r3
}
 8010682:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8010684:	68fb      	ldr	r3, [r7, #12]
 8010686:	2284      	movs	r2, #132	; 0x84
 8010688:	2120      	movs	r1, #32
 801068a:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 801068c:	68fb      	ldr	r3, [r7, #12]
 801068e:	2288      	movs	r2, #136	; 0x88
 8010690:	2120      	movs	r1, #32
 8010692:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 8010694:	68fb      	ldr	r3, [r7, #12]
 8010696:	2280      	movs	r2, #128	; 0x80
 8010698:	2100      	movs	r1, #0
 801069a:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 801069c:	2303      	movs	r3, #3
 801069e:	e069      	b.n	8010774 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80106a0:	68fb      	ldr	r3, [r7, #12]
 80106a2:	681b      	ldr	r3, [r3, #0]
 80106a4:	681b      	ldr	r3, [r3, #0]
 80106a6:	2204      	movs	r2, #4
 80106a8:	4013      	ands	r3, r2
 80106aa:	d052      	beq.n	8010752 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80106ac:	68fb      	ldr	r3, [r7, #12]
 80106ae:	681b      	ldr	r3, [r3, #0]
 80106b0:	69da      	ldr	r2, [r3, #28]
 80106b2:	2380      	movs	r3, #128	; 0x80
 80106b4:	011b      	lsls	r3, r3, #4
 80106b6:	401a      	ands	r2, r3
 80106b8:	2380      	movs	r3, #128	; 0x80
 80106ba:	011b      	lsls	r3, r3, #4
 80106bc:	429a      	cmp	r2, r3
 80106be:	d148      	bne.n	8010752 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80106c0:	68fb      	ldr	r3, [r7, #12]
 80106c2:	681b      	ldr	r3, [r3, #0]
 80106c4:	2280      	movs	r2, #128	; 0x80
 80106c6:	0112      	lsls	r2, r2, #4
 80106c8:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80106ca:	f3ef 8310 	mrs	r3, PRIMASK
 80106ce:	613b      	str	r3, [r7, #16]
  return(result);
 80106d0:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80106d2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80106d4:	2301      	movs	r3, #1
 80106d6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80106d8:	697b      	ldr	r3, [r7, #20]
 80106da:	f383 8810 	msr	PRIMASK, r3
}
 80106de:	46c0      	nop			; (mov r8, r8)
 80106e0:	68fb      	ldr	r3, [r7, #12]
 80106e2:	681b      	ldr	r3, [r3, #0]
 80106e4:	681a      	ldr	r2, [r3, #0]
 80106e6:	68fb      	ldr	r3, [r7, #12]
 80106e8:	681b      	ldr	r3, [r3, #0]
 80106ea:	4924      	ldr	r1, [pc, #144]	; (801077c <UART_WaitOnFlagUntilTimeout+0x18c>)
 80106ec:	400a      	ands	r2, r1
 80106ee:	601a      	str	r2, [r3, #0]
 80106f0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80106f2:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80106f4:	69bb      	ldr	r3, [r7, #24]
 80106f6:	f383 8810 	msr	PRIMASK, r3
}
 80106fa:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80106fc:	f3ef 8310 	mrs	r3, PRIMASK
 8010700:	61fb      	str	r3, [r7, #28]
  return(result);
 8010702:	69fb      	ldr	r3, [r7, #28]
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010704:	64bb      	str	r3, [r7, #72]	; 0x48
 8010706:	2301      	movs	r3, #1
 8010708:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801070a:	6a3b      	ldr	r3, [r7, #32]
 801070c:	f383 8810 	msr	PRIMASK, r3
}
 8010710:	46c0      	nop			; (mov r8, r8)
 8010712:	68fb      	ldr	r3, [r7, #12]
 8010714:	681b      	ldr	r3, [r3, #0]
 8010716:	689a      	ldr	r2, [r3, #8]
 8010718:	68fb      	ldr	r3, [r7, #12]
 801071a:	681b      	ldr	r3, [r3, #0]
 801071c:	2101      	movs	r1, #1
 801071e:	438a      	bics	r2, r1
 8010720:	609a      	str	r2, [r3, #8]
 8010722:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8010724:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8010726:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010728:	f383 8810 	msr	PRIMASK, r3
}
 801072c:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 801072e:	68fb      	ldr	r3, [r7, #12]
 8010730:	2284      	movs	r2, #132	; 0x84
 8010732:	2120      	movs	r1, #32
 8010734:	5099      	str	r1, [r3, r2]
          huart->RxState = HAL_UART_STATE_READY;
 8010736:	68fb      	ldr	r3, [r7, #12]
 8010738:	2288      	movs	r2, #136	; 0x88
 801073a:	2120      	movs	r1, #32
 801073c:	5099      	str	r1, [r3, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 801073e:	68fb      	ldr	r3, [r7, #12]
 8010740:	228c      	movs	r2, #140	; 0x8c
 8010742:	2120      	movs	r1, #32
 8010744:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8010746:	68fb      	ldr	r3, [r7, #12]
 8010748:	2280      	movs	r2, #128	; 0x80
 801074a:	2100      	movs	r1, #0
 801074c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 801074e:	2303      	movs	r3, #3
 8010750:	e010      	b.n	8010774 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8010752:	68fb      	ldr	r3, [r7, #12]
 8010754:	681b      	ldr	r3, [r3, #0]
 8010756:	69db      	ldr	r3, [r3, #28]
 8010758:	68ba      	ldr	r2, [r7, #8]
 801075a:	4013      	ands	r3, r2
 801075c:	68ba      	ldr	r2, [r7, #8]
 801075e:	1ad3      	subs	r3, r2, r3
 8010760:	425a      	negs	r2, r3
 8010762:	4153      	adcs	r3, r2
 8010764:	b2db      	uxtb	r3, r3
 8010766:	001a      	movs	r2, r3
 8010768:	1dfb      	adds	r3, r7, #7
 801076a:	781b      	ldrb	r3, [r3, #0]
 801076c:	429a      	cmp	r2, r3
 801076e:	d100      	bne.n	8010772 <UART_WaitOnFlagUntilTimeout+0x182>
 8010770:	e747      	b.n	8010602 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8010772:	2300      	movs	r3, #0
}
 8010774:	0018      	movs	r0, r3
 8010776:	46bd      	mov	sp, r7
 8010778:	b014      	add	sp, #80	; 0x50
 801077a:	bd80      	pop	{r7, pc}
 801077c:	fffffe5f 	.word	0xfffffe5f

08010780 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8010780:	b580      	push	{r7, lr}
 8010782:	b084      	sub	sp, #16
 8010784:	af00      	add	r7, sp, #0
 8010786:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8010788:	687b      	ldr	r3, [r7, #4]
 801078a:	2280      	movs	r2, #128	; 0x80
 801078c:	5c9b      	ldrb	r3, [r3, r2]
 801078e:	2b01      	cmp	r3, #1
 8010790:	d101      	bne.n	8010796 <HAL_UARTEx_DisableFifoMode+0x16>
 8010792:	2302      	movs	r3, #2
 8010794:	e027      	b.n	80107e6 <HAL_UARTEx_DisableFifoMode+0x66>
 8010796:	687b      	ldr	r3, [r7, #4]
 8010798:	2280      	movs	r2, #128	; 0x80
 801079a:	2101      	movs	r1, #1
 801079c:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 801079e:	687b      	ldr	r3, [r7, #4]
 80107a0:	2284      	movs	r2, #132	; 0x84
 80107a2:	2124      	movs	r1, #36	; 0x24
 80107a4:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80107a6:	687b      	ldr	r3, [r7, #4]
 80107a8:	681b      	ldr	r3, [r3, #0]
 80107aa:	681b      	ldr	r3, [r3, #0]
 80107ac:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80107ae:	687b      	ldr	r3, [r7, #4]
 80107b0:	681b      	ldr	r3, [r3, #0]
 80107b2:	681a      	ldr	r2, [r3, #0]
 80107b4:	687b      	ldr	r3, [r7, #4]
 80107b6:	681b      	ldr	r3, [r3, #0]
 80107b8:	2101      	movs	r1, #1
 80107ba:	438a      	bics	r2, r1
 80107bc:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80107be:	68fb      	ldr	r3, [r7, #12]
 80107c0:	4a0b      	ldr	r2, [pc, #44]	; (80107f0 <HAL_UARTEx_DisableFifoMode+0x70>)
 80107c2:	4013      	ands	r3, r2
 80107c4:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80107c6:	687b      	ldr	r3, [r7, #4]
 80107c8:	2200      	movs	r2, #0
 80107ca:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80107cc:	687b      	ldr	r3, [r7, #4]
 80107ce:	681b      	ldr	r3, [r3, #0]
 80107d0:	68fa      	ldr	r2, [r7, #12]
 80107d2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80107d4:	687b      	ldr	r3, [r7, #4]
 80107d6:	2284      	movs	r2, #132	; 0x84
 80107d8:	2120      	movs	r1, #32
 80107da:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80107dc:	687b      	ldr	r3, [r7, #4]
 80107de:	2280      	movs	r2, #128	; 0x80
 80107e0:	2100      	movs	r1, #0
 80107e2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80107e4:	2300      	movs	r3, #0
}
 80107e6:	0018      	movs	r0, r3
 80107e8:	46bd      	mov	sp, r7
 80107ea:	b004      	add	sp, #16
 80107ec:	bd80      	pop	{r7, pc}
 80107ee:	46c0      	nop			; (mov r8, r8)
 80107f0:	dfffffff 	.word	0xdfffffff

080107f4 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80107f4:	b580      	push	{r7, lr}
 80107f6:	b084      	sub	sp, #16
 80107f8:	af00      	add	r7, sp, #0
 80107fa:	6078      	str	r0, [r7, #4]
 80107fc:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80107fe:	687b      	ldr	r3, [r7, #4]
 8010800:	2280      	movs	r2, #128	; 0x80
 8010802:	5c9b      	ldrb	r3, [r3, r2]
 8010804:	2b01      	cmp	r3, #1
 8010806:	d101      	bne.n	801080c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8010808:	2302      	movs	r3, #2
 801080a:	e02e      	b.n	801086a <HAL_UARTEx_SetTxFifoThreshold+0x76>
 801080c:	687b      	ldr	r3, [r7, #4]
 801080e:	2280      	movs	r2, #128	; 0x80
 8010810:	2101      	movs	r1, #1
 8010812:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8010814:	687b      	ldr	r3, [r7, #4]
 8010816:	2284      	movs	r2, #132	; 0x84
 8010818:	2124      	movs	r1, #36	; 0x24
 801081a:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 801081c:	687b      	ldr	r3, [r7, #4]
 801081e:	681b      	ldr	r3, [r3, #0]
 8010820:	681b      	ldr	r3, [r3, #0]
 8010822:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8010824:	687b      	ldr	r3, [r7, #4]
 8010826:	681b      	ldr	r3, [r3, #0]
 8010828:	681a      	ldr	r2, [r3, #0]
 801082a:	687b      	ldr	r3, [r7, #4]
 801082c:	681b      	ldr	r3, [r3, #0]
 801082e:	2101      	movs	r1, #1
 8010830:	438a      	bics	r2, r1
 8010832:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8010834:	687b      	ldr	r3, [r7, #4]
 8010836:	681b      	ldr	r3, [r3, #0]
 8010838:	689b      	ldr	r3, [r3, #8]
 801083a:	00db      	lsls	r3, r3, #3
 801083c:	08d9      	lsrs	r1, r3, #3
 801083e:	687b      	ldr	r3, [r7, #4]
 8010840:	681b      	ldr	r3, [r3, #0]
 8010842:	683a      	ldr	r2, [r7, #0]
 8010844:	430a      	orrs	r2, r1
 8010846:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8010848:	687b      	ldr	r3, [r7, #4]
 801084a:	0018      	movs	r0, r3
 801084c:	f000 f854 	bl	80108f8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8010850:	687b      	ldr	r3, [r7, #4]
 8010852:	681b      	ldr	r3, [r3, #0]
 8010854:	68fa      	ldr	r2, [r7, #12]
 8010856:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8010858:	687b      	ldr	r3, [r7, #4]
 801085a:	2284      	movs	r2, #132	; 0x84
 801085c:	2120      	movs	r1, #32
 801085e:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8010860:	687b      	ldr	r3, [r7, #4]
 8010862:	2280      	movs	r2, #128	; 0x80
 8010864:	2100      	movs	r1, #0
 8010866:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8010868:	2300      	movs	r3, #0
}
 801086a:	0018      	movs	r0, r3
 801086c:	46bd      	mov	sp, r7
 801086e:	b004      	add	sp, #16
 8010870:	bd80      	pop	{r7, pc}
	...

08010874 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8010874:	b580      	push	{r7, lr}
 8010876:	b084      	sub	sp, #16
 8010878:	af00      	add	r7, sp, #0
 801087a:	6078      	str	r0, [r7, #4]
 801087c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 801087e:	687b      	ldr	r3, [r7, #4]
 8010880:	2280      	movs	r2, #128	; 0x80
 8010882:	5c9b      	ldrb	r3, [r3, r2]
 8010884:	2b01      	cmp	r3, #1
 8010886:	d101      	bne.n	801088c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8010888:	2302      	movs	r3, #2
 801088a:	e02f      	b.n	80108ec <HAL_UARTEx_SetRxFifoThreshold+0x78>
 801088c:	687b      	ldr	r3, [r7, #4]
 801088e:	2280      	movs	r2, #128	; 0x80
 8010890:	2101      	movs	r1, #1
 8010892:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8010894:	687b      	ldr	r3, [r7, #4]
 8010896:	2284      	movs	r2, #132	; 0x84
 8010898:	2124      	movs	r1, #36	; 0x24
 801089a:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 801089c:	687b      	ldr	r3, [r7, #4]
 801089e:	681b      	ldr	r3, [r3, #0]
 80108a0:	681b      	ldr	r3, [r3, #0]
 80108a2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80108a4:	687b      	ldr	r3, [r7, #4]
 80108a6:	681b      	ldr	r3, [r3, #0]
 80108a8:	681a      	ldr	r2, [r3, #0]
 80108aa:	687b      	ldr	r3, [r7, #4]
 80108ac:	681b      	ldr	r3, [r3, #0]
 80108ae:	2101      	movs	r1, #1
 80108b0:	438a      	bics	r2, r1
 80108b2:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80108b4:	687b      	ldr	r3, [r7, #4]
 80108b6:	681b      	ldr	r3, [r3, #0]
 80108b8:	689b      	ldr	r3, [r3, #8]
 80108ba:	4a0e      	ldr	r2, [pc, #56]	; (80108f4 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 80108bc:	4013      	ands	r3, r2
 80108be:	0019      	movs	r1, r3
 80108c0:	687b      	ldr	r3, [r7, #4]
 80108c2:	681b      	ldr	r3, [r3, #0]
 80108c4:	683a      	ldr	r2, [r7, #0]
 80108c6:	430a      	orrs	r2, r1
 80108c8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80108ca:	687b      	ldr	r3, [r7, #4]
 80108cc:	0018      	movs	r0, r3
 80108ce:	f000 f813 	bl	80108f8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80108d2:	687b      	ldr	r3, [r7, #4]
 80108d4:	681b      	ldr	r3, [r3, #0]
 80108d6:	68fa      	ldr	r2, [r7, #12]
 80108d8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80108da:	687b      	ldr	r3, [r7, #4]
 80108dc:	2284      	movs	r2, #132	; 0x84
 80108de:	2120      	movs	r1, #32
 80108e0:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80108e2:	687b      	ldr	r3, [r7, #4]
 80108e4:	2280      	movs	r2, #128	; 0x80
 80108e6:	2100      	movs	r1, #0
 80108e8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80108ea:	2300      	movs	r3, #0
}
 80108ec:	0018      	movs	r0, r3
 80108ee:	46bd      	mov	sp, r7
 80108f0:	b004      	add	sp, #16
 80108f2:	bd80      	pop	{r7, pc}
 80108f4:	f1ffffff 	.word	0xf1ffffff

080108f8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80108f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80108fa:	b085      	sub	sp, #20
 80108fc:	af00      	add	r7, sp, #0
 80108fe:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8010900:	687b      	ldr	r3, [r7, #4]
 8010902:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8010904:	2b00      	cmp	r3, #0
 8010906:	d108      	bne.n	801091a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8010908:	687b      	ldr	r3, [r7, #4]
 801090a:	226a      	movs	r2, #106	; 0x6a
 801090c:	2101      	movs	r1, #1
 801090e:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8010910:	687b      	ldr	r3, [r7, #4]
 8010912:	2268      	movs	r2, #104	; 0x68
 8010914:	2101      	movs	r1, #1
 8010916:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8010918:	e043      	b.n	80109a2 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 801091a:	260f      	movs	r6, #15
 801091c:	19bb      	adds	r3, r7, r6
 801091e:	2208      	movs	r2, #8
 8010920:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8010922:	200e      	movs	r0, #14
 8010924:	183b      	adds	r3, r7, r0
 8010926:	2208      	movs	r2, #8
 8010928:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 801092a:	687b      	ldr	r3, [r7, #4]
 801092c:	681b      	ldr	r3, [r3, #0]
 801092e:	689b      	ldr	r3, [r3, #8]
 8010930:	0e5b      	lsrs	r3, r3, #25
 8010932:	b2da      	uxtb	r2, r3
 8010934:	240d      	movs	r4, #13
 8010936:	193b      	adds	r3, r7, r4
 8010938:	2107      	movs	r1, #7
 801093a:	400a      	ands	r2, r1
 801093c:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 801093e:	687b      	ldr	r3, [r7, #4]
 8010940:	681b      	ldr	r3, [r3, #0]
 8010942:	689b      	ldr	r3, [r3, #8]
 8010944:	0f5b      	lsrs	r3, r3, #29
 8010946:	b2da      	uxtb	r2, r3
 8010948:	250c      	movs	r5, #12
 801094a:	197b      	adds	r3, r7, r5
 801094c:	2107      	movs	r1, #7
 801094e:	400a      	ands	r2, r1
 8010950:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8010952:	183b      	adds	r3, r7, r0
 8010954:	781b      	ldrb	r3, [r3, #0]
 8010956:	197a      	adds	r2, r7, r5
 8010958:	7812      	ldrb	r2, [r2, #0]
 801095a:	4914      	ldr	r1, [pc, #80]	; (80109ac <UARTEx_SetNbDataToProcess+0xb4>)
 801095c:	5c8a      	ldrb	r2, [r1, r2]
 801095e:	435a      	muls	r2, r3
 8010960:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8010962:	197b      	adds	r3, r7, r5
 8010964:	781b      	ldrb	r3, [r3, #0]
 8010966:	4a12      	ldr	r2, [pc, #72]	; (80109b0 <UARTEx_SetNbDataToProcess+0xb8>)
 8010968:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 801096a:	0019      	movs	r1, r3
 801096c:	f7fd fc54 	bl	800e218 <__divsi3>
 8010970:	0003      	movs	r3, r0
 8010972:	b299      	uxth	r1, r3
 8010974:	687b      	ldr	r3, [r7, #4]
 8010976:	226a      	movs	r2, #106	; 0x6a
 8010978:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 801097a:	19bb      	adds	r3, r7, r6
 801097c:	781b      	ldrb	r3, [r3, #0]
 801097e:	193a      	adds	r2, r7, r4
 8010980:	7812      	ldrb	r2, [r2, #0]
 8010982:	490a      	ldr	r1, [pc, #40]	; (80109ac <UARTEx_SetNbDataToProcess+0xb4>)
 8010984:	5c8a      	ldrb	r2, [r1, r2]
 8010986:	435a      	muls	r2, r3
 8010988:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 801098a:	193b      	adds	r3, r7, r4
 801098c:	781b      	ldrb	r3, [r3, #0]
 801098e:	4a08      	ldr	r2, [pc, #32]	; (80109b0 <UARTEx_SetNbDataToProcess+0xb8>)
 8010990:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8010992:	0019      	movs	r1, r3
 8010994:	f7fd fc40 	bl	800e218 <__divsi3>
 8010998:	0003      	movs	r3, r0
 801099a:	b299      	uxth	r1, r3
 801099c:	687b      	ldr	r3, [r7, #4]
 801099e:	2268      	movs	r2, #104	; 0x68
 80109a0:	5299      	strh	r1, [r3, r2]
}
 80109a2:	46c0      	nop			; (mov r8, r8)
 80109a4:	46bd      	mov	sp, r7
 80109a6:	b005      	add	sp, #20
 80109a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80109aa:	46c0      	nop			; (mov r8, r8)
 80109ac:	08010a9c 	.word	0x08010a9c
 80109b0:	08010aa4 	.word	0x08010aa4

080109b4 <__libc_init_array>:
 80109b4:	b570      	push	{r4, r5, r6, lr}
 80109b6:	2600      	movs	r6, #0
 80109b8:	4d0c      	ldr	r5, [pc, #48]	; (80109ec <__libc_init_array+0x38>)
 80109ba:	4c0d      	ldr	r4, [pc, #52]	; (80109f0 <__libc_init_array+0x3c>)
 80109bc:	1b64      	subs	r4, r4, r5
 80109be:	10a4      	asrs	r4, r4, #2
 80109c0:	42a6      	cmp	r6, r4
 80109c2:	d109      	bne.n	80109d8 <__libc_init_array+0x24>
 80109c4:	2600      	movs	r6, #0
 80109c6:	f000 f821 	bl	8010a0c <_init>
 80109ca:	4d0a      	ldr	r5, [pc, #40]	; (80109f4 <__libc_init_array+0x40>)
 80109cc:	4c0a      	ldr	r4, [pc, #40]	; (80109f8 <__libc_init_array+0x44>)
 80109ce:	1b64      	subs	r4, r4, r5
 80109d0:	10a4      	asrs	r4, r4, #2
 80109d2:	42a6      	cmp	r6, r4
 80109d4:	d105      	bne.n	80109e2 <__libc_init_array+0x2e>
 80109d6:	bd70      	pop	{r4, r5, r6, pc}
 80109d8:	00b3      	lsls	r3, r6, #2
 80109da:	58eb      	ldr	r3, [r5, r3]
 80109dc:	4798      	blx	r3
 80109de:	3601      	adds	r6, #1
 80109e0:	e7ee      	b.n	80109c0 <__libc_init_array+0xc>
 80109e2:	00b3      	lsls	r3, r6, #2
 80109e4:	58eb      	ldr	r3, [r5, r3]
 80109e6:	4798      	blx	r3
 80109e8:	3601      	adds	r6, #1
 80109ea:	e7f2      	b.n	80109d2 <__libc_init_array+0x1e>
 80109ec:	08010ab4 	.word	0x08010ab4
 80109f0:	08010ab4 	.word	0x08010ab4
 80109f4:	08010ab4 	.word	0x08010ab4
 80109f8:	08010ab8 	.word	0x08010ab8

080109fc <memset>:
 80109fc:	0003      	movs	r3, r0
 80109fe:	1882      	adds	r2, r0, r2
 8010a00:	4293      	cmp	r3, r2
 8010a02:	d100      	bne.n	8010a06 <memset+0xa>
 8010a04:	4770      	bx	lr
 8010a06:	7019      	strb	r1, [r3, #0]
 8010a08:	3301      	adds	r3, #1
 8010a0a:	e7f9      	b.n	8010a00 <memset+0x4>

08010a0c <_init>:
 8010a0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010a0e:	46c0      	nop			; (mov r8, r8)
 8010a10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010a12:	bc08      	pop	{r3}
 8010a14:	469e      	mov	lr, r3
 8010a16:	4770      	bx	lr

08010a18 <_fini>:
 8010a18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010a1a:	46c0      	nop			; (mov r8, r8)
 8010a1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010a1e:	bc08      	pop	{r3}
 8010a20:	469e      	mov	lr, r3
 8010a22:	4770      	bx	lr
