INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/week5/project_1/project_1.ip_user_files/bd/BRAM/ip/BRAM_blk_mem_gen_0_0/sim/BRAM_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/week5/project_1/project_1.ip_user_files/bd/BRAM/sim/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/week5/project_1/project_1.srcs/sources_1/new/seq_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SR_latch
INFO: [VRFC 10-311] analyzing module D_latch
INFO: [VRFC 10-311] analyzing module master_slaveDFF
INFO: [VRFC 10-311] analyzing module behavioral_dff
INFO: [VRFC 10-311] analyzing module register_8
INFO: [VRFC 10-311] analyzing module top_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/week5/project_1/project_1.srcs/sim_1/new/bram_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_tb
