
---------- Begin Simulation Statistics ----------
final_tick                               2257548114500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 742812                       # Simulator instruction rate (inst/s)
host_mem_usage                                 727052                       # Number of bytes of host memory used
host_op_rate                                  1378991                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1188.95                       # Real time elapsed on the host
host_tick_rate                             1898773745                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   883166333                       # Number of instructions simulated
sim_ops                                    1639552083                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.257548                       # Number of seconds simulated
sim_ticks                                2257548114500                       # Number of ticks simulated
system.cpu.Branches                         126284669                       # Number of branches fetched
system.cpu.committedInsts                   883166333                       # Number of instructions committed
system.cpu.committedOps                    1639552083                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                       4515096229                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               4515096228.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads            631947658                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           755629841                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts    126281419                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses              630507677                       # Number of float alu accesses
system.cpu.num_fp_insts                     630507677                       # number of float instructions
system.cpu.num_fp_register_reads            758262510                       # number of times the floating registers were read
system.cpu.num_fp_register_writes           629255984                       # number of times the floating registers were written
system.cpu.num_func_calls                        1438                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses            1260794015                       # Number of integer alu accesses
system.cpu.num_int_insts                   1260794015                       # number of integer instructions
system.cpu.num_int_register_reads          2016808170                       # number of times the integer registers were read
system.cpu.num_int_register_writes          882750363                       # number of times the integer registers were written
system.cpu.num_load_insts                   250288695                       # Number of load instructions
system.cpu.num_mem_refs                     251049734                       # number of memory refs
system.cpu.num_store_insts                     761039                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                253133      0.02%      0.02% # Class of executed instruction
system.cpu.op_class::IntAlu                1008743402     61.53%     61.54% # Class of executed instruction
system.cpu.op_class::IntMult                       25      0.00%     61.54% # Class of executed instruction
system.cpu.op_class::IntDiv                      1312      0.00%     61.54% # Class of executed instruction
system.cpu.op_class::FloatAdd               125250160      7.64%     69.18% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     69.18% # Class of executed instruction
system.cpu.op_class::FloatCvt                      32      0.00%     69.18% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     69.18% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     69.18% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     69.18% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     69.18% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     69.18% # Class of executed instruction
system.cpu.op_class::SimdAdd                      920      0.00%     69.18% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     69.18% # Class of executed instruction
system.cpu.op_class::SimdAlu                  2000966      0.12%     69.30% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     69.30% # Class of executed instruction
system.cpu.op_class::SimdCvt                     1244      0.00%     69.30% # Class of executed instruction
system.cpu.op_class::SimdMisc                 1000870      0.06%     69.36% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     69.36% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     69.36% # Class of executed instruction
system.cpu.op_class::SimdShift                    376      0.00%     69.36% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     69.36% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     69.36% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     69.36% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd           125000000      7.62%     76.99% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     76.99% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     76.99% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt             1250000      0.08%     77.06% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     77.06% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     77.06% # Class of executed instruction
system.cpu.op_class::SimdFloatMult          125000000      7.62%     84.69% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     84.69% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     84.69% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     84.69% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     84.69% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     84.69% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     84.69% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     84.69% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     84.69% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     84.69% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     84.69% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     84.69% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     84.69% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     84.69% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     84.69% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     84.69% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     84.69% # Class of executed instruction
system.cpu.op_class::MemRead                    37205      0.00%     84.69% # Class of executed instruction
system.cpu.op_class::MemWrite                   10007      0.00%     84.69% # Class of executed instruction
system.cpu.op_class::FloatMemRead           250251490     15.26%     99.95% # Class of executed instruction
system.cpu.op_class::FloatMemWrite             751032      0.05%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1639552174                       # Class of executed instruction
system.cpu.workload.numSyscalls                    32                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2921384                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5875895                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     46324236                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          491                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     92649471                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            491                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data    204725441                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        204725441                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    204725441                       # number of overall hits
system.cpu.dcache.overall_hits::total       204725441                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     46324240                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       46324240                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     46324240                       # number of overall misses
system.cpu.dcache.overall_misses::total      46324240                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 792531039000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 792531039000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 792531039000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 792531039000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    251049681                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    251049681                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    251049681                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    251049681                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.184522                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.184522                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.184522                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.184522                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 17108.344120                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 17108.344120                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 17108.344120                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 17108.344120                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       641486                       # number of writebacks
system.cpu.dcache.writebacks::total            641486                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data     46324240                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     46324240                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data     46324240                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     46324240                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 746206799000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 746206799000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 746206799000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 746206799000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.184522                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.184522                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.184522                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.184522                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 16108.344120                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 16108.344120                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 16108.344120                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 16108.344120                       # average overall mshr miss latency
system.cpu.dcache.replacements               46323728                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    204277536                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       204277536                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     46011117                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      46011117                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 773400894500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 773400894500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    250288653                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    250288653                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.183832                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.183832                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 16809.000627                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 16809.000627                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data     46011117                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     46011117                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 727389777500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 727389777500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.183832                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.183832                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 15809.000627                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15809.000627                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       447905                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         447905                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       313123                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       313123                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  19130144500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  19130144500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       761028                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       761028                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.411447                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.411447                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61094.664078                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61094.664078                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       313123                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       313123                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  18817021500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  18817021500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.411447                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.411447                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60094.664078                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60094.664078                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 2257548114500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.986590                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           251049681                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          46324240                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              5.419402                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.986590                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999974                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999974                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          418                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           53                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         548423602                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        548423602                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2257548114500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   250288701                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      761039                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                     122323284                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        251000                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2257548114500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 2257548114500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2257548114500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   1260215584                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1260215584                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1260215584                       # number of overall hits
system.cpu.icache.overall_hits::total      1260215584                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          995                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            995                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          995                       # number of overall misses
system.cpu.icache.overall_misses::total           995                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     76154000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     76154000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     76154000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     76154000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1260216579                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1260216579                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1260216579                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1260216579                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 76536.683417                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76536.683417                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 76536.683417                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76536.683417                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          508                       # number of writebacks
system.cpu.icache.writebacks::total               508                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          995                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          995                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          995                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          995                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     75159000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     75159000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     75159000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     75159000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 75536.683417                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75536.683417                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 75536.683417                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75536.683417                       # average overall mshr miss latency
system.cpu.icache.replacements                    508                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1260215584                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1260215584                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          995                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           995                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     76154000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     76154000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1260216579                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1260216579                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 76536.683417                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76536.683417                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          995                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          995                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     75159000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     75159000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 75536.683417                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75536.683417                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 2257548114500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           466.969623                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1260216579                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               995                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1266549.325628                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   466.969623                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.912050                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.912050                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          487                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           60                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          358                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.951172                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2520434153                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2520434153                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2257548114500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                  1260216625                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           166                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2257548114500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 2257548114500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2257548114500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 2257548114500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   29                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data             43370695                       # number of demand (read+write) hits
system.l2.demand_hits::total                 43370724                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  29                       # number of overall hits
system.l2.overall_hits::.cpu.data            43370695                       # number of overall hits
system.l2.overall_hits::total                43370724                       # number of overall hits
system.l2.demand_misses::.cpu.inst                966                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            2953545                       # number of demand (read+write) misses
system.l2.demand_misses::total                2954511                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               966                       # number of overall misses
system.l2.overall_misses::.cpu.data           2953545                       # number of overall misses
system.l2.overall_misses::total               2954511                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     73354000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 221322207000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     221395561000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     73354000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 221322207000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    221395561000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              995                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data         46324240                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             46325235                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             995                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data        46324240                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            46325235                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.970854                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.063758                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.063778                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.970854                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.063758                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.063778                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75935.817805                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 74934.428627                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 74934.756039                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75935.817805                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 74934.428627                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 74934.756039                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              231876                       # number of writebacks
system.l2.writebacks::total                    231876                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           966                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       2953545                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2954511                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          966                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      2953545                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2954511                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     63694000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 191786757000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 191850451000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     63694000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 191786757000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 191850451000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.970854                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.063758                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.063778                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.970854                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.063758                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.063778                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65935.817805                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 64934.428627                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 64934.756039                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65935.817805                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 64934.428627                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 64934.756039                       # average overall mshr miss latency
system.l2.replacements                        2921865                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       641486                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           641486                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       641486                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       641486                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          508                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              508                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          508                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          508                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           11                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            11                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             80893                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 80893                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          232230                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              232230                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  17497958500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   17497958500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        313123                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            313123                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.741657                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.741657                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 75347.536925                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75347.536925                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       232230                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         232230                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  15175658500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  15175658500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.741657                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.741657                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 65347.536925                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65347.536925                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             29                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 29                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          966                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              966                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     73354000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     73354000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          995                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            995                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.970854                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.970854                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75935.817805                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75935.817805                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          966                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          966                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     63694000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     63694000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.970854                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.970854                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65935.817805                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65935.817805                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data      43289802                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          43289802                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data      2721315                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2721315                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data 203824248500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 203824248500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data     46011117                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      46011117                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.059145                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.059145                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74899.175031                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74899.175031                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data      2721315                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2721315                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data 176611098500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 176611098500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.059145                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.059145                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 64899.175031                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64899.175031                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 2257548114500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32730.926198                       # Cycle average of tags in use
system.l2.tags.total_refs                    92649458                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2954633                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     31.357349                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.107009                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         1.972206                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32728.846983                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000060                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.998805                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998869                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          161                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          644                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5458                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        25000                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1505                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 744150385                       # Number of tag accesses
system.l2.tags.data_accesses                744150385                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2257548114500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    231876.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       966.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2905420.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005200616500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        12934                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        12934                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             6621256                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             219099                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2954511                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     231876                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2954511                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   231876                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  48125                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.45                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2954511                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               231876                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2906385                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  12359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  12942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  12935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  12935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  12935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  12936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  12935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  12936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  12937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  12954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  12936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  12935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  12935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  12935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  12935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  12936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  12934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        12934                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     224.260940                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    136.004292                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    310.888606                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        12924     99.92%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            3      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095            4      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-31743            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         12934                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        12934                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.925158                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.921037                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.371567                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              424      3.28%      3.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              141      1.09%      4.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            12348     95.47%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               21      0.16%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         12934                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                 3080000                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               189088704                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             14840064                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     83.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      6.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  2257548039500                       # Total gap between requests
system.mem_ctrls.avgGap                     708497.76                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        61824                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    185946880                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     14838016                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 27385.462840375709                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 82366740.627002477646                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 6572624.479051828384                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          966                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      2953545                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       231876                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     24257000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  71815130250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 52901030717500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25110.77                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     24314.89                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 228143622.96                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        61824                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    189026880                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     189088704                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        61824                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        61824                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     14840064                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     14840064                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          966                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      2953545                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        2954511                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       231876                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        231876                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst        27385                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     83731053                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         83758438                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst        27385                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        27385                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      6573532                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         6573532                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      6573532                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst        27385                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     83731053                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        90331970                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              2906386                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              231844                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       146862                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       147026                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       163664                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       279689                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       281023                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       282106                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       282587                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       153257                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       145071                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       145301                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       145473                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       146005                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       146225                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       146812                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       147282                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       148003                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        12224                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        12151                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        13097                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        19364                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        19312                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        19312                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        19368                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        13959                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        12923                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        12919                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        12919                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        13049                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        13085                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        13174                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        12808                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        12180                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             17344649750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           14531930000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        71839387250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 5967.77                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           24717.77                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             2455446                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             128306                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            84.48                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           55.34                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       554474                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   362.228014                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   210.263737                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   337.003612                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       199492     35.98%     35.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       104388     18.83%     54.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        29130      5.25%     60.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        26709      4.82%     64.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        26701      4.82%     69.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        25472      4.59%     74.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895       100378     18.10%     92.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        21073      3.80%     96.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        21131      3.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       554474                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             186008704                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           14838016                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               82.394126                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                6.572624                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.70                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.64                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               82.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 2257548114500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      2331217140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      1239063705                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy    12396567960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     672268140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 178208721600.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 578498385930                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 379741940640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  1153088165115                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   510.770139                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 982000748000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  75384400000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 1200162966500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      1627755780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       865165125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     8355028080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     537957540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 178208721600.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 402897123060                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 527616688320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  1120108439505                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   496.161491                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 1367990375250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  75384400000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 814173339250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 2257548114500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2722281                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       231876                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2689508                       # Transaction distribution
system.membus.trans_dist::ReadExReq            232230                       # Transaction distribution
system.membus.trans_dist::ReadExResp           232230                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2722281                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      8830406                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total      8830406                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                8830406                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    203928768                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total    203928768                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               203928768                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2954511                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2954511    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2954511                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 2257548114500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy          6803420000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy        15607146000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp          46012112                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       873362                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          508                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        48372231                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           313123                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          313123                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           995                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     46011117                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2498                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    138972208                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total             138974706                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        96192                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port   3005806464                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total             3005902656                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         2921865                       # Total snoops (count)
system.tol2bus.snoopTraffic                  14840064                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         49247100                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000010                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.003164                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               49246607    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    493      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           49247100                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 2257548114500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        46966729500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1492500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       69486360000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
