Info: Generated by version: 17.1.2 build 304
Info: Starting: Create simulation model
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/IPs/XG/Nios.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Nios --family="Arria 10" --part=10AT115S2F45E2SG
Progress: Loading XG/Nios.qsys
Progress: Reading input file
Progress: Adding clock_in [altera_generic_component 1.0]
Progress: Parameterizing module clock_in
Progress: Adding nios2_gen2_0 [altera_generic_component 1.0]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_generic_component 1.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding reset_in [altera_generic_component 1.0]
Progress: Parameterizing module reset_in
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Nios: "Transforming system: Nios"
Info: Nios: Running transform generation_view_transform
Info: Nios: Running transform generation_view_transform took 0.000s
Info: Nios: Running transform interconnect_transform_chooser
Info: Nios: Running transform interconnect_transform_chooser took 1.222s
Info: mm_interconnect_0: Running transform interconnect_transform_chooser
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: Running transform interconnect_transform_chooser took 0.346s
Info: avalon_st_adapter: Running transform interconnect_transform_chooser
Info: avalon_st_adapter: Running transform interconnect_transform_chooser took 0.008s
Info: avalon_st_adapter_001: Running transform interconnect_transform_chooser
Info: avalon_st_adapter_001: Running transform interconnect_transform_chooser took 0.008s
Info: Nios: "Naming system components in system: Nios"
Info: Nios: "Processing generation queue"
Info: Nios: "Generating: Nios"
Info: Nios: "Generating: Nios_clock_in"
Info: Nios: "Generating: Nios_nios2_gen2_0"
Info: Nios: "Generating: Nios_onchip_memory2_0"
Info: Nios: "Generating: Nios_reset_in"
Info: Nios: "Generating: Nios_altera_mm_interconnect_171_gpud3si"
Info: Nios: "Generating: Nios_altera_irq_mapper_171_p76tqpi"
Info: Nios: "Generating: altera_reset_controller"
Info: Nios: "Generating: altera_merlin_master_translator"
Info: Nios: "Generating: altera_merlin_slave_translator"
Info: Nios: "Generating: altera_merlin_master_agent"
Info: Nios: "Generating: altera_merlin_slave_agent"
Info: Nios: "Generating: altera_avalon_sc_fifo"
Info: Nios: "Generating: Nios_altera_merlin_router_171_bvdyedq"
Info: Nios: "Generating: Nios_altera_merlin_router_171_exfq7ma"
Info: Nios: "Generating: altera_merlin_traffic_limiter"
Info: Nios: "Generating: Nios_altera_merlin_demultiplexer_171_3ssvi5a"
Info: Nios: "Generating: Nios_altera_merlin_multiplexer_171_rreylyq"
Info: Nios: "Generating: Nios_altera_merlin_demultiplexer_171_wqjhr4q"
Info: Nios: "Generating: Nios_altera_merlin_multiplexer_171_v6nl2fq"
Info: Nios: "Generating: Nios_altera_avalon_st_adapter_171_yxzsrmq"
Info: Nios: "Generating: Nios_error_adapter_171_nt3czwq"
Info: Nios: Done "Nios" with 22 modules, 26 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/ip/Nios/Nios_nios2_gen2_0/Nios_nios2_gen2_0.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/ip/Nios/Nios_clock_in/Nios_clock_in.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/ip/Nios/Nios_onchip_memory2_0/Nios_onchip_memory2_0.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/ip/Nios/Nios_reset_in/Nios_reset_in.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Nios/Nios.spd --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Nios/sim/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/ip/Nios/Nios_nios2_gen2_0/Nios_nios2_gen2_0.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/ip/Nios/Nios_clock_in/Nios_clock_in.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/ip/Nios/Nios_onchip_memory2_0/Nios_onchip_memory2_0.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/ip/Nios/Nios_reset_in/Nios_reset_in.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Nios/Nios.spd --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Nios/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in /home/dai/WorkStation/fpga/project/intel/IPs/XG/Nios/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in /home/dai/WorkStation/fpga/project/intel/IPs/XG/Nios/sim/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in /home/dai/WorkStation/fpga/project/intel/IPs/XG/Nios/sim/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in /home/dai/WorkStation/fpga/project/intel/IPs/XG/Nios/sim/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	22 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in /home/dai/WorkStation/fpga/project/intel/IPs/XG/Nios/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/dai/WorkStation/fpga/project/intel/IPs/XG/Nios/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/IPs/XG/Nios.qsys --block-symbol-file --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Nios --family="Arria 10" --part=10AT115S2F45E2SG
Progress: Loading XG/Nios.qsys
Progress: Reading input file
Progress: Adding clock_in [altera_generic_component 1.0]
Progress: Parameterizing module clock_in
Progress: Adding nios2_gen2_0 [altera_generic_component 1.0]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_generic_component 1.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding reset_in [altera_generic_component 1.0]
Progress: Parameterizing module reset_in
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Warning: Creating netlists for third-party EDA synthesis is only supported for standalone IP. Skipping greybox generation for /home/dai/WorkStation/fpga/project/intel/IPs/XG/Nios.qsys.
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/IPs/XG/Nios.qsys --synthesis=VERILOG --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Nios --family="Arria 10" --part=10AT115S2F45E2SG
Progress: Loading XG/Nios.qsys
Progress: Reading input file
Progress: Adding clock_in [altera_generic_component 1.0]
Progress: Parameterizing module clock_in
Progress: Adding nios2_gen2_0 [altera_generic_component 1.0]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_generic_component 1.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding reset_in [altera_generic_component 1.0]
Progress: Parameterizing module reset_in
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Nios: "Transforming system: Nios"
Info: Nios: Running transform generation_view_transform
Info: Nios: Running transform generation_view_transform took 0.000s
Info: Nios: Running transform interconnect_transform_chooser
Info: Nios: Running transform interconnect_transform_chooser took 0.535s
Info: mm_interconnect_0: Running transform interconnect_transform_chooser
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: Running transform interconnect_transform_chooser took 0.334s
Info: avalon_st_adapter: Running transform interconnect_transform_chooser
Info: avalon_st_adapter: Running transform interconnect_transform_chooser took 0.008s
Info: avalon_st_adapter_001: Running transform interconnect_transform_chooser
Info: avalon_st_adapter_001: Running transform interconnect_transform_chooser took 0.008s
Info: Nios: "Naming system components in system: Nios"
Info: Nios: "Processing generation queue"
Info: Nios: "Generating: Nios"
Info: Nios: "Generating: Nios_clock_in"
Info: Nios: "Generating: Nios_nios2_gen2_0"
Info: Nios: "Generating: Nios_onchip_memory2_0"
Info: Nios: "Generating: Nios_reset_in"
Info: Nios: "Generating: Nios_altera_mm_interconnect_171_gpud3si"
Info: Nios: "Generating: Nios_altera_irq_mapper_171_p76tqpi"
Info: Nios: "Generating: altera_reset_controller"
Info: Nios: "Generating: altera_merlin_master_translator"
Info: Nios: "Generating: altera_merlin_slave_translator"
Info: Nios: "Generating: altera_merlin_master_agent"
Info: Nios: "Generating: altera_merlin_slave_agent"
Info: Nios: "Generating: altera_avalon_sc_fifo"
Info: Nios: "Generating: Nios_altera_merlin_router_171_bvdyedq"
Info: Nios: "Generating: Nios_altera_merlin_router_171_exfq7ma"
Info: Nios: "Generating: altera_merlin_traffic_limiter"
Info: Nios: "Generating: Nios_altera_merlin_demultiplexer_171_3ssvi5a"
Info: Nios: "Generating: Nios_altera_merlin_multiplexer_171_rreylyq"
Info: Nios: "Generating: Nios_altera_merlin_demultiplexer_171_wqjhr4q"
Info: Nios: "Generating: Nios_altera_merlin_multiplexer_171_v6nl2fq"
Info: Nios: "Generating: Nios_altera_avalon_st_adapter_171_yxzsrmq"
Info: Nios: "Generating: Nios_error_adapter_171_nt3czwq"
Info: Nios: Done "Nios" with 22 modules, 26 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in Nios. No files generated.
Info: Finished: Generate IP Core Documentation
