0.6
2019.2
Nov  6 2019
21:57:16
D:/code_writing/ICS_2nd_semester/MIPS_Single_cycle_modified_adder2/MIPS_Single_cycle_modified_adder2.sim/sim_1/impl/func/xsim/testbench_func_impl.v,1678671049,verilog,,,,Top;adder;adder_0;alu;clkdiv;datapath;dmd;dmem;flopr;glbl;io;m7seg;mips;regfile,,,,,,,,
D:/code_writing/ICS_2nd_semester/MIPS_Single_cycle_modified_adder2/MIPS_Single_cycle_modified_adder2.srcs/sim_1/new/testbench.sv,1678088760,systemVerilog,,,,testbench,,,,,,,,
