CLK_MUX_BIG_ENDIAN,VAR_0
ioread32be,FUNC_0
readl,FUNC_1
clk_mux_readl,FUNC_2
mux,VAR_1
