vendor_name = ModelSim
source_file = 1, E:/FPGAlesson/Lesson34/logic_analysis/logic_analysis.sdc
source_file = 1, E:/FPGAlesson/Lesson34/logic_analysis/vga_ctrl.v
source_file = 1, E:/FPGAlesson/Lesson34/logic_analysis/logic_analysis.v
source_file = 1, E:/FPGAlesson/Lesson34/logic_analysis/PLL_ctrl.qip
source_file = 1, E:/FPGAlesson/Lesson34/logic_analysis/PLL_ctrl.v
source_file = 1, E:/FPGAlesson/Lesson34/logic_analysis/sampling_ctrl.v
source_file = 1, E:/FPGAlesson/Lesson34/logic_analysis/sys_ctrl.v
source_file = 1, E:/FPGAlesson/Lesson34/logic_analysis/topic_rom.qip
source_file = 1, E:/FPGAlesson/Lesson34/logic_analysis/topic_rom.v
source_file = 1, E:/FPGAlesson/Lesson34/logic_analysis/topic_rom_data.mif
source_file = 1, E:/FPGAlesson/Lesson34/logic_analysis/char_rom_data.mif
source_file = 1, E:/FPGAlesson/Lesson34/logic_analysis/char_rom.qip
source_file = 1, E:/FPGAlesson/Lesson34/logic_analysis/char_rom.v
source_file = 1, E:/FPGAlesson/Lesson34/logic_analysis/para_define.v
source_file = 1, E:/FPGAlesson/Lesson34/logic_analysis/db/logic_analysis.cbx.xml
source_file = 1, d:/altera/91/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, d:/altera/91/quartus/libraries/megafunctions/aglobal91.inc
source_file = 1, d:/altera/91/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, d:/altera/91/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, d:/altera/91/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, d:/altera/91/quartus/libraries/megafunctions/cbx.lst
source_file = 1, d:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, d:/altera/91/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, d:/altera/91/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, d:/altera/91/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, d:/altera/91/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, d:/altera/91/quartus/libraries/megafunctions/altrom.inc
source_file = 1, d:/altera/91/quartus/libraries/megafunctions/altram.inc
source_file = 1, d:/altera/91/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, d:/altera/91/quartus/libraries/megafunctions/altqpram.inc
source_file = 1, E:/FPGAlesson/Lesson34/logic_analysis/db/altsyncram_dg61.tdf
source_file = 1, E:/FPGAlesson/Lesson34/logic_analysis/db/altsyncram_fc61.tdf
design_name = logic_analysis
instance = comp, \rst_n~I , rst_n, logic_analysis, 1
instance = comp, \uut_sys_ctrl|rst_r1 , uut_sys_ctrl|rst_r1, logic_analysis, 1
instance = comp, \uut_sys_ctrl|rst_r2 , uut_sys_ctrl|rst_r2, logic_analysis, 1
instance = comp, \clk~I , clk, logic_analysis, 1
instance = comp, \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll , uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll, logic_analysis, 1
instance = comp, \uut_sys_ctrl|sysrst_nr0 , uut_sys_ctrl|sysrst_nr0, logic_analysis, 1
instance = comp, \uut_sys_ctrl|sysrst_nr1 , uut_sys_ctrl|sysrst_nr1, logic_analysis, 1
instance = comp, \uut_sys_ctrl|sysrst_nr2 , uut_sys_ctrl|sysrst_nr2, logic_analysis, 1
instance = comp, \dec_key~I , dec_key, logic_analysis, 1
instance = comp, \uut_sampling|delay[0] , uut_sampling|delay[0], logic_analysis, 1
instance = comp, \uut_sampling|delay[1] , uut_sampling|delay[1], logic_analysis, 1
instance = comp, \uut_sampling|delay[2] , uut_sampling|delay[2], logic_analysis, 1
instance = comp, \uut_sampling|delay[3] , uut_sampling|delay[3], logic_analysis, 1
instance = comp, \uut_sampling|delay[4] , uut_sampling|delay[4], logic_analysis, 1
instance = comp, \uut_sampling|delay[5] , uut_sampling|delay[5], logic_analysis, 1
instance = comp, \uut_sampling|delay[6] , uut_sampling|delay[6], logic_analysis, 1
instance = comp, \uut_sampling|delay[7] , uut_sampling|delay[7], logic_analysis, 1
instance = comp, \uut_sampling|delay[8] , uut_sampling|delay[8], logic_analysis, 1
instance = comp, \uut_sampling|delay[9] , uut_sampling|delay[9], logic_analysis, 1
instance = comp, \uut_sampling|delay[10] , uut_sampling|delay[10], logic_analysis, 1
instance = comp, \uut_sampling|delay[11] , uut_sampling|delay[11], logic_analysis, 1
instance = comp, \uut_sampling|delay[12] , uut_sampling|delay[12], logic_analysis, 1
instance = comp, \uut_sampling|delay[13] , uut_sampling|delay[13], logic_analysis, 1
instance = comp, \uut_sampling|delay[14] , uut_sampling|delay[14], logic_analysis, 1
instance = comp, \uut_sampling|delay[15] , uut_sampling|delay[15], logic_analysis, 1
instance = comp, \uut_sampling|delay[16] , uut_sampling|delay[16], logic_analysis, 1
instance = comp, \uut_sampling|delay[17] , uut_sampling|delay[17], logic_analysis, 1
instance = comp, \uut_sampling|delay[18] , uut_sampling|delay[18], logic_analysis, 1
instance = comp, \uut_sampling|delay[19] , uut_sampling|delay[19], logic_analysis, 1
instance = comp, \uut_sampling|delay[20] , uut_sampling|delay[20], logic_analysis, 1
instance = comp, \uut_sampling|Equal0~5 , uut_sampling|Equal0~5, logic_analysis, 1
instance = comp, \uut_sampling|Equal0~3 , uut_sampling|Equal0~3, logic_analysis, 1
instance = comp, \uut_sampling|Equal0~1 , uut_sampling|Equal0~1, logic_analysis, 1
instance = comp, \uut_sampling|Equal0~2 , uut_sampling|Equal0~2, logic_analysis, 1
instance = comp, \uut_sampling|Equal0~0 , uut_sampling|Equal0~0, logic_analysis, 1
instance = comp, \uut_sampling|Equal0~4 , uut_sampling|Equal0~4, logic_analysis, 1
instance = comp, \uut_sampling|Equal0~6 , uut_sampling|Equal0~6, logic_analysis, 1
instance = comp, \uut_sampling|key_valuer1[0] , uut_sampling|key_valuer1[0], logic_analysis, 1
instance = comp, \uut_sampling|Equal1~5 , uut_sampling|Equal1~5, logic_analysis, 1
instance = comp, \uut_sampling|Equal1~0 , uut_sampling|Equal1~0, logic_analysis, 1
instance = comp, \uut_sampling|Equal1~1 , uut_sampling|Equal1~1, logic_analysis, 1
instance = comp, \uut_sampling|Equal1~2 , uut_sampling|Equal1~2, logic_analysis, 1
instance = comp, \uut_sampling|Equal1~3 , uut_sampling|Equal1~3, logic_analysis, 1
instance = comp, \uut_sampling|Equal1~4 , uut_sampling|Equal1~4, logic_analysis, 1
instance = comp, \uut_sampling|Equal1~6 , uut_sampling|Equal1~6, logic_analysis, 1
instance = comp, \uut_sampling|sampling_rate[3]~7 , uut_sampling|sampling_rate[3]~7, logic_analysis, 1
instance = comp, \uut_sampling|sampling_rate[1]~11 , uut_sampling|sampling_rate[1]~11, logic_analysis, 1
instance = comp, \uut_sampling|sampling_rate[1] , uut_sampling|sampling_rate[1], logic_analysis, 1
instance = comp, \uut_sampling|sampling_rate[2] , uut_sampling|sampling_rate[2], logic_analysis, 1
instance = comp, \uut_vga_ctrl|Equal56~1 , uut_vga_ctrl|Equal56~1, logic_analysis, 1
instance = comp, \uut_sampling|always2~0 , uut_sampling|always2~0, logic_analysis, 1
instance = comp, \uut_sampling|key_valuer2[0] , uut_sampling|key_valuer2[0], logic_analysis, 1
instance = comp, \uut_sampling|sampling_rate[0] , uut_sampling|sampling_rate[0], logic_analysis, 1
instance = comp, \uut_sampling|always2~1 , uut_sampling|always2~1, logic_analysis, 1
instance = comp, \add_key~I , add_key, logic_analysis, 1
instance = comp, \uut_sampling|key_valuer1[1] , uut_sampling|key_valuer1[1], logic_analysis, 1
instance = comp, \uut_sampling|key_valuer2[1] , uut_sampling|key_valuer2[1], logic_analysis, 1
instance = comp, \uut_sampling|sampling_rate[3] , uut_sampling|sampling_rate[3], logic_analysis, 1
instance = comp, \uut_sampling|sapdiv_max~1 , uut_sampling|sapdiv_max~1, logic_analysis, 1
instance = comp, \uut_sampling|sapdiv_cnt[0] , uut_sampling|sapdiv_cnt[0], logic_analysis, 1
instance = comp, \uut_sampling|sapdiv_cnt[1] , uut_sampling|sapdiv_cnt[1], logic_analysis, 1
instance = comp, \uut_sampling|sapdiv_cnt[2] , uut_sampling|sapdiv_cnt[2], logic_analysis, 1
instance = comp, \uut_sampling|sapdiv_cnt[3] , uut_sampling|sapdiv_cnt[3], logic_analysis, 1
instance = comp, \uut_sampling|sapdiv_cnt[4] , uut_sampling|sapdiv_cnt[4], logic_analysis, 1
instance = comp, \uut_sampling|WideOr3~0 , uut_sampling|WideOr3~0, logic_analysis, 1
instance = comp, \uut_sampling|sapdiv_cnt[5] , uut_sampling|sapdiv_cnt[5], logic_analysis, 1
instance = comp, \uut_sampling|Equal2~5 , uut_sampling|Equal2~5, logic_analysis, 1
instance = comp, \uut_sampling|WideOr6~0 , uut_sampling|WideOr6~0, logic_analysis, 1
instance = comp, \uut_sampling|WideOr5~0 , uut_sampling|WideOr5~0, logic_analysis, 1
instance = comp, \uut_sampling|Equal2~3 , uut_sampling|Equal2~3, logic_analysis, 1
instance = comp, \uut_sampling|sapdiv_max~0 , uut_sampling|sapdiv_max~0, logic_analysis, 1
instance = comp, \uut_sampling|WideOr4~0 , uut_sampling|WideOr4~0, logic_analysis, 1
instance = comp, \uut_sampling|Equal2~4 , uut_sampling|Equal2~4, logic_analysis, 1
instance = comp, \uut_sampling|WideOr1~0 , uut_sampling|WideOr1~0, logic_analysis, 1
instance = comp, \uut_sampling|sapdiv_cnt[6] , uut_sampling|sapdiv_cnt[6], logic_analysis, 1
instance = comp, \uut_sampling|sapdiv_cnt[7] , uut_sampling|sapdiv_cnt[7], logic_analysis, 1
instance = comp, \uut_sampling|WideOr2~0 , uut_sampling|WideOr2~0, logic_analysis, 1
instance = comp, \uut_sampling|Equal2~6 , uut_sampling|Equal2~6, logic_analysis, 1
instance = comp, \uut_sampling|Equal2~7 , uut_sampling|Equal2~7, logic_analysis, 1
instance = comp, \uut_sampling|sapdiv_cnt[8] , uut_sampling|sapdiv_cnt[8], logic_analysis, 1
instance = comp, \uut_sampling|sapdiv_cnt[9] , uut_sampling|sapdiv_cnt[9], logic_analysis, 1
instance = comp, \uut_sampling|sapdiv_cnt[10] , uut_sampling|sapdiv_cnt[10], logic_analysis, 1
instance = comp, \uut_sampling|sapdiv_cnt[11] , uut_sampling|sapdiv_cnt[11], logic_analysis, 1
instance = comp, \uut_sampling|WideOr0~0 , uut_sampling|WideOr0~0, logic_analysis, 1
instance = comp, \uut_sampling|sapdiv_cnt[12] , uut_sampling|sapdiv_cnt[12], logic_analysis, 1
instance = comp, \uut_sampling|Equal2~2 , uut_sampling|Equal2~2, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Equal57~0 , uut_vga_ctrl|Equal57~0, logic_analysis, 1
instance = comp, \uut_sampling|sapdiv_cnt[13] , uut_sampling|sapdiv_cnt[13], logic_analysis, 1
instance = comp, \uut_sampling|Equal2~0 , uut_sampling|Equal2~0, logic_analysis, 1
instance = comp, \uut_sampling|Equal2~1 , uut_sampling|Equal2~1, logic_analysis, 1
instance = comp, \uut_sampling|Equal2~8 , uut_sampling|Equal2~8, logic_analysis, 1
instance = comp, \uut_sampling|sampling_start~2 , uut_sampling|sampling_start~2, logic_analysis, 1
instance = comp, \sampling_clr_n~I , sampling_clr_n, logic_analysis, 1
instance = comp, \trigger~I , trigger, logic_analysis, 1
instance = comp, \uut_sampling|trigger_r2 , uut_sampling|trigger_r2, logic_analysis, 1
instance = comp, \tri_mode~I , tri_mode, logic_analysis, 1
instance = comp, \uut_sampling|trigger_r3 , uut_sampling|trigger_r3, logic_analysis, 1
instance = comp, \uut_sampling|trigger_valid , uut_sampling|trigger_valid, logic_analysis, 1
instance = comp, \uut_sampling|cnt[0] , uut_sampling|cnt[0], logic_analysis, 1
instance = comp, \uut_sampling|cnt[1] , uut_sampling|cnt[1], logic_analysis, 1
instance = comp, \uut_sampling|cnt[2] , uut_sampling|cnt[2], logic_analysis, 1
instance = comp, \uut_sampling|cnt[3] , uut_sampling|cnt[3], logic_analysis, 1
instance = comp, \uut_sampling|cnt[4] , uut_sampling|cnt[4], logic_analysis, 1
instance = comp, \sampling_mode[0]~I , sampling_mode[0], logic_analysis, 1
instance = comp, \uut_sampling|cnt[5] , uut_sampling|cnt[5], logic_analysis, 1
instance = comp, \sampling_mode[1]~I , sampling_mode[1], logic_analysis, 1
instance = comp, \uut_sampling|sampling_end~0 , uut_sampling|sampling_end~0, logic_analysis, 1
instance = comp, \uut_sampling|sampling_end~1 , uut_sampling|sampling_end~1, logic_analysis, 1
instance = comp, \sampling_mode[2]~I , sampling_mode[2], logic_analysis, 1
instance = comp, \uut_sampling|sampling_end~2 , uut_sampling|sampling_end~2, logic_analysis, 1
instance = comp, \uut_sampling|sampling_end , uut_sampling|sampling_end, logic_analysis, 1
instance = comp, \uut_sampling|sampling_start~0 , uut_sampling|sampling_start~0, logic_analysis, 1
instance = comp, \uut_sampling|sampling_start~3 , uut_sampling|sampling_start~3, logic_analysis, 1
instance = comp, \uut_sampling|sampling_start~1 , uut_sampling|sampling_start~1, logic_analysis, 1
instance = comp, \uut_sampling|sampling_start~4 , uut_sampling|sampling_start~4, logic_analysis, 1
instance = comp, \signal[12]~I , signal[12], logic_analysis, 1
instance = comp, \uut_sampling|sft_rc[62] , uut_sampling|sft_rc[62], logic_analysis, 1
instance = comp, \uut_sampling|sft_rc[61] , uut_sampling|sft_rc[61], logic_analysis, 1
instance = comp, \uut_sampling|sft_rc[26] , uut_sampling|sft_rc[26], logic_analysis, 1
instance = comp, \uut_sampling|sft_rc[25] , uut_sampling|sft_rc[25], logic_analysis, 1
instance = comp, \uut_sampling|sft_rc[13] , uut_sampling|sft_rc[13], logic_analysis, 1
instance = comp, \uut_vga_ctrl|Add0~25 , uut_vga_ctrl|Add0~25, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Add0~45 , uut_vga_ctrl|Add0~45, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Add0~10 , uut_vga_ctrl|Add0~10, logic_analysis, 1
instance = comp, \uut_vga_ctrl|x_cnt[1] , uut_vga_ctrl|x_cnt[1], logic_analysis, 1
instance = comp, \uut_vga_ctrl|Add0~5 , uut_vga_ctrl|Add0~5, logic_analysis, 1
instance = comp, \uut_vga_ctrl|x_cnt[2] , uut_vga_ctrl|x_cnt[2], logic_analysis, 1
instance = comp, \uut_vga_ctrl|x_cnt[0] , uut_vga_ctrl|x_cnt[0], logic_analysis, 1
instance = comp, \uut_vga_ctrl|Equal2~14 , uut_vga_ctrl|Equal2~14, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Add0~40 , uut_vga_ctrl|Add0~40, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Add0~20 , uut_vga_ctrl|Add0~20, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Add0~15 , uut_vga_ctrl|Add0~15, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Add0~0 , uut_vga_ctrl|Add0~0, logic_analysis, 1
instance = comp, \uut_vga_ctrl|x_cnt[9] , uut_vga_ctrl|x_cnt[9], logic_analysis, 1
instance = comp, \uut_vga_ctrl|Equal2~15 , uut_vga_ctrl|Equal2~15, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Equal2~16 , uut_vga_ctrl|Equal2~16, logic_analysis, 1
instance = comp, \uut_vga_ctrl|x_cnt[5] , uut_vga_ctrl|x_cnt[5], logic_analysis, 1
instance = comp, \uut_vga_ctrl|x_cnt[7] , uut_vga_ctrl|x_cnt[7], logic_analysis, 1
instance = comp, \uut_sampling|sft_rc[7] , uut_sampling|sft_rc[7], logic_analysis, 1
instance = comp, \uut_sampling|sft_rc[58] , uut_sampling|sft_rc[58], logic_analysis, 1
instance = comp, \uut_sampling|sft_rc[57] , uut_sampling|sft_rc[57], logic_analysis, 1
instance = comp, \uut_vga_ctrl|x_cnt[6] , uut_vga_ctrl|x_cnt[6], logic_analysis, 1
instance = comp, \uut_sampling|sft_rc[48] , uut_sampling|sft_rc[48], logic_analysis, 1
instance = comp, \uut_vga_ctrl|Add0~35 , uut_vga_ctrl|Add0~35, logic_analysis, 1
instance = comp, \uut_vga_ctrl|x_cnt[3] , uut_vga_ctrl|x_cnt[3], logic_analysis, 1
instance = comp, \uut_sampling|sft_rc[47] , uut_sampling|sft_rc[47], logic_analysis, 1
instance = comp, \uut_sampling|sft_rc[46] , uut_sampling|sft_rc[46], logic_analysis, 1
instance = comp, \uut_sampling|sft_rc[45] , uut_sampling|sft_rc[45], logic_analysis, 1
instance = comp, \uut_sampling|sft_rc[44] , uut_sampling|sft_rc[44], logic_analysis, 1
instance = comp, \uut_sampling|sft_rc[37] , uut_sampling|sft_rc[37], logic_analysis, 1
instance = comp, \uut_sampling|sft_rc[36] , uut_sampling|sft_rc[36], logic_analysis, 1
instance = comp, \uut_sampling|sft_rc[43] , uut_sampling|sft_rc[43], logic_analysis, 1
instance = comp, \uut_sampling|sft_rc[42] , uut_sampling|sft_rc[42], logic_analysis, 1
instance = comp, \uut_sampling|sft_rc[35] , uut_sampling|sft_rc[35], logic_analysis, 1
instance = comp, \uut_sampling|sft_rc[34] , uut_sampling|sft_rc[34], logic_analysis, 1
instance = comp, \uut_sampling|sft_rc[56] , uut_sampling|sft_rc[56], logic_analysis, 1
instance = comp, \uut_sampling|sft_rc[41] , uut_sampling|sft_rc[41], logic_analysis, 1
instance = comp, \uut_sampling|sft_rc[40] , uut_sampling|sft_rc[40], logic_analysis, 1
instance = comp, \uut_sampling|sft_rc[6] , uut_sampling|sft_rc[6], logic_analysis, 1
instance = comp, \uut_sampling|sft_rc[39] , uut_sampling|sft_rc[39], logic_analysis, 1
instance = comp, \uut_sampling|sft_rc[38] , uut_sampling|sft_rc[38], logic_analysis, 1
instance = comp, \uut_sampling|sft_rc[12] , uut_sampling|sft_rc[12], logic_analysis, 1
instance = comp, \uut_sampling|sft_rc[5] , uut_sampling|sft_rc[5], logic_analysis, 1
instance = comp, \uut_sampling|sft_rc[4] , uut_sampling|sft_rc[4], logic_analysis, 1
instance = comp, \uut_sampling|sft_rc[11] , uut_sampling|sft_rc[11], logic_analysis, 1
instance = comp, \uut_sampling|sft_rc[10] , uut_sampling|sft_rc[10], logic_analysis, 1
instance = comp, \uut_sampling|sft_rc[3] , uut_sampling|sft_rc[3], logic_analysis, 1
instance = comp, \uut_sampling|sft_rc[2] , uut_sampling|sft_rc[2], logic_analysis, 1
instance = comp, \uut_sampling|sft_rc[24] , uut_sampling|sft_rc[24], logic_analysis, 1
instance = comp, \uut_sampling|sft_rc[9] , uut_sampling|sft_rc[9], logic_analysis, 1
instance = comp, \uut_sampling|sft_rc[8] , uut_sampling|sft_rc[8], logic_analysis, 1
instance = comp, \uut_sampling|sft_rc[23] , uut_sampling|sft_rc[23], logic_analysis, 1
instance = comp, \uut_sampling|sft_rc[22] , uut_sampling|sft_rc[22], logic_analysis, 1
instance = comp, \uut_sampling|sft_rc[55] , uut_sampling|sft_rc[55], logic_analysis, 1
instance = comp, \uut_sampling|sft_rc[54] , uut_sampling|sft_rc[54], logic_analysis, 1
instance = comp, \uut_sampling|sft_rc[60] , uut_sampling|sft_rc[60], logic_analysis, 1
instance = comp, \uut_sampling|sft_rc[53] , uut_sampling|sft_rc[53], logic_analysis, 1
instance = comp, \uut_sampling|sft_rc[52] , uut_sampling|sft_rc[52], logic_analysis, 1
instance = comp, \uut_sampling|sft_rc[59] , uut_sampling|sft_rc[59], logic_analysis, 1
instance = comp, \uut_sampling|sft_rc[51] , uut_sampling|sft_rc[51], logic_analysis, 1
instance = comp, \uut_sampling|sft_rc[50] , uut_sampling|sft_rc[50], logic_analysis, 1
instance = comp, \uut_sampling|sft_rc[49] , uut_sampling|sft_rc[49], logic_analysis, 1
instance = comp, \uut_sampling|sft_rc[33] , uut_sampling|sft_rc[33], logic_analysis, 1
instance = comp, \uut_sampling|sft_rc[32] , uut_sampling|sft_rc[32], logic_analysis, 1
instance = comp, \uut_sampling|sft_rc[30] , uut_sampling|sft_rc[30], logic_analysis, 1
instance = comp, \uut_sampling|sft_rc[31] , uut_sampling|sft_rc[31], logic_analysis, 1
instance = comp, \uut_sampling|sft_rc[29] , uut_sampling|sft_rc[29], logic_analysis, 1
instance = comp, \uut_sampling|sft_rc[28] , uut_sampling|sft_rc[28], logic_analysis, 1
instance = comp, \uut_sampling|sft_rc[21] , uut_sampling|sft_rc[21], logic_analysis, 1
instance = comp, \uut_sampling|sft_rc[20] , uut_sampling|sft_rc[20], logic_analysis, 1
instance = comp, \uut_sampling|sft_rc[27] , uut_sampling|sft_rc[27], logic_analysis, 1
instance = comp, \uut_sampling|sft_rc[19] , uut_sampling|sft_rc[19], logic_analysis, 1
instance = comp, \uut_sampling|sft_rc[18] , uut_sampling|sft_rc[18], logic_analysis, 1
instance = comp, \uut_sampling|sft_rc[17] , uut_sampling|sft_rc[17], logic_analysis, 1
instance = comp, \uut_sampling|sft_rc[16] , uut_sampling|sft_rc[16], logic_analysis, 1
instance = comp, \uut_sampling|sft_rc[15] , uut_sampling|sft_rc[15], logic_analysis, 1
instance = comp, \uut_sampling|sft_rc[14] , uut_sampling|sft_rc[14], logic_analysis, 1
instance = comp, \uut_vga_ctrl|Add0~30 , uut_vga_ctrl|Add0~30, logic_analysis, 1
instance = comp, \uut_vga_ctrl|x_cnt[8] , uut_vga_ctrl|x_cnt[8], logic_analysis, 1
instance = comp, \uut_vga_ctrl|Add2~1 , uut_vga_ctrl|Add2~1, logic_analysis, 1
instance = comp, \uut_sampling|sft_ra[21] , uut_sampling|sft_ra[21], logic_analysis, 1
instance = comp, \uut_sampling|sft_ra[52] , uut_sampling|sft_ra[52], logic_analysis, 1
instance = comp, \uut_sampling|sft_ra[20] , uut_sampling|sft_ra[20], logic_analysis, 1
instance = comp, \uut_sampling|sft_ra[19] , uut_sampling|sft_ra[19], logic_analysis, 1
instance = comp, \uut_sampling|sft_ra[18] , uut_sampling|sft_ra[18], logic_analysis, 1
instance = comp, \uut_sampling|sft_ra[49] , uut_sampling|sft_ra[49], logic_analysis, 1
instance = comp, \uut_sampling|sft_ra[17] , uut_sampling|sft_ra[17], logic_analysis, 1
instance = comp, \uut_sampling|sft_ra[51] , uut_sampling|sft_ra[51], logic_analysis, 1
instance = comp, \uut_sampling|sft_ra[50] , uut_sampling|sft_ra[50], logic_analysis, 1
instance = comp, \uut_sampling|sft_ra[5] , uut_sampling|sft_ra[5], logic_analysis, 1
instance = comp, \uut_sampling|sft_ra[16] , uut_sampling|sft_ra[16], logic_analysis, 1
instance = comp, \uut_sampling|sft_ra[15] , uut_sampling|sft_ra[15], logic_analysis, 1
instance = comp, \uut_sampling|sft_ra[14] , uut_sampling|sft_ra[14], logic_analysis, 1
instance = comp, \uut_sampling|sft_ra[13] , uut_sampling|sft_ra[13], logic_analysis, 1
instance = comp, \uut_sampling|sft_ra[30] , uut_sampling|sft_ra[30], logic_analysis, 1
instance = comp, \uut_sampling|sft_ra[29] , uut_sampling|sft_ra[29], logic_analysis, 1
instance = comp, \uut_sampling|sft_ra[28] , uut_sampling|sft_ra[28], logic_analysis, 1
instance = comp, \signal[10]~I , signal[10], logic_analysis, 1
instance = comp, \uut_sampling|sft_ra[62] , uut_sampling|sft_ra[62], logic_analysis, 1
instance = comp, \uut_sampling|sft_ra[61] , uut_sampling|sft_ra[61], logic_analysis, 1
instance = comp, \uut_sampling|sft_ra[60] , uut_sampling|sft_ra[60], logic_analysis, 1
instance = comp, \uut_sampling|sft_ra[27] , uut_sampling|sft_ra[27], logic_analysis, 1
instance = comp, \uut_sampling|sft_ra[57] , uut_sampling|sft_ra[57], logic_analysis, 1
instance = comp, \uut_sampling|sft_ra[26] , uut_sampling|sft_ra[26], logic_analysis, 1
instance = comp, \uut_sampling|sft_ra[25] , uut_sampling|sft_ra[25], logic_analysis, 1
instance = comp, \uut_sampling|sft_ra[59] , uut_sampling|sft_ra[59], logic_analysis, 1
instance = comp, \uut_sampling|sft_ra[58] , uut_sampling|sft_ra[58], logic_analysis, 1
instance = comp, \uut_sampling|sft_ra[12] , uut_sampling|sft_ra[12], logic_analysis, 1
instance = comp, \uut_sampling|sft_ra[48] , uut_sampling|sft_ra[48], logic_analysis, 1
instance = comp, \uut_sampling|sft_ra[47] , uut_sampling|sft_ra[47], logic_analysis, 1
instance = comp, \uut_sampling|sft_ra[46] , uut_sampling|sft_ra[46], logic_analysis, 1
instance = comp, \uut_sampling|sft_ra[45] , uut_sampling|sft_ra[45], logic_analysis, 1
instance = comp, \uut_sampling|sft_ra[44] , uut_sampling|sft_ra[44], logic_analysis, 1
instance = comp, \uut_sampling|sft_ra[11] , uut_sampling|sft_ra[11], logic_analysis, 1
instance = comp, \uut_sampling|sft_ra[24] , uut_sampling|sft_ra[24], logic_analysis, 1
instance = comp, \uut_sampling|sft_ra[10] , uut_sampling|sft_ra[10], logic_analysis, 1
instance = comp, \uut_sampling|sft_ra[9] , uut_sampling|sft_ra[9], logic_analysis, 1
instance = comp, \uut_sampling|sft_ra[43] , uut_sampling|sft_ra[43], logic_analysis, 1
instance = comp, \uut_sampling|sft_ra[40] , uut_sampling|sft_ra[40], logic_analysis, 1
instance = comp, \uut_sampling|sft_ra[56] , uut_sampling|sft_ra[56], logic_analysis, 1
instance = comp, \uut_sampling|sft_ra[42] , uut_sampling|sft_ra[42], logic_analysis, 1
instance = comp, \uut_sampling|sft_ra[41] , uut_sampling|sft_ra[41], logic_analysis, 1
instance = comp, \uut_sampling|sft_ra[8] , uut_sampling|sft_ra[8], logic_analysis, 1
instance = comp, \uut_sampling|sft_ra[7] , uut_sampling|sft_ra[7], logic_analysis, 1
instance = comp, \uut_sampling|sft_ra[6] , uut_sampling|sft_ra[6], logic_analysis, 1
instance = comp, \uut_sampling|sft_ra[39] , uut_sampling|sft_ra[39], logic_analysis, 1
instance = comp, \uut_sampling|sft_ra[4] , uut_sampling|sft_ra[4], logic_analysis, 1
instance = comp, \uut_sampling|sft_ra[38] , uut_sampling|sft_ra[38], logic_analysis, 1
instance = comp, \uut_sampling|sft_ra[37] , uut_sampling|sft_ra[37], logic_analysis, 1
instance = comp, \uut_sampling|sft_ra[36] , uut_sampling|sft_ra[36], logic_analysis, 1
instance = comp, \uut_sampling|sft_ra[3] , uut_sampling|sft_ra[3], logic_analysis, 1
instance = comp, \uut_sampling|sft_ra[1] , uut_sampling|sft_ra[1], logic_analysis, 1
instance = comp, \uut_sampling|sft_ra[0] , uut_sampling|sft_ra[0], logic_analysis, 1
instance = comp, \uut_sampling|sft_ra[2] , uut_sampling|sft_ra[2], logic_analysis, 1
instance = comp, \uut_sampling|sft_ra[35] , uut_sampling|sft_ra[35], logic_analysis, 1
instance = comp, \uut_sampling|sft_ra[34] , uut_sampling|sft_ra[34], logic_analysis, 1
instance = comp, \uut_sampling|sft_ra[33] , uut_sampling|sft_ra[33], logic_analysis, 1
instance = comp, \uut_sampling|sft_ra[32] , uut_sampling|sft_ra[32], logic_analysis, 1
instance = comp, \uut_sampling|sft_ra[31] , uut_sampling|sft_ra[31], logic_analysis, 1
instance = comp, \uut_sampling|sft_ra[23] , uut_sampling|sft_ra[23], logic_analysis, 1
instance = comp, \uut_sampling|sft_ra[22] , uut_sampling|sft_ra[22], logic_analysis, 1
instance = comp, \uut_vga_ctrl|x_cnt[4] , uut_vga_ctrl|x_cnt[4], logic_analysis, 1
instance = comp, \uut_sampling|sft_ra[55] , uut_sampling|sft_ra[55], logic_analysis, 1
instance = comp, \uut_sampling|sft_ra[54] , uut_sampling|sft_ra[54], logic_analysis, 1
instance = comp, \uut_sampling|sft_ra[53] , uut_sampling|sft_ra[53], logic_analysis, 1
instance = comp, \uut_vga_ctrl|Equal2~7 , uut_vga_ctrl|Equal2~7, logic_analysis, 1
instance = comp, \uut_vga_ctrl|hsync_r~0 , uut_vga_ctrl|hsync_r~0, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Equal2~4 , uut_vga_ctrl|Equal2~4, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Equal2~5 , uut_vga_ctrl|Equal2~5, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Equal2~6 , uut_vga_ctrl|Equal2~6, logic_analysis, 1
instance = comp, \uut_vga_ctrl|hsync_r , uut_vga_ctrl|hsync_r, logic_analysis, 1
instance = comp, \uut_vga_ctrl|y_cnt[0] , uut_vga_ctrl|y_cnt[0], logic_analysis, 1
instance = comp, \uut_vga_ctrl|y_cnt[1] , uut_vga_ctrl|y_cnt[1], logic_analysis, 1
instance = comp, \uut_vga_ctrl|y_cnt[2] , uut_vga_ctrl|y_cnt[2], logic_analysis, 1
instance = comp, \uut_vga_ctrl|y_cnt[3] , uut_vga_ctrl|y_cnt[3], logic_analysis, 1
instance = comp, \uut_vga_ctrl|y_cnt[4] , uut_vga_ctrl|y_cnt[4], logic_analysis, 1
instance = comp, \uut_vga_ctrl|y_cnt[5] , uut_vga_ctrl|y_cnt[5], logic_analysis, 1
instance = comp, \uut_vga_ctrl|y_cnt[6] , uut_vga_ctrl|y_cnt[6], logic_analysis, 1
instance = comp, \uut_vga_ctrl|y_cnt[7] , uut_vga_ctrl|y_cnt[7], logic_analysis, 1
instance = comp, \uut_vga_ctrl|comb~6 , uut_vga_ctrl|comb~6, logic_analysis, 1
instance = comp, \uut_vga_ctrl|y_cnt[8] , uut_vga_ctrl|y_cnt[8], logic_analysis, 1
instance = comp, \uut_vga_ctrl|Equal4~8 , uut_vga_ctrl|Equal4~8, logic_analysis, 1
instance = comp, \uut_vga_ctrl|y_cnt[9] , uut_vga_ctrl|y_cnt[9], logic_analysis, 1
instance = comp, \uut_vga_ctrl|Equal4~14 , uut_vga_ctrl|Equal4~14, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Equal4~17 , uut_vga_ctrl|Equal4~17, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Equal4~16 , uut_vga_ctrl|Equal4~16, logic_analysis, 1
instance = comp, \uut_vga_ctrl|vsync_r , uut_vga_ctrl|vsync_r, logic_analysis, 1
instance = comp, \uut_vga_ctrl|dis_topic~5 , uut_vga_ctrl|dis_topic~5, logic_analysis, 1
instance = comp, \uut_vga_ctrl|dis_topic~0 , uut_vga_ctrl|dis_topic~0, logic_analysis, 1
instance = comp, \uut_vga_ctrl|dis_topic~1 , uut_vga_ctrl|dis_topic~1, logic_analysis, 1
instance = comp, \uut_vga_ctrl|LessThan64~0 , uut_vga_ctrl|LessThan64~0, logic_analysis, 1
instance = comp, \uut_vga_ctrl|dis_topic~2 , uut_vga_ctrl|dis_topic~2, logic_analysis, 1
instance = comp, \uut_vga_ctrl|dis_topic~3 , uut_vga_ctrl|dis_topic~3, logic_analysis, 1
instance = comp, \uut_vga_ctrl|dis_topic~6 , uut_vga_ctrl|dis_topic~6, logic_analysis, 1
instance = comp, \uut_vga_ctrl|always9~3 , uut_vga_ctrl|always9~3, logic_analysis, 1
instance = comp, \uut_vga_ctrl|dis_topic~4 , uut_vga_ctrl|dis_topic~4, logic_analysis, 1
instance = comp, \uut_vga_ctrl|dis_topic~7 , uut_vga_ctrl|dis_topic~7, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Equal2~8 , uut_vga_ctrl|Equal2~8, logic_analysis, 1
instance = comp, \uut_vga_ctrl|coordinate~0 , uut_vga_ctrl|coordinate~0, logic_analysis, 1
instance = comp, \uut_vga_ctrl|dis_ch~0 , uut_vga_ctrl|dis_ch~0, logic_analysis, 1
instance = comp, \uut_vga_ctrl|dis_ch~1 , uut_vga_ctrl|dis_ch~1, logic_analysis, 1
instance = comp, \uut_vga_ctrl|dis_ch~2 , uut_vga_ctrl|dis_ch~2, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Equal4~9 , uut_vga_ctrl|Equal4~9, logic_analysis, 1
instance = comp, \uut_vga_ctrl|comb~24 , uut_vga_ctrl|comb~24, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Equal4~11 , uut_vga_ctrl|Equal4~11, logic_analysis, 1
instance = comp, \uut_vga_ctrl|comb~30 , uut_vga_ctrl|comb~30, logic_analysis, 1
instance = comp, \uut_vga_ctrl|comb~31 , uut_vga_ctrl|comb~31, logic_analysis, 1
instance = comp, \uut_vga_ctrl|comb~32 , uut_vga_ctrl|comb~32, logic_analysis, 1
instance = comp, \uut_vga_ctrl|char_addr~13 , uut_vga_ctrl|char_addr~13, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Equal4~10 , uut_vga_ctrl|Equal4~10, logic_analysis, 1
instance = comp, \uut_vga_ctrl|comb~28 , uut_vga_ctrl|comb~28, logic_analysis, 1
instance = comp, \uut_vga_ctrl|comb~29 , uut_vga_ctrl|comb~29, logic_analysis, 1
instance = comp, \uut_vga_ctrl|comb~9 , uut_vga_ctrl|comb~9, logic_analysis, 1
instance = comp, \uut_vga_ctrl|LessThan29~0 , uut_vga_ctrl|LessThan29~0, logic_analysis, 1
instance = comp, \uut_vga_ctrl|comb~33 , uut_vga_ctrl|comb~33, logic_analysis, 1
instance = comp, \uut_vga_ctrl|LessThan36~0 , uut_vga_ctrl|LessThan36~0, logic_analysis, 1
instance = comp, \uut_vga_ctrl|comb~34 , uut_vga_ctrl|comb~34, logic_analysis, 1
instance = comp, \uut_vga_ctrl|char_addr~14 , uut_vga_ctrl|char_addr~14, logic_analysis, 1
instance = comp, \uut_vga_ctrl|LessThan32~0 , uut_vga_ctrl|LessThan32~0, logic_analysis, 1
instance = comp, \uut_vga_ctrl|comb~13 , uut_vga_ctrl|comb~13, logic_analysis, 1
instance = comp, \uut_vga_ctrl|comb~14 , uut_vga_ctrl|comb~14, logic_analysis, 1
instance = comp, \uut_vga_ctrl|comb~15 , uut_vga_ctrl|comb~15, logic_analysis, 1
instance = comp, \uut_vga_ctrl|char_addr[0]~8 , uut_vga_ctrl|char_addr[0]~8, logic_analysis, 1
instance = comp, \uut_vga_ctrl|comb~7 , uut_vga_ctrl|comb~7, logic_analysis, 1
instance = comp, \uut_vga_ctrl|comb~8 , uut_vga_ctrl|comb~8, logic_analysis, 1
instance = comp, \uut_vga_ctrl|comb~11 , uut_vga_ctrl|comb~11, logic_analysis, 1
instance = comp, \uut_vga_ctrl|comb~10 , uut_vga_ctrl|comb~10, logic_analysis, 1
instance = comp, \uut_vga_ctrl|comb~12 , uut_vga_ctrl|comb~12, logic_analysis, 1
instance = comp, \uut_vga_ctrl|comb~43 , uut_vga_ctrl|comb~43, logic_analysis, 1
instance = comp, \uut_vga_ctrl|comb~16 , uut_vga_ctrl|comb~16, logic_analysis, 1
instance = comp, \uut_vga_ctrl|comb~17 , uut_vga_ctrl|comb~17, logic_analysis, 1
instance = comp, \uut_vga_ctrl|comb~18 , uut_vga_ctrl|comb~18, logic_analysis, 1
instance = comp, \uut_vga_ctrl|comb~19 , uut_vga_ctrl|comb~19, logic_analysis, 1
instance = comp, \uut_vga_ctrl|comb~21 , uut_vga_ctrl|comb~21, logic_analysis, 1
instance = comp, \uut_vga_ctrl|comb~20 , uut_vga_ctrl|comb~20, logic_analysis, 1
instance = comp, \uut_vga_ctrl|char_addr~9 , uut_vga_ctrl|char_addr~9, logic_analysis, 1
instance = comp, \uut_vga_ctrl|comb~22 , uut_vga_ctrl|comb~22, logic_analysis, 1
instance = comp, \uut_vga_ctrl|char_addr~10 , uut_vga_ctrl|char_addr~10, logic_analysis, 1
instance = comp, \uut_vga_ctrl|comb~26 , uut_vga_ctrl|comb~26, logic_analysis, 1
instance = comp, \uut_vga_ctrl|comb~27 , uut_vga_ctrl|comb~27, logic_analysis, 1
instance = comp, \uut_vga_ctrl|comb~23 , uut_vga_ctrl|comb~23, logic_analysis, 1
instance = comp, \uut_vga_ctrl|comb~25 , uut_vga_ctrl|comb~25, logic_analysis, 1
instance = comp, \uut_vga_ctrl|char_addr~11 , uut_vga_ctrl|char_addr~11, logic_analysis, 1
instance = comp, \uut_vga_ctrl|char_addr~12 , uut_vga_ctrl|char_addr~12, logic_analysis, 1
instance = comp, \uut_vga_ctrl|comb~35 , uut_vga_ctrl|comb~35, logic_analysis, 1
instance = comp, \uut_vga_ctrl|dis_ch~3 , uut_vga_ctrl|dis_ch~3, logic_analysis, 1
instance = comp, \uut_vga_ctrl|dis_ch~4 , uut_vga_ctrl|dis_ch~4, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Equal2~9 , uut_vga_ctrl|Equal2~9, logic_analysis, 1
instance = comp, \uut_vga_ctrl|dis_sap_mod~0 , uut_vga_ctrl|dis_sap_mod~0, logic_analysis, 1
instance = comp, \uut_vga_ctrl|dis_rim~0 , uut_vga_ctrl|dis_rim~0, logic_analysis, 1
instance = comp, \uut_vga_ctrl|dis_sap_mod~1 , uut_vga_ctrl|dis_sap_mod~1, logic_analysis, 1
instance = comp, \uut_vga_ctrl|dis_sap_mod~2 , uut_vga_ctrl|dis_sap_mod~2, logic_analysis, 1
instance = comp, \uut_vga_ctrl|dis_tri_mod~0 , uut_vga_ctrl|dis_tri_mod~0, logic_analysis, 1
instance = comp, \uut_vga_ctrl|dis_tri_mod~2 , uut_vga_ctrl|dis_tri_mod~2, logic_analysis, 1
instance = comp, \uut_vga_ctrl|coordinate~1 , uut_vga_ctrl|coordinate~1, logic_analysis, 1
instance = comp, \uut_vga_ctrl|LessThan58~0 , uut_vga_ctrl|LessThan58~0, logic_analysis, 1
instance = comp, \uut_vga_ctrl|dis_tri_mod~3 , uut_vga_ctrl|dis_tri_mod~3, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Add7~0 , uut_vga_ctrl|Add7~0, logic_analysis, 1
instance = comp, \uut_vga_ctrl|comb~36 , uut_vga_ctrl|comb~36, logic_analysis, 1
instance = comp, \uut_vga_ctrl|comb~44 , uut_vga_ctrl|comb~44, logic_analysis, 1
instance = comp, \uut_vga_ctrl|vga_rgb~0 , uut_vga_ctrl|vga_rgb~0, logic_analysis, 1
instance = comp, \uut_vga_ctrl|dis_prd_value~0 , uut_vga_ctrl|dis_prd_value~0, logic_analysis, 1
instance = comp, \uut_vga_ctrl|always9~2 , uut_vga_ctrl|always9~2, logic_analysis, 1
instance = comp, \uut_vga_ctrl|comb~37 , uut_vga_ctrl|comb~37, logic_analysis, 1
instance = comp, \uut_vga_ctrl|dis_prd_value~1 , uut_vga_ctrl|dis_prd_value~1, logic_analysis, 1
instance = comp, \uut_vga_ctrl|LessThan57~0 , uut_vga_ctrl|LessThan57~0, logic_analysis, 1
instance = comp, \uut_vga_ctrl|dis_sap_prd~0 , uut_vga_ctrl|dis_sap_prd~0, logic_analysis, 1
instance = comp, \uut_vga_ctrl|vga_rgb~6 , uut_vga_ctrl|vga_rgb~6, logic_analysis, 1
instance = comp, \uut_vga_ctrl|LessThan0~0 , uut_vga_ctrl|LessThan0~0, logic_analysis, 1
instance = comp, \uut_vga_ctrl|LessThan15~0 , uut_vga_ctrl|LessThan15~0, logic_analysis, 1
instance = comp, \uut_vga_ctrl|coordinate~2 , uut_vga_ctrl|coordinate~2, logic_analysis, 1
instance = comp, \uut_vga_ctrl|LessThan1~0 , uut_vga_ctrl|LessThan1~0, logic_analysis, 1
instance = comp, \uut_vga_ctrl|always9~4 , uut_vga_ctrl|always9~4, logic_analysis, 1
instance = comp, \uut_vga_ctrl|LessThan1~1 , uut_vga_ctrl|LessThan1~1, logic_analysis, 1
instance = comp, \uut_vga_ctrl|coordinate~3 , uut_vga_ctrl|coordinate~3, logic_analysis, 1
instance = comp, \uut_vga_ctrl|coordinate , uut_vga_ctrl|coordinate, logic_analysis, 1
instance = comp, \uut_vga_ctrl|LessThan3~0 , uut_vga_ctrl|LessThan3~0, logic_analysis, 1
instance = comp, \uut_vga_ctrl|dis_rim~3 , uut_vga_ctrl|dis_rim~3, logic_analysis, 1
instance = comp, \uut_vga_ctrl|always9~5 , uut_vga_ctrl|always9~5, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Equal4~12 , uut_vga_ctrl|Equal4~12, logic_analysis, 1
instance = comp, \uut_vga_ctrl|LessThan2~0 , uut_vga_ctrl|LessThan2~0, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Equal4~13 , uut_vga_ctrl|Equal4~13, logic_analysis, 1
instance = comp, \uut_vga_ctrl|comb~38 , uut_vga_ctrl|comb~38, logic_analysis, 1
instance = comp, \uut_vga_ctrl|comb~39 , uut_vga_ctrl|comb~39, logic_analysis, 1
instance = comp, \uut_vga_ctrl|LessThan2~1 , uut_vga_ctrl|LessThan2~1, logic_analysis, 1
instance = comp, \uut_vga_ctrl|dis_rim~1 , uut_vga_ctrl|dis_rim~1, logic_analysis, 1
instance = comp, \uut_vga_ctrl|LessThan60~0 , uut_vga_ctrl|LessThan60~0, logic_analysis, 1
instance = comp, \uut_vga_ctrl|dis_rim~2 , uut_vga_ctrl|dis_rim~2, logic_analysis, 1
instance = comp, \uut_vga_ctrl|dis_rim~4 , uut_vga_ctrl|dis_rim~4, logic_analysis, 1
instance = comp, \uut_vga_ctrl|dis_rim~5 , uut_vga_ctrl|dis_rim~5, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Equal2~12 , uut_vga_ctrl|Equal2~12, logic_analysis, 1
instance = comp, \uut_vga_ctrl|LessThan4~0 , uut_vga_ctrl|LessThan4~0, logic_analysis, 1
instance = comp, \uut_vga_ctrl|dis_sap_fig~5 , uut_vga_ctrl|dis_sap_fig~5, logic_analysis, 1
instance = comp, \uut_vga_ctrl|dis_sap_fig~2 , uut_vga_ctrl|dis_sap_fig~2, logic_analysis, 1
instance = comp, \uut_vga_ctrl|comb~40 , uut_vga_ctrl|comb~40, logic_analysis, 1
instance = comp, \uut_vga_ctrl|dis_sap_fig~3 , uut_vga_ctrl|dis_sap_fig~3, logic_analysis, 1
instance = comp, \uut_vga_ctrl|dis_sap_fig~4 , uut_vga_ctrl|dis_sap_fig~4, logic_analysis, 1
instance = comp, \uut_vga_ctrl|always9~6 , uut_vga_ctrl|always9~6, logic_analysis, 1
instance = comp, \uut_vga_ctrl|LessThan10~0 , uut_vga_ctrl|LessThan10~0, logic_analysis, 1
instance = comp, \uut_vga_ctrl|dis_sap_fig~0 , uut_vga_ctrl|dis_sap_fig~0, logic_analysis, 1
instance = comp, \uut_vga_ctrl|dis_tri_fig~19 , uut_vga_ctrl|dis_tri_fig~19, logic_analysis, 1
instance = comp, \uut_vga_ctrl|LessThan9~0 , uut_vga_ctrl|LessThan9~0, logic_analysis, 1
instance = comp, \uut_vga_ctrl|dis_sap_fig~1 , uut_vga_ctrl|dis_sap_fig~1, logic_analysis, 1
instance = comp, \uut_vga_ctrl|dis_sap_fig~6 , uut_vga_ctrl|dis_sap_fig~6, logic_analysis, 1
instance = comp, \uut_vga_ctrl|LessThan15~1 , uut_vga_ctrl|LessThan15~1, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Equal2~11 , uut_vga_ctrl|Equal2~11, logic_analysis, 1
instance = comp, \uut_vga_ctrl|dis_tri_fig~20 , uut_vga_ctrl|dis_tri_fig~20, logic_analysis, 1
instance = comp, \uut_vga_ctrl|dis_tri_fig~10 , uut_vga_ctrl|dis_tri_fig~10, logic_analysis, 1
instance = comp, \uut_vga_ctrl|dis_tri_fig~11 , uut_vga_ctrl|dis_tri_fig~11, logic_analysis, 1
instance = comp, \uut_vga_ctrl|dis_tri_fig~12 , uut_vga_ctrl|dis_tri_fig~12, logic_analysis, 1
instance = comp, \uut_vga_ctrl|dis_tri_fig~14 , uut_vga_ctrl|dis_tri_fig~14, logic_analysis, 1
instance = comp, \uut_vga_ctrl|dis_tri_fig~13 , uut_vga_ctrl|dis_tri_fig~13, logic_analysis, 1
instance = comp, \uut_vga_ctrl|dis_tri_fig~15 , uut_vga_ctrl|dis_tri_fig~15, logic_analysis, 1
instance = comp, \uut_vga_ctrl|dis_tri_fig~16 , uut_vga_ctrl|dis_tri_fig~16, logic_analysis, 1
instance = comp, \uut_vga_ctrl|dis_tri_fig~17 , uut_vga_ctrl|dis_tri_fig~17, logic_analysis, 1
instance = comp, \uut_vga_ctrl|dis_tri_fig~18 , uut_vga_ctrl|dis_tri_fig~18, logic_analysis, 1
instance = comp, \uut_vga_ctrl|vga_rgb~4 , uut_vga_ctrl|vga_rgb~4, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Add4~0 , uut_vga_ctrl|Add4~0, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Equal2~44 , uut_vga_ctrl|Equal2~44, logic_analysis, 1
instance = comp, \uut_vga_ctrl|WideNor0~0 , uut_vga_ctrl|WideNor0~0, logic_analysis, 1
instance = comp, \uut_vga_ctrl|WideNor0~1 , uut_vga_ctrl|WideNor0~1, logic_analysis, 1
instance = comp, \uut_vga_ctrl|WideNor1~0 , uut_vga_ctrl|WideNor1~0, logic_analysis, 1
instance = comp, \uut_vga_ctrl|WideNor1~1 , uut_vga_ctrl|WideNor1~1, logic_analysis, 1
instance = comp, \uut_vga_ctrl|WideNor1~2 , uut_vga_ctrl|WideNor1~2, logic_analysis, 1
instance = comp, \uut_vga_ctrl|WideNor1~3 , uut_vga_ctrl|WideNor1~3, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Equal2~19 , uut_vga_ctrl|Equal2~19, logic_analysis, 1
instance = comp, \uut_vga_ctrl|WideNor1~4 , uut_vga_ctrl|WideNor1~4, logic_analysis, 1
instance = comp, \uut_vga_ctrl|comb~41 , uut_vga_ctrl|comb~41, logic_analysis, 1
instance = comp, \uut_vga_ctrl|char_addr[0]~15 , uut_vga_ctrl|char_addr[0]~15, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Equal2~21 , uut_vga_ctrl|Equal2~21, logic_analysis, 1
instance = comp, \uut_vga_ctrl|dis_topic~8 , uut_vga_ctrl|dis_topic~8, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Equal2~22 , uut_vga_ctrl|Equal2~22, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Equal2~20 , uut_vga_ctrl|Equal2~20, logic_analysis, 1
instance = comp, \uut_vga_ctrl|char_addr[0]~16 , uut_vga_ctrl|char_addr[0]~16, logic_analysis, 1
instance = comp, \uut_vga_ctrl|char_addr[0]~17 , uut_vga_ctrl|char_addr[0]~17, logic_analysis, 1
instance = comp, \uut_vga_ctrl|char_addr[0]~23 , uut_vga_ctrl|char_addr[0]~23, logic_analysis, 1
instance = comp, \uut_vga_ctrl|char_addr[0]~19 , uut_vga_ctrl|char_addr[0]~19, logic_analysis, 1
instance = comp, \uut_vga_ctrl|char_addr[0]~20 , uut_vga_ctrl|char_addr[0]~20, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Equal2~23 , uut_vga_ctrl|Equal2~23, logic_analysis, 1
instance = comp, \uut_vga_ctrl|char_addr[0]~21 , uut_vga_ctrl|char_addr[0]~21, logic_analysis, 1
instance = comp, \uut_vga_ctrl|always7~0 , uut_vga_ctrl|always7~0, logic_analysis, 1
instance = comp, \uut_vga_ctrl|always7~1 , uut_vga_ctrl|always7~1, logic_analysis, 1
instance = comp, \uut_vga_ctrl|char_addr[0]~60 , uut_vga_ctrl|char_addr[0]~60, logic_analysis, 1
instance = comp, \uut_vga_ctrl|char_addr[0]~22 , uut_vga_ctrl|char_addr[0]~22, logic_analysis, 1
instance = comp, \uut_vga_ctrl|char_addr[0]~24 , uut_vga_ctrl|char_addr[0]~24, logic_analysis, 1
instance = comp, \uut_vga_ctrl|char_addr[0] , uut_vga_ctrl|char_addr[0], logic_analysis, 1
instance = comp, \uut_vga_ctrl|Add4~5 , uut_vga_ctrl|Add4~5, logic_analysis, 1
instance = comp, \uut_vga_ctrl|char_addr[1] , uut_vga_ctrl|char_addr[1], logic_analysis, 1
instance = comp, \uut_vga_ctrl|Add4~10 , uut_vga_ctrl|Add4~10, logic_analysis, 1
instance = comp, \uut_vga_ctrl|char_addr[2] , uut_vga_ctrl|char_addr[2], logic_analysis, 1
instance = comp, \uut_vga_ctrl|Equal2~24 , uut_vga_ctrl|Equal2~24, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Equal2~27 , uut_vga_ctrl|Equal2~27, logic_analysis, 1
instance = comp, \uut_vga_ctrl|WideOr3~0 , uut_vga_ctrl|WideOr3~0, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Equal2~26 , uut_vga_ctrl|Equal2~26, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Selector5~2 , uut_vga_ctrl|Selector5~2, logic_analysis, 1
instance = comp, \uut_vga_ctrl|WideOr15~1 , uut_vga_ctrl|WideOr15~1, logic_analysis, 1
instance = comp, \uut_vga_ctrl|WideOr15~0 , uut_vga_ctrl|WideOr15~0, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Selector5~1 , uut_vga_ctrl|Selector5~1, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Selector5~3 , uut_vga_ctrl|Selector5~3, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Equal2~25 , uut_vga_ctrl|Equal2~25, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Add4~15 , uut_vga_ctrl|Add4~15, logic_analysis, 1
instance = comp, \uut_vga_ctrl|LessThan21~0 , uut_vga_ctrl|LessThan21~0, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Selector5~0 , uut_vga_ctrl|Selector5~0, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Selector5~4 , uut_vga_ctrl|Selector5~4, logic_analysis, 1
instance = comp, \uut_vga_ctrl|char_addr~28 , uut_vga_ctrl|char_addr~28, logic_analysis, 1
instance = comp, \uut_vga_ctrl|char_addr~29 , uut_vga_ctrl|char_addr~29, logic_analysis, 1
instance = comp, \uut_vga_ctrl|char_addr~30 , uut_vga_ctrl|char_addr~30, logic_analysis, 1
instance = comp, \uut_vga_ctrl|comb~42 , uut_vga_ctrl|comb~42, logic_analysis, 1
instance = comp, \uut_vga_ctrl|char_addr~31 , uut_vga_ctrl|char_addr~31, logic_analysis, 1
instance = comp, \uut_vga_ctrl|char_addr~32 , uut_vga_ctrl|char_addr~32, logic_analysis, 1
instance = comp, \uut_vga_ctrl|char_addr~33 , uut_vga_ctrl|char_addr~33, logic_analysis, 1
instance = comp, \uut_vga_ctrl|char_addr~34 , uut_vga_ctrl|char_addr~34, logic_analysis, 1
instance = comp, \uut_vga_ctrl|char_addr~35 , uut_vga_ctrl|char_addr~35, logic_analysis, 1
instance = comp, \uut_vga_ctrl|char_addr~61 , uut_vga_ctrl|char_addr~61, logic_analysis, 1
instance = comp, \uut_vga_ctrl|char_addr~36 , uut_vga_ctrl|char_addr~36, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Selector7~1 , uut_vga_ctrl|Selector7~1, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Equal2~33 , uut_vga_ctrl|Equal2~33, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Equal2~31 , uut_vga_ctrl|Equal2~31, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Equal2~32 , uut_vga_ctrl|Equal2~32, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Selector9~2 , uut_vga_ctrl|Selector9~2, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Equal2~29 , uut_vga_ctrl|Equal2~29, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Selector6~0 , uut_vga_ctrl|Selector6~0, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Selector7~0 , uut_vga_ctrl|Selector7~0, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Equal2~34 , uut_vga_ctrl|Equal2~34, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Selector8~0 , uut_vga_ctrl|Selector8~0, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Equal2~35 , uut_vga_ctrl|Equal2~35, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Equal2~36 , uut_vga_ctrl|Equal2~36, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Selector8~1 , uut_vga_ctrl|Selector8~1, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Equal2~30 , uut_vga_ctrl|Equal2~30, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Selector11~1 , uut_vga_ctrl|Selector11~1, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Equal2~17 , uut_vga_ctrl|Equal2~17, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Equal2~28 , uut_vga_ctrl|Equal2~28, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Selector11~0 , uut_vga_ctrl|Selector11~0, logic_analysis, 1
instance = comp, \uut_vga_ctrl|char_addr~27 , uut_vga_ctrl|char_addr~27, logic_analysis, 1
instance = comp, \uut_vga_ctrl|char_addr[3] , uut_vga_ctrl|char_addr[3], logic_analysis, 1
instance = comp, \uut_vga_ctrl|Equal56~0 , uut_vga_ctrl|Equal56~0, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Selector3~0 , uut_vga_ctrl|Selector3~0, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Selector4~2 , uut_vga_ctrl|Selector4~2, logic_analysis, 1
instance = comp, \uut_vga_ctrl|WideOr12~1 , uut_vga_ctrl|WideOr12~1, logic_analysis, 1
instance = comp, \uut_vga_ctrl|WideOr12~0 , uut_vga_ctrl|WideOr12~0, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Selector4~3 , uut_vga_ctrl|Selector4~3, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Selector4~1 , uut_vga_ctrl|Selector4~1, logic_analysis, 1
instance = comp, \uut_vga_ctrl|WideOr2~0 , uut_vga_ctrl|WideOr2~0, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Add4~20 , uut_vga_ctrl|Add4~20, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Selector4~0 , uut_vga_ctrl|Selector4~0, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Selector4~4 , uut_vga_ctrl|Selector4~4, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Equal2~37 , uut_vga_ctrl|Equal2~37, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Selector8~2 , uut_vga_ctrl|Selector8~2, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Equal2~38 , uut_vga_ctrl|Equal2~38, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Selector8~5 , uut_vga_ctrl|Selector8~5, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Selector8~6 , uut_vga_ctrl|Selector8~6, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Selector10~0 , uut_vga_ctrl|Selector10~0, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Equal2~39 , uut_vga_ctrl|Equal2~39, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Selector6~1 , uut_vga_ctrl|Selector6~1, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Equal2~40 , uut_vga_ctrl|Equal2~40, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Selector6~2 , uut_vga_ctrl|Selector6~2, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Equal2~41 , uut_vga_ctrl|Equal2~41, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Selector9~3 , uut_vga_ctrl|Selector9~3, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Selector7~2 , uut_vga_ctrl|Selector7~2, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Selector7~3 , uut_vga_ctrl|Selector7~3, logic_analysis, 1
instance = comp, \uut_vga_ctrl|char_addr~37 , uut_vga_ctrl|char_addr~37, logic_analysis, 1
instance = comp, \uut_vga_ctrl|char_addr~38 , uut_vga_ctrl|char_addr~38, logic_analysis, 1
instance = comp, \uut_vga_ctrl|char_addr~62 , uut_vga_ctrl|char_addr~62, logic_analysis, 1
instance = comp, \uut_vga_ctrl|char_addr~63 , uut_vga_ctrl|char_addr~63, logic_analysis, 1
instance = comp, \uut_vga_ctrl|char_addr~39 , uut_vga_ctrl|char_addr~39, logic_analysis, 1
instance = comp, \uut_vga_ctrl|char_addr~40 , uut_vga_ctrl|char_addr~40, logic_analysis, 1
instance = comp, \uut_vga_ctrl|char_addr~41 , uut_vga_ctrl|char_addr~41, logic_analysis, 1
instance = comp, \uut_vga_ctrl|char_addr~42 , uut_vga_ctrl|char_addr~42, logic_analysis, 1
instance = comp, \uut_vga_ctrl|char_addr[4] , uut_vga_ctrl|char_addr[4], logic_analysis, 1
instance = comp, \uut_vga_ctrl|Add4~25 , uut_vga_ctrl|Add4~25, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Selector9~4 , uut_vga_ctrl|Selector9~4, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Selector9~5 , uut_vga_ctrl|Selector9~5, logic_analysis, 1
instance = comp, \uut_vga_ctrl|char_addr~43 , uut_vga_ctrl|char_addr~43, logic_analysis, 1
instance = comp, \uut_vga_ctrl|char_addr~44 , uut_vga_ctrl|char_addr~44, logic_analysis, 1
instance = comp, \uut_vga_ctrl|char_addr~45 , uut_vga_ctrl|char_addr~45, logic_analysis, 1
instance = comp, \uut_vga_ctrl|char_addr~46 , uut_vga_ctrl|char_addr~46, logic_analysis, 1
instance = comp, \uut_vga_ctrl|char_addr~47 , uut_vga_ctrl|char_addr~47, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Selector3~1 , uut_vga_ctrl|Selector3~1, logic_analysis, 1
instance = comp, \uut_vga_ctrl|WideOr10~1 , uut_vga_ctrl|WideOr10~1, logic_analysis, 1
instance = comp, \uut_vga_ctrl|WideOr10~0 , uut_vga_ctrl|WideOr10~0, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Selector3~2 , uut_vga_ctrl|Selector3~2, logic_analysis, 1
instance = comp, \uut_vga_ctrl|WideOr1~0 , uut_vga_ctrl|WideOr1~0, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Selector3~3 , uut_vga_ctrl|Selector3~3, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Selector3~4 , uut_vga_ctrl|Selector3~4, logic_analysis, 1
instance = comp, \uut_vga_ctrl|char_addr[5] , uut_vga_ctrl|char_addr[5], logic_analysis, 1
instance = comp, \uut_vga_ctrl|Add4~30 , uut_vga_ctrl|Add4~30, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Selector8~3 , uut_vga_ctrl|Selector8~3, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Selector7~4 , uut_vga_ctrl|Selector7~4, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Selector8~4 , uut_vga_ctrl|Selector8~4, logic_analysis, 1
instance = comp, \uut_vga_ctrl|char_addr~48 , uut_vga_ctrl|char_addr~48, logic_analysis, 1
instance = comp, \uut_vga_ctrl|WideOr9~0 , uut_vga_ctrl|WideOr9~0, logic_analysis, 1
instance = comp, \uut_vga_ctrl|WideOr9~1 , uut_vga_ctrl|WideOr9~1, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Selector2~1 , uut_vga_ctrl|Selector2~1, logic_analysis, 1
instance = comp, \uut_vga_ctrl|WideOr0~0 , uut_vga_ctrl|WideOr0~0, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Selector2~2 , uut_vga_ctrl|Selector2~2, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Selector2~0 , uut_vga_ctrl|Selector2~0, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Selector2~3 , uut_vga_ctrl|Selector2~3, logic_analysis, 1
instance = comp, \uut_vga_ctrl|char_addr~49 , uut_vga_ctrl|char_addr~49, logic_analysis, 1
instance = comp, \uut_vga_ctrl|char_addr~50 , uut_vga_ctrl|char_addr~50, logic_analysis, 1
instance = comp, \uut_vga_ctrl|char_addr~51 , uut_vga_ctrl|char_addr~51, logic_analysis, 1
instance = comp, \uut_vga_ctrl|char_addr~52 , uut_vga_ctrl|char_addr~52, logic_analysis, 1
instance = comp, \uut_vga_ctrl|char_addr[6] , uut_vga_ctrl|char_addr[6], logic_analysis, 1
instance = comp, \uut_vga_ctrl|Add4~35 , uut_vga_ctrl|Add4~35, logic_analysis, 1
instance = comp, \uut_vga_ctrl|WideOr6~1 , uut_vga_ctrl|WideOr6~1, logic_analysis, 1
instance = comp, \uut_vga_ctrl|WideOr6~0 , uut_vga_ctrl|WideOr6~0, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Selector1~0 , uut_vga_ctrl|Selector1~0, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Selector1~1 , uut_vga_ctrl|Selector1~1, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Selector7~8 , uut_vga_ctrl|Selector7~8, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Selector7~6 , uut_vga_ctrl|Selector7~6, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Selector7~5 , uut_vga_ctrl|Selector7~5, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Selector7~7 , uut_vga_ctrl|Selector7~7, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Selector7~9 , uut_vga_ctrl|Selector7~9, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Selector7~10 , uut_vga_ctrl|Selector7~10, logic_analysis, 1
instance = comp, \uut_vga_ctrl|char_addr~53 , uut_vga_ctrl|char_addr~53, logic_analysis, 1
instance = comp, \uut_vga_ctrl|char_addr~54 , uut_vga_ctrl|char_addr~54, logic_analysis, 1
instance = comp, \uut_vga_ctrl|char_addr~55 , uut_vga_ctrl|char_addr~55, logic_analysis, 1
instance = comp, \uut_vga_ctrl|char_addr~56 , uut_vga_ctrl|char_addr~56, logic_analysis, 1
instance = comp, \uut_vga_ctrl|char_addr[7] , uut_vga_ctrl|char_addr[7], logic_analysis, 1
instance = comp, \uut_vga_ctrl|Add4~40 , uut_vga_ctrl|Add4~40, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Selector6~3 , uut_vga_ctrl|Selector6~3, logic_analysis, 1
instance = comp, \uut_vga_ctrl|char_addr~57 , uut_vga_ctrl|char_addr~57, logic_analysis, 1
instance = comp, \uut_vga_ctrl|WideOr4~0 , uut_vga_ctrl|WideOr4~0, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Selector0~0 , uut_vga_ctrl|Selector0~0, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Selector0~1 , uut_vga_ctrl|Selector0~1, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Selector0~2 , uut_vga_ctrl|Selector0~2, logic_analysis, 1
instance = comp, \uut_vga_ctrl|char_addr~58 , uut_vga_ctrl|char_addr~58, logic_analysis, 1
instance = comp, \uut_vga_ctrl|char_addr~59 , uut_vga_ctrl|char_addr~59, logic_analysis, 1
instance = comp, \uut_vga_ctrl|char_addr[8] , uut_vga_ctrl|char_addr[8], logic_analysis, 1
instance = comp, \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|ram_block1a4 , uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|ram_block1a4, logic_analysis, 1
instance = comp, \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|ram_block1a10 , uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|ram_block1a10, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux2~4 , uut_vga_ctrl|Mux2~4, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux2~5 , uut_vga_ctrl|Mux2~5, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux2~2 , uut_vga_ctrl|Mux2~2, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux2~3 , uut_vga_ctrl|Mux2~3, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux2~6 , uut_vga_ctrl|Mux2~6, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux2~0 , uut_vga_ctrl|Mux2~0, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux2~1 , uut_vga_ctrl|Mux2~1, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux2~7 , uut_vga_ctrl|Mux2~7, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux2~8 , uut_vga_ctrl|Mux2~8, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux2~9 , uut_vga_ctrl|Mux2~9, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Add7~1 , uut_vga_ctrl|Add7~1, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux3~0 , uut_vga_ctrl|Mux3~0, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux3~1 , uut_vga_ctrl|Mux3~1, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux3~2 , uut_vga_ctrl|Mux3~2, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux3~10 , uut_vga_ctrl|Mux3~10, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux3~11 , uut_vga_ctrl|Mux3~11, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux3~12 , uut_vga_ctrl|Mux3~12, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux3~3 , uut_vga_ctrl|Mux3~3, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux3~4 , uut_vga_ctrl|Mux3~4, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux3~5 , uut_vga_ctrl|Mux3~5, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux3~7 , uut_vga_ctrl|Mux3~7, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux3~6 , uut_vga_ctrl|Mux3~6, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux3~8 , uut_vga_ctrl|Mux3~8, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux3~9 , uut_vga_ctrl|Mux3~9, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux3~13 , uut_vga_ctrl|Mux3~13, logic_analysis, 1
instance = comp, \uut_vga_ctrl|vga_rgb~1 , uut_vga_ctrl|vga_rgb~1, logic_analysis, 1
instance = comp, \uut_vga_ctrl|always8~2 , uut_vga_ctrl|always8~2, logic_analysis, 1
instance = comp, \uut_vga_ctrl|always8~1 , uut_vga_ctrl|always8~1, logic_analysis, 1
instance = comp, \uut_vga_ctrl|always8~3 , uut_vga_ctrl|always8~3, logic_analysis, 1
instance = comp, \uut_vga_ctrl|always8~0 , uut_vga_ctrl|always8~0, logic_analysis, 1
instance = comp, \uut_vga_ctrl|always8~4 , uut_vga_ctrl|always8~4, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Equal2~18 , uut_vga_ctrl|Equal2~18, logic_analysis, 1
instance = comp, \uut_vga_ctrl|ch_bit[0] , uut_vga_ctrl|ch_bit[0], logic_analysis, 1
instance = comp, \uut_vga_ctrl|ch_bit[1] , uut_vga_ctrl|ch_bit[1], logic_analysis, 1
instance = comp, \uut_vga_ctrl|ch_bit[2] , uut_vga_ctrl|ch_bit[2], logic_analysis, 1
instance = comp, \uut_vga_ctrl|Add5~0 , uut_vga_ctrl|Add5~0, logic_analysis, 1
instance = comp, \uut_vga_ctrl|ch_bit[3] , uut_vga_ctrl|ch_bit[3], logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux1~2 , uut_vga_ctrl|Mux1~2, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux1~3 , uut_vga_ctrl|Mux1~3, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux1~4 , uut_vga_ctrl|Mux1~4, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux1~5 , uut_vga_ctrl|Mux1~5, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux1~6 , uut_vga_ctrl|Mux1~6, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux1~0 , uut_vga_ctrl|Mux1~0, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux1~1 , uut_vga_ctrl|Mux1~1, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux1~7 , uut_vga_ctrl|Mux1~7, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux1~8 , uut_vga_ctrl|Mux1~8, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux1~9 , uut_vga_ctrl|Mux1~9, logic_analysis, 1
instance = comp, \uut_vga_ctrl|vga_rgb~2 , uut_vga_ctrl|vga_rgb~2, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Equal2~42 , uut_vga_ctrl|Equal2~42, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Equal2~43 , uut_vga_ctrl|Equal2~43, logic_analysis, 1
instance = comp, \uut_vga_ctrl|topic_addr[0] , uut_vga_ctrl|topic_addr[0], logic_analysis, 1
instance = comp, \uut_vga_ctrl|topic_addr[1] , uut_vga_ctrl|topic_addr[1], logic_analysis, 1
instance = comp, \uut_vga_ctrl|topic_addr[2] , uut_vga_ctrl|topic_addr[2], logic_analysis, 1
instance = comp, \uut_vga_ctrl|topic_addr[3] , uut_vga_ctrl|topic_addr[3], logic_analysis, 1
instance = comp, \uut_vga_ctrl|topic_addr[4] , uut_vga_ctrl|topic_addr[4], logic_analysis, 1
instance = comp, \uut_vga_ctrl|topic_addr[5] , uut_vga_ctrl|topic_addr[5], logic_analysis, 1
instance = comp, \uut_vga_ctrl|topic_addr[6] , uut_vga_ctrl|topic_addr[6], logic_analysis, 1
instance = comp, \uut_vga_ctrl|topic_addr[7] , uut_vga_ctrl|topic_addr[7], logic_analysis, 1
instance = comp, \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|ram_block1a3 , uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|ram_block1a3, logic_analysis, 1
instance = comp, \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|ram_block1a27 , uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|ram_block1a27, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux0~10 , uut_vga_ctrl|Mux0~10, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux0~11 , uut_vga_ctrl|Mux0~11, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux0~17 , uut_vga_ctrl|Mux0~17, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux0~18 , uut_vga_ctrl|Mux0~18, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux0~12 , uut_vga_ctrl|Mux0~12, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux0~13 , uut_vga_ctrl|Mux0~13, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux0~14 , uut_vga_ctrl|Mux0~14, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux0~15 , uut_vga_ctrl|Mux0~15, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux0~16 , uut_vga_ctrl|Mux0~16, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux0~19 , uut_vga_ctrl|Mux0~19, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Add6~0 , uut_vga_ctrl|Add6~0, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux0~7 , uut_vga_ctrl|Mux0~7, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux0~8 , uut_vga_ctrl|Mux0~8, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux0~2 , uut_vga_ctrl|Mux0~2, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux0~3 , uut_vga_ctrl|Mux0~3, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux0~4 , uut_vga_ctrl|Mux0~4, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux0~5 , uut_vga_ctrl|Mux0~5, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux0~6 , uut_vga_ctrl|Mux0~6, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux0~0 , uut_vga_ctrl|Mux0~0, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux0~1 , uut_vga_ctrl|Mux0~1, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux0~9 , uut_vga_ctrl|Mux0~9, logic_analysis, 1
instance = comp, \uut_vga_ctrl|vga_rgb~3 , uut_vga_ctrl|vga_rgb~3, logic_analysis, 1
instance = comp, \uut_vga_ctrl|vga_rgb~5 , uut_vga_ctrl|vga_rgb~5, logic_analysis, 1
instance = comp, \uut_vga_ctrl|always5~2 , uut_vga_ctrl|always5~2, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Equal4~15 , uut_vga_ctrl|Equal4~15, logic_analysis, 1
instance = comp, \uut_vga_ctrl|valid_yr , uut_vga_ctrl|valid_yr, logic_analysis, 1
instance = comp, \uut_vga_ctrl|always5~0 , uut_vga_ctrl|always5~0, logic_analysis, 1
instance = comp, \uut_vga_ctrl|always5~1 , uut_vga_ctrl|always5~1, logic_analysis, 1
instance = comp, \uut_vga_ctrl|valid_r , uut_vga_ctrl|valid_r, logic_analysis, 1
instance = comp, \uut_vga_ctrl|always9~7 , uut_vga_ctrl|always9~7, logic_analysis, 1
instance = comp, \uut_vga_ctrl|always9~14 , uut_vga_ctrl|always9~14, logic_analysis, 1
instance = comp, \uut_vga_ctrl|always9~27 , uut_vga_ctrl|always9~27, logic_analysis, 1
instance = comp, \signal[14]~I , signal[14], logic_analysis, 1
instance = comp, \uut_sampling|sft_re[62] , uut_sampling|sft_re[62], logic_analysis, 1
instance = comp, \uut_sampling|sft_re[61] , uut_sampling|sft_re[61], logic_analysis, 1
instance = comp, \uut_sampling|sft_re[30] , uut_sampling|sft_re[30], logic_analysis, 1
instance = comp, \uut_sampling|sft_re[29] , uut_sampling|sft_re[29], logic_analysis, 1
instance = comp, \uut_sampling|sft_re[14] , uut_sampling|sft_re[14], logic_analysis, 1
instance = comp, \uut_sampling|sft_re[13] , uut_sampling|sft_re[13], logic_analysis, 1
instance = comp, \uut_sampling|sft_re[12] , uut_sampling|sft_re[12], logic_analysis, 1
instance = comp, \uut_sampling|sft_re[28] , uut_sampling|sft_re[28], logic_analysis, 1
instance = comp, \uut_sampling|sft_re[27] , uut_sampling|sft_re[27], logic_analysis, 1
instance = comp, \uut_sampling|sft_re[26] , uut_sampling|sft_re[26], logic_analysis, 1
instance = comp, \uut_sampling|sft_re[25] , uut_sampling|sft_re[25], logic_analysis, 1
instance = comp, \uut_sampling|sft_re[24] , uut_sampling|sft_re[24], logic_analysis, 1
instance = comp, \uut_sampling|sft_re[45] , uut_sampling|sft_re[45], logic_analysis, 1
instance = comp, \uut_sampling|sft_re[38] , uut_sampling|sft_re[38], logic_analysis, 1
instance = comp, \uut_sampling|sft_re[37] , uut_sampling|sft_re[37], logic_analysis, 1
instance = comp, \uut_sampling|sft_re[6] , uut_sampling|sft_re[6], logic_analysis, 1
instance = comp, \uut_sampling|sft_re[5] , uut_sampling|sft_re[5], logic_analysis, 1
instance = comp, \uut_sampling|sft_re[4] , uut_sampling|sft_re[4], logic_analysis, 1
instance = comp, \uut_sampling|sft_re[21] , uut_sampling|sft_re[21], logic_analysis, 1
instance = comp, \uut_sampling|sft_re[20] , uut_sampling|sft_re[20], logic_analysis, 1
instance = comp, \uut_sampling|sft_re[19] , uut_sampling|sft_re[19], logic_analysis, 1
instance = comp, \uut_sampling|sft_re[23] , uut_sampling|sft_re[23], logic_analysis, 1
instance = comp, \uut_sampling|sft_re[3] , uut_sampling|sft_re[3], logic_analysis, 1
instance = comp, \uut_sampling|sft_re[2] , uut_sampling|sft_re[2], logic_analysis, 1
instance = comp, \uut_sampling|sft_re[53] , uut_sampling|sft_re[53], logic_analysis, 1
instance = comp, \uut_sampling|sft_re[36] , uut_sampling|sft_re[36], logic_analysis, 1
instance = comp, \uut_sampling|sft_re[52] , uut_sampling|sft_re[52], logic_analysis, 1
instance = comp, \uut_sampling|sft_re[51] , uut_sampling|sft_re[51], logic_analysis, 1
instance = comp, \uut_sampling|sft_re[55] , uut_sampling|sft_re[55], logic_analysis, 1
instance = comp, \uut_sampling|sft_re[35] , uut_sampling|sft_re[35], logic_analysis, 1
instance = comp, \uut_sampling|sft_re[34] , uut_sampling|sft_re[34], logic_analysis, 1
instance = comp, \uut_sampling|sft_re[33] , uut_sampling|sft_re[33], logic_analysis, 1
instance = comp, \uut_sampling|sft_re[32] , uut_sampling|sft_re[32], logic_analysis, 1
instance = comp, \uut_sampling|sft_re[31] , uut_sampling|sft_re[31], logic_analysis, 1
instance = comp, \uut_sampling|sft_re[11] , uut_sampling|sft_re[11], logic_analysis, 1
instance = comp, \uut_sampling|sft_re[10] , uut_sampling|sft_re[10], logic_analysis, 1
instance = comp, \uut_sampling|sft_re[9] , uut_sampling|sft_re[9], logic_analysis, 1
instance = comp, \uut_sampling|sft_re[8] , uut_sampling|sft_re[8], logic_analysis, 1
instance = comp, \uut_sampling|sft_re[7] , uut_sampling|sft_re[7], logic_analysis, 1
instance = comp, \uut_sampling|sft_re[22] , uut_sampling|sft_re[22], logic_analysis, 1
instance = comp, \uut_sampling|sft_re[18] , uut_sampling|sft_re[18], logic_analysis, 1
instance = comp, \uut_sampling|sft_re[17] , uut_sampling|sft_re[17], logic_analysis, 1
instance = comp, \uut_sampling|sft_re[16] , uut_sampling|sft_re[16], logic_analysis, 1
instance = comp, \uut_sampling|sft_re[15] , uut_sampling|sft_re[15], logic_analysis, 1
instance = comp, \uut_sampling|sft_re[44] , uut_sampling|sft_re[44], logic_analysis, 1
instance = comp, \uut_sampling|sft_re[60] , uut_sampling|sft_re[60], logic_analysis, 1
instance = comp, \uut_sampling|sft_re[59] , uut_sampling|sft_re[59], logic_analysis, 1
instance = comp, \uut_sampling|sft_re[58] , uut_sampling|sft_re[58], logic_analysis, 1
instance = comp, \uut_sampling|sft_re[57] , uut_sampling|sft_re[57], logic_analysis, 1
instance = comp, \uut_sampling|sft_re[56] , uut_sampling|sft_re[56], logic_analysis, 1
instance = comp, \uut_sampling|sft_re[40] , uut_sampling|sft_re[40], logic_analysis, 1
instance = comp, \uut_sampling|sft_re[39] , uut_sampling|sft_re[39], logic_analysis, 1
instance = comp, \uut_sampling|sft_re[54] , uut_sampling|sft_re[54], logic_analysis, 1
instance = comp, \uut_sampling|sft_re[50] , uut_sampling|sft_re[50], logic_analysis, 1
instance = comp, \uut_sampling|sft_re[49] , uut_sampling|sft_re[49], logic_analysis, 1
instance = comp, \uut_sampling|sft_re[48] , uut_sampling|sft_re[48], logic_analysis, 1
instance = comp, \uut_sampling|sft_re[47] , uut_sampling|sft_re[47], logic_analysis, 1
instance = comp, \uut_sampling|sft_re[46] , uut_sampling|sft_re[46], logic_analysis, 1
instance = comp, \uut_sampling|sft_re[43] , uut_sampling|sft_re[43], logic_analysis, 1
instance = comp, \uut_sampling|sft_re[42] , uut_sampling|sft_re[42], logic_analysis, 1
instance = comp, \uut_sampling|sft_re[41] , uut_sampling|sft_re[41], logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux18~6 , uut_vga_ctrl|Mux18~6, logic_analysis, 1
instance = comp, \uut_sampling|sft_re[1] , uut_sampling|sft_re[1], logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux18~9 , uut_vga_ctrl|Mux18~9, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux18~16 , uut_vga_ctrl|Mux18~16, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux18~19 , uut_vga_ctrl|Mux18~19, logic_analysis, 1
instance = comp, \uut_sampling|sft_re[0] , uut_sampling|sft_re[0], logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux18~26 , uut_vga_ctrl|Mux18~26, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux18~29 , uut_vga_ctrl|Mux18~29, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux18~30 , uut_vga_ctrl|Mux18~30, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux18~37 , uut_vga_ctrl|Mux18~37, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux18~40 , uut_vga_ctrl|Mux18~40, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux18~41 , uut_vga_ctrl|Mux18~41, logic_analysis, 1
instance = comp, \uut_vga_ctrl|vga_rgb~20 , uut_vga_ctrl|vga_rgb~20, logic_analysis, 1
instance = comp, \uut_sampling|sft_rd[21] , uut_sampling|sft_rd[21], logic_analysis, 1
instance = comp, \uut_sampling|sft_rd[48] , uut_sampling|sft_rd[48], logic_analysis, 1
instance = comp, \uut_sampling|sft_rd[20] , uut_sampling|sft_rd[20], logic_analysis, 1
instance = comp, \uut_sampling|sft_rd[19] , uut_sampling|sft_rd[19], logic_analysis, 1
instance = comp, \uut_sampling|sft_rd[18] , uut_sampling|sft_rd[18], logic_analysis, 1
instance = comp, \uut_sampling|sft_rd[17] , uut_sampling|sft_rd[17], logic_analysis, 1
instance = comp, \uut_sampling|sft_rd[16] , uut_sampling|sft_rd[16], logic_analysis, 1
instance = comp, \uut_sampling|sft_rd[15] , uut_sampling|sft_rd[15], logic_analysis, 1
instance = comp, \uut_sampling|sft_rd[29] , uut_sampling|sft_rd[29], logic_analysis, 1
instance = comp, \uut_sampling|sft_rd[28] , uut_sampling|sft_rd[28], logic_analysis, 1
instance = comp, \signal[13]~I , signal[13], logic_analysis, 1
instance = comp, \uut_sampling|sft_rd[62] , uut_sampling|sft_rd[62], logic_analysis, 1
instance = comp, \uut_sampling|sft_rd[61] , uut_sampling|sft_rd[61], logic_analysis, 1
instance = comp, \uut_sampling|sft_rd[60] , uut_sampling|sft_rd[60], logic_analysis, 1
instance = comp, \uut_sampling|sft_rd[27] , uut_sampling|sft_rd[27], logic_analysis, 1
instance = comp, \uut_sampling|sft_rd[57] , uut_sampling|sft_rd[57], logic_analysis, 1
instance = comp, \uut_sampling|sft_rd[26] , uut_sampling|sft_rd[26], logic_analysis, 1
instance = comp, \uut_sampling|sft_rd[25] , uut_sampling|sft_rd[25], logic_analysis, 1
instance = comp, \uut_sampling|sft_rd[59] , uut_sampling|sft_rd[59], logic_analysis, 1
instance = comp, \uut_sampling|sft_rd[58] , uut_sampling|sft_rd[58], logic_analysis, 1
instance = comp, \uut_sampling|sft_rd[40] , uut_sampling|sft_rd[40], logic_analysis, 1
instance = comp, \uut_sampling|sft_rd[56] , uut_sampling|sft_rd[56], logic_analysis, 1
instance = comp, \uut_sampling|sft_rd[24] , uut_sampling|sft_rd[24], logic_analysis, 1
instance = comp, \uut_sampling|sft_rd[14] , uut_sampling|sft_rd[14], logic_analysis, 1
instance = comp, \uut_sampling|sft_rd[47] , uut_sampling|sft_rd[47], logic_analysis, 1
instance = comp, \uut_sampling|sft_rd[13] , uut_sampling|sft_rd[13], logic_analysis, 1
instance = comp, \uut_sampling|sft_rd[12] , uut_sampling|sft_rd[12], logic_analysis, 1
instance = comp, \uut_sampling|sft_rd[46] , uut_sampling|sft_rd[46], logic_analysis, 1
instance = comp, \uut_sampling|sft_rd[45] , uut_sampling|sft_rd[45], logic_analysis, 1
instance = comp, \uut_sampling|sft_rd[39] , uut_sampling|sft_rd[39], logic_analysis, 1
instance = comp, \uut_sampling|sft_rd[36] , uut_sampling|sft_rd[36], logic_analysis, 1
instance = comp, \uut_sampling|sft_rd[4] , uut_sampling|sft_rd[4], logic_analysis, 1
instance = comp, \uut_sampling|sft_rd[38] , uut_sampling|sft_rd[38], logic_analysis, 1
instance = comp, \uut_sampling|sft_rd[37] , uut_sampling|sft_rd[37], logic_analysis, 1
instance = comp, \uut_sampling|sft_rd[44] , uut_sampling|sft_rd[44], logic_analysis, 1
instance = comp, \uut_sampling|sft_rd[11] , uut_sampling|sft_rd[11], logic_analysis, 1
instance = comp, \uut_sampling|sft_rd[10] , uut_sampling|sft_rd[10], logic_analysis, 1
instance = comp, \uut_sampling|sft_rd[9] , uut_sampling|sft_rd[9], logic_analysis, 1
instance = comp, \uut_sampling|sft_rd[43] , uut_sampling|sft_rd[43], logic_analysis, 1
instance = comp, \uut_sampling|sft_rd[42] , uut_sampling|sft_rd[42], logic_analysis, 1
instance = comp, \uut_sampling|sft_rd[41] , uut_sampling|sft_rd[41], logic_analysis, 1
instance = comp, \uut_sampling|sft_rd[8] , uut_sampling|sft_rd[8], logic_analysis, 1
instance = comp, \uut_sampling|sft_rd[7] , uut_sampling|sft_rd[7], logic_analysis, 1
instance = comp, \uut_sampling|sft_rd[6] , uut_sampling|sft_rd[6], logic_analysis, 1
instance = comp, \uut_sampling|sft_rd[5] , uut_sampling|sft_rd[5], logic_analysis, 1
instance = comp, \uut_sampling|sft_rd[3] , uut_sampling|sft_rd[3], logic_analysis, 1
instance = comp, \uut_sampling|sft_rd[1] , uut_sampling|sft_rd[1], logic_analysis, 1
instance = comp, \uut_sampling|sft_rd[0] , uut_sampling|sft_rd[0], logic_analysis, 1
instance = comp, \uut_sampling|sft_rd[2] , uut_sampling|sft_rd[2], logic_analysis, 1
instance = comp, \uut_sampling|sft_rd[35] , uut_sampling|sft_rd[35], logic_analysis, 1
instance = comp, \uut_sampling|sft_rd[34] , uut_sampling|sft_rd[34], logic_analysis, 1
instance = comp, \uut_sampling|sft_rd[33] , uut_sampling|sft_rd[33], logic_analysis, 1
instance = comp, \uut_sampling|sft_rd[32] , uut_sampling|sft_rd[32], logic_analysis, 1
instance = comp, \uut_sampling|sft_rd[31] , uut_sampling|sft_rd[31], logic_analysis, 1
instance = comp, \uut_sampling|sft_rd[30] , uut_sampling|sft_rd[30], logic_analysis, 1
instance = comp, \uut_sampling|sft_rd[23] , uut_sampling|sft_rd[23], logic_analysis, 1
instance = comp, \uut_sampling|sft_rd[22] , uut_sampling|sft_rd[22], logic_analysis, 1
instance = comp, \uut_sampling|sft_rd[55] , uut_sampling|sft_rd[55], logic_analysis, 1
instance = comp, \uut_sampling|sft_rd[54] , uut_sampling|sft_rd[54], logic_analysis, 1
instance = comp, \uut_sampling|sft_rd[53] , uut_sampling|sft_rd[53], logic_analysis, 1
instance = comp, \uut_sampling|sft_rd[52] , uut_sampling|sft_rd[52], logic_analysis, 1
instance = comp, \uut_sampling|sft_rd[51] , uut_sampling|sft_rd[51], logic_analysis, 1
instance = comp, \uut_sampling|sft_rd[50] , uut_sampling|sft_rd[50], logic_analysis, 1
instance = comp, \uut_sampling|sft_rd[49] , uut_sampling|sft_rd[49], logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux17~37 , uut_vga_ctrl|Mux17~37, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux17~40 , uut_vga_ctrl|Mux17~40, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux17~16 , uut_vga_ctrl|Mux17~16, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux17~19 , uut_vga_ctrl|Mux17~19, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux17~26 , uut_vga_ctrl|Mux17~26, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux17~29 , uut_vga_ctrl|Mux17~29, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux17~30 , uut_vga_ctrl|Mux17~30, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux17~6 , uut_vga_ctrl|Mux17~6, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux17~9 , uut_vga_ctrl|Mux17~9, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux17~41 , uut_vga_ctrl|Mux17~41, logic_analysis, 1
instance = comp, \uut_vga_ctrl|always9~24 , uut_vga_ctrl|always9~24, logic_analysis, 1
instance = comp, \uut_vga_ctrl|always9~18 , uut_vga_ctrl|always9~18, logic_analysis, 1
instance = comp, \uut_vga_ctrl|vga_rgb~19 , uut_vga_ctrl|vga_rgb~19, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux16~37 , uut_vga_ctrl|Mux16~37, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux16~40 , uut_vga_ctrl|Mux16~40, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux16~16 , uut_vga_ctrl|Mux16~16, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux16~19 , uut_vga_ctrl|Mux16~19, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux16~26 , uut_vga_ctrl|Mux16~26, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux16~29 , uut_vga_ctrl|Mux16~29, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux16~30 , uut_vga_ctrl|Mux16~30, logic_analysis, 1
instance = comp, \uut_sampling|sft_rc[1] , uut_sampling|sft_rc[1], logic_analysis, 1
instance = comp, \uut_sampling|sft_rc[0] , uut_sampling|sft_rc[0], logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux16~6 , uut_vga_ctrl|Mux16~6, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux16~9 , uut_vga_ctrl|Mux16~9, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux16~41 , uut_vga_ctrl|Mux16~41, logic_analysis, 1
instance = comp, \uut_vga_ctrl|always9~21 , uut_vga_ctrl|always9~21, logic_analysis, 1
instance = comp, \uut_vga_ctrl|vga_rgb~18 , uut_vga_ctrl|vga_rgb~18, logic_analysis, 1
instance = comp, \uut_vga_ctrl|always9~19 , uut_vga_ctrl|always9~19, logic_analysis, 1
instance = comp, \signal[11]~I , signal[11], logic_analysis, 1
instance = comp, \uut_sampling|sft_rb[62] , uut_sampling|sft_rb[62], logic_analysis, 1
instance = comp, \uut_sampling|sft_rb[61] , uut_sampling|sft_rb[61], logic_analysis, 1
instance = comp, \uut_sampling|sft_rb[30] , uut_sampling|sft_rb[30], logic_analysis, 1
instance = comp, \uut_sampling|sft_rb[47] , uut_sampling|sft_rb[47], logic_analysis, 1
instance = comp, \uut_sampling|sft_rb[46] , uut_sampling|sft_rb[46], logic_analysis, 1
instance = comp, \uut_sampling|sft_rb[28] , uut_sampling|sft_rb[28], logic_analysis, 1
instance = comp, \uut_sampling|sft_rb[31] , uut_sampling|sft_rb[31], logic_analysis, 1
instance = comp, \uut_sampling|sft_rb[11] , uut_sampling|sft_rb[11], logic_analysis, 1
instance = comp, \uut_sampling|sft_rb[10] , uut_sampling|sft_rb[10], logic_analysis, 1
instance = comp, \uut_sampling|sft_rb[9] , uut_sampling|sft_rb[9], logic_analysis, 1
instance = comp, \uut_sampling|sft_rb[25] , uut_sampling|sft_rb[25], logic_analysis, 1
instance = comp, \uut_sampling|sft_rb[24] , uut_sampling|sft_rb[24], logic_analysis, 1
instance = comp, \uut_sampling|sft_rb[8] , uut_sampling|sft_rb[8], logic_analysis, 1
instance = comp, \uut_sampling|sft_rb[7] , uut_sampling|sft_rb[7], logic_analysis, 1
instance = comp, \uut_sampling|sft_rb[23] , uut_sampling|sft_rb[23], logic_analysis, 1
instance = comp, \uut_sampling|sft_rb[22] , uut_sampling|sft_rb[22], logic_analysis, 1
instance = comp, \uut_sampling|sft_rb[21] , uut_sampling|sft_rb[21], logic_analysis, 1
instance = comp, \uut_sampling|sft_rb[18] , uut_sampling|sft_rb[18], logic_analysis, 1
instance = comp, \uut_sampling|sft_rb[17] , uut_sampling|sft_rb[17], logic_analysis, 1
instance = comp, \uut_sampling|sft_rb[16] , uut_sampling|sft_rb[16], logic_analysis, 1
instance = comp, \uut_sampling|sft_rb[15] , uut_sampling|sft_rb[15], logic_analysis, 1
instance = comp, \uut_sampling|sft_rb[14] , uut_sampling|sft_rb[14], logic_analysis, 1
instance = comp, \uut_sampling|sft_rb[13] , uut_sampling|sft_rb[13], logic_analysis, 1
instance = comp, \uut_sampling|sft_rb[12] , uut_sampling|sft_rb[12], logic_analysis, 1
instance = comp, \uut_sampling|sft_rb[27] , uut_sampling|sft_rb[27], logic_analysis, 1
instance = comp, \uut_sampling|sft_rb[26] , uut_sampling|sft_rb[26], logic_analysis, 1
instance = comp, \uut_sampling|sft_rb[45] , uut_sampling|sft_rb[45], logic_analysis, 1
instance = comp, \uut_sampling|sft_rb[44] , uut_sampling|sft_rb[44], logic_analysis, 1
instance = comp, \uut_sampling|sft_rb[60] , uut_sampling|sft_rb[60], logic_analysis, 1
instance = comp, \uut_sampling|sft_rb[59] , uut_sampling|sft_rb[59], logic_analysis, 1
instance = comp, \uut_sampling|sft_rb[58] , uut_sampling|sft_rb[58], logic_analysis, 1
instance = comp, \uut_sampling|sft_rb[57] , uut_sampling|sft_rb[57], logic_analysis, 1
instance = comp, \uut_sampling|sft_rb[56] , uut_sampling|sft_rb[56], logic_analysis, 1
instance = comp, \uut_sampling|sft_rb[43] , uut_sampling|sft_rb[43], logic_analysis, 1
instance = comp, \uut_sampling|sft_rb[42] , uut_sampling|sft_rb[42], logic_analysis, 1
instance = comp, \uut_sampling|sft_rb[41] , uut_sampling|sft_rb[41], logic_analysis, 1
instance = comp, \uut_sampling|sft_rb[40] , uut_sampling|sft_rb[40], logic_analysis, 1
instance = comp, \uut_sampling|sft_rb[39] , uut_sampling|sft_rb[39], logic_analysis, 1
instance = comp, \uut_sampling|sft_rb[55] , uut_sampling|sft_rb[55], logic_analysis, 1
instance = comp, \uut_sampling|sft_rb[54] , uut_sampling|sft_rb[54], logic_analysis, 1
instance = comp, \uut_sampling|sft_rb[53] , uut_sampling|sft_rb[53], logic_analysis, 1
instance = comp, \uut_sampling|sft_rb[38] , uut_sampling|sft_rb[38], logic_analysis, 1
instance = comp, \uut_sampling|sft_rb[37] , uut_sampling|sft_rb[37], logic_analysis, 1
instance = comp, \uut_sampling|sft_rb[36] , uut_sampling|sft_rb[36], logic_analysis, 1
instance = comp, \uut_sampling|sft_rb[52] , uut_sampling|sft_rb[52], logic_analysis, 1
instance = comp, \uut_sampling|sft_rb[51] , uut_sampling|sft_rb[51], logic_analysis, 1
instance = comp, \uut_sampling|sft_rb[50] , uut_sampling|sft_rb[50], logic_analysis, 1
instance = comp, \uut_sampling|sft_rb[49] , uut_sampling|sft_rb[49], logic_analysis, 1
instance = comp, \uut_sampling|sft_rb[48] , uut_sampling|sft_rb[48], logic_analysis, 1
instance = comp, \uut_sampling|sft_rb[6] , uut_sampling|sft_rb[6], logic_analysis, 1
instance = comp, \uut_sampling|sft_rb[35] , uut_sampling|sft_rb[35], logic_analysis, 1
instance = comp, \uut_sampling|sft_rb[34] , uut_sampling|sft_rb[34], logic_analysis, 1
instance = comp, \uut_sampling|sft_rb[33] , uut_sampling|sft_rb[33], logic_analysis, 1
instance = comp, \uut_sampling|sft_rb[32] , uut_sampling|sft_rb[32], logic_analysis, 1
instance = comp, \uut_sampling|sft_rb[29] , uut_sampling|sft_rb[29], logic_analysis, 1
instance = comp, \uut_sampling|sft_rb[5] , uut_sampling|sft_rb[5], logic_analysis, 1
instance = comp, \uut_sampling|sft_rb[4] , uut_sampling|sft_rb[4], logic_analysis, 1
instance = comp, \uut_sampling|sft_rb[20] , uut_sampling|sft_rb[20], logic_analysis, 1
instance = comp, \uut_sampling|sft_rb[19] , uut_sampling|sft_rb[19], logic_analysis, 1
instance = comp, \uut_sampling|sft_rb[3] , uut_sampling|sft_rb[3], logic_analysis, 1
instance = comp, \uut_sampling|sft_rb[2] , uut_sampling|sft_rb[2], logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux15~16 , uut_vga_ctrl|Mux15~16, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux15~19 , uut_vga_ctrl|Mux15~19, logic_analysis, 1
instance = comp, \uut_sampling|sft_rb[1] , uut_sampling|sft_rb[1], logic_analysis, 1
instance = comp, \uut_sampling|sft_rb[0] , uut_sampling|sft_rb[0], logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux15~26 , uut_vga_ctrl|Mux15~26, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux15~29 , uut_vga_ctrl|Mux15~29, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux15~30 , uut_vga_ctrl|Mux15~30, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux15~6 , uut_vga_ctrl|Mux15~6, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux15~9 , uut_vga_ctrl|Mux15~9, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux15~37 , uut_vga_ctrl|Mux15~37, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux15~40 , uut_vga_ctrl|Mux15~40, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux15~41 , uut_vga_ctrl|Mux15~41, logic_analysis, 1
instance = comp, \uut_vga_ctrl|always9~22 , uut_vga_ctrl|always9~22, logic_analysis, 1
instance = comp, \uut_vga_ctrl|always9~26 , uut_vga_ctrl|always9~26, logic_analysis, 1
instance = comp, \uut_vga_ctrl|always9~8 , uut_vga_ctrl|always9~8, logic_analysis, 1
instance = comp, \uut_vga_ctrl|vga_rgb~17 , uut_vga_ctrl|vga_rgb~17, logic_analysis, 1
instance = comp, \uut_vga_ctrl|vga_rgb~21 , uut_vga_ctrl|vga_rgb~21, logic_analysis, 1
instance = comp, \uut_vga_ctrl|always9~28 , uut_vga_ctrl|always9~28, logic_analysis, 1
instance = comp, \uut_sampling|sft_rf[42] , uut_sampling|sft_rf[42], logic_analysis, 1
instance = comp, \uut_sampling|sft_rf[41] , uut_sampling|sft_rf[41], logic_analysis, 1
instance = comp, \uut_sampling|sft_rf[40] , uut_sampling|sft_rf[40], logic_analysis, 1
instance = comp, \uut_sampling|sft_rf[39] , uut_sampling|sft_rf[39], logic_analysis, 1
instance = comp, \uut_sampling|sft_rf[38] , uut_sampling|sft_rf[38], logic_analysis, 1
instance = comp, \uut_sampling|sft_rf[37] , uut_sampling|sft_rf[37], logic_analysis, 1
instance = comp, \uut_sampling|sft_rf[36] , uut_sampling|sft_rf[36], logic_analysis, 1
instance = comp, \uut_sampling|sft_rf[35] , uut_sampling|sft_rf[35], logic_analysis, 1
instance = comp, \uut_sampling|sft_rf[34] , uut_sampling|sft_rf[34], logic_analysis, 1
instance = comp, \uut_sampling|sft_rf[33] , uut_sampling|sft_rf[33], logic_analysis, 1
instance = comp, \uut_sampling|sft_rf[32] , uut_sampling|sft_rf[32], logic_analysis, 1
instance = comp, \uut_sampling|sft_rf[31] , uut_sampling|sft_rf[31], logic_analysis, 1
instance = comp, \uut_sampling|sft_rf[30] , uut_sampling|sft_rf[30], logic_analysis, 1
instance = comp, \uut_sampling|sft_rf[29] , uut_sampling|sft_rf[29], logic_analysis, 1
instance = comp, \uut_sampling|sft_rf[28] , uut_sampling|sft_rf[28], logic_analysis, 1
instance = comp, \uut_sampling|sft_rf[27] , uut_sampling|sft_rf[27], logic_analysis, 1
instance = comp, \uut_sampling|sft_rf[26] , uut_sampling|sft_rf[26], logic_analysis, 1
instance = comp, \uut_sampling|sft_rf[25] , uut_sampling|sft_rf[25], logic_analysis, 1
instance = comp, \uut_sampling|sft_rf[24] , uut_sampling|sft_rf[24], logic_analysis, 1
instance = comp, \uut_sampling|sft_rf[6] , uut_sampling|sft_rf[6], logic_analysis, 1
instance = comp, \uut_sampling|sft_rf[23] , uut_sampling|sft_rf[23], logic_analysis, 1
instance = comp, \uut_sampling|sft_rf[22] , uut_sampling|sft_rf[22], logic_analysis, 1
instance = comp, \uut_sampling|sft_rf[21] , uut_sampling|sft_rf[21], logic_analysis, 1
instance = comp, \uut_sampling|sft_rf[20] , uut_sampling|sft_rf[20], logic_analysis, 1
instance = comp, \uut_sampling|sft_rf[19] , uut_sampling|sft_rf[19], logic_analysis, 1
instance = comp, \uut_sampling|sft_rf[18] , uut_sampling|sft_rf[18], logic_analysis, 1
instance = comp, \uut_sampling|sft_rf[54] , uut_sampling|sft_rf[54], logic_analysis, 1
instance = comp, \uut_sampling|sft_rf[53] , uut_sampling|sft_rf[53], logic_analysis, 1
instance = comp, \uut_sampling|sft_rf[52] , uut_sampling|sft_rf[52], logic_analysis, 1
instance = comp, \uut_sampling|sft_rf[51] , uut_sampling|sft_rf[51], logic_analysis, 1
instance = comp, \uut_sampling|sft_rf[5] , uut_sampling|sft_rf[5], logic_analysis, 1
instance = comp, \uut_sampling|sft_rf[4] , uut_sampling|sft_rf[4], logic_analysis, 1
instance = comp, \uut_sampling|sft_rf[3] , uut_sampling|sft_rf[3], logic_analysis, 1
instance = comp, \uut_sampling|sft_rf[2] , uut_sampling|sft_rf[2], logic_analysis, 1
instance = comp, \uut_sampling|sft_rf[50] , uut_sampling|sft_rf[50], logic_analysis, 1
instance = comp, \uut_sampling|sft_rf[49] , uut_sampling|sft_rf[49], logic_analysis, 1
instance = comp, \uut_sampling|sft_rf[17] , uut_sampling|sft_rf[17], logic_analysis, 1
instance = comp, \signal[15]~I , signal[15], logic_analysis, 1
instance = comp, \uut_sampling|sft_rf[62] , uut_sampling|sft_rf[62], logic_analysis, 1
instance = comp, \uut_sampling|sft_rf[48] , uut_sampling|sft_rf[48], logic_analysis, 1
instance = comp, \uut_sampling|sft_rf[16] , uut_sampling|sft_rf[16], logic_analysis, 1
instance = comp, \uut_sampling|sft_rf[15] , uut_sampling|sft_rf[15], logic_analysis, 1
instance = comp, \uut_sampling|sft_rf[14] , uut_sampling|sft_rf[14], logic_analysis, 1
instance = comp, \uut_sampling|sft_rf[13] , uut_sampling|sft_rf[13], logic_analysis, 1
instance = comp, \uut_sampling|sft_rf[61] , uut_sampling|sft_rf[61], logic_analysis, 1
instance = comp, \uut_sampling|sft_rf[60] , uut_sampling|sft_rf[60], logic_analysis, 1
instance = comp, \uut_sampling|sft_rf[12] , uut_sampling|sft_rf[12], logic_analysis, 1
instance = comp, \uut_sampling|sft_rf[11] , uut_sampling|sft_rf[11], logic_analysis, 1
instance = comp, \uut_sampling|sft_rf[59] , uut_sampling|sft_rf[59], logic_analysis, 1
instance = comp, \uut_sampling|sft_rf[10] , uut_sampling|sft_rf[10], logic_analysis, 1
instance = comp, \uut_sampling|sft_rf[58] , uut_sampling|sft_rf[58], logic_analysis, 1
instance = comp, \uut_sampling|sft_rf[57] , uut_sampling|sft_rf[57], logic_analysis, 1
instance = comp, \uut_sampling|sft_rf[56] , uut_sampling|sft_rf[56], logic_analysis, 1
instance = comp, \uut_sampling|sft_rf[55] , uut_sampling|sft_rf[55], logic_analysis, 1
instance = comp, \uut_sampling|sft_rf[47] , uut_sampling|sft_rf[47], logic_analysis, 1
instance = comp, \uut_sampling|sft_rf[46] , uut_sampling|sft_rf[46], logic_analysis, 1
instance = comp, \uut_sampling|sft_rf[45] , uut_sampling|sft_rf[45], logic_analysis, 1
instance = comp, \uut_sampling|sft_rf[44] , uut_sampling|sft_rf[44], logic_analysis, 1
instance = comp, \uut_sampling|sft_rf[43] , uut_sampling|sft_rf[43], logic_analysis, 1
instance = comp, \uut_sampling|sft_rf[9] , uut_sampling|sft_rf[9], logic_analysis, 1
instance = comp, \uut_sampling|sft_rf[8] , uut_sampling|sft_rf[8], logic_analysis, 1
instance = comp, \uut_sampling|sft_rf[7] , uut_sampling|sft_rf[7], logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux19~16 , uut_vga_ctrl|Mux19~16, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux19~19 , uut_vga_ctrl|Mux19~19, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux19~26 , uut_vga_ctrl|Mux19~26, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux19~29 , uut_vga_ctrl|Mux19~29, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux19~30 , uut_vga_ctrl|Mux19~30, logic_analysis, 1
instance = comp, \uut_sampling|sft_rf[1] , uut_sampling|sft_rf[1], logic_analysis, 1
instance = comp, \uut_sampling|sft_rf[0] , uut_sampling|sft_rf[0], logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux19~6 , uut_vga_ctrl|Mux19~6, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux19~9 , uut_vga_ctrl|Mux19~9, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux19~37 , uut_vga_ctrl|Mux19~37, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux19~40 , uut_vga_ctrl|Mux19~40, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux19~41 , uut_vga_ctrl|Mux19~41, logic_analysis, 1
instance = comp, \uut_vga_ctrl|vga_rgb~22 , uut_vga_ctrl|vga_rgb~22, logic_analysis, 1
instance = comp, \uut_vga_ctrl|always9~29 , uut_vga_ctrl|always9~29, logic_analysis, 1
instance = comp, \uut_sampling|sft_r4[19] , uut_sampling|sft_r4[19], logic_analysis, 1
instance = comp, \uut_sampling|sft_r4[58] , uut_sampling|sft_r4[58], logic_analysis, 1
instance = comp, \uut_sampling|sft_r4[18] , uut_sampling|sft_r4[18], logic_analysis, 1
instance = comp, \uut_sampling|sft_r4[17] , uut_sampling|sft_r4[17], logic_analysis, 1
instance = comp, \uut_sampling|sft_r4[16] , uut_sampling|sft_r4[16], logic_analysis, 1
instance = comp, \uut_sampling|sft_r4[15] , uut_sampling|sft_r4[15], logic_analysis, 1
instance = comp, \uut_sampling|sft_r4[14] , uut_sampling|sft_r4[14], logic_analysis, 1
instance = comp, \uut_sampling|sft_r4[28] , uut_sampling|sft_r4[28], logic_analysis, 1
instance = comp, \uut_sampling|sft_r4[13] , uut_sampling|sft_r4[13], logic_analysis, 1
instance = comp, \uut_sampling|sft_r4[12] , uut_sampling|sft_r4[12], logic_analysis, 1
instance = comp, \uut_sampling|sft_r4[11] , uut_sampling|sft_r4[11], logic_analysis, 1
instance = comp, \uut_sampling|sft_r4[10] , uut_sampling|sft_r4[10], logic_analysis, 1
instance = comp, \uut_sampling|sft_r4[24] , uut_sampling|sft_r4[24], logic_analysis, 1
instance = comp, \uut_sampling|sft_r4[9] , uut_sampling|sft_r4[9], logic_analysis, 1
instance = comp, \uut_sampling|sft_r4[8] , uut_sampling|sft_r4[8], logic_analysis, 1
instance = comp, \signal[4]~I , signal[4], logic_analysis, 1
instance = comp, \uut_sampling|sft_r4[55] , uut_sampling|sft_r4[55], logic_analysis, 1
instance = comp, \uut_sampling|sft_r4[23] , uut_sampling|sft_r4[23], logic_analysis, 1
instance = comp, \uut_sampling|sft_r4[22] , uut_sampling|sft_r4[22], logic_analysis, 1
instance = comp, \uut_sampling|sft_r4[21] , uut_sampling|sft_r4[21], logic_analysis, 1
instance = comp, \uut_sampling|sft_r4[20] , uut_sampling|sft_r4[20], logic_analysis, 1
instance = comp, \uut_sampling|sft_r4[48] , uut_sampling|sft_r4[48], logic_analysis, 1
instance = comp, \uut_sampling|sft_r4[38] , uut_sampling|sft_r4[38], logic_analysis, 1
instance = comp, \uut_sampling|sft_r4[52] , uut_sampling|sft_r4[52], logic_analysis, 1
instance = comp, \uut_sampling|sft_r4[37] , uut_sampling|sft_r4[37], logic_analysis, 1
instance = comp, \uut_sampling|sft_r4[36] , uut_sampling|sft_r4[36], logic_analysis, 1
instance = comp, \uut_sampling|sft_r4[35] , uut_sampling|sft_r4[35], logic_analysis, 1
instance = comp, \uut_sampling|sft_r4[3] , uut_sampling|sft_r4[3], logic_analysis, 1
instance = comp, \uut_sampling|sft_r4[34] , uut_sampling|sft_r4[34], logic_analysis, 1
instance = comp, \uut_sampling|sft_r4[2] , uut_sampling|sft_r4[2], logic_analysis, 1
instance = comp, \uut_sampling|sft_r4[62] , uut_sampling|sft_r4[62], logic_analysis, 1
instance = comp, \uut_sampling|sft_r4[61] , uut_sampling|sft_r4[61], logic_analysis, 1
instance = comp, \uut_sampling|sft_r4[60] , uut_sampling|sft_r4[60], logic_analysis, 1
instance = comp, \uut_sampling|sft_r4[6] , uut_sampling|sft_r4[6], logic_analysis, 1
instance = comp, \uut_sampling|sft_r4[47] , uut_sampling|sft_r4[47], logic_analysis, 1
instance = comp, \uut_sampling|sft_r4[46] , uut_sampling|sft_r4[46], logic_analysis, 1
instance = comp, \uut_sampling|sft_r4[45] , uut_sampling|sft_r4[45], logic_analysis, 1
instance = comp, \uut_sampling|sft_r4[44] , uut_sampling|sft_r4[44], logic_analysis, 1
instance = comp, \uut_sampling|sft_r4[43] , uut_sampling|sft_r4[43], logic_analysis, 1
instance = comp, \uut_sampling|sft_r4[42] , uut_sampling|sft_r4[42], logic_analysis, 1
instance = comp, \uut_sampling|sft_r4[56] , uut_sampling|sft_r4[56], logic_analysis, 1
instance = comp, \uut_sampling|sft_r4[41] , uut_sampling|sft_r4[41], logic_analysis, 1
instance = comp, \uut_sampling|sft_r4[40] , uut_sampling|sft_r4[40], logic_analysis, 1
instance = comp, \uut_sampling|sft_r4[39] , uut_sampling|sft_r4[39], logic_analysis, 1
instance = comp, \uut_sampling|sft_r4[7] , uut_sampling|sft_r4[7], logic_analysis, 1
instance = comp, \uut_sampling|sft_r4[5] , uut_sampling|sft_r4[5], logic_analysis, 1
instance = comp, \uut_sampling|sft_r4[4] , uut_sampling|sft_r4[4], logic_analysis, 1
instance = comp, \uut_sampling|sft_r4[59] , uut_sampling|sft_r4[59], logic_analysis, 1
instance = comp, \uut_sampling|sft_r4[57] , uut_sampling|sft_r4[57], logic_analysis, 1
instance = comp, \uut_sampling|sft_r4[54] , uut_sampling|sft_r4[54], logic_analysis, 1
instance = comp, \uut_sampling|sft_r4[53] , uut_sampling|sft_r4[53], logic_analysis, 1
instance = comp, \uut_sampling|sft_r4[51] , uut_sampling|sft_r4[51], logic_analysis, 1
instance = comp, \uut_sampling|sft_r4[50] , uut_sampling|sft_r4[50], logic_analysis, 1
instance = comp, \uut_sampling|sft_r4[49] , uut_sampling|sft_r4[49], logic_analysis, 1
instance = comp, \uut_sampling|sft_r4[33] , uut_sampling|sft_r4[33], logic_analysis, 1
instance = comp, \uut_sampling|sft_r4[32] , uut_sampling|sft_r4[32], logic_analysis, 1
instance = comp, \uut_sampling|sft_r4[31] , uut_sampling|sft_r4[31], logic_analysis, 1
instance = comp, \uut_sampling|sft_r4[30] , uut_sampling|sft_r4[30], logic_analysis, 1
instance = comp, \uut_sampling|sft_r4[29] , uut_sampling|sft_r4[29], logic_analysis, 1
instance = comp, \uut_sampling|sft_r4[27] , uut_sampling|sft_r4[27], logic_analysis, 1
instance = comp, \uut_sampling|sft_r4[26] , uut_sampling|sft_r4[26], logic_analysis, 1
instance = comp, \uut_sampling|sft_r4[25] , uut_sampling|sft_r4[25], logic_analysis, 1
instance = comp, \uut_sampling|sft_r4[1] , uut_sampling|sft_r4[1], logic_analysis, 1
instance = comp, \uut_sampling|sft_r4[0] , uut_sampling|sft_r4[0], logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux8~6 , uut_vga_ctrl|Mux8~6, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux8~9 , uut_vga_ctrl|Mux8~9, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux8~16 , uut_vga_ctrl|Mux8~16, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux8~19 , uut_vga_ctrl|Mux8~19, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux8~26 , uut_vga_ctrl|Mux8~26, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux8~29 , uut_vga_ctrl|Mux8~29, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux8~30 , uut_vga_ctrl|Mux8~30, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux8~37 , uut_vga_ctrl|Mux8~37, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux8~40 , uut_vga_ctrl|Mux8~40, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux8~41 , uut_vga_ctrl|Mux8~41, logic_analysis, 1
instance = comp, \uut_vga_ctrl|vga_rgb~23 , uut_vga_ctrl|vga_rgb~23, logic_analysis, 1
instance = comp, \signal[6]~I , signal[6], logic_analysis, 1
instance = comp, \uut_sampling|sft_r6[62] , uut_sampling|sft_r6[62], logic_analysis, 1
instance = comp, \uut_sampling|sft_r6[61] , uut_sampling|sft_r6[61], logic_analysis, 1
instance = comp, \uut_sampling|sft_r6[60] , uut_sampling|sft_r6[60], logic_analysis, 1
instance = comp, \uut_sampling|sft_r6[59] , uut_sampling|sft_r6[59], logic_analysis, 1
instance = comp, \uut_sampling|sft_r6[58] , uut_sampling|sft_r6[58], logic_analysis, 1
instance = comp, \uut_sampling|sft_r6[51] , uut_sampling|sft_r6[51], logic_analysis, 1
instance = comp, \uut_sampling|sft_r6[50] , uut_sampling|sft_r6[50], logic_analysis, 1
instance = comp, \uut_sampling|sft_r6[49] , uut_sampling|sft_r6[49], logic_analysis, 1
instance = comp, \uut_sampling|sft_r6[17] , uut_sampling|sft_r6[17], logic_analysis, 1
instance = comp, \uut_sampling|sft_r6[16] , uut_sampling|sft_r6[16], logic_analysis, 1
instance = comp, \uut_sampling|sft_r6[15] , uut_sampling|sft_r6[15], logic_analysis, 1
instance = comp, \uut_sampling|sft_r6[14] , uut_sampling|sft_r6[14], logic_analysis, 1
instance = comp, \uut_sampling|sft_r6[48] , uut_sampling|sft_r6[48], logic_analysis, 1
instance = comp, \uut_sampling|sft_r6[47] , uut_sampling|sft_r6[47], logic_analysis, 1
instance = comp, \uut_sampling|sft_r6[46] , uut_sampling|sft_r6[46], logic_analysis, 1
instance = comp, \uut_sampling|sft_r6[45] , uut_sampling|sft_r6[45], logic_analysis, 1
instance = comp, \uut_sampling|sft_r6[7] , uut_sampling|sft_r6[7], logic_analysis, 1
instance = comp, \uut_sampling|sft_r6[6] , uut_sampling|sft_r6[6], logic_analysis, 1
instance = comp, \uut_sampling|sft_r6[57] , uut_sampling|sft_r6[57], logic_analysis, 1
instance = comp, \uut_sampling|sft_r6[42] , uut_sampling|sft_r6[42], logic_analysis, 1
instance = comp, \uut_sampling|sft_r6[56] , uut_sampling|sft_r6[56], logic_analysis, 1
instance = comp, \uut_sampling|sft_r6[41] , uut_sampling|sft_r6[41], logic_analysis, 1
instance = comp, \uut_sampling|sft_r6[40] , uut_sampling|sft_r6[40], logic_analysis, 1
instance = comp, \uut_sampling|sft_r6[39] , uut_sampling|sft_r6[39], logic_analysis, 1
instance = comp, \uut_sampling|sft_r6[38] , uut_sampling|sft_r6[38], logic_analysis, 1
instance = comp, \uut_sampling|sft_r6[44] , uut_sampling|sft_r6[44], logic_analysis, 1
instance = comp, \uut_sampling|sft_r6[37] , uut_sampling|sft_r6[37], logic_analysis, 1
instance = comp, \uut_sampling|sft_r6[36] , uut_sampling|sft_r6[36], logic_analysis, 1
instance = comp, \uut_sampling|sft_r6[43] , uut_sampling|sft_r6[43], logic_analysis, 1
instance = comp, \uut_sampling|sft_r6[35] , uut_sampling|sft_r6[35], logic_analysis, 1
instance = comp, \uut_sampling|sft_r6[34] , uut_sampling|sft_r6[34], logic_analysis, 1
instance = comp, \uut_sampling|sft_r6[33] , uut_sampling|sft_r6[33], logic_analysis, 1
instance = comp, \uut_sampling|sft_r6[32] , uut_sampling|sft_r6[32], logic_analysis, 1
instance = comp, \uut_sampling|sft_r6[30] , uut_sampling|sft_r6[30], logic_analysis, 1
instance = comp, \uut_sampling|sft_r6[31] , uut_sampling|sft_r6[31], logic_analysis, 1
instance = comp, \uut_sampling|sft_r6[29] , uut_sampling|sft_r6[29], logic_analysis, 1
instance = comp, \uut_sampling|sft_r6[22] , uut_sampling|sft_r6[22], logic_analysis, 1
instance = comp, \uut_sampling|sft_r6[28] , uut_sampling|sft_r6[28], logic_analysis, 1
instance = comp, \uut_sampling|sft_r6[21] , uut_sampling|sft_r6[21], logic_analysis, 1
instance = comp, \uut_sampling|sft_r6[20] , uut_sampling|sft_r6[20], logic_analysis, 1
instance = comp, \uut_sampling|sft_r6[27] , uut_sampling|sft_r6[27], logic_analysis, 1
instance = comp, \uut_sampling|sft_r6[26] , uut_sampling|sft_r6[26], logic_analysis, 1
instance = comp, \uut_sampling|sft_r6[19] , uut_sampling|sft_r6[19], logic_analysis, 1
instance = comp, \uut_sampling|sft_r6[18] , uut_sampling|sft_r6[18], logic_analysis, 1
instance = comp, \uut_sampling|sft_r6[25] , uut_sampling|sft_r6[25], logic_analysis, 1
instance = comp, \uut_sampling|sft_r6[24] , uut_sampling|sft_r6[24], logic_analysis, 1
instance = comp, \uut_sampling|sft_r6[13] , uut_sampling|sft_r6[13], logic_analysis, 1
instance = comp, \uut_sampling|sft_r6[12] , uut_sampling|sft_r6[12], logic_analysis, 1
instance = comp, \uut_sampling|sft_r6[5] , uut_sampling|sft_r6[5], logic_analysis, 1
instance = comp, \uut_sampling|sft_r6[4] , uut_sampling|sft_r6[4], logic_analysis, 1
instance = comp, \uut_sampling|sft_r6[11] , uut_sampling|sft_r6[11], logic_analysis, 1
instance = comp, \uut_sampling|sft_r6[10] , uut_sampling|sft_r6[10], logic_analysis, 1
instance = comp, \uut_sampling|sft_r6[3] , uut_sampling|sft_r6[3], logic_analysis, 1
instance = comp, \uut_sampling|sft_r6[2] , uut_sampling|sft_r6[2], logic_analysis, 1
instance = comp, \uut_sampling|sft_r6[9] , uut_sampling|sft_r6[9], logic_analysis, 1
instance = comp, \uut_sampling|sft_r6[8] , uut_sampling|sft_r6[8], logic_analysis, 1
instance = comp, \uut_sampling|sft_r6[23] , uut_sampling|sft_r6[23], logic_analysis, 1
instance = comp, \uut_sampling|sft_r6[55] , uut_sampling|sft_r6[55], logic_analysis, 1
instance = comp, \uut_sampling|sft_r6[54] , uut_sampling|sft_r6[54], logic_analysis, 1
instance = comp, \uut_sampling|sft_r6[53] , uut_sampling|sft_r6[53], logic_analysis, 1
instance = comp, \uut_sampling|sft_r6[52] , uut_sampling|sft_r6[52], logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux10~26 , uut_vga_ctrl|Mux10~26, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux10~29 , uut_vga_ctrl|Mux10~29, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux10~16 , uut_vga_ctrl|Mux10~16, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux10~19 , uut_vga_ctrl|Mux10~19, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux10~30 , uut_vga_ctrl|Mux10~30, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux10~37 , uut_vga_ctrl|Mux10~37, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux10~40 , uut_vga_ctrl|Mux10~40, logic_analysis, 1
instance = comp, \uut_sampling|sft_r6[1] , uut_sampling|sft_r6[1], logic_analysis, 1
instance = comp, \uut_sampling|sft_r6[0] , uut_sampling|sft_r6[0], logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux10~6 , uut_vga_ctrl|Mux10~6, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux10~9 , uut_vga_ctrl|Mux10~9, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux10~41 , uut_vga_ctrl|Mux10~41, logic_analysis, 1
instance = comp, \uut_vga_ctrl|vga_rgb~25 , uut_vga_ctrl|vga_rgb~25, logic_analysis, 1
instance = comp, \uut_vga_ctrl|always9~12 , uut_vga_ctrl|always9~12, logic_analysis, 1
instance = comp, \signal[0]~I , signal[0], logic_analysis, 1
instance = comp, \uut_sampling|sft_r0[31] , uut_sampling|sft_r0[31], logic_analysis, 1
instance = comp, \uut_sampling|sft_r0[30] , uut_sampling|sft_r0[30], logic_analysis, 1
instance = comp, \uut_sampling|sft_r0[29] , uut_sampling|sft_r0[29], logic_analysis, 1
instance = comp, \uut_sampling|sft_r0[28] , uut_sampling|sft_r0[28], logic_analysis, 1
instance = comp, \uut_sampling|sft_r0[27] , uut_sampling|sft_r0[27], logic_analysis, 1
instance = comp, \uut_sampling|sft_r0[26] , uut_sampling|sft_r0[26], logic_analysis, 1
instance = comp, \uut_sampling|sft_r0[25] , uut_sampling|sft_r0[25], logic_analysis, 1
instance = comp, \uut_sampling|sft_r0[24] , uut_sampling|sft_r0[24], logic_analysis, 1
instance = comp, \uut_sampling|sft_r0[62] , uut_sampling|sft_r0[62], logic_analysis, 1
instance = comp, \uut_sampling|sft_r0[55] , uut_sampling|sft_r0[55], logic_analysis, 1
instance = comp, \uut_sampling|sft_r0[23] , uut_sampling|sft_r0[23], logic_analysis, 1
instance = comp, \uut_sampling|sft_r0[22] , uut_sampling|sft_r0[22], logic_analysis, 1
instance = comp, \uut_sampling|sft_r0[21] , uut_sampling|sft_r0[21], logic_analysis, 1
instance = comp, \uut_sampling|sft_r0[20] , uut_sampling|sft_r0[20], logic_analysis, 1
instance = comp, \uut_sampling|sft_r0[19] , uut_sampling|sft_r0[19], logic_analysis, 1
instance = comp, \uut_sampling|sft_r0[2] , uut_sampling|sft_r0[2], logic_analysis, 1
instance = comp, \uut_sampling|sft_r0[18] , uut_sampling|sft_r0[18], logic_analysis, 1
instance = comp, \uut_sampling|sft_r0[17] , uut_sampling|sft_r0[17], logic_analysis, 1
instance = comp, \uut_sampling|sft_r0[16] , uut_sampling|sft_r0[16], logic_analysis, 1
instance = comp, \uut_sampling|sft_r0[15] , uut_sampling|sft_r0[15], logic_analysis, 1
instance = comp, \uut_sampling|sft_r0[14] , uut_sampling|sft_r0[14], logic_analysis, 1
instance = comp, \uut_sampling|sft_r0[1] , uut_sampling|sft_r0[1], logic_analysis, 1
instance = comp, \uut_sampling|sft_r0[50] , uut_sampling|sft_r0[50], logic_analysis, 1
instance = comp, \uut_sampling|sft_r0[49] , uut_sampling|sft_r0[49], logic_analysis, 1
instance = comp, \uut_sampling|sft_r0[48] , uut_sampling|sft_r0[48], logic_analysis, 1
instance = comp, \uut_sampling|sft_r0[47] , uut_sampling|sft_r0[47], logic_analysis, 1
instance = comp, \uut_sampling|sft_r0[46] , uut_sampling|sft_r0[46], logic_analysis, 1
instance = comp, \uut_sampling|sft_r0[9] , uut_sampling|sft_r0[9], logic_analysis, 1
instance = comp, \uut_sampling|sft_r0[8] , uut_sampling|sft_r0[8], logic_analysis, 1
instance = comp, \uut_sampling|sft_r0[7] , uut_sampling|sft_r0[7], logic_analysis, 1
instance = comp, \uut_sampling|sft_r0[6] , uut_sampling|sft_r0[6], logic_analysis, 1
instance = comp, \uut_sampling|sft_r0[5] , uut_sampling|sft_r0[5], logic_analysis, 1
instance = comp, \uut_sampling|sft_r0[4] , uut_sampling|sft_r0[4], logic_analysis, 1
instance = comp, \uut_sampling|sft_r0[3] , uut_sampling|sft_r0[3], logic_analysis, 1
instance = comp, \uut_sampling|sft_r0[13] , uut_sampling|sft_r0[13], logic_analysis, 1
instance = comp, \uut_sampling|sft_r0[12] , uut_sampling|sft_r0[12], logic_analysis, 1
instance = comp, \uut_sampling|sft_r0[11] , uut_sampling|sft_r0[11], logic_analysis, 1
instance = comp, \uut_sampling|sft_r0[10] , uut_sampling|sft_r0[10], logic_analysis, 1
instance = comp, \uut_sampling|sft_r0[61] , uut_sampling|sft_r0[61], logic_analysis, 1
instance = comp, \uut_sampling|sft_r0[60] , uut_sampling|sft_r0[60], logic_analysis, 1
instance = comp, \uut_sampling|sft_r0[59] , uut_sampling|sft_r0[59], logic_analysis, 1
instance = comp, \uut_sampling|sft_r0[58] , uut_sampling|sft_r0[58], logic_analysis, 1
instance = comp, \uut_sampling|sft_r0[57] , uut_sampling|sft_r0[57], logic_analysis, 1
instance = comp, \uut_sampling|sft_r0[56] , uut_sampling|sft_r0[56], logic_analysis, 1
instance = comp, \uut_sampling|sft_r0[54] , uut_sampling|sft_r0[54], logic_analysis, 1
instance = comp, \uut_sampling|sft_r0[53] , uut_sampling|sft_r0[53], logic_analysis, 1
instance = comp, \uut_sampling|sft_r0[52] , uut_sampling|sft_r0[52], logic_analysis, 1
instance = comp, \uut_sampling|sft_r0[51] , uut_sampling|sft_r0[51], logic_analysis, 1
instance = comp, \uut_sampling|sft_r0[45] , uut_sampling|sft_r0[45], logic_analysis, 1
instance = comp, \uut_sampling|sft_r0[44] , uut_sampling|sft_r0[44], logic_analysis, 1
instance = comp, \uut_sampling|sft_r0[43] , uut_sampling|sft_r0[43], logic_analysis, 1
instance = comp, \uut_sampling|sft_r0[42] , uut_sampling|sft_r0[42], logic_analysis, 1
instance = comp, \uut_sampling|sft_r0[41] , uut_sampling|sft_r0[41], logic_analysis, 1
instance = comp, \uut_sampling|sft_r0[40] , uut_sampling|sft_r0[40], logic_analysis, 1
instance = comp, \uut_sampling|sft_r0[39] , uut_sampling|sft_r0[39], logic_analysis, 1
instance = comp, \uut_sampling|sft_r0[38] , uut_sampling|sft_r0[38], logic_analysis, 1
instance = comp, \uut_sampling|sft_r0[37] , uut_sampling|sft_r0[37], logic_analysis, 1
instance = comp, \uut_sampling|sft_r0[36] , uut_sampling|sft_r0[36], logic_analysis, 1
instance = comp, \uut_sampling|sft_r0[35] , uut_sampling|sft_r0[35], logic_analysis, 1
instance = comp, \uut_sampling|sft_r0[34] , uut_sampling|sft_r0[34], logic_analysis, 1
instance = comp, \uut_sampling|sft_r0[33] , uut_sampling|sft_r0[33], logic_analysis, 1
instance = comp, \uut_sampling|sft_r0[32] , uut_sampling|sft_r0[32], logic_analysis, 1
instance = comp, \uut_sampling|sft_r0[0] , uut_sampling|sft_r0[0], logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux4~6 , uut_vga_ctrl|Mux4~6, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux4~9 , uut_vga_ctrl|Mux4~9, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux4~37 , uut_vga_ctrl|Mux4~37, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux4~40 , uut_vga_ctrl|Mux4~40, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux4~26 , uut_vga_ctrl|Mux4~26, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux4~29 , uut_vga_ctrl|Mux4~29, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux4~16 , uut_vga_ctrl|Mux4~16, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux4~19 , uut_vga_ctrl|Mux4~19, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux4~30 , uut_vga_ctrl|Mux4~30, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux4~41 , uut_vga_ctrl|Mux4~41, logic_analysis, 1
instance = comp, \uut_vga_ctrl|always9~30 , uut_vga_ctrl|always9~30, logic_analysis, 1
instance = comp, \uut_sampling|sft_r5[1] , uut_sampling|sft_r5[1], logic_analysis, 1
instance = comp, \uut_sampling|sft_r5[29] , uut_sampling|sft_r5[29], logic_analysis, 1
instance = comp, \uut_sampling|sft_r5[40] , uut_sampling|sft_r5[40], logic_analysis, 1
instance = comp, \uut_sampling|sft_r5[17] , uut_sampling|sft_r5[17], logic_analysis, 1
instance = comp, \signal[5]~I , signal[5], logic_analysis, 1
instance = comp, \uut_sampling|sft_r5[53] , uut_sampling|sft_r5[53], logic_analysis, 1
instance = comp, \uut_sampling|sft_r5[62] , uut_sampling|sft_r5[62], logic_analysis, 1
instance = comp, \uut_sampling|sft_r5[61] , uut_sampling|sft_r5[61], logic_analysis, 1
instance = comp, \uut_sampling|sft_r5[55] , uut_sampling|sft_r5[55], logic_analysis, 1
instance = comp, \uut_sampling|sft_r5[54] , uut_sampling|sft_r5[54], logic_analysis, 1
instance = comp, \uut_sampling|sft_r5[52] , uut_sampling|sft_r5[52], logic_analysis, 1
instance = comp, \uut_sampling|sft_r5[47] , uut_sampling|sft_r5[47], logic_analysis, 1
instance = comp, \uut_sampling|sft_r5[45] , uut_sampling|sft_r5[45], logic_analysis, 1
instance = comp, \uut_sampling|sft_r5[44] , uut_sampling|sft_r5[44], logic_analysis, 1
instance = comp, \uut_sampling|sft_r5[60] , uut_sampling|sft_r5[60], logic_analysis, 1
instance = comp, \uut_sampling|sft_r5[46] , uut_sampling|sft_r5[46], logic_analysis, 1
instance = comp, \uut_sampling|sft_r5[39] , uut_sampling|sft_r5[39], logic_analysis, 1
instance = comp, \uut_sampling|sft_r5[38] , uut_sampling|sft_r5[38], logic_analysis, 1
instance = comp, \uut_sampling|sft_r5[37] , uut_sampling|sft_r5[37], logic_analysis, 1
instance = comp, \uut_sampling|sft_r5[36] , uut_sampling|sft_r5[36], logic_analysis, 1
instance = comp, \uut_sampling|sft_r5[51] , uut_sampling|sft_r5[51], logic_analysis, 1
instance = comp, \uut_sampling|sft_r5[16] , uut_sampling|sft_r5[16], logic_analysis, 1
instance = comp, \uut_sampling|sft_r5[50] , uut_sampling|sft_r5[50], logic_analysis, 1
instance = comp, \uut_sampling|sft_r5[49] , uut_sampling|sft_r5[49], logic_analysis, 1
instance = comp, \uut_sampling|sft_r5[48] , uut_sampling|sft_r5[48], logic_analysis, 1
instance = comp, \uut_sampling|sft_r5[15] , uut_sampling|sft_r5[15], logic_analysis, 1
instance = comp, \uut_sampling|sft_r5[28] , uut_sampling|sft_r5[28], logic_analysis, 1
instance = comp, \uut_sampling|sft_r5[14] , uut_sampling|sft_r5[14], logic_analysis, 1
instance = comp, \uut_sampling|sft_r5[13] , uut_sampling|sft_r5[13], logic_analysis, 1
instance = comp, \uut_sampling|sft_r5[12] , uut_sampling|sft_r5[12], logic_analysis, 1
instance = comp, \uut_sampling|sft_r5[27] , uut_sampling|sft_r5[27], logic_analysis, 1
instance = comp, \uut_sampling|sft_r5[26] , uut_sampling|sft_r5[26], logic_analysis, 1
instance = comp, \uut_sampling|sft_r5[25] , uut_sampling|sft_r5[25], logic_analysis, 1
instance = comp, \uut_sampling|sft_r5[11] , uut_sampling|sft_r5[11], logic_analysis, 1
instance = comp, \uut_sampling|sft_r5[10] , uut_sampling|sft_r5[10], logic_analysis, 1
instance = comp, \uut_sampling|sft_r5[9] , uut_sampling|sft_r5[9], logic_analysis, 1
instance = comp, \uut_sampling|sft_r5[8] , uut_sampling|sft_r5[8], logic_analysis, 1
instance = comp, \uut_sampling|sft_r5[24] , uut_sampling|sft_r5[24], logic_analysis, 1
instance = comp, \uut_sampling|sft_r5[59] , uut_sampling|sft_r5[59], logic_analysis, 1
instance = comp, \uut_sampling|sft_r5[58] , uut_sampling|sft_r5[58], logic_analysis, 1
instance = comp, \uut_sampling|sft_r5[57] , uut_sampling|sft_r5[57], logic_analysis, 1
instance = comp, \uut_sampling|sft_r5[43] , uut_sampling|sft_r5[43], logic_analysis, 1
instance = comp, \uut_sampling|sft_r5[42] , uut_sampling|sft_r5[42], logic_analysis, 1
instance = comp, \uut_sampling|sft_r5[41] , uut_sampling|sft_r5[41], logic_analysis, 1
instance = comp, \uut_sampling|sft_r5[56] , uut_sampling|sft_r5[56], logic_analysis, 1
instance = comp, \uut_sampling|sft_r5[23] , uut_sampling|sft_r5[23], logic_analysis, 1
instance = comp, \uut_sampling|sft_r5[22] , uut_sampling|sft_r5[22], logic_analysis, 1
instance = comp, \uut_sampling|sft_r5[21] , uut_sampling|sft_r5[21], logic_analysis, 1
instance = comp, \uut_sampling|sft_r5[20] , uut_sampling|sft_r5[20], logic_analysis, 1
instance = comp, \uut_sampling|sft_r5[7] , uut_sampling|sft_r5[7], logic_analysis, 1
instance = comp, \uut_sampling|sft_r5[6] , uut_sampling|sft_r5[6], logic_analysis, 1
instance = comp, \uut_sampling|sft_r5[5] , uut_sampling|sft_r5[5], logic_analysis, 1
instance = comp, \uut_sampling|sft_r5[4] , uut_sampling|sft_r5[4], logic_analysis, 1
instance = comp, \uut_sampling|sft_r5[19] , uut_sampling|sft_r5[19], logic_analysis, 1
instance = comp, \uut_sampling|sft_r5[18] , uut_sampling|sft_r5[18], logic_analysis, 1
instance = comp, \uut_sampling|sft_r5[3] , uut_sampling|sft_r5[3], logic_analysis, 1
instance = comp, \uut_sampling|sft_r5[2] , uut_sampling|sft_r5[2], logic_analysis, 1
instance = comp, \uut_sampling|sft_r5[0] , uut_sampling|sft_r5[0], logic_analysis, 1
instance = comp, \uut_sampling|sft_r5[35] , uut_sampling|sft_r5[35], logic_analysis, 1
instance = comp, \uut_sampling|sft_r5[34] , uut_sampling|sft_r5[34], logic_analysis, 1
instance = comp, \uut_sampling|sft_r5[33] , uut_sampling|sft_r5[33], logic_analysis, 1
instance = comp, \uut_sampling|sft_r5[32] , uut_sampling|sft_r5[32], logic_analysis, 1
instance = comp, \uut_sampling|sft_r5[31] , uut_sampling|sft_r5[31], logic_analysis, 1
instance = comp, \uut_sampling|sft_r5[30] , uut_sampling|sft_r5[30], logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux9~26 , uut_vga_ctrl|Mux9~26, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux9~29 , uut_vga_ctrl|Mux9~29, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux9~16 , uut_vga_ctrl|Mux9~16, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux9~19 , uut_vga_ctrl|Mux9~19, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux9~30 , uut_vga_ctrl|Mux9~30, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux9~6 , uut_vga_ctrl|Mux9~6, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux9~9 , uut_vga_ctrl|Mux9~9, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux9~37 , uut_vga_ctrl|Mux9~37, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux9~40 , uut_vga_ctrl|Mux9~40, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux9~41 , uut_vga_ctrl|Mux9~41, logic_analysis, 1
instance = comp, \uut_vga_ctrl|vga_rgb~24 , uut_vga_ctrl|vga_rgb~24, logic_analysis, 1
instance = comp, \uut_vga_ctrl|vga_rgb~26 , uut_vga_ctrl|vga_rgb~26, logic_analysis, 1
instance = comp, \uut_vga_ctrl|vga_rgb~27 , uut_vga_ctrl|vga_rgb~27, logic_analysis, 1
instance = comp, \uut_vga_ctrl|always9~15 , uut_vga_ctrl|always9~15, logic_analysis, 1
instance = comp, \signal[2]~I , signal[2], logic_analysis, 1
instance = comp, \uut_sampling|sft_r2[62] , uut_sampling|sft_r2[62], logic_analysis, 1
instance = comp, \uut_sampling|sft_r2[38] , uut_sampling|sft_r2[38], logic_analysis, 1
instance = comp, \uut_sampling|sft_r2[37] , uut_sampling|sft_r2[37], logic_analysis, 1
instance = comp, \uut_sampling|sft_r2[36] , uut_sampling|sft_r2[36], logic_analysis, 1
instance = comp, \uut_sampling|sft_r2[35] , uut_sampling|sft_r2[35], logic_analysis, 1
instance = comp, \uut_sampling|sft_r2[34] , uut_sampling|sft_r2[34], logic_analysis, 1
instance = comp, \uut_sampling|sft_r2[33] , uut_sampling|sft_r2[33], logic_analysis, 1
instance = comp, \uut_sampling|sft_r2[32] , uut_sampling|sft_r2[32], logic_analysis, 1
instance = comp, \uut_sampling|sft_r2[44] , uut_sampling|sft_r2[44], logic_analysis, 1
instance = comp, \uut_sampling|sft_r2[43] , uut_sampling|sft_r2[43], logic_analysis, 1
instance = comp, \uut_sampling|sft_r2[42] , uut_sampling|sft_r2[42], logic_analysis, 1
instance = comp, \uut_sampling|sft_r2[41] , uut_sampling|sft_r2[41], logic_analysis, 1
instance = comp, \uut_sampling|sft_r2[40] , uut_sampling|sft_r2[40], logic_analysis, 1
instance = comp, \uut_sampling|sft_r2[39] , uut_sampling|sft_r2[39], logic_analysis, 1
instance = comp, \uut_sampling|sft_r2[11] , uut_sampling|sft_r2[11], logic_analysis, 1
instance = comp, \uut_sampling|sft_r2[10] , uut_sampling|sft_r2[10], logic_analysis, 1
instance = comp, \uut_sampling|sft_r2[31] , uut_sampling|sft_r2[31], logic_analysis, 1
instance = comp, \uut_sampling|sft_r2[30] , uut_sampling|sft_r2[30], logic_analysis, 1
instance = comp, \uut_sampling|sft_r2[29] , uut_sampling|sft_r2[29], logic_analysis, 1
instance = comp, \uut_sampling|sft_r2[28] , uut_sampling|sft_r2[28], logic_analysis, 1
instance = comp, \uut_sampling|sft_r2[27] , uut_sampling|sft_r2[27], logic_analysis, 1
instance = comp, \uut_sampling|sft_r2[26] , uut_sampling|sft_r2[26], logic_analysis, 1
instance = comp, \uut_sampling|sft_r2[25] , uut_sampling|sft_r2[25], logic_analysis, 1
instance = comp, \uut_sampling|sft_r2[24] , uut_sampling|sft_r2[24], logic_analysis, 1
instance = comp, \uut_sampling|sft_r2[9] , uut_sampling|sft_r2[9], logic_analysis, 1
instance = comp, \uut_sampling|sft_r2[8] , uut_sampling|sft_r2[8], logic_analysis, 1
instance = comp, \uut_sampling|sft_r2[7] , uut_sampling|sft_r2[7], logic_analysis, 1
instance = comp, \uut_sampling|sft_r2[23] , uut_sampling|sft_r2[23], logic_analysis, 1
instance = comp, \uut_sampling|sft_r2[6] , uut_sampling|sft_r2[6], logic_analysis, 1
instance = comp, \uut_sampling|sft_r2[22] , uut_sampling|sft_r2[22], logic_analysis, 1
instance = comp, \uut_sampling|sft_r2[5] , uut_sampling|sft_r2[5], logic_analysis, 1
instance = comp, \uut_sampling|sft_r2[4] , uut_sampling|sft_r2[4], logic_analysis, 1
instance = comp, \uut_sampling|sft_r2[3] , uut_sampling|sft_r2[3], logic_analysis, 1
instance = comp, \uut_sampling|sft_r2[2] , uut_sampling|sft_r2[2], logic_analysis, 1
instance = comp, \uut_sampling|sft_r2[21] , uut_sampling|sft_r2[21], logic_analysis, 1
instance = comp, \uut_sampling|sft_r2[20] , uut_sampling|sft_r2[20], logic_analysis, 1
instance = comp, \uut_sampling|sft_r2[19] , uut_sampling|sft_r2[19], logic_analysis, 1
instance = comp, \uut_sampling|sft_r2[55] , uut_sampling|sft_r2[55], logic_analysis, 1
instance = comp, \uut_sampling|sft_r2[54] , uut_sampling|sft_r2[54], logic_analysis, 1
instance = comp, \uut_sampling|sft_r2[53] , uut_sampling|sft_r2[53], logic_analysis, 1
instance = comp, \uut_sampling|sft_r2[52] , uut_sampling|sft_r2[52], logic_analysis, 1
instance = comp, \uut_sampling|sft_r2[51] , uut_sampling|sft_r2[51], logic_analysis, 1
instance = comp, \uut_sampling|sft_r2[18] , uut_sampling|sft_r2[18], logic_analysis, 1
instance = comp, \uut_sampling|sft_r2[50] , uut_sampling|sft_r2[50], logic_analysis, 1
instance = comp, \uut_sampling|sft_r2[49] , uut_sampling|sft_r2[49], logic_analysis, 1
instance = comp, \uut_sampling|sft_r2[48] , uut_sampling|sft_r2[48], logic_analysis, 1
instance = comp, \uut_sampling|sft_r2[56] , uut_sampling|sft_r2[56], logic_analysis, 1
instance = comp, \uut_sampling|sft_r2[57] , uut_sampling|sft_r2[57], logic_analysis, 1
instance = comp, \uut_sampling|sft_r2[17] , uut_sampling|sft_r2[17], logic_analysis, 1
instance = comp, \uut_sampling|sft_r2[16] , uut_sampling|sft_r2[16], logic_analysis, 1
instance = comp, \uut_sampling|sft_r2[15] , uut_sampling|sft_r2[15], logic_analysis, 1
instance = comp, \uut_sampling|sft_r2[14] , uut_sampling|sft_r2[14], logic_analysis, 1
instance = comp, \uut_sampling|sft_r2[13] , uut_sampling|sft_r2[13], logic_analysis, 1
instance = comp, \uut_sampling|sft_r2[61] , uut_sampling|sft_r2[61], logic_analysis, 1
instance = comp, \uut_sampling|sft_r2[12] , uut_sampling|sft_r2[12], logic_analysis, 1
instance = comp, \uut_sampling|sft_r2[60] , uut_sampling|sft_r2[60], logic_analysis, 1
instance = comp, \uut_sampling|sft_r2[59] , uut_sampling|sft_r2[59], logic_analysis, 1
instance = comp, \uut_sampling|sft_r2[58] , uut_sampling|sft_r2[58], logic_analysis, 1
instance = comp, \uut_sampling|sft_r2[47] , uut_sampling|sft_r2[47], logic_analysis, 1
instance = comp, \uut_sampling|sft_r2[46] , uut_sampling|sft_r2[46], logic_analysis, 1
instance = comp, \uut_sampling|sft_r2[45] , uut_sampling|sft_r2[45], logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux6~37 , uut_vga_ctrl|Mux6~37, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux6~40 , uut_vga_ctrl|Mux6~40, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux6~16 , uut_vga_ctrl|Mux6~16, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux6~19 , uut_vga_ctrl|Mux6~19, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux6~26 , uut_vga_ctrl|Mux6~26, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux6~29 , uut_vga_ctrl|Mux6~29, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux6~30 , uut_vga_ctrl|Mux6~30, logic_analysis, 1
instance = comp, \uut_sampling|sft_r2[1] , uut_sampling|sft_r2[1], logic_analysis, 1
instance = comp, \uut_sampling|sft_r2[0] , uut_sampling|sft_r2[0], logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux6~6 , uut_vga_ctrl|Mux6~6, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux6~9 , uut_vga_ctrl|Mux6~9, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux6~41 , uut_vga_ctrl|Mux6~41, logic_analysis, 1
instance = comp, \uut_vga_ctrl|always9~17 , uut_vga_ctrl|always9~17, logic_analysis, 1
instance = comp, \uut_vga_ctrl|vga_rgb~10 , uut_vga_ctrl|vga_rgb~10, logic_analysis, 1
instance = comp, \uut_vga_ctrl|always9~13 , uut_vga_ctrl|always9~13, logic_analysis, 1
instance = comp, \signal[1]~I , signal[1], logic_analysis, 1
instance = comp, \uut_sampling|sft_r1[62] , uut_sampling|sft_r1[62], logic_analysis, 1
instance = comp, \uut_sampling|sft_r1[46] , uut_sampling|sft_r1[46], logic_analysis, 1
instance = comp, \uut_sampling|sft_r1[45] , uut_sampling|sft_r1[45], logic_analysis, 1
instance = comp, \uut_sampling|sft_r1[13] , uut_sampling|sft_r1[13], logic_analysis, 1
instance = comp, \uut_sampling|sft_r1[61] , uut_sampling|sft_r1[61], logic_analysis, 1
instance = comp, \uut_sampling|sft_r1[60] , uut_sampling|sft_r1[60], logic_analysis, 1
instance = comp, \uut_sampling|sft_r1[59] , uut_sampling|sft_r1[59], logic_analysis, 1
instance = comp, \uut_sampling|sft_r1[58] , uut_sampling|sft_r1[58], logic_analysis, 1
instance = comp, \uut_sampling|sft_r1[57] , uut_sampling|sft_r1[57], logic_analysis, 1
instance = comp, \uut_sampling|sft_r1[44] , uut_sampling|sft_r1[44], logic_analysis, 1
instance = comp, \uut_sampling|sft_r1[43] , uut_sampling|sft_r1[43], logic_analysis, 1
instance = comp, \uut_sampling|sft_r1[20] , uut_sampling|sft_r1[20], logic_analysis, 1
instance = comp, \uut_sampling|sft_r1[19] , uut_sampling|sft_r1[19], logic_analysis, 1
instance = comp, \uut_sampling|sft_r1[18] , uut_sampling|sft_r1[18], logic_analysis, 1
instance = comp, \uut_sampling|sft_r1[10] , uut_sampling|sft_r1[10], logic_analysis, 1
instance = comp, \uut_sampling|sft_r1[9] , uut_sampling|sft_r1[9], logic_analysis, 1
instance = comp, \uut_sampling|sft_r1[50] , uut_sampling|sft_r1[50], logic_analysis, 1
instance = comp, \uut_sampling|sft_r1[42] , uut_sampling|sft_r1[42], logic_analysis, 1
instance = comp, \uut_sampling|sft_r1[41] , uut_sampling|sft_r1[41], logic_analysis, 1
instance = comp, \uut_sampling|sft_r1[1] , uut_sampling|sft_r1[1], logic_analysis, 1
instance = comp, \uut_sampling|sft_r1[0] , uut_sampling|sft_r1[0], logic_analysis, 1
instance = comp, \uut_sampling|sft_r1[8] , uut_sampling|sft_r1[8], logic_analysis, 1
instance = comp, \uut_sampling|sft_r1[7] , uut_sampling|sft_r1[7], logic_analysis, 1
instance = comp, \uut_sampling|sft_r1[6] , uut_sampling|sft_r1[6], logic_analysis, 1
instance = comp, \uut_sampling|sft_r1[5] , uut_sampling|sft_r1[5], logic_analysis, 1
instance = comp, \uut_sampling|sft_r1[4] , uut_sampling|sft_r1[4], logic_analysis, 1
instance = comp, \uut_sampling|sft_r1[3] , uut_sampling|sft_r1[3], logic_analysis, 1
instance = comp, \uut_sampling|sft_r1[2] , uut_sampling|sft_r1[2], logic_analysis, 1
instance = comp, \uut_sampling|sft_r1[17] , uut_sampling|sft_r1[17], logic_analysis, 1
instance = comp, \uut_sampling|sft_r1[16] , uut_sampling|sft_r1[16], logic_analysis, 1
instance = comp, \uut_sampling|sft_r1[15] , uut_sampling|sft_r1[15], logic_analysis, 1
instance = comp, \uut_sampling|sft_r1[31] , uut_sampling|sft_r1[31], logic_analysis, 1
instance = comp, \uut_sampling|sft_r1[30] , uut_sampling|sft_r1[30], logic_analysis, 1
instance = comp, \uut_sampling|sft_r1[29] , uut_sampling|sft_r1[29], logic_analysis, 1
instance = comp, \uut_sampling|sft_r1[28] , uut_sampling|sft_r1[28], logic_analysis, 1
instance = comp, \uut_sampling|sft_r1[27] , uut_sampling|sft_r1[27], logic_analysis, 1
instance = comp, \uut_sampling|sft_r1[26] , uut_sampling|sft_r1[26], logic_analysis, 1
instance = comp, \uut_sampling|sft_r1[25] , uut_sampling|sft_r1[25], logic_analysis, 1
instance = comp, \uut_sampling|sft_r1[24] , uut_sampling|sft_r1[24], logic_analysis, 1
instance = comp, \uut_sampling|sft_r1[23] , uut_sampling|sft_r1[23], logic_analysis, 1
instance = comp, \uut_sampling|sft_r1[55] , uut_sampling|sft_r1[55], logic_analysis, 1
instance = comp, \uut_sampling|sft_r1[54] , uut_sampling|sft_r1[54], logic_analysis, 1
instance = comp, \uut_sampling|sft_r1[22] , uut_sampling|sft_r1[22], logic_analysis, 1
instance = comp, \uut_sampling|sft_r1[21] , uut_sampling|sft_r1[21], logic_analysis, 1
instance = comp, \uut_sampling|sft_r1[53] , uut_sampling|sft_r1[53], logic_analysis, 1
instance = comp, \uut_sampling|sft_r1[52] , uut_sampling|sft_r1[52], logic_analysis, 1
instance = comp, \uut_sampling|sft_r1[51] , uut_sampling|sft_r1[51], logic_analysis, 1
instance = comp, \uut_sampling|sft_r1[49] , uut_sampling|sft_r1[49], logic_analysis, 1
instance = comp, \uut_sampling|sft_r1[56] , uut_sampling|sft_r1[56], logic_analysis, 1
instance = comp, \uut_sampling|sft_r1[48] , uut_sampling|sft_r1[48], logic_analysis, 1
instance = comp, \uut_sampling|sft_r1[40] , uut_sampling|sft_r1[40], logic_analysis, 1
instance = comp, \uut_sampling|sft_r1[39] , uut_sampling|sft_r1[39], logic_analysis, 1
instance = comp, \uut_sampling|sft_r1[38] , uut_sampling|sft_r1[38], logic_analysis, 1
instance = comp, \uut_sampling|sft_r1[37] , uut_sampling|sft_r1[37], logic_analysis, 1
instance = comp, \uut_sampling|sft_r1[36] , uut_sampling|sft_r1[36], logic_analysis, 1
instance = comp, \uut_sampling|sft_r1[35] , uut_sampling|sft_r1[35], logic_analysis, 1
instance = comp, \uut_sampling|sft_r1[34] , uut_sampling|sft_r1[34], logic_analysis, 1
instance = comp, \uut_sampling|sft_r1[33] , uut_sampling|sft_r1[33], logic_analysis, 1
instance = comp, \uut_sampling|sft_r1[32] , uut_sampling|sft_r1[32], logic_analysis, 1
instance = comp, \uut_sampling|sft_r1[47] , uut_sampling|sft_r1[47], logic_analysis, 1
instance = comp, \uut_sampling|sft_r1[14] , uut_sampling|sft_r1[14], logic_analysis, 1
instance = comp, \uut_sampling|sft_r1[12] , uut_sampling|sft_r1[12], logic_analysis, 1
instance = comp, \uut_sampling|sft_r1[11] , uut_sampling|sft_r1[11], logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux5~37 , uut_vga_ctrl|Mux5~37, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux5~40 , uut_vga_ctrl|Mux5~40, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux5~6 , uut_vga_ctrl|Mux5~6, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux5~9 , uut_vga_ctrl|Mux5~9, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux5~26 , uut_vga_ctrl|Mux5~26, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux5~29 , uut_vga_ctrl|Mux5~29, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux5~16 , uut_vga_ctrl|Mux5~16, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux5~19 , uut_vga_ctrl|Mux5~19, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux5~30 , uut_vga_ctrl|Mux5~30, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux5~41 , uut_vga_ctrl|Mux5~41, logic_analysis, 1
instance = comp, \uut_vga_ctrl|always9~16 , uut_vga_ctrl|always9~16, logic_analysis, 1
instance = comp, \uut_vga_ctrl|vga_rgb~9 , uut_vga_ctrl|vga_rgb~9, logic_analysis, 1
instance = comp, \uut_vga_ctrl|always9~10 , uut_vga_ctrl|always9~10, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux14~26 , uut_vga_ctrl|Mux14~26, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux14~29 , uut_vga_ctrl|Mux14~29, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux14~16 , uut_vga_ctrl|Mux14~16, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux14~19 , uut_vga_ctrl|Mux14~19, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux14~30 , uut_vga_ctrl|Mux14~30, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux14~37 , uut_vga_ctrl|Mux14~37, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux14~40 , uut_vga_ctrl|Mux14~40, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux14~6 , uut_vga_ctrl|Mux14~6, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux14~9 , uut_vga_ctrl|Mux14~9, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux14~41 , uut_vga_ctrl|Mux14~41, logic_analysis, 1
instance = comp, \uut_vga_ctrl|always9~11 , uut_vga_ctrl|always9~11, logic_analysis, 1
instance = comp, \uut_vga_ctrl|vga_rgb~8 , uut_vga_ctrl|vga_rgb~8, logic_analysis, 1
instance = comp, \signal[9]~I , signal[9], logic_analysis, 1
instance = comp, \uut_sampling|sft_r9[62] , uut_sampling|sft_r9[62], logic_analysis, 1
instance = comp, \uut_sampling|sft_r9[30] , uut_sampling|sft_r9[30], logic_analysis, 1
instance = comp, \uut_sampling|sft_r9[61] , uut_sampling|sft_r9[61], logic_analysis, 1
instance = comp, \uut_sampling|sft_r9[24] , uut_sampling|sft_r9[24], logic_analysis, 1
instance = comp, \uut_sampling|sft_r9[23] , uut_sampling|sft_r9[23], logic_analysis, 1
instance = comp, \uut_sampling|sft_r9[22] , uut_sampling|sft_r9[22], logic_analysis, 1
instance = comp, \uut_sampling|sft_r9[58] , uut_sampling|sft_r9[58], logic_analysis, 1
instance = comp, \uut_sampling|sft_r9[57] , uut_sampling|sft_r9[57], logic_analysis, 1
instance = comp, \uut_sampling|sft_r9[56] , uut_sampling|sft_r9[56], logic_analysis, 1
instance = comp, \uut_sampling|sft_r9[26] , uut_sampling|sft_r9[26], logic_analysis, 1
instance = comp, \uut_sampling|sft_r9[19] , uut_sampling|sft_r9[19], logic_analysis, 1
instance = comp, \uut_sampling|sft_r9[18] , uut_sampling|sft_r9[18], logic_analysis, 1
instance = comp, \uut_sampling|sft_r9[17] , uut_sampling|sft_r9[17], logic_analysis, 1
instance = comp, \uut_sampling|sft_r9[16] , uut_sampling|sft_r9[16], logic_analysis, 1
instance = comp, \uut_sampling|sft_r9[15] , uut_sampling|sft_r9[15], logic_analysis, 1
instance = comp, \uut_sampling|sft_r9[14] , uut_sampling|sft_r9[14], logic_analysis, 1
instance = comp, \uut_sampling|sft_r9[48] , uut_sampling|sft_r9[48], logic_analysis, 1
instance = comp, \uut_sampling|sft_r9[47] , uut_sampling|sft_r9[47], logic_analysis, 1
instance = comp, \uut_sampling|sft_r9[46] , uut_sampling|sft_r9[46], logic_analysis, 1
instance = comp, \uut_sampling|sft_r9[45] , uut_sampling|sft_r9[45], logic_analysis, 1
instance = comp, \uut_sampling|sft_r9[6] , uut_sampling|sft_r9[6], logic_analysis, 1
instance = comp, \uut_sampling|sft_r9[39] , uut_sampling|sft_r9[39], logic_analysis, 1
instance = comp, \uut_sampling|sft_r9[38] , uut_sampling|sft_r9[38], logic_analysis, 1
instance = comp, \uut_sampling|sft_r9[44] , uut_sampling|sft_r9[44], logic_analysis, 1
instance = comp, \uut_sampling|sft_r9[37] , uut_sampling|sft_r9[37], logic_analysis, 1
instance = comp, \uut_sampling|sft_r9[36] , uut_sampling|sft_r9[36], logic_analysis, 1
instance = comp, \uut_sampling|sft_r9[43] , uut_sampling|sft_r9[43], logic_analysis, 1
instance = comp, \uut_sampling|sft_r9[42] , uut_sampling|sft_r9[42], logic_analysis, 1
instance = comp, \uut_sampling|sft_r9[35] , uut_sampling|sft_r9[35], logic_analysis, 1
instance = comp, \uut_sampling|sft_r9[34] , uut_sampling|sft_r9[34], logic_analysis, 1
instance = comp, \uut_sampling|sft_r9[41] , uut_sampling|sft_r9[41], logic_analysis, 1
instance = comp, \uut_sampling|sft_r9[40] , uut_sampling|sft_r9[40], logic_analysis, 1
instance = comp, \uut_sampling|sft_r9[55] , uut_sampling|sft_r9[55], logic_analysis, 1
instance = comp, \uut_sampling|sft_r9[54] , uut_sampling|sft_r9[54], logic_analysis, 1
instance = comp, \uut_sampling|sft_r9[60] , uut_sampling|sft_r9[60], logic_analysis, 1
instance = comp, \uut_sampling|sft_r9[53] , uut_sampling|sft_r9[53], logic_analysis, 1
instance = comp, \uut_sampling|sft_r9[52] , uut_sampling|sft_r9[52], logic_analysis, 1
instance = comp, \uut_sampling|sft_r9[59] , uut_sampling|sft_r9[59], logic_analysis, 1
instance = comp, \uut_sampling|sft_r9[51] , uut_sampling|sft_r9[51], logic_analysis, 1
instance = comp, \uut_sampling|sft_r9[50] , uut_sampling|sft_r9[50], logic_analysis, 1
instance = comp, \uut_sampling|sft_r9[49] , uut_sampling|sft_r9[49], logic_analysis, 1
instance = comp, \uut_sampling|sft_r9[33] , uut_sampling|sft_r9[33], logic_analysis, 1
instance = comp, \uut_sampling|sft_r9[32] , uut_sampling|sft_r9[32], logic_analysis, 1
instance = comp, \uut_sampling|sft_r9[31] , uut_sampling|sft_r9[31], logic_analysis, 1
instance = comp, \uut_sampling|sft_r9[29] , uut_sampling|sft_r9[29], logic_analysis, 1
instance = comp, \uut_sampling|sft_r9[28] , uut_sampling|sft_r9[28], logic_analysis, 1
instance = comp, \uut_sampling|sft_r9[21] , uut_sampling|sft_r9[21], logic_analysis, 1
instance = comp, \uut_sampling|sft_r9[20] , uut_sampling|sft_r9[20], logic_analysis, 1
instance = comp, \uut_sampling|sft_r9[27] , uut_sampling|sft_r9[27], logic_analysis, 1
instance = comp, \uut_sampling|sft_r9[25] , uut_sampling|sft_r9[25], logic_analysis, 1
instance = comp, \uut_sampling|sft_r9[13] , uut_sampling|sft_r9[13], logic_analysis, 1
instance = comp, \uut_sampling|sft_r9[12] , uut_sampling|sft_r9[12], logic_analysis, 1
instance = comp, \uut_sampling|sft_r9[5] , uut_sampling|sft_r9[5], logic_analysis, 1
instance = comp, \uut_sampling|sft_r9[4] , uut_sampling|sft_r9[4], logic_analysis, 1
instance = comp, \uut_sampling|sft_r9[11] , uut_sampling|sft_r9[11], logic_analysis, 1
instance = comp, \uut_sampling|sft_r9[10] , uut_sampling|sft_r9[10], logic_analysis, 1
instance = comp, \uut_sampling|sft_r9[3] , uut_sampling|sft_r9[3], logic_analysis, 1
instance = comp, \uut_sampling|sft_r9[2] , uut_sampling|sft_r9[2], logic_analysis, 1
instance = comp, \uut_sampling|sft_r9[9] , uut_sampling|sft_r9[9], logic_analysis, 1
instance = comp, \uut_sampling|sft_r9[8] , uut_sampling|sft_r9[8], logic_analysis, 1
instance = comp, \uut_sampling|sft_r9[7] , uut_sampling|sft_r9[7], logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux13~16 , uut_vga_ctrl|Mux13~16, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux13~19 , uut_vga_ctrl|Mux13~19, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux13~26 , uut_vga_ctrl|Mux13~26, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux13~29 , uut_vga_ctrl|Mux13~29, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux13~30 , uut_vga_ctrl|Mux13~30, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux13~37 , uut_vga_ctrl|Mux13~37, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux13~40 , uut_vga_ctrl|Mux13~40, logic_analysis, 1
instance = comp, \uut_sampling|sft_r9[1] , uut_sampling|sft_r9[1], logic_analysis, 1
instance = comp, \uut_sampling|sft_r9[0] , uut_sampling|sft_r9[0], logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux13~6 , uut_vga_ctrl|Mux13~6, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux13~9 , uut_vga_ctrl|Mux13~9, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux13~41 , uut_vga_ctrl|Mux13~41, logic_analysis, 1
instance = comp, \uut_vga_ctrl|always9~9 , uut_vga_ctrl|always9~9, logic_analysis, 1
instance = comp, \uut_vga_ctrl|vga_rgb~11 , uut_vga_ctrl|vga_rgb~11, logic_analysis, 1
instance = comp, \signal[8]~I , signal[8], logic_analysis, 1
instance = comp, \uut_sampling|sft_r8[62] , uut_sampling|sft_r8[62], logic_analysis, 1
instance = comp, \uut_sampling|sft_r8[61] , uut_sampling|sft_r8[61], logic_analysis, 1
instance = comp, \uut_sampling|sft_r8[25] , uut_sampling|sft_r8[25], logic_analysis, 1
instance = comp, \uut_sampling|sft_r8[24] , uut_sampling|sft_r8[24], logic_analysis, 1
instance = comp, \uut_sampling|sft_r8[31] , uut_sampling|sft_r8[31], logic_analysis, 1
instance = comp, \uut_sampling|sft_r8[11] , uut_sampling|sft_r8[11], logic_analysis, 1
instance = comp, \uut_sampling|sft_r8[10] , uut_sampling|sft_r8[10], logic_analysis, 1
instance = comp, \uut_sampling|sft_r8[9] , uut_sampling|sft_r8[9], logic_analysis, 1
instance = comp, \uut_sampling|sft_r8[28] , uut_sampling|sft_r8[28], logic_analysis, 1
instance = comp, \uut_sampling|sft_r8[8] , uut_sampling|sft_r8[8], logic_analysis, 1
instance = comp, \uut_sampling|sft_r8[7] , uut_sampling|sft_r8[7], logic_analysis, 1
instance = comp, \uut_sampling|sft_r8[23] , uut_sampling|sft_r8[23], logic_analysis, 1
instance = comp, \uut_sampling|sft_r8[22] , uut_sampling|sft_r8[22], logic_analysis, 1
instance = comp, \uut_sampling|sft_r8[21] , uut_sampling|sft_r8[21], logic_analysis, 1
instance = comp, \uut_sampling|sft_r8[18] , uut_sampling|sft_r8[18], logic_analysis, 1
instance = comp, \uut_sampling|sft_r8[17] , uut_sampling|sft_r8[17], logic_analysis, 1
instance = comp, \uut_sampling|sft_r8[16] , uut_sampling|sft_r8[16], logic_analysis, 1
instance = comp, \uut_sampling|sft_r8[15] , uut_sampling|sft_r8[15], logic_analysis, 1
instance = comp, \uut_sampling|sft_r8[47] , uut_sampling|sft_r8[47], logic_analysis, 1
instance = comp, \uut_sampling|sft_r8[46] , uut_sampling|sft_r8[46], logic_analysis, 1
instance = comp, \uut_sampling|sft_r8[14] , uut_sampling|sft_r8[14], logic_analysis, 1
instance = comp, \uut_sampling|sft_r8[13] , uut_sampling|sft_r8[13], logic_analysis, 1
instance = comp, \uut_sampling|sft_r8[12] , uut_sampling|sft_r8[12], logic_analysis, 1
instance = comp, \uut_sampling|sft_r8[27] , uut_sampling|sft_r8[27], logic_analysis, 1
instance = comp, \uut_sampling|sft_r8[26] , uut_sampling|sft_r8[26], logic_analysis, 1
instance = comp, \uut_sampling|sft_r8[30] , uut_sampling|sft_r8[30], logic_analysis, 1
instance = comp, \uut_sampling|sft_r8[45] , uut_sampling|sft_r8[45], logic_analysis, 1
instance = comp, \uut_sampling|sft_r8[44] , uut_sampling|sft_r8[44], logic_analysis, 1
instance = comp, \uut_sampling|sft_r8[60] , uut_sampling|sft_r8[60], logic_analysis, 1
instance = comp, \uut_sampling|sft_r8[59] , uut_sampling|sft_r8[59], logic_analysis, 1
instance = comp, \uut_sampling|sft_r8[58] , uut_sampling|sft_r8[58], logic_analysis, 1
instance = comp, \uut_sampling|sft_r8[57] , uut_sampling|sft_r8[57], logic_analysis, 1
instance = comp, \uut_sampling|sft_r8[56] , uut_sampling|sft_r8[56], logic_analysis, 1
instance = comp, \uut_sampling|sft_r8[43] , uut_sampling|sft_r8[43], logic_analysis, 1
instance = comp, \uut_sampling|sft_r8[42] , uut_sampling|sft_r8[42], logic_analysis, 1
instance = comp, \uut_sampling|sft_r8[41] , uut_sampling|sft_r8[41], logic_analysis, 1
instance = comp, \uut_sampling|sft_r8[40] , uut_sampling|sft_r8[40], logic_analysis, 1
instance = comp, \uut_sampling|sft_r8[39] , uut_sampling|sft_r8[39], logic_analysis, 1
instance = comp, \uut_sampling|sft_r8[55] , uut_sampling|sft_r8[55], logic_analysis, 1
instance = comp, \uut_sampling|sft_r8[54] , uut_sampling|sft_r8[54], logic_analysis, 1
instance = comp, \uut_sampling|sft_r8[53] , uut_sampling|sft_r8[53], logic_analysis, 1
instance = comp, \uut_sampling|sft_r8[38] , uut_sampling|sft_r8[38], logic_analysis, 1
instance = comp, \uut_sampling|sft_r8[37] , uut_sampling|sft_r8[37], logic_analysis, 1
instance = comp, \uut_sampling|sft_r8[36] , uut_sampling|sft_r8[36], logic_analysis, 1
instance = comp, \uut_sampling|sft_r8[52] , uut_sampling|sft_r8[52], logic_analysis, 1
instance = comp, \uut_sampling|sft_r8[51] , uut_sampling|sft_r8[51], logic_analysis, 1
instance = comp, \uut_sampling|sft_r8[50] , uut_sampling|sft_r8[50], logic_analysis, 1
instance = comp, \uut_sampling|sft_r8[49] , uut_sampling|sft_r8[49], logic_analysis, 1
instance = comp, \uut_sampling|sft_r8[48] , uut_sampling|sft_r8[48], logic_analysis, 1
instance = comp, \uut_sampling|sft_r8[6] , uut_sampling|sft_r8[6], logic_analysis, 1
instance = comp, \uut_sampling|sft_r8[5] , uut_sampling|sft_r8[5], logic_analysis, 1
instance = comp, \uut_sampling|sft_r8[4] , uut_sampling|sft_r8[4], logic_analysis, 1
instance = comp, \uut_sampling|sft_r8[3] , uut_sampling|sft_r8[3], logic_analysis, 1
instance = comp, \uut_sampling|sft_r8[2] , uut_sampling|sft_r8[2], logic_analysis, 1
instance = comp, \uut_sampling|sft_r8[35] , uut_sampling|sft_r8[35], logic_analysis, 1
instance = comp, \uut_sampling|sft_r8[34] , uut_sampling|sft_r8[34], logic_analysis, 1
instance = comp, \uut_sampling|sft_r8[33] , uut_sampling|sft_r8[33], logic_analysis, 1
instance = comp, \uut_sampling|sft_r8[32] , uut_sampling|sft_r8[32], logic_analysis, 1
instance = comp, \uut_sampling|sft_r8[29] , uut_sampling|sft_r8[29], logic_analysis, 1
instance = comp, \uut_sampling|sft_r8[20] , uut_sampling|sft_r8[20], logic_analysis, 1
instance = comp, \uut_sampling|sft_r8[19] , uut_sampling|sft_r8[19], logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux12~37 , uut_vga_ctrl|Mux12~37, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux12~40 , uut_vga_ctrl|Mux12~40, logic_analysis, 1
instance = comp, \uut_sampling|sft_r8[1] , uut_sampling|sft_r8[1], logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux12~6 , uut_vga_ctrl|Mux12~6, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux12~9 , uut_vga_ctrl|Mux12~9, logic_analysis, 1
instance = comp, \uut_sampling|sft_r8[0] , uut_sampling|sft_r8[0], logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux12~26 , uut_vga_ctrl|Mux12~26, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux12~29 , uut_vga_ctrl|Mux12~29, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux12~16 , uut_vga_ctrl|Mux12~16, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux12~19 , uut_vga_ctrl|Mux12~19, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux12~30 , uut_vga_ctrl|Mux12~30, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux12~41 , uut_vga_ctrl|Mux12~41, logic_analysis, 1
instance = comp, \uut_vga_ctrl|always9~23 , uut_vga_ctrl|always9~23, logic_analysis, 1
instance = comp, \uut_vga_ctrl|always9~20 , uut_vga_ctrl|always9~20, logic_analysis, 1
instance = comp, \uut_vga_ctrl|vga_rgb~14 , uut_vga_ctrl|vga_rgb~14, logic_analysis, 1
instance = comp, \uut_vga_ctrl|always9~25 , uut_vga_ctrl|always9~25, logic_analysis, 1
instance = comp, \uut_vga_ctrl|vga_rgb~15 , uut_vga_ctrl|vga_rgb~15, logic_analysis, 1
instance = comp, \uut_sampling|sft_r3[37] , uut_sampling|sft_r3[37], logic_analysis, 1
instance = comp, \uut_sampling|sft_r3[36] , uut_sampling|sft_r3[36], logic_analysis, 1
instance = comp, \uut_sampling|sft_r3[52] , uut_sampling|sft_r3[52], logic_analysis, 1
instance = comp, \uut_sampling|sft_r3[51] , uut_sampling|sft_r3[51], logic_analysis, 1
instance = comp, \uut_sampling|sft_r3[50] , uut_sampling|sft_r3[50], logic_analysis, 1
instance = comp, \uut_sampling|sft_r3[49] , uut_sampling|sft_r3[49], logic_analysis, 1
instance = comp, \uut_sampling|sft_r3[48] , uut_sampling|sft_r3[48], logic_analysis, 1
instance = comp, \uut_sampling|sft_r3[35] , uut_sampling|sft_r3[35], logic_analysis, 1
instance = comp, \uut_sampling|sft_r3[34] , uut_sampling|sft_r3[34], logic_analysis, 1
instance = comp, \uut_sampling|sft_r3[33] , uut_sampling|sft_r3[33], logic_analysis, 1
instance = comp, \uut_sampling|sft_r3[32] , uut_sampling|sft_r3[32], logic_analysis, 1
instance = comp, \uut_sampling|sft_r3[31] , uut_sampling|sft_r3[31], logic_analysis, 1
instance = comp, \uut_sampling|sft_r3[30] , uut_sampling|sft_r3[30], logic_analysis, 1
instance = comp, \uut_sampling|sft_r3[29] , uut_sampling|sft_r3[29], logic_analysis, 1
instance = comp, \uut_sampling|sft_r3[28] , uut_sampling|sft_r3[28], logic_analysis, 1
instance = comp, \uut_sampling|sft_r3[27] , uut_sampling|sft_r3[27], logic_analysis, 1
instance = comp, \uut_sampling|sft_r3[26] , uut_sampling|sft_r3[26], logic_analysis, 1
instance = comp, \signal[3]~I , signal[3], logic_analysis, 1
instance = comp, \uut_sampling|sft_r3[62] , uut_sampling|sft_r3[62], logic_analysis, 1
instance = comp, \uut_sampling|sft_r3[47] , uut_sampling|sft_r3[47], logic_analysis, 1
instance = comp, \uut_sampling|sft_r3[19] , uut_sampling|sft_r3[19], logic_analysis, 1
instance = comp, \uut_sampling|sft_r3[61] , uut_sampling|sft_r3[61], logic_analysis, 1
instance = comp, \uut_sampling|sft_r3[60] , uut_sampling|sft_r3[60], logic_analysis, 1
instance = comp, \uut_sampling|sft_r3[59] , uut_sampling|sft_r3[59], logic_analysis, 1
instance = comp, \uut_sampling|sft_r3[58] , uut_sampling|sft_r3[58], logic_analysis, 1
instance = comp, \uut_sampling|sft_r3[57] , uut_sampling|sft_r3[57], logic_analysis, 1
instance = comp, \uut_sampling|sft_r3[56] , uut_sampling|sft_r3[56], logic_analysis, 1
instance = comp, \uut_sampling|sft_r3[55] , uut_sampling|sft_r3[55], logic_analysis, 1
instance = comp, \uut_sampling|sft_r3[54] , uut_sampling|sft_r3[54], logic_analysis, 1
instance = comp, \uut_sampling|sft_r3[46] , uut_sampling|sft_r3[46], logic_analysis, 1
instance = comp, \uut_sampling|sft_r3[45] , uut_sampling|sft_r3[45], logic_analysis, 1
instance = comp, \uut_sampling|sft_r3[25] , uut_sampling|sft_r3[25], logic_analysis, 1
instance = comp, \uut_sampling|sft_r3[17] , uut_sampling|sft_r3[17], logic_analysis, 1
instance = comp, \uut_sampling|sft_r3[16] , uut_sampling|sft_r3[16], logic_analysis, 1
instance = comp, \uut_sampling|sft_r3[15] , uut_sampling|sft_r3[15], logic_analysis, 1
instance = comp, \uut_sampling|sft_r3[8] , uut_sampling|sft_r3[8], logic_analysis, 1
instance = comp, \uut_sampling|sft_r3[7] , uut_sampling|sft_r3[7], logic_analysis, 1
instance = comp, \uut_sampling|sft_r3[6] , uut_sampling|sft_r3[6], logic_analysis, 1
instance = comp, \uut_sampling|sft_r3[24] , uut_sampling|sft_r3[24], logic_analysis, 1
instance = comp, \uut_sampling|sft_r3[23] , uut_sampling|sft_r3[23], logic_analysis, 1
instance = comp, \uut_sampling|sft_r3[22] , uut_sampling|sft_r3[22], logic_analysis, 1
instance = comp, \uut_sampling|sft_r3[14] , uut_sampling|sft_r3[14], logic_analysis, 1
instance = comp, \uut_sampling|sft_r3[13] , uut_sampling|sft_r3[13], logic_analysis, 1
instance = comp, \uut_sampling|sft_r3[5] , uut_sampling|sft_r3[5], logic_analysis, 1
instance = comp, \uut_sampling|sft_r3[4] , uut_sampling|sft_r3[4], logic_analysis, 1
instance = comp, \uut_sampling|sft_r3[20] , uut_sampling|sft_r3[20], logic_analysis, 1
instance = comp, \uut_sampling|sft_r3[12] , uut_sampling|sft_r3[12], logic_analysis, 1
instance = comp, \uut_sampling|sft_r3[11] , uut_sampling|sft_r3[11], logic_analysis, 1
instance = comp, \uut_sampling|sft_r3[10] , uut_sampling|sft_r3[10], logic_analysis, 1
instance = comp, \uut_sampling|sft_r3[9] , uut_sampling|sft_r3[9], logic_analysis, 1
instance = comp, \uut_sampling|sft_r3[3] , uut_sampling|sft_r3[3], logic_analysis, 1
instance = comp, \uut_sampling|sft_r3[44] , uut_sampling|sft_r3[44], logic_analysis, 1
instance = comp, \uut_sampling|sft_r3[43] , uut_sampling|sft_r3[43], logic_analysis, 1
instance = comp, \uut_sampling|sft_r3[42] , uut_sampling|sft_r3[42], logic_analysis, 1
instance = comp, \uut_sampling|sft_r3[1] , uut_sampling|sft_r3[1], logic_analysis, 1
instance = comp, \uut_sampling|sft_r3[0] , uut_sampling|sft_r3[0], logic_analysis, 1
instance = comp, \uut_sampling|sft_r3[2] , uut_sampling|sft_r3[2], logic_analysis, 1
instance = comp, \uut_sampling|sft_r3[41] , uut_sampling|sft_r3[41], logic_analysis, 1
instance = comp, \uut_sampling|sft_r3[40] , uut_sampling|sft_r3[40], logic_analysis, 1
instance = comp, \uut_sampling|sft_r3[39] , uut_sampling|sft_r3[39], logic_analysis, 1
instance = comp, \uut_sampling|sft_r3[38] , uut_sampling|sft_r3[38], logic_analysis, 1
instance = comp, \uut_sampling|sft_r3[53] , uut_sampling|sft_r3[53], logic_analysis, 1
instance = comp, \uut_sampling|sft_r3[21] , uut_sampling|sft_r3[21], logic_analysis, 1
instance = comp, \uut_sampling|sft_r3[18] , uut_sampling|sft_r3[18], logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux7~6 , uut_vga_ctrl|Mux7~6, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux7~9 , uut_vga_ctrl|Mux7~9, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux7~26 , uut_vga_ctrl|Mux7~26, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux7~29 , uut_vga_ctrl|Mux7~29, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux7~16 , uut_vga_ctrl|Mux7~16, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux7~19 , uut_vga_ctrl|Mux7~19, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux7~30 , uut_vga_ctrl|Mux7~30, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux7~37 , uut_vga_ctrl|Mux7~37, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux7~40 , uut_vga_ctrl|Mux7~40, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux7~41 , uut_vga_ctrl|Mux7~41, logic_analysis, 1
instance = comp, \uut_vga_ctrl|always9~31 , uut_vga_ctrl|always9~31, logic_analysis, 1
instance = comp, \uut_vga_ctrl|vga_rgb~12 , uut_vga_ctrl|vga_rgb~12, logic_analysis, 1
instance = comp, \uut_sampling|sft_r7[21] , uut_sampling|sft_r7[21], logic_analysis, 1
instance = comp, \signal[7]~I , signal[7], logic_analysis, 1
instance = comp, \uut_sampling|sft_r7[30] , uut_sampling|sft_r7[30], logic_analysis, 1
instance = comp, \uut_sampling|sft_r7[29] , uut_sampling|sft_r7[29], logic_analysis, 1
instance = comp, \uut_sampling|sft_r7[28] , uut_sampling|sft_r7[28], logic_analysis, 1
instance = comp, \uut_sampling|sft_r7[62] , uut_sampling|sft_r7[62], logic_analysis, 1
instance = comp, \uut_sampling|sft_r7[61] , uut_sampling|sft_r7[61], logic_analysis, 1
instance = comp, \uut_sampling|sft_r7[60] , uut_sampling|sft_r7[60], logic_analysis, 1
instance = comp, \uut_sampling|sft_r7[27] , uut_sampling|sft_r7[27], logic_analysis, 1
instance = comp, \uut_sampling|sft_r7[26] , uut_sampling|sft_r7[26], logic_analysis, 1
instance = comp, \uut_sampling|sft_r7[57] , uut_sampling|sft_r7[57], logic_analysis, 1
instance = comp, \uut_sampling|sft_r7[25] , uut_sampling|sft_r7[25], logic_analysis, 1
instance = comp, \uut_sampling|sft_r7[59] , uut_sampling|sft_r7[59], logic_analysis, 1
instance = comp, \uut_sampling|sft_r7[58] , uut_sampling|sft_r7[58], logic_analysis, 1
instance = comp, \uut_sampling|sft_r7[56] , uut_sampling|sft_r7[56], logic_analysis, 1
instance = comp, \uut_sampling|sft_r7[18] , uut_sampling|sft_r7[18], logic_analysis, 1
instance = comp, \uut_sampling|sft_r7[49] , uut_sampling|sft_r7[49], logic_analysis, 1
instance = comp, \uut_sampling|sft_r7[17] , uut_sampling|sft_r7[17], logic_analysis, 1
instance = comp, \uut_sampling|sft_r7[16] , uut_sampling|sft_r7[16], logic_analysis, 1
instance = comp, \uut_sampling|sft_r7[15] , uut_sampling|sft_r7[15], logic_analysis, 1
instance = comp, \uut_sampling|sft_r7[14] , uut_sampling|sft_r7[14], logic_analysis, 1
instance = comp, \uut_sampling|sft_r7[13] , uut_sampling|sft_r7[13], logic_analysis, 1
instance = comp, \uut_sampling|sft_r7[24] , uut_sampling|sft_r7[24], logic_analysis, 1
instance = comp, \uut_sampling|sft_r7[10] , uut_sampling|sft_r7[10], logic_analysis, 1
instance = comp, \uut_sampling|sft_r7[9] , uut_sampling|sft_r7[9], logic_analysis, 1
instance = comp, \uut_sampling|sft_r7[8] , uut_sampling|sft_r7[8], logic_analysis, 1
instance = comp, \uut_sampling|sft_r7[7] , uut_sampling|sft_r7[7], logic_analysis, 1
instance = comp, \uut_sampling|sft_r7[6] , uut_sampling|sft_r7[6], logic_analysis, 1
instance = comp, \uut_sampling|sft_r7[5] , uut_sampling|sft_r7[5], logic_analysis, 1
instance = comp, \uut_sampling|sft_r7[12] , uut_sampling|sft_r7[12], logic_analysis, 1
instance = comp, \uut_sampling|sft_r7[48] , uut_sampling|sft_r7[48], logic_analysis, 1
instance = comp, \uut_sampling|sft_r7[47] , uut_sampling|sft_r7[47], logic_analysis, 1
instance = comp, \uut_sampling|sft_r7[46] , uut_sampling|sft_r7[46], logic_analysis, 1
instance = comp, \uut_sampling|sft_r7[36] , uut_sampling|sft_r7[36], logic_analysis, 1
instance = comp, \uut_sampling|sft_r7[4] , uut_sampling|sft_r7[4], logic_analysis, 1
instance = comp, \uut_sampling|sft_r7[45] , uut_sampling|sft_r7[45], logic_analysis, 1
instance = comp, \uut_sampling|sft_r7[39] , uut_sampling|sft_r7[39], logic_analysis, 1
instance = comp, \uut_sampling|sft_r7[38] , uut_sampling|sft_r7[38], logic_analysis, 1
instance = comp, \uut_sampling|sft_r7[37] , uut_sampling|sft_r7[37], logic_analysis, 1
instance = comp, \uut_sampling|sft_r7[44] , uut_sampling|sft_r7[44], logic_analysis, 1
instance = comp, \uut_sampling|sft_r7[11] , uut_sampling|sft_r7[11], logic_analysis, 1
instance = comp, \uut_sampling|sft_r7[43] , uut_sampling|sft_r7[43], logic_analysis, 1
instance = comp, \uut_sampling|sft_r7[42] , uut_sampling|sft_r7[42], logic_analysis, 1
instance = comp, \uut_sampling|sft_r7[41] , uut_sampling|sft_r7[41], logic_analysis, 1
instance = comp, \uut_sampling|sft_r7[40] , uut_sampling|sft_r7[40], logic_analysis, 1
instance = comp, \uut_sampling|sft_r7[55] , uut_sampling|sft_r7[55], logic_analysis, 1
instance = comp, \uut_sampling|sft_r7[20] , uut_sampling|sft_r7[20], logic_analysis, 1
instance = comp, \uut_sampling|sft_r7[54] , uut_sampling|sft_r7[54], logic_analysis, 1
instance = comp, \uut_sampling|sft_r7[53] , uut_sampling|sft_r7[53], logic_analysis, 1
instance = comp, \uut_sampling|sft_r7[52] , uut_sampling|sft_r7[52], logic_analysis, 1
instance = comp, \uut_sampling|sft_r7[19] , uut_sampling|sft_r7[19], logic_analysis, 1
instance = comp, \uut_sampling|sft_r7[51] , uut_sampling|sft_r7[51], logic_analysis, 1
instance = comp, \uut_sampling|sft_r7[50] , uut_sampling|sft_r7[50], logic_analysis, 1
instance = comp, \uut_sampling|sft_r7[3] , uut_sampling|sft_r7[3], logic_analysis, 1
instance = comp, \uut_sampling|sft_r7[1] , uut_sampling|sft_r7[1], logic_analysis, 1
instance = comp, \uut_sampling|sft_r7[0] , uut_sampling|sft_r7[0], logic_analysis, 1
instance = comp, \uut_sampling|sft_r7[2] , uut_sampling|sft_r7[2], logic_analysis, 1
instance = comp, \uut_sampling|sft_r7[35] , uut_sampling|sft_r7[35], logic_analysis, 1
instance = comp, \uut_sampling|sft_r7[34] , uut_sampling|sft_r7[34], logic_analysis, 1
instance = comp, \uut_sampling|sft_r7[33] , uut_sampling|sft_r7[33], logic_analysis, 1
instance = comp, \uut_sampling|sft_r7[32] , uut_sampling|sft_r7[32], logic_analysis, 1
instance = comp, \uut_sampling|sft_r7[31] , uut_sampling|sft_r7[31], logic_analysis, 1
instance = comp, \uut_sampling|sft_r7[23] , uut_sampling|sft_r7[23], logic_analysis, 1
instance = comp, \uut_sampling|sft_r7[22] , uut_sampling|sft_r7[22], logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux11~26 , uut_vga_ctrl|Mux11~26, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux11~29 , uut_vga_ctrl|Mux11~29, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux11~16 , uut_vga_ctrl|Mux11~16, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux11~19 , uut_vga_ctrl|Mux11~19, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux11~30 , uut_vga_ctrl|Mux11~30, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux11~37 , uut_vga_ctrl|Mux11~37, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux11~40 , uut_vga_ctrl|Mux11~40, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux11~6 , uut_vga_ctrl|Mux11~6, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux11~9 , uut_vga_ctrl|Mux11~9, logic_analysis, 1
instance = comp, \uut_vga_ctrl|Mux11~41 , uut_vga_ctrl|Mux11~41, logic_analysis, 1
instance = comp, \uut_vga_ctrl|vga_rgb~13 , uut_vga_ctrl|vga_rgb~13, logic_analysis, 1
instance = comp, \uut_vga_ctrl|vga_rgb~16 , uut_vga_ctrl|vga_rgb~16, logic_analysis, 1
instance = comp, \uut_vga_ctrl|dis_prd_value~2 , uut_vga_ctrl|dis_prd_value~2, logic_analysis, 1
instance = comp, \uut_vga_ctrl|dis_prd_value~3 , uut_vga_ctrl|dis_prd_value~3, logic_analysis, 1
instance = comp, \uut_vga_ctrl|dis_prd_value~4 , uut_vga_ctrl|dis_prd_value~4, logic_analysis, 1
instance = comp, \uut_vga_ctrl|vga_rgb~7 , uut_vga_ctrl|vga_rgb~7, logic_analysis, 1
instance = comp, \uut_vga_ctrl|vga_rgb~28 , uut_vga_ctrl|vga_rgb~28, logic_analysis, 1
instance = comp, \uut_vga_ctrl|vga_rgb[2] , uut_vga_ctrl|vga_rgb[2], logic_analysis, 1
instance = comp, \uut_vga_ctrl|vga_rgb~30 , uut_vga_ctrl|vga_rgb~30, logic_analysis, 1
instance = comp, \uut_vga_ctrl|vga_rgb~31 , uut_vga_ctrl|vga_rgb~31, logic_analysis, 1
instance = comp, \uut_vga_ctrl|vga_rgb~32 , uut_vga_ctrl|vga_rgb~32, logic_analysis, 1
instance = comp, \uut_vga_ctrl|vga_rgb[1] , uut_vga_ctrl|vga_rgb[1], logic_analysis, 1
instance = comp, \uut_vga_ctrl|vga_rgb~34 , uut_vga_ctrl|vga_rgb~34, logic_analysis, 1
instance = comp, \uut_vga_ctrl|vga_rgb[0] , uut_vga_ctrl|vga_rgb[0], logic_analysis, 1
instance = comp, \hsync~I , hsync, logic_analysis, 1
instance = comp, \vsync~I , vsync, logic_analysis, 1
instance = comp, \vga_r[0]~I , vga_r[0], logic_analysis, 1
instance = comp, \vga_r[1]~I , vga_r[1], logic_analysis, 1
instance = comp, \vga_r[2]~I , vga_r[2], logic_analysis, 1
instance = comp, \vga_g[0]~I , vga_g[0], logic_analysis, 1
instance = comp, \vga_g[1]~I , vga_g[1], logic_analysis, 1
instance = comp, \vga_g[2]~I , vga_g[2], logic_analysis, 1
instance = comp, \vga_b[0]~I , vga_b[0], logic_analysis, 1
instance = comp, \vga_b[1]~I , vga_b[1], logic_analysis, 1
