
# qhasm: int64 input_x0

# qhasm: int64 input_x1

# qhasm: int64 input_x2

# qhasm: int64 input_x3

# qhasm: int64 input_x4

# qhasm: int64 input_x5

# qhasm: int64 input_x6

# qhasm: int64 input_x7

# qhasm: int64 output_x0

# qhasm: int64 calleesaved_x18

# qhasm: int64 calleesaved_x19

# qhasm: int64 calleesaved_x20

# qhasm: int64 calleesaved_x21

# qhasm: int64 calleesaved_x22

# qhasm: int64 calleesaved_x23

# qhasm: int64 calleesaved_x24

# qhasm: int64 calleesaved_x25

# qhasm: int64 calleesaved_x26

# qhasm: int64 calleesaved_x27

# qhasm: int64 calleesaved_x28

# qhasm: int64 calleesaved_x29

# qhasm: reg128 input_v0

# qhasm: reg128 input_v1

# qhasm: reg128 input_v2

# qhasm: reg128 input_v3

# qhasm: reg128 input_v4

# qhasm: reg128 input_v5

# qhasm: reg128 input_v6

# qhasm: reg128 input_v7

# qhasm: reg128 output_v0

# qhasm: reg128 calleesaved_v8

# qhasm: reg128 calleesaved_v9

# qhasm: reg128 calleesaved_v10

# qhasm: reg128 calleesaved_v11

# qhasm: reg128 calleesaved_v12

# qhasm: reg128 calleesaved_v13

# qhasm: reg128 calleesaved_v14

# qhasm: reg128 calleesaved_v15

# qhasm: enter update_FG
.align 4
.global _update_FG
.global update_FG
_update_FG:
update_FG:
        ldp x15, x4, [x2, #0]                 // *......................................................................................................................................
        ldr w17, [x1, #32]                    // ..*....................................................................................................................................
        ubfx x10, x4, #0, #30                 // ....*..................................................................................................................................
        ubfx x14, x4, #30, #32                // ....*..................................................................................................................................
        ubfx x5, x15, #0, #30                 // ....*..................................................................................................................................
        ldp x4, x6, [x2, #16]                 // .....*.................................................................................................................................
        ubfx x7, x15, #30, #32                // .....*.................................................................................................................................
        ins v5.s[0], w5                       // .....*.................................................................................................................................
        ldr w2, [x0, #32]                     // .......*...............................................................................................................................
        ubfx x16, x4, #0, #30                 // .........*.............................................................................................................................
        ins v6.s[0], w7                       // .........*.............................................................................................................................
        ubfx x4, x4, #30, #32                 // ..........*............................................................................................................................
        ins v5.s[1], w16                      // ...........*...........................................................................................................................
        ins v4.d[0], x2                       // ............*..........................................................................................................................
        ldp x11, x2, [x0]                     // ............*..........................................................................................................................
        ins v6.s[1], w4                       // ...............*.......................................................................................................................
        ins v17.d[0], x11                     // ................*......................................................................................................................
        ins v5.s[2], w10                      // .................*.....................................................................................................................
        ins v23.d[0], x2                      // ..................*....................................................................................................................
        ldp x4, x2, [x1]                      // ..................*....................................................................................................................
        ins v4.d[1], x17                      // ...................*...................................................................................................................
        ins v6.s[2], w14                      // .....................*.................................................................................................................
        ins v17.d[1], x4                      // ......................*................................................................................................................
        ubfx x4, x6, #0, #30                  // ......................*................................................................................................................
        ins v5.s[3], w4                       // .......................*...............................................................................................................
        ubfx x4, x6, #30, #32                 // .......................*...............................................................................................................
        ins v23.d[1], x2                      // ........................*..............................................................................................................
        ins v6.s[3], w4                       // ...........................*...........................................................................................................
        ldp x4, x2, [x0, #16]                 // ...........................*...........................................................................................................
        smull v22.2D, v5.2S, v17.S[0]         // .............................*.........................................................................................................
        smlal2 v22.2D, v5.4S, v17.S[2]        // ..............................*........................................................................................................
        ins v20.d[0], x4                      // ...............................*.......................................................................................................
        ldp x4, x13, [x1, #16]                // ...............................*.......................................................................................................
        ins v18.d[0], x2                      // ................................*......................................................................................................
        sshr v30.2D, v22.2D, #30              // ..................................*....................................................................................................
        ins v20.d[1], x4                      // .....................................*.................................................................................................
        smlal v30.2D, v5.2S, v17.S[1]         // .....................................*.................................................................................................
        ins v18.d[1], x13                     // ......................................*................................................................................................
        smlal2 v30.2D, v5.4S, v17.S[3]        // ......................................*................................................................................................
        smlal v30.2D, v6.2S, v17.S[0]         // .......................................*...............................................................................................
        smlal2 v30.2D, v6.4S, v17.S[2]        // ........................................*..............................................................................................
        sshr v30.2D, v30.2D, #30              // ............................................*..........................................................................................
        smlal v30.2D, v5.2S, v23.S[0]         // ...............................................*.......................................................................................
        smlal2 v30.2D, v5.4S, v23.S[2]        // ................................................*......................................................................................
        smlal v30.2D, v6.2S, v17.S[1]         // .................................................*.....................................................................................
        smlal2 v30.2D, v6.4S, v17.S[3]        // ..................................................*....................................................................................
        sshr v21.2D, v30.2D, #30              // ......................................................*................................................................................
        smlal v21.2D, v5.2S, v23.S[1]         // .........................................................*.............................................................................
        smlal2 v21.2D, v5.4S, v23.S[3]        // ..........................................................*............................................................................
        smlal v21.2D, v6.2S, v23.S[0]         // ...........................................................*...........................................................................
        smlal2 v21.2D, v6.4S, v23.S[2]        // ............................................................*..........................................................................
        sshr v2.2D, v21.2D, #30               // ................................................................*......................................................................
        smlal v2.2D, v5.2S, v20.S[0]          // ...................................................................*...................................................................
        smlal2 v2.2D, v5.4S, v20.S[2]         // ....................................................................*..................................................................
        smlal v2.2D, v6.2S, v23.S[1]          // .....................................................................*.................................................................
        smlal2 v2.2D, v6.4S, v23.S[3]         // ......................................................................*................................................................
        movi v23.2D, #0xffffffff              // ......................................................................*................................................................
        sshr v28.2D, v2.2D, #30               // ..........................................................................*............................................................
        smlal v28.2D, v5.2S, v20.S[1]         // .............................................................................*.........................................................
        smlal2 v28.2D, v5.4S, v20.S[3]        // ..............................................................................*........................................................
        smlal v28.2D, v6.2S, v20.S[0]         // ...............................................................................*.......................................................
        smlal2 v28.2D, v6.4S, v20.S[2]        // ................................................................................*......................................................
        sshr v7.2D, v28.2D, #30               // ....................................................................................*..................................................
        smlal v7.2D, v5.2S, v18.S[0]          // .......................................................................................*...............................................
        smlal2 v7.2D, v5.4S, v18.S[2]         // ........................................................................................*..............................................
        smlal v7.2D, v6.2S, v20.S[1]          // .........................................................................................*.............................................
        smlal2 v7.2D, v6.4S, v20.S[3]         // ..........................................................................................*............................................
        sshr v26.2D, v7.2D, #30               // ..............................................................................................*........................................
        smlal v26.2D, v5.2S, v18.S[1]         // .................................................................................................*.....................................
        smlal2 v26.2D, v5.4S, v18.S[3]        // ..................................................................................................*....................................
        smlal v26.2D, v6.2S, v18.S[0]         // ...................................................................................................*...................................
        smlal2 v26.2D, v6.4S, v18.S[2]        // ....................................................................................................*..................................
        sshr v0.2D, v26.2D, #30               // ........................................................................................................*..............................
        smlal v0.2D, v5.2S, v4.S[0]           // ...........................................................................................................*...........................
        smlal2 v0.2D, v5.4S, v4.S[2]          // ............................................................................................................*..........................
        ushr v5.2D, v23.2D, #2                // ............................................................................................................*..........................
        smlal v0.2D, v6.2S, v18.S[1]          // .............................................................................................................*.........................
        smlal2 v0.2D, v6.4S, v18.S[3]         // ..............................................................................................................*........................
        and v27.16B, v28.16B, v5.16B          // ...............................................................................................................*.......................
        and v3.16B, v30.16B, v5.16B           // ...............................................................................................................*.......................
        and v31.16B, v21.16B, v5.16B          // ................................................................................................................*......................
        and v22.16B, v7.16B, v5.16B           // .................................................................................................................*.....................
        sshr v29.2D, v0.2D, #30               // ..................................................................................................................*....................
        mov v20.16B, v3.16B                   // ..................................................................................................................*....................
        shl v16.2D, v31.2D, #32               // ...................................................................................................................*...................
        shl v7.2D, v27.2D, #32                // ....................................................................................................................*..................
        and v27.16B, v0.16B, v5.16B           // .....................................................................................................................*.................
        smlal v29.2D, v6.2S, v4.S[0]          // .....................................................................................................................*.................
        orr v16.16B, v20.16B, v16.16B         // ......................................................................................................................*................
        smlal2 v29.2D, v6.4S, v4.S[2]         // ......................................................................................................................*................
        and v30.16B, v2.16B, v5.16B           // .......................................................................................................................*...............
        mov v1.16B, v27.16B                   // ........................................................................................................................*..............
        and v19.16B, v26.16B, v5.16B          // .........................................................................................................................*.............
        and v25.16B, v29.16B, v5.16B          // ..........................................................................................................................*............
        mov v31.16B, v30.16B                  // ..........................................................................................................................*............
        sshr v27.2D, v29.2D, #30              // ...........................................................................................................................*...........
        mov v5.16B, v22.16B                   // ...........................................................................................................................*...........
        shl v21.2D, v19.2D, #32               // ............................................................................................................................*..........
        orr v24.16B, v31.16B, v7.16B          // .............................................................................................................................*.........
        shl v31.2D, v25.2D, #32               // .............................................................................................................................*.........
        mov v25.16B, v27.16B                  // ..............................................................................................................................*........
        orr v5.16B, v5.16B, v21.16B           // ...............................................................................................................................*.......
        orr v1.16B, v1.16B, v31.16B           // ................................................................................................................................*......
        zip1 v31.2D, v16.2D, v24.2D           // ................................................................................................................................*......
        umov x16, v25.d[1]                    // .................................................................................................................................*.....
        umov x4, v25.d[0]                     // .................................................................................................................................*.....
        zip2 v25.2D, v16.2D, v24.2D           // .................................................................................................................................*.....
        zip2 v30.2D, v5.2D, v1.2D             // ...................................................................................................................................*...
        str q31, [x0]                         // ...................................................................................................................................*...
        zip1 v27.2D, v5.2D, v1.2D             // ...................................................................................................................................*...
        str q25, [x1]                         // ....................................................................................................................................*..
        str w16, [x1, #32]                    // .....................................................................................................................................*.
        str w4, [x0, #32]                     // .....................................................................................................................................*.
        str q30, [x1, #16]                    // ......................................................................................................................................*
        str q27, [x0, #16]                    // ......................................................................................................................................*


# qhasm: return
ret
