
# Messages from "go new"


# Messages from "go analyze"

solution design add Fifo<IDTYPE, 10> -type block -unlocked (HC-1)
solution design add Fifo<IDTYPE, 15> -type block -unlocked (HC-1)
solution design add Fifo<IDTYPE, 16> -type block -unlocked (HC-1)
solution design add Fifo<IDTYPE, 13> -type block -unlocked (HC-1)
solution design add Fifo<IDTYPE, 14> -type block -unlocked (HC-1)
solution design add SystolicArrayWrapper<IDTYPE, WDTYPE, ODTYPE, 16, 16> -type block -unlocked (HC-1)
solution design add Serializer<PackedInt<16UL, 16UL>, ODTYPE, 16> -type block -unlocked (HC-1)
solution design add SystolicArrayCore<IDTYPE, WDTYPE, ODTYPE, 16, 16> -type block -unlocked (HC-1)
solution design add SystolicArrayLooper -type block -unlocked (HC-1)
Front End called with arguments: -I./src -- /home/users/ctorng/work/cc/ee272-hw4/src/Conv.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
Pragma 'hls_design<top>' detected on class 'Conv' (CIN-6)
Edison Design Group C++/C Front End - Version 5.0 (CIN-1)
solution design add Fifo<ODTYPE, 11> -type block -unlocked (HC-1)
solution design add Fifo<ODTYPE, 12> -type block -unlocked (HC-1)
solution design add Fifo<ODTYPE, 9> -type block -unlocked (HC-1)
solution design add Fifo<ODTYPE, 10> -type block -unlocked (HC-1)
solution design add Fifo<ODTYPE, 15> -type block -unlocked (HC-1)
solution design add Fifo<ODTYPE, 16> -type block -unlocked (HC-1)
solution design add Fifo<ODTYPE, 13> -type block -unlocked (HC-1)
solution design add Fifo<ODTYPE, 14> -type block -unlocked (HC-1)
Source file analysis completed (CIN-68)
solution design add Conv -type top -unlocked (HC-1)
solution design add Fifo<IDTYPE, 3> -type block -unlocked (HC-1)
solution design add Fifo<IDTYPE, 4> -type block -unlocked (HC-1)
solution design add Fifo<IDTYPE, 1> -type block -unlocked (HC-1)
solution design add Fifo<IDTYPE, 2> -type block -unlocked (HC-1)
solution design add Fifo<IDTYPE, 7> -type block -unlocked (HC-1)
solution design add Fifo<IDTYPE, 8> -type block -unlocked (HC-1)
solution design add Fifo<IDTYPE, 5> -type block -unlocked (HC-1)
solution design add Fifo<IDTYPE, 6> -type block -unlocked (HC-1)
solution design add InputDoubleBufferReader<4096, 16, 16> -type block -unlocked (HC-1)
solution design add InputDoubleBuffer<4096, 16, 16> -type block -unlocked (HC-1)
solution design add ParamsDeserializer -type block -unlocked (HC-1)
solution design add InputDoubleBufferWriter<4096, 16, 16> -type block -unlocked (HC-1)
solution design add WeightDoubleBuffer<4096, 16, 16> -type block -unlocked (HC-1)
solution design add ProcessingElement<IDTYPE, WDTYPE, ODTYPE> -type block -unlocked (HC-1)
solution design add WeightDoubleBufferWriter<4096, 16, 16> -type block -unlocked (HC-1)
solution design add WeightDoubleBufferReader<4096, 16, 16> -type block -unlocked (HC-1)
# Info: Branching solution 'solution.v2' at state 'new' (PRJ-2)
solution design add Fifo<ODTYPE, 3> -type block -unlocked (HC-1)
solution design add Fifo<ODTYPE, 4> -type block -unlocked (HC-1)
solution design add Fifo<ODTYPE, 1> -type block -unlocked (HC-1)
solution design add Fifo<ODTYPE, 2> -type block -unlocked (HC-1)
solution design add Fifo<ODTYPE, 7> -type block -unlocked (HC-1)
solution design add Fifo<ODTYPE, 8> -type block -unlocked (HC-1)
solution design add Fifo<ODTYPE, 5> -type block -unlocked (HC-1)
solution design add Fifo<ODTYPE, 6> -type block -unlocked (HC-1)
solution design add Fifo<IDTYPE, 11> -type block -unlocked (HC-1)
solution design add Fifo<IDTYPE, 12> -type block -unlocked (HC-1)
solution design add Fifo<IDTYPE, 9> -type block -unlocked (HC-1)
solution design add Fifo<ODTYPE, 3> -type block -unlocked (HC-1)
Source file analysis completed (CIN-68)
solution design add Fifo<ODTYPE, 4> -type block -unlocked (HC-1)
solution design add Conv -type top -unlocked (HC-1)
solution design add Fifo<ODTYPE, 1> -type block -unlocked (HC-1)
solution design add Fifo<ODTYPE, 2> -type block -unlocked (HC-1)
# Info: Branching solution 'solution.v2' at state 'new' (PRJ-2)
solution design add SystolicArrayWrapper<IDTYPE, WDTYPE, ODTYPE, 4, 4> -type block -unlocked (HC-1)
solution design add InputDoubleBufferReader<16384, 4, 4> -type block -unlocked (HC-1)
solution design add Serializer<PackedInt<16UL, 4UL>, ODTYPE, 4> -type block -unlocked (HC-1)
solution design add InputDoubleBuffer<16384, 4, 4> -type block -unlocked (HC-1)
solution design add SystolicArrayCore<IDTYPE, WDTYPE, ODTYPE, 4, 4> -type block -unlocked (HC-1)
solution design add ParamsDeserializer -type block -unlocked (HC-1)
solution design add SystolicArrayLooper -type block -unlocked (HC-1)
Front End called with arguments: -I./src -- /home/users/ctorng/work/cc/ee272-hw4/src/Conv.cpp (CIN-69)
solution design add InputDoubleBufferWriter<16384, 4, 4> -type block -unlocked (HC-1)
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
solution design add WeightDoubleBuffer<16384, 4, 4> -type block -unlocked (HC-1)
Pragma 'hls_design<top>' detected on class 'Conv' (CIN-6)
solution design add ProcessingElement<IDTYPE, WDTYPE, ODTYPE> -type block -unlocked (HC-1)
Edison Design Group C++/C Front End - Version 5.0 (CIN-1)
solution design add WeightDoubleBufferWriter<16384, 4, 4> -type block -unlocked (HC-1)
solution design add WeightDoubleBufferReader<16384, 4, 4> -type block -unlocked (HC-1)
solution design add Fifo<IDTYPE, 3> -type block -unlocked (HC-1)
solution design add Fifo<IDTYPE, 4> -type block -unlocked (HC-1)
solution design add Fifo<IDTYPE, 1> -type block -unlocked (HC-1)
solution design add Fifo<IDTYPE, 2> -type block -unlocked (HC-1)
Moving session transcript to file "/home/users/ctorng/work/cc/ee272-hw4/catapult.log"
# Info: Completed transformation 'analyze' on solution 'solution.v1': elapsed time 3.87 seconds, memory usage 1039736kB, peak memory usage 1039736kB (SOL-9)
solution design add Fifo<ODTYPE, 2> -type block -unlocked (HC-1)
solution design add Fifo<ODTYPE, 3> -type block -unlocked (HC-1)
solution design add Serializer<PackedInt<16UL, 4UL>, ODTYPE, 4> -type block -unlocked (HC-1)
Pragma 'hls_design<top>' detected on class 'Conv' (CIN-6)
solution design add SystolicArrayLooper -type block -unlocked (HC-1)
solution design add SystolicArrayWrapper<IDTYPE, WDTYPE, ODTYPE, 4, 4> -type block -unlocked (HC-1)
solution design add ProcessingElement<IDTYPE, WDTYPE, ODTYPE> -type block -unlocked (HC-1)
solution design add Fifo<IDTYPE, 1> -type block -unlocked (HC-1)
solution design add WeightDoubleBufferReader<16384, 4, 4> -type block -unlocked (HC-1)
solution design add WeightDoubleBuffer<16384, 4, 4> -type block -unlocked (HC-1)
solution design add Fifo<IDTYPE, 4> -type block -unlocked (HC-1)
solution design add Fifo<ODTYPE, 1> -type block -unlocked (HC-1)
solution design add Fifo<IDTYPE, 2> -type block -unlocked (HC-1)
solution design add Fifo<IDTYPE, 3> -type block -unlocked (HC-1)
Edison Design Group C++/C Front End - Version 5.0 (CIN-1)
Front End called with arguments: -I./src -- /home/users/ctorng/work/cc/ee272-hw4/src/Conv.cpp (CIN-69)
Saving project file '/home/users/ctorng/work/cc/ee272-hw4/build.ccs'. (PRJ-5)
Moving session transcript to file "/home/users/ctorng/work/cc/ee272-hw4/catapult.log"
solution design add Conv -type top -unlocked (HC-1)
solution design add ParamsDeserializer -type block -unlocked (HC-1)
Source file analysis completed (CIN-68)
solution design add InputDoubleBuffer<16384, 4, 4> -type block -unlocked (HC-1)
solution design add WeightDoubleBufferWriter<16384, 4, 4> -type block -unlocked (HC-1)
solution design add InputDoubleBufferWriter<16384, 4, 4> -type block -unlocked (HC-1)
solution design add InputDoubleBufferReader<16384, 4, 4> -type block -unlocked (HC-1)
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
solution design add Fifo<ODTYPE, 4> -type block -unlocked (HC-1)
solution design add SystolicArrayCore<IDTYPE, WDTYPE, ODTYPE, 4, 4> -type block -unlocked (HC-1)

# Messages from "go compile"

# Info: Splitting object 'params.FY' into 2 segments (OPT-19)
# Info: Splitting object 'params.FX' into 2 segments (OPT-19)
# Info: Splitting object 'IY0' into 2 segments (OPT-19)
# Info: Splitting object 'IX0' into 2 segments (OPT-19)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>/run': (Total ops = 83, Real ops = 33, Vars = 29) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>/run': (Total ops = 88, Real ops = 33, Vars = 39) (SOL-10)
# Info: Splitting object 'params.IC1' into 2 segments (OPT-19)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>': (Total ops = 83, Real ops = 33, Vars = 32) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>/run': (Total ops = 74, Real ops = 31, Vars = 39) (SOL-10)
# Info: Splitting object 'pref#1' into 2 segments (OPT-19)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>': (Total ops = 65, Real ops = 31, Vars = 13) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>/run': (Total ops = 65, Real ops = 31, Vars = 10) (SOL-10)
# Info: Splitting object 'operator-<16,false>:return#1' into 2 segments (OPT-19)
# Info: Splitting object 'operator-<16,false>:return' into 2 segments (OPT-19)
# Info: Splitting object 'pref' into 2 segments (OPT-19)
# Info: Splitting object 'operator+<16,false>:return' into 2 segments (OPT-19)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>/run': (Total ops = 63, Real ops = 29, Vars = 11) (SOL-10)
# Info: Splitting object 'while:while:for:for:j' into 2 segments (OPT-19)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>': (Total ops = 63, Real ops = 29, Vars = 13) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>/run': (Total ops = 63, Real ops = 29, Vars = 10) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>/run': (Total ops = 68, Real ops = 31, Vars = 10) (SOL-10)
Loop '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>/run/while:while:for:for' iterated at most 16 times. (LOOP-2)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>': (Total ops = 64, Real ops = 29, Vars = 13) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>/run': (Total ops = 64, Real ops = 29, Vars = 10) (SOL-10)
Inlining routine 'operator-<16, false>' (CIN-14)
Inlining routine 'operator-<16, false>' (CIN-14)
Inlining routine 'operator><32, false>' (CIN-14)
Inlining routine 'operator><32, false>' (CIN-14)
Inlining member function 'InputDoubleBufferReader<4096, 16, 16>::InputDoubleBufferReader' on object '' (CIN-64)
Creating instance '/InputDoubleBuffer<4096,16,16>/inputDoubleBufferWriter' of C Hierarchy 'InputDoubleBufferWriter<4096,16,16>' (CIN-204)
Inlining member function 'InputDoubleBufferReader<4096, 16, 16>::run' on object '' (CIN-64)
Synthesizing method 'InputDoubleBufferReader<4096, 16, 16>::run' (CIN-13)
/DESIGN_HIERARCHY {
solution design add InputDoubleBuffer<4096, 16, 16> -type top -unlocked (HC-1)
}
    {InputDoubleBuffer<4096, 16, 16>}
directive set -DESIGN_HIERARCHY {
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 5.18 seconds, memory usage 1105272kB, peak memory usage 1105272kB (SOL-9)
}
    {InputDoubleBuffer<4096, 16, 16>}
Inlining member function 'InputDoubleBufferWriter<4096, 16, 16>::InputDoubleBufferWriter' on object '' (CIN-64)
Inlining member function 'InputDoubleBuffer<4096, 16, 16>::InputDoubleBuffer' on object '' (CIN-64)
Inlining member function 'InputDoubleBufferWriter<4096, 16, 16>::run' on object '' (CIN-64)
Synthesizing method 'InputDoubleBufferWriter<4096, 16, 16>::run' (CIN-13)
# Info: Starting transformation 'compile' on solution 'solution.v2' (SOL-8)
go compile
Found top design routine 'InputDoubleBuffer<4096, 16, 16>' specified by directive (CIN-52)
Generating synthesis internal form... (CIN-3)
Inlining routine 'operator<=<45, true>' (CIN-14)
Inlining routine 'operator+<16, false>' (CIN-14)
Optimizing block '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>' ... (CIN-4)
Pragma 'hls_pipeline_init_interval<1>' detected on '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>/run/while:while:for:for' (CIN-203)
Inlining routine 'operator-<16, false>' (CIN-14)
Inlining routine 'operator-<16, false>' (CIN-14)
Inlining routine 'operator><32, false>' (CIN-14)
Inlining routine 'operator><32, false>' (CIN-14)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>': (Total ops = 88, Real ops = 33, Vars = 3) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>/constructor': (Total ops = 0, Real ops = 0, Vars = 0) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>': (Total ops = 88, Real ops = 33, Vars = 42) (SOL-10)
# Info: Partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>/constructor' is found empty and is optimized away. (OPT-12)
INOUT port 'din' is only used as an input. (OPT-10)
INOUT port 'paramsIn' is only used as an input. (OPT-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>': (Total ops = 88, Real ops = 33, Vars = 13) (SOL-10)
INOUT port 'dout' is only used as an output. (OPT-11)
# Info: Partition '/InputDoubleBuffer<4096,16,16>/constructor' is found empty and is optimized away. (OPT-12)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>': (Total ops = 220, Real ops = 87, Vars = 8) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/run': (Total ops = 47, Real ops = 4, Vars = 34) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>': (Total ops = 220, Real ops = 87, Vars = 42) (SOL-10)
INOUT port 'paramsIn' is only used as an input. (OPT-10)
INOUT port 'inputs_out' is only used as an output. (OPT-11)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/constructor': (Total ops = 0, Real ops = 0, Vars = 0) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>': (Total ops = 220, Real ops = 87, Vars = 41) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/run': (Total ops = 12, Real ops = 0, Vars = 1) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/run': (Total ops = 41, Real ops = 0, Vars = 30) (SOL-10)
Design 'InputDoubleBuffer<4096,16,16>' was read (SOL-1)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>': (Total ops = 185, Real ops = 83, Vars = 9) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>': (Total ops = 212, Real ops = 83, Vars = 20) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/run': (Total ops = 39, Real ops = 0, Vars = 12) (SOL-10)
# Info: Splitting object 'inputDoubleBufferWriterParams.cwt' into 9 segments (OPT-19)
# Info: Splitting object 'inputDoubleBufferReaderParams.cwt' into 9 segments (OPT-19)
# Warning: Hierarchical design detected - SLEC-CPC does not support design with hierarchy
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Warning: Toplevel found in header $PROJECT_HOME/src/InputDoubleBuffer.h, using $PROJECT_HOME/src/Conv.cpp for header dependencies.
# Warning:           Hierarchy Block 'InputDoubleBufferReader<4096,16,16>' Instance 'inputDoubleBufferReader' $PROJECT_HOME/src/InputDoubleBuffer.h:98
# Warning:           Hierarchy Block 'InputDoubleBufferWriter<4096,16,16>' Instance 'inputDoubleBufferWriter' $PROJECT_HOME/src/InputDoubleBuffer.h:17
# Info: CDesignChecker Shell script written to '/home/users/ctorng/work/cc/ee272-hw4/build/InputDoubleBufferless_4096comma_16comma_16greater_.v1/CDesignChecker/design_checker.sh'
INOUT port 'din' is only used as an input. (OPT-10)
INOUT port 'paramsIn' is only used as an input. (OPT-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>': (Total ops = 122, Real ops = 59, Vars = 14) (SOL-10)
INOUT port 'dout' is only used as an output. (OPT-11)
Inlining routine 'operator<=<45, true>' (CIN-14)
Inlining routine 'operator+<16, false>' (CIN-14)
Optimizing block '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>' ... (CIN-4)
Pragma 'hls_pipeline_init_interval<1>' detected on '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>/run/while:while:for' (CIN-203)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>/run': (Total ops = 117, Real ops = 59, Vars = 35) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>/run': (Total ops = 122, Real ops = 59, Vars = 43) (SOL-10)
# Info: Splitting object 'IX0' into 2 segments (OPT-19)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>': (Total ops = 117, Real ops = 59, Vars = 38) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>': (Total ops = 122, Real ops = 59, Vars = 3) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>/constructor': (Total ops = 0, Real ops = 0, Vars = 0) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>': (Total ops = 122, Real ops = 59, Vars = 46) (SOL-10)
# Info: Partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>/constructor' is found empty and is optimized away. (OPT-12)
# Info: Splitting object 'while:while:for:for:for:for:for:for:iy0' into 2 segments (OPT-19)
# Info: Splitting object 'while:while:for:for:for:for:for:for:ix0' into 2 segments (OPT-19)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>/run': (Total ops = 104, Real ops = 54, Vars = 14) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>/run': (Total ops = 114, Real ops = 57, Vars = 42) (SOL-10)
# Info: Splitting object 'operator-<16,false>:return' into 2 segments (OPT-19)
# Info: Splitting object 'IY0' into 2 segments (OPT-19)
# Info: Splitting object 'operator+<16,false>:return' into 2 segments (OPT-19)
# Info: Splitting object 'operator-<16,false>:return#1' into 2 segments (OPT-19)
Inlining routine 'operator-<16, false>' (CIN-14)
Inlining routine 'operator-<16, false>' (CIN-14)
INOUT port 'inputs_in' is only used as an input. (OPT-10)
Optimizing block '/InputDoubleBuffer<4096,16,16>' ... (CIN-4)
Creating instance '/InputDoubleBuffer<4096,16,16>/inputDoubleBufferReader' of C Hierarchy 'InputDoubleBufferReader<4096,16,16>' (CIN-204)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>': (Total ops = 104, Real ops = 54, Vars = 17) (SOL-10)
Inlining member function 'InputDoubleBuffer<4096, 16, 16>::run' on object '' (CIN-64)
Synthesizing method 'InputDoubleBuffer<4096, 16, 16>::run' (CIN-13)

# Messages from "go libraries"

source scripts/set_libraries.tcl
# Info: Completed transformation 'compile' on solution 'InputDoubleBuffer<4096,16,16>.v1': elapsed time 3.48 seconds, memory usage 1105272kB, peak memory usage 1105272kB (SOL-9)
# Info: Starting transformation 'libraries' on solution 'InputDoubleBuffer<4096,16,16>.v1' (SOL-8)
go libraries

# Messages from "go assembly"

# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>/run': (Total ops = 105, Real ops = 55, Vars = 14) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>': (Total ops = 105, Real ops = 55, Vars = 19) (SOL-10)
directive set -CLOCKS $clocks
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>:run': (Total ops = 7, Real ops = 1, Vars = 6) (SOL-10)
# Info: Completed transformation 'libraries' on solution 'InputDoubleBuffer<4096,16,16>.v1': elapsed time 0.38 seconds, memory usage 1105272kB, peak memory usage 1105272kB (SOL-9)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>': (Total ops = 191, Real ops = 86, Vars = 48) (SOL-10)
go assembly
/CLOCKS {clk "-CLOCK_PERIOD 5.0 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 2.5 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND async -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high" }
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>:run/run': (Total ops = 7, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>/run': (Total ops = 64, Real ops = 30, Vars = 10) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>': (Total ops = 64, Real ops = 30, Vars = 15) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>': (Total ops = 186, Real ops = 86, Vars = 43) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/run': (Total ops = 7, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>': (Total ops = 186, Real ops = 86, Vars = 45) (SOL-10)
# Info: Starting transformation 'assembly' on solution 'InputDoubleBuffer<4096,16,16>.v1' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'InputDoubleBuffer<4096,16,16>.v1': elapsed time 0.64 seconds, memory usage 1105272kB, peak memory usage 1105272kB (SOL-9)
