<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<link rel="shortcut icon" href="favicon.png" type="image/png">    
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.20"/>
<title>AM64x MCU+ SDK: bootloader_soc.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<style>
.tinav {
    background: #c00;
    /* height: 41.375px; */
    height: 30px;
    }
</style>    
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() {
    if ($('.searchresults').length > 0) { searchBox.DOMSearchField().focus(); }
  });
  /* @license-end */
</script>
<link rel="search" href="search_opensearch.php?v=opensearch.xml" type="application/opensearchdescription+xml" title="AM64x MCU+ SDK"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="stylesheet.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 40px;">
  <td id="projectlogo"><a href="https://www.ti.com"><img alt="Logo" src="ti_logo.svg"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">AM64x MCU+ SDK
   &#160;<span id="projectnumber">10.00.00</span>
   </div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
          <div class="left">
            <form id="FSearchBox" action="search.html" method="get">
              <img id="MSearchSelect" src="search/mag.svg" alt=""/>
              <input type="text" id="MSearchField" name="query" value="Search" size="20" accesskey="S" 
                     onfocus="searchBox.OnSearchFieldFocus(true)" 
                     onblur="searchBox.OnSearchFieldFocus(false)"/>
            </form>
          </div><div class="right"></div>
        </div>
</td>
 </tr>
 </tbody>
</table>
<div class=tinav></div>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.20 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('bootloader__soc_8h.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">bootloader_soc.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><a href="bootloader__soc_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structBootloader__CoreBootInfo.html">Bootloader_CoreBootInfo</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data structure containing information about a core specific to the AM64x SOC.  <a href="structBootloader__CoreBootInfo.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a564cb192e34d8227e1fa745b09efeaf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bootloader__soc_8h.html#a564cb192e34d8227e1fa745b09efeaf4">BOOTLOADER_DEVICE_VARIANT_SINGLE_CORE</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:a564cb192e34d8227e1fa745b09efeaf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad19a552fea53c1126559c53c61b40d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bootloader__soc_8h.html#aad19a552fea53c1126559c53c61b40d5">BOOTLOADER_DEVICE_VARIANT_DUAL_CORE</a>&#160;&#160;&#160;(0x00040000U)</td></tr>
<tr class="separator:aad19a552fea53c1126559c53c61b40d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa01c20a9c0aee4ab0c24acff1c6251ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bootloader__soc_8h.html#aa01c20a9c0aee4ab0c24acff1c6251ee">BOOTLOADER_DEVICE_VARIANT_QUAD_CORE</a>&#160;&#160;&#160;(0x000C0000U)</td></tr>
<tr class="separator:aa01c20a9c0aee4ab0c24acff1c6251ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af58507a79e2dde79238050d2b03b9c55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bootloader__soc_8h.html#af58507a79e2dde79238050d2b03b9c55">BOOTLOADER_R5FSS0</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:af58507a79e2dde79238050d2b03b9c55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9021afa931742f302b30901cdcd679ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bootloader__soc_8h.html#a9021afa931742f302b30901cdcd679ee">BOOTLOADER_R5FSS1</a>&#160;&#160;&#160;(0x00010000U)</td></tr>
<tr class="separator:a9021afa931742f302b30901cdcd679ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a187e1659bf63eb7db5af9abe1906c214"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bootloader__soc_8h.html#a187e1659bf63eb7db5af9abe1906c214">BOOTLOADER_ICSS_CORE_DEFAULT_FREQUENCY</a>&#160;&#160;&#160;(200000000U)</td></tr>
<tr class="separator:a187e1659bf63eb7db5af9abe1906c214"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:aa275163c52f8cee1e1c96b323c38c163"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bootloader__soc_8h.html#aa275163c52f8cee1e1c96b323c38c163">Bootloader_socCpuRequest</a> (uint32_t cpuId)</td></tr>
<tr class="memdesc:aa275163c52f8cee1e1c96b323c38c163"><td class="mdescLeft">&#160;</td><td class="mdescRight">Request for a particular CPU in the AM64x SOC.  <a href="bootloader__soc_8h.html#aa275163c52f8cee1e1c96b323c38c163">More...</a><br /></td></tr>
<tr class="separator:aa275163c52f8cee1e1c96b323c38c163"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afff97fe5ae5893a01813ea264f6af4ad"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bootloader__soc_8h.html#afff97fe5ae5893a01813ea264f6af4ad">Bootloader_socCpuRelease</a> (uint32_t cpuId)</td></tr>
<tr class="memdesc:afff97fe5ae5893a01813ea264f6af4ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Release a particular CPU in the AM64x SOC.  <a href="bootloader__soc_8h.html#afff97fe5ae5893a01813ea264f6af4ad">More...</a><br /></td></tr>
<tr class="separator:afff97fe5ae5893a01813ea264f6af4ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acca6ca3d5d169d20309abe96cbcbf3b3"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bootloader__soc_8h.html#acca6ca3d5d169d20309abe96cbcbf3b3">Bootloader_socCpuSetClock</a> (uint32_t cpuId, uint32_t cpuHz)</td></tr>
<tr class="memdesc:acca6ca3d5d169d20309abe96cbcbf3b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the clock of a particular CPU in the AM64x SOC.  <a href="bootloader__soc_8h.html#acca6ca3d5d169d20309abe96cbcbf3b3">More...</a><br /></td></tr>
<tr class="separator:acca6ca3d5d169d20309abe96cbcbf3b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af250d95e4809165b42a2e00e65deb89b"><td class="memItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bootloader__soc_8h.html#af250d95e4809165b42a2e00e65deb89b">Bootloader_socCpuGetClock</a> (uint32_t cpuId)</td></tr>
<tr class="memdesc:af250d95e4809165b42a2e00e65deb89b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the clock of a particular CPU in the AM64x SOC.  <a href="bootloader__soc_8h.html#af250d95e4809165b42a2e00e65deb89b">More...</a><br /></td></tr>
<tr class="separator:af250d95e4809165b42a2e00e65deb89b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83f77ae23106afbd7173af93961aa8a3"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bootloader__soc_8h.html#a83f77ae23106afbd7173af93961aa8a3">Bootloader_socCpuGetClkDefault</a> (uint32_t cpuId)</td></tr>
<tr class="memdesc:a83f77ae23106afbd7173af93961aa8a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the default clock of a particular CPU in the AM64x SOC.  <a href="bootloader__soc_8h.html#a83f77ae23106afbd7173af93961aa8a3">More...</a><br /></td></tr>
<tr class="separator:a83f77ae23106afbd7173af93961aa8a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30d4473b5f3647bba2f9965eea6d67fc"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bootloader__soc_8h.html#a30d4473b5f3647bba2f9965eea6d67fc">Bootloader_socCpuPowerOnReset</a> (uint32_t cpuId, void *socCoreOpMode)</td></tr>
<tr class="memdesc:a30d4473b5f3647bba2f9965eea6d67fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Do power-on-reset of a particular CPU in the AM64x SOC.  <a href="bootloader__soc_8h.html#a30d4473b5f3647bba2f9965eea6d67fc">More...</a><br /></td></tr>
<tr class="separator:a30d4473b5f3647bba2f9965eea6d67fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc373fa0be1c31e324a84a6461805189"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bootloader__soc_8h.html#afc373fa0be1c31e324a84a6461805189">Bootloader_socCpuResetRelease</a> (uint32_t cpuId, uintptr_t entryPoint)</td></tr>
<tr class="memdesc:afc373fa0be1c31e324a84a6461805189"><td class="mdescLeft">&#160;</td><td class="mdescRight">Release a particular CPU in the AM64x SOC from reset.  <a href="bootloader__soc_8h.html#afc373fa0be1c31e324a84a6461805189">More...</a><br /></td></tr>
<tr class="separator:afc373fa0be1c31e324a84a6461805189"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5400231f827e3609ab5864c88951dc87"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bootloader__soc_8h.html#a5400231f827e3609ab5864c88951dc87">Bootloader_socCpuResetReleaseSelf</a> (void)</td></tr>
<tr class="memdesc:a5400231f827e3609ab5864c88951dc87"><td class="mdescLeft">&#160;</td><td class="mdescRight">Release self CPU in the AM64x SOC from reset.  <a href="bootloader__soc_8h.html#a5400231f827e3609ab5864c88951dc87">More...</a><br /></td></tr>
<tr class="separator:a5400231f827e3609ab5864c88951dc87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5353c3c4076dd7b033eb522fed49a020"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bootloader__soc_8h.html#a5353c3c4076dd7b033eb522fed49a020">Bootloader_socCpuSetEntryPoint</a> (uint32_t cpuId, uintptr_t entryPoint)</td></tr>
<tr class="memdesc:a5353c3c4076dd7b033eb522fed49a020"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set entry point for self CPU in the AM64x SOC from reset.  <a href="bootloader__soc_8h.html#a5353c3c4076dd7b033eb522fed49a020">More...</a><br /></td></tr>
<tr class="separator:a5353c3c4076dd7b033eb522fed49a020"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18aa206338d7f792f43b5b15a28deaf9"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bootloader__soc_8h.html#a18aa206338d7f792f43b5b15a28deaf9">Bootloader_socTranslateSectionAddr</a> (uint32_t cslCoreId, uint32_t <a class="el" href="csl__udmap__tr_8h.html#a0e89cf6b9f6cd3125470b1bed2b823df">addr</a>)</td></tr>
<tr class="memdesc:a18aa206338d7f792f43b5b15a28deaf9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Translate a CPU address to the SOC address wherever applicable.  <a href="bootloader__soc_8h.html#a18aa206338d7f792f43b5b15a28deaf9">More...</a><br /></td></tr>
<tr class="separator:a18aa206338d7f792f43b5b15a28deaf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99d1f2f44ae2bf70d8d4be057b89c3c2"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bootloader__soc_8h.html#a99d1f2f44ae2bf70d8d4be057b89c3c2">Bootloader_socRprcToCslCoreId</a> (uint32_t rprcCoreId)</td></tr>
<tr class="memdesc:a99d1f2f44ae2bf70d8d4be057b89c3c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Obtain the CSL core ID of a CPU from its RPRC core ID.  <a href="bootloader__soc_8h.html#a99d1f2f44ae2bf70d8d4be057b89c3c2">More...</a><br /></td></tr>
<tr class="separator:a99d1f2f44ae2bf70d8d4be057b89c3c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3678a87f6ba16457e7d8b184144446fb"><td class="memItemLeft" align="right" valign="top">uint32_t *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bootloader__soc_8h.html#a3678a87f6ba16457e7d8b184144446fb">Bootloader_socGetSelfCpuList</a> (void)</td></tr>
<tr class="memdesc:a3678a87f6ba16457e7d8b184144446fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the list of self cpus in the SOC.  <a href="bootloader__soc_8h.html#a3678a87f6ba16457e7d8b184144446fb">More...</a><br /></td></tr>
<tr class="separator:a3678a87f6ba16457e7d8b184144446fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc9cb411e08a1a4de9f16657f231ab13"><td class="memItemLeft" align="right" valign="top">char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bootloader__soc_8h.html#acc9cb411e08a1a4de9f16657f231ab13">Bootloader_socGetCoreName</a> (uint32_t cpuId)</td></tr>
<tr class="memdesc:acc9cb411e08a1a4de9f16657f231ab13"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the name of a core.  <a href="bootloader__soc_8h.html#acc9cb411e08a1a4de9f16657f231ab13">More...</a><br /></td></tr>
<tr class="separator:acc9cb411e08a1a4de9f16657f231ab13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77850e55e56075d48be1418a37e2c5f2"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bootloader__soc_8h.html#a77850e55e56075d48be1418a37e2c5f2">Bootloader_socMemInitCpu</a> (uint32_t cpuId)</td></tr>
<tr class="memdesc:a77850e55e56075d48be1418a37e2c5f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the core memories of a specific core.  <a href="bootloader__soc_8h.html#a77850e55e56075d48be1418a37e2c5f2">More...</a><br /></td></tr>
<tr class="separator:a77850e55e56075d48be1418a37e2c5f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e0f7f7b397a40b0a289e43c1fb484ee"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bootloader__soc_8h.html#a4e0f7f7b397a40b0a289e43c1fb484ee">Bootloader_socGetSciclientCpuProcId</a> (uint32_t cpuId)</td></tr>
<tr class="memdesc:a4e0f7f7b397a40b0a289e43c1fb484ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Obtain the Sciclient Proc Id corresponding to the CSL core ID.  <a href="bootloader__soc_8h.html#a4e0f7f7b397a40b0a289e43c1fb484ee">More...</a><br /></td></tr>
<tr class="separator:a4e0f7f7b397a40b0a289e43c1fb484ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a633c65ceba40b8036a0a7df2a271350b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bootloader__soc_8h.html#a633c65ceba40b8036a0a7df2a271350b">Bootloader_socGetSciclientCpuDevId</a> (uint32_t cpuId)</td></tr>
<tr class="memdesc:a633c65ceba40b8036a0a7df2a271350b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Obtain the Sciclient Device Id corresponding to the CSL core ID.  <a href="bootloader__soc_8h.html#a633c65ceba40b8036a0a7df2a271350b">More...</a><br /></td></tr>
<tr class="separator:a633c65ceba40b8036a0a7df2a271350b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cc93ac3743b226e98e13299aaddd5fa"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bootloader__soc_8h.html#a3cc93ac3743b226e98e13299aaddd5fa">Bootloader_socSecHandover</a> (void)</td></tr>
<tr class="memdesc:a3cc93ac3743b226e98e13299aaddd5fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">API to trigger the security handover from SYSFW.  <a href="bootloader__soc_8h.html#a3cc93ac3743b226e98e13299aaddd5fa">More...</a><br /></td></tr>
<tr class="separator:a3cc93ac3743b226e98e13299aaddd5fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c0a2919e591cb7348885fbc40e207b0"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bootloader__soc_8h.html#a7c0a2919e591cb7348885fbc40e207b0">Bootloader_socWaitForFWBoot</a> (void)</td></tr>
<tr class="memdesc:a7c0a2919e591cb7348885fbc40e207b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">API to wait for boot notification from SYSFW/ROM.  <a href="bootloader__soc_8h.html#a7c0a2919e591cb7348885fbc40e207b0">More...</a><br /></td></tr>
<tr class="separator:a7c0a2919e591cb7348885fbc40e207b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86d5dd1c46875420120ac04dba0dac9b"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bootloader__soc_8h.html#a86d5dd1c46875420120ac04dba0dac9b">Bootloader_socOpenFirewalls</a> (void)</td></tr>
<tr class="memdesc:a86d5dd1c46875420120ac04dba0dac9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">API to open required firewalls using SYSFW.  <a href="bootloader__soc_8h.html#a86d5dd1c46875420120ac04dba0dac9b">More...</a><br /></td></tr>
<tr class="separator:a86d5dd1c46875420120ac04dba0dac9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a518115301e2097905809bef06312e1a5"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bootloader__soc_8h.html#a518115301e2097905809bef06312e1a5">Bootloader_socAuthImage</a> (uint32_t certLoadAddr)</td></tr>
<tr class="memdesc:a518115301e2097905809bef06312e1a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">API to authenticate (and decrypt if needed) an appimage using SYSFW.  <a href="bootloader__soc_8h.html#a518115301e2097905809bef06312e1a5">More...</a><br /></td></tr>
<tr class="separator:a518115301e2097905809bef06312e1a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1b9e8d13909e48bff7f21b293082c34"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bootloader__soc_8h.html#ad1b9e8d13909e48bff7f21b293082c34">Bootloader_socIsAuthRequired</a> (void)</td></tr>
<tr class="memdesc:ad1b9e8d13909e48bff7f21b293082c34"><td class="mdescLeft">&#160;</td><td class="mdescRight">API to check if authentication is required for the device. Checks the SYS_STATUS register to see if device is GP, HS-FS, HS-SE etc.  <a href="bootloader__soc_8h.html#ad1b9e8d13909e48bff7f21b293082c34">More...</a><br /></td></tr>
<tr class="separator:ad1b9e8d13909e48bff7f21b293082c34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d214654266f8fd86c0cb19f6c3eb657"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bootloader__soc_8h.html#a0d214654266f8fd86c0cb19f6c3eb657">Bootloader_socIsR5FSSDual</a> (uint32_t ssNum)</td></tr>
<tr class="memdesc:a0d214654266f8fd86c0cb19f6c3eb657"><td class="mdescLeft">&#160;</td><td class="mdescRight">API to check if an R5 cluster/subsystem has dual cores enabled or not.  <a href="bootloader__soc_8h.html#a0d214654266f8fd86c0cb19f6c3eb657">More...</a><br /></td></tr>
<tr class="separator:a0d214654266f8fd86c0cb19f6c3eb657"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6246c060aa38d8685ce16c52eaca8604"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bootloader__soc_8h.html#a6246c060aa38d8685ce16c52eaca8604">Bootloader_socGetCoreVariant</a> (void)</td></tr>
<tr class="memdesc:a6246c060aa38d8685ce16c52eaca8604"><td class="mdescLeft">&#160;</td><td class="mdescRight">API to check the GPN variant of the SOC - whether it's a quad core, dual core or a single core variant.  <a href="bootloader__soc_8h.html#a6246c060aa38d8685ce16c52eaca8604">More...</a><br /></td></tr>
<tr class="separator:a6246c060aa38d8685ce16c52eaca8604"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd71e4cf7f778743e653b450a5e817fd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bootloader__soc_8h.html#afd71e4cf7f778743e653b450a5e817fd">Bootloader_socResetWorkaround</a> (void)</td></tr>
<tr class="memdesc:afd71e4cf7f778743e653b450a5e817fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Workaround API to prevent CPSW register lockup. Checks the reset source and does a warm reset in case of POR MCU , POR MAIN or COLD BOOT reset.  <a href="bootloader__soc_8h.html#afd71e4cf7f778743e653b450a5e817fd">More...</a><br /></td></tr>
<tr class="separator:afd71e4cf7f778743e653b450a5e817fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1734e67e439a15b8786346fbfaae517"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bootloader__soc_8h.html#ae1734e67e439a15b8786346fbfaae517">Bootloader_enableMCUPLL</a> (void)</td></tr>
<tr class="memdesc:ae1734e67e439a15b8786346fbfaae517"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable MCU PLL. The MCU PLL will be initialized by DMSC if devgrp is set to DEVGRP_ALL. If devgrp is set to DEVGRP_00 (0x01) (Main Domain), the MCU PLL will not be initialized. This API initializes MCU PLL when devgrp is set to DEVGRP_00.  <a href="bootloader__soc_8h.html#ae1734e67e439a15b8786346fbfaae517">More...</a><br /></td></tr>
<tr class="separator:ae1734e67e439a15b8786346fbfaae517"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac65b691a58f9b00abb1b6b012f44f255"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bootloader__soc_8h.html#ac65b691a58f9b00abb1b6b012f44f255">Bootloader_socIsMCUResetIsoEnabled</a> (void)</td></tr>
<tr class="memdesc:ac65b691a58f9b00abb1b6b012f44f255"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if MCU domain is reset isolated.  <a href="bootloader__soc_8h.html#ac65b691a58f9b00abb1b6b012f44f255">More...</a><br /></td></tr>
<tr class="separator:ac65b691a58f9b00abb1b6b012f44f255"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdb6a4ddac1ba3993a4ee3bb01c5edda"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bootloader__soc_8h.html#afdb6a4ddac1ba3993a4ee3bb01c5edda">Bootloader_socNotifyFirewallOpen</a> (void)</td></tr>
<tr class="memdesc:afdb6a4ddac1ba3993a4ee3bb01c5edda"><td class="mdescLeft">&#160;</td><td class="mdescRight">Notify other cores firewall open from SBL. Function writes a Software defined magic word to PSRAM address (software defined) to signal Firewall open to MCU cores. This function should only be called from SBL.  <a href="bootloader__soc_8h.html#afdb6a4ddac1ba3993a4ee3bb01c5edda">More...</a><br /></td></tr>
<tr class="separator:afdb6a4ddac1ba3993a4ee3bb01c5edda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a061e513bfdb49c2fd8fa6ff97cb8a5ec"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bootloader__soc_8h.html#a061e513bfdb49c2fd8fa6ff97cb8a5ec">Bootloader_socEnableICSSCores</a> (uint32_t clkFreq)</td></tr>
<tr class="memdesc:a061e513bfdb49c2fd8fa6ff97cb8a5ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">API to enable ICSS cores when applicable.  <a href="bootloader__soc_8h.html#a061e513bfdb49c2fd8fa6ff97cb8a5ec">More...</a><br /></td></tr>
<tr class="separator:a061e513bfdb49c2fd8fa6ff97cb8a5ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd5e07372459c287d424f7a745283e56"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bootloader__soc_8h.html#abd5e07372459c287d424f7a745283e56">Bootloader_socGetBootSeqOid</a> (uint8_t *boot_seq_oid)</td></tr>
<tr class="memdesc:abd5e07372459c287d424f7a745283e56"><td class="mdescLeft">&#160;</td><td class="mdescRight">API to get boot sequence oid.  <a href="bootloader__soc_8h.html#abd5e07372459c287d424f7a745283e56">More...</a><br /></td></tr>
<tr class="separator:abd5e07372459c287d424f7a745283e56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdb01eb11da6c4ae7642420098f4571b"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bootloader__soc_8h.html#afdb01eb11da6c4ae7642420098f4571b">Bootloader_socCpuSetAppEntryPoint</a> (uint32_t cpuId, uintptr_t entryPoint)</td></tr>
<tr class="separator:afdb01eb11da6c4ae7642420098f4571b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a564cb192e34d8227e1fa745b09efeaf4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a564cb192e34d8227e1fa745b09efeaf4">&#9670;&nbsp;</a></span>BOOTLOADER_DEVICE_VARIANT_SINGLE_CORE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BOOTLOADER_DEVICE_VARIANT_SINGLE_CORE&#160;&#160;&#160;(0x00000000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aad19a552fea53c1126559c53c61b40d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad19a552fea53c1126559c53c61b40d5">&#9670;&nbsp;</a></span>BOOTLOADER_DEVICE_VARIANT_DUAL_CORE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BOOTLOADER_DEVICE_VARIANT_DUAL_CORE&#160;&#160;&#160;(0x00040000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa01c20a9c0aee4ab0c24acff1c6251ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa01c20a9c0aee4ab0c24acff1c6251ee">&#9670;&nbsp;</a></span>BOOTLOADER_DEVICE_VARIANT_QUAD_CORE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BOOTLOADER_DEVICE_VARIANT_QUAD_CORE&#160;&#160;&#160;(0x000C0000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af58507a79e2dde79238050d2b03b9c55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af58507a79e2dde79238050d2b03b9c55">&#9670;&nbsp;</a></span>BOOTLOADER_R5FSS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BOOTLOADER_R5FSS0&#160;&#160;&#160;(0x00000000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9021afa931742f302b30901cdcd679ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9021afa931742f302b30901cdcd679ee">&#9670;&nbsp;</a></span>BOOTLOADER_R5FSS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BOOTLOADER_R5FSS1&#160;&#160;&#160;(0x00010000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a187e1659bf63eb7db5af9abe1906c214"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a187e1659bf63eb7db5af9abe1906c214">&#9670;&nbsp;</a></span>BOOTLOADER_ICSS_CORE_DEFAULT_FREQUENCY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BOOTLOADER_ICSS_CORE_DEFAULT_FREQUENCY&#160;&#160;&#160;(200000000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="aa275163c52f8cee1e1c96b323c38c163"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa275163c52f8cee1e1c96b323c38c163">&#9670;&nbsp;</a></span>Bootloader_socCpuRequest()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t Bootloader_socCpuRequest </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>cpuId</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Request for a particular CPU in the AM64x SOC. </p>
<p>This API internally makes Sciclient calls to request control of the CPU</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">cpuId</td><td>[in] The CSL ID of the core</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>SystemP_SUCCESS on success, else failure </dd></dl>

</div>
</div>
<a id="afff97fe5ae5893a01813ea264f6af4ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afff97fe5ae5893a01813ea264f6af4ad">&#9670;&nbsp;</a></span>Bootloader_socCpuRelease()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t Bootloader_socCpuRelease </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>cpuId</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Release a particular CPU in the AM64x SOC. </p>
<p>This API internally makes Sciclient calls to release control of the CPU</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">cpuId</td><td>[in] The CSL ID of the core</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>SystemP_SUCCESS on success, else failure </dd></dl>

</div>
</div>
<a id="acca6ca3d5d169d20309abe96cbcbf3b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acca6ca3d5d169d20309abe96cbcbf3b3">&#9670;&nbsp;</a></span>Bootloader_socCpuSetClock()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t Bootloader_socCpuSetClock </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>cpuId</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>cpuHz</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the clock of a particular CPU in the AM64x SOC. </p>
<p>This API internally makes Sciclient calls to set CPU clock</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">cpuId</td><td>[in] The CSL ID of the core </td></tr>
    <tr><td class="paramname">cpuHz</td><td>[in] Desired clock frequency of the CPU in Hertz</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>SystemP_SUCCESS on success, else failure </dd></dl>

</div>
</div>
<a id="af250d95e4809165b42a2e00e65deb89b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af250d95e4809165b42a2e00e65deb89b">&#9670;&nbsp;</a></span>Bootloader_socCpuGetClock()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t Bootloader_socCpuGetClock </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>cpuId</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the clock of a particular CPU in the AM64x SOC. </p>
<p>This API internally makes Sciclient calls to get the current clock frequency of CPU</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">cpuId</td><td>[in] The CSL ID of the core</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Current clock speed of the CPU </dd></dl>

</div>
</div>
<a id="a83f77ae23106afbd7173af93961aa8a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83f77ae23106afbd7173af93961aa8a3">&#9670;&nbsp;</a></span>Bootloader_socCpuGetClkDefault()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Bootloader_socCpuGetClkDefault </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>cpuId</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the default clock of a particular CPU in the AM64x SOC. </p>
<p>This API queries and internal lookup table to fetch the default clock speed at which a particular CPU should run.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">cpuId</td><td>[in] The CSL ID of the core</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Default clock speed of the CPU </dd></dl>

</div>
</div>
<a id="a30d4473b5f3647bba2f9965eea6d67fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30d4473b5f3647bba2f9965eea6d67fc">&#9670;&nbsp;</a></span>Bootloader_socCpuPowerOnReset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t Bootloader_socCpuPowerOnReset </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>cpuId</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>socCoreOpMode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Do power-on-reset of a particular CPU in the AM64x SOC. </p>
<p>This API is called only when booting a non-self CPU.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">cpuId</td><td>[in] The CSL ID of the core</td></tr>
    <tr><td class="paramname">socCoreOpMode</td><td>Lockstep/Dual core mode as per setting in syscfg.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>SystemP_SUCCESS on success, else failure </dd></dl>

</div>
</div>
<a id="afc373fa0be1c31e324a84a6461805189"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc373fa0be1c31e324a84a6461805189">&#9670;&nbsp;</a></span>Bootloader_socCpuResetRelease()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t Bootloader_socCpuResetRelease </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>cpuId</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uintptr_t&#160;</td>
          <td class="paramname"><em>entryPoint</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Release a particular CPU in the AM64x SOC from reset. </p>
<p>This API is called only when booting a non-self CPU. There is a different API <a class="el" href="bootloader__soc_8h.html#a5400231f827e3609ab5864c88951dc87">Bootloader_socCpuResetReleaseSelf</a> in the case of a self CPU</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">cpuId</td><td>[in] The CSL ID of the core </td></tr>
    <tr><td class="paramname">entryPoint</td><td>[in] The entryPoint of the CPU, from where it should start execution</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>SystemP_SUCCESS on success, else failure </dd></dl>

</div>
</div>
<a id="a5400231f827e3609ab5864c88951dc87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5400231f827e3609ab5864c88951dc87">&#9670;&nbsp;</a></span>Bootloader_socCpuResetReleaseSelf()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t Bootloader_socCpuResetReleaseSelf </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Release self CPU in the AM64x SOC from reset. </p>
<dl class="section return"><dt>Returns</dt><dd>SystemP_SUCCESS on success, else failure </dd></dl>

</div>
</div>
<a id="a5353c3c4076dd7b033eb522fed49a020"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5353c3c4076dd7b033eb522fed49a020">&#9670;&nbsp;</a></span>Bootloader_socCpuSetEntryPoint()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t Bootloader_socCpuSetEntryPoint </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>cpuId</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uintptr_t&#160;</td>
          <td class="paramname"><em>entryPoint</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set entry point for self CPU in the AM64x SOC from reset. </p>
<p>This API need not be called when booting a non-self CPU. The entry point can be specified in the <a class="el" href="bootloader__soc_8h.html#afc373fa0be1c31e324a84a6461805189">Bootloader_socCpuResetRelease</a> function itself</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">cpuId</td><td>[in] The CSL ID of the core </td></tr>
    <tr><td class="paramname">entryPoint</td><td>[in] The entryPoint of the CPU, from where it should start execution</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>SystemP_SUCCESS on success, else failure </dd></dl>

</div>
</div>
<a id="a18aa206338d7f792f43b5b15a28deaf9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18aa206338d7f792f43b5b15a28deaf9">&#9670;&nbsp;</a></span>Bootloader_socTranslateSectionAddr()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Bootloader_socTranslateSectionAddr </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>cslCoreId</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>addr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Translate a CPU address to the SOC address wherever applicable. </p>
<p>This API need not be called when booting a non-self CPU. The entry point can be specified in the <a class="el" href="bootloader__soc_8h.html#afc373fa0be1c31e324a84a6461805189">Bootloader_socCpuResetRelease</a> function itself</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">cslCoreId</td><td>[in] The CSL ID of the core </td></tr>
    <tr><td class="paramname">addr</td><td>[in] The CPU addr</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>SystemP_SUCCESS on success, else failure </dd></dl>

</div>
</div>
<a id="a99d1f2f44ae2bf70d8d4be057b89c3c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99d1f2f44ae2bf70d8d4be057b89c3c2">&#9670;&nbsp;</a></span>Bootloader_socRprcToCslCoreId()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Bootloader_socRprcToCslCoreId </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rprcCoreId</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Obtain the CSL core ID of a CPU from its RPRC core ID. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">rprcCoreId</td><td>[in] The RPRC ID of the core</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>CSL core ID of a CPU </dd></dl>

</div>
</div>
<a id="a3678a87f6ba16457e7d8b184144446fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3678a87f6ba16457e7d8b184144446fb">&#9670;&nbsp;</a></span>Bootloader_socGetSelfCpuList()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t* Bootloader_socGetSelfCpuList </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the list of self cpus in the SOC. </p>
<dl class="section return"><dt>Returns</dt><dd>List of self cpus ending with an invalid core id </dd></dl>

</div>
</div>
<a id="acc9cb411e08a1a4de9f16657f231ab13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc9cb411e08a1a4de9f16657f231ab13">&#9670;&nbsp;</a></span>Bootloader_socGetCoreName()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">char* Bootloader_socGetCoreName </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>cpuId</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the name of a core. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">cpuId</td><td>[in] The CSL ID of the core</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Name of the CPU </dd></dl>

</div>
</div>
<a id="a77850e55e56075d48be1418a37e2c5f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77850e55e56075d48be1418a37e2c5f2">&#9670;&nbsp;</a></span>Bootloader_socMemInitCpu()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t Bootloader_socMemInitCpu </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>cpuId</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initialize the core memories of a specific core. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">cpuId</td><td>[in] The CSL ID of the core</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>SystemP_SUCCESS on success, else failure </dd></dl>

</div>
</div>
<a id="a4e0f7f7b397a40b0a289e43c1fb484ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e0f7f7b397a40b0a289e43c1fb484ee">&#9670;&nbsp;</a></span>Bootloader_socGetSciclientCpuProcId()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Bootloader_socGetSciclientCpuProcId </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>cpuId</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Obtain the Sciclient Proc Id corresponding to the CSL core ID. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">cpuId</td><td>[in] The CSL ID of the core</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>CSL core ID of a CPU </dd></dl>

</div>
</div>
<a id="a633c65ceba40b8036a0a7df2a271350b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a633c65ceba40b8036a0a7df2a271350b">&#9670;&nbsp;</a></span>Bootloader_socGetSciclientCpuDevId()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Bootloader_socGetSciclientCpuDevId </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>cpuId</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Obtain the Sciclient Device Id corresponding to the CSL core ID. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">cpuId</td><td>[in] The CSL ID of the core</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>CSL core ID of a CPU </dd></dl>

</div>
</div>
<a id="a3cc93ac3743b226e98e13299aaddd5fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3cc93ac3743b226e98e13299aaddd5fa">&#9670;&nbsp;</a></span>Bootloader_socSecHandover()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t Bootloader_socSecHandover </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>API to trigger the security handover from SYSFW. </p>
<dl class="section return"><dt>Returns</dt><dd>SystemP_SUCCESS on success, else failure </dd></dl>

</div>
</div>
<a id="a7c0a2919e591cb7348885fbc40e207b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c0a2919e591cb7348885fbc40e207b0">&#9670;&nbsp;</a></span>Bootloader_socWaitForFWBoot()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t Bootloader_socWaitForFWBoot </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>API to wait for boot notification from SYSFW/ROM. </p>
<dl class="section return"><dt>Returns</dt><dd>SystemP_SUCCESS on success, else failure </dd></dl>

</div>
</div>
<a id="a86d5dd1c46875420120ac04dba0dac9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86d5dd1c46875420120ac04dba0dac9b">&#9670;&nbsp;</a></span>Bootloader_socOpenFirewalls()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t Bootloader_socOpenFirewalls </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>API to open required firewalls using SYSFW. </p>
<dl class="section return"><dt>Returns</dt><dd>SystemP_SUCCESS on success, else failure </dd></dl>

</div>
</div>
<a id="a518115301e2097905809bef06312e1a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a518115301e2097905809bef06312e1a5">&#9670;&nbsp;</a></span>Bootloader_socAuthImage()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t Bootloader_socAuthImage </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>certLoadAddr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>API to authenticate (and decrypt if needed) an appimage using SYSFW. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">certLoadAddr</td><td>[in] The SOC address pointing to the certificate+appimage</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>SystemP_SUCCESS on success, else failure </dd></dl>

</div>
</div>
<a id="ad1b9e8d13909e48bff7f21b293082c34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1b9e8d13909e48bff7f21b293082c34">&#9670;&nbsp;</a></span>Bootloader_socIsAuthRequired()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Bootloader_socIsAuthRequired </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>API to check if authentication is required for the device. Checks the SYS_STATUS register to see if device is GP, HS-FS, HS-SE etc. </p>
<dl class="section return"><dt>Returns</dt><dd>TRUE (1U) if authentication required, FALSE (0U) if not. </dd></dl>

</div>
</div>
<a id="a0d214654266f8fd86c0cb19f6c3eb657"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d214654266f8fd86c0cb19f6c3eb657">&#9670;&nbsp;</a></span>Bootloader_socIsR5FSSDual()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Bootloader_socIsR5FSSDual </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ssNum</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>API to check if an R5 cluster/subsystem has dual cores enabled or not. </p>
<dl class="section return"><dt>Returns</dt><dd>TRUE (1U) if dual cores enabled, FALSE (0U) if not. </dd></dl>

</div>
</div>
<a id="a6246c060aa38d8685ce16c52eaca8604"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6246c060aa38d8685ce16c52eaca8604">&#9670;&nbsp;</a></span>Bootloader_socGetCoreVariant()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Bootloader_socGetCoreVariant </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>API to check the GPN variant of the SOC - whether it's a quad core, dual core or a single core variant. </p>
<dl class="section return"><dt>Returns</dt><dd><a class="el" href="bootloader__soc_8h.html#a564cb192e34d8227e1fa745b09efeaf4">BOOTLOADER_DEVICE_VARIANT_SINGLE_CORE</a>, <a class="el" href="bootloader__soc_8h.html#aad19a552fea53c1126559c53c61b40d5">BOOTLOADER_DEVICE_VARIANT_DUAL_CORE</a> or <a class="el" href="bootloader__soc_8h.html#aa01c20a9c0aee4ab0c24acff1c6251ee">BOOTLOADER_DEVICE_VARIANT_QUAD_CORE</a> or 0xFFFFFFFF if invalid bit field read </dd></dl>

</div>
</div>
<a id="afd71e4cf7f778743e653b450a5e817fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd71e4cf7f778743e653b450a5e817fd">&#9670;&nbsp;</a></span>Bootloader_socResetWorkaround()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Bootloader_socResetWorkaround </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Workaround API to prevent CPSW register lockup. Checks the reset source and does a warm reset in case of POR MCU , POR MAIN or COLD BOOT reset. </p>

</div>
</div>
<a id="ae1734e67e439a15b8786346fbfaae517"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1734e67e439a15b8786346fbfaae517">&#9670;&nbsp;</a></span>Bootloader_enableMCUPLL()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Bootloader_enableMCUPLL </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable MCU PLL. The MCU PLL will be initialized by DMSC if devgrp is set to DEVGRP_ALL. If devgrp is set to DEVGRP_00 (0x01) (Main Domain), the MCU PLL will not be initialized. This API initializes MCU PLL when devgrp is set to DEVGRP_00. </p>

</div>
</div>
<a id="ac65b691a58f9b00abb1b6b012f44f255"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac65b691a58f9b00abb1b6b012f44f255">&#9670;&nbsp;</a></span>Bootloader_socIsMCUResetIsoEnabled()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Bootloader_socIsMCUResetIsoEnabled </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check if MCU domain is reset isolated. </p>
<dl class="section return"><dt>Returns</dt><dd>TRUE (1U) if MCU domain is reset isolated, else return 0. </dd></dl>

</div>
</div>
<a id="afdb6a4ddac1ba3993a4ee3bb01c5edda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdb6a4ddac1ba3993a4ee3bb01c5edda">&#9670;&nbsp;</a></span>Bootloader_socNotifyFirewallOpen()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Bootloader_socNotifyFirewallOpen </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Notify other cores firewall open from SBL. Function writes a Software defined magic word to PSRAM address (software defined) to signal Firewall open to MCU cores. This function should only be called from SBL. </p>

</div>
</div>
<a id="a061e513bfdb49c2fd8fa6ff97cb8a5ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a061e513bfdb49c2fd8fa6ff97cb8a5ec">&#9670;&nbsp;</a></span>Bootloader_socEnableICSSCores()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t Bootloader_socEnableICSSCores </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>clkFreq</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>API to enable ICSS cores when applicable. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">clkFreq</td><td>[in] Clock frequency of ICSS cores in Hz</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>System_SUCCESS if enable passes, else return SystemP_FAILURE </dd></dl>

</div>
</div>
<a id="abd5e07372459c287d424f7a745283e56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd5e07372459c287d424f7a745283e56">&#9670;&nbsp;</a></span>Bootloader_socGetBootSeqOid()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Bootloader_socGetBootSeqOid </td>
          <td>(</td>
          <td class="paramtype">uint8_t *&#160;</td>
          <td class="paramname"><em>boot_seq_oid</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>API to get boot sequence oid. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">boot_seq_oid</td><td>[in] pointer to integer array for populating boot sequence oid </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="afdb01eb11da6c4ae7642420098f4571b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdb01eb11da6c4ae7642420098f4571b">&#9670;&nbsp;</a></span>Bootloader_socCpuSetAppEntryPoint()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t Bootloader_socCpuSetAppEntryPoint </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>cpuId</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uintptr_t&#160;</td>
          <td class="paramname"><em>entryPoint</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>dummy api call </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.11-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_b2f33c71d4aa5e7af42a1ca61ff5af1b.html">source</a></li><li class="navelem"><a class="el" href="dir_abc9ad036f51ba48b607241e5ebbccbe.html">drivers</a></li><li class="navelem"><a class="el" href="dir_33b7cf53d1db9c37c403b2d6e65b121c.html">bootloader</a></li><li class="navelem"><a class="el" href="dir_cbdf752cc52ca303dcc2c57f6a859de7.html">soc</a></li><li class="navelem"><a class="el" href="dir_f3c2ac9844c5c13786eda141a9844a38.html">am64x_am243x</a></li><li class="navelem"><a class="el" href="bootloader__soc_8h.html">bootloader_soc.h</a></li>
    <li class="footer">generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.20 </li>
  </ul>
</div>
</body>
</html>
