// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.


// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

//
// This file contains Slow Corner delays for the design using part EP4CE115F29C7,
// with speed grade 7, core voltage 1.2V, and temperature 0 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (VHDL) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "Delay_audio")
  (DATE "06/16/2016 19:39:10")
  (VENDOR "Altera")
  (PROGRAM "Quartus II 64-Bit")
  (VERSION "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (904:904:904) (903:903:903))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1924:1924:1924))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1376:1376:1376) (1319:1319:1319))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (904:904:904) (903:903:903))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2334:2334:2334) (2333:2333:2333))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1312:1312:1312) (1276:1276:1276))
        (PORT sclr (1415:1415:1415) (1395:1395:1395))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2337:2337:2337) (2343:2343:2343))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1276:1276:1276) (1247:1247:1247))
        (PORT sclr (1144:1144:1144) (1152:1152:1152))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2337:2337:2337) (2343:2343:2343))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1276:1276:1276) (1247:1247:1247))
        (PORT sclr (1144:1144:1144) (1152:1152:1152))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2337:2337:2337) (2343:2343:2343))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1276:1276:1276) (1247:1247:1247))
        (PORT sclr (1144:1144:1144) (1152:1152:1152))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a155\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2472:2472:2472) (2519:2519:2519))
        (PORT clk (2252:2252:2252) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a155\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9812:9812:9812) (9900:9900:9900))
        (PORT d[1] (5004:5004:5004) (4865:4865:4865))
        (PORT d[2] (7037:7037:7037) (6888:6888:6888))
        (PORT d[3] (6302:6302:6302) (6221:6221:6221))
        (PORT d[4] (4985:4985:4985) (4805:4805:4805))
        (PORT d[5] (5830:5830:5830) (5696:5696:5696))
        (PORT d[6] (6354:6354:6354) (6079:6079:6079))
        (PORT d[7] (3853:3853:3853) (3727:3727:3727))
        (PORT d[8] (3980:3980:3980) (4047:4047:4047))
        (PORT d[9] (5168:5168:5168) (4952:4952:4952))
        (PORT d[10] (6230:6230:6230) (6168:6168:6168))
        (PORT d[11] (3879:3879:3879) (3768:3768:3768))
        (PORT d[12] (3837:3837:3837) (3695:3695:3695))
        (PORT clk (2249:2249:2249) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a155\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4788:4788:4788) (4657:4657:4657))
        (PORT clk (2249:2249:2249) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a155\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2282:2282:2282))
        (PORT d[0] (5331:5331:5331) (5208:5208:5208))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a155\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a155\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2283:2283:2283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a155\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a155\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a155\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3934:3934:3934) (3854:3854:3854))
        (PORT d[1] (3866:3866:3866) (3769:3769:3769))
        (PORT d[2] (3090:3090:3090) (3054:3054:3054))
        (PORT d[3] (4795:4795:4795) (4775:4775:4775))
        (PORT d[4] (2966:2966:2966) (2792:2792:2792))
        (PORT d[5] (3513:3513:3513) (3553:3553:3553))
        (PORT d[6] (2927:2927:2927) (2741:2741:2741))
        (PORT d[7] (2853:2853:2853) (2689:2689:2689))
        (PORT d[8] (2922:2922:2922) (2876:2876:2876))
        (PORT d[9] (4138:4138:4138) (4009:4009:4009))
        (PORT d[10] (4350:4350:4350) (4197:4197:4197))
        (PORT d[11] (3598:3598:3598) (3548:3548:3548))
        (PORT d[12] (2960:2960:2960) (2802:2802:2802))
        (PORT clk (2210:2210:2210) (2201:2201:2201))
        (PORT ena (5185:5185:5185) (5001:5001:5001))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a155\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2201:2201:2201))
        (PORT d[0] (5185:5185:5185) (5001:5001:5001))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a155\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a155\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a155\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a181\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2305:2305:2305) (2283:2283:2283))
        (PORT clk (2231:2231:2231) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a181\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10110:10110:10110) (10186:10186:10186))
        (PORT d[1] (5038:5038:5038) (4900:4900:4900))
        (PORT d[2] (7046:7046:7046) (6898:6898:6898))
        (PORT d[3] (6658:6658:6658) (6574:6574:6574))
        (PORT d[4] (5404:5404:5404) (5231:5231:5231))
        (PORT d[5] (6144:6144:6144) (5991:5991:5991))
        (PORT d[6] (6285:6285:6285) (5997:5997:5997))
        (PORT d[7] (3813:3813:3813) (3686:3686:3686))
        (PORT d[8] (4323:4323:4323) (4381:4381:4381))
        (PORT d[9] (5514:5514:5514) (5284:5284:5284))
        (PORT d[10] (6287:6287:6287) (6228:6228:6228))
        (PORT d[11] (3519:3519:3519) (3407:3407:3407))
        (PORT d[12] (4693:4693:4693) (4561:4561:4561))
        (PORT clk (2228:2228:2228) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a181\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4524:4524:4524) (4545:4545:4545))
        (PORT clk (2228:2228:2228) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a181\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2259:2259:2259))
        (PORT d[0] (5067:5067:5067) (5099:5099:5099))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a181\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a181\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2260:2260:2260))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a181\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a181\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a181\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4255:4255:4255) (4159:4159:4159))
        (PORT d[1] (4176:4176:4176) (4070:4070:4070))
        (PORT d[2] (2215:2215:2215) (2233:2233:2233))
        (PORT d[3] (4516:4516:4516) (4514:4514:4514))
        (PORT d[4] (2911:2911:2911) (2729:2729:2729))
        (PORT d[5] (3890:3890:3890) (3928:3928:3928))
        (PORT d[6] (2957:2957:2957) (2767:2767:2767))
        (PORT d[7] (2535:2535:2535) (2384:2384:2384))
        (PORT d[8] (3499:3499:3499) (3418:3418:3418))
        (PORT d[9] (3236:3236:3236) (3151:3151:3151))
        (PORT d[10] (4380:4380:4380) (4225:4225:4225))
        (PORT d[11] (3606:3606:3606) (3557:3557:3557))
        (PORT d[12] (3408:3408:3408) (3299:3299:3299))
        (PORT clk (2189:2189:2189) (2178:2178:2178))
        (PORT ena (5489:5489:5489) (5298:5298:5298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a181\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2178:2178:2178))
        (PORT d[0] (5489:5489:5489) (5298:5298:5298))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a181\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a181\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a181\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a129\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2330:2330:2330) (2312:2312:2312))
        (PORT clk (2230:2230:2230) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a129\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10143:10143:10143) (10219:10219:10219))
        (PORT d[1] (5367:5367:5367) (5228:5228:5228))
        (PORT d[2] (7367:7367:7367) (7203:7203:7203))
        (PORT d[3] (5933:5933:5933) (5855:5855:5855))
        (PORT d[4] (5391:5391:5391) (5228:5228:5228))
        (PORT d[5] (6150:6150:6150) (5998:5998:5998))
        (PORT d[6] (6608:6608:6608) (6317:6317:6317))
        (PORT d[7] (3531:3531:3531) (3413:3413:3413))
        (PORT d[8] (4307:4307:4307) (4359:4359:4359))
        (PORT d[9] (5697:5697:5697) (5436:5436:5436))
        (PORT d[10] (6573:6573:6573) (6502:6502:6502))
        (PORT d[11] (3551:3551:3551) (3444:3444:3444))
        (PORT d[12] (4701:4701:4701) (4569:4569:4569))
        (PORT clk (2227:2227:2227) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a129\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4941:4941:4941) (4810:4810:4810))
        (PORT clk (2227:2227:2227) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a129\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2261:2261:2261))
        (PORT d[0] (5484:5484:5484) (5364:5364:5364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a129\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a129\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2262:2262:2262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a129\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a129\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a129\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4262:4262:4262) (4167:4167:4167))
        (PORT d[1] (4184:4184:4184) (4079:4079:4079))
        (PORT d[2] (2225:2225:2225) (2245:2245:2245))
        (PORT d[3] (4867:4867:4867) (4859:4859:4859))
        (PORT d[4] (2606:2606:2606) (2444:2444:2444))
        (PORT d[5] (3822:3822:3822) (3847:3847:3847))
        (PORT d[6] (2656:2656:2656) (2486:2486:2486))
        (PORT d[7] (2796:2796:2796) (2628:2628:2628))
        (PORT d[8] (3760:3760:3760) (3663:3663:3663))
        (PORT d[9] (3531:3531:3531) (3441:3441:3441))
        (PORT d[10] (4675:4675:4675) (4507:4507:4507))
        (PORT d[11] (3925:3925:3925) (3861:3861:3861))
        (PORT d[12] (3417:3417:3417) (3308:3308:3308))
        (PORT clk (2188:2188:2188) (2180:2180:2180))
        (PORT ena (5803:5803:5803) (5598:5598:5598))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a129\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2180:2180:2180))
        (PORT d[0] (5803:5803:5803) (5598:5598:5598))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a129\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a129\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a129\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a207\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2236:2236:2236) (2174:2174:2174))
        (PORT clk (2207:2207:2207) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a207\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10755:10755:10755) (10790:10790:10790))
        (PORT d[1] (5700:5700:5700) (5546:5546:5546))
        (PORT d[2] (6036:6036:6036) (5883:5883:5883))
        (PORT d[3] (6980:6980:6980) (6883:6883:6883))
        (PORT d[4] (5438:5438:5438) (5267:5267:5267))
        (PORT d[5] (4745:4745:4745) (4616:4616:4616))
        (PORT d[6] (6972:6972:6972) (6674:6674:6674))
        (PORT d[7] (3510:3510:3510) (3390:3390:3390))
        (PORT d[8] (4642:4642:4642) (4683:4683:4683))
        (PORT d[9] (5832:5832:5832) (5593:5593:5593))
        (PORT d[10] (6916:6916:6916) (6828:6828:6828))
        (PORT d[11] (3191:3191:3191) (3099:3099:3099))
        (PORT d[12] (3527:3527:3527) (3398:3398:3398))
        (PORT clk (2204:2204:2204) (2232:2232:2232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a207\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2918:2918:2918) (2818:2818:2818))
        (PORT clk (2204:2204:2204) (2232:2232:2232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a207\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2236:2236:2236))
        (PORT d[0] (3461:3461:3461) (3372:3372:3372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a207\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a207\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2237:2237:2237))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a207\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a207\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a207\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3494:3494:3494) (3507:3507:3507))
        (PORT d[1] (4520:4520:4520) (4404:4404:4404))
        (PORT d[2] (2572:2572:2572) (2587:2587:2587))
        (PORT d[3] (3702:3702:3702) (3690:3690:3690))
        (PORT d[4] (3617:3617:3617) (3415:3415:3415))
        (PORT d[5] (3975:3975:3975) (3906:3906:3906))
        (PORT d[6] (2647:2647:2647) (2475:2475:2475))
        (PORT d[7] (2542:2542:2542) (2390:2390:2390))
        (PORT d[8] (3811:3811:3811) (3711:3711:3711))
        (PORT d[9] (3889:3889:3889) (3788:3788:3788))
        (PORT d[10] (4685:4685:4685) (4518:4518:4518))
        (PORT d[11] (5272:5272:5272) (5182:5182:5182))
        (PORT d[12] (3739:3739:3739) (3614:3614:3614))
        (PORT clk (2165:2165:2165) (2155:2155:2155))
        (PORT ena (6134:6134:6134) (5923:5923:5923))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a207\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2155:2155:2155))
        (PORT d[0] (6134:6134:6134) (5923:5923:5923))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a207\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2156:2156:2156))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a207\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2156:2156:2156))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a207\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2156:2156:2156))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a25\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2362:2362:2362) (2368:2368:2368))
        (PORT clk (2217:2217:2217) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a25\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10444:10444:10444) (10510:10510:10510))
        (PORT d[1] (3547:3547:3547) (3498:3498:3498))
        (PORT d[2] (7374:7374:7374) (7210:7210:7210))
        (PORT d[3] (7013:7013:7013) (6922:6922:6922))
        (PORT d[4] (5462:5462:5462) (5299:5299:5299))
        (PORT d[5] (4822:4822:4822) (4694:4694:4694))
        (PORT d[6] (6650:6650:6650) (6361:6361:6361))
        (PORT d[7] (3491:3491:3491) (3374:3374:3374))
        (PORT d[8] (3077:3077:3077) (3061:3061:3061))
        (PORT d[9] (5849:5849:5849) (5609:5609:5609))
        (PORT d[10] (6613:6613:6613) (6542:6542:6542))
        (PORT d[11] (3841:3841:3841) (3715:3715:3715))
        (PORT d[12] (3483:3483:3483) (3360:3360:3360))
        (PORT clk (2214:2214:2214) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a25\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3359:3359:3359) (3144:3144:3144))
        (PORT clk (2214:2214:2214) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a25\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2247:2247:2247))
        (PORT d[0] (3902:3902:3902) (3698:3698:3698))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a25\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a25\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2248:2248:2248))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a25\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a25\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a25\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3476:3476:3476) (3489:3489:3489))
        (PORT d[1] (4545:4545:4545) (4428:4428:4428))
        (PORT d[2] (2570:2570:2570) (2584:2584:2584))
        (PORT d[3] (3382:3382:3382) (3381:3381:3381))
        (PORT d[4] (3625:3625:3625) (3423:3423:3423))
        (PORT d[5] (3987:3987:3987) (3919:3919:3919))
        (PORT d[6] (2312:2312:2312) (2146:2146:2146))
        (PORT d[7] (2218:2218:2218) (2074:2074:2074))
        (PORT d[8] (3294:3294:3294) (3265:3265:3265))
        (PORT d[9] (3989:3989:3989) (3955:3955:3955))
        (PORT d[10] (4684:4684:4684) (4517:4517:4517))
        (PORT d[11] (4246:4246:4246) (4170:4170:4170))
        (PORT d[12] (4078:4078:4078) (3983:3983:3983))
        (PORT clk (2175:2175:2175) (2166:2166:2166))
        (PORT ena (5792:5792:5792) (5585:5585:5585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a25\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2166:2166:2166))
        (PORT d[0] (5792:5792:5792) (5585:5585:5585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a25\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a25\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a25\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a103\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2359:2359:2359) (2350:2350:2350))
        (PORT clk (2245:2245:2245) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a103\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10097:10097:10097) (10158:10158:10158))
        (PORT d[1] (5013:5013:5013) (4873:4873:4873))
        (PORT d[2] (7047:7047:7047) (6898:6898:6898))
        (PORT d[3] (6302:6302:6302) (6222:6222:6222))
        (PORT d[4] (5448:5448:5448) (5272:5272:5272))
        (PORT d[5] (5790:5790:5790) (5656:5656:5656))
        (PORT d[6] (6362:6362:6362) (6088:6088:6088))
        (PORT d[7] (4173:4173:4173) (4038:4038:4038))
        (PORT d[8] (4001:4001:4001) (4069:4069:4069))
        (PORT d[9] (5361:5361:5361) (5114:5114:5114))
        (PORT d[10] (5965:5965:5965) (5914:5914:5914))
        (PORT d[11] (3879:3879:3879) (3768:3768:3768))
        (PORT d[12] (4684:4684:4684) (4545:4545:4545))
        (PORT clk (2242:2242:2242) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a103\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5025:5025:5025) (4997:4997:4997))
        (PORT clk (2242:2242:2242) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a103\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2273:2273:2273))
        (PORT d[0] (5568:5568:5568) (5551:5551:5551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a103\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a103\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2274:2274:2274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a103\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a103\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a103\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3941:3941:3941) (3858:3858:3858))
        (PORT d[1] (3833:3833:3833) (3736:3736:3736))
        (PORT d[2] (3089:3089:3089) (3053:3053:3053))
        (PORT d[3] (4160:4160:4160) (4164:4164:4164))
        (PORT d[4] (2999:2999:2999) (2818:2818:2818))
        (PORT d[5] (3553:3553:3553) (3600:3600:3600))
        (PORT d[6] (3232:3232:3232) (3040:3040:3040))
        (PORT d[7] (2854:2854:2854) (2690:2690:2690))
        (PORT d[8] (3203:3203:3203) (3138:3138:3138))
        (PORT d[9] (2892:2892:2892) (2829:2829:2829))
        (PORT d[10] (4070:4070:4070) (3930:3930:3930))
        (PORT d[11] (3616:3616:3616) (3563:3563:3563))
        (PORT d[12] (3223:3223:3223) (3055:3055:3055))
        (PORT clk (2203:2203:2203) (2192:2192:2192))
        (PORT ena (5159:5159:5159) (4974:4974:4974))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a103\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2192:2192:2192))
        (PORT d[0] (5159:5159:5159) (4974:4974:4974))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a103\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a103\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a103\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a311\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1426:1426:1426) (1416:1416:1416))
        (PORT clk (2284:2284:2284) (2316:2316:2316))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a311\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6849:6849:6849) (6692:6692:6692))
        (PORT d[1] (2613:2613:2613) (2513:2513:2513))
        (PORT d[2] (2636:2636:2636) (2539:2539:2539))
        (PORT d[3] (4167:4167:4167) (4005:4005:4005))
        (PORT d[4] (2539:2539:2539) (2446:2446:2446))
        (PORT d[5] (2892:2892:2892) (2783:2783:2783))
        (PORT d[6] (4259:4259:4259) (4040:4040:4040))
        (PORT d[7] (5478:5478:5478) (5234:5234:5234))
        (PORT d[8] (2881:2881:2881) (2905:2905:2905))
        (PORT d[9] (4868:4868:4868) (4645:4645:4645))
        (PORT d[10] (4455:4455:4455) (4276:4276:4276))
        (PORT d[11] (2212:2212:2212) (2132:2132:2132))
        (PORT d[12] (2574:2574:2574) (2491:2491:2491))
        (PORT clk (2281:2281:2281) (2312:2312:2312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a311\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2477:2477:2477) (2333:2333:2333))
        (PORT clk (2281:2281:2281) (2312:2312:2312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a311\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2284:2284:2284) (2316:2316:2316))
        (PORT d[0] (3020:3020:3020) (2887:2887:2887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a311\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2285:2285:2285) (2317:2317:2317))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a311\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2285:2285:2285) (2317:2317:2317))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a311\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2285:2285:2285) (2317:2317:2317))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a311\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2285:2285:2285) (2317:2317:2317))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a311\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4641:4641:4641) (4432:4432:4432))
        (PORT d[1] (6017:6017:6017) (6022:6022:6022))
        (PORT d[2] (3305:3305:3305) (3138:3138:3138))
        (PORT d[3] (3391:3391:3391) (3229:3229:3229))
        (PORT d[4] (5955:5955:5955) (5946:5946:5946))
        (PORT d[5] (2603:2603:2603) (2570:2570:2570))
        (PORT d[6] (3190:3190:3190) (3061:3061:3061))
        (PORT d[7] (3325:3325:3325) (3364:3364:3364))
        (PORT d[8] (8928:8928:8928) (8627:8627:8627))
        (PORT d[9] (3362:3362:3362) (3332:3332:3332))
        (PORT d[10] (8466:8466:8466) (8301:8301:8301))
        (PORT d[11] (8689:8689:8689) (8387:8387:8387))
        (PORT d[12] (4169:4169:4169) (4093:4093:4093))
        (PORT clk (2242:2242:2242) (2235:2235:2235))
        (PORT ena (3506:3506:3506) (3316:3316:3316))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a311\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2235:2235:2235))
        (PORT d[0] (3506:3506:3506) (3316:3316:3316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a311\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a311\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a311\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a259\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1138:1138:1138) (1145:1145:1145))
        (PORT clk (2292:2292:2292) (2322:2322:2322))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a259\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6243:6243:6243) (6117:6117:6117))
        (PORT d[1] (1974:1974:1974) (1916:1916:1916))
        (PORT d[2] (1980:1980:1980) (1900:1900:1900))
        (PORT d[3] (2546:2546:2546) (2452:2452:2452))
        (PORT d[4] (1952:1952:1952) (1894:1894:1894))
        (PORT d[5] (1969:1969:1969) (1895:1895:1895))
        (PORT d[6] (4664:4664:4664) (4440:4440:4440))
        (PORT d[7] (2259:2259:2259) (2173:2173:2173))
        (PORT d[8] (3497:3497:3497) (3500:3500:3500))
        (PORT d[9] (2916:2916:2916) (2766:2766:2766))
        (PORT d[10] (2205:2205:2205) (2119:2119:2119))
        (PORT d[11] (2528:2528:2528) (2445:2445:2445))
        (PORT d[12] (1875:1875:1875) (1806:1806:1806))
        (PORT clk (2289:2289:2289) (2318:2318:2318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a259\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2365:2365:2365) (2182:2182:2182))
        (PORT clk (2289:2289:2289) (2318:2318:2318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a259\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2292:2292:2292) (2322:2322:2322))
        (PORT d[0] (2884:2884:2884) (2713:2713:2713))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a259\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2293:2293:2293) (2323:2323:2323))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a259\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2293:2293:2293) (2323:2323:2323))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a259\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2293:2293:2293) (2323:2323:2323))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a259\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2293:2293:2293) (2323:2323:2323))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a259\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4263:4263:4263) (4049:4049:4049))
        (PORT d[1] (5408:5408:5408) (5436:5436:5436))
        (PORT d[2] (3599:3599:3599) (3422:3422:3422))
        (PORT d[3] (7664:7664:7664) (7425:7425:7425))
        (PORT d[4] (5647:5647:5647) (5640:5640:5640))
        (PORT d[5] (5409:5409:5409) (5372:5372:5372))
        (PORT d[6] (3517:3517:3517) (3386:3386:3386))
        (PORT d[7] (6425:6425:6425) (6489:6489:6489))
        (PORT d[8] (8289:8289:8289) (8019:8019:8019))
        (PORT d[9] (8491:8491:8491) (8254:8254:8254))
        (PORT d[10] (8129:8129:8129) (7972:7972:7972))
        (PORT d[11] (8369:8369:8369) (8080:8080:8080))
        (PORT d[12] (8902:8902:8902) (8643:8643:8643))
        (PORT clk (2250:2250:2250) (2241:2241:2241))
        (PORT ena (2966:2966:2966) (2799:2799:2799))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a259\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2241:2241:2241))
        (PORT d[0] (2966:2966:2966) (2799:2799:2799))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a259\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a259\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a259\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a415\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1958:1958:1958) (1915:1915:1915))
        (PORT clk (2225:2225:2225) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a415\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7417:7417:7417) (7355:7355:7355))
        (PORT d[1] (3630:3630:3630) (3502:3502:3502))
        (PORT d[2] (3626:3626:3626) (3495:3495:3495))
        (PORT d[3] (4024:4024:4024) (3850:3850:3850))
        (PORT d[4] (3497:3497:3497) (3367:3367:3367))
        (PORT d[5] (4463:4463:4463) (4290:4290:4290))
        (PORT d[6] (6568:6568:6568) (6260:6260:6260))
        (PORT d[7] (4167:4167:4167) (3963:3963:3963))
        (PORT d[8] (2799:2799:2799) (2810:2810:2810))
        (PORT d[9] (5466:5466:5466) (5245:5245:5245))
        (PORT d[10] (4071:4071:4071) (3898:3898:3898))
        (PORT d[11] (4310:4310:4310) (4270:4270:4270))
        (PORT d[12] (4346:4346:4346) (4195:4195:4195))
        (PORT clk (2222:2222:2222) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a415\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3417:3417:3417) (3375:3375:3375))
        (PORT clk (2222:2222:2222) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a415\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2253:2253:2253))
        (PORT d[0] (3960:3960:3960) (3929:3929:3929))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a415\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a415\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2254:2254:2254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a415\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a415\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a415\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2395:2395:2395) (2262:2262:2262))
        (PORT d[1] (3156:3156:3156) (3021:3021:3021))
        (PORT d[2] (4311:4311:4311) (4110:4110:4110))
        (PORT d[3] (3712:3712:3712) (3540:3540:3540))
        (PORT d[4] (1621:1621:1621) (1556:1556:1556))
        (PORT d[5] (3951:3951:3951) (3888:3888:3888))
        (PORT d[6] (3865:3865:3865) (3712:3712:3712))
        (PORT d[7] (1825:1825:1825) (1735:1735:1735))
        (PORT d[8] (3100:3100:3100) (2991:2991:2991))
        (PORT d[9] (3263:3263:3263) (3161:3161:3161))
        (PORT d[10] (3773:3773:3773) (3778:3778:3778))
        (PORT d[11] (3773:3773:3773) (3618:3618:3618))
        (PORT d[12] (3143:3143:3143) (3029:3029:3029))
        (PORT clk (2183:2183:2183) (2172:2172:2172))
        (PORT ena (4200:4200:4200) (4030:4030:4030))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a415\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2172:2172:2172))
        (PORT d[0] (4200:4200:4200) (4030:4030:4030))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a415\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2173:2173:2173))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a415\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2173:2173:2173))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a415\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2173:2173:2173))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a337\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2052:2052:2052) (2044:2044:2044))
        (PORT clk (2269:2269:2269) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a337\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9684:9684:9684) (9722:9722:9722))
        (PORT d[1] (4213:4213:4213) (4059:4059:4059))
        (PORT d[2] (4305:4305:4305) (4152:4152:4152))
        (PORT d[3] (6701:6701:6701) (6646:6646:6646))
        (PORT d[4] (5070:5070:5070) (4914:4914:4914))
        (PORT d[5] (4091:4091:4091) (3917:3917:3917))
        (PORT d[6] (6209:6209:6209) (5900:5900:5900))
        (PORT d[7] (9688:9688:9688) (9717:9717:9717))
        (PORT d[8] (3930:3930:3930) (3989:3989:3989))
        (PORT d[9] (6003:6003:6003) (5728:5728:5728))
        (PORT d[10] (5934:5934:5934) (5841:5841:5841))
        (PORT d[11] (5422:5422:5422) (5362:5362:5362))
        (PORT d[12] (5381:5381:5381) (5228:5228:5228))
        (PORT clk (2266:2266:2266) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a337\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2779:2779:2779) (2759:2759:2759))
        (PORT clk (2266:2266:2266) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a337\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2299:2299:2299))
        (PORT d[0] (3303:3303:3303) (3287:3287:3287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a337\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a337\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2300:2300:2300))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a337\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a337\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a337\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3055:3055:3055) (3031:3031:3031))
        (PORT d[1] (2142:2142:2142) (2037:2037:2037))
        (PORT d[2] (2743:2743:2743) (2723:2723:2723))
        (PORT d[3] (3357:3357:3357) (3335:3335:3335))
        (PORT d[4] (1949:1949:1949) (1873:1873:1873))
        (PORT d[5] (3873:3873:3873) (3921:3921:3921))
        (PORT d[6] (2236:2236:2236) (2138:2138:2138))
        (PORT d[7] (5364:5364:5364) (5444:5444:5444))
        (PORT d[8] (2202:2202:2202) (2146:2146:2146))
        (PORT d[9] (2178:2178:2178) (2103:2103:2103))
        (PORT d[10] (3804:3804:3804) (3645:3645:3645))
        (PORT d[11] (3943:3943:3943) (3869:3869:3869))
        (PORT d[12] (2443:2443:2443) (2343:2343:2343))
        (PORT clk (2227:2227:2227) (2218:2218:2218))
        (PORT ena (4212:4212:4212) (4041:4041:4041))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a337\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2218:2218:2218))
        (PORT d[0] (4212:4212:4212) (4041:4041:4041))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a337\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a337\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a337\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a154\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2100:2100:2100) (2099:2099:2099))
        (PORT clk (2262:2262:2262) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a154\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4563:4563:4563) (4390:4390:4390))
        (PORT d[1] (5602:5602:5602) (5503:5503:5503))
        (PORT d[2] (4606:4606:4606) (4605:4605:4605))
        (PORT d[3] (5135:5135:5135) (5027:5027:5027))
        (PORT d[4] (3583:3583:3583) (3465:3465:3465))
        (PORT d[5] (7264:7264:7264) (7171:7171:7171))
        (PORT d[6] (2934:2934:2934) (2866:2866:2866))
        (PORT d[7] (4870:4870:4870) (4662:4662:4662))
        (PORT d[8] (3370:3370:3370) (3226:3226:3226))
        (PORT d[9] (4139:4139:4139) (3905:3905:3905))
        (PORT d[10] (3460:3460:3460) (3326:3326:3326))
        (PORT d[11] (5709:5709:5709) (5787:5787:5787))
        (PORT d[12] (3393:3393:3393) (3260:3260:3260))
        (PORT clk (2259:2259:2259) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a154\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3548:3548:3548) (3287:3287:3287))
        (PORT clk (2259:2259:2259) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a154\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2290:2290:2290))
        (PORT d[0] (4091:4091:4091) (3841:3841:3841))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a154\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a154\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2291:2291:2291))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a154\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a154\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a154\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5822:5822:5822) (5544:5544:5544))
        (PORT d[1] (7121:7121:7121) (6970:6970:6970))
        (PORT d[2] (5706:5706:5706) (5421:5421:5421))
        (PORT d[3] (7552:7552:7552) (7417:7417:7417))
        (PORT d[4] (7538:7538:7538) (7221:7221:7221))
        (PORT d[5] (3696:3696:3696) (3702:3702:3702))
        (PORT d[6] (7286:7286:7286) (6984:6984:6984))
        (PORT d[7] (4853:4853:4853) (4971:4971:4971))
        (PORT d[8] (5976:5976:5976) (5772:5772:5772))
        (PORT d[9] (8062:8062:8062) (7971:7971:7971))
        (PORT d[10] (7013:7013:7013) (6871:6871:6871))
        (PORT d[11] (6055:6055:6055) (5830:5830:5830))
        (PORT d[12] (6208:6208:6208) (6009:6009:6009))
        (PORT clk (2220:2220:2220) (2209:2209:2209))
        (PORT ena (3817:3817:3817) (3736:3736:3736))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a154\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2209:2209:2209))
        (PORT d[0] (3817:3817:3817) (3736:3736:3736))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a154\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a154\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a154\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a180\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2442:2442:2442) (2469:2469:2469))
        (PORT clk (2255:2255:2255) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a180\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4629:4629:4629) (4402:4402:4402))
        (PORT d[1] (5893:5893:5893) (5780:5780:5780))
        (PORT d[2] (4764:4764:4764) (4701:4701:4701))
        (PORT d[3] (6494:6494:6494) (6379:6379:6379))
        (PORT d[4] (4627:4627:4627) (4543:4543:4543))
        (PORT d[5] (6605:6605:6605) (6508:6508:6508))
        (PORT d[6] (7321:7321:7321) (7083:7083:7083))
        (PORT d[7] (4174:4174:4174) (3953:3953:3953))
        (PORT d[8] (5365:5365:5365) (5069:5069:5069))
        (PORT d[9] (4144:4144:4144) (3918:3918:3918))
        (PORT d[10] (4760:4760:4760) (4513:4513:4513))
        (PORT d[11] (5638:5638:5638) (5715:5715:5715))
        (PORT d[12] (4692:4692:4692) (4455:4455:4455))
        (PORT clk (2252:2252:2252) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a180\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3513:3513:3513) (3413:3413:3413))
        (PORT clk (2252:2252:2252) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a180\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2283:2283:2283))
        (PORT d[0] (3781:3781:3781) (3710:3710:3710))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a180\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a180\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2284:2284:2284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a180\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a180\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a180\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7789:7789:7789) (7656:7656:7656))
        (PORT d[1] (5937:5937:5937) (5822:5822:5822))
        (PORT d[2] (7907:7907:7907) (7704:7704:7704))
        (PORT d[3] (7913:7913:7913) (7798:7798:7798))
        (PORT d[4] (7500:7500:7500) (7198:7198:7198))
        (PORT d[5] (4108:4108:4108) (4166:4166:4166))
        (PORT d[6] (5441:5441:5441) (5236:5236:5236))
        (PORT d[7] (4865:4865:4865) (4987:4987:4987))
        (PORT d[8] (5549:5549:5549) (5400:5400:5400))
        (PORT d[9] (5276:5276:5276) (5215:5215:5215))
        (PORT d[10] (5724:5724:5724) (5582:5582:5582))
        (PORT d[11] (5751:5751:5751) (5547:5547:5547))
        (PORT d[12] (5325:5325:5325) (5185:5185:5185))
        (PORT clk (2213:2213:2213) (2202:2202:2202))
        (PORT ena (4230:4230:4230) (4146:4146:4146))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a180\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2202:2202:2202))
        (PORT d[0] (4230:4230:4230) (4146:4146:4146))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a180\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a180\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a180\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a128\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2087:2087:2087) (2088:2088:2088))
        (PORT clk (2256:2256:2256) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a128\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3336:3336:3336) (3228:3228:3228))
        (PORT d[1] (5279:5279:5279) (5189:5189:5189))
        (PORT d[2] (4956:4956:4956) (4955:4955:4955))
        (PORT d[3] (5158:5158:5158) (5041:5041:5041))
        (PORT d[4] (3263:3263:3263) (3153:3153:3153))
        (PORT d[5] (7298:7298:7298) (7204:7204:7204))
        (PORT d[6] (2899:2899:2899) (2823:2823:2823))
        (PORT d[7] (4488:4488:4488) (4294:4294:4294))
        (PORT d[8] (3079:3079:3079) (2948:2948:2948))
        (PORT d[9] (4119:4119:4119) (3894:3894:3894))
        (PORT d[10] (3655:3655:3655) (3477:3477:3477))
        (PORT d[11] (5605:5605:5605) (5678:5678:5678))
        (PORT d[12] (3096:3096:3096) (2975:2975:2975))
        (PORT clk (2253:2253:2253) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a128\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3384:3384:3384) (3159:3159:3159))
        (PORT clk (2253:2253:2253) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a128\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2286:2286:2286))
        (PORT d[0] (3927:3927:3927) (3713:3713:3713))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a128\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a128\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2287:2287:2287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a128\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a128\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a128\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5702:5702:5702) (5397:5397:5397))
        (PORT d[1] (7160:7160:7160) (7022:7022:7022))
        (PORT d[2] (5685:5685:5685) (5398:5398:5398))
        (PORT d[3] (5934:5934:5934) (5692:5692:5692))
        (PORT d[4] (8107:8107:8107) (7763:7763:7763))
        (PORT d[5] (3917:3917:3917) (3906:3906:3906))
        (PORT d[6] (7310:7310:7310) (7011:7011:7011))
        (PORT d[7] (4747:4747:4747) (4861:4861:4861))
        (PORT d[8] (5988:5988:5988) (5782:5782:5782))
        (PORT d[9] (6231:6231:6231) (6074:6074:6074))
        (PORT d[10] (7299:7299:7299) (7143:7143:7143))
        (PORT d[11] (6269:6269:6269) (6032:6032:6032))
        (PORT d[12] (6789:6789:6789) (6562:6562:6562))
        (PORT clk (2214:2214:2214) (2205:2205:2205))
        (PORT ena (3875:3875:3875) (3785:3785:3785))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a128\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2205:2205:2205))
        (PORT d[0] (3875:3875:3875) (3785:3785:3785))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a128\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a128\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a128\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a206\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2126:2126:2126) (2141:2141:2141))
        (PORT clk (2218:2218:2218) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a206\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5019:5019:5019) (4784:4784:4784))
        (PORT d[1] (3645:3645:3645) (3463:3463:3463))
        (PORT d[2] (3820:3820:3820) (3784:3784:3784))
        (PORT d[3] (7304:7304:7304) (7217:7217:7217))
        (PORT d[4] (5325:5325:5325) (5230:5230:5230))
        (PORT d[5] (7539:7539:7539) (7423:7423:7423))
        (PORT d[6] (7646:7646:7646) (7407:7407:7407))
        (PORT d[7] (4482:4482:4482) (4254:4254:4254))
        (PORT d[8] (5107:5107:5107) (4859:4859:4859))
        (PORT d[9] (4492:4492:4492) (4269:4269:4269))
        (PORT d[10] (4551:4551:4551) (4341:4341:4341))
        (PORT d[11] (6640:6640:6640) (6677:6677:6677))
        (PORT d[12] (5699:5699:5699) (5438:5438:5438))
        (PORT clk (2215:2215:2215) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a206\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5114:5114:5114) (5098:5098:5098))
        (PORT clk (2215:2215:2215) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a206\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2250:2250:2250))
        (PORT d[0] (5333:5333:5333) (5349:5349:5349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a206\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a206\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2251:2251:2251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a206\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a206\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a206\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5853:5853:5853) (5591:5591:5591))
        (PORT d[1] (4562:4562:4562) (4487:4487:4487))
        (PORT d[2] (4919:4919:4919) (4686:4686:4686))
        (PORT d[3] (4331:4331:4331) (4216:4216:4216))
        (PORT d[4] (8609:8609:8609) (8284:8284:8284))
        (PORT d[5] (4768:4768:4768) (4806:4806:4806))
        (PORT d[6] (4533:4533:4533) (4362:4362:4362))
        (PORT d[7] (4454:4454:4454) (4562:4562:4562))
        (PORT d[8] (4061:4061:4061) (3997:3997:3997))
        (PORT d[9] (4842:4842:4842) (4783:4783:4783))
        (PORT d[10] (4247:4247:4247) (4180:4180:4180))
        (PORT d[11] (5133:5133:5133) (4949:4949:4949))
        (PORT d[12] (4513:4513:4513) (4424:4424:4424))
        (PORT clk (2176:2176:2176) (2169:2169:2169))
        (PORT ena (5207:5207:5207) (5092:5092:5092))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a206\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2169:2169:2169))
        (PORT d[0] (5207:5207:5207) (5092:5092:5092))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a206\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2170:2170:2170))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a206\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2170:2170:2170))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a206\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2170:2170:2170))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a50\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2437:2437:2437) (2436:2436:2436))
        (PORT clk (2237:2237:2237) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a50\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5056:5056:5056) (4826:4826:4826))
        (PORT d[1] (4266:4266:4266) (4057:4057:4057))
        (PORT d[2] (4788:4788:4788) (4737:4737:4737))
        (PORT d[3] (6934:6934:6934) (6865:6865:6865))
        (PORT d[4] (5027:5027:5027) (4939:4939:4939))
        (PORT d[5] (7223:7223:7223) (7120:7120:7120))
        (PORT d[6] (7655:7655:7655) (7413:7413:7413))
        (PORT d[7] (4153:4153:4153) (3931:3931:3931))
        (PORT d[8] (4775:4775:4775) (4535:4535:4535))
        (PORT d[9] (4516:4516:4516) (4288:4288:4288))
        (PORT d[10] (4535:4535:4535) (4323:4323:4323))
        (PORT d[11] (5950:5950:5950) (6013:6013:6013))
        (PORT d[12] (5362:5362:5362) (5108:5108:5108))
        (PORT clk (2234:2234:2234) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a50\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5098:5098:5098) (4830:4830:4830))
        (PORT clk (2234:2234:2234) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a50\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2269:2269:2269))
        (PORT d[0] (5641:5641:5641) (5384:5384:5384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a50\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a50\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2270:2270:2270))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a50\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a50\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a50\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5535:5535:5535) (5276:5276:5276))
        (PORT d[1] (4850:4850:4850) (4766:4766:4766))
        (PORT d[2] (8569:8569:8569) (8339:8339:8339))
        (PORT d[3] (4639:4639:4639) (4511:4511:4511))
        (PORT d[4] (8243:8243:8243) (7929:7929:7929))
        (PORT d[5] (4795:4795:4795) (4836:4836:4836))
        (PORT d[6] (5439:5439:5439) (5237:5237:5237))
        (PORT d[7] (4511:4511:4511) (4616:4616:4616))
        (PORT d[8] (4354:4354:4354) (4271:4271:4271))
        (PORT d[9] (4591:4591:4591) (4551:4551:4551))
        (PORT d[10] (4583:4583:4583) (4509:4509:4509))
        (PORT d[11] (4808:4808:4808) (4638:4638:4638))
        (PORT d[12] (5298:5298:5298) (5279:5279:5279))
        (PORT clk (2195:2195:2195) (2188:2188:2188))
        (PORT ena (5209:5209:5209) (5094:5094:5094))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a50\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2188:2188:2188))
        (PORT d[0] (5209:5209:5209) (5094:5094:5094))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a50\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a50\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a50\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a76\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2449:2449:2449) (2460:2460:2460))
        (PORT clk (2251:2251:2251) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a76\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4687:4687:4687) (4464:4464:4464))
        (PORT d[1] (4287:4287:4287) (4079:4079:4079))
        (PORT d[2] (4502:4502:4502) (4466:4466:4466))
        (PORT d[3] (6341:6341:6341) (6304:6304:6304))
        (PORT d[4] (4681:4681:4681) (4607:4607:4607))
        (PORT d[5] (6908:6908:6908) (6805:6805:6805))
        (PORT d[6] (7653:7653:7653) (7401:7401:7401))
        (PORT d[7] (3775:3775:3775) (3562:3562:3562))
        (PORT d[8] (4437:4437:4437) (4206:4206:4206))
        (PORT d[9] (4462:4462:4462) (4233:4233:4233))
        (PORT d[10] (4451:4451:4451) (4226:4226:4226))
        (PORT d[11] (5635:5635:5635) (5711:5711:5711))
        (PORT d[12] (5030:5030:5030) (4787:4787:4787))
        (PORT clk (2248:2248:2248) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a76\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4301:4301:4301) (4084:4084:4084))
        (PORT clk (2248:2248:2248) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a76\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2283:2283:2283))
        (PORT d[0] (4545:4545:4545) (4352:4352:4352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a76\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a76\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2284:2284:2284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a76\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a76\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a76\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5198:5198:5198) (4950:4950:4950))
        (PORT d[1] (5212:5212:5212) (5111:5111:5111))
        (PORT d[2] (8548:8548:8548) (8318:8318:8318))
        (PORT d[3] (4993:4993:4993) (4867:4867:4867))
        (PORT d[4] (8219:8219:8219) (7903:7903:7903))
        (PORT d[5] (4469:4469:4469) (4521:4521:4521))
        (PORT d[6] (5513:5513:5513) (5313:5313:5313))
        (PORT d[7] (4857:4857:4857) (4977:4977:4977))
        (PORT d[8] (5550:5550:5550) (5401:5401:5401))
        (PORT d[9] (4920:4920:4920) (4870:4870:4870))
        (PORT d[10] (5165:5165:5165) (5058:5058:5058))
        (PORT d[11] (5096:5096:5096) (4904:4904:4904))
        (PORT d[12] (4956:4956:4956) (4948:4948:4948))
        (PORT clk (2209:2209:2209) (2202:2202:2202))
        (PORT ena (4191:4191:4191) (4101:4101:4101))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a76\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2202:2202:2202))
        (PORT d[0] (4191:4191:4191) (4101:4101:4101))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a76\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a76\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a76\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a24\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2089:2089:2089) (2080:2080:2080))
        (PORT clk (2251:2251:2251) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a24\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2998:2998:2998) (2900:2900:2900))
        (PORT d[1] (6488:6488:6488) (6327:6327:6327))
        (PORT d[2] (5289:5289:5289) (5275:5275:5275))
        (PORT d[3] (2908:2908:2908) (2793:2793:2793))
        (PORT d[4] (2855:2855:2855) (2736:2736:2736))
        (PORT d[5] (7602:7602:7602) (7493:7493:7493))
        (PORT d[6] (2936:2936:2936) (2869:2869:2869))
        (PORT d[7] (3039:3039:3039) (2900:2900:2900))
        (PORT d[8] (3079:3079:3079) (2960:2960:2960))
        (PORT d[9] (4514:4514:4514) (4282:4282:4282))
        (PORT d[10] (4287:4287:4287) (4084:4084:4084))
        (PORT d[11] (3386:3386:3386) (3392:3392:3392))
        (PORT d[12] (3394:3394:3394) (3254:3254:3254))
        (PORT clk (2248:2248:2248) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a24\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2988:2988:2988) (2775:2775:2775))
        (PORT clk (2248:2248:2248) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a24\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2283:2283:2283))
        (PORT d[0] (3531:3531:3531) (3329:3329:3329))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a24\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a24\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2284:2284:2284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a24\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a24\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a24\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5807:5807:5807) (5527:5527:5527))
        (PORT d[1] (7490:7490:7490) (7342:7342:7342))
        (PORT d[2] (5726:5726:5726) (5445:5445:5445))
        (PORT d[3] (5883:5883:5883) (5631:5631:5631))
        (PORT d[4] (7879:7879:7879) (7568:7568:7568))
        (PORT d[5] (4615:4615:4615) (4587:4587:4587))
        (PORT d[6] (7665:7665:7665) (7351:7351:7351))
        (PORT d[7] (4794:4794:4794) (4916:4916:4916))
        (PORT d[8] (5990:5990:5990) (5788:5788:5788))
        (PORT d[9] (6223:6223:6223) (6072:6072:6072))
        (PORT d[10] (7632:7632:7632) (7464:7464:7464))
        (PORT d[11] (6020:6020:6020) (5794:5794:5794))
        (PORT d[12] (7128:7128:7128) (6891:6891:6891))
        (PORT clk (2209:2209:2209) (2202:2202:2202))
        (PORT ena (3557:3557:3557) (3491:3491:3491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a24\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2202:2202:2202))
        (PORT d[0] (3557:3557:3557) (3491:3491:3491))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a24\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a24\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a24\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a102\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2356:2356:2356) (2334:2334:2334))
        (PORT clk (2268:2268:2268) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a102\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3987:3987:3987) (3854:3854:3854))
        (PORT d[1] (5948:5948:5948) (5831:5831:5831))
        (PORT d[2] (4784:4784:4784) (4733:4733:4733))
        (PORT d[3] (6131:6131:6131) (6017:6017:6017))
        (PORT d[4] (3913:3913:3913) (3790:3790:3790))
        (PORT d[5] (6624:6624:6624) (6543:6543:6543))
        (PORT d[6] (3264:3264:3264) (3166:3166:3166))
        (PORT d[7] (5172:5172:5172) (4945:4945:4945))
        (PORT d[8] (3688:3688:3688) (3528:3528:3528))
        (PORT d[9] (4281:4281:4281) (4026:4026:4026))
        (PORT d[10] (3772:3772:3772) (3621:3621:3621))
        (PORT d[11] (6235:6235:6235) (6272:6272:6272))
        (PORT d[12] (3663:3663:3663) (3512:3512:3512))
        (PORT clk (2265:2265:2265) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a102\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3145:3145:3145) (3015:3015:3015))
        (PORT clk (2265:2265:2265) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a102\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2297:2297:2297))
        (PORT d[0] (3688:3688:3688) (3569:3569:3569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a102\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a102\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2298:2298:2298))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a102\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a102\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a102\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6157:6157:6157) (5867:5867:5867))
        (PORT d[1] (6505:6505:6505) (6383:6383:6383))
        (PORT d[2] (8225:8225:8225) (8033:8033:8033))
        (PORT d[3] (7488:7488:7488) (7336:7336:7336))
        (PORT d[4] (7545:7545:7545) (7237:7237:7237))
        (PORT d[5] (3680:3680:3680) (3684:3684:3684))
        (PORT d[6] (6332:6332:6332) (6076:6076:6076))
        (PORT d[7] (5178:5178:5178) (5290:5290:5290))
        (PORT d[8] (7079:7079:7079) (6833:6833:6833))
        (PORT d[9] (7397:7397:7397) (7327:7327:7327))
        (PORT d[10] (6820:6820:6820) (6738:6738:6738))
        (PORT d[11] (6348:6348:6348) (6110:6110:6110))
        (PORT d[12] (6398:6398:6398) (6179:6179:6179))
        (PORT clk (2226:2226:2226) (2216:2216:2216))
        (PORT ena (3855:3855:3855) (3774:3774:3774))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a102\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2216:2216:2216))
        (PORT d[0] (3855:3855:3855) (3774:3774:3774))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a102\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a102\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a102\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a310\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2509:2509:2509) (2531:2531:2531))
        (PORT clk (2259:2259:2259) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a310\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4996:4996:4996) (4762:4762:4762))
        (PORT d[1] (5813:5813:5813) (5667:5667:5667))
        (PORT d[2] (4419:4419:4419) (4367:4367:4367))
        (PORT d[3] (6194:6194:6194) (6092:6092:6092))
        (PORT d[4] (4338:4338:4338) (4279:4279:4279))
        (PORT d[5] (5985:5985:5985) (5914:5914:5914))
        (PORT d[6] (7647:7647:7647) (7389:7389:7389))
        (PORT d[7] (4491:4491:4491) (4254:4254:4254))
        (PORT d[8] (4474:4474:4474) (4226:4226:4226))
        (PORT d[9] (4443:4443:4443) (4200:4200:4200))
        (PORT d[10] (4760:4760:4760) (4495:4495:4495))
        (PORT d[11] (5942:5942:5942) (6002:6002:6002))
        (PORT d[12] (5237:5237:5237) (4950:4950:4950))
        (PORT clk (2256:2256:2256) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a310\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3368:3368:3368) (3322:3322:3322))
        (PORT clk (2256:2256:2256) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a310\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2289:2289:2289))
        (PORT d[0] (3910:3910:3910) (3875:3875:3875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a310\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a310\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2290:2290:2290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a310\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a310\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a310\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7791:7791:7791) (7638:7638:7638))
        (PORT d[1] (5927:5927:5927) (5824:5824:5824))
        (PORT d[2] (7778:7778:7778) (7550:7550:7550))
        (PORT d[3] (7919:7919:7919) (7791:7791:7791))
        (PORT d[4] (7529:7529:7529) (7218:7218:7218))
        (PORT d[5] (4133:4133:4133) (4183:4183:4183))
        (PORT d[6] (5821:5821:5821) (5607:5607:5607))
        (PORT d[7] (5188:5188:5188) (5303:5303:5303))
        (PORT d[8] (5782:5782:5782) (5603:5603:5603))
        (PORT d[9] (5610:5610:5610) (5535:5535:5535))
        (PORT d[10] (5578:5578:5578) (5460:5460:5460))
        (PORT d[11] (6061:6061:6061) (5841:5841:5841))
        (PORT d[12] (5497:5497:5497) (5374:5374:5374))
        (PORT clk (2217:2217:2217) (2208:2208:2208))
        (PORT ena (3875:3875:3875) (3801:3801:3801))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a310\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2208:2208:2208))
        (PORT d[0] (3875:3875:3875) (3801:3801:3801))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a310\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a310\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a310\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a284\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2150:2150:2150) (2166:2166:2166))
        (PORT clk (2209:2209:2209) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a284\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5374:5374:5374) (5128:5128:5128))
        (PORT d[1] (3669:3669:3669) (3475:3475:3475))
        (PORT d[2] (4071:4071:4071) (4011:4011:4011))
        (PORT d[3] (4890:4890:4890) (4679:4679:4679))
        (PORT d[4] (5640:5640:5640) (5533:5533:5533))
        (PORT d[5] (7579:7579:7579) (7460:7460:7460))
        (PORT d[6] (8009:8009:8009) (7749:7749:7749))
        (PORT d[7] (4502:4502:4502) (4273:4273:4273))
        (PORT d[8] (5123:5123:5123) (4875:4875:4875))
        (PORT d[9] (4786:4786:4786) (4546:4546:4546))
        (PORT d[10] (4865:4865:4865) (4642:4642:4642))
        (PORT d[11] (6317:6317:6317) (6378:6378:6378))
        (PORT d[12] (5708:5708:5708) (5447:5447:5447))
        (PORT clk (2206:2206:2206) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a284\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3873:3873:3873) (3549:3549:3549))
        (PORT clk (2206:2206:2206) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a284\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2238:2238:2238))
        (PORT d[0] (4416:4416:4416) (4103:4103:4103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a284\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a284\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2239:2239:2239))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a284\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a284\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a284\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5860:5860:5860) (5598:5598:5598))
        (PORT d[1] (4508:4508:4508) (4433:4433:4433))
        (PORT d[2] (4948:4948:4948) (4728:4728:4728))
        (PORT d[3] (4984:4984:4984) (4845:4845:4845))
        (PORT d[4] (8585:8585:8585) (8261:8261:8261))
        (PORT d[5] (5108:5108:5108) (5135:5135:5135))
        (PORT d[6] (4476:4476:4476) (4310:4310:4310))
        (PORT d[7] (4484:4484:4484) (4586:4586:4586))
        (PORT d[8] (4046:4046:4046) (3974:3974:3974))
        (PORT d[9] (4278:4278:4278) (4243:4243:4243))
        (PORT d[10] (4278:4278:4278) (4211:4211:4211))
        (PORT d[11] (5134:5134:5134) (4950:4950:4950))
        (PORT d[12] (5599:5599:5599) (5570:5570:5570))
        (PORT clk (2167:2167:2167) (2157:2157:2157))
        (PORT ena (5529:5529:5529) (5399:5399:5399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a284\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2157:2157:2157))
        (PORT d[0] (5529:5529:5529) (5399:5399:5399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a284\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a284\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a284\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a258\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2433:2433:2433) (2431:2431:2431))
        (PORT clk (2242:2242:2242) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a258\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4695:4695:4695) (4473:4473:4473))
        (PORT d[1] (4280:4280:4280) (4071:4071:4071))
        (PORT d[2] (4126:4126:4126) (4070:4070:4070))
        (PORT d[3] (6678:6678:6678) (6627:6627:6627))
        (PORT d[4] (5023:5023:5023) (4934:4934:4934))
        (PORT d[5] (7240:7240:7240) (7136:7136:7136))
        (PORT d[6] (7608:7608:7608) (7353:7353:7353))
        (PORT d[7] (4150:4150:4150) (3932:3932:3932))
        (PORT d[8] (4791:4791:4791) (4551:4551:4551))
        (PORT d[9] (4147:4147:4147) (3927:3927:3927))
        (PORT d[10] (4222:4222:4222) (4022:4022:4022))
        (PORT d[11] (5643:5643:5643) (5721:5721:5721))
        (PORT d[12] (5667:5667:5667) (5386:5386:5386))
        (PORT clk (2239:2239:2239) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a258\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4809:4809:4809) (4696:4696:4696))
        (PORT clk (2239:2239:2239) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a258\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2275:2275:2275))
        (PORT d[0] (5377:5377:5377) (5277:5277:5277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a258\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a258\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2276:2276:2276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a258\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a258\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a258\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5529:5529:5529) (5269:5269:5269))
        (PORT d[1] (4904:4904:4904) (4820:4820:4820))
        (PORT d[2] (8568:8568:8568) (8339:8339:8339))
        (PORT d[3] (4679:4679:4679) (4563:4563:4563))
        (PORT d[4] (8217:8217:8217) (7902:7902:7902))
        (PORT d[5] (4452:4452:4452) (4501:4501:4501))
        (PORT d[6] (5433:5433:5433) (5231:5231:5231))
        (PORT d[7] (4833:4833:4833) (4954:4954:4954))
        (PORT d[8] (4377:4377:4377) (4301:4301:4301))
        (PORT d[9] (4906:4906:4906) (4854:4854:4854))
        (PORT d[10] (4569:4569:4569) (4491:4491:4491))
        (PORT d[11] (5100:5100:5100) (4914:4914:4914))
        (PORT d[12] (4845:4845:4845) (4747:4747:4747))
        (PORT clk (2200:2200:2200) (2194:2194:2194))
        (PORT ena (4888:4888:4888) (4787:4787:4787))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a258\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2194:2194:2194))
        (PORT d[0] (4888:4888:4888) (4787:4787:4787))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a258\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a258\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a258\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a232\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2468:2468:2468) (2491:2491:2491))
        (PORT clk (2257:2257:2257) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a232\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4964:4964:4964) (4724:4724:4724))
        (PORT d[1] (5782:5782:5782) (5661:5661:5661))
        (PORT d[2] (4391:4391:4391) (4341:4341:4341))
        (PORT d[3] (6538:6538:6538) (6421:6421:6421))
        (PORT d[4] (4668:4668:4668) (4582:4582:4582))
        (PORT d[5] (6266:6266:6266) (6182:6182:6182))
        (PORT d[6] (7332:7332:7332) (7099:7099:7099))
        (PORT d[7] (4499:4499:4499) (4261:4261:4261))
        (PORT d[8] (5311:5311:5311) (5016:5016:5016))
        (PORT d[9] (4427:4427:4427) (4183:4183:4183))
        (PORT d[10] (4727:4727:4727) (4480:4480:4480))
        (PORT d[11] (5926:5926:5926) (5985:5985:5985))
        (PORT d[12] (5004:5004:5004) (4754:4754:4754))
        (PORT clk (2254:2254:2254) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a232\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5601:5601:5601) (5527:5527:5527))
        (PORT clk (2254:2254:2254) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a232\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2286:2286:2286))
        (PORT d[0] (6144:6144:6144) (6081:6081:6081))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a232\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a232\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2287:2287:2287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a232\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a232\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a232\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7473:7473:7473) (7362:7362:7362))
        (PORT d[1] (5946:5946:5946) (5841:5841:5841))
        (PORT d[2] (7899:7899:7899) (7694:7694:7694))
        (PORT d[3] (7862:7862:7862) (7727:7727:7727))
        (PORT d[4] (7547:7547:7547) (7234:7234:7234))
        (PORT d[5] (4358:4358:4358) (4393:4393:4393))
        (PORT d[6] (6048:6048:6048) (5817:5817:5817))
        (PORT d[7] (5205:5205:5205) (5319:5319:5319))
        (PORT d[8] (5535:5535:5535) (5389:5389:5389))
        (PORT d[9] (5609:5609:5609) (5534:5534:5534))
        (PORT d[10] (5528:5528:5528) (5413:5413:5413))
        (PORT d[11] (6060:6060:6060) (5843:5843:5843))
        (PORT d[12] (5483:5483:5483) (5360:5360:5360))
        (PORT clk (2215:2215:2215) (2205:2205:2205))
        (PORT ena (4222:4222:4222) (4137:4137:4137))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a232\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2205:2205:2205))
        (PORT d[0] (4222:4222:4222) (4137:4137:4137))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a232\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a232\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a232\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a414\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2464:2464:2464) (2462:2462:2462))
        (PORT clk (2231:2231:2231) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a414\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5036:5036:5036) (4799:4799:4799))
        (PORT d[1] (3986:3986:3986) (3787:3787:3787))
        (PORT d[2] (4819:4819:4819) (4767:4767:4767))
        (PORT d[3] (5546:5546:5546) (5448:5448:5448))
        (PORT d[4] (5003:5003:5003) (4916:4916:4916))
        (PORT d[5] (7264:7264:7264) (7162:7162:7162))
        (PORT d[6] (3656:3656:3656) (3598:3598:3598))
        (PORT d[7] (4129:4129:4129) (3908:3908:3908))
        (PORT d[8] (4783:4783:4783) (4544:4544:4544))
        (PORT d[9] (4530:4530:4530) (4304:4304:4304))
        (PORT d[10] (4517:4517:4517) (4307:4307:4307))
        (PORT d[11] (5964:5964:5964) (6027:6027:6027))
        (PORT d[12] (5363:5363:5363) (5109:5109:5109))
        (PORT clk (2228:2228:2228) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a414\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3370:3370:3370) (3323:3323:3323))
        (PORT clk (2228:2228:2228) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a414\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2258:2258:2258))
        (PORT d[0] (3938:3938:3938) (3900:3900:3900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a414\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a414\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2259:2259:2259))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a414\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a414\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a414\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5561:5561:5561) (5301:5301:5301))
        (PORT d[1] (4867:4867:4867) (4777:4777:4777))
        (PORT d[2] (4852:4852:4852) (4622:4622:4622))
        (PORT d[3] (4633:4633:4633) (4504:4504:4504))
        (PORT d[4] (8561:8561:8561) (8235:8235:8235))
        (PORT d[5] (4779:4779:4779) (4818:4818:4818))
        (PORT d[6] (4781:4781:4781) (4600:4600:4600))
        (PORT d[7] (4535:4535:4535) (4639:4639:4639))
        (PORT d[8] (4690:4690:4690) (4591:4591:4591))
        (PORT d[9] (4615:4615:4615) (4574:4574:4574))
        (PORT d[10] (4616:4616:4616) (4539:4539:4539))
        (PORT d[11] (4778:4778:4778) (4600:4600:4600))
        (PORT d[12] (4475:4475:4475) (4391:4391:4391))
        (PORT clk (2189:2189:2189) (2177:2177:2177))
        (PORT ena (5215:5215:5215) (5102:5102:5102))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a414\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2177:2177:2177))
        (PORT d[0] (5215:5215:5215) (5102:5102:5102))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a414\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a414\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a414\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a362\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2032:2032:2032) (2037:2037:2037))
        (PORT clk (2228:2228:2228) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a362\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2662:2662:2662) (2575:2575:2575))
        (PORT d[1] (6820:6820:6820) (6650:6650:6650))
        (PORT d[2] (2641:2641:2641) (2554:2554:2554))
        (PORT d[3] (2582:2582:2582) (2481:2481:2481))
        (PORT d[4] (2896:2896:2896) (2789:2789:2789))
        (PORT d[5] (7918:7918:7918) (7798:7798:7798))
        (PORT d[6] (3252:3252:3252) (3170:3170:3170))
        (PORT d[7] (2706:2706:2706) (2580:2580:2580))
        (PORT d[8] (3462:3462:3462) (3328:3328:3328))
        (PORT d[9] (4847:4847:4847) (4605:4605:4605))
        (PORT d[10] (4627:4627:4627) (4412:4412:4412))
        (PORT d[11] (3431:3431:3431) (3441:3441:3441))
        (PORT d[12] (2464:2464:2464) (2364:2364:2364))
        (PORT clk (2225:2225:2225) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a362\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5274:5274:5274) (5322:5322:5322))
        (PORT clk (2225:2225:2225) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a362\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2259:2259:2259))
        (PORT d[0] (5827:5827:5827) (5874:5874:5874))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a362\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a362\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2260:2260:2260))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a362\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a362\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a362\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6149:6149:6149) (5862:5862:5862))
        (PORT d[1] (7826:7826:7826) (7667:7667:7667))
        (PORT d[2] (6100:6100:6100) (5813:5813:5813))
        (PORT d[3] (6660:6660:6660) (6437:6437:6437))
        (PORT d[4] (8190:8190:8190) (7865:7865:7865))
        (PORT d[5] (3653:3653:3653) (3651:3651:3651))
        (PORT d[6] (7982:7982:7982) (7655:7655:7655))
        (PORT d[7] (4463:4463:4463) (4557:4557:4557))
        (PORT d[8] (6324:6324:6324) (6116:6116:6116))
        (PORT d[9] (6556:6556:6556) (6394:6394:6394))
        (PORT d[10] (7998:7998:7998) (7816:7816:7816))
        (PORT d[11] (6340:6340:6340) (6108:6108:6108))
        (PORT d[12] (7467:7467:7467) (7239:7239:7239))
        (PORT clk (2186:2186:2186) (2178:2178:2178))
        (PORT ena (3882:3882:3882) (3673:3673:3673))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a362\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2178:2178:2178))
        (PORT d[0] (3882:3882:3882) (3673:3673:3673))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a362\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a362\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a362\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a388\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1722:1722:1722) (1703:1703:1703))
        (PORT clk (2246:2246:2246) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a388\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2952:2952:2952) (2850:2850:2850))
        (PORT d[1] (7136:7136:7136) (6951:6951:6951))
        (PORT d[2] (2023:2023:2023) (1947:1947:1947))
        (PORT d[3] (2866:2866:2866) (2745:2745:2745))
        (PORT d[4] (1949:1949:1949) (1889:1889:1889))
        (PORT d[5] (2242:2242:2242) (2140:2140:2140))
        (PORT d[6] (1895:1895:1895) (1824:1824:1824))
        (PORT d[7] (2471:2471:2471) (2367:2367:2367))
        (PORT d[8] (2669:2669:2669) (2604:2604:2604))
        (PORT d[9] (5482:5482:5482) (5222:5222:5222))
        (PORT d[10] (2175:2175:2175) (2093:2093:2093))
        (PORT d[11] (3335:3335:3335) (3315:3315:3315))
        (PORT d[12] (3192:3192:3192) (3079:3079:3079))
        (PORT clk (2243:2243:2243) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a388\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2384:2384:2384) (2187:2187:2187))
        (PORT clk (2243:2243:2243) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a388\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2277:2277:2277))
        (PORT d[0] (2927:2927:2927) (2741:2741:2741))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a388\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a388\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2278:2278:2278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a388\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a388\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a388\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6794:6794:6794) (6483:6483:6483))
        (PORT d[1] (8517:8517:8517) (8336:8336:8336))
        (PORT d[2] (6740:6740:6740) (6438:6438:6438))
        (PORT d[3] (6708:6708:6708) (6490:6490:6490))
        (PORT d[4] (8840:8840:8840) (8493:8493:8493))
        (PORT d[5] (4306:4306:4306) (4287:4287:4287))
        (PORT d[6] (7042:7042:7042) (6833:6833:6833))
        (PORT d[7] (4411:4411:4411) (4514:4514:4514))
        (PORT d[8] (7276:7276:7276) (7032:7032:7032))
        (PORT d[9] (3526:3526:3526) (3533:3533:3533))
        (PORT d[10] (7131:7131:7131) (7002:7002:7002))
        (PORT d[11] (7056:7056:7056) (6801:6801:6801))
        (PORT d[12] (7830:7830:7830) (7594:7594:7594))
        (PORT clk (2204:2204:2204) (2196:2196:2196))
        (PORT ena (3227:3227:3227) (3044:3044:3044))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a388\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2196:2196:2196))
        (PORT d[0] (3227:3227:3227) (3044:3044:3044))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a388\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a388\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a388\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a336\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2015:2015:2015) (1981:1981:1981))
        (PORT clk (2218:2218:2218) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a336\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2620:2620:2620) (2530:2530:2530))
        (PORT d[1] (6818:6818:6818) (6649:6649:6649))
        (PORT d[2] (2670:2670:2670) (2576:2576:2576))
        (PORT d[3] (2538:2538:2538) (2440:2440:2440))
        (PORT d[4] (2943:2943:2943) (2836:2836:2836))
        (PORT d[5] (8269:8269:8269) (8132:8132:8132))
        (PORT d[6] (2251:2251:2251) (2170:2170:2170))
        (PORT d[7] (2424:2424:2424) (2313:2313:2313))
        (PORT d[8] (3759:3759:3759) (3611:3611:3611))
        (PORT d[9] (5160:5160:5160) (4914:4914:4914))
        (PORT d[10] (2523:2523:2523) (2424:2424:2424))
        (PORT d[11] (3744:3744:3744) (3745:3745:3745))
        (PORT d[12] (2819:2819:2819) (2716:2716:2716))
        (PORT clk (2215:2215:2215) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a336\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3047:3047:3047) (2847:2847:2847))
        (PORT clk (2215:2215:2215) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a336\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2247:2247:2247))
        (PORT d[0] (3600:3600:3600) (3397:3397:3397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a336\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a336\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2248:2248:2248))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a336\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a336\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a336\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6471:6471:6471) (6171:6171:6171))
        (PORT d[1] (8181:8181:8181) (8011:8011:8011))
        (PORT d[2] (6404:6404:6404) (6108:6108:6108))
        (PORT d[3] (6718:6718:6718) (6501:6501:6501))
        (PORT d[4] (8765:8765:8765) (8417:8417:8417))
        (PORT d[5] (3955:3955:3955) (3942:3942:3942))
        (PORT d[6] (6718:6718:6718) (6521:6521:6521))
        (PORT d[7] (4838:4838:4838) (4935:4935:4935))
        (PORT d[8] (6912:6912:6912) (6668:6668:6668))
        (PORT d[9] (6883:6883:6883) (6709:6709:6709))
        (PORT d[10] (6785:6785:6785) (6667:6667:6667))
        (PORT d[11] (6701:6701:6701) (6459:6459:6459))
        (PORT d[12] (7491:7491:7491) (7266:7266:7266))
        (PORT clk (2176:2176:2176) (2166:2166:2166))
        (PORT ena (3558:3558:3558) (3363:3363:3363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a336\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2166:2166:2166))
        (PORT d[0] (3558:3558:3558) (3363:3363:3363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a336\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a336\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a336\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a153\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2660:2660:2660) (2734:2734:2734))
        (PORT clk (2257:2257:2257) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a153\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6967:6967:6967) (6877:6877:6877))
        (PORT d[1] (5224:5224:5224) (5134:5134:5134))
        (PORT d[2] (4904:4904:4904) (4906:4906:4906))
        (PORT d[3] (6684:6684:6684) (6664:6664:6664))
        (PORT d[4] (5192:5192:5192) (5175:5175:5175))
        (PORT d[5] (12731:12731:12731) (12105:12105:12105))
        (PORT d[6] (8071:8071:8071) (7871:7871:7871))
        (PORT d[7] (6456:6456:6456) (6355:6355:6355))
        (PORT d[8] (5377:5377:5377) (5253:5253:5253))
        (PORT d[9] (5341:5341:5341) (5189:5189:5189))
        (PORT d[10] (6018:6018:6018) (5570:5570:5570))
        (PORT d[11] (5040:5040:5040) (5031:5031:5031))
        (PORT d[12] (5946:5946:5946) (5829:5829:5829))
        (PORT clk (2254:2254:2254) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a153\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4901:4901:4901) (4644:4644:4644))
        (PORT clk (2254:2254:2254) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a153\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2290:2290:2290))
        (PORT d[0] (5444:5444:5444) (5198:5198:5198))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a153\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a153\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2291:2291:2291))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a153\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a153\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a153\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6718:6718:6718) (6556:6556:6556))
        (PORT d[1] (6543:6543:6543) (6449:6449:6449))
        (PORT d[2] (7844:7844:7844) (7627:7627:7627))
        (PORT d[3] (6757:6757:6757) (6674:6674:6674))
        (PORT d[4] (4299:4299:4299) (4332:4332:4332))
        (PORT d[5] (3584:3584:3584) (3655:3655:3655))
        (PORT d[6] (7327:7327:7327) (6905:6905:6905))
        (PORT d[7] (4809:4809:4809) (4922:4922:4922))
        (PORT d[8] (7592:7592:7592) (7394:7394:7394))
        (PORT d[9] (7630:7630:7630) (7529:7529:7529))
        (PORT d[10] (6954:6954:6954) (6914:6914:6914))
        (PORT d[11] (7390:7390:7390) (7093:7093:7093))
        (PORT d[12] (5729:5729:5729) (5759:5759:5759))
        (PORT clk (2215:2215:2215) (2209:2209:2209))
        (PORT ena (4376:4376:4376) (4338:4338:4338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a153\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2209:2209:2209))
        (PORT d[0] (4376:4376:4376) (4338:4338:4338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a153\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a153\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a153\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a179\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2259:2259:2259) (2302:2302:2302))
        (PORT clk (2250:2250:2250) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a179\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4642:4642:4642) (4410:4410:4410))
        (PORT d[1] (6184:6184:6184) (6054:6054:6054))
        (PORT d[2] (4154:4154:4154) (4128:4128:4128))
        (PORT d[3] (6703:6703:6703) (6644:6644:6644))
        (PORT d[4] (4631:4631:4631) (4554:4554:4554))
        (PORT d[5] (6602:6602:6602) (6517:6517:6517))
        (PORT d[6] (7703:7703:7703) (7460:7460:7460))
        (PORT d[7] (4176:4176:4176) (3953:3953:3953))
        (PORT d[8] (4130:4130:4130) (3900:3900:3900))
        (PORT d[9] (4121:4121:4121) (3893:3893:3893))
        (PORT d[10] (4429:4429:4429) (4204:4204:4204))
        (PORT d[11] (5616:5616:5616) (5692:5692:5692))
        (PORT d[12] (5012:5012:5012) (4766:4766:4766))
        (PORT clk (2247:2247:2247) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a179\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2950:2950:2950) (2901:2901:2901))
        (PORT clk (2247:2247:2247) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a179\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2280:2280:2280))
        (PORT d[0] (3493:3493:3493) (3455:3455:3455))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a179\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a179\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2281:2281:2281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a179\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a179\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a179\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8111:8111:8111) (7962:7962:7962))
        (PORT d[1] (5600:5600:5600) (5503:5503:5503))
        (PORT d[2] (8232:8232:8232) (8016:8016:8016))
        (PORT d[3] (5250:5250:5250) (5094:5094:5094))
        (PORT d[4] (7892:7892:7892) (7585:7585:7585))
        (PORT d[5] (4130:4130:4130) (4190:4190:4190))
        (PORT d[6] (5850:5850:5850) (5635:5635:5635))
        (PORT d[7] (4848:4848:4848) (4970:4970:4970))
        (PORT d[8] (4696:4696:4696) (4609:4609:4609))
        (PORT d[9] (5275:5275:5275) (5215:5215:5215))
        (PORT d[10] (5243:5243:5243) (5134:5134:5134))
        (PORT d[11] (5774:5774:5774) (5568:5568:5568))
        (PORT d[12] (5162:5162:5162) (5054:5054:5054))
        (PORT clk (2208:2208:2208) (2199:2199:2199))
        (PORT ena (4549:4549:4549) (4452:4452:4452))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a179\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2199:2199:2199))
        (PORT d[0] (4549:4549:4549) (4452:4452:4452))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a179\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a179\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a179\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a127\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2501:2501:2501) (2524:2524:2524))
        (PORT clk (2240:2240:2240) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a127\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6624:6624:6624) (6516:6516:6516))
        (PORT d[1] (4876:4876:4876) (4770:4770:4770))
        (PORT d[2] (4551:4551:4551) (4555:4555:4555))
        (PORT d[3] (6311:6311:6311) (6278:6278:6278))
        (PORT d[4] (6213:6213:6213) (6218:6218:6218))
        (PORT d[5] (6704:6704:6704) (6651:6651:6651))
        (PORT d[6] (7775:7775:7775) (7571:7571:7571))
        (PORT d[7] (5948:5948:5948) (5782:5782:5782))
        (PORT d[8] (5857:5857:5857) (5790:5790:5790))
        (PORT d[9] (5618:5618:5618) (5436:5436:5436))
        (PORT d[10] (4879:4879:4879) (4586:4586:4586))
        (PORT d[11] (5185:5185:5185) (5230:5230:5230))
        (PORT d[12] (5750:5750:5750) (5662:5662:5662))
        (PORT clk (2237:2237:2237) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a127\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4061:4061:4061) (3849:3849:3849))
        (PORT clk (2237:2237:2237) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a127\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2274:2274:2274))
        (PORT d[0] (4594:4594:4594) (4405:4405:4405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a127\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a127\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2275:2275:2275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a127\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a127\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a127\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7721:7721:7721) (7557:7557:7557))
        (PORT d[1] (6144:6144:6144) (6022:6022:6022))
        (PORT d[2] (8773:8773:8773) (8524:8524:8524))
        (PORT d[3] (8626:8626:8626) (8498:8498:8498))
        (PORT d[4] (5280:5280:5280) (5290:5290:5290))
        (PORT d[5] (4963:4963:4963) (5020:5020:5020))
        (PORT d[6] (8006:8006:8006) (7882:7882:7882))
        (PORT d[7] (5894:5894:5894) (6011:6011:6011))
        (PORT d[8] (8169:8169:8169) (7921:7921:7921))
        (PORT d[9] (8174:8174:8174) (8004:8004:8004))
        (PORT d[10] (7802:7802:7802) (7789:7789:7789))
        (PORT d[11] (7611:7611:7611) (7261:7261:7261))
        (PORT d[12] (5519:5519:5519) (5507:5507:5507))
        (PORT clk (2198:2198:2198) (2193:2193:2193))
        (PORT ena (4298:4298:4298) (4252:4252:4252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a127\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2193:2193:2193))
        (PORT d[0] (4298:4298:4298) (4252:4252:4252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a127\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a127\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a127\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a205\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2250:2250:2250) (2296:2296:2296))
        (PORT clk (2225:2225:2225) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a205\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5039:5039:5039) (4811:4811:4811))
        (PORT d[1] (3974:3974:3974) (3771:3771:3771))
        (PORT d[2] (4795:4795:4795) (4744:4744:4744))
        (PORT d[3] (6988:6988:6988) (6911:6911:6911))
        (PORT d[4] (5349:5349:5349) (5253:5253:5253))
        (PORT d[5] (7264:7264:7264) (7163:7163:7163))
        (PORT d[6] (7645:7645:7645) (7406:7406:7406))
        (PORT d[7] (4479:4479:4479) (4248:4248:4248))
        (PORT d[8] (4815:4815:4815) (4577:4577:4577))
        (PORT d[9] (4499:4499:4499) (4273:4273:4273))
        (PORT d[10] (4583:4583:4583) (4371:4371:4371))
        (PORT d[11] (5971:5971:5971) (6034:6034:6034))
        (PORT d[12] (5352:5352:5352) (5096:5096:5096))
        (PORT clk (2222:2222:2222) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a205\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4776:4776:4776) (4782:4782:4782))
        (PORT clk (2222:2222:2222) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a205\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2253:2253:2253))
        (PORT d[0] (5319:5319:5319) (5336:5336:5336))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a205\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a205\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2254:2254:2254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a205\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a205\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a205\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5549:5549:5549) (5298:5298:5298))
        (PORT d[1] (4830:4830:4830) (4741:4741:4741))
        (PORT d[2] (4606:4606:4606) (4398:4398:4398))
        (PORT d[3] (4620:4620:4620) (4492:4492:4492))
        (PORT d[4] (5368:5368:5368) (5411:5411:5411))
        (PORT d[5] (5091:5091:5091) (5116:5116:5116))
        (PORT d[6] (4772:4772:4772) (4591:4591:4591))
        (PORT d[7] (4807:4807:4807) (4903:4903:4903))
        (PORT d[8] (4061:4061:4061) (3998:3998:3998))
        (PORT d[9] (4584:4584:4584) (4544:4544:4544))
        (PORT d[10] (4609:4609:4609) (4532:4532:4532))
        (PORT d[11] (5150:5150:5150) (4965:4965:4965))
        (PORT d[12] (4494:4494:4494) (4407:4407:4407))
        (PORT clk (2183:2183:2183) (2172:2172:2172))
        (PORT ena (5216:5216:5216) (5103:5103:5103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a205\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2172:2172:2172))
        (PORT d[0] (5216:5216:5216) (5103:5103:5103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a205\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2173:2173:2173))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a205\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2173:2173:2173))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a205\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2173:2173:2173))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a49\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2462:2462:2462) (2473:2473:2473))
        (PORT clk (2214:2214:2214) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a49\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7285:7285:7285) (7169:7169:7169))
        (PORT d[1] (4840:4840:4840) (4732:4732:4732))
        (PORT d[2] (4589:4589:4589) (4586:4586:4586))
        (PORT d[3] (6683:6683:6683) (6637:6637:6637))
        (PORT d[4] (5485:5485:5485) (5475:5475:5475))
        (PORT d[5] (6975:6975:6975) (6916:6916:6916))
        (PORT d[6] (8086:8086:8086) (7875:7875:7875))
        (PORT d[7] (7106:7106:7106) (6983:6983:6983))
        (PORT d[8] (5867:5867:5867) (5800:5800:5800))
        (PORT d[9] (5946:5946:5946) (5755:5755:5755))
        (PORT d[10] (5569:5569:5569) (5256:5256:5256))
        (PORT d[11] (5863:5863:5863) (5888:5888:5888))
        (PORT d[12] (6985:6985:6985) (6834:6834:6834))
        (PORT clk (2211:2211:2211) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a49\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4429:4429:4429) (4158:4158:4158))
        (PORT clk (2211:2211:2211) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a49\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2241:2241:2241))
        (PORT d[0] (4972:4972:4972) (4712:4712:4712))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a49\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a49\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2242:2242:2242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a49\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a49\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a49\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7799:7799:7799) (7644:7644:7644))
        (PORT d[1] (6541:6541:6541) (6435:6435:6435))
        (PORT d[2] (9374:9374:9374) (9104:9104:9104))
        (PORT d[3] (8979:8979:8979) (8836:8836:8836))
        (PORT d[4] (5043:5043:5043) (5085:5085:5085))
        (PORT d[5] (5305:5305:5305) (5352:5352:5352))
        (PORT d[6] (6853:6853:6853) (6558:6558:6558))
        (PORT d[7] (6250:6250:6250) (6353:6353:6353))
        (PORT d[8] (7628:7628:7628) (7414:7414:7414))
        (PORT d[9] (7018:7018:7018) (6914:6914:6914))
        (PORT d[10] (6462:6462:6462) (6358:6358:6358))
        (PORT d[11] (7156:7156:7156) (6854:6854:6854))
        (PORT d[12] (6183:6183:6183) (6146:6146:6146))
        (PORT clk (2172:2172:2172) (2160:2160:2160))
        (PORT ena (4000:4000:4000) (3965:3965:3965))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a49\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2160:2160:2160))
        (PORT d[0] (4000:4000:4000) (3965:3965:3965))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a49\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a49\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a49\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a75\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2911:2911:2911) (2954:2954:2954))
        (PORT clk (2250:2250:2250) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a75\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7020:7020:7020) (6926:6926:6926))
        (PORT d[1] (5244:5244:5244) (5159:5159:5159))
        (PORT d[2] (5232:5232:5232) (5212:5212:5212))
        (PORT d[3] (6749:6749:6749) (6732:6732:6732))
        (PORT d[4] (5486:5486:5486) (5443:5443:5443))
        (PORT d[5] (12750:12750:12750) (12122:12122:12122))
        (PORT d[6] (8057:8057:8057) (7862:7862:7862))
        (PORT d[7] (6437:6437:6437) (6341:6341:6341))
        (PORT d[8] (5150:5150:5150) (5060:5060:5060))
        (PORT d[9] (5021:5021:5021) (4879:4879:4879))
        (PORT d[10] (6333:6333:6333) (5884:5884:5884))
        (PORT d[11] (5360:5360:5360) (5319:5319:5319))
        (PORT d[12] (6294:6294:6294) (6167:6167:6167))
        (PORT clk (2247:2247:2247) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a75\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4494:4494:4494) (4327:4327:4327))
        (PORT clk (2247:2247:2247) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a75\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2282:2282:2282))
        (PORT d[0] (5009:5009:5009) (4858:4858:4858))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a75\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a75\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2283:2283:2283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a75\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a75\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a75\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6682:6682:6682) (6508:6508:6508))
        (PORT d[1] (6797:6797:6797) (6679:6679:6679))
        (PORT d[2] (7851:7851:7851) (7635:7635:7635))
        (PORT d[3] (6816:6816:6816) (6752:6752:6752))
        (PORT d[4] (4346:4346:4346) (4360:4360:4360))
        (PORT d[5] (3608:3608:3608) (3671:3671:3671))
        (PORT d[6] (7933:7933:7933) (7473:7473:7473))
        (PORT d[7] (4809:4809:4809) (4910:4910:4910))
        (PORT d[8] (7637:7637:7637) (7445:7445:7445))
        (PORT d[9] (7959:7959:7959) (7852:7852:7852))
        (PORT d[10] (6977:6977:6977) (6906:6906:6906))
        (PORT d[11] (7707:7707:7707) (7399:7399:7399))
        (PORT d[12] (6035:6035:6035) (6062:6062:6062))
        (PORT clk (2208:2208:2208) (2201:2201:2201))
        (PORT ena (4360:4360:4360) (4333:4333:4333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a75\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2201:2201:2201))
        (PORT d[0] (4360:4360:4360) (4333:4333:4333))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a75\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a75\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a75\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a23\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2650:2650:2650) (2721:2721:2721))
        (PORT clk (2241:2241:2241) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a23\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7028:7028:7028) (6934:6934:6934))
        (PORT d[1] (5607:5607:5607) (5512:5512:5512))
        (PORT d[2] (4828:4828:4828) (4824:4824:4824))
        (PORT d[3] (6733:6733:6733) (6718:6718:6718))
        (PORT d[4] (5460:5460:5460) (5425:5425:5425))
        (PORT d[5] (12460:12460:12460) (11848:11848:11848))
        (PORT d[6] (8376:8376:8376) (8165:8165:8165))
        (PORT d[7] (6438:6438:6438) (6346:6346:6346))
        (PORT d[8] (5437:5437:5437) (5341:5341:5341))
        (PORT d[9] (4987:4987:4987) (4845:4845:4845))
        (PORT d[10] (6335:6335:6335) (5886:5886:5886))
        (PORT d[11] (5353:5353:5353) (5321:5321:5321))
        (PORT d[12] (6568:6568:6568) (6427:6427:6427))
        (PORT clk (2238:2238:2238) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a23\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5453:5453:5453) (5062:5062:5062))
        (PORT clk (2238:2238:2238) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a23\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2273:2273:2273))
        (PORT d[0] (5996:5996:5996) (5616:5616:5616))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a23\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a23\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2274:2274:2274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a23\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a23\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a23\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6669:6669:6669) (6494:6494:6494))
        (PORT d[1] (6856:6856:6856) (6745:6745:6745))
        (PORT d[2] (7863:7863:7863) (7653:7653:7653))
        (PORT d[3] (7472:7472:7472) (7374:7374:7374))
        (PORT d[4] (4604:4604:4604) (4616:4616:4616))
        (PORT d[5] (3925:3925:3925) (3979:3979:3979))
        (PORT d[6] (7943:7943:7943) (7484:7484:7484))
        (PORT d[7] (5108:5108:5108) (5208:5208:5208))
        (PORT d[8] (7660:7660:7660) (7469:7469:7469))
        (PORT d[9] (8040:8040:8040) (7933:7933:7933))
        (PORT d[10] (7001:7001:7001) (6957:6957:6957))
        (PORT d[11] (8043:8043:8043) (7722:7722:7722))
        (PORT d[12] (6044:6044:6044) (6072:6072:6072))
        (PORT clk (2199:2199:2199) (2192:2192:2192))
        (PORT ena (4331:4331:4331) (4310:4310:4310))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a23\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2192:2192:2192))
        (PORT d[0] (4331:4331:4331) (4310:4310:4310))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a23\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a23\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a23\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a101\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2505:2505:2505) (2525:2525:2525))
        (PORT clk (2233:2233:2233) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a101\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6979:6979:6979) (6869:6869:6869))
        (PORT d[1] (4876:4876:4876) (4776:4776:4776))
        (PORT d[2] (4599:4599:4599) (4595:4595:4595))
        (PORT d[3] (6382:6382:6382) (6346:6346:6346))
        (PORT d[4] (6224:6224:6224) (6228:6228:6228))
        (PORT d[5] (6703:6703:6703) (6650:6650:6650))
        (PORT d[6] (7782:7782:7782) (7579:7579:7579))
        (PORT d[7] (6452:6452:6452) (6362:6362:6362))
        (PORT d[8] (5913:5913:5913) (5844:5844:5844))
        (PORT d[9] (5267:5267:5267) (5102:5102:5102))
        (PORT d[10] (6079:6079:6079) (5719:5719:5719))
        (PORT d[11] (5258:5258:5258) (5303:5303:5303))
        (PORT d[12] (6146:6146:6146) (6046:6046:6046))
        (PORT clk (2230:2230:2230) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a101\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4155:4155:4155) (4048:4048:4048))
        (PORT clk (2230:2230:2230) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a101\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2263:2263:2263))
        (PORT d[0] (4672:4672:4672) (4578:4578:4578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a101\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a101\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2264:2264:2264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a101\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a101\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a101\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7484:7484:7484) (7346:7346:7346))
        (PORT d[1] (6233:6233:6233) (6137:6137:6137))
        (PORT d[2] (8742:8742:8742) (8494:8494:8494))
        (PORT d[3] (8287:8287:8287) (8157:8157:8157))
        (PORT d[4] (5241:5241:5241) (5251:5251:5251))
        (PORT d[5] (4916:4916:4916) (4972:4972:4972))
        (PORT d[6] (8005:8005:8005) (7881:7881:7881))
        (PORT d[7] (5548:5548:5548) (5668:5668:5668))
        (PORT d[8] (8178:8178:8178) (7925:7925:7925))
        (PORT d[9] (7697:7697:7697) (7574:7574:7574))
        (PORT d[10] (7801:7801:7801) (7788:7788:7788))
        (PORT d[11] (6721:6721:6721) (6405:6405:6405))
        (PORT d[12] (7372:7372:7372) (7152:7152:7152))
        (PORT clk (2191:2191:2191) (2182:2182:2182))
        (PORT ena (4322:4322:4322) (4276:4276:4276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a101\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2182:2182:2182))
        (PORT d[0] (4322:4322:4322) (4276:4276:4276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a101\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a101\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a101\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a309\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1815:1815:1815) (1840:1840:1840))
        (PORT clk (2259:2259:2259) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a309\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3653:3653:3653) (3532:3532:3532))
        (PORT d[1] (5847:5847:5847) (5708:5708:5708))
        (PORT d[2] (4941:4941:4941) (4939:4939:4939))
        (PORT d[3] (5442:5442:5442) (5316:5316:5316))
        (PORT d[4] (3545:3545:3545) (3428:3428:3428))
        (PORT d[5] (7272:7272:7272) (7180:7180:7180))
        (PORT d[6] (2941:2941:2941) (2868:2868:2868))
        (PORT d[7] (4823:4823:4823) (4614:4614:4614))
        (PORT d[8] (3355:3355:3355) (3209:3209:3209))
        (PORT d[9] (4918:4918:4918) (4636:4636:4636))
        (PORT d[10] (3477:3477:3477) (3341:3341:3341))
        (PORT d[11] (5662:5662:5662) (5740:5740:5740))
        (PORT d[12] (3655:3655:3655) (3500:3500:3500))
        (PORT clk (2256:2256:2256) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a309\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3758:3758:3758) (3709:3709:3709))
        (PORT clk (2256:2256:2256) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a309\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2289:2289:2289))
        (PORT d[0] (4301:4301:4301) (4263:4263:4263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a309\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a309\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2290:2290:2290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a309\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a309\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a309\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5838:5838:5838) (5559:5559:5559))
        (PORT d[1] (7177:7177:7177) (7038:7038:7038))
        (PORT d[2] (5674:5674:5674) (5389:5389:5389))
        (PORT d[3] (7528:7528:7528) (7394:7394:7394))
        (PORT d[4] (7567:7567:7567) (7264:7264:7264))
        (PORT d[5] (4306:4306:4306) (4290:4290:4290))
        (PORT d[6] (7302:7302:7302) (7001:7001:7001))
        (PORT d[7] (4780:4780:4780) (4900:4900:4900))
        (PORT d[8] (6285:6285:6285) (6062:6062:6062))
        (PORT d[9] (8102:8102:8102) (8009:8009:8009))
        (PORT d[10] (7285:7285:7285) (7128:7128:7128))
        (PORT d[11] (6045:6045:6045) (5819:5819:5819))
        (PORT d[12] (6183:6183:6183) (5987:5987:5987))
        (PORT clk (2217:2217:2217) (2208:2208:2208))
        (PORT ena (4499:4499:4499) (4391:4391:4391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a309\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2208:2208:2208))
        (PORT d[0] (4499:4499:4499) (4391:4391:4391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a309\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a309\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a309\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a283\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1924:1924:1924) (1964:1964:1964))
        (PORT clk (2202:2202:2202) (2231:2231:2231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a283\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5362:5362:5362) (5114:5114:5114))
        (PORT d[1] (3656:3656:3656) (3470:3470:3470))
        (PORT d[2] (4073:4073:4073) (4017:4017:4017))
        (PORT d[3] (4926:4926:4926) (4717:4717:4717))
        (PORT d[4] (5315:5315:5315) (5213:5213:5213))
        (PORT d[5] (7579:7579:7579) (7461:7461:7461))
        (PORT d[6] (7957:7957:7957) (7702:7702:7702))
        (PORT d[7] (4471:4471:4471) (4242:4242:4242))
        (PORT d[8] (5131:5131:5131) (4884:4884:4884))
        (PORT d[9] (4860:4860:4860) (4633:4633:4633))
        (PORT d[10] (4872:4872:4872) (4650:4650:4650))
        (PORT d[11] (6325:6325:6325) (6386:6386:6386))
        (PORT d[12] (5709:5709:5709) (5448:5448:5448))
        (PORT clk (2199:2199:2199) (2227:2227:2227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a283\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4153:4153:4153) (3813:3813:3813))
        (PORT clk (2199:2199:2199) (2227:2227:2227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a283\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2231:2231:2231))
        (PORT d[0] (4696:4696:4696) (4367:4367:4367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a283\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a283\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2232:2232:2232))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a283\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a283\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a283\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5886:5886:5886) (5624:5624:5624))
        (PORT d[1] (4525:4525:4525) (4445:4445:4445))
        (PORT d[2] (4955:4955:4955) (4735:4735:4735))
        (PORT d[3] (4965:4965:4965) (4828:4828:4828))
        (PORT d[4] (8908:8908:8908) (8574:8574:8574))
        (PORT d[5] (5084:5084:5084) (5110:5110:5110))
        (PORT d[6] (4563:4563:4563) (4398:4398:4398))
        (PORT d[7] (4504:4504:4504) (4605:4605:4605))
        (PORT d[8] (4077:4077:4077) (3999:3999:3999))
        (PORT d[9] (4277:4277:4277) (4242:4242:4242))
        (PORT d[10] (4269:4269:4269) (4201:4201:4201))
        (PORT d[11] (4465:4465:4465) (4301:4301:4301))
        (PORT d[12] (4167:4167:4167) (4085:4085:4085))
        (PORT clk (2160:2160:2160) (2150:2150:2150))
        (PORT ena (5529:5529:5529) (5399:5399:5399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a283\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2150:2150:2150))
        (PORT d[0] (5529:5529:5529) (5399:5399:5399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a283\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2151:2151:2151))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a283\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2151:2151:2151))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a283\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2151:2151:2151))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a257\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2206:2206:2206) (2253:2253:2253))
        (PORT clk (2246:2246:2246) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a257\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4627:4627:4627) (4393:4393:4393))
        (PORT d[1] (4305:4305:4305) (4084:4084:4084))
        (PORT d[2] (4478:4478:4478) (4443:4443:4443))
        (PORT d[3] (6624:6624:6624) (6555:6555:6555))
        (PORT d[4] (4956:4956:4956) (4868:4868:4868))
        (PORT d[5] (6923:6923:6923) (6826:6826:6826))
        (PORT d[6] (7641:7641:7641) (7390:7390:7390))
        (PORT d[7] (4134:4134:4134) (3914:3914:3914))
        (PORT d[8] (4469:4469:4469) (4239:4239:4239))
        (PORT d[9] (4171:4171:4171) (3950:3950:3950))
        (PORT d[10] (4254:4254:4254) (4052:4052:4052))
        (PORT d[11] (5642:5642:5642) (5720:5720:5720))
        (PORT d[12] (5028:5028:5028) (4784:4784:4784))
        (PORT clk (2243:2243:2243) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a257\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4815:4815:4815) (4702:4702:4702))
        (PORT clk (2243:2243:2243) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a257\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2279:2279:2279))
        (PORT d[0] (5358:5358:5358) (5256:5256:5256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a257\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a257\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2280:2280:2280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a257\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a257\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a257\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5185:5185:5185) (4940:4940:4940))
        (PORT d[1] (5174:5174:5174) (5074:5074:5074))
        (PORT d[2] (8562:8562:8562) (8331:8331:8331))
        (PORT d[3] (5004:5004:5004) (4876:4876:4876))
        (PORT d[4] (8261:8261:8261) (7943:7943:7943))
        (PORT d[5] (4779:4779:4779) (4818:4818:4818))
        (PORT d[6] (5454:5454:5454) (5248:5248:5248))
        (PORT d[7] (4864:4864:4864) (4984:4984:4984))
        (PORT d[8] (4378:4378:4378) (4302:4302:4302))
        (PORT d[9] (4953:4953:4953) (4903:4903:4903))
        (PORT d[10] (4882:4882:4882) (4792:4792:4792))
        (PORT d[11] (5109:5109:5109) (4919:4919:4919))
        (PORT d[12] (4835:4835:4835) (4739:4739:4739))
        (PORT clk (2204:2204:2204) (2198:2198:2198))
        (PORT ena (4888:4888:4888) (4786:4786:4786))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a257\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2198:2198:2198))
        (PORT d[0] (4888:4888:4888) (4786:4786:4786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a257\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a257\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a257\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a231\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2319:2319:2319) (2380:2380:2380))
        (PORT clk (2214:2214:2214) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a231\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7950:7950:7950) (7814:7814:7814))
        (PORT d[1] (4480:4480:4480) (4347:4347:4347))
        (PORT d[2] (4487:4487:4487) (4455:4455:4455))
        (PORT d[3] (7420:7420:7420) (7362:7362:7362))
        (PORT d[4] (4405:4405:4405) (4365:4365:4365))
        (PORT d[5] (6017:6017:6017) (5953:5953:5953))
        (PORT d[6] (2772:2772:2772) (2811:2811:2811))
        (PORT d[7] (7757:7757:7757) (7606:7606:7606))
        (PORT d[8] (4400:4400:4400) (4281:4281:4281))
        (PORT d[9] (5306:5306:5306) (5136:5136:5136))
        (PORT d[10] (6272:6272:6272) (5953:5953:5953))
        (PORT d[11] (4422:4422:4422) (4421:4421:4421))
        (PORT d[12] (5853:5853:5853) (5697:5697:5697))
        (PORT clk (2211:2211:2211) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a231\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4884:4884:4884) (4771:4771:4771))
        (PORT clk (2211:2211:2211) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a231\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2241:2241:2241))
        (PORT d[0] (5427:5427:5427) (5325:5325:5325))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a231\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a231\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2242:2242:2242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a231\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a231\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a231\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6283:6283:6283) (6077:6077:6077))
        (PORT d[1] (7188:7188:7188) (7065:7065:7065))
        (PORT d[2] (7741:7741:7741) (7480:7480:7480))
        (PORT d[3] (6408:6408:6408) (6312:6312:6312))
        (PORT d[4] (5724:5724:5724) (5748:5748:5748))
        (PORT d[5] (5963:5963:5963) (5988:5988:5988))
        (PORT d[6] (7514:7514:7514) (7200:7200:7200))
        (PORT d[7] (5730:5730:5730) (5794:5794:5794))
        (PORT d[8] (8244:8244:8244) (8006:8006:8006))
        (PORT d[9] (7372:7372:7372) (7254:7254:7254))
        (PORT d[10] (6552:6552:6552) (6460:6460:6460))
        (PORT d[11] (7855:7855:7855) (7543:7543:7543))
        (PORT d[12] (7142:7142:7142) (7068:7068:7068))
        (PORT clk (2172:2172:2172) (2160:2160:2160))
        (PORT ena (4652:4652:4652) (4597:4597:4597))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a231\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2160:2160:2160))
        (PORT d[0] (4652:4652:4652) (4597:4597:4597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a231\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a231\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a231\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a413\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1434:1434:1434) (1444:1444:1444))
        (PORT clk (2255:2255:2255) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a413\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1945:1945:1945) (1874:1874:1874))
        (PORT d[1] (4712:4712:4712) (4561:4561:4561))
        (PORT d[2] (1966:1966:1966) (1893:1893:1893))
        (PORT d[3] (3205:3205:3205) (3080:3080:3080))
        (PORT d[4] (2253:2253:2253) (2171:2171:2171))
        (PORT d[5] (1964:1964:1964) (1869:1869:1869))
        (PORT d[6] (1874:1874:1874) (1800:1800:1800))
        (PORT d[7] (2448:2448:2448) (2346:2346:2346))
        (PORT d[8] (2256:2256:2256) (2198:2198:2198))
        (PORT d[9] (5522:5522:5522) (5261:5261:5261))
        (PORT d[10] (1871:1871:1871) (1798:1798:1798))
        (PORT d[11] (3047:3047:3047) (3047:3047:3047))
        (PORT d[12] (1875:1875:1875) (1807:1807:1807))
        (PORT clk (2252:2252:2252) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a413\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2646:2646:2646) (2596:2596:2596))
        (PORT clk (2252:2252:2252) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a413\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2288:2288:2288))
        (PORT d[0] (3189:3189:3189) (3150:3150:3150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a413\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a413\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2289:2289:2289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a413\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a413\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a413\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5924:5924:5924) (5715:5715:5715))
        (PORT d[1] (8525:8525:8525) (8346:8346:8346))
        (PORT d[2] (6734:6734:6734) (6423:6423:6423))
        (PORT d[3] (6363:6363:6363) (6153:6153:6153))
        (PORT d[4] (9120:9120:9120) (8761:8761:8761))
        (PORT d[5] (4331:4331:4331) (4314:4314:4314))
        (PORT d[6] (6330:6330:6330) (6086:6086:6086))
        (PORT d[7] (4419:4419:4419) (4519:4519:4519))
        (PORT d[8] (7295:7295:7295) (7052:7052:7052))
        (PORT d[9] (7244:7244:7244) (7056:7056:7056))
        (PORT d[10] (7126:7126:7126) (6996:6996:6996))
        (PORT d[11] (6975:6975:6975) (6721:6721:6721))
        (PORT d[12] (7853:7853:7853) (7619:7619:7619))
        (PORT clk (2213:2213:2213) (2207:2207:2207))
        (PORT ena (2916:2916:2916) (2745:2745:2745))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a413\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2207:2207:2207))
        (PORT d[0] (2916:2916:2916) (2745:2745:2745))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a413\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a413\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a413\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a361\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1913:1913:1913) (1953:1953:1953))
        (PORT clk (2225:2225:2225) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a361\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5679:5679:5679) (5419:5419:5419))
        (PORT d[1] (3305:3305:3305) (3110:3110:3110))
        (PORT d[2] (3834:3834:3834) (3794:3794:3794))
        (PORT d[3] (4932:4932:4932) (4733:4733:4733))
        (PORT d[4] (5652:5652:5652) (5542:5542:5542))
        (PORT d[5] (7888:7888:7888) (7756:7756:7756))
        (PORT d[6] (7012:7012:7012) (6761:6761:6761))
        (PORT d[7] (4853:4853:4853) (4616:4616:4616))
        (PORT d[8] (5455:5455:5455) (5200:5200:5200))
        (PORT d[9] (5181:5181:5181) (4938:4938:4938))
        (PORT d[10] (5195:5195:5195) (4962:4962:4962))
        (PORT d[11] (5964:5964:5964) (6044:6044:6044))
        (PORT d[12] (6047:6047:6047) (5779:5779:5779))
        (PORT clk (2222:2222:2222) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a361\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5257:5257:5257) (5309:5309:5309))
        (PORT clk (2222:2222:2222) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a361\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2253:2253:2253))
        (PORT d[0] (5845:5845:5845) (5905:5905:5905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a361\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a361\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2254:2254:2254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a361\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a361\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a361\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6180:6180:6180) (5907:5907:5907))
        (PORT d[1] (4167:4167:4167) (4099:4099:4099))
        (PORT d[2] (4346:4346:4346) (4144:4144:4144))
        (PORT d[3] (3993:3993:3993) (3888:3888:3888))
        (PORT d[4] (8933:8933:8933) (8601:8601:8601))
        (PORT d[5] (5420:5420:5420) (5437:5437:5437))
        (PORT d[6] (4156:4156:4156) (4002:4002:4002))
        (PORT d[7] (4495:4495:4495) (4599:4599:4599))
        (PORT d[8] (3768:3768:3768) (3711:3711:3711))
        (PORT d[9] (3931:3931:3931) (3904:3904:3904))
        (PORT d[10] (4204:4204:4204) (4133:4133:4133))
        (PORT d[11] (4463:4463:4463) (4301:4301:4301))
        (PORT d[12] (3832:3832:3832) (3773:3773:3773))
        (PORT clk (2183:2183:2183) (2172:2172:2172))
        (PORT ena (5848:5848:5848) (5710:5710:5710))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a361\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2172:2172:2172))
        (PORT d[0] (5848:5848:5848) (5710:5710:5710))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a361\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2173:2173:2173))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a361\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2173:2173:2173))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a361\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2173:2173:2173))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a387\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2280:2280:2280) (2342:2342:2342))
        (PORT clk (2207:2207:2207) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a387\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7975:7975:7975) (7838:7838:7838))
        (PORT d[1] (4729:4729:4729) (4588:4588:4588))
        (PORT d[2] (4225:4225:4225) (4210:4210:4210))
        (PORT d[3] (7411:7411:7411) (7354:7354:7354))
        (PORT d[4] (7282:7282:7282) (7260:7260:7260))
        (PORT d[5] (6991:6991:6991) (6933:6933:6933))
        (PORT d[6] (2896:2896:2896) (2939:2939:2939))
        (PORT d[7] (7745:7745:7745) (7595:7595:7595))
        (PORT d[8] (4407:4407:4407) (4290:4290:4290))
        (PORT d[9] (4988:4988:4988) (4823:4823:4823))
        (PORT d[10] (6271:6271:6271) (5951:5951:5951))
        (PORT d[11] (4418:4418:4418) (4423:4423:4423))
        (PORT d[12] (7715:7715:7715) (7545:7545:7545))
        (PORT clk (2204:2204:2204) (2232:2232:2232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a387\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4178:4178:4178) (4151:4151:4151))
        (PORT clk (2204:2204:2204) (2232:2232:2232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a387\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2236:2236:2236))
        (PORT d[0] (4721:4721:4721) (4705:4705:4705))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a387\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a387\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2237:2237:2237))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a387\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a387\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a387\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6278:6278:6278) (6072:6072:6072))
        (PORT d[1] (7184:7184:7184) (7053:7053:7053))
        (PORT d[2] (7453:7453:7453) (7207:7207:7207))
        (PORT d[3] (6410:6410:6410) (6292:6292:6292))
        (PORT d[4] (5734:5734:5734) (5755:5755:5755))
        (PORT d[5] (4342:4342:4342) (4451:4451:4451))
        (PORT d[6] (7499:7499:7499) (7185:7185:7185))
        (PORT d[7] (5450:5450:5450) (5541:5541:5541))
        (PORT d[8] (8227:8227:8227) (7991:7991:7991))
        (PORT d[9] (7358:7358:7358) (7238:7238:7238))
        (PORT d[10] (6270:6270:6270) (6190:6190:6190))
        (PORT d[11] (7793:7793:7793) (7462:7462:7462))
        (PORT d[12] (6827:6827:6827) (6767:6767:6767))
        (PORT clk (2165:2165:2165) (2155:2155:2155))
        (PORT ena (4651:4651:4651) (4596:4596:4596))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a387\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2155:2155:2155))
        (PORT d[0] (4651:4651:4651) (4596:4596:4596))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a387\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2156:2156:2156))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a387\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2156:2156:2156))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a387\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2156:2156:2156))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a335\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2568:2568:2568) (2613:2613:2613))
        (PORT clk (2223:2223:2223) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a335\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7366:7366:7366) (7299:7299:7299))
        (PORT d[1] (6172:6172:6172) (6032:6032:6032))
        (PORT d[2] (5585:5585:5585) (5569:5569:5569))
        (PORT d[3] (7722:7722:7722) (7671:7671:7671))
        (PORT d[4] (5783:5783:5783) (5737:5737:5737))
        (PORT d[5] (11719:11719:11719) (11120:11120:11120))
        (PORT d[6] (9404:9404:9404) (9163:9163:9163))
        (PORT d[7] (6482:6482:6482) (6398:6398:6398))
        (PORT d[8] (5469:5469:5469) (5372:5372:5372))
        (PORT d[9] (5329:5329:5329) (5180:5180:5180))
        (PORT d[10] (7338:7338:7338) (6867:6867:6867))
        (PORT d[11] (6319:6319:6319) (6244:6244:6244))
        (PORT d[12] (7225:7225:7225) (7065:7065:7065))
        (PORT clk (2220:2220:2220) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a335\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6449:6449:6449) (6196:6196:6196))
        (PORT clk (2220:2220:2220) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a335\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2252:2252:2252))
        (PORT d[0] (6992:6992:6992) (6750:6750:6750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a335\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a335\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2253:2253:2253))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a335\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a335\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a335\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7389:7389:7389) (7215:7215:7215))
        (PORT d[1] (7908:7908:7908) (7772:7772:7772))
        (PORT d[2] (8502:8502:8502) (8270:8270:8270))
        (PORT d[3] (8156:8156:8156) (8051:8051:8051))
        (PORT d[4] (4928:4928:4928) (4932:4932:4932))
        (PORT d[5] (4637:4637:4637) (4678:4678:4678))
        (PORT d[6] (8985:8985:8985) (8494:8494:8494))
        (PORT d[7] (4481:4481:4481) (4568:4568:4568))
        (PORT d[8] (8321:8321:8321) (8111:8111:8111))
        (PORT d[9] (8708:8708:8708) (8588:8588:8588))
        (PORT d[10] (6980:6980:6980) (6916:6916:6916))
        (PORT d[11] (8729:8729:8729) (8390:8390:8390))
        (PORT d[12] (6940:6940:6940) (6929:6929:6929))
        (PORT clk (2181:2181:2181) (2171:2171:2171))
        (PORT ena (5028:5028:5028) (4985:4985:4985))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a335\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2171:2171:2171))
        (PORT d[0] (5028:5028:5028) (4985:4985:4985))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a335\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a335\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a335\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a152\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2159:2159:2159) (2188:2188:2188))
        (PORT clk (2232:2232:2232) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a152\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7855:7855:7855) (7738:7738:7738))
        (PORT d[1] (4104:4104:4104) (4043:4043:4043))
        (PORT d[2] (6431:6431:6431) (6326:6326:6326))
        (PORT d[3] (6978:6978:6978) (6898:6898:6898))
        (PORT d[4] (6303:6303:6303) (6123:6123:6123))
        (PORT d[5] (5800:5800:5800) (5671:5671:5671))
        (PORT d[6] (7376:7376:7376) (7094:7094:7094))
        (PORT d[7] (5794:5794:5794) (5560:5560:5560))
        (PORT d[8] (3138:3138:3138) (3174:3174:3174))
        (PORT d[9] (6542:6542:6542) (6316:6316:6316))
        (PORT d[10] (7076:7076:7076) (7021:7021:7021))
        (PORT d[11] (6056:6056:6056) (5846:5846:5846))
        (PORT d[12] (7022:7022:7022) (6835:6835:6835))
        (PORT clk (2229:2229:2229) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a152\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4850:4850:4850) (4704:4704:4704))
        (PORT clk (2229:2229:2229) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a152\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2263:2263:2263))
        (PORT d[0] (5393:5393:5393) (5258:5258:5258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a152\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a152\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2264:2264:2264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a152\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a152\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a152\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10334:10334:10334) (10013:10013:10013))
        (PORT d[1] (4427:4427:4427) (4333:4333:4333))
        (PORT d[2] (10040:10040:10040) (9696:9696:9696))
        (PORT d[3] (11003:11003:11003) (10718:10718:10718))
        (PORT d[4] (11355:11355:11355) (10895:10895:10895))
        (PORT d[5] (2816:2816:2816) (2848:2848:2848))
        (PORT d[6] (9808:9808:9808) (9540:9540:9540))
        (PORT d[7] (3529:3529:3529) (3377:3377:3377))
        (PORT d[8] (12303:12303:12303) (12027:12027:12027))
        (PORT d[9] (3749:3749:3749) (3751:3751:3751))
        (PORT d[10] (11489:11489:11489) (11262:11262:11262))
        (PORT d[11] (5347:5347:5347) (5300:5300:5300))
        (PORT d[12] (3827:3827:3827) (3767:3767:3767))
        (PORT clk (2190:2190:2190) (2182:2182:2182))
        (PORT ena (5964:5964:5964) (5800:5800:5800))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a152\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2182:2182:2182))
        (PORT d[0] (5964:5964:5964) (5800:5800:5800))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a152\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a152\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a152\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a178\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2135:2135:2135) (2152:2152:2152))
        (PORT clk (2249:2249:2249) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a178\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8001:8001:8001) (7908:7908:7908))
        (PORT d[1] (4450:4450:4450) (4369:4369:4369))
        (PORT d[2] (7157:7157:7157) (7041:7041:7041))
        (PORT d[3] (7332:7332:7332) (7241:7241:7241))
        (PORT d[4] (6614:6614:6614) (6420:6420:6420))
        (PORT d[5] (5810:5810:5810) (5683:5683:5683))
        (PORT d[6] (7713:7713:7713) (7421:7421:7421))
        (PORT d[7] (5850:5850:5850) (5617:5617:5617))
        (PORT d[8] (3427:3427:3427) (3452:3452:3452))
        (PORT d[9] (6872:6872:6872) (6632:6632:6632))
        (PORT d[10] (7404:7404:7404) (7340:7340:7340))
        (PORT d[11] (6038:6038:6038) (5837:5837:5837))
        (PORT d[12] (6983:6983:6983) (6797:6797:6797))
        (PORT clk (2246:2246:2246) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a178\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2593:2593:2593) (2495:2495:2495))
        (PORT clk (2246:2246:2246) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a178\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2279:2279:2279))
        (PORT d[0] (3153:3153:3153) (3077:3077:3077))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a178\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a178\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2280:2280:2280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a178\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a178\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a178\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9976:9976:9976) (9658:9658:9658))
        (PORT d[1] (4472:4472:4472) (4374:4374:4374))
        (PORT d[2] (9694:9694:9694) (9363:9363:9363))
        (PORT d[3] (10677:10677:10677) (10401:10401:10401))
        (PORT d[4] (11039:11039:11039) (10596:10596:10596))
        (PORT d[5] (2762:2762:2762) (2793:2793:2793))
        (PORT d[6] (9492:9492:9492) (9241:9241:9241))
        (PORT d[7] (5180:5180:5180) (5010:5010:5010))
        (PORT d[8] (3907:3907:3907) (3869:3869:3869))
        (PORT d[9] (3695:3695:3695) (3694:3694:3694))
        (PORT d[10] (11110:11110:11110) (10897:10897:10897))
        (PORT d[11] (5047:5047:5047) (5009:5009:5009))
        (PORT d[12] (4174:4174:4174) (4093:4093:4093))
        (PORT clk (2207:2207:2207) (2198:2198:2198))
        (PORT ena (6292:6292:6292) (6117:6117:6117))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a178\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2198:2198:2198))
        (PORT d[0] (6292:6292:6292) (6117:6117:6117))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a178\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a178\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a178\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a126\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2503:2503:2503) (2517:2517:2517))
        (PORT clk (2201:2201:2201) (2230:2230:2230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a126\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7684:7684:7684) (7591:7591:7591))
        (PORT d[1] (3798:3798:3798) (3750:3750:3750))
        (PORT d[2] (6128:6128:6128) (6038:6038:6038))
        (PORT d[3] (6634:6634:6634) (6561:6561:6561))
        (PORT d[4] (5988:5988:5988) (5818:5818:5818))
        (PORT d[5] (5464:5464:5464) (5344:5344:5344))
        (PORT d[6] (7046:7046:7046) (6774:6774:6774))
        (PORT d[7] (5459:5459:5459) (5234:5234:5234))
        (PORT d[8] (3088:3088:3088) (3118:3118:3118))
        (PORT d[9] (6232:6232:6232) (6013:6013:6013))
        (PORT d[10] (6739:6739:6739) (6694:6694:6694))
        (PORT d[11] (5725:5725:5725) (5524:5524:5524))
        (PORT d[12] (6697:6697:6697) (6523:6523:6523))
        (PORT clk (2198:2198:2198) (2226:2226:2226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a126\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5007:5007:5007) (4899:4899:4899))
        (PORT clk (2198:2198:2198) (2226:2226:2226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a126\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2230:2230:2230))
        (PORT d[0] (5550:5550:5550) (5453:5453:5453))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a126\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a126\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2231:2231:2231))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a126\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a126\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a126\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3758:3758:3758) (3732:3732:3732))
        (PORT d[1] (3815:3815:3815) (3748:3748:3748))
        (PORT d[2] (3225:3225:3225) (3280:3280:3280))
        (PORT d[3] (11332:11332:11332) (11030:11030:11030))
        (PORT d[4] (5147:5147:5147) (4823:4823:4823))
        (PORT d[5] (2347:2347:2347) (2350:2350:2350))
        (PORT d[6] (4167:4167:4167) (3982:3982:3982))
        (PORT d[7] (3796:3796:3796) (3630:3630:3630))
        (PORT d[8] (4222:4222:4222) (4154:4154:4154))
        (PORT d[9] (4075:4075:4075) (4063:4063:4063))
        (PORT d[10] (11471:11471:11471) (11250:11250:11250))
        (PORT d[11] (5648:5648:5648) (5582:5582:5582))
        (PORT d[12] (4444:4444:4444) (4357:4357:4357))
        (PORT clk (2159:2159:2159) (2149:2149:2149))
        (PORT ena (5626:5626:5626) (5465:5465:5465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a126\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2149:2149:2149))
        (PORT d[0] (5626:5626:5626) (5465:5465:5465))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a126\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2150:2150:2150))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a126\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2150:2150:2150))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a126\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2150:2150:2150))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a204\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2535:2535:2535) (2549:2549:2549))
        (PORT clk (2210:2210:2210) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a204\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7652:7652:7652) (7560:7560:7560))
        (PORT d[1] (5212:5212:5212) (5149:5149:5149))
        (PORT d[2] (6478:6478:6478) (6380:6380:6380))
        (PORT d[3] (6653:6653:6653) (6568:6568:6568))
        (PORT d[4] (5990:5990:5990) (5820:5820:5820))
        (PORT d[5] (5203:5203:5203) (5090:5090:5090))
        (PORT d[6] (7000:7000:7000) (6729:6729:6729))
        (PORT d[7] (5128:5128:5128) (4911:4911:4911))
        (PORT d[8] (3714:3714:3714) (3716:3716:3716))
        (PORT d[9] (6219:6219:6219) (5992:5992:5992))
        (PORT d[10] (6739:6739:6739) (6693:6693:6693))
        (PORT d[11] (5130:5130:5130) (4971:4971:4971))
        (PORT d[12] (6325:6325:6325) (6159:6159:6159))
        (PORT clk (2207:2207:2207) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a204\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3531:3531:3531) (3440:3440:3440))
        (PORT clk (2207:2207:2207) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a204\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2238:2238:2238))
        (PORT d[0] (4075:4075:4075) (3994:3994:3994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a204\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a204\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2239:2239:2239))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a204\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a204\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a204\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3757:3757:3757) (3732:3732:3732))
        (PORT d[1] (4463:4463:4463) (4368:4368:4368))
        (PORT d[2] (10373:10373:10373) (10019:10019:10019))
        (PORT d[3] (11046:11046:11046) (10769:10769:10769))
        (PORT d[4] (4877:4877:4877) (4569:4569:4569))
        (PORT d[5] (2383:2383:2383) (2388:2388:2388))
        (PORT d[6] (4168:4168:4168) (3983:3983:3983))
        (PORT d[7] (4086:4086:4086) (3904:3904:3904))
        (PORT d[8] (4210:4210:4210) (4139:4139:4139))
        (PORT d[9] (4048:4048:4048) (4039:4039:4039))
        (PORT d[10] (11780:11780:11780) (11546:11546:11546))
        (PORT d[11] (4975:4975:4975) (4942:4942:4942))
        (PORT d[12] (4456:4456:4456) (4369:4369:4369))
        (PORT clk (2168:2168:2168) (2157:2157:2157))
        (PORT ena (5624:5624:5624) (5463:5463:5463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a204\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2157:2157:2157))
        (PORT d[0] (5624:5624:5624) (5463:5463:5463))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a204\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a204\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a204\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a48\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1820:1820:1820) (1831:1831:1831))
        (PORT clk (2234:2234:2234) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a48\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6190:6190:6190) (6035:6035:6035))
        (PORT d[1] (5007:5007:5007) (4828:4828:4828))
        (PORT d[2] (4345:4345:4345) (4253:4253:4253))
        (PORT d[3] (5327:5327:5327) (5137:5137:5137))
        (PORT d[4] (4891:4891:4891) (4772:4772:4772))
        (PORT d[5] (1906:1906:1906) (1820:1820:1820))
        (PORT d[6] (7804:7804:7804) (7605:7605:7605))
        (PORT d[7] (2444:2444:2444) (2390:2390:2390))
        (PORT d[8] (2269:2269:2269) (2212:2212:2212))
        (PORT d[9] (5504:5504:5504) (5292:5292:5292))
        (PORT d[10] (2602:2602:2602) (2499:2499:2499))
        (PORT d[11] (2403:2403:2403) (2297:2297:2297))
        (PORT d[12] (1727:1727:1727) (1686:1686:1686))
        (PORT clk (2231:2231:2231) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a48\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2275:2275:2275) (2123:2123:2123))
        (PORT clk (2231:2231:2231) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a48\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2266:2266:2266))
        (PORT d[0] (2818:2818:2818) (2677:2677:2677))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a48\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a48\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2267:2267:2267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a48\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a48\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a48\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8523:8523:8523) (8188:8188:8188))
        (PORT d[1] (5628:5628:5628) (5593:5593:5593))
        (PORT d[2] (6971:6971:6971) (6669:6669:6669))
        (PORT d[3] (7338:7338:7338) (7124:7124:7124))
        (PORT d[4] (6509:6509:6509) (6193:6193:6193))
        (PORT d[5] (5147:5147:5147) (5177:5177:5177))
        (PORT d[6] (5957:5957:5957) (5796:5796:5796))
        (PORT d[7] (4747:4747:4747) (4830:4830:4830))
        (PORT d[8] (8382:8382:8382) (8201:8201:8201))
        (PORT d[9] (7641:7641:7641) (7512:7512:7512))
        (PORT d[10] (6506:6506:6506) (6404:6404:6404))
        (PORT d[11] (7410:7410:7410) (7176:7176:7176))
        (PORT d[12] (7174:7174:7174) (6996:6996:6996))
        (PORT clk (2192:2192:2192) (2185:2185:2185))
        (PORT ena (2152:2152:2152) (2047:2047:2047))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a48\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2185:2185:2185))
        (PORT d[0] (2152:2152:2152) (2047:2047:2047))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a48\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a48\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a48\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a74\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2182:2182:2182) (2196:2196:2196))
        (PORT clk (2212:2212:2212) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a74\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6240:6240:6240) (6105:6105:6105))
        (PORT d[1] (6287:6287:6287) (6111:6111:6111))
        (PORT d[2] (5488:5488:5488) (5461:5461:5461))
        (PORT d[3] (6931:6931:6931) (6819:6819:6819))
        (PORT d[4] (4679:4679:4679) (4612:4612:4612))
        (PORT d[5] (6315:6315:6315) (6231:6231:6231))
        (PORT d[6] (2789:2789:2789) (2788:2788:2788))
        (PORT d[7] (5924:5924:5924) (5717:5717:5717))
        (PORT d[8] (5082:5082:5082) (4957:4957:4957))
        (PORT d[9] (4967:4967:4967) (4821:4821:4821))
        (PORT d[10] (8260:8260:8260) (8284:8284:8284))
        (PORT d[11] (3370:3370:3370) (3367:3367:3367))
        (PORT d[12] (6136:6136:6136) (5915:5915:5915))
        (PORT clk (2209:2209:2209) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a74\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3502:3502:3502) (3399:3399:3399))
        (PORT clk (2209:2209:2209) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a74\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2244:2244:2244))
        (PORT d[0] (4070:4070:4070) (3975:3975:3975))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a74\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a74\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2245:2245:2245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a74\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a74\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a74\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7277:7277:7277) (7029:7029:7029))
        (PORT d[1] (7252:7252:7252) (7153:7153:7153))
        (PORT d[2] (7659:7659:7659) (7363:7363:7363))
        (PORT d[3] (8341:8341:8341) (8139:8139:8139))
        (PORT d[4] (8660:8660:8660) (8281:8281:8281))
        (PORT d[5] (3239:3239:3239) (3299:3299:3299))
        (PORT d[6] (7147:7147:7147) (6971:6971:6971))
        (PORT d[7] (4210:4210:4210) (4097:4097:4097))
        (PORT d[8] (8466:8466:8466) (8306:8306:8306))
        (PORT d[9] (7762:7762:7762) (7705:7705:7705))
        (PORT d[10] (8507:8507:8507) (8375:8375:8375))
        (PORT d[11] (7588:7588:7588) (7344:7344:7344))
        (PORT d[12] (7305:7305:7305) (7148:7148:7148))
        (PORT clk (2170:2170:2170) (2163:2163:2163))
        (PORT ena (5311:5311:5311) (5187:5187:5187))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a74\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2163:2163:2163))
        (PORT d[0] (5311:5311:5311) (5187:5187:5187))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a74\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a74\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a74\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a22\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1949:1949:1949) (1900:1900:1900))
        (PORT clk (2233:2233:2233) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a22\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2970:2970:2970) (2867:2867:2867))
        (PORT d[1] (7105:7105:7105) (6920:6920:6920))
        (PORT d[2] (2307:2307:2307) (2223:2223:2223))
        (PORT d[3] (2900:2900:2900) (2794:2794:2794))
        (PORT d[4] (2269:2269:2269) (2190:2190:2190))
        (PORT d[5] (2283:2283:2283) (2180:2180:2180))
        (PORT d[6] (2227:2227:2227) (2145:2145:2145))
        (PORT d[7] (2131:2131:2131) (2039:2039:2039))
        (PORT d[8] (2643:2643:2643) (2584:2584:2584))
        (PORT d[9] (5200:5200:5200) (4954:4954:4954))
        (PORT d[10] (2484:2484:2484) (2387:2387:2387))
        (PORT d[11] (3797:3797:3797) (3798:3798:3798))
        (PORT d[12] (2823:2823:2823) (2718:2718:2718))
        (PORT clk (2230:2230:2230) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a22\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2355:2355:2355) (2168:2168:2168))
        (PORT clk (2230:2230:2230) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a22\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2262:2262:2262))
        (PORT d[0] (2889:2889:2889) (2724:2724:2724))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a22\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a22\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a22\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a22\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a22\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6448:6448:6448) (6144:6144:6144))
        (PORT d[1] (8189:8189:8189) (8020:8020:8020))
        (PORT d[2] (6411:6411:6411) (6113:6113:6113))
        (PORT d[3] (6688:6688:6688) (6470:6470:6470))
        (PORT d[4] (8803:8803:8803) (8458:8458:8458))
        (PORT d[5] (4037:4037:4037) (4026:4026:4026))
        (PORT d[6] (7014:7014:7014) (6798:6798:6798))
        (PORT d[7] (4459:4459:4459) (4562:4562:4562))
        (PORT d[8] (6961:6961:6961) (6730:6730:6730))
        (PORT d[9] (6923:6923:6923) (6749:6749:6749))
        (PORT d[10] (6785:6785:6785) (6664:6664:6664))
        (PORT d[11] (6636:6636:6636) (6390:6390:6390))
        (PORT d[12] (7535:7535:7535) (7313:7313:7313))
        (PORT clk (2191:2191:2191) (2181:2181:2181))
        (PORT ena (3249:3249:3249) (3067:3067:3067))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a22\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2181:2181:2181))
        (PORT d[0] (3249:3249:3249) (3067:3067:3067))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a22\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a22\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a22\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a100\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1920:1920:1920) (1853:1853:1853))
        (PORT clk (2260:2260:2260) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a100\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1967:1967:1967) (1901:1901:1901))
        (PORT d[1] (4713:4713:4713) (4562:4562:4562))
        (PORT d[2] (1680:1680:1680) (1605:1605:1605))
        (PORT d[3] (3187:3187:3187) (3064:3064:3064))
        (PORT d[4] (2264:2264:2264) (2180:2180:2180))
        (PORT d[5] (2273:2273:2273) (2186:2186:2186))
        (PORT d[6] (1566:1566:1566) (1506:1506:1506))
        (PORT d[7] (2785:2785:2785) (2675:2675:2675))
        (PORT d[8] (1998:1998:1998) (1956:1956:1956))
        (PORT d[9] (5854:5854:5854) (5582:5582:5582))
        (PORT d[10] (1928:1928:1928) (1852:1852:1852))
        (PORT d[11] (3065:3065:3065) (3062:3062:3062))
        (PORT d[12] (2154:2154:2154) (2074:2074:2074))
        (PORT clk (2257:2257:2257) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a100\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2113:2113:2113) (1941:1941:1941))
        (PORT clk (2257:2257:2257) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a100\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2292:2292:2292))
        (PORT d[0] (2664:2664:2664) (2494:2494:2494))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a100\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a100\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2293:2293:2293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a100\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a100\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a100\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7148:7148:7148) (6827:6827:6827))
        (PORT d[1] (8799:8799:8799) (8596:8596:8596))
        (PORT d[2] (6987:6987:6987) (6665:6665:6665))
        (PORT d[3] (6676:6676:6676) (6463:6463:6463))
        (PORT d[4] (9150:9150:9150) (8785:8785:8785))
        (PORT d[5] (4357:4357:4357) (4339:4339:4339))
        (PORT d[6] (7391:7391:7391) (7171:7171:7171))
        (PORT d[7] (4406:4406:4406) (4506:4506:4506))
        (PORT d[8] (7580:7580:7580) (7317:7317:7317))
        (PORT d[9] (7522:7522:7522) (7323:7323:7323))
        (PORT d[10] (7135:7135:7135) (7006:7006:7006))
        (PORT d[11] (7301:7301:7301) (7038:7038:7038))
        (PORT d[12] (7879:7879:7879) (7644:7644:7644))
        (PORT clk (2218:2218:2218) (2211:2211:2211))
        (PORT ena (2908:2908:2908) (2736:2736:2736))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a100\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2211:2211:2211))
        (PORT d[0] (2908:2908:2908) (2736:2736:2736))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a100\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a100\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a100\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a386\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2232:2232:2232) (2151:2151:2151))
        (PORT clk (2269:2269:2269) (2302:2302:2302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a386\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1683:1683:1683) (1621:1621:1621))
        (PORT d[1] (1617:1617:1617) (1550:1550:1550))
        (PORT d[2] (1598:1598:1598) (1535:1535:1535))
        (PORT d[3] (1588:1588:1588) (1521:1521:1521))
        (PORT d[4] (1940:1940:1940) (1865:1865:1865))
        (PORT d[5] (1851:1851:1851) (1759:1759:1759))
        (PORT d[6] (1544:1544:1544) (1480:1480:1480))
        (PORT d[7] (2777:2777:2777) (2656:2656:2656))
        (PORT d[8] (1941:1941:1941) (1896:1896:1896))
        (PORT d[9] (1590:1590:1590) (1515:1515:1515))
        (PORT d[10] (1550:1550:1550) (1491:1491:1491))
        (PORT d[11] (3181:3181:3181) (3082:3082:3082))
        (PORT d[12] (2206:2206:2206) (2126:2126:2126))
        (PORT clk (2266:2266:2266) (2298:2298:2298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a386\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3003:3003:3003) (2795:2795:2795))
        (PORT clk (2266:2266:2266) (2298:2298:2298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a386\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2302:2302:2302))
        (PORT d[0] (3555:3555:3555) (3360:3360:3360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a386\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a386\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2303:2303:2303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a386\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a386\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a386\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7492:7492:7492) (7162:7162:7162))
        (PORT d[1] (8862:8862:8862) (8672:8672:8672))
        (PORT d[2] (7059:7059:7059) (6738:6738:6738))
        (PORT d[3] (6702:6702:6702) (6494:6494:6494))
        (PORT d[4] (9435:9435:9435) (9061:9061:9061))
        (PORT d[5] (4738:4738:4738) (4714:4714:4714))
        (PORT d[6] (7676:7676:7676) (7442:7442:7442))
        (PORT d[7] (5756:5756:5756) (5839:5839:5839))
        (PORT d[8] (7608:7608:7608) (7354:7354:7354))
        (PORT d[9] (7577:7577:7577) (7379:7379:7379))
        (PORT d[10] (7468:7468:7468) (7332:7332:7332))
        (PORT d[11] (7309:7309:7309) (7047:7047:7047))
        (PORT d[12] (8195:8195:8195) (7953:7953:7953))
        (PORT clk (2227:2227:2227) (2221:2221:2221))
        (PORT ena (2585:2585:2585) (2426:2426:2426))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a386\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2221:2221:2221))
        (PORT d[0] (2585:2585:2585) (2426:2426:2426))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a386\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a386\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a386\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a334\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1888:1888:1888) (1827:1827:1827))
        (PORT clk (2264:2264:2264) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a334\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1614:1614:1614) (1552:1552:1552))
        (PORT d[1] (1636:1636:1636) (1571:1571:1571))
        (PORT d[2] (1617:1617:1617) (1552:1552:1552))
        (PORT d[3] (3197:3197:3197) (3062:3062:3062))
        (PORT d[4] (1625:1625:1625) (1560:1560:1560))
        (PORT d[5] (1581:1581:1581) (1496:1496:1496))
        (PORT d[6] (1566:1566:1566) (1505:1505:1505))
        (PORT d[7] (2792:2792:2792) (2683:2683:2683))
        (PORT d[8] (2301:2301:2301) (2238:2238:2238))
        (PORT d[9] (5828:5828:5828) (5558:5558:5558))
        (PORT d[10] (1888:1888:1888) (1813:1813:1813))
        (PORT d[11] (3025:3025:3025) (3023:3023:3023))
        (PORT d[12] (2202:2202:2202) (2123:2123:2123))
        (PORT clk (2261:2261:2261) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a334\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2105:2105:2105) (1937:1937:1937))
        (PORT clk (2261:2261:2261) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a334\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2295:2295:2295))
        (PORT d[0] (2648:2648:2648) (2491:2491:2491))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a334\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a334\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2296:2296:2296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a334\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a334\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a334\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7130:7130:7130) (6810:6810:6810))
        (PORT d[1] (8854:8854:8854) (8662:8662:8662))
        (PORT d[2] (7070:7070:7070) (6758:6758:6758))
        (PORT d[3] (7018:7018:7018) (6792:6792:6792))
        (PORT d[4] (5330:5330:5330) (5343:5343:5343))
        (PORT d[5] (4656:4656:4656) (4631:4631:4631))
        (PORT d[6] (7373:7373:7373) (7155:7155:7155))
        (PORT d[7] (5710:5710:5710) (5793:5793:5793))
        (PORT d[8] (7587:7587:7587) (7331:7331:7331))
        (PORT d[9] (7537:7537:7537) (7338:7338:7338))
        (PORT d[10] (7135:7135:7135) (7007:7007:7007))
        (PORT d[11] (7300:7300:7300) (7037:7037:7037))
        (PORT d[12] (8170:8170:8170) (7926:7926:7926))
        (PORT clk (2222:2222:2222) (2214:2214:2214))
        (PORT ena (2894:2894:2894) (2722:2722:2722))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a334\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2214:2214:2214))
        (PORT d[0] (2894:2894:2894) (2722:2722:2722))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a334\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a334\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a334\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a308\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2133:2133:2133) (2157:2157:2157))
        (PORT clk (2203:2203:2203) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a308\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6250:6250:6250) (6104:6104:6104))
        (PORT d[1] (5937:5937:5937) (5765:5765:5765))
        (PORT d[2] (5538:5538:5538) (5515:5515:5515))
        (PORT d[3] (6562:6562:6562) (6457:6457:6457))
        (PORT d[4] (4581:4581:4581) (4496:4496:4496))
        (PORT d[5] (6274:6274:6274) (6188:6188:6188))
        (PORT d[6] (9140:9140:9140) (8945:8945:8945))
        (PORT d[7] (5917:5917:5917) (5712:5712:5712))
        (PORT d[8] (5067:5067:5067) (4942:4942:4942))
        (PORT d[9] (4966:4966:4966) (4821:4821:4821))
        (PORT d[10] (8259:8259:8259) (8283:8283:8283))
        (PORT d[11] (3596:3596:3596) (3575:3575:3575))
        (PORT d[12] (6161:6161:6161) (5938:5938:5938))
        (PORT clk (2200:2200:2200) (2229:2229:2229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a308\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4601:4601:4601) (4638:4638:4638))
        (PORT clk (2200:2200:2200) (2229:2229:2229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a308\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2233:2233:2233))
        (PORT d[0] (5144:5144:5144) (5192:5192:5192))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a308\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a308\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2234:2234:2234))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a308\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a308\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a308\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7294:7294:7294) (7046:7046:7046))
        (PORT d[1] (7249:7249:7249) (7149:7149:7149))
        (PORT d[2] (7069:7069:7069) (6812:6812:6812))
        (PORT d[3] (8109:8109:8109) (7934:7934:7934))
        (PORT d[4] (8677:8677:8677) (8298:8298:8298))
        (PORT d[5] (3560:3560:3560) (3612:3612:3612))
        (PORT d[6] (6841:6841:6841) (6678:6678:6678))
        (PORT d[7] (4524:4524:4524) (4396:4396:4396))
        (PORT d[8] (4690:4690:4690) (4682:4682:4682))
        (PORT d[9] (7762:7762:7762) (7705:7705:7705))
        (PORT d[10] (8162:8162:8162) (8037:8037:8037))
        (PORT d[11] (7581:7581:7581) (7335:7335:7335))
        (PORT d[12] (7321:7321:7321) (7170:7170:7170))
        (PORT clk (2161:2161:2161) (2152:2152:2152))
        (PORT ena (5278:5278:5278) (5152:5152:5152))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a308\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2152:2152:2152))
        (PORT d[0] (5278:5278:5278) (5152:5152:5152))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a308\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2153:2153:2153))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a308\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2153:2153:2153))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a308\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2153:2153:2153))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a282\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2178:2178:2178) (2188:2188:2188))
        (PORT clk (2218:2218:2218) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a282\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6833:6833:6833) (6665:6665:6665))
        (PORT d[1] (6263:6263:6263) (6088:6088:6088))
        (PORT d[2] (5829:5829:5829) (5789:5789:5789))
        (PORT d[3] (6924:6924:6924) (6819:6819:6819))
        (PORT d[4] (4962:4962:4962) (4880:4880:4880))
        (PORT d[5] (6284:6284:6284) (6199:6199:6199))
        (PORT d[6] (2790:2790:2790) (2789:2789:2789))
        (PORT d[7] (6184:6184:6184) (5963:5963:5963))
        (PORT d[8] (5057:5057:5057) (4934:4934:4934))
        (PORT d[9] (5279:5279:5279) (5121:5121:5121))
        (PORT d[10] (8222:8222:8222) (8247:8247:8247))
        (PORT d[11] (3624:3624:3624) (3611:3611:3611))
        (PORT d[12] (6137:6137:6137) (5915:5915:5915))
        (PORT clk (2215:2215:2215) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a282\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3810:3810:3810) (3638:3638:3638))
        (PORT clk (2215:2215:2215) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a282\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2247:2247:2247))
        (PORT d[0] (4353:4353:4353) (4192:4192:4192))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a282\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a282\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2248:2248:2248))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a282\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a282\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a282\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7303:7303:7303) (7056:7056:7056))
        (PORT d[1] (7572:7572:7572) (7464:7464:7464))
        (PORT d[2] (7397:7397:7397) (7132:7132:7132))
        (PORT d[3] (8436:8436:8436) (8243:8243:8243))
        (PORT d[4] (8660:8660:8660) (8282:8282:8282))
        (PORT d[5] (3245:3245:3245) (3307:3307:3307))
        (PORT d[6] (6881:6881:6881) (6715:6715:6715))
        (PORT d[7] (4522:4522:4522) (4392:4392:4392))
        (PORT d[8] (9434:9434:9434) (9264:9264:9264))
        (PORT d[9] (8056:8056:8056) (7985:7985:7985))
        (PORT d[10] (8547:8547:8547) (8414:8414:8414))
        (PORT d[11] (7621:7621:7621) (7376:7376:7376))
        (PORT d[12] (7633:7633:7633) (7467:7467:7467))
        (PORT clk (2176:2176:2176) (2166:2166:2166))
        (PORT ena (5286:5286:5286) (5161:5161:5161))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a282\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2166:2166:2166))
        (PORT d[0] (5286:5286:5286) (5161:5161:5161))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a282\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a282\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a282\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a256\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2144:2144:2144) (2164:2164:2164))
        (PORT clk (2196:2196:2196) (2225:2225:2225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a256\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6519:6519:6519) (6365:6365:6365))
        (PORT d[1] (5940:5940:5940) (5772:5772:5772))
        (PORT d[2] (5512:5512:5512) (5488:5488:5488))
        (PORT d[3] (6599:6599:6599) (6506:6506:6506))
        (PORT d[4] (4659:4659:4659) (4580:4580:4580))
        (PORT d[5] (6258:6258:6258) (6170:6170:6170))
        (PORT d[6] (2454:2454:2454) (2463:2463:2463))
        (PORT d[7] (5885:5885:5885) (5678:5678:5678))
        (PORT d[8] (4757:4757:4757) (4644:4644:4644))
        (PORT d[9] (4991:4991:4991) (4844:4844:4844))
        (PORT d[10] (8220:8220:8220) (8246:8246:8246))
        (PORT d[11] (4286:4286:4286) (4244:4244:4244))
        (PORT d[12] (6114:6114:6114) (5891:5891:5891))
        (PORT clk (2193:2193:2193) (2221:2221:2221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a256\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3629:3629:3629) (3419:3419:3419))
        (PORT clk (2193:2193:2193) (2221:2221:2221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a256\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2225:2225:2225))
        (PORT d[0] (4172:4172:4172) (3973:3973:3973))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a256\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a256\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2226:2226:2226))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a256\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a256\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a256\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7303:7303:7303) (7054:7054:7054))
        (PORT d[1] (7245:7245:7245) (7144:7144:7144))
        (PORT d[2] (7043:7043:7043) (6788:6788:6788))
        (PORT d[3] (7804:7804:7804) (7642:7642:7642))
        (PORT d[4] (8944:8944:8944) (8535:8535:8535))
        (PORT d[5] (3913:3913:3913) (3975:3975:3975))
        (PORT d[6] (8106:8106:8106) (7907:7907:7907))
        (PORT d[7] (4523:4523:4523) (4395:4395:4395))
        (PORT d[8] (9119:9119:9119) (8962:8962:8962))
        (PORT d[9] (8141:8141:8141) (8081:8081:8081))
        (PORT d[10] (8193:8193:8193) (8068:8068:8068))
        (PORT d[11] (7599:7599:7599) (7352:7352:7352))
        (PORT d[12] (7298:7298:7298) (7139:7139:7139))
        (PORT clk (2154:2154:2154) (2144:2144:2144))
        (PORT ena (5287:5287:5287) (5161:5161:5161))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a256\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2144:2144:2144))
        (PORT d[0] (5287:5287:5287) (5161:5161:5161))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a256\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2145:2145:2145))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a256\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2145:2145:2145))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a256\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2145:2145:2145))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a230\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2163:2163:2163) (2184:2184:2184))
        (PORT clk (2236:2236:2236) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a230\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6571:6571:6571) (6453:6453:6453))
        (PORT d[1] (6579:6579:6579) (6387:6387:6387))
        (PORT d[2] (6175:6175:6175) (6114:6114:6114))
        (PORT d[3] (5861:5861:5861) (5743:5743:5743))
        (PORT d[4] (5321:5321:5321) (5228:5228:5228))
        (PORT d[5] (6694:6694:6694) (6603:6603:6603))
        (PORT d[6] (9514:9514:9514) (9308:9308:9308))
        (PORT d[7] (6502:6502:6502) (6276:6276:6276))
        (PORT d[8] (5415:5415:5415) (5279:5279:5279))
        (PORT d[9] (5301:5301:5301) (5145:5145:5145))
        (PORT d[10] (6859:6859:6859) (6906:6906:6906))
        (PORT d[11] (3674:3674:3674) (3662:3662:3662))
        (PORT d[12] (6809:6809:6809) (6560:6560:6560))
        (PORT clk (2233:2233:2233) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a230\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3683:3683:3683) (3510:3510:3510))
        (PORT clk (2233:2233:2233) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a230\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2269:2269:2269))
        (PORT d[0] (4226:4226:4226) (4064:4064:4064))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a230\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a230\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2270:2270:2270))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a230\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a230\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a230\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7656:7656:7656) (7407:7407:7407))
        (PORT d[1] (7865:7865:7865) (7740:7740:7740))
        (PORT d[2] (7727:7727:7727) (7452:7452:7452))
        (PORT d[3] (8713:8713:8713) (8505:8505:8505))
        (PORT d[4] (9037:9037:9037) (8652:8652:8652))
        (PORT d[5] (3159:3159:3159) (3214:3214:3214))
        (PORT d[6] (7473:7473:7473) (7287:7287:7287))
        (PORT d[7] (4523:4523:4523) (4396:4396:4396))
        (PORT d[8] (9945:9945:9945) (9729:9729:9729))
        (PORT d[9] (8751:8751:8751) (8668:8668:8668))
        (PORT d[10] (8841:8841:8841) (8699:8699:8699))
        (PORT d[11] (7929:7929:7929) (7678:7678:7678))
        (PORT d[12] (8243:8243:8243) (8045:8045:8045))
        (PORT clk (2194:2194:2194) (2188:2188:2188))
        (PORT ena (5649:5649:5649) (5516:5516:5516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a230\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2188:2188:2188))
        (PORT d[0] (5649:5649:5649) (5516:5516:5516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a230\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a230\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a230\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a412\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2051:2051:2051) (2038:2038:2038))
        (PORT clk (2225:2225:2225) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a412\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6841:6841:6841) (6674:6674:6674))
        (PORT d[1] (4744:4744:4744) (4605:4605:4605))
        (PORT d[2] (5855:5855:5855) (5815:5815:5815))
        (PORT d[3] (6912:6912:6912) (6801:6801:6801))
        (PORT d[4] (5019:5019:5019) (4936:4936:4936))
        (PORT d[5] (6685:6685:6685) (6594:6594:6594))
        (PORT d[6] (9193:9193:9193) (8998:8998:8998))
        (PORT d[7] (6195:6195:6195) (5971:5971:5971))
        (PORT d[8] (5090:5090:5090) (4966:4966:4966))
        (PORT d[9] (5325:5325:5325) (5167:5167:5167))
        (PORT d[10] (6618:6618:6618) (6675:6675:6675))
        (PORT d[11] (3664:3664:3664) (3651:3651:3651))
        (PORT d[12] (6454:6454:6454) (6223:6223:6223))
        (PORT clk (2222:2222:2222) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a412\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2970:2970:2970) (2871:2871:2871))
        (PORT clk (2222:2222:2222) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a412\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2252:2252:2252))
        (PORT d[0] (3474:3474:3474) (3405:3405:3405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a412\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a412\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2253:2253:2253))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a412\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a412\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a412\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7622:7622:7622) (7372:7372:7372))
        (PORT d[1] (7566:7566:7566) (7453:7453:7453))
        (PORT d[2] (7373:7373:7373) (7109:7109:7109))
        (PORT d[3] (8130:8130:8130) (7956:7956:7956))
        (PORT d[4] (9011:9011:9011) (8624:8624:8624))
        (PORT d[5] (3236:3236:3236) (3298:3298:3298))
        (PORT d[6] (7167:7167:7167) (6994:6994:6994))
        (PORT d[7] (4834:4834:4834) (4690:4690:4690))
        (PORT d[8] (9950:9950:9950) (9730:9730:9730))
        (PORT d[9] (7768:7768:7768) (7710:7710:7710))
        (PORT d[10] (8516:8516:8516) (8384:8384:8384))
        (PORT d[11] (7938:7938:7938) (7684:7684:7684))
        (PORT d[12] (7611:7611:7611) (7438:7438:7438))
        (PORT clk (2183:2183:2183) (2171:2171:2171))
        (PORT ena (5601:5601:5601) (5466:5466:5466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a412\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2171:2171:2171))
        (PORT d[0] (5601:5601:5601) (5466:5466:5466))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a412\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a412\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a412\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a360\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2261:2261:2261) (2195:2195:2195))
        (PORT clk (2251:2251:2251) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a360\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1988:1988:1988) (1917:1917:1917))
        (PORT d[1] (4705:4705:4705) (4554:4554:4554))
        (PORT d[2] (1973:1973:1973) (1897:1897:1897))
        (PORT d[3] (1938:1938:1938) (1861:1861:1861))
        (PORT d[4] (1934:1934:1934) (1858:1858:1858))
        (PORT d[5] (1940:1940:1940) (1846:1846:1846))
        (PORT d[6] (1913:1913:1913) (1839:1839:1839))
        (PORT d[7] (2447:2447:2447) (2345:2345:2345))
        (PORT d[8] (2306:2306:2306) (2259:2259:2259))
        (PORT d[9] (5529:5529:5529) (5270:5270:5270))
        (PORT d[10] (2093:2093:2093) (1994:1994:1994))
        (PORT d[11] (3080:3080:3080) (3079:3079:3079))
        (PORT d[12] (3160:3160:3160) (3049:3049:3049))
        (PORT clk (2248:2248:2248) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a360\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2900:2900:2900) (2799:2799:2799))
        (PORT clk (2248:2248:2248) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a360\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2283:2283:2283))
        (PORT d[0] (3416:3416:3416) (3330:3330:3330))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a360\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a360\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2284:2284:2284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a360\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a360\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a360\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6795:6795:6795) (6484:6484:6484))
        (PORT d[1] (8499:8499:8499) (8319:8319:8319))
        (PORT d[2] (6766:6766:6766) (6465:6465:6465))
        (PORT d[3] (6735:6735:6735) (6517:6517:6517))
        (PORT d[4] (8848:8848:8848) (8504:8504:8504))
        (PORT d[5] (4347:4347:4347) (4328:4328:4328))
        (PORT d[6] (7048:7048:7048) (6840:6840:6840))
        (PORT d[7] (5191:5191:5191) (5324:5324:5324))
        (PORT d[8] (7289:7289:7289) (7046:7046:7046))
        (PORT d[9] (3485:3485:3485) (3490:3490:3490))
        (PORT d[10] (7142:7142:7142) (7012:7012:7012))
        (PORT d[11] (7006:7006:7006) (6752:6752:6752))
        (PORT d[12] (7845:7845:7845) (7610:7610:7610))
        (PORT clk (2209:2209:2209) (2202:2202:2202))
        (PORT ena (2916:2916:2916) (2746:2746:2746))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a360\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2202:2202:2202))
        (PORT d[0] (2916:2916:2916) (2746:2746:2746))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a360\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a360\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a360\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a151\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2473:2473:2473) (2471:2471:2471))
        (PORT clk (2257:2257:2257) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a151\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8010:8010:8010) (7918:7918:7918))
        (PORT d[1] (4543:4543:4543) (4504:4504:4504))
        (PORT d[2] (7458:7458:7458) (7334:7334:7334))
        (PORT d[3] (7381:7381:7381) (7293:7293:7293))
        (PORT d[4] (6930:6930:6930) (6730:6730:6730))
        (PORT d[5] (6109:6109:6109) (5965:5965:5965))
        (PORT d[6] (7687:7687:7687) (7398:7398:7398))
        (PORT d[7] (6177:6177:6177) (5931:5931:5931))
        (PORT d[8] (3449:3449:3449) (3475:3475:3475))
        (PORT d[9] (6912:6912:6912) (6671:6671:6671))
        (PORT d[10] (7377:7377:7377) (7309:7309:7309))
        (PORT d[11] (6334:6334:6334) (6119:6119:6119))
        (PORT d[12] (7355:7355:7355) (7160:7160:7160))
        (PORT clk (2254:2254:2254) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a151\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5475:5475:5475) (5300:5300:5300))
        (PORT clk (2254:2254:2254) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a151\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2288:2288:2288))
        (PORT d[0] (6018:6018:6018) (5854:5854:5854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a151\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a151\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2289:2289:2289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a151\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a151\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a151\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9672:9672:9672) (9373:9373:9373))
        (PORT d[1] (4825:4825:4825) (4743:4743:4743))
        (PORT d[2] (9708:9708:9708) (9365:9365:9365))
        (PORT d[3] (10359:10359:10359) (10099:10099:10099))
        (PORT d[4] (11063:11063:11063) (10629:10629:10629))
        (PORT d[5] (2787:2787:2787) (2823:2823:2823))
        (PORT d[6] (4213:4213:4213) (4026:4026:4026))
        (PORT d[7] (4868:4868:4868) (4715:4715:4715))
        (PORT d[8] (11685:11685:11685) (11445:11445:11445))
        (PORT d[9] (3715:3715:3715) (3715:3715:3715))
        (PORT d[10] (10793:10793:10793) (10592:10592:10592))
        (PORT d[11] (5046:5046:5046) (5008:5008:5008))
        (PORT d[12] (4124:4124:4124) (4023:4023:4023))
        (PORT clk (2215:2215:2215) (2207:2207:2207))
        (PORT ena (6278:6278:6278) (6100:6100:6100))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a151\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2207:2207:2207))
        (PORT d[0] (6278:6278:6278) (6100:6100:6100))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a151\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a151\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a151\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a177\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2474:2474:2474) (2472:2472:2472))
        (PORT clk (2254:2254:2254) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a177\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7984:7984:7984) (7893:7893:7893))
        (PORT d[1] (4274:4274:4274) (4247:4247:4247))
        (PORT d[2] (7490:7490:7490) (7366:7366:7366))
        (PORT d[3] (7322:7322:7322) (7234:7234:7234))
        (PORT d[4] (6960:6960:6960) (6753:6753:6753))
        (PORT d[5] (6108:6108:6108) (5964:5964:5964))
        (PORT d[6] (7687:7687:7687) (7398:7398:7398))
        (PORT d[7] (6130:6130:6130) (5884:5884:5884))
        (PORT d[8] (3473:3473:3473) (3499:3499:3499))
        (PORT d[9] (6911:6911:6911) (6670:6670:6670))
        (PORT d[10] (7405:7405:7405) (7341:7341:7341))
        (PORT d[11] (3717:3717:3717) (3724:3724:3724))
        (PORT d[12] (7348:7348:7348) (7152:7152:7152))
        (PORT clk (2251:2251:2251) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a177\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2585:2585:2585) (2493:2493:2493))
        (PORT clk (2251:2251:2251) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a177\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2285:2285:2285))
        (PORT d[0] (3128:3128:3128) (3047:3047:3047))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a177\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a177\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a177\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a177\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a177\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9698:9698:9698) (9400:9400:9400))
        (PORT d[1] (4201:4201:4201) (4155:4155:4155))
        (PORT d[2] (2905:2905:2905) (2935:2935:2935))
        (PORT d[3] (10415:10415:10415) (10168:10168:10168))
        (PORT d[4] (11038:11038:11038) (10595:10595:10595))
        (PORT d[5] (2780:2780:2780) (2816:2816:2816))
        (PORT d[6] (9491:9491:9491) (9240:9240:9240))
        (PORT d[7] (4845:4845:4845) (4686:4686:4686))
        (PORT d[8] (3662:3662:3662) (3635:3635:3635))
        (PORT d[9] (4335:4335:4335) (4335:4335:4335))
        (PORT d[10] (11090:11090:11090) (10878:10878:10878))
        (PORT d[11] (5021:5021:5021) (4985:4985:4985))
        (PORT d[12] (3826:3826:3826) (3757:3757:3757))
        (PORT clk (2212:2212:2212) (2204:2204:2204))
        (PORT ena (6251:6251:6251) (6073:6073:6073))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a177\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2204:2204:2204))
        (PORT d[0] (6251:6251:6251) (6073:6073:6073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a177\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a177\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a177\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a125\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2162:2162:2162) (2162:2162:2162))
        (PORT clk (2274:2274:2274) (2304:2304:2304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a125\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7287:7287:7287) (7183:7183:7183))
        (PORT d[1] (4597:4597:4597) (4570:4570:4570))
        (PORT d[2] (7827:7827:7827) (7693:7693:7693))
        (PORT d[3] (8020:8020:8020) (7913:7913:7913))
        (PORT d[4] (7246:7246:7246) (7029:7029:7029))
        (PORT d[5] (6758:6758:6758) (6597:6597:6597))
        (PORT d[6] (8349:8349:8349) (8034:8034:8034))
        (PORT d[7] (6848:6848:6848) (6590:6590:6590))
        (PORT d[8] (4102:4102:4102) (4107:4107:4107))
        (PORT d[9] (7552:7552:7552) (7292:7292:7292))
        (PORT d[10] (8069:8069:8069) (7982:7982:7982))
        (PORT d[11] (3985:3985:3985) (3968:3968:3968))
        (PORT d[12] (7597:7597:7597) (7392:7392:7392))
        (PORT clk (2271:2271:2271) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a125\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5365:5365:5365) (5279:5279:5279))
        (PORT clk (2271:2271:2271) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a125\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2304:2304:2304))
        (PORT d[0] (5908:5908:5908) (5833:5833:5833))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a125\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a125\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2305:2305:2305))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a125\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a125\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a125\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9326:9326:9326) (9031:9031:9031))
        (PORT d[1] (4224:4224:4224) (4185:4185:4185))
        (PORT d[2] (9060:9060:9060) (8749:8749:8749))
        (PORT d[3] (9777:9777:9777) (9556:9556:9556))
        (PORT d[4] (10347:10347:10347) (9927:9927:9927))
        (PORT d[5] (2820:2820:2820) (2854:2854:2854))
        (PORT d[6] (8828:8828:8828) (8600:8600:8600))
        (PORT d[7] (4537:4537:4537) (4395:4395:4395))
        (PORT d[8] (11339:11339:11339) (11100:11100:11100))
        (PORT d[9] (4334:4334:4334) (4332:4332:4332))
        (PORT d[10] (10432:10432:10432) (10238:10238:10238))
        (PORT d[11] (4625:4625:4625) (4583:4583:4583))
        (PORT d[12] (9258:9258:9258) (9035:9035:9035))
        (PORT clk (2232:2232:2232) (2223:2223:2223))
        (PORT ena (4252:4252:4252) (4102:4102:4102))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a125\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2223:2223:2223))
        (PORT d[0] (4252:4252:4252) (4102:4102:4102))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a125\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a125\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a125\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a203\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2174:2174:2174) (2186:2186:2186))
        (PORT clk (2269:2269:2269) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a203\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8328:8328:8328) (8221:8221:8221))
        (PORT d[1] (4302:4302:4302) (4270:4270:4270))
        (PORT d[2] (7794:7794:7794) (7659:7659:7659))
        (PORT d[3] (7725:7725:7725) (7629:7629:7629))
        (PORT d[4] (7240:7240:7240) (7029:7029:7029))
        (PORT d[5] (6448:6448:6448) (6300:6300:6300))
        (PORT d[6] (8005:8005:8005) (7703:7703:7703))
        (PORT d[7] (6495:6495:6495) (6242:6242:6242))
        (PORT d[8] (3816:3816:3816) (3836:3836:3836))
        (PORT d[9] (7236:7236:7236) (6992:6992:6992))
        (PORT d[10] (7724:7724:7724) (7644:7644:7644))
        (PORT d[11] (3618:3618:3618) (3612:3612:3612))
        (PORT d[12] (7679:7679:7679) (7473:7473:7473))
        (PORT clk (2266:2266:2266) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a203\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3662:3662:3662) (3610:3610:3610))
        (PORT clk (2266:2266:2266) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a203\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2301:2301:2301))
        (PORT d[0] (4205:4205:4205) (4164:4164:4164))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a203\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a203\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2302:2302:2302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a203\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a203\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a203\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9338:9338:9338) (9053:9053:9053))
        (PORT d[1] (4548:4548:4548) (4490:4490:4490))
        (PORT d[2] (9383:9383:9383) (9049:9049:9049))
        (PORT d[3] (10060:10060:10060) (9823:9823:9823))
        (PORT d[4] (10721:10721:10721) (10303:10303:10303))
        (PORT d[5] (2792:2792:2792) (2822:2822:2822))
        (PORT d[6] (9152:9152:9152) (8912:8912:8912))
        (PORT d[7] (4520:4520:4520) (4380:4380:4380))
        (PORT d[8] (11347:11347:11347) (11116:11116:11116))
        (PORT d[9] (4398:4398:4398) (4390:4390:4390))
        (PORT d[10] (10454:10454:10454) (10263:10263:10263))
        (PORT d[11] (4660:4660:4660) (4626:4626:4626))
        (PORT d[12] (9265:9265:9265) (9043:9043:9043))
        (PORT clk (2227:2227:2227) (2220:2220:2220))
        (PORT ena (6603:6603:6603) (6410:6410:6410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a203\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2220:2220:2220))
        (PORT d[0] (6603:6603:6603) (6410:6410:6410))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a203\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a203\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a203\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a47\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2302:2302:2302) (2279:2279:2279))
        (PORT clk (2268:2268:2268) (2298:2298:2298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a47\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8303:8303:8303) (8196:8196:8196))
        (PORT d[1] (4561:4561:4561) (4518:4518:4518))
        (PORT d[2] (7841:7841:7841) (7712:7712:7712))
        (PORT d[3] (7667:7667:7667) (7571:7571:7571))
        (PORT d[4] (6928:6928:6928) (6722:6722:6722))
        (PORT d[5] (6448:6448:6448) (6299:6299:6299))
        (PORT d[6] (8005:8005:8005) (7702:7702:7702))
        (PORT d[7] (6488:6488:6488) (6234:6234:6234))
        (PORT d[8] (3783:3783:3783) (3803:3803:3803))
        (PORT d[9] (7196:7196:7196) (6950:6950:6950))
        (PORT d[10] (7698:7698:7698) (7619:7619:7619))
        (PORT d[11] (6639:6639:6639) (6399:6399:6399))
        (PORT d[12] (7672:7672:7672) (7465:7465:7465))
        (PORT clk (2265:2265:2265) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a47\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4348:4348:4348) (4136:4136:4136))
        (PORT clk (2265:2265:2265) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a47\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2298:2298:2298))
        (PORT d[0] (4872:4872:4872) (4664:4664:4664))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a47\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2299:2299:2299))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a47\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2299:2299:2299))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a47\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2299:2299:2299))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a47\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2299:2299:2299))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a47\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9364:9364:9364) (9079:9079:9079))
        (PORT d[1] (4518:4518:4518) (4457:4457:4457))
        (PORT d[2] (9387:9387:9387) (9066:9066:9066))
        (PORT d[3] (10109:10109:10109) (9880:9880:9880))
        (PORT d[4] (10677:10677:10677) (10246:10246:10246))
        (PORT d[5] (3114:3114:3114) (3139:3139:3139))
        (PORT d[6] (9159:9159:9159) (8919:8919:8919))
        (PORT d[7] (4527:4527:4527) (4383:4383:4383))
        (PORT d[8] (11630:11630:11630) (11388:11388:11388))
        (PORT d[9] (4035:4035:4035) (4024:4024:4024))
        (PORT d[10] (10811:10811:10811) (10604:10604:10604))
        (PORT d[11] (4676:4676:4676) (4645:4645:4645))
        (PORT d[12] (9589:9589:9589) (9353:9353:9353))
        (PORT clk (2226:2226:2226) (2217:2217:2217))
        (PORT ena (6602:6602:6602) (6409:6409:6409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a47\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2217:2217:2217))
        (PORT d[0] (6602:6602:6602) (6409:6409:6409))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a47\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2218:2218:2218))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a47\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2218:2218:2218))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a47\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2218:2218:2218))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a73\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2192:2192:2192) (2204:2204:2204))
        (PORT clk (2271:2271:2271) (2303:2303:2303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a73\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7312:7312:7312) (7208:7208:7208))
        (PORT d[1] (4272:4272:4272) (4255:4255:4255))
        (PORT d[2] (7827:7827:7827) (7694:7694:7694))
        (PORT d[3] (7700:7700:7700) (7605:7605:7605))
        (PORT d[4] (7235:7235:7235) (7024:7024:7024))
        (PORT d[5] (6740:6740:6740) (6578:6578:6578))
        (PORT d[6] (7977:7977:7977) (7674:7674:7674))
        (PORT d[7] (6832:6832:6832) (6572:6572:6572))
        (PORT d[8] (4129:4129:4129) (4131:4131:4131))
        (PORT d[9] (7237:7237:7237) (6993:6993:6993))
        (PORT d[10] (8061:8061:8061) (7974:7974:7974))
        (PORT d[11] (3938:3938:3938) (3919:3919:3919))
        (PORT d[12] (7647:7647:7647) (7443:7443:7443))
        (PORT clk (2268:2268:2268) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a73\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3437:3437:3437) (3311:3311:3311))
        (PORT clk (2268:2268:2268) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a73\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2303:2303:2303))
        (PORT d[0] (3980:3980:3980) (3865:3865:3865))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a73\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a73\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2304:2304:2304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a73\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a73\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a73\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9327:9327:9327) (9031:9031:9031))
        (PORT d[1] (4511:4511:4511) (4448:4448:4448))
        (PORT d[2] (9036:9036:9036) (8726:8726:8726))
        (PORT d[3] (9745:9745:9745) (9512:9512:9512))
        (PORT d[4] (10745:10745:10745) (10326:10326:10326))
        (PORT d[5] (2761:2761:2761) (2795:2795:2795))
        (PORT d[6] (9163:9163:9163) (8921:8921:8921))
        (PORT d[7] (4520:4520:4520) (4379:4379:4379))
        (PORT d[8] (11346:11346:11346) (11115:11115:11115))
        (PORT d[9] (4015:4015:4015) (4028:4028:4028))
        (PORT d[10] (10447:10447:10447) (10254:10254:10254))
        (PORT d[11] (4340:4340:4340) (4315:4315:4315))
        (PORT d[12] (9275:9275:9275) (9056:9056:9056))
        (PORT clk (2229:2229:2229) (2222:2222:2222))
        (PORT ena (6918:6918:6918) (6710:6710:6710))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a73\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2222:2222:2222))
        (PORT d[0] (6918:6918:6918) (6710:6710:6710))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a73\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a73\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a73\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a21\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1849:1849:1849) (1768:1768:1768))
        (PORT clk (2274:2274:2274) (2304:2304:2304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a21\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7954:7954:7954) (7824:7824:7824))
        (PORT d[1] (1967:1967:1967) (1911:1911:1911))
        (PORT d[2] (7028:7028:7028) (6857:6857:6857))
        (PORT d[3] (6963:6963:6963) (6840:6840:6840))
        (PORT d[4] (7104:7104:7104) (6901:6901:6901))
        (PORT d[5] (6151:6151:6151) (5995:5995:5995))
        (PORT d[6] (8266:8266:8266) (7926:7926:7926))
        (PORT d[7] (2641:2641:2641) (2565:2565:2565))
        (PORT d[8] (3774:3774:3774) (3748:3748:3748))
        (PORT d[9] (7520:7520:7520) (7235:7235:7235))
        (PORT d[10] (5127:5127:5127) (4861:4861:4861))
        (PORT d[11] (2302:2302:2302) (2252:2252:2252))
        (PORT d[12] (2208:2208:2208) (2121:2121:2121))
        (PORT clk (2271:2271:2271) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a21\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1831:1831:1831) (1700:1700:1700))
        (PORT clk (2271:2271:2271) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a21\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2304:2304:2304))
        (PORT d[0] (2374:2374:2374) (2254:2254:2254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a21\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a21\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2305:2305:2305))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a21\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a21\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a21\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3829:3829:3829) (3850:3850:3850))
        (PORT d[1] (6222:6222:6222) (6165:6165:6165))
        (PORT d[2] (7728:7728:7728) (7436:7436:7436))
        (PORT d[3] (8697:8697:8697) (8449:8449:8449))
        (PORT d[4] (5214:5214:5214) (4957:4957:4957))
        (PORT d[5] (3474:3474:3474) (3510:3510:3510))
        (PORT d[6] (3933:3933:3933) (3716:3716:3716))
        (PORT d[7] (4310:4310:4310) (4366:4366:4366))
        (PORT d[8] (4279:4279:4279) (4210:4210:4210))
        (PORT d[9] (3694:3694:3694) (3684:3684:3684))
        (PORT d[10] (7526:7526:7526) (7397:7397:7397))
        (PORT d[11] (5016:5016:5016) (4972:4972:4972))
        (PORT d[12] (8470:8470:8470) (8260:8260:8260))
        (PORT clk (2232:2232:2232) (2223:2223:2223))
        (PORT ena (2888:2888:2888) (2771:2771:2771))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a21\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2223:2223:2223))
        (PORT d[0] (2888:2888:2888) (2771:2771:2771))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a21\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a21\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a21\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a99\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1887:1887:1887) (1807:1807:1807))
        (PORT clk (2269:2269:2269) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a99\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7907:7907:7907) (7776:7776:7776))
        (PORT d[1] (3890:3890:3890) (3804:3804:3804))
        (PORT d[2] (6679:6679:6679) (6508:6508:6508))
        (PORT d[3] (6621:6621:6621) (6508:6508:6508))
        (PORT d[4] (7057:7057:7057) (6845:6845:6845))
        (PORT d[5] (5828:5828:5828) (5684:5684:5684))
        (PORT d[6] (7939:7939:7939) (7609:7609:7609))
        (PORT d[7] (2255:2255:2255) (2191:2191:2191))
        (PORT d[8] (3446:3446:3446) (3428:3428:3428))
        (PORT d[9] (7197:7197:7197) (6915:6915:6915))
        (PORT d[10] (2240:2240:2240) (2146:2146:2146))
        (PORT d[11] (2611:2611:2611) (2541:2541:2541))
        (PORT d[12] (4557:4557:4557) (4408:4408:4408))
        (PORT clk (2266:2266:2266) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a99\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2906:2906:2906) (2707:2707:2707))
        (PORT clk (2266:2266:2266) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a99\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2301:2301:2301))
        (PORT d[0] (3449:3449:3449) (3261:3261:3261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a99\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a99\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2302:2302:2302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a99\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a99\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a99\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3772:3772:3772) (3785:3785:3785))
        (PORT d[1] (4883:4883:4883) (4839:4839:4839))
        (PORT d[2] (8074:8074:8074) (7776:7776:7776))
        (PORT d[3] (8989:8989:8989) (8729:8729:8729))
        (PORT d[4] (3890:3890:3890) (3652:3652:3652))
        (PORT d[5] (2372:2372:2372) (2364:2364:2364))
        (PORT d[6] (3617:3617:3617) (3416:3416:3416))
        (PORT d[7] (4365:4365:4365) (4424:4424:4424))
        (PORT d[8] (9965:9965:9965) (9731:9731:9731))
        (PORT d[9] (8950:8950:8950) (8779:8779:8779))
        (PORT d[10] (8117:8117:8117) (7963:7963:7963))
        (PORT d[11] (3987:3987:3987) (3955:3955:3955))
        (PORT d[12] (9152:9152:9152) (8916:8916:8916))
        (PORT clk (2227:2227:2227) (2220:2220:2220))
        (PORT ena (4182:4182:4182) (4008:4008:4008))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a99\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2220:2220:2220))
        (PORT d[0] (4182:4182:4182) (4008:4008:4008))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a99\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a99\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a99\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a385\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1629:1629:1629) (1576:1576:1576))
        (PORT clk (2275:2275:2275) (2305:2305:2305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a385\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6586:6586:6586) (6477:6477:6477))
        (PORT d[1] (1984:1984:1984) (1926:1926:1926))
        (PORT d[2] (7035:7035:7035) (6865:6865:6865))
        (PORT d[3] (5221:5221:5221) (5104:5104:5104))
        (PORT d[4] (7393:7393:7393) (7177:7177:7177))
        (PORT d[5] (6152:6152:6152) (5996:5996:5996))
        (PORT d[6] (8254:8254:8254) (7910:7910:7910))
        (PORT d[7] (1952:1952:1952) (1896:1896:1896))
        (PORT d[8] (3782:3782:3782) (3756:3756:3756))
        (PORT d[9] (7521:7521:7521) (7236:7236:7236))
        (PORT d[10] (5134:5134:5134) (4867:4867:4867))
        (PORT d[11] (2578:2578:2578) (2514:2514:2514))
        (PORT d[12] (1942:1942:1942) (1873:1873:1873))
        (PORT clk (2272:2272:2272) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a385\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1609:1609:1609) (1502:1502:1502))
        (PORT clk (2272:2272:2272) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a385\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2305:2305:2305))
        (PORT d[0] (2152:2152:2152) (2056:2056:2056))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a385\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2306:2306:2306))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a385\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2306:2306:2306))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a385\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2306:2306:2306))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a385\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2306:2306:2306))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a385\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3540:3540:3540) (3568:3568:3568))
        (PORT d[1] (5942:5942:5942) (5902:5902:5902))
        (PORT d[2] (7737:7737:7737) (7446:7446:7446))
        (PORT d[3] (8672:8672:8672) (8425:8425:8425))
        (PORT d[4] (5224:5224:5224) (4966:4966:4966))
        (PORT d[5] (3685:3685:3685) (3673:3673:3673))
        (PORT d[6] (5962:5962:5962) (5834:5834:5834))
        (PORT d[7] (4014:4014:4014) (4077:4077:4077))
        (PORT d[8] (9377:9377:9377) (9162:9162:9162))
        (PORT d[9] (8648:8648:8648) (8492:8492:8492))
        (PORT d[10] (7793:7793:7793) (7652:7652:7652))
        (PORT d[11] (4983:4983:4983) (4940:4940:4940))
        (PORT d[12] (8469:8469:8469) (8259:8259:8259))
        (PORT clk (2233:2233:2233) (2224:2224:2224))
        (PORT ena (2890:2890:2890) (2760:2760:2760))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a385\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2224:2224:2224))
        (PORT d[0] (2890:2890:2890) (2760:2760:2760))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a385\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a385\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a385\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a333\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1924:1924:1924) (1839:1839:1839))
        (PORT clk (2272:2272:2272) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a333\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7921:7921:7921) (7791:7791:7791))
        (PORT d[1] (2292:2292:2292) (2226:2226:2226))
        (PORT d[2] (6680:6680:6680) (6510:6510:6510))
        (PORT d[3] (6592:6592:6592) (6473:6473:6473))
        (PORT d[4] (7080:7080:7080) (6858:6858:6858))
        (PORT d[5] (5814:5814:5814) (5668:5668:5668))
        (PORT d[6] (8234:8234:8234) (7895:7895:7895))
        (PORT d[7] (2601:2601:2601) (2527:2527:2527))
        (PORT d[8] (3421:3421:3421) (3405:3405:3405))
        (PORT d[9] (7183:7183:7183) (6903:6903:6903))
        (PORT d[10] (4811:4811:4811) (4561:4561:4561))
        (PORT d[11] (2261:2261:2261) (2211:2211:2211))
        (PORT d[12] (4558:4558:4558) (4409:4409:4409))
        (PORT clk (2269:2269:2269) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a333\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2097:2097:2097) (1963:1963:1963))
        (PORT clk (2269:2269:2269) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a333\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2301:2301:2301))
        (PORT d[0] (2640:2640:2640) (2517:2517:2517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a333\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a333\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2302:2302:2302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a333\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a333\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a333\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3501:3501:3501) (3539:3539:3539))
        (PORT d[1] (4845:4845:4845) (4800:4800:4800))
        (PORT d[2] (8048:8048:8048) (7751:7751:7751))
        (PORT d[3] (9004:9004:9004) (8738:8738:8738))
        (PORT d[4] (5246:5246:5246) (4990:4990:4990))
        (PORT d[5] (3482:3482:3482) (3518:3518:3518))
        (PORT d[6] (3948:3948:3948) (3728:3728:3728))
        (PORT d[7] (4332:4332:4332) (4392:4392:4392))
        (PORT d[8] (4229:4229:4229) (4162:4162:4162))
        (PORT d[9] (8963:8963:8963) (8798:8798:8798))
        (PORT d[10] (7835:7835:7835) (7686:7686:7686))
        (PORT d[11] (8724:8724:8724) (8450:8450:8450))
        (PORT d[12] (8779:8779:8779) (8558:8558:8558))
        (PORT clk (2230:2230:2230) (2220:2220:2220))
        (PORT ena (3879:3879:3879) (3729:3729:3729))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a333\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2220:2220:2220))
        (PORT d[0] (3879:3879:3879) (3729:3729:3729))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a333\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a333\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a333\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a307\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1926:1926:1926) (1840:1840:1840))
        (PORT clk (2267:2267:2267) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a307\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7622:7622:7622) (7506:7506:7506))
        (PORT d[1] (3834:3834:3834) (3749:3749:3749))
        (PORT d[2] (6699:6699:6699) (6534:6534:6534))
        (PORT d[3] (6620:6620:6620) (6508:6508:6508))
        (PORT d[4] (6777:6777:6777) (6582:6582:6582))
        (PORT d[5] (5827:5827:5827) (5683:5683:5683))
        (PORT d[6] (7952:7952:7952) (7623:7623:7623))
        (PORT d[7] (2256:2256:2256) (2191:2191:2191))
        (PORT d[8] (3438:3438:3438) (3421:3421:3421))
        (PORT d[9] (7196:7196:7196) (6914:6914:6914))
        (PORT d[10] (4804:4804:4804) (4553:4553:4553))
        (PORT d[11] (1945:1945:1945) (1907:1907:1907))
        (PORT d[12] (4491:4491:4491) (4334:4334:4334))
        (PORT clk (2264:2264:2264) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a307\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2152:2152:2152) (2008:2008:2008))
        (PORT clk (2264:2264:2264) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a307\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2299:2299:2299))
        (PORT d[0] (2695:2695:2695) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a307\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a307\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2300:2300:2300))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a307\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a307\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a307\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3816:3816:3816) (3834:3834:3834))
        (PORT d[1] (5163:5163:5163) (5103:5103:5103))
        (PORT d[2] (8050:8050:8050) (7748:7748:7748))
        (PORT d[3] (9027:9027:9027) (8768:8768:8768))
        (PORT d[4] (5586:5586:5586) (5312:5312:5312))
        (PORT d[5] (2708:2708:2708) (2689:2689:2689))
        (PORT d[6] (3616:3616:3616) (3415:3415:3415))
        (PORT d[7] (4634:4634:4634) (4680:4680:4680))
        (PORT d[8] (9975:9975:9975) (9737:9737:9737))
        (PORT d[9] (9266:9266:9266) (9085:9085:9085))
        (PORT d[10] (7841:7841:7841) (7693:7693:7693))
        (PORT d[11] (5006:5006:5006) (4964:4964:4964))
        (PORT d[12] (9110:9110:9110) (8876:8876:8876))
        (PORT clk (2225:2225:2225) (2218:2218:2218))
        (PORT ena (4193:4193:4193) (4019:4019:4019))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a307\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2218:2218:2218))
        (PORT d[0] (4193:4193:4193) (4019:4019:4019))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a307\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a307\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a307\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a281\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2100:2100:2100) (1997:1997:1997))
        (PORT clk (2255:2255:2255) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a281\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7284:7284:7284) (7170:7170:7170))
        (PORT d[1] (3510:3510:3510) (3441:3441:3441))
        (PORT d[2] (6051:6051:6051) (5908:5908:5908))
        (PORT d[3] (6262:6262:6262) (6153:6153:6153))
        (PORT d[4] (6450:6450:6450) (6263:6263:6263))
        (PORT d[5] (5515:5515:5515) (5385:5385:5385))
        (PORT d[6] (7629:7629:7629) (7310:7310:7310))
        (PORT d[7] (4108:4108:4108) (3969:3969:3969))
        (PORT d[8] (3047:3047:3047) (3037:3037:3037))
        (PORT d[9] (6872:6872:6872) (6607:6607:6607))
        (PORT d[10] (4480:4480:4480) (4241:4241:4241))
        (PORT d[11] (4206:4206:4206) (4072:4072:4072))
        (PORT d[12] (4191:4191:4191) (4054:4054:4054))
        (PORT clk (2252:2252:2252) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a281\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2480:2480:2480) (2315:2315:2315))
        (PORT clk (2252:2252:2252) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a281\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2286:2286:2286))
        (PORT d[0] (3023:3023:3023) (2869:2869:2869))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a281\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a281\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2287:2287:2287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a281\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a281\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a281\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3516:3516:3516) (3529:3529:3529))
        (PORT d[1] (5507:5507:5507) (5430:5430:5430))
        (PORT d[2] (8371:8371:8371) (8055:8055:8055))
        (PORT d[3] (9370:9370:9370) (9101:9101:9101))
        (PORT d[4] (3873:3873:3873) (3652:3652:3652))
        (PORT d[5] (2997:2997:2997) (2968:2968:2968))
        (PORT d[6] (3290:3290:3290) (3100:3100:3100))
        (PORT d[7] (3289:3289:3289) (3122:3122:3122))
        (PORT d[8] (3890:3890:3890) (3819:3819:3819))
        (PORT d[9] (3374:3374:3374) (3363:3363:3363))
        (PORT d[10] (8499:8499:8499) (8334:8334:8334))
        (PORT d[11] (3981:3981:3981) (3941:3941:3941))
        (PORT d[12] (3783:3783:3783) (3695:3695:3695))
        (PORT clk (2213:2213:2213) (2205:2205:2205))
        (PORT ena (7085:7085:7085) (6835:6835:6835))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a281\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2205:2205:2205))
        (PORT d[0] (7085:7085:7085) (6835:6835:6835))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a281\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a281\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a281\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a255\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2292:2292:2292) (2256:2256:2256))
        (PORT clk (2264:2264:2264) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a255\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6947:6947:6947) (6853:6853:6853))
        (PORT d[1] (4271:4271:4271) (4250:4250:4250))
        (PORT d[2] (7492:7492:7492) (7368:7368:7368))
        (PORT d[3] (7676:7676:7676) (7578:7578:7578))
        (PORT d[4] (6930:6930:6930) (6725:6725:6725))
        (PORT d[5] (6472:6472:6472) (6321:6321:6321))
        (PORT d[6] (8031:8031:8031) (7726:7726:7726))
        (PORT d[7] (6185:6185:6185) (5940:5940:5940))
        (PORT d[8] (3807:3807:3807) (3825:3825:3825))
        (PORT d[9] (7180:7180:7180) (6933:6933:6933))
        (PORT d[10] (7690:7690:7690) (7610:7610:7610))
        (PORT d[11] (3977:3977:3977) (3946:3946:3946))
        (PORT d[12] (7299:7299:7299) (7103:7103:7103))
        (PORT clk (2261:2261:2261) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a255\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3589:3589:3589) (3367:3367:3367))
        (PORT clk (2261:2261:2261) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a255\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2295:2295:2295))
        (PORT d[0] (4132:4132:4132) (3921:3921:3921))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a255\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a255\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2296:2296:2296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a255\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a255\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a255\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9651:9651:9651) (9344:9344:9344))
        (PORT d[1] (4556:4556:4556) (4498:4498:4498))
        (PORT d[2] (9371:9371:9371) (9051:9051:9051))
        (PORT d[3] (10092:10092:10092) (9853:9853:9853))
        (PORT d[4] (10703:10703:10703) (10270:10270:10270))
        (PORT d[5] (2772:2772:2772) (2800:2800:2800))
        (PORT d[6] (4407:4407:4407) (4185:4185:4185))
        (PORT d[7] (4835:4835:4835) (4683:4683:4683))
        (PORT d[8] (11677:11677:11677) (11436:11436:11436))
        (PORT d[9] (4312:4312:4312) (4309:4309:4309))
        (PORT d[10] (10771:10771:10771) (10568:10568:10568))
        (PORT d[11] (4685:4685:4685) (4655:4655:4655))
        (PORT d[12] (4114:4114:4114) (4029:4029:4029))
        (PORT clk (2222:2222:2222) (2214:2214:2214))
        (PORT ena (6570:6570:6570) (6376:6376:6376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a255\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2214:2214:2214))
        (PORT d[0] (6570:6570:6570) (6376:6376:6376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a255\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a255\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a255\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a229\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2000:2000:2000) (1927:1927:1927))
        (PORT clk (2274:2274:2274) (2303:2303:2303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a229\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7928:7928:7928) (7798:7798:7798))
        (PORT d[1] (1968:1968:1968) (1912:1912:1912))
        (PORT d[2] (6719:6719:6719) (6558:6558:6558))
        (PORT d[3] (6866:6866:6866) (6730:6730:6730))
        (PORT d[4] (7101:7101:7101) (6890:6890:6890))
        (PORT d[5] (6144:6144:6144) (5988:5988:5988))
        (PORT d[6] (2110:2110:2110) (2102:2102:2102))
        (PORT d[7] (2236:2236:2236) (2172:2172:2172))
        (PORT d[8] (3433:3433:3433) (3415:3415:3415))
        (PORT d[9] (7479:7479:7479) (7193:7193:7193))
        (PORT d[10] (5147:5147:5147) (4878:4878:4878))
        (PORT d[11] (1918:1918:1918) (1872:1872:1872))
        (PORT d[12] (4590:4590:4590) (4441:4441:4441))
        (PORT clk (2271:2271:2271) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a229\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3276:3276:3276) (3049:3049:3049))
        (PORT clk (2271:2271:2271) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a229\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2303:2303:2303))
        (PORT d[0] (3819:3819:3819) (3603:3603:3603))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a229\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a229\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2304:2304:2304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a229\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a229\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a229\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3813:3813:3813) (3836:3836:3836))
        (PORT d[1] (4606:4606:4606) (4568:4568:4568))
        (PORT d[2] (8065:8065:8065) (7768:7768:7768))
        (PORT d[3] (8680:8680:8680) (8434:8434:8434))
        (PORT d[4] (5271:5271:5271) (5015:5015:5015))
        (PORT d[5] (3514:3514:3514) (3548:3548:3548))
        (PORT d[6] (3928:3928:3928) (3710:3710:3710))
        (PORT d[7] (4357:4357:4357) (4415:4415:4415))
        (PORT d[8] (4266:4266:4266) (4199:4199:4199))
        (PORT d[9] (8995:8995:8995) (8828:8828:8828))
        (PORT d[10] (7812:7812:7812) (7671:7671:7671))
        (PORT d[11] (4694:4694:4694) (4666:4666:4666))
        (PORT d[12] (4149:4149:4149) (4085:4085:4085))
        (PORT clk (2232:2232:2232) (2222:2222:2222))
        (PORT ena (2889:2889:2889) (2772:2772:2772))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a229\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2222:2222:2222))
        (PORT d[0] (2889:2889:2889) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a229\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a229\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a229\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a411\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2323:2323:2323) (2288:2288:2288))
        (PORT clk (2262:2262:2262) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a411\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6907:6907:6907) (6802:6802:6802))
        (PORT d[1] (4585:4585:4585) (4542:4542:4542))
        (PORT d[2] (7492:7492:7492) (7369:7369:7369))
        (PORT d[3] (7356:7356:7356) (7268:7268:7268))
        (PORT d[4] (6927:6927:6927) (6728:6728:6728))
        (PORT d[5] (6122:6122:6122) (5982:5982:5982))
        (PORT d[6] (7985:7985:7985) (7680:7680:7680))
        (PORT d[7] (6153:6153:6153) (5907:5907:5907))
        (PORT d[8] (3482:3482:3482) (3508:3508:3508))
        (PORT d[9] (6895:6895:6895) (6655:6655:6655))
        (PORT d[10] (7674:7674:7674) (7593:7593:7593))
        (PORT d[11] (6363:6363:6363) (6148:6148:6148))
        (PORT d[12] (7324:7324:7324) (7130:7130:7130))
        (PORT clk (2259:2259:2259) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a411\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2944:2944:2944) (2850:2850:2850))
        (PORT clk (2259:2259:2259) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a411\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2289:2289:2289))
        (PORT d[0] (3487:3487:3487) (3404:3404:3404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a411\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a411\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2290:2290:2290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a411\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a411\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a411\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9627:9627:9627) (9321:9321:9321))
        (PORT d[1] (4231:4231:4231) (4177:4177:4177))
        (PORT d[2] (9396:9396:9396) (9076:9076:9076))
        (PORT d[3] (10056:10056:10056) (9809:9809:9809))
        (PORT d[4] (11016:11016:11016) (10571:10571:10571))
        (PORT d[5] (2810:2810:2810) (2836:2836:2836))
        (PORT d[6] (9495:9495:9495) (9241:9241:9241))
        (PORT d[7] (4842:4842:4842) (4691:4691:4691))
        (PORT d[8] (11685:11685:11685) (11444:11444:11444))
        (PORT d[9] (4351:4351:4351) (4349:4349:4349))
        (PORT d[10] (10786:10786:10786) (10583:10583:10583))
        (PORT d[11] (4711:4711:4711) (4680:4680:4680))
        (PORT d[12] (9595:9595:9595) (9360:9360:9360))
        (PORT clk (2220:2220:2220) (2208:2208:2208))
        (PORT ena (6608:6608:6608) (6419:6419:6419))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a411\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2208:2208:2208))
        (PORT d[0] (6608:6608:6608) (6419:6419:6419))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a411\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a411\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a411\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a359\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2359:2359:2359) (2330:2330:2330))
        (PORT clk (2238:2238:2238) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a359\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7684:7684:7684) (7596:7596:7596))
        (PORT d[1] (4436:4436:4436) (4355:4355:4355))
        (PORT d[2] (7122:7122:7122) (7006:7006:7006))
        (PORT d[3] (7037:7037:7037) (6956:6956:6956))
        (PORT d[4] (6621:6621:6621) (6433:6433:6433))
        (PORT d[5] (5803:5803:5803) (5674:5674:5674))
        (PORT d[6] (3083:3083:3083) (3089:3089:3089))
        (PORT d[7] (5841:5841:5841) (5607:5607:5607))
        (PORT d[8] (3391:3391:3391) (3411:3411:3411))
        (PORT d[9] (6582:6582:6582) (6356:6356:6356))
        (PORT d[10] (7057:7057:7057) (7000:7000:7000))
        (PORT d[11] (6031:6031:6031) (5829:5829:5829))
        (PORT d[12] (7029:7029:7029) (6843:6843:6843))
        (PORT clk (2235:2235:2235) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a359\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4012:4012:4012) (3970:3970:3970))
        (PORT clk (2235:2235:2235) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a359\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2270:2270:2270))
        (PORT d[0] (4580:4580:4580) (4549:4549:4549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a359\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a359\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2271:2271:2271))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a359\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a359\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a359\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10035:10035:10035) (9730:9730:9730))
        (PORT d[1] (4439:4439:4439) (4342:4342:4342))
        (PORT d[2] (10036:10036:10036) (9681:9681:9681))
        (PORT d[3] (10695:10695:10695) (10427:10427:10427))
        (PORT d[4] (4895:4895:4895) (4604:4604:4604))
        (PORT d[5] (2783:2783:2783) (2816:2816:2816))
        (PORT d[6] (4191:4191:4191) (4006:4006:4006))
        (PORT d[7] (5187:5187:5187) (5018:5018:5018))
        (PORT d[8] (3979:3979:3979) (3938:3938:3938))
        (PORT d[9] (3735:3735:3735) (3736:3736:3736))
        (PORT d[10] (11132:11132:11132) (10921:10921:10921))
        (PORT d[11] (5373:5373:5373) (5323:5323:5323))
        (PORT d[12] (4123:4123:4123) (4046:4046:4046))
        (PORT clk (2196:2196:2196) (2189:2189:2189))
        (PORT ena (5949:5949:5949) (5782:5782:5782))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a359\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2189:2189:2189))
        (PORT d[0] (5949:5949:5949) (5782:5782:5782))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a359\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a359\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a359\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a150\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2618:2618:2618) (2663:2663:2663))
        (PORT clk (2235:2235:2235) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a150\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6660:6660:6660) (6555:6555:6555))
        (PORT d[1] (4893:4893:4893) (4793:4793:4793))
        (PORT d[2] (4546:4546:4546) (4551:4551:4551))
        (PORT d[3] (6373:6373:6373) (6339:6339:6339))
        (PORT d[4] (5931:5931:5931) (5946:5946:5946))
        (PORT d[5] (6728:6728:6728) (6673:6673:6673))
        (PORT d[6] (7751:7751:7751) (7548:7548:7548))
        (PORT d[7] (6466:6466:6466) (6377:6377:6377))
        (PORT d[8] (5873:5873:5873) (5806:5806:5806))
        (PORT d[9] (4915:4915:4915) (4754:4754:4754))
        (PORT d[10] (6040:6040:6040) (5683:5683:5683))
        (PORT d[11] (5271:5271:5271) (5317:5317:5317))
        (PORT d[12] (6130:6130:6130) (6032:6032:6032))
        (PORT clk (2232:2232:2232) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a150\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4709:4709:4709) (4404:4404:4404))
        (PORT clk (2232:2232:2232) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a150\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2265:2265:2265))
        (PORT d[0] (5252:5252:5252) (4958:4958:4958))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a150\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a150\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2266:2266:2266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a150\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a150\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a150\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7182:7182:7182) (7056:7056:7056))
        (PORT d[1] (6224:6224:6224) (6129:6129:6129))
        (PORT d[2] (8730:8730:8730) (8481:8481:8481))
        (PORT d[3] (8276:8276:8276) (8156:8156:8156))
        (PORT d[4] (5023:5023:5023) (5055:5055:5055))
        (PORT d[5] (4635:4635:4635) (4702:4702:4702))
        (PORT d[6] (8031:8031:8031) (7905:7905:7905))
        (PORT d[7] (5579:5579:5579) (5699:5699:5699))
        (PORT d[8] (8173:8173:8173) (7919:7919:7919))
        (PORT d[9] (7907:7907:7907) (7748:7748:7748))
        (PORT d[10] (7762:7762:7762) (7748:7748:7748))
        (PORT d[11] (6788:6788:6788) (6488:6488:6488))
        (PORT d[12] (7393:7393:7393) (7170:7170:7170))
        (PORT clk (2193:2193:2193) (2184:2184:2184))
        (PORT ena (4316:4316:4316) (4270:4270:4270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a150\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2184:2184:2184))
        (PORT d[0] (4316:4316:4316) (4270:4270:4270))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a150\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a150\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a150\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a72\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2603:2603:2603) (2650:2650:2650))
        (PORT clk (2234:2234:2234) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a72\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6955:6955:6955) (6850:6850:6850))
        (PORT d[1] (4898:4898:4898) (4787:4787:4787))
        (PORT d[2] (4541:4541:4541) (4539:4539:4539))
        (PORT d[3] (6344:6344:6344) (6310:6310:6310))
        (PORT d[4] (6272:6272:6272) (6277:6277:6277))
        (PORT d[5] (7021:7021:7021) (6953:6953:6953))
        (PORT d[6] (7747:7747:7747) (7539:7539:7539))
        (PORT d[7] (6770:6770:6770) (6659:6659:6659))
        (PORT d[8] (5519:5519:5519) (5453:5453:5453))
        (PORT d[9] (5566:5566:5566) (5392:5392:5392))
        (PORT d[10] (5188:5188:5188) (4884:4884:4884))
        (PORT d[11] (5803:5803:5803) (5822:5822:5822))
        (PORT d[12] (6349:6349:6349) (6222:6222:6222))
        (PORT clk (2231:2231:2231) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a72\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4134:4134:4134) (3961:3961:3961))
        (PORT clk (2231:2231:2231) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a72\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2266:2266:2266))
        (PORT d[0] (4677:4677:4677) (4515:4515:4515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a72\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a72\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2267:2267:2267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a72\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a72\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a72\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7506:7506:7506) (7370:7370:7370))
        (PORT d[1] (6225:6225:6225) (6126:6126:6126))
        (PORT d[2] (9055:9055:9055) (8797:8797:8797))
        (PORT d[3] (8626:8626:8626) (8501:8501:8501))
        (PORT d[4] (5289:5289:5289) (5300:5300:5300))
        (PORT d[5] (4971:4971:4971) (5030:5030:5030))
        (PORT d[6] (6516:6516:6516) (6231:6231:6231))
        (PORT d[7] (5929:5929:5929) (6046:6046:6046))
        (PORT d[8] (7275:7275:7275) (7071:7071:7071))
        (PORT d[9] (8240:8240:8240) (8069:8069:8069))
        (PORT d[10] (8025:8025:8025) (7988:7988:7988))
        (PORT d[11] (6817:6817:6817) (6523:6523:6523))
        (PORT d[12] (5872:5872:5872) (5849:5849:5849))
        (PORT clk (2192:2192:2192) (2185:2185:2185))
        (PORT ena (3974:3974:3974) (3930:3930:3930))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a72\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2185:2185:2185))
        (PORT d[0] (3974:3974:3974) (3930:3930:3930))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a72\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a72\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a72\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a20\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2854:2854:2854) (2897:2897:2897))
        (PORT clk (2208:2208:2208) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a20\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7372:7372:7372) (7302:7302:7302))
        (PORT d[1] (5905:5905:5905) (5779:5779:5779))
        (PORT d[2] (5261:5261:5261) (5261:5261:5261))
        (PORT d[3] (7433:7433:7433) (7402:7402:7402))
        (PORT d[4] (5443:5443:5443) (5407:5407:5407))
        (PORT d[5] (12065:12065:12065) (11461:11461:11461))
        (PORT d[6] (9056:9056:9056) (8830:8830:8830))
        (PORT d[7] (6449:6449:6449) (6356:6356:6356))
        (PORT d[8] (5768:5768:5768) (5656:5656:5656))
        (PORT d[9] (5011:5011:5011) (4870:4870:4870))
        (PORT d[10] (6979:6979:6979) (6507:6507:6507))
        (PORT d[11] (6012:6012:6012) (5957:5957:5957))
        (PORT d[12] (6931:6931:6931) (6790:6790:6790))
        (PORT clk (2205:2205:2205) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a20\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6072:6072:6072) (5646:5646:5646))
        (PORT clk (2205:2205:2205) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a20\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2237:2237:2237))
        (PORT d[0] (6615:6615:6615) (6200:6200:6200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a20\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a20\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2238:2238:2238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a20\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a20\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a20\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6727:6727:6727) (6567:6567:6567))
        (PORT d[1] (7562:7562:7562) (7434:7434:7434))
        (PORT d[2] (8177:8177:8177) (7954:7954:7954))
        (PORT d[3] (7786:7786:7786) (7678:7678:7678))
        (PORT d[4] (4583:4583:4583) (4596:4596:4596))
        (PORT d[5] (4524:4524:4524) (4556:4556:4556))
        (PORT d[6] (8634:8634:8634) (8156:8156:8156))
        (PORT d[7] (5779:5779:5779) (5849:5849:5849))
        (PORT d[8] (7964:7964:7964) (7765:7765:7765))
        (PORT d[9] (8357:8357:8357) (8242:8242:8242))
        (PORT d[10] (6838:6838:6838) (6736:6736:6736))
        (PORT d[11] (8406:8406:8406) (8079:8079:8079))
        (PORT d[12] (6666:6666:6666) (6669:6669:6669))
        (PORT clk (2166:2166:2166) (2156:2156:2156))
        (PORT ena (4692:4692:4692) (4659:4659:4659))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a20\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2156:2156:2156))
        (PORT d[0] (4692:4692:4692) (4659:4659:4659))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a20\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a20\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a20\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a384\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2834:2834:2834) (2872:2872:2872))
        (PORT clk (2230:2230:2230) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a384\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7380:7380:7380) (7310:7310:7310))
        (PORT d[1] (4855:4855:4855) (4740:4740:4740))
        (PORT d[2] (5579:5579:5579) (5572:5572:5572))
        (PORT d[3] (7746:7746:7746) (7707:7707:7707))
        (PORT d[4] (5798:5798:5798) (5754:5754:5754))
        (PORT d[5] (11735:11735:11735) (11133:11133:11133))
        (PORT d[6] (9391:9391:9391) (9155:9155:9155))
        (PORT d[7] (6483:6483:6483) (6399:6399:6399))
        (PORT d[8] (5470:5470:5470) (5373:5373:5373))
        (PORT d[9] (5330:5330:5330) (5181:5181:5181))
        (PORT d[10] (7404:7404:7404) (6936:6936:6936))
        (PORT d[11] (4797:4797:4797) (4809:4809:4809))
        (PORT d[12] (7299:7299:7299) (7151:7151:7151))
        (PORT clk (2227:2227:2227) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a384\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4302:4302:4302) (4330:4330:4330))
        (PORT clk (2227:2227:2227) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a384\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2257:2257:2257))
        (PORT d[0] (4845:4845:4845) (4883:4883:4883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a384\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a384\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2258:2258:2258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a384\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a384\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a384\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7389:7389:7389) (7203:7203:7203))
        (PORT d[1] (7916:7916:7916) (7781:7781:7781))
        (PORT d[2] (8477:8477:8477) (8245:8245:8245))
        (PORT d[3] (8134:8134:8134) (8020:8020:8020))
        (PORT d[4] (4954:4954:4954) (4948:4948:4948))
        (PORT d[5] (4605:4605:4605) (4648:4648:4648))
        (PORT d[6] (8934:8934:8934) (8447:8447:8447))
        (PORT d[7] (4740:4740:4740) (4827:4827:4827))
        (PORT d[8] (8637:8637:8637) (8415:8415:8415))
        (PORT d[9] (9075:9075:9075) (8951:8951:8951))
        (PORT d[10] (6992:6992:6992) (6937:6937:6937))
        (PORT d[11] (8723:8723:8723) (8383:8383:8383))
        (PORT d[12] (6986:6986:6986) (6974:6974:6974))
        (PORT clk (2188:2188:2188) (2176:2176:2176))
        (PORT ena (5042:5042:5042) (5000:5000:5000))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a384\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2176:2176:2176))
        (PORT d[0] (5042:5042:5042) (5000:5000:5000))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a384\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a384\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a384\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a332\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2628:2628:2628) (2675:2675:2675))
        (PORT clk (2201:2201:2201) (2230:2230:2230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a332\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7373:7373:7373) (7303:7303:7303))
        (PORT d[1] (5583:5583:5583) (5486:5486:5486))
        (PORT d[2] (5558:5558:5558) (5523:5523:5523))
        (PORT d[3] (7402:7402:7402) (7363:7363:7363))
        (PORT d[4] (5458:5458:5458) (5423:5423:5423))
        (PORT d[5] (12080:12080:12080) (11474:11474:11474))
        (PORT d[6] (9068:9068:9068) (8842:8842:8842))
        (PORT d[7] (6421:6421:6421) (6326:6326:6326))
        (PORT d[8] (5167:5167:5167) (5081:5081:5081))
        (PORT d[9] (5684:5684:5684) (5526:5526:5526))
        (PORT d[10] (7026:7026:7026) (6555:6555:6555))
        (PORT d[11] (6013:6013:6013) (5958:5958:5958))
        (PORT d[12] (6916:6916:6916) (6773:6773:6773))
        (PORT clk (2198:2198:2198) (2226:2226:2226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a332\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6093:6093:6093) (5862:5862:5862))
        (PORT clk (2198:2198:2198) (2226:2226:2226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a332\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2230:2230:2230))
        (PORT d[0] (6665:6665:6665) (6441:6441:6441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a332\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a332\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2231:2231:2231))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a332\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a332\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a332\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6300:6300:6300) (6116:6116:6116))
        (PORT d[1] (7581:7581:7581) (7441:7441:7441))
        (PORT d[2] (8152:8152:8152) (7930:7930:7930))
        (PORT d[3] (7819:7819:7819) (7722:7722:7722))
        (PORT d[4] (4609:4609:4609) (4611:4611:4611))
        (PORT d[5] (4296:4296:4296) (4346:4346:4346))
        (PORT d[6] (8608:8608:8608) (8133:8133:8133))
        (PORT d[7] (5760:5760:5760) (5831:5831:5831))
        (PORT d[8] (8305:8305:8305) (8093:8093:8093))
        (PORT d[9] (8656:8656:8656) (8535:8535:8535))
        (PORT d[10] (6653:6653:6653) (6603:6603:6603))
        (PORT d[11] (8410:8410:8410) (8084:8084:8084))
        (PORT d[12] (6679:6679:6679) (6680:6680:6680))
        (PORT clk (2159:2159:2159) (2149:2149:2149))
        (PORT ena (4706:4706:4706) (4675:4675:4675))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a332\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2149:2149:2149))
        (PORT d[0] (4706:4706:4706) (4675:4675:4675))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a332\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2150:2150:2150))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a332\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2150:2150:2150))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a332\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2150:2150:2150))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a306\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2783:2783:2783) (2789:2789:2789))
        (PORT clk (2239:2239:2239) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a306\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6959:6959:6959) (6844:6844:6844))
        (PORT d[1] (5244:5244:5244) (5138:5138:5138))
        (PORT d[2] (4574:4574:4574) (4572:4572:4572))
        (PORT d[3] (6711:6711:6711) (6661:6661:6661))
        (PORT d[4] (6566:6566:6566) (6541:6541:6541))
        (PORT d[5] (6367:6367:6367) (6324:6324:6324))
        (PORT d[6] (7762:7762:7762) (7550:7550:7550))
        (PORT d[7] (6803:6803:6803) (6706:6706:6706))
        (PORT d[8] (5811:5811:5811) (5736:5736:5736))
        (PORT d[9] (4956:4956:4956) (4798:4798:4798))
        (PORT d[10] (5685:5685:5685) (5336:5336:5336))
        (PORT d[11] (5466:5466:5466) (5490:5490:5490))
        (PORT d[12] (6471:6471:6471) (6357:6357:6357))
        (PORT clk (2236:2236:2236) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a306\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3763:3763:3763) (3748:3748:3748))
        (PORT clk (2236:2236:2236) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a306\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2269:2269:2269))
        (PORT d[0] (4306:4306:4306) (4302:4302:4302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a306\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a306\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2270:2270:2270))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a306\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a306\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a306\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7137:7137:7137) (6999:6999:6999))
        (PORT d[1] (6549:6549:6549) (6439:6439:6439))
        (PORT d[2] (8424:8424:8424) (8186:8186:8186))
        (PORT d[3] (7939:7939:7939) (7830:7830:7830))
        (PORT d[4] (5049:5049:5049) (5089:5089:5089))
        (PORT d[5] (4580:4580:4580) (4646:4646:4646))
        (PORT d[6] (7706:7706:7706) (7596:7596:7596))
        (PORT d[7] (5249:5249:5249) (5382:5382:5382))
        (PORT d[8] (7895:7895:7895) (7651:7651:7651))
        (PORT d[9] (7825:7825:7825) (7665:7665:7665))
        (PORT d[10] (7405:7405:7405) (7396:7396:7396))
        (PORT d[11] (7009:7009:7009) (6689:6689:6689))
        (PORT d[12] (7056:7056:7056) (6854:6854:6854))
        (PORT clk (2197:2197:2197) (2188:2188:2188))
        (PORT ena (4296:4296:4296) (4250:4250:4250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a306\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2188:2188:2188))
        (PORT d[0] (4296:4296:4296) (4250:4250:4250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a306\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a306\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a306\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a280\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2248:2248:2248) (2289:2289:2289))
        (PORT clk (2185:2185:2185) (2214:2214:2214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a280\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7614:7614:7614) (7487:7487:7487))
        (PORT d[1] (4887:4887:4887) (4776:4776:4776))
        (PORT d[2] (4200:4200:4200) (4181:4181:4181))
        (PORT d[3] (7071:7071:7071) (7020:7020:7020))
        (PORT d[4] (7244:7244:7244) (7229:7229:7229))
        (PORT d[5] (6937:6937:6937) (6880:6880:6880))
        (PORT d[6] (8427:8427:8427) (8204:8204:8204))
        (PORT d[7] (7438:7438:7438) (7306:7306:7306))
        (PORT d[8] (6179:6179:6179) (6096:6096:6096))
        (PORT d[9] (4609:4609:4609) (4451:4451:4451))
        (PORT d[10] (5870:5870:5870) (5546:5546:5546))
        (PORT d[11] (4473:4473:4473) (4479:4479:4479))
        (PORT d[12] (5571:5571:5571) (5424:5424:5424))
        (PORT clk (2182:2182:2182) (2210:2210:2210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a280\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4184:4184:4184) (3842:3842:3842))
        (PORT clk (2182:2182:2182) (2210:2210:2210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a280\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2214:2214:2214))
        (PORT d[0] (4727:4727:4727) (4396:4396:4396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a280\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a280\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2215:2215:2215))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a280\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a280\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a280\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5969:5969:5969) (5771:5771:5771))
        (PORT d[1] (6863:6863:6863) (6749:6749:6749))
        (PORT d[2] (7427:7427:7427) (7175:7175:7175))
        (PORT d[3] (6380:6380:6380) (6280:6280:6280))
        (PORT d[4] (5383:5383:5383) (5416:5416:5416))
        (PORT d[5] (5638:5638:5638) (5675:5675:5675))
        (PORT d[6] (7183:7183:7183) (6880:6880:6880))
        (PORT d[7] (5749:5749:5749) (5822:5822:5822))
        (PORT d[8] (7958:7958:7958) (7734:7734:7734))
        (PORT d[9] (6989:6989:6989) (6879:6879:6879))
        (PORT d[10] (6240:6240:6240) (6157:6157:6157))
        (PORT d[11] (7548:7548:7548) (7240:7240:7240))
        (PORT d[12] (6501:6501:6501) (6452:6452:6452))
        (PORT clk (2143:2143:2143) (2133:2133:2133))
        (PORT ena (4336:4336:4336) (4294:4294:4294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a280\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2133:2133:2133))
        (PORT d[0] (4336:4336:4336) (4294:4294:4294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a280\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2134:2134:2134))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a280\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2134:2134:2134))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a280\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2134:2134:2134))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a254\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2774:2774:2774) (2782:2782:2782))
        (PORT clk (2228:2228:2228) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a254\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7313:7313:7313) (7194:7194:7194))
        (PORT d[1] (4868:4868:4868) (4767:4767:4767))
        (PORT d[2] (4529:4529:4529) (4527:4527:4527))
        (PORT d[3] (6352:6352:6352) (6318:6318:6318))
        (PORT d[4] (6613:6613:6613) (6612:6612:6612))
        (PORT d[5] (7022:7022:7022) (6953:6953:6953))
        (PORT d[6] (8055:8055:8055) (7838:7838:7838))
        (PORT d[7] (6745:6745:6745) (6635:6635:6635))
        (PORT d[8] (6235:6235:6235) (6153:6153:6153))
        (PORT d[9] (5599:5599:5599) (5425:5425:5425))
        (PORT d[10] (5222:5222:5222) (4918:4918:4918))
        (PORT d[11] (5518:5518:5518) (5550:5550:5550))
        (PORT d[12] (6423:6423:6423) (6296:6296:6296))
        (PORT clk (2225:2225:2225) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a254\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4869:4869:4869) (4758:4758:4758))
        (PORT clk (2225:2225:2225) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a254\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2262:2262:2262))
        (PORT d[0] (5412:5412:5412) (5312:5312:5312))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a254\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a254\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a254\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a254\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a254\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7474:7474:7474) (7332:7332:7332))
        (PORT d[1] (6206:6206:6206) (6109:6109:6109))
        (PORT d[2] (9067:9067:9067) (8810:8810:8810))
        (PORT d[3] (8638:8638:8638) (8502:8502:8502))
        (PORT d[4] (4689:4689:4689) (4742:4742:4742))
        (PORT d[5] (5249:5249:5249) (5296:5296:5296))
        (PORT d[6] (6524:6524:6524) (6240:6240:6240))
        (PORT d[7] (6242:6242:6242) (6352:6352:6352))
        (PORT d[8] (7265:7265:7265) (7062:7062:7062))
        (PORT d[9] (7375:7375:7375) (7263:7263:7263))
        (PORT d[10] (8037:8037:8037) (8000:8000:8000))
        (PORT d[11] (6857:6857:6857) (6564:6564:6564))
        (PORT d[12] (5912:5912:5912) (5889:5889:5889))
        (PORT clk (2186:2186:2186) (2181:2181:2181))
        (PORT ena (3962:3962:3962) (3919:3919:3919))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a254\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2181:2181:2181))
        (PORT d[0] (3962:3962:3962) (3919:3919:3919))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a254\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a254\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a254\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a228\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2600:2600:2600) (2653:2653:2653))
        (PORT clk (2237:2237:2237) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a228\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6925:6925:6925) (6793:6793:6793))
        (PORT d[1] (4926:4926:4926) (4826:4826:4826))
        (PORT d[2] (4555:4555:4555) (4560:4560:4560))
        (PORT d[3] (6381:6381:6381) (6349:6349:6349))
        (PORT d[4] (6234:6234:6234) (6240:6240:6240))
        (PORT d[5] (6375:6375:6375) (6333:6333:6333))
        (PORT d[6] (7747:7747:7747) (7539:7539:7539))
        (PORT d[7] (6474:6474:6474) (6385:6385:6385))
        (PORT d[8] (5870:5870:5870) (5794:5794:5794))
        (PORT d[9] (5263:5263:5263) (5093:5093:5093))
        (PORT d[10] (5751:5751:5751) (5402:5402:5402))
        (PORT d[11] (5245:5245:5245) (5293:5293:5293))
        (PORT d[12] (6113:6113:6113) (6017:6017:6017))
        (PORT clk (2234:2234:2234) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a228\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5217:5217:5217) (5121:5121:5121))
        (PORT clk (2234:2234:2234) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a228\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2266:2266:2266))
        (PORT d[0] (5780:5780:5780) (5700:5700:5700))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a228\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a228\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2267:2267:2267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a228\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a228\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a228\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7442:7442:7442) (7292:7292:7292))
        (PORT d[1] (6257:6257:6257) (6162:6162:6162))
        (PORT d[2] (8446:8446:8446) (8211:8211:8211))
        (PORT d[3] (8484:8484:8484) (8324:8324:8324))
        (PORT d[4] (4692:4692:4692) (4743:4743:4743))
        (PORT d[5] (4602:4602:4602) (4670:4670:4670))
        (PORT d[6] (7682:7682:7682) (7573:7573:7573))
        (PORT d[7] (5824:5824:5824) (5925:5925:5925))
        (PORT d[8] (7866:7866:7866) (7634:7634:7634))
        (PORT d[9] (7874:7874:7874) (7715:7715:7715))
        (PORT d[10] (7747:7747:7747) (7732:7732:7732))
        (PORT d[11] (7348:7348:7348) (7012:7012:7012))
        (PORT d[12] (5870:5870:5870) (5843:5843:5843))
        (PORT clk (2195:2195:2195) (2185:2185:2185))
        (PORT ena (4302:4302:4302) (4255:4255:4255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a228\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2185:2185:2185))
        (PORT d[0] (4302:4302:4302) (4255:4255:4255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a228\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a228\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a228\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a410\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2926:2926:2926) (2948:2948:2948))
        (PORT clk (2223:2223:2223) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a410\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7628:7628:7628) (7536:7536:7536))
        (PORT d[1] (5586:5586:5586) (5487:5487:5487))
        (PORT d[2] (5234:5234:5234) (5215:5215:5215))
        (PORT d[3] (7081:7081:7081) (7062:7062:7062))
        (PORT d[4] (5481:5481:5481) (5446:5446:5446))
        (PORT d[5] (12393:12393:12393) (11781:11781:11781))
        (PORT d[6] (8729:8729:8729) (8512:8512:8512))
        (PORT d[7] (6436:6436:6436) (6347:6347:6347))
        (PORT d[8] (5460:5460:5460) (5364:5364:5364))
        (PORT d[9] (4990:4990:4990) (4847:4847:4847))
        (PORT d[10] (6699:6699:6699) (6240:6240:6240))
        (PORT d[11] (5957:5957:5957) (5900:5900:5900))
        (PORT d[12] (6640:6640:6640) (6509:6509:6509))
        (PORT clk (2220:2220:2220) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a410\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3499:3499:3499) (3487:3487:3487))
        (PORT clk (2220:2220:2220) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a410\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2252:2252:2252))
        (PORT d[0] (4042:4042:4042) (4041:4041:4041))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a410\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a410\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2253:2253:2253))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a410\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a410\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a410\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6718:6718:6718) (6557:6557:6557))
        (PORT d[1] (7200:7200:7200) (7080:7080:7080))
        (PORT d[2] (8128:8128:8128) (7901:7901:7901))
        (PORT d[3] (7471:7471:7471) (7377:7377:7377))
        (PORT d[4] (4645:4645:4645) (4659:4659:4659))
        (PORT d[5] (3947:3947:3947) (4004:4004:4004))
        (PORT d[6] (8284:8284:8284) (7819:7819:7819))
        (PORT d[7] (5736:5736:5736) (5801:5801:5801))
        (PORT d[8] (7988:7988:7988) (7787:7787:7787))
        (PORT d[9] (8675:8675:8675) (8546:8546:8546))
        (PORT d[10] (6625:6625:6625) (6574:6574:6574))
        (PORT d[11] (8079:8079:8079) (7762:7762:7762))
        (PORT d[12] (6659:6659:6659) (6656:6656:6656))
        (PORT clk (2181:2181:2181) (2171:2171:2171))
        (PORT ena (4654:4654:4654) (4617:4617:4617))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a410\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2171:2171:2171))
        (PORT d[0] (4654:4654:4654) (4617:4617:4617))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a410\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a410\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a410\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a358\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2539:2539:2539) (2549:2549:2549))
        (PORT clk (2207:2207:2207) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a358\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7642:7642:7642) (7512:7512:7512))
        (PORT d[1] (4828:4828:4828) (4720:4720:4720))
        (PORT d[2] (4545:4545:4545) (4542:4542:4542))
        (PORT d[3] (6691:6691:6691) (6645:6645:6645))
        (PORT d[4] (6954:6954:6954) (6945:6945:6945))
        (PORT d[5] (7007:7007:7007) (6947:6947:6947))
        (PORT d[6] (8397:8397:8397) (8172:8172:8172))
        (PORT d[7] (7081:7081:7081) (6959:6959:6959))
        (PORT d[8] (6497:6497:6497) (6402:6402:6402))
        (PORT d[9] (5889:5889:5889) (5701:5701:5701))
        (PORT d[10] (5569:5569:5569) (5257:5257:5257))
        (PORT d[11] (5864:5864:5864) (5888:5888:5888))
        (PORT d[12] (6670:6670:6670) (6529:6529:6529))
        (PORT clk (2204:2204:2204) (2232:2232:2232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a358\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4084:4084:4084) (4057:4057:4057))
        (PORT clk (2204:2204:2204) (2232:2232:2232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a358\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2236:2236:2236))
        (PORT d[0] (4627:4627:4627) (4611:4611:4611))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a358\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a358\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2237:2237:2237))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a358\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a358\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a358\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5989:5989:5989) (5793:5793:5793))
        (PORT d[1] (6843:6843:6843) (6720:6720:6720))
        (PORT d[2] (9387:9387:9387) (9117:9117:9117))
        (PORT d[3] (8960:8960:8960) (8812:8812:8812))
        (PORT d[4] (5061:5061:5061) (5093:5093:5093))
        (PORT d[5] (5583:5583:5583) (5618:5618:5618))
        (PORT d[6] (6861:6861:6861) (6566:6566:6566))
        (PORT d[7] (6560:6560:6560) (6654:6654:6654))
        (PORT d[8] (7603:7603:7603) (7391:7391:7391))
        (PORT d[9] (7042:7042:7042) (6937:6937:6937))
        (PORT d[10] (6456:6456:6456) (6351:6351:6351))
        (PORT d[11] (7196:7196:7196) (6895:6895:6895))
        (PORT d[12] (6723:6723:6723) (6637:6637:6637))
        (PORT clk (2165:2165:2165) (2155:2155:2155))
        (PORT ena (4008:4008:4008) (3975:3975:3975))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a358\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2155:2155:2155))
        (PORT d[0] (4008:4008:4008) (3975:3975:3975))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a358\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2156:2156:2156))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a358\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2156:2156:2156))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a358\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2156:2156:2156))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a175\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2260:2260:2260) (2290:2290:2290))
        (PORT clk (2263:2263:2263) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a175\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10020:10020:10020) (10049:10049:10049))
        (PORT d[1] (4283:4283:4283) (4129:4129:4129))
        (PORT d[2] (4285:4285:4285) (4130:4130:4130))
        (PORT d[3] (6974:6974:6974) (6903:6903:6903))
        (PORT d[4] (5911:5911:5911) (5654:5654:5654))
        (PORT d[5] (4047:4047:4047) (3882:3882:3882))
        (PORT d[6] (6165:6165:6165) (5845:5845:5845))
        (PORT d[7] (9965:9965:9965) (9987:9987:9987))
        (PORT d[8] (4219:4219:4219) (4266:4266:4266))
        (PORT d[9] (6379:6379:6379) (6095:6095:6095))
        (PORT d[10] (5904:5904:5904) (5809:5809:5809))
        (PORT d[11] (5398:5398:5398) (5339:5339:5339))
        (PORT d[12] (5382:5382:5382) (5229:5229:5229))
        (PORT clk (2260:2260:2260) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a175\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4618:4618:4618) (4558:4558:4558))
        (PORT clk (2260:2260:2260) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a175\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2294:2294:2294))
        (PORT d[0] (5161:5161:5161) (5112:5112:5112))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a175\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a175\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2295:2295:2295))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a175\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a175\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a175\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3083:3083:3083) (3069:3069:3069))
        (PORT d[1] (2454:2454:2454) (2340:2340:2340))
        (PORT d[2] (2114:2114:2114) (2109:2109:2109))
        (PORT d[3] (3997:3997:3997) (3942:3942:3942))
        (PORT d[4] (1934:1934:1934) (1857:1857:1857))
        (PORT d[5] (4386:4386:4386) (4388:4388:4388))
        (PORT d[6] (2195:2195:2195) (2095:2095:2095))
        (PORT d[7] (2157:2157:2157) (2052:2052:2052))
        (PORT d[8] (2502:2502:2502) (2432:2432:2432))
        (PORT d[9] (2535:2535:2535) (2448:2448:2448))
        (PORT d[10] (3811:3811:3811) (3654:3654:3654))
        (PORT d[11] (3787:3787:3787) (3709:3709:3709))
        (PORT d[12] (2488:2488:2488) (2392:2392:2392))
        (PORT clk (2221:2221:2221) (2213:2213:2213))
        (PORT ena (4479:4479:4479) (4296:4296:4296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a175\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2213:2213:2213))
        (PORT d[0] (4479:4479:4479) (4296:4296:4296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a175\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a175\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a175\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a123\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1872:1872:1872) (1887:1887:1887))
        (PORT clk (2241:2241:2241) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a123\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10338:10338:10338) (10351:10351:10351))
        (PORT d[1] (3959:3959:3959) (3820:3820:3820))
        (PORT d[2] (3959:3959:3959) (3817:3817:3817))
        (PORT d[3] (3736:3736:3736) (3576:3576:3576))
        (PORT d[4] (3824:3824:3824) (3667:3667:3667))
        (PORT d[5] (4107:4107:4107) (3939:3939:3939))
        (PORT d[6] (6247:6247:6247) (5948:5948:5948))
        (PORT d[7] (3863:3863:3863) (3659:3659:3659))
        (PORT d[8] (4546:4546:4546) (4579:4579:4579))
        (PORT d[9] (6651:6651:6651) (6359:6359:6359))
        (PORT d[10] (6224:6224:6224) (6111:6111:6111))
        (PORT d[11] (4095:4095:4095) (4086:4086:4086))
        (PORT d[12] (5700:5700:5700) (5530:5530:5530))
        (PORT clk (2238:2238:2238) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a123\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4270:4270:4270) (4134:4134:4134))
        (PORT clk (2238:2238:2238) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a123\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2272:2272:2272))
        (PORT d[0] (4813:4813:4813) (4688:4688:4688))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a123\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a123\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2273:2273:2273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a123\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a123\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a123\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2744:2744:2744) (2601:2601:2601))
        (PORT d[1] (2818:2818:2818) (2693:2693:2693))
        (PORT d[2] (2449:2449:2449) (2445:2445:2445))
        (PORT d[3] (3362:3362:3362) (3317:3317:3317))
        (PORT d[4] (1600:1600:1600) (1533:1533:1533))
        (PORT d[5] (4261:4261:4261) (4194:4194:4194))
        (PORT d[6] (1841:1841:1841) (1742:1742:1742))
        (PORT d[7] (1789:1789:1789) (1697:1697:1697))
        (PORT d[8] (2795:2795:2795) (2698:2698:2698))
        (PORT d[9] (2938:2938:2938) (2852:2852:2852))
        (PORT d[10] (4174:4174:4174) (4003:4003:4003))
        (PORT d[11] (3572:3572:3572) (3513:3513:3513))
        (PORT d[12] (2849:2849:2849) (2745:2745:2745))
        (PORT clk (2199:2199:2199) (2191:2191:2191))
        (PORT ena (4185:4185:4185) (4008:4008:4008))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a123\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2191:2191:2191))
        (PORT d[0] (4185:4185:4185) (4008:4008:4008))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a123\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a123\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a123\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a45\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1842:1842:1842) (1841:1841:1841))
        (PORT clk (2241:2241:2241) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a45\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7669:7669:7669) (7569:7569:7569))
        (PORT d[1] (3273:3273:3273) (3156:3156:3156))
        (PORT d[2] (3326:3326:3326) (3197:3197:3197))
        (PORT d[3] (3099:3099:3099) (2960:2960:2960))
        (PORT d[4] (3221:3221:3221) (3102:3102:3102))
        (PORT d[5] (4805:4805:4805) (4624:4624:4624))
        (PORT d[6] (6869:6869:6869) (6547:6547:6547))
        (PORT d[7] (4533:4533:4533) (4321:4321:4321))
        (PORT d[8] (2513:2513:2513) (2538:2538:2538))
        (PORT d[9] (4160:4160:4160) (3952:3952:3952))
        (PORT d[10] (3418:3418:3418) (3274:3274:3274))
        (PORT d[11] (4339:4339:4339) (4300:4300:4300))
        (PORT d[12] (4368:4368:4368) (4219:4219:4219))
        (PORT clk (2238:2238:2238) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a45\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5058:5058:5058) (4792:4792:4792))
        (PORT clk (2238:2238:2238) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a45\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2272:2272:2272))
        (PORT d[0] (5601:5601:5601) (5346:5346:5346))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a45\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a45\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2273:2273:2273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a45\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a45\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a45\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1792:1792:1792) (1705:1705:1705))
        (PORT d[1] (3153:3153:3153) (3022:3022:3022))
        (PORT d[2] (4305:4305:4305) (4102:4102:4102))
        (PORT d[3] (3691:3691:3691) (3517:3517:3517))
        (PORT d[4] (2165:2165:2165) (2060:2060:2060))
        (PORT d[5] (3628:3628:3628) (3569:3569:3569))
        (PORT d[6] (3813:3813:3813) (3661:3661:3661))
        (PORT d[7] (3618:3618:3618) (3640:3640:3640))
        (PORT d[8] (3118:3118:3118) (3009:3009:3009))
        (PORT d[9] (3827:3827:3827) (3798:3798:3798))
        (PORT d[10] (3794:3794:3794) (3801:3801:3801))
        (PORT d[11] (3785:3785:3785) (3621:3621:3621))
        (PORT d[12] (4227:4227:4227) (4157:4157:4157))
        (PORT clk (2199:2199:2199) (2191:2191:2191))
        (PORT ena (4210:4210:4210) (4041:4041:4041))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a45\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2191:2191:2191))
        (PORT d[0] (4210:4210:4210) (4041:4041:4041))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a45\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a45\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a45\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a71\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2213:2213:2213) (2230:2230:2230))
        (PORT clk (2262:2262:2262) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a71\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9715:9715:9715) (9754:9754:9754))
        (PORT d[1] (4253:4253:4253) (4098:4098:4098))
        (PORT d[2] (4283:4283:4283) (4132:4132:4132))
        (PORT d[3] (6676:6676:6676) (6621:6621:6621))
        (PORT d[4] (5616:5616:5616) (5374:5374:5374))
        (PORT d[5] (4069:4069:4069) (3905:3905:3905))
        (PORT d[6] (8798:8798:8798) (8580:8580:8580))
        (PORT d[7] (9738:9738:9738) (9771:9771:9771))
        (PORT d[8] (3929:3929:3929) (3989:3989:3989))
        (PORT d[9] (6002:6002:6002) (5727:5727:5727))
        (PORT d[10] (5933:5933:5933) (5840:5840:5840))
        (PORT d[11] (5390:5390:5390) (5330:5330:5330))
        (PORT d[12] (5407:5407:5407) (5251:5251:5251))
        (PORT clk (2259:2259:2259) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a71\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4205:4205:4205) (3934:3934:3934))
        (PORT clk (2259:2259:2259) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a71\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2290:2290:2290))
        (PORT d[0] (4783:4783:4783) (4508:4508:4508))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a71\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a71\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2291:2291:2291))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a71\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a71\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a71\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3039:3039:3039) (3025:3025:3025))
        (PORT d[1] (2714:2714:2714) (2567:2567:2567))
        (PORT d[2] (2742:2742:2742) (2723:2723:2723))
        (PORT d[3] (3330:3330:3330) (3311:3311:3311))
        (PORT d[4] (1982:1982:1982) (1907:1907:1907))
        (PORT d[5] (3872:3872:3872) (3921:3921:3921))
        (PORT d[6] (2237:2237:2237) (2139:2139:2139))
        (PORT d[7] (5390:5390:5390) (5473:5473:5473))
        (PORT d[8] (2510:2510:2510) (2444:2444:2444))
        (PORT d[9] (2537:2537:2537) (2439:2439:2439))
        (PORT d[10] (3457:3457:3457) (3303:3303:3303))
        (PORT d[11] (3770:3770:3770) (3692:3692:3692))
        (PORT d[12] (2504:2504:2504) (2408:2408:2408))
        (PORT clk (2220:2220:2220) (2209:2209:2209))
        (PORT ena (4205:4205:4205) (4034:4034:4034))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a71\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2209:2209:2209))
        (PORT d[0] (4205:4205:4205) (4034:4034:4034))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a71\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a71\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a71\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a19\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1882:1882:1882) (1888:1888:1888))
        (PORT clk (2258:2258:2258) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a19\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7758:7758:7758) (7676:7676:7676))
        (PORT d[1] (3236:3236:3236) (3120:3120:3120))
        (PORT d[2] (2962:2962:2962) (2859:2859:2859))
        (PORT d[3] (3485:3485:3485) (3344:3344:3344))
        (PORT d[4] (2909:2909:2909) (2810:2810:2810))
        (PORT d[5] (3477:3477:3477) (3336:3336:3336))
        (PORT d[6] (7196:7196:7196) (6859:6859:6859))
        (PORT d[7] (4896:4896:4896) (4680:4680:4680))
        (PORT d[8] (2180:2180:2180) (2216:2216:2216))
        (PORT d[9] (4184:4184:4184) (3978:3978:3978))
        (PORT d[10] (3745:3745:3745) (3586:3586:3586))
        (PORT d[11] (3125:3125:3125) (3018:3018:3018))
        (PORT d[12] (3171:3171:3171) (3064:3064:3064))
        (PORT clk (2255:2255:2255) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a19\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3239:3239:3239) (3002:3002:3002))
        (PORT clk (2255:2255:2255) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a19\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2290:2290:2290))
        (PORT d[0] (3782:3782:3782) (3556:3556:3556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a19\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a19\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2291:2291:2291))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a19\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a19\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a19\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5306:5306:5306) (5068:5068:5068))
        (PORT d[1] (3484:3484:3484) (3340:3340:3340))
        (PORT d[2] (3666:3666:3666) (3493:3493:3493))
        (PORT d[3] (3348:3348:3348) (3188:3188:3188))
        (PORT d[4] (6622:6622:6622) (6588:6588:6588))
        (PORT d[5] (3249:3249:3249) (3199:3199:3199))
        (PORT d[6] (3500:3500:3500) (3363:3363:3363))
        (PORT d[7] (3351:3351:3351) (3391:3391:3391))
        (PORT d[8] (3670:3670:3670) (3661:3661:3661))
        (PORT d[9] (3509:3509:3509) (3498:3498:3498))
        (PORT d[10] (9130:9130:9130) (8940:8940:8940))
        (PORT d[11] (3437:3437:3437) (3293:3293:3293))
        (PORT d[12] (3882:3882:3882) (3829:3829:3829))
        (PORT clk (2216:2216:2216) (2209:2209:2209))
        (PORT ena (4581:4581:4581) (4406:4406:4406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a19\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2209:2209:2209))
        (PORT d[0] (4581:4581:4581) (4406:4406:4406))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a19\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a19\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a19\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a97\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2245:2245:2245) (2276:2276:2276))
        (PORT clk (2274:2274:2274) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a97\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10077:10077:10077) (10154:10154:10154))
        (PORT d[1] (4663:4663:4663) (4511:4511:4511))
        (PORT d[2] (4700:4700:4700) (4551:4551:4551))
        (PORT d[3] (6622:6622:6622) (6547:6547:6547))
        (PORT d[4] (5552:5552:5552) (5296:5296:5296))
        (PORT d[5] (4390:4390:4390) (4215:4215:4215))
        (PORT d[6] (8438:8438:8438) (8237:8237:8237))
        (PORT d[7] (9426:9426:9426) (9469:9469:9469))
        (PORT d[8] (3590:3590:3590) (3660:3660:3660))
        (PORT d[9] (5426:5426:5426) (5197:5197:5197))
        (PORT d[10] (5262:5262:5262) (5182:5182:5182))
        (PORT d[11] (5045:5045:5045) (4996:4996:4996))
        (PORT d[12] (5019:5019:5019) (4868:4868:4868))
        (PORT clk (2271:2271:2271) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a97\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4853:4853:4853) (4786:4786:4786))
        (PORT clk (2271:2271:2271) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a97\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2301:2301:2301))
        (PORT d[0] (5396:5396:5396) (5340:5340:5340))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a97\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a97\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2302:2302:2302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a97\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a97\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a97\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3123:3123:3123) (3119:3119:3119))
        (PORT d[1] (3409:3409:3409) (3266:3266:3266))
        (PORT d[2] (2420:2420:2420) (2417:2417:2417))
        (PORT d[3] (3711:3711:3711) (3675:3675:3675))
        (PORT d[4] (2317:2317:2317) (2232:2232:2232))
        (PORT d[5] (4353:4353:4353) (4357:4357:4357))
        (PORT d[6] (3140:3140:3140) (2994:2994:2994))
        (PORT d[7] (5069:5069:5069) (5168:5168:5168))
        (PORT d[8] (2830:2830:2830) (2751:2751:2751))
        (PORT d[9] (2865:2865:2865) (2755:2755:2755))
        (PORT d[10] (3136:3136:3136) (2988:2988:2988))
        (PORT d[11] (3629:3629:3629) (3567:3567:3567))
        (PORT d[12] (2839:2839:2839) (2730:2730:2730))
        (PORT clk (2232:2232:2232) (2220:2220:2220))
        (PORT ena (4647:4647:4647) (4412:4412:4412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a97\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2220:2220:2220))
        (PORT d[0] (4647:4647:4647) (4412:4412:4412))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a97\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a97\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a97\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a383\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2233:2233:2233) (2265:2265:2265))
        (PORT clk (2277:2277:2277) (2304:2304:2304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a383\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10065:10065:10065) (10112:10112:10112))
        (PORT d[1] (4689:4689:4689) (4537:4537:4537))
        (PORT d[2] (4726:4726:4726) (4578:4578:4578))
        (PORT d[3] (6635:6635:6635) (6558:6558:6558))
        (PORT d[4] (5228:5228:5228) (4991:4991:4991))
        (PORT d[5] (4391:4391:4391) (4216:4216:4216))
        (PORT d[6] (8114:8114:8114) (7933:7933:7933))
        (PORT d[7] (9391:9391:9391) (9435:9435:9435))
        (PORT d[8] (3850:3850:3850) (3907:3907:3907))
        (PORT d[9] (5707:5707:5707) (5458:5458:5458))
        (PORT d[10] (5185:5185:5185) (5108:5108:5108))
        (PORT d[11] (5004:5004:5004) (4954:4954:4954))
        (PORT d[12] (4712:4712:4712) (4567:4567:4567))
        (PORT clk (2274:2274:2274) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a383\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3021:3021:3021) (2963:2963:2963))
        (PORT clk (2274:2274:2274) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a383\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2304:2304:2304))
        (PORT d[0] (3564:3564:3564) (3517:3517:3517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a383\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a383\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2305:2305:2305))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a383\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a383\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a383\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3149:3149:3149) (3145:3145:3145))
        (PORT d[1] (3087:3087:3087) (2962:2962:2962))
        (PORT d[2] (2411:2411:2411) (2406:2406:2406))
        (PORT d[3] (3671:3671:3671) (3633:3633:3633))
        (PORT d[4] (2293:2293:2293) (2209:2209:2209))
        (PORT d[5] (4358:4358:4358) (4362:4362:4362))
        (PORT d[6] (2826:2826:2826) (2700:2700:2700))
        (PORT d[7] (3029:3029:3029) (2875:2875:2875))
        (PORT d[8] (2854:2854:2854) (2779:2779:2779))
        (PORT d[9] (2911:2911:2911) (2799:2799:2799))
        (PORT d[10] (3070:3070:3070) (2924:2924:2924))
        (PORT d[11] (3267:3267:3267) (3085:3085:3085))
        (PORT d[12] (2820:2820:2820) (2713:2713:2713))
        (PORT clk (2235:2235:2235) (2223:2223:2223))
        (PORT ena (4674:4674:4674) (4428:4428:4428))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a383\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2223:2223:2223))
        (PORT d[0] (4674:4674:4674) (4428:4428:4428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a383\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a383\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a383\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a279\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2203:2203:2203) (2220:2220:2220))
        (PORT clk (2249:2249:2249) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a279\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10021:10021:10021) (10044:10044:10044))
        (PORT d[1] (3973:3973:3973) (3829:3829:3829))
        (PORT d[2] (4016:4016:4016) (3884:3884:3884))
        (PORT d[3] (3739:3739:3739) (3590:3590:3590))
        (PORT d[4] (5943:5943:5943) (5687:5687:5687))
        (PORT d[5] (3797:3797:3797) (3642:3642:3642))
        (PORT d[6] (5909:5909:5909) (5614:5614:5614))
        (PORT d[7] (10302:10302:10302) (10303:10303:10303))
        (PORT d[8] (4259:4259:4259) (4306:4306:4306))
        (PORT d[9] (6355:6355:6355) (6072:6072:6072))
        (PORT d[10] (6295:6295:6295) (6191:6191:6191))
        (PORT d[11] (4426:4426:4426) (4432:4432:4432))
        (PORT d[12] (5361:5361:5361) (5203:5203:5203))
        (PORT clk (2246:2246:2246) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a279\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3902:3902:3902) (3652:3652:3652))
        (PORT clk (2246:2246:2246) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a279\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2276:2276:2276))
        (PORT d[0] (4445:4445:4445) (4206:4206:4206))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a279\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a279\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2277:2277:2277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a279\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a279\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a279\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2738:2738:2738) (2725:2725:2725))
        (PORT d[1] (2469:2469:2469) (2355:2355:2355))
        (PORT d[2] (2143:2143:2143) (2150:2150:2150))
        (PORT d[3] (3031:3031:3031) (3009:3009:3009))
        (PORT d[4] (1623:1623:1623) (1560:1560:1560))
        (PORT d[5] (4712:4712:4712) (4701:4701:4701))
        (PORT d[6] (1897:1897:1897) (1801:1801:1801))
        (PORT d[7] (2112:2112:2112) (2008:2008:2008))
        (PORT d[8] (2509:2509:2509) (2424:2424:2424))
        (PORT d[9] (2558:2558:2558) (2478:2478:2478))
        (PORT d[10] (3812:3812:3812) (3655:3655:3655))
        (PORT d[11] (3533:3533:3533) (3468:3468:3468))
        (PORT d[12] (2470:2470:2470) (2376:2376:2376))
        (PORT clk (2207:2207:2207) (2195:2195:2195))
        (PORT ena (3878:3878:3878) (3723:3723:3723))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a279\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2195:2195:2195))
        (PORT d[0] (3878:3878:3878) (3723:3723:3723))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a279\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a279\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a279\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a253\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2217:2217:2217) (2246:2246:2246))
        (PORT clk (2232:2232:2232) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a253\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10335:10335:10335) (10373:10373:10373))
        (PORT d[1] (5720:5720:5720) (5595:5595:5595))
        (PORT d[2] (5723:5723:5723) (5605:5605:5605))
        (PORT d[3] (4838:4838:4838) (4611:4611:4611))
        (PORT d[4] (5698:5698:5698) (5507:5507:5507))
        (PORT d[5] (5404:5404:5404) (5115:5115:5115))
        (PORT d[6] (4731:4731:4731) (4468:4468:4468))
        (PORT d[7] (6897:6897:6897) (6723:6723:6723))
        (PORT d[8] (2850:2850:2850) (2858:2858:2858))
        (PORT d[9] (5450:5450:5450) (5178:5178:5178))
        (PORT d[10] (5331:5331:5331) (5283:5283:5283))
        (PORT d[11] (4437:4437:4437) (4410:4410:4410))
        (PORT d[12] (5666:5666:5666) (5383:5383:5383))
        (PORT clk (2229:2229:2229) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a253\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6350:6350:6350) (6308:6308:6308))
        (PORT clk (2229:2229:2229) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a253\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2263:2263:2263))
        (PORT d[0] (6893:6893:6893) (6862:6862:6862))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a253\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a253\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2264:2264:2264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a253\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a253\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a253\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1146:1146:1146) (1134:1134:1134))
        (PORT d[1] (1102:1102:1102) (1105:1105:1105))
        (PORT d[2] (1085:1085:1085) (1087:1087:1087))
        (PORT d[3] (1444:1444:1444) (1436:1436:1436))
        (PORT d[4] (1182:1182:1182) (1190:1190:1190))
        (PORT d[5] (2800:2800:2800) (2751:2751:2751))
        (PORT d[6] (878:878:878) (904:904:904))
        (PORT d[7] (844:844:844) (871:871:871))
        (PORT d[8] (1186:1186:1186) (1210:1210:1210))
        (PORT d[9] (809:809:809) (824:824:824))
        (PORT d[10] (1056:1056:1056) (1033:1033:1033))
        (PORT d[11] (2264:2264:2264) (2187:2187:2187))
        (PORT d[12] (1316:1316:1316) (1295:1295:1295))
        (PORT clk (2190:2190:2190) (2182:2182:2182))
        (PORT ena (4270:4270:4270) (4145:4145:4145))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a253\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2182:2182:2182))
        (PORT d[0] (4270:4270:4270) (4145:4145:4145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a253\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a253\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a253\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a227\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1864:1864:1864) (1876:1876:1876))
        (PORT clk (2216:2216:2216) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a227\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7691:7691:7691) (7594:7594:7594))
        (PORT d[1] (3561:3561:3561) (3433:3433:3433))
        (PORT d[2] (3653:3653:3653) (3528:3528:3528))
        (PORT d[3] (3998:3998:3998) (3825:3825:3825))
        (PORT d[4] (3865:3865:3865) (3723:3723:3723))
        (PORT d[5] (4437:4437:4437) (4266:4266:4266))
        (PORT d[6] (6568:6568:6568) (6259:6259:6259))
        (PORT d[7] (4223:4223:4223) (4018:4018:4018))
        (PORT d[8] (2800:2800:2800) (2810:2810:2810))
        (PORT d[9] (6646:6646:6646) (6346:6346:6346))
        (PORT d[10] (4052:4052:4052) (3879:3879:3879))
        (PORT d[11] (4028:4028:4028) (4017:4017:4017))
        (PORT d[12] (4315:4315:4315) (4146:4146:4146))
        (PORT clk (2213:2213:2213) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a227\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3936:3936:3936) (3706:3706:3706))
        (PORT clk (2213:2213:2213) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a227\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2244:2244:2244))
        (PORT d[0] (4479:4479:4479) (4260:4260:4260))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a227\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a227\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2245:2245:2245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a227\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a227\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a227\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2429:2429:2429) (2302:2302:2302))
        (PORT d[1] (2815:2815:2815) (2693:2693:2693))
        (PORT d[2] (4298:4298:4298) (4098:4098:4098))
        (PORT d[3] (3688:3688:3688) (3515:3515:3515))
        (PORT d[4] (1589:1589:1589) (1525:1525:1525))
        (PORT d[5] (3984:3984:3984) (3921:3921:3921))
        (PORT d[6] (3834:3834:3834) (3682:3682:3682))
        (PORT d[7] (1849:1849:1849) (1758:1758:1758))
        (PORT d[8] (2806:2806:2806) (2712:2712:2712))
        (PORT d[9] (2890:2890:2890) (2792:2792:2792))
        (PORT d[10] (3745:3745:3745) (3752:3752:3752))
        (PORT d[11] (3592:3592:3592) (3525:3525:3525))
        (PORT d[12] (2795:2795:2795) (2686:2686:2686))
        (PORT clk (2174:2174:2174) (2163:2163:2163))
        (PORT ena (4184:4184:4184) (4012:4012:4012))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a227\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2163:2163:2163))
        (PORT d[0] (4184:4184:4184) (4012:4012:4012))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a227\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a227\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a227\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a148\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2447:2447:2447) (2462:2462:2462))
        (PORT clk (2253:2253:2253) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a148\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4684:4684:4684) (4450:4450:4450))
        (PORT d[1] (6154:6154:6154) (6024:6024:6024))
        (PORT d[2] (4739:4739:4739) (4677:4677:4677))
        (PORT d[3] (6320:6320:6320) (6281:6281:6281))
        (PORT d[4] (4347:4347:4347) (4286:4286:4286))
        (PORT d[5] (6601:6601:6601) (6516:6516:6516))
        (PORT d[6] (7695:7695:7695) (7452:7452:7452))
        (PORT d[7] (4191:4191:4191) (3969:3969:3969))
        (PORT d[8] (5333:5333:5333) (5039:5039:5039))
        (PORT d[9] (4136:4136:4136) (3910:3910:3910))
        (PORT d[10] (4124:4124:4124) (3913:3913:3913))
        (PORT d[11] (5630:5630:5630) (5707:5707:5707))
        (PORT d[12] (4126:4126:4126) (3919:3919:3919))
        (PORT clk (2250:2250:2250) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a148\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4456:4456:4456) (4165:4165:4165))
        (PORT clk (2250:2250:2250) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a148\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2281:2281:2281))
        (PORT d[0] (4999:4999:4999) (4719:4719:4719))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a148\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a148\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2282:2282:2282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a148\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a148\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a148\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7846:7846:7846) (7712:7712:7712))
        (PORT d[1] (5592:5592:5592) (5500:5500:5500))
        (PORT d[2] (5433:5433:5433) (5174:5174:5174))
        (PORT d[3] (7969:7969:7969) (7852:7852:7852))
        (PORT d[4] (7875:7875:7875) (7565:7565:7565))
        (PORT d[5] (4122:4122:4122) (4182:4182:4182))
        (PORT d[6] (5812:5812:5812) (5598:5598:5598))
        (PORT d[7] (4888:4888:4888) (5010:5010:5010))
        (PORT d[8] (5038:5038:5038) (4936:4936:4936))
        (PORT d[9] (5276:5276:5276) (5214:5214:5214))
        (PORT d[10] (5494:5494:5494) (5377:5377:5377))
        (PORT d[11] (5750:5750:5750) (5546:5546:5546))
        (PORT d[12] (5136:5136:5136) (5030:5030:5030))
        (PORT clk (2211:2211:2211) (2200:2200:2200))
        (PORT ena (3890:3890:3890) (3810:3810:3810))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a148\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2200:2200:2200))
        (PORT d[0] (3890:3890:3890) (3810:3810:3810))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a148\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a148\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a148\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a174\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2469:2469:2469) (2483:2483:2483))
        (PORT clk (2244:2244:2244) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a174\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4697:4697:4697) (4470:4470:4470))
        (PORT d[1] (4576:4576:4576) (4351:4351:4351))
        (PORT d[2] (4146:4146:4146) (4115:4115:4115))
        (PORT d[3] (6700:6700:6700) (6653:6653:6653))
        (PORT d[4] (4705:4705:4705) (4629:4629:4629))
        (PORT d[5] (6883:6883:6883) (6787:6787:6787))
        (PORT d[6] (3349:3349:3349) (3307:3307:3307))
        (PORT d[7] (4375:4375:4375) (4121:4121:4121))
        (PORT d[8] (4429:4429:4429) (4197:4197:4197))
        (PORT d[9] (4145:4145:4145) (3920:3920:3920))
        (PORT d[10] (4476:4476:4476) (4249:4249:4249))
        (PORT d[11] (5620:5620:5620) (5696:5696:5696))
        (PORT d[12] (5020:5020:5020) (4774:4774:4774))
        (PORT clk (2241:2241:2241) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a174\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3277:3277:3277) (3210:3210:3210))
        (PORT clk (2241:2241:2241) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a174\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2273:2273:2273))
        (PORT d[0] (3794:3794:3794) (3739:3739:3739))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a174\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a174\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2274:2274:2274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a174\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a174\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a174\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8119:8119:8119) (7971:7971:7971))
        (PORT d[1] (5196:5196:5196) (5100:5100:5100))
        (PORT d[2] (8240:8240:8240) (8026:8026:8026))
        (PORT d[3] (4963:4963:4963) (4824:4824:4824))
        (PORT d[4] (7902:7902:7902) (7594:7594:7594))
        (PORT d[5] (4463:4463:4463) (4515:4515:4515))
        (PORT d[6] (5130:5130:5130) (4940:4940:4940))
        (PORT d[7] (4811:4811:4811) (4931:4931:4931))
        (PORT d[8] (4721:4721:4721) (4631:4631:4631))
        (PORT d[9] (4946:4946:4946) (4895:4895:4895))
        (PORT d[10] (5201:5201:5201) (5102:5102:5102))
        (PORT d[11] (5415:5415:5415) (5219:5219:5219))
        (PORT d[12] (4843:4843:4843) (4749:4749:4749))
        (PORT clk (2202:2202:2202) (2192:2192:2192))
        (PORT ena (4556:4556:4556) (4461:4461:4461))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a174\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2192:2192:2192))
        (PORT d[0] (4556:4556:4556) (4461:4461:4461))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a174\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a174\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a174\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a122\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2505:2505:2505) (2537:2537:2537))
        (PORT clk (2226:2226:2226) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a122\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6980:6980:6980) (6875:6875:6875))
        (PORT d[1] (4868:4868:4868) (4756:4756:4756))
        (PORT d[2] (4554:4554:4554) (4552:4552:4552))
        (PORT d[3] (6355:6355:6355) (6319:6319:6319))
        (PORT d[4] (6246:6246:6246) (6250:6250:6250))
        (PORT d[5] (7048:7048:7048) (6976:6976:6976))
        (PORT d[6] (7761:7761:7761) (7555:7555:7555))
        (PORT d[7] (6757:6757:6757) (6643:6643:6643))
        (PORT d[8] (5891:5891:5891) (5817:5817:5817))
        (PORT d[9] (5590:5590:5590) (5415:5415:5415))
        (PORT d[10] (5165:5165:5165) (4857:4857:4857))
        (PORT d[11] (5495:5495:5495) (5527:5527:5527))
        (PORT d[12] (6399:6399:6399) (6268:6268:6268))
        (PORT clk (2223:2223:2223) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a122\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4378:4378:4378) (4151:4151:4151))
        (PORT clk (2223:2223:2223) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a122\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2256:2256:2256))
        (PORT d[0] (4921:4921:4921) (4705:4705:4705))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a122\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a122\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2257:2257:2257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a122\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a122\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a122\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7505:7505:7505) (7371:7371:7371))
        (PORT d[1] (6197:6197:6197) (6085:6085:6085))
        (PORT d[2] (8774:8774:8774) (8533:8533:8533))
        (PORT d[3] (8890:8890:8890) (8747:8747:8747))
        (PORT d[4] (5288:5288:5288) (5298:5298:5298))
        (PORT d[5] (4938:4938:4938) (4997:4997:4997))
        (PORT d[6] (6502:6502:6502) (6215:6215:6215))
        (PORT d[7] (5928:5928:5928) (6045:6045:6045))
        (PORT d[8] (7177:7177:7177) (6965:6965:6965))
        (PORT d[9] (8239:8239:8239) (8068:8068:8068))
        (PORT d[10] (8090:8090:8090) (8067:8067:8067))
        (PORT d[11] (6834:6834:6834) (6539:6539:6539))
        (PORT d[12] (7378:7378:7378) (7159:7159:7159))
        (PORT clk (2184:2184:2184) (2175:2175:2175))
        (PORT ena (3980:3980:3980) (3936:3936:3936))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a122\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2175:2175:2175))
        (PORT d[0] (3980:3980:3980) (3936:3936:3936))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a122\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a122\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a122\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a200\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2471:2471:2471) (2498:2498:2498))
        (PORT clk (2191:2191:2191) (2222:2222:2222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a200\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7607:7607:7607) (7480:7480:7480))
        (PORT d[1] (4850:4850:4850) (4740:4740:4740))
        (PORT d[2] (4207:4207:4207) (4188:4188:4188))
        (PORT d[3] (7063:7063:7063) (7013:7013:7013))
        (PORT d[4] (6964:6964:6964) (6956:6956:6956))
        (PORT d[5] (6635:6635:6635) (6593:6593:6593))
        (PORT d[6] (8394:8394:8394) (8171:8171:8171))
        (PORT d[7] (7425:7425:7425) (7291:7291:7291))
        (PORT d[8] (4712:4712:4712) (4579:4579:4579))
        (PORT d[9] (4634:4634:4634) (4474:4474:4474))
        (PORT d[10] (5867:5867:5867) (5544:5544:5544))
        (PORT d[11] (4735:4735:4735) (4724:4724:4724))
        (PORT d[12] (7374:7374:7374) (7214:7214:7214))
        (PORT clk (2188:2188:2188) (2218:2218:2218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a200\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4417:4417:4417) (4411:4411:4411))
        (PORT clk (2188:2188:2188) (2218:2218:2218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a200\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2222:2222:2222))
        (PORT d[0] (4994:4994:4994) (4985:4985:4985))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a200\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a200\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2223:2223:2223))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a200\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a200\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a200\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5957:5957:5957) (5761:5761:5761))
        (PORT d[1] (6860:6860:6860) (6737:6737:6737))
        (PORT d[2] (7111:7111:7111) (6863:6863:6863))
        (PORT d[3] (9270:9270:9270) (9119:9119:9119))
        (PORT d[4] (5392:5392:5392) (5423:5423:5423))
        (PORT d[5] (5605:5605:5605) (5642:5642:5642))
        (PORT d[6] (7169:7169:7169) (6864:6864:6864))
        (PORT d[7] (6567:6567:6567) (6662:6662:6662))
        (PORT d[8] (7937:7937:7937) (7712:7712:7712))
        (PORT d[9] (6732:6732:6732) (6632:6632:6632))
        (PORT d[10] (6143:6143:6143) (6055:6055:6055))
        (PORT d[11] (7509:7509:7509) (7201:7201:7201))
        (PORT d[12] (6500:6500:6500) (6451:6451:6451))
        (PORT clk (2149:2149:2149) (2141:2141:2141))
        (PORT ena (4328:4328:4328) (4285:4285:4285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a200\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2141:2141:2141))
        (PORT d[0] (4328:4328:4328) (4285:4285:4285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a200\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2142:2142:2142))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a200\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2142:2142:2142))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a200\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2142:2142:2142))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a44\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2483:2483:2483) (2509:2509:2509))
        (PORT clk (2201:2201:2201) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a44\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7606:7606:7606) (7479:7479:7479))
        (PORT d[1] (4853:4853:4853) (4742:4742:4742))
        (PORT d[2] (4207:4207:4207) (4188:4188:4188))
        (PORT d[3] (6742:6742:6742) (6695:6695:6695))
        (PORT d[4] (6912:6912:6912) (6906:6906:6906))
        (PORT d[5] (6983:6983:6983) (6924:6924:6924))
        (PORT d[6] (8418:8418:8418) (8195:8195:8195))
        (PORT d[7] (5944:5944:5944) (5780:5780:5780))
        (PORT d[8] (6206:6206:6206) (6119:6119:6119))
        (PORT d[9] (4600:4600:4600) (4442:4442:4442))
        (PORT d[10] (5542:5542:5542) (5223:5223:5223))
        (PORT d[11] (4740:4740:4740) (4730:4730:4730))
        (PORT d[12] (7063:7063:7063) (6910:6910:6910))
        (PORT clk (2198:2198:2198) (2229:2229:2229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a44\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4132:4132:4132) (3875:3875:3875))
        (PORT clk (2198:2198:2198) (2229:2229:2229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a44\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2233:2233:2233))
        (PORT d[0] (4675:4675:4675) (4429:4429:4429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a44\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a44\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2234:2234:2234))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a44\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a44\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a44\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6242:6242:6242) (6031:6031:6031))
        (PORT d[1] (6864:6864:6864) (6730:6730:6730))
        (PORT d[2] (9417:9417:9417) (9147:9147:9147))
        (PORT d[3] (6355:6355:6355) (6260:6260:6260))
        (PORT d[4] (5052:5052:5052) (5096:5096:5096))
        (PORT d[5] (5629:5629:5629) (5665:5665:5665))
        (PORT d[6] (6894:6894:6894) (6599:6599:6599))
        (PORT d[7] (4858:4858:4858) (4966:4966:4966))
        (PORT d[8] (7604:7604:7604) (7392:7392:7392))
        (PORT d[9] (7026:7026:7026) (6920:6920:6920))
        (PORT d[10] (6443:6443:6443) (6338:6338:6338))
        (PORT d[11] (7527:7527:7527) (7216:7216:7216))
        (PORT d[12] (6757:6757:6757) (6668:6668:6668))
        (PORT clk (2159:2159:2159) (2152:2152:2152))
        (PORT ena (4009:4009:4009) (3976:3976:3976))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a44\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2152:2152:2152))
        (PORT d[0] (4009:4009:4009) (3976:3976:3976))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a44\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2153:2153:2153))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a44\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2153:2153:2153))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a44\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2153:2153:2153))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a70\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2969:2969:2969) (3028:3028:3028))
        (PORT clk (2244:2244:2244) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a70\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7027:7027:7027) (6933:6933:6933))
        (PORT d[1] (5255:5255:5255) (5168:5168:5168))
        (PORT d[2] (5170:5170:5170) (5151:5151:5151))
        (PORT d[3] (7045:7045:7045) (7000:7000:7000))
        (PORT d[4] (5163:5163:5163) (5151:5151:5151))
        (PORT d[5] (13016:13016:13016) (12367:12367:12367))
        (PORT d[6] (8362:8362:8362) (8151:8151:8151))
        (PORT d[7] (6459:6459:6459) (6362:6362:6362))
        (PORT d[8] (5147:5147:5147) (5062:5062:5062))
        (PORT d[9] (5020:5020:5020) (4878:4878:4878))
        (PORT d[10] (6366:6366:6366) (5917:5917:5917))
        (PORT d[11] (5357:5357:5357) (5312:5312:5312))
        (PORT d[12] (6302:6302:6302) (6176:6176:6176))
        (PORT clk (2241:2241:2241) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a70\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4760:4760:4760) (4577:4577:4577))
        (PORT clk (2241:2241:2241) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a70\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2278:2278:2278))
        (PORT d[0] (5303:5303:5303) (5131:5131:5131))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a70\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a70\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2279:2279:2279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a70\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a70\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a70\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6687:6687:6687) (6518:6518:6518))
        (PORT d[1] (6775:6775:6775) (6656:6656:6656))
        (PORT d[2] (7743:7743:7743) (7519:7519:7519))
        (PORT d[3] (7130:7130:7130) (7039:7039:7039))
        (PORT d[4] (4306:4306:4306) (4338:4338:4338))
        (PORT d[5] (3611:3611:3611) (3674:3674:3674))
        (PORT d[6] (7967:7967:7967) (7507:7507:7507))
        (PORT d[7] (5107:5107:5107) (5207:5207:5207))
        (PORT d[8] (7659:7659:7659) (7468:7468:7468))
        (PORT d[9] (7384:7384:7384) (7300:7300:7300))
        (PORT d[10] (6938:6938:6938) (6871:6871:6871))
        (PORT d[11] (7747:7747:7747) (7440:7440:7440))
        (PORT d[12] (6043:6043:6043) (6071:6071:6071))
        (PORT clk (2202:2202:2202) (2197:2197:2197))
        (PORT ena (4347:4347:4347) (4319:4319:4319))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a70\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2197:2197:2197))
        (PORT d[0] (4347:4347:4347) (4319:4319:4319))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a70\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a70\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a70\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a18\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2747:2747:2747) (2743:2743:2743))
        (PORT clk (2224:2224:2224) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a18\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7280:7280:7280) (7164:7164:7164))
        (PORT d[1] (4855:4855:4855) (4753:4753:4753))
        (PORT d[2] (4560:4560:4560) (4556:4556:4556))
        (PORT d[3] (6403:6403:6403) (6368:6368:6368))
        (PORT d[4] (6570:6570:6570) (6571:6571:6571))
        (PORT d[5] (6666:6666:6666) (6614:6614:6614))
        (PORT d[6] (8077:8077:8077) (7865:7865:7865))
        (PORT d[7] (6249:6249:6249) (6073:6073:6073))
        (PORT d[8] (5892:5892:5892) (5823:5823:5823))
        (PORT d[9] (4595:4595:4595) (4434:4434:4434))
        (PORT d[10] (5223:5223:5223) (4919:4919:4919))
        (PORT d[11] (5519:5519:5519) (5551:5551:5551))
        (PORT d[12] (6682:6682:6682) (6546:6546:6546))
        (PORT clk (2221:2221:2221) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a18\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4782:4782:4782) (4382:4382:4382))
        (PORT clk (2221:2221:2221) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a18\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2258:2258:2258))
        (PORT d[0] (5325:5325:5325) (4936:4936:4936))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a18\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a18\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2259:2259:2259))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a18\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a18\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a18\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7862:7862:7862) (7717:7717:7717))
        (PORT d[1] (6520:6520:6520) (6412:6412:6412))
        (PORT d[2] (9098:9098:9098) (8840:8840:8840))
        (PORT d[3] (8935:8935:8935) (8804:8804:8804))
        (PORT d[4] (4715:4715:4715) (4768:4768:4768))
        (PORT d[5] (5296:5296:5296) (5343:5343:5343))
        (PORT d[6] (6557:6557:6557) (6272:6272:6272))
        (PORT d[7] (6281:6281:6281) (6391:6391:6391))
        (PORT d[8] (7272:7272:7272) (7070:7070:7070))
        (PORT d[9] (7344:7344:7344) (7219:7219:7219))
        (PORT d[10] (8075:8075:8075) (8037:8037:8037))
        (PORT d[11] (6826:6826:6826) (6533:6533:6533))
        (PORT d[12] (5906:5906:5906) (5882:5882:5882))
        (PORT clk (2182:2182:2182) (2177:2177:2177))
        (PORT ena (3960:3960:3960) (3921:3921:3921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a18\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2177:2177:2177))
        (PORT d[0] (3960:3960:3960) (3921:3921:3921))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a18\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a18\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a18\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a96\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2748:2748:2748) (2741:2741:2741))
        (PORT clk (2240:2240:2240) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a96\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6975:6975:6975) (6849:6849:6849))
        (PORT d[1] (5277:5277:5277) (5171:5171:5171))
        (PORT d[2] (4561:4561:4561) (4561:4561:4561))
        (PORT d[3] (6699:6699:6699) (6649:6649:6649))
        (PORT d[4] (6239:6239:6239) (6241:6241:6241))
        (PORT d[5] (6378:6378:6378) (6333:6333:6333))
        (PORT d[6] (7756:7756:7756) (7546:7546:7546))
        (PORT d[7] (6810:6810:6810) (6713:6713:6713))
        (PORT d[8] (5822:5822:5822) (5748:5748:5748))
        (PORT d[9] (5162:5162:5162) (4964:4964:4964))
        (PORT d[10] (5669:5669:5669) (5319:5319:5319))
        (PORT d[11] (5770:5770:5770) (5767:5767:5767))
        (PORT d[12] (6425:6425:6425) (6315:6315:6315))
        (PORT clk (2237:2237:2237) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a96\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3840:3840:3840) (3737:3737:3737))
        (PORT clk (2237:2237:2237) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a96\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2271:2271:2271))
        (PORT d[0] (4383:4383:4383) (4291:4291:4291))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a96\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a96\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2272:2272:2272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a96\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a96\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a96\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7087:7087:7087) (6933:6933:6933))
        (PORT d[1] (6560:6560:6560) (6450:6450:6450))
        (PORT d[2] (8107:8107:8107) (7877:7877:7877))
        (PORT d[3] (8177:8177:8177) (8036:8036:8036))
        (PORT d[4] (5031:5031:5031) (5072:5072:5072))
        (PORT d[5] (4273:4273:4273) (4352:4352:4352))
        (PORT d[6] (7659:7659:7659) (7549:7549:7549))
        (PORT d[7] (5484:5484:5484) (5592:5592:5592))
        (PORT d[8] (8147:8147:8147) (7892:7892:7892))
        (PORT d[9] (7544:7544:7544) (7387:7387:7387))
        (PORT d[10] (7760:7760:7760) (7735:7735:7735))
        (PORT d[11] (7020:7020:7020) (6696:6696:6696))
        (PORT d[12] (6202:6202:6202) (6165:6165:6165))
        (PORT clk (2198:2198:2198) (2190:2190:2190))
        (PORT ena (4297:4297:4297) (4251:4251:4251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a96\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2190:2190:2190))
        (PORT d[0] (4297:4297:4297) (4251:4251:4251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a96\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a96\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a96\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a304\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2502:2502:2502) (2534:2534:2534))
        (PORT clk (2258:2258:2258) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a304\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5004:5004:5004) (4762:4762:4762))
        (PORT d[1] (5587:5587:5587) (5483:5483:5483))
        (PORT d[2] (4467:4467:4467) (4416:4416:4416))
        (PORT d[3] (6475:6475:6475) (6359:6359:6359))
        (PORT d[4] (4656:4656:4656) (4571:4571:4571))
        (PORT d[5] (6278:6278:6278) (6193:6193:6193))
        (PORT d[6] (7651:7651:7651) (7387:7387:7387))
        (PORT d[7] (4511:4511:4511) (4272:4272:4272))
        (PORT d[8] (5019:5019:5019) (4739:4739:4739))
        (PORT d[9] (4715:4715:4715) (4456:4456:4456))
        (PORT d[10] (4745:4745:4745) (4497:4497:4497))
        (PORT d[11] (5937:5937:5937) (5997:5997:5997))
        (PORT d[12] (4447:4447:4447) (4214:4214:4214))
        (PORT clk (2255:2255:2255) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a304\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3677:3677:3677) (3604:3604:3604))
        (PORT clk (2255:2255:2255) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a304\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2288:2288:2288))
        (PORT d[0] (4220:4220:4220) (4158:4158:4158))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a304\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a304\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2289:2289:2289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a304\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a304\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a304\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7745:7745:7745) (7590:7590:7590))
        (PORT d[1] (5888:5888:5888) (5778:5778:5778))
        (PORT d[2] (7884:7884:7884) (7679:7679:7679))
        (PORT d[3] (7923:7923:7923) (7783:7783:7783))
        (PORT d[4] (7553:7553:7553) (7241:7241:7241))
        (PORT d[5] (4095:4095:4095) (4146:4146:4146))
        (PORT d[6] (5791:5791:5791) (5577:5577:5577))
        (PORT d[7] (5212:5212:5212) (5326:5326:5326))
        (PORT d[8] (5331:5331:5331) (5207:5207:5207))
        (PORT d[9] (5610:5610:5610) (5534:5534:5534))
        (PORT d[10] (5573:5573:5573) (5455:5455:5455))
        (PORT d[11] (6291:6291:6291) (6039:6039:6039))
        (PORT d[12] (5464:5464:5464) (5343:5343:5343))
        (PORT clk (2216:2216:2216) (2207:2207:2207))
        (PORT ena (4233:4233:4233) (4146:4146:4146))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a304\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2207:2207:2207))
        (PORT d[0] (4233:4233:4233) (4146:4146:4146))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a304\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a304\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a304\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a278\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2386:2386:2386) (2353:2353:2353))
        (PORT clk (2201:2201:2201) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a278\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7922:7922:7922) (7783:7783:7783))
        (PORT d[1] (4894:4894:4894) (4786:4786:4786))
        (PORT d[2] (4141:4141:4141) (4107:4107:4107))
        (PORT d[3] (7395:7395:7395) (7337:7337:7337))
        (PORT d[4] (7301:7301:7301) (7285:7285:7285))
        (PORT d[5] (6958:6958:6958) (6901:6901:6901))
        (PORT d[6] (2884:2884:2884) (2928:2928:2928))
        (PORT d[7] (7741:7741:7741) (7590:7590:7590))
        (PORT d[8] (4433:4433:4433) (4314:4314:4314))
        (PORT d[9] (4988:4988:4988) (4822:4822:4822))
        (PORT d[10] (6229:6229:6229) (5905:5905:5905))
        (PORT d[11] (4432:4432:4432) (4438:4438:4438))
        (PORT d[12] (7366:7366:7366) (7210:7210:7210))
        (PORT clk (2198:2198:2198) (2229:2229:2229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a278\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3808:3808:3808) (3565:3565:3565))
        (PORT clk (2198:2198:2198) (2229:2229:2229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a278\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2233:2233:2233))
        (PORT d[0] (4376:4376:4376) (4145:4145:4145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a278\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a278\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2234:2234:2234))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a278\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a278\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a278\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6265:6265:6265) (6058:6058:6058))
        (PORT d[1] (7189:7189:7189) (7045:7045:7045))
        (PORT d[2] (7451:7451:7451) (7204:7204:7204))
        (PORT d[3] (6407:6407:6407) (6305:6305:6305))
        (PORT d[4] (5392:5392:5392) (5426:5426:5426))
        (PORT d[5] (5955:5955:5955) (5979:5979:5979))
        (PORT d[6] (7479:7479:7479) (7158:7158:7158))
        (PORT d[7] (5690:5690:5690) (5754:5754:5754))
        (PORT d[8] (4887:4887:4887) (4940:4940:4940))
        (PORT d[9] (7068:7068:7068) (6958:6958:6958))
        (PORT d[10] (6238:6238:6238) (6157:6157:6157))
        (PORT d[11] (7479:7479:7479) (7163:7163:7163))
        (PORT d[12] (6827:6827:6827) (6766:6766:6766))
        (PORT clk (2159:2159:2159) (2152:2152:2152))
        (PORT ena (4344:4344:4344) (4293:4293:4293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a278\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2152:2152:2152))
        (PORT d[0] (4344:4344:4344) (4293:4293:4293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a278\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2153:2153:2153))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a278\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2153:2153:2153))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a278\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2153:2153:2153))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a252\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2854:2854:2854) (2857:2857:2857))
        (PORT clk (2217:2217:2217) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a252\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7640:7640:7640) (7549:7549:7549))
        (PORT d[1] (5575:5575:5575) (5477:5477:5477))
        (PORT d[2] (4909:4909:4909) (4919:4919:4919))
        (PORT d[3] (7061:7061:7061) (7035:7035:7035))
        (PORT d[4] (5134:5134:5134) (5120:5120:5120))
        (PORT d[5] (12122:12122:12122) (11518:11518:11518))
        (PORT d[6] (8768:8768:8768) (8552:8552:8552))
        (PORT d[7] (6462:6462:6462) (6371:6371:6371))
        (PORT d[8] (5767:5767:5767) (5655:5655:5655))
        (PORT d[9] (4979:4979:4979) (4838:4838:4838))
        (PORT d[10] (6667:6667:6667) (6209:6209:6209))
        (PORT d[11] (6004:6004:6004) (5948:5948:5948))
        (PORT d[12] (6641:6641:6641) (6510:6510:6510))
        (PORT clk (2214:2214:2214) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a252\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5149:5149:5149) (5032:5032:5032))
        (PORT clk (2214:2214:2214) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a252\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2249:2249:2249))
        (PORT d[0] (5698:5698:5698) (5578:5578:5578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a252\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a252\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2250:2250:2250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a252\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a252\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a252\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6726:6726:6726) (6566:6566:6566))
        (PORT d[1] (7546:7546:7546) (7415:7415:7415))
        (PORT d[2] (8170:8170:8170) (7946:7946:7946))
        (PORT d[3] (7811:7811:7811) (7711:7711:7711))
        (PORT d[4] (4313:4313:4313) (4336:4336:4336))
        (PORT d[5] (4265:4265:4265) (4311:4311:4311))
        (PORT d[6] (8268:8268:8268) (7801:7801:7801))
        (PORT d[7] (4503:4503:4503) (4597:4597:4597))
        (PORT d[8] (7989:7989:7989) (7788:7788:7788))
        (PORT d[9] (8387:8387:8387) (8273:8273:8273))
        (PORT d[10] (6560:6560:6560) (6484:6484:6484))
        (PORT d[11] (8375:8375:8375) (8043:8043:8043))
        (PORT d[12] (6352:6352:6352) (6364:6364:6364))
        (PORT clk (2175:2175:2175) (2168:2168:2168))
        (PORT ena (4675:4675:4675) (4635:4635:4635))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a252\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2168:2168:2168))
        (PORT d[0] (4675:4675:4675) (4635:4635:4635))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a252\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a252\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a252\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a226\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2547:2547:2547) (2570:2570:2570))
        (PORT clk (2256:2256:2256) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a226\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4980:4980:4980) (4743:4743:4743))
        (PORT d[1] (5841:5841:5841) (5729:5729:5729))
        (PORT d[2] (4159:4159:4159) (4115:4115:4115))
        (PORT d[3] (6354:6354:6354) (6314:6314:6314))
        (PORT d[4] (4950:4950:4950) (4838:4838:4838))
        (PORT d[5] (6578:6578:6578) (6490:6490:6490))
        (PORT d[6] (7357:7357:7357) (7126:7126:7126))
        (PORT d[7] (4175:4175:4175) (3954:3954:3954))
        (PORT d[8] (5654:5654:5654) (5341:5341:5341))
        (PORT d[9] (4144:4144:4144) (3919:3919:3919))
        (PORT d[10] (4792:4792:4792) (4543:4543:4543))
        (PORT d[11] (5671:5671:5671) (5748:5748:5748))
        (PORT d[12] (5024:5024:5024) (4772:4772:4772))
        (PORT clk (2253:2253:2253) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a226\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5927:5927:5927) (5835:5835:5835))
        (PORT clk (2253:2253:2253) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a226\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2285:2285:2285))
        (PORT d[0] (6470:6470:6470) (6389:6389:6389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a226\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a226\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a226\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a226\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a226\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7800:7800:7800) (7664:7664:7664))
        (PORT d[1] (5600:5600:5600) (5506:5506:5506))
        (PORT d[2] (7907:7907:7907) (7703:7703:7703))
        (PORT d[3] (7901:7901:7901) (7785:7785:7785))
        (PORT d[4] (7508:7508:7508) (7196:7196:7196))
        (PORT d[5] (3842:3842:3842) (3904:3904:3904))
        (PORT d[6] (5514:5514:5514) (5309:5309:5309))
        (PORT d[7] (4866:4866:4866) (4988:4988:4988))
        (PORT d[8] (5012:5012:5012) (4913:4913:4913))
        (PORT d[9] (5595:5595:5595) (5519:5519:5519))
        (PORT d[10] (5234:5234:5234) (5136:5136:5136))
        (PORT d[11] (6044:6044:6044) (5823:5823:5823))
        (PORT d[12] (5502:5502:5502) (5377:5377:5377))
        (PORT clk (2214:2214:2214) (2204:2204:2204))
        (PORT ena (4229:4229:4229) (4146:4146:4146))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a226\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2204:2204:2204))
        (PORT d[0] (4229:4229:4229) (4146:4146:4146))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a226\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a226\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a226\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a408\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2861:2861:2861) (2897:2897:2897))
        (PORT clk (2230:2230:2230) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a408\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7347:7347:7347) (7269:7269:7269))
        (PORT d[1] (5471:5471:5471) (5325:5325:5325))
        (PORT d[2] (4953:4953:4953) (4960:4960:4960))
        (PORT d[3] (7054:7054:7054) (7027:7027:7027))
        (PORT d[4] (5480:5480:5480) (5445:5445:5445))
        (PORT d[5] (12419:12419:12419) (11805:11805:11805))
        (PORT d[6] (8715:8715:8715) (8496:8496:8496))
        (PORT d[7] (6765:6765:6765) (6658:6658:6658))
        (PORT d[8] (5459:5459:5459) (5363:5363:5363))
        (PORT d[9] (4894:4894:4894) (4742:4742:4742))
        (PORT d[10] (6666:6666:6666) (6207:6207:6207))
        (PORT d[11] (5676:5676:5676) (5630:5630:5630))
        (PORT d[12] (6600:6600:6600) (6467:6467:6467))
        (PORT clk (2227:2227:2227) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a408\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3492:3492:3492) (3486:3486:3486))
        (PORT clk (2227:2227:2227) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a408\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2257:2257:2257))
        (PORT d[0] (4034:4034:4034) (4040:4040:4040))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a408\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a408\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2258:2258:2258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a408\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a408\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a408\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3686:3686:3686) (3659:3659:3659))
        (PORT d[1] (7234:7234:7234) (7103:7103:7103))
        (PORT d[2] (5082:5082:5082) (5040:5040:5040))
        (PORT d[3] (7134:7134:7134) (7054:7054:7054))
        (PORT d[4] (4638:4638:4638) (4648:4648:4648))
        (PORT d[5] (3947:3947:3947) (4003:4003:4003))
        (PORT d[6] (8308:8308:8308) (7842:7842:7842))
        (PORT d[7] (5430:5430:5430) (5517:5517:5517))
        (PORT d[8] (7974:7974:7974) (7771:7771:7771))
        (PORT d[9] (8306:8306:8306) (8190:8190:8190))
        (PORT d[10] (6664:6664:6664) (6612:6612:6612))
        (PORT d[11] (8079:8079:8079) (7761:7761:7761))
        (PORT d[12] (6368:6368:6368) (6386:6386:6386))
        (PORT clk (2188:2188:2188) (2176:2176:2176))
        (PORT ena (4371:4371:4371) (4349:4349:4349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a408\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2176:2176:2176))
        (PORT d[0] (4371:4371:4371) (4349:4349:4349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a408\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a408\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a408\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a356\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2939:2939:2939) (3000:3000:3000))
        (PORT clk (2235:2235:2235) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a356\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7354:7354:7354) (7283:7283:7283))
        (PORT d[1] (5570:5570:5570) (5474:5474:5474))
        (PORT d[2] (4914:4914:4914) (4920:4920:4920))
        (PORT d[3] (7099:7099:7099) (7077:7077:7077))
        (PORT d[4] (5448:5448:5448) (5414:5414:5414))
        (PORT d[5] (12402:12402:12402) (11791:11791:11791))
        (PORT d[6] (8414:8414:8414) (8202:8202:8202))
        (PORT d[7] (6476:6476:6476) (6382:6382:6382))
        (PORT d[8] (5452:5452:5452) (5356:5356:5356))
        (PORT d[9] (5028:5028:5028) (4885:4885:4885))
        (PORT d[10] (6644:6644:6644) (6183:6183:6183))
        (PORT d[11] (5675:5675:5675) (5629:5629:5629))
        (PORT d[12] (6580:6580:6580) (6437:6437:6437))
        (PORT clk (2232:2232:2232) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a356\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3965:3965:3965) (3890:3890:3890))
        (PORT clk (2232:2232:2232) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a356\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2267:2267:2267))
        (PORT d[0] (4508:4508:4508) (4444:4444:4444))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a356\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a356\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2268:2268:2268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a356\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a356\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a356\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6697:6697:6697) (6531:6531:6531))
        (PORT d[1] (7216:7216:7216) (7095:7095:7095))
        (PORT d[2] (7851:7851:7851) (7642:7642:7642))
        (PORT d[3] (7462:7462:7462) (7366:7366:7366))
        (PORT d[4] (4638:4638:4638) (4650:4650:4650))
        (PORT d[5] (3575:3575:3575) (3645:3645:3645))
        (PORT d[6] (8309:8309:8309) (7842:7842:7842))
        (PORT d[7] (5449:5449:5449) (5534:5534:5534))
        (PORT d[8] (7660:7660:7660) (7470:7470:7470))
        (PORT d[9] (8008:8008:8008) (7902:7902:7902))
        (PORT d[10] (6611:6611:6611) (6532:6532:6532))
        (PORT d[11] (8325:8325:8325) (7989:7989:7989))
        (PORT d[12] (6353:6353:6353) (6371:6371:6371))
        (PORT clk (2193:2193:2193) (2186:2186:2186))
        (PORT ena (4357:4357:4357) (4334:4334:4334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a356\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2186:2186:2186))
        (PORT d[0] (4357:4357:4357) (4334:4334:4334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a356\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a356\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a356\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a382\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2553:2553:2553) (2579:2579:2579))
        (PORT clk (2217:2217:2217) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a382\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7429:7429:7429) (7360:7360:7360))
        (PORT d[1] (6146:6146:6146) (6006:6006:6006))
        (PORT d[2] (5570:5570:5570) (5563:5563:5563))
        (PORT d[3] (7696:7696:7696) (7645:7645:7645))
        (PORT d[4] (5467:5467:5467) (5435:5435:5435))
        (PORT d[5] (11720:11720:11720) (11121:11121:11121))
        (PORT d[6] (9099:9099:9099) (8873:8873:8873))
        (PORT d[7] (6443:6443:6443) (6358:6358:6358))
        (PORT d[8] (5494:5494:5494) (5396:5396:5396))
        (PORT d[9] (5675:5675:5675) (5513:5513:5513))
        (PORT d[10] (6978:6978:6978) (6509:6509:6509))
        (PORT d[11] (5163:5163:5163) (5162:5162:5162))
        (PORT d[12] (7291:7291:7291) (7141:7141:7141))
        (PORT clk (2214:2214:2214) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a382\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4552:4552:4552) (4563:4563:4563))
        (PORT clk (2214:2214:2214) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a382\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2249:2249:2249))
        (PORT d[0] (4828:4828:4828) (4867:4867:4867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a382\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a382\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2250:2250:2250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a382\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a382\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a382\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7070:7070:7070) (6905:6905:6905))
        (PORT d[1] (7867:7867:7867) (7730:7730:7730))
        (PORT d[2] (8495:8495:8495) (8262:8262:8262))
        (PORT d[3] (8127:8127:8127) (8012:8012:8012))
        (PORT d[4] (4607:4607:4607) (4620:4620:4620))
        (PORT d[5] (4622:4622:4622) (4664:4664:4664))
        (PORT d[6] (8593:8593:8593) (8116:8116:8116))
        (PORT d[7] (5767:5767:5767) (5839:5839:5839))
        (PORT d[8] (8320:8320:8320) (8110:8110:8110))
        (PORT d[9] (8739:8739:8739) (8622:8622:8622))
        (PORT d[10] (6682:6682:6682) (6637:6637:6637))
        (PORT d[11] (8690:8690:8690) (8352:8352:8352))
        (PORT d[12] (6667:6667:6667) (6667:6667:6667))
        (PORT clk (2175:2175:2175) (2168:2168:2168))
        (PORT ena (4714:4714:4714) (4683:4683:4683))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a382\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2168:2168:2168))
        (PORT d[0] (4714:4714:4714) (4683:4683:4683))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a382\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a382\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a382\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a330\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2863:2863:2863) (2864:2864:2864))
        (PORT clk (2208:2208:2208) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a330\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7321:7321:7321) (7252:7252:7252))
        (PORT d[1] (5162:5162:5162) (5033:5033:5033))
        (PORT d[2] (5244:5244:5244) (5245:5245:5245))
        (PORT d[3] (7417:7417:7417) (7388:7388:7388))
        (PORT d[4] (5441:5441:5441) (5408:5408:5408))
        (PORT d[5] (12075:12075:12075) (11466:11466:11466))
        (PORT d[6] (9106:9106:9106) (8878:8878:8878))
        (PORT d[7] (6460:6460:6460) (6373:6373:6373))
        (PORT d[8] (5447:5447:5447) (5349:5349:5349))
        (PORT d[9] (5337:5337:5337) (5185:5185:5185))
        (PORT d[10] (7034:7034:7034) (6564:6564:6564))
        (PORT d[11] (5145:5145:5145) (5145:5145:5145))
        (PORT d[12] (6972:6972:6972) (6830:6830:6830))
        (PORT clk (2205:2205:2205) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a330\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6413:6413:6413) (6149:6149:6149))
        (PORT clk (2205:2205:2205) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a330\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2237:2237:2237))
        (PORT d[0] (6956:6956:6956) (6703:6703:6703))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a330\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a330\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2238:2238:2238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a330\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a330\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a330\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6271:6271:6271) (6074:6074:6074))
        (PORT d[1] (7546:7546:7546) (7419:7419:7419))
        (PORT d[2] (8160:8160:8160) (7944:7944:7944))
        (PORT d[3] (7794:7794:7794) (7688:7688:7688))
        (PORT d[4] (4607:4607:4607) (4619:4619:4619))
        (PORT d[5] (4290:4290:4290) (4339:4339:4339))
        (PORT d[6] (8609:8609:8609) (8134:8134:8134))
        (PORT d[7] (5766:5766:5766) (5838:5838:5838))
        (PORT d[8] (8596:8596:8596) (8372:8372:8372))
        (PORT d[9] (9026:9026:9026) (8892:8892:8892))
        (PORT d[10] (6643:6643:6643) (6595:6595:6595))
        (PORT d[11] (8677:8677:8677) (8339:8339:8339))
        (PORT d[12] (6667:6667:6667) (6666:6666:6666))
        (PORT clk (2166:2166:2166) (2156:2156:2156))
        (PORT ena (4987:4987:4987) (4939:4939:4939))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a330\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2156:2156:2156))
        (PORT d[0] (4987:4987:4987) (4939:4939:4939))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a330\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a330\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a330\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a147\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2916:2916:2916) (2967:2967:2967))
        (PORT clk (2254:2254:2254) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a147\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8484:8484:8484) (8488:8488:8488))
        (PORT d[1] (5745:5745:5745) (5635:5635:5635))
        (PORT d[2] (7011:7011:7011) (6875:6875:6875))
        (PORT d[3] (6895:6895:6895) (6566:6566:6566))
        (PORT d[4] (5770:5770:5770) (5617:5617:5617))
        (PORT d[5] (7901:7901:7901) (7369:7369:7369))
        (PORT d[6] (7338:7338:7338) (7102:7102:7102))
        (PORT d[7] (7489:7489:7489) (7447:7447:7447))
        (PORT d[8] (3233:3233:3233) (3302:3302:3302))
        (PORT d[9] (7080:7080:7080) (6946:6946:6946))
        (PORT d[10] (4877:4877:4877) (4761:4761:4761))
        (PORT d[11] (5045:5045:5045) (4999:4999:4999))
        (PORT d[12] (6136:6136:6136) (5910:5910:5910))
        (PORT clk (2251:2251:2251) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a147\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6239:6239:6239) (5858:5858:5858))
        (PORT clk (2251:2251:2251) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a147\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2284:2284:2284))
        (PORT d[0] (6746:6746:6746) (6392:6392:6392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a147\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a147\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2285:2285:2285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a147\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a147\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a147\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3252:3252:3252) (3153:3153:3153))
        (PORT d[1] (3472:3472:3472) (3361:3361:3361))
        (PORT d[2] (4315:4315:4315) (4247:4247:4247))
        (PORT d[3] (3941:3941:3941) (3862:3862:3862))
        (PORT d[4] (3698:3698:3698) (3474:3474:3474))
        (PORT d[5] (2907:2907:2907) (2946:2946:2946))
        (PORT d[6] (3646:3646:3646) (3402:3402:3402))
        (PORT d[7] (4132:4132:4132) (4212:4212:4212))
        (PORT d[8] (3800:3800:3800) (3679:3679:3679))
        (PORT d[9] (3847:3847:3847) (3756:3756:3756))
        (PORT d[10] (3983:3983:3983) (3957:3957:3957))
        (PORT d[11] (2947:2947:2947) (2911:2911:2911))
        (PORT d[12] (3994:3994:3994) (3737:3737:3737))
        (PORT clk (2212:2212:2212) (2203:2203:2203))
        (PORT ena (5066:5066:5066) (4950:4950:4950))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a147\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2203:2203:2203))
        (PORT d[0] (5066:5066:5066) (4950:4950:4950))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a147\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a147\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a147\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a173\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2674:2674:2674) (2764:2764:2764))
        (PORT clk (2237:2237:2237) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a173\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9332:9332:9332) (9359:9359:9359))
        (PORT d[1] (5671:5671:5671) (5524:5524:5524))
        (PORT d[2] (6446:6446:6446) (6339:6339:6339))
        (PORT d[3] (7160:7160:7160) (6813:6813:6813))
        (PORT d[4] (5141:5141:5141) (4995:4995:4995))
        (PORT d[5] (6716:6716:6716) (6320:6320:6320))
        (PORT d[6] (5815:5815:5815) (5468:5468:5468))
        (PORT d[7] (9276:9276:9276) (9252:9252:9252))
        (PORT d[8] (3580:3580:3580) (3613:3613:3613))
        (PORT d[9] (6719:6719:6719) (6573:6573:6573))
        (PORT d[10] (5503:5503:5503) (5383:5383:5383))
        (PORT d[11] (5635:5635:5635) (5595:5595:5595))
        (PORT d[12] (5450:5450:5450) (5231:5231:5231))
        (PORT clk (2234:2234:2234) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a173\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3740:3740:3740) (3713:3713:3713))
        (PORT clk (2234:2234:2234) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a173\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2268:2268:2268))
        (PORT d[0] (4255:4255:4255) (4244:4244:4244))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a173\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a173\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2269:2269:2269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a173\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a173\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a173\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3739:3739:3739) (3712:3712:3712))
        (PORT d[1] (3777:3777:3777) (3656:3656:3656))
        (PORT d[2] (2922:2922:2922) (2808:2808:2808))
        (PORT d[3] (2856:2856:2856) (2740:2740:2740))
        (PORT d[4] (2259:2259:2259) (2185:2185:2185))
        (PORT d[5] (2910:2910:2910) (2947:2947:2947))
        (PORT d[6] (3684:3684:3684) (3510:3510:3510))
        (PORT d[7] (4746:4746:4746) (4782:4782:4782))
        (PORT d[8] (2590:2590:2590) (2504:2504:2504))
        (PORT d[9] (3205:3205:3205) (3208:3208:3208))
        (PORT d[10] (3919:3919:3919) (3868:3868:3868))
        (PORT d[11] (3153:3153:3153) (3049:3049:3049))
        (PORT d[12] (2554:2554:2554) (2470:2470:2470))
        (PORT clk (2195:2195:2195) (2187:2187:2187))
        (PORT ena (4668:4668:4668) (4536:4536:4536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a173\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2187:2187:2187))
        (PORT d[0] (4668:4668:4668) (4536:4536:4536))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a173\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a173\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a173\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a121\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2515:2515:2515) (2547:2547:2547))
        (PORT clk (2220:2220:2220) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a121\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9566:9566:9566) (9564:9564:9564))
        (PORT d[1] (6021:6021:6021) (5865:5865:5865))
        (PORT d[2] (5717:5717:5717) (5616:5616:5616))
        (PORT d[3] (7489:7489:7489) (7138:7138:7138))
        (PORT d[4] (5736:5736:5736) (5550:5550:5550))
        (PORT d[5] (7028:7028:7028) (6621:6621:6621))
        (PORT d[6] (5750:5750:5750) (5383:5383:5383))
        (PORT d[7] (9251:9251:9251) (9225:9225:9225))
        (PORT d[8] (3269:3269:3269) (3315:3315:3315))
        (PORT d[9] (7067:7067:7067) (6913:6913:6913))
        (PORT d[10] (5534:5534:5534) (5419:5419:5419))
        (PORT d[11] (5961:5961:5961) (5908:5908:5908))
        (PORT d[12] (5784:5784:5784) (5554:5554:5554))
        (PORT clk (2217:2217:2217) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a121\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4087:4087:4087) (3896:3896:3896))
        (PORT clk (2217:2217:2217) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a121\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2252:2252:2252))
        (PORT d[0] (4630:4630:4630) (4450:4450:4450))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a121\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a121\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2253:2253:2253))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a121\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a121\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a121\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2177:2177:2177) (2072:2072:2072))
        (PORT d[1] (4081:4081:4081) (3944:3944:3944))
        (PORT d[2] (3254:3254:3254) (3129:3129:3129))
        (PORT d[3] (3206:3206:3206) (3092:3092:3092))
        (PORT d[4] (2241:2241:2241) (2162:2162:2162))
        (PORT d[5] (2913:2913:2913) (2906:2906:2906))
        (PORT d[6] (3738:3738:3738) (3565:3565:3565))
        (PORT d[7] (5071:5071:5071) (5093:5093:5093))
        (PORT d[8] (4184:4184:4184) (4042:4042:4042))
        (PORT d[9] (3807:3807:3807) (3800:3800:3800))
        (PORT d[10] (4322:4322:4322) (4260:4260:4260))
        (PORT d[11] (3456:3456:3456) (3341:3341:3341))
        (PORT d[12] (2892:2892:2892) (2802:2802:2802))
        (PORT clk (2178:2178:2178) (2171:2171:2171))
        (PORT ena (5973:5973:5973) (5803:5803:5803))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a121\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2171:2171:2171))
        (PORT d[0] (5973:5973:5973) (5803:5803:5803))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a121\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a121\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a121\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a199\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2510:2510:2510) (2539:2539:2539))
        (PORT clk (2255:2255:2255) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a199\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10004:10004:10004) (10053:10053:10053))
        (PORT d[1] (5631:5631:5631) (5485:5485:5485))
        (PORT d[2] (5780:5780:5780) (5673:5673:5673))
        (PORT d[3] (4850:4850:4850) (4608:4608:4608))
        (PORT d[4] (5382:5382:5382) (5205:5205:5205))
        (PORT d[5] (4831:4831:4831) (4583:4583:4583))
        (PORT d[6] (4733:4733:4733) (4472:4472:4472))
        (PORT d[7] (9645:9645:9645) (9638:9638:9638))
        (PORT d[8] (2455:2455:2455) (2497:2497:2497))
        (PORT d[9] (5086:5086:5086) (4824:4824:4824))
        (PORT d[10] (5035:5035:5035) (5007:5007:5007))
        (PORT d[11] (4091:4091:4091) (4076:4076:4076))
        (PORT d[12] (5338:5338:5338) (5067:5067:5067))
        (PORT clk (2252:2252:2252) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a199\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3240:3240:3240) (3141:3141:3141))
        (PORT clk (2252:2252:2252) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a199\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2285:2285:2285))
        (PORT d[0] (3784:3784:3784) (3696:3696:3696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a199\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a199\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a199\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a199\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a199\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1507:1507:1507) (1497:1497:1497))
        (PORT d[1] (1432:1432:1432) (1425:1425:1425))
        (PORT d[2] (1424:1424:1424) (1417:1417:1417))
        (PORT d[3] (1771:1771:1771) (1736:1736:1736))
        (PORT d[4] (1517:1517:1517) (1514:1514:1514))
        (PORT d[5] (3112:3112:3112) (3045:3045:3045))
        (PORT d[6] (1219:1219:1219) (1235:1235:1235))
        (PORT d[7] (1180:1180:1180) (1196:1196:1196))
        (PORT d[8] (856:856:856) (887:887:887))
        (PORT d[9] (887:887:887) (917:917:917))
        (PORT d[10] (2886:2886:2886) (2791:2791:2791))
        (PORT d[11] (1941:1941:1941) (1880:1880:1880))
        (PORT d[12] (1141:1141:1141) (1155:1155:1155))
        (PORT clk (2213:2213:2213) (2204:2204:2204))
        (PORT ena (4332:4332:4332) (4208:4208:4208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a199\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2204:2204:2204))
        (PORT d[0] (4332:4332:4332) (4208:4208:4208))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a199\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a199\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a199\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a95\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2645:2645:2645) (2735:2735:2735))
        (PORT clk (2227:2227:2227) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a95\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9302:9302:9302) (9332:9332:9332))
        (PORT d[1] (5988:5988:5988) (5830:5830:5830))
        (PORT d[2] (5821:5821:5821) (5732:5732:5732))
        (PORT d[3] (7170:7170:7170) (6817:6817:6817))
        (PORT d[4] (5479:5479:5479) (5319:5319:5319))
        (PORT d[5] (7019:7019:7019) (6613:6613:6613))
        (PORT d[6] (5726:5726:5726) (5366:5366:5366))
        (PORT d[7] (9284:9284:9284) (9261:9261:9261))
        (PORT d[8] (3244:3244:3244) (3292:3292:3292))
        (PORT d[9] (7059:7059:7059) (6904:6904:6904))
        (PORT d[10] (5527:5527:5527) (5409:5409:5409))
        (PORT d[11] (5987:5987:5987) (5932:5932:5932))
        (PORT d[12] (5777:5777:5777) (5546:5546:5546))
        (PORT clk (2224:2224:2224) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a95\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4276:4276:4276) (4217:4217:4217))
        (PORT clk (2224:2224:2224) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a95\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2259:2259:2259))
        (PORT d[0] (4800:4800:4800) (4744:4744:4744))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a95\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a95\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2260:2260:2260))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a95\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a95\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a95\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2166:2166:2166) (2062:2062:2062))
        (PORT d[1] (4046:4046:4046) (3904:3904:3904))
        (PORT d[2] (3211:3211:3211) (3097:3097:3097))
        (PORT d[3] (3192:3192:3192) (3078:3078:3078))
        (PORT d[4] (1972:1972:1972) (1909:1909:1909))
        (PORT d[5] (2950:2950:2950) (2994:2994:2994))
        (PORT d[6] (3705:3705:3705) (3533:3533:3533))
        (PORT d[7] (5036:5036:5036) (5063:5063:5063))
        (PORT d[8] (4436:4436:4436) (4276:4276:4276))
        (PORT d[9] (3836:3836:3836) (3826:3826:3826))
        (PORT d[10] (4221:4221:4221) (4152:4152:4152))
        (PORT d[11] (3442:3442:3442) (3326:3326:3326))
        (PORT d[12] (2853:2853:2853) (2758:2758:2758))
        (PORT clk (2185:2185:2185) (2178:2178:2178))
        (PORT ena (5650:5650:5650) (5490:5490:5490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a95\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2178:2178:2178))
        (PORT d[0] (5650:5650:5650) (5490:5490:5490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a95\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a95\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a95\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a146\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2390:2390:2390) (2365:2365:2365))
        (PORT clk (2257:2257:2257) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a146\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9797:9797:9797) (9869:9869:9869))
        (PORT d[1] (4404:4404:4404) (4288:4288:4288))
        (PORT d[2] (7004:7004:7004) (6847:6847:6847))
        (PORT d[3] (6282:6282:6282) (6196:6196:6196))
        (PORT d[4] (5135:5135:5135) (4980:4980:4980))
        (PORT d[5] (5454:5454:5454) (5330:5330:5330))
        (PORT d[6] (6714:6714:6714) (6435:6435:6435))
        (PORT d[7] (4502:4502:4502) (4353:4353:4353))
        (PORT d[8] (3642:3642:3642) (3715:3715:3715))
        (PORT d[9] (5423:5423:5423) (5164:5164:5164))
        (PORT d[10] (5635:5635:5635) (5594:5594:5594))
        (PORT d[11] (4173:4173:4173) (4048:4048:4048))
        (PORT d[12] (4654:4654:4654) (4512:4512:4512))
        (PORT clk (2254:2254:2254) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a146\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4561:4561:4561) (4429:4429:4429))
        (PORT clk (2254:2254:2254) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a146\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2284:2284:2284))
        (PORT d[0] (5104:5104:5104) (4983:4983:4983))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a146\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a146\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2285:2285:2285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a146\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a146\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a146\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3592:3592:3592) (3524:3524:3524))
        (PORT d[1] (3729:3729:3729) (3613:3613:3613))
        (PORT d[2] (2759:2759:2759) (2737:2737:2737))
        (PORT d[3] (3780:3780:3780) (3799:3799:3799))
        (PORT d[4] (3629:3629:3629) (3427:3427:3427))
        (PORT d[5] (3235:3235:3235) (3286:3286:3286))
        (PORT d[6] (3559:3559:3559) (3354:3354:3354))
        (PORT d[7] (3474:3474:3474) (3286:3286:3286))
        (PORT d[8] (3487:3487:3487) (3400:3400:3400))
        (PORT d[9] (3181:3181:3181) (3098:3098:3098))
        (PORT d[10] (3742:3742:3742) (3614:3614:3614))
        (PORT d[11] (3573:3573:3573) (3515:3515:3515))
        (PORT d[12] (3553:3553:3553) (3374:3374:3374))
        (PORT clk (2215:2215:2215) (2203:2203:2203))
        (PORT ena (4827:4827:4827) (4653:4653:4653))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a146\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2203:2203:2203))
        (PORT d[0] (4827:4827:4827) (4653:4653:4653))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a146\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a146\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a146\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a172\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2372:2372:2372) (2353:2353:2353))
        (PORT clk (2246:2246:2246) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a172\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10121:10121:10121) (10195:10195:10195))
        (PORT d[1] (5012:5012:5012) (4874:4874:4874))
        (PORT d[2] (7070:7070:7070) (6923:6923:6923))
        (PORT d[3] (6649:6649:6649) (6563:6563:6563))
        (PORT d[4] (5053:5053:5053) (4900:4900:4900))
        (PORT d[5] (5831:5831:5831) (5697:5697:5697))
        (PORT d[6] (6345:6345:6345) (6070:6070:6070))
        (PORT d[7] (3852:3852:3852) (3726:3726:3726))
        (PORT d[8] (4316:4316:4316) (4373:4373:4373))
        (PORT d[9] (5521:5521:5521) (5289:5289:5289))
        (PORT d[10] (6278:6278:6278) (6218:6218:6218))
        (PORT d[11] (3539:3539:3539) (3435:3435:3435))
        (PORT d[12] (4712:4712:4712) (4577:4577:4577))
        (PORT clk (2243:2243:2243) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a172\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4537:4537:4537) (4558:4558:4558))
        (PORT clk (2243:2243:2243) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a172\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2277:2277:2277))
        (PORT d[0] (5080:5080:5080) (5112:5112:5112))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a172\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a172\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2278:2278:2278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a172\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a172\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a172\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4241:4241:4241) (4145:4145:4145))
        (PORT d[1] (3842:3842:3842) (3744:3744:3744))
        (PORT d[2] (2175:2175:2175) (2192:2192:2192))
        (PORT d[3] (4515:4515:4515) (4515:4515:4515))
        (PORT d[4] (2948:2948:2948) (2767:2767:2767))
        (PORT d[5] (3897:3897:3897) (3934:3934:3934))
        (PORT d[6] (2944:2944:2944) (2756:2756:2756))
        (PORT d[7] (2833:2833:2833) (2673:2673:2673))
        (PORT d[8] (3156:3156:3156) (3090:3090:3090))
        (PORT d[9] (4148:4148:4148) (4022:4022:4022))
        (PORT d[10] (4379:4379:4379) (4224:4224:4224))
        (PORT d[11] (3605:3605:3605) (3556:3556:3556))
        (PORT d[12] (3706:3706:3706) (3576:3576:3576))
        (PORT clk (2204:2204:2204) (2196:2196:2196))
        (PORT ena (5481:5481:5481) (5289:5289:5289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a172\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2196:2196:2196))
        (PORT d[0] (5481:5481:5481) (5289:5289:5289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a172\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a172\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a172\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a120\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2677:2677:2677) (2753:2753:2753))
        (PORT clk (2226:2226:2226) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a120\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7363:7363:7363) (7284:7284:7284))
        (PORT d[1] (4839:4839:4839) (4785:4785:4785))
        (PORT d[2] (6444:6444:6444) (6347:6347:6347))
        (PORT d[3] (6345:6345:6345) (6280:6280:6280))
        (PORT d[4] (5998:5998:5998) (5833:5833:5833))
        (PORT d[5] (5499:5499:5499) (5370:5370:5370))
        (PORT d[6] (6697:6697:6697) (6439:6439:6439))
        (PORT d[7] (5140:5140:5140) (4921:4921:4921))
        (PORT d[8] (3441:3441:3441) (3460:3460:3460))
        (PORT d[9] (5918:5918:5918) (5711:5711:5711))
        (PORT d[10] (6400:6400:6400) (6362:6362:6362))
        (PORT d[11] (5129:5129:5129) (4964:4964:4964))
        (PORT d[12] (5428:5428:5428) (5310:5310:5310))
        (PORT clk (2223:2223:2223) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a120\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4999:4999:4999) (4892:4892:4892))
        (PORT clk (2223:2223:2223) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a120\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2257:2257:2257))
        (PORT d[0] (5542:5542:5542) (5446:5446:5446))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a120\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a120\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2258:2258:2258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a120\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a120\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a120\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3446:3446:3446) (3438:3438:3438))
        (PORT d[1] (3866:3866:3866) (3795:3795:3795))
        (PORT d[2] (10682:10682:10682) (10302:10302:10302))
        (PORT d[3] (11388:11388:11388) (11101:11101:11101))
        (PORT d[4] (4833:4833:4833) (4530:4530:4530))
        (PORT d[5] (2400:2400:2400) (2405:2405:2405))
        (PORT d[6] (4441:4441:4441) (4211:4211:4211))
        (PORT d[7] (4110:4110:4110) (3927:3927:3927))
        (PORT d[8] (4626:4626:4626) (4566:4566:4566))
        (PORT d[9] (3617:3617:3617) (3572:3572:3572))
        (PORT d[10] (4174:4174:4174) (4073:4073:4073))
        (PORT d[11] (4936:4936:4936) (4905:4905:4905))
        (PORT d[12] (4458:4458:4458) (4372:4372:4372))
        (PORT clk (2184:2184:2184) (2176:2176:2176))
        (PORT ena (5299:5299:5299) (5152:5152:5152))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a120\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2176:2176:2176))
        (PORT d[0] (5299:5299:5299) (5152:5152:5152))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a120\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a120\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a120\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a198\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2678:2678:2678) (2760:2760:2760))
        (PORT clk (2249:2249:2249) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a198\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7623:7623:7623) (7518:7518:7518))
        (PORT d[1] (4535:4535:4535) (4499:4499:4499))
        (PORT d[2] (6126:6126:6126) (6033:6033:6033))
        (PORT d[3] (6594:6594:6594) (6509:6509:6509))
        (PORT d[4] (5657:5657:5657) (5494:5494:5494))
        (PORT d[5] (5494:5494:5494) (5369:5369:5369))
        (PORT d[6] (6886:6886:6886) (6584:6584:6584))
        (PORT d[7] (5119:5119:5119) (4901:4901:4901))
        (PORT d[8] (3069:3069:3069) (3100:3100:3100))
        (PORT d[9] (5576:5576:5576) (5373:5373:5373))
        (PORT d[10] (6066:6066:6066) (6028:6028:6028))
        (PORT d[11] (4813:4813:4813) (4670:4670:4670))
        (PORT d[12] (5981:5981:5981) (5822:5822:5822))
        (PORT clk (2246:2246:2246) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a198\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3662:3662:3662) (3601:3601:3601))
        (PORT clk (2246:2246:2246) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a198\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2279:2279:2279))
        (PORT d[0] (4205:4205:4205) (4155:4155:4155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a198\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a198\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2280:2280:2280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a198\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a198\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a198\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3103:3103:3103) (3116:3116:3116))
        (PORT d[1] (4176:4176:4176) (4097:4097:4097))
        (PORT d[2] (10991:10991:10991) (10593:10593:10593))
        (PORT d[3] (11700:11700:11700) (11396:11396:11396))
        (PORT d[4] (4513:4513:4513) (4223:4223:4223))
        (PORT d[5] (3217:3217:3217) (3191:3191:3191))
        (PORT d[6] (4155:4155:4155) (3939:3939:3939))
        (PORT d[7] (4046:4046:4046) (3848:3848:3848))
        (PORT d[8] (3571:3571:3571) (3521:3521:3521))
        (PORT d[9] (3299:3299:3299) (3268:3268:3268))
        (PORT d[10] (12123:12123:12123) (11874:11874:11874))
        (PORT d[11] (4674:4674:4674) (4652:4652:4652))
        (PORT d[12] (3742:3742:3742) (3631:3631:3631))
        (PORT clk (2207:2207:2207) (2198:2198:2198))
        (PORT ena (4960:4960:4960) (4813:4813:4813))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a198\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2198:2198:2198))
        (PORT d[0] (4960:4960:4960) (4813:4813:4813))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a198\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a198\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a198\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a42\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2182:2182:2182) (2205:2205:2205))
        (PORT clk (2199:2199:2199) (2227:2227:2227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a42\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10477:10477:10477) (10544:10544:10544))
        (PORT d[1] (5689:5689:5689) (5534:5534:5534))
        (PORT d[2] (6064:6064:6064) (5919:5919:5919))
        (PORT d[3] (7358:7358:7358) (7259:7259:7259))
        (PORT d[4] (5762:5762:5762) (5590:5590:5590))
        (PORT d[5] (4842:4842:4842) (4722:4722:4722))
        (PORT d[6] (7011:7011:7011) (6712:6712:6712))
        (PORT d[7] (3765:3765:3765) (3628:3628:3628))
        (PORT d[8] (2751:2751:2751) (2746:2746:2746))
        (PORT d[9] (5871:5871:5871) (5633:5633:5633))
        (PORT d[10] (6896:6896:6896) (6810:6810:6810))
        (PORT d[11] (3520:3520:3520) (3415:3415:3415))
        (PORT d[12] (3137:3137:3137) (3023:3023:3023))
        (PORT clk (2196:2196:2196) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a42\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3389:3389:3389) (3168:3168:3168))
        (PORT clk (2196:2196:2196) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a42\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2227:2227:2227))
        (PORT d[0] (3906:3906:3906) (3696:3696:3696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a42\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a42\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2228:2228:2228))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a42\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a42\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a42\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3480:3480:3480) (3492:3492:3492))
        (PORT d[1] (4836:4836:4836) (4759:4759:4759))
        (PORT d[2] (2906:2906:2906) (2905:2905:2905))
        (PORT d[3] (3778:3778:3778) (3763:3763:3763))
        (PORT d[4] (3628:3628:3628) (3424:3424:3424))
        (PORT d[5] (3673:3673:3673) (3624:3624:3624))
        (PORT d[6] (2630:2630:2630) (2461:2461:2461))
        (PORT d[7] (2590:2590:2590) (2445:2445:2445))
        (PORT d[8] (4164:4164:4164) (4084:4084:4084))
        (PORT d[9] (3695:3695:3695) (3679:3679:3679))
        (PORT d[10] (9119:9119:9119) (8928:8928:8928))
        (PORT d[11] (4264:4264:4264) (4189:4189:4189))
        (PORT d[12] (3455:3455:3455) (3373:3373:3373))
        (PORT clk (2157:2157:2157) (2146:2146:2146))
        (PORT ena (6143:6143:6143) (5932:5932:5932))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a42\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2146:2146:2146))
        (PORT d[0] (6143:6143:6143) (5932:5932:5932))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a42\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2147:2147:2147))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a42\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2147:2147:2147))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a42\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2147:2147:2147))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a68\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2679:2679:2679) (2761:2761:2761))
        (PORT clk (2254:2254:2254) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a68\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7320:7320:7320) (7241:7241:7241))
        (PORT d[1] (4211:4211:4211) (4190:4190:4190))
        (PORT d[2] (6087:6087:6087) (5995:5995:5995))
        (PORT d[3] (6294:6294:6294) (6224:6224:6224))
        (PORT d[4] (5323:5323:5323) (5164:5164:5164))
        (PORT d[5] (5495:5495:5495) (5370:5370:5370))
        (PORT d[6] (6898:6898:6898) (6597:6597:6597))
        (PORT d[7] (5153:5153:5153) (4932:4932:4932))
        (PORT d[8] (2786:2786:2786) (2826:2826:2826))
        (PORT d[9] (5562:5562:5562) (5358:5358:5358))
        (PORT d[10] (5737:5737:5737) (5723:5723:5723))
        (PORT d[11] (4230:4230:4230) (4127:4127:4127))
        (PORT d[12] (5361:5361:5361) (5241:5241:5241))
        (PORT clk (2251:2251:2251) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a68\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4365:4365:4365) (4149:4149:4149))
        (PORT clk (2251:2251:2251) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a68\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2285:2285:2285))
        (PORT d[0] (4908:4908:4908) (4703:4703:4703))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a68\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a68\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a68\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a68\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a68\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3368:3368:3368) (3340:3340:3340))
        (PORT d[1] (3826:3826:3826) (3765:3765:3765))
        (PORT d[2] (10992:10992:10992) (10608:10608:10608))
        (PORT d[3] (4112:4112:4112) (4132:4132:4132))
        (PORT d[4] (4496:4496:4496) (4195:4195:4195))
        (PORT d[5] (2957:2957:2957) (2954:2954:2954))
        (PORT d[6] (3782:3782:3782) (3575:3575:3575))
        (PORT d[7] (4017:4017:4017) (3822:3822:3822))
        (PORT d[8] (3282:3282:3282) (3237:3237:3237))
        (PORT d[9] (2980:2980:2980) (2943:2943:2943))
        (PORT d[10] (12124:12124:12124) (11875:11875:11875))
        (PORT d[11] (4688:4688:4688) (4669:4669:4669))
        (PORT d[12] (3421:3421:3421) (3330:3330:3330))
        (PORT clk (2212:2212:2212) (2204:2204:2204))
        (PORT ena (4926:4926:4926) (4777:4777:4777))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a68\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2204:2204:2204))
        (PORT d[0] (4926:4926:4926) (4777:4777:4777))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a68\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a68\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a68\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a16\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2275:2275:2275) (2326:2326:2326))
        (PORT clk (2224:2224:2224) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a16\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10454:10454:10454) (10519:10519:10519))
        (PORT d[1] (5393:5393:5393) (5252:5252:5252))
        (PORT d[2] (6392:6392:6392) (6233:6233:6233))
        (PORT d[3] (7013:7013:7013) (6923:6923:6923))
        (PORT d[4] (5405:5405:5405) (5243:5243:5243))
        (PORT d[5] (4801:4801:4801) (4676:4676:4676))
        (PORT d[6] (6674:6674:6674) (6384:6384:6384))
        (PORT d[7] (3530:3530:3530) (3413:3413:3413))
        (PORT d[8] (3085:3085:3085) (3068:3068:3068))
        (PORT d[9] (5535:5535:5535) (5306:5306:5306))
        (PORT d[10] (6589:6589:6589) (6509:6509:6509))
        (PORT d[11] (3248:3248:3248) (3152:3152:3152))
        (PORT d[12] (3523:3523:3523) (3399:3399:3399))
        (PORT clk (2221:2221:2221) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a16\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3354:3354:3354) (3146:3146:3146))
        (PORT clk (2221:2221:2221) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a16\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2255:2255:2255))
        (PORT d[0] (3897:3897:3897) (3700:3700:3700))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a16\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a16\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2256:2256:2256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a16\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a16\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a16\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3502:3502:3502) (3515:3515:3515))
        (PORT d[1] (4147:4147:4147) (4033:4033:4033))
        (PORT d[2] (2588:2588:2588) (2601:2601:2601))
        (PORT d[3] (4868:4868:4868) (4859:4859:4859))
        (PORT d[4] (3625:3625:3625) (3424:3424:3424))
        (PORT d[5] (3993:3993:3993) (3924:3924:3924))
        (PORT d[6] (2635:2635:2635) (2462:2462:2462))
        (PORT d[7] (2511:2511:2511) (2357:2357:2357))
        (PORT d[8] (3527:3527:3527) (3458:3458:3458))
        (PORT d[9] (3565:3565:3565) (3474:3474:3474))
        (PORT d[10] (4681:4681:4681) (4513:4513:4513))
        (PORT d[11] (3931:3931:3931) (3868:3868:3868))
        (PORT d[12] (4079:4079:4079) (3983:3983:3983))
        (PORT clk (2182:2182:2182) (2174:2174:2174))
        (PORT ena (5809:5809:5809) (5605:5605:5605))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a16\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2174:2174:2174))
        (PORT d[0] (5809:5809:5809) (5605:5605:5605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a16\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a16\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a16\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a94\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2251:2251:2251) (2311:2311:2311))
        (PORT clk (2255:2255:2255) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a94\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9682:9682:9682) (9759:9759:9759))
        (PORT d[1] (4661:4661:4661) (4534:4534:4534))
        (PORT d[2] (7034:7034:7034) (6876:6876:6876))
        (PORT d[3] (5970:5970:5970) (5901:5901:5901))
        (PORT d[4] (5421:5421:5421) (5249:5249:5249))
        (PORT d[5] (5685:5685:5685) (5501:5501:5501))
        (PORT d[6] (6714:6714:6714) (6434:6434:6434))
        (PORT d[7] (4197:4197:4197) (4066:4066:4066))
        (PORT d[8] (3618:3618:3618) (3692:3692:3692))
        (PORT d[9] (5184:5184:5184) (4971:4971:4971))
        (PORT d[10] (6214:6214:6214) (6145:6145:6145))
        (PORT d[11] (4229:4229:4229) (4111:4111:4111))
        (PORT d[12] (4665:4665:4665) (4527:4527:4527))
        (PORT clk (2252:2252:2252) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a94\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5301:5301:5301) (5254:5254:5254))
        (PORT clk (2252:2252:2252) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a94\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2283:2283:2283))
        (PORT d[0] (5844:5844:5844) (5808:5808:5808))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a94\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a94\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2284:2284:2284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a94\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a94\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a94\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3617:3617:3617) (3549:3549:3549))
        (PORT d[1] (3480:3480:3480) (3385:3385:3385))
        (PORT d[2] (2810:2810:2810) (2788:2788:2788))
        (PORT d[3] (4141:4141:4141) (4141:4141:4141))
        (PORT d[4] (3622:3622:3622) (3421:3421:3421))
        (PORT d[5] (3204:3204:3204) (3255:3255:3255))
        (PORT d[6] (3573:3573:3573) (3375:3375:3375))
        (PORT d[7] (3174:3174:3174) (3002:3002:3002))
        (PORT d[8] (3453:3453:3453) (3369:3369:3369))
        (PORT d[9] (3529:3529:3529) (3434:3434:3434))
        (PORT d[10] (4049:4049:4049) (3908:3908:3908))
        (PORT d[11] (3600:3600:3600) (3539:3539:3539))
        (PORT d[12] (3580:3580:3580) (3406:3406:3406))
        (PORT clk (2213:2213:2213) (2202:2202:2202))
        (PORT ena (4835:4835:4835) (4662:4662:4662))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a94\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2202:2202:2202))
        (PORT d[0] (4835:4835:4835) (4662:4662:4662))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a94\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a94\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a94\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a380\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2300:2300:2300) (2363:2363:2363))
        (PORT clk (2260:2260:2260) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a380\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9776:9776:9776) (9860:9860:9860))
        (PORT d[1] (4416:4416:4416) (4304:4304:4304))
        (PORT d[2] (7017:7017:7017) (6860:6860:6860))
        (PORT d[3] (5985:5985:5985) (5909:5909:5909))
        (PORT d[4] (5364:5364:5364) (5194:5194:5194))
        (PORT d[5] (5473:5473:5473) (5345:5345:5345))
        (PORT d[6] (8476:8476:8476) (8302:8302:8302))
        (PORT d[7] (4508:4508:4508) (4358:4358:4358))
        (PORT d[8] (3633:3633:3633) (3705:3705:3705))
        (PORT d[9] (5518:5518:5518) (5284:5284:5284))
        (PORT d[10] (5627:5627:5627) (5585:5585:5585))
        (PORT d[11] (4561:4561:4561) (4433:4433:4433))
        (PORT d[12] (4652:4652:4652) (4510:4510:4510))
        (PORT clk (2257:2257:2257) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a380\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3452:3452:3452) (3416:3416:3416))
        (PORT clk (2257:2257:2257) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a380\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2287:2287:2287))
        (PORT d[0] (3986:3986:3986) (3972:3972:3972))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a380\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a380\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2288:2288:2288))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a380\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a380\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a380\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3608:3608:3608) (3540:3540:3540))
        (PORT d[1] (3138:3138:3138) (3053:3053:3053))
        (PORT d[2] (2776:2776:2776) (2752:2752:2752))
        (PORT d[3] (4109:4109:4109) (4111:4111:4111))
        (PORT d[4] (3629:3629:3629) (3428:3428:3428))
        (PORT d[5] (3169:3169:3169) (3220:3220:3220))
        (PORT d[6] (3624:3624:3624) (3425:3425:3425))
        (PORT d[7] (3489:3489:3489) (3298:3298:3298))
        (PORT d[8] (3530:3530:3530) (3452:3452:3452))
        (PORT d[9] (3522:3522:3522) (3426:3426:3426))
        (PORT d[10] (3692:3692:3692) (3552:3552:3552))
        (PORT d[11] (3870:3870:3870) (3800:3800:3800))
        (PORT d[12] (3559:3559:3559) (3379:3379:3379))
        (PORT clk (2218:2218:2218) (2206:2206:2206))
        (PORT ena (4839:4839:4839) (4663:4663:4663))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a380\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2206:2206:2206))
        (PORT d[0] (4839:4839:4839) (4663:4663:4663))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a380\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a380\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a380\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a328\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2570:2570:2570) (2610:2610:2610))
        (PORT clk (2261:2261:2261) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a328\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9783:9783:9783) (9868:9868:9868))
        (PORT d[1] (4370:4370:4370) (4257:4257:4257))
        (PORT d[2] (6721:6721:6721) (6588:6588:6588))
        (PORT d[3] (6240:6240:6240) (6123:6123:6123))
        (PORT d[4] (5062:5062:5062) (4905:4905:4905))
        (PORT d[5] (5146:5146:5146) (5027:5027:5027))
        (PORT d[6] (8537:8537:8537) (8355:8355:8355))
        (PORT d[7] (4521:4521:4521) (4374:4374:4374))
        (PORT d[8] (3287:3287:3287) (3369:3369:3369))
        (PORT d[9] (5453:5453:5453) (5212:5212:5212))
        (PORT d[10] (5580:5580:5580) (5536:5536:5536))
        (PORT d[11] (4549:4549:4549) (4417:4417:4417))
        (PORT d[12] (4626:4626:4626) (4476:4476:4476))
        (PORT clk (2258:2258:2258) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a328\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3448:3448:3448) (3399:3399:3399))
        (PORT clk (2258:2258:2258) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a328\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2289:2289:2289))
        (PORT d[0] (3991:3991:3991) (3953:3953:3953))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a328\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a328\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2290:2290:2290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a328\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a328\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a328\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3568:3568:3568) (3497:3497:3497))
        (PORT d[1] (3455:3455:3455) (3344:3344:3344))
        (PORT d[2] (2761:2761:2761) (2737:2737:2737))
        (PORT d[3] (3793:3793:3793) (3804:3804:3804))
        (PORT d[4] (3606:3606:3606) (3406:3406:3406))
        (PORT d[5] (3153:3153:3153) (3203:3203:3203))
        (PORT d[6] (3612:3612:3612) (3405:3405:3405))
        (PORT d[7] (3492:3492:3492) (3303:3303:3303))
        (PORT d[8] (3580:3580:3580) (3504:3504:3504))
        (PORT d[9] (3509:3509:3509) (3412:3412:3412))
        (PORT d[10] (3722:3722:3722) (3590:3590:3590))
        (PORT d[11] (3865:3865:3865) (3778:3778:3778))
        (PORT d[12] (4010:4010:4010) (3865:3865:3865))
        (PORT clk (2219:2219:2219) (2208:2208:2208))
        (PORT ena (4512:4512:4512) (4354:4354:4354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a328\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2208:2208:2208))
        (PORT d[0] (4512:4512:4512) (4354:4354:4354))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a328\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a328\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a328\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a302\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2195:2195:2195) (2212:2212:2212))
        (PORT clk (2279:2279:2279) (2307:2307:2307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a302\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10072:10072:10072) (10152:10152:10152))
        (PORT d[1] (4906:4906:4906) (4728:4728:4728))
        (PORT d[2] (5013:5013:5013) (4831:4831:4831))
        (PORT d[3] (6630:6630:6630) (6554:6554:6554))
        (PORT d[4] (4926:4926:4926) (4701:4701:4701))
        (PORT d[5] (4710:4710:4710) (4519:4519:4519))
        (PORT d[6] (8365:8365:8365) (8155:8155:8155))
        (PORT d[7] (9037:9037:9037) (9087:9087:9087))
        (PORT d[8] (3235:3235:3235) (3306:3306:3306))
        (PORT d[9] (5615:5615:5615) (5337:5337:5337))
        (PORT d[10] (4937:4937:4937) (4871:4871:4871))
        (PORT d[11] (4445:4445:4445) (4451:4451:4451))
        (PORT d[12] (4696:4696:4696) (4552:4552:4552))
        (PORT clk (2276:2276:2276) (2303:2303:2303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a302\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2915:2915:2915) (2847:2847:2847))
        (PORT clk (2276:2276:2276) (2303:2303:2303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a302\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2307:2307:2307))
        (PORT d[0] (3458:3458:3458) (3401:3401:3401))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a302\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2308:2308:2308))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a302\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2308:2308:2308))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a302\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2308:2308:2308))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a302\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2308:2308:2308))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a302\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3257:3257:3257) (3194:3194:3194))
        (PORT d[1] (2765:2765:2765) (2656:2656:2656))
        (PORT d[2] (2387:2387:2387) (2367:2367:2367))
        (PORT d[3] (3349:3349:3349) (3333:3333:3333))
        (PORT d[4] (2526:2526:2526) (2414:2414:2414))
        (PORT d[5] (3442:3442:3442) (3500:3500:3500))
        (PORT d[6] (2866:2866:2866) (2739:2739:2739))
        (PORT d[7] (4756:4756:4756) (4858:4858:4858))
        (PORT d[8] (2850:2850:2850) (2770:2770:2770))
        (PORT d[9] (2918:2918:2918) (2807:2807:2807))
        (PORT d[10] (2809:2809:2809) (2673:2673:2673))
        (PORT d[11] (3968:3968:3968) (3895:3895:3895))
        (PORT d[12] (2859:2859:2859) (2752:2752:2752))
        (PORT clk (2237:2237:2237) (2226:2226:2226))
        (PORT ena (4346:4346:4346) (4135:4135:4135))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a302\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2226:2226:2226))
        (PORT d[0] (4346:4346:4346) (4135:4135:4135))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a302\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a302\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a302\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a276\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2397:2397:2397) (2377:2377:2377))
        (PORT clk (2262:2262:2262) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a276\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9784:9784:9784) (9869:9869:9869))
        (PORT d[1] (3758:3758:3758) (3666:3666:3666))
        (PORT d[2] (6736:6736:6736) (6596:6596:6596))
        (PORT d[3] (6223:6223:6223) (6111:6111:6111))
        (PORT d[4] (4994:4994:4994) (4810:4810:4810))
        (PORT d[5] (5383:5383:5383) (5214:5214:5214))
        (PORT d[6] (8506:8506:8506) (8333:8333:8333))
        (PORT d[7] (4522:4522:4522) (4374:4374:4374))
        (PORT d[8] (3306:3306:3306) (3389:3389:3389))
        (PORT d[9] (5456:5456:5456) (5217:5217:5217))
        (PORT d[10] (5301:5301:5301) (5260:5260:5260))
        (PORT d[11] (4550:4550:4550) (4418:4418:4418))
        (PORT d[12] (4630:4630:4630) (4480:4480:4480))
        (PORT clk (2259:2259:2259) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a276\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4260:4260:4260) (3987:3987:3987))
        (PORT clk (2259:2259:2259) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a276\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2290:2290:2290))
        (PORT d[0] (4803:4803:4803) (4541:4541:4541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a276\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a276\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2291:2291:2291))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a276\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a276\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a276\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3303:3303:3303) (3246:3246:3246))
        (PORT d[1] (3410:3410:3410) (3303:3303:3303))
        (PORT d[2] (2424:2424:2424) (2413:2413:2413))
        (PORT d[3] (3782:3782:3782) (3798:3798:3798))
        (PORT d[4] (3632:3632:3632) (3432:3432:3432))
        (PORT d[5] (3110:3110:3110) (3143:3143:3143))
        (PORT d[6] (3580:3580:3580) (3375:3375:3375))
        (PORT d[7] (4810:4810:4810) (4919:4919:4919))
        (PORT d[8] (3503:3503:3503) (3429:3429:3429))
        (PORT d[9] (3220:3220:3220) (3139:3139:3139))
        (PORT d[10] (3618:3618:3618) (3451:3451:3451))
        (PORT d[11] (4137:4137:4137) (4041:4041:4041))
        (PORT d[12] (3707:3707:3707) (3579:3579:3579))
        (PORT clk (2220:2220:2220) (2209:2209:2209))
        (PORT ena (4777:4777:4777) (4570:4570:4570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a276\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2209:2209:2209))
        (PORT d[0] (4777:4777:4777) (4570:4570:4570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a276\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a276\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a276\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a250\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2644:2644:2644) (2715:2715:2715))
        (PORT clk (2238:2238:2238) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a250\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7306:7306:7306) (7226:7226:7226))
        (PORT d[1] (4830:4830:4830) (4775:4775:4775))
        (PORT d[2] (6119:6119:6119) (6032:6032:6032))
        (PORT d[3] (6638:6638:6638) (6552:6552:6552))
        (PORT d[4] (5675:5675:5675) (5516:5516:5516))
        (PORT d[5] (5185:5185:5185) (5076:5076:5076))
        (PORT d[6] (6952:6952:6952) (6662:6662:6662))
        (PORT d[7] (5100:5100:5100) (4882:4882:4882))
        (PORT d[8] (3426:3426:3426) (3442:3442:3442))
        (PORT d[9] (5862:5862:5862) (5651:5651:5651))
        (PORT d[10] (6039:6039:6039) (5994:5994:5994))
        (PORT d[11] (5116:5116:5116) (4959:4959:4959))
        (PORT d[12] (5994:5994:5994) (5836:5836:5836))
        (PORT clk (2235:2235:2235) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a250\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3677:3677:3677) (3501:3501:3501))
        (PORT clk (2235:2235:2235) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a250\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2270:2270:2270))
        (PORT d[0] (4220:4220:4220) (4055:4055:4055))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a250\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a250\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2271:2271:2271))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a250\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a250\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a250\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3413:3413:3413) (3405:3405:3405))
        (PORT d[1] (4776:4776:4776) (4661:4661:4661))
        (PORT d[2] (10689:10689:10689) (10322:10322:10322))
        (PORT d[3] (11397:11397:11397) (11111:11111:11111))
        (PORT d[4] (4558:4558:4558) (4266:4266:4266))
        (PORT d[5] (3254:3254:3254) (3240:3240:3240))
        (PORT d[6] (4178:4178:4178) (3966:3966:3966))
        (PORT d[7] (3763:3763:3763) (3587:3587:3587))
        (PORT d[8] (4897:4897:4897) (4823:4823:4823))
        (PORT d[9] (3351:3351:3351) (3320:3320:3320))
        (PORT d[10] (12104:12104:12104) (11855:11855:11855))
        (PORT d[11] (5028:5028:5028) (4996:4996:4996))
        (PORT d[12] (4498:4498:4498) (4410:4410:4410))
        (PORT clk (2196:2196:2196) (2189:2189:2189))
        (PORT ena (5264:5264:5264) (5115:5115:5115))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a250\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2189:2189:2189))
        (PORT d[0] (5264:5264:5264) (5115:5115:5115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a250\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a250\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a250\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a224\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2589:2589:2589) (2631:2631:2631))
        (PORT clk (2219:2219:2219) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a224\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7615:7615:7615) (7524:7524:7524))
        (PORT d[1] (5155:5155:5155) (5093:5093:5093))
        (PORT d[2] (6477:6477:6477) (6381:6381:6381))
        (PORT d[3] (6320:6320:6320) (6255:6255:6255))
        (PORT d[4] (5996:5996:5996) (5831:5831:5831))
        (PORT d[5] (5453:5453:5453) (5327:5327:5327))
        (PORT d[6] (6697:6697:6697) (6440:6440:6440))
        (PORT d[7] (5121:5121:5121) (4903:4903:4903))
        (PORT d[8] (3713:3713:3713) (3716:3716:3716))
        (PORT d[9] (5919:5919:5919) (5712:5712:5712))
        (PORT d[10] (6764:6764:6764) (6716:6716:6716))
        (PORT d[11] (5187:5187:5187) (5022:5022:5022))
        (PORT d[12] (6356:6356:6356) (6190:6190:6190))
        (PORT clk (2216:2216:2216) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a224\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4312:4312:4312) (4106:4106:4106))
        (PORT clk (2216:2216:2216) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a224\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2250:2250:2250))
        (PORT d[0] (4855:4855:4855) (4660:4660:4660))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a224\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a224\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2251:2251:2251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a224\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a224\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a224\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10591:10591:10591) (10245:10245:10245))
        (PORT d[1] (4769:4769:4769) (4641:4641:4641))
        (PORT d[2] (10374:10374:10374) (10020:10020:10020))
        (PORT d[3] (11045:11045:11045) (10764:10764:10764))
        (PORT d[4] (4848:4848:4848) (4563:4563:4563))
        (PORT d[5] (2428:2428:2428) (2430:2430:2430))
        (PORT d[6] (4490:4490:4490) (4260:4260:4260))
        (PORT d[7] (4085:4085:4085) (3903:3903:3903))
        (PORT d[8] (4592:4592:4592) (4534:4534:4534))
        (PORT d[9] (3662:3662:3662) (3613:3613:3613))
        (PORT d[10] (11794:11794:11794) (11560:11560:11560))
        (PORT d[11] (5680:5680:5680) (5613:5613:5613))
        (PORT d[12] (4462:4462:4462) (4374:4374:4374))
        (PORT clk (2177:2177:2177) (2169:2169:2169))
        (PORT ena (5592:5592:5592) (5430:5430:5430))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a224\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2169:2169:2169))
        (PORT d[0] (5592:5592:5592) (5430:5430:5430))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a224\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2170:2170:2170))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a224\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2170:2170:2170))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a224\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2170:2170:2170))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a406\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2633:2633:2633) (2700:2700:2700))
        (PORT clk (2232:2232:2232) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a406\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7622:7622:7622) (7520:7520:7520))
        (PORT d[1] (4814:4814:4814) (4761:4761:4761))
        (PORT d[2] (6423:6423:6423) (6315:6315:6315))
        (PORT d[3] (6614:6614:6614) (6528:6528:6528))
        (PORT d[4] (5963:5963:5963) (5785:5785:5785))
        (PORT d[5] (5184:5184:5184) (5075:5075:5075))
        (PORT d[6] (6722:6722:6722) (6462:6462:6462))
        (PORT d[7] (4830:4830:4830) (4625:4625:4625))
        (PORT d[8] (3465:3465:3465) (3483:3483:3483))
        (PORT d[9] (5878:5878:5878) (5668:5668:5668))
        (PORT d[10] (6367:6367:6367) (6329:6329:6329))
        (PORT d[11] (5082:5082:5082) (4923:4923:4923))
        (PORT d[12] (6285:6285:6285) (6106:6106:6106))
        (PORT clk (2229:2229:2229) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a406\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3011:3011:3011) (2969:2969:2969))
        (PORT clk (2229:2229:2229) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a406\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2263:2263:2263))
        (PORT d[0] (3554:3554:3554) (3523:3523:3523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a406\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a406\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2264:2264:2264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a406\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a406\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a406\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3445:3445:3445) (3437:3437:3437))
        (PORT d[1] (4170:4170:4170) (4093:4093:4093))
        (PORT d[2] (3560:3560:3560) (3585:3585:3585))
        (PORT d[3] (11692:11692:11692) (11387:11387:11387))
        (PORT d[4] (4829:4829:4829) (4519:4519:4519))
        (PORT d[5] (3255:3255:3255) (3240:3240:3240))
        (PORT d[6] (4147:4147:4147) (3935:3935:3935))
        (PORT d[7] (4096:4096:4096) (3910:3910:3910))
        (PORT d[8] (3870:3870:3870) (3810:3810:3810))
        (PORT d[9] (4380:4380:4380) (4345:4345:4345))
        (PORT d[10] (11801:11801:11801) (11568:11568:11568))
        (PORT d[11] (5028:5028:5028) (4997:4997:4997))
        (PORT d[12] (4497:4497:4497) (4410:4410:4410))
        (PORT clk (2190:2190:2190) (2182:2182:2182))
        (PORT ena (5272:5272:5272) (5124:5124:5124))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a406\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2182:2182:2182))
        (PORT d[0] (5272:5272:5272) (5124:5124:5124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a406\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a406\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a406\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a354\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2306:2306:2306) (2362:2362:2362))
        (PORT clk (2251:2251:2251) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a354\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9789:9789:9789) (9875:9875:9875))
        (PORT d[1] (4669:4669:4669) (4543:4543:4543))
        (PORT d[2] (7061:7061:7061) (6901:6901:6901))
        (PORT d[3] (5931:5931:5931) (5859:5859:5859))
        (PORT d[4] (5408:5408:5408) (5237:5237:5237))
        (PORT d[5] (5494:5494:5494) (5369:5369:5369))
        (PORT d[6] (6713:6713:6713) (6433:6433:6433))
        (PORT d[7] (4197:4197:4197) (4065:4065:4065))
        (PORT d[8] (3986:3986:3986) (4053:4053:4053))
        (PORT d[9] (5171:5171:5171) (4957:4957:4957))
        (PORT d[10] (5957:5957:5957) (5905:5905:5905))
        (PORT d[11] (4155:4155:4155) (4031:4031:4031))
        (PORT d[12] (4703:4703:4703) (4562:4562:4562))
        (PORT clk (2248:2248:2248) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a354\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3669:3669:3669) (3616:3616:3616))
        (PORT clk (2248:2248:2248) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a354\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2279:2279:2279))
        (PORT d[0] (4213:4213:4213) (4170:4170:4170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a354\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a354\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2280:2280:2280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a354\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a354\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a354\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3934:3934:3934) (3851:3851:3851))
        (PORT d[1] (3512:3512:3512) (3418:3418:3418))
        (PORT d[2] (3094:3094:3094) (3057:3057:3057))
        (PORT d[3] (4151:4151:4151) (4155:4155:4155))
        (PORT d[4] (3285:3285:3285) (3101:3101:3101))
        (PORT d[5] (3886:3886:3886) (3916:3916:3916))
        (PORT d[6] (3256:3256:3256) (3066:3066:3066))
        (PORT d[7] (3144:3144:3144) (2969:2969:2969))
        (PORT d[8] (3253:3253:3253) (3191:3191:3191))
        (PORT d[9] (3199:3199:3199) (3111:3111:3111))
        (PORT d[10] (4062:4062:4062) (3922:3922:3922))
        (PORT d[11] (3579:3579:3579) (3518:3518:3518))
        (PORT d[12] (3246:3246:3246) (3080:3080:3080))
        (PORT clk (2209:2209:2209) (2198:2198:2198))
        (PORT ena (4861:4861:4861) (4689:4689:4689))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a354\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2198:2198:2198))
        (PORT d[0] (4861:4861:4861) (4689:4689:4689))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a354\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a354\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a354\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a145\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2380:2380:2380) (2395:2395:2395))
        (PORT clk (2249:2249:2249) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a145\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6796:6796:6796) (6625:6625:6625))
        (PORT d[1] (5385:5385:5385) (5230:5230:5230))
        (PORT d[2] (4848:4848:4848) (4835:4835:4835))
        (PORT d[3] (5928:5928:5928) (5848:5848:5848))
        (PORT d[4] (4745:4745:4745) (4692:4692:4692))
        (PORT d[5] (6304:6304:6304) (6240:6240:6240))
        (PORT d[6] (8475:8475:8475) (8297:8297:8297))
        (PORT d[7] (5243:5243:5243) (5050:5050:5050))
        (PORT d[8] (5017:5017:5017) (4889:4889:4889))
        (PORT d[9] (5280:5280:5280) (5140:5140:5140))
        (PORT d[10] (6934:6934:6934) (7013:7013:7013))
        (PORT d[11] (3919:3919:3919) (3879:3879:3879))
        (PORT d[12] (4604:4604:4604) (4455:4455:4455))
        (PORT clk (2246:2246:2246) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a145\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4393:4393:4393) (4194:4194:4194))
        (PORT clk (2246:2246:2246) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a145\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2281:2281:2281))
        (PORT d[0] (4936:4936:4936) (4748:4748:4748))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a145\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a145\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2282:2282:2282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a145\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a145\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a145\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6234:6234:6234) (6006:6006:6006))
        (PORT d[1] (6593:6593:6593) (6506:6506:6506))
        (PORT d[2] (7392:7392:7392) (7113:7113:7113))
        (PORT d[3] (7454:7454:7454) (7296:7296:7296))
        (PORT d[4] (7602:7602:7602) (7242:7242:7242))
        (PORT d[5] (3520:3520:3520) (3591:3591:3591))
        (PORT d[6] (7174:7174:7174) (7020:7020:7020))
        (PORT d[7] (4720:4720:4720) (4548:4548:4548))
        (PORT d[8] (8430:8430:8430) (8298:8298:8298))
        (PORT d[9] (7707:7707:7707) (7608:7608:7608))
        (PORT d[10] (7163:7163:7163) (7058:7058:7058))
        (PORT d[11] (6721:6721:6721) (6518:6518:6518))
        (PORT d[12] (6538:6538:6538) (6387:6387:6387))
        (PORT clk (2207:2207:2207) (2200:2200:2200))
        (PORT ena (4985:4985:4985) (4870:4870:4870))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a145\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2200:2200:2200))
        (PORT d[0] (4985:4985:4985) (4870:4870:4870))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a145\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a145\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a145\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a171\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2038:2038:2038) (2029:2029:2029))
        (PORT clk (2252:2252:2252) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a171\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7964:7964:7964) (7842:7842:7842))
        (PORT d[1] (6920:6920:6920) (6718:6718:6718))
        (PORT d[2] (6507:6507:6507) (6446:6446:6446))
        (PORT d[3] (5530:5530:5530) (5425:5425:5425))
        (PORT d[4] (5308:5308:5308) (5218:5218:5218))
        (PORT d[5] (7304:7304:7304) (7192:7192:7192))
        (PORT d[6] (9258:9258:9258) (8905:8905:8905))
        (PORT d[7] (6824:6824:6824) (6584:6584:6584))
        (PORT d[8] (5736:5736:5736) (5583:5583:5583))
        (PORT d[9] (5635:5635:5635) (5468:5468:5468))
        (PORT d[10] (6934:6934:6934) (6981:6981:6981))
        (PORT d[11] (4009:4009:4009) (3988:3988:3988))
        (PORT d[12] (6804:6804:6804) (6561:6561:6561))
        (PORT clk (2249:2249:2249) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a171\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3431:3431:3431) (3307:3307:3307))
        (PORT clk (2249:2249:2249) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a171\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2285:2285:2285))
        (PORT d[0] (3701:3701:3701) (3604:3604:3604))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a171\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a171\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a171\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a171\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a171\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7996:7996:7996) (7738:7738:7738))
        (PORT d[1] (8195:8195:8195) (8058:8058:8058))
        (PORT d[2] (8053:8053:8053) (7768:7768:7768))
        (PORT d[3] (9023:9023:9023) (8797:8797:8797))
        (PORT d[4] (9361:9361:9361) (8971:8971:8971))
        (PORT d[5] (3194:3194:3194) (3247:3247:3247))
        (PORT d[6] (7801:7801:7801) (7603:7603:7603))
        (PORT d[7] (4849:4849:4849) (4714:4714:4714))
        (PORT d[8] (4577:4577:4577) (4537:4537:4537))
        (PORT d[9] (9148:9148:9148) (9061:9061:9061))
        (PORT d[10] (9110:9110:9110) (8953:8953:8953))
        (PORT d[11] (8284:8284:8284) (8018:8018:8018))
        (PORT d[12] (4524:4524:4524) (4494:4494:4494))
        (PORT clk (2210:2210:2210) (2204:2204:2204))
        (PORT ena (4621:4621:4621) (4484:4484:4484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a171\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2204:2204:2204))
        (PORT d[0] (4621:4621:4621) (4484:4484:4484))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a171\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a171\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a171\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a119\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1609:1609:1609) (1555:1555:1555))
        (PORT clk (2275:2275:2275) (2303:2303:2303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a119\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2023:2023:2023) (1962:1962:1962))
        (PORT d[1] (1604:1604:1604) (1531:1531:1531))
        (PORT d[2] (1627:1627:1627) (1557:1557:1557))
        (PORT d[3] (3231:3231:3231) (3120:3120:3120))
        (PORT d[4] (1929:1929:1929) (1852:1852:1852))
        (PORT d[5] (1956:1956:1956) (1885:1885:1885))
        (PORT d[6] (1530:1530:1530) (1465:1465:1465))
        (PORT d[7] (1829:1829:1829) (1749:1749:1749))
        (PORT d[8] (1620:1620:1620) (1586:1586:1586))
        (PORT d[9] (1341:1341:1341) (1286:1286:1286))
        (PORT d[10] (1920:1920:1920) (1850:1850:1850))
        (PORT d[11] (3174:3174:3174) (3074:3074:3074))
        (PORT d[12] (2573:2573:2573) (2485:2485:2485))
        (PORT clk (2272:2272:2272) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a119\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1499:1499:1499) (1355:1355:1355))
        (PORT clk (2272:2272:2272) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a119\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2303:2303:2303))
        (PORT d[0] (2015:2015:2015) (1889:1889:1889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a119\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a119\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2304:2304:2304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a119\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a119\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a119\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7474:7474:7474) (7144:7144:7144))
        (PORT d[1] (9187:9187:9187) (8980:8980:8980))
        (PORT d[2] (7411:7411:7411) (7090:7090:7090))
        (PORT d[3] (7032:7032:7032) (6815:6815:6815))
        (PORT d[4] (9724:9724:9724) (9321:9321:9321))
        (PORT d[5] (5013:5013:5013) (4982:4982:4982))
        (PORT d[6] (7698:7698:7698) (7469:7469:7469))
        (PORT d[7] (5753:5753:5753) (5840:5840:5840))
        (PORT d[8] (7951:7951:7951) (7687:7687:7687))
        (PORT d[9] (3496:3496:3496) (3503:3503:3503))
        (PORT d[10] (7464:7464:7464) (7327:7327:7327))
        (PORT d[11] (7685:7685:7685) (7413:7413:7413))
        (PORT d[12] (8506:8506:8506) (8254:8254:8254))
        (PORT clk (2233:2233:2233) (2222:2222:2222))
        (PORT ena (2563:2563:2563) (2401:2401:2401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a119\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2222:2222:2222))
        (PORT d[0] (2563:2563:2563) (2401:2401:2401))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a119\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a119\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a119\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a197\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2033:2033:2033) (2036:2036:2036))
        (PORT clk (2231:2231:2231) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a197\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6817:6817:6817) (6650:6650:6650))
        (PORT d[1] (6603:6603:6603) (6410:6410:6410))
        (PORT d[2] (5840:5840:5840) (5802:5802:5802))
        (PORT d[3] (5918:5918:5918) (5799:5799:5799))
        (PORT d[4] (4994:4994:4994) (4912:4912:4912))
        (PORT d[5] (6668:6668:6668) (6578:6578:6578))
        (PORT d[6] (9474:9474:9474) (9268:9268:9268))
        (PORT d[7] (6237:6237:6237) (6024:6024:6024))
        (PORT d[8] (5401:5401:5401) (5264:5264:5264))
        (PORT d[9] (5300:5300:5300) (5144:5144:5144))
        (PORT d[10] (6599:6599:6599) (6659:6659:6659))
        (PORT d[11] (3705:3705:3705) (3693:3693:3693))
        (PORT d[12] (6501:6501:6501) (6271:6271:6271))
        (PORT clk (2228:2228:2228) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a197\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4307:4307:4307) (4248:4248:4248))
        (PORT clk (2228:2228:2228) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a197\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2263:2263:2263))
        (PORT d[0] (4850:4850:4850) (4802:4802:4802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a197\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a197\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2264:2264:2264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a197\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a197\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a197\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7916:7916:7916) (7648:7648:7648))
        (PORT d[1] (7580:7580:7580) (7473:7473:7473))
        (PORT d[2] (7402:7402:7402) (7137:7137:7137))
        (PORT d[3] (8439:8439:8439) (8254:8254:8254))
        (PORT d[4] (9028:9028:9028) (8644:8644:8644))
        (PORT d[5] (3214:3214:3214) (3272:3272:3272))
        (PORT d[6] (7462:7462:7462) (7272:7272:7272))
        (PORT d[7] (4522:4522:4522) (4395:4395:4395))
        (PORT d[8] (9705:9705:9705) (9526:9526:9526))
        (PORT d[9] (8477:8477:8477) (8400:8400:8400))
        (PORT d[10] (8492:8492:8492) (8358:8358:8358))
        (PORT d[11] (7921:7921:7921) (7668:7668:7668))
        (PORT d[12] (7640:7640:7640) (7476:7476:7476))
        (PORT clk (2189:2189:2189) (2182:2182:2182))
        (PORT ena (5641:5641:5641) (5507:5507:5507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a197\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2182:2182:2182))
        (PORT d[0] (5641:5641:5641) (5507:5507:5507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a197\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a197\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a197\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a41\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2685:2685:2685) (2674:2674:2674))
        (PORT clk (2231:2231:2231) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a41\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6480:6480:6480) (6326:6326:6326))
        (PORT d[1] (5899:5899:5899) (5707:5707:5707))
        (PORT d[2] (5172:5172:5172) (5151:5151:5151))
        (PORT d[3] (6206:6206:6206) (6108:6108:6108))
        (PORT d[4] (4445:4445:4445) (4397:4397:4397))
        (PORT d[5] (6688:6688:6688) (6616:6616:6616))
        (PORT d[6] (8545:8545:8545) (8374:8374:8374))
        (PORT d[7] (5600:5600:5600) (5393:5393:5393))
        (PORT d[8] (4707:4707:4707) (4596:4596:4596))
        (PORT d[9] (4973:4973:4973) (4833:4833:4833))
        (PORT d[10] (7587:7587:7587) (7638:7638:7638))
        (PORT d[11] (3658:3658:3658) (3645:3645:3645))
        (PORT d[12] (5246:5246:5246) (5058:5058:5058))
        (PORT clk (2228:2228:2228) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a41\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4189:4189:4189) (3847:3847:3847))
        (PORT clk (2228:2228:2228) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a41\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2263:2263:2263))
        (PORT d[0] (4732:4732:4732) (4401:4401:4401))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a41\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a41\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2264:2264:2264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a41\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a41\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a41\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6607:6607:6607) (6381:6381:6381))
        (PORT d[1] (6618:6618:6618) (6543:6543:6543))
        (PORT d[2] (7074:7074:7074) (6814:6814:6814))
        (PORT d[3] (7685:7685:7685) (7509:7509:7509))
        (PORT d[4] (7970:7970:7970) (7606:7606:7606))
        (PORT d[5] (3566:3566:3566) (3646:3646:3646))
        (PORT d[6] (6855:6855:6855) (6689:6689:6689))
        (PORT d[7] (4578:4578:4578) (4451:4451:4451))
        (PORT d[8] (8807:8807:8807) (8662:8662:8662))
        (PORT d[9] (7746:7746:7746) (7692:7692:7692))
        (PORT d[10] (7471:7471:7471) (7347:7347:7347))
        (PORT d[11] (6965:6965:6965) (6742:6742:6742))
        (PORT d[12] (6632:6632:6632) (6490:6490:6490))
        (PORT clk (2189:2189:2189) (2182:2182:2182))
        (PORT ena (5583:5583:5583) (5425:5425:5425))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a41\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2182:2182:2182))
        (PORT d[0] (5583:5583:5583) (5425:5425:5425))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a41\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a41\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a41\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a67\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2299:2299:2299) (2283:2283:2283))
        (PORT clk (2245:2245:2245) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a67\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7155:7155:7155) (6979:6979:6979))
        (PORT d[1] (6901:6901:6901) (6700:6700:6700))
        (PORT d[2] (6164:6164:6164) (6117:6117:6117))
        (PORT d[3] (5564:5564:5564) (5459:5459:5459))
        (PORT d[4] (5340:5340:5340) (5249:5249:5249))
        (PORT d[5] (7006:7006:7006) (6909:6909:6909))
        (PORT d[6] (9779:9779:9779) (9559:9559:9559))
        (PORT d[7] (6831:6831:6831) (6589:6589:6589))
        (PORT d[8] (5423:5423:5423) (5288:5288:5288))
        (PORT d[9] (5660:5660:5660) (5491:5491:5491))
        (PORT d[10] (6888:6888:6888) (6929:6929:6929))
        (PORT d[11] (3999:3999:3999) (3977:3977:3977))
        (PORT d[12] (6785:6785:6785) (6541:6541:6541))
        (PORT clk (2242:2242:2242) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a67\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3485:3485:3485) (3328:3328:3328))
        (PORT clk (2242:2242:2242) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a67\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2277:2277:2277))
        (PORT d[0] (3701:3701:3701) (3590:3590:3590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a67\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a67\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2278:2278:2278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a67\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a67\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a67\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7962:7962:7962) (7703:7703:7703))
        (PORT d[1] (7896:7896:7896) (7771:7771:7771))
        (PORT d[2] (7709:7709:7709) (7436:7436:7436))
        (PORT d[3] (8462:8462:8462) (8280:8280:8280))
        (PORT d[4] (9404:9404:9404) (9011:9011:9011))
        (PORT d[5] (3154:3154:3154) (3216:3216:3216))
        (PORT d[6] (7494:7494:7494) (7310:7310:7310))
        (PORT d[7] (4864:4864:4864) (4730:4730:4730))
        (PORT d[8] (10251:10251:10251) (10020:10020:10020))
        (PORT d[9] (4377:4377:4377) (4402:4402:4402))
        (PORT d[10] (8843:8843:8843) (8701:8701:8701))
        (PORT d[11] (8244:8244:8244) (7979:7979:7979))
        (PORT d[12] (7918:7918:7918) (7727:7727:7727))
        (PORT clk (2203:2203:2203) (2196:2196:2196))
        (PORT ena (5928:5928:5928) (5777:5777:5777))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a67\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2196:2196:2196))
        (PORT d[0] (5928:5928:5928) (5777:5777:5777))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a67\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a67\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a67\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a15\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1790:1790:1790) (1706:1706:1706))
        (PORT clk (2252:2252:2252) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a15\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1063:1063:1063) (1050:1050:1050))
        (PORT d[1] (1339:1339:1339) (1302:1302:1302))
        (PORT d[2] (1659:1659:1659) (1600:1600:1600))
        (PORT d[3] (5401:5401:5401) (5225:5225:5225))
        (PORT d[4] (1873:1873:1873) (1795:1795:1795))
        (PORT d[5] (1935:1935:1935) (1858:1858:1858))
        (PORT d[6] (1699:1699:1699) (1686:1686:1686))
        (PORT d[7] (1717:1717:1717) (1676:1676:1676))
        (PORT d[8] (2597:2597:2597) (2531:2531:2531))
        (PORT d[9] (1343:1343:1343) (1310:1310:1310))
        (PORT d[10] (2265:2265:2265) (2169:2169:2169))
        (PORT d[11] (2254:2254:2254) (2186:2186:2186))
        (PORT d[12] (1393:1393:1393) (1361:1361:1361))
        (PORT clk (2249:2249:2249) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a15\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1260:1260:1260) (1153:1153:1153))
        (PORT clk (2249:2249:2249) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a15\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2285:2285:2285))
        (PORT d[0] (1803:1803:1803) (1707:1707:1707))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a15\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a15\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a15\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a15\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a15\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5980:5980:5980) (5776:5776:5776))
        (PORT d[1] (5003:5003:5003) (4984:4984:4984))
        (PORT d[2] (7029:7029:7029) (6751:6751:6751))
        (PORT d[3] (7985:7985:7985) (7749:7749:7749))
        (PORT d[4] (5531:5531:5531) (5250:5250:5250))
        (PORT d[5] (5492:5492:5492) (5510:5510:5510))
        (PORT d[6] (5598:5598:5598) (5480:5480:5480))
        (PORT d[7] (5099:5099:5099) (5178:5178:5178))
        (PORT d[8] (8738:8738:8738) (8536:8536:8536))
        (PORT d[9] (8011:8011:8011) (7870:7870:7870))
        (PORT d[10] (6877:6877:6877) (6769:6769:6769))
        (PORT d[11] (7746:7746:7746) (7503:7503:7503))
        (PORT d[12] (7794:7794:7794) (7599:7599:7599))
        (PORT clk (2210:2210:2210) (2204:2204:2204))
        (PORT ena (2151:2151:2151) (2049:2049:2049))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a15\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2204:2204:2204))
        (PORT d[0] (2151:2151:2151) (2049:2049:2049))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a15\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a15\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a15\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a93\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1490:1490:1490) (1424:1424:1424))
        (PORT clk (2259:2259:2259) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a93\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2058:2058:2058) (2006:2006:2006))
        (PORT d[1] (1380:1380:1380) (1350:1350:1350))
        (PORT d[2] (1026:1026:1026) (1020:1020:1020))
        (PORT d[3] (5529:5529:5529) (5404:5404:5404))
        (PORT d[4] (1580:1580:1580) (1513:1513:1513))
        (PORT d[5] (1926:1926:1926) (1853:1853:1853))
        (PORT d[6] (1728:1728:1728) (1716:1716:1716))
        (PORT d[7] (1693:1693:1693) (1648:1648:1648))
        (PORT d[8] (4101:4101:4101) (4059:4059:4059))
        (PORT d[9] (1338:1338:1338) (1310:1310:1310))
        (PORT d[10] (1984:1984:1984) (1903:1903:1903))
        (PORT d[11] (1623:1623:1623) (1590:1590:1590))
        (PORT d[12] (2654:2654:2654) (2574:2574:2574))
        (PORT clk (2256:2256:2256) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a93\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2417:2417:2417) (2258:2258:2258))
        (PORT clk (2256:2256:2256) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a93\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2287:2287:2287))
        (PORT d[0] (2960:2960:2960) (2812:2812:2812))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a93\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a93\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2288:2288:2288))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a93\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a93\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a93\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6635:6635:6635) (6395:6395:6395))
        (PORT d[1] (5555:5555:5555) (5516:5516:5516))
        (PORT d[2] (7358:7358:7358) (7067:7067:7067))
        (PORT d[3] (8001:8001:8001) (7769:7769:7769))
        (PORT d[4] (5126:5126:5126) (4851:4851:4851))
        (PORT d[5] (5834:5834:5834) (5844:5844:5844))
        (PORT d[6] (5604:5604:5604) (5474:5474:5474))
        (PORT d[7] (5400:5400:5400) (5461:5461:5461))
        (PORT d[8] (4355:4355:4355) (4344:4344:4344))
        (PORT d[9] (8298:8298:8298) (8146:8146:8146))
        (PORT d[10] (7173:7173:7173) (7049:7049:7049))
        (PORT d[11] (8072:8072:8072) (7819:7819:7819))
        (PORT d[12] (7809:7809:7809) (7619:7619:7619))
        (PORT clk (2217:2217:2217) (2206:2206:2206))
        (PORT ena (2200:2200:2200) (2102:2102:2102))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a93\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2206:2206:2206))
        (PORT d[0] (2200:2200:2200) (2102:2102:2102))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a93\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a93\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a93\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a301\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2413:2413:2413) (2420:2420:2420))
        (PORT clk (2236:2236:2236) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a301\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6531:6531:6531) (6376:6376:6376))
        (PORT d[1] (5612:5612:5612) (5442:5442:5442))
        (PORT d[2] (4873:4873:4873) (4866:4866:4866))
        (PORT d[3] (5926:5926:5926) (5849:5849:5849))
        (PORT d[4] (4421:4421:4421) (4372:4372:4372))
        (PORT d[5] (6663:6663:6663) (6591:6591:6591))
        (PORT d[6] (8505:8505:8505) (8335:8335:8335))
        (PORT d[7] (5267:5267:5267) (5080:5080:5080))
        (PORT d[8] (4746:4746:4746) (4636:4636:4636))
        (PORT d[9] (5651:5651:5651) (5499:5499:5499))
        (PORT d[10] (7580:7580:7580) (7630:7630:7630))
        (PORT d[11] (3652:3652:3652) (3640:3640:3640))
        (PORT d[12] (5212:5212:5212) (5025:5025:5025))
        (PORT clk (2233:2233:2233) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a301\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4599:4599:4599) (4636:4636:4636))
        (PORT clk (2233:2233:2233) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a301\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2269:2269:2269))
        (PORT d[0] (5142:5142:5142) (5190:5190:5190))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a301\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a301\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2270:2270:2270))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a301\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a301\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a301\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6572:6572:6572) (6336:6336:6336))
        (PORT d[1] (6840:6840:6840) (6727:6727:6727))
        (PORT d[2] (7057:7057:7057) (6799:6799:6799))
        (PORT d[3] (7632:7632:7632) (7445:7445:7445))
        (PORT d[4] (7994:7994:7994) (7628:7628:7628))
        (PORT d[5] (3576:3576:3576) (3646:3646:3646))
        (PORT d[6] (4958:4958:4958) (4805:4805:4805))
        (PORT d[7] (4595:4595:4595) (4466:4466:4466))
        (PORT d[8] (8774:8774:8774) (8631:8631:8631))
        (PORT d[9] (7745:7745:7745) (7653:7653:7653))
        (PORT d[10] (7441:7441:7441) (7326:7326:7326))
        (PORT d[11] (6931:6931:6931) (6710:6710:6710))
        (PORT d[12] (6599:6599:6599) (6458:6458:6458))
        (PORT clk (2194:2194:2194) (2188:2188:2188))
        (PORT ena (5005:5005:5005) (4889:4889:4889))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a301\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2188:2188:2188))
        (PORT d[0] (5005:5005:5005) (4889:4889:4889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a301\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a301\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a301\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a275\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2336:2336:2336) (2321:2321:2321))
        (PORT clk (2249:2249:2249) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a275\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6601:6601:6601) (6480:6480:6480))
        (PORT d[1] (6910:6910:6910) (6708:6708:6708))
        (PORT d[2] (6190:6190:6190) (6144:6144:6144))
        (PORT d[3] (5588:5588:5588) (5484:5484:5484))
        (PORT d[4] (5316:5316:5316) (5224:5224:5224))
        (PORT d[5] (7032:7032:7032) (6934:6934:6934))
        (PORT d[6] (9819:9819:9819) (9594:9594:9594))
        (PORT d[7] (6557:6557:6557) (6332:6332:6332))
        (PORT d[8] (5724:5724:5724) (5570:5570:5570))
        (PORT d[9] (5635:5635:5635) (5467:5467:5467))
        (PORT d[10] (6905:6905:6905) (6951:6951:6951))
        (PORT d[11] (4040:4040:4040) (4019:4019:4019))
        (PORT d[12] (6798:6798:6798) (6554:6554:6554))
        (PORT clk (2246:2246:2246) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a275\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3831:3831:3831) (3651:3651:3651))
        (PORT clk (2246:2246:2246) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a275\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2281:2281:2281))
        (PORT d[0] (4374:4374:4374) (4205:4205:4205))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a275\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a275\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2282:2282:2282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a275\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a275\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a275\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7970:7970:7970) (7711:7711:7711))
        (PORT d[1] (7895:7895:7895) (7773:7773:7773))
        (PORT d[2] (7703:7703:7703) (7430:7430:7430))
        (PORT d[3] (8761:8761:8761) (8563:8563:8563))
        (PORT d[4] (9386:9386:9386) (8994:8994:8994))
        (PORT d[5] (3182:3182:3182) (3239:3239:3239))
        (PORT d[6] (7495:7495:7495) (7311:7311:7311))
        (PORT d[7] (4889:4889:4889) (4755:4755:4755))
        (PORT d[8] (10018:10018:10018) (9828:9828:9828))
        (PORT d[9] (9107:9107:9107) (9019:9019:9019))
        (PORT d[10] (8825:8825:8825) (8682:8682:8682))
        (PORT d[11] (8251:8251:8251) (7987:7987:7987))
        (PORT d[12] (7966:7966:7966) (7790:7790:7790))
        (PORT clk (2207:2207:2207) (2200:2200:2200))
        (PORT ena (5965:5965:5965) (5815:5815:5815))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a275\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2200:2200:2200))
        (PORT d[0] (5965:5965:5965) (5815:5815:5815))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a275\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a275\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a275\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a249\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2408:2408:2408) (2413:2413:2413))
        (PORT clk (2239:2239:2239) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a249\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6491:6491:6491) (6324:6324:6324))
        (PORT d[1] (5342:5342:5342) (5197:5197:5197))
        (PORT d[2] (4881:4881:4881) (4869:4869:4869))
        (PORT d[3] (5945:5945:5945) (5859:5859:5859))
        (PORT d[4] (4737:4737:4737) (4683:4683:4683))
        (PORT d[5] (6623:6623:6623) (6551:6551:6551))
        (PORT d[6] (2436:2436:2436) (2442:2442:2442))
        (PORT d[7] (5235:5235:5235) (5046:5046:5046))
        (PORT d[8] (4761:4761:4761) (4653:4653:4653))
        (PORT d[9] (5625:5625:5625) (5474:5474:5474))
        (PORT d[10] (7591:7591:7591) (7639:7639:7639))
        (PORT d[11] (3656:3656:3656) (3627:3627:3627))
        (PORT d[12] (4624:4624:4624) (4475:4475:4475))
        (PORT clk (2236:2236:2236) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a249\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3950:3950:3950) (3764:3764:3764))
        (PORT clk (2236:2236:2236) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a249\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2273:2273:2273))
        (PORT d[0] (4222:4222:4222) (4066:4066:4066))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a249\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a249\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2274:2274:2274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a249\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a249\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a249\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6570:6570:6570) (6340:6340:6340))
        (PORT d[1] (6636:6636:6636) (6558:6558:6558))
        (PORT d[2] (7329:7329:7329) (7052:7052:7052))
        (PORT d[3] (7353:7353:7353) (7176:7176:7176))
        (PORT d[4] (7986:7986:7986) (7621:7621:7621))
        (PORT d[5] (3544:3544:3544) (3622:3622:3622))
        (PORT d[6] (7200:7200:7200) (7039:7039:7039))
        (PORT d[7] (4523:4523:4523) (4394:4394:4394))
        (PORT d[8] (5008:5008:5008) (4994:4994:4994))
        (PORT d[9] (7757:7757:7757) (7692:7692:7692))
        (PORT d[10] (7461:7461:7461) (7353:7353:7353))
        (PORT d[11] (7017:7017:7017) (6804:6804:6804))
        (PORT d[12] (6591:6591:6591) (6450:6450:6450))
        (PORT clk (2197:2197:2197) (2192:2192:2192))
        (PORT ena (5267:5267:5267) (5138:5138:5138))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a249\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2192:2192:2192))
        (PORT d[0] (5267:5267:5267) (5138:5138:5138))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a249\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a249\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a249\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a223\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2713:2713:2713) (2708:2708:2708))
        (PORT clk (2245:2245:2245) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a223\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6816:6816:6816) (6644:6644:6644))
        (PORT d[1] (5569:5569:5569) (5404:5404:5404))
        (PORT d[2] (4855:4855:4855) (4843:4843:4843))
        (PORT d[3] (5943:5943:5943) (5863:5863:5863))
        (PORT d[4] (4795:4795:4795) (4740:4740:4740))
        (PORT d[5] (6608:6608:6608) (6534:6534:6534))
        (PORT d[6] (8493:8493:8493) (8312:8312:8312))
        (PORT d[7] (5227:5227:5227) (5037:5037:5037))
        (PORT d[8] (5042:5042:5042) (4914:4914:4914))
        (PORT d[9] (5273:5273:5273) (5114:5114:5114))
        (PORT d[10] (7254:7254:7254) (7316:7316:7316))
        (PORT d[11] (3575:3575:3575) (3536:3536:3536))
        (PORT d[12] (4650:4650:4650) (4500:4500:4500))
        (PORT clk (2242:2242:2242) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a223\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4040:4040:4040) (3880:3880:3880))
        (PORT clk (2242:2242:2242) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a223\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2277:2277:2277))
        (PORT d[0] (4583:4583:4583) (4434:4434:4434))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a223\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a223\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2278:2278:2278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a223\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a223\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a223\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6553:6553:6553) (6316:6316:6316))
        (PORT d[1] (6607:6607:6607) (6517:6517:6517))
        (PORT d[2] (7381:7381:7381) (7101:7101:7101))
        (PORT d[3] (7442:7442:7442) (7284:7284:7284))
        (PORT d[4] (7969:7969:7969) (7600:7600:7600))
        (PORT d[5] (3527:3527:3527) (3606:3606:3606))
        (PORT d[6] (7510:7510:7510) (7343:7343:7343))
        (PORT d[7] (4274:4274:4274) (4160:4160:4160))
        (PORT d[8] (8754:8754:8754) (8610:8610:8610))
        (PORT d[9] (8109:8109:8109) (8040:8040:8040))
        (PORT d[10] (7748:7748:7748) (7619:7619:7619))
        (PORT d[11] (6707:6707:6707) (6510:6510:6510))
        (PORT d[12] (6855:6855:6855) (6696:6696:6696))
        (PORT clk (2203:2203:2203) (2196:2196:2196))
        (PORT ena (5274:5274:5274) (5142:5142:5142))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a223\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2196:2196:2196))
        (PORT d[0] (5274:5274:5274) (5142:5142:5142))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a223\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a223\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a223\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a405\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2057:2057:2057) (1959:1959:1959))
        (PORT clk (2247:2247:2247) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a405\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6518:6518:6518) (6348:6348:6348))
        (PORT d[1] (1374:1374:1374) (1339:1339:1339))
        (PORT d[2] (1942:1942:1942) (1875:1875:1875))
        (PORT d[3] (5392:5392:5392) (5205:5205:5205))
        (PORT d[4] (2182:2182:2182) (2089:2089:2089))
        (PORT d[5] (1886:1886:1886) (1800:1800:1800))
        (PORT d[6] (1751:1751:1751) (1735:1735:1735))
        (PORT d[7] (2054:2054:2054) (2005:2005:2005))
        (PORT d[8] (2606:2606:2606) (2539:2539:2539))
        (PORT d[9] (5833:5833:5833) (5601:5601:5601))
        (PORT d[10] (5692:5692:5692) (5397:5397:5397))
        (PORT d[11] (2213:2213:2213) (2146:2146:2146))
        (PORT d[12] (2999:2999:2999) (2899:2899:2899))
        (PORT clk (2244:2244:2244) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a405\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1291:1291:1291) (1189:1189:1189))
        (PORT clk (2244:2244:2244) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a405\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2278:2278:2278))
        (PORT d[0] (1834:1834:1834) (1743:1743:1743))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a405\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a405\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2279:2279:2279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a405\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a405\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a405\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5972:5972:5972) (5768:5768:5768))
        (PORT d[1] (8869:8869:8869) (8682:8682:8682))
        (PORT d[2] (7044:7044:7044) (6753:6753:6753))
        (PORT d[3] (8000:8000:8000) (7751:7751:7751))
        (PORT d[4] (5499:5499:5499) (5218:5218:5218))
        (PORT d[5] (5470:5470:5470) (5487:5487:5487))
        (PORT d[6] (6442:6442:6442) (6234:6234:6234))
        (PORT d[7] (5099:5099:5099) (5177:5177:5177))
        (PORT d[8] (4306:4306:4306) (4295:4295:4295))
        (PORT d[9] (7990:7990:7990) (7847:7847:7847))
        (PORT d[10] (6563:6563:6563) (6465:6465:6465))
        (PORT d[11] (4616:4616:4616) (4569:4569:4569))
        (PORT d[12] (7538:7538:7538) (7351:7351:7351))
        (PORT clk (2205:2205:2205) (2197:2197:2197))
        (PORT ena (1852:1852:1852) (1758:1758:1758))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a405\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2197:2197:2197))
        (PORT d[0] (1852:1852:1852) (1758:1758:1758))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a405\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a405\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a405\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a353\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2010:2010:2010) (2011:2011:2011))
        (PORT clk (2239:2239:2239) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a353\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7154:7154:7154) (6978:6978:6978))
        (PORT d[1] (6580:6580:6580) (6396:6396:6396))
        (PORT d[2] (6155:6155:6155) (6107:6107:6107))
        (PORT d[3] (5873:5873:5873) (5754:5754:5754))
        (PORT d[4] (5284:5284:5284) (5193:5193:5193))
        (PORT d[5] (6650:6650:6650) (6546:6546:6546))
        (PORT d[6] (9515:9515:9515) (9309:9309:9309))
        (PORT d[7] (6543:6543:6543) (6317:6317:6317))
        (PORT d[8] (5390:5390:5390) (5256:5256:5256))
        (PORT d[9] (5613:5613:5613) (5444:5444:5444))
        (PORT d[10] (6570:6570:6570) (6636:6636:6636))
        (PORT d[11] (3959:3959:3959) (3937:3937:3937))
        (PORT d[12] (6769:6769:6769) (6523:6523:6523))
        (PORT clk (2236:2236:2236) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a353\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4700:4700:4700) (4657:4657:4657))
        (PORT clk (2236:2236:2236) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a353\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2273:2273:2273))
        (PORT d[0] (5243:5243:5243) (5211:5211:5211))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a353\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a353\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2274:2274:2274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a353\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a353\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a353\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7972:7972:7972) (7710:7710:7710))
        (PORT d[1] (7884:7884:7884) (7762:7762:7762))
        (PORT d[2] (7709:7709:7709) (7436:7436:7436))
        (PORT d[3] (8759:8759:8759) (8561:8561:8561))
        (PORT d[4] (9038:9038:9038) (8653:8653:8653))
        (PORT d[5] (3189:3189:3189) (3241:3241:3241))
        (PORT d[6] (7479:7479:7479) (7289:7289:7289))
        (PORT d[7] (4857:4857:4857) (4723:4723:4723))
        (PORT d[8] (9978:9978:9978) (9761:9761:9761))
        (PORT d[9] (8791:8791:8791) (8706:8706:8706))
        (PORT d[10] (8874:8874:8874) (8732:8732:8732))
        (PORT d[11] (7962:7962:7962) (7711:7711:7711))
        (PORT d[12] (7958:7958:7958) (7782:7782:7782))
        (PORT clk (2197:2197:2197) (2192:2192:2192))
        (PORT ena (4614:4614:4614) (4481:4481:4481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a353\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2192:2192:2192))
        (PORT d[0] (4614:4614:4614) (4481:4481:4481))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a353\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a353\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a353\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a379\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1862:1862:1862) (1777:1777:1777))
        (PORT clk (2257:2257:2257) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a379\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2058:2058:2058) (2006:2006:2006))
        (PORT d[1] (1660:1660:1660) (1603:1603:1603))
        (PORT d[2] (1649:1649:1649) (1604:1604:1604))
        (PORT d[3] (5458:5458:5458) (5330:5330:5330))
        (PORT d[4] (1318:1318:1318) (1265:1265:1265))
        (PORT d[5] (1925:1925:1925) (1852:1852:1852))
        (PORT d[6] (1713:1713:1713) (1701:1701:1701))
        (PORT d[7] (1733:1733:1733) (1690:1690:1690))
        (PORT d[8] (1041:1041:1041) (1029:1029:1029))
        (PORT d[9] (1070:1070:1070) (1055:1055:1055))
        (PORT d[10] (1953:1953:1953) (1872:1872:1872))
        (PORT d[11] (1039:1039:1039) (1033:1033:1033))
        (PORT d[12] (2663:2663:2663) (2583:2583:2583))
        (PORT clk (2254:2254:2254) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a379\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1039:1039:1039) (944:944:944))
        (PORT clk (2254:2254:2254) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a379\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2286:2286:2286))
        (PORT d[0] (1582:1582:1582) (1498:1498:1498))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a379\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a379\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2287:2287:2287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a379\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a379\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a379\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6323:6323:6323) (6113:6113:6113))
        (PORT d[1] (5296:5296:5296) (5280:5280:5280))
        (PORT d[2] (7035:7035:7035) (6755:6755:6755))
        (PORT d[3] (8018:8018:8018) (7782:7782:7782))
        (PORT d[4] (4870:4870:4870) (4612:4612:4612))
        (PORT d[5] (5827:5827:5827) (5836:5836:5836))
        (PORT d[6] (5620:5620:5620) (5491:5491:5491))
        (PORT d[7] (5360:5360:5360) (5421:5421:5421))
        (PORT d[8] (9044:9044:9044) (8839:8839:8839))
        (PORT d[9] (8317:8317:8317) (8163:8163:8163))
        (PORT d[10] (7199:7199:7199) (7073:7073:7073))
        (PORT d[11] (4346:4346:4346) (4329:4329:4329))
        (PORT d[12] (7807:7807:7807) (7618:7618:7618))
        (PORT clk (2215:2215:2215) (2205:2205:2205))
        (PORT ena (2198:2198:2198) (2101:2101:2101))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a379\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2205:2205:2205))
        (PORT d[0] (2198:2198:2198) (2101:2101:2101))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a379\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a379\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a379\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a327\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1781:1781:1781) (1705:1705:1705))
        (PORT clk (2253:2253:2253) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a327\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (761:761:761) (767:767:767))
        (PORT d[1] (731:731:731) (734:734:734))
        (PORT d[2] (759:759:759) (759:759:759))
        (PORT d[3] (5427:5427:5427) (5250:5250:5250))
        (PORT d[4] (1019:1019:1019) (1000:1000:1000))
        (PORT d[5] (1917:1917:1917) (1843:1843:1843))
        (PORT d[6] (1659:1659:1659) (1639:1639:1639))
        (PORT d[7] (1741:1741:1741) (1699:1699:1699))
        (PORT d[8] (2623:2623:2623) (2556:2556:2556))
        (PORT d[9] (1331:1331:1331) (1299:1299:1299))
        (PORT d[10] (2227:2227:2227) (2134:2134:2134))
        (PORT d[11] (1608:1608:1608) (1566:1566:1566))
        (PORT d[12] (1347:1347:1347) (1316:1316:1316))
        (PORT clk (2250:2250:2250) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a327\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1309:1309:1309) (1211:1211:1211))
        (PORT clk (2250:2250:2250) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a327\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2284:2284:2284))
        (PORT d[0] (1852:1852:1852) (1765:1765:1765))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a327\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a327\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2285:2285:2285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a327\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a327\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a327\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6306:6306:6306) (6093:6093:6093))
        (PORT d[1] (5256:5256:5256) (5239:5239:5239))
        (PORT d[2] (7055:7055:7055) (6776:6776:6776))
        (PORT d[3] (7997:7997:7997) (7764:7764:7764))
        (PORT d[4] (4887:4887:4887) (4619:4619:4619))
        (PORT d[5] (3645:3645:3645) (3635:3635:3635))
        (PORT d[6] (5874:5874:5874) (5732:5732:5732))
        (PORT d[7] (5069:5069:5069) (5144:5144:5144))
        (PORT d[8] (4347:4347:4347) (4335:4335:4335))
        (PORT d[9] (4044:4044:4044) (4030:4030:4030))
        (PORT d[10] (6887:6887:6887) (6777:6777:6777))
        (PORT d[11] (4663:4663:4663) (4621:4621:4621))
        (PORT d[12] (7837:7837:7837) (7641:7641:7641))
        (PORT clk (2211:2211:2211) (2203:2203:2203))
        (PORT ena (2200:2200:2200) (2090:2090:2090))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a327\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2203:2203:2203))
        (PORT d[0] (2200:2200:2200) (2090:2090:2090))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a327\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a327\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a327\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a144\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2200:2200:2200) (2220:2220:2220))
        (PORT clk (2268:2268:2268) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a144\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9718:9718:9718) (9756:9756:9756))
        (PORT d[1] (4615:4615:4615) (4463:4463:4463))
        (PORT d[2] (4973:4973:4973) (4805:4805:4805))
        (PORT d[3] (6654:6654:6654) (6596:6596:6596))
        (PORT d[4] (5582:5582:5582) (5340:5340:5340))
        (PORT d[5] (4393:4393:4393) (4217:4217:4217))
        (PORT d[6] (8790:8790:8790) (8572:8572:8572))
        (PORT d[7] (9664:9664:9664) (9699:9699:9699))
        (PORT d[8] (3875:3875:3875) (3932:3932:3932))
        (PORT d[9] (5404:5404:5404) (5173:5173:5173))
        (PORT d[10] (5591:5591:5591) (5509:5509:5509))
        (PORT d[11] (5055:5055:5055) (5007:5007:5007))
        (PORT d[12] (5075:5075:5075) (4930:4930:4930))
        (PORT clk (2265:2265:2265) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a144\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4264:4264:4264) (3986:3986:3986))
        (PORT clk (2265:2265:2265) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a144\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2297:2297:2297))
        (PORT d[0] (4782:4782:4782) (4517:4517:4517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a144\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a144\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2298:2298:2298))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a144\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a144\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a144\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3104:3104:3104) (3098:3098:3098))
        (PORT d[1] (3431:3431:3431) (3288:3288:3288))
        (PORT d[2] (2138:2138:2138) (2143:2143:2143))
        (PORT d[3] (3694:3694:3694) (3659:3659:3659))
        (PORT d[4] (2269:2269:2269) (2182:2182:2182))
        (PORT d[5] (4167:4167:4167) (4195:4195:4195))
        (PORT d[6] (2540:2540:2540) (2421:2421:2421))
        (PORT d[7] (5382:5382:5382) (5465:5465:5465))
        (PORT d[8] (2516:2516:2516) (2420:2420:2420))
        (PORT d[9] (2559:2559:2559) (2464:2464:2464))
        (PORT d[10] (3423:3423:3423) (3270:3270:3270))
        (PORT d[11] (3549:3549:3549) (3488:3488:3488))
        (PORT d[12] (2769:2769:2769) (2660:2660:2660))
        (PORT clk (2226:2226:2226) (2216:2216:2216))
        (PORT ena (3938:3938:3938) (3781:3781:3781))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a144\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2216:2216:2216))
        (PORT d[0] (3938:3938:3938) (3781:3781:3781))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a144\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a144\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a144\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a170\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2210:2210:2210) (2252:2252:2252))
        (PORT clk (2247:2247:2247) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a170\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10287:10287:10287) (10301:10301:10301))
        (PORT d[1] (3891:3891:3891) (3752:3752:3752))
        (PORT d[2] (3979:3979:3979) (3841:3841:3841))
        (PORT d[3] (7019:7019:7019) (6947:6947:6947))
        (PORT d[4] (5347:5347:5347) (5175:5175:5175))
        (PORT d[5] (4106:4106:4106) (3938:3938:3938))
        (PORT d[6] (6238:6238:6238) (5938:5938:5938))
        (PORT d[7] (10276:10276:10276) (10280:10280:10280))
        (PORT d[8] (4533:4533:4533) (4566:4566:4566))
        (PORT d[9] (6342:6342:6342) (6057:6057:6057))
        (PORT d[10] (6223:6223:6223) (6110:6110:6110))
        (PORT d[11] (4128:4128:4128) (4117:4117:4117))
        (PORT d[12] (5732:5732:5732) (5560:5560:5560))
        (PORT clk (2244:2244:2244) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a170\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5235:5235:5235) (5136:5136:5136))
        (PORT clk (2244:2244:2244) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a170\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2278:2278:2278))
        (PORT d[0] (5806:5806:5806) (5714:5714:5714))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a170\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a170\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2279:2279:2279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a170\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a170\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a170\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2770:2770:2770) (2627:2627:2627))
        (PORT d[1] (2477:2477:2477) (2365:2365:2365))
        (PORT d[2] (2152:2152:2152) (2159:2159:2159))
        (PORT d[3] (3343:3343:3343) (3300:3300:3300))
        (PORT d[4] (1614:1614:1614) (1548:1548:1548))
        (PORT d[5] (4718:4718:4718) (4709:4709:4709))
        (PORT d[6] (1856:1856:1856) (1759:1759:1759))
        (PORT d[7] (2076:2076:2076) (1967:1967:1967))
        (PORT d[8] (2554:2554:2554) (2482:2482:2482))
        (PORT d[9] (2562:2562:2562) (2478:2478:2478))
        (PORT d[10] (4141:4141:4141) (3970:3970:3970))
        (PORT d[11] (3612:3612:3612) (3553:3553:3553))
        (PORT d[12] (2803:2803:2803) (2699:2699:2699))
        (PORT clk (2205:2205:2205) (2197:2197:2197))
        (PORT ena (4178:4178:4178) (4001:4001:4001))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a170\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2197:2197:2197))
        (PORT d[0] (4178:4178:4178) (4001:4001:4001))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a170\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a170\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a170\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a118\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2163:2163:2163) (2169:2169:2169))
        (PORT clk (2254:2254:2254) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a118\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7732:7732:7732) (7651:7651:7651))
        (PORT d[1] (3300:3300:3300) (3183:3183:3183))
        (PORT d[2] (3293:3293:3293) (3173:3173:3173))
        (PORT d[3] (3449:3449:3449) (3319:3319:3319))
        (PORT d[4] (3181:3181:3181) (3063:3063:3063))
        (PORT d[5] (3451:3451:3451) (3311:3311:3311))
        (PORT d[6] (7190:7190:7190) (6851:6851:6851))
        (PORT d[7] (4518:4518:4518) (4308:4308:4308))
        (PORT d[8] (2466:2466:2466) (2491:2491:2491))
        (PORT d[9] (4183:4183:4183) (3977:3977:3977))
        (PORT d[10] (3752:3752:3752) (3592:3592:3592))
        (PORT d[11] (4675:4675:4675) (4626:4626:4626))
        (PORT d[12] (4713:4713:4713) (4549:4549:4549))
        (PORT clk (2251:2251:2251) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a118\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3341:3341:3341) (3117:3117:3117))
        (PORT clk (2251:2251:2251) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a118\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2284:2284:2284))
        (PORT d[0] (3884:3884:3884) (3671:3671:3671))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a118\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a118\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2285:2285:2285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a118\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a118\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a118\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5287:5287:5287) (5050:5050:5050))
        (PORT d[1] (3495:3495:3495) (3350:3350:3350))
        (PORT d[2] (3983:3983:3983) (3798:3798:3798))
        (PORT d[3] (3383:3383:3383) (3224:3224:3224))
        (PORT d[4] (1935:1935:1935) (1852:1852:1852))
        (PORT d[5] (3546:3546:3546) (3487:3487:3487))
        (PORT d[6] (3533:3533:3533) (3395:3395:3395))
        (PORT d[7] (2193:2193:2193) (2094:2094:2094))
        (PORT d[8] (3657:3657:3657) (3641:3641:3641))
        (PORT d[9] (3776:3776:3776) (3750:3750:3750))
        (PORT d[10] (9130:9130:9130) (8940:8940:8940))
        (PORT d[11] (3451:3451:3451) (3308:3308:3308))
        (PORT d[12] (4163:4163:4163) (4093:4093:4093))
        (PORT clk (2212:2212:2212) (2203:2203:2203))
        (PORT ena (4546:4546:4546) (4370:4370:4370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a118\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2203:2203:2203))
        (PORT d[0] (4546:4546:4546) (4370:4370:4370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a118\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a118\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a118\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a196\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1856:1856:1856) (1864:1864:1864))
        (PORT clk (2225:2225:2225) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a196\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7486:7486:7486) (7424:7424:7424))
        (PORT d[1] (3603:3603:3603) (3475:3475:3475))
        (PORT d[2] (3659:3659:3659) (3520:3520:3520))
        (PORT d[3] (3408:3408:3408) (3254:3254:3254))
        (PORT d[4] (3833:3833:3833) (3686:3686:3686))
        (PORT d[5] (4429:4429:4429) (4257:4257:4257))
        (PORT d[6] (6593:6593:6593) (6282:6282:6282))
        (PORT d[7] (4183:4183:4183) (3977:3977:3977))
        (PORT d[8] (4586:4586:4586) (4618:4618:4618))
        (PORT d[9] (6685:6685:6685) (6392:6392:6392))
        (PORT d[10] (3739:3739:3739) (3578:3578:3578))
        (PORT d[11] (4075:4075:4075) (4066:4066:4066))
        (PORT d[12] (4362:4362:4362) (4203:4203:4203))
        (PORT clk (2222:2222:2222) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a196\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2853:2853:2853) (2717:2717:2717))
        (PORT clk (2222:2222:2222) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a196\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2253:2253:2253))
        (PORT d[0] (3396:3396:3396) (3271:3271:3271))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a196\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a196\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2254:2254:2254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a196\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a196\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a196\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2748:2748:2748) (2602:2602:2602))
        (PORT d[1] (2815:2815:2815) (2694:2694:2694))
        (PORT d[2] (2480:2480:2480) (2476:2476:2476))
        (PORT d[3] (3587:3587:3587) (3523:3523:3523))
        (PORT d[4] (1918:1918:1918) (1821:1821:1821))
        (PORT d[5] (3953:3953:3953) (3890:3890:3890))
        (PORT d[6] (1822:1822:1822) (1722:1722:1722))
        (PORT d[7] (1833:1833:1833) (1740:1740:1740))
        (PORT d[8] (2805:2805:2805) (2711:2711:2711))
        (PORT d[9] (2916:2916:2916) (2830:2830:2830))
        (PORT d[10] (4457:4457:4457) (4274:4274:4274))
        (PORT d[11] (3812:3812:3812) (3656:3656:3656))
        (PORT d[12] (3094:3094:3094) (2962:2962:2962))
        (PORT clk (2183:2183:2183) (2172:2172:2172))
        (PORT ena (3869:3869:3869) (3712:3712:3712))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a196\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2172:2172:2172))
        (PORT d[0] (3869:3869:3869) (3712:3712:3712))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a196\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2173:2173:2173))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a196\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2173:2173:2173))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a196\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2173:2173:2173))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a40\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2467:2467:2467) (2500:2500:2500))
        (PORT clk (2189:2189:2189) (2219:2219:2219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a40\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9865:9865:9865) (9846:9846:9846))
        (PORT d[1] (6384:6384:6384) (6226:6226:6226))
        (PORT d[2] (7089:7089:7089) (6958:6958:6958))
        (PORT d[3] (7821:7821:7821) (7466:7466:7466))
        (PORT d[4] (5830:5830:5830) (5666:5666:5666))
        (PORT d[5] (7343:7343:7343) (6925:6925:6925))
        (PORT d[6] (6051:6051:6051) (5681:5681:5681))
        (PORT d[7] (7956:7956:7956) (7947:7947:7947))
        (PORT d[8] (2900:2900:2900) (2958:2958:2958))
        (PORT d[9] (7001:7001:7001) (6845:6845:6845))
        (PORT d[10] (6165:6165:6165) (6031:6031:6031))
        (PORT d[11] (6292:6292:6292) (6229:6229:6229))
        (PORT d[12] (6131:6131:6131) (5894:5894:5894))
        (PORT clk (2186:2186:2186) (2215:2215:2215))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a40\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4153:4153:4153) (3917:3917:3917))
        (PORT clk (2186:2186:2186) (2215:2215:2215))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a40\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2219:2219:2219))
        (PORT d[0] (4696:4696:4696) (4471:4471:4471))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a40\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a40\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2220:2220:2220))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a40\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a40\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a40\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3420:3420:3420) (3419:3419:3419))
        (PORT d[1] (3728:3728:3728) (3713:3713:3713))
        (PORT d[2] (3569:3569:3569) (3440:3440:3440))
        (PORT d[3] (3533:3533:3533) (3406:3406:3406))
        (PORT d[4] (1968:1968:1968) (1903:1903:1903))
        (PORT d[5] (2534:2534:2534) (2542:2542:2542))
        (PORT d[6] (4317:4317:4317) (4116:4116:4116))
        (PORT d[7] (3680:3680:3680) (3738:3738:3738))
        (PORT d[8] (4160:4160:4160) (4019:4019:4019))
        (PORT d[9] (3488:3488:3488) (3497:3497:3497))
        (PORT d[10] (3967:3967:3967) (3914:3914:3914))
        (PORT d[11] (2931:2931:2931) (2889:2889:2889))
        (PORT d[12] (3222:3222:3222) (3121:3121:3121))
        (PORT clk (2147:2147:2147) (2138:2138:2138))
        (PORT ena (6318:6318:6318) (6139:6139:6139))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a40\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2138:2138:2138))
        (PORT d[0] (6318:6318:6318) (6139:6139:6139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a40\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2139:2139:2139))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a40\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2139:2139:2139))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a40\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2139:2139:2139))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a66\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2261:2261:2261) (2302:2302:2302))
        (PORT clk (2263:2263:2263) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a66\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9722:9722:9722) (9782:9782:9782))
        (PORT d[1] (5325:5325:5325) (5205:5205:5205))
        (PORT d[2] (5759:5759:5759) (5650:5650:5650))
        (PORT d[3] (5542:5542:5542) (5300:5300:5300))
        (PORT d[4] (5347:5347:5347) (5188:5188:5188))
        (PORT d[5] (4863:4863:4863) (4622:4622:4622))
        (PORT d[6] (4759:4759:4759) (4500:4500:4500))
        (PORT d[7] (9308:9308:9308) (9312:9312:9312))
        (PORT d[8] (3913:3913:3913) (3861:3861:3861))
        (PORT d[9] (5120:5120:5120) (4854:4854:4854))
        (PORT d[10] (4725:4725:4725) (4699:4699:4699))
        (PORT d[11] (4657:4657:4657) (4623:4623:4623))
        (PORT d[12] (5285:5285:5285) (5010:5010:5010))
        (PORT clk (2260:2260:2260) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a66\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4971:4971:4971) (4873:4873:4873))
        (PORT clk (2260:2260:2260) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a66\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2294:2294:2294))
        (PORT d[0] (5514:5514:5514) (5427:5427:5427))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a66\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a66\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2295:2295:2295))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a66\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a66\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a66\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1516:1516:1516) (1509:1509:1509))
        (PORT d[1] (1782:1782:1782) (1765:1765:1765))
        (PORT d[2] (1471:1471:1471) (1460:1460:1460))
        (PORT d[3] (3350:3350:3350) (3325:3325:3325))
        (PORT d[4] (1562:1562:1562) (1560:1560:1560))
        (PORT d[5] (4192:4192:4192) (4247:4247:4247))
        (PORT d[6] (1242:1242:1242) (1260:1260:1260))
        (PORT d[7] (4755:4755:4755) (4819:4819:4819))
        (PORT d[8] (1251:1251:1251) (1281:1281:1281))
        (PORT d[9] (1233:1233:1233) (1258:1258:1258))
        (PORT d[10] (2850:2850:2850) (2753:2753:2753))
        (PORT d[11] (1886:1886:1886) (1823:1823:1823))
        (PORT d[12] (1191:1191:1191) (1203:1203:1203))
        (PORT clk (2221:2221:2221) (2213:2213:2213))
        (PORT ena (4324:4324:4324) (4199:4199:4199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a66\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2213:2213:2213))
        (PORT d[0] (4324:4324:4324) (4199:4199:4199))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a66\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a66\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a66\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a14\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2268:2268:2268) (2329:2329:2329))
        (PORT clk (2238:2238:2238) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a14\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10307:10307:10307) (10313:10313:10313))
        (PORT d[1] (5731:5731:5731) (5604:5604:5604))
        (PORT d[2] (5409:5409:5409) (5285:5285:5285))
        (PORT d[3] (4555:4555:4555) (4339:4339:4339))
        (PORT d[4] (5694:5694:5694) (5526:5526:5526))
        (PORT d[5] (5371:5371:5371) (5083:5083:5083))
        (PORT d[6] (4787:4787:4787) (4520:4520:4520))
        (PORT d[7] (9653:9653:9653) (9639:9639:9639))
        (PORT d[8] (3923:3923:3923) (3875:3875:3875))
        (PORT d[9] (5449:5449:5449) (5178:5178:5178))
        (PORT d[10] (5094:5094:5094) (5060:5060:5060))
        (PORT d[11] (4052:4052:4052) (4040:4040:4040))
        (PORT d[12] (5691:5691:5691) (5406:5406:5406))
        (PORT clk (2235:2235:2235) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a14\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4891:4891:4891) (4539:4539:4539))
        (PORT clk (2235:2235:2235) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a14\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2269:2269:2269))
        (PORT d[0] (5442:5442:5442) (5090:5090:5090))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a14\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a14\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2270:2270:2270))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a14\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a14\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a14\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1162:1162:1162) (1152:1152:1152))
        (PORT d[1] (2042:2042:2042) (1990:1990:1990))
        (PORT d[2] (1131:1131:1131) (1133:1133:1133))
        (PORT d[3] (1151:1151:1151) (1150:1150:1150))
        (PORT d[4] (1198:1198:1198) (1210:1210:1210))
        (PORT d[5] (3097:3097:3097) (3040:3040:3040))
        (PORT d[6] (861:861:861) (887:887:887))
        (PORT d[7] (859:859:859) (887:887:887))
        (PORT d[8] (828:828:828) (856:856:856))
        (PORT d[9] (836:836:836) (865:865:865))
        (PORT d[10] (1040:1040:1040) (1024:1024:1024))
        (PORT d[11] (2264:2264:2264) (2186:2186:2186))
        (PORT d[12] (824:824:824) (853:853:853))
        (PORT clk (2196:2196:2196) (2188:2188:2188))
        (PORT ena (4656:4656:4656) (4520:4520:4520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a14\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2188:2188:2188))
        (PORT d[0] (4656:4656:4656) (4520:4520:4520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a14\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a14\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a14\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a92\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2309:2309:2309) (2365:2365:2365))
        (PORT clk (2263:2263:2263) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a92\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9383:9383:9383) (9449:9449:9449))
        (PORT d[1] (5356:5356:5356) (5233:5233:5233))
        (PORT d[2] (5772:5772:5772) (5663:5663:5663))
        (PORT d[3] (5252:5252:5252) (5018:5018:5018))
        (PORT d[4] (5222:5222:5222) (5010:5010:5010))
        (PORT d[5] (5225:5225:5225) (4974:4974:4974))
        (PORT d[6] (5082:5082:5082) (4814:4814:4814))
        (PORT d[7] (8967:8967:8967) (8975:8975:8975))
        (PORT d[8] (3030:3030:3030) (3041:3041:3041))
        (PORT d[9] (5096:5096:5096) (4837:4837:4837))
        (PORT d[10] (4659:4659:4659) (4617:4617:4617))
        (PORT d[11] (4375:4375:4375) (4355:4355:4355))
        (PORT d[12] (5101:5101:5101) (4850:4850:4850))
        (PORT clk (2260:2260:2260) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a92\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4876:4876:4876) (4812:4812:4812))
        (PORT clk (2260:2260:2260) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a92\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2291:2291:2291))
        (PORT d[0] (5419:5419:5419) (5366:5366:5366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a92\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a92\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2292:2292:2292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a92\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a92\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a92\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1970:1970:1970) (1909:1909:1909))
        (PORT d[1] (3199:3199:3199) (3112:3112:3112))
        (PORT d[2] (1836:1836:1836) (1829:1829:1829))
        (PORT d[3] (3326:3326:3326) (3306:3306:3306))
        (PORT d[4] (1891:1891:1891) (1881:1881:1881))
        (PORT d[5] (3858:3858:3858) (3919:3919:3919))
        (PORT d[6] (1568:1568:1568) (1574:1574:1574))
        (PORT d[7] (4448:4448:4448) (4532:4532:4532))
        (PORT d[8] (1609:1609:1609) (1638:1638:1638))
        (PORT d[9] (1567:1567:1567) (1583:1583:1583))
        (PORT d[10] (2549:2549:2549) (2467:2467:2467))
        (PORT d[11] (2195:2195:2195) (2111:2111:2111))
        (PORT d[12] (1499:1499:1499) (1509:1509:1509))
        (PORT clk (2221:2221:2221) (2210:2210:2210))
        (PORT ena (4330:4330:4330) (4202:4202:4202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a92\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2210:2210:2210))
        (PORT d[0] (4330:4330:4330) (4202:4202:4202))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a92\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a92\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a92\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a378\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2586:2586:2586) (2623:2623:2623))
        (PORT clk (2265:2265:2265) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a378\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9702:9702:9702) (9745:9745:9745))
        (PORT d[1] (5364:5364:5364) (5243:5243:5243))
        (PORT d[2] (5779:5779:5779) (5670:5670:5670))
        (PORT d[3] (5218:5218:5218) (4973:4973:4973))
        (PORT d[4] (5313:5313:5313) (5106:5106:5106))
        (PORT d[5] (5208:5208:5208) (4960:4960:4960))
        (PORT d[6] (5383:5383:5383) (5097:5097:5097))
        (PORT d[7] (8992:8992:8992) (8998:8998:8998))
        (PORT d[8] (3004:3004:3004) (3012:3012:3012))
        (PORT d[9] (5104:5104:5104) (4847:4847:4847))
        (PORT d[10] (4720:4720:4720) (4686:4686:4686))
        (PORT d[11] (4374:4374:4374) (4354:4354:4354))
        (PORT d[12] (5140:5140:5140) (4892:4892:4892))
        (PORT clk (2262:2262:2262) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a378\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3138:3138:3138) (3084:3084:3084))
        (PORT clk (2262:2262:2262) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a378\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2293:2293:2293))
        (PORT d[0] (3681:3681:3681) (3638:3638:3638))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a378\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a378\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2294:2294:2294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a378\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a378\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a378\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1831:1831:1831) (1807:1807:1807))
        (PORT d[1] (3223:3223:3223) (3137:3137:3137))
        (PORT d[2] (1868:1868:1868) (1861:1861:1861))
        (PORT d[3] (3645:3645:3645) (3599:3599:3599))
        (PORT d[4] (2172:2172:2172) (2147:2147:2147))
        (PORT d[5] (3888:3888:3888) (3951:3951:3951))
        (PORT d[6] (1583:1583:1583) (1591:1591:1591))
        (PORT d[7] (4447:4447:4447) (4531:4531:4531))
        (PORT d[8] (1578:1578:1578) (1607:1607:1607))
        (PORT d[9] (1583:1583:1583) (1599:1599:1599))
        (PORT d[10] (2566:2566:2566) (2482:2482:2482))
        (PORT d[11] (1913:1913:1913) (1851:1851:1851))
        (PORT d[12] (1540:1540:1540) (1550:1550:1550))
        (PORT clk (2223:2223:2223) (2212:2212:2212))
        (PORT ena (4319:4319:4319) (4190:4190:4190))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a378\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2212:2212:2212))
        (PORT d[0] (4319:4319:4319) (4190:4190:4190))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a378\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a378\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a378\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a326\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2606:2606:2606) (2672:2672:2672))
        (PORT clk (2245:2245:2245) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a326\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8933:8933:8933) (8966:8966:8966))
        (PORT d[1] (5830:5830:5830) (5623:5623:5623))
        (PORT d[2] (6416:6416:6416) (6306:6306:6306))
        (PORT d[3] (6843:6843:6843) (6513:6513:6513))
        (PORT d[4] (5420:5420:5420) (5249:5249:5249))
        (PORT d[5] (6197:6197:6197) (5848:5848:5848))
        (PORT d[6] (8092:8092:8092) (7874:7874:7874))
        (PORT d[7] (8638:8638:8638) (8632:8632:8632))
        (PORT d[8] (4747:4747:4747) (4768:4768:4768))
        (PORT d[9] (8937:8937:8937) (8733:8733:8733))
        (PORT d[10] (4866:4866:4866) (4765:4765:4765))
        (PORT d[11] (5309:5309:5309) (5281:5281:5281))
        (PORT d[12] (5471:5471:5471) (5248:5248:5248))
        (PORT clk (2242:2242:2242) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a326\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3278:3278:3278) (3301:3301:3301))
        (PORT clk (2242:2242:2242) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a326\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2274:2274:2274))
        (PORT d[0] (3846:3846:3846) (3881:3881:3881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a326\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a326\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2275:2275:2275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a326\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a326\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a326\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3405:3405:3405) (3384:3384:3384))
        (PORT d[1] (3415:3415:3415) (3304:3304:3304))
        (PORT d[2] (2820:2820:2820) (2701:2701:2701))
        (PORT d[3] (2600:2600:2600) (2515:2515:2515))
        (PORT d[4] (2631:2631:2631) (2546:2546:2546))
        (PORT d[5] (3246:3246:3246) (3285:3285:3285))
        (PORT d[6] (3096:3096:3096) (2946:2946:2946))
        (PORT d[7] (3975:3975:3975) (4029:4029:4029))
        (PORT d[8] (2511:2511:2511) (2422:2422:2422))
        (PORT d[9] (2884:2884:2884) (2891:2891:2891))
        (PORT d[10] (3260:3260:3260) (3204:3204:3204))
        (PORT d[11] (2557:2557:2557) (2503:2503:2503))
        (PORT d[12] (2509:2509:2509) (2414:2414:2414))
        (PORT clk (2203:2203:2203) (2193:2193:2193))
        (PORT ena (4991:4991:4991) (4854:4854:4854))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a326\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2193:2193:2193))
        (PORT d[0] (4991:4991:4991) (4854:4854:4854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a326\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a326\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a326\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a300\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2562:2562:2562) (2598:2598:2598))
        (PORT clk (2268:2268:2268) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a300\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9647:9647:9647) (9695:9695:9695))
        (PORT d[1] (5578:5578:5578) (5394:5394:5394))
        (PORT d[2] (5779:5779:5779) (5671:5671:5671))
        (PORT d[3] (5232:5232:5232) (4985:4985:4985))
        (PORT d[4] (5275:5275:5275) (5068:5068:5068))
        (PORT d[5] (5486:5486:5486) (5213:5213:5213))
        (PORT d[6] (5422:5422:5422) (5133:5133:5133))
        (PORT d[7] (8978:8978:8978) (8983:8983:8983))
        (PORT d[8] (2698:2698:2698) (2721:2721:2721))
        (PORT d[9] (5073:5073:5073) (4815:4815:4815))
        (PORT d[10] (4701:4701:4701) (4669:4669:4669))
        (PORT d[11] (4341:4341:4341) (4322:4322:4322))
        (PORT d[12] (5110:5110:5110) (4860:4860:4860))
        (PORT clk (2265:2265:2265) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a300\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2966:2966:2966) (2897:2897:2897))
        (PORT clk (2265:2265:2265) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a300\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2296:2296:2296))
        (PORT d[0] (3534:3534:3534) (3476:3476:3476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a300\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a300\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2297:2297:2297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a300\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a300\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a300\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2299:2299:2299) (2236:2236:2236))
        (PORT d[1] (3191:3191:3191) (3106:3106:3106))
        (PORT d[2] (1801:1801:1801) (1776:1776:1776))
        (PORT d[3] (3631:3631:3631) (3584:3584:3584))
        (PORT d[4] (2135:2135:2135) (2109:2109:2109))
        (PORT d[5] (3880:3880:3880) (3941:3941:3941))
        (PORT d[6] (1609:1609:1609) (1616:1616:1616))
        (PORT d[7] (1527:1527:1527) (1532:1532:1532))
        (PORT d[8] (1862:1862:1862) (1872:1872:1872))
        (PORT d[9] (1616:1616:1616) (1632:1632:1632))
        (PORT d[10] (2556:2556:2556) (2475:2475:2475))
        (PORT d[11] (2219:2219:2219) (2142:2142:2142))
        (PORT d[12] (1508:1508:1508) (1519:1519:1519))
        (PORT clk (2226:2226:2226) (2215:2215:2215))
        (PORT ena (4351:4351:4351) (4224:4224:4224))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a300\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2215:2215:2215))
        (PORT d[0] (4351:4351:4351) (4224:4224:4224))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a300\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a300\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a300\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a274\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2217:2217:2217) (2269:2269:2269))
        (PORT clk (2268:2268:2268) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a274\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9998:9998:9998) (10031:10031:10031))
        (PORT d[1] (5030:5030:5030) (4917:4917:4917))
        (PORT d[2] (5738:5738:5738) (5623:5623:5623))
        (PORT d[3] (4846:4846:4846) (4614:4614:4614))
        (PORT d[4] (5067:5067:5067) (4919:4919:4919))
        (PORT d[5] (4864:4864:4864) (4623:4623:4623))
        (PORT d[6] (4792:4792:4792) (4532:4532:4532))
        (PORT d[7] (9301:9301:9301) (9304:9304:9304))
        (PORT d[8] (3584:3584:3584) (3547:3547:3547))
        (PORT d[9] (4764:4764:4764) (4507:4507:4507))
        (PORT d[10] (5292:5292:5292) (5245:5245:5245))
        (PORT d[11] (4377:4377:4377) (4353:4353:4353))
        (PORT d[12] (4768:4768:4768) (4524:4524:4524))
        (PORT clk (2265:2265:2265) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a274\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5588:5588:5588) (5316:5316:5316))
        (PORT clk (2265:2265:2265) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a274\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2295:2295:2295))
        (PORT d[0] (6156:6156:6156) (5895:5895:5895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a274\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a274\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2296:2296:2296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a274\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a274\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a274\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1936:1936:1936) (1884:1884:1884))
        (PORT d[1] (1764:1764:1764) (1748:1748:1748))
        (PORT d[2] (1484:1484:1484) (1488:1488:1488))
        (PORT d[3] (1903:1903:1903) (1830:1830:1830))
        (PORT d[4] (1820:1820:1820) (1809:1809:1809))
        (PORT d[5] (4224:4224:4224) (4277:4277:4277))
        (PORT d[6] (1268:1268:1268) (1284:1284:1284))
        (PORT d[7] (1202:1202:1202) (1220:1220:1220))
        (PORT d[8] (1220:1220:1220) (1249:1249:1249))
        (PORT d[9] (1266:1266:1266) (1291:1291:1291))
        (PORT d[10] (2849:2849:2849) (2752:2752:2752))
        (PORT d[11] (2130:2130:2130) (2034:2034:2034))
        (PORT d[12] (1734:1734:1734) (1703:1703:1703))
        (PORT clk (2226:2226:2226) (2214:2214:2214))
        (PORT ena (4334:4334:4334) (4209:4209:4209))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a274\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2214:2214:2214))
        (PORT d[0] (4334:4334:4334) (4209:4209:4209))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a274\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a274\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a274\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a248\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2535:2535:2535) (2564:2564:2564))
        (PORT clk (2249:2249:2249) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a248\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10068:10068:10068) (10116:10116:10116))
        (PORT d[1] (5377:5377:5377) (5260:5260:5260))
        (PORT d[2] (5780:5780:5780) (5672:5672:5672))
        (PORT d[3] (5878:5878:5878) (5618:5618:5618))
        (PORT d[4] (5367:5367:5367) (5211:5211:5211))
        (PORT d[5] (4479:4479:4479) (4242:4242:4242))
        (PORT d[6] (4472:4472:4472) (4217:4217:4217))
        (PORT d[7] (9651:9651:9651) (9645:9645:9645))
        (PORT d[8] (2757:2757:2757) (2764:2764:2764))
        (PORT d[9] (5112:5112:5112) (4848:4848:4848))
        (PORT d[10] (5360:5360:5360) (5305:5305:5305))
        (PORT d[11] (4097:4097:4097) (4082:4082:4082))
        (PORT d[12] (5604:5604:5604) (5309:5309:5309))
        (PORT clk (2246:2246:2246) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a248\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6323:6323:6323) (6277:6277:6277))
        (PORT clk (2246:2246:2246) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a248\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2282:2282:2282))
        (PORT d[0] (6866:6866:6866) (6831:6831:6831))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a248\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a248\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2283:2283:2283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a248\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a248\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a248\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1186:1186:1186) (1190:1190:1190))
        (PORT d[1] (1748:1748:1748) (1726:1726:1726))
        (PORT d[2] (1129:1129:1129) (1136:1136:1136))
        (PORT d[3] (1102:1102:1102) (1108:1108:1108))
        (PORT d[4] (1481:1481:1481) (1481:1481:1481))
        (PORT d[5] (3137:3137:3137) (3078:3078:3078))
        (PORT d[6] (870:870:870) (897:897:897))
        (PORT d[7] (867:867:867) (896:896:896))
        (PORT d[8] (886:886:886) (921:921:921))
        (PORT d[9] (918:918:918) (949:949:949))
        (PORT d[10] (1059:1059:1059) (1046:1046:1046))
        (PORT d[11] (1941:1941:1941) (1881:1881:1881))
        (PORT d[12] (879:879:879) (910:910:910))
        (PORT clk (2207:2207:2207) (2201:2201:2201))
        (PORT ena (4648:4648:4648) (4511:4511:4511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a248\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2201:2201:2201))
        (PORT d[0] (4648:4648:4648) (4511:4511:4511))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a248\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a248\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a248\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a222\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2199:2199:2199) (2248:2248:2248))
        (PORT clk (2244:2244:2244) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a222\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10050:10050:10050) (10099:10099:10099))
        (PORT d[1] (5712:5712:5712) (5587:5587:5587))
        (PORT d[2] (5428:5428:5428) (5316:5316:5316))
        (PORT d[3] (5906:5906:5906) (5645:5645:5645))
        (PORT d[4] (5679:5679:5679) (5511:5511:5511))
        (PORT d[5] (5363:5363:5363) (5075:5075:5075))
        (PORT d[6] (4432:4432:4432) (4189:4189:4189))
        (PORT d[7] (9685:9685:9685) (9677:9677:9677))
        (PORT d[8] (2487:2487:2487) (2520:2520:2520))
        (PORT d[9] (5442:5442:5442) (5170:5170:5170))
        (PORT d[10] (5099:5099:5099) (5068:5068:5068))
        (PORT d[11] (4079:4079:4079) (4066:4066:4066))
        (PORT d[12] (5597:5597:5597) (5303:5303:5303))
        (PORT clk (2241:2241:2241) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a222\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4371:4371:4371) (4186:4186:4186))
        (PORT clk (2241:2241:2241) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a222\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2276:2276:2276))
        (PORT d[0] (4915:4915:4915) (4740:4740:4740))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a222\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a222\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2277:2277:2277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a222\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a222\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a222\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1160:1160:1160) (1163:1163:1163))
        (PORT d[1] (1787:1787:1787) (1764:1764:1764))
        (PORT d[2] (1132:1132:1132) (1130:1130:1130))
        (PORT d[3] (1148:1148:1148) (1138:1138:1138))
        (PORT d[4] (1205:1205:1205) (1219:1219:1219))
        (PORT d[5] (3103:3103:3103) (3047:3047:3047))
        (PORT d[6] (901:901:901) (928:928:928))
        (PORT d[7] (898:898:898) (927:927:927))
        (PORT d[8] (845:845:845) (875:875:875))
        (PORT d[9] (884:884:884) (915:915:915))
        (PORT d[10] (1357:1357:1357) (1323:1323:1323))
        (PORT d[11] (2224:2224:2224) (2148:2148:2148))
        (PORT d[12] (839:839:839) (869:869:869))
        (PORT clk (2202:2202:2202) (2195:2195:2195))
        (PORT ena (4681:4681:4681) (4545:4545:4545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a222\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2195:2195:2195))
        (PORT d[0] (4681:4681:4681) (4545:4545:4545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a222\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a222\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a222\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a404\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2212:2212:2212) (2231:2231:2231))
        (PORT clk (2216:2216:2216) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a404\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10663:10663:10663) (10688:10688:10688))
        (PORT d[1] (6057:6057:6057) (5927:5927:5927))
        (PORT d[2] (5815:5815:5815) (5706:5706:5706))
        (PORT d[3] (5169:5169:5169) (4931:4931:4931))
        (PORT d[4] (6023:6023:6023) (5820:5820:5820))
        (PORT d[5] (5738:5738:5738) (5437:5437:5437))
        (PORT d[6] (5123:5123:5123) (4862:4862:4862))
        (PORT d[7] (10293:10293:10293) (10263:10263:10263))
        (PORT d[8] (2534:2534:2534) (2562:2562:2562))
        (PORT d[9] (6316:6316:6316) (6136:6136:6136))
        (PORT d[10] (5741:5741:5741) (5697:5697:5697))
        (PORT d[11] (4077:4077:4077) (4068:4068:4068))
        (PORT d[12] (6004:6004:6004) (5708:5708:5708))
        (PORT clk (2213:2213:2213) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a404\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4188:4188:4188) (4209:4209:4209))
        (PORT clk (2213:2213:2213) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a404\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2244:2244:2244))
        (PORT d[0] (4731:4731:4731) (4763:4763:4763))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a404\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a404\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2245:2245:2245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a404\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a404\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a404\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2357:2357:2357) (2329:2329:2329))
        (PORT d[1] (1129:1129:1129) (1136:1136:1136))
        (PORT d[2] (4170:4170:4170) (4016:4016:4016))
        (PORT d[3] (1481:1481:1481) (1476:1476:1476))
        (PORT d[4] (1125:1125:1125) (1131:1131:1131))
        (PORT d[5] (2405:2405:2405) (2358:2358:2358))
        (PORT d[6] (2628:2628:2628) (2539:2539:2539))
        (PORT d[7] (897:897:897) (925:925:925))
        (PORT d[8] (826:826:826) (858:858:858))
        (PORT d[9] (883:883:883) (914:914:914))
        (PORT d[10] (1169:1169:1169) (1181:1181:1181))
        (PORT d[11] (1584:1584:1584) (1530:1530:1530))
        (PORT d[12] (859:859:859) (884:884:884))
        (PORT clk (2174:2174:2174) (2163:2163:2163))
        (PORT ena (4297:4297:4297) (4166:4166:4166))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a404\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2163:2163:2163))
        (PORT d[0] (4297:4297:4297) (4166:4166:4166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a404\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a404\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a404\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a352\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2515:2515:2515) (2552:2552:2552))
        (PORT clk (2260:2260:2260) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a352\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9997:9997:9997) (10030:10030:10030))
        (PORT d[1] (5317:5317:5317) (5194:5194:5194))
        (PORT d[2] (5733:5733:5733) (5625:5625:5625))
        (PORT d[3] (5172:5172:5172) (4930:4930:4930))
        (PORT d[4] (5319:5319:5319) (5113:5113:5113))
        (PORT d[5] (5153:5153:5153) (4901:4901:4901))
        (PORT d[6] (5075:5075:5075) (4806:4806:4806))
        (PORT d[7] (9000:9000:9000) (9007:9007:9007))
        (PORT d[8] (3277:3277:3277) (3255:3255:3255))
        (PORT d[9] (5081:5081:5081) (4821:4821:4821))
        (PORT d[10] (4700:4700:4700) (4672:4672:4672))
        (PORT d[11] (4377:4377:4377) (4352:4352:4352))
        (PORT d[12] (5091:5091:5091) (4841:4841:4841))
        (PORT clk (2257:2257:2257) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a352\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3239:3239:3239) (3171:3171:3171))
        (PORT clk (2257:2257:2257) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a352\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2288:2288:2288))
        (PORT d[0] (3789:3789:3789) (3719:3719:3719))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a352\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a352\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2289:2289:2289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a352\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a352\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a352\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1990:1990:1990) (1938:1938:1938))
        (PORT d[1] (1790:1790:1790) (1774:1774:1774))
        (PORT d[2] (1822:1822:1822) (1813:1813:1813))
        (PORT d[3] (3636:3636:3636) (3581:3581:3581))
        (PORT d[4] (1844:1844:1844) (1821:1821:1821))
        (PORT d[5] (4218:4218:4218) (4269:4269:4269))
        (PORT d[6] (1560:1560:1560) (1566:1566:1566))
        (PORT d[7] (1539:1539:1539) (1542:1542:1542))
        (PORT d[8] (1568:1568:1568) (1596:1596:1596))
        (PORT d[9] (1236:1236:1236) (1260:1260:1260))
        (PORT d[10] (2575:2575:2575) (2492:2492:2492))
        (PORT d[11] (1927:1927:1927) (1860:1860:1860))
        (PORT d[12] (1485:1485:1485) (1494:1494:1494))
        (PORT clk (2218:2218:2218) (2207:2207:2207))
        (PORT ena (4260:4260:4260) (4115:4115:4115))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a352\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2207:2207:2207))
        (PORT d[0] (4260:4260:4260) (4115:4115:4115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a352\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a352\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a352\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2035:2035:2035) (2048:2048:2048))
        (PORT datab (282:282:282) (351:351:351))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1494:1494:1494) (1401:1401:1401))
        (PORT datab (282:282:282) (351:351:351))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2236:2236:2236) (2217:2217:2217))
        (PORT datab (283:283:283) (352:352:352))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (359:359:359))
        (PORT datab (2692:2692:2692) (2699:2699:2699))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2994:2994:2994) (2949:2949:2949))
        (PORT datab (283:283:283) (353:353:353))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (359:359:359))
        (PORT datab (2573:2573:2573) (2448:2448:2448))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (360:360:360))
        (PORT datab (2240:2240:2240) (2154:2154:2154))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1159:1159:1159) (1076:1076:1076))
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1806:1806:1806) (1691:1691:1691))
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1967:1967:1967) (1882:1882:1882))
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1654:1654:1654) (1619:1619:1619))
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (PORT datab (1326:1326:1326) (1281:1281:1281))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (450:450:450) (484:484:484))
        (PORT datab (1326:1326:1326) (1281:1281:1281))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (372:372:372))
        (PORT datab (1326:1326:1326) (1281:1281:1281))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1963:1963:1963))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1073:1073:1073) (1087:1087:1087))
        (PORT clrn (1383:1383:1383) (1331:1331:1331))
        (PORT sload (4990:4990:4990) (5256:5256:5256))
        (PORT ena (2415:2415:2415) (2244:2244:2244))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[9\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (358:358:358))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[15\]\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (352:352:352))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[16\]\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (352:352:352))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2334:2334:2334) (2333:2333:2333))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1312:1312:1312) (1276:1276:1276))
        (PORT sclr (1415:1415:1415) (1395:1395:1395))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[1\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (351:351:351))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[9\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (349:349:349))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[15\]\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[17\]\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[18\]\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (361:361:361))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a142\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1943:1943:1943) (1975:1975:1975))
        (PORT clk (2276:2276:2276) (2306:2306:2306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a142\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6956:6956:6956) (6863:6863:6863))
        (PORT d[1] (4638:4638:4638) (4613:4613:4613))
        (PORT d[2] (8168:8168:8168) (8025:8025:8025))
        (PORT d[3] (8011:8011:8011) (7906:7906:7906))
        (PORT d[4] (7243:7243:7243) (7027:7027:7027))
        (PORT d[5] (6758:6758:6758) (6598:6598:6598))
        (PORT d[6] (8323:8323:8323) (8011:8011:8011))
        (PORT d[7] (6856:6856:6856) (6600:6600:6600))
        (PORT d[8] (4136:4136:4136) (4139:4139:4139))
        (PORT d[9] (7559:7559:7559) (7299:7299:7299))
        (PORT d[10] (8069:8069:8069) (7983:7983:7983))
        (PORT d[11] (3994:3994:3994) (3978:3978:3978))
        (PORT d[12] (7995:7995:7995) (7779:7779:7779))
        (PORT clk (2273:2273:2273) (2302:2302:2302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a142\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5815:5815:5815) (5626:5626:5626))
        (PORT clk (2273:2273:2273) (2302:2302:2302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a142\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2306:2306:2306))
        (PORT d[0] (6358:6358:6358) (6180:6180:6180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a142\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2307:2307:2307))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a142\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2307:2307:2307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a142\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2307:2307:2307))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a142\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2307:2307:2307))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a142\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9031:9031:9031) (8755:8755:8755))
        (PORT d[1] (4197:4197:4197) (4149:4149:4149))
        (PORT d[2] (9052:9052:9052) (8740:8740:8740))
        (PORT d[3] (10037:10037:10037) (9782:9782:9782))
        (PORT d[4] (10371:10371:10371) (9949:9949:9949))
        (PORT d[5] (2836:2836:2836) (2871:2871:2871))
        (PORT d[6] (4539:4539:4539) (4377:4377:4377))
        (PORT d[7] (4201:4201:4201) (4064:4064:4064))
        (PORT d[8] (11024:11024:11024) (10805:10805:10805))
        (PORT d[9] (4320:4320:4320) (4318:4318:4318))
        (PORT d[10] (10113:10113:10113) (9929:9929:9929))
        (PORT d[11] (9233:9233:9233) (8943:8943:8943))
        (PORT d[12] (9269:9269:9269) (9050:9050:9050))
        (PORT clk (2234:2234:2234) (2225:2225:2225))
        (PORT ena (4837:4837:4837) (4669:4669:4669))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a142\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2225:2225:2225))
        (PORT d[0] (4837:4837:4837) (4669:4669:4669))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a142\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a142\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a142\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a168\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1671:1671:1671) (1605:1605:1605))
        (PORT clk (2282:2282:2282) (2312:2312:2312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a168\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6843:6843:6843) (6696:6696:6696))
        (PORT d[1] (4393:4393:4393) (4249:4249:4249))
        (PORT d[2] (4449:4449:4449) (4400:4400:4400))
        (PORT d[3] (6234:6234:6234) (5964:5964:5964))
        (PORT d[4] (7312:7312:7312) (7086:7086:7086))
        (PORT d[5] (7380:7380:7380) (7034:7034:7034))
        (PORT d[6] (3977:3977:3977) (3772:3772:3772))
        (PORT d[7] (6981:6981:6981) (6831:6831:6831))
        (PORT d[8] (2846:2846:2846) (2864:2864:2864))
        (PORT d[9] (3204:3204:3204) (3027:3027:3027))
        (PORT d[10] (4876:4876:4876) (4735:4735:4735))
        (PORT d[11] (5431:5431:5431) (5399:5399:5399))
        (PORT d[12] (4805:4805:4805) (4581:4581:4581))
        (PORT clk (2279:2279:2279) (2308:2308:2308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a168\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2902:2902:2902) (2811:2811:2811))
        (PORT clk (2279:2279:2279) (2308:2308:2308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a168\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2312:2312:2312))
        (PORT d[0] (3445:3445:3445) (3365:3365:3365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a168\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2313:2313:2313))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a168\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2313:2313:2313))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a168\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2313:2313:2313))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a168\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2313:2313:2313))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a168\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4691:4691:4691) (4503:4503:4503))
        (PORT d[1] (2510:2510:2510) (2488:2488:2488))
        (PORT d[2] (2738:2738:2738) (2617:2617:2617))
        (PORT d[3] (2368:2368:2368) (2305:2305:2305))
        (PORT d[4] (2484:2484:2484) (2452:2452:2452))
        (PORT d[5] (2761:2761:2761) (2782:2782:2782))
        (PORT d[6] (3927:3927:3927) (3791:3791:3791))
        (PORT d[7] (2269:2269:2269) (2273:2273:2273))
        (PORT d[8] (2122:2122:2122) (2119:2119:2119))
        (PORT d[9] (2225:2225:2225) (2228:2228:2228))
        (PORT d[10] (2211:2211:2211) (2196:2196:2196))
        (PORT d[11] (2878:2878:2878) (2780:2780:2780))
        (PORT d[12] (2454:2454:2454) (2428:2428:2428))
        (PORT clk (2240:2240:2240) (2231:2231:2231))
        (PORT ena (5569:5569:5569) (5399:5399:5399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a168\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2231:2231:2231))
        (PORT d[0] (5569:5569:5569) (5399:5399:5399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a168\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a168\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a168\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a116\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1900:1900:1900) (1932:1932:1932))
        (PORT clk (2277:2277:2277) (2307:2307:2307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a116\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7324:7324:7324) (7226:7226:7226))
        (PORT d[1] (4994:4994:4994) (4966:4966:4966))
        (PORT d[2] (8163:8163:8163) (8018:8018:8018))
        (PORT d[3] (8368:8368:8368) (8259:8259:8259))
        (PORT d[4] (7565:7565:7565) (7335:7335:7335))
        (PORT d[5] (7066:7066:7066) (6889:6889:6889))
        (PORT d[6] (8653:8653:8653) (8331:8331:8331))
        (PORT d[7] (7195:7195:7195) (6932:6932:6932))
        (PORT d[8] (4435:4435:4435) (4432:4432:4432))
        (PORT d[9] (7852:7852:7852) (7587:7587:7587))
        (PORT d[10] (6523:6523:6523) (6557:6557:6557))
        (PORT d[11] (4352:4352:4352) (4332:4332:4332))
        (PORT d[12] (7922:7922:7922) (7707:7707:7707))
        (PORT clk (2274:2274:2274) (2303:2303:2303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a116\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5386:5386:5386) (5302:5302:5302))
        (PORT clk (2274:2274:2274) (2303:2303:2303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a116\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2307:2307:2307))
        (PORT d[0] (5929:5929:5929) (5856:5856:5856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a116\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2308:2308:2308))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a116\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2308:2308:2308))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a116\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2308:2308:2308))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a116\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2308:2308:2308))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a116\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9000:9000:9000) (8717:8717:8717))
        (PORT d[1] (8832:8832:8832) (8666:8666:8666))
        (PORT d[2] (8702:8702:8702) (8401:8401:8401))
        (PORT d[3] (9453:9453:9453) (9243:9243:9243))
        (PORT d[4] (10038:10038:10038) (9626:9626:9626))
        (PORT d[5] (2869:2869:2869) (2902:2902:2902))
        (PORT d[6] (8498:8498:8498) (8280:8280:8280))
        (PORT d[7] (4151:4151:4151) (4012:4012:4012))
        (PORT d[8] (4911:4911:4911) (4864:4864:4864))
        (PORT d[9] (4058:4058:4058) (4077:4077:4077))
        (PORT d[10] (10091:10091:10091) (9905:9905:9905))
        (PORT d[11] (8950:8950:8950) (8676:8676:8676))
        (PORT d[12] (4541:4541:4541) (4490:4490:4490))
        (PORT clk (2235:2235:2235) (2226:2226:2226))
        (PORT ena (4596:4596:4596) (4448:4448:4448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a116\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2226:2226:2226))
        (PORT d[0] (4596:4596:4596) (4448:4448:4448))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a116\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a116\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a116\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a194\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1942:1942:1942) (1975:1975:1975))
        (PORT clk (2277:2277:2277) (2307:2307:2307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a194\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7274:7274:7274) (7175:7175:7175))
        (PORT d[1] (4673:4673:4673) (4650:4650:4650))
        (PORT d[2] (8129:8129:8129) (7984:7984:7984))
        (PORT d[3] (8069:8069:8069) (7964:7964:7964))
        (PORT d[4] (7538:7538:7538) (7310:7310:7310))
        (PORT d[5] (6758:6758:6758) (6597:6597:6597))
        (PORT d[6] (8324:8324:8324) (8012:8012:8012))
        (PORT d[7] (6889:6889:6889) (6633:6633:6633))
        (PORT d[8] (4409:4409:4409) (4405:4405:4405))
        (PORT d[9] (7560:7560:7560) (7300:7300:7300))
        (PORT d[10] (6221:6221:6221) (6260:6260:6260))
        (PORT d[11] (3963:3963:3963) (3947:3947:3947))
        (PORT d[12] (8003:8003:8003) (7787:7787:7787))
        (PORT clk (2274:2274:2274) (2303:2303:2303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a194\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3930:3930:3930) (3859:3859:3859))
        (PORT clk (2274:2274:2274) (2303:2303:2303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a194\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2307:2307:2307))
        (PORT d[0] (4499:4499:4499) (4437:4437:4437))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a194\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2308:2308:2308))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a194\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2308:2308:2308))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a194\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2308:2308:2308))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a194\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2308:2308:2308))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a194\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9030:9030:9030) (8752:8752:8752))
        (PORT d[1] (4503:4503:4503) (4433:4433:4433))
        (PORT d[2] (9048:9048:9048) (8724:8724:8724))
        (PORT d[3] (9725:9725:9725) (9491:9491:9491))
        (PORT d[4] (10417:10417:10417) (10007:10007:10007))
        (PORT d[5] (2836:2836:2836) (2872:2872:2872))
        (PORT d[6] (8853:8853:8853) (8623:8623:8623))
        (PORT d[7] (4175:4175:4175) (4040:4040:4040))
        (PORT d[8] (11032:11032:11032) (10812:10812:10812))
        (PORT d[9] (4087:4087:4087) (4094:4094:4094))
        (PORT d[10] (10112:10112:10112) (9928:9928:9928))
        (PORT d[11] (9228:9228:9228) (8937:8937:8937))
        (PORT d[12] (8946:8946:8946) (8740:8740:8740))
        (PORT clk (2235:2235:2235) (2226:2226:2226))
        (PORT ena (4587:4587:4587) (4439:4439:4439))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a194\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2226:2226:2226))
        (PORT d[0] (4587:4587:4587) (4439:4439:4439))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a194\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a194\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a194\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a38\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1794:1794:1794) (1812:1812:1812))
        (PORT clk (2264:2264:2264) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a38\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7304:7304:7304) (7205:7205:7205))
        (PORT d[1] (5032:5032:5032) (5004:5004:5004))
        (PORT d[2] (8520:8520:8520) (8373:8373:8373))
        (PORT d[3] (8429:8429:8429) (8320:8320:8320))
        (PORT d[4] (7565:7565:7565) (7335:7335:7335))
        (PORT d[5] (7090:7090:7090) (6919:6919:6919))
        (PORT d[6] (2425:2425:2425) (2413:2413:2413))
        (PORT d[7] (7198:7198:7198) (6935:6935:6935))
        (PORT d[8] (4471:4471:4471) (4472:4472:4472))
        (PORT d[9] (7894:7894:7894) (7630:7630:7630))
        (PORT d[10] (6544:6544:6544) (6578:6578:6578))
        (PORT d[11] (4324:4324:4324) (4305:4305:4305))
        (PORT d[12] (8309:8309:8309) (8089:8089:8089))
        (PORT clk (2261:2261:2261) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a38\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4362:4362:4362) (4140:4140:4140))
        (PORT clk (2261:2261:2261) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a38\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2296:2296:2296))
        (PORT d[0] (4905:4905:4905) (4694:4694:4694))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a38\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a38\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2297:2297:2297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a38\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a38\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a38\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8686:8686:8686) (8415:8415:8415))
        (PORT d[1] (8818:8818:8818) (8651:8651:8651))
        (PORT d[2] (8715:8715:8715) (8411:8411:8411))
        (PORT d[3] (9450:9450:9450) (9236:9236:9236))
        (PORT d[4] (10057:10057:10057) (9648:9648:9648))
        (PORT d[5] (2848:2848:2848) (2883:2883:2883))
        (PORT d[6] (8494:8494:8494) (8275:8275:8275))
        (PORT d[7] (3903:3903:3903) (3769:3769:3769))
        (PORT d[8] (10972:10972:10972) (10751:10751:10751))
        (PORT d[9] (9840:9840:9840) (9728:9728:9728))
        (PORT d[10] (9843:9843:9843) (9676:9676:9676))
        (PORT d[11] (8928:8928:8928) (8645:8645:8645))
        (PORT d[12] (8947:8947:8947) (8737:8737:8737))
        (PORT clk (2222:2222:2222) (2215:2215:2215))
        (PORT ena (4966:4966:4966) (4811:4811:4811))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a38\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2215:2215:2215))
        (PORT d[0] (4966:4966:4966) (4811:4811:4811))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a38\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a38\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a38\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a64\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1936:1936:1936) (1967:1967:1967))
        (PORT clk (2277:2277:2277) (2307:2307:2307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a64\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7317:7317:7317) (7217:7217:7217))
        (PORT d[1] (4648:4648:4648) (4625:4625:4625))
        (PORT d[2] (8162:8162:8162) (8019:8019:8019))
        (PORT d[3] (8045:8045:8045) (7939:7939:7939))
        (PORT d[4] (7535:7535:7535) (7307:7307:7307))
        (PORT d[5] (7063:7063:7063) (6890:6890:6890))
        (PORT d[6] (8284:8284:8284) (7969:7969:7969))
        (PORT d[7] (7169:7169:7169) (6904:6904:6904))
        (PORT d[8] (4459:4459:4459) (4459:4459:4459))
        (PORT d[9] (7558:7558:7558) (7304:7304:7304))
        (PORT d[10] (6243:6243:6243) (6286:6286:6286))
        (PORT d[11] (4345:4345:4345) (4325:4325:4325))
        (PORT d[12] (7978:7978:7978) (7764:7764:7764))
        (PORT clk (2274:2274:2274) (2303:2303:2303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a64\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3206:3206:3206) (3072:3072:3072))
        (PORT clk (2274:2274:2274) (2303:2303:2303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a64\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2307:2307:2307))
        (PORT d[0] (3749:3749:3749) (3626:3626:3626))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a64\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2308:2308:2308))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a64\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2308:2308:2308))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a64\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2308:2308:2308))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a64\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2308:2308:2308))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a64\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9001:9001:9001) (8716:8716:8716))
        (PORT d[1] (4248:4248:4248) (4201:4201:4201))
        (PORT d[2] (8728:8728:8728) (8425:8425:8425))
        (PORT d[3] (10334:10334:10334) (10062:10062:10062))
        (PORT d[4] (10392:10392:10392) (9983:9983:9983))
        (PORT d[5] (3497:3497:3497) (3537:3537:3537))
        (PORT d[6] (8807:8807:8807) (8578:8578:8578))
        (PORT d[7] (4166:4166:4166) (4029:4029:4029))
        (PORT d[8] (10984:10984:10984) (10764:10764:10764))
        (PORT d[9] (4338:4338:4338) (4333:4333:4333))
        (PORT d[10] (10104:10104:10104) (9919:9919:9919))
        (PORT d[11] (9249:9249:9249) (8955:8955:8955))
        (PORT d[12] (8956:8956:8956) (8747:8747:8747))
        (PORT clk (2235:2235:2235) (2226:2226:2226))
        (PORT ena (4594:4594:4594) (4447:4447:4447))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a64\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2226:2226:2226))
        (PORT d[0] (4594:4594:4594) (4447:4447:4447))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a64\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a64\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a64\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a12\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1547:1547:1547) (1566:1566:1566))
        (PORT clk (2275:2275:2275) (2305:2305:2305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a12\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1388:1388:1388) (1374:1374:1374))
        (PORT d[1] (1945:1945:1945) (1887:1887:1887))
        (PORT d[2] (7061:7061:7061) (6889:6889:6889))
        (PORT d[3] (6909:6909:6909) (6774:6774:6774))
        (PORT d[4] (7420:7420:7420) (7193:7193:7193))
        (PORT d[5] (6123:6123:6123) (5961:5961:5961))
        (PORT d[6] (8593:8593:8593) (8241:8241:8241))
        (PORT d[7] (2025:2025:2025) (1972:1972:1972))
        (PORT d[8] (3757:3757:3757) (3733:3733:3733))
        (PORT d[9] (1701:1701:1701) (1654:1654:1654))
        (PORT d[10] (5134:5134:5134) (4868:4868:4868))
        (PORT d[11] (2569:2569:2569) (2505:2505:2505))
        (PORT d[12] (2250:2250:2250) (2170:2170:2170))
        (PORT clk (2272:2272:2272) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a12\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2054:2054:2054) (1893:1893:1893))
        (PORT clk (2272:2272:2272) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a12\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2305:2305:2305))
        (PORT d[0] (2597:2597:2597) (2447:2447:2447))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a12\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2306:2306:2306))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a12\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2306:2306:2306))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a12\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2306:2306:2306))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a12\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2306:2306:2306))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a12\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6662:6662:6662) (6439:6439:6439))
        (PORT d[1] (5906:5906:5906) (5865:5865:5865))
        (PORT d[2] (7711:7711:7711) (7420:7420:7420))
        (PORT d[3] (8668:8668:8668) (8411:8411:8411))
        (PORT d[4] (4911:4911:4911) (4664:4664:4664))
        (PORT d[5] (3135:3135:3135) (3178:3178:3178))
        (PORT d[6] (5936:5936:5936) (5809:5809:5809))
        (PORT d[7] (5773:5773:5773) (5830:5830:5830))
        (PORT d[8] (9376:9376:9376) (9161:9161:9161))
        (PORT d[9] (8678:8678:8678) (8524:8524:8524))
        (PORT d[10] (7526:7526:7526) (7398:7398:7398))
        (PORT d[11] (8405:8405:8405) (8143:8143:8143))
        (PORT d[12] (8462:8462:8462) (8251:8251:8251))
        (PORT clk (2233:2233:2233) (2224:2224:2224))
        (PORT ena (2842:2842:2842) (2723:2723:2723))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a12\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2224:2224:2224))
        (PORT d[0] (2842:2842:2842) (2723:2723:2723))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a12\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a12\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a12\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a90\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1153:1153:1153) (1150:1150:1150))
        (PORT clk (2291:2291:2291) (2320:2320:2320))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a90\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6285:6285:6285) (6159:6159:6159))
        (PORT d[1] (2252:2252:2252) (2169:2169:2169))
        (PORT d[2] (2332:2332:2332) (2256:2256:2256))
        (PORT d[3] (2513:2513:2513) (2418:2418:2418))
        (PORT d[4] (2915:2915:2915) (2812:2812:2812))
        (PORT d[5] (3247:3247:3247) (3136:3136:3136))
        (PORT d[6] (4318:4318:4318) (4105:4105:4105))
        (PORT d[7] (5789:5789:5789) (5528:5528:5528))
        (PORT d[8] (3256:3256:3256) (3276:3276:3276))
        (PORT d[9] (5203:5203:5203) (4971:4971:4971))
        (PORT d[10] (2225:2225:2225) (2140:2140:2140))
        (PORT d[11] (2186:2186:2186) (2117:2117:2117))
        (PORT d[12] (2215:2215:2215) (2136:2136:2136))
        (PORT clk (2288:2288:2288) (2316:2316:2316))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a90\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3364:3364:3364) (3218:3218:3218))
        (PORT clk (2288:2288:2288) (2316:2316:2316))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a90\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2291:2291:2291) (2320:2320:2320))
        (PORT d[0] (3907:3907:3907) (3772:3772:3772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a90\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2292:2292:2292) (2321:2321:2321))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a90\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2292:2292:2292) (2321:2321:2321))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a90\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2292:2292:2292) (2321:2321:2321))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a90\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2292:2292:2292) (2321:2321:2321))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a90\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4301:4301:4301) (4101:4101:4101))
        (PORT d[1] (5727:5727:5727) (5748:5748:5748))
        (PORT d[2] (3321:3321:3321) (3149:3149:3149))
        (PORT d[3] (3658:3658:3658) (3481:3481:3481))
        (PORT d[4] (5939:5939:5939) (5930:5930:5930))
        (PORT d[5] (5794:5794:5794) (5751:5751:5751))
        (PORT d[6] (8402:8402:8402) (8151:8151:8151))
        (PORT d[7] (3657:3657:3657) (3687:3687:3687))
        (PORT d[8] (8616:8616:8616) (8333:8333:8333))
        (PORT d[9] (3824:3824:3824) (3826:3826:3826))
        (PORT d[10] (8475:8475:8475) (8308:8308:8308))
        (PORT d[11] (8322:8322:8322) (8032:8032:8032))
        (PORT d[12] (4157:4157:4157) (4107:4107:4107))
        (PORT clk (2249:2249:2249) (2239:2239:2239))
        (PORT ena (4169:4169:4169) (3957:3957:3957))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a90\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2239:2239:2239))
        (PORT d[0] (4169:4169:4169) (3957:3957:3957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a90\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a90\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a90\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a272\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1805:1805:1805) (1810:1810:1810))
        (PORT clk (2250:2250:2250) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a272\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6501:6501:6501) (6326:6326:6326))
        (PORT d[1] (1348:1348:1348) (1314:1314:1314))
        (PORT d[2] (1967:1967:1967) (1900:1900:1900))
        (PORT d[3] (5175:5175:5175) (5062:5062:5062))
        (PORT d[4] (2167:2167:2167) (2072:2072:2072))
        (PORT d[5] (1601:1601:1601) (1533:1533:1533))
        (PORT d[6] (1737:1737:1737) (1722:1722:1722))
        (PORT d[7] (2305:2305:2305) (2239:2239:2239))
        (PORT d[8] (2615:2615:2615) (2547:2547:2547))
        (PORT d[9] (1316:1316:1316) (1290:1290:1290))
        (PORT d[10] (5664:5664:5664) (5373:5373:5373))
        (PORT d[11] (2220:2220:2220) (2154:2154:2154))
        (PORT d[12] (1400:1400:1400) (1369:1369:1369))
        (PORT clk (2247:2247:2247) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a272\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3166:3166:3166) (2987:2987:2987))
        (PORT clk (2247:2247:2247) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a272\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2283:2283:2283))
        (PORT d[0] (3709:3709:3709) (3541:3541:3541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a272\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a272\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2284:2284:2284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a272\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a272\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a272\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5979:5979:5979) (5775:5775:5775))
        (PORT d[1] (5276:5276:5276) (5240:5240:5240))
        (PORT d[2] (7048:7048:7048) (6769:6769:6769))
        (PORT d[3] (8041:8041:8041) (7805:7805:7805))
        (PORT d[4] (5555:5555:5555) (5274:5274:5274))
        (PORT d[5] (5484:5484:5484) (5502:5502:5502))
        (PORT d[6] (5944:5944:5944) (5804:5804:5804))
        (PORT d[7] (5106:5106:5106) (5184:5184:5184))
        (PORT d[8] (4053:4053:4053) (4054:4054:4054))
        (PORT d[9] (7971:7971:7971) (7831:7831:7831))
        (PORT d[10] (6879:6879:6879) (6768:6768:6768))
        (PORT d[11] (7745:7745:7745) (7503:7503:7503))
        (PORT d[12] (7505:7505:7505) (7322:7322:7322))
        (PORT clk (2208:2208:2208) (2202:2202:2202))
        (PORT ena (1837:1837:1837) (1746:1746:1746))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a272\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2202:2202:2202))
        (PORT d[0] (1837:1837:1837) (1746:1746:1746))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a272\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a272\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a272\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a220\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2180:2180:2180) (2183:2183:2183))
        (PORT clk (2254:2254:2254) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a220\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7989:7989:7989) (7867:7867:7867))
        (PORT d[1] (6895:6895:6895) (6695:6695:6695))
        (PORT d[2] (6497:6497:6497) (6437:6437:6437))
        (PORT d[3] (5539:5539:5539) (5432:5432:5432))
        (PORT d[4] (5591:5591:5591) (5486:5486:5486))
        (PORT d[5] (7619:7619:7619) (7490:7490:7490))
        (PORT d[6] (9285:9285:9285) (8930:8930:8930))
        (PORT d[7] (6856:6856:6856) (6615:6615:6615))
        (PORT d[8] (5709:5709:5709) (5558:5558:5558))
        (PORT d[9] (5943:5943:5943) (5765:5765:5765))
        (PORT d[10] (6885:6885:6885) (6937:6937:6937))
        (PORT d[11] (4288:4288:4288) (4253:4253:4253))
        (PORT d[12] (8568:8568:8568) (8329:8329:8329))
        (PORT clk (2251:2251:2251) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a220\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3711:3711:3711) (3540:3540:3540))
        (PORT clk (2251:2251:2251) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a220\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2288:2288:2288))
        (PORT d[0] (4254:4254:4254) (4094:4094:4094))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a220\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a220\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2289:2289:2289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a220\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a220\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a220\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8320:8320:8320) (8051:8051:8051))
        (PORT d[1] (8198:8198:8198) (8059:8059:8059))
        (PORT d[2] (8060:8060:8060) (7775:7775:7775))
        (PORT d[3] (8805:8805:8805) (8617:8617:8617))
        (PORT d[4] (9344:9344:9344) (8952:8952:8952))
        (PORT d[5] (3173:3173:3173) (3229:3229:3229))
        (PORT d[6] (7815:7815:7815) (7617:7617:7617))
        (PORT d[7] (5208:5208:5208) (5062:5062:5062))
        (PORT d[8] (10059:10059:10059) (9858:9858:9858))
        (PORT d[9] (9117:9117:9117) (9030:9030:9030))
        (PORT d[10] (9207:9207:9207) (9057:9057:9057))
        (PORT d[11] (8280:8280:8280) (8020:8020:8020))
        (PORT d[12] (8282:8282:8282) (8094:8094:8094))
        (PORT clk (2212:2212:2212) (2207:2207:2207))
        (PORT ena (4905:4905:4905) (4759:4759:4759))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a220\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2207:2207:2207))
        (PORT d[0] (4905:4905:4905) (4759:4759:4759))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a220\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a220\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a220\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a298\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2163:2163:2163) (2194:2194:2194))
        (PORT clk (2255:2255:2255) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a298\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6577:6577:6577) (6449:6449:6449))
        (PORT d[1] (5654:5654:5654) (5611:5611:5611))
        (PORT d[2] (6505:6505:6505) (6446:6446:6446))
        (PORT d[3] (5478:5478:5478) (5364:5364:5364))
        (PORT d[4] (5648:5648:5648) (5542:5542:5542))
        (PORT d[5] (7332:7332:7332) (7221:7221:7221))
        (PORT d[6] (9240:9240:9240) (8889:8889:8889))
        (PORT d[7] (7148:7148:7148) (6893:6893:6893))
        (PORT d[8] (5115:5115:5115) (5084:5084:5084))
        (PORT d[9] (5989:5989:5989) (5810:5810:5810))
        (PORT d[10] (6873:6873:6873) (6895:6895:6895))
        (PORT d[11] (4327:4327:4327) (4292:4292:4292))
        (PORT d[12] (8600:8600:8600) (8358:8358:8358))
        (PORT clk (2252:2252:2252) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a298\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4948:4948:4948) (4997:4997:4997))
        (PORT clk (2252:2252:2252) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a298\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2287:2287:2287))
        (PORT d[0] (5491:5491:5491) (5551:5551:5551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a298\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a298\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2288:2288:2288))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a298\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a298\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a298\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8310:8310:8310) (8044:8044:8044))
        (PORT d[1] (8217:8217:8217) (8083:8083:8083))
        (PORT d[2] (8061:8061:8061) (7776:7776:7776))
        (PORT d[3] (8780:8780:8780) (8584:8584:8584))
        (PORT d[4] (9735:9735:9735) (9333:9333:9333))
        (PORT d[5] (3212:3212:3212) (3266:3266:3266))
        (PORT d[6] (8125:8125:8125) (7913:7913:7913))
        (PORT d[7] (5190:5190:5190) (5046:5046:5046))
        (PORT d[8] (10556:10556:10556) (10308:10308:10308))
        (PORT d[9] (9510:9510:9510) (9413:9413:9413))
        (PORT d[10] (9176:9176:9176) (9026:9026:9026))
        (PORT d[11] (8545:8545:8545) (8269:8269:8269))
        (PORT d[12] (8257:8257:8257) (8071:8071:8071))
        (PORT clk (2213:2213:2213) (2206:2206:2206))
        (PORT ena (4904:4904:4904) (4758:4758:4758))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a298\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2206:2206:2206))
        (PORT d[0] (4904:4904:4904) (4758:4758:4758))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a298\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a298\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a298\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a246\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1543:1543:1543) (1558:1558:1558))
        (PORT clk (2260:2260:2260) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a246\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1085:1085:1085) (1090:1090:1090))
        (PORT d[1] (1651:1651:1651) (1606:1606:1606))
        (PORT d[2] (1988:1988:1988) (1924:1924:1924))
        (PORT d[3] (5528:5528:5528) (5404:5404:5404))
        (PORT d[4] (1327:1327:1327) (1288:1288:1288))
        (PORT d[5] (2264:2264:2264) (2173:2173:2173))
        (PORT d[6] (1736:1736:1736) (1724:1724:1724))
        (PORT d[7] (1384:1384:1384) (1347:1347:1347))
        (PORT d[8] (4093:4093:4093) (4051:4051:4051))
        (PORT d[9] (1383:1383:1383) (1352:1352:1352))
        (PORT d[10] (1944:1944:1944) (1863:1863:1863))
        (PORT d[11] (1618:1618:1618) (1584:1584:1584))
        (PORT d[12] (1384:1384:1384) (1352:1352:1352))
        (PORT clk (2257:2257:2257) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a246\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1759:1759:1759) (1592:1592:1592))
        (PORT clk (2257:2257:2257) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a246\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2288:2288:2288))
        (PORT d[0] (2302:2302:2302) (2146:2146:2146))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a246\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a246\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2289:2289:2289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a246\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a246\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a246\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6333:6333:6333) (6122:6122:6122))
        (PORT d[1] (5576:5576:5576) (5548:5548:5548))
        (PORT d[2] (7359:7359:7359) (7058:7058:7058))
        (PORT d[3] (8325:8325:8325) (8074:8074:8074))
        (PORT d[4] (4576:4576:4576) (4327:4327:4327))
        (PORT d[5] (5835:5835:5835) (5845:5845:5845))
        (PORT d[6] (5958:5958:5958) (5822:5822:5822))
        (PORT d[7] (5415:5415:5415) (5477:5477:5477))
        (PORT d[8] (9041:9041:9041) (8839:8839:8839))
        (PORT d[9] (8337:8337:8337) (8185:8185:8185))
        (PORT d[10] (7206:7206:7206) (7081:7081:7081))
        (PORT d[11] (8073:8073:8073) (7820:7820:7820))
        (PORT d[12] (4137:4137:4137) (4071:4071:4071))
        (PORT clk (2218:2218:2218) (2207:2207:2207))
        (PORT ena (2489:2489:2489) (2379:2379:2379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a246\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2207:2207:2207))
        (PORT d[0] (2489:2489:2489) (2379:2379:2379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a246\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a246\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a246\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a402\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1950:1950:1950) (1876:1876:1876))
        (PORT clk (2218:2218:2218) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a402\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5345:5345:5345) (5099:5099:5099))
        (PORT d[1] (3279:3279:3279) (3094:3094:3094))
        (PORT d[2] (3728:3728:3728) (3669:3669:3669))
        (PORT d[3] (4918:4918:4918) (4716:4716:4716))
        (PORT d[4] (5641:5641:5641) (5532:5532:5532))
        (PORT d[5] (7849:7849:7849) (7719:7719:7719))
        (PORT d[6] (7959:7959:7959) (7707:7707:7707))
        (PORT d[7] (4850:4850:4850) (4616:4616:4616))
        (PORT d[8] (5448:5448:5448) (5192:5192:5192))
        (PORT d[9] (4809:4809:4809) (4572:4572:4572))
        (PORT d[10] (4881:4881:4881) (4660:4660:4660))
        (PORT d[11] (6962:6962:6962) (6986:6986:6986))
        (PORT d[12] (6047:6047:6047) (5778:5778:5778))
        (PORT clk (2215:2215:2215) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a402\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3364:3364:3364) (3318:3318:3318))
        (PORT clk (2215:2215:2215) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a402\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2250:2250:2250))
        (PORT d[0] (3916:3916:3916) (3869:3869:3869))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a402\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a402\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2251:2251:2251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a402\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a402\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a402\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6173:6173:6173) (5900:5900:5900))
        (PORT d[1] (4221:4221:4221) (4154:4154:4154))
        (PORT d[2] (4368:4368:4368) (4179:4179:4179))
        (PORT d[3] (4019:4019:4019) (3920:3920:3920))
        (PORT d[4] (8907:8907:8907) (8574:8574:8574))
        (PORT d[5] (5092:5092:5092) (5119:5119:5119))
        (PORT d[6] (4229:4229:4229) (4076:4076:4076))
        (PORT d[7] (4496:4496:4496) (4600:4600:4600))
        (PORT d[8] (3744:3744:3744) (3688:3688:3688))
        (PORT d[9] (4259:4259:4259) (4223:4223:4223))
        (PORT d[10] (3908:3908:3908) (3849:3849:3849))
        (PORT d[11] (5457:5457:5457) (5262:5262:5262))
        (PORT d[12] (4190:4190:4190) (4114:4114:4114))
        (PORT clk (2176:2176:2176) (2169:2169:2169))
        (PORT ena (5532:5532:5532) (5406:5406:5406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a402\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2169:2169:2169))
        (PORT d[0] (5532:5532:5532) (5406:5406:5406))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a402\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2170:2170:2170))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a402\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2170:2170:2170))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a402\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2170:2170:2170))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a350\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1919:1919:1919) (1847:1847:1847))
        (PORT clk (2237:2237:2237) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a350\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6177:6177:6177) (6013:6013:6013))
        (PORT d[1] (3286:3286:3286) (3098:3098:3098))
        (PORT d[2] (3831:3831:3831) (3794:3794:3794))
        (PORT d[3] (4916:4916:4916) (4719:4719:4719))
        (PORT d[4] (5959:5959:5959) (5837:5837:5837))
        (PORT d[5] (5636:5636:5636) (5552:5552:5552))
        (PORT d[6] (5347:5347:5347) (5113:5113:5113))
        (PORT d[7] (5148:5148:5148) (4903:4903:4903))
        (PORT d[8] (5799:5799:5799) (5530:5530:5530))
        (PORT d[9] (5164:5164:5164) (4923:4923:4923))
        (PORT d[10] (5242:5242:5242) (5010:5010:5010))
        (PORT d[11] (6646:6646:6646) (6696:6696:6696))
        (PORT d[12] (6385:6385:6385) (6101:6101:6101))
        (PORT clk (2234:2234:2234) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a350\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5573:5573:5573) (5602:5602:5602))
        (PORT clk (2234:2234:2234) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a350\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2269:2269:2269))
        (PORT d[0] (6116:6116:6116) (6156:6156:6156))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a350\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a350\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2270:2270:2270))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a350\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a350\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a350\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6183:6183:6183) (5905:5905:5905))
        (PORT d[1] (4147:4147:4147) (4074:4074:4074))
        (PORT d[2] (4018:4018:4018) (3839:3839:3839))
        (PORT d[3] (3970:3970:3970) (3863:3863:3863))
        (PORT d[4] (9265:9265:9265) (8920:8920:8920))
        (PORT d[5] (5731:5731:5731) (5731:5731:5731))
        (PORT d[6] (4574:4574:4574) (4412:4412:4412))
        (PORT d[7] (4480:4480:4480) (4584:4584:4584))
        (PORT d[8] (3412:3412:3412) (3364:3364:3364))
        (PORT d[9] (3880:3880:3880) (3851:3851:3851))
        (PORT d[10] (3945:3945:3945) (3887:3887:3887))
        (PORT d[11] (4184:4184:4184) (4041:4041:4041))
        (PORT d[12] (3868:3868:3868) (3804:3804:3804))
        (PORT clk (2195:2195:2195) (2188:2188:2188))
        (PORT ena (5870:5870:5870) (5734:5734:5734))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a350\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2188:2188:2188))
        (PORT d[0] (5870:5870:5870) (5734:5734:5734))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a350\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a350\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a350\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a376\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1910:1910:1910) (1842:1842:1842))
        (PORT clk (2231:2231:2231) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a376\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5692:5692:5692) (5432:5432:5432))
        (PORT d[1] (3294:3294:3294) (3106:3106:3106))
        (PORT d[2] (3824:3824:3824) (3786:3786:3786))
        (PORT d[3] (4574:4574:4574) (4380:4380:4380))
        (PORT d[4] (5945:5945:5945) (5818:5818:5818))
        (PORT d[5] (7889:7889:7889) (7757:7757:7757))
        (PORT d[6] (8255:8255:8255) (7984:7984:7984))
        (PORT d[7] (4829:4829:4829) (4593:4593:4593))
        (PORT d[8] (5489:5489:5489) (5232:5232:5232))
        (PORT d[9] (5188:5188:5188) (4946:4946:4946))
        (PORT d[10] (5177:5177:5177) (4946:4946:4946))
        (PORT d[11] (6646:6646:6646) (6695:6695:6695))
        (PORT d[12] (6028:6028:6028) (5754:5754:5754))
        (PORT clk (2228:2228:2228) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a376\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4320:4320:4320) (4348:4348:4348))
        (PORT clk (2228:2228:2228) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a376\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2258:2258:2258))
        (PORT d[0] (4863:4863:4863) (4902:4902:4902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a376\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a376\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2259:2259:2259))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a376\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a376\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a376\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6206:6206:6206) (5933:5933:5933))
        (PORT d[1] (4186:4186:4186) (4126:4126:4126))
        (PORT d[2] (4348:4348:4348) (4155:4155:4155))
        (PORT d[3] (3985:3985:3985) (3879:3879:3879))
        (PORT d[4] (9250:9250:9250) (8905:8905:8905))
        (PORT d[5] (5427:5427:5427) (5444:5444:5444))
        (PORT d[6] (4560:4560:4560) (4397:4397:4397))
        (PORT d[7] (4520:4520:4520) (4623:4623:4623))
        (PORT d[8] (3995:3995:3995) (3920:3920:3920))
        (PORT d[9] (3905:3905:3905) (3879:3879:3879))
        (PORT d[10] (3952:3952:3952) (3894:3894:3894))
        (PORT d[11] (4169:4169:4169) (4023:4023:4023))
        (PORT d[12] (3850:3850:3850) (3788:3788:3788))
        (PORT clk (2189:2189:2189) (2177:2177:2177))
        (PORT ena (5863:5863:5863) (5725:5725:5725))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a376\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2177:2177:2177))
        (PORT d[0] (5863:5863:5863) (5725:5725:5725))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a376\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a376\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a376\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a324\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2093:2093:2093) (2098:2098:2098))
        (PORT clk (2209:2209:2209) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a324\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5355:5355:5355) (5111:5111:5111))
        (PORT d[1] (3643:3643:3643) (3457:3457:3457))
        (PORT d[2] (4062:4062:4062) (4005:4005:4005))
        (PORT d[3] (4595:4595:4595) (4390:4390:4390))
        (PORT d[4] (5648:5648:5648) (5541:5541:5541))
        (PORT d[5] (7576:7576:7576) (7460:7460:7460))
        (PORT d[6] (2683:2683:2683) (2665:2665:2665))
        (PORT d[7] (4833:4833:4833) (4598:4598:4598))
        (PORT d[8] (5163:5163:5163) (4918:4918:4918))
        (PORT d[9] (4836:4836:4836) (4610:4610:4610))
        (PORT d[10] (4912:4912:4912) (4691:4691:4691))
        (PORT d[11] (6326:6326:6326) (6387:6387:6387))
        (PORT d[12] (6065:6065:6065) (5795:5795:5795))
        (PORT clk (2206:2206:2206) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a324\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4018:4018:4018) (3699:3699:3699))
        (PORT clk (2206:2206:2206) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a324\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2238:2238:2238))
        (PORT d[0] (4561:4561:4561) (4253:4253:4253))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a324\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a324\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2239:2239:2239))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a324\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a324\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a324\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5869:5869:5869) (5607:5607:5607))
        (PORT d[1] (4513:4513:4513) (4432:4432:4432))
        (PORT d[2] (4981:4981:4981) (4761:4761:4761))
        (PORT d[3] (4966:4966:4966) (4828:4828:4828))
        (PORT d[4] (8924:8924:8924) (8590:8590:8590))
        (PORT d[5] (5084:5084:5084) (5108:5108:5108))
        (PORT d[6] (4526:4526:4526) (4362:4362:4362))
        (PORT d[7] (4510:4510:4510) (4612:4612:4612))
        (PORT d[8] (3745:3745:3745) (3689:3689:3689))
        (PORT d[9] (4275:4275:4275) (4240:4240:4240))
        (PORT d[10] (4280:4280:4280) (4209:4209:4209))
        (PORT d[11] (4514:4514:4514) (4348:4348:4348))
        (PORT d[12] (4178:4178:4178) (4103:4103:4103))
        (PORT clk (2167:2167:2167) (2157:2157:2157))
        (PORT ena (5532:5532:5532) (5406:5406:5406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a324\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2157:2157:2157))
        (PORT d[0] (5532:5532:5532) (5406:5406:5406))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a324\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a324\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a324\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a141\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1908:1908:1908) (1930:1930:1930))
        (PORT clk (2234:2234:2234) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a141\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6573:6573:6573) (6431:6431:6431))
        (PORT d[1] (4472:4472:4472) (4343:4343:4343))
        (PORT d[2] (4521:4521:4521) (4493:4493:4493))
        (PORT d[3] (7794:7794:7794) (7729:7729:7729))
        (PORT d[4] (5067:5067:5067) (4990:4990:4990))
        (PORT d[5] (6252:6252:6252) (6171:6171:6171))
        (PORT d[6] (2906:2906:2906) (2954:2954:2954))
        (PORT d[7] (5898:5898:5898) (5720:5720:5720))
        (PORT d[8] (4731:4731:4731) (4604:4604:4604))
        (PORT d[9] (5649:5649:5649) (5470:5470:5470))
        (PORT d[10] (6591:6591:6591) (6254:6254:6254))
        (PORT d[11] (4475:4475:4475) (4478:4478:4478))
        (PORT d[12] (8122:8122:8122) (7951:7951:7951))
        (PORT clk (2231:2231:2231) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a141\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5635:5635:5635) (5418:5418:5418))
        (PORT clk (2231:2231:2231) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a141\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2266:2266:2266))
        (PORT d[0] (6177:6177:6177) (5972:5972:5972))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a141\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a141\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2267:2267:2267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a141\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a141\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a141\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6299:6299:6299) (6093:6093:6093))
        (PORT d[1] (7505:7505:7505) (7368:7368:7368))
        (PORT d[2] (8068:8068:8068) (7799:7799:7799))
        (PORT d[3] (6106:6106:6106) (6024:6024:6024))
        (PORT d[4] (6052:6052:6052) (6060:6060:6060))
        (PORT d[5] (6295:6295:6295) (6310:6310:6310))
        (PORT d[6] (7844:7844:7844) (7520:7520:7520))
        (PORT d[7] (6059:6059:6059) (6112:6112:6112))
        (PORT d[8] (8555:8555:8555) (8303:8303:8303))
        (PORT d[9] (6954:6954:6954) (6835:6835:6835))
        (PORT d[10] (6916:6916:6916) (6812:6812:6812))
        (PORT d[11] (8180:8180:8180) (7857:7857:7857))
        (PORT d[12] (7502:7502:7502) (7416:7416:7416))
        (PORT clk (2192:2192:2192) (2185:2185:2185))
        (PORT ena (5342:5342:5342) (5252:5252:5252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a141\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2185:2185:2185))
        (PORT d[0] (5342:5342:5342) (5252:5252:5252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a141\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a141\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a141\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a167\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1591:1591:1591) (1630:1630:1630))
        (PORT clk (2248:2248:2248) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a167\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8521:8521:8521) (8485:8485:8485))
        (PORT d[1] (5416:5416:5416) (5255:5255:5255))
        (PORT d[2] (4850:4850:4850) (4834:4834:4834))
        (PORT d[3] (8093:8093:8093) (8011:8011:8011))
        (PORT d[4] (5391:5391:5391) (5312:5312:5312))
        (PORT d[5] (5613:5613:5613) (5541:5541:5541))
        (PORT d[6] (7672:7672:7672) (7414:7414:7414))
        (PORT d[7] (6032:6032:6032) (5878:5878:5878))
        (PORT d[8] (3956:3956:3956) (3989:3989:3989))
        (PORT d[9] (6028:6028:6028) (5841:5841:5841))
        (PORT d[10] (7319:7319:7319) (6978:6978:6978))
        (PORT d[11] (5170:5170:5170) (5040:5040:5040))
        (PORT d[12] (8388:8388:8388) (8206:8206:8206))
        (PORT clk (2245:2245:2245) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a167\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3355:3355:3355) (3293:3293:3293))
        (PORT clk (2245:2245:2245) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a167\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2278:2278:2278))
        (PORT d[0] (3898:3898:3898) (3847:3847:3847))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a167\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a167\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2279:2279:2279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a167\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a167\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a167\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6955:6955:6955) (6729:6729:6729))
        (PORT d[1] (8163:8163:8163) (8007:8007:8007))
        (PORT d[2] (8441:8441:8441) (8154:8154:8154))
        (PORT d[3] (6488:6488:6488) (6395:6395:6395))
        (PORT d[4] (4828:4828:4828) (4819:4819:4819))
        (PORT d[5] (6907:6907:6907) (6899:6899:6899))
        (PORT d[6] (8190:8190:8190) (7861:7861:7861))
        (PORT d[7] (5169:5169:5169) (5277:5277:5277))
        (PORT d[8] (4517:4517:4517) (4565:4565:4565))
        (PORT d[9] (7383:7383:7383) (7259:7259:7259))
        (PORT d[10] (7282:7282:7282) (7173:7173:7173))
        (PORT d[11] (8826:8826:8826) (8481:8481:8481))
        (PORT d[12] (7835:7835:7835) (7746:7746:7746))
        (PORT clk (2206:2206:2206) (2197:2197:2197))
        (PORT ena (5674:5674:5674) (5583:5583:5583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a167\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2197:2197:2197))
        (PORT d[0] (5674:5674:5674) (5583:5583:5583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a167\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a167\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a167\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a115\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1864:1864:1864) (1888:1888:1888))
        (PORT clk (2242:2242:2242) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a115\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8563:8563:8563) (8397:8397:8397))
        (PORT d[1] (5449:5449:5449) (5287:5287:5287))
        (PORT d[2] (4852:4852:4852) (4836:4836:4836))
        (PORT d[3] (8085:8085:8085) (8008:8008:8008))
        (PORT d[4] (5420:5420:5420) (5338:5338:5338))
        (PORT d[5] (6277:6277:6277) (6199:6199:6199))
        (PORT d[6] (7989:7989:7989) (7716:7716:7716))
        (PORT d[7] (6304:6304:6304) (6118:6118:6118))
        (PORT d[8] (4746:4746:4746) (4614:4614:4614))
        (PORT d[9] (5973:5973:5973) (5785:5785:5785))
        (PORT d[10] (7254:7254:7254) (6913:6913:6913))
        (PORT d[11] (4442:4442:4442) (4449:4449:4449))
        (PORT d[12] (8418:8418:8418) (8106:8106:8106))
        (PORT clk (2239:2239:2239) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a115\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5037:5037:5037) (4801:4801:4801))
        (PORT clk (2239:2239:2239) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a115\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2277:2277:2277))
        (PORT d[0] (5598:5598:5598) (5381:5381:5381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a115\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a115\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2278:2278:2278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a115\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a115\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a115\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6614:6614:6614) (6398:6398:6398))
        (PORT d[1] (7838:7838:7838) (7693:7693:7693))
        (PORT d[2] (8099:8099:8099) (7834:7834:7834))
        (PORT d[3] (6468:6468:6468) (6372:6372:6372))
        (PORT d[4] (4283:4283:4283) (4313:4313:4313))
        (PORT d[5] (6596:6596:6596) (6601:6601:6601))
        (PORT d[6] (8166:8166:8166) (7834:7834:7834))
        (PORT d[7] (5145:5145:5145) (5250:5250:5250))
        (PORT d[8] (4565:4565:4565) (4614:4614:4614))
        (PORT d[9] (7336:7336:7336) (7210:7210:7210))
        (PORT d[10] (6915:6915:6915) (6814:6814:6814))
        (PORT d[11] (8857:8857:8857) (8505:8505:8505))
        (PORT d[12] (7499:7499:7499) (7417:7417:7417))
        (PORT clk (2200:2200:2200) (2196:2196:2196))
        (PORT ena (5640:5640:5640) (5548:5548:5548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a115\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2196:2196:2196))
        (PORT d[0] (5640:5640:5640) (5548:5548:5548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a115\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a115\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a115\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a193\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2188:2188:2188) (2214:2214:2214))
        (PORT clk (2255:2255:2255) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a193\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6483:6483:6483) (6305:6305:6305))
        (PORT d[1] (2950:2950:2950) (2770:2770:2770))
        (PORT d[2] (4119:4119:4119) (4092:4092:4092))
        (PORT d[3] (5238:5238:5238) (5028:5028:5028))
        (PORT d[4] (6261:6261:6261) (6120:6120:6120))
        (PORT d[5] (5968:5968:5968) (5878:5878:5878))
        (PORT d[6] (5004:5004:5004) (4780:4780:4780))
        (PORT d[7] (5507:5507:5507) (5258:5258:5258))
        (PORT d[8] (6097:6097:6097) (5814:5814:5814))
        (PORT d[9] (2932:2932:2932) (2768:2768:2768))
        (PORT d[10] (5575:5575:5575) (5334:5334:5334))
        (PORT d[11] (3272:3272:3272) (3243:3243:3243))
        (PORT d[12] (6706:6706:6706) (6406:6406:6406))
        (PORT clk (2252:2252:2252) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a193\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5077:5077:5077) (5075:5075:5075))
        (PORT clk (2252:2252:2252) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a193\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2287:2287:2287))
        (PORT d[0] (5593:5593:5593) (5608:5608:5608))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a193\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a193\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2288:2288:2288))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a193\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a193\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a193\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6493:6493:6493) (6199:6199:6199))
        (PORT d[1] (3812:3812:3812) (3752:3752:3752))
        (PORT d[2] (4407:4407:4407) (4225:4225:4225))
        (PORT d[3] (3640:3640:3640) (3545:3545:3545))
        (PORT d[4] (5286:5286:5286) (5329:5329:5329))
        (PORT d[5] (6039:6039:6039) (6026:6026:6026))
        (PORT d[6] (4172:4172:4172) (4013:4013:4013))
        (PORT d[7] (5211:5211:5211) (5352:5352:5352))
        (PORT d[8] (3087:3087:3087) (3051:3051:3051))
        (PORT d[9] (3607:3607:3607) (3590:3590:3590))
        (PORT d[10] (3560:3560:3560) (3509:3509:3509))
        (PORT d[11] (3862:3862:3862) (3731:3731:3731))
        (PORT d[12] (3510:3510:3510) (3457:3457:3457))
        (PORT clk (2213:2213:2213) (2206:2206:2206))
        (PORT ena (6201:6201:6201) (6050:6050:6050))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a193\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2206:2206:2206))
        (PORT d[0] (6201:6201:6201) (6050:6050:6050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a193\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a193\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a193\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a37\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1072:1072:1072) (1062:1062:1062))
        (PORT clk (2278:2278:2278) (2310:2310:2310))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a37\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1647:1647:1647) (1597:1597:1597))
        (PORT d[1] (1627:1627:1627) (1569:1569:1569))
        (PORT d[2] (1625:1625:1625) (1563:1563:1563))
        (PORT d[3] (2886:2886:2886) (2783:2783:2783))
        (PORT d[4] (1608:1608:1608) (1550:1550:1550))
        (PORT d[5] (1654:1654:1654) (1592:1592:1592))
        (PORT d[6] (1586:1586:1586) (1523:1523:1523))
        (PORT d[7] (1853:1853:1853) (1776:1776:1776))
        (PORT d[8] (1288:1288:1288) (1265:1265:1265))
        (PORT d[9] (3267:3267:3267) (3093:3093:3093))
        (PORT d[10] (1891:1891:1891) (1816:1816:1816))
        (PORT d[11] (2852:2852:2852) (2765:2765:2765))
        (PORT d[12] (2231:2231:2231) (2154:2154:2154))
        (PORT clk (2275:2275:2275) (2306:2306:2306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a37\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1756:1756:1756) (1588:1588:1588))
        (PORT clk (2275:2275:2275) (2306:2306:2306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a37\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2310:2310:2310))
        (PORT d[0] (2299:2299:2299) (2142:2142:2142))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a37\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2311:2311:2311))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a37\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2311:2311:2311))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a37\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2311:2311:2311))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a37\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2311:2311:2311))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a37\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3930:3930:3930) (3734:3734:3734))
        (PORT d[1] (5327:5327:5327) (5344:5344:5344))
        (PORT d[2] (7739:7739:7739) (7408:7408:7408))
        (PORT d[3] (7359:7359:7359) (7127:7127:7127))
        (PORT d[4] (5304:5304:5304) (5312:5312:5312))
        (PORT d[5] (5066:5066:5066) (5037:5037:5037))
        (PORT d[6] (3875:3875:3875) (3731:3731:3731))
        (PORT d[7] (6082:6082:6082) (6158:6158:6158))
        (PORT d[8] (7949:7949:7949) (7688:7688:7688))
        (PORT d[9] (8171:8171:8171) (7949:7949:7949))
        (PORT d[10] (7800:7800:7800) (7653:7653:7653))
        (PORT d[11] (3625:3625:3625) (3613:3613:3613))
        (PORT d[12] (8554:8554:8554) (8302:8302:8302))
        (PORT clk (2236:2236:2236) (2229:2229:2229))
        (PORT ena (2617:2617:2617) (2460:2460:2460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a37\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2229:2229:2229))
        (PORT d[0] (2617:2617:2617) (2460:2460:2460))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a37\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2230:2230:2230))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a37\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2230:2230:2230))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a37\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2230:2230:2230))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a63\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1950:1950:1950) (2007:2007:2007))
        (PORT clk (2263:2263:2263) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a63\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7737:7737:7737) (7694:7694:7694))
        (PORT d[1] (5191:5191:5191) (5096:5096:5096))
        (PORT d[2] (6583:6583:6583) (6548:6548:6548))
        (PORT d[3] (9159:9159:9159) (8737:8737:8737))
        (PORT d[4] (5166:5166:5166) (5138:5138:5138))
        (PORT d[5] (10708:10708:10708) (10129:10129:10129))
        (PORT d[6] (8368:8368:8368) (8084:8084:8084))
        (PORT d[7] (6401:6401:6401) (6259:6259:6259))
        (PORT d[8] (4285:4285:4285) (4324:4324:4324))
        (PORT d[9] (6387:6387:6387) (6208:6208:6208))
        (PORT d[10] (7793:7793:7793) (7584:7584:7584))
        (PORT d[11] (5836:5836:5836) (5819:5819:5819))
        (PORT d[12] (8568:8568:8568) (8374:8374:8374))
        (PORT clk (2260:2260:2260) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a63\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4513:4513:4513) (4354:4354:4354))
        (PORT clk (2260:2260:2260) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a63\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2295:2295:2295))
        (PORT d[0] (5056:5056:5056) (4908:4908:4908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a63\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a63\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2296:2296:2296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a63\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a63\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a63\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3682:3682:3682) (3639:3639:3639))
        (PORT d[1] (8952:8952:8952) (8794:8794:8794))
        (PORT d[2] (9461:9461:9461) (9213:9213:9213))
        (PORT d[3] (9099:9099:9099) (8947:8947:8947))
        (PORT d[4] (3931:3931:3931) (3932:3932:3932))
        (PORT d[5] (3901:3901:3901) (3940:3940:3940))
        (PORT d[6] (9929:9929:9929) (9411:9411:9411))
        (PORT d[7] (5055:5055:5055) (5121:5121:5121))
        (PORT d[8] (9629:9629:9629) (9378:9378:9378))
        (PORT d[9] (10076:10076:10076) (9922:9922:9922))
        (PORT d[10] (7965:7965:7965) (7888:7888:7888))
        (PORT d[11] (10023:10023:10023) (9648:9648:9648))
        (PORT d[12] (8238:8238:8238) (8184:8184:8184))
        (PORT clk (2221:2221:2221) (2214:2214:2214))
        (PORT ena (7106:7106:7106) (6963:6963:6963))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a63\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2214:2214:2214))
        (PORT d[0] (7106:7106:7106) (6963:6963:6963))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a63\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a63\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a63\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a11\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1104:1104:1104) (1094:1094:1094))
        (PORT clk (2277:2277:2277) (2305:2305:2305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a11\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2244:2244:2244) (2156:2156:2156))
        (PORT d[1] (1614:1614:1614) (1547:1547:1547))
        (PORT d[2] (1626:1626:1626) (1564:1564:1564))
        (PORT d[3] (1556:1556:1556) (1481:1481:1481))
        (PORT d[4] (1612:1612:1612) (1551:1551:1551))
        (PORT d[5] (1942:1942:1942) (1870:1870:1870))
        (PORT d[6] (1586:1586:1586) (1522:1522:1522))
        (PORT d[7] (1884:1884:1884) (1807:1807:1807))
        (PORT d[8] (1598:1598:1598) (1562:1562:1562))
        (PORT d[9] (1573:1573:1573) (1506:1506:1506))
        (PORT d[10] (1601:1601:1601) (1534:1534:1534))
        (PORT d[11] (2853:2853:2853) (2766:2766:2766))
        (PORT d[12] (2232:2232:2232) (2155:2155:2155))
        (PORT clk (2274:2274:2274) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a11\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2452:2452:2452) (2280:2280:2280))
        (PORT clk (2274:2274:2274) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a11\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2305:2305:2305))
        (PORT d[0] (2995:2995:2995) (2834:2834:2834))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a11\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2306:2306:2306))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a11\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2306:2306:2306))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a11\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2306:2306:2306))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a11\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2306:2306:2306))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a11\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3357:3357:3357) (3193:3193:3193))
        (PORT d[1] (9194:9194:9194) (8988:8988:8988))
        (PORT d[2] (7373:7373:7373) (7034:7034:7034))
        (PORT d[3] (7020:7020:7020) (6801:6801:6801))
        (PORT d[4] (5302:5302:5302) (5300:5300:5300))
        (PORT d[5] (5096:5096:5096) (5071:5071:5071))
        (PORT d[6] (7738:7738:7738) (7509:7509:7509))
        (PORT d[7] (6132:6132:6132) (6205:6205:6205))
        (PORT d[8] (7948:7948:7948) (7687:7687:7687))
        (PORT d[9] (7898:7898:7898) (7686:7686:7686))
        (PORT d[10] (7799:7799:7799) (7653:7653:7653))
        (PORT d[11] (7682:7682:7682) (7403:7403:7403))
        (PORT d[12] (8528:8528:8528) (8278:8278:8278))
        (PORT clk (2235:2235:2235) (2224:2224:2224))
        (PORT ena (2602:2602:2602) (2441:2441:2441))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a11\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2224:2224:2224))
        (PORT d[0] (2602:2602:2602) (2441:2441:2441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a11\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a11\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a11\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a89\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1085:1085:1085) (1074:1074:1074))
        (PORT clk (2279:2279:2279) (2311:2311:2311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a89\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1964:1964:1964) (1891:1891:1891))
        (PORT d[1] (1986:1986:1986) (1917:1917:1917))
        (PORT d[2] (1964:1964:1964) (1889:1889:1889))
        (PORT d[3] (2886:2886:2886) (2784:2784:2784))
        (PORT d[4] (1900:1900:1900) (1831:1831:1831))
        (PORT d[5] (3598:3598:3598) (3478:3478:3478))
        (PORT d[6] (1853:1853:1853) (1776:1776:1776))
        (PORT d[7] (2173:2173:2173) (2086:2086:2086))
        (PORT d[8] (3546:3546:3546) (3555:3555:3555))
        (PORT d[9] (1606:1606:1606) (1538:1538:1538))
        (PORT d[10] (1884:1884:1884) (1810:1810:1810))
        (PORT d[11] (2844:2844:2844) (2756:2756:2756))
        (PORT d[12] (2254:2254:2254) (2180:2180:2180))
        (PORT clk (2276:2276:2276) (2307:2307:2307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a89\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1782:1782:1782) (1611:1611:1611))
        (PORT clk (2276:2276:2276) (2307:2307:2307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a89\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2311:2311:2311))
        (PORT d[0] (2325:2325:2325) (2165:2165:2165))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a89\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a89\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2312:2312:2312))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a89\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a89\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a89\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4232:4232:4232) (4024:4024:4024))
        (PORT d[1] (5576:5576:5576) (5571:5571:5571))
        (PORT d[2] (7747:7747:7747) (7414:7414:7414))
        (PORT d[3] (7385:7385:7385) (7153:7153:7153))
        (PORT d[4] (5282:5282:5282) (5290:5290:5290))
        (PORT d[5] (5423:5423:5423) (5391:5391:5391))
        (PORT d[6] (8033:8033:8033) (7795:7795:7795))
        (PORT d[7] (6115:6115:6115) (6190:6190:6190))
        (PORT d[8] (8260:8260:8260) (7989:7989:7989))
        (PORT d[9] (3517:3517:3517) (3530:3530:3530))
        (PORT d[10] (7784:7784:7784) (7635:7635:7635))
        (PORT d[11] (7990:7990:7990) (7705:7705:7705))
        (PORT d[12] (8846:8846:8846) (8586:8586:8586))
        (PORT clk (2237:2237:2237) (2230:2230:2230))
        (PORT ena (2600:2600:2600) (2442:2442:2442))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a89\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2230:2230:2230))
        (PORT d[0] (2600:2600:2600) (2442:2442:2442))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a89\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a89\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a89\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a271\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1910:1910:1910) (1962:1962:1962))
        (PORT clk (2251:2251:2251) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a271\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6015:6015:6015) (5739:5739:5739))
        (PORT d[1] (2971:2971:2971) (2781:2781:2781))
        (PORT d[2] (4116:4116:4116) (4062:4062:4062))
        (PORT d[3] (5253:5253:5253) (5050:5050:5050))
        (PORT d[4] (5929:5929:5929) (5798:5798:5798))
        (PORT d[5] (5967:5967:5967) (5877:5877:5877))
        (PORT d[6] (5005:5005:5005) (4781:4781:4781))
        (PORT d[7] (5173:5173:5173) (4931:4931:4931))
        (PORT d[8] (5822:5822:5822) (5555:5555:5555))
        (PORT d[9] (2581:2581:2581) (2426:2426:2426))
        (PORT d[10] (5535:5535:5535) (5293:5293:5293))
        (PORT d[11] (3563:3563:3563) (3509:3509:3509))
        (PORT d[12] (6972:6972:6972) (6660:6660:6660))
        (PORT clk (2248:2248:2248) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a271\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2826:2826:2826) (2585:2585:2585))
        (PORT clk (2248:2248:2248) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a271\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2283:2283:2283))
        (PORT d[0] (3369:3369:3369) (3139:3139:3139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a271\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a271\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2284:2284:2284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a271\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a271\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a271\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6465:6465:6465) (6173:6173:6173))
        (PORT d[1] (3849:3849:3849) (3788:3788:3788))
        (PORT d[2] (4381:4381:4381) (4199:4199:4199))
        (PORT d[3] (3650:3650:3650) (3555:3555:3555))
        (PORT d[4] (5042:5042:5042) (5104:5104:5104))
        (PORT d[5] (5734:5734:5734) (5740:5740:5740))
        (PORT d[6] (3876:3876:3876) (3729:3729:3729))
        (PORT d[7] (3285:3285:3285) (3269:3269:3269))
        (PORT d[8] (3390:3390:3390) (3341:3341:3341))
        (PORT d[9] (3583:3583:3583) (3567:3567:3567))
        (PORT d[10] (3607:3607:3607) (3558:3558:3558))
        (PORT d[11] (3842:3842:3842) (3705:3705:3705))
        (PORT d[12] (3517:3517:3517) (3464:3464:3464))
        (PORT clk (2209:2209:2209) (2202:2202:2202))
        (PORT ena (6195:6195:6195) (6043:6043:6043))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a271\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2202:2202:2202))
        (PORT d[0] (6195:6195:6195) (6043:6043:6043))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a271\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a271\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a271\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a219\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1928:1928:1928) (1983:1983:1983))
        (PORT clk (2264:2264:2264) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a219\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7773:7773:7773) (7735:7735:7735))
        (PORT d[1] (5247:5247:5247) (5157:5157:5157))
        (PORT d[2] (6904:6904:6904) (6858:6858:6858))
        (PORT d[3] (9198:9198:9198) (8788:8788:8788))
        (PORT d[4] (4852:4852:4852) (4846:4846:4846))
        (PORT d[5] (10714:10714:10714) (10142:10142:10142))
        (PORT d[6] (8336:8336:8336) (8051:8051:8051))
        (PORT d[7] (6786:6786:6786) (6700:6700:6700))
        (PORT d[8] (4022:4022:4022) (4074:4074:4074))
        (PORT d[9] (6731:6731:6731) (6548:6548:6548))
        (PORT d[10] (7812:7812:7812) (7601:7601:7601))
        (PORT d[11] (5150:5150:5150) (5132:5132:5132))
        (PORT d[12] (8661:8661:8661) (8331:8331:8331))
        (PORT clk (2261:2261:2261) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a219\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4713:4713:4713) (4556:4556:4556))
        (PORT clk (2261:2261:2261) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a219\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2296:2296:2296))
        (PORT d[0] (5256:5256:5256) (5110:5110:5110))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a219\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a219\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2297:2297:2297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a219\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a219\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a219\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3709:3709:3709) (3657:3657:3657))
        (PORT d[1] (8927:8927:8927) (8769:8769:8769))
        (PORT d[2] (9807:9807:9807) (9543:9543:9543))
        (PORT d[3] (9095:9095:9095) (8945:8945:8945))
        (PORT d[4] (4215:4215:4215) (4203:4203:4203))
        (PORT d[5] (4238:4238:4238) (4261:4261:4261))
        (PORT d[6] (9955:9955:9955) (9436:9436:9436))
        (PORT d[7] (4420:4420:4420) (4489:4489:4489))
        (PORT d[8] (9637:9637:9637) (9387:9387:9387))
        (PORT d[9] (10044:10044:10044) (9892:9892:9892))
        (PORT d[10] (8006:8006:8006) (7930:7930:7930))
        (PORT d[11] (10015:10015:10015) (9635:9635:9635))
        (PORT d[12] (8291:8291:8291) (8244:8244:8244))
        (PORT clk (2222:2222:2222) (2215:2215:2215))
        (PORT ena (7066:7066:7066) (6922:6922:6922))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a219\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2215:2215:2215))
        (PORT d[0] (7066:7066:7066) (6922:6922:6922))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a219\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a219\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a219\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a297\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2206:2206:2206) (2240:2240:2240))
        (PORT clk (2246:2246:2246) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a297\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6003:6003:6003) (5729:5729:5729))
        (PORT d[1] (2979:2979:2979) (2797:2797:2797))
        (PORT d[2] (4115:4115:4115) (4061:4061:4061))
        (PORT d[3] (5255:5255:5255) (5044:5044:5044))
        (PORT d[4] (5943:5943:5943) (5818:5818:5818))
        (PORT d[5] (5927:5927:5927) (5837:5837:5837))
        (PORT d[6] (7319:7319:7319) (7052:7052:7052))
        (PORT d[7] (5161:5161:5161) (4918:4918:4918))
        (PORT d[8] (5789:5789:5789) (5522:5522:5522))
        (PORT d[9] (2880:2880:2880) (2708:2708:2708))
        (PORT d[10] (5527:5527:5527) (5284:5284:5284))
        (PORT d[11] (5983:5983:5983) (6065:6065:6065))
        (PORT d[12] (6367:6367:6367) (6085:6085:6085))
        (PORT clk (2243:2243:2243) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a297\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2970:2970:2970) (2888:2888:2888))
        (PORT clk (2243:2243:2243) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a297\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2279:2279:2279))
        (PORT d[0] (3486:3486:3486) (3420:3420:3420))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a297\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a297\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2280:2280:2280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a297\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a297\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a297\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5591:5591:5591) (5372:5372:5372))
        (PORT d[1] (3832:3832:3832) (3777:3777:3777))
        (PORT d[2] (4373:4373:4373) (4190:4190:4190))
        (PORT d[3] (3656:3656:3656) (3561:3561:3561))
        (PORT d[4] (9274:9274:9274) (8930:8930:8930))
        (PORT d[5] (4043:4043:4043) (4023:4023:4023))
        (PORT d[6] (3837:3837:3837) (3694:3694:3694))
        (PORT d[7] (4449:4449:4449) (4548:4548:4548))
        (PORT d[8] (3437:3437:3437) (3386:3386:3386))
        (PORT d[9] (3608:3608:3608) (3592:3592:3592))
        (PORT d[10] (3616:3616:3616) (3568:3568:3568))
        (PORT d[11] (4521:4521:4521) (4357:4357:4357))
        (PORT d[12] (3500:3500:3500) (3449:3449:3449))
        (PORT clk (2204:2204:2204) (2198:2198:2198))
        (PORT ena (6181:6181:6181) (6029:6029:6029))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a297\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2198:2198:2198))
        (PORT d[0] (6181:6181:6181) (6029:6029:6029))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a297\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a297\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a297\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a245\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1848:1848:1848) (1893:1893:1893))
        (PORT clk (2258:2258:2258) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a245\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5996:5996:5996) (5722:5722:5722))
        (PORT d[1] (2574:2574:2574) (2405:2405:2405))
        (PORT d[2] (4096:4096:4096) (4069:4069:4069))
        (PORT d[3] (5585:5585:5585) (5363:5363:5363))
        (PORT d[4] (4398:4398:4398) (4357:4357:4357))
        (PORT d[5] (6253:6253:6253) (6155:6155:6155))
        (PORT d[6] (4964:4964:4964) (4737:4737:4737))
        (PORT d[7] (5547:5547:5547) (5297:5297:5297))
        (PORT d[8] (6103:6103:6103) (5821:5821:5821))
        (PORT d[9] (2942:2942:2942) (2776:2776:2776))
        (PORT d[10] (5544:5544:5544) (5303:5303:5303))
        (PORT d[11] (2988:2988:2988) (2979:2979:2979))
        (PORT d[12] (6687:6687:6687) (6389:6389:6389))
        (PORT clk (2255:2255:2255) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a245\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4132:4132:4132) (3992:3992:3992))
        (PORT clk (2255:2255:2255) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a245\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2291:2291:2291))
        (PORT d[0] (4650:4650:4650) (4521:4521:4521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a245\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a245\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2292:2292:2292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a245\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a245\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a245\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3949:3949:3949) (3766:3766:3766))
        (PORT d[1] (3547:3547:3547) (3501:3501:3501))
        (PORT d[2] (4697:4697:4697) (4503:4503:4503))
        (PORT d[3] (3318:3318:3318) (3233:3233:3233))
        (PORT d[4] (5649:5649:5649) (5684:5684:5684))
        (PORT d[5] (4038:4038:4038) (4021:4021:4021))
        (PORT d[6] (4152:4152:4152) (3996:3996:3996))
        (PORT d[7] (5527:5527:5527) (5652:5652:5652))
        (PORT d[8] (3087:3087:3087) (3050:3050:3050))
        (PORT d[9] (3592:3592:3592) (3574:3574:3574))
        (PORT d[10] (3239:3239:3239) (3198:3198:3198))
        (PORT d[11] (3839:3839:3839) (3702:3702:3702))
        (PORT d[12] (3512:3512:3512) (3447:3447:3447))
        (PORT clk (2216:2216:2216) (2210:2210:2210))
        (PORT ena (6202:6202:6202) (6051:6051:6051))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a245\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2210:2210:2210))
        (PORT d[0] (6202:6202:6202) (6051:6051:6051))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a245\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a245\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a245\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a401\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1635:1635:1635) (1575:1575:1575))
        (PORT clk (2268:2268:2268) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a401\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7125:7125:7125) (6914:6914:6914))
        (PORT d[1] (3229:3229:3229) (3031:3031:3031))
        (PORT d[2] (4139:4139:4139) (4100:4100:4100))
        (PORT d[3] (5903:5903:5903) (5663:5663:5663))
        (PORT d[4] (4385:4385:4385) (4338:4338:4338))
        (PORT d[5] (7777:7777:7777) (7421:7421:7421))
        (PORT d[6] (4593:4593:4593) (4374:4374:4374))
        (PORT d[7] (7383:7383:7383) (7225:7225:7225))
        (PORT d[8] (3511:3511:3511) (3509:3509:3509))
        (PORT d[9] (3328:3328:3328) (3154:3154:3154))
        (PORT d[10] (6178:6178:6178) (5909:5909:5909))
        (PORT d[11] (3889:3889:3889) (3832:3832:3832))
        (PORT d[12] (5489:5489:5489) (5243:5243:5243))
        (PORT clk (2265:2265:2265) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a401\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3408:3408:3408) (3385:3385:3385))
        (PORT clk (2265:2265:2265) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a401\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2297:2297:2297))
        (PORT d[0] (3951:3951:3951) (3939:3939:3939))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a401\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a401\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2298:2298:2298))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a401\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a401\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a401\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4017:4017:4017) (3846:3846:3846))
        (PORT d[1] (3152:3152:3152) (3115:3115:3115))
        (PORT d[2] (5341:5341:5341) (5125:5125:5125))
        (PORT d[3] (4321:4321:4321) (4209:4209:4209))
        (PORT d[4] (5964:5964:5964) (5988:5988:5988))
        (PORT d[5] (6342:6342:6342) (6316:6316:6316))
        (PORT d[6] (3200:3200:3200) (3083:3083:3083))
        (PORT d[7] (5507:5507:5507) (5626:5626:5626))
        (PORT d[8] (2788:2788:2788) (2760:2760:2760))
        (PORT d[9] (2929:2929:2929) (2925:2925:2925))
        (PORT d[10] (3200:3200:3200) (3159:3159:3159))
        (PORT d[11] (4536:4536:4536) (4375:4375:4375))
        (PORT d[12] (2834:2834:2834) (2802:2802:2802))
        (PORT clk (2226:2226:2226) (2216:2216:2216))
        (PORT ena (6238:6238:6238) (6053:6053:6053))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a401\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2216:2216:2216))
        (PORT d[0] (6238:6238:6238) (6053:6053:6053))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a401\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a401\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a401\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a349\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1950:1950:1950) (1880:1880:1880))
        (PORT clk (2261:2261:2261) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a349\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6824:6824:6824) (6635:6635:6635))
        (PORT d[1] (2902:2902:2902) (2723:2723:2723))
        (PORT d[2] (4169:4169:4169) (4128:4128:4128))
        (PORT d[3] (5566:5566:5566) (5346:5346:5346))
        (PORT d[4] (4713:4713:4713) (4653:4653:4653))
        (PORT d[5] (6596:6596:6596) (6478:6478:6478))
        (PORT d[6] (4651:4651:4651) (4437:4437:4437))
        (PORT d[7] (5500:5500:5500) (5249:5249:5249))
        (PORT d[8] (3532:3532:3532) (3531:3531:3531))
        (PORT d[9] (2951:2951:2951) (2787:2787:2787))
        (PORT d[10] (5865:5865:5865) (5613:5613:5613))
        (PORT d[11] (3588:3588:3588) (3547:3547:3547))
        (PORT d[12] (3534:3534:3534) (3330:3330:3330))
        (PORT clk (2258:2258:2258) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a349\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5584:5584:5584) (5639:5639:5639))
        (PORT clk (2258:2258:2258) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a349\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2293:2293:2293))
        (PORT d[0] (6172:6172:6172) (6236:6236:6236))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a349\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a349\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2294:2294:2294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a349\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a349\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a349\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3692:3692:3692) (3520:3520:3520))
        (PORT d[1] (3482:3482:3482) (3432:3432:3432))
        (PORT d[2] (4699:4699:4699) (4502:4502:4502))
        (PORT d[3] (3993:3993:3993) (3892:3892:3892))
        (PORT d[4] (5671:5671:5671) (5712:5712:5712))
        (PORT d[5] (6043:6043:6043) (6033:6033:6033))
        (PORT d[6] (4191:4191:4191) (4034:4034:4034))
        (PORT d[7] (2973:2973:2973) (2972:2972:2972))
        (PORT d[8] (3339:3339:3339) (3284:3284:3284))
        (PORT d[9] (3244:3244:3244) (3236:3236:3236))
        (PORT d[10] (3262:3262:3262) (3220:3220:3220))
        (PORT d[11] (4250:4250:4250) (4107:4107:4107))
        (PORT d[12] (3192:3192:3192) (3150:3150:3150))
        (PORT clk (2219:2219:2219) (2212:2212:2212))
        (PORT ena (6577:6577:6577) (6377:6377:6377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a349\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2212:2212:2212))
        (PORT d[0] (6577:6577:6577) (6377:6377:6377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a349\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a349\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a349\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a375\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1933:1933:1933) (1975:1975:1975))
        (PORT clk (2262:2262:2262) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a375\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7760:7760:7760) (7714:7714:7714))
        (PORT d[1] (5228:5228:5228) (5132:5132:5132))
        (PORT d[2] (6558:6558:6558) (6516:6516:6516))
        (PORT d[3] (9199:9199:9199) (8799:8799:8799))
        (PORT d[4] (5209:5209:5209) (5179:5179:5179))
        (PORT d[5] (10692:10692:10692) (10115:10115:10115))
        (PORT d[6] (8660:8660:8660) (8369:8369:8369))
        (PORT d[7] (6355:6355:6355) (6215:6215:6215))
        (PORT d[8] (4300:4300:4300) (4340:4340:4340))
        (PORT d[9] (6386:6386:6386) (6208:6208:6208))
        (PORT d[10] (7832:7832:7832) (7622:7622:7622))
        (PORT d[11] (5823:5823:5823) (5806:5806:5806))
        (PORT d[12] (8532:8532:8532) (8338:8338:8338))
        (PORT clk (2259:2259:2259) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a375\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4894:4894:4894) (4882:4882:4882))
        (PORT clk (2259:2259:2259) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a375\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2290:2290:2290))
        (PORT d[0] (5437:5437:5437) (5436:5436:5436))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a375\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a375\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2291:2291:2291))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a375\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a375\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a375\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3337:3337:3337) (3306:3306:3306))
        (PORT d[1] (8944:8944:8944) (8785:8785:8785))
        (PORT d[2] (9438:9438:9438) (9180:9180:9180))
        (PORT d[3] (9087:9087:9087) (8935:8935:8935))
        (PORT d[4] (4215:4215:4215) (4208:4208:4208))
        (PORT d[5] (3926:3926:3926) (3963:3963:3963))
        (PORT d[6] (10261:10261:10261) (9727:9727:9727))
        (PORT d[7] (5065:5065:5065) (5138:5138:5138))
        (PORT d[8] (9286:9286:9286) (9044:9044:9044))
        (PORT d[9] (9654:9654:9654) (9501:9501:9501))
        (PORT d[10] (7958:7958:7958) (7868:7868:7868))
        (PORT d[11] (10010:10010:10010) (9634:9634:9634))
        (PORT d[12] (7978:7978:7978) (7940:7940:7940))
        (PORT clk (2220:2220:2220) (2209:2209:2209))
        (PORT ena (7112:7112:7112) (6970:6970:6970))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a375\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2209:2209:2209))
        (PORT d[0] (7112:7112:7112) (6970:6970:6970))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a375\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a375\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a375\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a323\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1940:1940:1940) (1874:1874:1874))
        (PORT clk (2260:2260:2260) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a323\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6444:6444:6444) (6267:6267:6267))
        (PORT d[1] (3292:3292:3292) (3104:3104:3104))
        (PORT d[2] (4193:4193:4193) (4167:4167:4167))
        (PORT d[3] (5579:5579:5579) (5355:5355:5355))
        (PORT d[4] (4739:4739:4739) (4678:4678:4678))
        (PORT d[5] (6293:6293:6293) (6194:6194:6194))
        (PORT d[6] (4947:4947:4947) (4720:4720:4720))
        (PORT d[7] (5515:5515:5515) (5267:5267:5267))
        (PORT d[8] (6137:6137:6137) (5852:5852:5852))
        (PORT d[9] (2982:2982:2982) (2818:2818:2818))
        (PORT d[10] (5858:5858:5858) (5605:5605:5605))
        (PORT d[11] (3581:3581:3581) (3540:3540:3540))
        (PORT d[12] (3816:3816:3816) (3600:3600:3600))
        (PORT clk (2257:2257:2257) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a323\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2444:2444:2444) (2387:2387:2387))
        (PORT clk (2257:2257:2257) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a323\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2294:2294:2294))
        (PORT d[0] (2987:2987:2987) (2941:2941:2941))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a323\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a323\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2295:2295:2295))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a323\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a323\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a323\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5888:5888:5888) (5659:5659:5659))
        (PORT d[1] (3490:3490:3490) (3444:3444:3444))
        (PORT d[2] (4723:4723:4723) (4529:4529:4529))
        (PORT d[3] (4011:4011:4011) (3908:3908:3908))
        (PORT d[4] (5639:5639:5639) (5678:5678:5678))
        (PORT d[5] (4001:4001:4001) (3986:3986:3986))
        (PORT d[6] (3518:3518:3518) (3388:3388:3388))
        (PORT d[7] (5541:5541:5541) (5666:5666:5666))
        (PORT d[8] (3112:3112:3112) (3073:3073:3073))
        (PORT d[9] (3270:3270:3270) (3261:3261:3261))
        (PORT d[10] (3270:3270:3270) (3229:3229:3229))
        (PORT d[11] (3821:3821:3821) (3682:3682:3682))
        (PORT d[12] (3167:3167:3167) (3126:3126:3126))
        (PORT clk (2218:2218:2218) (2213:2213:2213))
        (PORT ena (6552:6552:6552) (6352:6352:6352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a323\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2213:2213:2213))
        (PORT d[0] (6552:6552:6552) (6352:6352:6352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a323\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a323\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a323\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a140\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2283:2283:2283) (2342:2342:2342))
        (PORT clk (2279:2279:2279) (2309:2309:2309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a140\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8402:8402:8402) (8363:8363:8363))
        (PORT d[1] (5236:5236:5236) (5148:5148:5148))
        (PORT d[2] (8620:8620:8620) (8430:8430:8430))
        (PORT d[3] (8553:8553:8553) (8178:8178:8178))
        (PORT d[4] (5168:5168:5168) (5143:5143:5143))
        (PORT d[5] (10015:10015:10015) (9454:9454:9454))
        (PORT d[6] (8001:8001:8001) (7723:7723:7723))
        (PORT d[7] (7167:7167:7167) (7107:7107:7107))
        (PORT d[8] (4834:4834:4834) (4853:4853:4853))
        (PORT d[9] (7745:7745:7745) (7581:7581:7581))
        (PORT d[10] (7132:7132:7132) (6947:6947:6947))
        (PORT d[11] (4767:4767:4767) (4750:4750:4750))
        (PORT d[12] (8306:8306:8306) (7988:7988:7988))
        (PORT clk (2276:2276:2276) (2305:2305:2305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a140\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6902:6902:6902) (6538:6538:6538))
        (PORT clk (2276:2276:2276) (2305:2305:2305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a140\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2309:2309:2309))
        (PORT d[0] (7445:7445:7445) (7092:7092:7092))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a140\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a140\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2310:2310:2310))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a140\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a140\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a140\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4359:4359:4359) (4303:4303:4303))
        (PORT d[1] (9644:9644:9644) (9469:9469:9469))
        (PORT d[2] (10117:10117:10117) (9849:9849:9849))
        (PORT d[3] (9733:9733:9733) (9558:9558:9558))
        (PORT d[4] (3576:3576:3576) (3570:3570:3570))
        (PORT d[5] (4572:4572:4572) (4589:4589:4589))
        (PORT d[6] (10646:10646:10646) (10116:10116:10116))
        (PORT d[7] (4777:4777:4777) (4838:4838:4838))
        (PORT d[8] (10364:10364:10364) (10101:10101:10101))
        (PORT d[9] (4638:4638:4638) (4674:4674:4674))
        (PORT d[10] (8663:8663:8663) (8573:8573:8573))
        (PORT d[11] (5176:5176:5176) (5028:5028:5028))
        (PORT d[12] (8654:8654:8654) (8599:8599:8599))
        (PORT clk (2237:2237:2237) (2228:2228:2228))
        (PORT ena (6397:6397:6397) (6274:6274:6274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a140\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2228:2228:2228))
        (PORT d[0] (6397:6397:6397) (6274:6274:6274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a140\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a140\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a140\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a166\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2262:2262:2262) (2320:2320:2320))
        (PORT clk (2274:2274:2274) (2306:2306:2306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a166\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8134:8134:8134) (8113:8113:8113))
        (PORT d[1] (5233:5233:5233) (5147:5147:5147))
        (PORT d[2] (8310:8310:8310) (8127:8127:8127))
        (PORT d[3] (8533:8533:8533) (8152:8152:8152))
        (PORT d[4] (7668:7668:7668) (7427:7427:7427))
        (PORT d[5] (9706:9706:9706) (9145:9145:9145))
        (PORT d[6] (7716:7716:7716) (7454:7454:7454))
        (PORT d[7] (7127:7127:7127) (7068:7068:7068))
        (PORT d[8] (3257:3257:3257) (3317:3317:3317))
        (PORT d[9] (7409:7409:7409) (7257:7257:7257))
        (PORT d[10] (6846:6846:6846) (6670:6670:6670))
        (PORT d[11] (4459:4459:4459) (4447:4447:4447))
        (PORT d[12] (8027:8027:8027) (7723:7723:7723))
        (PORT clk (2271:2271:2271) (2302:2302:2302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a166\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3693:3693:3693) (3636:3636:3636))
        (PORT clk (2271:2271:2271) (2302:2302:2302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a166\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2306:2306:2306))
        (PORT d[0] (3937:3937:3937) (3915:3915:3915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a166\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2307:2307:2307))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a166\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2307:2307:2307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a166\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2307:2307:2307))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a166\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2307:2307:2307))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a166\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4360:4360:4360) (4282:4282:4282))
        (PORT d[1] (9626:9626:9626) (9452:9452:9452))
        (PORT d[2] (10452:10452:10452) (10173:10173:10173))
        (PORT d[3] (3706:3706:3706) (3680:3680:3680))
        (PORT d[4] (3600:3600:3600) (3596:3596:3596))
        (PORT d[5] (4538:4538:4538) (4554:4554:4554))
        (PORT d[6] (10884:10884:10884) (10330:10330:10330))
        (PORT d[7] (5746:5746:5746) (5803:5803:5803))
        (PORT d[8] (10339:10339:10339) (10077:10077:10077))
        (PORT d[9] (4149:4149:4149) (4175:4175:4175))
        (PORT d[10] (8644:8644:8644) (8557:8557:8557))
        (PORT d[11] (10734:10734:10734) (10342:10342:10342))
        (PORT d[12] (8951:8951:8951) (8883:8883:8883))
        (PORT clk (2232:2232:2232) (2225:2225:2225))
        (PORT ena (6075:6075:6075) (5963:5963:5963))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a166\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2225:2225:2225))
        (PORT d[0] (6075:6075:6075) (5963:5963:5963))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a166\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a166\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a166\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a114\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2263:2263:2263) (2322:2322:2322))
        (PORT clk (2269:2269:2269) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a114\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8148:8148:8148) (8130:8130:8130))
        (PORT d[1] (5543:5543:5543) (5439:5439:5439))
        (PORT d[2] (8312:8312:8312) (8136:8136:8136))
        (PORT d[3] (8223:8223:8223) (7857:7857:7857))
        (PORT d[4] (7348:7348:7348) (7137:7137:7137))
        (PORT d[5] (9963:9963:9963) (9391:9391:9391))
        (PORT d[6] (7677:7677:7677) (7418:7418:7418))
        (PORT d[7] (7150:7150:7150) (7093:7093:7093))
        (PORT d[8] (4569:4569:4569) (4601:4601:4601))
        (PORT d[9] (8867:8867:8867) (8636:8636:8636))
        (PORT d[10] (6487:6487:6487) (6323:6323:6323))
        (PORT d[11] (7137:7137:7137) (6991:6991:6991))
        (PORT d[12] (7825:7825:7825) (7559:7559:7559))
        (PORT clk (2266:2266:2266) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a114\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4479:4479:4479) (4305:4305:4305))
        (PORT clk (2266:2266:2266) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a114\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2300:2300:2300))
        (PORT d[0] (5057:5057:5057) (4882:4882:4882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a114\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a114\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2301:2301:2301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a114\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a114\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a114\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4701:4701:4701) (4627:4627:4627))
        (PORT d[1] (3899:3899:3899) (3816:3816:3816))
        (PORT d[2] (10434:10434:10434) (10156:10156:10156))
        (PORT d[3] (10054:10054:10054) (9867:9867:9867))
        (PORT d[4] (3946:3946:3946) (3938:3938:3938))
        (PORT d[5] (2849:2849:2849) (2860:2860:2860))
        (PORT d[6] (5349:5349:5349) (5064:5064:5064))
        (PORT d[7] (5102:5102:5102) (5151:5151:5151))
        (PORT d[8] (5083:5083:5083) (4920:4920:4920))
        (PORT d[9] (4953:4953:4953) (4982:4982:4982))
        (PORT d[10] (8988:8988:8988) (8890:8890:8890))
        (PORT d[11] (11292:11292:11292) (10868:10868:10868))
        (PORT d[12] (8978:8978:8978) (8911:8911:8911))
        (PORT clk (2227:2227:2227) (2219:2219:2219))
        (PORT ena (5754:5754:5754) (5656:5656:5656))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a114\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2219:2219:2219))
        (PORT d[0] (5754:5754:5754) (5656:5656:5656))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a114\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a114\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a114\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a192\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1881:1881:1881) (1900:1900:1900))
        (PORT clk (2274:2274:2274) (2304:2304:2304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a192\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6551:6551:6551) (6421:6421:6421))
        (PORT d[1] (4780:4780:4780) (4632:4632:4632))
        (PORT d[2] (6821:6821:6821) (6680:6680:6680))
        (PORT d[3] (5903:5903:5903) (5644:5644:5644))
        (PORT d[4] (6992:6992:6992) (6780:6780:6780))
        (PORT d[5] (7046:7046:7046) (6710:6710:6710))
        (PORT d[6] (3197:3197:3197) (3005:3005:3005))
        (PORT d[7] (6636:6636:6636) (6495:6495:6495))
        (PORT d[8] (2511:2511:2511) (2539:2539:2539))
        (PORT d[9] (6294:6294:6294) (6115:6115:6115))
        (PORT d[10] (4544:4544:4544) (4414:4414:4414))
        (PORT d[11] (5104:5104:5104) (5073:5073:5073))
        (PORT d[12] (4445:4445:4445) (4223:4223:4223))
        (PORT clk (2271:2271:2271) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a192\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3654:3654:3654) (3562:3562:3562))
        (PORT clk (2271:2271:2271) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a192\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2304:2304:2304))
        (PORT d[0] (4197:4197:4197) (4116:4116:4116))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a192\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a192\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2305:2305:2305))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a192\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a192\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a192\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2438:2438:2438) (2330:2330:2330))
        (PORT d[1] (2172:2172:2172) (2158:2158:2158))
        (PORT d[2] (3126:3126:3126) (2999:2999:2999))
        (PORT d[3] (3747:3747:3747) (3668:3668:3668))
        (PORT d[4] (2818:2818:2818) (2770:2770:2770))
        (PORT d[5] (3410:3410:3410) (3403:3403:3403))
        (PORT d[6] (2932:2932:2932) (2830:2830:2830))
        (PORT d[7] (1897:1897:1897) (1909:1909:1909))
        (PORT d[8] (1798:1798:1798) (1800:1800:1800))
        (PORT d[9] (1880:1880:1880) (1891:1891:1891))
        (PORT d[10] (1873:1873:1873) (1868:1868:1868))
        (PORT d[11] (2551:2551:2551) (2462:2462:2462))
        (PORT d[12] (1847:1847:1847) (1840:1840:1840))
        (PORT clk (2232:2232:2232) (2223:2223:2223))
        (PORT ena (5253:5253:5253) (5096:5096:5096))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a192\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2223:2223:2223))
        (PORT d[0] (5253:5253:5253) (5096:5096:5096))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a192\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a192\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a192\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a36\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2160:2160:2160) (2180:2180:2180))
        (PORT clk (2253:2253:2253) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a36\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10562:10562:10562) (10541:10541:10541))
        (PORT d[1] (7387:7387:7387) (7202:7202:7202))
        (PORT d[2] (8071:8071:8071) (7907:7907:7907))
        (PORT d[3] (8779:8779:8779) (8387:8387:8387))
        (PORT d[4] (6825:6825:6825) (6634:6634:6634))
        (PORT d[5] (8294:8294:8294) (7838:7838:7838))
        (PORT d[6] (7300:7300:7300) (7021:7021:7021))
        (PORT d[7] (8916:8916:8916) (8878:8878:8878))
        (PORT d[8] (2934:2934:2934) (2989:2989:2989))
        (PORT d[9] (7975:7975:7975) (7786:7786:7786))
        (PORT d[10] (4636:4636:4636) (4548:4548:4548))
        (PORT d[11] (4135:4135:4135) (4125:4125:4125))
        (PORT d[12] (7105:7105:7105) (6835:6835:6835))
        (PORT clk (2250:2250:2250) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a36\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4110:4110:4110) (3847:3847:3847))
        (PORT clk (2250:2250:2250) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a36\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2284:2284:2284))
        (PORT d[0] (4653:4653:4653) (4401:4401:4401))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a36\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a36\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2285:2285:2285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a36\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a36\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a36\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3131:3131:3131) (3148:3148:3148))
        (PORT d[1] (3386:3386:3386) (3376:3376:3376))
        (PORT d[2] (3594:3594:3594) (3500:3500:3500))
        (PORT d[3] (4160:4160:4160) (4066:4066:4066))
        (PORT d[4] (5882:5882:5882) (5845:5845:5845))
        (PORT d[5] (2223:2223:2223) (2241:2241:2241))
        (PORT d[6] (9499:9499:9499) (9132:9132:9132))
        (PORT d[7] (3958:3958:3958) (3976:3976:3976))
        (PORT d[8] (3131:3131:3131) (3016:3016:3016))
        (PORT d[9] (4211:4211:4211) (4223:4223:4223))
        (PORT d[10] (8260:8260:8260) (8123:8123:8123))
        (PORT d[11] (10116:10116:10116) (9713:9713:9713))
        (PORT d[12] (4472:4472:4472) (4319:4319:4319))
        (PORT clk (2211:2211:2211) (2203:2203:2203))
        (PORT ena (7325:7325:7325) (7118:7118:7118))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a36\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2203:2203:2203))
        (PORT d[0] (7325:7325:7325) (7118:7118:7118))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a36\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a36\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a36\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a62\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2301:2301:2301) (2359:2359:2359))
        (PORT clk (2275:2275:2275) (2308:2308:2308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a62\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8126:8126:8126) (8097:8097:8097))
        (PORT d[1] (5225:5225:5225) (5138:5138:5138))
        (PORT d[2] (7259:7259:7259) (7200:7200:7200))
        (PORT d[3] (8491:8491:8491) (8117:8117:8117))
        (PORT d[4] (7676:7676:7676) (7453:7453:7453))
        (PORT d[5] (10030:10030:10030) (9467:9467:9467))
        (PORT d[6] (7693:7693:7693) (7426:7426:7426))
        (PORT d[7] (7166:7166:7166) (7106:7106:7106))
        (PORT d[8] (3315:3315:3315) (3373:3373:3373))
        (PORT d[9] (7397:7397:7397) (7243:7243:7243))
        (PORT d[10] (6815:6815:6815) (6639:6639:6639))
        (PORT d[11] (4450:4450:4450) (4443:4443:4443))
        (PORT d[12] (8299:8299:8299) (7981:7981:7981))
        (PORT clk (2272:2272:2272) (2304:2304:2304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a62\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4944:4944:4944) (4835:4835:4835))
        (PORT clk (2272:2272:2272) (2304:2304:2304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a62\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2308:2308:2308))
        (PORT d[0] (5487:5487:5487) (5389:5389:5389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a62\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2309:2309:2309))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a62\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2309:2309:2309))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a62\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2309:2309:2309))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a62\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2309:2309:2309))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a62\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4683:4683:4683) (4608:4608:4608))
        (PORT d[1] (9661:9661:9661) (9475:9475:9475))
        (PORT d[2] (4299:4299:4299) (4243:4243:4243))
        (PORT d[3] (10084:10084:10084) (9908:9908:9908))
        (PORT d[4] (3591:3591:3591) (3587:3587:3587))
        (PORT d[5] (4570:4570:4570) (4585:4585:4585))
        (PORT d[6] (10883:10883:10883) (10329:10329:10329))
        (PORT d[7] (5107:5107:5107) (5153:5153:5153))
        (PORT d[8] (10339:10339:10339) (10077:10077:10077))
        (PORT d[9] (4582:4582:4582) (4616:4616:4616))
        (PORT d[10] (8637:8637:8637) (8549:8549:8549))
        (PORT d[11] (10694:10694:10694) (10303:10303:10303))
        (PORT d[12] (5609:5609:5609) (5288:5288:5288))
        (PORT clk (2233:2233:2233) (2227:2227:2227))
        (PORT ena (6101:6101:6101) (5986:5986:5986))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a62\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2227:2227:2227))
        (PORT d[0] (6101:6101:6101) (5986:5986:5986))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a62\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a62\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a62\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a10\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1835:1835:1835) (1851:1851:1851))
        (PORT clk (2280:2280:2280) (2310:2310:2310))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a10\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7458:7458:7458) (7291:7291:7291))
        (PORT d[1] (4777:4777:4777) (4632:4632:4632))
        (PORT d[2] (4521:4521:4521) (4479:4479:4479))
        (PORT d[3] (6208:6208:6208) (5938:5938:5938))
        (PORT d[4] (7299:7299:7299) (7072:7072:7072))
        (PORT d[5] (7101:7101:7101) (6766:6766:6766))
        (PORT d[6] (3600:3600:3600) (3402:3402:3402))
        (PORT d[7] (6686:6686:6686) (6545:6545:6545))
        (PORT d[8] (2831:2831:2831) (2849:2849:2849))
        (PORT d[9] (3252:3252:3252) (3074:3074:3074))
        (PORT d[10] (4829:4829:4829) (4689:4689:4689))
        (PORT d[11] (5098:5098:5098) (5069:5069:5069))
        (PORT d[12] (4822:4822:4822) (4596:4596:4596))
        (PORT clk (2277:2277:2277) (2306:2306:2306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a10\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3470:3470:3470) (3195:3195:3195))
        (PORT clk (2277:2277:2277) (2306:2306:2306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a10\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2310:2310:2310))
        (PORT d[0] (4013:4013:4013) (3749:3749:3749))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a10\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2311:2311:2311))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a10\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2311:2311:2311))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a10\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2311:2311:2311))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a10\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2311:2311:2311))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a10\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4698:4698:4698) (4509:4509:4509))
        (PORT d[1] (2457:2457:2457) (2433:2433:2433))
        (PORT d[2] (3076:3076:3076) (2947:2947:2947))
        (PORT d[3] (3422:3422:3422) (3354:3354:3354))
        (PORT d[4] (2474:2474:2474) (2426:2426:2426))
        (PORT d[5] (3054:3054:3054) (3053:3053:3053))
        (PORT d[6] (2831:2831:2831) (2720:2720:2720))
        (PORT d[7] (2237:2237:2237) (2243:2243:2243))
        (PORT d[8] (2092:2092:2092) (2077:2077:2077))
        (PORT d[9] (2224:2224:2224) (2227:2227:2227))
        (PORT d[10] (2242:2242:2242) (2227:2227:2227))
        (PORT d[11] (2586:2586:2586) (2504:2504:2504))
        (PORT d[12] (2152:2152:2152) (2136:2136:2136))
        (PORT clk (2238:2238:2238) (2229:2229:2229))
        (PORT ena (5560:5560:5560) (5386:5386:5386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a10\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2229:2229:2229))
        (PORT d[0] (5560:5560:5560) (5386:5386:5386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a10\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2230:2230:2230))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a10\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2230:2230:2230))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a10\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2230:2230:2230))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a88\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2277:2277:2277) (2335:2335:2335))
        (PORT clk (2266:2266:2266) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a88\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8190:8190:8190) (8174:8174:8174))
        (PORT d[1] (7032:7032:7032) (6878:6878:6878))
        (PORT d[2] (8313:8313:8313) (8135:8135:8135))
        (PORT d[3] (8159:8159:8159) (7795:7795:7795))
        (PORT d[4] (7361:7361:7361) (7149:7149:7149))
        (PORT d[5] (9974:9974:9974) (9404:9404:9404))
        (PORT d[6] (7385:7385:7385) (7135:7135:7135))
        (PORT d[7] (7148:7148:7148) (7091:7091:7091))
        (PORT d[8] (2985:2985:2985) (3056:3056:3056))
        (PORT d[9] (7071:7071:7071) (6924:6924:6924))
        (PORT d[10] (6464:6464:6464) (6294:6294:6294))
        (PORT d[11] (7130:7130:7130) (6984:6984:6984))
        (PORT d[12] (7793:7793:7793) (7528:7528:7528))
        (PORT clk (2263:2263:2263) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a88\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4219:4219:4219) (4118:4118:4118))
        (PORT clk (2263:2263:2263) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a88\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2294:2294:2294))
        (PORT d[0] (4762:4762:4762) (4672:4672:4672))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a88\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a88\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2295:2295:2295))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a88\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a88\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a88\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2964:2964:2964) (2914:2914:2914))
        (PORT d[1] (3867:3867:3867) (3784:3784:3784))
        (PORT d[2] (10434:10434:10434) (10159:10159:10159))
        (PORT d[3] (10402:10402:10402) (10209:10209:10209))
        (PORT d[4] (3953:3953:3953) (3945:3945:3945))
        (PORT d[5] (2563:2563:2563) (2594:2594:2594))
        (PORT d[6] (5369:5369:5369) (5081:5081:5081))
        (PORT d[7] (5446:5446:5446) (5482:5482:5482))
        (PORT d[8] (4841:4841:4841) (4692:4692:4692))
        (PORT d[9] (4948:4948:4948) (4976:4976:4976))
        (PORT d[10] (8947:8947:8947) (8842:8842:8842))
        (PORT d[11] (4841:4841:4841) (4716:4716:4716))
        (PORT d[12] (5308:5308:5308) (5006:5006:5006))
        (PORT clk (2224:2224:2224) (2213:2213:2213))
        (PORT ena (5780:5780:5780) (5681:5681:5681))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a88\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2213:2213:2213))
        (PORT d[0] (5780:5780:5780) (5681:5681:5681))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a88\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a88\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a88\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a374\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1859:1859:1859) (1865:1865:1865))
        (PORT clk (2277:2277:2277) (2310:2310:2310))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a374\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6470:6470:6470) (6313:6313:6313))
        (PORT d[1] (3626:3626:3626) (3581:3581:3581))
        (PORT d[2] (6828:6828:6828) (6688:6688:6688))
        (PORT d[3] (6201:6201:6201) (5930:5930:5930))
        (PORT d[4] (6993:6993:6993) (6780:6780:6780))
        (PORT d[5] (7068:7068:7068) (6734:6734:6734))
        (PORT d[6] (3574:3574:3574) (3377:3377:3377))
        (PORT d[7] (6685:6685:6685) (6544:6544:6544))
        (PORT d[8] (2519:2519:2519) (2549:2549:2549))
        (PORT d[9] (2926:2926:2926) (2760:2760:2760))
        (PORT d[10] (4519:4519:4519) (4392:4392:4392))
        (PORT d[11] (5097:5097:5097) (5068:5068:5068))
        (PORT d[12] (4487:4487:4487) (4266:4266:4266))
        (PORT clk (2274:2274:2274) (2306:2306:2306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a374\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3922:3922:3922) (3926:3926:3926))
        (PORT clk (2274:2274:2274) (2306:2306:2306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a374\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2310:2310:2310))
        (PORT d[0] (4465:4465:4465) (4480:4480:4480))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a374\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2311:2311:2311))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a374\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2311:2311:2311))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a374\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2311:2311:2311))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a374\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2311:2311:2311))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a374\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4724:4724:4724) (4535:4535:4535))
        (PORT d[1] (2474:2474:2474) (2444:2444:2444))
        (PORT d[2] (3141:3141:3141) (3015:3015:3015))
        (PORT d[3] (3397:3397:3397) (3331:3331:3331))
        (PORT d[4] (2465:2465:2465) (2426:2426:2426))
        (PORT d[5] (3075:3075:3075) (3081:3081:3081))
        (PORT d[6] (2902:2902:2902) (2797:2797:2797))
        (PORT d[7] (1907:1907:1907) (1920:1920:1920))
        (PORT d[8] (2376:2376:2376) (2354:2354:2354))
        (PORT d[9] (2190:2190:2190) (2193:2193:2193))
        (PORT d[10] (2234:2234:2234) (2218:2218:2218))
        (PORT d[11] (2556:2556:2556) (2466:2466:2466))
        (PORT d[12] (2169:2169:2169) (2151:2151:2151))
        (PORT clk (2235:2235:2235) (2229:2229:2229))
        (PORT ena (5561:5561:5561) (5391:5391:5391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a374\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2229:2229:2229))
        (PORT d[0] (5561:5561:5561) (5391:5391:5391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a374\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2230:2230:2230))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a374\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2230:2230:2230))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a374\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2230:2230:2230))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a322\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2193:2193:2193) (2191:2191:2191))
        (PORT clk (2260:2260:2260) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a322\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6870:6870:6870) (6723:6723:6723))
        (PORT d[1] (4774:4774:4774) (4624:4624:4624))
        (PORT d[2] (6130:6130:6130) (6007:6007:6007))
        (PORT d[3] (5572:5572:5572) (5325:5325:5325))
        (PORT d[4] (6664:6664:6664) (6461:6461:6461))
        (PORT d[5] (6711:6711:6711) (6386:6386:6386))
        (PORT d[6] (5771:5771:5771) (5492:5492:5492))
        (PORT d[7] (6291:6291:6291) (6158:6158:6158))
        (PORT d[8] (2176:2176:2176) (2215:2215:2215))
        (PORT d[9] (6260:6260:6260) (6072:6072:6072))
        (PORT d[10] (4170:4170:4170) (4050:4050:4050))
        (PORT d[11] (4386:4386:4386) (4364:4364:4364))
        (PORT d[12] (6709:6709:6709) (6392:6392:6392))
        (PORT clk (2257:2257:2257) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a322\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2078:2078:2078) (2020:2020:2020))
        (PORT clk (2257:2257:2257) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a322\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2291:2291:2291))
        (PORT d[0] (2621:2621:2621) (2574:2574:2574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a322\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a322\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2292:2292:2292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a322\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a322\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a322\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2165:2165:2165) (2079:2079:2079))
        (PORT d[1] (1796:1796:1796) (1780:1780:1780))
        (PORT d[2] (3469:3469:3469) (3335:3335:3335))
        (PORT d[3] (2359:2359:2359) (2316:2316:2316))
        (PORT d[4] (1819:1819:1819) (1808:1808:1808))
        (PORT d[5] (1736:1736:1736) (1712:1712:1712))
        (PORT d[6] (3224:3224:3224) (3108:3108:3108))
        (PORT d[7] (1565:1565:1565) (1585:1585:1585))
        (PORT d[8] (1457:1457:1457) (1466:1466:1466))
        (PORT d[9] (1557:1557:1557) (1578:1578:1578))
        (PORT d[10] (1532:1532:1532) (1538:1538:1538))
        (PORT d[11] (2230:2230:2230) (2154:2154:2154))
        (PORT d[12] (1514:1514:1514) (1518:1518:1518))
        (PORT clk (2218:2218:2218) (2210:2210:2210))
        (PORT ena (4936:4936:4936) (4788:4788:4788))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a322\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2210:2210:2210))
        (PORT d[0] (4936:4936:4936) (4788:4788:4788))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a322\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a322\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a322\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a270\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1543:1543:1543) (1571:1571:1571))
        (PORT clk (2264:2264:2264) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a270\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8198:8198:8198) (8185:8185:8185))
        (PORT d[1] (4805:4805:4805) (4683:4683:4683))
        (PORT d[2] (8411:8411:8411) (8235:8235:8235))
        (PORT d[3] (9106:9106:9106) (8704:8704:8704))
        (PORT d[4] (7198:7198:7198) (6997:6997:6997))
        (PORT d[5] (8656:8656:8656) (8188:8188:8188))
        (PORT d[6] (7028:7028:7028) (6781:6781:6781))
        (PORT d[7] (5690:5690:5690) (5561:5561:5561))
        (PORT d[8] (3298:3298:3298) (3347:3347:3347))
        (PORT d[9] (8257:8257:8257) (8059:8059:8059))
        (PORT d[10] (5337:5337:5337) (5237:5237:5237))
        (PORT d[11] (4524:4524:4524) (4413:4413:4413))
        (PORT d[12] (7447:7447:7447) (7168:7168:7168))
        (PORT clk (2261:2261:2261) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a270\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3813:3813:3813) (3558:3558:3558))
        (PORT clk (2261:2261:2261) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a270\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2295:2295:2295))
        (PORT d[0] (4356:4356:4356) (4112:4112:4112))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a270\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a270\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2296:2296:2296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a270\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a270\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a270\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7619:7619:7619) (7375:7375:7375))
        (PORT d[1] (9171:9171:9171) (8993:8993:8993))
        (PORT d[2] (3980:3980:3980) (3905:3905:3905))
        (PORT d[3] (7123:7123:7123) (7000:7000:7000))
        (PORT d[4] (3138:3138:3138) (3118:3118:3118))
        (PORT d[5] (2885:2885:2885) (2885:2885:2885))
        (PORT d[6] (9191:9191:9191) (8832:8832:8832))
        (PORT d[7] (6150:6150:6150) (6224:6224:6224))
        (PORT d[8] (4593:4593:4593) (4643:4643:4643))
        (PORT d[9] (3855:3855:3855) (3872:3872:3872))
        (PORT d[10] (7928:7928:7928) (7801:7801:7801))
        (PORT d[11] (9517:9517:9517) (9146:9146:9146))
        (PORT d[12] (8522:8522:8522) (8415:8415:8415))
        (PORT clk (2222:2222:2222) (2214:2214:2214))
        (PORT ena (7700:7700:7700) (7484:7484:7484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a270\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2214:2214:2214))
        (PORT d[0] (7700:7700:7700) (7484:7484:7484))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a270\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a270\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a270\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a218\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2161:2161:2161) (2175:2175:2175))
        (PORT clk (2257:2257:2257) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a218\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10893:10893:10893) (10860:10860:10860))
        (PORT d[1] (7675:7675:7675) (7475:7475:7475))
        (PORT d[2] (8092:8092:8092) (7930:7930:7930))
        (PORT d[3] (8727:8727:8727) (8323:8323:8323))
        (PORT d[4] (6859:6859:6859) (6668:6668:6668))
        (PORT d[5] (8601:8601:8601) (8133:8133:8133))
        (PORT d[6] (7307:7307:7307) (7029:7029:7029))
        (PORT d[7] (7533:7533:7533) (7492:7492:7492))
        (PORT d[8] (2957:2957:2957) (3014:3014:3014))
        (PORT d[9] (7949:7949:7949) (7764:7764:7764))
        (PORT d[10] (4973:4973:4973) (4877:4877:4877))
        (PORT d[11] (4087:4087:4087) (4077:4077:4077))
        (PORT d[12] (7113:7113:7113) (6844:6844:6844))
        (PORT clk (2254:2254:2254) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a218\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4458:4458:4458) (4324:4324:4324))
        (PORT clk (2254:2254:2254) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a218\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2290:2290:2290))
        (PORT d[0] (5020:5020:5020) (4903:4903:4903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a218\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a218\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2291:2291:2291))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a218\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a218\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a218\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7935:7935:7935) (7675:7675:7675))
        (PORT d[1] (9192:9192:9192) (9011:9011:9011))
        (PORT d[2] (4005:4005:4005) (3930:3930:3930))
        (PORT d[3] (3872:3872:3872) (3794:3794:3794))
        (PORT d[4] (5915:5915:5915) (5885:5885:5885))
        (PORT d[5] (2543:2543:2543) (2545:2545:2545))
        (PORT d[6] (9477:9477:9477) (9108:9108:9108))
        (PORT d[7] (3917:3917:3917) (3921:3921:3921))
        (PORT d[8] (4918:4918:4918) (4955:4955:4955))
        (PORT d[9] (3474:3474:3474) (3501:3501:3501))
        (PORT d[10] (8283:8283:8283) (8145:8145:8145))
        (PORT d[11] (9768:9768:9768) (9384:9384:9384))
        (PORT d[12] (4148:4148:4148) (4003:4003:4003))
        (PORT clk (2215:2215:2215) (2209:2209:2209))
        (PORT ena (7359:7359:7359) (7153:7153:7153))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a218\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2209:2209:2209))
        (PORT d[0] (7359:7359:7359) (7153:7153:7153))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a218\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a218\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a218\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a296\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1825:1825:1825) (1862:1862:1862))
        (PORT clk (2259:2259:2259) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a296\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10899:10899:10899) (10866:10866:10866))
        (PORT d[1] (7708:7708:7708) (7508:7508:7508))
        (PORT d[2] (8093:8093:8093) (7931:7931:7931))
        (PORT d[3] (9122:9122:9122) (8718:8718:8718))
        (PORT d[4] (7176:7176:7176) (6972:6972:6972))
        (PORT d[5] (8615:8615:8615) (8147:8147:8147))
        (PORT d[6] (7035:7035:7035) (6788:6788:6788))
        (PORT d[7] (7525:7525:7525) (7496:7496:7496))
        (PORT d[8] (2926:2926:2926) (2983:2983:2983))
        (PORT d[9] (6669:6669:6669) (6508:6508:6508))
        (PORT d[10] (4956:4956:4956) (4858:4858:4858))
        (PORT d[11] (4053:4053:4053) (4037:4037:4037))
        (PORT d[12] (7425:7425:7425) (7144:7144:7144))
        (PORT clk (2256:2256:2256) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a296\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3990:3990:3990) (3952:3952:3952))
        (PORT clk (2256:2256:2256) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a296\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2293:2293:2293))
        (PORT d[0] (4533:4533:4533) (4506:4506:4506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a296\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a296\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2294:2294:2294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a296\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a296\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a296\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7904:7904:7904) (7644:7644:7644))
        (PORT d[1] (9205:9205:9205) (9027:9027:9027))
        (PORT d[2] (3918:3918:3918) (3843:3843:3843))
        (PORT d[3] (3885:3885:3885) (3806:3806:3806))
        (PORT d[4] (5543:5543:5543) (5517:5517:5517))
        (PORT d[5] (2542:2542:2542) (2545:2545:2545))
        (PORT d[6] (9199:9199:9199) (8842:8842:8842))
        (PORT d[7] (6169:6169:6169) (6244:6244:6244))
        (PORT d[8] (4831:4831:4831) (4867:4867:4867))
        (PORT d[9] (3864:3864:3864) (3882:3882:3882))
        (PORT d[10] (8262:8262:8262) (8122:8122:8122))
        (PORT d[11] (9789:9789:9789) (9400:9400:9400))
        (PORT d[12] (8830:8830:8830) (8710:8710:8710))
        (PORT clk (2217:2217:2217) (2212:2212:2212))
        (PORT ena (7652:7652:7652) (7433:7433:7433))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a296\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2212:2212:2212))
        (PORT d[0] (7652:7652:7652) (7433:7433:7433))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a296\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a296\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a296\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a244\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2160:2160:2160) (2176:2176:2176))
        (PORT clk (2242:2242:2242) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a244\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10564:10564:10564) (10541:10541:10541))
        (PORT d[1] (7042:7042:7042) (6866:6866:6866))
        (PORT d[2] (7753:7753:7753) (7600:7600:7600))
        (PORT d[3] (8459:8459:8459) (8078:8078:8078))
        (PORT d[4] (6508:6508:6508) (6326:6326:6326))
        (PORT d[5] (7999:7999:7999) (7552:7552:7552))
        (PORT d[6] (7014:7014:7014) (6749:6749:6749))
        (PORT d[7] (8567:8567:8567) (8539:8539:8539))
        (PORT d[8] (2607:2607:2607) (2673:2673:2673))
        (PORT d[9] (7637:7637:7637) (7464:7464:7464))
        (PORT d[10] (4294:4294:4294) (4213:4213:4213))
        (PORT d[11] (7284:7284:7284) (7177:7177:7177))
        (PORT d[12] (6777:6777:6777) (6519:6519:6519))
        (PORT clk (2239:2239:2239) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a244\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5991:5991:5991) (5933:5933:5933))
        (PORT clk (2239:2239:2239) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a244\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2274:2274:2274))
        (PORT d[0] (6534:6534:6534) (6487:6487:6487))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a244\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a244\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2275:2275:2275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a244\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a244\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a244\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3524:3524:3524) (3536:3536:3536))
        (PORT d[1] (3337:3337:3337) (3325:3325:3325))
        (PORT d[2] (3611:3611:3611) (3519:3519:3519))
        (PORT d[3] (4467:4467:4467) (4349:4349:4349))
        (PORT d[4] (2628:2628:2628) (2538:2538:2538))
        (PORT d[5] (2434:2434:2434) (2422:2422:2422))
        (PORT d[6] (9824:9824:9824) (9445:9445:9445))
        (PORT d[7] (3991:3991:3991) (4012:4012:4012))
        (PORT d[8] (3188:3188:3188) (3074:3074:3074))
        (PORT d[9] (4559:4559:4559) (4565:4565:4565))
        (PORT d[10] (8639:8639:8639) (8486:8486:8486))
        (PORT d[11] (2930:2930:2930) (2899:2899:2899))
        (PORT d[12] (3860:3860:3860) (3734:3734:3734))
        (PORT clk (2200:2200:2200) (2193:2193:2193))
        (PORT ena (6991:6991:6991) (6794:6794:6794))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a244\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2193:2193:2193))
        (PORT d[0] (6991:6991:6991) (6794:6794:6794))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a244\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a244\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a244\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a400\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2284:2284:2284) (2343:2343:2343))
        (PORT clk (2280:2280:2280) (2310:2310:2310))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a400\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8414:8414:8414) (8375:8375:8375))
        (PORT d[1] (5167:5167:5167) (5073:5073:5073))
        (PORT d[2] (7252:7252:7252) (7193:7193:7193))
        (PORT d[3] (8812:8812:8812) (8411:8411:8411))
        (PORT d[4] (5185:5185:5185) (5142:5142:5142))
        (PORT d[5] (10072:10072:10072) (9511:9511:9511))
        (PORT d[6] (8015:8015:8015) (7738:7738:7738))
        (PORT d[7] (6737:6737:6737) (6583:6583:6583))
        (PORT d[8] (3605:3605:3605) (3660:3660:3660))
        (PORT d[9] (7738:7738:7738) (7576:7576:7576))
        (PORT d[10] (7172:7172:7172) (6987:6987:6987))
        (PORT d[11] (4808:4808:4808) (4792:4792:4792))
        (PORT d[12] (8340:8340:8340) (8019:8019:8019))
        (PORT clk (2277:2277:2277) (2306:2306:2306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a400\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4727:4727:4727) (4704:4704:4704))
        (PORT clk (2277:2277:2277) (2306:2306:2306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a400\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2310:2310:2310))
        (PORT d[0] (5270:5270:5270) (5258:5258:5258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a400\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2311:2311:2311))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a400\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2311:2311:2311))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a400\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2311:2311:2311))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a400\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2311:2311:2311))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a400\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4060:4060:4060) (4009:4009:4009))
        (PORT d[1] (9629:9629:9629) (9452:9452:9452))
        (PORT d[2] (10142:10142:10142) (9874:9874:9874))
        (PORT d[3] (9767:9767:9767) (9604:9604:9604))
        (PORT d[4] (3522:3522:3522) (3509:3509:3509))
        (PORT d[5] (4541:4541:4541) (4554:4554:4554))
        (PORT d[6] (10645:10645:10645) (10115:10115:10115))
        (PORT d[7] (5420:5420:5420) (5485:5485:5485))
        (PORT d[8] (10317:10317:10317) (10054:10054:10054))
        (PORT d[9] (4571:4571:4571) (4604:4604:4604))
        (PORT d[10] (8325:8325:8325) (8248:8248:8248))
        (PORT d[11] (10700:10700:10700) (10306:10306:10306))
        (PORT d[12] (8615:8615:8615) (8561:8561:8561))
        (PORT clk (2238:2238:2238) (2229:2229:2229))
        (PORT ena (6430:6430:6430) (6308:6308:6308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a400\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2229:2229:2229))
        (PORT d[0] (6430:6430:6430) (6308:6308:6308))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a400\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2230:2230:2230))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a400\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2230:2230:2230))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a400\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2230:2230:2230))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a348\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2283:2283:2283) (2342:2342:2342))
        (PORT clk (2262:2262:2262) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a348\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8100:8100:8100) (8082:8082:8082))
        (PORT d[1] (7056:7056:7056) (6901:6901:6901))
        (PORT d[2] (8008:8008:8008) (7842:7842:7842))
        (PORT d[3] (8202:8202:8202) (7829:7829:7829))
        (PORT d[4] (7346:7346:7346) (7121:7121:7121))
        (PORT d[5] (9368:9368:9368) (8817:8817:8817))
        (PORT d[6] (7352:7352:7352) (7102:7102:7102))
        (PORT d[7] (7147:7147:7147) (7090:7090:7090))
        (PORT d[8] (2927:2927:2927) (3000:3000:3000))
        (PORT d[9] (7077:7077:7077) (6932:6932:6932))
        (PORT d[10] (6480:6480:6480) (6315:6315:6315))
        (PORT d[11] (6857:6857:6857) (6725:6725:6725))
        (PORT d[12] (7494:7494:7494) (7237:7237:7237))
        (PORT clk (2259:2259:2259) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a348\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3683:3683:3683) (3622:3622:3622))
        (PORT clk (2259:2259:2259) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a348\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2293:2293:2293))
        (PORT d[0] (4226:4226:4226) (4176:4176:4176))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a348\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a348\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2294:2294:2294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a348\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a348\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a348\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3286:3286:3286) (3224:3224:3224))
        (PORT d[1] (3879:3879:3879) (3796:3796:3796))
        (PORT d[2] (4663:4663:4663) (4599:4599:4599))
        (PORT d[3] (10062:10062:10062) (9877:9877:9877))
        (PORT d[4] (3954:3954:3954) (3946:3946:3946))
        (PORT d[5] (2556:2556:2556) (2586:2586:2586))
        (PORT d[6] (5031:5031:5031) (4761:4761:4761))
        (PORT d[7] (5436:5436:5436) (5474:5474:5474))
        (PORT d[8] (4784:4784:4784) (4635:4635:4635))
        (PORT d[9] (5220:5220:5220) (5237:5237:5237))
        (PORT d[10] (9010:9010:9010) (8915:8915:8915))
        (PORT d[11] (4834:4834:4834) (4709:4709:4709))
        (PORT d[12] (9265:9265:9265) (9181:9181:9181))
        (PORT clk (2220:2220:2220) (2212:2212:2212))
        (PORT ena (5775:5775:5775) (5675:5675:5675))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a348\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2212:2212:2212))
        (PORT d[0] (5775:5775:5775) (5675:5675:5675))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a348\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a348\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a348\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a139\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2383:2383:2383) (2389:2389:2389))
        (PORT clk (2247:2247:2247) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a139\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5712:5712:5712) (5456:5456:5456))
        (PORT d[1] (7095:7095:7095) (6948:6948:6948))
        (PORT d[2] (4911:4911:4911) (4910:4910:4910))
        (PORT d[3] (5524:5524:5524) (5429:5429:5429))
        (PORT d[4] (5528:5528:5528) (5263:5263:5263))
        (PORT d[5] (7073:7073:7073) (7018:7018:7018))
        (PORT d[6] (3127:3127:3127) (3116:3116:3116))
        (PORT d[7] (4840:4840:4840) (4625:4625:4625))
        (PORT d[8] (4712:4712:4712) (4579:4579:4579))
        (PORT d[9] (5091:5091:5091) (4859:4859:4859))
        (PORT d[10] (4065:4065:4065) (3839:3839:3839))
        (PORT d[11] (6943:6943:6943) (6990:6990:6990))
        (PORT d[12] (4497:4497:4497) (4325:4325:4325))
        (PORT clk (2244:2244:2244) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a139\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3043:3043:3043) (2859:2859:2859))
        (PORT clk (2244:2244:2244) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a139\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2278:2278:2278))
        (PORT d[0] (3586:3586:3586) (3409:3409:3409))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a139\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a139\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2279:2279:2279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a139\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a139\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a139\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7170:7170:7170) (6880:6880:6880))
        (PORT d[1] (7145:7145:7145) (7007:7007:7007))
        (PORT d[2] (8622:8622:8622) (8425:8425:8425))
        (PORT d[3] (8127:8127:8127) (7962:7962:7962))
        (PORT d[4] (6531:6531:6531) (6210:6210:6210))
        (PORT d[5] (3809:3809:3809) (3876:3876:3876))
        (PORT d[6] (7101:7101:7101) (6921:6921:6921))
        (PORT d[7] (4961:4961:4961) (5013:5013:5013))
        (PORT d[8] (8030:8030:8030) (7694:7694:7694))
        (PORT d[9] (7298:7298:7298) (7198:7198:7198))
        (PORT d[10] (7200:7200:7200) (7128:7128:7128))
        (PORT d[11] (6364:6364:6364) (6147:6147:6147))
        (PORT d[12] (6191:6191:6191) (6033:6033:6033))
        (PORT clk (2205:2205:2205) (2197:2197:2197))
        (PORT ena (3182:3182:3182) (3084:3084:3084))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a139\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2197:2197:2197))
        (PORT d[0] (3182:3182:3182) (3084:3084:3084))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a139\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a139\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a139\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a165\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2194:2194:2194) (2214:2214:2214))
        (PORT clk (2240:2240:2240) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a165\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3013:3013:3013) (2912:2912:2912))
        (PORT d[1] (6509:6509:6509) (6351:6351:6351))
        (PORT d[2] (5281:5281:5281) (5257:5257:5257))
        (PORT d[3] (2880:2880:2880) (2770:2770:2770))
        (PORT d[4] (3186:3186:3186) (3059:3059:3059))
        (PORT d[5] (7990:7990:7990) (7880:7880:7880))
        (PORT d[6] (3233:3233:3233) (3151:3151:3151))
        (PORT d[7] (2724:2724:2724) (2597:2597:2597))
        (PORT d[8] (3421:3421:3421) (3287:3287:3287))
        (PORT d[9] (4522:4522:4522) (4291:4291:4291))
        (PORT d[10] (4307:4307:4307) (4105:4105:4105))
        (PORT d[11] (3381:3381:3381) (3389:3389:3389))
        (PORT d[12] (2753:2753:2753) (2644:2644:2644))
        (PORT clk (2237:2237:2237) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a165\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3866:3866:3866) (3784:3784:3784))
        (PORT clk (2237:2237:2237) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a165\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2267:2267:2267))
        (PORT d[0] (4409:4409:4409) (4338:4338:4338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a165\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a165\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2268:2268:2268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a165\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a165\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a165\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6167:6167:6167) (5879:5879:5879))
        (PORT d[1] (7789:7789:7789) (7618:7618:7618))
        (PORT d[2] (6067:6067:6067) (5780:5780:5780))
        (PORT d[3] (8163:8163:8163) (8001:8001:8001))
        (PORT d[4] (8474:8474:8474) (8117:8117:8117))
        (PORT d[5] (3336:3336:3336) (3342:3342:3342))
        (PORT d[6] (7942:7942:7942) (7616:7616:7616))
        (PORT d[7] (5105:5105:5105) (5213:5213:5213))
        (PORT d[8] (6348:6348:6348) (6137:6137:6137))
        (PORT d[9] (6560:6560:6560) (6395:6395:6395))
        (PORT d[10] (7673:7673:7673) (7505:7505:7505))
        (PORT d[11] (6390:6390:6390) (6155:6155:6155))
        (PORT d[12] (6823:6823:6823) (6611:6611:6611))
        (PORT clk (2198:2198:2198) (2186:2186:2186))
        (PORT ena (3890:3890:3890) (3681:3681:3681))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a165\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2186:2186:2186))
        (PORT d[0] (3890:3890:3890) (3681:3681:3681))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a165\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a165\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a165\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a113\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1941:1941:1941) (1980:1980:1980))
        (PORT clk (2255:2255:2255) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a113\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3269:3269:3269) (3150:3150:3150))
        (PORT d[1] (6152:6152:6152) (6004:6004:6004))
        (PORT d[2] (5275:5275:5275) (5261:5261:5261))
        (PORT d[3] (5171:5171:5171) (5051:5051:5051))
        (PORT d[4] (3186:3186:3186) (3067:3067:3067))
        (PORT d[5] (7647:7647:7647) (7546:7546:7546))
        (PORT d[6] (2942:2942:2942) (2866:2866:2866))
        (PORT d[7] (3038:3038:3038) (2900:2900:2900))
        (PORT d[8] (3349:3349:3349) (3213:3213:3213))
        (PORT d[9] (4500:4500:4500) (4266:4266:4266))
        (PORT d[10] (3981:3981:3981) (3791:3791:3791))
        (PORT d[11] (3399:3399:3399) (3410:3410:3410))
        (PORT d[12] (3368:3368:3368) (3229:3229:3229))
        (PORT clk (2252:2252:2252) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a113\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3637:3637:3637) (3383:3383:3383))
        (PORT clk (2252:2252:2252) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a113\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2288:2288:2288))
        (PORT d[0] (4180:4180:4180) (3937:3937:3937))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a113\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a113\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2289:2289:2289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a113\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a113\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a113\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6069:6069:6069) (5773:5773:5773))
        (PORT d[1] (7486:7486:7486) (7339:7339:7339))
        (PORT d[2] (5992:5992:5992) (5682:5682:5682))
        (PORT d[3] (7855:7855:7855) (7709:7709:7709))
        (PORT d[4] (7876:7876:7876) (7550:7550:7550))
        (PORT d[5] (4634:4634:4634) (4603:4603:4603))
        (PORT d[6] (7632:7632:7632) (7320:7320:7320))
        (PORT d[7] (4793:4793:4793) (4915:4915:4915))
        (PORT d[8] (6257:6257:6257) (6034:6034:6034))
        (PORT d[9] (8433:8433:8433) (8328:8328:8328))
        (PORT d[10] (7618:7618:7618) (7449:7449:7449))
        (PORT d[11] (5987:5987:5987) (5760:5760:5760))
        (PORT d[12] (6510:6510:6510) (6309:6309:6309))
        (PORT clk (2213:2213:2213) (2207:2207:2207))
        (PORT ena (3805:3805:3805) (3711:3711:3711))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a113\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2207:2207:2207))
        (PORT d[0] (3805:3805:3805) (3711:3711:3711))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a113\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a113\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a113\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a191\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1411:1411:1411) (1383:1383:1383))
        (PORT clk (2271:2271:2271) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a191\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1999:1999:1999) (1938:1938:1938))
        (PORT d[1] (1285:1285:1285) (1237:1237:1237))
        (PORT d[2] (1355:1355:1355) (1296:1296:1296))
        (PORT d[3] (1264:1264:1264) (1212:1212:1212))
        (PORT d[4] (1311:1311:1311) (1260:1260:1260))
        (PORT d[5] (1856:1856:1856) (1763:1763:1763))
        (PORT d[6] (1293:1293:1293) (1241:1241:1241))
        (PORT d[7] (1532:1532:1532) (1466:1466:1466))
        (PORT d[8] (1653:1653:1653) (1619:1619:1619))
        (PORT d[9] (1545:1545:1545) (1474:1474:1474))
        (PORT d[10] (1894:1894:1894) (1825:1825:1825))
        (PORT d[11] (3180:3180:3180) (3081:3081:3081))
        (PORT d[12] (2532:2532:2532) (2446:2446:2446))
        (PORT clk (2268:2268:2268) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a191\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2113:2113:2113) (1951:1951:1951))
        (PORT clk (2268:2268:2268) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a191\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2301:2301:2301))
        (PORT d[0] (2689:2689:2689) (2525:2525:2525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a191\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a191\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2302:2302:2302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a191\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a191\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a191\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7473:7473:7473) (7144:7144:7144))
        (PORT d[1] (9132:9132:9132) (8915:8915:8915))
        (PORT d[2] (7403:7403:7403) (7083:7083:7083))
        (PORT d[3] (7059:7059:7059) (6830:6830:6830))
        (PORT d[4] (9472:9472:9472) (9095:9095:9095))
        (PORT d[5] (4707:4707:4707) (4682:4682:4682))
        (PORT d[6] (7687:7687:7687) (7453:7453:7453))
        (PORT d[7] (5746:5746:5746) (5832:5832:5832))
        (PORT d[8] (7895:7895:7895) (7622:7622:7622))
        (PORT d[9] (7845:7845:7845) (7634:7634:7634))
        (PORT d[10] (7469:7469:7469) (7333:7333:7333))
        (PORT d[11] (7703:7703:7703) (7430:7430:7430))
        (PORT d[12] (8195:8195:8195) (7954:7954:7954))
        (PORT clk (2229:2229:2229) (2220:2220:2220))
        (PORT ena (2577:2577:2577) (2417:2417:2417))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a191\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2220:2220:2220))
        (PORT d[0] (2577:2577:2577) (2417:2417:2417))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a191\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a191\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a191\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a35\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2305:2305:2305) (2279:2279:2279))
        (PORT clk (2216:2216:2216) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a35\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6183:6183:6183) (6032:6032:6032))
        (PORT d[1] (4698:4698:4698) (4537:4537:4537))
        (PORT d[2] (4028:4028:4028) (3952:3952:3952))
        (PORT d[3] (4751:4751:4751) (4609:4609:4609))
        (PORT d[4] (4589:4589:4589) (4487:4487:4487))
        (PORT d[5] (2262:2262:2262) (2158:2158:2158))
        (PORT d[6] (3110:3110:3110) (3070:3070:3070))
        (PORT d[7] (2385:2385:2385) (2324:2324:2324))
        (PORT d[8] (4674:4674:4674) (4532:4532:4532))
        (PORT d[9] (5165:5165:5165) (4965:4965:4965))
        (PORT d[10] (2944:2944:2944) (2821:2821:2821))
        (PORT d[11] (2216:2216:2216) (2149:2149:2149))
        (PORT d[12] (5487:5487:5487) (5281:5281:5281))
        (PORT clk (2213:2213:2213) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a35\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2272:2272:2272) (2133:2133:2133))
        (PORT clk (2213:2213:2213) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a35\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2244:2244:2244))
        (PORT d[0] (2822:2822:2822) (2694:2694:2694))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a35\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a35\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2245:2245:2245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a35\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a35\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a35\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8194:8194:8194) (7873:7873:7873))
        (PORT d[1] (8195:8195:8195) (8030:8030:8030))
        (PORT d[2] (6682:6682:6682) (6402:6402:6402))
        (PORT d[3] (7335:7335:7335) (7111:7111:7111))
        (PORT d[4] (6187:6187:6187) (5886:5886:5886))
        (PORT d[5] (4824:4824:4824) (4867:4867:4867))
        (PORT d[6] (5902:5902:5902) (5739:5739:5739))
        (PORT d[7] (4726:4726:4726) (4811:4811:4811))
        (PORT d[8] (7764:7764:7764) (7608:7608:7608))
        (PORT d[9] (4024:4024:4024) (4034:4034:4034))
        (PORT d[10] (6523:6523:6523) (6422:6422:6422))
        (PORT d[11] (7068:7068:7068) (6843:6843:6843))
        (PORT d[12] (6869:6869:6869) (6706:6706:6706))
        (PORT clk (2174:2174:2174) (2163:2163:2163))
        (PORT ena (2490:2490:2490) (2374:2374:2374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a35\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2163:2163:2163))
        (PORT d[0] (2490:2490:2490) (2374:2374:2374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a35\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a35\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a35\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a61\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2427:2427:2427) (2402:2402:2402))
        (PORT clk (2201:2201:2201) (2230:2230:2230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a61\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5838:5838:5838) (5691:5691:5691))
        (PORT d[1] (5071:5071:5071) (4895:4895:4895))
        (PORT d[2] (5574:5574:5574) (5548:5548:5548))
        (PORT d[3] (6245:6245:6245) (6140:6140:6140))
        (PORT d[4] (4293:4293:4293) (4209:4209:4209))
        (PORT d[5] (7690:7690:7690) (7610:7610:7610))
        (PORT d[6] (2773:2773:2773) (2746:2746:2746))
        (PORT d[7] (5807:5807:5807) (5563:5563:5563))
        (PORT d[8] (2863:2863:2863) (2771:2771:2771))
        (PORT d[9] (4806:4806:4806) (4620:4620:4620))
        (PORT d[10] (4709:4709:4709) (4461:4461:4461))
        (PORT d[11] (2554:2554:2554) (2487:2487:2487))
        (PORT d[12] (5187:5187:5187) (4991:4991:4991))
        (PORT clk (2198:2198:2198) (2226:2226:2226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a61\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2219:2219:2219) (2084:2084:2084))
        (PORT clk (2198:2198:2198) (2226:2226:2226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a61\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2230:2230:2230))
        (PORT d[0] (2734:2734:2734) (2614:2614:2614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a61\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a61\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2231:2231:2231))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a61\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a61\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a61\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7851:7851:7851) (7540:7540:7540))
        (PORT d[1] (7839:7839:7839) (7678:7678:7678))
        (PORT d[2] (6659:6659:6659) (6372:6372:6372))
        (PORT d[3] (6697:6697:6697) (6504:6504:6504))
        (PORT d[4] (5869:5869:5869) (5566:5566:5566))
        (PORT d[5] (4504:4504:4504) (4557:4557:4557))
        (PORT d[6] (5564:5564:5564) (5420:5420:5420))
        (PORT d[7] (5054:5054:5054) (5132:5132:5132))
        (PORT d[8] (7767:7767:7767) (7617:7617:7617))
        (PORT d[9] (7021:7021:7021) (6914:6914:6914))
        (PORT d[10] (6834:6834:6834) (6717:6717:6717))
        (PORT d[11] (6729:6729:6729) (6512:6512:6512))
        (PORT d[12] (6547:6547:6547) (6392:6392:6392))
        (PORT clk (2159:2159:2159) (2149:2149:2149))
        (PORT ena (2834:2834:2834) (2706:2706:2706))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a61\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2149:2149:2149))
        (PORT d[0] (2834:2834:2834) (2706:2706:2706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a61\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2150:2150:2150))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a61\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2150:2150:2150))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a61\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2150:2150:2150))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a9\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1905:1905:1905) (1945:1945:1945))
        (PORT clk (2211:2211:2211) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a9\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2681:2681:2681) (2590:2590:2590))
        (PORT d[1] (6843:6843:6843) (6674:6674:6674))
        (PORT d[2] (2626:2626:2626) (2537:2537:2537))
        (PORT d[3] (2559:2559:2559) (2465:2465:2465))
        (PORT d[4] (2917:2917:2917) (2810:2810:2810))
        (PORT d[5] (8204:8204:8204) (8069:8069:8069))
        (PORT d[6] (2252:2252:2252) (2171:2171:2171))
        (PORT d[7] (2430:2430:2430) (2319:2319:2319))
        (PORT d[8] (3752:3752:3752) (3604:3604:3604))
        (PORT d[9] (4856:4856:4856) (4614:4614:4614))
        (PORT d[10] (4633:4633:4633) (4418:4418:4418))
        (PORT d[11] (3452:3452:3452) (3463:3463:3463))
        (PORT d[12] (2770:2770:2770) (2665:2665:2665))
        (PORT clk (2208:2208:2208) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a9\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2703:2703:2703) (2506:2506:2506))
        (PORT clk (2208:2208:2208) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a9\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2240:2240:2240))
        (PORT d[0] (3246:3246:3246) (3060:3060:3060))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a9\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a9\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2241:2241:2241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a9\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a9\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a9\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6490:6490:6490) (6189:6189:6189))
        (PORT d[1] (8126:8126:8126) (7944:7944:7944))
        (PORT d[2] (6397:6397:6397) (6101:6101:6101))
        (PORT d[3] (6680:6680:6680) (6464:6464:6464))
        (PORT d[4] (8516:8516:8516) (8183:8183:8183))
        (PORT d[5] (3657:3657:3657) (3651:3651:3651))
        (PORT d[6] (5681:5681:5681) (5581:5581:5581))
        (PORT d[7] (5417:5417:5417) (5512:5512:5512))
        (PORT d[8] (6669:6669:6669) (6445:6445:6445))
        (PORT d[9] (6869:6869:6869) (6694:6694:6694))
        (PORT d[10] (6468:6468:6468) (6360:6360:6360))
        (PORT d[11] (6719:6719:6719) (6474:6474:6474))
        (PORT d[12] (7209:7209:7209) (6993:6993:6993))
        (PORT clk (2169:2169:2169) (2159:2159:2159))
        (PORT ena (3832:3832:3832) (3628:3628:3628))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a9\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2159:2159:2159))
        (PORT d[0] (3832:3832:3832) (3628:3628:3628))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a9\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2160:2160:2160))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a9\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2160:2160:2160))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a9\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2160:2160:2160))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a87\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2194:2194:2194) (2218:2218:2218))
        (PORT clk (2264:2264:2264) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a87\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3259:3259:3259) (3140:3140:3140))
        (PORT d[1] (6118:6118:6118) (5970:5970:5970))
        (PORT d[2] (4939:4939:4939) (4940:4940:4940))
        (PORT d[3] (5487:5487:5487) (5361:5361:5361))
        (PORT d[4] (3214:3214:3214) (3100:3100:3100))
        (PORT d[5] (7276:7276:7276) (7175:7175:7175))
        (PORT d[6] (2928:2928:2928) (2855:2855:2855))
        (PORT d[7] (3008:3008:3008) (2862:2862:2862))
        (PORT d[8] (3070:3070:3070) (2942:2942:2942))
        (PORT d[9] (4164:4164:4164) (3938:3938:3938))
        (PORT d[10] (3961:3961:3961) (3771:3771:3771))
        (PORT d[11] (3477:3477:3477) (3486:3486:3486))
        (PORT d[12] (3085:3085:3085) (2956:2956:2956))
        (PORT clk (2261:2261:2261) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a87\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3073:3073:3073) (2951:2951:2951))
        (PORT clk (2261:2261:2261) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a87\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2295:2295:2295))
        (PORT d[0] (3617:3617:3617) (3501:3501:3501))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a87\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a87\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2296:2296:2296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a87\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a87\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a87\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5212:5212:5212) (4961:4961:4961))
        (PORT d[1] (7186:7186:7186) (7048:7048:7048))
        (PORT d[2] (5393:5393:5393) (5128:5128:5128))
        (PORT d[3] (5385:5385:5385) (5178:5178:5178))
        (PORT d[4] (7550:7550:7550) (7249:7249:7249))
        (PORT d[5] (4288:4288:4288) (4275:4275:4275))
        (PORT d[6] (7343:7343:7343) (7045:7045:7045))
        (PORT d[7] (4772:4772:4772) (4892:4892:4892))
        (PORT d[8] (5703:5703:5703) (5512:5512:5512))
        (PORT d[9] (5894:5894:5894) (5756:5756:5756))
        (PORT d[10] (7338:7338:7338) (7182:7182:7182))
        (PORT d[11] (5648:5648:5648) (5428:5428:5428))
        (PORT d[12] (6476:6476:6476) (6275:6275:6275))
        (PORT clk (2222:2222:2222) (2214:2214:2214))
        (PORT ena (3821:3821:3821) (3727:3727:3727))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a87\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2214:2214:2214))
        (PORT d[0] (3821:3821:3821) (3727:3727:3727))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a87\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a87\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a87\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a373\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2311:2311:2311) (2286:2286:2286))
        (PORT clk (2243:2243:2243) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a373\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6550:6550:6550) (6388:6388:6388))
        (PORT d[1] (1335:1335:1335) (1289:1289:1289))
        (PORT d[2] (4352:4352:4352) (4261:4261:4261))
        (PORT d[3] (5106:5106:5106) (4945:4945:4945))
        (PORT d[4] (4698:4698:4698) (4602:4602:4602))
        (PORT d[5] (1895:1895:1895) (1816:1816:1816))
        (PORT d[6] (1719:1719:1719) (1705:1705:1705))
        (PORT d[7] (2087:2087:2087) (2038:2038:2038))
        (PORT d[8] (2278:2278:2278) (2222:2222:2222))
        (PORT d[9] (5479:5479:5479) (5269:5269:5269))
        (PORT d[10] (5646:5646:5646) (5356:5356:5356))
        (PORT d[11] (2224:2224:2224) (2154:2154:2154))
        (PORT d[12] (1699:1699:1699) (1655:1655:1655))
        (PORT clk (2240:2240:2240) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a373\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1674:1674:1674) (1551:1551:1551))
        (PORT clk (2240:2240:2240) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a373\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2275:2275:2275))
        (PORT d[0] (2217:2217:2217) (2105:2105:2105))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a373\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a373\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2276:2276:2276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a373\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a373\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a373\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8530:8530:8530) (8194:8194:8194))
        (PORT d[1] (8863:8863:8863) (8676:8676:8676))
        (PORT d[2] (6709:6709:6709) (6438:6438:6438))
        (PORT d[3] (7678:7678:7678) (7460:7460:7460))
        (PORT d[4] (5510:5510:5510) (5227:5227:5227))
        (PORT d[5] (5156:5156:5156) (5187:5187:5187))
        (PORT d[6] (6437:6437:6437) (6229:6229:6229))
        (PORT d[7] (4763:4763:4763) (4850:4850:4850))
        (PORT d[8] (8403:8403:8403) (8225:8225:8225))
        (PORT d[9] (7650:7650:7650) (7521:7521:7521))
        (PORT d[10] (6530:6530:6530) (6431:6431:6431))
        (PORT d[11] (7730:7730:7730) (7486:7486:7486))
        (PORT d[12] (7531:7531:7531) (7344:7344:7344))
        (PORT clk (2201:2201:2201) (2194:2194:2194))
        (PORT ena (1802:1802:1802) (1710:1710:1710))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a373\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2194:2194:2194))
        (PORT d[0] (1802:1802:1802) (1710:1710:1710))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a373\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a373\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a373\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a321\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2122:2122:2122) (2134:2134:2134))
        (PORT clk (2237:2237:2237) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a321\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6550:6550:6550) (6387:6387:6387))
        (PORT d[1] (5008:5008:5008) (4829:4829:4829))
        (PORT d[2] (4351:4351:4351) (4260:4260:4260))
        (PORT d[3] (5080:5080:5080) (4920:4920:4920))
        (PORT d[4] (4720:4720:4720) (4631:4631:4631))
        (PORT d[5] (1901:1901:1901) (1823:1823:1823))
        (PORT d[6] (8089:8089:8089) (7869:7869:7869))
        (PORT d[7] (2397:2397:2397) (2341:2341:2341))
        (PORT d[8] (2252:2252:2252) (2197:2197:2197))
        (PORT d[9] (1618:1618:1618) (1579:1579:1579))
        (PORT d[10] (5379:5379:5379) (5102:5102:5102))
        (PORT d[11] (1903:1903:1903) (1853:1853:1853))
        (PORT d[12] (1720:1720:1720) (1678:1678:1678))
        (PORT clk (2234:2234:2234) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a321\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1874:1874:1874) (1741:1741:1741))
        (PORT clk (2234:2234:2234) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a321\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2271:2271:2271))
        (PORT d[0] (2417:2417:2417) (2295:2295:2295))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a321\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a321\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2272:2272:2272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a321\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a321\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a321\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8529:8529:8529) (8194:8194:8194))
        (PORT d[1] (8522:8522:8522) (8344:8344:8344))
        (PORT d[2] (6686:6686:6686) (6402:6402:6402))
        (PORT d[3] (7661:7661:7661) (7427:7427:7427))
        (PORT d[4] (5220:5220:5220) (4942:4942:4942))
        (PORT d[5] (5155:5155:5155) (5186:5186:5186))
        (PORT d[6] (6457:6457:6457) (6247:6247:6247))
        (PORT d[7] (4762:4762:4762) (4849:4849:4849))
        (PORT d[8] (8396:8396:8396) (8216:8216:8216))
        (PORT d[9] (7681:7681:7681) (7552:7552:7552))
        (PORT d[10] (6553:6553:6553) (6454:6454:6454))
        (PORT d[11] (7411:7411:7411) (7177:7177:7177))
        (PORT d[12] (7480:7480:7480) (7291:7291:7291))
        (PORT clk (2195:2195:2195) (2190:2190:2190))
        (PORT ena (2132:2132:2132) (2025:2025:2025))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a321\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2190:2190:2190))
        (PORT d[0] (2132:2132:2132) (2025:2025:2025))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a321\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a321\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a321\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a269\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2413:2413:2413) (2388:2388:2388))
        (PORT clk (2194:2194:2194) (2222:2222:2222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a269\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5854:5854:5854) (5706:5706:5706))
        (PORT d[1] (5038:5038:5038) (4863:4863:4863))
        (PORT d[2] (3707:3707:3707) (3645:3645:3645))
        (PORT d[3] (6278:6278:6278) (6174:6174:6174))
        (PORT d[4] (4338:4338:4338) (4253:4253:4253))
        (PORT d[5] (7722:7722:7722) (7642:7642:7642))
        (PORT d[6] (2724:2724:2724) (2699:2699:2699))
        (PORT d[7] (5813:5813:5813) (5569:5569:5569))
        (PORT d[8] (2863:2863:2863) (2772:2772:2772))
        (PORT d[9] (4821:4821:4821) (4636:4636:4636))
        (PORT d[10] (5002:5002:5002) (4738:4738:4738))
        (PORT d[11] (2548:2548:2548) (2480:2480:2480))
        (PORT d[12] (5200:5200:5200) (5005:5005:5005))
        (PORT clk (2191:2191:2191) (2218:2218:2218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a269\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2521:2521:2521) (2355:2355:2355))
        (PORT clk (2191:2191:2191) (2218:2218:2218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a269\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2222:2222:2222))
        (PORT d[0] (3064:3064:3064) (2909:2909:2909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a269\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a269\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2223:2223:2223))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a269\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a269\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a269\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7852:7852:7852) (7541:7541:7541))
        (PORT d[1] (7839:7839:7839) (7679:7679:7679))
        (PORT d[2] (6657:6657:6657) (6383:6383:6383))
        (PORT d[3] (7036:7036:7036) (6826:6826:6826))
        (PORT d[4] (6165:6165:6165) (5860:5860:5860))
        (PORT d[5] (4487:4487:4487) (4539:4539:4539))
        (PORT d[6] (5231:5231:5231) (5101:5101:5101))
        (PORT d[7] (5953:5953:5953) (5959:5959:5959))
        (PORT d[8] (7742:7742:7742) (7585:7585:7585))
        (PORT d[9] (7029:7029:7029) (6923:6923:6923))
        (PORT d[10] (6477:6477:6477) (6369:6369:6369))
        (PORT d[11] (7251:7251:7251) (6993:6993:6993))
        (PORT d[12] (6881:6881:6881) (6706:6706:6706))
        (PORT clk (2152:2152:2152) (2141:2141:2141))
        (PORT ena (2784:2784:2784) (2662:2662:2662))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a269\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2141:2141:2141))
        (PORT d[0] (2784:2784:2784) (2662:2662:2662))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a269\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2142:2142:2142))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a269\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2142:2142:2142))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a269\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2142:2142:2142))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a217\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2511:2511:2511) (2534:2534:2534))
        (PORT clk (2237:2237:2237) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a217\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6283:6283:6283) (5991:5991:5991))
        (PORT d[1] (6825:6825:6825) (6707:6707:6707))
        (PORT d[2] (5232:5232:5232) (5219:5219:5219))
        (PORT d[3] (5573:5573:5573) (5481:5481:5481))
        (PORT d[4] (5574:5574:5574) (5310:5310:5310))
        (PORT d[5] (7046:7046:7046) (6987:6987:6987))
        (PORT d[6] (2707:2707:2707) (2669:2669:2669))
        (PORT d[7] (4555:4555:4555) (4363:4363:4363))
        (PORT d[8] (4395:4395:4395) (4274:4274:4274))
        (PORT d[9] (5420:5420:5420) (5175:5175:5175))
        (PORT d[10] (4089:4089:4089) (3866:3866:3866))
        (PORT d[11] (7320:7320:7320) (7349:7349:7349))
        (PORT d[12] (4553:4553:4553) (4385:4385:4385))
        (PORT clk (2234:2234:2234) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a217\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6328:6328:6328) (6270:6270:6270))
        (PORT clk (2234:2234:2234) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a217\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2271:2271:2271))
        (PORT d[0] (6556:6556:6556) (6531:6531:6531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a217\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a217\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2272:2272:2272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a217\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a217\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a217\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7514:7514:7514) (7211:7211:7211))
        (PORT d[1] (7505:7505:7505) (7345:7345:7345))
        (PORT d[2] (8957:8957:8957) (8758:8758:8758))
        (PORT d[3] (8391:8391:8391) (8212:8212:8212))
        (PORT d[4] (6815:6815:6815) (6493:6493:6493))
        (PORT d[5] (4133:4133:4133) (4190:4190:4190))
        (PORT d[6] (6854:6854:6854) (6660:6660:6660))
        (PORT d[7] (5623:5623:5623) (5644:5644:5644))
        (PORT d[8] (8379:8379:8379) (8038:8038:8038))
        (PORT d[9] (7288:7288:7288) (7180:7180:7180))
        (PORT d[10] (6487:6487:6487) (6379:6379:6379))
        (PORT d[11] (6993:6993:6993) (6752:6752:6752))
        (PORT d[12] (6221:6221:6221) (6073:6073:6073))
        (PORT clk (2195:2195:2195) (2190:2190:2190))
        (PORT ena (3164:3164:3164) (3059:3059:3059))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a217\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2190:2190:2190))
        (PORT d[0] (3164:3164:3164) (3059:3059:3059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a217\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a217\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a217\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a295\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2509:2509:2509) (2533:2533:2533))
        (PORT clk (2234:2234:2234) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a295\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5844:5844:5844) (5691:5691:5691))
        (PORT d[1] (7156:7156:7156) (7022:7022:7022))
        (PORT d[2] (5272:5272:5272) (5259:5259:5259))
        (PORT d[3] (5574:5574:5574) (5482:5482:5482))
        (PORT d[4] (5550:5550:5550) (5287:5287:5287))
        (PORT d[5] (7372:7372:7372) (7303:7303:7303))
        (PORT d[6] (2673:2673:2673) (2638:2638:2638))
        (PORT d[7] (5206:5206:5206) (4986:4986:4986))
        (PORT d[8] (4412:4412:4412) (4288:4288:4288))
        (PORT d[9] (5428:5428:5428) (5183:5183:5183))
        (PORT d[10] (4122:4122:4122) (3900:3900:3900))
        (PORT d[11] (7270:7270:7270) (7302:7302:7302))
        (PORT d[12] (4523:4523:4523) (4353:4353:4353))
        (PORT clk (2231:2231:2231) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a295\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4239:4239:4239) (4255:4255:4255))
        (PORT clk (2231:2231:2231) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a295\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2266:2266:2266))
        (PORT d[0] (4782:4782:4782) (4809:4809:4809))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a295\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a295\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2267:2267:2267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a295\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a295\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a295\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7504:7504:7504) (7204:7204:7204))
        (PORT d[1] (7509:7509:7509) (7361:7361:7361))
        (PORT d[2] (8983:8983:8983) (8784:8784:8784))
        (PORT d[3] (8450:8450:8450) (8269:8269:8269))
        (PORT d[4] (6873:6873:6873) (6550:6550:6550))
        (PORT d[5] (4149:4149:4149) (4207:4207:4207))
        (PORT d[6] (6840:6840:6840) (6649:6649:6649))
        (PORT d[7] (5669:5669:5669) (5689:5689:5689))
        (PORT d[8] (8412:8412:8412) (8069:8069:8069))
        (PORT d[9] (7586:7586:7586) (7463:7463:7463))
        (PORT d[10] (7520:7520:7520) (7435:7435:7435))
        (PORT d[11] (6362:6362:6362) (6156:6156:6156))
        (PORT d[12] (7445:7445:7445) (7236:7236:7236))
        (PORT clk (2192:2192:2192) (2185:2185:2185))
        (PORT ena (3170:3170:3170) (3072:3072:3072))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a295\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2185:2185:2185))
        (PORT d[0] (3170:3170:3170) (3072:3072:3072))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a295\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a295\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a295\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a243\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2475:2475:2475) (2500:2500:2500))
        (PORT clk (2223:2223:2223) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a243\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6107:6107:6107) (5934:5934:5934))
        (PORT d[1] (7141:7141:7141) (7009:7009:7009))
        (PORT d[2] (5473:5473:5473) (5428:5428:5428))
        (PORT d[3] (5915:5915:5915) (5814:5814:5814))
        (PORT d[4] (3993:3993:3993) (3922:3922:3922))
        (PORT d[5] (7363:7363:7363) (7296:7296:7296))
        (PORT d[6] (2096:2096:2096) (2089:2089:2089))
        (PORT d[7] (5214:5214:5214) (4995:4995:4995))
        (PORT d[8] (2545:2545:2545) (2463:2463:2463))
        (PORT d[9] (5751:5751:5751) (5496:5496:5496))
        (PORT d[10] (4455:4455:4455) (4223:4223:4223))
        (PORT d[11] (2834:2834:2834) (2744:2744:2744))
        (PORT d[12] (4832:4832:4832) (4650:4650:4650))
        (PORT clk (2220:2220:2220) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a243\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3708:3708:3708) (3538:3538:3538))
        (PORT clk (2220:2220:2220) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a243\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2250:2250:2250))
        (PORT d[0] (4251:4251:4251) (4092:4092:4092))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a243\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a243\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2251:2251:2251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a243\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a243\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a243\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7512:7512:7512) (7211:7211:7211))
        (PORT d[1] (7516:7516:7516) (7368:7368:7368))
        (PORT d[2] (6649:6649:6649) (6371:6371:6371))
        (PORT d[3] (8759:8759:8759) (8563:8563:8563))
        (PORT d[4] (7137:7137:7137) (6799:6799:6799))
        (PORT d[5] (4159:4159:4159) (4218:4218:4218))
        (PORT d[6] (6523:6523:6523) (6343:6343:6343))
        (PORT d[7] (5643:5643:5643) (5665:5665:5665))
        (PORT d[8] (8066:8066:8066) (7898:7898:7898))
        (PORT d[9] (7637:7637:7637) (7510:7510:7510))
        (PORT d[10] (7842:7842:7842) (7740:7740:7740))
        (PORT d[11] (6947:6947:6947) (6708:6708:6708))
        (PORT d[12] (6569:6569:6569) (6405:6405:6405))
        (PORT clk (2181:2181:2181) (2169:2169:2169))
        (PORT ena (3202:3202:3202) (3105:3105:3105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a243\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2169:2169:2169))
        (PORT d[0] (3202:3202:3202) (3105:3105:3105))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a243\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2170:2170:2170))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a243\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2170:2170:2170))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a243\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2170:2170:2170))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a399\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2458:2458:2458) (2433:2433:2433))
        (PORT clk (2210:2210:2210) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a399\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5763:5763:5763) (5597:5597:5597))
        (PORT d[1] (5072:5072:5072) (4896:4896:4896))
        (PORT d[2] (5594:5594:5594) (5575:5575:5575))
        (PORT d[3] (5925:5925:5925) (5828:5828:5828))
        (PORT d[4] (3926:3926:3926) (3841:3841:3841))
        (PORT d[5] (7708:7708:7708) (7627:7627:7627))
        (PORT d[6] (2733:2733:2733) (2704:2704:2704))
        (PORT d[7] (5828:5828:5828) (5581:5581:5581))
        (PORT d[8] (2830:2830:2830) (2739:2739:2739))
        (PORT d[9] (4495:4495:4495) (4322:4322:4322))
        (PORT d[10] (4463:4463:4463) (4233:4233:4233))
        (PORT d[11] (2555:2555:2555) (2487:2487:2487))
        (PORT d[12] (5206:5206:5206) (5009:5009:5009))
        (PORT clk (2207:2207:2207) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a399\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2911:2911:2911) (2817:2817:2817))
        (PORT clk (2207:2207:2207) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a399\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2241:2241:2241))
        (PORT d[0] (3454:3454:3454) (3371:3371:3371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a399\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a399\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2242:2242:2242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a399\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a399\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a399\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7844:7844:7844) (7534:7534:7534))
        (PORT d[1] (7831:7831:7831) (7671:7671:7671))
        (PORT d[2] (9306:9306:9306) (9091:9091:9091))
        (PORT d[3] (8716:8716:8716) (8521:8521:8521))
        (PORT d[4] (7169:7169:7169) (6831:6831:6831))
        (PORT d[5] (4503:4503:4503) (4557:4557:4557))
        (PORT d[6] (6471:6471:6471) (6292:6292:6292))
        (PORT d[7] (5111:5111:5111) (5193:5193:5193))
        (PORT d[8] (7778:7778:7778) (7620:7620:7620))
        (PORT d[9] (6974:6974:6974) (6867:6867:6867))
        (PORT d[10] (7847:7847:7847) (7746:7746:7746))
        (PORT d[11] (6703:6703:6703) (6488:6488:6488))
        (PORT d[12] (6544:6544:6544) (6382:6382:6382))
        (PORT clk (2168:2168:2168) (2160:2160:2160))
        (PORT ena (2822:2822:2822) (2694:2694:2694))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a399\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2160:2160:2160))
        (PORT d[0] (2822:2822:2822) (2694:2694:2694))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a399\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a399\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a399\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a347\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2433:2433:2433) (2408:2408:2408))
        (PORT clk (2216:2216:2216) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a347\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6091:6091:6091) (5923:5923:5923))
        (PORT d[1] (7151:7151:7151) (7019:7019:7019))
        (PORT d[2] (5614:5614:5614) (5593:5593:5593))
        (PORT d[3] (5925:5925:5925) (5827:5827:5827))
        (PORT d[4] (4004:4004:4004) (3932:3932:3932))
        (PORT d[5] (7389:7389:7389) (7321:7321:7321))
        (PORT d[6] (2419:2419:2419) (2397:2397:2397))
        (PORT d[7] (5495:5495:5495) (5268:5268:5268))
        (PORT d[8] (4317:4317:4317) (4187:4187:4187))
        (PORT d[9] (5757:5757:5757) (5502:5502:5502))
        (PORT d[10] (4710:4710:4710) (4465:4465:4465))
        (PORT d[11] (2855:2855:2855) (2762:2762:2762))
        (PORT d[12] (4837:4837:4837) (4653:4653:4653))
        (PORT clk (2213:2213:2213) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a347\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4833:4833:4833) (4854:4854:4854))
        (PORT clk (2213:2213:2213) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a347\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2244:2244:2244))
        (PORT d[0] (5376:5376:5376) (5408:5408:5408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a347\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a347\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2245:2245:2245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a347\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a347\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a347\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7804:7804:7804) (7492:7492:7492))
        (PORT d[1] (7497:7497:7497) (7345:7345:7345))
        (PORT d[2] (6681:6681:6681) (6410:6410:6410))
        (PORT d[3] (8715:8715:8715) (8521:8521:8521))
        (PORT d[4] (7194:7194:7194) (6855:6855:6855))
        (PORT d[5] (4496:4496:4496) (4549:4549:4549))
        (PORT d[6] (6484:6484:6484) (6306:6306:6306))
        (PORT d[7] (5961:5961:5961) (5965:5965:5965))
        (PORT d[8] (4299:4299:4299) (4279:4279:4279))
        (PORT d[9] (6646:6646:6646) (6526:6526:6526))
        (PORT d[10] (6840:6840:6840) (6724:6724:6724))
        (PORT d[11] (6726:6726:6726) (6510:6510:6510))
        (PORT d[12] (6576:6576:6576) (6412:6412:6412))
        (PORT clk (2174:2174:2174) (2163:2163:2163))
        (PORT ena (2845:2845:2845) (2729:2729:2729))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a347\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2163:2163:2163))
        (PORT d[0] (2845:2845:2845) (2729:2729:2729))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a347\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a347\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a347\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a138\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2230:2230:2230) (2276:2276:2276))
        (PORT clk (2244:2244:2244) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a138\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5647:5647:5647) (5393:5393:5393))
        (PORT d[1] (5901:5901:5901) (5821:5821:5821))
        (PORT d[2] (4855:4855:4855) (4851:4851:4851))
        (PORT d[3] (5806:5806:5806) (5682:5682:5682))
        (PORT d[4] (5229:5229:5229) (4976:4976:4976))
        (PORT d[5] (6728:6728:6728) (6679:6679:6679))
        (PORT d[6] (2803:2803:2803) (2802:2802:2802))
        (PORT d[7] (4624:4624:4624) (4439:4439:4439))
        (PORT d[8] (4735:4735:4735) (4604:4604:4604))
        (PORT d[9] (5075:5075:5075) (4841:4841:4841))
        (PORT d[10] (8002:8002:8002) (8069:8069:8069))
        (PORT d[11] (6593:6593:6593) (6644:6644:6644))
        (PORT d[12] (4452:4452:4452) (4263:4263:4263))
        (PORT clk (2241:2241:2241) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a138\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3360:3360:3360) (3144:3144:3144))
        (PORT clk (2241:2241:2241) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a138\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2273:2273:2273))
        (PORT d[0] (3903:3903:3903) (3698:3698:3698))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a138\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a138\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2274:2274:2274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a138\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a138\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a138\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6837:6837:6837) (6557:6557:6557))
        (PORT d[1] (6817:6817:6817) (6688:6688:6688))
        (PORT d[2] (8644:8644:8644) (8455:8455:8455))
        (PORT d[3] (8106:8106:8106) (7937:7937:7937))
        (PORT d[4] (6854:6854:6854) (6518:6518:6518))
        (PORT d[5] (3738:3738:3738) (3796:3796:3796))
        (PORT d[6] (6860:6860:6860) (6701:6701:6701))
        (PORT d[7] (4995:4995:4995) (5042:5042:5042))
        (PORT d[8] (7740:7740:7740) (7420:7420:7420))
        (PORT d[9] (7298:7298:7298) (7197:7197:7197))
        (PORT d[10] (7196:7196:7196) (7123:7123:7123))
        (PORT d[11] (6606:6606:6606) (6379:6379:6379))
        (PORT d[12] (6819:6819:6819) (6639:6639:6639))
        (PORT clk (2202:2202:2202) (2192:2192:2192))
        (PORT ena (3176:3176:3176) (3082:3082:3082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a138\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2192:2192:2192))
        (PORT d[0] (3176:3176:3176) (3082:3082:3082))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a138\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a138\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a138\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a164\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2180:2180:2180) (2191:2191:2191))
        (PORT clk (2263:2263:2263) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a164\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4588:4588:4588) (4415:4415:4415))
        (PORT d[1] (5635:5635:5635) (5537:5537:5537))
        (PORT d[2] (4596:4596:4596) (4606:4606:4606))
        (PORT d[3] (5481:5481:5481) (5356:5356:5356))
        (PORT d[4] (3581:3581:3581) (3469:3469:3469))
        (PORT d[5] (6956:6956:6956) (6866:6866:6866))
        (PORT d[6] (2982:2982:2982) (2915:2915:2915))
        (PORT d[7] (4902:4902:4902) (4693:4693:4693))
        (PORT d[8] (3377:3377:3377) (3234:3234:3234))
        (PORT d[9] (4647:4647:4647) (4381:4381:4381))
        (PORT d[10] (3468:3468:3468) (3335:3335:3335))
        (PORT d[11] (5716:5716:5716) (5796:5796:5796))
        (PORT d[12] (3369:3369:3369) (3238:3238:3238))
        (PORT clk (2260:2260:2260) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a164\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3218:3218:3218) (3123:3123:3123))
        (PORT clk (2260:2260:2260) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a164\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2292:2292:2292))
        (PORT d[0] (3761:3761:3761) (3677:3677:3677))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a164\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a164\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2293:2293:2293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a164\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a164\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a164\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5823:5823:5823) (5545:5545:5545))
        (PORT d[1] (6841:6841:6841) (6712:6712:6712))
        (PORT d[2] (5707:5707:5707) (5422:5422:5422))
        (PORT d[3] (7850:7850:7850) (7702:7702:7702))
        (PORT d[4] (7489:7489:7489) (7166:7166:7166))
        (PORT d[5] (3966:3966:3966) (3964:3964:3964))
        (PORT d[6] (6963:6963:6963) (6670:6670:6670))
        (PORT d[7] (4829:4829:4829) (4948:4948:4948))
        (PORT d[8] (6292:6292:6292) (6072:6072:6072))
        (PORT d[9] (7763:7763:7763) (7679:7679:7679))
        (PORT d[10] (7130:7130:7130) (7038:7038:7038))
        (PORT d[11] (6031:6031:6031) (5807:5807:5807))
        (PORT d[12] (6452:6452:6452) (6232:6232:6232))
        (PORT clk (2221:2221:2221) (2211:2211:2211))
        (PORT ena (4176:4176:4176) (4075:4075:4075))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a164\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2211:2211:2211))
        (PORT d[0] (4176:4176:4176) (4075:4075:4075))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a164\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a164\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a164\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a112\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2175:2175:2175) (2187:2187:2187))
        (PORT clk (2260:2260:2260) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a112\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3339:3339:3339) (3222:3222:3222))
        (PORT d[1] (6176:6176:6176) (6028:6028:6028))
        (PORT d[2] (4950:4950:4950) (4939:4939:4939))
        (PORT d[3] (5513:5513:5513) (5387:5387:5387))
        (PORT d[4] (3257:3257:3257) (3138:3138:3138))
        (PORT d[5] (7679:7679:7679) (7576:7576:7576))
        (PORT d[6] (2955:2955:2955) (2879:2879:2879))
        (PORT d[7] (3050:3050:3050) (2911:2911:2911))
        (PORT d[8] (3336:3336:3336) (3200:3200:3200))
        (PORT d[9] (4138:4138:4138) (3914:3914:3914))
        (PORT d[10] (4007:4007:4007) (3815:3815:3815))
        (PORT d[11] (5683:5683:5683) (5753:5753:5753))
        (PORT d[12] (3361:3361:3361) (3221:3221:3221))
        (PORT clk (2257:2257:2257) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a112\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3301:3301:3301) (3066:3066:3066))
        (PORT clk (2257:2257:2257) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a112\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2292:2292:2292))
        (PORT d[0] (3844:3844:3844) (3620:3620:3620))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a112\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a112\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2293:2293:2293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a112\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a112\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a112\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5783:5783:5783) (5501:5501:5501))
        (PORT d[1] (7453:7453:7453) (7293:7293:7293))
        (PORT d[2] (5675:5675:5675) (5391:5391:5391))
        (PORT d[3] (7879:7879:7879) (7732:7732:7732))
        (PORT d[4] (7871:7871:7871) (7557:7557:7557))
        (PORT d[5] (3948:3948:3948) (3937:3937:3937))
        (PORT d[6] (7625:7625:7625) (7312:7312:7312))
        (PORT d[7] (4769:4769:4769) (4860:4860:4860))
        (PORT d[8] (6242:6242:6242) (6026:6026:6026))
        (PORT d[9] (6529:6529:6529) (6352:6352:6352))
        (PORT d[10] (7317:7317:7317) (7158:7158:7158))
        (PORT d[11] (5971:5971:5971) (5743:5743:5743))
        (PORT d[12] (6484:6484:6484) (6284:6284:6284))
        (PORT clk (2218:2218:2218) (2211:2211:2211))
        (PORT ena (4807:4807:4807) (4679:4679:4679))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a112\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2211:2211:2211))
        (PORT d[0] (4807:4807:4807) (4679:4679:4679))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a112\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a112\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a112\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a190\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1841:1841:1841) (1824:1824:1824))
        (PORT clk (2218:2218:2218) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a190\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2605:2605:2605) (2513:2513:2513))
        (PORT d[1] (6785:6785:6785) (6616:6616:6616))
        (PORT d[2] (2633:2633:2633) (2538:2538:2538))
        (PORT d[3] (2597:2597:2597) (2501:2501:2501))
        (PORT d[4] (3232:3232:3232) (3103:3103:3103))
        (PORT d[5] (5225:5225:5225) (5111:5111:5111))
        (PORT d[6] (3253:3253:3253) (3171:3171:3171))
        (PORT d[7] (2452:2452:2452) (2342:2342:2342))
        (PORT d[8] (3739:3739:3739) (3590:3590:3590))
        (PORT d[9] (3196:3196:3196) (3010:3010:3010))
        (PORT d[10] (2769:2769:2769) (2655:2655:2655))
        (PORT d[11] (3413:3413:3413) (3424:3424:3424))
        (PORT d[12] (2490:2490:2490) (2397:2397:2397))
        (PORT clk (2215:2215:2215) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a190\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5113:5113:5113) (5080:5080:5080))
        (PORT clk (2215:2215:2215) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a190\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2247:2247:2247))
        (PORT d[0] (5656:5656:5656) (5634:5634:5634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a190\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a190\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2248:2248:2248))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a190\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a190\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a190\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6132:6132:6132) (5843:5843:5843))
        (PORT d[1] (7852:7852:7852) (7694:7694:7694))
        (PORT d[2] (6083:6083:6083) (5795:5795:5795))
        (PORT d[3] (6671:6671:6671) (6448:6448:6448))
        (PORT d[4] (8477:8477:8477) (8143:8143:8143))
        (PORT d[5] (3687:3687:3687) (3685:3685:3685))
        (PORT d[6] (6391:6391:6391) (6206:6206:6206))
        (PORT d[7] (4815:4815:4815) (4913:4913:4913))
        (PORT d[8] (7653:7653:7653) (7488:7488:7488))
        (PORT d[9] (6589:6589:6589) (6426:6426:6426))
        (PORT d[10] (6461:6461:6461) (6352:6352:6352))
        (PORT d[11] (6319:6319:6319) (6086:6086:6086))
        (PORT d[12] (7183:7183:7183) (6969:6969:6969))
        (PORT clk (2176:2176:2176) (2166:2166:2166))
        (PORT ena (3870:3870:3870) (3660:3660:3660))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a190\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2166:2166:2166))
        (PORT d[0] (3870:3870:3870) (3660:3660:3660))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a190\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a190\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a190\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a34\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1828:1828:1828) (1827:1827:1827))
        (PORT clk (2246:2246:2246) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a34\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2934:2934:2934) (2831:2831:2831))
        (PORT d[1] (6451:6451:6451) (6293:6293:6293))
        (PORT d[2] (2969:2969:2969) (2866:2866:2866))
        (PORT d[3] (2908:2908:2908) (2792:2792:2792))
        (PORT d[4] (3174:3174:3174) (3049:3049:3049))
        (PORT d[5] (8021:8021:8021) (7910:7910:7910))
        (PORT d[6] (2936:2936:2936) (2870:2870:2870))
        (PORT d[7] (2744:2744:2744) (2617:2617:2617))
        (PORT d[8] (3355:3355:3355) (3220:3220:3220))
        (PORT d[9] (4489:4489:4489) (4259:4259:4259))
        (PORT d[10] (4301:4301:4301) (4098:4098:4098))
        (PORT d[11] (6006:6006:6006) (6060:6060:6060))
        (PORT d[12] (3380:3380:3380) (3235:3235:3235))
        (PORT clk (2243:2243:2243) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a34\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5122:5122:5122) (4854:4854:4854))
        (PORT clk (2243:2243:2243) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a34\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2277:2277:2277))
        (PORT d[0] (5665:5665:5665) (5408:5408:5408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a34\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a34\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2278:2278:2278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a34\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a34\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a34\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5807:5807:5807) (5528:5528:5528))
        (PORT d[1] (7516:7516:7516) (7368:7368:7368))
        (PORT d[2] (5752:5752:5752) (5472:5472:5472))
        (PORT d[3] (8188:8188:8188) (8024:8024:8024))
        (PORT d[4] (8192:8192:8192) (7865:7865:7865))
        (PORT d[5] (4616:4616:4616) (4588:4588:4588))
        (PORT d[6] (7661:7661:7661) (7349:7349:7349))
        (PORT d[7] (4462:4462:4462) (4563:4563:4563))
        (PORT d[8] (5991:5991:5991) (5789:5789:5789))
        (PORT d[9] (6256:6256:6256) (6104:6104:6104))
        (PORT d[10] (7672:7672:7672) (7504:7504:7504))
        (PORT d[11] (5996:5996:5996) (5771:5771:5771))
        (PORT d[12] (6840:6840:6840) (6626:6626:6626))
        (PORT clk (2204:2204:2204) (2196:2196:2196))
        (PORT ena (3870:3870:3870) (3787:3787:3787))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a34\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2196:2196:2196))
        (PORT d[0] (3870:3870:3870) (3787:3787:3787))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a34\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a34\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a34\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a60\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1805:1805:1805) (1802:1802:1802))
        (PORT clk (2240:2240:2240) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a60\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2962:2962:2962) (2849:2849:2849))
        (PORT d[1] (4411:4411:4411) (4273:4273:4273))
        (PORT d[2] (2299:2299:2299) (2220:2220:2220))
        (PORT d[3] (2235:2235:2235) (2152:2152:2152))
        (PORT d[4] (2282:2282:2282) (2201:2201:2201))
        (PORT d[5] (2307:2307:2307) (2203:2203:2203))
        (PORT d[6] (1896:1896:1896) (1824:1824:1824))
        (PORT d[7] (2423:2423:2423) (2318:2318:2318))
        (PORT d[8] (2637:2637:2637) (2577:2577:2577))
        (PORT d[9] (5523:5523:5523) (5264:5264:5264))
        (PORT d[10] (2504:2504:2504) (2403:2403:2403))
        (PORT d[11] (3797:3797:3797) (3799:3799:3799))
        (PORT d[12] (3127:3127:3127) (3017:3017:3017))
        (PORT clk (2237:2237:2237) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a60\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2398:2398:2398) (2218:2218:2218))
        (PORT clk (2237:2237:2237) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a60\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2267:2267:2267))
        (PORT d[0] (2941:2941:2941) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a60\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a60\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2268:2268:2268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a60\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a60\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a60\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6812:6812:6812) (6500:6500:6500))
        (PORT d[1] (8462:8462:8462) (8270:8270:8270))
        (PORT d[2] (6732:6732:6732) (6431:6431:6431))
        (PORT d[3] (6677:6677:6677) (6459:6459:6459))
        (PORT d[4] (8841:8841:8841) (8495:8495:8495))
        (PORT d[5] (4007:4007:4007) (3995:3995:3995))
        (PORT d[6] (7062:7062:7062) (6850:6850:6850))
        (PORT d[7] (5721:5721:5721) (5799:5799:5799))
        (PORT d[8] (6968:6968:6968) (6738:6738:6738))
        (PORT d[9] (7192:7192:7192) (7004:7004:7004))
        (PORT d[10] (7152:7152:7152) (7017:7017:7017))
        (PORT d[11] (7023:7023:7023) (6771:6771:6771))
        (PORT d[12] (7538:7538:7538) (7313:7313:7313))
        (PORT clk (2198:2198:2198) (2186:2186:2186))
        (PORT ena (3531:3531:3531) (3331:3331:3331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a60\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2186:2186:2186))
        (PORT d[0] (3531:3531:3531) (3331:3331:3331))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a60\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a60\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a60\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a8\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1832:1832:1832) (1854:1854:1854))
        (PORT clk (2223:2223:2223) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a8\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6216:6216:6216) (6066:6066:6066))
        (PORT d[1] (4334:4334:4334) (4169:4169:4169))
        (PORT d[2] (4029:4029:4029) (3953:3953:3953))
        (PORT d[3] (4765:4765:4765) (4624:4624:4624))
        (PORT d[4] (4393:4393:4393) (4319:4319:4319))
        (PORT d[5] (2248:2248:2248) (2144:2144:2144))
        (PORT d[6] (3060:3060:3060) (3023:3023:3023))
        (PORT d[7] (2410:2410:2410) (2348:2348:2348))
        (PORT d[8] (1890:1890:1890) (1842:1842:1842))
        (PORT d[9] (1914:1914:1914) (1853:1853:1853))
        (PORT d[10] (5325:5325:5325) (5048:5048:5048))
        (PORT d[11] (2209:2209:2209) (2142:2142:2142))
        (PORT d[12] (5837:5837:5837) (5604:5604:5604))
        (PORT clk (2220:2220:2220) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a8\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1844:1844:1844) (1710:1710:1710))
        (PORT clk (2220:2220:2220) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a8\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2250:2250:2250))
        (PORT d[0] (2387:2387:2387) (2264:2264:2264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a8\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a8\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2251:2251:2251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a8\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a8\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a8\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8195:8195:8195) (7874:7874:7874))
        (PORT d[1] (5637:5637:5637) (5603:5603:5603))
        (PORT d[2] (6669:6669:6669) (6388:6388:6388))
        (PORT d[3] (7350:7350:7350) (7140:7140:7140))
        (PORT d[4] (6502:6502:6502) (6185:6185:6185))
        (PORT d[5] (4815:4815:4815) (4856:4856:4856))
        (PORT d[6] (5948:5948:5948) (5787:5787:5787))
        (PORT d[7] (4447:4447:4447) (4539:4539:4539))
        (PORT d[8] (8065:8065:8065) (7896:7896:7896))
        (PORT d[9] (7315:7315:7315) (7197:7197:7197))
        (PORT d[10] (6815:6815:6815) (6683:6683:6683))
        (PORT d[11] (7393:7393:7393) (7159:7159:7159))
        (PORT d[12] (7202:7202:7202) (7018:7018:7018))
        (PORT clk (2181:2181:2181) (2169:2169:2169))
        (PORT ena (2130:2130:2130) (2027:2027:2027))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a8\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2169:2169:2169))
        (PORT d[0] (2130:2130:2130) (2027:2027:2027))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a8\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2170:2170:2170))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a8\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2170:2170:2170))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a8\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2170:2170:2170))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a86\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2197:2197:2197) (2208:2208:2208))
        (PORT clk (2266:2266:2266) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a86\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4276:4276:4276) (4121:4121:4121))
        (PORT d[1] (5926:5926:5926) (5811:5811:5811))
        (PORT d[2] (4597:4597:4597) (4605:4605:4605))
        (PORT d[3] (5481:5481:5481) (5355:5355:5355))
        (PORT d[4] (3873:3873:3873) (3741:3741:3741))
        (PORT d[5] (6952:6952:6952) (6866:6866:6866))
        (PORT d[6] (2959:2959:2959) (2893:2893:2893))
        (PORT d[7] (5120:5120:5120) (4893:4893:4893))
        (PORT d[8] (3672:3672:3672) (3512:3512:3512))
        (PORT d[9] (4606:4606:4606) (4340:4340:4340))
        (PORT d[10] (3792:3792:3792) (3636:3636:3636))
        (PORT d[11] (5983:5983:5983) (6044:6044:6044))
        (PORT d[12] (3668:3668:3668) (3519:3519:3519))
        (PORT clk (2263:2263:2263) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a86\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3451:3451:3451) (3313:3313:3313))
        (PORT clk (2263:2263:2263) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a86\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2295:2295:2295))
        (PORT d[0] (3969:3969:3969) (3842:3842:3842))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a86\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a86\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2296:2296:2296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a86\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a86\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a86\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6174:6174:6174) (5884:5884:5884))
        (PORT d[1] (6833:6833:6833) (6703:6703:6703))
        (PORT d[2] (5993:5993:5993) (5691:5691:5691))
        (PORT d[3] (7519:7519:7519) (7393:7393:7393))
        (PORT d[4] (7512:7512:7512) (7203:7203:7203))
        (PORT d[5] (3982:3982:3982) (3978:3978:3978))
        (PORT d[6] (6968:6968:6968) (6671:6671:6671))
        (PORT d[7] (5203:5203:5203) (5313:5313:5313))
        (PORT d[8] (7409:7409:7409) (7152:7152:7152))
        (PORT d[9] (7754:7754:7754) (7670:7670:7670))
        (PORT d[10] (7090:7090:7090) (6999:6999:6999))
        (PORT d[11] (6340:6340:6340) (6101:6101:6101))
        (PORT d[12] (6497:6497:6497) (6291:6291:6291))
        (PORT clk (2224:2224:2224) (2214:2214:2214))
        (PORT ena (4181:4181:4181) (4088:4088:4088))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a86\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2214:2214:2214))
        (PORT d[0] (4181:4181:4181) (4088:4088:4088))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a86\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a86\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a86\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a268\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1447:1447:1447) (1421:1421:1421))
        (PORT clk (2267:2267:2267) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a268\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1652:1652:1652) (1597:1597:1597))
        (PORT d[1] (1630:1630:1630) (1564:1564:1564))
        (PORT d[2] (1627:1627:1627) (1568:1568:1568))
        (PORT d[3] (1608:1608:1608) (1549:1549:1549))
        (PORT d[4] (1601:1601:1601) (1537:1537:1537))
        (PORT d[5] (1605:1605:1605) (1521:1521:1521))
        (PORT d[6] (1583:1583:1583) (1520:1520:1520))
        (PORT d[7] (2793:2793:2793) (2683:2683:2683))
        (PORT d[8] (1957:1957:1957) (1913:1913:1913))
        (PORT d[9] (5862:5862:5862) (5589:5589:5589))
        (PORT d[10] (1589:1589:1589) (1537:1537:1537))
        (PORT d[11] (3009:3009:3009) (3007:3007:3007))
        (PORT d[12] (2236:2236:2236) (2157:2157:2157))
        (PORT clk (2264:2264:2264) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a268\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1830:1830:1830) (1663:1663:1663))
        (PORT clk (2264:2264:2264) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a268\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2300:2300:2300))
        (PORT d[0] (2373:2373:2373) (2217:2217:2217))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a268\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a268\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2301:2301:2301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a268\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a268\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a268\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7131:7131:7131) (6811:6811:6811))
        (PORT d[1] (8836:8836:8836) (8645:8645:8645))
        (PORT d[2] (7097:7097:7097) (6785:6785:6785))
        (PORT d[3] (6701:6701:6701) (6493:6493:6493))
        (PORT d[4] (9165:9165:9165) (8806:8806:8806))
        (PORT d[5] (4698:4698:4698) (4672:4672:4672))
        (PORT d[6] (7380:7380:7380) (7164:7164:7164))
        (PORT d[7] (5184:5184:5184) (5315:5315:5315))
        (PORT d[8] (7601:7601:7601) (7347:7347:7347))
        (PORT d[9] (7544:7544:7544) (7346:7346:7346))
        (PORT d[10] (7474:7474:7474) (7334:7334:7334))
        (PORT d[11] (7366:7366:7366) (7099:7099:7099))
        (PORT d[12] (8549:8549:8549) (8294:8294:8294))
        (PORT clk (2225:2225:2225) (2219:2219:2219))
        (PORT ena (2586:2586:2586) (2427:2427:2427))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a268\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2219:2219:2219))
        (PORT d[0] (2586:2586:2586) (2427:2427:2427))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a268\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a268\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a268\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a216\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2213:2213:2213) (2222:2222:2222))
        (PORT clk (2265:2265:2265) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a216\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3672:3672:3672) (3554:3554:3554))
        (PORT d[1] (5888:5888:5888) (5774:5774:5774))
        (PORT d[2] (4613:4613:4613) (4621:4621:4621))
        (PORT d[3] (5482:5482:5482) (5357:5357:5357))
        (PORT d[4] (3887:3887:3887) (3761:3761:3761))
        (PORT d[5] (6930:6930:6930) (6841:6841:6841))
        (PORT d[6] (3015:3015:3015) (2948:2948:2948))
        (PORT d[7] (4833:4833:4833) (4625:4625:4625))
        (PORT d[8] (3378:3378:3378) (3235:3235:3235))
        (PORT d[9] (4614:4614:4614) (4349:4349:4349))
        (PORT d[10] (3501:3501:3501) (3367:3367:3367))
        (PORT d[11] (5717:5717:5717) (5797:5797:5797))
        (PORT d[12] (3370:3370:3370) (3239:3239:3239))
        (PORT clk (2262:2262:2262) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a216\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5980:5980:5980) (5933:5933:5933))
        (PORT clk (2262:2262:2262) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a216\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2293:2293:2293))
        (PORT d[0] (6523:6523:6523) (6487:6487:6487))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a216\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a216\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2294:2294:2294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a216\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a216\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a216\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6175:6175:6175) (5889:5889:5889))
        (PORT d[1] (6815:6815:6815) (6685:6685:6685))
        (PORT d[2] (6007:6007:6007) (5705:5705:5705))
        (PORT d[3] (6313:6313:6313) (6045:6045:6045))
        (PORT d[4] (7500:7500:7500) (7193:7193:7193))
        (PORT d[5] (3965:3965:3965) (3963:3963:3963))
        (PORT d[6] (6957:6957:6957) (6663:6663:6663))
        (PORT d[7] (4830:4830:4830) (4949:4949:4949))
        (PORT d[8] (6327:6327:6327) (6101:6101:6101))
        (PORT d[9] (7762:7762:7762) (7678:7678:7678))
        (PORT d[10] (7129:7129:7129) (7037:7037:7037))
        (PORT d[11] (6382:6382:6382) (6145:6145:6145))
        (PORT d[12] (6847:6847:6847) (6623:6623:6623))
        (PORT clk (2223:2223:2223) (2212:2212:2212))
        (PORT ena (4188:4188:4188) (4095:4095:4095))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a216\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2212:2212:2212))
        (PORT d[0] (4188:4188:4188) (4095:4095:4095))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a216\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a216\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a216\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a294\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2261:2261:2261) (2308:2308:2308))
        (PORT clk (2246:2246:2246) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a294\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5365:5365:5365) (5126:5126:5126))
        (PORT d[1] (5900:5900:5900) (5820:5820:5820))
        (PORT d[2] (4575:4575:4575) (4584:4584:4584))
        (PORT d[3] (5825:5825:5825) (5709:5709:5709))
        (PORT d[4] (5189:5189:5189) (4936:4936:4936))
        (PORT d[5] (6988:6988:6988) (6925:6925:6925))
        (PORT d[6] (2748:2748:2748) (2746:2746:2746))
        (PORT d[7] (4626:4626:4626) (4440:4440:4440))
        (PORT d[8] (5046:5046:5046) (4898:4898:4898))
        (PORT d[9] (4759:4759:4759) (4536:4536:4536))
        (PORT d[10] (8020:8020:8020) (8086:8086:8086))
        (PORT d[11] (6625:6625:6625) (6675:6675:6675))
        (PORT d[12] (4789:4789:4789) (4583:4583:4583))
        (PORT clk (2243:2243:2243) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a294\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4566:4566:4566) (4603:4603:4603))
        (PORT clk (2243:2243:2243) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a294\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2275:2275:2275))
        (PORT d[0] (5108:5108:5108) (5156:5156:5156))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a294\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a294\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2276:2276:2276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a294\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a294\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a294\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6836:6836:6836) (6556:6556:6556))
        (PORT d[1] (6818:6818:6818) (6675:6675:6675))
        (PORT d[2] (8299:8299:8299) (8115:8115:8115))
        (PORT d[3] (7769:7769:7769) (7600:7600:7600))
        (PORT d[4] (6820:6820:6820) (6495:6495:6495))
        (PORT d[5] (3778:3778:3778) (3840:3840:3840))
        (PORT d[6] (6852:6852:6852) (6695:6695:6695))
        (PORT d[7] (4621:4621:4621) (4691:4691:4691))
        (PORT d[8] (7708:7708:7708) (7384:7384:7384))
        (PORT d[9] (7338:7338:7338) (7236:7236:7236))
        (PORT d[10] (7446:7446:7446) (7340:7340:7340))
        (PORT d[11] (6604:6604:6604) (6376:6376:6376))
        (PORT d[12] (6502:6502:6502) (6329:6329:6329))
        (PORT clk (2204:2204:2204) (2194:2194:2194))
        (PORT ena (3164:3164:3164) (3070:3070:3070))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a294\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2194:2194:2194))
        (PORT d[0] (3164:3164:3164) (3070:3070:3070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a294\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a294\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a294\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a242\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1767:1767:1767) (1764:1764:1764))
        (PORT clk (2228:2228:2228) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a242\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2930:2930:2930) (2827:2827:2827))
        (PORT d[1] (7143:7143:7143) (6958:6958:6958))
        (PORT d[2] (2312:2312:2312) (2234:2234:2234))
        (PORT d[3] (2925:2925:2925) (2817:2817:2817))
        (PORT d[4] (2234:2234:2234) (2138:2138:2138))
        (PORT d[5] (8237:8237:8237) (8102:8102:8102))
        (PORT d[6] (2269:2269:2269) (2186:2186:2186))
        (PORT d[7] (2411:2411:2411) (2302:2302:2302))
        (PORT d[8] (3792:3792:3792) (3643:3643:3643))
        (PORT d[9] (5157:5157:5157) (4892:4892:4892))
        (PORT d[10] (4963:4963:4963) (4725:4725:4725))
        (PORT d[11] (3758:3758:3758) (3760:3760:3760))
        (PORT d[12] (2796:2796:2796) (2693:2693:2693))
        (PORT clk (2225:2225:2225) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a242\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4089:4089:4089) (3939:3939:3939))
        (PORT clk (2225:2225:2225) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a242\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2259:2259:2259))
        (PORT d[0] (4632:4632:4632) (4493:4493:4493))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a242\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a242\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2260:2260:2260))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a242\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a242\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a242\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6471:6471:6471) (6172:6172:6172))
        (PORT d[1] (8162:8162:8162) (7993:7993:7993))
        (PORT d[2] (6430:6430:6430) (6134:6134:6134))
        (PORT d[3] (6400:6400:6400) (6194:6194:6194))
        (PORT d[4] (8525:8525:8525) (8195:8195:8195))
        (PORT d[5] (3997:3997:3997) (3984:3984:3984))
        (PORT d[6] (6119:6119:6119) (5905:5905:5905))
        (PORT d[7] (4460:4460:4460) (4563:4563:4563))
        (PORT d[8] (6643:6643:6643) (6422:6422:6422))
        (PORT d[9] (6890:6890:6890) (6717:6717:6717))
        (PORT d[10] (6804:6804:6804) (6681:6681:6681))
        (PORT d[11] (6727:6727:6727) (6484:6484:6484))
        (PORT d[12] (7509:7509:7509) (7288:7288:7288))
        (PORT clk (2186:2186:2186) (2178:2178:2178))
        (PORT ena (3249:3249:3249) (3068:3068:3068))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a242\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2178:2178:2178))
        (PORT d[0] (3249:3249:3249) (3068:3068:3068))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a242\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a242\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a242\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a398\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1892:1892:1892) (1936:1936:1936))
        (PORT clk (2261:2261:2261) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a398\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7255:7255:7255) (7150:7150:7150))
        (PORT d[1] (3466:3466:3466) (3376:3376:3376))
        (PORT d[2] (6365:6365:6365) (6210:6210:6210))
        (PORT d[3] (6272:6272:6272) (6164:6164:6164))
        (PORT d[4] (6755:6755:6755) (6542:6542:6542))
        (PORT d[5] (5491:5491:5491) (5355:5355:5355))
        (PORT d[6] (7944:7944:7944) (7615:7615:7615))
        (PORT d[7] (4114:4114:4114) (3975:3975:3975))
        (PORT d[8] (3077:3077:3077) (3070:3070:3070))
        (PORT d[9] (6881:6881:6881) (6617:6617:6617))
        (PORT d[10] (4489:4489:4489) (4250:4250:4250))
        (PORT d[11] (2594:2594:2594) (2521:2521:2521))
        (PORT d[12] (4223:4223:4223) (4088:4088:4088))
        (PORT clk (2258:2258:2258) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a398\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2597:2597:2597) (2503:2503:2503))
        (PORT clk (2258:2258:2258) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a398\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2293:2293:2293))
        (PORT d[0] (3140:3140:3140) (3057:3057:3057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a398\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a398\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2294:2294:2294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a398\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a398\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a398\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3499:3499:3499) (3512:3512:3512))
        (PORT d[1] (5179:5179:5179) (5121:5121:5121))
        (PORT d[2] (8414:8414:8414) (8107:8107:8107))
        (PORT d[3] (9303:9303:9303) (9031:9031:9031))
        (PORT d[4] (3592:3592:3592) (3376:3376:3376))
        (PORT d[5] (2696:2696:2696) (2681:2681:2681))
        (PORT d[6] (3628:3628:3628) (3423:3423:3423))
        (PORT d[7] (3619:3619:3619) (3441:3441:3441))
        (PORT d[8] (3633:3633:3633) (3591:3591:3591))
        (PORT d[9] (3625:3625:3625) (3594:3594:3594))
        (PORT d[10] (8172:8172:8172) (8018:8018:8018))
        (PORT d[11] (9043:9043:9043) (8756:8756:8756))
        (PORT d[12] (9118:9118:9118) (8885:8885:8885))
        (PORT clk (2219:2219:2219) (2212:2212:2212))
        (PORT ena (4194:4194:4194) (4020:4020:4020))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a398\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2212:2212:2212))
        (PORT d[0] (4194:4194:4194) (4020:4020:4020))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a398\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a398\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a398\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a346\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1734:1734:1734) (1695:1695:1695))
        (PORT clk (2279:2279:2279) (2310:2310:2310))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a346\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6574:6574:6574) (6436:6436:6436))
        (PORT d[1] (2619:2619:2619) (2525:2525:2525))
        (PORT d[2] (2635:2635:2635) (2544:2544:2544))
        (PORT d[3] (2481:2481:2481) (2367:2367:2367))
        (PORT d[4] (2572:2572:2572) (2475:2475:2475))
        (PORT d[5] (3233:3233:3233) (3115:3115:3115))
        (PORT d[6] (3982:3982:3982) (3769:3769:3769))
        (PORT d[7] (5153:5153:5153) (4920:4920:4920))
        (PORT d[8] (2872:2872:2872) (2895:2895:2895))
        (PORT d[9] (4891:4891:4891) (4668:4668:4668))
        (PORT d[10] (4376:4376:4376) (4195:4195:4195))
        (PORT d[11] (2489:2489:2489) (2397:2397:2397))
        (PORT d[12] (2577:2577:2577) (2493:2493:2493))
        (PORT clk (2276:2276:2276) (2306:2306:2306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a346\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3310:3310:3310) (3250:3250:3250))
        (PORT clk (2276:2276:2276) (2306:2306:2306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a346\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2310:2310:2310))
        (PORT d[0] (3880:3880:3880) (3831:3831:3831))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a346\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2311:2311:2311))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a346\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2311:2311:2311))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a346\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2311:2311:2311))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a346\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2311:2311:2311))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a346\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4629:4629:4629) (4420:4420:4420))
        (PORT d[1] (6039:6039:6039) (6043:6043:6043))
        (PORT d[2] (3625:3625:3625) (3441:3441:3441))
        (PORT d[3] (3357:3357:3357) (3193:3193:3193))
        (PORT d[4] (6274:6274:6274) (6255:6255:6255))
        (PORT d[5] (2932:2932:2932) (2889:2889:2889))
        (PORT d[6] (2811:2811:2811) (2693:2693:2693))
        (PORT d[7] (3301:3301:3301) (3340:3340:3340))
        (PORT d[8] (3756:3756:3756) (3754:3754:3754))
        (PORT d[9] (3181:3181:3181) (3181:3181:3181))
        (PORT d[10] (8794:8794:8794) (8617:8617:8617))
        (PORT d[11] (2757:2757:2757) (2641:2641:2641))
        (PORT d[12] (3824:3824:3824) (3768:3768:3768))
        (PORT clk (2237:2237:2237) (2229:2229:2229))
        (PORT ena (4883:4883:4883) (4695:4695:4695))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a346\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2229:2229:2229))
        (PORT d[0] (4883:4883:4883) (4695:4695:4695))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a346\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2230:2230:2230))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a346\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2230:2230:2230))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a346\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2230:2230:2230))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a372\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1804:1804:1804) (1800:1800:1800))
        (PORT clk (2266:2266:2266) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a372\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6962:6962:6962) (6859:6859:6859))
        (PORT d[1] (3197:3197:3197) (3122:3122:3122))
        (PORT d[2] (6398:6398:6398) (6253:6253:6253))
        (PORT d[3] (5530:5530:5530) (5420:5420:5420))
        (PORT d[4] (6776:6776:6776) (6574:6574:6574))
        (PORT d[5] (5820:5820:5820) (5676:5676:5676))
        (PORT d[6] (7959:7959:7959) (7629:7629:7629))
        (PORT d[7] (2536:2536:2536) (2457:2457:2457))
        (PORT d[8] (3071:3071:3071) (3063:3063:3063))
        (PORT d[9] (6869:6869:6869) (6601:6601:6601))
        (PORT d[10] (4824:4824:4824) (4570:4570:4570))
        (PORT d[11] (2232:2232:2232) (2173:2173:2173))
        (PORT d[12] (4256:4256:4256) (4121:4121:4121))
        (PORT clk (2263:2263:2263) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a372\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2256:2256:2256) (2108:2108:2108))
        (PORT clk (2263:2263:2263) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a372\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2295:2295:2295))
        (PORT d[0] (2799:2799:2799) (2662:2662:2662))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a372\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a372\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2296:2296:2296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a372\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a372\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a372\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3817:3817:3817) (3829:3829:3829))
        (PORT d[1] (5166:5166:5166) (5108:5108:5108))
        (PORT d[2] (8388:8388:8388) (8082:8082:8082))
        (PORT d[3] (9010:9010:9010) (8752:8752:8752))
        (PORT d[4] (5561:5561:5561) (5288:5288:5288))
        (PORT d[5] (2689:2689:2689) (2674:2674:2674))
        (PORT d[6] (3616:3616:3616) (3416:3416:3416))
        (PORT d[7] (4680:4680:4680) (4723:4723:4723))
        (PORT d[8] (10275:10275:10275) (10026:10026:10026))
        (PORT d[9] (9305:9305:9305) (9121:9121:9121))
        (PORT d[10] (8139:8139:8139) (7986:7986:7986))
        (PORT d[11] (4982:4982:4982) (4941:4941:4941))
        (PORT d[12] (9117:9117:9117) (8884:8884:8884))
        (PORT clk (2224:2224:2224) (2214:2214:2214))
        (PORT ena (4202:4202:4202) (4024:4024:4024))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a372\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2214:2214:2214))
        (PORT d[0] (4202:4202:4202) (4024:4024:4024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a372\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a372\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a372\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a320\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1723:1723:1723) (1683:1683:1683))
        (PORT clk (2284:2284:2284) (2312:2312:2312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a320\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6617:6617:6617) (6477:6477:6477))
        (PORT d[1] (2585:2585:2585) (2493:2493:2493))
        (PORT d[2] (2656:2656:2656) (2563:2563:2563))
        (PORT d[3] (4166:4166:4166) (4004:4004:4004))
        (PORT d[4] (2566:2566:2566) (2476:2476:2476))
        (PORT d[5] (2889:2889:2889) (2781:2781:2781))
        (PORT d[6] (3926:3926:3926) (3713:3713:3713))
        (PORT d[7] (5471:5471:5471) (5225:5225:5225))
        (PORT d[8] (2881:2881:2881) (2904:2904:2904))
        (PORT d[9] (4899:4899:4899) (4676:4676:4676))
        (PORT d[10] (4448:4448:4448) (4268:4268:4268))
        (PORT d[11] (3126:3126:3126) (3025:3025:3025))
        (PORT d[12] (2608:2608:2608) (2524:2524:2524))
        (PORT clk (2281:2281:2281) (2308:2308:2308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a320\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2051:2051:2051) (2004:2004:2004))
        (PORT clk (2281:2281:2281) (2308:2308:2308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a320\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2284:2284:2284) (2312:2312:2312))
        (PORT d[0] (2594:2594:2594) (2553:2553:2553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a320\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2285:2285:2285) (2313:2313:2313))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a320\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2285:2285:2285) (2313:2313:2313))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a320\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2285:2285:2285) (2313:2313:2313))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a320\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2285:2285:2285) (2313:2313:2313))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a320\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4641:4641:4641) (4433:4433:4433))
        (PORT d[1] (6032:6032:6032) (6036:6036:6036))
        (PORT d[2] (3294:3294:3294) (3130:3130:3130))
        (PORT d[3] (7995:7995:7995) (7741:7741:7741))
        (PORT d[4] (6267:6267:6267) (6247:6247:6247))
        (PORT d[5] (2892:2892:2892) (2848:2848:2848))
        (PORT d[6] (3446:3446:3446) (3304:3304:3304))
        (PORT d[7] (3317:3317:3317) (3356:3356:3356))
        (PORT d[8] (8928:8928:8928) (8627:8627:8627))
        (PORT d[9] (3456:3456:3456) (3444:3444:3444))
        (PORT d[10] (8811:8811:8811) (8634:8634:8634))
        (PORT d[11] (8715:8715:8715) (8412:8412:8412))
        (PORT d[12] (4123:4123:4123) (4051:4051:4051))
        (PORT clk (2242:2242:2242) (2231:2231:2231))
        (PORT ena (3859:3859:3859) (3667:3667:3667))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a320\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2231:2231:2231))
        (PORT d[0] (3859:3859:3859) (3667:3667:3667))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a320\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a320\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a320\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a137\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1653:1653:1653) (1641:1641:1641))
        (PORT clk (2269:2269:2269) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a137\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8071:8071:8071) (7981:7981:7981))
        (PORT d[1] (2909:2909:2909) (2810:2810:2810))
        (PORT d[2] (2988:2988:2988) (2872:2872:2872))
        (PORT d[3] (3780:3780:3780) (3637:3637:3637))
        (PORT d[4] (2896:2896:2896) (2795:2795:2795))
        (PORT d[5] (3826:3826:3826) (3677:3677:3677))
        (PORT d[6] (3586:3586:3586) (3377:3377:3377))
        (PORT d[7] (4898:4898:4898) (4681:4681:4681))
        (PORT d[8] (2510:2510:2510) (2534:2534:2534))
        (PORT d[9] (4531:4531:4531) (4321:4321:4321))
        (PORT d[10] (2778:2778:2778) (2656:2656:2656))
        (PORT d[11] (2829:2829:2829) (2740:2740:2740))
        (PORT d[12] (5024:5024:5024) (4842:4842:4842))
        (PORT clk (2266:2266:2266) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a137\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2964:2964:2964) (2738:2738:2738))
        (PORT clk (2266:2266:2266) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a137\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2299:2299:2299))
        (PORT d[0] (3507:3507:3507) (3292:3292:3292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a137\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a137\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2300:2300:2300))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a137\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a137\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a137\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4968:4968:4968) (4748:4748:4748))
        (PORT d[1] (3493:3493:3493) (3351:3351:3351))
        (PORT d[2] (3633:3633:3633) (3459:3459:3459))
        (PORT d[3] (3050:3050:3050) (2884:2884:2884))
        (PORT d[4] (6589:6589:6589) (6554:6554:6554))
        (PORT d[5] (3240:3240:3240) (3189:3189:3189))
        (PORT d[6] (2474:2474:2474) (2339:2339:2339))
        (PORT d[7] (3343:3343:3343) (3382:3382:3382))
        (PORT d[8] (3666:3666:3666) (3646:3646:3646))
        (PORT d[9] (3507:3507:3507) (3494:3494:3494))
        (PORT d[10] (9142:9142:9142) (8950:8950:8950))
        (PORT d[11] (3125:3125:3125) (2991:2991:2991))
        (PORT d[12] (3841:3841:3841) (3769:3769:3769))
        (PORT clk (2227:2227:2227) (2218:2218:2218))
        (PORT ena (3515:3515:3515) (3333:3333:3333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a137\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2218:2218:2218))
        (PORT d[0] (3515:3515:3515) (3333:3333:3333))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a137\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a137\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a137\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a163\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2348:2348:2348) (2338:2338:2338))
        (PORT clk (2246:2246:2246) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a163\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7003:7003:7003) (6924:6924:6924))
        (PORT d[1] (3207:3207:3207) (3150:3150:3150))
        (PORT d[2] (6017:6017:6017) (5875:5875:5875))
        (PORT d[3] (5911:5911:5911) (5807:5807:5807))
        (PORT d[4] (6426:6426:6426) (6220:6220:6220))
        (PORT d[5] (5157:5157:5157) (5031:5031:5031))
        (PORT d[6] (7596:7596:7596) (7278:7278:7278))
        (PORT d[7] (3809:3809:3809) (3684:3684:3684))
        (PORT d[8] (2758:2758:2758) (2756:2756:2756))
        (PORT d[9] (6550:6550:6550) (6296:6296:6296))
        (PORT d[10] (4197:4197:4197) (3968:3968:3968))
        (PORT d[11] (4167:4167:4167) (4035:4035:4035))
        (PORT d[12] (3883:3883:3883) (3756:3756:3756))
        (PORT clk (2243:2243:2243) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a163\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2225:2225:2225) (2121:2121:2121))
        (PORT clk (2243:2243:2243) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a163\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2277:2277:2277))
        (PORT d[0] (2768:2768:2768) (2675:2675:2675))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a163\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a163\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2278:2278:2278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a163\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a163\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a163\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3160:3160:3160) (3188:3188:3188))
        (PORT d[1] (4891:4891:4891) (4843:4843:4843))
        (PORT d[2] (2686:2686:2686) (2674:2674:2674))
        (PORT d[3] (9613:9613:9613) (9323:9323:9323))
        (PORT d[4] (3905:3905:3905) (3683:3683:3683))
        (PORT d[5] (2978:2978:2978) (2938:2938:2938))
        (PORT d[6] (3467:3467:3467) (3230:3230:3230))
        (PORT d[7] (3545:3545:3545) (3371:3371:3371))
        (PORT d[8] (3611:3611:3611) (3562:3562:3562))
        (PORT d[9] (3320:3320:3320) (3308:3308:3308))
        (PORT d[10] (8507:8507:8507) (8343:8343:8343))
        (PORT d[11] (9362:9362:9362) (9060:9060:9060))
        (PORT d[12] (9441:9441:9441) (9192:9192:9192))
        (PORT clk (2204:2204:2204) (2196:2196:2196))
        (PORT ena (6783:6783:6783) (6551:6551:6551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a163\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2196:2196:2196))
        (PORT d[0] (6783:6783:6783) (6551:6551:6551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a163\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a163\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a163\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a111\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2091:2091:2091) (2115:2115:2115))
        (PORT clk (2236:2236:2236) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a111\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (11107:11107:11107) (11144:11144:11144))
        (PORT d[1] (3530:3530:3530) (3459:3459:3459))
        (PORT d[2] (5711:5711:5711) (5571:5571:5571))
        (PORT d[3] (5535:5535:5535) (5438:5438:5438))
        (PORT d[4] (6122:6122:6122) (5944:5944:5944))
        (PORT d[5] (5187:5187:5187) (5067:5067:5067))
        (PORT d[6] (7308:7308:7308) (7001:7001:7001))
        (PORT d[7] (3802:3802:3802) (3677:3677:3677))
        (PORT d[8] (2707:2707:2707) (2703:2703:2703))
        (PORT d[9] (6210:6210:6210) (5961:5961:5961))
        (PORT d[10] (4482:4482:4482) (4239:4239:4239))
        (PORT d[11] (2629:2629:2629) (2559:2559:2559))
        (PORT d[12] (3835:3835:3835) (3707:3707:3707))
        (PORT clk (2233:2233:2233) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a111\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4621:4621:4621) (4510:4510:4510))
        (PORT clk (2233:2233:2233) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a111\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2267:2267:2267))
        (PORT d[0] (5164:5164:5164) (5064:5064:5064))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a111\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a111\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2268:2268:2268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a111\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a111\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a111\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3457:3457:3457) (3468:3468:3468))
        (PORT d[1] (4792:4792:4792) (4710:4710:4710))
        (PORT d[2] (2441:2441:2441) (2454:2454:2454))
        (PORT d[3] (9686:9686:9686) (9411:9411:9411))
        (PORT d[4] (2928:2928:2928) (2738:2738:2738))
        (PORT d[5] (3333:3333:3333) (3289:3289:3289))
        (PORT d[6] (3205:3205:3205) (2985:2985:2985))
        (PORT d[7] (2908:2908:2908) (2754:2754:2754))
        (PORT d[8] (3641:3641:3641) (3601:3601:3601))
        (PORT d[9] (3330:3330:3330) (3317:3317:3317))
        (PORT d[10] (8827:8827:8827) (8650:8650:8650))
        (PORT d[11] (9680:9680:9680) (9374:9374:9374))
        (PORT d[12] (3445:3445:3445) (3372:3372:3372))
        (PORT clk (2194:2194:2194) (2186:2186:2186))
        (PORT ena (6491:6491:6491) (6272:6272:6272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a111\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2186:2186:2186))
        (PORT d[0] (6491:6491:6491) (6272:6272:6272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a111\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a111\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a111\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a189\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2480:2480:2480) (2499:2499:2499))
        (PORT clk (2210:2210:2210) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a189\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7584:7584:7584) (7480:7480:7480))
        (PORT d[1] (4093:4093:4093) (4031:4031:4031))
        (PORT d[2] (6780:6780:6780) (6672:6672:6672))
        (PORT d[3] (6692:6692:6692) (6620:6620:6620))
        (PORT d[4] (6306:6306:6306) (6128:6128:6128))
        (PORT d[5] (5480:5480:5480) (5361:5361:5361))
        (PORT d[6] (2784:2784:2784) (2801:2801:2801))
        (PORT d[7] (5506:5506:5506) (5282:5282:5282))
        (PORT d[8] (3101:3101:3101) (3129:3129:3129))
        (PORT d[9] (6247:6247:6247) (6029:6029:6029))
        (PORT d[10] (6722:6722:6722) (6675:6675:6675))
        (PORT d[11] (5715:5715:5715) (5523:5523:5523))
        (PORT d[12] (6704:6704:6704) (6532:6532:6532))
        (PORT clk (2207:2207:2207) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a189\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3310:3310:3310) (3234:3234:3234))
        (PORT clk (2207:2207:2207) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a189\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2238:2238:2238))
        (PORT d[0] (3845:3845:3845) (3796:3796:3796))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a189\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a189\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2239:2239:2239))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a189\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a189\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a189\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10353:10353:10353) (10031:10031:10031))
        (PORT d[1] (4481:4481:4481) (4384:4384:4384))
        (PORT d[2] (10362:10362:10362) (9995:9995:9995))
        (PORT d[3] (11025:11025:11025) (10743:10743:10743))
        (PORT d[4] (5163:5163:5163) (4855:4855:4855))
        (PORT d[5] (2380:2380:2380) (2385:2385:2385))
        (PORT d[6] (4193:4193:4193) (4005:4005:4005))
        (PORT d[7] (3770:3770:3770) (3605:3605:3605))
        (PORT d[8] (4301:4301:4301) (4253:4253:4253))
        (PORT d[9] (4062:4062:4062) (4049:4049:4049))
        (PORT d[10] (11471:11471:11471) (11249:11249:11249))
        (PORT d[11] (5635:5635:5635) (5569:5569:5569))
        (PORT d[12] (4376:4376:4376) (4257:4257:4257))
        (PORT clk (2168:2168:2168) (2157:2157:2157))
        (PORT ena (5603:5603:5603) (5448:5448:5448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a189\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2157:2157:2157))
        (PORT d[0] (5603:5603:5603) (5448:5448:5448))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a189\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a189\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a189\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a33\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2667:2667:2667) (2648:2648:2648))
        (PORT clk (2219:2219:2219) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a33\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7297:7297:7297) (7221:7221:7221))
        (PORT d[1] (4161:4161:4161) (4110:4110:4110))
        (PORT d[2] (6813:6813:6813) (6706:6706:6706))
        (PORT d[3] (6668:6668:6668) (6595:6595:6595))
        (PORT d[4] (6303:6303:6303) (6127:6127:6127))
        (PORT d[5] (5489:5489:5489) (5371:5371:5371))
        (PORT d[6] (7020:7020:7020) (6751:6751:6751))
        (PORT d[7] (5481:5481:5481) (5259:5259:5259))
        (PORT d[8] (2755:2755:2755) (2800:2800:2800))
        (PORT d[9] (6248:6248:6248) (6030:6030:6030))
        (PORT d[10] (7093:7093:7093) (7036:7036:7036))
        (PORT d[11] (5741:5741:5741) (5552:5552:5552))
        (PORT d[12] (6673:6673:6673) (6501:6501:6501))
        (PORT clk (2216:2216:2216) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a33\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3674:3674:3674) (3468:3468:3468))
        (PORT clk (2216:2216:2216) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a33\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2250:2250:2250))
        (PORT d[0] (4218:4218:4218) (4022:4022:4022))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a33\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a33\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2251:2251:2251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a33\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a33\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a33\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10305:10305:10305) (9976:9976:9976))
        (PORT d[1] (3879:3879:3879) (3820:3820:3820))
        (PORT d[2] (3275:3275:3275) (3321:3321:3321))
        (PORT d[3] (10720:10720:10720) (10453:10453:10453))
        (PORT d[4] (5163:5163:5163) (4856:4856:4856))
        (PORT d[5] (3119:3119:3119) (3128:3128:3128))
        (PORT d[6] (4206:4206:4206) (4018:4018:4018))
        (PORT d[7] (3763:3763:3763) (3598:3598:3598))
        (PORT d[8] (4268:4268:4268) (4221:4221:4221))
        (PORT d[9] (3757:3757:3757) (3760:3760:3760))
        (PORT d[10] (11463:11463:11463) (11241:11241:11241))
        (PORT d[11] (5355:5355:5355) (5304:5304:5304))
        (PORT d[12] (4459:4459:4459) (4368:4368:4368))
        (PORT clk (2177:2177:2177) (2169:2169:2169))
        (PORT ena (5930:5930:5930) (5764:5764:5764))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a33\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2169:2169:2169))
        (PORT d[0] (5930:5930:5930) (5764:5764:5764))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a33\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2170:2170:2170))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a33\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2170:2170:2170))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a33\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2170:2170:2170))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a59\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1767:1767:1767) (1728:1728:1728))
        (PORT clk (2272:2272:2272) (2303:2303:2303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a59\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8097:8097:8097) (8005:8005:8005))
        (PORT d[1] (2932:2932:2932) (2818:2818:2818))
        (PORT d[2] (2960:2960:2960) (2852:2852:2852))
        (PORT d[3] (3838:3838:3838) (3695:3695:3695))
        (PORT d[4] (2859:2859:2859) (2752:2752:2752))
        (PORT d[5] (3826:3826:3826) (3678:3678:3678))
        (PORT d[6] (3900:3900:3900) (3684:3684:3684))
        (PORT d[7] (4869:4869:4869) (4647:4647:4647))
        (PORT d[8] (2551:2551:2551) (2575:2575:2575))
        (PORT d[9] (4532:4532:4532) (4322:4322:4322))
        (PORT d[10] (4092:4092:4092) (3919:3919:3919))
        (PORT d[11] (4988:4988:4988) (4932:4932:4932))
        (PORT d[12] (4997:4997:4997) (4819:4819:4819))
        (PORT clk (2269:2269:2269) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a59\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4876:4876:4876) (4751:4751:4751))
        (PORT clk (2269:2269:2269) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a59\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2303:2303:2303))
        (PORT d[0] (5419:5419:5419) (5305:5305:5305))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a59\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a59\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2304:2304:2304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a59\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a59\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a59\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4967:4967:4967) (4748:4748:4748))
        (PORT d[1] (3788:3788:3788) (3624:3624:3624))
        (PORT d[2] (3644:3644:3644) (3469:3469:3469))
        (PORT d[3] (3038:3038:3038) (2883:2883:2883))
        (PORT d[4] (6277:6277:6277) (6253:6253:6253))
        (PORT d[5] (3198:3198:3198) (3148:3148:3148))
        (PORT d[6] (3142:3142:3142) (3012:3012:3012))
        (PORT d[7] (3329:3329:3329) (3367:3367:3367))
        (PORT d[8] (3710:3710:3710) (3708:3708:3708))
        (PORT d[9] (3455:3455:3455) (3443:3443:3443))
        (PORT d[10] (8802:8802:8802) (8627:8627:8627))
        (PORT d[11] (3047:3047:3047) (2907:2907:2907))
        (PORT d[12] (3805:3805:3805) (3749:3749:3749))
        (PORT clk (2230:2230:2230) (2222:2222:2222))
        (PORT ena (4875:4875:4875) (4686:4686:4686))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a59\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2222:2222:2222))
        (PORT d[0] (4875:4875:4875) (4686:4686:4686))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a59\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a59\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a59\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a7\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2304:2304:2304) (2287:2287:2287))
        (PORT clk (2252:2252:2252) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a7\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (11126:11126:11126) (11164:11164:11164))
        (PORT d[1] (3521:3521:3521) (3451:3451:3451))
        (PORT d[2] (6025:6025:6025) (5883:5883:5883))
        (PORT d[3] (5912:5912:5912) (5806:5806:5806))
        (PORT d[4] (6447:6447:6447) (6252:6252:6252))
        (PORT d[5] (5514:5514:5514) (5384:5384:5384))
        (PORT d[6] (7636:7636:7636) (7316:7316:7316))
        (PORT d[7] (3802:3802:3802) (3680:3680:3680))
        (PORT d[8] (2734:2734:2734) (2733:2733:2733))
        (PORT d[9] (6551:6551:6551) (6297:6297:6297))
        (PORT d[10] (4502:4502:4502) (4256:4256:4256))
        (PORT d[11] (2545:2545:2545) (2474:2474:2474))
        (PORT d[12] (3916:3916:3916) (3789:3789:3789))
        (PORT clk (2249:2249:2249) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a7\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2455:2455:2455) (2295:2295:2295))
        (PORT clk (2249:2249:2249) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a7\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2282:2282:2282))
        (PORT d[0] (2998:2998:2998) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a7\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a7\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2283:2283:2283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a7\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a7\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a7\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3501:3501:3501) (3514:3514:3514))
        (PORT d[1] (5491:5491:5491) (5416:5416:5416))
        (PORT d[2] (2785:2785:2785) (2765:2765:2765))
        (PORT d[3] (9353:9353:9353) (9087:9087:9087))
        (PORT d[4] (3930:3930:3930) (3708:3708:3708))
        (PORT d[5] (3695:3695:3695) (3638:3638:3638))
        (PORT d[6] (3281:3281:3281) (3091:3091:3091))
        (PORT d[7] (3286:3286:3286) (3121:3121:3121))
        (PORT d[8] (10585:10585:10585) (10319:10319:10319))
        (PORT d[9] (3359:3359:3359) (3347:3347:3347))
        (PORT d[10] (8474:8474:8474) (8311:8311:8311))
        (PORT d[11] (4609:4609:4609) (4547:4547:4547))
        (PORT d[12] (9440:9440:9440) (9192:9192:9192))
        (PORT clk (2210:2210:2210) (2201:2201:2201))
        (PORT ena (6769:6769:6769) (6534:6534:6534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a7\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2201:2201:2201))
        (PORT d[0] (6769:6769:6769) (6534:6534:6534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a7\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a7\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a7\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a85\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1940:1940:1940) (1904:1904:1904))
        (PORT clk (2263:2263:2263) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a85\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8100:8100:8100) (7997:7997:7997))
        (PORT d[1] (2942:2942:2942) (2836:2836:2836))
        (PORT d[2] (2959:2959:2959) (2856:2856:2856))
        (PORT d[3] (2782:2782:2782) (2653:2653:2653))
        (PORT d[4] (2902:2902:2902) (2794:2794:2794))
        (PORT d[5] (3793:3793:3793) (3645:3645:3645))
        (PORT d[6] (7197:7197:7197) (6859:6859:6859))
        (PORT d[7] (4904:4904:4904) (4688:4688:4688))
        (PORT d[8] (2470:2470:2470) (2494:2494:2494))
        (PORT d[9] (4555:4555:4555) (4344:4344:4344))
        (PORT d[10] (3716:3716:3716) (3559:3559:3559))
        (PORT d[11] (3137:3137:3137) (3028:3028:3028))
        (PORT d[12] (4720:4720:4720) (4557:4557:4557))
        (PORT clk (2260:2260:2260) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a85\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3297:3297:3297) (3100:3100:3100))
        (PORT clk (2260:2260:2260) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a85\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2294:2294:2294))
        (PORT d[0] (3840:3840:3840) (3654:3654:3654))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a85\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a85\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2295:2295:2295))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a85\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a85\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a85\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4946:4946:4946) (4721:4721:4721))
        (PORT d[1] (3492:3492:3492) (3350:3350:3350))
        (PORT d[2] (3966:3966:3966) (3773:3773:3773))
        (PORT d[3] (3357:3357:3357) (3192:3192:3192))
        (PORT d[4] (6596:6596:6596) (6562:6562:6562))
        (PORT d[5] (3280:3280:3280) (3231:3231:3231))
        (PORT d[6] (3485:3485:3485) (3345:3345:3345))
        (PORT d[7] (3318:3318:3318) (3359:3359:3359))
        (PORT d[8] (3690:3690:3690) (3668:3668:3668))
        (PORT d[9] (3509:3509:3509) (3497:3497:3497))
        (PORT d[10] (9123:9123:9123) (8933:8933:8933))
        (PORT d[11] (3159:3159:3159) (3024:3024:3024))
        (PORT d[12] (3901:3901:3901) (3846:3846:3846))
        (PORT clk (2221:2221:2221) (2213:2213:2213))
        (PORT ena (4556:4556:4556) (4381:4381:4381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a85\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2213:2213:2213))
        (PORT d[0] (4556:4556:4556) (4381:4381:4381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a85\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a85\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a85\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a371\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2401:2401:2401) (2392:2392:2392))
        (PORT clk (2241:2241:2241) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a371\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (11094:11094:11094) (11133:11133:11133))
        (PORT d[1] (3182:3182:3182) (3114:3114:3114))
        (PORT d[2] (5369:5369:5369) (5238:5238:5238))
        (PORT d[3] (5878:5878:5878) (5773:5773:5773))
        (PORT d[4] (6403:6403:6403) (6207:6207:6207))
        (PORT d[5] (5188:5188:5188) (5068:5068:5068))
        (PORT d[6] (7292:7292:7292) (6984:6984:6984))
        (PORT d[7] (3809:3809:3809) (3683:3683:3683))
        (PORT d[8] (2780:2780:2780) (2780:2780:2780))
        (PORT d[9] (6541:6541:6541) (6286:6286:6286))
        (PORT d[10] (4222:4222:4222) (3990:3990:3990))
        (PORT d[11] (3888:3888:3888) (3771:3771:3771))
        (PORT d[12] (3847:3847:3847) (3721:3721:3721))
        (PORT clk (2238:2238:2238) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a371\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2591:2591:2591) (2476:2476:2476))
        (PORT clk (2238:2238:2238) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a371\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2273:2273:2273))
        (PORT d[0] (3134:3134:3134) (3030:3030:3030))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a371\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a371\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2274:2274:2274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a371\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a371\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a371\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3149:3149:3149) (3177:3177:3177))
        (PORT d[1] (4806:4806:4806) (4722:4722:4722))
        (PORT d[2] (2688:2688:2688) (2678:2678:2678))
        (PORT d[3] (4099:4099:4099) (4066:4066:4066))
        (PORT d[4] (3206:3206:3206) (3002:3002:3002))
        (PORT d[5] (2978:2978:2978) (2939:2939:2939))
        (PORT d[6] (2957:2957:2957) (2777:2777:2777))
        (PORT d[7] (4992:4992:4992) (5017:5017:5017))
        (PORT d[8] (3635:3635:3635) (3594:3594:3594))
        (PORT d[9] (3295:3295:3295) (3279:3279:3279))
        (PORT d[10] (8781:8781:8781) (8604:8604:8604))
        (PORT d[11] (9672:9672:9672) (9365:9365:9365))
        (PORT d[12] (3447:3447:3447) (3367:3367:3367))
        (PORT clk (2199:2199:2199) (2192:2192:2192))
        (PORT ena (6775:6775:6775) (6543:6543:6543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a371\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2192:2192:2192))
        (PORT d[0] (6775:6775:6775) (6543:6543:6543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a371\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a371\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a371\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a319\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2375:2375:2375) (2371:2371:2371))
        (PORT clk (2230:2230:2230) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a319\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10804:10804:10804) (10858:10858:10858))
        (PORT d[1] (3502:3502:3502) (3429:3429:3429))
        (PORT d[2] (5700:5700:5700) (5556:5556:5556))
        (PORT d[3] (5577:5577:5577) (5487:5487:5487))
        (PORT d[4] (6119:6119:6119) (5933:5933:5933))
        (PORT d[5] (5180:5180:5180) (5059:5059:5059))
        (PORT d[6] (7315:7315:7315) (7007:7007:7007))
        (PORT d[7] (3492:3492:3492) (3380:3380:3380))
        (PORT d[8] (2444:2444:2444) (2452:2452:2452))
        (PORT d[9] (6209:6209:6209) (5960:5960:5960))
        (PORT d[10] (4144:4144:4144) (3911:3911:3911))
        (PORT d[11] (2856:2856:2856) (2772:2772:2772))
        (PORT d[12] (3570:3570:3570) (3453:3453:3453))
        (PORT clk (2227:2227:2227) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a319\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2532:2532:2532) (2399:2399:2399))
        (PORT clk (2227:2227:2227) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a319\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2261:2261:2261))
        (PORT d[0] (3048:3048:3048) (2930:2930:2930))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a319\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a319\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2262:2262:2262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a319\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a319\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a319\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3191:3191:3191) (3209:3209:3209))
        (PORT d[1] (4500:4500:4500) (4449:4449:4449))
        (PORT d[2] (2690:2690:2690) (2680:2680:2680))
        (PORT d[3] (9665:9665:9665) (9383:9383:9383))
        (PORT d[4] (3285:3285:3285) (3091:3091:3091))
        (PORT d[5] (3342:3342:3342) (3300:3300:3300))
        (PORT d[6] (2950:2950:2950) (2769:2769:2769))
        (PORT d[7] (2932:2932:2932) (2776:2776:2776))
        (PORT d[8] (3609:3609:3609) (3571:3571:3571))
        (PORT d[9] (3345:3345:3345) (3333:3333:3333))
        (PORT d[10] (8801:8801:8801) (8626:8626:8626))
        (PORT d[11] (9706:9706:9706) (9399:9399:9399))
        (PORT d[12] (3777:3777:3777) (3674:3674:3674))
        (PORT clk (2188:2188:2188) (2180:2180:2180))
        (PORT ena (6485:6485:6485) (6259:6259:6259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a319\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2180:2180:2180))
        (PORT d[0] (6485:6485:6485) (6259:6259:6259))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a319\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a319\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a319\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a267\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2531:2531:2531) (2561:2561:2561))
        (PORT clk (2217:2217:2217) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a267\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10771:10771:10771) (10826:10826:10826))
        (PORT d[1] (6008:6008:6008) (5835:5835:5835))
        (PORT d[2] (5703:5703:5703) (5561:5561:5561))
        (PORT d[3] (5598:5598:5598) (5497:5497:5497))
        (PORT d[4] (6075:6075:6075) (5888:5888:5888))
        (PORT d[5] (4842:4842:4842) (4726:4726:4726))
        (PORT d[6] (6969:6969:6969) (6671:6671:6671))
        (PORT d[7] (3483:3483:3483) (3370:3370:3370))
        (PORT d[8] (2736:2736:2736) (2728:2728:2728))
        (PORT d[9] (6180:6180:6180) (5928:5928:5928))
        (PORT d[10] (6935:6935:6935) (6848:6848:6848))
        (PORT d[11] (2928:2928:2928) (2848:2848:2848))
        (PORT d[12] (3534:3534:3534) (3418:3418:3418))
        (PORT clk (2214:2214:2214) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a267\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2835:2835:2835) (2666:2666:2666))
        (PORT clk (2214:2214:2214) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a267\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2247:2247:2247))
        (PORT d[0] (3351:3351:3351) (3199:3199:3199))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a267\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a267\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2248:2248:2248))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a267\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a267\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a267\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3504:3504:3504) (3515:3515:3515))
        (PORT d[1] (4827:4827:4827) (4750:4750:4750))
        (PORT d[2] (2902:2902:2902) (2902:2902:2902))
        (PORT d[3] (3803:3803:3803) (3794:3794:3794))
        (PORT d[4] (3284:3284:3284) (3095:3095:3095))
        (PORT d[5] (3672:3672:3672) (3612:3612:3612))
        (PORT d[6] (2640:2640:2640) (2471:2471:2471))
        (PORT d[7] (2601:2601:2601) (2457:2457:2457))
        (PORT d[8] (3810:3810:3810) (3721:3721:3721))
        (PORT d[9] (3354:3354:3354) (3343:3343:3343))
        (PORT d[10] (9101:9101:9101) (8911:8911:8911))
        (PORT d[11] (4937:4937:4937) (4859:4859:4859))
        (PORT d[12] (3767:3767:3767) (3686:3686:3686))
        (PORT clk (2175:2175:2175) (2166:2166:2166))
        (PORT ena (6452:6452:6452) (6225:6225:6225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a267\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2166:2166:2166))
        (PORT d[0] (6452:6452:6452) (6225:6225:6225))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a267\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a267\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a267\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a215\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2754:2754:2754) (2750:2750:2750))
        (PORT clk (2226:2226:2226) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a215\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7610:7610:7610) (7522:7522:7522))
        (PORT d[1] (4190:4190:4190) (4135:4135:4135))
        (PORT d[2] (6813:6813:6813) (6705:6705:6705))
        (PORT d[3] (6988:6988:6988) (6905:6905:6905))
        (PORT d[4] (6306:6306:6306) (6125:6125:6125))
        (PORT d[5] (5490:5490:5490) (5372:5372:5372))
        (PORT d[6] (7329:7329:7329) (7047:7047:7047))
        (PORT d[7] (5514:5514:5514) (5292:5292:5292))
        (PORT d[8] (3091:3091:3091) (3125:3125:3125))
        (PORT d[9] (6528:6528:6528) (6300:6300:6300))
        (PORT d[10] (7068:7068:7068) (7013:7013:7013))
        (PORT d[11] (5719:5719:5719) (5527:5527:5527))
        (PORT d[12] (6656:6656:6656) (6480:6480:6480))
        (PORT clk (2223:2223:2223) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a215\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3949:3949:3949) (3760:3760:3760))
        (PORT clk (2223:2223:2223) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a215\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2257:2257:2257))
        (PORT d[0] (4518:4518:4518) (4337:4337:4337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a215\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a215\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2258:2258:2258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a215\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a215\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a215\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10305:10305:10305) (9977:9977:9977))
        (PORT d[1] (4136:4136:4136) (4058:4058:4058))
        (PORT d[2] (10047:10047:10047) (9704:9704:9704))
        (PORT d[3] (11016:11016:11016) (10735:10735:10735))
        (PORT d[4] (5156:5156:5156) (4848:4848:4848))
        (PORT d[5] (2430:2430:2430) (2432:2432:2432))
        (PORT d[6] (4212:4212:4212) (4025:4025:4025))
        (PORT d[7] (3774:3774:3774) (3607:3607:3607))
        (PORT d[8] (4521:4521:4521) (4437:4437:4437))
        (PORT d[9] (3724:3724:3724) (3727:3727:3727))
        (PORT d[10] (11448:11448:11448) (11225:11225:11225))
        (PORT d[11] (5372:5372:5372) (5325:5325:5325))
        (PORT d[12] (3867:3867:3867) (3807:3807:3807))
        (PORT clk (2184:2184:2184) (2176:2176:2176))
        (PORT ena (5963:5963:5963) (5799:5799:5799))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a215\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2176:2176:2176))
        (PORT d[0] (5963:5963:5963) (5799:5799:5799))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a215\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a215\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a215\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a293\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1621:1621:1621) (1602:1602:1602))
        (PORT clk (2277:2277:2277) (2304:2304:2304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a293\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6600:6600:6600) (6462:6462:6462))
        (PORT d[1] (2629:2629:2629) (2543:2543:2543))
        (PORT d[2] (2643:2643:2643) (2557:2557:2557))
        (PORT d[3] (3813:3813:3813) (3670:3670:3670))
        (PORT d[4] (2589:2589:2589) (2511:2511:2511))
        (PORT d[5] (2577:2577:2577) (2476:2476:2476))
        (PORT d[6] (3948:3948:3948) (3735:3735:3735))
        (PORT d[7] (5152:5152:5152) (4919:4919:4919))
        (PORT d[8] (2520:2520:2520) (2544:2544:2544))
        (PORT d[9] (4844:4844:4844) (4621:4621:4621))
        (PORT d[10] (4075:4075:4075) (3903:3903:3903))
        (PORT d[11] (4988:4988:4988) (4933:4933:4933))
        (PORT d[12] (2871:2871:2871) (2782:2782:2782))
        (PORT clk (2274:2274:2274) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a293\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2178:2178:2178) (2044:2044:2044))
        (PORT clk (2274:2274:2274) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a293\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2304:2304:2304))
        (PORT d[0] (2721:2721:2721) (2598:2598:2598))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a293\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a293\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2305:2305:2305))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a293\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a293\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a293\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4986:4986:4986) (4766:4766:4766))
        (PORT d[1] (6065:6065:6065) (6068:6068:6068))
        (PORT d[2] (3327:3327:3327) (3164:3164:3164))
        (PORT d[3] (2460:2460:2460) (2340:2340:2340))
        (PORT d[4] (6300:6300:6300) (6281:6281:6281))
        (PORT d[5] (2901:2901:2901) (2858:2858:2858))
        (PORT d[6] (2446:2446:2446) (2316:2316:2316))
        (PORT d[7] (3273:3273:3273) (3295:3295:3295))
        (PORT d[8] (3749:3749:3749) (3746:3746:3746))
        (PORT d[9] (3182:3182:3182) (3183:3183:3183))
        (PORT d[10] (8801:8801:8801) (8626:8626:8626))
        (PORT d[11] (3105:3105:3105) (2968:2968:2968))
        (PORT d[12] (9537:9537:9537) (9251:9251:9251))
        (PORT clk (2235:2235:2235) (2223:2223:2223))
        (PORT ena (4917:4917:4917) (4718:4718:4718))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a293\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2223:2223:2223))
        (PORT d[0] (4917:4917:4917) (4718:4718:4718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a293\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a293\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a293\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a241\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2209:2209:2209) (2256:2256:2256))
        (PORT clk (2224:2224:2224) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a241\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10804:10804:10804) (10861:10861:10861))
        (PORT d[1] (3534:3534:3534) (3460:3460:3460))
        (PORT d[2] (5710:5710:5710) (5567:5567:5567))
        (PORT d[3] (7292:7292:7292) (7177:7177:7177))
        (PORT d[4] (6099:6099:6099) (5901:5901:5901))
        (PORT d[5] (4843:4843:4843) (4727:4727:4727))
        (PORT d[6] (7275:7275:7275) (6968:6968:6968))
        (PORT d[7] (3491:3491:3491) (3379:3379:3379))
        (PORT d[8] (2753:2753:2753) (2744:2744:2744))
        (PORT d[9] (6169:6169:6169) (5920:5920:5920))
        (PORT d[10] (3631:3631:3631) (3428:3428:3428))
        (PORT d[11] (3574:3574:3574) (3471:3471:3471))
        (PORT d[12] (3512:3512:3512) (3393:3393:3393))
        (PORT clk (2221:2221:2221) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a241\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4050:4050:4050) (3893:3893:3893))
        (PORT clk (2221:2221:2221) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a241\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2255:2255:2255))
        (PORT d[0] (4593:4593:4593) (4447:4447:4447))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a241\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a241\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2256:2256:2256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a241\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a241\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a241\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3478:3478:3478) (3489:3489:3489))
        (PORT d[1] (4787:4787:4787) (4709:4709:4709))
        (PORT d[2] (2903:2903:2903) (2904:2904:2904))
        (PORT d[3] (4080:4080:4080) (4057:4057:4057))
        (PORT d[4] (3275:3275:3275) (3083:3083:3083))
        (PORT d[5] (3343:3343:3343) (3301:3301:3301))
        (PORT d[6] (3165:3165:3165) (2947:2947:2947))
        (PORT d[7] (2927:2927:2927) (2769:2769:2769))
        (PORT d[8] (3867:3867:3867) (3806:3806:3806))
        (PORT d[9] (3385:3385:3385) (3374:3374:3374))
        (PORT d[10] (4144:4144:4144) (4005:4005:4005))
        (PORT d[11] (9998:9998:9998) (9670:9670:9670))
        (PORT d[12] (3759:3759:3759) (3678:3678:3678))
        (PORT clk (2182:2182:2182) (2174:2174:2174))
        (PORT ena (6459:6459:6459) (6233:6233:6233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a241\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2174:2174:2174))
        (PORT d[0] (6459:6459:6459) (6233:6233:6233))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a241\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a241\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a241\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a397\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2061:2061:2061) (2061:2061:2061))
        (PORT clk (2259:2259:2259) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a397\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7014:7014:7014) (6927:6927:6927))
        (PORT d[1] (3567:3567:3567) (3498:3498:3498))
        (PORT d[2] (6364:6364:6364) (6210:6210:6210))
        (PORT d[3] (6271:6271:6271) (6165:6165:6165))
        (PORT d[4] (6732:6732:6732) (6529:6529:6529))
        (PORT d[5] (5490:5490:5490) (5354:5354:5354))
        (PORT d[6] (7615:7615:7615) (7297:7297:7297))
        (PORT d[7] (2557:2557:2557) (2472:2472:2472))
        (PORT d[8] (3101:3101:3101) (3093:3093:3093))
        (PORT d[9] (6880:6880:6880) (6616:6616:6616))
        (PORT d[10] (4791:4791:4791) (4541:4541:4541))
        (PORT d[11] (2279:2279:2279) (2221:2221:2221))
        (PORT d[12] (4221:4221:4221) (4087:4087:4087))
        (PORT clk (2256:2256:2256) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a397\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2282:2282:2282) (2209:2209:2209))
        (PORT clk (2256:2256:2256) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a397\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2287:2287:2287))
        (PORT d[0] (2825:2825:2825) (2763:2763:2763))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a397\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a397\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2288:2288:2288))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a397\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a397\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a397\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3523:3523:3523) (3535:3535:3535))
        (PORT d[1] (4612:4612:4612) (4581:4581:4581))
        (PORT d[2] (8370:8370:8370) (8053:8053:8053))
        (PORT d[3] (9355:9355:9355) (9087:9087:9087))
        (PORT d[4] (3860:3860:3860) (3637:3637:3637))
        (PORT d[5] (2660:2660:2660) (2635:2635:2635))
        (PORT d[6] (3291:3291:3291) (3101:3101:3101))
        (PORT d[7] (3296:3296:3296) (3132:3132:3132))
        (PORT d[8] (10328:10328:10328) (10079:10079:10079))
        (PORT d[9] (3342:3342:3342) (3332:3332:3332))
        (PORT d[10] (8452:8452:8452) (8287:8287:8287))
        (PORT d[11] (4311:4311:4311) (4262:4262:4262))
        (PORT d[12] (9479:9479:9479) (9226:9226:9226))
        (PORT clk (2217:2217:2217) (2206:2206:2206))
        (PORT ena (7090:7090:7090) (6841:6841:6841))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a397\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2206:2206:2206))
        (PORT d[0] (7090:7090:7090) (6841:6841:6841))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a397\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a397\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a397\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a345\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2445:2445:2445) (2464:2464:2464))
        (PORT clk (2243:2243:2243) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a345\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7659:7659:7659) (7571:7571:7571))
        (PORT d[1] (4216:4216:4216) (4192:4192:4192))
        (PORT d[2] (7156:7156:7156) (7042:7042:7042))
        (PORT d[3] (7012:7012:7012) (6931:6931:6931))
        (PORT d[4] (6620:6620:6620) (6433:6433:6433))
        (PORT d[5] (5807:5807:5807) (5679:5679:5679))
        (PORT d[6] (7352:7352:7352) (7072:7072:7072))
        (PORT d[7] (5817:5817:5817) (5584:5584:5584))
        (PORT d[8] (3146:3146:3146) (3184:3184:3184))
        (PORT d[9] (6891:6891:6891) (6649:6649:6649))
        (PORT d[10] (7397:7397:7397) (7332:7332:7332))
        (PORT d[11] (6061:6061:6061) (5860:5860:5860))
        (PORT d[12] (6998:6998:6998) (6813:6813:6813))
        (PORT clk (2240:2240:2240) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a345\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4042:4042:4042) (3995:3995:3995))
        (PORT clk (2240:2240:2240) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a345\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2275:2275:2275))
        (PORT d[0] (4585:4585:4585) (4549:4549:4549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a345\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a345\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2276:2276:2276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a345\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a345\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a345\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9977:9977:9977) (9659:9659:9659))
        (PORT d[1] (4471:4471:4471) (4373:4373:4373))
        (PORT d[2] (9695:9695:9695) (9364:9364:9364))
        (PORT d[3] (10380:10380:10380) (10122:10122:10122))
        (PORT d[4] (4895:4895:4895) (4605:4605:4605))
        (PORT d[5] (2808:2808:2808) (2839:2839:2839))
        (PORT d[6] (9815:9815:9815) (9547:9547:9547))
        (PORT d[7] (5162:5162:5162) (4994:4994:4994))
        (PORT d[8] (12003:12003:12003) (11749:11749:11749))
        (PORT d[9] (3674:3674:3674) (3658:3658:3658))
        (PORT d[10] (11125:11125:11125) (10912:10912:10912))
        (PORT d[11] (5037:5037:5037) (4999:4999:4999))
        (PORT d[12] (3802:3802:3802) (3726:3726:3726))
        (PORT clk (2201:2201:2201) (2194:2194:2194))
        (PORT ena (6265:6265:6265) (6090:6090:6090))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a345\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2194:2194:2194))
        (PORT d[0] (6265:6265:6265) (6090:6090:6090))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a345\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a345\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a345\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a136\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2286:2286:2286) (2356:2356:2356))
        (PORT clk (2242:2242:2242) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a136\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5655:5655:5655) (5399:5399:5399))
        (PORT d[1] (6472:6472:6472) (6358:6358:6358))
        (PORT d[2] (4889:4889:4889) (4886:4886:4886))
        (PORT d[3] (5538:5538:5538) (5439:5439:5439))
        (PORT d[4] (5238:5238:5238) (4986:4986:4986))
        (PORT d[5] (6729:6729:6729) (6680:6680:6680))
        (PORT d[6] (2704:2704:2704) (2703:2703:2703))
        (PORT d[7] (4576:4576:4576) (4390:4390:4390))
        (PORT d[8] (4735:4735:4735) (4603:4603:4603))
        (PORT d[9] (5083:5083:5083) (4850:4850:4850))
        (PORT d[10] (8002:8002:8002) (8070:8070:8070))
        (PORT d[11] (6934:6934:6934) (6980:6980:6980))
        (PORT d[12] (4436:4436:4436) (4243:4243:4243))
        (PORT clk (2239:2239:2239) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a136\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3340:3340:3340) (3129:3129:3129))
        (PORT clk (2239:2239:2239) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a136\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2271:2271:2271))
        (PORT d[0] (3884:3884:3884) (3684:3684:3684))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a136\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a136\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2272:2272:2272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a136\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a136\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a136\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6161:6161:6161) (5912:5912:5912))
        (PORT d[1] (6843:6843:6843) (6715:6715:6715))
        (PORT d[2] (8651:8651:8651) (8461:8461:8461))
        (PORT d[3] (8074:8074:8074) (7908:7908:7908))
        (PORT d[4] (6835:6835:6835) (6508:6508:6508))
        (PORT d[5] (4333:4333:4333) (4347:4347:4347))
        (PORT d[6] (6836:6836:6836) (6674:6674:6674))
        (PORT d[7] (5324:5324:5324) (5356:5356:5356))
        (PORT d[8] (8033:8033:8033) (7703:7703:7703))
        (PORT d[9] (7000:7000:7000) (6896:6896:6896))
        (PORT d[10] (7192:7192:7192) (7119:7119:7119))
        (PORT d[11] (6623:6623:6623) (6399:6399:6399))
        (PORT d[12] (7118:7118:7118) (6924:6924:6924))
        (PORT clk (2200:2200:2200) (2190:2190:2190))
        (PORT ena (3171:3171:3171) (3063:3063:3063))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a136\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2190:2190:2190))
        (PORT d[0] (3171:3171:3171) (3063:3063:3063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a136\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a136\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a136\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a162\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2326:2326:2326) (2390:2390:2390))
        (PORT clk (2248:2248:2248) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a162\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5613:5613:5613) (5344:5344:5344))
        (PORT d[1] (5944:5944:5944) (5861:5861:5861))
        (PORT d[2] (4592:4592:4592) (4599:4599:4599))
        (PORT d[3] (5825:5825:5825) (5708:5708:5708))
        (PORT d[4] (4953:4953:4953) (4711:4711:4711))
        (PORT d[5] (6678:6678:6678) (6626:6626:6626))
        (PORT d[6] (2775:2775:2775) (2774:2774:2774))
        (PORT d[7] (4634:4634:4634) (4450:4450:4450))
        (PORT d[8] (5028:5028:5028) (4881:4881:4881))
        (PORT d[9] (4758:4758:4758) (4535:4535:4535))
        (PORT d[10] (7329:7329:7329) (7418:7418:7418))
        (PORT d[11] (3713:3713:3713) (3550:3550:3550))
        (PORT d[12] (5044:5044:5044) (4822:4822:4822))
        (PORT clk (2245:2245:2245) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a162\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2586:2586:2586) (2488:2488:2488))
        (PORT clk (2245:2245:2245) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a162\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2276:2276:2276))
        (PORT d[0] (3129:3129:3129) (3042:3042:3042))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a162\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a162\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2277:2277:2277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a162\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a162\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a162\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6829:6829:6829) (6550:6550:6550))
        (PORT d[1] (6816:6816:6816) (6681:6681:6681))
        (PORT d[2] (8298:8298:8298) (8114:8114:8114))
        (PORT d[3] (7751:7751:7751) (7596:7596:7596))
        (PORT d[4] (7164:7164:7164) (6833:6833:6833))
        (PORT d[5] (3817:3817:3817) (3878:3878:3878))
        (PORT d[6] (6896:6896:6896) (6737:6737:6737))
        (PORT d[7] (5021:5021:5021) (5066:5066:5066))
        (PORT d[8] (8024:8024:8024) (7679:7679:7679))
        (PORT d[9] (7321:7321:7321) (7221:7221:7221))
        (PORT d[10] (6874:6874:6874) (6812:6812:6812))
        (PORT d[11] (6933:6933:6933) (6696:6696:6696))
        (PORT d[12] (6533:6533:6533) (6360:6360:6360))
        (PORT clk (2206:2206:2206) (2195:2195:2195))
        (PORT ena (3173:3173:3173) (3075:3075:3075))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a162\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2195:2195:2195))
        (PORT d[0] (3173:3173:3173) (3075:3075:3075))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a162\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a162\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a162\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a110\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2306:2306:2306) (2374:2374:2374))
        (PORT clk (2239:2239:2239) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a110\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5686:5686:5686) (5431:5431:5431))
        (PORT d[1] (6823:6823:6823) (6701:6701:6701))
        (PORT d[2] (4929:4929:4929) (4925:4925:4925))
        (PORT d[3] (5409:5409:5409) (5296:5296:5296))
        (PORT d[4] (5264:5264:5264) (5012:5012:5012))
        (PORT d[5] (7041:7041:7041) (6987:6987:6987))
        (PORT d[6] (2406:2406:2406) (2419:2419:2419))
        (PORT d[7] (4557:4557:4557) (4375:4375:4375))
        (PORT d[8] (4695:4695:4695) (4563:4563:4563))
        (PORT d[9] (5090:5090:5090) (4858:4858:4858))
        (PORT d[10] (3546:3546:3546) (3360:3360:3360))
        (PORT d[11] (6943:6943:6943) (6989:6989:6989))
        (PORT d[12] (4181:4181:4181) (4019:4019:4019))
        (PORT clk (2236:2236:2236) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a110\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3315:3315:3315) (3117:3117:3117))
        (PORT clk (2236:2236:2236) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a110\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2269:2269:2269))
        (PORT d[0] (3859:3859:3859) (3671:3671:3671))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a110\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a110\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2270:2270:2270))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a110\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a110\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a110\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7163:7163:7163) (6873:6873:6873))
        (PORT d[1] (7150:7150:7150) (7008:7008:7008))
        (PORT d[2] (8652:8652:8652) (8464:8464:8464))
        (PORT d[3] (8075:8075:8075) (7909:7909:7909))
        (PORT d[4] (7086:7086:7086) (6743:6743:6743))
        (PORT d[5] (4432:4432:4432) (4464:4464:4464))
        (PORT d[6] (6825:6825:6825) (6663:6663:6663))
        (PORT d[7] (5345:5345:5345) (5377:5377:5377))
        (PORT d[8] (8065:8065:8065) (7734:7734:7734))
        (PORT d[9] (7286:7286:7286) (7186:7186:7186))
        (PORT d[10] (7202:7202:7202) (7129:7129:7129))
        (PORT d[11] (6966:6966:6966) (6725:6725:6725))
        (PORT d[12] (6186:6186:6186) (6027:6027:6027))
        (PORT clk (2197:2197:2197) (2188:2188:2188))
        (PORT ena (3181:3181:3181) (3083:3083:3083))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a110\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2188:2188:2188))
        (PORT d[0] (3181:3181:3181) (3083:3083:3083))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a110\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a110\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a110\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a188\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1969:1969:1969) (2028:2028:2028))
        (PORT clk (2201:2201:2201) (2230:2230:2230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a188\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5863:5863:5863) (5718:5718:5718))
        (PORT d[1] (4769:4769:4769) (4598:4598:4598))
        (PORT d[2] (3981:3981:3981) (3902:3902:3902))
        (PORT d[3] (6279:6279:6279) (6175:6175:6175))
        (PORT d[4] (4052:4052:4052) (3988:3988:3988))
        (PORT d[5] (7723:7723:7723) (7642:7642:7642))
        (PORT d[6] (2757:2757:2757) (2732:2732:2732))
        (PORT d[7] (2792:2792:2792) (2728:2728:2728))
        (PORT d[8] (4666:4666:4666) (4524:4524:4524))
        (PORT d[9] (4861:4861:4861) (4676:4676:4676))
        (PORT d[10] (4738:4738:4738) (4492:4492:4492))
        (PORT d[11] (2567:2567:2567) (2497:2497:2497))
        (PORT d[12] (5479:5479:5479) (5272:5272:5272))
        (PORT clk (2198:2198:2198) (2226:2226:2226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a188\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1809:1809:1809) (1674:1674:1674))
        (PORT clk (2198:2198:2198) (2226:2226:2226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a188\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2230:2230:2230))
        (PORT d[0] (2352:2352:2352) (2228:2228:2228))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a188\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a188\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2231:2231:2231))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a188\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a188\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a188\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8146:8146:8146) (7825:7825:7825))
        (PORT d[1] (8186:8186:8186) (8022:8022:8022))
        (PORT d[2] (6683:6683:6683) (6407:6407:6407))
        (PORT d[3] (7027:7027:7027) (6820:6820:6820))
        (PORT d[4] (6154:6154:6154) (5853:5853:5853))
        (PORT d[5] (4875:4875:4875) (4914:4914:4914))
        (PORT d[6] (5522:5522:5522) (5373:5373:5373))
        (PORT d[7] (4776:4776:4776) (4864:4864:4864))
        (PORT d[8] (8053:8053:8053) (7884:7884:7884))
        (PORT d[9] (6998:6998:6998) (6892:6892:6892))
        (PORT d[10] (6531:6531:6531) (6431:6431:6431))
        (PORT d[11] (7065:7065:7065) (6841:6841:6841))
        (PORT d[12] (6861:6861:6861) (6696:6696:6696))
        (PORT clk (2159:2159:2159) (2149:2149:2149))
        (PORT ena (2486:2486:2486) (2386:2386:2386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a188\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2149:2149:2149))
        (PORT d[0] (2486:2486:2486) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a188\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2150:2150:2150))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a188\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2150:2150:2150))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a188\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2150:2150:2150))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a32\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2343:2343:2343) (2410:2410:2410))
        (PORT clk (2218:2218:2218) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a32\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6466:6466:6466) (6294:6294:6294))
        (PORT d[1] (5623:5623:5623) (5468:5468:5468))
        (PORT d[2] (5206:5206:5206) (5186:5186:5186))
        (PORT d[3] (6259:6259:6259) (6172:6172:6172))
        (PORT d[4] (4395:4395:4395) (4345:4345:4345))
        (PORT d[5] (7005:7005:7005) (6923:6923:6923))
        (PORT d[6] (8819:8819:8819) (8636:8636:8636))
        (PORT d[7] (5581:5581:5581) (5375:5375:5375))
        (PORT d[8] (4734:4734:4734) (4620:4620:4620))
        (PORT d[9] (5987:5987:5987) (5825:5825:5825))
        (PORT d[10] (7924:7924:7924) (7963:7963:7963))
        (PORT d[11] (3975:3975:3975) (3949:3949:3949))
        (PORT d[12] (5790:5790:5790) (5579:5579:5579))
        (PORT clk (2215:2215:2215) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a32\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4734:4734:4734) (4332:4332:4332))
        (PORT clk (2215:2215:2215) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a32\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2247:2247:2247))
        (PORT d[0] (5277:5277:5277) (4886:4886:4886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a32\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a32\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2248:2248:2248))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a32\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a32\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a32\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6943:6943:6943) (6695:6695:6695))
        (PORT d[1] (7192:7192:7192) (7077:7077:7077))
        (PORT d[2] (7060:7060:7060) (6794:6794:6794))
        (PORT d[3] (7460:7460:7460) (7305:7305:7305))
        (PORT d[4] (8332:8332:8332) (7961:7961:7961))
        (PORT d[5] (3869:3869:3869) (3933:3933:3933))
        (PORT d[6] (6848:6848:6848) (6681:6681:6681))
        (PORT d[7] (4244:4244:4244) (4124:4124:4124))
        (PORT d[8] (8798:8798:8798) (8654:8654:8654))
        (PORT d[9] (7798:7798:7798) (7745:7745:7745))
        (PORT d[10] (7826:7826:7826) (7707:7707:7707))
        (PORT d[11] (7249:7249:7249) (7015:7015:7015))
        (PORT d[12] (6951:6951:6951) (6807:6807:6807))
        (PORT clk (2176:2176:2176) (2166:2166:2166))
        (PORT ena (5260:5260:5260) (5128:5128:5128))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a32\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2166:2166:2166))
        (PORT d[0] (5260:5260:5260) (5128:5128:5128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a32\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a32\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a32\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a58\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1931:1931:1931) (1990:1990:1990))
        (PORT clk (2228:2228:2228) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a58\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5818:5818:5818) (5666:5666:5666))
        (PORT d[1] (7166:7166:7166) (7033:7033:7033))
        (PORT d[2] (5255:5255:5255) (5245:5245:5245))
        (PORT d[3] (5874:5874:5874) (5773:5773:5773))
        (PORT d[4] (3999:3999:3999) (3929:3929:3929))
        (PORT d[5] (7652:7652:7652) (7573:7573:7573))
        (PORT d[6] (2667:2667:2667) (2633:2633:2633))
        (PORT d[7] (5188:5188:5188) (4970:4970:4970))
        (PORT d[8] (4373:4373:4373) (4249:4249:4249))
        (PORT d[9] (5428:5428:5428) (5183:5183:5183))
        (PORT d[10] (4407:4407:4407) (4175:4175:4175))
        (PORT d[11] (7271:7271:7271) (7303:7303:7303))
        (PORT d[12] (4856:4856:4856) (4671:4671:4671))
        (PORT clk (2225:2225:2225) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a58\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2510:2510:2510) (2356:2356:2356))
        (PORT clk (2225:2225:2225) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a58\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2260:2260:2260))
        (PORT d[0] (3025:3025:3025) (2885:2885:2885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a58\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a58\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2261:2261:2261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a58\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a58\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a58\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7511:7511:7511) (7210:7210:7210))
        (PORT d[1] (7490:7490:7490) (7344:7344:7344))
        (PORT d[2] (6661:6661:6661) (6381:6381:6381))
        (PORT d[3] (8450:8450:8450) (8269:8269:8269))
        (PORT d[4] (6848:6848:6848) (6525:6525:6525))
        (PORT d[5] (4158:4158:4158) (4217:4217:4217))
        (PORT d[6] (6803:6803:6803) (6611:6611:6611))
        (PORT d[7] (5370:5370:5370) (5431:5431:5431))
        (PORT d[8] (8044:8044:8044) (7873:7873:7873))
        (PORT d[9] (7603:7603:7603) (7484:7484:7484))
        (PORT d[10] (7862:7862:7862) (7756:7756:7756))
        (PORT d[11] (6388:6388:6388) (6181:6181:6181))
        (PORT d[12] (6229:6229:6229) (6083:6083:6083))
        (PORT clk (2186:2186:2186) (2179:2179:2179))
        (PORT ena (3177:3177:3177) (3079:3079:3079))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a58\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2179:2179:2179))
        (PORT d[0] (3177:3177:3177) (3079:3079:3079))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a58\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a58\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a58\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a6\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1834:1834:1834) (1834:1834:1834))
        (PORT clk (2233:2233:2233) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a6\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2944:2944:2944) (2838:2838:2838))
        (PORT d[1] (6484:6484:6484) (6326:6326:6326))
        (PORT d[2] (3002:3002:3002) (2900:2900:2900))
        (PORT d[3] (5448:5448:5448) (5318:5318:5318))
        (PORT d[4] (2561:2561:2561) (2472:2472:2472))
        (PORT d[5] (7892:7892:7892) (7773:7773:7773))
        (PORT d[6] (3266:3266:3266) (3191:3191:3191))
        (PORT d[7] (2718:2718:2718) (2591:2591:2591))
        (PORT d[8] (3429:3429:3429) (3296:3296:3296))
        (PORT d[9] (4833:4833:4833) (4590:4590:4590))
        (PORT d[10] (4639:4639:4639) (4422:4422:4422))
        (PORT d[11] (3410:3410:3410) (3420:3420:3420))
        (PORT d[12] (2781:2781:2781) (2668:2668:2668))
        (PORT clk (2230:2230:2230) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a6\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2953:2953:2953) (2745:2745:2745))
        (PORT clk (2230:2230:2230) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a6\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2262:2262:2262))
        (PORT d[0] (3496:3496:3496) (3299:3299:3299))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a6\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a6\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a6\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a6\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a6\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6149:6149:6149) (5861:5861:5861))
        (PORT d[1] (7844:7844:7844) (7685:7685:7685))
        (PORT d[2] (6074:6074:6074) (5787:5787:5787))
        (PORT d[3] (6323:6323:6323) (6115:6115:6115))
        (PORT d[4] (8198:8198:8198) (7872:7872:7872))
        (PORT d[5] (3605:3605:3605) (3598:3598:3598))
        (PORT d[6] (7948:7948:7948) (7624:7624:7624))
        (PORT d[7] (5159:5159:5159) (5238:5238:5238))
        (PORT d[8] (6324:6324:6324) (6115:6115:6115))
        (PORT d[9] (6549:6549:6549) (6386:6386:6386))
        (PORT d[10] (6139:6139:6139) (6042:6042:6042))
        (PORT d[11] (6372:6372:6372) (6138:6138:6138))
        (PORT d[12] (6824:6824:6824) (6612:6612:6612))
        (PORT clk (2191:2191:2191) (2181:2181:2181))
        (PORT ena (3889:3889:3889) (3680:3680:3680))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a6\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2181:2181:2181))
        (PORT d[0] (3889:3889:3889) (3680:3680:3680))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a6\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a6\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a6\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a84\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1926:1926:1926) (1954:1954:1954))
        (PORT clk (2267:2267:2267) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a84\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4268:4268:4268) (4121:4121:4121))
        (PORT d[1] (5916:5916:5916) (5800:5800:5800))
        (PORT d[2] (4523:4523:4523) (4523:4523:4523))
        (PORT d[3] (5481:5481:5481) (5354:5354:5354))
        (PORT d[4] (3914:3914:3914) (3781:3781:3781))
        (PORT d[5] (6904:6904:6904) (6813:6813:6813))
        (PORT d[6] (3225:3225:3225) (3135:3135:3135))
        (PORT d[7] (5166:5166:5166) (4938:4938:4938))
        (PORT d[8] (3683:3683:3683) (3523:3523:3523))
        (PORT d[9] (4624:4624:4624) (4357:4357:4357))
        (PORT d[10] (3768:3768:3768) (3616:3616:3616))
        (PORT d[11] (6201:6201:6201) (6244:6244:6244))
        (PORT d[12] (3694:3694:3694) (3537:3537:3537))
        (PORT clk (2264:2264:2264) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a84\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3426:3426:3426) (3283:3283:3283))
        (PORT clk (2264:2264:2264) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a84\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2297:2297:2297))
        (PORT d[0] (3969:3969:3969) (3837:3837:3837))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a84\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a84\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2298:2298:2298))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a84\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a84\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a84\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6156:6156:6156) (5867:5867:5867))
        (PORT d[1] (6778:6778:6778) (6636:6636:6636))
        (PORT d[2] (6023:6023:6023) (5721:5721:5721))
        (PORT d[3] (7752:7752:7752) (7582:7582:7582))
        (PORT d[4] (7544:7544:7544) (7234:7234:7234))
        (PORT d[5] (3881:3881:3881) (3857:3857:3857))
        (PORT d[6] (6920:6920:6920) (6612:6612:6612))
        (PORT d[7] (5152:5152:5152) (5265:5265:5265))
        (PORT d[8] (7397:7397:7397) (7137:7137:7137))
        (PORT d[9] (6547:6547:6547) (6382:6382:6382))
        (PORT d[10] (6732:6732:6732) (6601:6601:6601))
        (PORT d[11] (6380:6380:6380) (6140:6140:6140))
        (PORT d[12] (6523:6523:6523) (6316:6316:6316))
        (PORT clk (2225:2225:2225) (2216:2216:2216))
        (PORT ena (4141:4141:4141) (4047:4047:4047))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a84\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2216:2216:2216))
        (PORT d[0] (4141:4141:4141) (4047:4047:4047))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a84\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a84\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a84\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a266\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2299:2299:2299) (2360:2360:2360))
        (PORT clk (2203:2203:2203) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a266\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6214:6214:6214) (6077:6077:6077))
        (PORT d[1] (5964:5964:5964) (5795:5795:5795))
        (PORT d[2] (5504:5504:5504) (5479:5479:5479))
        (PORT d[3] (6576:6576:6576) (6458:6458:6458))
        (PORT d[4] (4560:4560:4560) (4476:4476:4476))
        (PORT d[5] (5949:5949:5949) (5867:5867:5867))
        (PORT d[6] (8872:8872:8872) (8690:8690:8690))
        (PORT d[7] (5897:5897:5897) (5687:5687:5687))
        (PORT d[8] (4724:4724:4724) (4612:4612:4612))
        (PORT d[9] (4945:4945:4945) (4798:4798:4798))
        (PORT d[10] (7919:7919:7919) (7961:7961:7961))
        (PORT d[11] (4281:4281:4281) (4238:4238:4238))
        (PORT d[12] (5555:5555:5555) (5360:5360:5360))
        (PORT clk (2200:2200:2200) (2229:2229:2229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a266\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3854:3854:3854) (3696:3696:3696))
        (PORT clk (2200:2200:2200) (2229:2229:2229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a266\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2233:2233:2233))
        (PORT d[0] (4397:4397:4397) (4250:4250:4250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a266\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a266\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2234:2234:2234))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a266\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a266\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a266\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6960:6960:6960) (6724:6724:6724))
        (PORT d[1] (6938:6938:6938) (6844:6844:6844))
        (PORT d[2] (7044:7044:7044) (6775:6775:6775))
        (PORT d[3] (8101:8101:8101) (7922:7922:7922))
        (PORT d[4] (8341:8341:8341) (7969:7969:7969))
        (PORT d[5] (3530:3530:3530) (3608:3608:3608))
        (PORT d[6] (7853:7853:7853) (7672:7672:7672))
        (PORT d[7] (4894:4894:4894) (4748:4748:4748))
        (PORT d[8] (8088:8088:8088) (7948:7948:7948))
        (PORT d[9] (7782:7782:7782) (7728:7728:7728))
        (PORT d[10] (8205:8205:8205) (8080:8080:8080))
        (PORT d[11] (7289:7289:7289) (7054:7054:7054))
        (PORT d[12] (7314:7314:7314) (7161:7161:7161))
        (PORT clk (2161:2161:2161) (2152:2152:2152))
        (PORT ena (5001:5001:5001) (4888:4888:4888))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a266\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2152:2152:2152))
        (PORT d[0] (5001:5001:5001) (4888:4888:4888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a266\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2153:2153:2153))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a266\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2153:2153:2153))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a266\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2153:2153:2153))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a214\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2281:2281:2281) (2348:2348:2348))
        (PORT clk (2249:2249:2249) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a214\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5355:5355:5355) (5101:5101:5101))
        (PORT d[1] (6173:6173:6173) (6065:6065:6065))
        (PORT d[2] (4552:4552:4552) (4559:4559:4559))
        (PORT d[3] (6084:6084:6084) (5944:5944:5944))
        (PORT d[4] (4587:4587:4587) (4372:4372:4372))
        (PORT d[5] (6367:6367:6367) (6322:6322:6322))
        (PORT d[6] (2428:2428:2428) (2441:2441:2441))
        (PORT d[7] (4959:4959:4959) (4766:4766:4766))
        (PORT d[8] (5067:5067:5067) (4920:4920:4920))
        (PORT d[9] (5077:5077:5077) (4831:4831:4831))
        (PORT d[10] (7679:7679:7679) (7762:7762:7762))
        (PORT d[11] (7125:7125:7125) (7125:7125:7125))
        (PORT d[12] (4776:4776:4776) (4573:4573:4573))
        (PORT clk (2246:2246:2246) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a214\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6067:6067:6067) (6023:6023:6023))
        (PORT clk (2246:2246:2246) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a214\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2277:2277:2277))
        (PORT d[0] (6610:6610:6610) (6577:6577:6577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a214\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a214\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2278:2278:2278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a214\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a214\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a214\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6789:6789:6789) (6508:6508:6508))
        (PORT d[1] (6494:6494:6494) (6367:6367:6367))
        (PORT d[2] (8289:8289:8289) (8106:8106:8106))
        (PORT d[3] (7470:7470:7470) (7336:7336:7336))
        (PORT d[4] (7207:7207:7207) (6864:6864:6864))
        (PORT d[5] (3831:3831:3831) (3892:3892:3892))
        (PORT d[6] (6864:6864:6864) (6697:6697:6697))
        (PORT d[7] (4975:4975:4975) (5020:5020:5020))
        (PORT d[8] (7683:7683:7683) (7355:7355:7355))
        (PORT d[9] (7379:7379:7379) (7277:7277:7277))
        (PORT d[10] (7184:7184:7184) (7095:7095:7095))
        (PORT d[11] (6935:6935:6935) (6698:6698:6698))
        (PORT d[12] (6799:6799:6799) (6617:6617:6617))
        (PORT clk (2207:2207:2207) (2196:2196:2196))
        (PORT ena (3185:3185:3185) (3088:3088:3088))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a214\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2196:2196:2196))
        (PORT d[0] (3185:3185:3185) (3088:3088:3088))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a214\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a214\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a214\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a292\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2313:2313:2313) (2367:2367:2367))
        (PORT clk (2250:2250:2250) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a292\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4993:4993:4993) (4743:4743:4743))
        (PORT d[1] (5872:5872:5872) (5788:5788:5788))
        (PORT d[2] (4562:4562:4562) (4546:4546:4546))
        (PORT d[3] (5656:5656:5656) (5521:5521:5521))
        (PORT d[4] (4374:4374:4374) (4186:4186:4186))
        (PORT d[5] (6578:6578:6578) (6502:6502:6502))
        (PORT d[6] (2708:2708:2708) (2696:2696:2696))
        (PORT d[7] (4966:4966:4966) (4772:4772:4772))
        (PORT d[8] (5067:5067:5067) (4921:4921:4921))
        (PORT d[9] (4766:4766:4766) (4541:4541:4541))
        (PORT d[10] (7658:7658:7658) (7737:7737:7737))
        (PORT d[11] (6288:6288:6288) (6347:6347:6347))
        (PORT d[12] (4809:4809:4809) (4605:4605:4605))
        (PORT clk (2247:2247:2247) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a292\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4566:4566:4566) (4608:4608:4608))
        (PORT clk (2247:2247:2247) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a292\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2280:2280:2280))
        (PORT d[0] (5110:5110:5110) (5158:5158:5158))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a292\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a292\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2281:2281:2281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a292\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a292\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a292\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6543:6543:6543) (6270:6270:6270))
        (PORT d[1] (6743:6743:6743) (6585:6585:6585))
        (PORT d[2] (8272:8272:8272) (8085:8085:8085))
        (PORT d[3] (7766:7766:7766) (7592:7592:7592))
        (PORT d[4] (7172:7172:7172) (6842:6842:6842))
        (PORT d[5] (3799:3799:3799) (3862:3862:3862))
        (PORT d[6] (6803:6803:6803) (6631:6631:6631))
        (PORT d[7] (4686:4686:4686) (4737:4737:4737))
        (PORT d[8] (7394:7394:7394) (7071:7071:7071))
        (PORT d[9] (7002:7002:7002) (6892:6892:6892))
        (PORT d[10] (7101:7101:7101) (7003:7003:7003))
        (PORT d[11] (7003:7003:7003) (6759:6759:6759))
        (PORT d[12] (6480:6480:6480) (6307:6307:6307))
        (PORT clk (2208:2208:2208) (2199:2199:2199))
        (PORT ena (3175:3175:3175) (3065:3065:3065))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a292\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2199:2199:2199))
        (PORT d[0] (3175:3175:3175) (3065:3065:3065))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a292\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a292\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a292\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a240\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2273:2273:2273) (2344:2344:2344))
        (PORT clk (2243:2243:2243) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a240\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5964:5964:5964) (5695:5695:5695))
        (PORT d[1] (6824:6824:6824) (6706:6706:6706))
        (PORT d[2] (5187:5187:5187) (5159:5159:5159))
        (PORT d[3] (5565:5565:5565) (5469:5469:5469))
        (PORT d[4] (5567:5567:5567) (5302:5302:5302))
        (PORT d[5] (7074:7074:7074) (7019:7019:7019))
        (PORT d[6] (3128:3128:3128) (3117:3117:3117))
        (PORT d[7] (4864:4864:4864) (4653:4653:4653))
        (PORT d[8] (4688:4688:4688) (4543:4543:4543))
        (PORT d[9] (5438:5438:5438) (5191:5191:5191))
        (PORT d[10] (4112:4112:4112) (3889:3889:3889))
        (PORT d[11] (3146:3146:3146) (3040:3040:3040))
        (PORT d[12] (4513:4513:4513) (4342:4342:4342))
        (PORT clk (2240:2240:2240) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a240\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4684:4684:4684) (4527:4527:4527))
        (PORT clk (2240:2240:2240) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a240\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2275:2275:2275))
        (PORT d[0] (5226:5226:5226) (5085:5085:5085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a240\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a240\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2276:2276:2276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a240\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a240\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a240\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7171:7171:7171) (6880:6880:6880))
        (PORT d[1] (7172:7172:7172) (7034:7034:7034))
        (PORT d[2] (8974:8974:8974) (8774:8774:8774))
        (PORT d[3] (8430:8430:8430) (8247:8247:8247))
        (PORT d[4] (6826:6826:6826) (6500:6500:6500))
        (PORT d[5] (3810:3810:3810) (3877:3877:3877))
        (PORT d[6] (6823:6823:6823) (6661:6661:6661))
        (PORT d[7] (5319:5319:5319) (5354:5354:5354))
        (PORT d[8] (8063:8063:8063) (7725:7725:7725))
        (PORT d[9] (7320:7320:7320) (7210:7210:7210))
        (PORT d[10] (7829:7829:7829) (7719:7719:7719))
        (PORT d[11] (6615:6615:6615) (6390:6390:6390))
        (PORT d[12] (7138:7138:7138) (6946:6946:6946))
        (PORT clk (2201:2201:2201) (2194:2194:2194))
        (PORT ena (3148:3148:3148) (3045:3045:3045))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a240\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2194:2194:2194))
        (PORT d[0] (3148:3148:3148) (3045:3045:3045))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a240\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a240\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a240\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a396\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2302:2302:2302) (2360:2360:2360))
        (PORT clk (2212:2212:2212) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a396\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6188:6188:6188) (6043:6043:6043))
        (PORT d[1] (5944:5944:5944) (5772:5772:5772))
        (PORT d[2] (5197:5197:5197) (5183:5183:5183))
        (PORT d[3] (6240:6240:6240) (6147:6147:6147))
        (PORT d[4] (4297:4297:4297) (4228:4228:4228))
        (PORT d[5] (6973:6973:6973) (6893:6893:6893))
        (PORT d[6] (8832:8832:8832) (8651:8651:8651))
        (PORT d[7] (5596:5596:5596) (5401:5401:5401))
        (PORT d[8] (4749:4749:4749) (4635:4635:4635))
        (PORT d[9] (4990:4990:4990) (4841:4841:4841))
        (PORT d[10] (7913:7913:7913) (7954:7954:7954))
        (PORT d[11] (3976:3976:3976) (3950:3950:3950))
        (PORT d[12] (5587:5587:5587) (5389:5389:5389))
        (PORT clk (2209:2209:2209) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a396\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2695:2695:2695) (2618:2618:2618))
        (PORT clk (2209:2209:2209) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a396\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2244:2244:2244))
        (PORT d[0] (3238:3238:3238) (3172:3172:3172))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a396\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a396\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2245:2245:2245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a396\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a396\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a396\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6934:6934:6934) (6698:6698:6698))
        (PORT d[1] (6936:6936:6936) (6850:6850:6850))
        (PORT d[2] (7042:7042:7042) (6783:6783:6783))
        (PORT d[3] (8070:8070:8070) (7894:7894:7894))
        (PORT d[4] (8316:8316:8316) (7945:7945:7945))
        (PORT d[5] (3542:3542:3542) (3621:3621:3621))
        (PORT d[6] (6835:6835:6835) (6670:6670:6670))
        (PORT d[7] (4913:4913:4913) (4766:4766:4766))
        (PORT d[8] (9067:9067:9067) (8911:8911:8911))
        (PORT d[9] (8114:8114:8114) (8053:8053:8053))
        (PORT d[10] (8173:8173:8173) (8048:8048:8048))
        (PORT d[11] (7075:7075:7075) (6889:6889:6889))
        (PORT d[12] (6984:6984:6984) (6840:6840:6840))
        (PORT clk (2170:2170:2170) (2163:2163:2163))
        (PORT ena (5248:5248:5248) (5116:5116:5116))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a396\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2163:2163:2163))
        (PORT d[0] (5248:5248:5248) (5116:5116:5116))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a396\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a396\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a396\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a344\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2323:2323:2323) (2407:2407:2407))
        (PORT clk (2225:2225:2225) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a344\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6157:6157:6157) (6006:6006:6006))
        (PORT d[1] (5647:5647:5647) (5491:5491:5491))
        (PORT d[2] (5180:5180:5180) (5159:5159:5159))
        (PORT d[3] (6262:6262:6262) (6164:6164:6164))
        (PORT d[4] (4386:4386:4386) (4338:4338:4338))
        (PORT d[5] (7023:7023:7023) (6940:6940:6940))
        (PORT d[6] (2384:2384:2384) (2384:2384:2384))
        (PORT d[7] (5556:5556:5556) (5360:5360:5360))
        (PORT d[8] (4663:4663:4663) (4538:4538:4538))
        (PORT d[9] (4966:4966:4966) (4825:4825:4825))
        (PORT d[10] (7588:7588:7588) (7639:7639:7639))
        (PORT d[11] (3647:3647:3647) (3614:3614:3614))
        (PORT d[12] (5216:5216:5216) (5027:5027:5027))
        (PORT clk (2222:2222:2222) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a344\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4742:4742:4742) (4730:4730:4730))
        (PORT clk (2222:2222:2222) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a344\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2252:2252:2252))
        (PORT d[0] (5285:5285:5285) (5284:5284:5284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a344\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a344\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2253:2253:2253))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a344\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a344\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a344\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6917:6917:6917) (6669:6669:6669))
        (PORT d[1] (6931:6931:6931) (6825:6825:6825))
        (PORT d[2] (7034:7034:7034) (6774:6774:6774))
        (PORT d[3] (7680:7680:7680) (7486:7486:7486))
        (PORT d[4] (8316:8316:8316) (7942:7942:7942))
        (PORT d[5] (3592:3592:3592) (3671:3671:3671))
        (PORT d[6] (7801:7801:7801) (7622:7622:7622))
        (PORT d[7] (4604:4604:4604) (4476:4476:4476))
        (PORT d[8] (8797:8797:8797) (8653:8653:8653))
        (PORT d[9] (7751:7751:7751) (7660:7660:7660))
        (PORT d[10] (7857:7857:7857) (7738:7738:7738))
        (PORT d[11] (7269:7269:7269) (7032:7032:7032))
        (PORT d[12] (6975:6975:6975) (6829:6829:6829))
        (PORT clk (2183:2183:2183) (2171:2171:2171))
        (PORT ena (4972:4972:4972) (4858:4858:4858))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a344\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2171:2171:2171))
        (PORT d[0] (4972:4972:4972) (4858:4858:4858))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a344\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a344\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a344\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a370\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1970:1970:1970) (2029:2029:2029))
        (PORT clk (2210:2210:2210) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a370\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5864:5864:5864) (5719:5719:5719))
        (PORT d[1] (4714:4714:4714) (4553:4553:4553))
        (PORT d[2] (4020:4020:4020) (3943:3943:3943))
        (PORT d[3] (6243:6243:6243) (6130:6130:6130))
        (PORT d[4] (4667:4667:4667) (4568:4568:4568))
        (PORT d[5] (2230:2230:2230) (2128:2128:2128))
        (PORT d[6] (3070:3070:3070) (3032:3032:3032))
        (PORT d[7] (2783:2783:2783) (2720:2720:2720))
        (PORT d[8] (4673:4673:4673) (4531:4531:4531))
        (PORT d[9] (4829:4829:4829) (4645:4645:4645))
        (PORT d[10] (2912:2912:2912) (2793:2793:2793))
        (PORT d[11] (2217:2217:2217) (2149:2149:2149))
        (PORT d[12] (2027:2027:2027) (1963:1963:1963))
        (PORT clk (2207:2207:2207) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a370\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1925:1925:1925) (1799:1799:1799))
        (PORT clk (2207:2207:2207) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a370\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2241:2241:2241))
        (PORT d[0] (2468:2468:2468) (2353:2353:2353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a370\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a370\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2242:2242:2242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a370\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a370\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a370\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8187:8187:8187) (7867:7867:7867))
        (PORT d[1] (8169:8169:8169) (8005:8005:8005))
        (PORT d[2] (6663:6663:6663) (6388:6388:6388))
        (PORT d[3] (7011:7011:7011) (6806:6806:6806))
        (PORT d[4] (6212:6212:6212) (5911:5911:5911))
        (PORT d[5] (4807:4807:4807) (4847:4847:4847))
        (PORT d[6] (5904:5904:5904) (5731:5731:5731))
        (PORT d[7] (5083:5083:5083) (5160:5160:5160))
        (PORT d[8] (7764:7764:7764) (7608:7608:7608))
        (PORT d[9] (7308:7308:7308) (7189:7189:7189))
        (PORT d[10] (6563:6563:6563) (6462:6462:6462))
        (PORT d[11] (7042:7042:7042) (6818:6818:6818))
        (PORT d[12] (6855:6855:6855) (6684:6684:6684))
        (PORT clk (2168:2168:2168) (2160:2160:2160))
        (PORT ena (2484:2484:2484) (2369:2369:2369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a370\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2160:2160:2160))
        (PORT d[0] (2484:2484:2484) (2369:2369:2369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a370\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a370\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a370\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a318\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1909:1909:1909) (1941:1941:1941))
        (PORT clk (2228:2228:2228) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a318\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6217:6217:6217) (6067:6067:6067))
        (PORT d[1] (5020:5020:5020) (4842:4842:4842))
        (PORT d[2] (4357:4357:4357) (4266:4266:4266))
        (PORT d[3] (5069:5069:5069) (4894:4894:4894))
        (PORT d[4] (4370:4370:4370) (4290:4290:4290))
        (PORT d[5] (2234:2234:2234) (2131:2131:2131))
        (PORT d[6] (3093:3093:3093) (3055:3055:3055))
        (PORT d[7] (2444:2444:2444) (2390:2390:2390))
        (PORT d[8] (1590:1590:1590) (1556:1556:1556))
        (PORT d[9] (5515:5515:5515) (5302:5302:5302))
        (PORT d[10] (5371:5371:5371) (5094:5094:5094))
        (PORT d[11] (2188:2188:2188) (2117:2117:2117))
        (PORT d[12] (1696:1696:1696) (1656:1656:1656))
        (PORT clk (2225:2225:2225) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a318\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1596:1596:1596) (1484:1484:1484))
        (PORT clk (2225:2225:2225) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a318\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2260:2260:2260))
        (PORT d[0] (2139:2139:2139) (2038:2038:2038))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a318\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a318\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2261:2261:2261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a318\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a318\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a318\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8483:8483:8483) (8149:8149:8149))
        (PORT d[1] (5661:5661:5661) (5626:5626:5626))
        (PORT d[2] (6638:6638:6638) (6361:6361:6361))
        (PORT d[3] (7356:7356:7356) (7146:7146:7146))
        (PORT d[4] (6534:6534:6534) (6218:6218:6218))
        (PORT d[5] (5132:5132:5132) (5161:5161:5161))
        (PORT d[6] (5924:5924:5924) (5764:5764:5764))
        (PORT d[7] (4705:4705:4705) (4789:4789:4789))
        (PORT d[8] (4040:4040:4040) (4044:4044:4044))
        (PORT d[9] (7659:7659:7659) (7528:7528:7528))
        (PORT d[10] (6368:6368:6368) (6237:6237:6237))
        (PORT d[11] (7409:7409:7409) (7175:7175:7175))
        (PORT d[12] (7183:7183:7183) (7013:7013:7013))
        (PORT clk (2186:2186:2186) (2179:2179:2179))
        (PORT ena (2171:2171:2171) (2062:2062:2062))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a318\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2179:2179:2179))
        (PORT d[0] (2171:2171:2171) (2062:2062:2062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a318\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a318\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a318\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a135\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2380:2380:2380) (2390:2390:2390))
        (PORT clk (2242:2242:2242) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a135\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9007:9007:9007) (9045:9045:9045))
        (PORT d[1] (5355:5355:5355) (5217:5217:5217))
        (PORT d[2] (6416:6416:6416) (6306:6306:6306))
        (PORT d[3] (6851:6851:6851) (6521:6521:6521))
        (PORT d[4] (5127:5127:5127) (4981:4981:4981))
        (PORT d[5] (6183:6183:6183) (5832:5832:5832))
        (PORT d[6] (6159:6159:6159) (5801:5801:5801))
        (PORT d[7] (8950:8950:8950) (8937:8937:8937))
        (PORT d[8] (4753:4753:4753) (4774:4774:4774))
        (PORT d[9] (8963:8963:8963) (8757:8757:8757))
        (PORT d[10] (5153:5153:5153) (5043:5043:5043))
        (PORT d[11] (5317:5317:5317) (5289:5289:5289))
        (PORT d[12] (5425:5425:5425) (5204:5204:5204))
        (PORT clk (2239:2239:2239) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a135\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6129:6129:6129) (5728:5728:5728))
        (PORT clk (2239:2239:2239) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a135\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2271:2271:2271))
        (PORT d[0] (6672:6672:6672) (6282:6282:6282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a135\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a135\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2272:2272:2272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a135\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a135\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a135\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3419:3419:3419) (3400:3400:3400))
        (PORT d[1] (3441:3441:3441) (3329:3329:3329))
        (PORT d[2] (2818:2818:2818) (2708:2708:2708))
        (PORT d[3] (2538:2538:2538) (2454:2454:2454))
        (PORT d[4] (2592:2592:2592) (2507:2507:2507))
        (PORT d[5] (2949:2949:2949) (3004:3004:3004))
        (PORT d[6] (2836:2836:2836) (2722:2722:2722))
        (PORT d[7] (4365:4365:4365) (4409:4409:4409))
        (PORT d[8] (2529:2529:2529) (2438:2438:2438))
        (PORT d[9] (2892:2892:2892) (2900:2900:2900))
        (PORT d[10] (3622:3622:3622) (3582:3582:3582))
        (PORT d[11] (2567:2567:2567) (2511:2511:2511))
        (PORT d[12] (2491:2491:2491) (2406:2406:2406))
        (PORT clk (2200:2200:2200) (2190:2190:2190))
        (PORT ena (4319:4319:4319) (4204:4204:4204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a135\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2190:2190:2190))
        (PORT d[0] (4319:4319:4319) (4204:4204:4204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a135\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a135\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a135\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a161\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2150:2150:2150) (2187:2187:2187))
        (PORT clk (2207:2207:2207) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a161\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9637:9637:9637) (9659:9659:9659))
        (PORT d[1] (6374:6374:6374) (6217:6217:6217))
        (PORT d[2] (6766:6766:6766) (6647:6647:6647))
        (PORT d[3] (7837:7837:7837) (7479:7479:7479))
        (PORT d[4] (5476:5476:5476) (5319:5319:5319))
        (PORT d[5] (7068:7068:7068) (6660:6660:6660))
        (PORT d[6] (6074:6074:6074) (5704:5704:5704))
        (PORT d[7] (9590:9590:9590) (9545:9545:9545))
        (PORT d[8] (2942:2942:2942) (2999:2999:2999))
        (PORT d[9] (6643:6643:6643) (6501:6501:6501))
        (PORT d[10] (5855:5855:5855) (5736:5736:5736))
        (PORT d[11] (6316:6316:6316) (6251:6251:6251))
        (PORT d[12] (6107:6107:6107) (5867:5867:5867))
        (PORT clk (2204:2204:2204) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a161\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3647:3647:3647) (3589:3589:3589))
        (PORT clk (2204:2204:2204) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a161\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2239:2239:2239))
        (PORT d[0] (4216:4216:4216) (4167:4167:4167))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a161\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a161\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2240:2240:2240))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a161\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a161\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a161\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3436:3436:3436) (3436:3436:3436))
        (PORT d[1] (4055:4055:4055) (4028:4028:4028))
        (PORT d[2] (3571:3571:3571) (3430:3430:3430))
        (PORT d[3] (3190:3190:3190) (3078:3078:3078))
        (PORT d[4] (1616:1616:1616) (1565:1565:1565))
        (PORT d[5] (2836:2836:2836) (2830:2830:2830))
        (PORT d[6] (4026:4026:4026) (3844:3844:3844))
        (PORT d[7] (5024:5024:5024) (5022:5022:5022))
        (PORT d[8] (4181:4181:4181) (4043:4043:4043))
        (PORT d[9] (3522:3522:3522) (3530:3530:3530))
        (PORT d[10] (4289:4289:4289) (4228:4228:4228))
        (PORT d[11] (3464:3464:3464) (3349:3349:3349))
        (PORT d[12] (2873:2873:2873) (2778:2778:2778))
        (PORT clk (2165:2165:2165) (2158:2158:2158))
        (PORT ena (6007:6007:6007) (5827:5827:5827))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a161\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2158:2158:2158))
        (PORT d[0] (6007:6007:6007) (5827:5827:5827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a161\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2159:2159:2159))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a161\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2159:2159:2159))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a161\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2159:2159:2159))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a109\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2164:2164:2164) (2178:2178:2178))
        (PORT clk (2216:2216:2216) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a109\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10382:10382:10382) (10420:10420:10420))
        (PORT d[1] (6049:6049:6049) (5918:5918:5918))
        (PORT d[2] (5477:5477:5477) (5377:5377:5377))
        (PORT d[3] (4884:4884:4884) (4659:4659:4659))
        (PORT d[4] (6010:6010:6010) (5831:5831:5831))
        (PORT d[5] (5697:5697:5697) (5396:5396:5396))
        (PORT d[6] (4773:4773:4773) (4517:4517:4517))
        (PORT d[7] (10273:10273:10273) (10241:10241:10241))
        (PORT d[8] (2543:2543:2543) (2571:2571:2571))
        (PORT d[9] (6337:6337:6337) (6157:6157:6157))
        (PORT d[10] (5442:5442:5442) (5407:5407:5407))
        (PORT d[11] (4034:4034:4034) (4022:4022:4022))
        (PORT d[12] (5981:5981:5981) (5685:5685:5685))
        (PORT clk (2213:2213:2213) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a109\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4077:4077:4077) (3870:3870:3870))
        (PORT clk (2213:2213:2213) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a109\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2244:2244:2244))
        (PORT d[0] (4620:4620:4620) (4424:4424:4424))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a109\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a109\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2245:2245:2245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a109\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a109\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a109\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2649:2649:2649) (2611:2611:2611))
        (PORT d[1] (1432:1432:1432) (1425:1425:1425))
        (PORT d[2] (1451:1451:1451) (1443:1443:1443))
        (PORT d[3] (1450:1450:1450) (1443:1443:1443))
        (PORT d[4] (1107:1107:1107) (1108:1108:1108))
        (PORT d[5] (2758:2758:2758) (2707:2707:2707))
        (PORT d[6] (2591:2591:2591) (2505:2505:2505))
        (PORT d[7] (880:880:880) (908:908:908))
        (PORT d[8] (849:849:849) (880:880:880))
        (PORT d[9] (873:873:873) (903:903:903))
        (PORT d[10] (859:859:859) (877:877:877))
        (PORT d[11] (1281:1281:1281) (1244:1244:1244))
        (PORT d[12] (1081:1081:1081) (1064:1064:1064))
        (PORT clk (2174:2174:2174) (2163:2163:2163))
        (PORT ena (4290:4290:4290) (4158:4158:4158))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a109\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2163:2163:2163))
        (PORT d[0] (4290:4290:4290) (4158:4158:4158))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a109\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a109\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a109\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a187\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2498:2498:2498) (2517:2517:2517))
        (PORT clk (2199:2199:2199) (2227:2227:2227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a187\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9611:9611:9611) (9627:9627:9627))
        (PORT d[1] (6384:6384:6384) (6227:6227:6227))
        (PORT d[2] (7075:7075:7075) (6943:6943:6943))
        (PORT d[3] (7820:7820:7820) (7463:7463:7463))
        (PORT d[4] (5797:5797:5797) (5633:5633:5633))
        (PORT d[5] (7336:7336:7336) (6916:6916:6916))
        (PORT d[6] (6082:6082:6082) (5713:5713:5713))
        (PORT d[7] (9596:9596:9596) (9552:9552:9552))
        (PORT d[8] (3189:3189:3189) (3227:3227:3227))
        (PORT d[9] (7355:7355:7355) (7191:7191:7191))
        (PORT d[10] (5913:5913:5913) (5793:5793:5793))
        (PORT d[11] (6291:6291:6291) (6228:6228:6228))
        (PORT d[12] (6122:6122:6122) (5884:5884:5884))
        (PORT clk (2196:2196:2196) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a187\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3481:3481:3481) (3360:3360:3360))
        (PORT clk (2196:2196:2196) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a187\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2227:2227:2227))
        (PORT d[0] (4023:4023:4023) (3911:3911:3911))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a187\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a187\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2228:2228:2228))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a187\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a187\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a187\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2486:2486:2486) (2378:2378:2378))
        (PORT d[1] (3692:3692:3692) (3667:3667:3667))
        (PORT d[2] (3578:3578:3578) (3438:3438:3438))
        (PORT d[3] (3520:3520:3520) (3394:3394:3394))
        (PORT d[4] (1953:1953:1953) (1888:1888:1888))
        (PORT d[5] (2535:2535:2535) (2543:2543:2543))
        (PORT d[6] (4033:4033:4033) (3853:3853:3853))
        (PORT d[7] (4991:4991:4991) (4989:4989:4989))
        (PORT d[8] (4181:4181:4181) (4043:4043:4043))
        (PORT d[9] (3814:3814:3814) (3806:3806:3806))
        (PORT d[10] (4300:4300:4300) (4236:4236:4236))
        (PORT d[11] (2913:2913:2913) (2879:2879:2879))
        (PORT d[12] (3183:3183:3183) (3077:3077:3077))
        (PORT clk (2157:2157:2157) (2146:2146:2146))
        (PORT ena (5998:5998:5998) (5830:5830:5830))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a187\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2146:2146:2146))
        (PORT d[0] (5998:5998:5998) (5830:5830:5830))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a187\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2147:2147:2147))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a187\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2147:2147:2147))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a187\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2147:2147:2147))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a31\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2120:2120:2120) (2118:2118:2118))
        (PORT clk (2207:2207:2207) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a31\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9950:9950:9950) (9957:9957:9957))
        (PORT d[1] (6729:6729:6729) (6564:6564:6564))
        (PORT d[2] (7097:7097:7097) (6967:6967:6967))
        (PORT d[3] (8126:8126:8126) (7751:7751:7751))
        (PORT d[4] (5796:5796:5796) (5624:5624:5624))
        (PORT d[5] (7379:7379:7379) (6956:6956:6956))
        (PORT d[6] (6402:6402:6402) (6016:6016:6016))
        (PORT d[7] (8261:8261:8261) (8242:8242:8242))
        (PORT d[8] (2619:2619:2619) (2689:2689:2689))
        (PORT d[9] (6984:6984:6984) (6830:6830:6830))
        (PORT d[10] (6186:6186:6186) (6054:6054:6054))
        (PORT d[11] (6632:6632:6632) (6558:6558:6558))
        (PORT d[12] (6442:6442:6442) (6192:6192:6192))
        (PORT clk (2204:2204:2204) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a31\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4481:4481:4481) (4219:4219:4219))
        (PORT clk (2204:2204:2204) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a31\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2239:2239:2239))
        (PORT d[0] (5024:5024:5024) (4773:4773:4773))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a31\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a31\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2240:2240:2240))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a31\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a31\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a31\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4139:4139:4139) (4126:4126:4126))
        (PORT d[1] (3745:3745:3745) (3729:3729:3729))
        (PORT d[2] (3600:3600:3600) (3502:3502:3502))
        (PORT d[3] (3305:3305:3305) (3249:3249:3249))
        (PORT d[4] (1976:1976:1976) (1915:1915:1915))
        (PORT d[5] (2511:2511:2511) (2518:2518:2518))
        (PORT d[6] (4341:4341:4341) (4145:4145:4145))
        (PORT d[7] (4697:4697:4697) (4711:4711:4711))
        (PORT d[8] (3828:3828:3828) (3698:3698:3698))
        (PORT d[9] (3137:3137:3137) (3156:3156:3156))
        (PORT d[10] (3678:3678:3678) (3634:3634:3634))
        (PORT d[11] (2971:2971:2971) (2930:2930:2930))
        (PORT d[12] (3207:3207:3207) (3103:3103:3103))
        (PORT clk (2165:2165:2165) (2158:2158:2158))
        (PORT ena (6341:6341:6341) (6164:6164:6164))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a31\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2158:2158:2158))
        (PORT d[0] (6341:6341:6341) (6164:6164:6164))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a31\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2159:2159:2159))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a31\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2159:2159:2159))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a31\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2159:2159:2159))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a57\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2188:2188:2188) (2225:2225:2225))
        (PORT clk (2245:2245:2245) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a57\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8977:8977:8977) (9019:9019:9019))
        (PORT d[1] (5637:5637:5637) (5490:5490:5490))
        (PORT d[2] (6424:6424:6424) (6316:6316:6316))
        (PORT d[3] (6859:6859:6859) (6523:6523:6523))
        (PORT d[4] (5144:5144:5144) (4995:4995:4995))
        (PORT d[5] (6692:6692:6692) (6294:6294:6294))
        (PORT d[6] (5862:5862:5862) (5516:5516:5516))
        (PORT d[7] (8990:8990:8990) (8977:8977:8977))
        (PORT d[8] (3852:3852:3852) (3865:3865:3865))
        (PORT d[9] (9260:9260:9260) (9046:9046:9046))
        (PORT d[10] (5152:5152:5152) (5044:5044:5044))
        (PORT d[11] (5661:5661:5661) (5618:5618:5618))
        (PORT d[12] (5463:5463:5463) (5241:5241:5241))
        (PORT clk (2242:2242:2242) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a57\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5247:5247:5247) (5140:5140:5140))
        (PORT clk (2242:2242:2242) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a57\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2277:2277:2277))
        (PORT d[0] (5816:5816:5816) (5721:5721:5721))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a57\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a57\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2278:2278:2278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a57\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a57\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a57\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3428:3428:3428) (3411:3411:3411))
        (PORT d[1] (3759:3759:3759) (3635:3635:3635))
        (PORT d[2] (2884:2884:2884) (2776:2776:2776))
        (PORT d[3] (2836:2836:2836) (2720:2720:2720))
        (PORT d[4] (2281:2281:2281) (2209:2209:2209))
        (PORT d[5] (2972:2972:2972) (3026:3026:3026))
        (PORT d[6] (3376:3376:3376) (3216:3216:3216))
        (PORT d[7] (4737:4737:4737) (4773:4773:4773))
        (PORT d[8] (2896:2896:2896) (2792:2792:2792))
        (PORT d[9] (3197:3197:3197) (3199:3199:3199))
        (PORT d[10] (3617:3617:3617) (3544:3544:3544))
        (PORT d[11] (3103:3103:3103) (2996:2996:2996))
        (PORT d[12] (2529:2529:2529) (2443:2443:2443))
        (PORT clk (2203:2203:2203) (2196:2196:2196))
        (PORT ena (5321:5321:5321) (5172:5172:5172))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a57\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2196:2196:2196))
        (PORT d[0] (5321:5321:5321) (5172:5172:5172))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a57\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a57\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a57\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a5\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2144:2144:2144) (2160:2160:2160))
        (PORT clk (2225:2225:2225) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a5\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10400:10400:10400) (10437:10437:10437))
        (PORT d[1] (5715:5715:5715) (5591:5591:5591))
        (PORT d[2] (5443:5443:5443) (5341:5341:5341))
        (PORT d[3] (4877:4877:4877) (4650:4650:4650))
        (PORT d[4] (5702:5702:5702) (5536:5536:5536))
        (PORT d[5] (5683:5683:5683) (5381:5381:5381))
        (PORT d[6] (4781:4781:4781) (4515:4515:4515))
        (PORT d[7] (8280:8280:8280) (8286:8286:8286))
        (PORT d[8] (2810:2810:2810) (2823:2823:2823))
        (PORT d[9] (6305:6305:6305) (6127:6127:6127))
        (PORT d[10] (5449:5449:5449) (5414:5414:5414))
        (PORT d[11] (4046:4046:4046) (4033:4033:4033))
        (PORT d[12] (5699:5699:5699) (5415:5415:5415))
        (PORT clk (2222:2222:2222) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a5\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4893:4893:4893) (4524:4524:4524))
        (PORT clk (2222:2222:2222) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a5\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2256:2256:2256))
        (PORT d[0] (5436:5436:5436) (5078:5078:5078))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a5\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a5\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2257:2257:2257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a5\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a5\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a5\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (800:800:800) (813:813:813))
        (PORT d[1] (799:799:799) (802:802:802))
        (PORT d[2] (1445:1445:1445) (1436:1436:1436))
        (PORT d[3] (1450:1450:1450) (1448:1448:1448))
        (PORT d[4] (838:838:838) (854:854:854))
        (PORT d[5] (2767:2767:2767) (2717:2717:2717))
        (PORT d[6] (814:814:814) (831:831:831))
        (PORT d[7] (838:838:838) (843:843:843))
        (PORT d[8] (802:802:802) (832:832:832))
        (PORT d[9] (832:832:832) (862:862:862))
        (PORT d[10] (1374:1374:1374) (1338:1338:1338))
        (PORT d[11] (1262:1262:1262) (1218:1218:1218))
        (PORT d[12] (1069:1069:1069) (1050:1050:1050))
        (PORT clk (2183:2183:2183) (2175:2175:2175))
        (PORT ena (4971:4971:4971) (4823:4823:4823))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a5\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2175:2175:2175))
        (PORT d[0] (4971:4971:4971) (4823:4823:4823))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a5\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a5\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a5\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a83\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2537:2537:2537) (2551:2551:2551))
        (PORT clk (2247:2247:2247) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a83\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8976:8976:8976) (9009:9009:9009))
        (PORT d[1] (5309:5309:5309) (5169:5169:5169))
        (PORT d[2] (6409:6409:6409) (6299:6299:6299))
        (PORT d[3] (6576:6576:6576) (6251:6251:6251))
        (PORT d[4] (5149:5149:5149) (5004:5004:5004))
        (PORT d[5] (6172:6172:6172) (5825:5825:5825))
        (PORT d[6] (6133:6133:6133) (5778:5778:5778))
        (PORT d[7] (8631:8631:8631) (8622:8622:8622))
        (PORT d[8] (4450:4450:4450) (4488:4488:4488))
        (PORT d[9] (9280:9280:9280) (9057:9057:9057))
        (PORT d[10] (4808:4808:4808) (4708:4708:4708))
        (PORT d[11] (5328:5328:5328) (5297:5297:5297))
        (PORT d[12] (5444:5444:5444) (5224:5224:5224))
        (PORT clk (2244:2244:2244) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a83\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4268:4268:4268) (4204:4204:4204))
        (PORT clk (2244:2244:2244) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a83\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2276:2276:2276))
        (PORT d[0] (4811:4811:4811) (4758:4758:4758))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a83\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a83\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2277:2277:2277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a83\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a83\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a83\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3051:3051:3051) (3043:3043:3043))
        (PORT d[1] (2801:2801:2801) (2717:2717:2717))
        (PORT d[2] (3156:3156:3156) (3024:3024:3024))
        (PORT d[3] (2580:2580:2580) (2489:2489:2489))
        (PORT d[4] (2639:2639:2639) (2555:2555:2555))
        (PORT d[5] (3163:3163:3163) (3200:3200:3200))
        (PORT d[6] (3062:3062:3062) (2914:2914:2914))
        (PORT d[7] (4343:4343:4343) (4386:4386:4386))
        (PORT d[8] (2631:2631:2631) (2547:2547:2547))
        (PORT d[9] (2869:2869:2869) (2874:2874:2874))
        (PORT d[10] (3309:3309:3309) (3254:3254:3254))
        (PORT d[11] (2596:2596:2596) (2544:2544:2544))
        (PORT d[12] (2545:2545:2545) (2462:2462:2462))
        (PORT clk (2205:2205:2205) (2195:2195:2195))
        (PORT ena (4991:4991:4991) (4853:4853:4853))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a83\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2195:2195:2195))
        (PORT d[0] (4991:4991:4991) (4853:4853:4853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a83\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a83\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a83\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a265\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2492:2492:2492) (2505:2505:2505))
        (PORT clk (2252:2252:2252) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a265\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9232:9232:9232) (9240:9240:9240))
        (PORT d[1] (5810:5810:5810) (5602:5602:5602))
        (PORT d[2] (6098:6098:6098) (6009:6009:6009))
        (PORT d[3] (6470:6470:6470) (6154:6154:6154))
        (PORT d[4] (5391:5391:5391) (5219:5219:5219))
        (PORT d[5] (6515:6515:6515) (6148:6148:6148))
        (PORT d[6] (7727:7727:7727) (7496:7496:7496))
        (PORT d[7] (8294:8294:8294) (8293:8293:8293))
        (PORT d[8] (4462:4462:4462) (4498:4498:4498))
        (PORT d[9] (8631:8631:8631) (8437:8437:8437))
        (PORT d[10] (4784:4784:4784) (4683:4683:4683))
        (PORT d[11] (4973:4973:4973) (4951:4951:4951))
        (PORT d[12] (5755:5755:5755) (5517:5517:5517))
        (PORT clk (2249:2249:2249) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a265\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5525:5525:5525) (5233:5233:5233))
        (PORT clk (2249:2249:2249) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a265\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2280:2280:2280))
        (PORT d[0] (6042:6042:6042) (5763:5763:5763))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a265\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a265\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2281:2281:2281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a265\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a265\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a265\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3353:3353:3353) (3326:3326:3326))
        (PORT d[1] (2754:2754:2754) (2681:2681:2681))
        (PORT d[2] (3079:3079:3079) (2928:2928:2928))
        (PORT d[3] (2819:2819:2819) (2701:2701:2701))
        (PORT d[4] (2883:2883:2883) (2772:2772:2772))
        (PORT d[5] (3265:3265:3265) (3303:3303:3303))
        (PORT d[6] (3042:3042:3042) (2892:2892:2892))
        (PORT d[7] (4298:4298:4298) (4328:4328:4328))
        (PORT d[8] (2852:2852:2852) (2742:2742:2742))
        (PORT d[9] (2817:2817:2817) (2811:2811:2811))
        (PORT d[10] (3308:3308:3308) (3244:3244:3244))
        (PORT d[11] (2896:2896:2896) (2820:2820:2820))
        (PORT d[12] (2769:2769:2769) (2658:2658:2658))
        (PORT clk (2210:2210:2210) (2199:2199:2199))
        (PORT ena (4968:4968:4968) (4829:4829:4829))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a265\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2199:2199:2199))
        (PORT d[0] (4968:4968:4968) (4829:4829:4829))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a265\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a265\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a265\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a213\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2235:2235:2235) (2277:2277:2277))
        (PORT clk (2215:2215:2215) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a213\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8805:8805:8805) (8789:8789:8789))
        (PORT d[1] (6399:6399:6399) (6269:6269:6269))
        (PORT d[2] (7380:7380:7380) (7239:7239:7239))
        (PORT d[3] (7837:7837:7837) (7467:7467:7467))
        (PORT d[4] (6686:6686:6686) (6483:6483:6483))
        (PORT d[5] (8622:8622:8622) (8079:8079:8079))
        (PORT d[6] (7014:7014:7014) (6768:6768:6768))
        (PORT d[7] (7889:7889:7889) (7841:7841:7841))
        (PORT d[8] (3864:3864:3864) (3918:3918:3918))
        (PORT d[9] (8259:8259:8259) (8054:8054:8054))
        (PORT d[10] (5498:5498:5498) (5364:5364:5364))
        (PORT d[11] (6220:6220:6220) (6105:6105:6105))
        (PORT d[12] (6833:6833:6833) (6596:6596:6596))
        (PORT clk (2212:2212:2212) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a213\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4459:4459:4459) (4305:4305:4305))
        (PORT clk (2212:2212:2212) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a213\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2243:2243:2243))
        (PORT d[0] (4973:4973:4973) (4836:4836:4836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a213\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a213\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2244:2244:2244))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a213\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a213\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a213\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3272:3272:3272) (3203:3203:3203))
        (PORT d[1] (3478:3478:3478) (3404:3404:3404))
        (PORT d[2] (5293:5293:5293) (5204:5204:5204))
        (PORT d[3] (3599:3599:3599) (3539:3539:3539))
        (PORT d[4] (4952:4952:4952) (4912:4912:4912))
        (PORT d[5] (2925:2925:2925) (2945:2945:2945))
        (PORT d[6] (4346:4346:4346) (4091:4091:4091))
        (PORT d[7] (4494:4494:4494) (4581:4581:4581))
        (PORT d[8] (4090:4090:4090) (3961:3961:3961))
        (PORT d[9] (4188:4188:4188) (4193:4193:4193))
        (PORT d[10] (9892:9892:9892) (9753:9753:9753))
        (PORT d[11] (3644:3644:3644) (3588:3588:3588))
        (PORT d[12] (4856:4856:4856) (4534:4534:4534))
        (PORT clk (2173:2173:2173) (2162:2162:2162))
        (PORT ena (5970:5970:5970) (5818:5818:5818))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a213\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2162:2162:2162))
        (PORT d[0] (5970:5970:5970) (5818:5818:5818))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a213\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2163:2163:2163))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a213\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2163:2163:2163))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a213\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2163:2163:2163))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a291\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2168:2168:2168) (2212:2212:2212))
        (PORT clk (2250:2250:2250) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a291\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9293:9293:9293) (9314:9314:9314))
        (PORT d[1] (5070:5070:5070) (4949:4949:4949))
        (PORT d[2] (6141:6141:6141) (6045:6045:6045))
        (PORT d[3] (6852:6852:6852) (6524:6524:6524))
        (PORT d[4] (5125:5125:5125) (4964:4964:4964))
        (PORT d[5] (6410:6410:6410) (6016:6016:6016))
        (PORT d[6] (8132:8132:8132) (7912:7912:7912))
        (PORT d[7] (8957:8957:8957) (8944:8944:8944))
        (PORT d[8] (3607:3607:3607) (3641:3641:3641))
        (PORT d[9] (7385:7385:7385) (7266:7266:7266))
        (PORT d[10] (5144:5144:5144) (5035:5035:5035))
        (PORT d[11] (5317:5317:5317) (5290:5290:5290))
        (PORT d[12] (5399:5399:5399) (5161:5161:5161))
        (PORT clk (2247:2247:2247) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a291\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3943:3943:3943) (3862:3862:3862))
        (PORT clk (2247:2247:2247) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a291\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2278:2278:2278))
        (PORT d[0] (4208:4208:4208) (4172:4172:4172))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a291\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a291\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2279:2279:2279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a291\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a291\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a291\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3401:3401:3401) (3385:3385:3385))
        (PORT d[1] (3729:3729:3729) (3605:3605:3605))
        (PORT d[2] (2544:2544:2544) (2434:2434:2434))
        (PORT d[3] (2288:2288:2288) (2207:2207:2207))
        (PORT d[4] (2307:2307:2307) (2235:2235:2235))
        (PORT d[5] (2948:2948:2948) (3003:3003:3003))
        (PORT d[6] (2187:2187:2187) (2099:2099:2099))
        (PORT d[7] (4391:4391:4391) (4434:4434:4434))
        (PORT d[8] (2293:2293:2293) (2224:2224:2224))
        (PORT d[9] (2861:2861:2861) (2869:2869:2869))
        (PORT d[10] (3308:3308:3308) (3269:3269:3269))
        (PORT d[11] (2559:2559:2559) (2501:2501:2501))
        (PORT d[12] (2268:2268:2268) (2197:2197:2197))
        (PORT clk (2208:2208:2208) (2197:2197:2197))
        (PORT ena (5330:5330:5330) (5169:5169:5169))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a291\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2197:2197:2197))
        (PORT d[0] (5330:5330:5330) (5169:5169:5169))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a291\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a291\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a291\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a239\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2412:2412:2412) (2420:2420:2420))
        (PORT clk (2231:2231:2231) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a239\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9312:9312:9312) (9343:9343:9343))
        (PORT d[1] (5997:5997:5997) (5837:5837:5837))
        (PORT d[2] (6447:6447:6447) (6340:6340:6340))
        (PORT d[3] (7165:7165:7165) (6824:6824:6824))
        (PORT d[4] (5141:5141:5141) (4996:4996:4996))
        (PORT d[5] (6749:6749:6749) (6354:6354:6354))
        (PORT d[6] (5490:5490:5490) (5160:5160:5160))
        (PORT d[7] (9308:9308:9308) (9284:9284:9284))
        (PORT d[8] (3277:3277:3277) (3324:3324:3324))
        (PORT d[9] (7019:7019:7019) (6864:6864:6864))
        (PORT d[10] (5494:5494:5494) (5376:5376:5376))
        (PORT d[11] (5974:5974:5974) (5918:5918:5918))
        (PORT d[12] (5763:5763:5763) (5531:5531:5531))
        (PORT clk (2228:2228:2228) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a239\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5975:5975:5975) (5905:5905:5905))
        (PORT clk (2228:2228:2228) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a239\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2265:2265:2265))
        (PORT d[0] (6518:6518:6518) (6459:6459:6459))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a239\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a239\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2266:2266:2266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a239\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a239\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a239\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3765:3765:3765) (3738:3738:3738))
        (PORT d[1] (4060:4060:4060) (3923:3923:3923))
        (PORT d[2] (2912:2912:2912) (2811:2811:2811))
        (PORT d[3] (2878:2878:2878) (2774:2774:2774))
        (PORT d[4] (1973:1973:1973) (1910:1910:1910))
        (PORT d[5] (2904:2904:2904) (2953:2953:2953))
        (PORT d[6] (3698:3698:3698) (3525:3525:3525))
        (PORT d[7] (5333:5333:5333) (5312:5312:5312))
        (PORT d[8] (2590:2590:2590) (2505:2505:2505))
        (PORT d[9] (3535:3535:3535) (3519:3519:3519))
        (PORT d[10] (4183:4183:4183) (4117:4117:4117))
        (PORT d[11] (3160:3160:3160) (3058:3058:3058))
        (PORT d[12] (2555:2555:2555) (2471:2471:2471))
        (PORT clk (2189:2189:2189) (2184:2184:2184))
        (PORT ena (5650:5650:5650) (5490:5490:5490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a239\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2184:2184:2184))
        (PORT d[0] (5650:5650:5650) (5490:5490:5490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a239\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a239\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a239\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a395\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2476:2476:2476) (2493:2493:2493))
        (PORT clk (2214:2214:2214) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a395\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9629:9629:9629) (9645:9645:9645))
        (PORT d[1] (6022:6022:6022) (5866:5866:5866))
        (PORT d[2] (6765:6765:6765) (6646:6646:6646))
        (PORT d[3] (7490:7490:7490) (7140:7140:7140))
        (PORT d[4] (5742:5742:5742) (5555:5555:5555))
        (PORT d[5] (7059:7059:7059) (6650:6650:6650))
        (PORT d[6] (6060:6060:6060) (5688:5688:5688))
        (PORT d[7] (8202:8202:8202) (8169:8169:8169))
        (PORT d[8] (3248:3248:3248) (3292:3292:3292))
        (PORT d[9] (7068:7068:7068) (6914:6914:6914))
        (PORT d[10] (5871:5871:5871) (5751:5751:5751))
        (PORT d[11] (6270:6270:6270) (6205:6205:6205))
        (PORT d[12] (5785:5785:5785) (5555:5555:5555))
        (PORT clk (2211:2211:2211) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a395\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3738:3738:3738) (3710:3710:3710))
        (PORT clk (2211:2211:2211) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a395\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2246:2246:2246))
        (PORT d[0] (4281:4281:4281) (4264:4264:4264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a395\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a395\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2247:2247:2247))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a395\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a395\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a395\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2144:2144:2144) (2036:2036:2036))
        (PORT d[1] (4106:4106:4106) (3969:3969:3969))
        (PORT d[2] (3244:3244:3244) (3132:3132:3132))
        (PORT d[3] (3189:3189:3189) (3077:3077:3077))
        (PORT d[4] (1925:1925:1925) (1862:1862:1862))
        (PORT d[5] (2922:2922:2922) (2971:2971:2971))
        (PORT d[6] (4012:4012:4012) (3829:3829:3829))
        (PORT d[7] (4967:4967:4967) (4967:4967:4967))
        (PORT d[8] (4126:4126:4126) (3986:3986:3986))
        (PORT d[9] (3521:3521:3521) (3508:3508:3508))
        (PORT d[10] (4328:4328:4328) (4267:4267:4267))
        (PORT d[11] (2952:2952:2952) (2915:2915:2915))
        (PORT d[12] (2892:2892:2892) (2803:2803:2803))
        (PORT clk (2172:2172:2172) (2165:2165:2165))
        (PORT ena (5973:5973:5973) (5791:5791:5791))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a395\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2165:2165:2165))
        (PORT d[0] (5973:5973:5973) (5791:5791:5791))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a395\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a395\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a395\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a343\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2565:2565:2565) (2619:2619:2619))
        (PORT clk (2237:2237:2237) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a343\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8524:8524:8524) (8516:8516:8516))
        (PORT d[1] (6065:6065:6065) (5945:5945:5945))
        (PORT d[2] (7056:7056:7056) (6927:6927:6927))
        (PORT d[3] (7230:7230:7230) (6892:6892:6892))
        (PORT d[4] (6357:6357:6357) (6188:6188:6188))
        (PORT d[5] (8536:8536:8536) (7982:7982:7982))
        (PORT d[6] (7351:7351:7351) (7124:7124:7124))
        (PORT d[7] (7545:7545:7545) (7507:7507:7507))
        (PORT d[8] (3482:3482:3482) (3544:3544:3544))
        (PORT d[9] (7593:7593:7593) (7417:7417:7417))
        (PORT d[10] (5211:5211:5211) (5088:5088:5088))
        (PORT d[11] (5399:5399:5399) (5347:5347:5347))
        (PORT d[12] (6432:6432:6432) (6199:6199:6199))
        (PORT clk (2234:2234:2234) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a343\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3660:3660:3660) (3597:3597:3597))
        (PORT clk (2234:2234:2234) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a343\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2268:2268:2268))
        (PORT d[0] (4203:4203:4203) (4151:4151:4151))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a343\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a343\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2269:2269:2269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a343\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a343\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a343\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2930:2930:2930) (2857:2857:2857))
        (PORT d[1] (3820:3820:3820) (3699:3699:3699))
        (PORT d[2] (4285:4285:4285) (4219:4219:4219))
        (PORT d[3] (3007:3007:3007) (2989:2989:2989))
        (PORT d[4] (4035:4035:4035) (3801:3801:3801))
        (PORT d[5] (3252:3252:3252) (3261:3261:3261))
        (PORT d[6] (4000:4000:4000) (3755:3755:3755))
        (PORT d[7] (4133:4133:4133) (4221:4221:4221))
        (PORT d[8] (4478:4478:4478) (4337:4337:4337))
        (PORT d[9] (3893:3893:3893) (3924:3924:3924))
        (PORT d[10] (3981:3981:3981) (3958:3958:3958))
        (PORT d[11] (3309:3309:3309) (3264:3264:3264))
        (PORT d[12] (4325:4325:4325) (4057:4057:4057))
        (PORT clk (2195:2195:2195) (2187:2187:2187))
        (PORT ena (5661:5661:5661) (5519:5519:5519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a343\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2187:2187:2187))
        (PORT d[0] (5661:5661:5661) (5519:5519:5519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a343\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a343\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a343\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a369\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2566:2566:2566) (2620:2620:2620))
        (PORT clk (2266:2266:2266) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a369\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8540:8540:8540) (8542:8542:8542))
        (PORT d[1] (5444:5444:5444) (5342:5342:5342))
        (PORT d[2] (6379:6379:6379) (6258:6258:6258))
        (PORT d[3] (6223:6223:6223) (5918:5918:5918))
        (PORT d[4] (5476:5476:5476) (5344:5344:5344))
        (PORT d[5] (6988:6988:6988) (6506:6506:6506))
        (PORT d[6] (7371:7371:7371) (7136:7136:7136))
        (PORT d[7] (7509:7509:7509) (7468:7468:7468))
        (PORT d[8] (3235:3235:3235) (3303:3303:3303))
        (PORT d[9] (7017:7017:7017) (6881:6881:6881))
        (PORT d[10] (4490:4490:4490) (4387:4387:4387))
        (PORT d[11] (4691:4691:4691) (4651:4651:4651))
        (PORT d[12] (5743:5743:5743) (5528:5528:5528))
        (PORT clk (2263:2263:2263) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a369\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3930:3930:3930) (3927:3927:3927))
        (PORT clk (2263:2263:2263) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a369\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2294:2294:2294))
        (PORT d[0] (4473:4473:4473) (4481:4481:4481))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a369\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a369\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2295:2295:2295))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a369\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a369\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a369\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2947:2947:2947) (2871:2871:2871))
        (PORT d[1] (3110:3110:3110) (3010:3010:3010))
        (PORT d[2] (4316:4316:4316) (4242:4242:4242))
        (PORT d[3] (3588:3588:3588) (3519:3519:3519))
        (PORT d[4] (3398:3398:3398) (3196:3196:3196))
        (PORT d[5] (2902:2902:2902) (2935:2935:2935))
        (PORT d[6] (3342:3342:3342) (3101:3101:3101))
        (PORT d[7] (4121:4121:4121) (4203:4203:4203))
        (PORT d[8] (3187:3187:3187) (3098:3098:3098))
        (PORT d[9] (3573:3573:3573) (3491:3491:3491))
        (PORT d[10] (3712:3712:3712) (3695:3695:3695))
        (PORT d[11] (2950:2950:2950) (2902:2902:2902))
        (PORT d[12] (3382:3382:3382) (3162:3162:3162))
        (PORT clk (2224:2224:2224) (2213:2213:2213))
        (PORT ena (5047:5047:5047) (4923:4923:4923))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a369\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2213:2213:2213))
        (PORT d[0] (5047:5047:5047) (4923:4923:4923))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a369\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a369\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a369\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a317\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2425:2425:2425) (2434:2434:2434))
        (PORT clk (2250:2250:2250) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a317\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8963:8963:8963) (8998:8998:8998))
        (PORT d[1] (5823:5823:5823) (5616:5616:5616))
        (PORT d[2] (6654:6654:6654) (6492:6492:6492))
        (PORT d[3] (6555:6555:6555) (6234:6234:6234))
        (PORT d[4] (5175:5175:5175) (5030:5030:5030))
        (PORT d[5] (6470:6470:6470) (6107:6107:6107))
        (PORT d[6] (7756:7756:7756) (7554:7554:7554))
        (PORT d[7] (8621:8621:8621) (8612:8612:8612))
        (PORT d[8] (4444:4444:4444) (4481:4481:4481))
        (PORT d[9] (8914:8914:8914) (8708:8708:8708))
        (PORT d[10] (4800:4800:4800) (4699:4699:4699))
        (PORT d[11] (4275:4275:4275) (4237:4237:4237))
        (PORT d[12] (5768:5768:5768) (5531:5531:5531))
        (PORT clk (2247:2247:2247) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a317\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3298:3298:3298) (3322:3322:3322))
        (PORT clk (2247:2247:2247) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a317\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2279:2279:2279))
        (PORT d[0] (3841:3841:3841) (3876:3876:3876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a317\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a317\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2280:2280:2280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a317\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a317\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a317\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3335:3335:3335) (3308:3308:3308))
        (PORT d[1] (3391:3391:3391) (3275:3275:3275))
        (PORT d[2] (3161:3161:3161) (3029:3029:3029))
        (PORT d[3] (2610:2610:2610) (2526:2526:2526))
        (PORT d[4] (2640:2640:2640) (2556:2556:2556))
        (PORT d[5] (3169:3169:3169) (3204:3204:3204))
        (PORT d[6] (2545:2545:2545) (2449:2449:2449))
        (PORT d[7] (4060:4060:4060) (4118:4118:4118))
        (PORT d[8] (2807:2807:2807) (2701:2701:2701))
        (PORT d[9] (2999:2999:2999) (2963:2963:2963))
        (PORT d[10] (3249:3249:3249) (3192:3192:3192))
        (PORT d[11] (2883:2883:2883) (2810:2810:2810))
        (PORT d[12] (2514:2514:2514) (2431:2431:2431))
        (PORT clk (2208:2208:2208) (2198:2198:2198))
        (PORT ena (4992:4992:4992) (4842:4842:4842))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a317\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2198:2198:2198))
        (PORT d[0] (4992:4992:4992) (4842:4842:4842))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a317\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a317\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a317\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a134\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1913:1913:1913) (1945:1945:1945))
        (PORT clk (2244:2244:2244) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a134\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6546:6546:6546) (6423:6423:6423))
        (PORT d[1] (6372:6372:6372) (6224:6224:6224))
        (PORT d[2] (6145:6145:6145) (6026:6026:6026))
        (PORT d[3] (5500:5500:5500) (5251:5251:5251))
        (PORT d[4] (6353:6353:6353) (6140:6140:6140))
        (PORT d[5] (6392:6392:6392) (6078:6078:6078))
        (PORT d[6] (5463:5463:5463) (5191:5191:5191))
        (PORT d[7] (6321:6321:6321) (6172:6172:6172))
        (PORT d[8] (2465:2465:2465) (2492:2492:2492))
        (PORT d[9] (5982:5982:5982) (5815:5815:5815))
        (PORT d[10] (6126:6126:6126) (6065:6065:6065))
        (PORT d[11] (3308:3308:3308) (3247:3247:3247))
        (PORT d[12] (6382:6382:6382) (6078:6078:6078))
        (PORT clk (2241:2241:2241) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a134\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5607:5607:5607) (5242:5242:5242))
        (PORT clk (2241:2241:2241) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a134\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2276:2276:2276))
        (PORT d[0] (6150:6150:6150) (5796:5796:5796))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a134\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a134\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2277:2277:2277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a134\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a134\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a134\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2521:2521:2521) (2421:2421:2421))
        (PORT d[1] (1450:1450:1450) (1445:1445:1445))
        (PORT d[2] (3838:3838:3838) (3697:3697:3697))
        (PORT d[3] (2733:2733:2733) (2672:2672:2672))
        (PORT d[4] (3159:3159:3159) (3098:3098:3098))
        (PORT d[5] (2066:2066:2066) (2031:2031:2031))
        (PORT d[6] (2271:2271:2271) (2198:2198:2198))
        (PORT d[7] (1250:1250:1250) (1275:1275:1275))
        (PORT d[8] (1134:1134:1134) (1155:1155:1155))
        (PORT d[9] (1508:1508:1508) (1528:1528:1528))
        (PORT d[10] (1509:1509:1509) (1512:1512:1512))
        (PORT d[11] (1919:1919:1919) (1856:1856:1856))
        (PORT d[12] (1491:1491:1491) (1494:1494:1494))
        (PORT clk (2202:2202:2202) (2195:2195:2195))
        (PORT ena (4923:4923:4923) (4768:4768:4768))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a134\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2195:2195:2195))
        (PORT d[0] (4923:4923:4923) (4768:4768:4768))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a134\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a134\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a134\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a160\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1915:1915:1915) (1965:1965:1965))
        (PORT clk (2227:2227:2227) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a160\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10280:10280:10280) (10275:10275:10275))
        (PORT d[1] (7025:7025:7025) (6850:6850:6850))
        (PORT d[2] (7429:7429:7429) (7288:7288:7288))
        (PORT d[3] (8110:8110:8110) (7733:7733:7733))
        (PORT d[4] (6158:6158:6158) (5982:5982:5982))
        (PORT d[5] (7686:7686:7686) (7252:7252:7252))
        (PORT d[6] (6670:6670:6670) (6411:6411:6411))
        (PORT d[7] (8587:8587:8587) (8564:8564:8564))
        (PORT d[8] (2595:2595:2595) (2660:2660:2660))
        (PORT d[9] (7320:7320:7320) (7159:7159:7159))
        (PORT d[10] (4327:4327:4327) (4241:4241:4241))
        (PORT d[11] (6969:6969:6969) (6878:6878:6878))
        (PORT d[12] (6443:6443:6443) (6196:6196:6196))
        (PORT clk (2224:2224:2224) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a160\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3636:3636:3636) (3569:3569:3569))
        (PORT clk (2224:2224:2224) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a160\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2259:2259:2259))
        (PORT d[0] (4180:4180:4180) (4124:4124:4124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a160\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a160\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2260:2260:2260))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a160\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a160\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a160\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3832:3832:3832) (3828:3828:3828))
        (PORT d[1] (3689:3689:3689) (3663:3663:3663))
        (PORT d[2] (3608:3608:3608) (3511:3511:3511))
        (PORT d[3] (3833:3833:3833) (3693:3693:3693))
        (PORT d[4] (2284:2284:2284) (2211:2211:2211))
        (PORT d[5] (2500:2500:2500) (2505:2505:2505))
        (PORT d[6] (10137:10137:10137) (9746:9746:9746))
        (PORT d[7] (4317:4317:4317) (4338:4338:4338))
        (PORT d[8] (3524:3524:3524) (3402:3402:3402))
        (PORT d[9] (3487:3487:3487) (3488:3488:3488))
        (PORT d[10] (8938:8938:8938) (8778:8778:8778))
        (PORT d[11] (10450:10450:10450) (10035:10035:10035))
        (PORT d[12] (3536:3536:3536) (3426:3426:3426))
        (PORT clk (2185:2185:2185) (2178:2178:2178))
        (PORT ena (6662:6662:6662) (6461:6461:6461))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a160\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2178:2178:2178))
        (PORT d[0] (6662:6662:6662) (6461:6461:6461))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a160\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a160\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a160\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a108\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1903:1903:1903) (1931:1931:1931))
        (PORT clk (2257:2257:2257) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a108\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10881:10881:10881) (10847:10847:10847))
        (PORT d[1] (7363:7363:7363) (7173:7173:7173))
        (PORT d[2] (8085:8085:8085) (7922:7922:7922))
        (PORT d[3] (8780:8780:8780) (8387:8387:8387))
        (PORT d[4] (6858:6858:6858) (6670:6670:6670))
        (PORT d[5] (8327:8327:8327) (7870:7870:7870))
        (PORT d[6] (7339:7339:7339) (7059:7059:7059))
        (PORT d[7] (6021:6021:6021) (5869:5869:5869))
        (PORT d[8] (2949:2949:2949) (3005:3005:3005))
        (PORT d[9] (6629:6629:6629) (6469:6469:6469))
        (PORT d[10] (4993:4993:4993) (4893:4893:4893))
        (PORT d[11] (4102:4102:4102) (4093:4093:4093))
        (PORT d[12] (7112:7112:7112) (6843:6843:6843))
        (PORT clk (2254:2254:2254) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a108\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4528:4528:4528) (4331:4331:4331))
        (PORT clk (2254:2254:2254) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a108\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2287:2287:2287))
        (PORT d[0] (5071:5071:5071) (4885:4885:4885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a108\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a108\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2288:2288:2288))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a108\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a108\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a108\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3430:3430:3430) (3416:3416:3416))
        (PORT d[1] (3658:3658:3658) (3631:3631:3631))
        (PORT d[2] (3630:3630:3630) (3524:3524:3524))
        (PORT d[3] (3277:3277:3277) (3250:3250:3250))
        (PORT d[4] (5916:5916:5916) (5886:5886:5886))
        (PORT d[5] (2556:2556:2556) (2563:2563:2563))
        (PORT d[6] (9524:9524:9524) (9155:9155:9155))
        (PORT d[7] (3669:3669:3669) (3700:3700:3700))
        (PORT d[8] (2832:2832:2832) (2722:2722:2722))
        (PORT d[9] (4242:4242:4242) (4253:4253:4253))
        (PORT d[10] (4278:4278:4278) (4236:4236:4236))
        (PORT d[11] (3235:3235:3235) (3187:3187:3187))
        (PORT d[12] (4176:4176:4176) (4039:4039:4039))
        (PORT clk (2215:2215:2215) (2206:2206:2206))
        (PORT ena (7359:7359:7359) (7153:7153:7153))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a108\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2206:2206:2206))
        (PORT d[0] (7359:7359:7359) (7153:7153:7153))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a108\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a108\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a108\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a186\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1936:1936:1936) (1963:1963:1963))
        (PORT clk (2250:2250:2250) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a186\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10581:10581:10581) (10561:10561:10561))
        (PORT d[1] (7386:7386:7386) (7202:7202:7202))
        (PORT d[2] (7761:7761:7761) (7610:7610:7610))
        (PORT d[3] (8797:8797:8797) (8404:8404:8404))
        (PORT d[4] (6834:6834:6834) (6641:6641:6641))
        (PORT d[5] (8287:8287:8287) (7830:7830:7830))
        (PORT d[6] (7319:7319:7319) (7038:7038:7038))
        (PORT d[7] (8940:8940:8940) (8901:8901:8901))
        (PORT d[8] (2584:2584:2584) (2651:2651:2651))
        (PORT d[9] (6351:6351:6351) (6202:6202:6202))
        (PORT d[10] (4628:4628:4628) (4539:4539:4539))
        (PORT d[11] (7244:7244:7244) (7141:7141:7141))
        (PORT d[12] (7090:7090:7090) (6820:6820:6820))
        (PORT clk (2247:2247:2247) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a186\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3558:3558:3558) (3471:3471:3471))
        (PORT clk (2247:2247:2247) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a186\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2278:2278:2278))
        (PORT d[0] (4137:4137:4137) (4046:4046:4046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a186\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a186\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2279:2279:2279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a186\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a186\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a186\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3476:3476:3476) (3486:3486:3486))
        (PORT d[1] (3396:3396:3396) (3374:3374:3374))
        (PORT d[2] (3612:3612:3612) (3517:3517:3517))
        (PORT d[3] (3302:3302:3302) (3269:3269:3269))
        (PORT d[4] (2636:2636:2636) (2548:2548:2548))
        (PORT d[5] (2222:2222:2222) (2240:2240:2240))
        (PORT d[6] (9532:9532:9532) (9164:9164:9164))
        (PORT d[7] (4268:4268:4268) (4278:4278:4278))
        (PORT d[8] (3154:3154:3154) (3040:3040:3040))
        (PORT d[9] (4551:4551:4551) (4557:4557:4557))
        (PORT d[10] (8586:8586:8586) (8433:8433:8433))
        (PORT d[11] (10090:10090:10090) (9683:9683:9683))
        (PORT d[12] (3846:3846:3846) (3719:3719:3719))
        (PORT clk (2208:2208:2208) (2197:2197:2197))
        (PORT ena (7025:7025:7025) (6830:6830:6830))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a186\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2197:2197:2197))
        (PORT d[0] (7025:7025:7025) (6830:6830:6830))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a186\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a186\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a186\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a30\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1784:1784:1784) (1800:1800:1800))
        (PORT clk (2249:2249:2249) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a30\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6833:6833:6833) (6691:6691:6691))
        (PORT d[1] (6354:6354:6354) (6200:6200:6200))
        (PORT d[2] (6152:6152:6152) (6035:6035:6035))
        (PORT d[3] (5539:5539:5539) (5290:5290:5290))
        (PORT d[4] (6352:6352:6352) (6162:6162:6162))
        (PORT d[5] (6399:6399:6399) (6086:6086:6086))
        (PORT d[6] (5452:5452:5452) (5179:5179:5179))
        (PORT d[7] (10626:10626:10626) (10577:10577:10577))
        (PORT d[8] (2125:2125:2125) (2145:2145:2145))
        (PORT d[9] (5957:5957:5957) (5790:5790:5790))
        (PORT d[10] (6108:6108:6108) (6049:6049:6049))
        (PORT d[11] (3276:3276:3276) (3227:3227:3227))
        (PORT d[12] (3487:3487:3487) (3302:3302:3302))
        (PORT clk (2246:2246:2246) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a30\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4889:4889:4889) (4702:4702:4702))
        (PORT clk (2246:2246:2246) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a30\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2282:2282:2282))
        (PORT d[0] (5432:5432:5432) (5256:5256:5256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a30\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a30\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2283:2283:2283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a30\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a30\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a30\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2499:2499:2499) (2386:2386:2386))
        (PORT d[1] (1464:1464:1464) (1453:1453:1453))
        (PORT d[2] (3830:3830:3830) (3688:3688:3688))
        (PORT d[3] (2366:2366:2366) (2325:2325:2325))
        (PORT d[4] (3133:3133:3133) (3072:3072:3072))
        (PORT d[5] (2058:2058:2058) (2022:2022:2022))
        (PORT d[6] (2281:2281:2281) (2206:2206:2206))
        (PORT d[7] (1251:1251:1251) (1277:1277:1277))
        (PORT d[8] (1436:1436:1436) (1443:1443:1443))
        (PORT d[9] (1528:1528:1528) (1550:1550:1550))
        (PORT d[10] (1556:1556:1556) (1560:1560:1560))
        (PORT d[11] (1910:1910:1910) (1842:1842:1842))
        (PORT d[12] (1499:1499:1499) (1501:1501:1501))
        (PORT clk (2207:2207:2207) (2201:2201:2201))
        (PORT ena (4956:4956:4956) (4801:4801:4801))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a30\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2201:2201:2201))
        (PORT d[0] (4956:4956:4956) (4801:4801:4801))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a30\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a30\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a30\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a56\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1943:1943:1943) (1990:1990:1990))
        (PORT clk (2237:2237:2237) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a56\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10244:10244:10244) (10235:10235:10235))
        (PORT d[1] (7058:7058:7058) (6883:6883:6883))
        (PORT d[2] (7739:7739:7739) (7586:7586:7586))
        (PORT d[3] (8458:8458:8458) (8077:8077:8077))
        (PORT d[4] (6475:6475:6475) (6291:6291:6291))
        (PORT d[5] (7965:7965:7965) (7521:7521:7521))
        (PORT d[6] (6974:6974:6974) (6709:6709:6709))
        (PORT d[7] (8595:8595:8595) (8573:8573:8573))
        (PORT d[8] (2592:2592:2592) (2655:2655:2655))
        (PORT d[9] (7662:7662:7662) (7487:7487:7487))
        (PORT d[10] (4293:4293:4293) (4212:4212:4212))
        (PORT d[11] (4455:4455:4455) (4427:4427:4427))
        (PORT d[12] (6770:6770:6770) (6510:6510:6510))
        (PORT clk (2234:2234:2234) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a56\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4910:4910:4910) (4788:4788:4788))
        (PORT clk (2234:2234:2234) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a56\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2268:2268:2268))
        (PORT d[0] (5478:5478:5478) (5368:5368:5368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a56\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a56\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2269:2269:2269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a56\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a56\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a56\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3838:3838:3838) (3838:3838:3838))
        (PORT d[1] (3321:3321:3321) (3309:3309:3309))
        (PORT d[2] (3590:3590:3590) (3492:3492:3492))
        (PORT d[3] (4468:4468:4468) (4350:4350:4350))
        (PORT d[4] (2615:2615:2615) (2525:2525:2525))
        (PORT d[5] (2094:2094:2094) (2099:2099:2099))
        (PORT d[6] (9857:9857:9857) (9477:9477:9477))
        (PORT d[7] (4339:4339:4339) (4359:4359:4359))
        (PORT d[8] (3468:3468:3468) (3344:3344:3344))
        (PORT d[9] (4861:4861:4861) (4851:4851:4851))
        (PORT d[10] (8949:8949:8949) (8785:8785:8785))
        (PORT d[11] (10431:10431:10431) (10013:10013:10013))
        (PORT d[12] (4155:4155:4155) (4016:4016:4016))
        (PORT clk (2195:2195:2195) (2187:2187:2187))
        (PORT ena (6686:6686:6686) (6499:6499:6499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a56\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2187:2187:2187))
        (PORT d[0] (6686:6686:6686) (6499:6499:6499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a56\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a56\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a56\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a4\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1953:1953:1953) (2001:2001:2001))
        (PORT clk (2220:2220:2220) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a4\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10274:10274:10274) (10269:10269:10269))
        (PORT d[1] (6713:6713:6713) (6547:6547:6547))
        (PORT d[2] (7421:7421:7421) (7279:7279:7279))
        (PORT d[3] (8138:8138:8138) (7768:7768:7768))
        (PORT d[4] (6158:6158:6158) (5983:5983:5983))
        (PORT d[5] (7656:7656:7656) (7221:7221:7221))
        (PORT d[6] (6377:6377:6377) (5993:5993:5993))
        (PORT d[7] (8278:8278:8278) (8263:8263:8263))
        (PORT d[8] (2610:2610:2610) (2679:2679:2679))
        (PORT d[9] (7319:7319:7319) (7158:7158:7158))
        (PORT d[10] (3930:3930:3930) (3857:3857:3857))
        (PORT d[11] (6958:6958:6958) (6861:6861:6861))
        (PORT d[12] (6449:6449:6449) (6199:6199:6199))
        (PORT clk (2217:2217:2217) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a4\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4866:4866:4866) (4532:4532:4532))
        (PORT clk (2217:2217:2217) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a4\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2252:2252:2252))
        (PORT d[0] (5409:5409:5409) (5086:5086:5086))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a4\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a4\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2253:2253:2253))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a4\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a4\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a4\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3844:3844:3844) (3841:3841:3841))
        (PORT d[1] (3697:3697:3697) (3658:3658:3658))
        (PORT d[2] (3581:3581:3581) (3482:3482:3482))
        (PORT d[3] (2958:2958:2958) (2928:2928:2928))
        (PORT d[4] (2301:2301:2301) (2226:2226:2226))
        (PORT d[5] (2256:2256:2256) (2273:2273:2273))
        (PORT d[6] (4380:4380:4380) (4180:4180:4180))
        (PORT d[7] (4689:4689:4689) (4702:4702:4702))
        (PORT d[8] (3525:3525:3525) (3403:3403:3403))
        (PORT d[9] (3456:3456:3456) (3458:3458:3458))
        (PORT d[10] (8971:8971:8971) (8810:8810:8810))
        (PORT d[11] (2945:2945:2945) (2898:2898:2898))
        (PORT d[12] (3518:3518:3518) (3401:3401:3401))
        (PORT clk (2178:2178:2178) (2171:2171:2171))
        (PORT ena (6662:6662:6662) (6474:6474:6474))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a4\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2171:2171:2171))
        (PORT d[0] (6662:6662:6662) (6474:6474:6474))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a4\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a4\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a4\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a82\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2340:2340:2340) (2408:2408:2408))
        (PORT clk (2237:2237:2237) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a82\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8112:8112:8112) (8095:8095:8095))
        (PORT d[1] (6723:6723:6723) (6583:6583:6583))
        (PORT d[2] (7697:7697:7697) (7548:7548:7548))
        (PORT d[3] (7834:7834:7834) (7467:7467:7467))
        (PORT d[4] (7056:7056:7056) (6853:6853:6853))
        (PORT d[5] (8950:8950:8950) (8404:8404:8404))
        (PORT d[6] (7038:7038:7038) (6795:6795:6795))
        (PORT d[7] (8236:8236:8236) (8171:8171:8171))
        (PORT d[8] (4161:4161:4161) (4205:4205:4205))
        (PORT d[9] (8247:8247:8247) (8045:8045:8045))
        (PORT d[10] (5826:5826:5826) (5680:5680:5680))
        (PORT d[11] (6506:6506:6506) (6386:6386:6386))
        (PORT d[12] (7128:7128:7128) (6878:6878:6878))
        (PORT clk (2234:2234:2234) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a82\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4306:4306:4306) (4241:4241:4241))
        (PORT clk (2234:2234:2234) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a82\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2268:2268:2268))
        (PORT d[0] (4823:4823:4823) (4769:4769:4769))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a82\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a82\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2269:2269:2269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a82\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a82\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a82\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3316:3316:3316) (3242:3242:3242))
        (PORT d[1] (3194:3194:3194) (3133:3133:3133))
        (PORT d[2] (5297:5297:5297) (5207:5207:5207))
        (PORT d[3] (3035:3035:3035) (3010:3010:3010))
        (PORT d[4] (4602:4602:4602) (4580:4580:4580))
        (PORT d[5] (2594:2594:2594) (2625:2625:2625))
        (PORT d[6] (4689:4689:4689) (4427:4427:4427))
        (PORT d[7] (4812:4812:4812) (4884:4884:4884))
        (PORT d[8] (4454:4454:4454) (4312:4312:4312))
        (PORT d[9] (5574:5574:5574) (5583:5583:5583))
        (PORT d[10] (9298:9298:9298) (9188:9188:9188))
        (PORT d[11] (4476:4476:4476) (4352:4352:4352))
        (PORT d[12] (4983:4983:4983) (4692:4692:4692))
        (PORT clk (2195:2195:2195) (2187:2187:2187))
        (PORT ena (5397:5397:5397) (5304:5304:5304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a82\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2187:2187:2187))
        (PORT d[0] (5397:5397:5397) (5304:5304:5304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a82\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a82\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a82\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a264\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1757:1757:1757) (1773:1773:1773))
        (PORT clk (2263:2263:2263) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a264\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7125:7125:7125) (6969:6969:6969))
        (PORT d[1] (4767:4767:4767) (4615:4615:4615))
        (PORT d[2] (6475:6475:6475) (6343:6343:6343))
        (PORT d[3] (5831:5831:5831) (5571:5571:5571))
        (PORT d[4] (6670:6670:6670) (6440:6440:6440))
        (PORT d[5] (6726:6726:6726) (6402:6402:6402))
        (PORT d[6] (5797:5797:5797) (5517:5517:5517))
        (PORT d[7] (6307:6307:6307) (6174:6174:6174))
        (PORT d[8] (2215:2215:2215) (2255:2255:2255))
        (PORT d[9] (5978:5978:5978) (5806:5806:5806))
        (PORT d[10] (4218:4218:4218) (4100:4100:4100))
        (PORT d[11] (4763:4763:4763) (4739:4739:4739))
        (PORT d[12] (4141:4141:4141) (3923:3923:3923))
        (PORT clk (2260:2260:2260) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a264\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5970:5970:5970) (5719:5719:5719))
        (PORT clk (2260:2260:2260) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a264\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2294:2294:2294))
        (PORT d[0] (6513:6513:6513) (6273:6273:6273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a264\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a264\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2295:2295:2295))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a264\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a264\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a264\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2133:2133:2133) (2040:2040:2040))
        (PORT d[1] (1823:1823:1823) (1815:1815:1815))
        (PORT d[2] (3443:3443:3443) (3310:3310:3310))
        (PORT d[3] (2370:2370:2370) (2325:2325:2325))
        (PORT d[4] (2840:2840:2840) (2796:2796:2796))
        (PORT d[5] (3693:3693:3693) (3680:3680:3680))
        (PORT d[6] (3256:3256:3256) (3138:3138:3138))
        (PORT d[7] (1588:1588:1588) (1607:1607:1607))
        (PORT d[8] (1458:1458:1458) (1467:1467:1467))
        (PORT d[9] (1884:1884:1884) (1892:1892:1892))
        (PORT d[10] (1849:1849:1849) (1843:1843:1843))
        (PORT d[11] (2246:2246:2246) (2172:2172:2172))
        (PORT d[12] (1824:1824:1824) (1816:1816:1816))
        (PORT clk (2221:2221:2221) (2213:2213:2213))
        (PORT ena (5244:5244:5244) (5080:5080:5080))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a264\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2213:2213:2213))
        (PORT d[0] (5244:5244:5244) (5080:5080:5080))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a264\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a264\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a264\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a212\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2360:2360:2360) (2430:2430:2430))
        (PORT clk (2223:2223:2223) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a212\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8146:8146:8146) (8130:8130:8130))
        (PORT d[1] (6375:6375:6375) (6246:6246:6246))
        (PORT d[2] (7382:7382:7382) (7242:7242:7242))
        (PORT d[3] (7500:7500:7500) (7156:7156:7156))
        (PORT d[4] (6732:6732:6732) (6555:6555:6555))
        (PORT d[5] (8606:8606:8606) (8064:8064:8064))
        (PORT d[6] (7015:7015:7015) (6763:6763:6763))
        (PORT d[7] (7890:7890:7890) (7842:7842:7842))
        (PORT d[8] (3847:3847:3847) (3903:3903:3903))
        (PORT d[9] (8240:8240:8240) (8037:8037:8037))
        (PORT d[10] (5817:5817:5817) (5671:5671:5671))
        (PORT d[11] (6229:6229:6229) (6122:6122:6122))
        (PORT d[12] (6808:6808:6808) (6569:6569:6569))
        (PORT clk (2220:2220:2220) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a212\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4446:4446:4446) (4306:4306:4306))
        (PORT clk (2220:2220:2220) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a212\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2254:2254:2254))
        (PORT d[0] (4990:4990:4990) (4861:4861:4861))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a212\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a212\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2255:2255:2255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a212\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a212\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a212\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2990:2990:2990) (2935:2935:2935))
        (PORT d[1] (3466:3466:3466) (3388:3388:3388))
        (PORT d[2] (5317:5317:5317) (5227:5227:5227))
        (PORT d[3] (3630:3630:3630) (3570:3570:3570))
        (PORT d[4] (4637:4637:4637) (4609:4609:4609))
        (PORT d[5] (2903:2903:2903) (2922:2922:2922))
        (PORT d[6] (4697:4697:4697) (4433:4433:4433))
        (PORT d[7] (4512:4512:4512) (4583:4583:4583))
        (PORT d[8] (4115:4115:4115) (3980:3980:3980))
        (PORT d[9] (3899:3899:3899) (3926:3926:3926))
        (PORT d[10] (9632:9632:9632) (9508:9508:9508))
        (PORT d[11] (3638:3638:3638) (3578:3578:3578))
        (PORT d[12] (4659:4659:4659) (4380:4380:4380))
        (PORT clk (2181:2181:2181) (2173:2173:2173))
        (PORT ena (5970:5970:5970) (5818:5818:5818))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a212\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2173:2173:2173))
        (PORT d[0] (5970:5970:5970) (5818:5818:5818))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a212\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a212\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a212\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a290\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2212:2212:2212) (2223:2223:2223))
        (PORT clk (2245:2245:2245) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a290\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10576:10576:10576) (10555:10555:10555))
        (PORT d[1] (7354:7354:7354) (7169:7169:7169))
        (PORT d[2] (7760:7760:7760) (7609:7609:7609))
        (PORT d[3] (8418:8418:8418) (8028:8028:8028))
        (PORT d[4] (6509:6509:6509) (6325:6325:6325))
        (PORT d[5] (8273:8273:8273) (7815:7815:7815))
        (PORT d[6] (6982:6982:6982) (6719:6719:6719))
        (PORT d[7] (8908:8908:8908) (8870:8870:8870))
        (PORT d[8] (2616:2616:2616) (2682:2682:2682))
        (PORT d[9] (7637:7637:7637) (7465:7465:7465))
        (PORT d[10] (4645:4645:4645) (4555:4555:4555))
        (PORT d[11] (7263:7263:7263) (7159:7159:7159))
        (PORT d[12] (6778:6778:6778) (6519:6519:6519))
        (PORT clk (2242:2242:2242) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a290\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4000:4000:4000) (3968:3968:3968))
        (PORT clk (2242:2242:2242) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a290\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2277:2277:2277))
        (PORT d[0] (4543:4543:4543) (4522:4522:4522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a290\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a290\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2278:2278:2278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a290\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a290\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a290\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3491:3491:3491) (3504:3504:3504))
        (PORT d[1] (3362:3362:3362) (3339:3339:3339))
        (PORT d[2] (3617:3617:3617) (3525:3525:3525))
        (PORT d[3] (4781:4781:4781) (4641:4641:4641))
        (PORT d[4] (2609:2609:2609) (2522:2522:2522))
        (PORT d[5] (2220:2220:2220) (2238:2238:2238))
        (PORT d[6] (9849:9849:9849) (9468:9468:9468))
        (PORT d[7] (4015:4015:4015) (4035:4035:4035))
        (PORT d[8] (3130:3130:3130) (3017:3017:3017))
        (PORT d[9] (4583:4583:4583) (4588:4588:4588))
        (PORT d[10] (3996:3996:3996) (3969:3969:3969))
        (PORT d[11] (10069:10069:10069) (9667:9667:9667))
        (PORT d[12] (3860:3860:3860) (3735:3735:3735))
        (PORT clk (2203:2203:2203) (2196:2196:2196))
        (PORT ena (7025:7025:7025) (6829:6829:6829))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a290\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2196:2196:2196))
        (PORT d[0] (7025:7025:7025) (6829:6829:6829))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a290\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a290\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a290\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a238\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2284:2284:2284) (2358:2358:2358))
        (PORT clk (2243:2243:2243) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a238\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8146:8146:8146) (8129:8129:8129))
        (PORT d[1] (6731:6731:6731) (6590:6590:6590))
        (PORT d[2] (7698:7698:7698) (7545:7545:7545))
        (PORT d[3] (7872:7872:7872) (7510:7510:7510))
        (PORT d[4] (7016:7016:7016) (6802:6802:6802))
        (PORT d[5] (8959:8959:8959) (8413:8413:8413))
        (PORT d[6] (7013:7013:7013) (6772:6772:6772))
        (PORT d[7] (8218:8218:8218) (8154:8154:8154))
        (PORT d[8] (4201:4201:4201) (4244:4244:4244))
        (PORT d[9] (6998:6998:6998) (6843:6843:6843))
        (PORT d[10] (6151:6151:6151) (5998:5998:5998))
        (PORT d[11] (6539:6539:6539) (6415:6415:6415))
        (PORT d[12] (7147:7147:7147) (6896:6896:6896))
        (PORT clk (2240:2240:2240) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a238\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5497:5497:5497) (5389:5389:5389))
        (PORT clk (2240:2240:2240) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a238\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2274:2274:2274))
        (PORT d[0] (6064:6064:6064) (5966:5966:5966))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a238\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a238\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2275:2275:2275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a238\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a238\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a238\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2977:2977:2977) (2922:2922:2922))
        (PORT d[1] (3550:3550:3550) (3480:3480:3480))
        (PORT d[2] (4961:4961:4961) (4886:4886:4886))
        (PORT d[3] (3286:3286:3286) (3243:3243:3243))
        (PORT d[4] (4299:4299:4299) (4280:4280:4280))
        (PORT d[5] (2593:2593:2593) (2624:2624:2624))
        (PORT d[6] (4747:4747:4747) (4484:4484:4484))
        (PORT d[7] (4871:4871:4871) (4939:4939:4939))
        (PORT d[8] (4437:4437:4437) (4298:4298:4298))
        (PORT d[9] (5631:5631:5631) (5636:5636:5636))
        (PORT d[10] (9330:9330:9330) (9218:9218:9218))
        (PORT d[11] (11349:11349:11349) (10923:10923:10923))
        (PORT d[12] (4991:4991:4991) (4701:4701:4701))
        (PORT clk (2201:2201:2201) (2193:2193:2193))
        (PORT ena (5439:5439:5439) (5349:5349:5349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a238\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2193:2193:2193))
        (PORT d[0] (5439:5439:5439) (5349:5349:5349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a238\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a238\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a238\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a394\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2256:2256:2256) (2267:2267:2267))
        (PORT clk (2231:2231:2231) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a394\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10608:10608:10608) (10585:10585:10585))
        (PORT d[1] (7057:7057:7057) (6883:6883:6883))
        (PORT d[2] (7429:7429:7429) (7289:7289:7289))
        (PORT d[3] (8476:8476:8476) (8094:8094:8094))
        (PORT d[4] (6483:6483:6483) (6298:6298:6298))
        (PORT d[5] (7696:7696:7696) (7259:7259:7259))
        (PORT d[6] (6638:6638:6638) (6380:6380:6380))
        (PORT d[7] (8619:8619:8619) (8596:8596:8596))
        (PORT d[8] (2565:2565:2565) (2621:2621:2621))
        (PORT d[9] (6335:6335:6335) (6179:6179:6179))
        (PORT d[10] (4310:4310:4310) (4227:4227:4227))
        (PORT d[11] (6948:6948:6948) (6860:6860:6860))
        (PORT d[12] (6755:6755:6755) (6495:6495:6495))
        (PORT clk (2228:2228:2228) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a394\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3806:3806:3806) (3800:3800:3800))
        (PORT clk (2228:2228:2228) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a394\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2265:2265:2265))
        (PORT d[0] (4367:4367:4367) (4379:4379:4379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a394\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a394\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2266:2266:2266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a394\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a394\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a394\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3865:3865:3865) (3864:3864:3864))
        (PORT d[1] (3941:3941:3941) (3888:3888:3888))
        (PORT d[2] (3628:3628:3628) (3530:3530:3530))
        (PORT d[3] (3834:3834:3834) (3694:3694:3694))
        (PORT d[4] (2310:2310:2310) (2238:2238:2238))
        (PORT d[5] (2175:2175:2175) (2191:2191:2191))
        (PORT d[6] (10131:10131:10131) (9739:9739:9739))
        (PORT d[7] (4316:4316:4316) (4337:4337:4337))
        (PORT d[8] (3491:3491:3491) (3368:3368:3368))
        (PORT d[9] (4862:4862:4862) (4852:4852:4852))
        (PORT d[10] (8963:8963:8963) (8802:8802:8802))
        (PORT d[11] (10411:10411:10411) (9998:9998:9998))
        (PORT d[12] (3839:3839:3839) (3713:3713:3713))
        (PORT clk (2189:2189:2189) (2184:2184:2184))
        (PORT ena (6695:6695:6695) (6496:6496:6496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a394\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2184:2184:2184))
        (PORT d[0] (6695:6695:6695) (6496:6496:6496))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a394\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a394\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a394\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a342\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1607:1607:1607) (1646:1646:1646))
        (PORT clk (2263:2263:2263) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a342\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10874:10874:10874) (10837:10837:10837))
        (PORT d[1] (7708:7708:7708) (7508:7508:7508))
        (PORT d[2] (8398:8398:8398) (8221:8221:8221))
        (PORT d[3] (9104:9104:9104) (8702:8702:8702))
        (PORT d[4] (7166:7166:7166) (6964:6964:6964))
        (PORT d[5] (8623:8623:8623) (8156:8156:8156))
        (PORT d[6] (7002:7002:7002) (6757:6757:6757))
        (PORT d[7] (6002:6002:6002) (5849:5849:5849))
        (PORT d[8] (3282:3282:3282) (3329:3329:3329))
        (PORT d[9] (8284:8284:8284) (8082:8082:8082))
        (PORT d[10] (4980:4980:4980) (4884:4884:4884))
        (PORT d[11] (4186:4186:4186) (4091:4091:4091))
        (PORT d[12] (7440:7440:7440) (7159:7159:7159))
        (PORT clk (2260:2260:2260) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a342\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2918:2918:2918) (2837:2837:2837))
        (PORT clk (2260:2260:2260) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a342\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2293:2293:2293))
        (PORT d[0] (3487:3487:3487) (3418:3418:3418))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a342\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a342\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2294:2294:2294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a342\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a342\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a342\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7620:7620:7620) (7378:7378:7378))
        (PORT d[1] (9179:9179:9179) (9001:9001:9001))
        (PORT d[2] (3982:3982:3982) (3896:3896:3896))
        (PORT d[3] (3562:3562:3562) (3504:3504:3504))
        (PORT d[4] (5573:5573:5573) (5554:5554:5554))
        (PORT d[5] (2543:2543:2543) (2546:2546:2546))
        (PORT d[6] (9167:9167:9167) (8809:8809:8809))
        (PORT d[7] (6196:6196:6196) (6268:6268:6268))
        (PORT d[8] (4594:4594:4594) (4644:4644:4644))
        (PORT d[9] (3895:3895:3895) (3914:3914:3914))
        (PORT d[10] (7961:7961:7961) (7833:7833:7833))
        (PORT d[11] (9484:9484:9484) (9116:9116:9116))
        (PORT d[12] (8858:8858:8858) (8734:8734:8734))
        (PORT clk (2221:2221:2221) (2212:2212:2212))
        (PORT ena (7666:7666:7666) (7449:7449:7449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a342\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2212:2212:2212))
        (PORT d[0] (7666:7666:7666) (7449:7449:7449))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a342\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a342\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a342\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a368\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2346:2346:2346) (2409:2409:2409))
        (PORT clk (2248:2248:2248) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a368\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8156:8156:8156) (8137:8137:8137))
        (PORT d[1] (6706:6706:6706) (6567:6567:6567))
        (PORT d[2] (8005:8005:8005) (7843:7843:7843))
        (PORT d[3] (7829:7829:7829) (7475:7475:7475))
        (PORT d[4] (7044:7044:7044) (6851:6851:6851))
        (PORT d[5] (9017:9017:9017) (8469:8469:8469))
        (PORT d[6] (7046:7046:7046) (6804:6804:6804))
        (PORT d[7] (8219:8219:8219) (8155:8155:8155))
        (PORT d[8] (2955:2955:2955) (3018:3018:3018))
        (PORT d[9] (6674:6674:6674) (6534:6534:6534))
        (PORT d[10] (6192:6192:6192) (6039:6039:6039))
        (PORT d[11] (6540:6540:6540) (6419:6419:6419))
        (PORT d[12] (7141:7141:7141) (6889:6889:6889))
        (PORT clk (2245:2245:2245) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a368\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3773:3773:3773) (3723:3723:3723))
        (PORT clk (2245:2245:2245) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a368\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2280:2280:2280))
        (PORT d[0] (4316:4316:4316) (4277:4277:4277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a368\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a368\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2281:2281:2281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a368\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a368\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a368\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3336:3336:3336) (3277:3277:3277))
        (PORT d[1] (3539:3539:3539) (3471:3471:3471))
        (PORT d[2] (4986:4986:4986) (4911:4911:4911))
        (PORT d[3] (3312:3312:3312) (3265:3265:3265))
        (PORT d[4] (4299:4299:4299) (4279:4279:4279))
        (PORT d[5] (2572:2572:2572) (2601:2601:2601))
        (PORT d[6] (5039:5039:5039) (4767:4767:4767))
        (PORT d[7] (5777:5777:5777) (5796:5796:5796))
        (PORT d[8] (4438:4438:4438) (4298:4298:4298))
        (PORT d[9] (5264:5264:5264) (5277:5277:5277))
        (PORT d[10] (9291:9291:9291) (9181:9181:9181))
        (PORT d[11] (4499:4499:4499) (4380:4380:4380))
        (PORT d[12] (4992:4992:4992) (4701:4701:4701))
        (PORT clk (2206:2206:2206) (2199:2199:2199))
        (PORT ena (5449:5449:5449) (5360:5360:5360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a368\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2199:2199:2199))
        (PORT d[0] (5449:5449:5449) (5360:5360:5360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a368\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a368\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a368\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a316\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2354:2354:2354) (2423:2423:2423))
        (PORT clk (2231:2231:2231) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a316\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8189:8189:8189) (8172:8172:8172))
        (PORT d[1] (6632:6632:6632) (6465:6465:6465))
        (PORT d[2] (7691:7691:7691) (7537:7537:7537))
        (PORT d[3] (7562:7562:7562) (7216:7216:7216))
        (PORT d[4] (6712:6712:6712) (6529:6529:6529))
        (PORT d[5] (8663:8663:8663) (8121:8121:8121))
        (PORT d[6] (7024:7024:7024) (6778:6778:6778))
        (PORT d[7] (8165:8165:8165) (8102:8102:8102))
        (PORT d[8] (3905:3905:3905) (3960:3960:3960))
        (PORT d[9] (7075:7075:7075) (6918:6918:6918))
        (PORT d[10] (5857:5857:5857) (5711:5711:5711))
        (PORT d[11] (6499:6499:6499) (6379:6379:6379))
        (PORT d[12] (7152:7152:7152) (6900:6900:6900))
        (PORT clk (2228:2228:2228) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a316\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3159:3159:3159) (3154:3154:3154))
        (PORT clk (2228:2228:2228) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a316\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2262:2262:2262))
        (PORT d[0] (3702:3702:3702) (3708:3708:3708))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a316\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a316\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a316\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a316\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a316\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3669:3669:3669) (3600:3600:3600))
        (PORT d[1] (3484:3484:3484) (3406:3406:3406))
        (PORT d[2] (5310:5310:5310) (5219:5219:5219))
        (PORT d[3] (3603:3603:3603) (3544:3544:3544))
        (PORT d[4] (4636:4636:4636) (4608:4608:4608))
        (PORT d[5] (2570:2570:2570) (2602:2602:2602))
        (PORT d[6] (4681:4681:4681) (4418:4418:4418))
        (PORT d[7] (5763:5763:5763) (5785:5785:5785))
        (PORT d[8] (4452:4452:4452) (4312:4312:4312))
        (PORT d[9] (3880:3880:3880) (3909:3909:3909))
        (PORT d[10] (3999:3999:3999) (3966:3966:3966))
        (PORT d[11] (3926:3926:3926) (3857:3857:3857))
        (PORT d[12] (5002:5002:5002) (4709:4709:4709))
        (PORT clk (2189:2189:2189) (2181:2181:2181))
        (PORT ena (5069:5069:5069) (4982:4982:4982))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a316\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2181:2181:2181))
        (PORT d[0] (5069:5069:5069) (4982:4982:4982))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a316\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a316\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a316\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a133\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1620:1620:1620) (1588:1588:1588))
        (PORT clk (2262:2262:2262) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a133\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1742:1742:1742) (1707:1707:1707))
        (PORT d[1] (1672:1672:1672) (1614:1614:1614))
        (PORT d[2] (1909:1909:1909) (1828:1828:1828))
        (PORT d[3] (5163:5163:5163) (5050:5050:5050))
        (PORT d[4] (7430:7430:7430) (7213:7213:7213))
        (PORT d[5] (2250:2250:2250) (2162:2162:2162))
        (PORT d[6] (8612:8612:8612) (8261:8261:8261))
        (PORT d[7] (1974:1974:1974) (1920:1920:1920))
        (PORT d[8] (4132:4132:4132) (4100:4100:4100))
        (PORT d[9] (7852:7852:7852) (7555:7555:7555))
        (PORT d[10] (1625:1625:1625) (1557:1557:1557))
        (PORT d[11] (1372:1372:1372) (1351:1351:1351))
        (PORT d[12] (2285:2285:2285) (2207:2207:2207))
        (PORT clk (2259:2259:2259) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a133\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1542:1542:1542) (1409:1409:1409))
        (PORT clk (2259:2259:2259) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a133\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2294:2294:2294))
        (PORT d[0] (2085:2085:2085) (1963:1963:1963))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a133\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a133\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2295:2295:2295))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a133\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a133\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a133\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6660:6660:6660) (6445:6445:6445))
        (PORT d[1] (5629:5629:5629) (5603:5603:5603))
        (PORT d[2] (7384:7384:7384) (7096:7096:7096))
        (PORT d[3] (8346:8346:8346) (8109:8109:8109))
        (PORT d[4] (4875:4875:4875) (4627:4627:4627))
        (PORT d[5] (3105:3105:3105) (3146:3146:3146))
        (PORT d[6] (6303:6303:6303) (6156:6156:6156))
        (PORT d[7] (5762:5762:5762) (5818:5818:5818))
        (PORT d[8] (9375:9375:9375) (9159:9159:9159))
        (PORT d[9] (3993:3993:3993) (3981:3981:3981))
        (PORT d[10] (7198:7198:7198) (7078:7078:7078))
        (PORT d[11] (4650:4650:4650) (4619:4619:4619))
        (PORT d[12] (8129:8129:8129) (7928:7928:7928))
        (PORT clk (2220:2220:2220) (2213:2213:2213))
        (PORT ena (2536:2536:2536) (2429:2429:2429))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a133\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2213:2213:2213))
        (PORT d[0] (2536:2536:2536) (2429:2429:2429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a133\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a133\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a133\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a159\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2147:2147:2147) (2145:2145:2145))
        (PORT clk (2261:2261:2261) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a159\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7640:7640:7640) (7535:7535:7535))
        (PORT d[1] (5314:5314:5314) (5271:5271:5271))
        (PORT d[2] (8833:8833:8833) (8670:8670:8670))
        (PORT d[3] (5527:5527:5527) (5413:5413:5413))
        (PORT d[4] (4644:4644:4644) (4596:4596:4596))
        (PORT d[5] (7401:7401:7401) (7215:7215:7215))
        (PORT d[6] (2115:2115:2115) (2110:2110:2110))
        (PORT d[7] (7503:7503:7503) (7226:7226:7226))
        (PORT d[8] (4807:4807:4807) (4796:4796:4796))
        (PORT d[9] (6254:6254:6254) (6061:6061:6061))
        (PORT d[10] (6865:6865:6865) (6887:6887:6887))
        (PORT d[11] (4336:4336:4336) (4301:4301:4301))
        (PORT d[12] (8664:8664:8664) (8437:8437:8437))
        (PORT clk (2258:2258:2258) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a159\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3751:3751:3751) (3593:3593:3593))
        (PORT clk (2258:2258:2258) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a159\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2290:2290:2290))
        (PORT d[0] (4294:4294:4294) (4147:4147:4147))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a159\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a159\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2291:2291:2291))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a159\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a159\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a159\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8344:8344:8344) (8080:8080:8080))
        (PORT d[1] (8510:8510:8510) (8364:8364:8364))
        (PORT d[2] (8379:8379:8379) (8084:8084:8084))
        (PORT d[3] (9137:9137:9137) (8941:8941:8941))
        (PORT d[4] (9718:9718:9718) (9316:9316:9316))
        (PORT d[5] (3170:3170:3170) (3232:3232:3232))
        (PORT d[6] (8146:8146:8146) (7936:7936:7936))
        (PORT d[7] (5195:5195:5195) (5045:5045:5045))
        (PORT d[8] (4879:4879:4879) (4828:4828:4828))
        (PORT d[9] (9460:9460:9460) (9366:9366:9366))
        (PORT d[10] (9557:9557:9557) (9400:9400:9400))
        (PORT d[11] (8581:8581:8581) (8316:8316:8316))
        (PORT d[12] (8560:8560:8560) (8361:8361:8361))
        (PORT clk (2219:2219:2219) (2209:2209:2209))
        (PORT ena (4883:4883:4883) (4736:4736:4736))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a159\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2209:2209:2209))
        (PORT d[0] (4883:4883:4883) (4736:4736:4736))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a159\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a159\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a159\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a107\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1595:1595:1595) (1531:1531:1531))
        (PORT clk (2265:2265:2265) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a107\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6800:6800:6800) (6612:6612:6612))
        (PORT d[1] (3622:3622:3622) (3411:3411:3411))
        (PORT d[2] (4186:4186:4186) (4160:4160:4160))
        (PORT d[3] (5561:5561:5561) (5340:5340:5340))
        (PORT d[4] (4732:4732:4732) (4671:4671:4671))
        (PORT d[5] (6602:6602:6602) (6484:6484:6484))
        (PORT d[6] (4650:4650:4650) (4436:4436:4436))
        (PORT d[7] (5841:5841:5841) (5571:5571:5571))
        (PORT d[8] (3563:3563:3563) (3561:3561:3561))
        (PORT d[9] (3280:3280:3280) (3106:3106:3106))
        (PORT d[10] (5905:5905:5905) (5653:5653:5653))
        (PORT d[11] (6100:6100:6100) (6046:6046:6046))
        (PORT d[12] (3501:3501:3501) (3299:3299:3299))
        (PORT clk (2262:2262:2262) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a107\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2643:2643:2643) (2452:2452:2452))
        (PORT clk (2262:2262:2262) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a107\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2295:2295:2295))
        (PORT d[0] (3186:3186:3186) (3006:3006:3006))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a107\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a107\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2296:2296:2296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a107\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a107\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a107\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3667:3667:3667) (3500:3500:3500))
        (PORT d[1] (3495:3495:3495) (3443:3443:3443))
        (PORT d[2] (4675:4675:4675) (4479:4479:4479))
        (PORT d[3] (3994:3994:3994) (3893:3893:3893))
        (PORT d[4] (5956:5956:5956) (5980:5980:5980))
        (PORT d[5] (6347:6347:6347) (6320:6320:6320))
        (PORT d[6] (3493:3493:3493) (3361:3361:3361))
        (PORT d[7] (5580:5580:5580) (5705:5705:5705))
        (PORT d[8] (2763:2763:2763) (2738:2738:2738))
        (PORT d[9] (3267:3267:3267) (3258:3258:3258))
        (PORT d[10] (3215:3215:3215) (3173:3173:3173))
        (PORT d[11] (4219:4219:4219) (4076:4076:4076))
        (PORT d[12] (3178:3178:3178) (3134:3134:3134))
        (PORT clk (2223:2223:2223) (2214:2214:2214))
        (PORT ena (6545:6545:6545) (6344:6344:6344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a107\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2214:2214:2214))
        (PORT d[0] (6545:6545:6545) (6344:6344:6344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a107\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a107\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a107\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a185\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2128:2128:2128) (2124:2124:2124))
        (PORT clk (2263:2263:2263) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a185\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7656:7656:7656) (7549:7549:7549))
        (PORT d[1] (4999:4999:4999) (4971:4971:4971))
        (PORT d[2] (8505:8505:8505) (8351:8351:8351))
        (PORT d[3] (5508:5508:5508) (5396:5396:5396))
        (PORT d[4] (5501:5501:5501) (5387:5387:5387))
        (PORT d[5] (7427:7427:7427) (7237:7237:7237))
        (PORT d[6] (8615:8615:8615) (8286:8286:8286))
        (PORT d[7] (7479:7479:7479) (7204:7204:7204))
        (PORT d[8] (4798:4798:4798) (4786:4786:4786))
        (PORT d[9] (7883:7883:7883) (7621:7621:7621))
        (PORT d[10] (6551:6551:6551) (6587:6587:6587))
        (PORT d[11] (4644:4644:4644) (4607:4607:4607))
        (PORT d[12] (8319:8319:8319) (8100:8100:8100))
        (PORT clk (2260:2260:2260) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a185\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4316:4316:4316) (4252:4252:4252))
        (PORT clk (2260:2260:2260) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a185\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2295:2295:2295))
        (PORT d[0] (4859:4859:4859) (4806:4806:4806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a185\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a185\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2296:2296:2296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a185\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a185\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a185\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8661:8661:8661) (8384:8384:8384))
        (PORT d[1] (8529:8529:8529) (8375:8375:8375))
        (PORT d[2] (8362:8362:8362) (8068:8068:8068))
        (PORT d[3] (9732:9732:9732) (9497:9497:9497))
        (PORT d[4] (10073:10073:10073) (9664:9664:9664))
        (PORT d[5] (3180:3180:3180) (3233:3233:3233))
        (PORT d[6] (8469:8469:8469) (8249:8249:8249))
        (PORT d[7] (5512:5512:5512) (5352:5352:5352))
        (PORT d[8] (10646:10646:10646) (10428:10428:10428))
        (PORT d[9] (9774:9774:9774) (9664:9664:9664))
        (PORT d[10] (9752:9752:9752) (9574:9574:9574))
        (PORT d[11] (8889:8889:8889) (8608:8608:8608))
        (PORT d[12] (4191:4191:4191) (4153:4153:4153))
        (PORT clk (2221:2221:2221) (2214:2214:2214))
        (PORT ena (4948:4948:4948) (4794:4794:4794))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a185\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2214:2214:2214))
        (PORT d[0] (4948:4948:4948) (4794:4794:4794))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a185\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a185\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a185\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a29\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1704:1704:1704) (1685:1685:1685))
        (PORT clk (2261:2261:2261) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a29\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1376:1376:1376) (1365:1365:1365))
        (PORT d[1] (1660:1660:1660) (1614:1614:1614))
        (PORT d[2] (1872:1872:1872) (1799:1799:1799))
        (PORT d[3] (5496:5496:5496) (5371:5371:5371))
        (PORT d[4] (1353:1353:1353) (1313:1313:1313))
        (PORT d[5] (2244:2244:2244) (2155:2155:2155))
        (PORT d[6] (1737:1737:1737) (1725:1725:1725))
        (PORT d[7] (1642:1642:1642) (1601:1601:1601))
        (PORT d[8] (4118:4118:4118) (4074:4074:4074))
        (PORT d[9] (7850:7850:7850) (7553:7553:7553))
        (PORT d[10] (1581:1581:1581) (1508:1508:1508))
        (PORT d[11] (1606:1606:1606) (1572:1572:1572))
        (PORT d[12] (2317:2317:2317) (2244:2244:2244))
        (PORT clk (2258:2258:2258) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a29\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1553:1553:1553) (1421:1421:1421))
        (PORT clk (2258:2258:2258) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a29\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2293:2293:2293))
        (PORT d[0] (2096:2096:2096) (1975:1975:1975))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a29\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a29\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2294:2294:2294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a29\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a29\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a29\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6678:6678:6678) (6462:6462:6462))
        (PORT d[1] (5612:5612:5612) (5585:5585:5585))
        (PORT d[2] (7383:7383:7383) (7095:7095:7095))
        (PORT d[3] (8340:8340:8340) (8102:8102:8102))
        (PORT d[4] (4882:4882:4882) (4630:4630:4630))
        (PORT d[5] (3046:3046:3046) (3079:3079:3079))
        (PORT d[6] (5598:5598:5598) (5482:5482:5482))
        (PORT d[7] (5409:5409:5409) (5470:5470:5470))
        (PORT d[8] (9041:9041:9041) (8840:8840:8840))
        (PORT d[9] (4367:4367:4367) (4335:4335:4335))
        (PORT d[10] (7194:7194:7194) (7073:7073:7073))
        (PORT d[11] (4674:4674:4674) (4642:4642:4642))
        (PORT d[12] (8128:8128:8128) (7927:7927:7927))
        (PORT clk (2219:2219:2219) (2212:2212:2212))
        (PORT ena (2538:2538:2538) (2418:2418:2418))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a29\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2212:2212:2212))
        (PORT d[0] (2538:2538:2538) (2418:2418:2418))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a29\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a29\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a29\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a55\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2071:2071:2071) (2038:2038:2038))
        (PORT clk (2252:2252:2252) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a55\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8214:8214:8214) (8199:8199:8199))
        (PORT d[1] (4789:4789:4789) (4663:4663:4663))
        (PORT d[2] (8749:8749:8749) (8562:8562:8562))
        (PORT d[3] (9368:9368:9368) (8942:8942:8942))
        (PORT d[4] (5715:5715:5715) (5623:5623:5623))
        (PORT d[5] (6582:6582:6582) (6515:6515:6515))
        (PORT d[6] (7317:7317:7317) (7060:7060:7060))
        (PORT d[7] (5669:5669:5669) (5536:5536:5536))
        (PORT d[8] (3629:3629:3629) (3674:3674:3674))
        (PORT d[9] (8584:8584:8584) (8371:8371:8371))
        (PORT d[10] (5666:5666:5666) (5554:5554:5554))
        (PORT d[11] (4851:4851:4851) (4735:4735:4735))
        (PORT d[12] (8348:8348:8348) (8015:8015:8015))
        (PORT clk (2249:2249:2249) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a55\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4227:4227:4227) (4099:4099:4099))
        (PORT clk (2249:2249:2249) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a55\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2285:2285:2285))
        (PORT d[0] (5051:5051:5051) (4920:4920:4920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a55\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a55\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a55\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a55\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a55\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7272:7272:7272) (7034:7034:7034))
        (PORT d[1] (8527:8527:8527) (8365:8365:8365))
        (PORT d[2] (3979:3979:3979) (3898:3898:3898))
        (PORT d[3] (6797:6797:6797) (6683:6683:6683))
        (PORT d[4] (5172:5172:5172) (5158:5158:5158))
        (PORT d[5] (3212:3212:3212) (3197:3197:3197))
        (PORT d[6] (8545:8545:8545) (8207:8207:8207))
        (PORT d[7] (5836:5836:5836) (5926:5926:5926))
        (PORT d[8] (4496:4496:4496) (4545:4545:4545))
        (PORT d[9] (7705:7705:7705) (7570:7570:7570))
        (PORT d[10] (7657:7657:7657) (7538:7538:7538))
        (PORT d[11] (9199:9199:9199) (8839:8839:8839))
        (PORT d[12] (8166:8166:8166) (8066:8066:8066))
        (PORT clk (2210:2210:2210) (2204:2204:2204))
        (PORT ena (8053:8053:8053) (7830:7830:7830))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a55\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2204:2204:2204))
        (PORT d[0] (8053:8053:8053) (7830:7830:7830))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a55\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a55\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a55\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a3\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1363:1363:1363) (1319:1319:1319))
        (PORT clk (2292:2292:2292) (2322:2322:2322))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a3\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6261:6261:6261) (6133:6133:6133))
        (PORT d[1] (1960:1960:1960) (1888:1888:1888))
        (PORT d[2] (1974:1974:1974) (1906:1906:1906))
        (PORT d[3] (2518:2518:2518) (2419:2419:2419))
        (PORT d[4] (1947:1947:1947) (1877:1877:1877))
        (PORT d[5] (3555:3555:3555) (3433:3433:3433))
        (PORT d[6] (4664:4664:4664) (4441:4441:4441))
        (PORT d[7] (2234:2234:2234) (2148:2148:2148))
        (PORT d[8] (3558:3558:3558) (3565:3565:3565))
        (PORT d[9] (1925:1925:1925) (1842:1842:1842))
        (PORT d[10] (1896:1896:1896) (1823:1823:1823))
        (PORT d[11] (2501:2501:2501) (2421:2421:2421))
        (PORT d[12] (1873:1873:1873) (1809:1809:1809))
        (PORT clk (2289:2289:2289) (2318:2318:2318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a3\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2109:2109:2109) (1955:1955:1955))
        (PORT clk (2289:2289:2289) (2318:2318:2318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a3\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2292:2292:2292) (2322:2322:2322))
        (PORT d[0] (2652:2652:2652) (2513:2513:2513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a3\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2293:2293:2293) (2323:2323:2323))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a3\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2293:2293:2293) (2323:2323:2323))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a3\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2293:2293:2293) (2323:2323:2323))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a3\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2293:2293:2293) (2323:2323:2323))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a3\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3959:3959:3959) (3766:3766:3766))
        (PORT d[1] (5382:5382:5382) (5412:5412:5412))
        (PORT d[2] (3638:3638:3638) (3456:3456:3456))
        (PORT d[3] (7384:7384:7384) (7158:7158:7158))
        (PORT d[4] (5620:5620:5620) (5614:5614:5614))
        (PORT d[5] (5428:5428:5428) (5395:5395:5395))
        (PORT d[6] (8351:8351:8351) (8099:8099:8099))
        (PORT d[7] (6443:6443:6443) (6505:6505:6505))
        (PORT d[8] (8288:8288:8288) (8018:8018:8018))
        (PORT d[9] (8229:8229:8229) (8007:8007:8007))
        (PORT d[10] (8121:8121:8121) (7963:7963:7963))
        (PORT d[11] (8298:8298:8298) (8006:8006:8006))
        (PORT d[12] (8876:8876:8876) (8618:8618:8618))
        (PORT clk (2250:2250:2250) (2241:2241:2241))
        (PORT ena (2933:2933:2933) (2766:2766:2766))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a3\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2241:2241:2241))
        (PORT d[0] (2933:2933:2933) (2766:2766:2766))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a3\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a3\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a3\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a81\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1742:1742:1742) (1724:1724:1724))
        (PORT clk (2262:2262:2262) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a81\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1436:1436:1436) (1422:1422:1422))
        (PORT d[1] (1696:1696:1696) (1653:1653:1653))
        (PORT d[2] (1346:1346:1346) (1324:1324:1324))
        (PORT d[3] (5202:5202:5202) (5091:5091:5091))
        (PORT d[4] (7444:7444:7444) (7229:7229:7229))
        (PORT d[5] (2251:2251:2251) (2163:2163:2163))
        (PORT d[6] (8611:8611:8611) (8260:8260:8260))
        (PORT d[7] (2016:2016:2016) (1962:1962:1962))
        (PORT d[8] (3770:3770:3770) (3743:3743:3743))
        (PORT d[9] (7851:7851:7851) (7554:7554:7554))
        (PORT d[10] (1911:1911:1911) (1820:1820:1820))
        (PORT d[11] (2620:2620:2620) (2554:2554:2554))
        (PORT d[12] (2300:2300:2300) (2221:2221:2221))
        (PORT clk (2259:2259:2259) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a81\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2744:2744:2744) (2573:2573:2573))
        (PORT clk (2259:2259:2259) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a81\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2294:2294:2294))
        (PORT d[0] (3287:3287:3287) (3127:3127:3127))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a81\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a81\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2295:2295:2295))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a81\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a81\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a81\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6686:6686:6686) (6471:6471:6471))
        (PORT d[1] (5887:5887:5887) (5831:5831:5831))
        (PORT d[2] (7725:7725:7725) (7433:7433:7433))
        (PORT d[3] (8341:8341:8341) (8102:8102:8102))
        (PORT d[4] (4932:4932:4932) (4685:4685:4685))
        (PORT d[5] (3123:3123:3123) (3164:3164:3164))
        (PORT d[6] (6297:6297:6297) (6150:6150:6150))
        (PORT d[7] (5769:5769:5769) (5825:5825:5825))
        (PORT d[8] (9342:9342:9342) (9127:9127:9127))
        (PORT d[9] (4008:4008:4008) (3995:3995:3995))
        (PORT d[10] (7490:7490:7490) (7361:7361:7361))
        (PORT d[11] (4377:4377:4377) (4354:4354:4354))
        (PORT d[12] (4170:4170:4170) (4101:4101:4101))
        (PORT clk (2220:2220:2220) (2213:2213:2213))
        (PORT ena (2538:2538:2538) (2430:2430:2430))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a81\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2213:2213:2213))
        (PORT d[0] (2538:2538:2538) (2430:2430:2430))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a81\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a81\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a81\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a367\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1292:1292:1292) (1241:1241:1241))
        (PORT clk (2270:2270:2270) (2302:2302:2302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a367\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6170:6170:6170) (6028:6028:6028))
        (PORT d[1] (4787:4787:4787) (4638:4638:4638))
        (PORT d[2] (4156:4156:4156) (4138:4138:4138))
        (PORT d[3] (5884:5884:5884) (5647:5647:5647))
        (PORT d[4] (4437:4437:4437) (4393:4393:4393))
        (PORT d[5] (7737:7737:7737) (7380:7380:7380))
        (PORT d[6] (4266:4266:4266) (4054:4054:4054))
        (PORT d[7] (7349:7349:7349) (7193:7193:7193))
        (PORT d[8] (3235:3235:3235) (3251:3251:3251))
        (PORT d[9] (3596:3596:3596) (3416:3416:3416))
        (PORT d[10] (6222:6222:6222) (5953:5953:5953))
        (PORT d[11] (5789:5789:5789) (5750:5750:5750))
        (PORT d[12] (5186:5186:5186) (4959:4959:4959))
        (PORT clk (2267:2267:2267) (2298:2298:2298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a367\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3960:3960:3960) (3972:3972:3972))
        (PORT clk (2267:2267:2267) (2298:2298:2298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a367\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2302:2302:2302))
        (PORT d[0] (4503:4503:4503) (4526:4526:4526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a367\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a367\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2303:2303:2303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a367\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a367\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a367\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4052:4052:4052) (3882:3882:3882))
        (PORT d[1] (3153:3153:3153) (3109:3109:3109))
        (PORT d[2] (5365:5365:5365) (5151:5151:5151))
        (PORT d[3] (2704:2704:2704) (2655:2655:2655))
        (PORT d[4] (3163:3163:3163) (3108:3108:3108))
        (PORT d[5] (3385:3385:3385) (3394:3394:3394))
        (PORT d[6] (3611:3611:3611) (3485:3485:3485))
        (PORT d[7] (2649:2649:2649) (2658:2658:2658))
        (PORT d[8] (2446:2446:2446) (2433:2433:2433))
        (PORT d[9] (2924:2924:2924) (2925:2925:2925))
        (PORT d[10] (2877:2877:2877) (2845:2845:2845))
        (PORT d[11] (3231:3231:3231) (3125:3125:3125))
        (PORT d[12] (2870:2870:2870) (2834:2834:2834))
        (PORT clk (2228:2228:2228) (2221:2221:2221))
        (PORT ena (6232:6232:6232) (6046:6046:6046))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a367\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2221:2221:2221))
        (PORT d[0] (6232:6232:6232) (6046:6046:6046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a367\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a367\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a367\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a315\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1137:1137:1137) (1121:1121:1121))
        (PORT clk (2276:2276:2276) (2305:2305:2305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a315\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2015:2015:2015) (1952:1952:1952))
        (PORT d[1] (1576:1576:1576) (1510:1510:1510))
        (PORT d[2] (1647:1647:1647) (1583:1583:1583))
        (PORT d[3] (3231:3231:3231) (3121:3121:3121))
        (PORT d[4] (1922:1922:1922) (1847:1847:1847))
        (PORT d[5] (1956:1956:1956) (1885:1885:1885))
        (PORT d[6] (1545:1545:1545) (1481:1481:1481))
        (PORT d[7] (1901:1901:1901) (1822:1822:1822))
        (PORT d[8] (1612:1612:1612) (1577:1577:1577))
        (PORT d[9] (1559:1559:1559) (1491:1491:1491))
        (PORT d[10] (1925:1925:1925) (1856:1856:1856))
        (PORT d[11] (3160:3160:3160) (3060:3060:3060))
        (PORT d[12] (2540:2540:2540) (2455:2455:2455))
        (PORT clk (2273:2273:2273) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a315\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1779:1779:1779) (1620:1620:1620))
        (PORT clk (2273:2273:2273) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a315\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2305:2305:2305))
        (PORT d[0] (2322:2322:2322) (2174:2174:2174))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a315\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2306:2306:2306))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a315\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2306:2306:2306))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a315\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2306:2306:2306))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a315\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2306:2306:2306))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a315\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7438:7438:7438) (7101:7101:7101))
        (PORT d[1] (9168:9168:9168) (8962:8962:8962))
        (PORT d[2] (7437:7437:7437) (7117:7117:7117))
        (PORT d[3] (7033:7033:7033) (6816:6816:6816))
        (PORT d[4] (4677:4677:4677) (4726:4726:4726))
        (PORT d[5] (5062:5062:5062) (5036:5036:5036))
        (PORT d[6] (7705:7705:7705) (7477:7477:7477))
        (PORT d[7] (5786:5786:5786) (5872:5872:5872))
        (PORT d[8] (7941:7941:7941) (7679:7679:7679))
        (PORT d[9] (3769:3769:3769) (3758:3758:3758))
        (PORT d[10] (7797:7797:7797) (7644:7644:7644))
        (PORT d[11] (7711:7711:7711) (7438:7438:7438))
        (PORT d[12] (4228:4228:4228) (4175:4175:4175))
        (PORT clk (2234:2234:2234) (2224:2224:2224))
        (PORT ena (2235:2235:2235) (2083:2083:2083))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a315\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2224:2224:2224))
        (PORT d[0] (2235:2235:2235) (2083:2083:2083))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a315\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a315\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a315\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a263\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (856:856:856) (855:855:855))
        (PORT clk (2279:2279:2279) (2311:2311:2311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a263\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1925:1925:1925) (1851:1851:1851))
        (PORT d[1] (1918:1918:1918) (1847:1847:1847))
        (PORT d[2] (2657:2657:2657) (2567:2567:2567))
        (PORT d[3] (2877:2877:2877) (2773:2773:2773))
        (PORT d[4] (1944:1944:1944) (1881:1881:1881))
        (PORT d[5] (3566:3566:3566) (3445:3445:3445))
        (PORT d[6] (4619:4619:4619) (4392:4392:4392))
        (PORT d[7] (2248:2248:2248) (2160:2160:2160))
        (PORT d[8] (3602:3602:3602) (3610:3610:3610))
        (PORT d[9] (2941:2941:2941) (2793:2793:2793))
        (PORT d[10] (1891:1891:1891) (1818:1818:1818))
        (PORT d[11] (2830:2830:2830) (2741:2741:2741))
        (PORT d[12] (2184:2184:2184) (2106:2106:2106))
        (PORT clk (2276:2276:2276) (2307:2307:2307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a263\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3078:3078:3078) (2870:2870:2870))
        (PORT clk (2276:2276:2276) (2307:2307:2307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a263\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2311:2311:2311))
        (PORT d[0] (3621:3621:3621) (3424:3424:3424))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a263\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a263\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2312:2312:2312))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a263\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a263\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a263\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3954:3954:3954) (3761:3761:3761))
        (PORT d[1] (5368:5368:5368) (5396:5396:5396))
        (PORT d[2] (7773:7773:7773) (7441:7441:7441))
        (PORT d[3] (7354:7354:7354) (7127:7127:7127))
        (PORT d[4] (5609:5609:5609) (5603:5603:5603))
        (PORT d[5] (5455:5455:5455) (5423:5423:5423))
        (PORT d[6] (8066:8066:8066) (7827:7827:7827))
        (PORT d[7] (6397:6397:6397) (6460:6460:6460))
        (PORT d[8] (8282:8282:8282) (8005:8005:8005))
        (PORT d[9] (3509:3509:3509) (3524:3524:3524))
        (PORT d[10] (4153:4153:4153) (4178:4178:4178))
        (PORT d[11] (7965:7965:7965) (7682:7682:7682))
        (PORT d[12] (4110:4110:4110) (4061:4061:4061))
        (PORT clk (2237:2237:2237) (2230:2230:2230))
        (PORT ena (2600:2600:2600) (2443:2443:2443))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a263\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2230:2230:2230))
        (PORT d[0] (2600:2600:2600) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a263\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a263\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a263\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a211\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2141:2141:2141) (2137:2137:2137))
        (PORT clk (2262:2262:2262) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a211\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7664:7664:7664) (7557:7557:7557))
        (PORT d[1] (5340:5340:5340) (5306:5306:5306))
        (PORT d[2] (8505:8505:8505) (8349:8349:8349))
        (PORT d[3] (5838:5838:5838) (5702:5702:5702))
        (PORT d[4] (5513:5513:5513) (5399:5399:5399))
        (PORT d[5] (7401:7401:7401) (7215:7215:7215))
        (PORT d[6] (2088:2088:2088) (2086:2086:2086))
        (PORT d[7] (7175:7175:7175) (6919:6919:6919))
        (PORT d[8] (4774:4774:4774) (4763:4763:4763))
        (PORT d[9] (6254:6254:6254) (6060:6060:6060))
        (PORT d[10] (7189:7189:7189) (7223:7223:7223))
        (PORT d[11] (4625:4625:4625) (4589:4589:4589))
        (PORT d[12] (8277:8277:8277) (8052:8052:8052))
        (PORT clk (2259:2259:2259) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a211\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3997:3997:3997) (3812:3812:3812))
        (PORT clk (2259:2259:2259) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a211\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2291:2291:2291))
        (PORT d[0] (4540:4540:4540) (4366:4366:4366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a211\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a211\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2292:2292:2292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a211\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a211\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a211\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8660:8660:8660) (8383:8383:8383))
        (PORT d[1] (8515:8515:8515) (8365:8365:8365))
        (PORT d[2] (8386:8386:8386) (8091:8091:8091))
        (PORT d[3] (9120:9120:9120) (8919:8919:8919))
        (PORT d[4] (9676:9676:9676) (9274:9274:9274))
        (PORT d[5] (3158:3158:3158) (3219:3219:3219))
        (PORT d[6] (8147:8147:8147) (7937:7937:7937))
        (PORT d[7] (5505:5505:5505) (5345:5345:5345))
        (PORT d[8] (10384:10384:10384) (10182:10182:10182))
        (PORT d[9] (9435:9435:9435) (9336:9336:9336))
        (PORT d[10] (9526:9526:9526) (9370:9370:9370))
        (PORT d[11] (8614:8614:8614) (8349:8349:8349))
        (PORT d[12] (8606:8606:8606) (8405:8405:8405))
        (PORT clk (2220:2220:2220) (2210:2210:2210))
        (PORT ena (4625:4625:4625) (4494:4494:4494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a211\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2210:2210:2210))
        (PORT d[0] (4625:4625:4625) (4494:4494:4494))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a211\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a211\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a211\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a289\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2123:2123:2123) (2120:2120:2120))
        (PORT clk (2259:2259:2259) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a289\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8214:8214:8214) (8075:8075:8075))
        (PORT d[1] (5323:5323:5323) (5291:5291:5291))
        (PORT d[2] (6531:6531:6531) (6472:6472:6472))
        (PORT d[3] (5769:5769:5769) (5635:5635:5635))
        (PORT d[4] (5623:5623:5623) (5518:5518:5518))
        (PORT d[5] (7300:7300:7300) (7191:7191:7191))
        (PORT d[6] (8942:8942:8942) (8607:8607:8607))
        (PORT d[7] (6870:6870:6870) (6627:6627:6627))
        (PORT d[8] (5070:5070:5070) (5043:5043:5043))
        (PORT d[9] (8188:8188:8188) (7904:7904:7904))
        (PORT d[10] (6872:6872:6872) (6894:6894:6894))
        (PORT d[11] (4367:4367:4367) (4331:4331:4331))
        (PORT d[12] (8664:8664:8664) (8438:8438:8438))
        (PORT clk (2256:2256:2256) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a289\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4975:4975:4975) (5021:5021:5021))
        (PORT clk (2256:2256:2256) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a289\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2289:2289:2289))
        (PORT d[0] (5518:5518:5518) (5575:5575:5575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a289\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a289\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2290:2290:2290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a289\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a289\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a289\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8318:8318:8318) (8053:8053:8053))
        (PORT d[1] (8533:8533:8533) (8381:8381:8381))
        (PORT d[2] (8054:8054:8054) (7770:7770:7770))
        (PORT d[3] (9075:9075:9075) (8864:8864:8864))
        (PORT d[4] (9692:9692:9692) (9292:9292:9292))
        (PORT d[5] (3450:3450:3450) (3495:3495:3495))
        (PORT d[6] (7821:7821:7821) (7624:7624:7624))
        (PORT d[7] (5216:5216:5216) (5071:5071:5071))
        (PORT d[8] (4329:4329:4329) (4305:4305:4305))
        (PORT d[9] (9484:9484:9484) (9390:9390:9390))
        (PORT d[10] (9156:9156:9156) (8999:8999:8999))
        (PORT d[11] (8573:8573:8573) (8307:8307:8307))
        (PORT d[12] (8290:8290:8290) (8103:8103:8103))
        (PORT clk (2217:2217:2217) (2208:2208:2208))
        (PORT ena (4897:4897:4897) (4750:4750:4750))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a289\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2208:2208:2208))
        (PORT d[0] (4897:4897:4897) (4750:4750:4750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a289\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a289\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a289\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a237\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1559:1559:1559) (1494:1494:1494))
        (PORT clk (2269:2269:2269) (2302:2302:2302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a237\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6748:6748:6748) (6566:6566:6566))
        (PORT d[1] (4787:4787:4787) (4639:4639:4639))
        (PORT d[2] (4166:4166:4166) (4124:4124:4124))
        (PORT d[3] (6850:6850:6850) (6555:6555:6555))
        (PORT d[4] (7639:7639:7639) (7399:7399:7399))
        (PORT d[5] (7744:7744:7744) (7388:7388:7388))
        (PORT d[6] (4292:4292:4292) (4079:4079:4079))
        (PORT d[7] (7357:7357:7357) (7201:7201:7201))
        (PORT d[8] (3205:3205:3205) (3216:3216:3216))
        (PORT d[9] (3298:3298:3298) (3123:3123:3123))
        (PORT d[10] (6158:6158:6158) (5892:5892:5892))
        (PORT d[11] (5765:5765:5765) (5722:5722:5722))
        (PORT d[12] (3214:3214:3214) (3025:3025:3025))
        (PORT clk (2266:2266:2266) (2298:2298:2298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a237\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4780:4780:4780) (4606:4606:4606))
        (PORT clk (2266:2266:2266) (2298:2298:2298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a237\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2302:2302:2302))
        (PORT d[0] (5323:5323:5323) (5160:5160:5160))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a237\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a237\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2303:2303:2303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a237\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a237\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a237\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4026:4026:4026) (3855:3855:3855))
        (PORT d[1] (3141:3141:3141) (3097:3097:3097))
        (PORT d[2] (5367:5367:5367) (5142:5142:5142))
        (PORT d[3] (4322:4322:4322) (4210:4210:4210))
        (PORT d[4] (6012:6012:6012) (6034:6034:6034))
        (PORT d[5] (6348:6348:6348) (6321:6321:6321))
        (PORT d[6] (3603:3603:3603) (3476:3476:3476))
        (PORT d[7] (2625:2625:2625) (2635:2635:2635))
        (PORT d[8] (2763:2763:2763) (2734:2734:2734))
        (PORT d[9] (2902:2902:2902) (2900:2900:2900))
        (PORT d[10] (2924:2924:2924) (2892:2892:2892))
        (PORT d[11] (3221:3221:3221) (3110:3110:3110))
        (PORT d[12] (2852:2852:2852) (2817:2817:2817))
        (PORT clk (2227:2227:2227) (2221:2221:2221))
        (PORT ena (6229:6229:6229) (6045:6045:6045))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a237\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2221:2221:2221))
        (PORT d[0] (6229:6229:6229) (6045:6045:6045))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a237\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a237\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a237\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a393\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1999:1999:1999) (1981:1981:1981))
        (PORT clk (2264:2264:2264) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a393\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7617:7617:7617) (7509:7509:7509))
        (PORT d[1] (5007:5007:5007) (4979:4979:4979))
        (PORT d[2] (8472:8472:8472) (8317:8317:8317))
        (PORT d[3] (8405:8405:8405) (8297:8297:8297))
        (PORT d[4] (4952:4952:4952) (4878:4878:4878))
        (PORT d[5] (7091:7091:7091) (6920:6920:6920))
        (PORT d[6] (8614:8614:8614) (8286:8286:8286))
        (PORT d[7] (7231:7231:7231) (6968:6968:6968))
        (PORT d[8] (4752:4752:4752) (4739:4739:4739))
        (PORT d[9] (7895:7895:7895) (7630:7630:7630))
        (PORT d[10] (6551:6551:6551) (6569:6569:6569))
        (PORT d[11] (4291:4291:4291) (4266:4266:4266))
        (PORT d[12] (8349:8349:8349) (8133:8133:8133))
        (PORT clk (2261:2261:2261) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a393\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2449:2449:2449) (2301:2301:2301))
        (PORT clk (2261:2261:2261) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a393\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2296:2296:2296))
        (PORT d[0] (2992:2992:2992) (2855:2855:2855))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a393\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a393\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2297:2297:2297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a393\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a393\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a393\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8660:8660:8660) (8388:8388:8388))
        (PORT d[1] (8817:8817:8817) (8650:8650:8650))
        (PORT d[2] (8348:8348:8348) (8050:8050:8050))
        (PORT d[3] (9395:9395:9395) (9173:9173:9173))
        (PORT d[4] (10056:10056:10056) (9647:9647:9647))
        (PORT d[5] (3166:3166:3166) (3187:3187:3187))
        (PORT d[6] (8487:8487:8487) (8267:8267:8267))
        (PORT d[7] (5538:5538:5538) (5377:5377:5377))
        (PORT d[8] (10696:10696:10696) (10485:10485:10485))
        (PORT d[9] (9814:9814:9814) (9703:9703:9703))
        (PORT d[10] (9759:9759:9759) (9582:9582:9582))
        (PORT d[11] (8907:8907:8907) (8632:8632:8632))
        (PORT d[12] (4517:4517:4517) (4464:4464:4464))
        (PORT clk (2222:2222:2222) (2215:2215:2215))
        (PORT ena (4947:4947:4947) (4793:4793:4793))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a393\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2215:2215:2215))
        (PORT d[0] (4947:4947:4947) (4793:4793:4793))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a393\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a393\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a393\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a341\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1370:1370:1370) (1327:1327:1327))
        (PORT clk (2292:2292:2292) (2321:2321:2321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a341\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6254:6254:6254) (6115:6115:6115))
        (PORT d[1] (2320:2320:2320) (2238:2238:2238))
        (PORT d[2] (2304:2304:2304) (2218:2218:2218))
        (PORT d[3] (2570:2570:2570) (2475:2475:2475))
        (PORT d[4] (2891:2891:2891) (2788:2788:2788))
        (PORT d[5] (3248:3248:3248) (3137:3137:3137))
        (PORT d[6] (4649:4649:4649) (4425:4425:4425))
        (PORT d[7] (5789:5789:5789) (5529:5529:5529))
        (PORT d[8] (3232:3232:3232) (3254:3254:3254))
        (PORT d[9] (2621:2621:2621) (2480:2480:2480))
        (PORT d[10] (2218:2218:2218) (2133:2133:2133))
        (PORT d[11] (1909:1909:1909) (1850:1850:1850))
        (PORT d[12] (2167:2167:2167) (2085:2085:2085))
        (PORT clk (2289:2289:2289) (2317:2317:2317))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a341\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2381:2381:2381) (2217:2217:2217))
        (PORT clk (2289:2289:2289) (2317:2317:2317))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a341\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2292:2292:2292) (2321:2321:2321))
        (PORT d[0] (2924:2924:2924) (2771:2771:2771))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a341\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2293:2293:2293) (2322:2322:2322))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a341\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2293:2293:2293) (2322:2322:2322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a341\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2293:2293:2293) (2322:2322:2322))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a341\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2293:2293:2293) (2322:2322:2322))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a341\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4571:4571:4571) (4340:4340:4340))
        (PORT d[1] (5745:5745:5745) (5765:5765:5765))
        (PORT d[2] (3302:3302:3302) (3131:3131:3131))
        (PORT d[3] (3710:3710:3710) (3531:3531:3531))
        (PORT d[4] (5627:5627:5627) (5627:5627:5627))
        (PORT d[5] (5760:5760:5760) (5719:5719:5719))
        (PORT d[6] (8370:8370:8370) (8119:8119:8119))
        (PORT d[7] (6458:6458:6458) (6522:6522:6522))
        (PORT d[8] (8615:8615:8615) (8332:8332:8332))
        (PORT d[9] (3830:3830:3830) (3832:3832:3832))
        (PORT d[10] (8130:8130:8130) (7973:7973:7973))
        (PORT d[11] (8352:8352:8352) (8066:8066:8066))
        (PORT d[12] (9181:9181:9181) (8912:8912:8912))
        (PORT clk (2250:2250:2250) (2240:2240:2240))
        (PORT ena (2941:2941:2941) (2774:2774:2774))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a341\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2240:2240:2240))
        (PORT d[0] (2941:2941:2941) (2774:2774:2774))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a341\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a341\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a341\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a132\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2073:2073:2073) (2041:2041:2041))
        (PORT clk (2268:2268:2268) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a132\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6572:6572:6572) (6448:6448:6448))
        (PORT d[1] (4778:4778:4778) (4626:4626:4626))
        (PORT d[2] (6483:6483:6483) (6353:6353:6353))
        (PORT d[3] (5870:5870:5870) (5610:5610:5610))
        (PORT d[4] (6672:6672:6672) (6469:6469:6469))
        (PORT d[5] (6734:6734:6734) (6410:6410:6410))
        (PORT d[6] (5770:5770:5770) (5482:5482:5482))
        (PORT d[7] (6340:6340:6340) (6207:6207:6207))
        (PORT d[8] (2184:2184:2184) (2224:2224:2224))
        (PORT d[9] (5953:5953:5953) (5783:5783:5783))
        (PORT d[10] (4195:4195:4195) (4077:4077:4077))
        (PORT d[11] (4746:4746:4746) (4724:4724:4724))
        (PORT d[12] (4124:4124:4124) (3908:3908:3908))
        (PORT clk (2265:2265:2265) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a132\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5581:5581:5581) (5207:5207:5207))
        (PORT clk (2265:2265:2265) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a132\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2295:2295:2295))
        (PORT d[0] (6114:6114:6114) (5763:5763:5763))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a132\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a132\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2296:2296:2296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a132\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a132\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a132\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4983:4983:4983) (4778:4778:4778))
        (PORT d[1] (2109:2109:2109) (2091:2091:2091))
        (PORT d[2] (3486:3486:3486) (3351:3351:3351))
        (PORT d[3] (2036:2036:2036) (1999:1999:1999))
        (PORT d[4] (2814:2814:2814) (2770:2770:2770))
        (PORT d[5] (3419:3419:3419) (3413:3413:3413))
        (PORT d[6] (3250:3250:3250) (3131:3131:3131))
        (PORT d[7] (1563:1563:1563) (1585:1585:1585))
        (PORT d[8] (2050:2050:2050) (2035:2035:2035))
        (PORT d[9] (1846:1846:1846) (1857:1857:1857))
        (PORT d[10] (1896:1896:1896) (1890:1890:1890))
        (PORT d[11] (2237:2237:2237) (2158:2158:2158))
        (PORT d[12] (1831:1831:1831) (1823:1823:1823))
        (PORT clk (2226:2226:2226) (2214:2214:2214))
        (PORT ena (5276:5276:5276) (5112:5112:5112))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a132\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2214:2214:2214))
        (PORT d[0] (5276:5276:5276) (5112:5112:5112))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a132\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a132\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a132\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a158\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2100:2100:2100) (2077:2077:2077))
        (PORT clk (2232:2232:2232) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a158\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10709:10709:10709) (10733:10733:10733))
        (PORT d[1] (6389:6389:6389) (6241:6241:6241))
        (PORT d[2] (5823:5823:5823) (5714:5714:5714))
        (PORT d[3] (5215:5215:5215) (4978:4978:4978))
        (PORT d[4] (6360:6360:6360) (6170:6170:6170))
        (PORT d[5] (6054:6054:6054) (5747:5747:5747))
        (PORT d[6] (5455:5455:5455) (5183:5183:5183))
        (PORT d[7] (10297:10297:10297) (10260:10260:10260))
        (PORT d[8] (2211:2211:2211) (2251:2251:2251))
        (PORT d[9] (6007:6007:6007) (5843:5843:5843))
        (PORT d[10] (5776:5776:5776) (5731:5731:5731))
        (PORT d[11] (4075:4075:4075) (4069:4069:4069))
        (PORT d[12] (6341:6341:6341) (6038:6038:6038))
        (PORT clk (2229:2229:2229) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a158\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3733:3733:3733) (3709:3709:3709))
        (PORT clk (2229:2229:2229) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a158\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2263:2263:2263))
        (PORT d[0] (4276:4276:4276) (4263:4263:4263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a158\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a158\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2264:2264:2264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a158\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a158\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a158\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2816:2816:2816) (2700:2700:2700))
        (PORT d[1] (1834:1834:1834) (1818:1818:1818))
        (PORT d[2] (4099:4099:4099) (3945:3945:3945))
        (PORT d[3] (2688:2688:2688) (2630:2630:2630))
        (PORT d[4] (1536:1536:1536) (1531:1531:1531))
        (PORT d[5] (2383:2383:2383) (2334:2334:2334))
        (PORT d[6] (2279:2279:2279) (2208:2208:2208))
        (PORT d[7] (1555:1555:1555) (1573:1573:1573))
        (PORT d[8] (1130:1130:1130) (1146:1146:1146))
        (PORT d[9] (1226:1226:1226) (1256:1256:1256))
        (PORT d[10] (1223:1223:1223) (1239:1239:1239))
        (PORT d[11] (1623:1623:1623) (1566:1566:1566))
        (PORT d[12] (1148:1148:1148) (1164:1164:1164))
        (PORT clk (2190:2190:2190) (2182:2182:2182))
        (PORT ena (5280:5280:5280) (5116:5116:5116))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a158\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2182:2182:2182))
        (PORT d[0] (5280:5280:5280) (5116:5116:5116))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a158\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a158\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a158\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a106\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2617:2617:2617) (2671:2671:2671))
        (PORT clk (2254:2254:2254) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a106\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8155:8155:8155) (8137:8137:8137))
        (PORT d[1] (7290:7290:7290) (7110:7110:7110))
        (PORT d[2] (8005:8005:8005) (7842:7842:7842))
        (PORT d[3] (7891:7891:7891) (7535:7535:7535))
        (PORT d[4] (7026:7026:7026) (6830:6830:6830))
        (PORT d[5] (9302:9302:9302) (8751:8751:8751))
        (PORT d[6] (7361:7361:7361) (7108:7108:7108))
        (PORT d[7] (7127:7127:7127) (7071:7071:7071))
        (PORT d[8] (4241:4241:4241) (4285:4285:4285))
        (PORT d[9] (7076:7076:7076) (6926:6926:6926))
        (PORT d[10] (6161:6161:6161) (6008:6008:6008))
        (PORT d[11] (6817:6817:6817) (6685:6685:6685))
        (PORT d[12] (7491:7491:7491) (7234:7234:7234))
        (PORT clk (2251:2251:2251) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a106\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3933:3933:3933) (3791:3791:3791))
        (PORT clk (2251:2251:2251) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a106\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2284:2284:2284))
        (PORT d[0] (4449:4449:4449) (4325:4325:4325))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a106\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a106\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2285:2285:2285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a106\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a106\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a106\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3310:3310:3310) (3250:3250:3250))
        (PORT d[1] (3572:3572:3572) (3505:3505:3505))
        (PORT d[2] (10744:10744:10744) (10452:10452:10452))
        (PORT d[3] (10364:10364:10364) (10160:10160:10160))
        (PORT d[4] (4606:4606:4606) (4580:4580:4580))
        (PORT d[5] (2534:2534:2534) (2567:2567:2567))
        (PORT d[6] (5022:5022:5022) (4751:4751:4751))
        (PORT d[7] (5445:5445:5445) (5483:5483:5483))
        (PORT d[8] (4760:4760:4760) (4608:4608:4608))
        (PORT d[9] (5263:5263:5263) (5285:5285:5285))
        (PORT d[10] (9306:9306:9306) (9198:9198:9198))
        (PORT d[11] (4507:4507:4507) (4388:4388:4388))
        (PORT d[12] (9289:9289:9289) (9203:9203:9203))
        (PORT clk (2212:2212:2212) (2203:2203:2203))
        (PORT ena (5424:5424:5424) (5334:5334:5334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a106\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2203:2203:2203))
        (PORT d[0] (5424:5424:5424) (5334:5334:5334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a106\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a106\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a106\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a184\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1959:1959:1959) (1905:1905:1905))
        (PORT clk (2255:2255:2255) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a184\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6848:6848:6848) (6710:6710:6710))
        (PORT d[1] (4749:4749:4749) (4600:4600:4600))
        (PORT d[2] (6153:6153:6153) (6035:6035:6035))
        (PORT d[3] (5546:5546:5546) (5298:5298:5298))
        (PORT d[4] (6684:6684:6684) (6482:6482:6482))
        (PORT d[5] (6432:6432:6432) (6119:6119:6119))
        (PORT d[6] (5796:5796:5796) (5515:5515:5515))
        (PORT d[7] (6028:6028:6028) (5902:5902:5902))
        (PORT d[8] (2161:2161:2161) (2200:2200:2200))
        (PORT d[9] (5963:5963:5963) (5790:5790:5790))
        (PORT d[10] (6102:6102:6102) (6043:6043:6043))
        (PORT d[11] (4412:4412:4412) (4401:4401:4401))
        (PORT d[12] (3797:3797:3797) (3585:3585:3585))
        (PORT clk (2252:2252:2252) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a184\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3324:3324:3324) (3259:3259:3259))
        (PORT clk (2252:2252:2252) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a184\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2285:2285:2285))
        (PORT d[0] (3865:3865:3865) (3816:3816:3816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a184\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a184\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a184\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a184\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a184\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2475:2475:2475) (2374:2374:2374))
        (PORT d[1] (1840:1840:1840) (1829:1829:1829))
        (PORT d[2] (3765:3765:3765) (3622:3622:3622))
        (PORT d[3] (4035:4035:4035) (3938:3938:3938))
        (PORT d[4] (3126:3126:3126) (3065:3065:3065))
        (PORT d[5] (2075:2075:2075) (2037:2037:2037))
        (PORT d[6] (1944:1944:1944) (1880:1880:1880))
        (PORT d[7] (1558:1558:1558) (1578:1578:1578))
        (PORT d[8] (1483:1483:1483) (1489:1489:1489))
        (PORT d[9] (1556:1556:1556) (1577:1577:1577))
        (PORT d[10] (1563:1563:1563) (1569:1569:1569))
        (PORT d[11] (1931:1931:1931) (1869:1869:1869))
        (PORT d[12] (1481:1481:1481) (1486:1486:1486))
        (PORT clk (2213:2213:2213) (2204:2204:2204))
        (PORT ena (4931:4931:4931) (4776:4776:4776))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a184\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2204:2204:2204))
        (PORT d[0] (4931:4931:4931) (4776:4776:4776))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a184\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a184\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a184\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a28\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2011:2011:2011) (1954:1954:1954))
        (PORT clk (2275:2275:2275) (2307:2307:2307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a28\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7450:7450:7450) (7283:7283:7283))
        (PORT d[1] (4770:4770:4770) (4623:4623:4623))
        (PORT d[2] (6828:6828:6828) (6688:6688:6688))
        (PORT d[3] (6162:6162:6162) (5891:5891:5891))
        (PORT d[4] (7271:7271:7271) (7039:7039:7039))
        (PORT d[5] (7060:7060:7060) (6725:6725:6725))
        (PORT d[6] (3622:3622:3622) (3423:3423:3423))
        (PORT d[7] (6651:6651:6651) (6511:6511:6511))
        (PORT d[8] (2550:2550:2550) (2580:2580:2580))
        (PORT d[9] (6295:6295:6295) (6116:6116:6116))
        (PORT d[10] (4536:4536:4536) (4404:4404:4404))
        (PORT d[11] (5113:5113:5113) (5082:5082:5082))
        (PORT d[12] (4486:4486:4486) (4265:4265:4265))
        (PORT clk (2272:2272:2272) (2303:2303:2303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a28\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4911:4911:4911) (4723:4723:4723))
        (PORT clk (2272:2272:2272) (2303:2303:2303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a28\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2307:2307:2307))
        (PORT d[0] (5454:5454:5454) (5277:5277:5277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a28\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2308:2308:2308))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a28\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2308:2308:2308))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a28\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2308:2308:2308))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a28\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2308:2308:2308))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a28\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4704:4704:4704) (4510:4510:4510))
        (PORT d[1] (2436:2436:2436) (2407:2407:2407))
        (PORT d[2] (3150:3150:3150) (3024:3024:3024))
        (PORT d[3] (2052:2052:2052) (2021:2021:2021))
        (PORT d[4] (2463:2463:2463) (2424:2424:2424))
        (PORT d[5] (3401:3401:3401) (3396:3396:3396))
        (PORT d[6] (2892:2892:2892) (2789:2789:2789))
        (PORT d[7] (1932:1932:1932) (1943:1943:1943))
        (PORT d[8] (1799:1799:1799) (1801:1801:1801))
        (PORT d[9] (2174:2174:2174) (2176:2176:2176))
        (PORT d[10] (2187:2187:2187) (2171:2171:2171))
        (PORT d[11] (2914:2914:2914) (2815:2815:2815))
        (PORT d[12] (2186:2186:2186) (2167:2167:2167))
        (PORT clk (2233:2233:2233) (2226:2226:2226))
        (PORT ena (5554:5554:5554) (5380:5380:5380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a28\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2226:2226:2226))
        (PORT d[0] (5554:5554:5554) (5380:5380:5380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a28\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a28\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a28\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a54\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1690:1690:1690) (1650:1650:1650))
        (PORT clk (2283:2283:2283) (2313:2313:2313))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a54\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6506:6506:6506) (6342:6342:6342))
        (PORT d[1] (5098:5098:5098) (4936:4936:4936))
        (PORT d[2] (4233:4233:4233) (4214:4214:4214))
        (PORT d[3] (6499:6499:6499) (6220:6220:6220))
        (PORT d[4] (7676:7676:7676) (7441:7441:7441))
        (PORT d[5] (7395:7395:7395) (7049:7049:7049))
        (PORT d[6] (3928:3928:3928) (3725:3725:3725))
        (PORT d[7] (6996:6996:6996) (6848:6848:6848))
        (PORT d[8] (2885:2885:2885) (2904:2904:2904))
        (PORT d[9] (3241:3241:3241) (3068:3068:3068))
        (PORT d[10] (4843:4843:4843) (4692:4692:4692))
        (PORT d[11] (5438:5438:5438) (5393:5393:5393))
        (PORT d[12] (4838:4838:4838) (4614:4614:4614))
        (PORT clk (2280:2280:2280) (2309:2309:2309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a54\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4934:4934:4934) (4818:4818:4818))
        (PORT clk (2280:2280:2280) (2309:2309:2309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a54\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2313:2313:2313))
        (PORT d[0] (5477:5477:5477) (5372:5372:5372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a54\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2284:2284:2284) (2314:2314:2314))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a54\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2284:2284:2284) (2314:2314:2314))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a54\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2284:2284:2284) (2314:2314:2314))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a54\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2284:2284:2284) (2314:2314:2314))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a54\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4387:4387:4387) (4209:4209:4209))
        (PORT d[1] (2808:2808:2808) (2772:2772:2772))
        (PORT d[2] (5733:5733:5733) (5510:5510:5510))
        (PORT d[3] (3080:3080:3080) (3026:3026:3026))
        (PORT d[4] (2835:2835:2835) (2793:2793:2793))
        (PORT d[5] (3324:3324:3324) (3328:3328:3328))
        (PORT d[6] (3951:3951:3951) (3814:3814:3814))
        (PORT d[7] (2299:2299:2299) (2310:2310:2310))
        (PORT d[8] (2123:2123:2123) (2120:2120:2120))
        (PORT d[9] (2572:2572:2572) (2573:2573:2573))
        (PORT d[10] (2533:2533:2533) (2508:2508:2508))
        (PORT d[11] (2895:2895:2895) (2798:2798:2798))
        (PORT d[12] (2527:2527:2527) (2501:2501:2501))
        (PORT clk (2241:2241:2241) (2232:2232:2232))
        (PORT ena (5914:5914:5914) (5740:5740:5740))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a54\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2232:2232:2232))
        (PORT d[0] (5914:5914:5914) (5740:5740:5740))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a54\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a54\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a54\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a2\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2624:2624:2624) (2669:2669:2669))
        (PORT clk (2215:2215:2215) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a2\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8787:8787:8787) (8770:8770:8770))
        (PORT d[1] (6320:6320:6320) (6171:6171:6171))
        (PORT d[2] (7373:7373:7373) (7232:7232:7232))
        (PORT d[3] (7234:7234:7234) (6899:6899:6899))
        (PORT d[4] (6397:6397:6397) (6228:6228:6228))
        (PORT d[5] (8315:8315:8315) (7779:7779:7779))
        (PORT d[6] (7041:7041:7041) (6797:6797:6797))
        (PORT d[7] (7835:7835:7835) (7786:7786:7786))
        (PORT d[8] (3506:3506:3506) (3570:3570:3570))
        (PORT d[9] (7923:7923:7923) (7735:7735:7735))
        (PORT d[10] (5523:5523:5523) (5381:5381:5381))
        (PORT d[11] (6180:6180:6180) (6069:6069:6069))
        (PORT d[12] (6816:6816:6816) (6579:6579:6579))
        (PORT clk (2212:2212:2212) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a2\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5730:5730:5730) (5338:5338:5338))
        (PORT clk (2212:2212:2212) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a2\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2243:2243:2243))
        (PORT d[0] (6273:6273:6273) (5892:5892:5892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a2\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a2\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2244:2244:2244))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a2\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a2\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a2\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3290:3290:3290) (3222:3222:3222))
        (PORT d[1] (3820:3820:3820) (3731:3731:3731))
        (PORT d[2] (3930:3930:3930) (3842:3842:3842))
        (PORT d[3] (3316:3316:3316) (3284:3284:3284))
        (PORT d[4] (4321:4321:4321) (4073:4073:4073))
        (PORT d[5] (2926:2926:2926) (2947:2947:2947))
        (PORT d[6] (4336:4336:4336) (4081:4081:4081))
        (PORT d[7] (4486:4486:4486) (4572:4572:4572))
        (PORT d[8] (4122:4122:4122) (3980:3980:3980))
        (PORT d[9] (3907:3907:3907) (3933:3933:3933))
        (PORT d[10] (4314:4314:4314) (4276:4276:4276))
        (PORT d[11] (3605:3605:3605) (3552:3552:3552))
        (PORT d[12] (4671:4671:4671) (4389:4389:4389))
        (PORT clk (2173:2173:2173) (2162:2162:2162))
        (PORT ena (5634:5634:5634) (5493:5493:5493))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a2\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2162:2162:2162))
        (PORT d[0] (5634:5634:5634) (5493:5493:5493))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a2\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2163:2163:2163))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a2\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2163:2163:2163))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a2\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2163:2163:2163))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a80\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2659:2659:2659) (2711:2711:2711))
        (PORT clk (2231:2231:2231) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a80\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8528:8528:8528) (8532:8532:8532))
        (PORT d[1] (6072:6072:6072) (5952:5952:5952))
        (PORT d[2] (7046:7046:7046) (6909:6909:6909))
        (PORT d[3] (7504:7504:7504) (7145:7145:7145))
        (PORT d[4] (6387:6387:6387) (6212:6212:6212))
        (PORT d[5] (8274:8274:8274) (7736:7736:7736))
        (PORT d[6] (7358:7358:7358) (7131:7131:7131))
        (PORT d[7] (7553:7553:7553) (7516:7516:7516))
        (PORT d[8] (3523:3523:3523) (3584:3584:3584))
        (PORT d[9] (7934:7934:7934) (7744:7744:7744))
        (PORT d[10] (5179:5179:5179) (5057:5057:5057))
        (PORT d[11] (5876:5876:5876) (5780:5780:5780))
        (PORT d[12] (6479:6479:6479) (6246:6246:6246))
        (PORT clk (2228:2228:2228) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a80\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4278:4278:4278) (4204:4204:4204))
        (PORT clk (2228:2228:2228) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a80\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2262:2262:2262))
        (PORT d[0] (4821:4821:4821) (4758:4758:4758))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a80\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a80\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a80\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a80\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a80\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2938:2938:2938) (2865:2865:2865))
        (PORT d[1] (3827:3827:3827) (3738:3738:3738))
        (PORT d[2] (3920:3920:3920) (3844:3844:3844))
        (PORT d[3] (3320:3320:3320) (3285:3285:3285))
        (PORT d[4] (4036:4036:4036) (3802:3802:3802))
        (PORT d[5] (3252:3252:3252) (3260:3260:3260))
        (PORT d[6] (4001:4001:4001) (3756:3756:3756))
        (PORT d[7] (4142:4142:4142) (4231:4231:4231))
        (PORT d[8] (4485:4485:4485) (4343:4343:4343))
        (PORT d[9] (4184:4184:4184) (4066:4066:4066))
        (PORT d[10] (4319:4319:4319) (4279:4279:4279))
        (PORT d[11] (3285:3285:3285) (3241:3241:3241))
        (PORT d[12] (4334:4334:4334) (4066:4066:4066))
        (PORT clk (2189:2189:2189) (2181:2181:2181))
        (PORT ena (5652:5652:5652) (5511:5511:5511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a80\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2181:2181:2181))
        (PORT d[0] (5652:5652:5652) (5511:5511:5511))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a80\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a80\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a80\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a262\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2072:2072:2072) (2052:2052:2052))
        (PORT clk (2225:2225:2225) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a262\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10727:10727:10727) (10751:10751:10751))
        (PORT d[1] (6038:6038:6038) (5900:5900:5900))
        (PORT d[2] (5822:5822:5822) (5715:5715:5715))
        (PORT d[3] (5208:5208:5208) (4970:4970:4970))
        (PORT d[4] (6031:6031:6031) (5854:5854:5854))
        (PORT d[5] (6079:6079:6079) (5770:5770:5770))
        (PORT d[6] (5117:5117:5117) (4852:4852:4852))
        (PORT d[7] (10326:10326:10326) (10295:10295:10295))
        (PORT d[8] (2212:2212:2212) (2251:2251:2251))
        (PORT d[9] (5976:5976:5976) (5811:5811:5811))
        (PORT d[10] (5782:5782:5782) (5738:5738:5738))
        (PORT d[11] (4092:4092:4092) (4084:4084:4084))
        (PORT d[12] (6036:6036:6036) (5740:5740:5740))
        (PORT clk (2222:2222:2222) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a262\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5940:5940:5940) (5674:5674:5674))
        (PORT clk (2222:2222:2222) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a262\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2256:2256:2256))
        (PORT d[0] (6166:6166:6166) (5932:5932:5932))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a262\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a262\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2257:2257:2257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a262\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a262\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a262\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2873:2873:2873) (2756:2756:2756))
        (PORT d[1] (1138:1138:1138) (1139:1139:1139))
        (PORT d[2] (1754:1754:1754) (1728:1728:1728))
        (PORT d[3] (1151:1151:1151) (1162:1162:1162))
        (PORT d[4] (1154:1154:1154) (1162:1162:1162))
        (PORT d[5] (2397:2397:2397) (2350:2350:2350))
        (PORT d[6] (1338:1338:1338) (1283:1283:1283))
        (PORT d[7] (898:898:898) (927:927:927))
        (PORT d[8] (1159:1159:1159) (1170:1170:1170))
        (PORT d[9] (1148:1148:1148) (1164:1164:1164))
        (PORT d[10] (1216:1216:1216) (1230:1230:1230))
        (PORT d[11] (1592:1592:1592) (1537:1537:1537))
        (PORT d[12] (1166:1166:1166) (1180:1180:1180))
        (PORT clk (2183:2183:2183) (2175:2175:2175))
        (PORT ena (5592:5592:5592) (5405:5405:5405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a262\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2175:2175:2175))
        (PORT d[0] (5592:5592:5592) (5405:5405:5405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a262\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a262\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a262\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a210\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2647:2647:2647) (2699:2699:2699))
        (PORT clk (2223:2223:2223) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a210\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8510:8510:8510) (8505:8505:8505))
        (PORT d[1] (6048:6048:6048) (5929:5929:5929))
        (PORT d[2] (7064:7064:7064) (6936:6936:6936))
        (PORT d[3] (7178:7178:7178) (6846:6846:6846))
        (PORT d[4] (6416:6416:6416) (6253:6253:6253))
        (PORT d[5] (8257:8257:8257) (7722:7722:7722))
        (PORT d[6] (7391:7391:7391) (7162:7162:7162))
        (PORT d[7] (7553:7553:7553) (7516:7516:7516))
        (PORT d[8] (3506:3506:3506) (3569:3569:3569))
        (PORT d[9] (7916:7916:7916) (7727:7727:7727))
        (PORT d[10] (5485:5485:5485) (5346:5346:5346))
        (PORT d[11] (5909:5909:5909) (5812:5812:5812))
        (PORT d[12] (6479:6479:6479) (6247:6247:6247))
        (PORT clk (2220:2220:2220) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a210\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4763:4763:4763) (4619:4619:4619))
        (PORT clk (2220:2220:2220) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a210\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2254:2254:2254))
        (PORT d[0] (5306:5306:5306) (5173:5173:5173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a210\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a210\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2255:2255:2255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a210\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a210\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a210\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2939:2939:2939) (2866:2866:2866))
        (PORT d[1] (3801:3801:3801) (3714:3714:3714))
        (PORT d[2] (3918:3918:3918) (3839:3839:3839))
        (PORT d[3] (3335:3335:3335) (3301:3301:3301))
        (PORT d[4] (4356:4356:4356) (4096:4096:4096))
        (PORT d[5] (3231:3231:3231) (3238:3238:3238))
        (PORT d[6] (4353:4353:4353) (4096:4096:4096))
        (PORT d[7] (4200:4200:4200) (4289:4289:4289))
        (PORT d[8] (3799:3799:3799) (3674:3674:3674))
        (PORT d[9] (3887:3887:3887) (3917:3917:3917))
        (PORT d[10] (4308:4308:4308) (4269:4269:4269))
        (PORT d[11] (3318:3318:3318) (3274:3274:3274))
        (PORT d[12] (4334:4334:4334) (4067:4067:4067))
        (PORT clk (2181:2181:2181) (2173:2173:2173))
        (PORT ena (5684:5684:5684) (5534:5534:5534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a210\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2173:2173:2173))
        (PORT d[0] (5684:5684:5684) (5534:5534:5534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a210\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a210\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a210\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a288\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2145:2145:2145) (2144:2144:2144))
        (PORT clk (2199:2199:2199) (2227:2227:2227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a288\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9960:9960:9960) (9961:9961:9961))
        (PORT d[1] (6696:6696:6696) (6532:6532:6532))
        (PORT d[2] (7097:7097:7097) (6967:6967:6967))
        (PORT d[3] (7802:7802:7802) (7438:7438:7438))
        (PORT d[4] (5830:5830:5830) (5665:5665:5665))
        (PORT d[5] (7377:7377:7377) (6956:6956:6956))
        (PORT d[6] (6390:6390:6390) (6003:6003:6003))
        (PORT d[7] (7946:7946:7946) (7932:7932:7932))
        (PORT d[8] (2890:2890:2890) (2947:2947:2947))
        (PORT d[9] (6983:6983:6983) (6829:6829:6829))
        (PORT d[10] (6204:6204:6204) (6070:6070:6070))
        (PORT d[11] (6594:6594:6594) (6520:6520:6520))
        (PORT d[12] (6131:6131:6131) (5895:5895:5895))
        (PORT clk (2196:2196:2196) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a288\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3980:3980:3980) (3904:3904:3904))
        (PORT clk (2196:2196:2196) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a288\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2227:2227:2227))
        (PORT d[0] (4523:4523:4523) (4458:4458:4458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a288\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a288\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2228:2228:2228))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a288\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a288\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a288\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3130:3130:3130) (3141:3141:3141))
        (PORT d[1] (3727:3727:3727) (3712:3712:3712))
        (PORT d[2] (3585:3585:3585) (3477:3477:3477))
        (PORT d[3] (3583:3583:3583) (3508:3508:3508))
        (PORT d[4] (1950:1950:1950) (1888:1888:1888))
        (PORT d[5] (2558:2558:2558) (2565:2565:2565))
        (PORT d[6] (4329:4329:4329) (4132:4132:4132))
        (PORT d[7] (4633:4633:4633) (4643:4643:4643))
        (PORT d[8] (3862:3862:3862) (3731:3731:3731))
        (PORT d[9] (3473:3473:3473) (3479:3479:3479))
        (PORT d[10] (3935:3935:3935) (3882:3882:3882))
        (PORT d[11] (2938:2938:2938) (2898:2898:2898))
        (PORT d[12] (3206:3206:3206) (3102:3102:3102))
        (PORT clk (2157:2157:2157) (2146:2146:2146))
        (PORT ena (6307:6307:6307) (6129:6129:6129))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a288\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2146:2146:2146))
        (PORT d[0] (6307:6307:6307) (6129:6129:6129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a288\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2147:2147:2147))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a288\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2147:2147:2147))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a288\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2147:2147:2147))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a236\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2155:2155:2155) (2152:2152:2152))
        (PORT clk (2214:2214:2214) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a236\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9927:9927:9927) (9930:9930:9930))
        (PORT d[1] (6729:6729:6729) (6564:6564:6564))
        (PORT d[2] (7407:7407:7407) (7265:7265:7265))
        (PORT d[3] (8137:8137:8137) (7768:7768:7768))
        (PORT d[4] (6124:6124:6124) (5948:5948:5948))
        (PORT d[5] (7646:7646:7646) (7215:7215:7215))
        (PORT d[6] (6647:6647:6647) (6384:6384:6384))
        (PORT d[7] (8246:8246:8246) (8229:8229:8229))
        (PORT d[8] (2586:2586:2586) (2656:2656:2656))
        (PORT d[9] (7345:7345:7345) (7181:7181:7181))
        (PORT d[10] (6244:6244:6244) (6110:6110:6110))
        (PORT d[11] (4385:4385:4385) (4378:4378:4378))
        (PORT d[12] (6448:6448:6448) (6199:6199:6199))
        (PORT clk (2211:2211:2211) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a236\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4818:4818:4818) (4706:4706:4706))
        (PORT clk (2211:2211:2211) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a236\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2246:2246:2246))
        (PORT d[0] (5369:5369:5369) (5257:5257:5257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a236\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a236\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2247:2247:2247))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a236\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a236\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a236\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4164:4164:4164) (4150:4150:4150))
        (PORT d[1] (3381:3381:3381) (3372:3372:3372))
        (PORT d[2] (3549:3549:3549) (3443:3443:3443))
        (PORT d[3] (3241:3241:3241) (3187:3187:3187))
        (PORT d[4] (2287:2287:2287) (2211:2211:2211))
        (PORT d[5] (2200:2200:2200) (2218:2218:2218))
        (PORT d[6] (10425:10425:10425) (10015:10015:10015))
        (PORT d[7] (4664:4664:4664) (4679:4679:4679))
        (PORT d[8] (3813:3813:3813) (3681:3681:3681))
        (PORT d[9] (3442:3442:3442) (3444:3444:3444))
        (PORT d[10] (3695:3695:3695) (3654:3654:3654))
        (PORT d[11] (2903:2903:2903) (2864:2864:2864))
        (PORT d[12] (3506:3506:3506) (3389:3389:3389))
        (PORT clk (2172:2172:2172) (2165:2165:2165))
        (PORT ena (6341:6341:6341) (6165:6165:6165))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a236\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2165:2165:2165))
        (PORT d[0] (6341:6341:6341) (6165:6165:6165))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a236\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a236\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a236\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a392\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2642:2642:2642) (2688:2688:2688))
        (PORT clk (2259:2259:2259) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a392\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8208:8208:8208) (8192:8192:8192))
        (PORT d[1] (7050:7050:7050) (6896:6896:6896))
        (PORT d[2] (8012:8012:8012) (7850:7850:7850))
        (PORT d[3] (8160:8160:8160) (7781:7781:7781))
        (PORT d[4] (7386:7386:7386) (7172:7172:7172))
        (PORT d[5] (9310:9310:9310) (8760:8760:8760))
        (PORT d[6] (7376:7376:7376) (7125:7125:7125))
        (PORT d[7] (7173:7173:7173) (7114:7114:7114))
        (PORT d[8] (4490:4490:4490) (4523:4523:4523))
        (PORT d[9] (7036:7036:7036) (6889:6889:6889))
        (PORT d[10] (6797:6797:6797) (6608:6608:6608))
        (PORT d[11] (6824:6824:6824) (6693:6693:6693))
        (PORT d[12] (7493:7493:7493) (7236:7236:7236))
        (PORT clk (2256:2256:2256) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a392\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4140:4140:4140) (4143:4143:4143))
        (PORT clk (2256:2256:2256) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a392\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2289:2289:2289))
        (PORT d[0] (4683:4683:4683) (4697:4697:4697))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a392\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a392\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2290:2290:2290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a392\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a392\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a392\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3302:3302:3302) (3241:3241:3241))
        (PORT d[1] (3522:3522:3522) (3456:3456:3456))
        (PORT d[2] (10770:10770:10770) (10477:10477:10477))
        (PORT d[3] (10409:10409:10409) (10217:10217:10217))
        (PORT d[4] (4276:4276:4276) (4257:4257:4257))
        (PORT d[5] (2543:2543:2543) (2572:2572:2572))
        (PORT d[6] (5030:5030:5030) (4761:4761:4761))
        (PORT d[7] (5476:5476:5476) (5514:5514:5514))
        (PORT d[8] (4801:4801:4801) (4649:4649:4649))
        (PORT d[9] (5257:5257:5257) (5280:5280:5280))
        (PORT d[10] (8979:8979:8979) (8884:8884:8884))
        (PORT d[11] (4540:4540:4540) (4420:4420:4420))
        (PORT d[12] (5301:5301:5301) (4998:4998:4998))
        (PORT clk (2217:2217:2217) (2208:2208:2208))
        (PORT ena (5743:5743:5743) (5642:5642:5642))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a392\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2208:2208:2208))
        (PORT d[0] (5743:5743:5743) (5642:5642:5642))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a392\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a392\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a392\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a340\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2477:2477:2477) (2492:2492:2492))
        (PORT clk (2273:2273:2273) (2302:2302:2302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a340\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8143:8143:8143) (8112:8112:8112))
        (PORT d[1] (5259:5259:5259) (5173:5173:5173))
        (PORT d[2] (8319:8319:8319) (8140:8140:8140))
        (PORT d[3] (8537:8537:8537) (8146:8146:8146))
        (PORT d[4] (7657:7657:7657) (7429:7429:7429))
        (PORT d[5] (9648:9648:9648) (9088:9088:9088))
        (PORT d[6] (7683:7683:7683) (7424:7424:7424))
        (PORT d[7] (7208:7208:7208) (7149:7149:7149))
        (PORT d[8] (4814:4814:4814) (4833:4833:4833))
        (PORT d[9] (7416:7416:7416) (7263:7263:7263))
        (PORT d[10] (6806:6806:6806) (6630:6630:6630))
        (PORT d[11] (7171:7171:7171) (7022:7022:7022))
        (PORT d[12] (7826:7826:7826) (7560:7560:7560))
        (PORT clk (2270:2270:2270) (2298:2298:2298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a340\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3672:3672:3672) (3615:3615:3615))
        (PORT clk (2270:2270:2270) (2298:2298:2298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a340\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2302:2302:2302))
        (PORT d[0] (4215:4215:4215) (4169:4169:4169))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a340\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a340\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2303:2303:2303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a340\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a340\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a340\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4381:4381:4381) (4314:4314:4314))
        (PORT d[1] (3849:3849:3849) (3768:3768:3768))
        (PORT d[2] (10459:10459:10459) (10181:10181:10181))
        (PORT d[3] (10092:10092:10092) (9918:9918:9918))
        (PORT d[4] (3600:3600:3600) (3595:3595:3595))
        (PORT d[5] (4853:4853:4853) (4850:4850:4850))
        (PORT d[6] (5355:5355:5355) (5070:5070:5070))
        (PORT d[7] (5723:5723:5723) (5771:5771:5771))
        (PORT d[8] (10640:10640:10640) (10367:10367:10367))
        (PORT d[9] (4985:4985:4985) (5012:5012:5012))
        (PORT d[10] (8643:8643:8643) (8556:8556:8556))
        (PORT d[11] (11030:11030:11030) (10623:10623:10623))
        (PORT d[12] (8939:8939:8939) (8873:8873:8873))
        (PORT clk (2231:2231:2231) (2221:2221:2221))
        (PORT ena (6100:6100:6100) (5989:5989:5989))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a340\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2221:2221:2221))
        (PORT d[0] (6100:6100:6100) (5989:5989:5989))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a340\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a340\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a340\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a366\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2087:2087:2087) (2075:2075:2075))
        (PORT clk (2238:2238:2238) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a366\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10991:10991:10991) (10986:10986:10986))
        (PORT d[1] (6372:6372:6372) (6217:6217:6217))
        (PORT d[2] (5808:5808:5808) (5698:5698:5698))
        (PORT d[3] (5241:5241:5241) (5005:5005:5005))
        (PORT d[4] (6344:6344:6344) (6153:6153:6153))
        (PORT d[5] (6087:6087:6087) (5779:5779:5779))
        (PORT d[6] (5469:5469:5469) (5198:5198:5198))
        (PORT d[7] (10620:10620:10620) (10570:10570:10570))
        (PORT d[8] (2172:2172:2172) (2211:2211:2211))
        (PORT d[9] (5998:5998:5998) (5833:5833:5833))
        (PORT d[10] (3562:3562:3562) (3462:3462:3462))
        (PORT d[11] (3286:3286:3286) (3229:3229:3229))
        (PORT d[12] (6349:6349:6349) (6046:6046:6046))
        (PORT clk (2235:2235:2235) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a366\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3068:3068:3068) (2986:2986:2986))
        (PORT clk (2235:2235:2235) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a366\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2269:2269:2269))
        (PORT d[0] (3611:3611:3611) (3540:3540:3540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a366\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a366\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2270:2270:2270))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a366\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a366\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a366\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2828:2828:2828) (2710:2710:2710))
        (PORT d[1] (1801:1801:1801) (1787:1787:1787))
        (PORT d[2] (3814:3814:3814) (3674:3674:3674))
        (PORT d[3] (1434:1434:1434) (1411:1411:1411))
        (PORT d[4] (1461:1461:1461) (1455:1455:1455))
        (PORT d[5] (2098:2098:2098) (2064:2064:2064))
        (PORT d[6] (1637:1637:1637) (1569:1569:1569))
        (PORT d[7] (1568:1568:1568) (1585:1585:1585))
        (PORT d[8] (1133:1133:1133) (1154:1154:1154))
        (PORT d[9] (1226:1226:1226) (1257:1257:1257))
        (PORT d[10] (1192:1192:1192) (1208:1208:1208))
        (PORT d[11] (1906:1906:1906) (1843:1843:1843))
        (PORT d[12] (1182:1182:1182) (1196:1196:1196))
        (PORT clk (2196:2196:2196) (2188:2188:2188))
        (PORT ena (4616:4616:4616) (4476:4476:4476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a366\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2188:2188:2188))
        (PORT d[0] (4616:4616:4616) (4476:4476:4476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a366\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a366\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a366\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a314\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1976:1976:1976) (1933:1933:1933))
        (PORT clk (2270:2270:2270) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a314\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7133:7133:7133) (6978:6978:6978))
        (PORT d[1] (4442:4442:4442) (4305:4305:4305))
        (PORT d[2] (6484:6484:6484) (6352:6352:6352))
        (PORT d[3] (5877:5877:5877) (5618:5618:5618))
        (PORT d[4] (6999:6999:6999) (6781:6781:6781))
        (PORT d[5] (6766:6766:6766) (6443:6443:6443))
        (PORT d[6] (3275:3275:3275) (3078:3078:3078))
        (PORT d[7] (6341:6341:6341) (6208:6208:6208))
        (PORT d[8] (2496:2496:2496) (2524:2524:2524))
        (PORT d[9] (6320:6320:6320) (6138:6138:6138))
        (PORT d[10] (4196:4196:4196) (4078:4078:4078))
        (PORT d[11] (4747:4747:4747) (4725:4725:4725))
        (PORT d[12] (4118:4118:4118) (3901:3901:3901))
        (PORT clk (2267:2267:2267) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a314\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2070:2070:2070) (2018:2018:2018))
        (PORT clk (2267:2267:2267) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a314\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2301:2301:2301))
        (PORT d[0] (2613:2613:2613) (2572:2572:2572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a314\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a314\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2302:2302:2302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a314\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a314\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a314\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5007:5007:5007) (4801:4801:4801))
        (PORT d[1] (2118:2118:2118) (2103:2103:2103))
        (PORT d[2] (3420:3420:3420) (3285:3285:3285))
        (PORT d[3] (3722:3722:3722) (3645:3645:3645))
        (PORT d[4] (2807:2807:2807) (2761:2761:2761))
        (PORT d[5] (3449:3449:3449) (3444:3444:3444))
        (PORT d[6] (2900:2900:2900) (2798:2798:2798))
        (PORT d[7] (1886:1886:1886) (1899:1899:1899))
        (PORT d[8] (1821:1821:1821) (1822:1822:1822))
        (PORT d[9] (1879:1879:1879) (1890:1890:1890))
        (PORT d[10] (1904:1904:1904) (1899:1899:1899))
        (PORT d[11] (2895:2895:2895) (2799:2799:2799))
        (PORT d[12] (1814:1814:1814) (1808:1808:1808))
        (PORT clk (2228:2228:2228) (2220:2220:2220))
        (PORT ena (5251:5251:5251) (5087:5087:5087))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a314\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2220:2220:2220))
        (PORT d[0] (5251:5251:5251) (5087:5087:5087))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a314\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a314\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a314\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a131\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2260:2260:2260) (2296:2296:2296))
        (PORT clk (2244:2244:2244) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a131\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7404:7404:7404) (7342:7342:7342))
        (PORT d[1] (4831:4831:4831) (4719:4719:4719))
        (PORT d[2] (5896:5896:5896) (5877:5877:5877))
        (PORT d[3] (8095:8095:8095) (8045:8045:8045))
        (PORT d[4] (6117:6117:6117) (6058:6058:6058))
        (PORT d[5] (11374:11374:11374) (10780:10780:10780))
        (PORT d[6] (9707:9707:9707) (9459:9459:9459))
        (PORT d[7] (6802:6802:6802) (6704:6704:6704))
        (PORT d[8] (5817:5817:5817) (5715:5715:5715))
        (PORT d[9] (5696:5696:5696) (5537:5537:5537))
        (PORT d[10] (7747:7747:7747) (7268:7268:7268))
        (PORT d[11] (4859:4859:4859) (4884:4884:4884))
        (PORT d[12] (7628:7628:7628) (7472:7472:7472))
        (PORT clk (2241:2241:2241) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a131\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5513:5513:5513) (5252:5252:5252))
        (PORT clk (2241:2241:2241) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a131\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2278:2278:2278))
        (PORT d[0] (6056:6056:6056) (5806:5806:5806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a131\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a131\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2279:2279:2279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a131\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a131\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a131\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7732:7732:7732) (7550:7550:7550))
        (PORT d[1] (8253:8253:8253) (8109:8109:8109))
        (PORT d[2] (8834:8834:8834) (8602:8602:8602))
        (PORT d[3] (8440:8440:8440) (8312:8312:8312))
        (PORT d[4] (5268:5268:5268) (5262:5262:5262))
        (PORT d[5] (4951:4951:4951) (4975:4975:4975))
        (PORT d[6] (9270:9270:9270) (8771:8771:8771))
        (PORT d[7] (4758:4758:4758) (4840:4840:4840))
        (PORT d[8] (8628:8628:8628) (8409:8409:8409))
        (PORT d[9] (9029:9029:9029) (8900:8900:8900))
        (PORT d[10] (6991:6991:6991) (6940:6940:6940))
        (PORT d[11] (9053:9053:9053) (8702:8702:8702))
        (PORT d[12] (7309:7309:7309) (7289:7289:7289))
        (PORT clk (2202:2202:2202) (2197:2197:2197))
        (PORT ena (5358:5358:5358) (5301:5301:5301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a131\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2197:2197:2197))
        (PORT d[0] (5358:5358:5358) (5301:5301:5301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a131\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a131\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a131\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a157\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2198:2198:2198) (2235:2235:2235))
        (PORT clk (2260:2260:2260) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a157\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7760:7760:7760) (7673:7673:7673))
        (PORT d[1] (5194:5194:5194) (5065:5065:5065))
        (PORT d[2] (6248:6248:6248) (6223:6223:6223))
        (PORT d[3] (8416:8416:8416) (8360:8360:8360))
        (PORT d[4] (5563:5563:5563) (5527:5527:5527))
        (PORT d[5] (11046:11046:11046) (10460:10460:10460))
        (PORT d[6] (9029:9029:9029) (8722:8722:8722))
        (PORT d[7] (6077:6077:6077) (5948:5948:5948))
        (PORT d[8] (4852:4852:4852) (4844:4844:4844))
        (PORT d[9] (6017:6017:6017) (5850:5850:5850))
        (PORT d[10] (8019:8019:8019) (7529:7529:7529))
        (PORT d[11] (5505:5505:5505) (5504:5504:5504))
        (PORT d[12] (8230:8230:8230) (8053:8053:8053))
        (PORT clk (2257:2257:2257) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a157\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3989:3989:3989) (3947:3947:3947))
        (PORT clk (2257:2257:2257) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a157\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2291:2291:2291))
        (PORT d[0] (4532:4532:4532) (4501:4501:4501))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a157\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a157\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2292:2292:2292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a157\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a157\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a157\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8068:8068:8068) (7863:7863:7863))
        (PORT d[1] (8606:8606:8606) (8456:8456:8456))
        (PORT d[2] (9136:9136:9136) (8895:8895:8895))
        (PORT d[3] (8790:8790:8790) (8657:8657:8657))
        (PORT d[4] (4245:4245:4245) (4232:4232:4232))
        (PORT d[5] (3587:3587:3587) (3632:3632:3632))
        (PORT d[6] (9629:9629:9629) (9125:9125:9125))
        (PORT d[7] (4751:4751:4751) (4834:4834:4834))
        (PORT d[8] (9296:9296:9296) (9051:9051:9051))
        (PORT d[9] (9745:9745:9745) (9597:9597:9597))
        (PORT d[10] (7630:7630:7630) (7559:7559:7559))
        (PORT d[11] (9671:9671:9671) (9303:9303:9303))
        (PORT d[12] (7647:7647:7647) (7616:7616:7616))
        (PORT clk (2218:2218:2218) (2210:2210:2210))
        (PORT ena (5930:5930:5930) (5830:5830:5830))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a157\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2210:2210:2210))
        (PORT d[0] (5930:5930:5930) (5830:5830:5830))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a157\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a157\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a157\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a105\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1894:1894:1894) (1907:1907:1907))
        (PORT clk (2224:2224:2224) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a105\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8247:8247:8247) (8096:8096:8096))
        (PORT d[1] (4412:4412:4412) (4265:4265:4265))
        (PORT d[2] (4197:4197:4197) (4186:4186:4186))
        (PORT d[3] (7736:7736:7736) (7671:7671:7671))
        (PORT d[4] (4772:4772:4772) (4711:4711:4711))
        (PORT d[5] (5972:5972:5972) (5909:5909:5909))
        (PORT d[6] (2898:2898:2898) (2946:2946:2946))
        (PORT d[7] (5899:5899:5899) (5718:5718:5718))
        (PORT d[8] (4400:4400:4400) (4280:4280:4280))
        (PORT d[9] (5339:5339:5339) (5169:5169:5169))
        (PORT d[10] (6595:6595:6595) (6269:6269:6269))
        (PORT d[11] (4413:4413:4413) (4413:4413:4413))
        (PORT d[12] (7707:7707:7707) (7539:7539:7539))
        (PORT clk (2221:2221:2221) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a105\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4705:4705:4705) (4497:4497:4497))
        (PORT clk (2221:2221:2221) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a105\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2258:2258:2258))
        (PORT d[0] (5247:5247:5247) (5051:5051:5051))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a105\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a105\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2259:2259:2259))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a105\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a105\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a105\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6292:6292:6292) (6084:6084:6084))
        (PORT d[1] (7527:7527:7527) (7386:7386:7386))
        (PORT d[2] (7774:7774:7774) (7513:7513:7513))
        (PORT d[3] (6038:6038:6038) (5949:5949:5949))
        (PORT d[4] (5718:5718:5718) (5730:5730:5730))
        (PORT d[5] (6287:6287:6287) (6301:6301:6301))
        (PORT d[6] (7554:7554:7554) (7241:7241:7241))
        (PORT d[7] (6020:6020:6020) (6072:6072:6072))
        (PORT d[8] (4899:4899:4899) (4933:4933:4933))
        (PORT d[9] (7413:7413:7413) (7294:7294:7294))
        (PORT d[10] (6575:6575:6575) (6484:6484:6484))
        (PORT d[11] (8172:8172:8172) (7848:7848:7848))
        (PORT d[12] (7164:7164:7164) (7092:7092:7092))
        (PORT clk (2182:2182:2182) (2177:2177:2177))
        (PORT ena (4974:4974:4974) (4908:4908:4908))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a105\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2177:2177:2177))
        (PORT d[0] (4974:4974:4974) (4908:4908:4908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a105\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a105\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a105\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a183\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1822:1822:1822) (1855:1855:1855))
        (PORT clk (2244:2244:2244) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a183\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8604:8604:8604) (8440:8440:8440))
        (PORT d[1] (5448:5448:5448) (5286:5286:5286))
        (PORT d[2] (4906:4906:4906) (4889:4889:4889))
        (PORT d[3] (8067:8067:8067) (7985:7985:7985))
        (PORT d[4] (5376:5376:5376) (5295:5295:5295))
        (PORT d[5] (6578:6578:6578) (6489:6489:6489))
        (PORT d[6] (7950:7950:7950) (7678:7678:7678))
        (PORT d[7] (6304:6304:6304) (6119:6119:6119))
        (PORT d[8] (4311:4311:4311) (4330:4330:4330))
        (PORT d[9] (5988:5988:5988) (5800:5800:5800))
        (PORT d[10] (7261:7261:7261) (6921:6921:6921))
        (PORT d[11] (4461:4461:4461) (4465:4465:4465))
        (PORT d[12] (8429:8429:8429) (8249:8249:8249))
        (PORT clk (2241:2241:2241) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a183\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4053:4053:4053) (4031:4031:4031))
        (PORT clk (2241:2241:2241) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a183\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2276:2276:2276))
        (PORT d[0] (4622:4622:4622) (4608:4608:4608))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a183\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a183\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2277:2277:2277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a183\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a183\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a183\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6615:6615:6615) (6400:6400:6400))
        (PORT d[1] (8181:8181:8181) (8024:8024:8024))
        (PORT d[2] (8416:8416:8416) (8138:8138:8138))
        (PORT d[3] (6430:6430:6430) (6336:6336:6336))
        (PORT d[4] (4614:4614:4614) (4627:4627:4627))
        (PORT d[5] (6629:6629:6629) (6633:6633:6633))
        (PORT d[6] (8182:8182:8182) (7851:7851:7851))
        (PORT d[7] (6374:6374:6374) (6408:6408:6408))
        (PORT d[8] (4537:4537:4537) (4573:4573:4573))
        (PORT d[9] (7343:7343:7343) (7219:7219:7219))
        (PORT d[10] (7235:7235:7235) (7124:7124:7124))
        (PORT d[11] (8498:8498:8498) (8163:8163:8163))
        (PORT d[12] (7859:7859:7859) (7768:7768:7768))
        (PORT clk (2202:2202:2202) (2195:2195:2195))
        (PORT ena (5647:5647:5647) (5556:5556:5556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a183\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2195:2195:2195))
        (PORT d[0] (5647:5647:5647) (5556:5556:5556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a183\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a183\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a183\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a27\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2121:2121:2121) (2151:2151:2151))
        (PORT clk (2242:2242:2242) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a27\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5674:5674:5674) (5416:5416:5416))
        (PORT d[1] (2946:2946:2946) (2770:2770:2770))
        (PORT d[2] (3806:3806:3806) (3769:3769:3769))
        (PORT d[3] (5271:5271:5271) (5065:5065:5065))
        (PORT d[4] (5953:5953:5953) (5826:5826:5826))
        (PORT d[5] (5945:5945:5945) (5854:5854:5854))
        (PORT d[6] (5314:5314:5314) (5082:5082:5082))
        (PORT d[7] (5193:5193:5193) (4948:4948:4948))
        (PORT d[8] (5781:5781:5781) (5514:5514:5514))
        (PORT d[9] (2583:2583:2583) (2428:2428:2428))
        (PORT d[10] (5211:5211:5211) (4980:4980:4980))
        (PORT d[11] (3308:3308:3308) (3280:3280:3280))
        (PORT d[12] (5006:5006:5006) (4881:4881:4881))
        (PORT clk (2239:2239:2239) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a27\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5470:5470:5470) (5217:5217:5217))
        (PORT clk (2239:2239:2239) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a27\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2275:2275:2275))
        (PORT d[0] (5995:5995:5995) (5746:5746:5746))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a27\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a27\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2276:2276:2276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a27\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a27\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a27\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5586:5586:5586) (5365:5365:5365))
        (PORT d[1] (3893:3893:3893) (3840:3840:3840))
        (PORT d[2] (4343:4343:4343) (4146:4146:4146))
        (PORT d[3] (3684:3684:3684) (3595:3595:3595))
        (PORT d[4] (9248:9248:9248) (8903:8903:8903))
        (PORT d[5] (5410:5410:5410) (5426:5426:5426))
        (PORT d[6] (4542:4542:4542) (4382:4382:4382))
        (PORT d[7] (4433:4433:4433) (4540:4540:4540))
        (PORT d[8] (3411:3411:3411) (3363:3363:3363))
        (PORT d[9] (3874:3874:3874) (3845:3845:3845))
        (PORT d[10] (3585:3585:3585) (3536:3536:3536))
        (PORT d[11] (4158:4158:4158) (4009:4009:4009))
        (PORT d[12] (3533:3533:3533) (3481:3481:3481))
        (PORT clk (2200:2200:2200) (2194:2194:2194))
        (PORT ena (5871:5871:5871) (5735:5735:5735))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a27\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2194:2194:2194))
        (PORT d[0] (5871:5871:5871) (5735:5735:5735))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a27\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a27\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a27\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a53\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2200:2200:2200) (2240:2240:2240))
        (PORT clk (2264:2264:2264) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a53\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7732:7732:7732) (7657:7657:7657))
        (PORT d[1] (5199:5199:5199) (5071:5071:5071))
        (PORT d[2] (6587:6587:6587) (6550:6550:6550))
        (PORT d[3] (8400:8400:8400) (8337:8337:8337))
        (PORT d[4] (5530:5530:5530) (5494:5494:5494))
        (PORT d[5] (5635:5635:5635) (5546:5546:5546))
        (PORT d[6] (9017:9017:9017) (8708:8708:8708))
        (PORT d[7] (6084:6084:6084) (5956:5956:5956))
        (PORT d[8] (4366:4366:4366) (4406:4406:4406))
        (PORT d[9] (6369:6369:6369) (6191:6191:6191))
        (PORT d[10] (8269:8269:8269) (7759:7759:7759))
        (PORT d[11] (5512:5512:5512) (5511:5511:5511))
        (PORT d[12] (8270:8270:8270) (8093:8093:8093))
        (PORT clk (2261:2261:2261) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a53\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4818:4818:4818) (4631:4631:4631))
        (PORT clk (2261:2261:2261) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a53\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2293:2293:2293))
        (PORT d[0] (5361:5361:5361) (5185:5185:5185))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a53\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a53\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2294:2294:2294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a53\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a53\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a53\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8090:8090:8090) (7896:7896:7896))
        (PORT d[1] (8582:8582:8582) (8431:8431:8431))
        (PORT d[2] (9112:9112:9112) (8857:8857:8857))
        (PORT d[3] (8772:8772:8772) (8634:8634:8634))
        (PORT d[4] (4235:4235:4235) (4226:4226:4226))
        (PORT d[5] (3587:3587:3587) (3633:3633:3633))
        (PORT d[6] (9605:9605:9605) (9101:9101:9101))
        (PORT d[7] (4419:4419:4419) (4487:4487:4487))
        (PORT d[8] (9310:9310:9310) (9066:9066:9066))
        (PORT d[9] (9713:9713:9713) (9567:9567:9567))
        (PORT d[10] (7913:7913:7913) (7821:7821:7821))
        (PORT d[11] (9645:9645:9645) (9269:9269:9269))
        (PORT d[12] (7957:7957:7957) (7916:7916:7916))
        (PORT clk (2222:2222:2222) (2212:2212:2212))
        (PORT ena (5961:5961:5961) (5861:5861:5861))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a53\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2212:2212:2212))
        (PORT d[0] (5961:5961:5961) (5861:5861:5861))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a53\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a53\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a53\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a1\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2226:2226:2226) (2224:2224:2224))
        (PORT clk (2240:2240:2240) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a1\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8563:8563:8563) (8396:8396:8396))
        (PORT d[1] (4781:4781:4781) (4637:4637:4637))
        (PORT d[2] (4533:4533:4533) (4530:4530:4530))
        (PORT d[3] (8054:8054:8054) (7978:7978:7978))
        (PORT d[4] (5060:5060:5060) (4991:4991:4991))
        (PORT d[5] (6308:6308:6308) (6231:6231:6231))
        (PORT d[6] (7972:7972:7972) (7701:7701:7701))
        (PORT d[7] (6264:6264:6264) (6078:6078:6078))
        (PORT d[8] (4426:4426:4426) (4311:4311:4311))
        (PORT d[9] (5683:5683:5683) (5503:5503:5503))
        (PORT d[10] (6967:6967:6967) (6633:6633:6633))
        (PORT d[11] (4481:4481:4481) (4487:4487:4487))
        (PORT d[12] (8418:8418:8418) (8106:8106:8106))
        (PORT clk (2237:2237:2237) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a1\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5105:5105:5105) (4754:4754:4754))
        (PORT clk (2237:2237:2237) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a1\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2274:2274:2274))
        (PORT d[0] (5648:5648:5648) (5308:5308:5308))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a1\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a1\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2275:2275:2275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a1\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a1\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a1\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6607:6607:6607) (6390:6390:6390))
        (PORT d[1] (7841:7841:7841) (7683:7683:7683))
        (PORT d[2] (8101:8101:8101) (7832:7832:7832))
        (PORT d[3] (6164:6164:6164) (6083:6083:6083))
        (PORT d[4] (4574:4574:4574) (4575:4575:4575))
        (PORT d[5] (6620:6620:6620) (6624:6624:6624))
        (PORT d[6] (7885:7885:7885) (7561:7561:7561))
        (PORT d[7] (4812:4812:4812) (4927:4927:4927))
        (PORT d[8] (4541:4541:4541) (4591:4591:4591))
        (PORT d[9] (7035:7035:7035) (6917:6917:6917))
        (PORT d[10] (6914:6914:6914) (6813:6813:6813))
        (PORT d[11] (8547:8547:8547) (8213:8213:8213))
        (PORT d[12] (7498:7498:7498) (7416:7416:7416))
        (PORT clk (2198:2198:2198) (2193:2193:2193))
        (PORT ena (5652:5652:5652) (5560:5560:5560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a1\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2193:2193:2193))
        (PORT d[0] (5652:5652:5652) (5560:5560:5560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a1\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a1\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a1\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a79\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2264:2264:2264) (2288:2288:2288))
        (PORT clk (2241:2241:2241) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a79\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7336:7336:7336) (7267:7267:7267))
        (PORT d[1] (4855:4855:4855) (4738:4738:4738))
        (PORT d[2] (5899:5899:5899) (5880:5880:5880))
        (PORT d[3] (8004:8004:8004) (7936:7936:7936))
        (PORT d[4] (5808:5808:5808) (5766:5766:5766))
        (PORT d[5] (11374:11374:11374) (10781:10781:10781))
        (PORT d[6] (9420:9420:9420) (9182:9182:9182))
        (PORT d[7] (6764:6764:6764) (6667:6667:6667))
        (PORT d[8] (5816:5816:5816) (5715:5715:5715))
        (PORT d[9] (5663:5663:5663) (5504:5504:5504))
        (PORT d[10] (7653:7653:7653) (7175:7175:7175))
        (PORT d[11] (4844:4844:4844) (4863:4863:4863))
        (PORT d[12] (7599:7599:7599) (7429:7429:7429))
        (PORT clk (2238:2238:2238) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a79\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4603:4603:4603) (4533:4533:4533))
        (PORT clk (2238:2238:2238) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a79\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2273:2273:2273))
        (PORT d[0] (5146:5146:5146) (5087:5087:5087))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a79\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a79\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2274:2274:2274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a79\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a79\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a79\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7412:7412:7412) (7239:7239:7239))
        (PORT d[1] (8212:8212:8212) (8067:8067:8067))
        (PORT d[2] (8827:8827:8827) (8592:8592:8592))
        (PORT d[3] (8419:8419:8419) (8291:8291:8291))
        (PORT d[4] (4952:4952:4952) (4958:4958:4958))
        (PORT d[5] (4937:4937:4937) (4961:4961:4961))
        (PORT d[6] (8915:8915:8915) (8426:8426:8426))
        (PORT d[7] (4791:4791:4791) (4873:4873:4873))
        (PORT d[8] (8652:8652:8652) (8432:8432:8432))
        (PORT d[9] (9051:9051:9051) (8929:8929:8929))
        (PORT d[10] (7022:7022:7022) (6971:6971:6971))
        (PORT d[11] (9014:9014:9014) (8664:8664:8664))
        (PORT d[12] (7270:7270:7270) (7249:7249:7249))
        (PORT clk (2199:2199:2199) (2192:2192:2192))
        (PORT ena (5049:5049:5049) (5009:5009:5009))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a79\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2192:2192:2192))
        (PORT d[0] (5049:5049:5049) (5009:5009:5009))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a79\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a79\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a79\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a365\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2237:2237:2237) (2282:2282:2282))
        (PORT clk (2257:2257:2257) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a365\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7428:7428:7428) (7367:7367:7367))
        (PORT d[1] (4878:4878:4878) (4767:4767:4767))
        (PORT d[2] (6240:6240:6240) (6213:6213:6213))
        (PORT d[3] (8410:8410:8410) (8353:8353:8353))
        (PORT d[4] (6139:6139:6139) (6083:6083:6083))
        (PORT d[5] (11087:11087:11087) (10502:10502:10502))
        (PORT d[6] (9728:9728:9728) (9471:9471:9471))
        (PORT d[7] (5755:5755:5755) (5634:5634:5634))
        (PORT d[8] (6148:6148:6148) (6031:6031:6031))
        (PORT d[9] (6008:6008:6008) (5840:5840:5840))
        (PORT d[10] (7967:7967:7967) (7475:7475:7475))
        (PORT d[11] (5137:5137:5137) (5144:5144:5144))
        (PORT d[12] (7951:7951:7951) (7779:7779:7779))
        (PORT clk (2254:2254:2254) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a365\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4307:4307:4307) (4329:4329:4329))
        (PORT clk (2254:2254:2254) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a365\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2290:2290:2290))
        (PORT d[0] (4850:4850:4850) (4883:4883:4883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a365\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a365\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2291:2291:2291))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a365\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a365\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a365\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7755:7755:7755) (7574:7574:7574))
        (PORT d[1] (8558:8558:8558) (8405:8405:8405))
        (PORT d[2] (9153:9153:9153) (8909:8909:8909))
        (PORT d[3] (8782:8782:8782) (8648:8648:8648))
        (PORT d[4] (5290:5290:5290) (5283:5283:5283))
        (PORT d[5] (3563:3563:3563) (3605:3605:3605))
        (PORT d[6] (9264:9264:9264) (8767:8767:8767))
        (PORT d[7] (5034:5034:5034) (5103:5103:5103))
        (PORT d[8] (8981:8981:8981) (8750:8750:8750))
        (PORT d[9] (9371:9371:9371) (9236:9236:9236))
        (PORT d[10] (7347:7347:7347) (7284:7284:7284))
        (PORT d[11] (9345:9345:9345) (8984:8984:8984))
        (PORT d[12] (7595:7595:7595) (7564:7564:7564))
        (PORT clk (2215:2215:2215) (2209:2209:2209))
        (PORT ena (5654:5654:5654) (5584:5584:5584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a365\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2209:2209:2209))
        (PORT d[0] (5654:5654:5654) (5584:5584:5584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a365\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a365\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a365\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a313\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2267:2267:2267) (2312:2312:2312))
        (PORT clk (2254:2254:2254) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a313\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7401:7401:7401) (7341:7341:7341))
        (PORT d[1] (4877:4877:4877) (4766:4766:4766))
        (PORT d[2] (6225:6225:6225) (6197:6197:6197))
        (PORT d[3] (8080:8080:8080) (8032:8032:8032))
        (PORT d[4] (6113:6113:6113) (6056:6056:6056))
        (PORT d[5] (11653:11653:11653) (11038:11038:11038))
        (PORT d[6] (9758:9758:9758) (9508:9508:9508))
        (PORT d[7] (5754:5754:5754) (5633:5633:5633))
        (PORT d[8] (6174:6174:6174) (6055:6055:6055))
        (PORT d[9] (6017:6017:6017) (5848:5848:5848))
        (PORT d[10] (7674:7674:7674) (7193:7193:7193))
        (PORT d[11] (5181:5181:5181) (5192:5192:5192))
        (PORT d[12] (7951:7951:7951) (7778:7778:7778))
        (PORT clk (2251:2251:2251) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a313\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6030:6030:6030) (5742:5742:5742))
        (PORT clk (2251:2251:2251) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a313\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2286:2286:2286))
        (PORT d[0] (6539:6539:6539) (6276:6276:6276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a313\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a313\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2287:2287:2287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a313\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a313\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a313\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7755:7755:7755) (7573:7573:7573))
        (PORT d[1] (8237:8237:8237) (8094:8094:8094))
        (PORT d[2] (9095:9095:9095) (8839:8839:8839))
        (PORT d[3] (8449:8449:8449) (8323:8323:8323))
        (PORT d[4] (5289:5289:5289) (5282:5282:5282))
        (PORT d[5] (3243:3243:3243) (3293:3293:3293))
        (PORT d[6] (9288:9288:9288) (8790:8790:8790))
        (PORT d[7] (4727:4727:4727) (4809:4809:4809))
        (PORT d[8] (8980:8980:8980) (8749:8749:8749))
        (PORT d[9] (9403:9403:9403) (9266:9266:9266))
        (PORT d[10] (7346:7346:7346) (7283:7283:7283))
        (PORT d[11] (9331:9331:9331) (8969:8969:8969))
        (PORT d[12] (7601:7601:7601) (7562:7562:7562))
        (PORT clk (2212:2212:2212) (2205:2205:2205))
        (PORT ena (5403:5403:5403) (5347:5347:5347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a313\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2205:2205:2205))
        (PORT d[0] (5403:5403:5403) (5347:5347:5347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a313\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a313\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a313\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a261\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2177:2177:2177) (2187:2187:2187))
        (PORT clk (2237:2237:2237) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a261\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8635:8635:8635) (8470:8470:8470))
        (PORT d[1] (4764:4764:4764) (4623:4623:4623))
        (PORT d[2] (4521:4521:4521) (4494:4494:4494))
        (PORT d[3] (7774:7774:7774) (7708:7708:7708))
        (PORT d[4] (5078:5078:5078) (5000:5000:5000))
        (PORT d[5] (6268:6268:6268) (6189:6189:6189))
        (PORT d[6] (7998:7998:7998) (7726:7726:7726))
        (PORT d[7] (5956:5956:5956) (5777:5777:5777))
        (PORT d[8] (4425:4425:4425) (4310:4310:4310))
        (PORT d[9] (5689:5689:5689) (5511:5511:5511))
        (PORT d[10] (6908:6908:6908) (6577:6577:6577))
        (PORT d[11] (4449:4449:4449) (4457:4457:4457))
        (PORT d[12] (8066:8066:8066) (7896:7896:7896))
        (PORT clk (2234:2234:2234) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a261\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3432:3432:3432) (3202:3202:3202))
        (PORT clk (2234:2234:2234) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a261\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2270:2270:2270))
        (PORT d[0] (3699:3699:3699) (3494:3494:3494))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a261\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a261\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2271:2271:2271))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a261\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a261\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a261\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6295:6295:6295) (6091:6091:6091))
        (PORT d[1] (7818:7818:7818) (7671:7671:7671))
        (PORT d[2] (8100:8100:8100) (7830:7830:7830))
        (PORT d[3] (6413:6413:6413) (6314:6314:6314))
        (PORT d[4] (6068:6068:6068) (6065:6065:6065))
        (PORT d[5] (6573:6573:6573) (6577:6577:6577))
        (PORT d[6] (7852:7852:7852) (7529:7529:7529))
        (PORT d[7] (6356:6356:6356) (6389:6389:6389))
        (PORT d[8] (8556:8556:8556) (8304:8304:8304))
        (PORT d[9] (6970:6970:6970) (6852:6852:6852))
        (PORT d[10] (6938:6938:6938) (6836:6836:6836))
        (PORT d[11] (8508:8508:8508) (8175:8175:8175))
        (PORT d[12] (7491:7491:7491) (7408:7408:7408))
        (PORT clk (2195:2195:2195) (2189:2189:2189))
        (PORT ena (5339:5339:5339) (5262:5262:5262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a261\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2189:2189:2189))
        (PORT d[0] (5339:5339:5339) (5262:5262:5262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a261\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a261\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a261\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a209\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1890:1890:1890) (1915:1915:1915))
        (PORT clk (2228:2228:2228) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a209\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8307:8307:8307) (8160:8160:8160))
        (PORT d[1] (4483:4483:4483) (4354:4354:4354))
        (PORT d[2] (4514:4514:4514) (4486:4486:4486))
        (PORT d[3] (7768:7768:7768) (7703:7703:7703))
        (PORT d[4] (4802:4802:4802) (4740:4740:4740))
        (PORT d[5] (5946:5946:5946) (5871:5871:5871))
        (PORT d[6] (2873:2873:2873) (2922:2922:2922))
        (PORT d[7] (5921:5921:5921) (5743:5743:5743))
        (PORT d[8] (4433:4433:4433) (4315:4315:4315))
        (PORT d[9] (5634:5634:5634) (5453:5453:5453))
        (PORT d[10] (6627:6627:6627) (6301:6301:6301))
        (PORT d[11] (4480:4480:4480) (4485:4485:4485))
        (PORT d[12] (8088:8088:8088) (7917:7917:7917))
        (PORT clk (2225:2225:2225) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a209\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5161:5161:5161) (5032:5032:5032))
        (PORT clk (2225:2225:2225) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a209\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2262:2262:2262))
        (PORT d[0] (5704:5704:5704) (5586:5586:5586))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a209\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a209\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a209\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a209\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a209\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6298:6298:6298) (6091:6091:6091))
        (PORT d[1] (7506:7506:7506) (7366:7366:7366))
        (PORT d[2] (7780:7780:7780) (7528:7528:7528))
        (PORT d[3] (6141:6141:6141) (6056:6056:6056))
        (PORT d[4] (6064:6064:6064) (6070:6070:6070))
        (PORT d[5] (6262:6262:6262) (6278:6278:6278))
        (PORT d[6] (7830:7830:7830) (7505:7505:7505))
        (PORT d[7] (5140:5140:5140) (5245:5245:5245))
        (PORT d[8] (4891:4891:4891) (4925:4925:4925))
        (PORT d[9] (6638:6638:6638) (6531:6531:6531))
        (PORT d[10] (6575:6575:6575) (6485:6485:6485))
        (PORT d[11] (8184:8184:8184) (7860:7860:7860))
        (PORT d[12] (7164:7164:7164) (7093:7093:7093))
        (PORT clk (2186:2186:2186) (2181:2181:2181))
        (PORT ena (5292:5292:5292) (5213:5213:5213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a209\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2181:2181:2181))
        (PORT d[0] (5292:5292:5292) (5213:5213:5213))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a209\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a209\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a209\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a287\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1844:1844:1844) (1868:1868:1868))
        (PORT clk (2219:2219:2219) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a287\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8311:8311:8311) (8160:8160:8160))
        (PORT d[1] (5176:5176:5176) (5058:5058:5058))
        (PORT d[2] (4197:4197:4197) (4185:4185:4185))
        (PORT d[3] (7446:7446:7446) (7389:7389:7389))
        (PORT d[4] (4764:4764:4764) (4692:4692:4692))
        (PORT d[5] (5986:5986:5986) (5922:5922:5922))
        (PORT d[6] (2877:2877:2877) (2923:2923:2923))
        (PORT d[7] (5592:5592:5592) (5418:5418:5418))
        (PORT d[8] (4386:4386:4386) (4266:4266:4266))
        (PORT d[9] (5338:5338:5338) (5169:5169:5169))
        (PORT d[10] (6561:6561:6561) (6236:6236:6236))
        (PORT d[11] (4276:4276:4276) (4205:4205:4205))
        (PORT d[12] (7706:7706:7706) (7538:7538:7538))
        (PORT clk (2216:2216:2216) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a287\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3657:3657:3657) (3614:3614:3614))
        (PORT clk (2216:2216:2216) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a287\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2252:2252:2252))
        (PORT d[0] (4200:4200:4200) (4168:4168:4168))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a287\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a287\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2253:2253:2253))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a287\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a287\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a287\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5984:5984:5984) (5795:5795:5795))
        (PORT d[1] (7489:7489:7489) (7349:7349:7349))
        (PORT d[2] (7773:7773:7773) (7511:7511:7511))
        (PORT d[3] (6142:6142:6142) (6054:6054:6054))
        (PORT d[4] (5742:5742:5742) (5755:5755:5755))
        (PORT d[5] (6240:6240:6240) (6254:6254:6254))
        (PORT d[6] (7521:7521:7521) (7209:7209:7209))
        (PORT d[7] (6038:6038:6038) (6089:6089:6089))
        (PORT d[8] (8244:8244:8244) (8007:8007:8007))
        (PORT d[9] (7412:7412:7412) (7293:7293:7293))
        (PORT d[10] (6599:6599:6599) (6507:6507:6507))
        (PORT d[11] (8178:8178:8178) (7854:7854:7854))
        (PORT d[12] (7156:7156:7156) (7084:7084:7084))
        (PORT clk (2177:2177:2177) (2171:2171:2171))
        (PORT ena (4999:4999:4999) (4933:4933:4933))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a287\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2171:2171:2171))
        (PORT d[0] (4999:4999:4999) (4933:4933:4933))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a287\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a287\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a287\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a235\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2261:2261:2261) (2297:2297:2297))
        (PORT clk (2250:2250:2250) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a235\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7393:7393:7393) (7332:7332:7332))
        (PORT d[1] (4870:4870:4870) (4757:4757:4757))
        (PORT d[2] (5906:5906:5906) (5888:5888:5888))
        (PORT d[3] (8371:8371:8371) (8304:8304:8304))
        (PORT d[4] (6131:6131:6131) (6073:6073:6073))
        (PORT d[5] (11391:11391:11391) (10795:10795:10795))
        (PORT d[6] (9720:9720:9720) (9472:9472:9472))
        (PORT d[7] (7054:7054:7054) (6937:6937:6937))
        (PORT d[8] (6160:6160:6160) (6041:6041:6041))
        (PORT d[9] (5671:5671:5671) (5514:5514:5514))
        (PORT d[10] (7715:7715:7715) (7238:7238:7238))
        (PORT d[11] (4859:4859:4859) (4885:4885:4885))
        (PORT d[12] (7944:7944:7944) (7771:7771:7771))
        (PORT clk (2247:2247:2247) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a235\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5456:5456:5456) (5346:5346:5346))
        (PORT clk (2247:2247:2247) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a235\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2282:2282:2282))
        (PORT d[0] (6025:6025:6025) (5920:5920:5920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a235\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a235\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2283:2283:2283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a235\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a235\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a235\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7732:7732:7732) (7538:7538:7538))
        (PORT d[1] (8261:8261:8261) (8119:8119:8119))
        (PORT d[2] (4713:4713:4713) (4675:4675:4675))
        (PORT d[3] (8452:8452:8452) (8323:8323:8323))
        (PORT d[4] (5293:5293:5293) (5274:5274:5274))
        (PORT d[5] (4919:4919:4919) (4945:4945:4945))
        (PORT d[6] (9254:9254:9254) (8756:8756:8756))
        (PORT d[7] (4413:4413:4413) (4507:4507:4507))
        (PORT d[8] (8959:8959:8959) (8726:8726:8726))
        (PORT d[9] (9317:9317:9317) (9177:9177:9177))
        (PORT d[10] (7307:7307:7307) (7245:7245:7245))
        (PORT d[11] (9028:9028:9028) (8669:8669:8669))
        (PORT d[12] (7323:7323:7323) (7305:7305:7305))
        (PORT clk (2208:2208:2208) (2201:2201:2201))
        (PORT ena (5371:5371:5371) (5315:5315:5315))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a235\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2201:2201:2201))
        (PORT d[0] (5371:5371:5371) (5315:5315:5315))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a235\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a235\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a235\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a391\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2207:2207:2207) (2236:2236:2236))
        (PORT clk (2259:2259:2259) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a391\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7736:7736:7736) (7660:7660:7660))
        (PORT d[1] (5181:5181:5181) (5052:5052:5052))
        (PORT d[2] (6206:6206:6206) (6169:6169:6169))
        (PORT d[3] (8393:8393:8393) (8330:8330:8330))
        (PORT d[4] (5539:5539:5539) (5504:5504:5504))
        (PORT d[5] (11029:11029:11029) (10445:10445:10445))
        (PORT d[6] (9002:9002:9002) (8697:8697:8697))
        (PORT d[7] (6031:6031:6031) (5902:5902:5902))
        (PORT d[8] (6149:6149:6149) (6032:6032:6032))
        (PORT d[9] (6041:6041:6041) (5873:5873:5873))
        (PORT d[10] (8075:8075:8075) (7583:7583:7583))
        (PORT d[11] (5189:5189:5189) (5201:5201:5201))
        (PORT d[12] (7943:7943:7943) (7772:7772:7772))
        (PORT clk (2256:2256:2256) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a391\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4790:4790:4790) (4794:4794:4794))
        (PORT clk (2256:2256:2256) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a391\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2292:2292:2292))
        (PORT d[0] (5036:5036:5036) (5081:5081:5081))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a391\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a391\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2293:2293:2293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a391\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a391\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a391\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8070:8070:8070) (7876:7876:7876))
        (PORT d[1] (8598:8598:8598) (8447:8447:8447))
        (PORT d[2] (9115:9115:9115) (8866:8866:8866))
        (PORT d[3] (8764:8764:8764) (8624:8624:8624))
        (PORT d[4] (3919:3919:3919) (3921:3921:3921))
        (PORT d[5] (3241:3241:3241) (3290:3290:3290))
        (PORT d[6] (9630:9630:9630) (9124:9124:9124))
        (PORT d[7] (4750:4750:4750) (4833:4833:4833))
        (PORT d[8] (8957:8957:8957) (8727:8727:8727))
        (PORT d[9] (9366:9366:9366) (9227:9227:9227))
        (PORT d[10] (7315:7315:7315) (7254:7254:7254))
        (PORT d[11] (9384:9384:9384) (9024:9024:9024))
        (PORT d[12] (7634:7634:7634) (7602:7602:7602))
        (PORT clk (2217:2217:2217) (2211:2211:2211))
        (PORT ena (5945:5945:5945) (5843:5843:5843))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a391\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2211:2211:2211))
        (PORT d[0] (5945:5945:5945) (5843:5843:5843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a391\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a391\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a391\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a339\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2214:2214:2214) (2250:2250:2250))
        (PORT clk (2235:2235:2235) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a339\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7381:7381:7381) (7311:7311:7311))
        (PORT d[1] (4843:4843:4843) (4727:4727:4727))
        (PORT d[2] (5566:5566:5566) (5551:5551:5551))
        (PORT d[3] (7738:7738:7738) (7697:7697:7697))
        (PORT d[4] (5817:5817:5817) (5763:5763:5763))
        (PORT d[5] (5977:5977:5977) (5892:5892:5892))
        (PORT d[6] (9429:9429:9429) (9191:9191:9191))
        (PORT d[7] (5728:5728:5728) (5595:5595:5595))
        (PORT d[8] (5866:5866:5866) (5761:5761:5761))
        (PORT d[9] (5672:5672:5672) (5512:5512:5512))
        (PORT d[10] (7349:7349:7349) (6879:6879:6879))
        (PORT d[11] (4827:4827:4827) (4845:4845:4845))
        (PORT d[12] (7587:7587:7587) (7430:7430:7430))
        (PORT clk (2232:2232:2232) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a339\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4032:4032:4032) (3986:3986:3986))
        (PORT clk (2232:2232:2232) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a339\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2267:2267:2267))
        (PORT d[0] (4575:4575:4575) (4540:4540:4540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a339\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a339\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2268:2268:2268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a339\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a339\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a339\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7411:7411:7411) (7238:7238:7238))
        (PORT d[1] (7891:7891:7891) (7756:7756:7756))
        (PORT d[2] (8484:8484:8484) (8260:8260:8260))
        (PORT d[3] (8118:8118:8118) (8002:8002:8002))
        (PORT d[4] (4952:4952:4952) (4959:4959:4959))
        (PORT d[5] (4579:4579:4579) (4616:4616:4616))
        (PORT d[6] (8935:8935:8935) (8448:8448:8448))
        (PORT d[7] (4442:4442:4442) (4530:4530:4530))
        (PORT d[8] (8652:8652:8652) (8431:8431:8431))
        (PORT d[9] (9083:9083:9083) (8960:8960:8960))
        (PORT d[10] (6997:6997:6997) (6934:6934:6934))
        (PORT d[11] (9001:9001:9001) (8650:8650:8650))
        (PORT d[12] (6992:6992:6992) (6981:6981:6981))
        (PORT clk (2193:2193:2193) (2186:2186:2186))
        (PORT ena (5323:5323:5323) (5264:5264:5264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a339\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2186:2186:2186))
        (PORT d[0] (5323:5323:5323) (5264:5264:5264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a339\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a339\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a339\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a130\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2136:2136:2136) (2153:2153:2153))
        (PORT clk (2261:2261:2261) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a130\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7758:7758:7758) (7683:7683:7683))
        (PORT d[1] (5259:5259:5259) (5164:5164:5164))
        (PORT d[2] (6576:6576:6576) (6539:6539:6539))
        (PORT d[3] (9522:9522:9522) (9097:9097:9097))
        (PORT d[4] (5194:5194:5194) (5154:5154:5154))
        (PORT d[5] (10749:10749:10749) (10172:10172:10172))
        (PORT d[6] (8666:8666:8666) (8374:8374:8374))
        (PORT d[7] (6337:6337:6337) (6189:6189:6189))
        (PORT d[8] (4309:4309:4309) (4349:4349:4349))
        (PORT d[9] (6353:6353:6353) (6175:6175:6175))
        (PORT d[10] (7800:7800:7800) (7591:7591:7591))
        (PORT d[11] (5843:5843:5843) (5824:5824:5824))
        (PORT d[12] (8529:8529:8529) (8336:8336:8336))
        (PORT clk (2258:2258:2258) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a130\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5588:5588:5588) (5372:5372:5372))
        (PORT clk (2258:2258:2258) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a130\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2290:2290:2290))
        (PORT d[0] (6131:6131:6131) (5926:5926:5926))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a130\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a130\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2291:2291:2291))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a130\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a130\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a130\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8091:8091:8091) (7897:7897:7897))
        (PORT d[1] (8928:8928:8928) (8766:8766:8766))
        (PORT d[2] (9478:9478:9478) (9227:9227:9227))
        (PORT d[3] (9111:9111:9111) (8967:8967:8967))
        (PORT d[4] (3947:3947:3947) (3953:3953:3953))
        (PORT d[5] (3894:3894:3894) (3932:3932:3932))
        (PORT d[6] (9606:9606:9606) (9095:9095:9095))
        (PORT d[7] (4767:4767:4767) (4854:4854:4854))
        (PORT d[8] (9286:9286:9286) (9043:9043:9043))
        (PORT d[9] (9678:9678:9678) (9537:9537:9537))
        (PORT d[10] (7925:7925:7925) (7832:7832:7832))
        (PORT d[11] (9657:9657:9657) (9280:9280:9280))
        (PORT d[12] (7939:7939:7939) (7900:7900:7900))
        (PORT clk (2219:2219:2219) (2209:2209:2209))
        (PORT ena (7087:7087:7087) (6944:6944:6944))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a130\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2209:2209:2209))
        (PORT d[0] (7087:7087:7087) (6944:6944:6944))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a130\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a130\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a130\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a156\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1974:1974:1974) (1956:1956:1956))
        (PORT clk (2251:2251:2251) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a156\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8502:8502:8502) (8470:8470:8470))
        (PORT d[1] (5157:5157:5157) (5008:5008:5008))
        (PORT d[2] (4516:4516:4516) (4515:4515:4515))
        (PORT d[3] (9700:9700:9700) (9258:9258:9258))
        (PORT d[4] (5693:5693:5693) (5595:5595:5595))
        (PORT d[5] (6622:6622:6622) (6555:6555:6555))
        (PORT d[6] (7318:7318:7318) (7061:7061:7061))
        (PORT d[7] (6338:6338:6338) (6186:6186:6186))
        (PORT d[8] (3608:3608:3608) (3647:3647:3647))
        (PORT d[9] (7295:7295:7295) (7104:7104:7104))
        (PORT d[10] (5673:5673:5673) (5575:5575:5575))
        (PORT d[11] (5152:5152:5152) (5022:5022:5022))
        (PORT d[12] (8758:8758:8758) (8563:8563:8563))
        (PORT clk (2248:2248:2248) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a156\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3333:3333:3333) (3271:3271:3271))
        (PORT clk (2248:2248:2248) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a156\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2285:2285:2285))
        (PORT d[0] (3877:3877:3877) (3825:3825:3825))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a156\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a156\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a156\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a156\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a156\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6952:6952:6952) (6731:6731:6731))
        (PORT d[1] (8500:8500:8500) (8338:8338:8338))
        (PORT d[2] (8722:8722:8722) (8429:8429:8429))
        (PORT d[3] (6739:6739:6739) (6630:6630:6630))
        (PORT d[4] (4875:4875:4875) (4867:4867:4867))
        (PORT d[5] (6962:6962:6962) (6956:6956:6956))
        (PORT d[6] (8499:8499:8499) (8157:8157:8157))
        (PORT d[7] (5514:5514:5514) (5615:5615:5615))
        (PORT d[8] (4499:4499:4499) (4543:4543:4543))
        (PORT d[9] (7672:7672:7672) (7538:7538:7538))
        (PORT d[10] (7593:7593:7593) (7474:7474:7474))
        (PORT d[11] (9174:9174:9174) (8817:8817:8817))
        (PORT d[12] (8136:8136:8136) (8029:8029:8029))
        (PORT clk (2209:2209:2209) (2204:2204:2204))
        (PORT ena (8378:8378:8378) (8129:8129:8129))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a156\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2204:2204:2204))
        (PORT d[0] (8378:8378:8378) (8129:8129:8129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a156\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a156\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a156\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a104\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2174:2174:2174) (2197:2197:2197))
        (PORT clk (2281:2281:2281) (2311:2311:2311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a104\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8420:8420:8420) (8381:8381:8381))
        (PORT d[1] (5191:5191:5191) (5097:5097:5097))
        (PORT d[2] (7240:7240:7240) (7181:7181:7181))
        (PORT d[3] (8864:8864:8864) (8471:8471:8471))
        (PORT d[4] (5129:5129:5129) (5095:5095:5095))
        (PORT d[5] (10363:10363:10363) (9798:9798:9798))
        (PORT d[6] (7990:7990:7990) (7715:7715:7715))
        (PORT d[7] (7129:7129:7129) (7075:7075:7075))
        (PORT d[8] (3663:3663:3663) (3717:3717:3717))
        (PORT d[9] (7718:7718:7718) (7552:7552:7552))
        (PORT d[10] (7480:7480:7480) (7283:7283:7283))
        (PORT d[11] (4791:4791:4791) (4777:4777:4777))
        (PORT d[12] (8331:8331:8331) (8011:8011:8011))
        (PORT clk (2278:2278:2278) (2307:2307:2307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a104\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4843:4843:4843) (4653:4653:4653))
        (PORT clk (2278:2278:2278) (2307:2307:2307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a104\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2311:2311:2311))
        (PORT d[0] (5412:5412:5412) (5227:5227:5227))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a104\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a104\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2312:2312:2312))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a104\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a104\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a104\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4038:4038:4038) (3976:3976:3976))
        (PORT d[1] (9289:9289:9289) (9128:9128:9128))
        (PORT d[2] (10135:10135:10135) (9865:9865:9865))
        (PORT d[3] (3400:3400:3400) (3385:3385:3385))
        (PORT d[4] (3525:3525:3525) (3515:3515:3515))
        (PORT d[5] (4561:4561:4561) (4574:4574:4574))
        (PORT d[6] (10572:10572:10572) (10033:10033:10033))
        (PORT d[7] (4770:4770:4770) (4830:4830:4830))
        (PORT d[8] (10002:10002:10002) (9751:9751:9751))
        (PORT d[9] (4284:4284:4284) (4321:4321:4321))
        (PORT d[10] (8356:8356:8356) (8282:8282:8282))
        (PORT d[11] (10404:10404:10404) (10023:10023:10023))
        (PORT d[12] (8627:8627:8627) (8571:8571:8571))
        (PORT clk (2239:2239:2239) (2230:2230:2230))
        (PORT ena (6404:6404:6404) (6282:6282:6282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a104\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2230:2230:2230))
        (PORT d[0] (6404:6404:6404) (6282:6282:6282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a104\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a104\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a104\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a182\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1753:1753:1753) (1757:1757:1757))
        (PORT clk (2283:2283:2283) (2314:2314:2314))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a182\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7768:7768:7768) (7584:7584:7584))
        (PORT d[1] (5105:5105:5105) (4944:4944:4944))
        (PORT d[2] (4215:4215:4215) (4194:4194:4194))
        (PORT d[3] (6549:6549:6549) (6270:6270:6270))
        (PORT d[4] (7669:7669:7669) (7432:7432:7432))
        (PORT d[5] (7435:7435:7435) (7090:7090:7090))
        (PORT d[6] (3915:3915:3915) (3704:3704:3704))
        (PORT d[7] (7030:7030:7030) (6882:6882:6882))
        (PORT d[8] (3173:3173:3173) (3183:3183:3183))
        (PORT d[9] (3616:3616:3616) (3435:3435:3435))
        (PORT d[10] (5156:5156:5156) (5003:5003:5003))
        (PORT d[11] (5419:5419:5419) (5377:5377:5377))
        (PORT d[12] (5166:5166:5166) (4932:4932:4932))
        (PORT clk (2280:2280:2280) (2310:2310:2310))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a182\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3691:3691:3691) (3640:3640:3640))
        (PORT clk (2280:2280:2280) (2310:2310:2310))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a182\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2314:2314:2314))
        (PORT d[0] (4233:4233:4233) (4194:4194:4194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a182\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2284:2284:2284) (2315:2315:2315))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a182\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2284:2284:2284) (2315:2315:2315))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a182\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2284:2284:2284) (2315:2315:2315))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a182\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2284:2284:2284) (2315:2315:2315))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a182\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4377:4377:4377) (4201:4201:4201))
        (PORT d[1] (2806:2806:2806) (2777:2777:2777))
        (PORT d[2] (5675:5675:5675) (5453:5453:5453))
        (PORT d[3] (3072:3072:3072) (3018:3018:3018))
        (PORT d[4] (3152:3152:3152) (3094:3094:3094))
        (PORT d[5] (3105:3105:3105) (3130:3130:3130))
        (PORT d[6] (2879:2879:2879) (2772:2772:2772))
        (PORT d[7] (2608:2608:2608) (2615:2615:2615))
        (PORT d[8] (2443:2443:2443) (2428:2428:2428))
        (PORT d[9] (2574:2574:2574) (2575:2575:2575))
        (PORT d[10] (2590:2590:2590) (2570:2570:2570))
        (PORT d[11] (2907:2907:2907) (2811:2811:2811))
        (PORT d[12] (2496:2496:2496) (2471:2471:2471))
        (PORT clk (2241:2241:2241) (2233:2233:2233))
        (PORT ena (5941:5941:5941) (5769:5769:5769))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a182\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2233:2233:2233))
        (PORT d[0] (5941:5941:5941) (5769:5769:5769))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a182\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a182\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a182\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a26\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1733:1733:1733) (1736:1736:1736))
        (PORT clk (2270:2270:2270) (2302:2302:2302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a26\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6482:6482:6482) (6319:6319:6319))
        (PORT d[1] (4779:4779:4779) (4630:4630:4630))
        (PORT d[2] (4131:4131:4131) (4107:4107:4107))
        (PORT d[3] (6578:6578:6578) (6301:6301:6301))
        (PORT d[4] (7675:7675:7675) (7444:7444:7444))
        (PORT d[5] (7725:7725:7725) (7367:7367:7367))
        (PORT d[6] (4313:4313:4313) (4103:4103:4103))
        (PORT d[7] (7336:7336:7336) (7179:7179:7179))
        (PORT d[8] (3196:3196:3196) (3207:3207:3207))
        (PORT d[9] (3620:3620:3620) (3439:3439:3439))
        (PORT d[10] (5207:5207:5207) (5052:5052:5052))
        (PORT d[11] (5788:5788:5788) (5750:5750:5750))
        (PORT d[12] (5185:5185:5185) (4958:4958:4958))
        (PORT clk (2267:2267:2267) (2298:2298:2298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a26\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2576:2576:2576) (2339:2339:2339))
        (PORT clk (2267:2267:2267) (2298:2298:2298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a26\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2302:2302:2302))
        (PORT d[0] (3119:3119:3119) (2893:2893:2893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a26\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a26\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2303:2303:2303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a26\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a26\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a26\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4367:4367:4367) (4190:4190:4190))
        (PORT d[1] (2863:2863:2863) (2836:2836:2836))
        (PORT d[2] (5391:5391:5391) (5177:5177:5177))
        (PORT d[3] (2699:2699:2699) (2640:2640:2640))
        (PORT d[4] (2842:2842:2842) (2804:2804:2804))
        (PORT d[5] (3110:3110:3110) (3136:3136:3136))
        (PORT d[6] (3586:3586:3586) (3462:3462:3462))
        (PORT d[7] (2616:2616:2616) (2624:2624:2624))
        (PORT d[8] (2445:2445:2445) (2432:2432:2432))
        (PORT d[9] (2516:2516:2516) (2508:2508:2508))
        (PORT d[10] (2563:2563:2563) (2540:2540:2540))
        (PORT d[11] (3216:3216:3216) (3109:3109:3109))
        (PORT d[12] (2532:2532:2532) (2508:2508:2508))
        (PORT clk (2228:2228:2228) (2221:2221:2221))
        (PORT ena (5920:5920:5920) (5748:5748:5748))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a26\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2221:2221:2221))
        (PORT d[0] (5920:5920:5920) (5748:5748:5748))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a26\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a26\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a26\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a52\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2091:2091:2091) (2075:2075:2075))
        (PORT clk (2266:2266:2266) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a52\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8205:8205:8205) (8192:8192:8192))
        (PORT d[1] (5137:5137:5137) (4998:4998:4998))
        (PORT d[2] (8739:8739:8739) (8550:8550:8550))
        (PORT d[3] (9417:9417:9417) (8998:8998:8998))
        (PORT d[4] (6039:6039:6039) (5934:5934:5934))
        (PORT d[5] (6926:6926:6926) (6824:6824:6824))
        (PORT d[6] (7317:7317:7317) (7062:7062:7062))
        (PORT d[7] (6025:6025:6025) (5886:5886:5886))
        (PORT d[8] (3618:3618:3618) (3661:3661:3661))
        (PORT d[9] (8607:8607:8607) (8391:8391:8391))
        (PORT d[10] (5330:5330:5330) (5233:5233:5233))
        (PORT d[11] (4856:4856:4856) (4737:4737:4737))
        (PORT d[12] (7785:7785:7785) (7497:7497:7497))
        (PORT clk (2263:2263:2263) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a52\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4606:4606:4606) (4465:4465:4465))
        (PORT clk (2263:2263:2263) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a52\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2297:2297:2297))
        (PORT d[0] (5149:5149:5149) (5019:5019:5019))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a52\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a52\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2298:2298:2298))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a52\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a52\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a52\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7282:7282:7282) (7050:7050:7050))
        (PORT d[1] (8843:8843:8843) (8670:8670:8670))
        (PORT d[2] (3941:3941:3941) (3866:3866:3866))
        (PORT d[3] (7107:7107:7107) (6983:6983:6983))
        (PORT d[4] (5229:5229:5229) (5216:5216:5216))
        (PORT d[5] (7292:7292:7292) (7277:7277:7277))
        (PORT d[6] (8801:8801:8801) (8446:8446:8446))
        (PORT d[7] (5860:5860:5860) (5951:5951:5951))
        (PORT d[8] (4538:4538:4538) (4586:4586:4586))
        (PORT d[9] (7692:7692:7692) (7552:7552:7552))
        (PORT d[10] (7628:7628:7628) (7511:7511:7511))
        (PORT d[11] (9167:9167:9167) (8815:8815:8815))
        (PORT d[12] (8525:8525:8525) (8415:8415:8415))
        (PORT clk (2224:2224:2224) (2216:2216:2216))
        (PORT ena (8015:8015:8015) (7790:7790:7790))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a52\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2216:2216:2216))
        (PORT d[0] (8015:8015:8015) (7790:7790:7790))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a52\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a52\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a52\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2166:2166:2166) (2190:2190:2190))
        (PORT clk (2282:2282:2282) (2312:2312:2312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7834:7834:7834) (7795:7795:7795))
        (PORT d[1] (5209:5209:5209) (5113:5113:5113))
        (PORT d[2] (8919:8919:8919) (8712:8712:8712))
        (PORT d[3] (8881:8881:8881) (8496:8496:8496))
        (PORT d[4] (5120:5120:5120) (5081:5081:5081))
        (PORT d[5] (10429:10429:10429) (9863:9863:9863))
        (PORT d[6] (8338:8338:8338) (8052:8052:8052))
        (PORT d[7] (6687:6687:6687) (6534:6534:6534))
        (PORT d[8] (3951:3951:3951) (3999:3999:3999))
        (PORT d[9] (6709:6709:6709) (6528:6528:6528))
        (PORT d[10] (7454:7454:7454) (7256:7256:7256))
        (PORT d[11] (5138:5138:5138) (5119:5119:5119))
        (PORT d[12] (8618:8618:8618) (8288:8288:8288))
        (PORT clk (2279:2279:2279) (2308:2308:2308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4278:4278:4278) (3971:3971:3971))
        (PORT clk (2279:2279:2279) (2308:2308:2308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2312:2312:2312))
        (PORT d[0] (4793:4793:4793) (4505:4505:4505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2313:2313:2313))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2313:2313:2313))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2313:2313:2313))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2313:2313:2313))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4063:4063:4063) (4018:4018:4018))
        (PORT d[1] (9304:9304:9304) (9142:9142:9142))
        (PORT d[2] (9792:9792:9792) (9530:9530:9530))
        (PORT d[3] (9417:9417:9417) (9255:9255:9255))
        (PORT d[4] (4225:4225:4225) (4215:4215:4215))
        (PORT d[5] (4257:4257:4257) (4283:4283:4283))
        (PORT d[6] (10322:10322:10322) (9799:9799:9799))
        (PORT d[7] (4479:4479:4479) (4551:4551:4551))
        (PORT d[8] (10024:10024:10024) (9773:9773:9773))
        (PORT d[9] (4275:4275:4275) (4312:4312:4312))
        (PORT d[10] (8314:8314:8314) (8224:8224:8224))
        (PORT d[11] (10361:10361:10361) (9967:9967:9967))
        (PORT d[12] (8326:8326:8326) (8287:8287:8287))
        (PORT clk (2240:2240:2240) (2231:2231:2231))
        (PORT ena (6787:6787:6787) (6646:6646:6646))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2231:2231:2231))
        (PORT d[0] (6787:6787:6787) (6646:6646:6646))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a78\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2144:2144:2144) (2168:2168:2168))
        (PORT clk (2264:2264:2264) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a78\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7805:7805:7805) (7766:7766:7766))
        (PORT d[1] (5211:5211:5211) (5120:5120:5120))
        (PORT d[2] (6956:6956:6956) (6900:6900:6900))
        (PORT d[3] (9203:9203:9203) (8793:8793:8793))
        (PORT d[4] (4828:4828:4828) (4811:4811:4811))
        (PORT d[5] (10408:10408:10408) (9839:9839:9839))
        (PORT d[6] (8360:8360:8360) (8075:8075:8075))
        (PORT d[7] (6408:6408:6408) (6267:6267:6267))
        (PORT d[8] (3965:3965:3965) (4014:4014:4014))
        (PORT d[9] (6705:6705:6705) (6524:6524:6524))
        (PORT d[10] (7496:7496:7496) (7297:7297:7297))
        (PORT d[11] (5149:5149:5149) (5131:5131:5131))
        (PORT d[12] (8628:8628:8628) (8299:8299:8299))
        (PORT clk (2261:2261:2261) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a78\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3952:3952:3952) (3877:3877:3877))
        (PORT clk (2261:2261:2261) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a78\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2296:2296:2296))
        (PORT d[0] (4470:4470:4470) (4405:4405:4405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a78\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a78\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2297:2297:2297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a78\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a78\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a78\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3731:3731:3731) (3690:3690:3690))
        (PORT d[1] (9280:9280:9280) (9116:9116:9116))
        (PORT d[2] (9813:9813:9813) (9551:9551:9551))
        (PORT d[3] (9429:9429:9429) (9272:9272:9272))
        (PORT d[4] (4216:4216:4216) (4204:4204:4204))
        (PORT d[5] (2845:2845:2845) (2882:2882:2882))
        (PORT d[6] (10248:10248:10248) (9719:9719:9719))
        (PORT d[7] (5085:5085:5085) (5159:5159:5159))
        (PORT d[8] (9637:9637:9637) (9388:9388:9388))
        (PORT d[9] (9982:9982:9982) (9825:9825:9825))
        (PORT d[10] (7975:7975:7975) (7899:7899:7899))
        (PORT d[11] (10053:10053:10053) (9674:9674:9674))
        (PORT d[12] (8284:8284:8284) (8239:8239:8239))
        (PORT clk (2222:2222:2222) (2215:2215:2215))
        (PORT ena (6756:6756:6756) (6627:6627:6627))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a78\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2215:2215:2215))
        (PORT d[0] (6756:6756:6756) (6627:6627:6627))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a78\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a78\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a78\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a364\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2073:2073:2073) (2056:2056:2056))
        (PORT clk (2252:2252:2252) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a364\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8137:8137:8137) (8119:8119:8119))
        (PORT d[1] (5142:5142:5142) (4999:4999:4999))
        (PORT d[2] (8749:8749:8749) (8561:8561:8561))
        (PORT d[3] (9367:9367:9367) (8941:8941:8941))
        (PORT d[4] (5715:5715:5715) (5624:5624:5624))
        (PORT d[5] (6271:6271:6271) (6220:6220:6220))
        (PORT d[6] (7315:7315:7315) (7062:7062:7062))
        (PORT d[7] (6061:6061:6061) (5923:5923:5923))
        (PORT d[8] (3661:3661:3661) (3705:3705:3705))
        (PORT d[9] (6313:6313:6313) (6110:6110:6110))
        (PORT d[10] (5676:5676:5676) (5567:5567:5567))
        (PORT d[11] (5122:5122:5122) (4990:4990:4990))
        (PORT d[12] (7789:7789:7789) (7502:7502:7502))
        (PORT clk (2249:2249:2249) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a364\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3804:3804:3804) (3764:3764:3764))
        (PORT clk (2249:2249:2249) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a364\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2285:2285:2285))
        (PORT d[0] (4347:4347:4347) (4318:4318:4318))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a364\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a364\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a364\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a364\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a364\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7298:7298:7298) (7058:7058:7058))
        (PORT d[1] (8832:8832:8832) (8657:8657:8657))
        (PORT d[2] (8752:8752:8752) (8461:8461:8461))
        (PORT d[3] (3594:3594:3594) (3543:3543:3543))
        (PORT d[4] (5216:5216:5216) (5201:5201:5201))
        (PORT d[5] (7255:7255:7255) (7240:7240:7240))
        (PORT d[6] (8808:8808:8808) (8457:8457:8457))
        (PORT d[7] (5814:5814:5814) (5898:5898:5898))
        (PORT d[8] (4497:4497:4497) (4541:4541:4541))
        (PORT d[9] (7705:7705:7705) (7571:7571:7571))
        (PORT d[10] (7600:7600:7600) (7484:7484:7484))
        (PORT d[11] (9167:9167:9167) (8810:8810:8810))
        (PORT d[12] (8167:8167:8167) (8067:8067:8067))
        (PORT clk (2210:2210:2210) (2204:2204:2204))
        (PORT ena (8052:8052:8052) (7830:7830:7830))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a364\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2204:2204:2204))
        (PORT d[0] (8052:8052:8052) (7830:7830:7830))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a364\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a364\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a364\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a312\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1734:1734:1734) (1738:1738:1738))
        (PORT clk (2283:2283:2283) (2313:2313:2313))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a312\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6519:6519:6519) (6352:6352:6352))
        (PORT d[1] (4421:4421:4421) (4278:4278:4278))
        (PORT d[2] (4201:4201:4201) (4181:4181:4181))
        (PORT d[3] (6542:6542:6542) (6262:6262:6262))
        (PORT d[4] (7319:7319:7319) (7094:7094:7094))
        (PORT d[5] (7402:7402:7402) (7058:7058:7058))
        (PORT d[6] (3953:3953:3953) (3749:3749:3749))
        (PORT d[7] (7004:7004:7004) (6857:6857:6857))
        (PORT d[8] (2854:2854:2854) (2873:2873:2873))
        (PORT d[9] (3267:3267:3267) (3093:3093:3093))
        (PORT d[10] (4851:4851:4851) (4712:4712:4712))
        (PORT d[11] (5440:5440:5440) (5409:5409:5409))
        (PORT d[12] (2562:2562:2562) (2411:2411:2411))
        (PORT clk (2280:2280:2280) (2309:2309:2309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a312\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2422:2422:2422) (2373:2373:2373))
        (PORT clk (2280:2280:2280) (2309:2309:2309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a312\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2313:2313:2313))
        (PORT d[0] (2965:2965:2965) (2927:2927:2927))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a312\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2284:2284:2284) (2314:2314:2314))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a312\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2284:2284:2284) (2314:2314:2314))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a312\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2284:2284:2284) (2314:2314:2314))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a312\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2284:2284:2284) (2314:2314:2314))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a312\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4403:4403:4403) (4227:4227:4227))
        (PORT d[1] (2823:2823:2823) (2788:2788:2788))
        (PORT d[2] (5708:5708:5708) (5486:5486:5486))
        (PORT d[3] (2671:2671:2671) (2611:2611:2611))
        (PORT d[4] (3121:3121:3121) (3063:3063:3063))
        (PORT d[5] (3066:3066:3066) (3086:3086:3086))
        (PORT d[6] (3944:3944:3944) (3806:3806:3806))
        (PORT d[7] (2275:2275:2275) (2288:2288:2288))
        (PORT d[8] (2470:2470:2470) (2453:2453:2453))
        (PORT d[9] (2548:2548:2548) (2550:2550:2550))
        (PORT d[10] (2582:2582:2582) (2562:2562:2562))
        (PORT d[11] (2886:2886:2886) (2784:2784:2784))
        (PORT d[12] (2520:2520:2520) (2495:2495:2495))
        (PORT clk (2241:2241:2241) (2232:2232:2232))
        (PORT ena (5908:5908:5908) (5733:5733:5733))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a312\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2232:2232:2232))
        (PORT d[0] (5908:5908:5908) (5733:5733:5733))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a312\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a312\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a312\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a286\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1987:1987:1987) (1969:1969:1969))
        (PORT clk (2249:2249:2249) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a286\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8455:8455:8455) (8411:8411:8411))
        (PORT d[1] (5427:5427:5427) (5264:5264:5264))
        (PORT d[2] (4862:4862:4862) (4845:4845:4845))
        (PORT d[3] (9680:9680:9680) (9239:9239:9239))
        (PORT d[4] (5392:5392:5392) (5313:5313:5313))
        (PORT d[5] (6605:6605:6605) (6540:6540:6540))
        (PORT d[6] (7664:7664:7664) (7405:7405:7405))
        (PORT d[7] (6379:6379:6379) (6225:6225:6225))
        (PORT d[8] (3988:3988:3988) (4020:4020:4020))
        (PORT d[9] (5997:5997:5997) (5810:5810:5810))
        (PORT d[10] (5970:5970:5970) (5853:5853:5853))
        (PORT d[11] (4412:4412:4412) (4415:4415:4415))
        (PORT d[12] (8108:8108:8108) (7811:7811:7811))
        (PORT clk (2246:2246:2246) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a286\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3019:3019:3019) (2963:2963:2963))
        (PORT clk (2246:2246:2246) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a286\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2279:2279:2279))
        (PORT d[0] (3534:3534:3534) (3496:3496:3496))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a286\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a286\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2280:2280:2280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a286\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a286\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a286\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6919:6919:6919) (6696:6696:6696))
        (PORT d[1] (8190:8190:8190) (8034:8034:8034))
        (PORT d[2] (8439:8439:8439) (8162:8162:8162))
        (PORT d[3] (6487:6487:6487) (6393:6393:6393))
        (PORT d[4] (4293:4293:4293) (4308:4308:4308))
        (PORT d[5] (6953:6953:6953) (6946:6946:6946))
        (PORT d[6] (8223:8223:8223) (7894:7894:7894))
        (PORT d[7] (5170:5170:5170) (5278:5278:5278))
        (PORT d[8] (4544:4544:4544) (4586:4586:4586))
        (PORT d[9] (7384:7384:7384) (7259:7259:7259))
        (PORT d[10] (7259:7259:7259) (7151:7151:7151))
        (PORT d[11] (8865:8865:8865) (8518:8518:8518))
        (PORT d[12] (7836:7836:7836) (7747:7747:7747))
        (PORT clk (2207:2207:2207) (2198:2198:2198))
        (PORT ena (8376:8376:8376) (8139:8139:8139))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a286\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2198:2198:2198))
        (PORT d[0] (8376:8376:8376) (8139:8139:8139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a286\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a286\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a286\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a260\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2039:2039:2039) (2021:2021:2021))
        (PORT clk (2251:2251:2251) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a260\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8183:8183:8183) (8170:8170:8170))
        (PORT d[1] (5165:5165:5165) (5017:5017:5017))
        (PORT d[2] (4862:4862:4862) (4845:4845:4845))
        (PORT d[3] (9680:9680:9680) (9238:9238:9238))
        (PORT d[4] (5688:5688:5688) (5589:5589:5589))
        (PORT d[5] (6629:6629:6629) (6563:6563:6563))
        (PORT d[6] (7656:7656:7656) (7396:7396:7396))
        (PORT d[7] (6345:6345:6345) (6194:6194:6194))
        (PORT d[8] (3947:3947:3947) (3980:3980:3980))
        (PORT d[9] (6295:6295:6295) (6093:6093:6093))
        (PORT d[10] (5662:5662:5662) (5554:5554:5554))
        (PORT d[11] (5164:5164:5164) (5033:5033:5033))
        (PORT d[12] (8107:8107:8107) (7810:7810:7810))
        (PORT clk (2248:2248:2248) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a260\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3151:3151:3151) (2925:2925:2925))
        (PORT clk (2248:2248:2248) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a260\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2280:2280:2280))
        (PORT d[0] (3694:3694:3694) (3479:3479:3479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a260\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a260\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2281:2281:2281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a260\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a260\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a260\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6951:6951:6951) (6728:6728:6728))
        (PORT d[1] (8146:8146:8146) (7983:7983:7983))
        (PORT d[2] (8440:8440:8440) (8165:8165:8165))
        (PORT d[3] (7000:7000:7000) (6865:6865:6865))
        (PORT d[4] (4849:4849:4849) (4842:4842:4842))
        (PORT d[5] (6929:6929:6929) (6923:6923:6923))
        (PORT d[6] (8486:8486:8486) (8146:8146:8146))
        (PORT d[7] (5540:5540:5540) (5639:5639:5639))
        (PORT d[8] (4547:4547:4547) (4590:4590:4590))
        (PORT d[9] (7366:7366:7366) (7240:7240:7240))
        (PORT d[10] (7260:7260:7260) (7152:7152:7152))
        (PORT d[11] (8848:8848:8848) (8500:8500:8500))
        (PORT d[12] (8170:8170:8170) (8067:8067:8067))
        (PORT clk (2209:2209:2209) (2199:2199:2199))
        (PORT ena (8376:8376:8376) (8138:8138:8138))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a260\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2199:2199:2199))
        (PORT d[0] (8376:8376:8376) (8138:8138:8138))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a260\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a260\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a260\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a234\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2173:2173:2173) (2196:2196:2196))
        (PORT clk (2282:2282:2282) (2312:2312:2312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a234\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7795:7795:7795) (7738:7738:7738))
        (PORT d[1] (5257:5257:5257) (5162:5162:5162))
        (PORT d[2] (6932:6932:6932) (6889:6889:6889))
        (PORT d[3] (8828:8828:8828) (8444:8444:8444))
        (PORT d[4] (4859:4859:4859) (4850:4850:4850))
        (PORT d[5] (10371:10371:10371) (9807:9807:9807))
        (PORT d[6] (8023:8023:8023) (7747:7747:7747))
        (PORT d[7] (6731:6731:6731) (6576:6576:6576))
        (PORT d[8] (3932:3932:3932) (3979:3979:3979))
        (PORT d[9] (7707:7707:7707) (7537:7537:7537))
        (PORT d[10] (7463:7463:7463) (7268:7268:7268))
        (PORT d[11] (4849:4849:4849) (4834:4834:4834))
        (PORT d[12] (8602:8602:8602) (8272:8272:8272))
        (PORT clk (2279:2279:2279) (2308:2308:2308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a234\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5830:5830:5830) (5737:5737:5737))
        (PORT clk (2279:2279:2279) (2308:2308:2308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a234\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2312:2312:2312))
        (PORT d[0] (6373:6373:6373) (6291:6291:6291))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a234\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2313:2313:2313))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a234\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2313:2313:2313))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a234\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2313:2313:2313))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a234\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2313:2313:2313))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a234\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4063:4063:4063) (4019:4019:4019))
        (PORT d[1] (9323:9323:9323) (9150:9150:9150))
        (PORT d[2] (9800:9800:9800) (9547:9547:9547))
        (PORT d[3] (9759:9759:9759) (9593:9593:9593))
        (PORT d[4] (3564:3564:3564) (3553:3553:3553))
        (PORT d[5] (4233:4233:4233) (4260:4260:4260))
        (PORT d[6] (10298:10298:10298) (9776:9776:9776))
        (PORT d[7] (4789:4789:4789) (4847:4847:4847))
        (PORT d[8] (10026:10026:10026) (9774:9774:9774))
        (PORT d[9] (4262:4262:4262) (4301:4301:4301))
        (PORT d[10] (8316:8316:8316) (8237:8237:8237))
        (PORT d[11] (10364:10364:10364) (9982:9982:9982))
        (PORT d[12] (8579:8579:8579) (8518:8518:8518))
        (PORT clk (2240:2240:2240) (2231:2231:2231))
        (PORT ena (6770:6770:6770) (6640:6640:6640))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a234\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2231:2231:2231))
        (PORT d[0] (6770:6770:6770) (6640:6640:6640))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a234\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a234\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a234\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a208\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1971:1971:1971) (1949:1949:1949))
        (PORT clk (2267:2267:2267) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a208\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7022:7022:7022) (6825:6825:6825))
        (PORT d[1] (4064:4064:4064) (3906:3906:3906))
        (PORT d[2] (4198:4198:4198) (4170:4170:4170))
        (PORT d[3] (5890:5890:5890) (5650:5650:5650))
        (PORT d[4] (4692:4692:4692) (4631:4631:4631))
        (PORT d[5] (6555:6555:6555) (6438:6438:6438))
        (PORT d[6] (4610:4610:4610) (4392:4392:4392))
        (PORT d[7] (5854:5854:5854) (5584:5584:5584))
        (PORT d[8] (3524:3524:3524) (3523:3523:3523))
        (PORT d[9] (3289:3289:3289) (3113:3113:3113))
        (PORT d[10] (5874:5874:5874) (5623:5623:5623))
        (PORT d[11] (6099:6099:6099) (6045:6045:6045))
        (PORT d[12] (5503:5503:5503) (5257:5257:5257))
        (PORT clk (2264:2264:2264) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a208\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3066:3066:3066) (2773:2773:2773))
        (PORT clk (2264:2264:2264) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a208\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2296:2296:2296))
        (PORT d[0] (3609:3609:3609) (3327:3327:3327))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a208\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a208\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2297:2297:2297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a208\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a208\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a208\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4028:4028:4028) (3853:3853:3853))
        (PORT d[1] (3202:3202:3202) (3165:3165:3165))
        (PORT d[2] (4996:4996:4996) (4792:4792:4792))
        (PORT d[3] (3007:3007:3007) (2935:2935:2935))
        (PORT d[4] (5988:5988:5988) (6011:6011:6011))
        (PORT d[5] (3427:3427:3427) (3437:3437:3437))
        (PORT d[6] (3265:3265:3265) (3145:3145:3145))
        (PORT d[7] (5234:5234:5234) (5368:5368:5368))
        (PORT d[8] (2762:2762:2762) (2737:2737:2737))
        (PORT d[9] (3223:3223:3223) (3214:3214:3214))
        (PORT d[10] (2901:2901:2901) (2870:2870:2870))
        (PORT d[11] (3530:3530:3530) (3410:3410:3410))
        (PORT d[12] (2867:2867:2867) (2834:2834:2834))
        (PORT clk (2225:2225:2225) (2215:2215:2215))
        (PORT ena (6237:6237:6237) (6053:6053:6053))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a208\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2215:2215:2215))
        (PORT d[0] (6237:6237:6237) (6053:6053:6053))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a208\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a208\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a208\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a390\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2079:2079:2079) (2065:2065:2065))
        (PORT clk (2265:2265:2265) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a390\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (11193:11193:11193) (11143:11143:11143))
        (PORT d[1] (5144:5144:5144) (5004:5004:5004))
        (PORT d[2] (8417:8417:8417) (8243:8243:8243))
        (PORT d[3] (9038:9038:9038) (8621:8621:8621))
        (PORT d[4] (7198:7198:7198) (6996:6996:6996))
        (PORT d[5] (6303:6303:6303) (6238:6238:6238))
        (PORT d[6] (7007:7007:7007) (6758:6758:6758))
        (PORT d[7] (6000:6000:6000) (5858:5858:5858))
        (PORT d[8] (3307:3307:3307) (3357:3357:3357))
        (PORT d[9] (6945:6945:6945) (6772:6772:6772))
        (PORT d[10] (5346:5346:5346) (5247:5247:5247))
        (PORT d[11] (4504:4504:4504) (4396:4396:4396))
        (PORT d[12] (7448:7448:7448) (7168:7168:7168))
        (PORT clk (2262:2262:2262) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a390\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4197:4197:4197) (4213:4213:4213))
        (PORT clk (2262:2262:2262) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a390\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2296:2296:2296))
        (PORT d[0] (4739:4739:4739) (4766:4766:4766))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a390\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a390\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2297:2297:2297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a390\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a390\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a390\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7622:7622:7622) (7367:7367:7367))
        (PORT d[1] (8877:8877:8877) (8712:8712:8712))
        (PORT d[2] (3949:3949:3949) (3875:3875:3875))
        (PORT d[3] (3284:3284:3284) (3245:3245:3245))
        (PORT d[4] (3177:3177:3177) (3152:3152:3152))
        (PORT d[5] (7598:7598:7598) (7562:7562:7562))
        (PORT d[6] (9144:9144:9144) (8786:8786:8786))
        (PORT d[7] (5846:5846:5846) (5934:5934:5934))
        (PORT d[8] (4828:4828:4828) (4869:4869:4869))
        (PORT d[9] (3839:3839:3839) (3855:3855:3855))
        (PORT d[10] (7952:7952:7952) (7824:7824:7824))
        (PORT d[11] (3268:3268:3268) (3246:3246:3246))
        (PORT d[12] (8794:8794:8794) (8672:8672:8672))
        (PORT clk (2223:2223:2223) (2215:2215:2215))
        (PORT ena (7684:7684:7684) (7456:7456:7456))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a390\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2215:2215:2215))
        (PORT d[0] (7684:7684:7684) (7456:7456:7456))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a390\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a390\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a390\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a338\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2058:2058:2058) (2046:2046:2046))
        (PORT clk (2265:2265:2265) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a338\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8192:8192:8192) (8178:8178:8178))
        (PORT d[1] (5144:5144:5144) (5004:5004:5004))
        (PORT d[2] (4788:4788:4788) (4762:4762:4762))
        (PORT d[3] (9417:9417:9417) (8997:8997:8997))
        (PORT d[4] (6045:6045:6045) (5941:5941:5941))
        (PORT d[5] (8924:8924:8924) (8438:8438:8438))
        (PORT d[6] (7000:7000:7000) (6750:6750:6750))
        (PORT d[7] (6018:6018:6018) (5878:5878:5878))
        (PORT d[8] (3276:3276:3276) (3325:3325:3325))
        (PORT d[9] (8617:8617:8617) (8400:8400:8400))
        (PORT d[10] (5281:5281:5281) (5169:5169:5169))
        (PORT d[11] (4511:4511:4511) (4403:4403:4403))
        (PORT d[12] (8315:8315:8315) (7979:7979:7979))
        (PORT clk (2262:2262:2262) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a338\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2935:2935:2935) (2849:2849:2849))
        (PORT clk (2262:2262:2262) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a338\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2296:2296:2296))
        (PORT d[0] (3478:3478:3478) (3403:3403:3403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a338\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a338\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2297:2297:2297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a338\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a338\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a338\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7597:7597:7597) (7351:7351:7351))
        (PORT d[1] (8854:8854:8854) (8668:8668:8668))
        (PORT d[2] (3936:3936:3936) (3862:3862:3862))
        (PORT d[3] (7067:7067:7067) (6945:6945:6945))
        (PORT d[4] (5230:5230:5230) (5217:5217:5217))
        (PORT d[5] (7553:7553:7553) (7521:7521:7521))
        (PORT d[6] (8867:8867:8867) (8519:8519:8519))
        (PORT d[7] (5845:5845:5845) (5933:5933:5933))
        (PORT d[8] (4596:4596:4596) (4643:4643:4643))
        (PORT d[9] (3503:3503:3503) (3534:3534:3534))
        (PORT d[10] (7930:7930:7930) (7800:7800:7800))
        (PORT d[11] (9498:9498:9498) (9127:9127:9127))
        (PORT d[12] (8545:8545:8545) (8441:8441:8441))
        (PORT clk (2223:2223:2223) (2215:2215:2215))
        (PORT ena (7997:7997:7997) (7771:7771:7771))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a338\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2215:2215:2215))
        (PORT d[0] (7997:7997:7997) (7771:7771:7771))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a338\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a338\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a338\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[0\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1461:1461:1461) (1403:1403:1403))
        (PORT datab (714:714:714) (718:718:718))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[1\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2611:2611:2611) (2497:2497:2497))
        (PORT datab (283:283:283) (352:352:352))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[2\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2479:2479:2479) (2401:2401:2401))
        (PORT datab (972:972:972) (930:930:930))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[3\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (513:513:513) (537:537:537))
        (PORT datab (979:979:979) (900:900:900))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[4\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (502:502:502) (521:521:521))
        (PORT datab (2485:2485:2485) (2415:2415:2415))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[5\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (706:706:706) (718:718:718))
        (PORT datab (2335:2335:2335) (2323:2323:2323))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[6\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2870:2870:2870) (2665:2665:2665))
        (PORT datab (692:692:692) (692:692:692))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[7\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (704:704:704) (703:703:703))
        (PORT datab (2311:2311:2311) (2171:2171:2171))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[8\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (715:715:715) (724:724:724))
        (PORT datab (2718:2718:2718) (2555:2555:2555))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[9\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2601:2601:2601) (2510:2510:2510))
        (PORT datab (798:798:798) (796:796:796))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[10\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (479:479:479) (516:516:516))
        (PORT datab (1640:1640:1640) (1587:1587:1587))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[11\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1585:1585:1585) (1422:1422:1422))
        (PORT datab (732:732:732) (729:729:729))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[12\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2243:2243:2243) (2186:2186:2186))
        (PORT datab (774:774:774) (771:771:771))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[13\]\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2243:2243:2243) (2186:2186:2186))
        (PORT datab (734:734:734) (748:748:748))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[14\]\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (736:736:736) (750:750:750))
        (PORT datad (2214:2214:2214) (2148:2148:2148))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (434:434:434) (467:467:467))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (494:494:494))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (439:439:439) (476:476:476))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (441:441:441) (472:472:472))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (480:480:480))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (500:500:500))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (508:508:508))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (478:478:478))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (506:506:506))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (412:412:412))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1963:1963:1963))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1072:1072:1072) (1086:1086:1086))
        (PORT clrn (1383:1383:1383) (1331:1331:1331))
        (PORT sload (4990:4990:4990) (5256:5256:5256))
        (PORT ena (2415:2415:2415) (2244:2244:2244))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (776:776:776) (802:802:802))
        (PORT datab (646:646:646) (603:603:603))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (847:847:847) (851:851:851))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add0\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1006:1006:1006) (971:971:971))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add0\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1045:1045:1045) (1011:1011:1011))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add0\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1007:1007:1007) (978:978:978))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add0\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (791:791:791) (826:826:826))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add0\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (945:945:945) (933:933:933))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (359:359:359))
        (PORT datab (712:712:712) (693:693:693))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add1\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (733:733:733) (717:717:717))
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add1\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (369:369:369))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add1\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1029:1029:1029) (1008:1008:1008))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add1\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (751:751:751) (765:765:765))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add1\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (801:801:801) (806:806:806))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add1\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (778:778:778) (788:788:788))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1963:1963:1963))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1108:1108:1108) (1110:1110:1110))
        (PORT clrn (1383:1383:1383) (1331:1331:1331))
        (PORT sload (4990:4990:4990) (5256:5256:5256))
        (PORT ena (2415:2415:2415) (2244:2244:2244))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1963:1963:1963))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1071:1071:1071) (1067:1067:1067))
        (PORT clrn (1383:1383:1383) (1331:1331:1331))
        (PORT sload (4990:4990:4990) (5256:5256:5256))
        (PORT ena (2415:2415:2415) (2244:2244:2244))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1963:1963:1963))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (817:817:817) (850:850:850))
        (PORT clrn (1383:1383:1383) (1331:1331:1331))
        (PORT sload (4990:4990:4990) (5256:5256:5256))
        (PORT ena (2415:2415:2415) (2244:2244:2244))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1963:1963:1963))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1132:1132:1132) (1135:1135:1135))
        (PORT clrn (1383:1383:1383) (1331:1331:1331))
        (PORT sload (4990:4990:4990) (5256:5256:5256))
        (PORT ena (2415:2415:2415) (2244:2244:2244))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1963:1963:1963))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1053:1053:1053) (1059:1059:1059))
        (PORT clrn (1383:1383:1383) (1331:1331:1331))
        (PORT sload (4990:4990:4990) (5256:5256:5256))
        (PORT ena (2415:2415:2415) (2244:2244:2244))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1963:1963:1963))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1043:1043:1043) (1038:1038:1038))
        (PORT clrn (1383:1383:1383) (1331:1331:1331))
        (PORT sload (4990:4990:4990) (5256:5256:5256))
        (PORT ena (2415:2415:2415) (2244:2244:2244))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1963:1963:1963))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1032:1032:1032) (1031:1031:1031))
        (PORT clrn (1383:1383:1383) (1331:1331:1331))
        (PORT sload (4990:4990:4990) (5256:5256:5256))
        (PORT ena (2415:2415:2415) (2244:2244:2244))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1963:1963:1963))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1045:1045:1045) (1053:1053:1053))
        (PORT clrn (1383:1383:1383) (1331:1331:1331))
        (PORT sload (4990:4990:4990) (5256:5256:5256))
        (PORT ena (2415:2415:2415) (2244:2244:2244))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1963:1963:1963))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (829:829:829) (851:851:851))
        (PORT clrn (1383:1383:1383) (1331:1331:1331))
        (PORT sload (4990:4990:4990) (5256:5256:5256))
        (PORT ena (2415:2415:2415) (2244:2244:2244))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1963:1963:1963))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (840:840:840) (868:868:868))
        (PORT clrn (1383:1383:1383) (1331:1331:1331))
        (PORT sload (4990:4990:4990) (5256:5256:5256))
        (PORT ena (2415:2415:2415) (2244:2244:2244))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1963:1963:1963))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1307:1307:1307) (1269:1269:1269))
        (PORT clrn (1383:1383:1383) (1331:1331:1331))
        (PORT sload (4990:4990:4990) (5256:5256:5256))
        (PORT ena (2415:2415:2415) (2244:2244:2244))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1963:1963:1963))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1962:1962:1962) (1901:1901:1901))
        (PORT clrn (1383:1383:1383) (1331:1331:1331))
        (PORT sload (4990:4990:4990) (5256:5256:5256))
        (PORT ena (2415:2415:2415) (2244:2244:2244))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1963:1963:1963))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1053:1053:1053) (1058:1058:1058))
        (PORT clrn (1383:1383:1383) (1331:1331:1331))
        (PORT sload (4990:4990:4990) (5256:5256:5256))
        (PORT ena (2415:2415:2415) (2244:2244:2244))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1924:1924:1924))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (351:351:351))
        (PORT datab (271:271:271) (344:344:344))
        (PORT datac (237:237:237) (312:312:312))
        (PORT datad (240:240:240) (306:306:306))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Equal0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (757:757:757) (775:775:775))
        (PORT datab (272:272:272) (346:346:346))
        (PORT datac (450:450:450) (472:472:472))
        (PORT datad (241:241:241) (307:307:307))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|process_5\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (735:735:735) (742:742:742))
        (PORT datab (456:456:456) (486:486:486))
        (PORT datac (887:887:887) (853:853:853))
        (PORT datad (422:422:422) (443:443:443))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|process_5\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (452:452:452) (479:479:479))
        (PORT datab (268:268:268) (341:341:341))
        (PORT datac (237:237:237) (312:312:312))
        (PORT datad (239:239:239) (305:305:305))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|process_5\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datad (355:355:355) (336:336:336))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1001:1001:1001) (946:946:946))
        (PORT datab (2406:2406:2406) (2408:2408:2408))
        (PORT datac (6520:6520:6520) (6454:6454:6454))
        (PORT datad (675:675:675) (632:632:632))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1005:1005:1005) (963:963:963))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (6520:6520:6520) (6453:6453:6453))
        (PORT datad (960:960:960) (904:904:904))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacLIN_SIG\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1940:1940:1940))
        (PORT asdata (2227:2227:2227) (2149:2149:2149))
        (PORT clrn (2410:2410:2410) (2451:2451:2451))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacLIN_SIG\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1940:1940:1940))
        (PORT asdata (2051:2051:2051) (2018:2018:2018))
        (PORT clrn (2410:2410:2410) (2451:2451:2451))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5762:5762:5762) (5635:5635:5635))
        (PORT datab (1310:1310:1310) (1228:1228:1228))
        (PORT datac (3430:3430:3430) (3495:3495:3495))
        (PORT datad (1624:1624:1624) (1581:1581:1581))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5764:5764:5764) (5636:5636:5636))
        (PORT datab (1136:1136:1136) (1012:1012:1012))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (1588:1588:1588) (1504:1504:1504))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5757:5757:5757) (5629:5629:5629))
        (PORT datab (3470:3470:3470) (3534:3534:3534))
        (PORT datac (970:970:970) (922:922:922))
        (PORT datad (1708:1708:1708) (1578:1578:1578))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5757:5757:5757) (5629:5629:5629))
        (PORT datab (1657:1657:1657) (1486:1486:1486))
        (PORT datac (1889:1889:1889) (1787:1787:1787))
        (PORT datad (187:187:187) (205:205:205))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[24\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (5077:5077:5077) (4974:4974:4974))
        (PORT datac (5049:5049:5049) (4896:4896:4896))
        (PORT datad (187:187:187) (205:205:205))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[24\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1653:1653:1653) (1576:1576:1576))
        (PORT datab (3608:3608:3608) (3729:3729:3729))
        (PORT datac (3772:3772:3772) (3637:3637:3637))
        (PORT datad (374:374:374) (351:351:351))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[24\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5758:5758:5758) (5631:5631:5631))
        (PORT datab (3468:3468:3468) (3532:3532:3532))
        (PORT datac (1672:1672:1672) (1539:1539:1539))
        (PORT datad (1655:1655:1655) (1520:1520:1520))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[24\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (250:250:250))
        (PORT datab (1066:1066:1066) (968:968:968))
        (PORT datac (5046:5046:5046) (4893:4893:4893))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[24\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5762:5762:5762) (5634:5634:5634))
        (PORT datab (1366:1366:1366) (1253:1253:1253))
        (PORT datac (3430:3430:3430) (3496:3496:3496))
        (PORT datad (704:704:704) (657:657:657))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[24\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1286:1286:1286) (1224:1224:1224))
        (PORT datac (3435:3435:3435) (3501:3501:3501))
        (PORT datad (963:963:963) (908:908:908))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[24\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5088:5088:5088) (4929:4929:4929))
        (PORT datab (217:217:217) (244:244:244))
        (PORT datac (5724:5724:5724) (5594:5594:5594))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[24\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (217:217:217) (244:244:244))
        (PORT datac (5046:5046:5046) (4946:4946:4946))
        (PORT datad (189:189:189) (209:209:209))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1839:1839:1839) (1708:1708:1708))
        (PORT datab (5810:5810:5810) (5690:5690:5690))
        (PORT datac (3658:3658:3658) (3795:3795:3795))
        (PORT datad (1229:1229:1229) (1141:1141:1141))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2374:2374:2374) (2233:2233:2233))
        (PORT datab (216:216:216) (241:241:241))
        (PORT datac (5772:5772:5772) (5655:5655:5655))
        (PORT datad (1380:1380:1380) (1257:1257:1257))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3717:3717:3717) (3847:3847:3847))
        (PORT datab (2180:2180:2180) (1963:1963:1963))
        (PORT datac (5777:5777:5777) (5660:5660:5660))
        (PORT datad (2253:2253:2253) (2183:2183:2183))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1512:1512:1512) (1400:1400:1400))
        (PORT datab (5813:5813:5813) (5693:5693:5693))
        (PORT datac (924:924:924) (849:849:849))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[23\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4804:4804:4804) (4576:4576:4576))
        (PORT datab (4440:4440:4440) (4357:4357:4357))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[23\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1686:1686:1686) (1554:1554:1554))
        (PORT datab (5423:5423:5423) (5291:5291:5291))
        (PORT datac (3575:3575:3575) (3703:3703:3703))
        (PORT datad (1776:1776:1776) (1654:1654:1654))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[23\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2308:2308:2308) (2152:2152:2152))
        (PORT datab (3617:3617:3617) (3734:3734:3734))
        (PORT datac (5388:5388:5388) (5270:5270:5270))
        (PORT datad (1616:1616:1616) (1571:1571:1571))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[23\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (248:248:248))
        (PORT datac (5445:5445:5445) (5305:5305:5305))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[23\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1394:1394:1394) (1260:1260:1260))
        (PORT datab (5425:5425:5425) (5294:5294:5294))
        (PORT datac (3575:3575:3575) (3703:3703:3703))
        (PORT datad (704:704:704) (665:665:665))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[23\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1686:1686:1686) (1573:1573:1573))
        (PORT datac (3977:3977:3977) (4081:4081:4081))
        (PORT datad (372:372:372) (348:348:348))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[23\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (5482:5482:5482) (5335:5335:5335))
        (PORT datac (5387:5387:5387) (5268:5268:5268))
        (PORT datad (1272:1272:1272) (1236:1236:1236))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[23\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2027:2027:2027) (1917:1917:1917))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (2123:2123:2123) (2049:2049:2049))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6267:6267:6267) (6179:6179:6179))
        (PORT datab (3600:3600:3600) (3716:3716:3716))
        (PORT datac (1972:1972:1972) (1833:1833:1833))
        (PORT datad (2609:2609:2609) (2436:2436:2436))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6269:6269:6269) (6181:6181:6181))
        (PORT datab (1964:1964:1964) (1881:1881:1881))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (2164:2164:2164) (2064:2064:2064))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2309:2309:2309) (2176:2176:2176))
        (PORT datab (3617:3617:3617) (3734:3734:3734))
        (PORT datac (5386:5386:5386) (5266:5266:5266))
        (PORT datad (372:372:372) (349:349:349))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1039:1039:1039) (976:976:976))
        (PORT datab (5428:5428:5428) (5297:5297:5297))
        (PORT datac (1762:1762:1762) (1602:1602:1602))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[22\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1268:1268:1268) (1172:1172:1172))
        (PORT datab (5425:5425:5425) (5293:5293:5293))
        (PORT datac (3575:3575:3575) (3703:3703:3703))
        (PORT datad (1024:1024:1024) (969:969:969))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[22\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3540:3540:3540) (3647:3647:3647))
        (PORT datab (5428:5428:5428) (5298:5298:5298))
        (PORT datac (1973:1973:1973) (1846:1846:1846))
        (PORT datad (2190:2190:2190) (2105:2105:2105))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[22\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3627:3627:3627) (3731:3731:3731))
        (PORT datab (2374:2374:2374) (2205:2205:2205))
        (PORT datac (5283:5283:5283) (5124:5124:5124))
        (PORT datad (2286:2286:2286) (2143:2143:2143))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[22\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (711:711:711) (674:674:674))
        (PORT datab (3616:3616:3616) (3734:3734:3734))
        (PORT datac (5386:5386:5386) (5267:5267:5267))
        (PORT datad (2521:2521:2521) (2326:2326:2326))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[22\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (5443:5443:5443) (5303:5303:5303))
        (PORT datad (1050:1050:1050) (936:936:936))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[22\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2024:2024:2024) (1914:1914:1914))
        (PORT datab (5481:5481:5481) (5334:5334:5334))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[22\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (2673:2673:2673) (2648:2648:2648))
        (PORT datac (1990:1990:1990) (1879:1879:1879))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2095:2095:2095) (1976:1976:1976))
        (PORT datab (3537:3537:3537) (3618:3618:3618))
        (PORT datac (2705:2705:2705) (2476:2476:2476))
        (PORT datad (5812:5812:5812) (5700:5700:5700))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5846:5846:5846) (5750:5750:5750))
        (PORT datab (2221:2221:2221) (2096:2096:2096))
        (PORT datac (1838:1838:1838) (1734:1734:1734))
        (PORT datad (186:186:186) (205:205:205))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5855:5855:5855) (5758:5758:5758))
        (PORT datab (3542:3542:3542) (3624:3624:3624))
        (PORT datac (939:939:939) (880:880:880))
        (PORT datad (2401:2401:2401) (2174:2174:2174))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1029:1029:1029) (966:966:966))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (2378:2378:2378) (2241:2241:2241))
        (PORT datad (5817:5817:5817) (5706:5706:5706))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[21\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5847:5847:5847) (5751:5751:5751))
        (PORT datab (3538:3538:3538) (3619:3619:3619))
        (PORT datac (965:965:965) (909:909:909))
        (PORT datad (945:945:945) (889:889:889))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[21\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5857:5857:5857) (5760:5760:5760))
        (PORT datab (3543:3543:3543) (3625:3625:3625))
        (PORT datac (1299:1299:1299) (1241:1241:1241))
        (PORT datad (947:947:947) (896:896:896))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[21\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5853:5853:5853) (5758:5758:5758))
        (PORT datab (722:722:722) (671:671:671))
        (PORT datac (3505:3505:3505) (3589:3589:3589))
        (PORT datad (2176:2176:2176) (2074:2074:2074))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[21\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5847:5847:5847) (5751:5751:5751))
        (PORT datab (3538:3538:3538) (3619:3619:3619))
        (PORT datac (2569:2569:2569) (2482:2482:2482))
        (PORT datad (2712:2712:2712) (2472:2472:2472))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[21\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (5725:5725:5725) (5595:5595:5595))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[21\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (1944:1944:1944) (1898:1898:1898))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (5725:5725:5725) (5595:5595:5595))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[21\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (217:217:217) (244:244:244))
        (PORT datac (1911:1911:1911) (1867:1867:1867))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3717:3717:3717) (3846:3846:3846))
        (PORT datab (5815:5815:5815) (5696:5696:5696))
        (PORT datac (1009:1009:1009) (953:953:953))
        (PORT datad (2067:2067:2067) (1857:1857:1857))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[20\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2225:2225:2225) (2007:2007:2007))
        (PORT datab (5814:5814:5814) (5695:5695:5695))
        (PORT datac (3667:3667:3667) (3805:3805:3805))
        (PORT datad (1643:1643:1643) (1602:1602:1602))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[20\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3714:3714:3714) (3843:3843:3843))
        (PORT datab (738:738:738) (689:689:689))
        (PORT datac (5776:5776:5776) (5659:5659:5659))
        (PORT datad (1588:1588:1588) (1506:1506:1506))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[20\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3718:3718:3718) (3848:3848:3848))
        (PORT datab (5816:5816:5816) (5697:5697:5697))
        (PORT datac (710:710:710) (669:669:669))
        (PORT datad (1871:1871:1871) (1774:1774:1774))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[20\]\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3716:3716:3716) (3845:3845:3845))
        (PORT datab (5815:5815:5815) (5696:5696:5696))
        (PORT datac (1664:1664:1664) (1547:1547:1547))
        (PORT datad (613:613:613) (556:556:556))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[20\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (4771:4771:4771) (4541:4541:4541))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[20\]\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (4440:4440:4440) (4357:4357:4357))
        (PORT datac (4770:4770:4770) (4541:4541:4541))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacLIN_SIG\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1940:1940:1940))
        (PORT asdata (2184:2184:2184) (2115:2115:2115))
        (PORT clrn (2410:2410:2410) (2451:2451:2451))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2090:2090:2090) (2129:2129:2129))
        (PORT datab (1281:1281:1281) (1246:1246:1246))
        (PORT datac (695:695:695) (652:652:652))
        (PORT datad (971:971:971) (921:921:921))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1356:1356:1356) (1304:1304:1304))
        (PORT datab (1278:1278:1278) (1242:1242:1242))
        (PORT datac (2051:2051:2051) (2087:2087:2087))
        (PORT datad (1625:1625:1625) (1540:1540:1540))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (1301:1301:1301) (1225:1225:1225))
        (PORT datac (1597:1597:1597) (1515:1515:1515))
        (PORT datad (1232:1232:1232) (1205:1205:1205))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[19\]\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1154:1154:1154) (1030:1030:1030))
        (PORT datab (1281:1281:1281) (1245:1245:1245))
        (PORT datac (2053:2053:2053) (2090:2090:2090))
        (PORT datad (997:997:997) (942:942:942))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3724:3724:3724) (3850:3850:3850))
        (PORT datab (5782:5782:5782) (5653:5653:5653))
        (PORT datac (1232:1232:1232) (1139:1139:1139))
        (PORT datad (2027:2027:2027) (1849:1849:1849))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (733:733:733) (685:685:685))
        (PORT datab (220:220:220) (246:246:246))
        (PORT datac (5741:5741:5741) (5615:5615:5615))
        (PORT datad (2335:2335:2335) (2155:2155:2155))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (936:936:936) (861:861:861))
        (PORT datab (5781:5781:5781) (5651:5651:5651))
        (PORT datac (3680:3680:3680) (3816:3816:3816))
        (PORT datad (2345:2345:2345) (2235:2235:2235))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1940:1940:1940) (1867:1867:1867))
        (PORT datab (402:402:402) (386:386:386))
        (PORT datac (5743:5743:5743) (5617:5617:5617))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[18\]\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4781:4781:4781) (4661:4661:4661))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (5057:5057:5057) (4809:4809:4809))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[18\]\~53\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3726:3726:3726) (3853:3853:3853))
        (PORT datab (2496:2496:2496) (2480:2480:2480))
        (PORT datac (5745:5745:5745) (5619:5619:5619))
        (PORT datad (689:689:689) (648:648:648))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[18\]\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3730:3730:3730) (3857:3857:3857))
        (PORT datab (1807:1807:1807) (1610:1610:1610))
        (PORT datac (5743:5743:5743) (5617:5617:5617))
        (PORT datad (2003:2003:2003) (1956:1956:1956))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[18\]\~55\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5090:5090:5090) (4844:4844:4844))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[18\]\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3733:3733:3733) (3862:3862:3862))
        (PORT datab (5778:5778:5778) (5649:5649:5649))
        (PORT datac (1727:1727:1727) (1619:1619:1619))
        (PORT datad (2099:2099:2099) (1888:1888:1888))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[18\]\~57\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3727:3727:3727) (3854:3854:3854))
        (PORT datac (1999:1999:1999) (1880:1880:1880))
        (PORT datad (2101:2101:2101) (1892:1892:1892))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[18\]\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5090:5090:5090) (4844:4844:4844))
        (PORT datab (217:217:217) (244:244:244))
        (PORT datac (5745:5745:5745) (5619:5619:5619))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[18\]\~59\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (4736:4736:4736) (4622:4622:4622))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1886:1886:1886) (1842:1842:1842))
        (PORT datab (1235:1235:1235) (1128:1128:1128))
        (PORT datac (2137:2137:2137) (2195:2195:2195))
        (PORT datad (854:854:854) (764:764:764))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1267:1267:1267) (1175:1175:1175))
        (PORT datab (2064:2064:2064) (1913:1913:1913))
        (PORT datac (1849:1849:1849) (1798:1798:1798))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacLIN_SIG\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1940:1940:1940))
        (PORT asdata (1964:1964:1964) (1908:1908:1908))
        (PORT clrn (2410:2410:2410) (2451:2451:2451))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1854:1854:1854) (1768:1768:1768))
        (PORT datab (2406:2406:2406) (2408:2408:2408))
        (PORT datac (6521:6521:6521) (6454:6454:6454))
        (PORT datad (989:989:989) (928:928:928))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (248:248:248))
        (PORT datab (1709:1709:1709) (1621:1621:1621))
        (PORT datac (6521:6521:6521) (6455:6455:6455))
        (PORT datad (2035:2035:2035) (1915:1915:1915))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1938:1938:1938) (1876:1876:1876))
        (PORT datab (2402:2402:2402) (2404:2404:2404))
        (PORT datac (6515:6515:6515) (6447:6447:6447))
        (PORT datad (939:939:939) (886:886:886))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (6558:6558:6558) (6482:6482:6482))
        (PORT datac (1325:1325:1325) (1253:1253:1253))
        (PORT datad (1002:1002:1002) (943:943:943))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[16\]\~67\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1663:1663:1663) (1591:1591:1591))
        (PORT datab (6560:6560:6560) (6485:6485:6485))
        (PORT datac (2368:2368:2368) (2373:2373:2373))
        (PORT datad (1359:1359:1359) (1315:1315:1315))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[16\]\~68\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2161:2161:2161) (1966:1966:1966))
        (PORT datab (6560:6560:6560) (6485:6485:6485))
        (PORT datac (2368:2368:2368) (2373:2373:2373))
        (PORT datad (1621:1621:1621) (1537:1537:1537))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[16\]\~69\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1974:1974:1974) (1894:1894:1894))
        (PORT datab (6558:6558:6558) (6482:6482:6482))
        (PORT datac (2366:2366:2366) (2371:2371:2371))
        (PORT datad (2410:2410:2410) (2187:2187:2187))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[16\]\~70\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1331:1331:1331) (1275:1275:1275))
        (PORT datab (6557:6557:6557) (6481:6481:6481))
        (PORT datac (2366:2366:2366) (2370:2370:2370))
        (PORT datad (2114:2114:2114) (1903:1903:1903))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[16\]\~71\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (6399:6399:6399) (6260:6260:6260))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[16\]\~72\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (254:254:254))
        (PORT datab (5544:5544:5544) (5515:5515:5515))
        (PORT datac (6361:6361:6361) (6224:6224:6224))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[16\]\~73\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (5512:5512:5512) (5487:5487:5487))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5739:5739:5739) (5628:5628:5628))
        (PORT datab (1964:1964:1964) (1879:1879:1879))
        (PORT datac (1640:1640:1640) (1480:1480:1480))
        (PORT datad (3230:3230:3230) (3318:3318:3318))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5741:5741:5741) (5631:5631:5631))
        (PORT datab (3042:3042:3042) (2897:2897:2897))
        (PORT datac (1830:1830:1830) (1725:1725:1725))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3260:3260:3260) (3361:3361:3361))
        (PORT datab (1014:1014:1014) (951:951:951))
        (PORT datac (5701:5701:5701) (5587:5587:5587))
        (PORT datad (2436:2436:2436) (2210:2210:2210))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5734:5734:5734) (5623:5623:5623))
        (PORT datab (3195:3195:3195) (3198:3198:3198))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (1283:1283:1283) (1213:1213:1213))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[15\]\~74\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5820:5820:5820) (5691:5691:5691))
        (PORT datab (220:220:220) (246:246:246))
        (PORT datad (187:187:187) (205:205:205))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[15\]\~75\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2096:2096:2096) (1980:1980:1980))
        (PORT datab (2381:2381:2381) (2352:2352:2352))
        (PORT datac (5703:5703:5703) (5590:5590:5590))
        (PORT datad (3229:3229:3229) (3317:3317:3317))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[15\]\~76\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5737:5737:5737) (5626:5626:5626))
        (PORT datab (2117:2117:2117) (2136:2136:2136))
        (PORT datac (3593:3593:3593) (3436:3436:3436))
        (PORT datad (3230:3230:3230) (3318:3318:3318))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[15\]\~77\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (5775:5775:5775) (5653:5653:5653))
        (PORT datad (187:187:187) (205:205:205))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[15\]\~78\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5735:5735:5735) (5624:5624:5624))
        (PORT datab (2417:2417:2417) (2284:2284:2284))
        (PORT datac (678:678:678) (635:635:635))
        (PORT datad (3230:3230:3230) (3319:3319:3319))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[15\]\~79\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3261:3261:3261) (3361:3361:3361))
        (PORT datab (997:997:997) (949:949:949))
        (PORT datac (1054:1054:1054) (1001:1001:1001))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[15\]\~80\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5738:5738:5738) (5628:5628:5628))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (5775:5775:5775) (5652:5652:5652))
        (PORT datad (188:188:188) (208:208:208))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[15\]\~81\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (662:662:662) (665:665:665))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (190:190:190) (210:210:210))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2089:2089:2089) (2127:2127:2127))
        (PORT datab (1026:1026:1026) (956:956:956))
        (PORT datac (1265:1265:1265) (1197:1197:1197))
        (PORT datad (1231:1231:1231) (1203:1203:1203))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1017:1017:1017) (950:950:950))
        (PORT datab (1282:1282:1282) (1247:1247:1247))
        (PORT datac (1320:1320:1320) (1248:1248:1248))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1883:1883:1883) (1839:1839:1839))
        (PORT datab (1522:1522:1522) (1432:1432:1432))
        (PORT datac (2148:2148:2148) (2209:2209:2209))
        (PORT datad (1123:1123:1123) (1018:1018:1018))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1885:1885:1885) (1841:1841:1841))
        (PORT datab (1715:1715:1715) (1668:1668:1668))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (1114:1114:1114) (1014:1014:1014))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[14\]\~82\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1884:1884:1884) (1840:1840:1840))
        (PORT datab (1435:1435:1435) (1328:1328:1328))
        (PORT datac (2145:2145:2145) (2206:2206:2206))
        (PORT datad (1879:1879:1879) (1769:1769:1769))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[14\]\~83\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1500:1500:1500) (1411:1411:1411))
        (PORT datab (297:297:297) (372:372:372))
        (PORT datac (1267:1267:1267) (1197:1197:1197))
        (PORT datad (267:267:267) (336:336:336))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[14\]\~84\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (753:753:753) (708:708:708))
        (PORT datab (297:297:297) (371:371:371))
        (PORT datac (681:681:681) (643:643:643))
        (PORT datad (267:267:267) (337:337:337))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[14\]\~85\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1206:1206:1206) (1123:1123:1123))
        (PORT datab (296:296:296) (371:371:371))
        (PORT datac (687:687:687) (649:649:649))
        (PORT datad (267:267:267) (336:336:336))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[14\]\~86\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (216:216:216) (242:242:242))
        (PORT datac (249:249:249) (320:320:320))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[14\]\~87\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1837:1837:1837) (1768:1768:1768))
        (PORT datab (4092:4092:4092) (3966:3966:3966))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (1170:1170:1170) (1063:1063:1063))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[14\]\~88\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (1559:1559:1559) (1498:1498:1498))
        (PORT datad (4046:4046:4046) (3928:3928:3928))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2336:2336:2336) (2341:2341:2341))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1284:1284:1284) (1253:1253:1253))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1812:1812:1812) (1816:1816:1816))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|LessThan0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (361:361:361))
        (PORT datab (283:283:283) (353:353:353))
        (PORT datac (250:250:250) (321:321:321))
        (PORT datad (253:253:253) (315:315:315))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1812:1812:1812) (1816:1816:1816))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1812:1812:1812) (1816:1816:1816))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|LessThan0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (486:486:486))
        (PORT datab (284:284:284) (353:353:353))
        (PORT datac (251:251:251) (322:322:322))
        (PORT datad (253:253:253) (315:315:315))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1812:1812:1812) (1816:1816:1816))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|LessThan0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (287:287:287) (357:357:357))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (256:256:256) (319:319:319))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1339:1339:1339) (1312:1312:1312))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1812:1812:1812) (1816:1816:1816))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1812:1812:1812) (1816:1816:1816))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[0\]\~57\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (725:725:725) (696:696:696))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1923:1923:1923) (1819:1819:1819))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|b_full\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1958:1958:1958))
        (PORT asdata (819:819:819) (847:847:847))
        (PORT clrn (1138:1138:1138) (1073:1073:1073))
        (PORT ena (1574:1574:1574) (1495:1495:1495))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1958:1958:1958))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1138:1138:1138) (1073:1073:1073))
        (PORT ena (1574:1574:1574) (1495:1495:1495))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1958:1958:1958))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1138:1138:1138) (1073:1073:1073))
        (PORT ena (1574:1574:1574) (1495:1495:1495))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1375:1375:1375) (1336:1336:1336))
        (PORT ena (1604:1604:1604) (1529:1529:1529))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2336:2336:2336) (2341:2341:2341))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1284:1284:1284) (1253:1253:1253))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1217:1217:1217) (1163:1163:1163))
        (PORT datab (266:266:266) (335:335:335))
        (PORT datac (194:194:194) (225:225:225))
        (PORT datad (193:193:193) (214:214:214))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4978:4978:4978) (5128:5128:5128))
        (PORT datab (217:217:217) (242:242:242))
        (PORT datac (1161:1161:1161) (1072:1072:1072))
        (PORT datad (379:379:379) (364:364:364))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2127:2127:2127) (1997:1997:1997))
        (PORT datab (3542:3542:3542) (3624:3624:3624))
        (PORT datac (2066:2066:2066) (1833:1833:1833))
        (PORT datad (5823:5823:5823) (5712:5712:5712))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (2123:2123:2123) (1982:1982:1982))
        (PORT datac (1863:1863:1863) (1756:1756:1756))
        (PORT datad (5819:5819:5819) (5708:5708:5708))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5854:5854:5854) (5759:5759:5759))
        (PORT datab (3542:3542:3542) (3623:3623:3623))
        (PORT datac (1885:1885:1885) (1812:1812:1812))
        (PORT datad (981:981:981) (920:920:920))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~51\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1109:1109:1109) (987:987:987))
        (PORT datab (2388:2388:2388) (2251:2251:2251))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (5823:5823:5823) (5713:5713:5713))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[12\]\~89\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5754:5754:5754) (5635:5635:5635))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (1912:1912:1912) (1869:1869:1869))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[12\]\~90\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5739:5739:5739) (5628:5628:5628))
        (PORT datab (2059:2059:2059) (1935:1935:1935))
        (PORT datac (1270:1270:1270) (1187:1187:1187))
        (PORT datad (3229:3229:3229) (3318:3318:3318))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[12\]\~91\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5735:5735:5735) (5624:5624:5624))
        (PORT datab (1388:1388:1388) (1312:1312:1312))
        (PORT datac (1885:1885:1885) (1798:1798:1798))
        (PORT datad (3231:3231:3231) (3319:3319:3319))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[12\]\~92\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (5774:5774:5774) (5651:5651:5651))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[12\]\~93\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3308:3308:3308) (3438:3438:3438))
        (PORT datab (5509:5509:5509) (5375:5375:5375))
        (PORT datac (2086:2086:2086) (1916:1916:1916))
        (PORT datad (1736:1736:1736) (1582:1582:1582))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[12\]\~94\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (3599:3599:3599) (3698:3698:3698))
        (PORT datac (651:651:651) (609:609:609))
        (PORT datad (949:949:949) (897:897:897))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[12\]\~95\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (6310:6310:6310) (6209:6209:6209))
        (PORT datac (1547:1547:1547) (1500:1500:1500))
        (PORT datad (5461:5461:5461) (5334:5334:5334))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[12\]\~96\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1670:1670:1670) (1588:1588:1588))
        (PORT datab (660:660:660) (664:664:664))
        (PORT datac (2036:2036:2036) (1890:1890:1890))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacRIN_SIG\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2606:2606:2606) (2671:2671:2671))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacRIN_SIG\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2606:2606:2606) (2671:2671:2671))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3306:3306:3306) (3436:3436:3436))
        (PORT datab (5510:5510:5510) (5376:5376:5376))
        (PORT datac (967:967:967) (911:911:911))
        (PORT datad (699:699:699) (660:660:660))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~53\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (918:918:918) (853:853:853))
        (PORT datab (5504:5504:5504) (5369:5369:5369))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (1382:1382:1382) (1260:1260:1260))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5745:5745:5745) (5627:5627:5627))
        (PORT datab (2980:2980:2980) (2746:2746:2746))
        (PORT datac (2765:2765:2765) (2818:2818:2818))
        (PORT datad (1034:1034:1034) (980:980:980))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~55\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (729:729:729) (678:678:678))
        (PORT datac (5709:5709:5709) (5588:5588:5588))
        (PORT datad (979:979:979) (921:921:921))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[11\]\~97\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3981:3981:3981) (3881:3881:3881))
        (PORT datab (1414:1414:1414) (1298:1298:1298))
        (PORT datac (1568:1568:1568) (1513:1513:1513))
        (PORT datad (3005:3005:3005) (2881:2881:2881))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[11\]\~98\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1538:1538:1538) (1439:1439:1439))
        (PORT datab (3405:3405:3405) (3465:3465:3465))
        (PORT datac (1881:1881:1881) (1749:1749:1749))
        (PORT datad (2778:2778:2778) (2670:2670:2670))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[11\]\~99\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1049:1049:1049) (977:977:977))
        (PORT datab (2919:2919:2919) (2823:2823:2823))
        (PORT datac (3487:3487:3487) (3560:3560:3560))
        (PORT datad (705:705:705) (670:670:670))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[11\]\~100\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1045:1045:1045) (989:989:989))
        (PORT datac (2282:2282:2282) (2226:2226:2226))
        (PORT datad (662:662:662) (629:629:629))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[11\]\~101\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4122:4122:4122) (4173:4173:4173))
        (PORT datab (6163:6163:6163) (6069:6069:6069))
        (PORT datac (1235:1235:1235) (1156:1156:1156))
        (PORT datad (1491:1491:1491) (1397:1397:1397))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[11\]\~102\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4121:4121:4121) (4171:4171:4171))
        (PORT datac (1538:1538:1538) (1435:1435:1435))
        (PORT datad (2314:2314:2314) (2080:2080:2080))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[11\]\~103\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (253:253:253))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (6128:6128:6128) (6038:6038:6038))
        (PORT datad (3002:3002:3002) (2878:2878:2878))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[11\]\~104\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3983:3983:3983) (3884:3884:3884))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (184:184:184) (212:212:212))
        (PORT datad (1094:1094:1094) (998:998:998))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacRIN_SIG\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2606:2606:2606) (2671:2671:2671))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1675:1675:1675) (1558:1558:1558))
        (PORT datab (2544:2544:2544) (2461:2461:2461))
        (PORT datac (2482:2482:2482) (2403:2403:2403))
        (PORT datad (2446:2446:2446) (2250:2250:2250))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~57\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1248:1248:1248) (1168:1168:1168))
        (PORT datab (2547:2547:2547) (2465:2465:2465))
        (PORT datac (2559:2559:2559) (2286:2286:2286))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1291:1291:1291) (1197:1197:1197))
        (PORT datab (2519:2519:2519) (2435:2435:2435))
        (PORT datac (2507:2507:2507) (2428:2428:2428))
        (PORT datad (2320:2320:2320) (2079:2079:2079))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~59\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1538:1538:1538) (1476:1476:1476))
        (PORT datab (888:888:888) (796:796:796))
        (PORT datac (2505:2505:2505) (2426:2426:2426))
        (PORT datad (188:188:188) (208:208:208))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[10\]\~105\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1419:1419:1419) (1304:1304:1304))
        (PORT datab (2541:2541:2541) (2458:2458:2458))
        (PORT datac (2481:2481:2481) (2401:2401:2401))
        (PORT datad (1260:1260:1260) (1173:1173:1173))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[10\]\~106\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2473:2473:2473) (2398:2398:2398))
        (PORT datab (2471:2471:2471) (2369:2369:2369))
        (PORT datac (711:711:711) (670:670:670))
        (PORT datad (1007:1007:1007) (956:956:956))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[10\]\~107\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2473:2473:2473) (2398:2398:2398))
        (PORT datab (2470:2470:2470) (2369:2369:2369))
        (PORT datac (1002:1002:1002) (945:945:945))
        (PORT datad (679:679:679) (637:637:637))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[10\]\~108\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2473:2473:2473) (2398:2398:2398))
        (PORT datab (2472:2472:2472) (2370:2370:2370))
        (PORT datac (2110:2110:2110) (2003:2003:2003))
        (PORT datad (1707:1707:1707) (1599:1599:1599))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[10\]\~109\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (371:371:371))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (186:186:186) (213:213:213))
        (PORT datad (2371:2371:2371) (2252:2252:2252))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[10\]\~110\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (978:978:978) (906:906:906))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (2411:2411:2411) (2317:2317:2317))
        (PORT datad (4121:4121:4121) (3936:3936:3936))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[10\]\~111\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (253:253:253))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (189:189:189) (217:217:217))
        (PORT datad (4123:4123:4123) (3939:3939:3939))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacRIN_SIG\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2606:2606:2606) (2671:2671:2671))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5450:5450:5450) (5320:5320:5320))
        (PORT datab (1435:1435:1435) (1303:1303:1303))
        (PORT datac (3523:3523:3523) (3636:3636:3636))
        (PORT datad (1584:1584:1584) (1518:1518:1518))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~61\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2134:2134:2134) (1992:1992:1992))
        (PORT datab (1298:1298:1298) (1242:1242:1242))
        (PORT datac (184:184:184) (211:211:211))
        (PORT datad (5418:5418:5418) (5276:5276:5276))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~62\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5451:5451:5451) (5321:5321:5321))
        (PORT datab (1418:1418:1418) (1276:1276:1276))
        (PORT datac (3522:3522:3522) (3636:3636:3636))
        (PORT datad (685:685:685) (645:645:645))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~63\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5451:5451:5451) (5321:5321:5321))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (1795:1795:1795) (1697:1697:1697))
        (PORT datad (1019:1019:1019) (964:964:964))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[9\]\~112\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5316:5316:5316) (5159:5159:5159))
        (PORT datab (1285:1285:1285) (1209:1209:1209))
        (PORT datac (3583:3583:3583) (3694:3694:3694))
        (PORT datad (993:993:993) (932:932:932))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[9\]\~113\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3654:3654:3654) (3794:3794:3794))
        (PORT datab (5797:5797:5797) (5655:5655:5655))
        (PORT datac (979:979:979) (921:921:921))
        (PORT datad (998:998:998) (939:939:939))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[9\]\~114\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3654:3654:3654) (3794:3794:3794))
        (PORT datab (5797:5797:5797) (5656:5656:5656))
        (PORT datac (958:958:958) (900:900:900))
        (PORT datad (986:986:986) (927:927:927))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[9\]\~115\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3654:3654:3654) (3793:3793:3793))
        (PORT datab (1031:1031:1031) (962:962:962))
        (PORT datac (5755:5755:5755) (5623:5623:5623))
        (PORT datad (652:652:652) (612:612:612))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[9\]\~116\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (5010:5010:5010) (4840:4840:4840))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[9\]\~117\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (712:712:712) (696:696:696))
        (PORT datab (1682:1682:1682) (1632:1632:1632))
        (PORT datac (5335:5335:5335) (5153:5153:5153))
        (PORT datad (673:673:673) (640:640:640))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[9\]\~118\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (1677:1677:1677) (1626:1626:1626))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacRIN_SIG\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2606:2606:2606) (2671:2671:2671))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~64\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5451:5451:5451) (5322:5322:5322))
        (PORT datab (1851:1851:1851) (1792:1792:1792))
        (PORT datac (3522:3522:3522) (3636:3636:3636))
        (PORT datad (1758:1758:1758) (1619:1619:1619))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~65\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5450:5450:5450) (5321:5321:5321))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (1041:1041:1041) (925:925:925))
        (PORT datad (1615:1615:1615) (1536:1536:1536))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~66\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3556:3556:3556) (3671:3671:3671))
        (PORT datab (1303:1303:1303) (1233:1233:1233))
        (PORT datac (1712:1712:1712) (1557:1557:1557))
        (PORT datad (5419:5419:5419) (5277:5277:5277))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~67\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5450:5450:5450) (5320:5320:5320))
        (PORT datab (2305:2305:2305) (2107:2107:2107))
        (PORT datac (1659:1659:1659) (1485:1485:1485))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[8\]\~119\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5370:5370:5370) (5189:5189:5189))
        (PORT datab (1684:1684:1684) (1634:1634:1634))
        (PORT datac (186:186:186) (213:213:213))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[8\]\~120\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1035:1035:1035) (982:982:982))
        (PORT datab (5424:5424:5424) (5292:5292:5292))
        (PORT datac (3575:3575:3575) (3703:3703:3703))
        (PORT datad (1739:1739:1739) (1694:1694:1694))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[8\]\~121\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3556:3556:3556) (3672:3672:3672))
        (PORT datab (1448:1448:1448) (1299:1299:1299))
        (PORT datac (1664:1664:1664) (1586:1586:1586))
        (PORT datad (5419:5419:5419) (5277:5277:5277))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[8\]\~122\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1299:1299:1299) (1250:1250:1250))
        (PORT datac (5335:5335:5335) (5152:5152:5152))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[8\]\~123\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6273:6273:6273) (6186:6186:6186))
        (PORT datab (1521:1521:1521) (1436:1436:1436))
        (PORT datac (3568:3568:3568) (3688:3688:3688))
        (PORT datad (1004:1004:1004) (950:950:950))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[8\]\~124\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (3607:3607:3607) (3723:3723:3723))
        (PORT datac (1559:1559:1559) (1497:1497:1497))
        (PORT datad (1272:1272:1272) (1202:1202:1202))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[8\]\~125\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6093:6093:6093) (5977:5977:5977))
        (PORT datab (220:220:220) (246:246:246))
        (PORT datac (189:189:189) (217:217:217))
        (PORT datad (6210:6210:6210) (6128:6128:6128))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[8\]\~126\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (1682:1682:1682) (1632:1632:1632))
        (PORT datac (2760:2760:2760) (2620:2620:2620))
        (PORT datad (187:187:187) (205:205:205))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacRIN_SIG\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2606:2606:2606) (2671:2671:2671))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~68\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1068:1068:1068) (1003:1003:1003))
        (PORT datab (677:677:677) (644:644:644))
        (PORT datac (3568:3568:3568) (3687:3687:3687))
        (PORT datad (6218:6218:6218) (6138:6138:6138))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~69\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (2285:2285:2285) (2195:2195:2195))
        (PORT datac (1601:1601:1601) (1547:1547:1547))
        (PORT datad (6220:6220:6220) (6141:6141:6141))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~70\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1631:1631:1631) (1590:1590:1590))
        (PORT datab (1058:1058:1058) (990:990:990))
        (PORT datac (3567:3567:3567) (3686:3686:3686))
        (PORT datad (6217:6217:6217) (6137:6137:6137))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~71\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6271:6271:6271) (6183:6183:6183))
        (PORT datab (217:217:217) (244:244:244))
        (PORT datac (2462:2462:2462) (2332:2332:2332))
        (PORT datad (1317:1317:1317) (1170:1170:1170))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[7\]\~127\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6265:6265:6265) (6176:6176:6176))
        (PORT datab (1019:1019:1019) (973:973:973))
        (PORT datac (3562:3562:3562) (3680:3680:3680))
        (PORT datad (942:942:942) (876:876:876))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[7\]\~128\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1326:1326:1326) (1269:1269:1269))
        (PORT datab (1874:1874:1874) (1783:1783:1783))
        (PORT datac (3562:3562:3562) (3681:3681:3681))
        (PORT datad (6211:6211:6211) (6130:6130:6130))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[7\]\~129\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1648:1648:1648) (1480:1480:1480))
        (PORT datab (1053:1053:1053) (987:987:987))
        (PORT datac (3564:3564:3564) (3683:3683:3683))
        (PORT datad (6213:6213:6213) (6132:6132:6132))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[7\]\~130\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6272:6272:6272) (6185:6185:6185))
        (PORT datab (3604:3604:3604) (3721:3721:3721))
        (PORT datac (960:960:960) (907:907:907))
        (PORT datad (2408:2408:2408) (2271:2271:2271))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[7\]\~131\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6092:6092:6092) (5976:5976:5976))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (184:184:184) (211:211:211))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[7\]\~132\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (2537:2537:2537) (2457:2457:2457))
        (PORT datac (6058:6058:6058) (5941:5941:5941))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[7\]\~133\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (2506:2506:2506) (2429:2429:2429))
        (PORT datad (187:187:187) (205:205:205))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacRIN_SIG\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2606:2606:2606) (2671:2671:2671))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~72\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3655:3655:3655) (3795:3795:3795))
        (PORT datab (5800:5800:5800) (5659:5659:5659))
        (PORT datac (1252:1252:1252) (1178:1178:1178))
        (PORT datad (1643:1643:1643) (1556:1556:1556))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~73\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1314:1314:1314) (1245:1245:1245))
        (PORT datab (1064:1064:1064) (1001:1001:1001))
        (PORT datac (5755:5755:5755) (5623:5623:5623))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~74\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3655:3655:3655) (3795:3795:3795))
        (PORT datab (996:996:996) (949:949:949))
        (PORT datac (5758:5758:5758) (5627:5627:5627))
        (PORT datad (1025:1025:1025) (911:911:911))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~75\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2335:2335:2335) (2168:2168:2168))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (5758:5758:5758) (5627:5627:5627))
        (PORT datad (2022:2022:2022) (1906:1906:1906))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[6\]\~134\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (1617:1617:1617) (1576:1576:1576))
        (PORT datac (5009:5009:5009) (4839:4839:4839))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[6\]\~135\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3656:3656:3656) (3796:3796:3796))
        (PORT datab (5800:5800:5800) (5659:5659:5659))
        (PORT datac (2126:2126:2126) (2001:2001:2001))
        (PORT datad (1356:1356:1356) (1316:1316:1316))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[6\]\~136\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3655:3655:3655) (3795:3795:3795))
        (PORT datab (5799:5799:5799) (5658:5658:5658))
        (PORT datac (1877:1877:1877) (1775:1775:1775))
        (PORT datad (1291:1291:1291) (1224:1224:1224))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[6\]\~137\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (217:217:217) (244:244:244))
        (PORT datac (5012:5012:5012) (4842:4842:4842))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[6\]\~138\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3656:3656:3656) (3796:3796:3796))
        (PORT datab (5800:5800:5800) (5660:5660:5660))
        (PORT datac (1891:1891:1891) (1803:1803:1803))
        (PORT datad (2392:2392:2392) (2169:2169:2169))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[6\]\~139\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3654:3654:3654) (3794:3794:3794))
        (PORT datab (1315:1315:1315) (1254:1254:1254))
        (PORT datad (1288:1288:1288) (1220:1220:1220))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[6\]\~140\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (5043:5043:5043) (4870:4870:4870))
        (PORT datac (5757:5757:5757) (5625:5625:5625))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[6\]\~141\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (1622:1622:1622) (1581:1581:1581))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacRIN_SIG\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2606:2606:2606) (2671:2671:2671))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~76\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2444:2444:2444) (2455:2455:2455))
        (PORT datab (615:615:615) (568:568:568))
        (PORT datac (1664:1664:1664) (1519:1519:1519))
        (PORT datad (1806:1806:1806) (1729:1729:1729))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~77\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1865:1865:1865) (1781:1781:1781))
        (PORT datab (755:755:755) (707:707:707))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (1450:1450:1450) (1349:1349:1349))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~78\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2435:2435:2435) (2445:2445:2445))
        (PORT datab (1042:1042:1042) (978:978:978))
        (PORT datac (1405:1405:1405) (1267:1267:1267))
        (PORT datad (1810:1810:1810) (1734:1734:1734))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~79\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1561:1561:1561) (1470:1470:1470))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (712:712:712) (672:672:672))
        (PORT datad (1807:1807:1807) (1729:1729:1729))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[5\]\~142\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (249:249:249))
        (PORT datab (4254:4254:4254) (4099:4099:4099))
        (PORT datac (1701:1701:1701) (1624:1624:1624))
        (PORT datad (189:189:189) (209:209:209))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[5\]\~143\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2437:2437:2437) (2447:2447:2447))
        (PORT datab (1915:1915:1915) (1785:1785:1785))
        (PORT datac (1727:1727:1727) (1619:1619:1619))
        (PORT datad (1810:1810:1810) (1733:1733:1733))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[5\]\~144\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1864:1864:1864) (1779:1779:1779))
        (PORT datab (1238:1238:1238) (1142:1142:1142))
        (PORT datac (2390:2390:2390) (2409:2409:2409))
        (PORT datad (697:697:697) (657:657:657))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[5\]\~145\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datac (1699:1699:1699) (1621:1621:1621))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[5\]\~146\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2442:2442:2442) (2453:2453:2453))
        (PORT datab (704:704:704) (670:670:670))
        (PORT datac (2077:2077:2077) (1860:1860:1860))
        (PORT datad (1808:1808:1808) (1731:1731:1731))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[5\]\~147\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1650:1650:1650) (1601:1601:1601))
        (PORT datac (2391:2391:2391) (2410:2410:2410))
        (PORT datad (1597:1597:1597) (1512:1512:1512))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[5\]\~148\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (1700:1700:1700) (1623:1623:1623))
        (PORT datad (1809:1809:1809) (1732:1732:1732))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[5\]\~149\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (220:220:220) (246:246:246))
        (PORT datac (4219:4219:4219) (4067:4067:4067))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacRIN_SIG\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1950:1950:1950))
        (PORT asdata (2024:2024:2024) (1991:1991:1991))
        (PORT clrn (2606:2606:2606) (2671:2671:2671))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~80\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2473:2473:2473) (2398:2398:2398))
        (PORT datab (903:903:903) (840:840:840))
        (PORT datac (2436:2436:2436) (2338:2338:2338))
        (PORT datad (939:939:939) (859:859:859))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~81\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2473:2473:2473) (2398:2398:2398))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (925:925:925) (850:850:850))
        (PORT datad (1708:1708:1708) (1575:1575:1575))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~82\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2474:2474:2474) (2398:2398:2398))
        (PORT datab (976:976:976) (890:890:890))
        (PORT datac (2431:2431:2431) (2332:2332:2332))
        (PORT datad (1211:1211:1211) (1122:1122:1122))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~83\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2473:2473:2473) (2398:2398:2398))
        (PORT datab (220:220:220) (246:246:246))
        (PORT datac (2330:2330:2330) (2194:2194:2194))
        (PORT datad (1716:1716:1716) (1564:1564:1564))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[4\]\~150\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3965:3965:3965) (3837:3837:3837))
        (PORT datab (2407:2407:2407) (2295:2295:2295))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[4\]\~151\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2473:2473:2473) (2398:2398:2398))
        (PORT datab (1987:1987:1987) (1913:1913:1913))
        (PORT datac (2437:2437:2437) (2338:2338:2338))
        (PORT datad (1400:1400:1400) (1263:1263:1263))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[4\]\~152\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2473:2473:2473) (2398:2398:2398))
        (PORT datab (2472:2472:2472) (2371:2371:2371))
        (PORT datac (1995:1995:1995) (1876:1876:1876))
        (PORT datad (613:613:613) (556:556:556))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[4\]\~153\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datad (2374:2374:2374) (2256:2256:2256))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[4\]\~154\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2473:2473:2473) (2398:2398:2398))
        (PORT datab (2470:2470:2470) (2368:2368:2368))
        (PORT datac (1018:1018:1018) (964:964:964))
        (PORT datad (687:687:687) (646:646:646))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[4\]\~155\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2096:2096:2096) (1962:1962:1962))
        (PORT datac (2431:2431:2431) (2331:2331:2331))
        (PORT datad (2083:2083:2083) (1873:1873:1873))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[4\]\~156\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (250:250:250))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (2437:2437:2437) (2357:2357:2357))
        (PORT datad (2375:2375:2375) (2257:2257:2257))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[4\]\~157\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (3936:3936:3936) (3797:3797:3797))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacRIN_SIG\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2606:2606:2606) (2671:2671:2671))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~84\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5744:5744:5744) (5625:5625:5625))
        (PORT datab (1435:1435:1435) (1302:1302:1302))
        (PORT datac (2759:2759:2759) (2812:2812:2812))
        (PORT datad (2886:2886:2886) (2679:2679:2679))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~85\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1366:1366:1366) (1307:1307:1307))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (5707:5707:5707) (5586:5586:5586))
        (PORT datad (2658:2658:2658) (2485:2485:2485))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~86\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5746:5746:5746) (5628:5628:5628))
        (PORT datab (1798:1798:1798) (1682:1682:1682))
        (PORT datac (2768:2768:2768) (2822:2822:2822))
        (PORT datad (993:993:993) (936:936:936))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~87\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5745:5745:5745) (5626:5626:5626))
        (PORT datab (1680:1680:1680) (1640:1640:1640))
        (PORT datac (1703:1703:1703) (1579:1579:1579))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[3\]\~158\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5746:5746:5746) (5627:5627:5627))
        (PORT datab (1119:1119:1119) (1011:1011:1011))
        (PORT datac (2766:2766:2766) (2819:2819:2819))
        (PORT datad (969:969:969) (915:915:915))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[3\]\~159\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5744:5744:5744) (5625:5625:5625))
        (PORT datab (2314:2314:2314) (2228:2228:2228))
        (PORT datac (2758:2758:2758) (2811:2811:2811))
        (PORT datad (990:990:990) (936:936:936))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[3\]\~160\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5745:5745:5745) (5626:5626:5626))
        (PORT datab (2658:2658:2658) (2491:2491:2491))
        (PORT datac (2761:2761:2761) (2814:2814:2814))
        (PORT datad (1373:1373:1373) (1245:1245:1245))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[3\]\~161\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5745:5745:5745) (5627:5627:5627))
        (PORT datab (1070:1070:1070) (1008:1008:1008))
        (PORT datac (2765:2765:2765) (2819:2819:2819))
        (PORT datad (2193:2193:2193) (2112:2112:2112))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[3\]\~162\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (184:184:184) (212:212:212))
        (PORT datad (5797:5797:5797) (5680:5680:5680))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[3\]\~163\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2066:2066:2066) (1974:1974:1974))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (5796:5796:5796) (5680:5680:5680))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[3\]\~164\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (2034:2034:2034) (1932:1932:1932))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacRIN_SIG\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2606:2606:2606) (2671:2671:2671))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~88\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2410:2410:2410) (2154:2154:2154))
        (PORT datab (2546:2546:2546) (2464:2464:2464))
        (PORT datac (2483:2483:2483) (2404:2404:2404))
        (PORT datad (1500:1500:1500) (1397:1397:1397))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~89\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (249:249:249))
        (PORT datab (1539:1539:1539) (1405:1405:1405))
        (PORT datac (2509:2509:2509) (2430:2430:2430))
        (PORT datad (1450:1450:1450) (1325:1325:1325))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~90\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2789:2789:2789) (2609:2609:2609))
        (PORT datab (2541:2541:2541) (2458:2458:2458))
        (PORT datac (2481:2481:2481) (2401:2401:2401))
        (PORT datad (1480:1480:1480) (1391:1391:1391))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~91\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (2664:2664:2664) (2634:2634:2634))
        (PORT datac (2504:2504:2504) (2425:2425:2425))
        (PORT datad (1230:1230:1230) (1140:1140:1140))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[2\]\~165\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (250:250:250))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (2410:2410:2410) (2316:2316:2316))
        (PORT datad (4121:4121:4121) (3937:3937:3937))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[2\]\~166\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2442:2442:2442) (2454:2454:2454))
        (PORT datab (1792:1792:1792) (1598:1598:1598))
        (PORT datac (1707:1707:1707) (1556:1556:1556))
        (PORT datad (1807:1807:1807) (1730:1730:1730))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[2\]\~167\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2436:2436:2436) (2446:2446:2446))
        (PORT datab (729:729:729) (700:700:700))
        (PORT datac (991:991:991) (937:937:937))
        (PORT datad (1810:1810:1810) (1734:1734:1734))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[2\]\~168\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (1697:1697:1697) (1619:1619:1619))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[2\]\~169\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2309:2309:2309) (2077:2077:2077))
        (PORT datab (2520:2520:2520) (2435:2435:2435))
        (PORT datac (2508:2508:2508) (2429:2429:2429))
        (PORT datad (2222:2222:2222) (1990:1990:1990))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[2\]\~170\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2516:2516:2516) (2431:2431:2431))
        (PORT datac (921:921:921) (855:855:855))
        (PORT datad (1663:1663:1663) (1610:1610:1610))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[2\]\~171\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (2540:2540:2540) (2457:2457:2457))
        (PORT datac (2406:2406:2406) (2311:2311:2311))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[2\]\~172\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1779:1779:1779) (1655:1655:1655))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (184:184:184) (212:212:212))
        (PORT datad (4123:4123:4123) (3938:3938:3938))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacRIN_SIG\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2606:2606:2606) (2671:2671:2671))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~92\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3305:3305:3305) (3434:3434:3434))
        (PORT datab (5511:5511:5511) (5377:5377:5377))
        (PORT datac (2117:2117:2117) (1908:1908:1908))
        (PORT datad (697:697:697) (661:661:661))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~93\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1789:1789:1789) (1671:1671:1671))
        (PORT datab (5511:5511:5511) (5377:5377:5377))
        (PORT datac (184:184:184) (211:211:211))
        (PORT datad (688:688:688) (647:647:647))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~94\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3304:3304:3304) (3433:3433:3433))
        (PORT datab (1751:1751:1751) (1653:1653:1653))
        (PORT datac (683:683:683) (639:639:639))
        (PORT datad (5464:5464:5464) (5338:5338:5338))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~95\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2221:2221:2221) (2000:2000:2000))
        (PORT datab (5507:5507:5507) (5372:5372:5372))
        (PORT datac (1689:1689:1689) (1551:1551:1551))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[1\]\~173\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3313:3313:3313) (3444:3444:3444))
        (PORT datab (5506:5506:5506) (5371:5371:5371))
        (PORT datac (1747:1747:1747) (1569:1569:1569))
        (PORT datad (2009:2009:2009) (1887:1887:1887))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[1\]\~174\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3314:3314:3314) (3445:3445:3445))
        (PORT datab (5505:5505:5505) (5370:5370:5370))
        (PORT datac (684:684:684) (645:645:645))
        (PORT datad (613:613:613) (556:556:556))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[1\]\~175\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3311:3311:3311) (3441:3441:3441))
        (PORT datab (5508:5508:5508) (5373:5373:5373))
        (PORT datac (714:714:714) (674:674:674))
        (PORT datad (2106:2106:2106) (1885:1885:1885))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[1\]\~176\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3313:3313:3313) (3443:3443:3443))
        (PORT datab (1803:1803:1803) (1699:1699:1699))
        (PORT datac (1994:1994:1994) (1875:1875:1875))
        (PORT datad (5458:5458:5458) (5331:5331:5331))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[1\]\~177\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (249:249:249))
        (PORT datab (6312:6312:6312) (6211:6211:6211))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[1\]\~178\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4272:4272:4272) (4131:4131:4131))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (6272:6272:6272) (6178:6178:6178))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[1\]\~179\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (217:217:217) (244:244:244))
        (PORT datac (4238:4238:4238) (4095:4095:4095))
        (PORT datad (189:189:189) (209:209:209))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacRIN_SIG\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1949:1949:1949))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2554:2554:2554) (2623:2623:2623))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~96\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4121:4121:4121) (4171:4171:4171))
        (PORT datab (6165:6165:6165) (6071:6071:6071))
        (PORT datac (2017:2017:2017) (1882:1882:1882))
        (PORT datad (1165:1165:1165) (1060:1060:1060))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~97\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (2293:2293:2293) (2062:2062:2062))
        (PORT datac (6125:6125:6125) (6034:6034:6034))
        (PORT datad (1235:1235:1235) (1151:1151:1151))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~98\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4121:4121:4121) (4172:4172:4172))
        (PORT datab (2073:2073:2073) (1921:1921:1921))
        (PORT datac (6127:6127:6127) (6036:6036:6036))
        (PORT datad (1125:1125:1125) (1026:1026:1026))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~99\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2005:2005:2005) (1782:1782:1782))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (6126:6126:6126) (6035:6035:6035))
        (PORT datad (1145:1145:1145) (1040:1040:1040))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[0\]\~180\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4122:4122:4122) (4172:4172:4172))
        (PORT datab (6163:6163:6163) (6069:6069:6069))
        (PORT datac (862:862:862) (768:768:768))
        (PORT datad (1426:1426:1426) (1309:1309:1309))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[0\]\~181\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4122:4122:4122) (4172:4172:4172))
        (PORT datab (1205:1205:1205) (1100:1100:1100))
        (PORT datac (6126:6126:6126) (6036:6036:6036))
        (PORT datad (1101:1101:1101) (991:991:991))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[0\]\~182\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4121:4121:4121) (4171:4171:4171))
        (PORT datab (2270:2270:2270) (2126:2126:2126))
        (PORT datac (6127:6127:6127) (6037:6037:6037))
        (PORT datad (1352:1352:1352) (1305:1305:1305))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[0\]\~183\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (710:710:710) (676:676:676))
        (PORT datab (6119:6119:6119) (5989:5989:5989))
        (PORT datac (3583:3583:3583) (3671:3671:3671))
        (PORT datad (373:373:373) (350:350:350))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[0\]\~184\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (1132:1132:1132) (1040:1040:1040))
        (PORT datad (3007:3007:3007) (2884:2884:2884))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[0\]\~185\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3977:3977:3977) (3876:3876:3876))
        (PORT datab (3038:3038:3038) (2921:2921:2921))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[0\]\~186\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3982:3982:3982) (3883:3883:3883))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacRIN_SIG\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1950:1950:1950))
        (PORT asdata (2000:2000:2000) (1966:1966:1966))
        (PORT clrn (2606:2606:2606) (2671:2671:2671))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1339:1339:1339) (1312:1312:1312))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1339:1339:1339) (1312:1312:1312))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~67\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (797:797:797) (807:807:807))
        (PORT datad (382:382:382) (359:359:359))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~69\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (354:354:354) (344:344:344))
        (PORT datad (763:763:763) (759:759:759))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~72\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (390:390:390) (371:371:371))
        (PORT datad (760:760:760) (755:755:755))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~74\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (355:355:355) (348:348:348))
        (PORT datad (759:759:759) (754:754:754))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~79\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (686:686:686) (666:666:666))
        (PORT datad (370:370:370) (351:351:351))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~84\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (393:393:393) (375:375:375))
        (PORT datad (768:768:768) (764:764:764))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~87\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (799:799:799) (809:809:809))
        (PORT datad (386:386:386) (368:368:368))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|b_full\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (489:489:489) (521:521:521))
        (PORT datab (319:319:319) (396:396:396))
        (PORT datac (260:260:260) (336:336:336))
        (PORT datad (268:268:268) (337:337:337))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|b_full\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (724:724:724) (717:717:717))
        (PORT datab (515:515:515) (537:537:537))
        (PORT datac (686:686:686) (676:676:676))
        (PORT datad (703:703:703) (699:699:699))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|b_full\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (980:980:980) (973:973:973))
        (PORT datab (227:227:227) (257:257:257))
        (PORT datac (847:847:847) (786:786:786))
        (PORT datad (245:245:245) (313:313:313))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|b_full\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (791:791:791) (808:808:808))
        (PORT datab (838:838:838) (848:848:848))
        (PORT datac (718:718:718) (729:729:729))
        (PORT datad (987:987:987) (956:956:956))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|b_full\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (363:363:363))
        (PORT datab (301:301:301) (378:378:378))
        (PORT datac (260:260:260) (335:335:335))
        (PORT datad (270:270:270) (339:339:339))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|b_full\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (565:565:565) (520:520:520))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|b_full\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (651:651:651) (605:605:605))
        (PORT datab (1759:1759:1759) (1658:1658:1658))
        (PORT datad (1030:1030:1030) (1029:1029:1029))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (533:533:533) (564:564:564))
        (PORT datab (1294:1294:1294) (1278:1278:1278))
        (PORT datac (1000:1000:1000) (969:969:969))
        (PORT datad (741:741:741) (750:750:750))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\[12\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1488:1488:1488) (1385:1385:1385))
        (PORT datac (4598:4598:4598) (4768:4768:4768))
        (PORT datad (987:987:987) (982:982:982))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2336:2336:2336) (2341:2341:2341))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1284:1284:1284) (1253:1253:1253))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (695:695:695) (705:705:705))
        (PORT datab (1013:1013:1013) (976:976:976))
        (PORT datac (233:233:233) (305:305:305))
        (PORT datad (952:952:952) (913:913:913))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1430:1430:1430) (1344:1344:1344))
        (PORT datab (1010:1010:1010) (969:969:969))
        (PORT datac (377:377:377) (359:359:359))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1958:1958:1958))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1138:1138:1138) (1073:1073:1073))
        (PORT ena (1630:1630:1630) (1554:1554:1554))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1958:1958:1958))
        (PORT asdata (816:816:816) (844:844:844))
        (PORT clrn (1138:1138:1138) (1073:1073:1073))
        (PORT ena (1630:1630:1630) (1554:1554:1554))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1958:1958:1958))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1138:1138:1138) (1073:1073:1073))
        (PORT ena (1630:1630:1630) (1554:1554:1554))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1958:1958:1958))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1138:1138:1138) (1073:1073:1073))
        (PORT ena (1630:1630:1630) (1554:1554:1554))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1958:1958:1958))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1138:1138:1138) (1073:1073:1073))
        (PORT ena (1630:1630:1630) (1554:1554:1554))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1958:1958:1958))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1138:1138:1138) (1073:1073:1073))
        (PORT ena (1630:1630:1630) (1554:1554:1554))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1958:1958:1958))
        (PORT asdata (1115:1115:1115) (1125:1125:1125))
        (PORT clrn (1138:1138:1138) (1073:1073:1073))
        (PORT ena (1630:1630:1630) (1554:1554:1554))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1958:1958:1958))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1138:1138:1138) (1073:1073:1073))
        (PORT ena (1630:1630:1630) (1554:1554:1554))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1964:1964:1964))
        (PORT asdata (1406:1406:1406) (1405:1405:1405))
        (PORT clrn (1375:1375:1375) (1336:1336:1336))
        (PORT ena (1663:1663:1663) (1591:1591:1591))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1375:1375:1375) (1336:1336:1336))
        (PORT ena (1663:1663:1663) (1591:1591:1591))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1375:1375:1375) (1336:1336:1336))
        (PORT ena (1663:1663:1663) (1591:1591:1591))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1375:1375:1375) (1336:1336:1336))
        (PORT ena (1663:1663:1663) (1591:1591:1591))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1375:1375:1375) (1336:1336:1336))
        (PORT ena (1663:1663:1663) (1591:1591:1591))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1375:1375:1375) (1336:1336:1336))
        (PORT ena (1663:1663:1663) (1591:1591:1591))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~94\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (691:691:691) (671:671:671))
        (PORT datad (367:367:367) (345:345:345))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~95\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (375:375:375) (353:353:353))
        (PORT datad (658:658:658) (631:631:631))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|currentState\.Write_Read\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2285:2285:2285) (2283:2283:2283))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (949:949:949) (845:845:845))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1064:1064:1064) (1024:1024:1024))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Equal0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (700:700:700) (701:701:701))
        (PORT datab (1589:1589:1589) (1523:1523:1523))
        (PORT datac (756:756:756) (773:773:773))
        (PORT datad (959:959:959) (911:911:911))
        (IOPATH dataa combout (367:367:367) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Equal0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (688:688:688) (687:687:687))
        (PORT datab (675:675:675) (675:675:675))
        (PORT datac (742:742:742) (770:770:770))
        (PORT datad (981:981:981) (959:959:959))
        (IOPATH dataa combout (367:367:367) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Selector1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (717:717:717) (706:706:706))
        (PORT datab (707:707:707) (687:687:687))
        (PORT datad (251:251:251) (323:323:323))
        (IOPATH dataa combout (312:312:312) (329:329:329))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2336:2336:2336) (2341:2341:2341))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1284:1284:1284) (1253:1253:1253))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (341:341:341))
        (PORT datab (1007:1007:1007) (967:967:967))
        (PORT datac (627:627:627) (628:628:628))
        (PORT datad (950:950:950) (910:910:910))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (1008:1008:1008) (968:968:968))
        (PORT datac (922:922:922) (892:892:892))
        (PORT datad (370:370:370) (352:352:352))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[2\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1023:1023:1023) (1027:1027:1027))
        (PORT datab (254:254:254) (288:288:288))
        (PORT datac (748:748:748) (764:764:764))
        (PORT datad (710:710:710) (688:688:688))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Selector0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (259:259:259))
        (PORT datab (768:768:768) (735:735:735))
        (PORT datad (692:692:692) (664:664:664))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (657:657:657) (660:660:660))
        (PORT datab (283:283:283) (352:352:352))
        (PORT datad (253:253:253) (315:315:315))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (790:790:790) (810:810:810))
        (PORT datab (1087:1087:1087) (1098:1098:1098))
        (PORT datac (751:751:751) (771:771:771))
        (PORT datad (212:212:212) (231:231:231))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2336:2336:2336) (2341:2341:2341))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1284:1284:1284) (1253:1253:1253))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (983:983:983) (952:952:952))
        (PORT datab (1012:1012:1012) (974:974:974))
        (PORT datac (231:231:231) (302:302:302))
        (PORT datad (422:422:422) (447:447:447))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (927:927:927) (903:903:903))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (976:976:976) (939:939:939))
        (PORT datad (590:590:590) (541:541:541))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2336:2336:2336) (2341:2341:2341))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1284:1284:1284) (1253:1253:1253))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (980:980:980) (950:950:950))
        (PORT datab (751:751:751) (730:730:730))
        (PORT datac (969:969:969) (931:931:931))
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (253:253:253))
        (PORT datab (1014:1014:1014) (976:976:976))
        (PORT datac (908:908:908) (880:880:880))
        (PORT datad (563:563:563) (517:517:517))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2337:2337:2337) (2343:2343:2343))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1276:1276:1276) (1247:1247:1247))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (980:980:980) (949:949:949))
        (PORT datab (1005:1005:1005) (964:964:964))
        (PORT datac (648:648:648) (661:661:661))
        (PORT datad (637:637:637) (627:627:627))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (1010:1010:1010) (970:970:970))
        (PORT datac (929:929:929) (903:903:903))
        (PORT datad (347:347:347) (332:332:332))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2305:2305:2305) (2303:2303:2303))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (918:918:918) (823:823:823))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1246:1246:1246) (1203:1203:1203))
        (PORT datab (266:266:266) (336:336:336))
        (PORT datac (1258:1258:1258) (1204:1204:1204))
        (PORT datad (730:730:730) (734:734:734))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (711:711:711))
        (PORT datab (951:951:951) (934:934:934))
        (PORT datac (346:346:346) (339:339:339))
        (PORT datad (592:592:592) (541:541:541))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2305:2305:2305) (2303:2303:2303))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (918:918:918) (823:823:823))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1244:1244:1244) (1201:1201:1201))
        (PORT datab (1303:1303:1303) (1238:1238:1238))
        (PORT datac (232:232:232) (304:304:304))
        (PORT datad (736:736:736) (738:738:738))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (1307:1307:1307) (1244:1244:1244))
        (PORT datac (725:725:725) (727:727:727))
        (PORT datad (579:579:579) (518:518:518))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2337:2337:2337) (2343:2343:2343))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1276:1276:1276) (1247:1247:1247))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1244:1244:1244) (1201:1201:1201))
        (PORT datab (1302:1302:1302) (1237:1237:1237))
        (PORT datac (933:933:933) (902:902:902))
        (PORT datad (429:429:429) (449:449:449))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (1309:1309:1309) (1246:1246:1246))
        (PORT datac (669:669:669) (621:621:621))
        (PORT datad (665:665:665) (665:665:665))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2305:2305:2305) (2303:2303:2303))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (918:918:918) (823:823:823))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (255:255:255) (291:291:291))
        (PORT datab (256:256:256) (291:291:291))
        (PORT datac (1147:1147:1147) (1095:1095:1095))
        (PORT datad (1269:1269:1269) (1231:1231:1231))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (762:762:762) (733:733:733))
        (PORT datab (972:972:972) (928:928:928))
        (PORT datac (357:357:357) (351:351:351))
        (PORT datad (666:666:666) (637:637:637))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2305:2305:2305) (2303:2303:2303))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (918:918:918) (823:823:823))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1246:1246:1246) (1203:1203:1203))
        (PORT datab (1299:1299:1299) (1234:1234:1234))
        (PORT datac (713:713:713) (716:716:716))
        (PORT datad (235:235:235) (298:298:298))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (724:724:724) (728:728:728))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (1267:1267:1267) (1215:1215:1215))
        (PORT datad (615:615:615) (556:556:556))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2305:2305:2305) (2303:2303:2303))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (918:918:918) (823:823:823))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1245:1245:1245) (1202:1202:1202))
        (PORT datab (1301:1301:1301) (1236:1236:1236))
        (PORT datac (231:231:231) (302:302:302))
        (PORT datad (710:710:710) (712:712:712))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (986:986:986) (944:944:944))
        (PORT datab (1306:1306:1306) (1243:1243:1243))
        (PORT datac (1384:1384:1384) (1277:1277:1277))
        (PORT datad (633:633:633) (594:594:594))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2337:2337:2337) (2343:2343:2343))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1276:1276:1276) (1247:1247:1247))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (749:749:749) (773:773:773))
        (PORT datab (256:256:256) (290:290:290))
        (PORT datac (1224:1224:1224) (1183:1183:1183))
        (PORT datad (226:226:226) (252:252:252))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (991:991:991) (926:926:926))
        (PORT datab (1304:1304:1304) (1239:1239:1239))
        (PORT datac (564:564:564) (512:512:512))
        (PORT datad (1311:1311:1311) (1281:1281:1281))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2348:2348:2348) (2345:2345:2345))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1439:1439:1439) (1382:1382:1382))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (266:266:266) (340:340:340))
        (PORT datab (256:256:256) (291:291:291))
        (PORT datac (1162:1162:1162) (1123:1123:1123))
        (PORT datad (226:226:226) (252:252:252))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (715:715:715) (696:696:696))
        (PORT datab (689:689:689) (661:661:661))
        (PORT datac (717:717:717) (694:694:694))
        (PORT datad (363:363:363) (349:349:349))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4633:4633:4633) (4805:4805:4805))
        (PORT datab (1570:1570:1570) (1532:1532:1532))
        (PORT datac (1025:1025:1025) (994:994:994))
        (PORT datad (682:682:682) (653:653:653))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1019:1019:1019) (1023:1023:1023))
        (PORT datab (1448:1448:1448) (1352:1352:1352))
        (PORT datac (1221:1221:1221) (1181:1181:1181))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[2\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (684:684:684) (768:768:768))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[15\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (745:745:745) (757:757:757))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[13\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (749:749:749) (761:761:761))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[13\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (747:747:747) (759:759:759))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[12\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (754:754:754) (770:770:770))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[11\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (716:716:716) (727:727:727))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[10\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (742:742:742) (754:754:754))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[8\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (721:721:721) (734:734:734))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[8\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (721:721:721) (734:734:734))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1039:1039:1039) (1034:1034:1034))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1074:1074:1074) (1069:1069:1069))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1074:1074:1074) (1070:1070:1070))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1014:1014:1014) (1011:1011:1011))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1021:1021:1021) (1021:1021:1021))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1047:1047:1047) (1040:1040:1040))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dacRIN_SIG\[15\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1628:1628:1628) (1596:1596:1596))
        (IOPATH dataa combout (380:380:380) (377:377:377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dacRIN_SIG\[14\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1634:1634:1634) (1592:1592:1592))
        (IOPATH datab combout (381:381:381) (378:378:378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dacRIN_SIG\[13\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1627:1627:1627) (1577:1577:1577))
        (IOPATH dataa combout (380:380:380) (377:377:377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dacRIN_SIG\[12\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1574:1574:1574) (1509:1509:1509))
        (IOPATH datab combout (381:381:381) (378:378:378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dacRIN_SIG\[11\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1540:1540:1540) (1491:1491:1491))
        (IOPATH dataa combout (380:380:380) (377:377:377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dacRIN_SIG\[10\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1693:1693:1693) (1707:1707:1707))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dacRIN_SIG\[9\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1568:1568:1568) (1523:1523:1523))
        (IOPATH datab combout (381:381:381) (378:378:378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dacRIN_SIG\[8\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1647:1647:1647) (1618:1618:1618))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dacRIN_SIG\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1511:1511:1511) (1464:1464:1464))
        (IOPATH datab combout (381:381:381) (378:378:378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dacRIN_SIG\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1524:1524:1524) (1478:1478:1478))
        (IOPATH dataa combout (380:380:380) (377:377:377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dacRIN_SIG\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1556:1556:1556) (1513:1513:1513))
        (IOPATH dataa combout (380:380:380) (377:377:377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dacRIN_SIG\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1593:1593:1593) (1550:1550:1550))
        (IOPATH dataa combout (380:380:380) (377:377:377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (4289:4289:4289) (4483:4483:4483))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\AUD_DACDAT\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (5372:5372:5372) (5289:5289:5289))
        (IOPATH i o (2565:2565:2565) (2449:2449:2449))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\AUD_XCK\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1652:1652:1652) (1652:1652:1652))
        (IOPATH i o (2449:2449:2449) (2565:2565:2565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\AUD_ADCLRCK\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3130:3130:3130) (3174:3174:3174))
        (IOPATH i o (2555:2555:2555) (2439:2439:2439))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\AUD_BCLK\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1633:1633:1633) (1631:1631:1631))
        (IOPATH i o (2449:2449:2449) (2565:2565:2565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\AUD_DACLRCK\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3124:3124:3124) (3149:3149:3149))
        (IOPATH i o (2545:2545:2545) (2429:2429:2429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\CLOCK_50\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (676:676:676) (848:848:848))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_pll")
    (INSTANCE \\PLL1_inst\|altpll_component\|auto_generated\|pll1\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1964:1964:1964) (1964:1964:1964))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\PLL1_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1977:1977:1977) (1950:1950:1950))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[0\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (270:270:270) (342:342:342))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (476:476:476) (490:490:490))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~93\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (344:344:344) (335:335:335))
        (PORT datad (653:653:653) (626:626:626))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[1\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (351:351:351))
        (PORT datab (270:270:270) (343:343:343))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1924:1924:1924))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1376:1376:1376) (1319:1319:1319))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[2\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (270:270:270) (342:342:342))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1924:1924:1924))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1376:1376:1376) (1319:1319:1319))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[3\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (270:270:270) (343:343:343))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1924:1924:1924))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1376:1376:1376) (1319:1319:1319))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[4\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (270:270:270) (343:343:343))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1924:1924:1924))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1376:1376:1376) (1319:1319:1319))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[5\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (348:348:348))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[6\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (269:269:269) (341:341:341))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1924:1924:1924))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1376:1376:1376) (1319:1319:1319))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[7\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (347:347:347))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[8\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (352:352:352))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1924:1924:1924))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1376:1376:1376) (1319:1319:1319))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[10\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (268:268:268) (341:341:341))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (904:904:904) (903:903:903))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[11\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (268:268:268) (340:340:340))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (904:904:904) (903:903:903))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[12\]\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (269:269:269) (341:341:341))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (904:904:904) (903:903:903))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[13\]\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (347:347:347))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[14\]\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (270:270:270) (343:343:343))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (904:904:904) (903:903:903))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[17\]\~51\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (272:272:272) (344:344:344))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (904:904:904) (903:903:903))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[18\]\~53\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (272:272:272) (345:345:345))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (904:904:904) (903:903:903))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[19\]\~55\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (241:241:241) (306:306:306))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (904:904:904) (903:903:903))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (353:353:353))
        (PORT datab (270:270:270) (344:344:344))
        (PORT datac (238:238:238) (313:313:313))
        (PORT datad (240:240:240) (304:304:304))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (904:904:904) (903:903:903))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Equal0\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (353:353:353))
        (PORT datab (272:272:272) (345:345:345))
        (PORT datac (240:240:240) (314:314:314))
        (PORT datad (243:243:243) (310:310:310))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1924:1924:1924))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1376:1376:1376) (1319:1319:1319))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1924:1924:1924))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1376:1376:1376) (1319:1319:1319))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Equal0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (241:241:241) (317:317:317))
        (PORT datad (242:242:242) (308:308:308))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Equal0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (272:272:272) (345:345:345))
        (PORT datac (240:240:240) (316:316:316))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Equal0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (354:354:354) (336:336:336))
        (PORT datad (662:662:662) (627:627:627))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Equal0\~6_wirecell\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (924:924:924) (864:864:864))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|oRESET\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1922:1922:1922))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1339:1339:1339) (1312:1312:1312))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (474:474:474) (487:487:487))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~92\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (353:353:353) (335:335:335))
        (PORT datad (653:653:653) (626:626:626))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1339:1339:1339) (1312:1312:1312))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (433:433:433) (461:461:461))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~91\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (689:689:689) (670:670:670))
        (PORT datad (579:579:579) (525:525:525))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1339:1339:1339) (1312:1312:1312))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (474:474:474) (485:485:485))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~90\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (689:689:689) (669:669:669))
        (PORT datad (369:369:369) (348:348:348))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1339:1339:1339) (1312:1312:1312))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (428:428:428) (450:450:450))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~89\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (391:391:391) (372:372:372))
        (PORT datad (285:285:285) (339:339:339))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1465:1465:1465) (1461:1461:1461))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (480:480:480))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (445:445:445) (475:475:475))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~76\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (369:369:369))
        (PORT datad (356:356:356) (336:336:336))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1465:1465:1465) (1461:1461:1461))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (442:442:442) (477:477:477))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~75\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (317:317:317) (378:378:378))
        (PORT datad (382:382:382) (360:360:360))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1465:1465:1465) (1461:1461:1461))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (441:441:441) (470:470:470))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~78\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (356:356:356) (347:347:347))
        (PORT datad (273:273:273) (325:325:325))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1465:1465:1465) (1461:1461:1461))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~77\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (390:390:390) (371:371:371))
        (PORT datad (279:279:279) (332:332:332))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1465:1465:1465) (1461:1461:1461))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|LessThan0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (359:359:359))
        (PORT datab (285:285:285) (355:355:355))
        (PORT datac (250:250:250) (321:321:321))
        (PORT datad (254:254:254) (316:316:316))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (491:491:491) (503:503:503))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (509:509:509))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (491:491:491) (505:505:505))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (445:445:445) (483:483:483))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~83\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (691:691:691) (672:672:672))
        (PORT datad (348:348:348) (332:332:332))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1339:1339:1339) (1312:1312:1312))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~80\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (319:319:319) (381:381:381))
        (PORT datad (588:588:588) (533:533:533))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1465:1465:1465) (1461:1461:1461))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~82\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (367:367:367))
        (PORT datad (381:381:381) (359:359:359))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1465:1465:1465) (1461:1461:1461))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~81\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (320:320:320) (382:382:382))
        (PORT datad (384:384:384) (362:362:362))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1465:1465:1465) (1461:1461:1461))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|LessThan0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (661:661:661) (654:654:654))
        (PORT datab (283:283:283) (353:353:353))
        (PORT datac (252:252:252) (323:323:323))
        (PORT datad (253:253:253) (315:315:315))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|LessThan0\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (793:793:793) (796:796:796))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (653:653:653) (642:642:642))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (762:762:762) (772:772:772))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (756:756:756) (766:766:766))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (771:771:771) (770:770:770))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (450:450:450) (472:472:472))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~73\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (393:393:393) (376:376:376))
        (PORT datad (762:762:762) (757:757:757))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1812:1812:1812) (1816:1816:1816))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (483:483:483) (494:494:494))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~71\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (807:807:807) (819:819:819))
        (PORT datad (356:356:356) (336:336:336))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1812:1812:1812) (1816:1816:1816))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (445:445:445) (476:476:476))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~70\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (802:802:802) (813:813:813))
        (PORT datad (381:381:381) (359:359:359))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1812:1812:1812) (1816:1816:1816))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (484:484:484) (495:495:495))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~68\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (805:805:805) (817:817:817))
        (PORT datad (381:381:381) (358:358:358))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1812:1812:1812) (1816:1816:1816))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (484:484:484) (496:496:496))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~66\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (803:803:803) (814:814:814))
        (PORT datad (580:580:580) (527:527:527))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1812:1812:1812) (1816:1816:1816))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (442:442:442) (471:471:471))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~65\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (804:804:804) (815:815:815))
        (PORT datad (356:356:356) (337:337:337))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1812:1812:1812) (1816:1816:1816))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~62\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (445:445:445) (477:477:477))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~64\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (393:393:393) (372:372:372))
        (PORT datad (761:761:761) (756:756:756))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1812:1812:1812) (1816:1816:1816))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~86\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (314:314:314) (374:374:374))
        (PORT datad (859:859:859) (793:793:793))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1465:1465:1465) (1461:1461:1461))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~88\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (318:318:318) (379:379:379))
        (PORT datac (659:659:659) (638:638:638))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1465:1465:1465) (1461:1461:1461))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~85\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (310:310:310) (370:370:370))
        (PORT datad (663:663:663) (632:632:632))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1465:1465:1465) (1461:1461:1461))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|LessThan0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (744:744:744) (762:762:762))
        (PORT datab (284:284:284) (354:354:354))
        (PORT datac (251:251:251) (322:322:322))
        (PORT datad (255:255:255) (317:317:317))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|LessThan0\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (673:673:673) (642:642:642))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (704:704:704) (711:711:711))
        (PORT datad (190:190:190) (210:210:210))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|resetAdc\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1942:1942:1942))
        (PORT asdata (1621:1621:1621) (1544:1544:1544))
        (PORT clrn (2588:2588:2588) (2654:2654:2654))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[5\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (364:364:364))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[6\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2334:2334:2334) (2333:2333:2333))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1312:1312:1312) (1276:1276:1276))
        (PORT sclr (1415:1415:1415) (1395:1395:1395))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|LessThan2\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (944:944:944) (900:900:900))
        (PORT datab (1337:1337:1337) (1268:1268:1268))
        (PORT datad (1303:1303:1303) (1264:1264:1264))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2334:2334:2334) (2333:2333:2333))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1312:1312:1312) (1276:1276:1276))
        (PORT sclr (1415:1415:1415) (1395:1395:1395))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[2\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (280:280:280) (361:361:361))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[3\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (278:278:278) (354:354:354))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2334:2334:2334) (2333:2333:2333))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1312:1312:1312) (1276:1276:1276))
        (PORT sclr (1415:1415:1415) (1395:1395:1395))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[4\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (363:363:363))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2334:2334:2334) (2333:2333:2333))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1312:1312:1312) (1276:1276:1276))
        (PORT sclr (1415:1415:1415) (1395:1395:1395))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2334:2334:2334) (2333:2333:2333))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1312:1312:1312) (1276:1276:1276))
        (PORT sclr (1415:1415:1415) (1395:1395:1395))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|LessThan2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (279:279:279) (360:360:360))
        (PORT datab (291:291:291) (365:365:365))
        (PORT datac (244:244:244) (323:323:323))
        (PORT datad (261:261:261) (327:327:327))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|LEFT_MODE_SM\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (945:945:945) (901:901:901))
        (PORT datab (1339:1339:1339) (1270:1270:1270))
        (PORT datad (1305:1305:1305) (1267:1267:1267))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|LEFT_MODE_SM\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2305:2305:2305) (2303:2303:2303))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (918:918:918) (823:823:823))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLRSelect\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2305:2305:2305) (2303:2303:2303))
        (PORT asdata (2083:2083:2083) (1987:1987:1987))
        (PORT clrn (918:918:918) (823:823:823))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\CLOCK_50\~inputclkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (162:162:162) (156:156:156))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (960:960:960) (921:921:921))
        (PORT datab (690:690:690) (679:679:679))
        (PORT datad (580:580:580) (541:541:541))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\AUD_ADCDAT\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (646:646:646) (818:818:818))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\adcdat\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (4463:4463:4463) (4688:4688:4688))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE adcdat)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2840:2840:2840) (2941:2941:2941))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[7\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (347:347:347))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[8\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (268:268:268) (340:340:340))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2334:2334:2334) (2333:2333:2333))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1312:1312:1312) (1276:1276:1276))
        (PORT sclr (1415:1415:1415) (1395:1395:1395))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[10\]\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (268:268:268) (341:341:341))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2334:2334:2334) (2333:2333:2333))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1312:1312:1312) (1276:1276:1276))
        (PORT sclr (1415:1415:1415) (1395:1395:1395))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[11\]\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (358:358:358))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[12\]\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (352:352:352))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2337:2337:2337) (2343:2343:2343))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1276:1276:1276) (1247:1247:1247))
        (PORT sclr (1144:1144:1144) (1152:1152:1152))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[13\]\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (352:352:352))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2337:2337:2337) (2343:2343:2343))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1276:1276:1276) (1247:1247:1247))
        (PORT sclr (1144:1144:1144) (1152:1152:1152))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[14\]\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (353:353:353))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2337:2337:2337) (2343:2343:2343))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1276:1276:1276) (1247:1247:1247))
        (PORT sclr (1144:1144:1144) (1152:1152:1152))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2334:2334:2334) (2333:2333:2333))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1312:1312:1312) (1276:1276:1276))
        (PORT sclr (1415:1415:1415) (1395:1395:1395))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|process_5\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1295:1295:1295) (1252:1252:1252))
        (PORT datab (1272:1272:1272) (1226:1226:1226))
        (PORT datac (729:729:729) (738:738:738))
        (PORT datad (770:770:770) (783:783:783))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[16\]\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2337:2337:2337) (2343:2343:2343))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1276:1276:1276) (1247:1247:1247))
        (PORT sclr (1144:1144:1144) (1152:1152:1152))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[19\]\~62\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (271:271:271) (344:344:344))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2337:2337:2337) (2343:2343:2343))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1276:1276:1276) (1247:1247:1247))
        (PORT sclr (1144:1144:1144) (1152:1152:1152))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[20\]\~64\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (271:271:271) (343:343:343))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2337:2337:2337) (2343:2343:2343))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1276:1276:1276) (1247:1247:1247))
        (PORT sclr (1144:1144:1144) (1152:1152:1152))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[21\]\~66\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (271:271:271) (344:344:344))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2337:2337:2337) (2343:2343:2343))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1276:1276:1276) (1247:1247:1247))
        (PORT sclr (1144:1144:1144) (1152:1152:1152))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[22\]\~68\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2337:2337:2337) (2343:2343:2343))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1276:1276:1276) (1247:1247:1247))
        (PORT sclr (1144:1144:1144) (1152:1152:1152))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[23\]\~70\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (363:363:363))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2337:2337:2337) (2343:2343:2343))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1276:1276:1276) (1247:1247:1247))
        (PORT sclr (1144:1144:1144) (1152:1152:1152))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2334:2334:2334) (2333:2333:2333))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1312:1312:1312) (1276:1276:1276))
        (PORT sclr (1415:1415:1415) (1395:1395:1395))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|process_5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (352:352:352))
        (PORT datab (271:271:271) (344:344:344))
        (PORT datac (239:239:239) (314:314:314))
        (PORT datad (241:241:241) (307:307:307))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|process_5\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (689:689:689) (659:659:659))
        (PORT datab (724:724:724) (684:684:684))
        (PORT datac (690:690:690) (706:706:706))
        (PORT datad (187:187:187) (205:205:205))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|process_5\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (766:766:766) (791:791:791))
        (PORT datac (672:672:672) (657:657:657))
        (PORT datad (744:744:744) (751:751:751))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2334:2334:2334) (2333:2333:2333))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1312:1312:1312) (1276:1276:1276))
        (PORT sclr (1415:1415:1415) (1395:1395:1395))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|process_5\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (351:351:351))
        (PORT datab (278:278:278) (354:354:354))
        (PORT datac (237:237:237) (312:312:312))
        (PORT datad (250:250:250) (321:321:321))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|LessThan1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (254:254:254) (288:288:288))
        (PORT datac (748:748:748) (764:764:764))
        (PORT datad (711:711:711) (688:688:688))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1958:1958:1958))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1352:1352:1352) (1308:1308:1308))
        (PORT ena (1619:1619:1619) (1539:1539:1539))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (234:234:234) (297:297:297))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1958:1958:1958))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1352:1352:1352) (1308:1308:1308))
        (PORT ena (1619:1619:1619) (1539:1539:1539))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1958:1958:1958))
        (PORT asdata (625:625:625) (694:694:694))
        (PORT clrn (1352:1352:1352) (1308:1308:1308))
        (PORT ena (1619:1619:1619) (1539:1539:1539))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1958:1958:1958))
        (PORT asdata (625:625:625) (695:695:695))
        (PORT clrn (1352:1352:1352) (1308:1308:1308))
        (PORT ena (1619:1619:1619) (1539:1539:1539))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1958:1958:1958))
        (PORT asdata (622:622:622) (691:691:691))
        (PORT clrn (1352:1352:1352) (1308:1308:1308))
        (PORT ena (1619:1619:1619) (1539:1539:1539))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (319:319:319))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1958:1958:1958))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1352:1352:1352) (1308:1308:1308))
        (PORT ena (1619:1619:1619) (1539:1539:1539))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1958:1958:1958))
        (PORT asdata (623:623:623) (692:692:692))
        (PORT clrn (1352:1352:1352) (1308:1308:1308))
        (PORT ena (1619:1619:1619) (1539:1539:1539))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (255:255:255) (318:318:318))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1958:1958:1958))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1352:1352:1352) (1308:1308:1308))
        (PORT ena (1619:1619:1619) (1539:1539:1539))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[8\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (255:255:255) (317:317:317))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1958:1958:1958))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1352:1352:1352) (1308:1308:1308))
        (PORT ena (1619:1619:1619) (1539:1539:1539))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[9\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (255:255:255) (317:317:317))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1958:1958:1958))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1352:1352:1352) (1308:1308:1308))
        (PORT ena (1619:1619:1619) (1539:1539:1539))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[10\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (319:319:319))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1958:1958:1958))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1352:1352:1352) (1308:1308:1308))
        (PORT ena (1619:1619:1619) (1539:1539:1539))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[11\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (257:257:257) (320:320:320))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1958:1958:1958))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1352:1352:1352) (1308:1308:1308))
        (PORT ena (1619:1619:1619) (1539:1539:1539))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[12\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (255:255:255) (317:317:317))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1958:1958:1958))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1352:1352:1352) (1308:1308:1308))
        (PORT ena (1619:1619:1619) (1539:1539:1539))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1958:1958:1958))
        (PORT asdata (626:626:626) (695:695:695))
        (PORT clrn (1352:1352:1352) (1308:1308:1308))
        (PORT ena (1619:1619:1619) (1539:1539:1539))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[14\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (408:408:408) (437:437:437))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1958:1958:1958))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1352:1352:1352) (1308:1308:1308))
        (PORT ena (1619:1619:1619) (1539:1539:1539))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[15\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (748:748:748) (759:759:759))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[2\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1021:1021:1021) (1025:1025:1025))
        (PORT datab (254:254:254) (288:288:288))
        (PORT datac (747:747:747) (763:763:763))
        (PORT datad (711:711:711) (689:689:689))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1958:1958:1958))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1138:1138:1138) (1073:1073:1073))
        (PORT ena (1574:1574:1574) (1495:1495:1495))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacLIN_SIG\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1940:1940:1940))
        (PORT asdata (2157:2157:2157) (2067:2067:2067))
        (PORT clrn (2410:2410:2410) (2451:2451:2451))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[0\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (684:684:684) (768:768:768))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (979:979:979) (948:948:948))
        (PORT datac (666:666:666) (675:675:675))
        (PORT datad (4923:4923:4923) (5080:5080:5080))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (434:434:434) (468:468:468))
        (PORT datab (610:610:610) (577:577:577))
        (PORT datac (192:192:192) (222:222:222))
        (PORT datad (196:196:196) (218:218:218))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (705:705:705) (691:691:691))
        (PORT datab (765:765:765) (790:790:790))
        (PORT datac (1440:1440:1440) (1343:1343:1343))
        (PORT datad (989:989:989) (984:984:984))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|process_5\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (958:958:958) (921:921:921))
        (PORT datab (1175:1175:1175) (1084:1084:1084))
        (PORT datac (1713:1713:1713) (1619:1619:1619))
        (PORT datad (737:737:737) (747:747:747))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|RL_DATA_OUT_VALID\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2305:2305:2305) (2303:2303:2303))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (918:918:918) (823:823:823))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (825:825:825) (800:800:800))
        (PORT datab (304:304:304) (373:373:373))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|valid_wreq\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (350:350:350))
        (PORT datab (795:795:795) (797:797:797))
        (PORT datac (1490:1490:1490) (1433:1433:1433))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|_\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (801:801:801) (816:816:816))
        (PORT datab (282:282:282) (357:357:357))
        (PORT datac (1492:1492:1492) (1435:1435:1435))
        (PORT datad (230:230:230) (250:250:250))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1333:1333:1333) (1257:1257:1257))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (826:826:826) (801:801:801))
        (PORT datab (318:318:318) (395:395:395))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1333:1333:1333) (1257:1257:1257))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (826:826:826) (802:802:802))
        (PORT datab (297:297:297) (372:372:372))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1333:1333:1333) (1257:1257:1257))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (827:827:827) (802:802:802))
        (PORT datab (706:706:706) (706:706:706))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1333:1333:1333) (1257:1257:1257))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (827:827:827) (803:803:803))
        (PORT datab (296:296:296) (371:371:371))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1333:1333:1333) (1257:1257:1257))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (828:828:828) (804:804:804))
        (PORT datab (464:464:464) (501:501:501))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1333:1333:1333) (1257:1257:1257))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (828:828:828) (804:804:804))
        (PORT datab (295:295:295) (372:372:372))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1333:1333:1333) (1257:1257:1257))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (829:829:829) (805:805:805))
        (PORT datab (459:459:459) (500:500:500))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1333:1333:1333) (1257:1257:1257))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1098:1098:1098) (1070:1070:1070))
        (PORT datab (283:283:283) (352:352:352))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1269:1269:1269) (1191:1191:1191))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1097:1097:1097) (1069:1069:1069))
        (PORT datab (303:303:303) (372:372:372))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1269:1269:1269) (1191:1191:1191))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1096:1096:1096) (1068:1068:1068))
        (PORT datab (284:284:284) (353:353:353))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1269:1269:1269) (1191:1191:1191))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1096:1096:1096) (1067:1067:1067))
        (PORT datab (467:467:467) (495:495:495))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1269:1269:1269) (1191:1191:1191))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1095:1095:1095) (1067:1067:1067))
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1269:1269:1269) (1191:1191:1191))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1095:1095:1095) (1066:1066:1066))
        (PORT datab (670:670:670) (665:665:665))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1269:1269:1269) (1191:1191:1191))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[13\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (654:654:654) (738:738:738))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[16\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (282:282:282) (364:364:364))
        (PORT datad (263:263:263) (329:329:329))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1935:1935:1935))
        (PORT asdata (4505:4505:4505) (4722:4722:4722))
        (PORT ena (1064:1064:1064) (1024:1024:1024))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[14\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (624:624:624) (708:708:708))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1935:1935:1935))
        (PORT asdata (4739:4739:4739) (4928:4928:4928))
        (PORT ena (1064:1064:1064) (1024:1024:1024))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Equal0\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (683:683:683) (694:694:694))
        (PORT datab (715:715:715) (707:707:707))
        (PORT datac (1000:1000:1000) (973:973:973))
        (PORT datad (735:735:735) (753:753:753))
        (IOPATH dataa combout (367:367:367) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (361:361:361))
        (PORT datab (1002:1002:1002) (957:957:957))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1269:1269:1269) (1191:1191:1191))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1094:1094:1094) (1065:1065:1065))
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1269:1269:1269) (1191:1191:1191))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[15\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (634:634:634) (718:718:718))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1935:1935:1935))
        (PORT asdata (4836:4836:4836) (5048:5048:5048))
        (PORT ena (1064:1064:1064) (1024:1024:1024))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Equal0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (790:790:790) (826:826:826))
        (PORT datab (689:689:689) (684:684:684))
        (PORT datac (667:667:667) (666:666:666))
        (PORT datad (961:961:961) (940:940:940))
        (IOPATH dataa combout (367:367:367) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[9\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (664:664:664) (748:748:748))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1935:1935:1935))
        (PORT asdata (4825:4825:4825) (5054:5054:5054))
        (PORT ena (1064:1064:1064) (1024:1024:1024))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Equal0\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1015:1015:1015) (993:993:993))
        (PORT datab (1307:1307:1307) (1237:1237:1237))
        (PORT datac (473:473:473) (501:501:501))
        (PORT datad (455:455:455) (479:479:479))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH datab combout (369:369:369) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Equal0\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (384:384:384) (363:363:363))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[17\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (634:634:634) (718:718:718))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2274:2274:2274))
        (PORT asdata (4488:4488:4488) (4721:4721:4721))
        (PORT ena (1100:1100:1100) (1055:1055:1055))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[3\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (684:684:684) (768:768:768))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1935:1935:1935))
        (PORT asdata (4751:4751:4751) (4970:4970:4970))
        (PORT ena (1064:1064:1064) (1024:1024:1024))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[4\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (674:674:674) (758:758:758))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (4444:4444:4444) (4663:4663:4663))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1064:1064:1064) (1024:1024:1024))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (516:516:516))
        (PORT datab (784:784:784) (801:801:801))
        (PORT datac (757:757:757) (770:770:770))
        (PORT datad (1131:1131:1131) (1063:1063:1063))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[8\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (654:654:654) (738:738:738))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (4449:4449:4449) (4680:4680:4680))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1064:1064:1064) (1024:1024:1024))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Equal0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (820:820:820) (828:828:828))
        (PORT datab (1897:1897:1897) (1826:1826:1826))
        (PORT datac (487:487:487) (527:527:527))
        (PORT datad (441:441:441) (473:473:473))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH datab combout (369:369:369) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[1\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (684:684:684) (768:768:768))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (4388:4388:4388) (4606:4606:4606))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1064:1064:1064) (1024:1024:1024))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (792:792:792) (812:812:812))
        (PORT datab (521:521:521) (537:537:537))
        (PORT datac (1054:1054:1054) (1068:1068:1068))
        (PORT datad (455:455:455) (483:483:483))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Equal0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (186:186:186) (213:213:213))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Equal0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (702:702:702) (704:704:704))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (910:910:910) (896:896:896))
        (PORT datad (693:693:693) (671:671:671))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[12\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (634:634:634) (718:718:718))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1935:1935:1935))
        (PORT asdata (5175:5175:5175) (5405:5405:5405))
        (PORT ena (1064:1064:1064) (1024:1024:1024))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[10\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (654:654:654) (738:738:738))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[9\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (4386:4386:4386) (4617:4617:4617))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2274:2274:2274))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1100:1100:1100) (1055:1055:1055))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[7\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (674:674:674) (758:758:758))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1935:1935:1935))
        (PORT asdata (4645:4645:4645) (4828:4828:4828))
        (PORT ena (1064:1064:1064) (1024:1024:1024))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[6\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (684:684:684) (768:768:768))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1935:1935:1935))
        (PORT asdata (5002:5002:5002) (5181:5181:5181))
        (PORT ena (1064:1064:1064) (1024:1024:1024))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[5\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (674:674:674) (758:758:758))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1935:1935:1935))
        (PORT asdata (4462:4462:4462) (4672:4672:4672))
        (PORT ena (1064:1064:1064) (1024:1024:1024))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (373:373:373))
        (PORT datab (288:288:288) (361:361:361))
        (PORT datac (261:261:261) (337:337:337))
        (PORT datad (262:262:262) (328:328:328))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[16\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (644:644:644) (728:728:728))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1935:1935:1935))
        (PORT asdata (4816:4816:4816) (5033:5033:5033))
        (PORT ena (1064:1064:1064) (1024:1024:1024))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (797:797:797) (801:801:801))
        (PORT datab (673:673:673) (679:679:679))
        (PORT datac (721:721:721) (738:738:738))
        (PORT datad (728:728:728) (746:746:746))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (217:217:217) (244:244:244))
        (PORT datad (657:657:657) (624:624:624))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan0\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (648:648:648) (603:603:603))
        (PORT datac (756:756:756) (769:769:769))
        (PORT datad (673:673:673) (639:639:639))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1001:1001:1001) (984:984:984))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (688:688:688) (638:638:638))
        (PORT datab (1049:1049:1049) (1015:1015:1015))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (797:797:797) (820:820:820))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (782:782:782) (809:809:809))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add0\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (987:987:987) (975:975:975))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add0\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (992:992:992) (984:984:984))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add0\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1030:1030:1030) (1000:1000:1000))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add0\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (773:773:773) (797:797:797))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add0\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (767:767:767) (791:791:791))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add0\~32\\)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (287:287:287) (357:357:357))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1269:1269:1269) (1191:1191:1191))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1303:1303:1303) (1288:1288:1288))
        (PORT datab (483:483:483) (517:517:517))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan1\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (431:431:431) (408:408:408))
        (PORT datab (519:519:519) (535:535:535))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan1\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (469:469:469) (513:513:513))
        (PORT datab (382:382:382) (376:376:376))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan1\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1161:1161:1161) (1103:1103:1103))
        (PORT datab (423:423:423) (400:400:400))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan1\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (990:990:990) (951:951:951))
        (PORT datab (379:379:379) (373:373:373))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan1\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (695:695:695) (696:696:696))
        (PORT datab (420:420:420) (396:396:396))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan1\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (428:428:428) (405:405:405))
        (PORT datab (466:466:466) (504:504:504))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan1\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (527:527:527) (557:557:557))
        (PORT datab (419:419:419) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan1\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (711:711:711) (659:659:659))
        (PORT datab (505:505:505) (525:525:525))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan1\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (514:514:514))
        (PORT datab (1217:1217:1217) (1096:1096:1096))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan1\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (707:707:707))
        (PORT datab (641:641:641) (600:600:600))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan1\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (466:466:466) (508:508:508))
        (PORT datab (377:377:377) (367:367:367))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan1\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1290:1290:1290) (1209:1209:1209))
        (PORT datab (716:716:716) (703:703:703))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan1\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (715:715:715))
        (PORT datab (680:680:680) (630:630:630))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan1\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (432:432:432) (408:408:408))
        (PORT datab (514:514:514) (536:536:536))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan1\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (660:660:660) (621:621:621))
        (PORT datab (733:733:733) (735:735:735))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan1\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (377:377:377))
        (PORT datad (656:656:656) (655:655:655))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Selector2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (685:685:685) (673:673:673))
        (PORT datad (677:677:677) (651:651:651))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Selector2\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (282:282:282) (363:363:363))
        (PORT datab (770:770:770) (738:738:738))
        (PORT datad (196:196:196) (219:219:219))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|currentState\.Only_read\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2285:2285:2285) (2283:2283:2283))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (949:949:949) (845:845:845))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|write_fifo\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (412:412:412) (436:436:436))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|write_fifo\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1937:1937:1937))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1090:1090:1090) (1088:1088:1088))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|valid_wreq\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (796:796:796) (798:798:798))
        (PORT datac (1491:1491:1491) (1434:1434:1434))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (370:370:370))
        (PORT datab (298:298:298) (376:376:376))
        (PORT datac (259:259:259) (333:333:333))
        (PORT datad (268:268:268) (337:337:337))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|currentState\.Write_untillfull\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (717:717:717) (692:692:692))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|currentState\.Write_untillfull\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2285:2285:2285) (2283:2283:2283))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (949:949:949) (845:845:845))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[11\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (644:644:644) (728:728:728))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[10\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (4427:4427:4427) (4654:4654:4654))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1064:1064:1064) (1024:1024:1024))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add1\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (352:352:352))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add1\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (353:353:353))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add1\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (288:288:288) (360:360:360))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add1\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (364:364:364))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add1\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (365:365:365))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add1\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1290:1290:1290) (1230:1230:1230))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add1\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (778:778:778) (796:796:796))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add1\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1330:1330:1330) (1261:1261:1261))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add1\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (672:672:672) (678:678:678))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add1\~33\\)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan2\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (748:748:748) (746:746:746))
        (PORT datab (821:821:821) (823:823:823))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan2\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (426:426:426) (402:402:402))
        (PORT datab (810:810:810) (811:811:811))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan2\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (792:792:792) (797:797:797))
        (PORT datab (377:377:377) (369:369:369))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan2\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (650:650:650) (611:611:611))
        (PORT datab (821:821:821) (823:823:823))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan2\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (768:768:768) (777:777:777))
        (PORT datab (376:376:376) (369:369:369))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan2\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (819:819:819) (826:826:826))
        (PORT datab (415:415:415) (390:390:390))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan2\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (423:423:423) (398:398:398))
        (PORT datab (789:789:789) (799:799:799))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan2\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1099:1099:1099) (1100:1100:1100))
        (PORT datab (414:414:414) (388:388:388))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan2\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (801:801:801) (805:805:805))
        (PORT datab (648:648:648) (605:605:605))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan2\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (419:419:419) (390:390:390))
        (PORT datab (818:818:818) (826:826:826))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan2\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1056:1056:1056) (1021:1021:1021))
        (PORT datab (648:648:648) (609:609:609))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan2\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (780:780:780) (807:807:807))
        (PORT datab (372:372:372) (361:361:361))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan2\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (790:790:790) (819:819:819))
        (PORT datab (685:685:685) (629:629:629))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan2\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (648:648:648) (623:623:623))
        (PORT datab (816:816:816) (825:825:825))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan2\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (422:422:422) (394:394:394))
        (PORT datab (1007:1007:1007) (1003:1003:1003))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan2\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (422:422:422) (395:395:395))
        (PORT datab (1011:1011:1011) (986:986:986))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan2\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (984:984:984) (967:967:967))
        (PORT datad (355:355:355) (328:328:328))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Selector1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (218:218:218) (245:245:245))
        (PORT datad (355:355:355) (335:335:335))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Selector1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (390:390:390) (376:376:376))
        (PORT datab (769:769:769) (737:737:737))
        (PORT datad (693:693:693) (666:666:666))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|currentState\.Only_write\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2285:2285:2285) (2283:2283:2283))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (949:949:949) (845:845:845))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|read_fifo\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (438:438:438) (459:459:459))
        (PORT datad (433:433:433) (452:452:452))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|read_fifo\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1937:1937:1937))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1090:1090:1090) (1088:1088:1088))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1020:1020:1020) (993:993:993))
        (PORT datab (1757:1757:1757) (1655:1655:1655))
        (PORT datac (754:754:754) (776:776:776))
        (PORT datad (954:954:954) (938:938:938))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (991:991:991) (966:966:966))
        (PORT datab (779:779:779) (788:788:788))
        (PORT datac (780:780:780) (796:796:796))
        (PORT datad (760:760:760) (767:767:767))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (368:368:368))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (568:568:568) (521:521:521))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (522:522:522))
        (PORT datab (320:320:320) (398:398:398))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (270:270:270) (339:339:339))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (275:275:275) (354:354:354))
        (PORT datab (228:228:228) (259:259:259))
        (PORT datad (595:595:595) (540:540:540))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|valid_rreq\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (793:793:793) (806:806:806))
        (PORT datac (1490:1490:1490) (1433:1433:1433))
        (PORT datad (245:245:245) (313:313:313))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1908:1908:1908))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (5170:5170:5170) (5024:5024:5024))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1908:1908:1908))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (5170:5170:5170) (5024:5024:5024))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1908:1908:1908))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (5170:5170:5170) (5024:5024:5024))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (303:303:303) (373:373:373))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1908:1908:1908))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (5170:5170:5170) (5024:5024:5024))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (359:359:359))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (303:303:303) (372:372:372))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1908:1908:1908))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (5170:5170:5170) (5024:5024:5024))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (304:304:304) (378:378:378))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (491:491:491) (514:514:514))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (353:353:353))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1900:1900:1900) (1915:1915:1915))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (4083:4083:4083) (3970:3970:3970))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (353:353:353))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1900:1900:1900) (1915:1915:1915))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (4083:4083:4083) (3970:3970:3970))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1900:1900:1900) (1915:1915:1915))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (4083:4083:4083) (3970:3970:3970))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (349:349:349))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1900:1900:1900) (1915:1915:1915))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (4083:4083:4083) (3970:3970:3970))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|address_reg_b\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (243:243:243) (310:310:310))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|address_reg_b\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1900:1900:1900) (1915:1915:1915))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (4083:4083:4083) (3970:3970:3970))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (350:350:350))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1900:1900:1900) (1915:1915:1915))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (4083:4083:4083) (3970:3970:3970))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|address_reg_b\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (243:243:243) (310:310:310))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|address_reg_b\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1900:1900:1900) (1915:1915:1915))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (4083:4083:4083) (3970:3970:3970))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1118:1118:1118) (1074:1074:1074))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1118:1118:1118) (1074:1074:1074))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1118:1118:1118) (1074:1074:1074))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (353:353:353))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1118:1118:1118) (1074:1074:1074))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (359:359:359))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (353:353:353))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1118:1118:1118) (1074:1074:1074))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (358:358:358))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (352:352:352))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1923:1923:1923) (1819:1819:1819))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (353:353:353))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1923:1923:1923) (1819:1819:1819))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (353:353:353))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1923:1923:1923) (1819:1819:1819))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1923:1923:1923) (1819:1819:1819))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (399:399:399))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita15\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (299:299:299) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1923:1923:1923) (1819:1819:1819))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3876w\[3\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (587:587:587))
        (PORT datac (1248:1248:1248) (1181:1181:1181))
        (PORT datad (495:495:495) (531:531:531))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1923:1923:1923) (1819:1819:1819))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3856w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (541:541:541) (573:573:573))
        (PORT datab (229:229:229) (260:260:260))
        (PORT datad (474:474:474) (507:507:507))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1118:1118:1118) (1074:1074:1074))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1118:1118:1118) (1074:1074:1074))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1118:1118:1118) (1074:1074:1074))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1923:1923:1923) (1819:1819:1819))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1908:1908:1908))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (5170:5170:5170) (5024:5024:5024))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1908:1908:1908))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (5170:5170:5170) (5024:5024:5024))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1908:1908:1908))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (5170:5170:5170) (5024:5024:5024))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1900:1900:1900) (1915:1915:1915))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (4083:4083:4083) (3970:3970:3970))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1900:1900:1900) (1915:1915:1915))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (4083:4083:4083) (3970:3970:3970))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a363\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2321:2321:2321) (2299:2299:2299))
        (PORT clk (2248:2248:2248) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a363\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9779:9779:9779) (9867:9867:9867))
        (PORT d[1] (4695:4695:4695) (4569:4569:4569))
        (PORT d[2] (6727:6727:6727) (6591:6591:6591))
        (PORT d[3] (6269:6269:6269) (6188:6188:6188))
        (PORT d[4] (5464:5464:5464) (5293:5293:5293))
        (PORT d[5] (5801:5801:5801) (5664:5664:5664))
        (PORT d[6] (6363:6363:6363) (6089:6089:6089))
        (PORT d[7] (4156:4156:4156) (4023:4023:4023))
        (PORT d[8] (3993:3993:3993) (4061:4061:4061))
        (PORT d[9] (5135:5135:5135) (4912:4912:4912))
        (PORT d[10] (5964:5964:5964) (5913:5913:5913))
        (PORT d[11] (3863:3863:3863) (3756:3756:3756))
        (PORT d[12] (4683:4683:4683) (4544:4544:4544))
        (PORT clk (2245:2245:2245) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a363\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3976:3976:3976) (3894:3894:3894))
        (PORT clk (2245:2245:2245) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a363\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2276:2276:2276))
        (PORT d[0] (4519:4519:4519) (4448:4448:4448))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a363\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a363\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2277:2277:2277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a363\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a363\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a363\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3915:3915:3915) (3834:3834:3834))
        (PORT d[1] (3488:3488:3488) (3394:3394:3394))
        (PORT d[2] (3107:3107:3107) (3069:3069:3069))
        (PORT d[3] (4159:4159:4159) (4165:4165:4165))
        (PORT d[4] (2934:2934:2934) (2756:2756:2756))
        (PORT d[5] (3559:3559:3559) (3606:3606:3606))
        (PORT d[6] (3526:3526:3526) (3321:3321:3321))
        (PORT d[7] (3213:3213:3213) (3036:3036:3036))
        (PORT d[8] (3190:3190:3190) (3132:3132:3132))
        (PORT d[9] (2884:2884:2884) (2819:2819:2819))
        (PORT d[10] (3816:3816:3816) (3697:3697:3697))
        (PORT d[11] (3618:3618:3618) (3561:3561:3561))
        (PORT d[12] (3238:3238:3238) (3071:3071:3071))
        (PORT clk (2206:2206:2206) (2195:2195:2195))
        (PORT ena (5151:5151:5151) (4966:4966:4966))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a363\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2195:2195:2195))
        (PORT d[0] (5151:5151:5151) (4966:4966:4966))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a363\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a363\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a363\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[25\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1006:1006:1006) (963:963:963))
        (PORT datab (1282:1282:1282) (1247:1247:1247))
        (PORT datac (2053:2053:2053) (2090:2090:2090))
        (PORT datad (1965:1965:1965) (1902:1902:1902))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3866w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (541:541:541) (573:573:573))
        (PORT datad (473:473:473) (506:506:506))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3866w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (586:586:586))
        (PORT datab (242:242:242) (281:281:281))
        (PORT datac (1246:1246:1246) (1180:1180:1180))
        (PORT datad (495:495:495) (531:531:531))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a389\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2025:2025:2025) (2019:2019:2019))
        (PORT clk (2265:2265:2265) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a389\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9696:9696:9696) (9722:9722:9722))
        (PORT d[1] (4332:4332:4332) (4179:4179:4179))
        (PORT d[2] (4386:4386:4386) (4247:4247:4247))
        (PORT d[3] (6693:6693:6693) (6637:6637:6637))
        (PORT d[4] (5616:5616:5616) (5375:5375:5375))
        (PORT d[5] (4405:4405:4405) (4227:4227:4227))
        (PORT d[6] (8764:8764:8764) (8548:8548:8548))
        (PORT d[7] (9737:9737:9737) (9770:9770:9770))
        (PORT d[8] (3922:3922:3922) (3980:3980:3980))
        (PORT d[9] (5089:5089:5089) (4870:4870:4870))
        (PORT d[10] (4975:4975:4975) (4915:4915:4915))
        (PORT d[11] (5343:5343:5343) (5284:5284:5284))
        (PORT d[12] (5045:5045:5045) (4898:4898:4898))
        (PORT clk (2262:2262:2262) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a389\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3669:3669:3669) (3567:3567:3567))
        (PORT clk (2262:2262:2262) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a389\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2293:2293:2293))
        (PORT d[0] (3906:3906:3906) (3841:3841:3841))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a389\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a389\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2294:2294:2294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a389\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a389\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a389\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2778:2778:2778) (2782:2782:2782))
        (PORT d[1] (2457:2457:2457) (2331:2331:2331))
        (PORT d[2] (2132:2132:2132) (2138:2138:2138))
        (PORT d[3] (3340:3340:3340) (3321:3321:3321))
        (PORT d[4] (1958:1958:1958) (1884:1884:1884))
        (PORT d[5] (3867:3867:3867) (3914:3914:3914))
        (PORT d[6] (2501:2501:2501) (2386:2386:2386))
        (PORT d[7] (5389:5389:5389) (5473:5473:5473))
        (PORT d[8] (2516:2516:2516) (2421:2421:2421))
        (PORT d[9] (2584:2584:2584) (2487:2487:2487))
        (PORT d[10] (3463:3463:3463) (3310:3310:3310))
        (PORT d[11] (3950:3950:3950) (3878:3878:3878))
        (PORT d[12] (2487:2487:2487) (2393:2393:2393))
        (PORT clk (2223:2223:2223) (2212:2212:2212))
        (PORT ena (4192:4192:4192) (4024:4024:4024))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a389\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2212:2212:2212))
        (PORT d[0] (4192:4192:4192) (4024:4024:4024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a389\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a389\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a389\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[25\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1291:1291:1291) (1223:1223:1223))
        (PORT datab (1381:1381:1381) (1301:1301:1301))
        (PORT datac (2051:2051:2051) (2087:2087:2087))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[25\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1178:1178:1178) (1112:1112:1112))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (1231:1231:1231) (1203:1203:1203))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3826w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (532:532:532) (585:585:585))
        (PORT datab (240:240:240) (279:279:279))
        (PORT datac (1245:1245:1245) (1178:1178:1178))
        (PORT datad (495:495:495) (531:531:531))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a285\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1448:1448:1448) (1436:1436:1436))
        (PORT clk (2286:2286:2286) (2318:2318:2318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a285\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6269:6269:6269) (6145:6145:6145))
        (PORT d[1] (2299:2299:2299) (2224:2224:2224))
        (PORT d[2] (2302:2302:2302) (2222:2222:2222))
        (PORT d[3] (2190:2190:2190) (2109:2109:2109))
        (PORT d[4] (2930:2930:2930) (2830:2830:2830))
        (PORT d[5] (2899:2899:2899) (2793:2793:2793))
        (PORT d[6] (4308:4308:4308) (4093:4093:4093))
        (PORT d[7] (5479:5479:5479) (5234:5234:5234))
        (PORT d[8] (3175:3175:3175) (3190:3190:3190))
        (PORT d[9] (5229:5229:5229) (4994:4994:4994))
        (PORT d[10] (4424:4424:4424) (4245:4245:4245))
        (PORT d[11] (2190:2190:2190) (2117:2117:2117))
        (PORT d[12] (2218:2218:2218) (2138:2138:2138))
        (PORT clk (2283:2283:2283) (2314:2314:2314))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a285\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2390:2390:2390) (2216:2216:2216))
        (PORT clk (2283:2283:2283) (2314:2314:2314))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a285\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2286:2286:2286) (2318:2318:2318))
        (PORT d[0] (2963:2963:2963) (2794:2794:2794))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a285\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2287:2287:2287) (2319:2319:2319))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a285\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2287:2287:2287) (2319:2319:2319))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a285\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2287:2287:2287) (2319:2319:2319))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a285\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2287:2287:2287) (2319:2319:2319))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a285\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4660:4660:4660) (4450:4450:4450))
        (PORT d[1] (5737:5737:5737) (5755:5755:5755))
        (PORT d[2] (3020:3020:3020) (2863:2863:2863))
        (PORT d[3] (3671:3671:3671) (3488:3488:3488))
        (PORT d[4] (5972:5972:5972) (5964:5964:5964))
        (PORT d[5] (2588:2588:2588) (2558:2558:2558))
        (PORT d[6] (3205:3205:3205) (3078:3078:3078))
        (PORT d[7] (3326:3326:3326) (3365:3365:3365))
        (PORT d[8] (8591:8591:8591) (8303:8303:8303))
        (PORT d[9] (3111:3111:3111) (3093:3093:3093))
        (PORT d[10] (8465:8465:8465) (8300:8300:8300))
        (PORT d[11] (8707:8707:8707) (8403:8403:8403))
        (PORT d[12] (9227:9227:9227) (8958:8958:8958))
        (PORT clk (2244:2244:2244) (2237:2237:2237))
        (PORT ena (4192:4192:4192) (3972:3972:3972))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a285\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2237:2237:2237))
        (PORT d[0] (4192:4192:4192) (3972:3972:3972))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a285\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a285\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a285\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[25\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (686:686:686) (646:646:646))
        (PORT datab (3538:3538:3538) (3375:3375:3375))
        (PORT datac (2393:2393:2393) (2422:2422:2422))
        (PORT datad (991:991:991) (929:929:929))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita15\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (272:272:272) (344:344:344))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1900:1900:1900) (1915:1915:1915))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (4083:4083:4083) (3970:3970:3970))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|address_reg_b\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1900:1900:1900) (1915:1915:1915))
        (PORT asdata (610:610:610) (682:682:682))
        (PORT ena (4083:4083:4083) (3970:3970:3970))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3836w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (530:530:530) (582:582:582))
        (PORT datac (1242:1242:1242) (1175:1175:1175))
        (PORT datad (495:495:495) (531:531:531))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3805w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (539:539:539) (571:571:571))
        (PORT datab (223:223:223) (253:253:253))
        (PORT datad (472:472:472) (505:505:505))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a233\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1493:1493:1493) (1479:1479:1479))
        (PORT clk (2290:2290:2290) (2319:2319:2319))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a233\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6243:6243:6243) (6119:6119:6119))
        (PORT d[1] (2294:2294:2294) (2211:2211:2211))
        (PORT d[2] (2337:2337:2337) (2242:2242:2242))
        (PORT d[3] (2180:2180:2180) (2086:2086:2086))
        (PORT d[4] (2908:2908:2908) (2804:2804:2804))
        (PORT d[5] (3213:3213:3213) (3103:3103:3103))
        (PORT d[6] (4317:4317:4317) (4104:4104:4104))
        (PORT d[7] (5815:5815:5815) (5552:5552:5552))
        (PORT d[8] (3223:3223:3223) (3243:3243:3243))
        (PORT d[9] (2943:2943:2943) (2788:2788:2788))
        (PORT d[10] (2225:2225:2225) (2140:2140:2140))
        (PORT d[11] (3430:3430:3430) (3311:3311:3311))
        (PORT d[12] (2192:2192:2192) (2113:2113:2113))
        (PORT clk (2287:2287:2287) (2315:2315:2315))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a233\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3253:3253:3253) (3067:3067:3067))
        (PORT clk (2287:2287:2287) (2315:2315:2315))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a233\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2290:2290:2290) (2319:2319:2319))
        (PORT d[0] (3796:3796:3796) (3621:3621:3621))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a233\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2291:2291:2291) (2320:2320:2320))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a233\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2291:2291:2291) (2320:2320:2320))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a233\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2291:2291:2291) (2320:2320:2320))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a233\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2291:2291:2291) (2320:2320:2320))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a233\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4302:4302:4302) (4102:4102:4102))
        (PORT d[1] (5753:5753:5753) (5773:5773:5773))
        (PORT d[2] (3258:3258:3258) (3090:3090:3090))
        (PORT d[3] (7686:7686:7686) (7449:7449:7449))
        (PORT d[4] (5946:5946:5946) (5938:5938:5938))
        (PORT d[5] (5762:5762:5762) (5720:5720:5720))
        (PORT d[6] (3174:3174:3174) (3047:3047:3047))
        (PORT d[7] (3684:3684:3684) (3711:3711:3711))
        (PORT d[8] (4100:4100:4100) (4086:4086:4086))
        (PORT d[9] (8542:8542:8542) (8301:8301:8301))
        (PORT d[10] (8457:8457:8457) (8291:8291:8291))
        (PORT d[11] (8660:8660:8660) (8357:8357:8357))
        (PORT d[12] (4175:4175:4175) (4100:4100:4100))
        (PORT clk (2248:2248:2248) (2238:2238:2238))
        (PORT ena (4183:4183:4183) (3975:3975:3975))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a233\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2238:2238:2238))
        (PORT d[0] (4183:4183:4183) (3975:3975:3975))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a233\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a233\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a233\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[25\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (709:709:709) (666:666:666))
        (PORT datab (1039:1039:1039) (972:972:972))
        (PORT datac (2926:2926:2926) (2781:2781:2781))
        (PORT datad (3014:3014:3014) (3045:3045:3045))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[25\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (221:221:221) (248:248:248))
        (PORT datac (2636:2636:2636) (2497:2497:2497))
        (PORT datad (952:952:952) (897:897:897))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (287:287:287) (357:357:357))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1900:1900:1900) (1915:1915:1915))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (4083:4083:4083) (3970:3970:3970))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|address_reg_b\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1930:1930:1930))
        (PORT asdata (3773:3773:3773) (3802:3802:3802))
        (PORT ena (2298:2298:2298) (2201:2201:2201))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3736w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (587:587:587))
        (PORT datab (242:242:242) (282:282:282))
        (PORT datac (1247:1247:1247) (1180:1180:1180))
        (PORT datad (495:495:495) (531:531:531))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a77\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2623:2623:2623) (2596:2596:2596))
        (PORT clk (2236:2236:2236) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a77\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10443:10443:10443) (10497:10497:10497))
        (PORT d[1] (3536:3536:3536) (3495:3495:3495))
        (PORT d[2] (7379:7379:7379) (7214:7214:7214))
        (PORT d[3] (6990:6990:6990) (6896:6896:6896))
        (PORT d[4] (5126:5126:5126) (4975:4975:4975))
        (PORT d[5] (4808:4808:4808) (4683:4683:4683))
        (PORT d[6] (6592:6592:6592) (6298:6298:6298))
        (PORT d[7] (3830:3830:3830) (3700:3700:3700))
        (PORT d[8] (4331:4331:4331) (4389:4389:4389))
        (PORT d[9] (5495:5495:5495) (5267:5267:5267))
        (PORT d[10] (6288:6288:6288) (6229:6229:6229))
        (PORT d[11] (3590:3590:3590) (3483:3483:3483))
        (PORT d[12] (4700:4700:4700) (4568:4568:4568))
        (PORT clk (2233:2233:2233) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a77\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3446:3446:3446) (3247:3247:3247))
        (PORT clk (2233:2233:2233) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a77\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2267:2267:2267))
        (PORT d[0] (3989:3989:3989) (3801:3801:3801))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a77\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a77\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2268:2268:2268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a77\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a77\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a77\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4236:4236:4236) (4142:4142:4142))
        (PORT d[1] (4208:4208:4208) (4103:4103:4103))
        (PORT d[2] (2223:2223:2223) (2242:2242:2242))
        (PORT d[3] (4835:4835:4835) (4826:4826:4826))
        (PORT d[4] (2668:2668:2668) (2500:2500:2500))
        (PORT d[5] (3854:3854:3854) (3876:3876:3876))
        (PORT d[6] (2630:2630:2630) (2462:2462:2462))
        (PORT d[7] (2534:2534:2534) (2383:2383:2383))
        (PORT d[8] (3500:3500:3500) (3418:3418:3418))
        (PORT d[9] (3548:3548:3548) (3456:3456:3456))
        (PORT d[10] (4372:4372:4372) (4220:4220:4220))
        (PORT d[11] (3944:3944:3944) (3878:3878:3878))
        (PORT d[12] (3384:3384:3384) (3275:3275:3275))
        (PORT clk (2194:2194:2194) (2186:2186:2186))
        (PORT ena (5516:5516:5516) (5326:5326:5326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a77\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2186:2186:2186))
        (PORT d[0] (5516:5516:5516) (5326:5326:5326))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a77\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a77\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a77\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1062:1062:1062) (998:998:998))
        (PORT datab (6561:6561:6561) (6486:6486:6486))
        (PORT datac (2369:2369:2369) (2373:2373:2373))
        (PORT datad (970:970:970) (909:909:909))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (300:300:300) (376:376:376))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1923:1923:1923) (1819:1819:1819))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3746w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (297:297:297) (375:375:375))
        (PORT datac (1226:1226:1226) (1153:1153:1153))
        (PORT datad (267:267:267) (336:336:336))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3726w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (415:415:415))
        (PORT datab (224:224:224) (254:254:254))
        (PORT datad (285:285:285) (360:360:360))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a51\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2132:2132:2132) (2157:2157:2157))
        (PORT clk (2207:2207:2207) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a51\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10783:10783:10783) (10836:10836:10836))
        (PORT d[1] (5715:5715:5715) (5559:5559:5559))
        (PORT d[2] (6063:6063:6063) (5920:5920:5920))
        (PORT d[3] (7359:7359:7359) (7258:7258:7258))
        (PORT d[4] (5795:5795:5795) (5625:5625:5625))
        (PORT d[5] (4858:4858:4858) (4740:4740:4740))
        (PORT d[6] (6979:6979:6979) (6682:6682:6682))
        (PORT d[7] (3467:3467:3467) (3353:3353:3353))
        (PORT d[8] (2744:2744:2744) (2737:2737:2737))
        (PORT d[9] (5872:5872:5872) (5634:5634:5634))
        (PORT d[10] (4500:4500:4500) (4254:4254:4254))
        (PORT d[11] (3566:3566:3566) (3462:3462:3462))
        (PORT d[12] (3486:3486:3486) (3363:3363:3363))
        (PORT clk (2204:2204:2204) (2232:2232:2232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a51\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3377:3377:3377) (3153:3153:3153))
        (PORT clk (2204:2204:2204) (2232:2232:2232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a51\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2236:2236:2236))
        (PORT d[0] (3894:3894:3894) (3682:3682:3682))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a51\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a51\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2237:2237:2237))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a51\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a51\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a51\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3137:3137:3137) (3164:3164:3164))
        (PORT d[1] (4809:4809:4809) (4733:4733:4733))
        (PORT d[2] (2920:2920:2920) (2919:2919:2919))
        (PORT d[3] (3771:3771:3771) (3749:3749:3749))
        (PORT d[4] (3269:3269:3269) (3067:3067:3067))
        (PORT d[5] (3672:3672:3672) (3624:3624:3624))
        (PORT d[6] (2639:2639:2639) (2471:2471:2471))
        (PORT d[7] (2594:2594:2594) (2445:2445:2445))
        (PORT d[8] (3799:3799:3799) (3710:3710:3710))
        (PORT d[9] (3688:3688:3688) (3671:3671:3671))
        (PORT d[10] (9147:9147:9147) (8952:8952:8952))
        (PORT d[11] (5265:5265:5265) (5175:5175:5175))
        (PORT d[12] (3767:3767:3767) (3687:3687:3687))
        (PORT clk (2165:2165:2165) (2155:2155:2155))
        (PORT ena (6169:6169:6169) (5959:5959:5959))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a51\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2155:2155:2155))
        (PORT d[0] (6169:6169:6169) (5959:5959:5959))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a51\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2156:2156:2156))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a51\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2156:2156:2156))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a51\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2156:2156:2156))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1330:1330:1330) (1273:1273:1273))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (6514:6514:6514) (6446:6446:6446))
        (PORT datad (1310:1310:1310) (1239:1239:1239))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[25\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (5544:5544:5544) (5516:5516:5516))
        (PORT datac (6361:6361:6361) (6224:6224:6224))
        (PORT datad (187:187:187) (205:205:205))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[25\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3016:3016:3016) (2875:2875:2875))
        (PORT datab (1583:1583:1583) (1516:1516:1516))
        (PORT datac (383:383:383) (363:363:363))
        (PORT datad (1890:1890:1890) (1831:1831:1831))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[12\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (755:755:755) (772:772:772))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1958:1958:1958))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1138:1138:1138) (1073:1073:1073))
        (PORT ena (1574:1574:1574) (1495:1495:1495))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacLIN_SIG\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1940:1940:1940))
        (PORT asdata (2138:2138:2138) (2051:2051:2051))
        (PORT clrn (2410:2410:2410) (2451:2451:2451))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[11\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (716:716:716) (727:727:727))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1958:1958:1958))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1138:1138:1138) (1073:1073:1073))
        (PORT ena (1574:1574:1574) (1495:1495:1495))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacLIN_SIG\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1940:1940:1940))
        (PORT asdata (2008:2008:2008) (1971:1971:1971))
        (PORT clrn (2410:2410:2410) (2451:2451:2451))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[10\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (745:745:745) (757:757:757))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1958:1958:1958))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1138:1138:1138) (1073:1073:1073))
        (PORT ena (1574:1574:1574) (1495:1495:1495))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacLIN_SIG\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1940:1940:1940))
        (PORT asdata (2294:2294:2294) (2226:2226:2226))
        (PORT clrn (2410:2410:2410) (2451:2451:2451))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1958:1958:1958))
        (PORT asdata (1116:1116:1116) (1126:1126:1126))
        (PORT clrn (1138:1138:1138) (1073:1073:1073))
        (PORT ena (1574:1574:1574) (1495:1495:1495))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacLIN_SIG\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1940:1940:1940))
        (PORT asdata (1932:1932:1932) (1899:1899:1899))
        (PORT clrn (2410:2410:2410) (2451:2451:2451))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3876w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (538:538:538) (569:569:569))
        (PORT datad (471:471:471) (503:503:503))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3786w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (527:527:527) (576:576:576))
        (PORT datab (1298:1298:1298) (1222:1222:1222))
        (PORT datac (494:494:494) (544:544:544))
        (PORT datad (210:210:210) (236:236:236))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a202\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2575:2575:2575) (2590:2590:2590))
        (PORT clk (2191:2191:2191) (2222:2222:2222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a202\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7977:7977:7977) (7837:7837:7837))
        (PORT d[1] (4855:4855:4855) (4747:4747:4747))
        (PORT d[2] (4187:4187:4187) (4168:4168:4168))
        (PORT d[3] (7097:7097:7097) (7047:7047:7047))
        (PORT d[4] (7225:7225:7225) (7204:7204:7204))
        (PORT d[5] (6983:6983:6983) (6925:6925:6925))
        (PORT d[6] (2857:2857:2857) (2904:2904:2904))
        (PORT d[7] (6171:6171:6171) (5968:5968:5968))
        (PORT d[8] (4696:4696:4696) (4561:4561:4561))
        (PORT d[9] (4954:4954:4954) (4789:4789:4789))
        (PORT d[10] (5902:5902:5902) (5579:5579:5579))
        (PORT d[11] (4440:4440:4440) (4447:4447:4447))
        (PORT d[12] (7365:7365:7365) (7209:7209:7209))
        (PORT clk (2188:2188:2188) (2218:2218:2218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a202\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4409:4409:4409) (4395:4395:4395))
        (PORT clk (2188:2188:2188) (2218:2218:2218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a202\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2222:2222:2222))
        (PORT d[0] (4952:4952:4952) (4949:4949:4949))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a202\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a202\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2223:2223:2223))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a202\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a202\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a202\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5961:5961:5961) (5769:5769:5769))
        (PORT d[1] (7167:7167:7167) (7035:7035:7035))
        (PORT d[2] (7418:7418:7418) (7171:7171:7171))
        (PORT d[3] (6465:6465:6465) (6362:6362:6362))
        (PORT d[4] (5365:5365:5365) (5399:5399:5399))
        (PORT d[5] (5909:5909:5909) (5934:5934:5934))
        (PORT d[6] (7190:7190:7190) (6888:6888:6888))
        (PORT d[7] (5709:5709:5709) (5771:5771:5771))
        (PORT d[8] (4891:4891:4891) (4945:4945:4945))
        (PORT d[9] (7004:7004:7004) (6894:6894:6894))
        (PORT d[10] (6262:6262:6262) (6180:6180:6180))
        (PORT d[11] (7517:7517:7517) (7209:7209:7209))
        (PORT d[12] (6819:6819:6819) (6758:6758:6758))
        (PORT clk (2149:2149:2149) (2141:2141:2141))
        (PORT ena (4337:4337:4337) (4295:4295:4295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a202\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2141:2141:2141))
        (PORT d[0] (4337:4337:4337) (4295:4295:4295))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a202\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2142:2142:2142))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a202\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2142:2142:2142))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a202\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2142:2142:2142))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3776w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (586:586:586))
        (PORT datab (242:242:242) (282:282:282))
        (PORT datac (1247:1247:1247) (1180:1180:1180))
        (PORT datad (495:495:495) (531:531:531))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a176\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2630:2630:2630) (2675:2675:2675))
        (PORT clk (2238:2238:2238) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a176\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6910:6910:6910) (6780:6780:6780))
        (PORT d[1] (4903:4903:4903) (4804:4804:4804))
        (PORT d[2] (4576:4576:4576) (4576:4576:4576))
        (PORT d[3] (6381:6381:6381) (6347:6347:6347))
        (PORT d[4] (6234:6234:6234) (6239:6239:6239))
        (PORT d[5] (6374:6374:6374) (6332:6332:6332))
        (PORT d[6] (7774:7774:7774) (7564:7564:7564))
        (PORT d[7] (6507:6507:6507) (6418:6418:6418))
        (PORT d[8] (5831:5831:5831) (5759:5759:5759))
        (PORT d[9] (5295:5295:5295) (5123:5123:5123))
        (PORT d[10] (5750:5750:5750) (5401:5401:5401))
        (PORT d[11] (5246:5246:5246) (5294:5294:5294))
        (PORT d[12] (6113:6113:6113) (6018:6018:6018))
        (PORT clk (2235:2235:2235) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a176\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3363:3363:3363) (3316:3316:3316))
        (PORT clk (2235:2235:2235) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a176\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2268:2268:2268))
        (PORT d[0] (3906:3906:3906) (3870:3870:3870))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a176\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a176\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2269:2269:2269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a176\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a176\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a176\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7408:7408:7408) (7260:7260:7260))
        (PORT d[1] (6283:6283:6283) (6189:6189:6189))
        (PORT d[2] (8439:8439:8439) (8204:8204:8204))
        (PORT d[3] (8278:8278:8278) (8157:8157:8157))
        (PORT d[4] (4718:4718:4718) (4769:4769:4769))
        (PORT d[5] (4626:4626:4626) (4693:4693:4693))
        (PORT d[6] (7681:7681:7681) (7572:7572:7572))
        (PORT d[7] (5550:5550:5550) (5669:5669:5669))
        (PORT d[8] (7845:7845:7845) (7610:7610:7610))
        (PORT d[9] (7840:7840:7840) (7682:7682:7682))
        (PORT d[10] (7445:7445:7445) (7438:7438:7438))
        (PORT d[11] (7288:7288:7288) (6943:6943:6943))
        (PORT d[12] (5846:5846:5846) (5820:5820:5820))
        (PORT clk (2196:2196:2196) (2187:2187:2187))
        (PORT ena (4315:4315:4315) (4269:4269:4269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a176\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2187:2187:2187))
        (PORT d[0] (4315:4315:4315) (4269:4269:4269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a176\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a176\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a176\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3786w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (297:297:297) (374:374:374))
        (PORT datac (1226:1226:1226) (1153:1153:1153))
        (PORT datad (267:267:267) (336:336:336))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3756w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (413:413:413))
        (PORT datab (225:225:225) (255:255:255))
        (PORT datad (284:284:284) (359:359:359))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a124\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2430:2430:2430) (2448:2448:2448))
        (PORT clk (2258:2258:2258) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a124\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4387:4387:4387) (4181:4181:4181))
        (PORT d[1] (6185:6185:6185) (6054:6054:6054))
        (PORT d[2] (4705:4705:4705) (4653:4653:4653))
        (PORT d[3] (6675:6675:6675) (6628:6628:6628))
        (PORT d[4] (4927:4927:4927) (4826:4826:4826))
        (PORT d[5] (6868:6868:6868) (6769:6769:6769))
        (PORT d[6] (7703:7703:7703) (7460:7460:7460))
        (PORT d[7] (3835:3835:3835) (3627:3627:3627))
        (PORT d[8] (4445:4445:4445) (4212:4212:4212))
        (PORT d[9] (3794:3794:3794) (3581:3581:3581))
        (PORT d[10] (3931:3931:3931) (3744:3744:3744))
        (PORT d[11] (5611:5611:5611) (5669:5669:5669))
        (PORT d[12] (3786:3786:3786) (3589:3589:3589))
        (PORT clk (2255:2255:2255) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a124\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3979:3979:3979) (3754:3754:3754))
        (PORT clk (2255:2255:2255) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a124\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2291:2291:2291))
        (PORT d[0] (4522:4522:4522) (4308:4308:4308))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a124\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a124\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2292:2292:2292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a124\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a124\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a124\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8143:8143:8143) (7994:7994:7994))
        (PORT d[1] (5264:5264:5264) (5172:5172:5172))
        (PORT d[2] (8240:8240:8240) (8025:8025:8025))
        (PORT d[3] (4991:4991:4991) (4859:4859:4859))
        (PORT d[4] (7876:7876:7876) (7569:7569:7569))
        (PORT d[5] (4450:4450:4450) (4501:4501:4501))
        (PORT d[6] (5200:5200:5200) (5012:5012:5012))
        (PORT d[7] (4797:4797:4797) (4921:4921:4921))
        (PORT d[8] (5568:5568:5568) (5418:5418:5418))
        (PORT d[9] (5504:5504:5504) (5425:5425:5425))
        (PORT d[10] (6031:6031:6031) (5870:5870:5870))
        (PORT d[11] (5416:5416:5416) (5220:5220:5220))
        (PORT d[12] (5174:5174:5174) (5063:5063:5063))
        (PORT clk (2216:2216:2216) (2210:2210:2210))
        (PORT ena (4556:4556:4556) (4461:4461:4461))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a124\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2210:2210:2210))
        (PORT d[0] (4556:4556:4556) (4461:4461:4461))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a124\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a124\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a124\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3709:3709:3709) (3837:3837:3837))
        (PORT datab (5812:5812:5812) (5692:5692:5692))
        (PORT datac (1507:1507:1507) (1399:1399:1399))
        (PORT datad (2045:2045:2045) (1886:1886:1886))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1585:1585:1585) (1473:1473:1473))
        (PORT datab (744:744:744) (697:697:697))
        (PORT datac (5773:5773:5773) (5655:5655:5655))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a46\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2718:2718:2718) (2691:2691:2691))
        (PORT clk (2219:2219:2219) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a46\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7281:7281:7281) (7165:7165:7165))
        (PORT d[1] (4853:4853:4853) (4744:4744:4744))
        (PORT d[2] (4553:4553:4553) (4550:4550:4550))
        (PORT d[3] (6694:6694:6694) (6647:6647:6647))
        (PORT d[4] (6622:6622:6622) (6622:6622:6622))
        (PORT d[5] (6986:6986:6986) (6924:6924:6924))
        (PORT d[6] (8110:8110:8110) (7898:7898:7898))
        (PORT d[7] (7092:7092:7092) (6968:6968:6968))
        (PORT d[8] (6504:6504:6504) (6408:6408:6408))
        (PORT d[9] (4582:4582:4582) (4420:4420:4420))
        (PORT d[10] (5488:5488:5488) (5171:5171:5171))
        (PORT d[11] (5889:5889:5889) (5911:5911:5911))
        (PORT d[12] (6715:6715:6715) (6578:6578:6578))
        (PORT clk (2216:2216:2216) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a46\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4491:4491:4491) (4225:4225:4225))
        (PORT clk (2216:2216:2216) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a46\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2252:2252:2252))
        (PORT d[0] (5034:5034:5034) (4779:4779:4779))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a46\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a46\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2253:2253:2253))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a46\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a46\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a46\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7838:7838:7838) (7693:7693:7693))
        (PORT d[1] (6559:6559:6559) (6453:6453:6453))
        (PORT d[2] (9094:9094:9094) (8840:8840:8840))
        (PORT d[3] (8968:8968:8968) (8836:8836:8836))
        (PORT d[4] (5626:5626:5626) (5625:5625:5625))
        (PORT d[5] (5272:5272:5272) (5320:5320:5320))
        (PORT d[6] (6838:6838:6838) (6542:6542:6542))
        (PORT d[7] (6250:6250:6250) (6360:6360:6360))
        (PORT d[8] (7273:7273:7273) (7071:7071:7071))
        (PORT d[9] (7044:7044:7044) (6939:6939:6939))
        (PORT d[10] (6496:6496:6496) (6390:6390:6390))
        (PORT d[11] (7173:7173:7173) (6871:6871:6871))
        (PORT d[12] (6448:6448:6448) (6377:6377:6377))
        (PORT clk (2177:2177:2177) (2171:2171:2171))
        (PORT ena (3984:3984:3984) (3948:3948:3948))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a46\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2171:2171:2171))
        (PORT d[0] (3984:3984:3984) (3948:3948:3948))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a46\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a46\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a46\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3746w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (527:527:527) (576:576:576))
        (PORT datab (1300:1300:1300) (1225:1225:1225))
        (PORT datac (497:497:497) (547:547:547))
        (PORT datad (208:208:208) (234:234:234))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a98\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2854:2854:2854) (2849:2849:2849))
        (PORT clk (2241:2241:2241) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a98\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7242:7242:7242) (7077:7077:7077))
        (PORT d[1] (5252:5252:5252) (5146:5146:5146))
        (PORT d[2] (4591:4591:4591) (4590:4590:4590))
        (PORT d[3] (6704:6704:6704) (6654:6654:6654))
        (PORT d[4] (5917:5917:5917) (5919:5919:5919))
        (PORT d[5] (6278:6278:6278) (6226:6226:6226))
        (PORT d[6] (7964:7964:7964) (7705:7705:7705))
        (PORT d[7] (6844:6844:6844) (6744:6744:6744))
        (PORT d[8] (5827:5827:5827) (5753:5753:5753))
        (PORT d[9] (4986:4986:4986) (4826:4826:4826))
        (PORT d[10] (5387:5387:5387) (5042:5042:5042))
        (PORT d[11] (5388:5388:5388) (5388:5388:5388))
        (PORT d[12] (6430:6430:6430) (6321:6321:6321))
        (PORT clk (2238:2238:2238) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a98\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3831:3831:3831) (3734:3734:3734))
        (PORT clk (2238:2238:2238) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a98\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2272:2272:2272))
        (PORT d[0] (4375:4375:4375) (4289:4289:4289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a98\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a98\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2273:2273:2273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a98\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a98\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a98\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7108:7108:7108) (6962:6962:6962))
        (PORT d[1] (6565:6565:6565) (6453:6453:6453))
        (PORT d[2] (7836:7836:7836) (7631:7631:7631))
        (PORT d[3] (8175:8175:8175) (8027:8027:8027))
        (PORT d[4] (5057:5057:5057) (5098:5098:5098))
        (PORT d[5] (4327:4327:4327) (4396:4396:4396))
        (PORT d[6] (7684:7684:7684) (7563:7563:7563))
        (PORT d[7] (5513:5513:5513) (5621:5621:5621))
        (PORT d[8] (7540:7540:7540) (7314:7314:7314))
        (PORT d[9] (7309:7309:7309) (7187:7187:7187))
        (PORT d[10] (7359:7359:7359) (7341:7341:7341))
        (PORT d[11] (7058:7058:7058) (6726:6726:6726))
        (PORT d[12] (6799:6799:6799) (6611:6611:6611))
        (PORT clk (2199:2199:2199) (2191:2191:2191))
        (PORT ena (4277:4277:4277) (4218:4218:4218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a98\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2191:2191:2191))
        (PORT d[0] (4277:4277:4277) (4218:4218:4218))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a98\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a98\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a98\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (5816:5816:5816) (5697:5697:5697))
        (PORT datac (706:706:706) (667:667:667))
        (PORT datad (1616:1616:1616) (1535:1535:1535))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[20\]\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (4436:4436:4436) (4353:4353:4353))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (186:186:186) (205:205:205))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a201\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2238:2238:2238) (2271:2271:2271))
        (PORT clk (2254:2254:2254) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a201\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10050:10050:10050) (10073:10073:10073))
        (PORT d[1] (3932:3932:3932) (3793:3793:3793))
        (PORT d[2] (3961:3961:3961) (3826:3826:3826))
        (PORT d[3] (6993:6993:6993) (6922:6922:6922))
        (PORT d[4] (5944:5944:5944) (5687:5687:5687))
        (PORT d[5] (4090:4090:4090) (3922:3922:3922))
        (PORT d[6] (6223:6223:6223) (5920:5920:5920))
        (PORT d[7] (10276:10276:10276) (10279:10279:10279))
        (PORT d[8] (4259:4259:4259) (4307:4307:4307))
        (PORT d[9] (6355:6355:6355) (6073:6073:6073))
        (PORT d[10] (6263:6263:6263) (6161:6161:6161))
        (PORT d[11] (4714:4714:4714) (4702:4702:4702))
        (PORT d[12] (5725:5725:5725) (5553:5553:5553))
        (PORT clk (2251:2251:2251) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a201\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2555:2555:2555) (2456:2456:2456))
        (PORT clk (2251:2251:2251) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a201\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2284:2284:2284))
        (PORT d[0] (3098:3098:3098) (3010:3010:3010))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a201\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a201\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2285:2285:2285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a201\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a201\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a201\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2766:2766:2766) (2765:2765:2765))
        (PORT d[1] (2477:2477:2477) (2366:2366:2366))
        (PORT d[2] (2151:2151:2151) (2158:2158:2158))
        (PORT d[3] (3056:3056:3056) (3034:3034:3034))
        (PORT d[4] (1647:1647:1647) (1583:1583:1583))
        (PORT d[5] (4547:4547:4547) (4462:4462:4462))
        (PORT d[6] (1896:1896:1896) (1800:1800:1800))
        (PORT d[7] (1809:1809:1809) (1719:1719:1719))
        (PORT d[8] (2520:2520:2520) (2451:2451:2451))
        (PORT d[9] (2592:2592:2592) (2512:2512:2512))
        (PORT d[10] (4094:4094:4094) (3923:3923:3923))
        (PORT d[11] (3595:3595:3595) (3537:3537:3537))
        (PORT d[12] (2478:2478:2478) (2384:2384:2384))
        (PORT clk (2212:2212:2212) (2203:2203:2203))
        (PORT ena (4190:4190:4190) (4013:4013:4013))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a201\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2203:2203:2203))
        (PORT d[0] (4190:4190:4190) (4013:4013:4013))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a201\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a201\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a201\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3766w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (412:412:412))
        (PORT datab (225:225:225) (255:255:255))
        (PORT datad (283:283:283) (359:359:359))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a149\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1860:1860:1860) (1873:1873:1873))
        (PORT clk (2234:2234:2234) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a149\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7449:7449:7449) (7381:7381:7381))
        (PORT d[1] (3318:3318:3318) (3195:3195:3195))
        (PORT d[2] (3350:3350:3350) (3240:3240:3240))
        (PORT d[3] (3112:3112:3112) (2993:2993:2993))
        (PORT d[4] (3897:3897:3897) (3756:3756:3756))
        (PORT d[5] (3179:3179:3179) (3049:3049:3049))
        (PORT d[6] (6551:6551:6551) (6236:6236:6236))
        (PORT d[7] (4491:4491:4491) (4279:4279:4279))
        (PORT d[8] (2488:2488:2488) (2515:2515:2515))
        (PORT d[9] (3862:3862:3862) (3659:3659:3659))
        (PORT d[10] (3407:3407:3407) (3265:3265:3265))
        (PORT d[11] (4332:4332:4332) (4292:4292:4292))
        (PORT d[12] (4392:4392:4392) (4242:4242:4242))
        (PORT clk (2231:2231:2231) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a149\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3294:3294:3294) (3061:3061:3061))
        (PORT clk (2231:2231:2231) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a149\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2264:2264:2264))
        (PORT d[0] (3837:3837:3837) (3615:3615:3615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a149\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a149\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2265:2265:2265))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a149\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a149\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a149\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2402:2402:2402) (2267:2267:2267))
        (PORT d[1] (3145:3145:3145) (3011:3011:3011))
        (PORT d[2] (4005:4005:4005) (3822:3822:3822))
        (PORT d[3] (3719:3719:3719) (3550:3550:3550))
        (PORT d[4] (1622:1622:1622) (1557:1557:1557))
        (PORT d[5] (3597:3597:3597) (3538:3538:3538))
        (PORT d[6] (1842:1842:1842) (1743:1743:1743))
        (PORT d[7] (1851:1851:1851) (1759:1759:1759))
        (PORT d[8] (3969:3969:3969) (3945:3945:3945))
        (PORT d[9] (3270:3270:3270) (3168:3168:3168))
        (PORT d[10] (3787:3787:3787) (3794:3794:3794))
        (PORT d[11] (3566:3566:3566) (3502:3502:3502))
        (PORT d[12] (4207:4207:4207) (4139:4139:4139))
        (PORT clk (2192:2192:2192) (2183:2183:2183))
        (PORT ena (4235:4235:4235) (4067:4067:4067))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a149\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2183:2183:2183))
        (PORT d[0] (4235:4235:4235) (4067:4067:4067))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a149\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a149\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a149\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (249:249:249))
        (PORT datab (1056:1056:1056) (991:991:991))
        (PORT datac (1297:1297:1297) (1221:1221:1221))
        (PORT datad (1234:1234:1234) (1207:1207:1207))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a357\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1866:1866:1866) (1881:1881:1881))
        (PORT clk (2234:2234:2234) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a357\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7461:7461:7461) (7400:7400:7400))
        (PORT d[1] (3648:3648:3648) (3514:3514:3514))
        (PORT d[2] (3688:3688:3688) (3566:3566:3566))
        (PORT d[3] (3433:3433:3433) (3304:3304:3304))
        (PORT d[4] (3546:3546:3546) (3423:3423:3423))
        (PORT d[5] (4115:4115:4115) (3948:3948:3948))
        (PORT d[6] (6248:6248:6248) (5949:5949:5949))
        (PORT d[7] (4142:4142:4142) (3936:3936:3936))
        (PORT d[8] (4585:4585:4585) (4617:4617:4617))
        (PORT d[9] (6659:6659:6659) (6367:6367:6367))
        (PORT d[10] (3739:3739:3739) (3579:3579:3579))
        (PORT d[11] (4121:4121:4121) (4110:4110:4110))
        (PORT d[12] (4374:4374:4374) (4215:4215:4215))
        (PORT clk (2231:2231:2231) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a357\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3346:3346:3346) (3275:3275:3275))
        (PORT clk (2231:2231:2231) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a357\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2264:2264:2264))
        (PORT d[0] (3889:3889:3889) (3829:3829:3829))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a357\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a357\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2265:2265:2265))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a357\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a357\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a357\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2737:2737:2737) (2593:2593:2593))
        (PORT d[1] (2807:2807:2807) (2683:2683:2683))
        (PORT d[2] (4330:4330:4330) (4129:4129:4129))
        (PORT d[3] (3574:3574:3574) (3511:3511:3511))
        (PORT d[4] (1285:1285:1285) (1235:1235:1235))
        (PORT d[5] (4253:4253:4253) (4186:4186:4186))
        (PORT d[6] (1323:1323:1323) (1269:1269:1269))
        (PORT d[7] (1276:1276:1276) (1231:1231:1231))
        (PORT d[8] (2830:2830:2830) (2734:2734:2734))
        (PORT d[9] (2947:2947:2947) (2861:2861:2861))
        (PORT d[10] (4142:4142:4142) (3972:3972:3972))
        (PORT d[11] (4068:4068:4068) (3894:3894:3894))
        (PORT d[12] (2788:2788:2788) (2679:2679:2679))
        (PORT clk (2192:2192:2192) (2183:2183:2183))
        (PORT ena (4187:4187:4187) (4010:4010:4010))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a357\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2183:2183:2183))
        (PORT d[0] (4187:4187:4187) (4010:4010:4010))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a357\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a357\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a357\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3876w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (527:527:527) (576:576:576))
        (PORT datab (1297:1297:1297) (1221:1221:1221))
        (PORT datac (493:493:493) (542:542:542))
        (PORT datad (210:210:210) (237:237:237))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a409\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1879:1879:1879) (1887:1887:1887))
        (PORT clk (2247:2247:2247) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a409\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7750:7750:7750) (7669:7669:7669))
        (PORT d[1] (3314:3314:3314) (3199:3199:3199))
        (PORT d[2] (3313:3313:3313) (3197:3197:3197))
        (PORT d[3] (3441:3441:3441) (3310:3310:3310))
        (PORT d[4] (3223:3223:3223) (3112:3112:3112))
        (PORT d[5] (4813:4813:4813) (4632:4632:4632))
        (PORT d[6] (7176:7176:7176) (6837:6837:6837))
        (PORT d[7] (4549:4549:4549) (4342:4342:4342))
        (PORT d[8] (2538:2538:2538) (2562:2562:2562))
        (PORT d[9] (4207:4207:4207) (4000:4000:4000))
        (PORT d[10] (3769:3769:3769) (3608:3608:3608))
        (PORT d[11] (3132:3132:3132) (3025:3025:3025))
        (PORT d[12] (4401:4401:4401) (4252:4252:4252))
        (PORT clk (2244:2244:2244) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a409\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3397:3397:3397) (3368:3368:3368))
        (PORT clk (2244:2244:2244) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a409\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2278:2278:2278))
        (PORT d[0] (3940:3940:3940) (3922:3922:3922))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a409\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a409\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2279:2279:2279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a409\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a409\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a409\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5287:5287:5287) (5051:5051:5051))
        (PORT d[1] (3154:3154:3154) (3021:3021:3021))
        (PORT d[2] (3972:3972:3972) (3788:3788:3788))
        (PORT d[3] (3359:3359:3359) (3199:3199:3199))
        (PORT d[4] (1904:1904:1904) (1823:1823:1823))
        (PORT d[5] (3588:3588:3588) (3528:3528:3528))
        (PORT d[6] (3565:3565:3565) (3428:3428:3428))
        (PORT d[7] (2167:2167:2167) (2069:2069:2069))
        (PORT d[8] (3119:3119:3119) (3009:3009:3009))
        (PORT d[9] (3788:3788:3788) (3762:3762:3762))
        (PORT d[10] (3794:3794:3794) (3801:3801:3801))
        (PORT d[11] (3458:3458:3458) (3316:3316:3316))
        (PORT d[12] (4189:4189:4189) (4121:4121:4121))
        (PORT clk (2205:2205:2205) (2197:2197:2197))
        (PORT ena (4530:4530:4530) (4353:4353:4353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a409\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2197:2197:2197))
        (PORT d[0] (4530:4530:4530) (4353:4353:4353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a409\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a409\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a409\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[19\]\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2088:2088:2088) (2126:2126:2126))
        (PORT datab (1278:1278:1278) (1242:1242:1242))
        (PORT datac (929:929:929) (886:886:886))
        (PORT datad (1263:1263:1263) (1188:1188:1188))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3836w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (527:527:527) (576:576:576))
        (PORT datab (1299:1299:1299) (1223:1223:1223))
        (PORT datac (495:495:495) (544:544:544))
        (PORT datad (209:209:209) (236:236:236))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a305\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2239:2239:2239) (2272:2272:2272))
        (PORT clk (2279:2279:2279) (2306:2306:2306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a305\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10096:10096:10096) (10175:10175:10175))
        (PORT d[1] (4902:4902:4902) (4724:4724:4724))
        (PORT d[2] (5251:5251:5251) (5057:5057:5057))
        (PORT d[3] (6646:6646:6646) (6572:6572:6572))
        (PORT d[4] (5263:5263:5263) (5022:5022:5022))
        (PORT d[5] (4633:4633:4633) (4426:4426:4426))
        (PORT d[6] (8362:8362:8362) (8151:8151:8151))
        (PORT d[7] (9343:9343:9343) (9382:9382:9382))
        (PORT d[8] (3535:3535:3535) (3602:3602:3602))
        (PORT d[9] (5610:5610:5610) (5331:5331:5331))
        (PORT d[10] (5259:5259:5259) (5183:5183:5183))
        (PORT d[11] (4690:4690:4690) (4652:4652:4652))
        (PORT d[12] (4974:4974:4974) (4813:4813:4813))
        (PORT clk (2276:2276:2276) (2302:2302:2302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a305\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3219:3219:3219) (3123:3123:3123))
        (PORT clk (2276:2276:2276) (2302:2302:2302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a305\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2306:2306:2306))
        (PORT d[0] (3762:3762:3762) (3677:3677:3677))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a305\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2307:2307:2307))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a305\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2307:2307:2307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a305\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2307:2307:2307))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a305\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2307:2307:2307))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a305\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3069:3069:3069) (3042:3042:3042))
        (PORT d[1] (3098:3098:3098) (2973:2973:2973))
        (PORT d[2] (2333:2333:2333) (2304:2304:2304))
        (PORT d[3] (3404:3404:3404) (3378:3378:3378))
        (PORT d[4] (2547:2547:2547) (2433:2433:2433))
        (PORT d[5] (3500:3500:3500) (3564:3564:3564))
        (PORT d[6] (2866:2866:2866) (2738:2738:2738))
        (PORT d[7] (2752:2752:2752) (2621:2621:2621))
        (PORT d[8] (2849:2849:2849) (2769:2769:2769))
        (PORT d[9] (2885:2885:2885) (2775:2775:2775))
        (PORT d[10] (2982:2982:2982) (2828:2828:2828))
        (PORT d[11] (3194:3194:3194) (3018:3018:3018))
        (PORT d[12] (2826:2826:2826) (2720:2720:2720))
        (PORT clk (2237:2237:2237) (2225:2225:2225))
        (PORT ena (4149:4149:4149) (3962:3962:3962))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a305\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2225:2225:2225))
        (PORT d[0] (4149:4149:4149) (3962:3962:3962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a305\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a305\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a305\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[19\]\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1042:1042:1042) (976:976:976))
        (PORT datab (1277:1277:1277) (1241:1241:1241))
        (PORT datac (2051:2051:2051) (2087:2087:2087))
        (PORT datad (1873:1873:1873) (1764:1764:1764))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[19\]\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (1146:1146:1146) (1080:1080:1080))
        (PORT datad (188:188:188) (208:208:208))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3846w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (539:539:539) (571:571:571))
        (PORT datab (227:227:227) (258:258:258))
        (PORT datad (472:472:472) (505:505:505))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a331\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2243:2243:2243) (2273:2273:2273))
        (PORT clk (2272:2272:2272) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a331\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9759:9759:9759) (9848:9848:9848))
        (PORT d[1] (4630:4630:4630) (4478:4478:4478))
        (PORT d[2] (4742:4742:4742) (4592:4592:4592))
        (PORT d[3] (6351:6351:6351) (6302:6302:6302))
        (PORT d[4] (5262:5262:5262) (5024:5024:5024))
        (PORT d[5] (4400:4400:4400) (4225:4225:4225))
        (PORT d[6] (8744:8744:8744) (8527:8527:8527))
        (PORT d[7] (9371:9371:9371) (9412:9412:9412))
        (PORT d[8] (3591:3591:3591) (3660:3660:3660))
        (PORT d[9] (5419:5419:5419) (5189:5189:5189))
        (PORT d[10] (4706:4706:4706) (4662:4662:4662))
        (PORT d[11] (5086:5086:5086) (5038:5038:5038))
        (PORT d[12] (5035:5035:5035) (4887:4887:4887))
        (PORT clk (2269:2269:2269) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a331\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3039:3039:3039) (2996:2996:2996))
        (PORT clk (2269:2269:2269) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a331\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2300:2300:2300))
        (PORT d[0] (3582:3582:3582) (3550:3550:3550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a331\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a331\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2301:2301:2301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a331\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a331\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a331\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3414:3414:3414) (3391:3391:3391))
        (PORT d[1] (3403:3403:3403) (3250:3250:3250))
        (PORT d[2] (2420:2420:2420) (2417:2417:2417))
        (PORT d[3] (3718:3718:3718) (3684:3684:3684))
        (PORT d[4] (2284:2284:2284) (2197:2197:2197))
        (PORT d[5] (3554:3554:3554) (3620:3620:3620))
        (PORT d[6] (2544:2544:2544) (2431:2431:2431))
        (PORT d[7] (5070:5070:5070) (5169:5169:5169))
        (PORT d[8] (2532:2532:2532) (2468:2468:2468))
        (PORT d[9] (2592:2592:2592) (2497:2497:2497))
        (PORT d[10] (3104:3104:3104) (2958:2958:2958))
        (PORT d[11] (3589:3589:3589) (3527:3527:3527))
        (PORT d[12] (2785:2785:2785) (2674:2674:2674))
        (PORT clk (2230:2230:2230) (2219:2219:2219))
        (PORT ena (4647:4647:4647) (4413:4413:4413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a331\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2219:2219:2219))
        (PORT d[0] (4647:4647:4647) (4413:4413:4413))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a331\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a331\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a331\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[19\]\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1671:1671:1671) (1578:1578:1578))
        (PORT datab (1278:1278:1278) (1243:1243:1243))
        (PORT datac (2051:2051:2051) (2088:2088:2088))
        (PORT datad (1645:1645:1645) (1562:1562:1562))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[19\]\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1181:1181:1181) (1115:1115:1115))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (5161:5161:5161) (5102:5102:5102))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[19\]\~51\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (250:250:250))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (186:186:186) (213:213:213))
        (PORT datad (5160:5160:5160) (5102:5102:5102))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1039:1039:1039) (1034:1034:1034))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1375:1375:1375) (1336:1336:1336))
        (PORT ena (1604:1604:1604) (1529:1529:1529))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacLIN_SIG\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1940:1940:1940))
        (PORT asdata (2098:2098:2098) (2104:2104:2104))
        (PORT clrn (2410:2410:2410) (2451:2451:2451))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1964:1964:1964))
        (PORT asdata (1405:1405:1405) (1404:1404:1404))
        (PORT clrn (1375:1375:1375) (1336:1336:1336))
        (PORT ena (1604:1604:1604) (1529:1529:1529))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacLIN_SIG\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1940:1940:1940))
        (PORT asdata (1880:1880:1880) (1823:1823:1823))
        (PORT clrn (2410:2410:2410) (2451:2451:2451))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a381\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2917:2917:2917) (2966:2966:2966))
        (PORT clk (2262:2262:2262) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a381\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8538:8538:8538) (8542:8542:8542))
        (PORT d[1] (5655:5655:5655) (5533:5533:5533))
        (PORT d[2] (6713:6713:6713) (6587:6587:6587))
        (PORT d[3] (6580:6580:6580) (6265:6265:6265))
        (PORT d[4] (5777:5777:5777) (5622:5622:5622))
        (PORT d[5] (7605:7605:7605) (7078:7078:7078))
        (PORT d[6] (7352:7352:7352) (7119:7119:7119))
        (PORT d[7] (7541:7541:7541) (7498:7498:7498))
        (PORT d[8] (3485:3485:3485) (3544:3544:3544))
        (PORT d[9] (7559:7559:7559) (7374:7374:7374))
        (PORT d[10] (4855:4855:4855) (4735:4735:4735))
        (PORT d[11] (4979:4979:4979) (4934:4934:4934))
        (PORT d[12] (6142:6142:6142) (5913:5913:5913))
        (PORT clk (2259:2259:2259) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a381\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3911:3911:3911) (3908:3908:3908))
        (PORT clk (2259:2259:2259) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a381\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2293:2293:2293))
        (PORT d[0] (4454:4454:4454) (4462:4462:4462))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a381\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a381\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2294:2294:2294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a381\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a381\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a381\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2921:2921:2921) (2846:2846:2846))
        (PORT d[1] (3450:3450:3450) (3336:3336:3336))
        (PORT d[2] (4555:4555:4555) (4453:4453:4453))
        (PORT d[3] (3614:3614:3614) (3548:3548:3548))
        (PORT d[4] (3725:3725:3725) (3500:3500:3500))
        (PORT d[5] (2827:2827:2827) (2858:2858:2858))
        (PORT d[6] (3623:3623:3623) (3378:3378:3378))
        (PORT d[7] (4145:4145:4145) (4226:4226:4226))
        (PORT d[8] (3476:3476:3476) (3369:3369:3369))
        (PORT d[9] (3855:3855:3855) (3766:3766:3766))
        (PORT d[10] (3942:3942:3942) (3912:3912:3912))
        (PORT d[11] (2958:2958:2958) (2917:2917:2917))
        (PORT d[12] (4197:4197:4197) (3892:3892:3892))
        (PORT clk (2220:2220:2220) (2212:2212:2212))
        (PORT ena (5009:5009:5009) (4895:4895:4895))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a381\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2212:2212:2212))
        (PORT d[0] (5009:5009:5009) (4895:4895:4895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a381\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a381\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a381\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a329\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2501:2501:2501) (2532:2532:2532))
        (PORT clk (2270:2270:2270) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a329\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9665:9665:9665) (9706:9706:9706))
        (PORT d[1] (5611:5611:5611) (5460:5460:5460))
        (PORT d[2] (5709:5709:5709) (5589:5589:5589))
        (PORT d[3] (5441:5441:5441) (5171:5171:5171))
        (PORT d[4] (4980:4980:4980) (4784:4784:4784))
        (PORT d[5] (5467:5467:5467) (5193:5193:5193))
        (PORT d[6] (5381:5381:5381) (5096:5096:5096))
        (PORT d[7] (8916:8916:8916) (8914:8914:8914))
        (PORT d[8] (2944:2944:2944) (2938:2938:2938))
        (PORT d[9] (5351:5351:5351) (5069:5069:5069))
        (PORT d[10] (4708:4708:4708) (4676:4676:4676))
        (PORT d[11] (4290:4290:4290) (4256:4256:4256))
        (PORT d[12] (5419:5419:5419) (5162:5162:5162))
        (PORT clk (2267:2267:2267) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a329\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3303:3303:3303) (3315:3315:3315))
        (PORT clk (2267:2267:2267) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a329\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2297:2297:2297))
        (PORT d[0] (3846:3846:3846) (3869:3869:3869))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a329\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a329\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2298:2298:2298))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a329\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a329\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a329\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2316:2316:2316) (2242:2242:2242))
        (PORT d[1] (3203:3203:3203) (3116:3116:3116))
        (PORT d[2] (2108:2108:2108) (2074:2074:2074))
        (PORT d[3] (3312:3312:3312) (3293:3293:3293))
        (PORT d[4] (2156:2156:2156) (2117:2117:2117))
        (PORT d[5] (3832:3832:3832) (3892:3892:3892))
        (PORT d[6] (1846:1846:1846) (1819:1819:1819))
        (PORT d[7] (1773:1773:1773) (1747:1747:1747))
        (PORT d[8] (1957:1957:1957) (1979:1979:1979))
        (PORT d[9] (1586:1586:1586) (1600:1600:1600))
        (PORT d[10] (2256:2256:2256) (2176:2176:2176))
        (PORT d[11] (2229:2229:2229) (2155:2155:2155))
        (PORT d[12] (1767:1767:1767) (1750:1750:1750))
        (PORT clk (2228:2228:2228) (2216:2216:2216))
        (PORT ena (4326:4326:4326) (4198:4198:4198))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a329\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2216:2216:2216))
        (PORT d[0] (4326:4326:4326) (4198:4198:4198))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a329\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a329\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a329\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[17\]\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1883:1883:1883) (1839:1839:1839))
        (PORT datab (2315:2315:2315) (2148:2148:2148))
        (PORT datac (2147:2147:2147) (2208:2208:2208))
        (PORT datad (1792:1792:1792) (1676:1676:1676))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a303\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2780:2780:2780) (2792:2792:2792))
        (PORT clk (2253:2253:2253) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a303\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8970:8970:8970) (9004:9004:9004))
        (PORT d[1] (5480:5480:5480) (5288:5288:5288))
        (PORT d[2] (6377:6377:6377) (6237:6237:6237))
        (PORT d[3] (6264:6264:6264) (5947:5947:5947))
        (PORT d[4] (5396:5396:5396) (5223:5223:5223))
        (PORT d[5] (6487:6487:6487) (6123:6123:6123))
        (PORT d[6] (7697:7697:7697) (7475:7475:7475))
        (PORT d[7] (8310:8310:8310) (8314:8314:8314))
        (PORT d[8] (3843:3843:3843) (3916:3916:3916))
        (PORT d[9] (8058:8058:8058) (7907:7907:7907))
        (PORT d[10] (4495:4495:4495) (4409:4409:4409))
        (PORT d[11] (4734:4734:4734) (4737:4737:4737))
        (PORT d[12] (5760:5760:5760) (5523:5523:5523))
        (PORT clk (2250:2250:2250) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a303\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3312:3312:3312) (3244:3244:3244))
        (PORT clk (2250:2250:2250) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a303\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2282:2282:2282))
        (PORT d[0] (3855:3855:3855) (3798:3798:3798))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a303\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a303\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2283:2283:2283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a303\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a303\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a303\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3076:3076:3076) (3065:3065:3065))
        (PORT d[1] (2993:2993:2993) (2873:2873:2873))
        (PORT d[2] (3082:3082:3082) (2928:2928:2928))
        (PORT d[3] (2871:2871:2871) (2750:2750:2750))
        (PORT d[4] (2912:2912:2912) (2800:2800:2800))
        (PORT d[5] (3112:3112:3112) (3131:3131:3131))
        (PORT d[6] (2798:2798:2798) (2661:2661:2661))
        (PORT d[7] (4307:4307:4307) (4384:4384:4384))
        (PORT d[8] (2824:2824:2824) (2718:2718:2718))
        (PORT d[9] (2830:2830:2830) (2819:2819:2819))
        (PORT d[10] (2957:2957:2957) (2908:2908:2908))
        (PORT d[11] (2830:2830:2830) (2752:2752:2752))
        (PORT d[12] (2773:2773:2773) (2662:2662:2662))
        (PORT clk (2211:2211:2211) (2201:2201:2201))
        (PORT ena (4623:4623:4623) (4500:4500:4500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a303\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2201:2201:2201))
        (PORT d[0] (4623:4623:4623) (4500:4500:4500))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a303\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a303\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a303\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a277\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2426:2426:2426) (2442:2442:2442))
        (PORT clk (2271:2271:2271) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a277\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9699:9699:9699) (9748:9748:9748))
        (PORT d[1] (5273:5273:5273) (5107:5107:5107))
        (PORT d[2] (5677:5677:5677) (5540:5540:5540))
        (PORT d[3] (5500:5500:5500) (5224:5224:5224))
        (PORT d[4] (4914:4914:4914) (4692:4692:4692))
        (PORT d[5] (5505:5505:5505) (5223:5223:5223))
        (PORT d[6] (5387:5387:5387) (5102:5102:5102))
        (PORT d[7] (9106:9106:9106) (9061:9061:9061))
        (PORT d[8] (2732:2732:2732) (2754:2754:2754))
        (PORT d[9] (5390:5390:5390) (5104:5104:5104))
        (PORT d[10] (4740:4740:4740) (4708:4708:4708))
        (PORT d[11] (4294:4294:4294) (4260:4260:4260))
        (PORT d[12] (5483:5483:5483) (5223:5223:5223))
        (PORT clk (2268:2268:2268) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a277\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5183:5183:5183) (4886:4886:4886))
        (PORT clk (2268:2268:2268) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a277\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2299:2299:2299))
        (PORT d[0] (5726:5726:5726) (5440:5440:5440))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a277\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a277\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2300:2300:2300))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a277\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a277\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a277\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2291:2291:2291) (2217:2217:2217))
        (PORT d[1] (3212:3212:3212) (3118:3118:3118))
        (PORT d[2] (2353:2353:2353) (2308:2308:2308))
        (PORT d[3] (3239:3239:3239) (3199:3199:3199))
        (PORT d[4] (2204:2204:2204) (2173:2173:2173))
        (PORT d[5] (3529:3529:3529) (3599:3599:3599))
        (PORT d[6] (1842:1842:1842) (1822:1822:1822))
        (PORT d[7] (4338:4338:4338) (4416:4416:4416))
        (PORT d[8] (1926:1926:1926) (1948:1948:1948))
        (PORT d[9] (1875:1875:1875) (1874:1874:1874))
        (PORT d[10] (2931:2931:2931) (2885:2885:2885))
        (PORT d[11] (2234:2234:2234) (2160:2160:2160))
        (PORT d[12] (1771:1771:1771) (1754:1754:1754))
        (PORT clk (2229:2229:2229) (2218:2218:2218))
        (PORT ena (4587:4587:4587) (4460:4460:4460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a277\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2218:2218:2218))
        (PORT d[0] (4587:4587:4587) (4460:4460:4460))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a277\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a277\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a277\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[17\]\~61\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1884:1884:1884) (1840:1840:1840))
        (PORT datab (2185:2185:2185) (2235:2235:2235))
        (PORT datac (1764:1764:1764) (1624:1624:1624))
        (PORT datad (1778:1778:1778) (1680:1680:1680))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3816w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (537:537:537) (568:568:568))
        (PORT datab (225:225:225) (255:255:255))
        (PORT datad (470:470:470) (503:503:503))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a251\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2912:2912:2912) (2961:2961:2961))
        (PORT clk (2259:2259:2259) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a251\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8540:8540:8540) (8546:8546:8546))
        (PORT d[1] (5737:5737:5737) (5628:5628:5628))
        (PORT d[2] (6728:6728:6728) (6605:6605:6605))
        (PORT d[3] (6891:6891:6891) (6562:6562:6562))
        (PORT d[4] (5731:5731:5731) (5578:5578:5578))
        (PORT d[5] (7885:7885:7885) (7350:7350:7350))
        (PORT d[6] (7324:7324:7324) (7089:7089:7089))
        (PORT d[7] (7502:7502:7502) (7460:7460:7460))
        (PORT d[8] (3504:3504:3504) (3556:3556:3556))
        (PORT d[9] (7080:7080:7080) (6945:6945:6945))
        (PORT d[10] (4837:4837:4837) (4721:4721:4721))
        (PORT d[11] (4987:4987:4987) (4943:4943:4943))
        (PORT d[12] (6102:6102:6102) (5876:5876:5876))
        (PORT clk (2256:2256:2256) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a251\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5606:5606:5606) (5532:5532:5532))
        (PORT clk (2256:2256:2256) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a251\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2289:2289:2289))
        (PORT d[0] (6149:6149:6149) (6086:6086:6086))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a251\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a251\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2290:2290:2290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a251\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a251\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a251\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2940:2940:2940) (2863:2863:2863))
        (PORT d[1] (3490:3490:3490) (3377:3377:3377))
        (PORT d[2] (4582:4582:4582) (4491:4491:4491))
        (PORT d[3] (3931:3931:3931) (3851:3851:3851))
        (PORT d[4] (3398:3398:3398) (3193:3193:3193))
        (PORT d[5] (2895:2895:2895) (2935:2935:2935))
        (PORT d[6] (3663:3663:3663) (3418:3418:3418))
        (PORT d[7] (4139:4139:4139) (4219:4219:4219))
        (PORT d[8] (3759:3759:3759) (3639:3639:3639))
        (PORT d[9] (4145:4145:4145) (4029:4029:4029))
        (PORT d[10] (3673:3673:3673) (3664:3664:3664))
        (PORT d[11] (2972:2972:2972) (2934:2934:2934))
        (PORT d[12] (4266:4266:4266) (3959:3959:3959))
        (PORT clk (2217:2217:2217) (2208:2208:2208))
        (PORT ena (5035:5035:5035) (4907:4907:4907))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a251\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2208:2208:2208))
        (PORT d[0] (5035:5035:5035) (4907:4907:4907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a251\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a251\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a251\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a225\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2930:2930:2930) (2990:2990:2990))
        (PORT clk (2248:2248:2248) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a225\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8546:8546:8546) (8549:8549:8549))
        (PORT d[1] (5720:5720:5720) (5612:5612:5612))
        (PORT d[2] (6737:6737:6737) (6616:6616:6616))
        (PORT d[3] (6849:6849:6849) (6528:6528:6528))
        (PORT d[4] (6089:6089:6089) (5930:5930:5930))
        (PORT d[5] (7910:7910:7910) (7378:7378:7378))
        (PORT d[6] (7358:7358:7358) (7098:7098:7098))
        (PORT d[7] (7469:7469:7469) (7424:7424:7424))
        (PORT d[8] (3559:3559:3559) (3612:3612:3612))
        (PORT d[9] (7585:7585:7585) (7408:7408:7408))
        (PORT d[10] (4846:4846:4846) (4730:4730:4730))
        (PORT d[11] (5359:5359:5359) (5306:5306:5306))
        (PORT d[12] (6137:6137:6137) (5911:5911:5911))
        (PORT clk (2245:2245:2245) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a225\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4462:4462:4462) (4332:4332:4332))
        (PORT clk (2245:2245:2245) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a225\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2280:2280:2280))
        (PORT d[0] (5005:5005:5005) (4886:4886:4886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a225\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a225\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2281:2281:2281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a225\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a225\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a225\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2597:2597:2597) (2539:2539:2539))
        (PORT d[1] (3784:3784:3784) (3649:3649:3649))
        (PORT d[2] (4303:4303:4303) (4235:4235:4235))
        (PORT d[3] (3292:3292:3292) (3256:3256:3256))
        (PORT d[4] (3736:3736:3736) (3509:3509:3509))
        (PORT d[5] (3535:3535:3535) (3525:3525:3525))
        (PORT d[6] (3647:3647:3647) (3403:3403:3403))
        (PORT d[7] (4030:4030:4030) (4105:4105:4105))
        (PORT d[8] (3782:3782:3782) (3663:3663:3663))
        (PORT d[9] (4187:4187:4187) (4065:4065:4065))
        (PORT d[10] (4262:4262:4262) (4218:4218:4218))
        (PORT d[11] (3276:3276:3276) (3223:3223:3223))
        (PORT d[12] (3995:3995:3995) (3737:3737:3737))
        (PORT clk (2206:2206:2206) (2199:2199:2199))
        (PORT ena (5368:5368:5368) (5234:5234:5234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a225\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2199:2199:2199))
        (PORT d[0] (5368:5368:5368) (5234:5234:5234))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a225\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a225\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a225\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[17\]\~62\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1886:1886:1886) (1842:1842:1842))
        (PORT datab (2262:2262:2262) (2117:2117:2117))
        (PORT datac (2138:2138:2138) (2197:2197:2197))
        (PORT datad (2285:2285:2285) (2043:2043:2043))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a407\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2928:2928:2928) (2986:2986:2986))
        (PORT clk (2243:2243:2243) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a407\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8545:8545:8545) (8549:8549:8549))
        (PORT d[1] (6001:6001:6001) (5865:5865:5865))
        (PORT d[2] (7040:7040:7040) (6903:6903:6903))
        (PORT d[3] (6911:6911:6911) (6588:6588:6588))
        (PORT d[4] (6079:6079:6079) (5921:5921:5921))
        (PORT d[5] (7967:7967:7967) (7435:7435:7435))
        (PORT d[6] (7357:7357:7357) (7098:7098:7098))
        (PORT d[7] (7498:7498:7498) (7460:7460:7460))
        (PORT d[8] (3204:3204:3204) (3270:3270:3270))
        (PORT d[9] (7593:7593:7593) (7416:7416:7416))
        (PORT d[10] (5170:5170:5170) (5046:5046:5046))
        (PORT d[11] (5341:5341:5341) (5290:5290:5290))
        (PORT d[12] (6486:6486:6486) (6252:6252:6252))
        (PORT clk (2240:2240:2240) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a407\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3762:3762:3762) (3761:3761:3761))
        (PORT clk (2240:2240:2240) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a407\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2274:2274:2274))
        (PORT d[0] (4305:4305:4305) (4315:4315:4315))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a407\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a407\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2275:2275:2275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a407\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a407\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a407\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2915:2915:2915) (2842:2842:2842))
        (PORT d[1] (3788:3788:3788) (3667:3667:3667))
        (PORT d[2] (4335:4335:4335) (4267:4267:4267))
        (PORT d[3] (3947:3947:3947) (3869:3869:3869))
        (PORT d[4] (3997:3997:3997) (3764:3764:3764))
        (PORT d[5] (2947:2947:2947) (2984:2984:2984))
        (PORT d[6] (3992:3992:3992) (3745:3745:3745))
        (PORT d[7] (4149:4149:4149) (4236:4236:4236))
        (PORT d[8] (3840:3840:3840) (3720:3720:3720))
        (PORT d[9] (4163:4163:4163) (4055:4055:4055))
        (PORT d[10] (3981:3981:3981) (3957:3957:3957))
        (PORT d[11] (3802:3802:3802) (3703:3703:3703))
        (PORT d[12] (4342:4342:4342) (4073:4073:4073))
        (PORT clk (2201:2201:2201) (2193:2193:2193))
        (PORT ena (5049:5049:5049) (4946:4946:4946))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a407\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2193:2193:2193))
        (PORT d[0] (5049:5049:5049) (4946:4946:4946))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a407\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a407\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a407\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a355\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2474:2474:2474) (2507:2507:2507))
        (PORT clk (2260:2260:2260) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a355\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10012:10012:10012) (10043:10043:10043))
        (PORT d[1] (5392:5392:5392) (5272:5272:5272))
        (PORT d[2] (5773:5773:5773) (5664:5664:5664))
        (PORT d[3] (5593:5593:5593) (5350:5350:5350))
        (PORT d[4] (5360:5360:5360) (5203:5203:5203))
        (PORT d[5] (4823:4823:4823) (4577:4577:4577))
        (PORT d[6] (4752:4752:4752) (4492:4492:4492))
        (PORT d[7] (9631:9631:9631) (9623:9623:9623))
        (PORT d[8] (3604:3604:3604) (3569:3569:3569))
        (PORT d[9] (5078:5078:5078) (4815:4815:4815))
        (PORT d[10] (4751:4751:4751) (4724:4724:4724))
        (PORT d[11] (4683:4683:4683) (4647:4647:4647))
        (PORT d[12] (5365:5365:5365) (5090:5090:5090))
        (PORT clk (2257:2257:2257) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a355\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3235:3235:3235) (3163:3163:3163))
        (PORT clk (2257:2257:2257) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a355\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2291:2291:2291))
        (PORT d[0] (3778:3778:3778) (3717:3717:3717))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a355\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a355\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2292:2292:2292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a355\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a355\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a355\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1525:1525:1525) (1507:1507:1507))
        (PORT d[1] (1767:1767:1767) (1747:1747:1747))
        (PORT d[2] (1466:1466:1466) (1456:1456:1456))
        (PORT d[3] (1698:1698:1698) (1668:1668:1668))
        (PORT d[4] (1530:1530:1530) (1529:1529:1529))
        (PORT d[5] (4166:4166:4166) (4214:4214:4214))
        (PORT d[6] (1227:1227:1227) (1242:1242:1242))
        (PORT d[7] (1194:1194:1194) (1211:1211:1211))
        (PORT d[8] (1243:1243:1243) (1271:1271:1271))
        (PORT d[9] (1217:1217:1217) (1241:1241:1241))
        (PORT d[10] (1361:1361:1361) (1330:1330:1330))
        (PORT d[11] (1901:1901:1901) (1839:1839:1839))
        (PORT d[12] (1153:1153:1153) (1173:1173:1173))
        (PORT clk (2218:2218:2218) (2210:2210:2210))
        (PORT ena (4357:4357:4357) (4233:4233:4233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a355\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2210:2210:2210))
        (PORT d[0] (4357:4357:4357) (4233:4233:4233))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a355\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a355\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a355\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[17\]\~63\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1886:1886:1886) (1842:1842:1842))
        (PORT datab (2303:2303:2303) (2072:2072:2072))
        (PORT datac (2139:2139:2139) (2197:2197:2197))
        (PORT datad (1484:1484:1484) (1369:1369:1369))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[17\]\~64\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1838:1838:1838) (1769:1769:1769))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[17\]\~65\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1839:1839:1839) (1770:1770:1770))
        (PORT datab (221:221:221) (247:247:247))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (4048:4048:4048) (3931:3931:3931))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3709w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (414:414:414))
        (PORT datab (224:224:224) (254:254:254))
        (PORT datad (284:284:284) (360:360:360))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a17\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2880:2880:2880) (2894:2894:2894))
        (PORT clk (2206:2206:2206) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a17\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8799:8799:8799) (8783:8783:8783))
        (PORT d[1] (6392:6392:6392) (6262:6262:6262))
        (PORT d[2] (7375:7375:7375) (7234:7234:7234))
        (PORT d[3] (7552:7552:7552) (7195:7195:7195))
        (PORT d[4] (6726:6726:6726) (6533:6533:6533))
        (PORT d[5] (8884:8884:8884) (8325:8325:8325))
        (PORT d[6] (7002:7002:7002) (6759:6759:6759))
        (PORT d[7] (7881:7881:7881) (7833:7833:7833))
        (PORT d[8] (3824:3824:3824) (3878:3878:3878))
        (PORT d[9] (7924:7924:7924) (7736:7736:7736))
        (PORT d[10] (5530:5530:5530) (5394:5394:5394))
        (PORT d[11] (6187:6187:6187) (6076:6076:6076))
        (PORT d[12] (6824:6824:6824) (6588:6588:6588))
        (PORT clk (2203:2203:2203) (2230:2230:2230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a17\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6331:6331:6331) (5883:5883:5883))
        (PORT clk (2203:2203:2203) (2230:2230:2230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a17\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2234:2234:2234))
        (PORT d[0] (6874:6874:6874) (6437:6437:6437))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a17\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a17\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2235:2235:2235))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a17\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a17\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a17\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3259:3259:3259) (3192:3192:3192))
        (PORT d[1] (3832:3832:3832) (3742:3742:3742))
        (PORT d[2] (3958:3958:3958) (3879:3879:3879))
        (PORT d[3] (3342:3342:3342) (3308:3308:3308))
        (PORT d[4] (4927:4927:4927) (4889:4889:4889))
        (PORT d[5] (2926:2926:2926) (2946:2946:2946))
        (PORT d[6] (4345:4345:4345) (4090:4090:4090))
        (PORT d[7] (4494:4494:4494) (4581:4581:4581))
        (PORT d[8] (4193:4193:4193) (4067:4067:4067))
        (PORT d[9] (3603:3603:3603) (3649:3649:3649))
        (PORT d[10] (9904:9904:9904) (9765:9765:9765))
        (PORT d[11] (3631:3631:3631) (3570:3570:3570))
        (PORT d[12] (4652:4652:4652) (4372:4372:4372))
        (PORT clk (2164:2164:2164) (2153:2153:2153))
        (PORT ena (5988:5988:5988) (5836:5836:5836))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a17\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2153:2153:2153))
        (PORT d[0] (5988:5988:5988) (5836:5836:5836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a17\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2154:2154:2154))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a17\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2154:2154:2154))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a17\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2154:2154:2154))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a69\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2513:2513:2513) (2537:2537:2537))
        (PORT clk (2242:2242:2242) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a69\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9258:9258:9258) (9269:9269:9269))
        (PORT d[1] (5670:5670:5670) (5525:5525:5525))
        (PORT d[2] (6439:6439:6439) (6331:6331:6331))
        (PORT d[3] (7134:7134:7134) (6788:6788:6788))
        (PORT d[4] (5388:5388:5388) (5217:5217:5217))
        (PORT d[5] (6708:6708:6708) (6311:6311:6311))
        (PORT d[6] (5830:5830:5830) (5484:5484:5484))
        (PORT d[7] (8966:8966:8966) (8950:8950:8950))
        (PORT d[8] (3601:3601:3601) (3634:3634:3634))
        (PORT d[9] (9295:9295:9295) (9076:9076:9076))
        (PORT d[10] (5209:5209:5209) (5101:5101:5101))
        (PORT d[11] (3859:3859:3859) (3784:3784:3784))
        (PORT d[12] (5444:5444:5444) (5224:5224:5224))
        (PORT clk (2239:2239:2239) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a69\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5267:5267:5267) (5150:5150:5150))
        (PORT clk (2239:2239:2239) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a69\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2274:2274:2274))
        (PORT d[0] (5810:5810:5810) (5704:5704:5704))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a69\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a69\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2275:2275:2275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a69\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a69\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a69\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3757:3757:3757) (3729:3729:3729))
        (PORT d[1] (3777:3777:3777) (3655:3655:3655))
        (PORT d[2] (2902:2902:2902) (2801:2801:2801))
        (PORT d[3] (2836:2836:2836) (2723:2723:2723))
        (PORT d[4] (2298:2298:2298) (2224:2224:2224))
        (PORT d[5] (3218:3218:3218) (3190:3190:3190))
        (PORT d[6] (3410:3410:3410) (3247:3247:3247))
        (PORT d[7] (4713:4713:4713) (4750:4750:4750))
        (PORT d[8] (2590:2590:2590) (2504:2504:2504))
        (PORT d[9] (3237:3237:3237) (3239:3239:3239))
        (PORT d[10] (3602:3602:3602) (3526:3526:3526))
        (PORT d[11] (3470:3470:3470) (3351:3351:3351))
        (PORT d[12] (2545:2545:2545) (2460:2460:2460))
        (PORT clk (2200:2200:2200) (2193:2193:2193))
        (PORT ena (4668:4668:4668) (4535:4535:4535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a69\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2193:2193:2193))
        (PORT d[0] (4668:4668:4668) (4535:4535:4535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a69\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a69\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a69\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1884:1884:1884) (1840:1840:1840))
        (PORT datab (2284:2284:2284) (2052:2052:2052))
        (PORT datac (2145:2145:2145) (2205:2205:2205))
        (PORT datad (1185:1185:1185) (1072:1072:1072))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a43\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2123:2123:2123) (2145:2145:2145))
        (PORT clk (2207:2207:2207) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a43\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10383:10383:10383) (10421:10421:10421))
        (PORT d[1] (6054:6054:6054) (5919:5919:5919))
        (PORT d[2] (5477:5477:5477) (5376:5376:5376))
        (PORT d[3] (4910:4910:4910) (4685:4685:4685))
        (PORT d[4] (6024:6024:6024) (5845:5845:5845))
        (PORT d[5] (5705:5705:5705) (5404:5404:5404))
        (PORT d[6] (5138:5138:5138) (4875:4875:4875))
        (PORT d[7] (10319:10319:10319) (10287:10287:10287))
        (PORT d[8] (2542:2542:2542) (2570:2570:2570))
        (PORT d[9] (6325:6325:6325) (6151:6151:6151))
        (PORT d[10] (5417:5417:5417) (5369:5369:5369))
        (PORT d[11] (4032:4032:4032) (4007:4007:4007))
        (PORT d[12] (6028:6028:6028) (5731:5731:5731))
        (PORT clk (2204:2204:2204) (2232:2232:2232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a43\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4583:4583:4583) (4366:4366:4366))
        (PORT clk (2204:2204:2204) (2232:2232:2232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a43\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2236:2236:2236))
        (PORT d[0] (5126:5126:5126) (4920:4920:4920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a43\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a43\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2237:2237:2237))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a43\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a43\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a43\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2357:2357:2357) (2335:2335:2335))
        (PORT d[1] (1092:1092:1092) (1100:1100:1100))
        (PORT d[2] (4146:4146:4146) (3991:3991:3991))
        (PORT d[3] (1494:1494:1494) (1489:1489:1489))
        (PORT d[4] (1143:1143:1143) (1144:1144:1144))
        (PORT d[5] (2438:2438:2438) (2390:2390:2390))
        (PORT d[6] (2595:2595:2595) (2510:2510:2510))
        (PORT d[7] (863:863:863) (892:892:892))
        (PORT d[8] (825:825:825) (857:857:857))
        (PORT d[9] (882:882:882) (913:913:913))
        (PORT d[10] (866:866:866) (885:885:885))
        (PORT d[11] (1274:1274:1274) (1234:1234:1234))
        (PORT d[12] (1054:1054:1054) (1040:1040:1040))
        (PORT clk (2165:2165:2165) (2155:2155:2155))
        (PORT ena (4979:4979:4979) (4831:4831:4831))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a43\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2155:2155:2155))
        (PORT d[0] (4979:4979:4979) (4831:4831:4831))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a43\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2156:2156:2156))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a43\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2156:2156:2156))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a43\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2156:2156:2156))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1153:1153:1153) (1054:1054:1054))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (1848:1848:1848) (1797:1797:1797))
        (PORT datad (1198:1198:1198) (1110:1110:1110))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[17\]\~66\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (252:252:252))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (4046:4046:4046) (3928:3928:3928))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1013:1013:1013) (1011:1011:1011))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1375:1375:1375) (1336:1336:1336))
        (PORT ena (1604:1604:1604) (1529:1529:1529))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacLIN_SIG\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1940:1940:1940))
        (PORT asdata (1928:1928:1928) (1887:1887:1887))
        (PORT clrn (2410:2410:2410) (2451:2451:2451))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1016:1016:1016) (1016:1016:1016))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1375:1375:1375) (1336:1336:1336))
        (PORT ena (1604:1604:1604) (1529:1529:1529))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacLIN_SIG\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1940:1940:1940))
        (PORT asdata (1896:1896:1896) (1844:1844:1844))
        (PORT clrn (2410:2410:2410) (2451:2451:2451))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1047:1047:1047) (1041:1041:1041))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1375:1375:1375) (1336:1336:1336))
        (PORT ena (1604:1604:1604) (1529:1529:1529))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacLIN_SIG\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1940:1940:1940))
        (PORT asdata (1973:1973:1973) (1936:1936:1936))
        (PORT clrn (2410:2410:2410) (2451:2451:2451))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (373:373:373))
        (PORT datab (1326:1326:1326) (1282:1282:1282))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4978:4978:4978) (5128:5128:5128))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (1161:1161:1161) (1072:1072:1072))
        (PORT datad (378:378:378) (363:363:363))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2336:2336:2336) (2341:2341:2341))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1284:1284:1284) (1253:1253:1253))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|dacData\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1953:1953:1953))
        (PORT asdata (604:604:604) (672:672:672))
        (PORT clrn (1284:1284:1284) (1253:1253:1253))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUD_DACDAT\~reg0feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (4593:4593:4593) (4423:4423:4423))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUD_DACDAT\~reg0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2606:2606:2606) (2671:2671:2671))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
)
