Analysis & Synthesis report for Ethernet
Wed Jan 11 16:26:43 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |DM9000A_if|state
 10. State Machine - |DM9000A_if|IP_TO_LCD:IP_DISP|lcd_controller:LCD_contr|state
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Registers Packed Into Inferred Megafunctions
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for single_port_ram:RAM|altsyncram:ram_rtl_0|altsyncram_fd41:auto_generated
 18. Parameter Settings for User Entity Instance: single_port_ram:RAM
 19. Parameter Settings for Inferred Entity Instance: single_port_ram:RAM|altsyncram:ram_rtl_0
 20. Parameter Settings for Inferred Entity Instance: lpm_divide:Div0
 21. Parameter Settings for Inferred Entity Instance: lpm_divide:Div1
 22. altsyncram Parameter Settings by Entity Instance
 23. Elapsed Time Per Partition
 24. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Jan 11 16:26:42 2023           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; Ethernet                                        ;
; Top-level Entity Name              ; DM9000A_if                                      ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 15,136                                          ;
;     Total combinational functions  ; 14,921                                          ;
;     Dedicated logic registers      ; 579                                             ;
; Total registers                    ; 579                                             ;
; Total pins                         ; 37                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 16,384                                          ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; DM9000A_if         ; Ethernet           ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; On                 ; Off                ;
; VHDL Show LMF Mapping Messages                                             ; Off                ;                    ;
; VHDL Version                                                               ; VHDL_2008          ; VHDL_1993          ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                            ; Library ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+---------+
; DM9000A_if.vhd                   ; yes             ; User VHDL File               ; C:/My_Designs/DZ_eth_0/DM9000A_if.vhd                                   ;         ;
; ip_to_lcd.vhd                    ; yes             ; User VHDL File               ; C:/My_Designs/DZ_eth_0/ip_to_lcd.vhd                                    ;         ;
; lcd_controller.vhd               ; yes             ; User VHDL File               ; C:/My_Designs/DZ_eth_0/lcd_controller.vhd                               ;         ;
; ControllerTest_TOP.vhd           ; yes             ; User VHDL File               ; C:/My_Designs/DZ_eth_0/ControllerTest_TOP.vhd                           ;         ;
; ram.vhd                          ; yes             ; User VHDL File               ; C:/My_Designs/DZ_eth_0/ram.vhd                                          ;         ;
; DM9000A_lib.vhd                  ; yes             ; User VHDL File               ; C:/My_Designs/DZ_eth_0/DM9000A_lib.vhd                                  ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_fd41.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/My_Designs/DZ_eth_0/db/altsyncram_fd41.tdf                           ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_divide.tdf        ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/abs_divider.inc       ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sign_div_unsign.inc   ;         ;
; db/lpm_divide_dem.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/My_Designs/DZ_eth_0/db/lpm_divide_dem.tdf                            ;         ;
; db/sign_div_unsign_nlh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/My_Designs/DZ_eth_0/db/sign_div_unsign_nlh.tdf                       ;         ;
; db/alt_u_div_g2f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/My_Designs/DZ_eth_0/db/alt_u_div_g2f.tdf                             ;         ;
; db/add_sub_lkc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/My_Designs/DZ_eth_0/db/add_sub_lkc.tdf                               ;         ;
; db/add_sub_mkc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/My_Designs/DZ_eth_0/db/add_sub_mkc.tdf                               ;         ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+---------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+---------------------------------------------+--------+
; Resource                                    ; Usage  ;
+---------------------------------------------+--------+
; Estimated Total logic elements              ; 15,136 ;
;                                             ;        ;
; Total combinational functions               ; 14921  ;
; Logic element usage by number of LUT inputs ;        ;
;     -- 4 input functions                    ; 5667   ;
;     -- 3 input functions                    ; 995    ;
;     -- <=2 input functions                  ; 8259   ;
;                                             ;        ;
; Logic elements by mode                      ;        ;
;     -- normal mode                          ; 6686   ;
;     -- arithmetic mode                      ; 8235   ;
;                                             ;        ;
; Total registers                             ; 579    ;
;     -- Dedicated logic registers            ; 579    ;
;     -- I/O registers                        ; 0      ;
;                                             ;        ;
; I/O pins                                    ; 37     ;
; Total memory bits                           ; 16384  ;
; Embedded Multiplier 9-bit elements          ; 0      ;
; Maximum fan-out node                        ; clk    ;
; Maximum fan-out                             ; 595    ;
; Total fan-out                               ; 43729  ;
; Average fan-out                             ; 2.81   ;
+---------------------------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                         ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------+--------------+
; |DM9000A_if                               ; 14921 (13972)     ; 579 (382)    ; 16384       ; 0            ; 0       ; 0         ; 37   ; 0            ; |DM9000A_if                                                                                                 ; work         ;
;    |IP_TO_LCD:IP_DISP|                    ; 403 (0)           ; 197 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DM9000A_if|IP_TO_LCD:IP_DISP                                                                               ; work         ;
;       |ControllerTest_TOP:LCD_user|       ; 227 (227)         ; 152 (152)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DM9000A_if|IP_TO_LCD:IP_DISP|ControllerTest_TOP:LCD_user                                                   ; work         ;
;       |lcd_controller:LCD_contr|          ; 176 (176)         ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DM9000A_if|IP_TO_LCD:IP_DISP|lcd_controller:LCD_contr                                                      ; work         ;
;    |lpm_divide:Div0|                      ; 273 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DM9000A_if|lpm_divide:Div0                                                                                 ; work         ;
;       |lpm_divide_dem:auto_generated|     ; 273 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DM9000A_if|lpm_divide:Div0|lpm_divide_dem:auto_generated                                                   ; work         ;
;          |sign_div_unsign_nlh:divider|    ; 273 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DM9000A_if|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider                       ; work         ;
;             |alt_u_div_g2f:divider|       ; 273 (273)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DM9000A_if|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider ; work         ;
;    |lpm_divide:Div1|                      ; 273 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DM9000A_if|lpm_divide:Div1                                                                                 ; work         ;
;       |lpm_divide_dem:auto_generated|     ; 273 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DM9000A_if|lpm_divide:Div1|lpm_divide_dem:auto_generated                                                   ; work         ;
;          |sign_div_unsign_nlh:divider|    ; 273 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DM9000A_if|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider                       ; work         ;
;             |alt_u_div_g2f:divider|       ; 273 (273)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DM9000A_if|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider ; work         ;
;    |single_port_ram:RAM|                  ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DM9000A_if|single_port_ram:RAM                                                                             ; work         ;
;       |altsyncram:ram_rtl_0|              ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DM9000A_if|single_port_ram:RAM|altsyncram:ram_rtl_0                                                        ; work         ;
;          |altsyncram_fd41:auto_generated| ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DM9000A_if|single_port_ram:RAM|altsyncram:ram_rtl_0|altsyncram_fd41:auto_generated                         ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                   ;
+------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                               ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------+
; single_port_ram:RAM|altsyncram:ram_rtl_0|altsyncram_fd41:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 1024         ; 16           ; --           ; --           ; 16384 ; None ;
+------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------+


Encoding Type:  One-Hot
+-------------------------------------------------+
; State Machine - |DM9000A_if|state               ;
+-------------+----------+----------+-------------+
; Name        ; state.TX ; state.RX ; state.RESET ;
+-------------+----------+----------+-------------+
; state.RESET ; 0        ; 0        ; 0           ;
; state.RX    ; 0        ; 1        ; 1           ;
; state.TX    ; 1        ; 0        ; 1           ;
+-------------+----------+----------+-------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------+
; State Machine - |DM9000A_if|IP_TO_LCD:IP_DISP|lcd_controller:LCD_contr|state    ;
+------------------+------------+-------------+------------------+----------------+
; Name             ; state.send ; state.ready ; state.initialize ; state.power_up ;
+------------------+------------+-------------+------------------+----------------+
; state.power_up   ; 0          ; 0           ; 0                ; 0              ;
; state.initialize ; 0          ; 0           ; 1                ; 1              ;
; state.ready      ; 0          ; 1           ; 0                ; 1              ;
; state.send       ; 1          ; 0           ; 0                ; 1              ;
+------------------+------------+-------------+------------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                       ;
+----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+
; Register name                                                                          ; Reason for Removal                                                              ;
+----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+
; ip_out[0,2,4..7,9..18,20,22,24..29]                                                    ; Stuck at GND due to stuck port data_in                                          ;
; IP_TO_LCD:IP_DISP|ControllerTest_TOP:LCD_user|massive_lcd[0,2,4..7,9..18,20,22,24..29] ; Stuck at GND due to stuck port data_in                                          ;
; IP_TO_LCD:IP_DISP|ControllerTest_TOP:LCD_user|global_flag_finish[1..31]                ; Stuck at GND due to stuck port data_in                                          ;
; rx_len_int[15..30]                                                                     ; Stuck at GND due to stuck port data_in                                          ;
; IP_TO_LCD:IP_DISP|ControllerTest_TOP:LCD_user|cnt[0..2]                                ; Stuck at GND due to stuck port data_in                                          ;
; ip_out[1]                                                                              ; Merged with ip_out[3]                                                           ;
; ip_out[3]                                                                              ; Merged with ip_out[8]                                                           ;
; ip_out[8]                                                                              ; Merged with ip_out[19]                                                          ;
; ip_out[19]                                                                             ; Merged with ip_out[21]                                                          ;
; ip_out[21]                                                                             ; Merged with ip_out[23]                                                          ;
; ip_out[23]                                                                             ; Merged with ip_out[30]                                                          ;
; ip_out[30]                                                                             ; Merged with ip_out[31]                                                          ;
; IP_TO_LCD:IP_DISP|ControllerTest_TOP:LCD_user|massive_lcd[1,3,8,19,21,23,30]           ; Merged with IP_TO_LCD:IP_DISP|ControllerTest_TOP:LCD_user|massive_lcd[31]       ;
; IP_TO_LCD:IP_DISP|ControllerTest_TOP:LCD_user|global_flag_start[1..29]                 ; Merged with IP_TO_LCD:IP_DISP|ControllerTest_TOP:LCD_user|global_flag_start[30] ;
; IP_TO_LCD:IP_DISP|ControllerTest_TOP:LCD_user|flag_point[2..31]                        ; Merged with IP_TO_LCD:IP_DISP|ControllerTest_TOP:LCD_user|flag_point[1]         ;
; IP_TO_LCD:IP_DISP|ControllerTest_TOP:LCD_user|send_flag[2..23,27]                      ; Merged with IP_TO_LCD:IP_DISP|ControllerTest_TOP:LCD_user|send_flag[1]          ;
; IP_TO_LCD:IP_DISP|ControllerTest_TOP:LCD_user|send_flag[25,26,28..31]                  ; Merged with IP_TO_LCD:IP_DISP|ControllerTest_TOP:LCD_user|send_flag[24]         ;
; IP_TO_LCD:IP_DISP|ControllerTest_TOP:LCD_user|bindec[11]                               ; Merged with IP_TO_LCD:IP_DISP|ControllerTest_TOP:LCD_user|bindec[10]            ;
; IP_TO_LCD:IP_DISP|ControllerTest_TOP:LCD_user|global_flag_start[30]                    ; Merged with IP_TO_LCD:IP_DISP|ControllerTest_TOP:LCD_user|global_flag_start[31] ;
; IP_TO_LCD:IP_DISP|ControllerTest_TOP:LCD_user|send_flag[24]                            ; Merged with IP_TO_LCD:IP_DISP|ControllerTest_TOP:LCD_user|send_flag[1]          ;
; IP_TO_LCD:IP_DISP|lcd_controller:LCD_contr|lcd_data[7]                                 ; Merged with IP_TO_LCD:IP_DISP|lcd_controller:LCD_contr|lcd_data[6]              ;
; IP_TO_LCD:IP_DISP|ControllerTest_TOP:LCD_user|lcd_bus[9]                               ; Merged with IP_TO_LCD:IP_DISP|ControllerTest_TOP:LCD_user|lcd_bus[5]            ;
; IP_TO_LCD:IP_DISP|ControllerTest_TOP:LCD_user|lcd_bus[7,8]                             ; Merged with IP_TO_LCD:IP_DISP|ControllerTest_TOP:LCD_user|lcd_bus[6]            ;
; IP_TO_LCD:IP_DISP|ControllerTest_TOP:LCD_user|global_flag_start[31]                    ; Stuck at GND due to stuck port data_in                                          ;
; IP_TO_LCD:IP_DISP|ControllerTest_TOP:LCD_user|flag_point[1]                            ; Stuck at GND due to stuck port data_in                                          ;
; IP_TO_LCD:IP_DISP|ControllerTest_TOP:LCD_user|bindec[10]                               ; Stuck at GND due to stuck port data_in                                          ;
; clk25                                                                                  ; Merged with clk_count[0]                                                        ;
; IP_TO_LCD:IP_DISP|ControllerTest_TOP:LCD_user|lcd_bus[5]                               ; Stuck at VCC due to stuck port data_in                                          ;
; IP_TO_LCD:IP_DISP|ControllerTest_TOP:LCD_user|lcd_bus[6]                               ; Stuck at GND due to stuck port data_in                                          ;
; IP_TO_LCD:IP_DISP|lcd_controller:LCD_contr|rw                                          ; Stuck at GND due to stuck port data_in                                          ;
; IP_TO_LCD:IP_DISP|lcd_controller:LCD_contr|lcd_data[6]                                 ; Stuck at GND due to stuck port data_in                                          ;
; IP_TO_LCD:IP_DISP|ControllerTest_TOP:LCD_user|to_lcd[4]                                ; Stuck at GND due to stuck port data_in                                          ;
; IP_TO_LCD:IP_DISP|ControllerTest_TOP:LCD_user|send_flag[1]                             ; Stuck at GND due to stuck port data_in                                          ;
; IP_TO_LCD:IP_DISP|ControllerTest_TOP:LCD_user|bindec[9]                                ; Stuck at GND due to stuck port data_in                                          ;
; IP_TO_LCD:IP_DISP|ControllerTest_TOP:LCD_user|bindec[6]                                ; Merged with IP_TO_LCD:IP_DISP|ControllerTest_TOP:LCD_user|bindec[5]             ;
; IP_TO_LCD:IP_DISP|ControllerTest_TOP:LCD_user|bindec[2]                                ; Stuck at GND due to stuck port data_in                                          ;
; Total Number of Removed Registers = 220                                                ;                                                                                 ;
+----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                     ;
+---------------------------------------------------------------------+---------------------------+---------------------------------------------------------------+
; Register name                                                       ; Reason for Removal        ; Registers Removed due to This Register                        ;
+---------------------------------------------------------------------+---------------------------+---------------------------------------------------------------+
; ip_out[0]                                                           ; Stuck at GND              ; IP_TO_LCD:IP_DISP|ControllerTest_TOP:LCD_user|massive_lcd[0], ;
;                                                                     ; due to stuck port data_in ; IP_TO_LCD:IP_DISP|ControllerTest_TOP:LCD_user|cnt[0],         ;
;                                                                     ;                           ; IP_TO_LCD:IP_DISP|ControllerTest_TOP:LCD_user|cnt[1],         ;
;                                                                     ;                           ; IP_TO_LCD:IP_DISP|ControllerTest_TOP:LCD_user|cnt[2],         ;
;                                                                     ;                           ; IP_TO_LCD:IP_DISP|ControllerTest_TOP:LCD_user|flag_point[1],  ;
;                                                                     ;                           ; IP_TO_LCD:IP_DISP|ControllerTest_TOP:LCD_user|bindec[10],     ;
;                                                                     ;                           ; IP_TO_LCD:IP_DISP|ControllerTest_TOP:LCD_user|to_lcd[4],      ;
;                                                                     ;                           ; IP_TO_LCD:IP_DISP|ControllerTest_TOP:LCD_user|send_flag[1],   ;
;                                                                     ;                           ; IP_TO_LCD:IP_DISP|ControllerTest_TOP:LCD_user|bindec[9],      ;
;                                                                     ;                           ; IP_TO_LCD:IP_DISP|ControllerTest_TOP:LCD_user|bindec[2]       ;
; IP_TO_LCD:IP_DISP|ControllerTest_TOP:LCD_user|global_flag_start[31] ; Stuck at GND              ; IP_TO_LCD:IP_DISP|ControllerTest_TOP:LCD_user|lcd_bus[5],     ;
;                                                                     ; due to stuck port data_in ; IP_TO_LCD:IP_DISP|ControllerTest_TOP:LCD_user|lcd_bus[6],     ;
;                                                                     ;                           ; IP_TO_LCD:IP_DISP|lcd_controller:LCD_contr|rw,                ;
;                                                                     ;                           ; IP_TO_LCD:IP_DISP|lcd_controller:LCD_contr|lcd_data[6]        ;
; ip_out[29]                                                          ; Stuck at GND              ; IP_TO_LCD:IP_DISP|ControllerTest_TOP:LCD_user|massive_lcd[29] ;
;                                                                     ; due to stuck port data_in ;                                                               ;
; ip_out[28]                                                          ; Stuck at GND              ; IP_TO_LCD:IP_DISP|ControllerTest_TOP:LCD_user|massive_lcd[28] ;
;                                                                     ; due to stuck port data_in ;                                                               ;
; ip_out[27]                                                          ; Stuck at GND              ; IP_TO_LCD:IP_DISP|ControllerTest_TOP:LCD_user|massive_lcd[27] ;
;                                                                     ; due to stuck port data_in ;                                                               ;
; ip_out[26]                                                          ; Stuck at GND              ; IP_TO_LCD:IP_DISP|ControllerTest_TOP:LCD_user|massive_lcd[26] ;
;                                                                     ; due to stuck port data_in ;                                                               ;
; ip_out[25]                                                          ; Stuck at GND              ; IP_TO_LCD:IP_DISP|ControllerTest_TOP:LCD_user|massive_lcd[25] ;
;                                                                     ; due to stuck port data_in ;                                                               ;
; ip_out[24]                                                          ; Stuck at GND              ; IP_TO_LCD:IP_DISP|ControllerTest_TOP:LCD_user|massive_lcd[24] ;
;                                                                     ; due to stuck port data_in ;                                                               ;
; ip_out[22]                                                          ; Stuck at GND              ; IP_TO_LCD:IP_DISP|ControllerTest_TOP:LCD_user|massive_lcd[22] ;
;                                                                     ; due to stuck port data_in ;                                                               ;
; ip_out[20]                                                          ; Stuck at GND              ; IP_TO_LCD:IP_DISP|ControllerTest_TOP:LCD_user|massive_lcd[20] ;
;                                                                     ; due to stuck port data_in ;                                                               ;
; ip_out[18]                                                          ; Stuck at GND              ; IP_TO_LCD:IP_DISP|ControllerTest_TOP:LCD_user|massive_lcd[18] ;
;                                                                     ; due to stuck port data_in ;                                                               ;
; ip_out[17]                                                          ; Stuck at GND              ; IP_TO_LCD:IP_DISP|ControllerTest_TOP:LCD_user|massive_lcd[17] ;
;                                                                     ; due to stuck port data_in ;                                                               ;
; ip_out[16]                                                          ; Stuck at GND              ; IP_TO_LCD:IP_DISP|ControllerTest_TOP:LCD_user|massive_lcd[16] ;
;                                                                     ; due to stuck port data_in ;                                                               ;
; ip_out[15]                                                          ; Stuck at GND              ; IP_TO_LCD:IP_DISP|ControllerTest_TOP:LCD_user|massive_lcd[15] ;
;                                                                     ; due to stuck port data_in ;                                                               ;
; ip_out[14]                                                          ; Stuck at GND              ; IP_TO_LCD:IP_DISP|ControllerTest_TOP:LCD_user|massive_lcd[14] ;
;                                                                     ; due to stuck port data_in ;                                                               ;
; ip_out[13]                                                          ; Stuck at GND              ; IP_TO_LCD:IP_DISP|ControllerTest_TOP:LCD_user|massive_lcd[13] ;
;                                                                     ; due to stuck port data_in ;                                                               ;
; ip_out[12]                                                          ; Stuck at GND              ; IP_TO_LCD:IP_DISP|ControllerTest_TOP:LCD_user|massive_lcd[12] ;
;                                                                     ; due to stuck port data_in ;                                                               ;
; ip_out[11]                                                          ; Stuck at GND              ; IP_TO_LCD:IP_DISP|ControllerTest_TOP:LCD_user|massive_lcd[11] ;
;                                                                     ; due to stuck port data_in ;                                                               ;
; ip_out[10]                                                          ; Stuck at GND              ; IP_TO_LCD:IP_DISP|ControllerTest_TOP:LCD_user|massive_lcd[10] ;
;                                                                     ; due to stuck port data_in ;                                                               ;
; ip_out[9]                                                           ; Stuck at GND              ; IP_TO_LCD:IP_DISP|ControllerTest_TOP:LCD_user|massive_lcd[9]  ;
;                                                                     ; due to stuck port data_in ;                                                               ;
; ip_out[7]                                                           ; Stuck at GND              ; IP_TO_LCD:IP_DISP|ControllerTest_TOP:LCD_user|massive_lcd[7]  ;
;                                                                     ; due to stuck port data_in ;                                                               ;
; ip_out[6]                                                           ; Stuck at GND              ; IP_TO_LCD:IP_DISP|ControllerTest_TOP:LCD_user|massive_lcd[6]  ;
;                                                                     ; due to stuck port data_in ;                                                               ;
; ip_out[5]                                                           ; Stuck at GND              ; IP_TO_LCD:IP_DISP|ControllerTest_TOP:LCD_user|massive_lcd[5]  ;
;                                                                     ; due to stuck port data_in ;                                                               ;
; ip_out[4]                                                           ; Stuck at GND              ; IP_TO_LCD:IP_DISP|ControllerTest_TOP:LCD_user|massive_lcd[4]  ;
;                                                                     ; due to stuck port data_in ;                                                               ;
; ip_out[2]                                                           ; Stuck at GND              ; IP_TO_LCD:IP_DISP|ControllerTest_TOP:LCD_user|massive_lcd[2]  ;
;                                                                     ; due to stuck port data_in ;                                                               ;
+---------------------------------------------------------------------+---------------------------+---------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 579   ;
; Number of registers using Synchronous Clear  ; 99    ;
; Number of registers using Synchronous Load   ; 14    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 425   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------+
; Inverted Register Statistics                              ;
+-------------------------------------------------+---------+
; Inverted Register                               ; Fan out ;
+-------------------------------------------------+---------+
; ENET_RD_N~reg0                                  ; 3       ;
; ENET_WR_N~reg0                                  ; 4       ;
; IP_TO_LCD:IP_DISP|lcd_controller:LCD_contr|busy ; 1       ;
; rst_req                                         ; 6       ;
; Total number of inverted registers = 4          ;         ;
+-------------------------------------------------+---------+


+---------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                              ;
+------------------------------------+-------------------------------+------+
; Register Name                      ; Megafunction                  ; Type ;
+------------------------------------+-------------------------------+------+
; single_port_ram:RAM|addr_reg[0..9] ; single_port_ram:RAM|ram_rtl_0 ; RAM  ;
+------------------------------------+-------------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DM9000A_if|IP_TO_LCD:IP_DISP|ControllerTest_TOP:LCD_user|j[18]        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DM9000A_if|IP_TO_LCD:IP_DISP|ControllerTest_TOP:LCD_user|send_flag[0] ;
; 8:1                ; 3 bits    ; 15 LEs        ; 3 LEs                ; 12 LEs                 ; Yes        ; |DM9000A_if|IP_TO_LCD:IP_DISP|ControllerTest_TOP:LCD_user|lcd_bus[6]   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DM9000A_if|data_int[0]                                                ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |DM9000A_if|RX_ADDR[0]                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DM9000A_if|IP_TO_LCD:IP_DISP|lcd_controller:LCD_contr|rs              ;
; 5:1                ; 31 bits   ; 93 LEs        ; 31 LEs               ; 62 LEs                 ; Yes        ; |DM9000A_if|tx_count[29]                                               ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |DM9000A_if|RX_ADDR[9]                                                 ;
; 32:1               ; 3 bits    ; 63 LEs        ; 15 LEs               ; 48 LEs                 ; Yes        ; |DM9000A_if|IP_TO_LCD:IP_DISP|ControllerTest_TOP:LCD_user|lcd_bus[0]   ;
; 5:1                ; 31 bits   ; 93 LEs        ; 31 LEs               ; 62 LEs                 ; Yes        ; |DM9000A_if|rx_count[11]                                               ;
; 12:1               ; 2 bits    ; 16 LEs        ; 6 LEs                ; 10 LEs                 ; Yes        ; |DM9000A_if|IP_TO_LCD:IP_DISP|ControllerTest_TOP:LCD_user|to_lcd[2]    ;
; 12:1               ; 2 bits    ; 16 LEs        ; 6 LEs                ; 10 LEs                 ; Yes        ; |DM9000A_if|IP_TO_LCD:IP_DISP|ControllerTest_TOP:LCD_user|to_lcd[0]    ;
; 11:1               ; 3 bits    ; 21 LEs        ; 6 LEs                ; 15 LEs                 ; Yes        ; |DM9000A_if|RX_DATA[15]                                                ;
; 12:1               ; 5 bits    ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DM9000A_if|RX_DATA[5]                                                 ;
; 12:1               ; 5 bits    ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DM9000A_if|RX_DATA[0]                                                 ;
; 12:1               ; 3 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |DM9000A_if|RX_DATA[11]                                                ;
; 13:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |DM9000A_if|IP_TO_LCD:IP_DISP|lcd_controller:LCD_contr|lcd_data[5]     ;
; 14:1               ; 5 bits    ; 45 LEs        ; 35 LEs               ; 10 LEs                 ; Yes        ; |DM9000A_if|IP_TO_LCD:IP_DISP|lcd_controller:LCD_contr|lcd_data[0]     ;
; 14:1               ; 31 bits   ; 279 LEs       ; 31 LEs               ; 248 LEs                ; Yes        ; |DM9000A_if|IP_TO_LCD:IP_DISP|lcd_controller:LCD_contr|clk_count[17]   ;
; 82:1               ; 8 bits    ; 432 LEs       ; 224 LEs              ; 208 LEs                ; Yes        ; |DM9000A_if|ENET_DATAo[13]                                             ;
; 82:1               ; 8 bits    ; 432 LEs       ; 416 LEs              ; 16 LEs                 ; Yes        ; |DM9000A_if|ENET_DATAo[5]                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DM9000A_if|IP_TO_LCD:IP_DISP|ControllerTest_TOP:LCD_user|div_freq_lcd ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DM9000A_if|IP_TO_LCD:IP_DISP|ControllerTest_TOP:LCD_user|bindec       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DM9000A_if|IP_TO_LCD:IP_DISP|ControllerTest_TOP:LCD_user|bindec       ;
; 6:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; No         ; |DM9000A_if|rx_length                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for single_port_ram:RAM|altsyncram:ram_rtl_0|altsyncram_fd41:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------+
; Assignment                      ; Value              ; From ; To                               ;
+---------------------------------+--------------------+------+----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                ;
+---------------------------------+--------------------+------+----------------------------------+


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: single_port_ram:RAM ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; data_width     ; 16    ; Signed Integer                          ;
; addr_width     ; 10    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: single_port_ram:RAM|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                       ;
; WIDTH_A                            ; 16                   ; Untyped                       ;
; WIDTHAD_A                          ; 10                   ; Untyped                       ;
; NUMWORDS_A                         ; 1024                 ; Untyped                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 1                    ; Untyped                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_fd41      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 31             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_dem ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 31             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_dem ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                     ;
+-------------------------------------------+------------------------------------------+
; Name                                      ; Value                                    ;
+-------------------------------------------+------------------------------------------+
; Number of entity instances                ; 1                                        ;
; Entity Instance                           ; single_port_ram:RAM|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                              ;
;     -- WIDTH_A                            ; 16                                       ;
;     -- NUMWORDS_A                         ; 1024                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                             ;
;     -- WIDTH_B                            ; 1                                        ;
;     -- NUMWORDS_B                         ; 1                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ;
+-------------------------------------------+------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:29     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Jan 11 16:26:02 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Ethernet -c Ethernet
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file dm9000a_if.vhd
    Info (12022): Found design unit 1: DM9000A_if-rtl
    Info (12023): Found entity 1: DM9000A_if
Info (12021): Found 2 design units, including 1 entities, in source file ip_to_lcd.vhd
    Info (12022): Found design unit 1: IP_TO_LCD-Behavioral
    Info (12023): Found entity 1: IP_TO_LCD
Info (12021): Found 2 design units, including 1 entities, in source file lcd_controller.vhd
    Info (12022): Found design unit 1: lcd_controller-controller
    Info (12023): Found entity 1: lcd_controller
Info (12021): Found 2 design units, including 1 entities, in source file controllertest_top.vhd
    Info (12022): Found design unit 1: ControllerTest_TOP-behavior
    Info (12023): Found entity 1: ControllerTest_TOP
Info (12021): Found 2 design units, including 1 entities, in source file ram.vhd
    Info (12022): Found design unit 1: single_port_ram-rtl
    Info (12023): Found entity 1: single_port_ram
Info (12021): Found 2 design units, including 0 entities, in source file dm9000a_lib.vhd
    Info (12022): Found design unit 1: DM9000A_lib
    Info (12022): Found design unit 2: DM9000A_lib-body
Info (12127): Elaborating entity "DM9000A_if" for the top level hierarchy
Warning (10540): VHDL Signal Declaration warning at DM9000A_if.vhd(21): used explicit default value for signal "ENET_CS_N" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at DM9000A_if.vhd(24): used explicit default value for signal "ENET_RESET_N" because signal was never assigned a value
Warning (10036): Verilog HDL or VHDL warning at DM9000A_if.vhd(81): object "rx_req" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DM9000A_if.vhd(90): object "read_data" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DM9000A_if.vhd(96): object "rx_status" assigned a value but never read
Info (12128): Elaborating entity "single_port_ram" for hierarchy "single_port_ram:RAM"
Info (12128): Elaborating entity "IP_TO_LCD" for hierarchy "IP_TO_LCD:IP_DISP"
Info (12128): Elaborating entity "ControllerTest_TOP" for hierarchy "IP_TO_LCD:IP_DISP|ControllerTest_TOP:LCD_user"
Info (12128): Elaborating entity "lcd_controller" for hierarchy "IP_TO_LCD:IP_DISP|lcd_controller:LCD_contr"
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "single_port_ram:RAM|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (278001): Inferred 2 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div1"
Info (12130): Elaborated megafunction instantiation "single_port_ram:RAM|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "single_port_ram:RAM|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fd41.tdf
    Info (12023): Found entity 1: altsyncram_fd41
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div0"
Info (12133): Instantiated megafunction "lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "31"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_dem.tdf
    Info (12023): Found entity 1: lpm_divide_dem
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_nlh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_g2f.tdf
    Info (12023): Found entity 1: alt_u_div_g2f
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf
    Info (12023): Found entity 1: add_sub_lkc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf
    Info (12023): Found entity 1: add_sub_mkc
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LCD_RW" is stuck at GND
    Warning (13410): Pin "LCD_DATA[6]" is stuck at GND
    Warning (13410): Pin "LCD_DATA[7]" is stuck at GND
    Warning (13410): Pin "LCD_ON" is stuck at VCC
    Warning (13410): Pin "LCD_BLON" is stuck at VCC
    Warning (13410): Pin "ENET_CS_N" is stuck at GND
    Warning (13410): Pin "ENET_RESET_N" is stuck at VCC
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 15202 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 19 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 15149 logic cells
    Info (21064): Implemented 16 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings
    Info: Peak virtual memory: 4701 megabytes
    Info: Processing ended: Wed Jan 11 16:26:43 2023
    Info: Elapsed time: 00:00:41
    Info: Total CPU time (on all processors): 00:00:41


