0.6
2018.2
Jun 14 2018
20:41:02
D:/micro_projects/project_5/project_5.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v,1715165204,verilog,,D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v,,ALU,,,,,,,,
D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v,1715166144,verilog,,D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v,,Address_Regester,,,,,,,,
D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v,1715168287,verilog,,D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v,,BUS,,,,,,,,
D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v,1715165754,verilog,,D:/micro_projects/project_5/project_5.srcs/sources_1/new/Instruction_Regester.v,,Data_Regester,,,,,,,,
D:/micro_projects/project_5/project_5.srcs/sources_1/new/Instruction_Regester.v,1715172302,verilog,,D:/micro_projects/project_5/project_5.srcs/sources_1/new/Seqence_counter.v,,Instruction_Regester,,,,,,,,
D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v,1715108335,verilog,,D:/micro_projects/project_5/project_5.srcs/sources_1/new/Seqence_counter.v,,memory,,,,,,,,
D:/micro_projects/project_5/project_5.srcs/sources_1/new/Seqence_counter.v,1715086566,verilog,,D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v,,Seqence_counter,,,,,,,,
D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v,1715164573,verilog,,D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v,,Timer,,,,,,,,
D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v,1715168287,verilog,,,,mano,,,,,,,,
D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v,1715172383,verilog,,D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v,,operation_selecction,,,,,,,,
D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v,1715108177,verilog,,D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v,,processor_reg,,,,,,,,
D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v,1715166140,verilog,,D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v,,program_counter,,,,,,,,
