// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 32-bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "10/24/2018 21:18:53"

// 
// Device: Altera EP3C25F324C6 Package FBGA324
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Main (
	clk_externo,
	rst_externo,
	pc_counter,
	data_out,
	stack_in,
	stack_out,
	ula_out,
	a,
	b,
	out_addr,
	igual,
	maior,
	menor);
input 	clk_externo;
input 	rst_externo;
output 	[11:0] pc_counter;
output 	[7:0] data_out;
output 	[7:0] stack_in;
output 	[7:0] stack_out;
output 	[7:0] ula_out;
output 	[7:0] a;
output 	[7:0] b;
output 	[11:0] out_addr;
output 	igual;
output 	maior;
output 	menor;

// Design Ports Information
// pc_counter[0]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_counter[1]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_counter[2]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_counter[3]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_counter[4]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_counter[5]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_counter[6]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_counter[7]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_counter[8]	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_counter[9]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_counter[10]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_counter[11]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[0]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[1]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[2]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[3]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[4]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[5]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[6]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[7]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// stack_in[0]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// stack_in[1]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// stack_in[2]	=>  Location: PIN_U14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// stack_in[3]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// stack_in[4]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// stack_in[5]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// stack_in[6]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// stack_in[7]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// stack_out[0]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// stack_out[1]	=>  Location: PIN_K18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// stack_out[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// stack_out[3]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// stack_out[4]	=>  Location: PIN_L17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// stack_out[5]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// stack_out[6]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// stack_out[7]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_out[0]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_out[1]	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_out[2]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_out[3]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_out[4]	=>  Location: PIN_P10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_out[5]	=>  Location: PIN_P17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_out[6]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_out[7]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[0]	=>  Location: PIN_L18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[1]	=>  Location: PIN_L13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[2]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[3]	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[4]	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[5]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[6]	=>  Location: PIN_M17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[7]	=>  Location: PIN_M14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[1]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[2]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[3]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[4]	=>  Location: PIN_H18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[5]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[6]	=>  Location: PIN_M18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[7]	=>  Location: PIN_K17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_addr[0]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_addr[1]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_addr[2]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_addr[3]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_addr[4]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_addr[5]	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_addr[6]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_addr[7]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_addr[8]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_addr[9]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_addr[10]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_addr[11]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// igual	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// maior	=>  Location: PIN_L14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// menor	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk_externo	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst_externo	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \myUla|Mult0|auto_generated|mac_out2~DATAOUT8 ;
wire \myUla|Mult0|auto_generated|mac_out2~DATAOUT9 ;
wire \myUla|Mult0|auto_generated|mac_out2~DATAOUT10 ;
wire \myUla|Mult0|auto_generated|mac_out2~DATAOUT11 ;
wire \myUla|Mult0|auto_generated|mac_out2~DATAOUT12 ;
wire \myUla|Mult0|auto_generated|mac_out2~DATAOUT13 ;
wire \myUla|Mult0|auto_generated|mac_out2~DATAOUT14 ;
wire \myUla|Mult0|auto_generated|mac_out2~DATAOUT15 ;
wire \myUla|Mult0|auto_generated|mac_out2~0 ;
wire \myUla|Mult0|auto_generated|mac_out2~1 ;
wire \mem|ram~4_combout ;
wire \mem|ram~10_combout ;
wire \mem|ram~12_combout ;
wire \myUla|Add0~0_combout ;
wire \myUla|Add0~10_combout ;
wire \myUla|Add0~14_combout ;
wire \pilha|ram~14_combout ;
wire \myUla|Equal2~1_combout ;
wire \control|state.resetPC~5_combout ;
wire \control|state.resetPC~9_combout ;
wire \control|state~33_combout ;
wire \control|state~37_combout ;
wire \control|state~39_combout ;
wire \control|state~45_combout ;
wire \control|state~49_combout ;
wire \control|cont_operandos[1]~3_combout ;
wire \control|cont_salto~1_combout ;
wire \mem|addr_reg[6]~feeder_combout ;
wire \mem|addr_reg[10]~feeder_combout ;
wire \pc_counter[0]~output_o ;
wire \pc_counter[1]~output_o ;
wire \pc_counter[2]~output_o ;
wire \pc_counter[3]~output_o ;
wire \pc_counter[4]~output_o ;
wire \pc_counter[5]~output_o ;
wire \pc_counter[6]~output_o ;
wire \pc_counter[7]~output_o ;
wire \pc_counter[8]~output_o ;
wire \pc_counter[9]~output_o ;
wire \pc_counter[10]~output_o ;
wire \pc_counter[11]~output_o ;
wire \data_out[0]~output_o ;
wire \data_out[1]~output_o ;
wire \data_out[2]~output_o ;
wire \data_out[3]~output_o ;
wire \data_out[4]~output_o ;
wire \data_out[5]~output_o ;
wire \data_out[6]~output_o ;
wire \data_out[7]~output_o ;
wire \stack_in[0]~output_o ;
wire \stack_in[1]~output_o ;
wire \stack_in[2]~output_o ;
wire \stack_in[3]~output_o ;
wire \stack_in[4]~output_o ;
wire \stack_in[5]~output_o ;
wire \stack_in[6]~output_o ;
wire \stack_in[7]~output_o ;
wire \stack_out[0]~output_o ;
wire \stack_out[1]~output_o ;
wire \stack_out[2]~output_o ;
wire \stack_out[3]~output_o ;
wire \stack_out[4]~output_o ;
wire \stack_out[5]~output_o ;
wire \stack_out[6]~output_o ;
wire \stack_out[7]~output_o ;
wire \ula_out[0]~output_o ;
wire \ula_out[1]~output_o ;
wire \ula_out[2]~output_o ;
wire \ula_out[3]~output_o ;
wire \ula_out[4]~output_o ;
wire \ula_out[5]~output_o ;
wire \ula_out[6]~output_o ;
wire \ula_out[7]~output_o ;
wire \a[0]~output_o ;
wire \a[1]~output_o ;
wire \a[2]~output_o ;
wire \a[3]~output_o ;
wire \a[4]~output_o ;
wire \a[5]~output_o ;
wire \a[6]~output_o ;
wire \a[7]~output_o ;
wire \b[0]~output_o ;
wire \b[1]~output_o ;
wire \b[2]~output_o ;
wire \b[3]~output_o ;
wire \b[4]~output_o ;
wire \b[5]~output_o ;
wire \b[6]~output_o ;
wire \b[7]~output_o ;
wire \out_addr[0]~output_o ;
wire \out_addr[1]~output_o ;
wire \out_addr[2]~output_o ;
wire \out_addr[3]~output_o ;
wire \out_addr[4]~output_o ;
wire \out_addr[5]~output_o ;
wire \out_addr[6]~output_o ;
wire \out_addr[7]~output_o ;
wire \out_addr[8]~output_o ;
wire \out_addr[9]~output_o ;
wire \out_addr[10]~output_o ;
wire \out_addr[11]~output_o ;
wire \igual~output_o ;
wire \maior~output_o ;
wire \menor~output_o ;
wire \program_counter|pc[0]~13 ;
wire \program_counter|pc[1]~14_combout ;
wire \program_counter|pc[5]~23 ;
wire \program_counter|pc[6]~24_combout ;
wire \program_counter|pc[3]~18_combout ;
wire \~GND~combout ;
wire \mem|ram~8_combout ;
wire \mem|ram~9_combout ;
wire \rst_externo~input_o ;
wire \rst_externo~inputclkctrl_outclk ;
wire \mem|ram~13_combout ;
wire \control|cont_operandos[1]~2_combout ;
wire \program_counter|pc[2]~16_combout ;
wire \mem|ram~6_combout ;
wire \mem|ram~7_combout ;
wire \calc_branch|branch2[2]~feeder_combout ;
wire \control|state~51_combout ;
wire \control|state.verificaComparacao~q ;
wire \control|cont_salto~0_combout ;
wire \control|cont_salto~2_combout ;
wire \control|state~57_combout ;
wire \control|state.leOP2~q ;
wire \control|state~38_combout ;
wire \control|state~40_combout ;
wire \control|state.lePilha~q ;
wire \control|state~44_combout ;
wire \control|state.escreveMemoria~q ;
wire \control|state~46_combout ;
wire \control|state.NOP~q ;
wire \control|state.resetPC~1_combout ;
wire \control|state~47_combout ;
wire \control|state~48_combout ;
wire \control|state~30_combout ;
wire \control|state.leBranch3~q ;
wire \control|state~50_combout ;
wire \control|state.incremento_adicional~q ;
wire \control|cont_operandos[0]~6_combout ;
wire \control|cont_operandos[0]~7_combout ;
wire \control|state~28_combout ;
wire \control|state.resetPC~13_combout ;
wire \control|state~29_combout ;
wire \control|state~31_combout ;
wire \control|state.leBranch4~q ;
wire \control|state.resetPC~0_combout ;
wire \control|state.incremento_adicional~0_combout ;
wire \control|state~55_combout ;
wire \control|state.leOP1~q ;
wire \control|state.resetPC~3_combout ;
wire \control|state.resetPC~4_combout ;
wire \control|state.resetPC~6_combout ;
wire \control|state.resetPC~7_combout ;
wire \control|state.resetPC~8_combout ;
wire \control|state~56_combout ;
wire \control|state.decodifica~q ;
wire \control|Equal14~0_combout ;
wire \control|state~25_combout ;
wire \control|state~41_combout ;
wire \control|state~42_combout ;
wire \control|state.leMemoria~q ;
wire \control|Equal16~0_combout ;
wire \control|state~26_combout ;
wire \control|state~27_combout ;
wire \control|state.escrevePilha~q ;
wire \pilha|Add0~1 ;
wire \pilha|Add0~4 ;
wire \pilha|Add0~6_combout ;
wire \pilha|Add0~8_combout ;
wire \pilha|top_of_stack[2]~feeder_combout ;
wire \pilha|Add0~7 ;
wire \pilha|Add0~9_combout ;
wire \pilha|Add0~11_combout ;
wire \pilha|Add0~10 ;
wire \pilha|Add0~12_combout ;
wire \pilha|Add0~14_combout ;
wire \pilha|ram_rtl_0_bypass[10]~feeder_combout ;
wire \pilha|ram~16_combout ;
wire \pilha|ram~15_combout ;
wire \pilha|ram~17_combout ;
wire \clk_externo~input_o ;
wire \clk_externo~inputclkctrl_outclk ;
wire \control|data_stack_from[1]~1_combout ;
wire \data_stack[4]~0_combout ;
wire \control|Equal15~0_combout ;
wire \Equal0~0_combout ;
wire \data_stack[1]~1_combout ;
wire \pilha|Add0~0_combout ;
wire \pilha|Add0~2_combout ;
wire \pilha|Add0~3_combout ;
wire \pilha|Add0~5_combout ;
wire \control|Selector9~0_combout ;
wire \var_address[0]~2_combout ;
wire \var_address[1]~3_combout ;
wire \var_address[2]~4_combout ;
wire \var_address[4]~5_combout ;
wire \control|data_stack_from[1]~2_combout ;
wire \myUla|opA[7]~_Duplicate_1_q ;
wire \myUla|Add0~29_combout ;
wire \myUla|Equal0~0_combout ;
wire \myUla|Add0~26_combout ;
wire \myUla|opB[5]~feeder_combout ;
wire \myUla|Add0~22_combout ;
wire \myUla|Add0~18_combout ;
wire \myUla|opA[3]~_Duplicate_1_q ;
wire \myUla|opA[2]~_Duplicate_1_q ;
wire \myUla|Add0~6_combout ;
wire \myUla|Add0~2_cout ;
wire \myUla|Add0~4 ;
wire \myUla|Add0~8 ;
wire \myUla|Add0~12 ;
wire \myUla|Add0~16 ;
wire \myUla|Add0~20 ;
wire \myUla|Add0~24 ;
wire \myUla|Add0~28 ;
wire \myUla|Add0~30_combout ;
wire \myUla|Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \myUla|Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \myUla|Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \myUla|Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \myUla|Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \myUla|Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \myUla|Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \myUla|Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \myUla|Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \myUla|Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \myUla|Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \myUla|Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \myUla|Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \myUla|Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \myUla|Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \myUla|Mult0|auto_generated|mac_mult1~0 ;
wire \myUla|Mult0|auto_generated|mac_mult1~1 ;
wire \myUla|Mult0|auto_generated|mac_out2~DATAOUT7 ;
wire \variables|ram_rtl_0|auto_generated|ram_block1a7 ;
wire \data_stack[7]~16_combout ;
wire \data_stack[7]~17_combout ;
wire \data_stack[7]~18_combout ;
wire \pilha|ram_rtl_0|auto_generated|ram_block1a6 ;
wire \pilha|ram~24_combout ;
wire \myUla|Mult0|auto_generated|mac_mult1~dataout ;
wire \myUla|Mult0|auto_generated|mac_out2~DATAOUT6 ;
wire \myUla|Add0~27_combout ;
wire \variables|ram_rtl_0|auto_generated|ram_block1a6 ;
wire \data_stack[6]~13_combout ;
wire \data_stack[6]~14_combout ;
wire \data_stack[6]~15_combout ;
wire \pilha|ram_rtl_0|auto_generated|ram_block1a5 ;
wire \pilha|ram~23_combout ;
wire \variables|ram_rtl_0|auto_generated|ram_block1a5 ;
wire \data_stack[5]~11_combout ;
wire \myUla|Mult0|auto_generated|mac_out2~DATAOUT5 ;
wire \myUla|Add0~23_combout ;
wire \myUla|Add0~25_combout ;
wire \data_stack[5]~12_combout ;
wire \pilha|ram_rtl_0|auto_generated|ram_block1a4 ;
wire \pilha|ram~22_combout ;
wire \variables|ram_rtl_0|auto_generated|ram_block1a4 ;
wire \data_stack[4]~9_combout ;
wire \myUla|Add0~19_combout ;
wire \myUla|Mult0|auto_generated|mac_out2~DATAOUT4 ;
wire \myUla|Add0~21_combout ;
wire \data_stack[4]~10_combout ;
wire \pilha|ram_rtl_0|auto_generated|ram_block1a3 ;
wire \pilha|ram~21_combout ;
wire \variables|ram_rtl_0|auto_generated|ram_block1a3 ;
wire \myUla|Add0~15_combout ;
wire \myUla|Mult0|auto_generated|mac_out2~DATAOUT3 ;
wire \myUla|Add0~17_combout ;
wire \data_stack[3]~8_combout ;
wire \pilha|ram_rtl_0|auto_generated|ram_block1a2 ;
wire \pilha|ram~20_combout ;
wire \variables|ram_rtl_0|auto_generated|ram_block1a2 ;
wire \data_stack[2]~6_combout ;
wire \myUla|Add0~11_combout ;
wire \myUla|Mult0|auto_generated|mac_out2~DATAOUT2 ;
wire \myUla|Add0~13_combout ;
wire \data_stack[2]~7_combout ;
wire \pilha|ram_rtl_0|auto_generated|ram_block1a1 ;
wire \pilha|ram~19_combout ;
wire \variables|ram_rtl_0|auto_generated|ram_block1a1 ;
wire \control|data_stack_from[1]~0_combout ;
wire \data_stack[1]~4_combout ;
wire \myUla|Mult0|auto_generated|mac_out2~DATAOUT1 ;
wire \myUla|Add0~7_combout ;
wire \myUla|Add0~9_combout ;
wire \data_stack[1]~5_combout ;
wire \pilha|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \pilha|ram~18_combout ;
wire \myUla|opA[0]~_Duplicate_1_q ;
wire \myUla|Add0~3_combout ;
wire \myUla|Mult0|auto_generated|mac_out2~dataout ;
wire \myUla|Add0~5_combout ;
wire \variables|ram_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \data_stack[0]~2_combout ;
wire \data_stack[0]~3_combout ;
wire \pilha|ram_rtl_0|auto_generated|ram_block1a7 ;
wire \pilha|ram~25_combout ;
wire \myUla|opA[6]~_Duplicate_1_q ;
wire \myUla|opA[5]~_Duplicate_1_q ;
wire \myUla|LessThan1~1_cout ;
wire \myUla|LessThan1~3_cout ;
wire \myUla|LessThan1~5_cout ;
wire \myUla|LessThan1~7_cout ;
wire \myUla|LessThan1~9_cout ;
wire \myUla|LessThan1~11_cout ;
wire \myUla|LessThan1~13_cout ;
wire \myUla|LessThan1~14_combout ;
wire \myUla|LessThan0~1_cout ;
wire \myUla|LessThan0~3_cout ;
wire \myUla|LessThan0~5_cout ;
wire \myUla|LessThan0~7_cout ;
wire \myUla|LessThan0~9_cout ;
wire \myUla|LessThan0~11_cout ;
wire \myUla|LessThan0~13_cout ;
wire \myUla|LessThan0~14_combout ;
wire \control|cont_salto~3_combout ;
wire \control|cont_salto~4_combout ;
wire \myUla|Equal2~3_combout ;
wire \myUla|opA[1]~_Duplicate_1_q ;
wire \myUla|Equal2~0_combout ;
wire \myUla|Equal2~2_combout ;
wire \myUla|Equal2~4_combout ;
wire \control|cont_salto~5_combout ;
wire \control|cont_salto~q ;
wire \control|Equal2~0_combout ;
wire \control|state~53_combout ;
wire \control|state~54_combout ;
wire \control|state.leBranch2~q ;
wire \calc_branch|branch2[0]~0_combout ;
wire \calc_branch|outAddr[2]~2_combout ;
wire \mem|ram~14_combout ;
wire \control|state~43_combout ;
wire \control|cont_operandos[1]~4_combout ;
wire \control|cont_operandos[1]~5_combout ;
wire \control|Equal5~0_combout ;
wire \control|state~58_combout ;
wire \control|state~52_combout ;
wire \control|state.leBranch1~q ;
wire \control|state.resetPC~2_combout ;
wire \control|state.resetPC~10_combout ;
wire \control|state.resetPC~11_combout ;
wire \control|state.resetPC~12_combout ;
wire \control|state.resetPC~q ;
wire \control|state~36_combout ;
wire \control|state.leInstrucao~q ;
wire \control|jump~0_combout ;
wire \control|jump~1_combout ;
wire \mem|ram~0_combout ;
wire \mem|ram~3_combout ;
wire \calc_branch|outAddr[6]~5_combout ;
wire \program_counter|pc[6]~25 ;
wire \program_counter|pc[7]~26_combout ;
wire \program_counter|pc[7]~27 ;
wire \program_counter|pc[8]~29 ;
wire \program_counter|pc[9]~30_combout ;
wire \calc_branch|outAddr[9]~8_combout ;
wire \program_counter|pc[8]~28_combout ;
wire \calc_branch|outAddr[8]~7_combout ;
wire \program_counter|pc[9]~31 ;
wire \program_counter|pc[10]~33 ;
wire \program_counter|pc[11]~34_combout ;
wire \calc_branch|outAddr[11]~10_combout ;
wire \mem|ram~2_combout ;
wire \mem|ram~5_combout ;
wire \calc_branch|outAddr[1]~1_combout ;
wire \program_counter|pc[1]~15 ;
wire \program_counter|pc[2]~17 ;
wire \program_counter|pc[3]~19 ;
wire \program_counter|pc[4]~20_combout ;
wire \calc_branch|outAddr[4]~3_combout ;
wire \program_counter|pc[4]~21 ;
wire \program_counter|pc[5]~22_combout ;
wire \calc_branch|outAddr[5]~4_combout ;
wire \mem|addr_reg[5]~feeder_combout ;
wire \mem|ram~1_combout ;
wire \mem|ram~11_combout ;
wire \control|Equal13~0_combout ;
wire \control|state~32_combout ;
wire \control|state~34_combout ;
wire \control|state~35_combout ;
wire \control|state.atualizaPC~q ;
wire \control|increment_pc~combout ;
wire \control|increment_pc~clkctrl_outclk ;
wire \program_counter|pc[0]~12_combout ;
wire \calc_branch|outAddr[0]~0_combout ;
wire \program_counter|pc[10]~32_combout ;
wire \calc_branch|outAddr[10]~9_combout ;
wire \myUla|Add0~32_combout ;
wire \myUla|Add0~33_combout ;
wire \myUla|opA[4]~_Duplicate_1_q ;
wire \calc_branch|outAddr[7]~6_combout ;
wire [0:18] \pilha|ram_rtl_0_bypass ;
wire [7:0] \control|opcode ;
wire [1:0] \control|cont_operandos ;
wire [11:0] \mem|addr_reg ;
wire [11:0] \program_counter|pc ;
wire [4:0] \pilha|top_of_stack ;
wire [7:0] \myUla|opB ;
wire [7:0] \calc_branch|branch2 ;
wire [7:0] \calc_branch|branch1 ;

wire [17:0] \variables|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [17:0] \myUla|Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \pilha|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [17:0] \myUla|Mult0|auto_generated|mac_mult1_DATAOUT_bus ;

assign \variables|ram_rtl_0|auto_generated|ram_block1a0~portadataout  = \variables|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \variables|ram_rtl_0|auto_generated|ram_block1a1  = \variables|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \variables|ram_rtl_0|auto_generated|ram_block1a2  = \variables|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \variables|ram_rtl_0|auto_generated|ram_block1a3  = \variables|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \variables|ram_rtl_0|auto_generated|ram_block1a4  = \variables|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \variables|ram_rtl_0|auto_generated|ram_block1a5  = \variables|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \variables|ram_rtl_0|auto_generated|ram_block1a6  = \variables|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \variables|ram_rtl_0|auto_generated|ram_block1a7  = \variables|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \myUla|Mult0|auto_generated|mac_out2~0  = \myUla|Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \myUla|Mult0|auto_generated|mac_out2~1  = \myUla|Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \myUla|Mult0|auto_generated|mac_out2~dataout  = \myUla|Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \myUla|Mult0|auto_generated|mac_out2~DATAOUT1  = \myUla|Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \myUla|Mult0|auto_generated|mac_out2~DATAOUT2  = \myUla|Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \myUla|Mult0|auto_generated|mac_out2~DATAOUT3  = \myUla|Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \myUla|Mult0|auto_generated|mac_out2~DATAOUT4  = \myUla|Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \myUla|Mult0|auto_generated|mac_out2~DATAOUT5  = \myUla|Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \myUla|Mult0|auto_generated|mac_out2~DATAOUT6  = \myUla|Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \myUla|Mult0|auto_generated|mac_out2~DATAOUT7  = \myUla|Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \myUla|Mult0|auto_generated|mac_out2~DATAOUT8  = \myUla|Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \myUla|Mult0|auto_generated|mac_out2~DATAOUT9  = \myUla|Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \myUla|Mult0|auto_generated|mac_out2~DATAOUT10  = \myUla|Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \myUla|Mult0|auto_generated|mac_out2~DATAOUT11  = \myUla|Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \myUla|Mult0|auto_generated|mac_out2~DATAOUT12  = \myUla|Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \myUla|Mult0|auto_generated|mac_out2~DATAOUT13  = \myUla|Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \myUla|Mult0|auto_generated|mac_out2~DATAOUT14  = \myUla|Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \myUla|Mult0|auto_generated|mac_out2~DATAOUT15  = \myUla|Mult0|auto_generated|mac_out2_DATAOUT_bus [17];

assign \pilha|ram_rtl_0|auto_generated|ram_block1a0~portbdataout  = \pilha|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \pilha|ram_rtl_0|auto_generated|ram_block1a1  = \pilha|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \pilha|ram_rtl_0|auto_generated|ram_block1a2  = \pilha|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \pilha|ram_rtl_0|auto_generated|ram_block1a3  = \pilha|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \pilha|ram_rtl_0|auto_generated|ram_block1a4  = \pilha|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \pilha|ram_rtl_0|auto_generated|ram_block1a5  = \pilha|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \pilha|ram_rtl_0|auto_generated|ram_block1a6  = \pilha|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \pilha|ram_rtl_0|auto_generated|ram_block1a7  = \pilha|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];

assign \myUla|Mult0|auto_generated|mac_mult1~0  = \myUla|Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \myUla|Mult0|auto_generated|mac_mult1~1  = \myUla|Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \myUla|Mult0|auto_generated|mac_mult1~dataout  = \myUla|Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \myUla|Mult0|auto_generated|mac_mult1~DATAOUT1  = \myUla|Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \myUla|Mult0|auto_generated|mac_mult1~DATAOUT2  = \myUla|Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \myUla|Mult0|auto_generated|mac_mult1~DATAOUT3  = \myUla|Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \myUla|Mult0|auto_generated|mac_mult1~DATAOUT4  = \myUla|Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \myUla|Mult0|auto_generated|mac_mult1~DATAOUT5  = \myUla|Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \myUla|Mult0|auto_generated|mac_mult1~DATAOUT6  = \myUla|Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \myUla|Mult0|auto_generated|mac_mult1~DATAOUT7  = \myUla|Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \myUla|Mult0|auto_generated|mac_mult1~DATAOUT8  = \myUla|Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \myUla|Mult0|auto_generated|mac_mult1~DATAOUT9  = \myUla|Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \myUla|Mult0|auto_generated|mac_mult1~DATAOUT10  = \myUla|Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \myUla|Mult0|auto_generated|mac_mult1~DATAOUT11  = \myUla|Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \myUla|Mult0|auto_generated|mac_mult1~DATAOUT12  = \myUla|Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \myUla|Mult0|auto_generated|mac_mult1~DATAOUT13  = \myUla|Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \myUla|Mult0|auto_generated|mac_mult1~DATAOUT14  = \myUla|Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \myUla|Mult0|auto_generated|mac_mult1~DATAOUT15  = \myUla|Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];

// Location: FF_X37_Y23_N3
dffeas \mem|addr_reg[6] (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(\mem|addr_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem|addr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mem|addr_reg[6] .is_wysiwyg = "true";
defparam \mem|addr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y23_N1
dffeas \mem|addr_reg[10] (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(\mem|addr_reg[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem|addr_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \mem|addr_reg[10] .is_wysiwyg = "true";
defparam \mem|addr_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N16
cycloneiii_lcell_comb \mem|ram~4 (
// Equation(s):
// \mem|ram~4_combout  = (\mem|addr_reg [0] & ((\mem|addr_reg [2] & (!\mem|addr_reg [3])) # (!\mem|addr_reg [2] & ((!\mem|addr_reg [1])))))

	.dataa(\mem|addr_reg [0]),
	.datab(\mem|addr_reg [3]),
	.datac(\mem|addr_reg [2]),
	.datad(\mem|addr_reg [1]),
	.cin(gnd),
	.combout(\mem|ram~4_combout ),
	.cout());
// synopsys translate_off
defparam \mem|ram~4 .lut_mask = 16'h202A;
defparam \mem|ram~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N10
cycloneiii_lcell_comb \mem|ram~10 (
// Equation(s):
// \mem|ram~10_combout  = (\mem|addr_reg [1] & (!\mem|addr_reg [3] & ((\mem|addr_reg [2])))) # (!\mem|addr_reg [1] & (\mem|addr_reg [3] & (!\mem|addr_reg [0] & !\mem|addr_reg [2])))

	.dataa(\mem|addr_reg [1]),
	.datab(\mem|addr_reg [3]),
	.datac(\mem|addr_reg [0]),
	.datad(\mem|addr_reg [2]),
	.cin(gnd),
	.combout(\mem|ram~10_combout ),
	.cout());
// synopsys translate_off
defparam \mem|ram~10 .lut_mask = 16'h2204;
defparam \mem|ram~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N8
cycloneiii_lcell_comb \mem|ram~12 (
// Equation(s):
// \mem|ram~12_combout  = (\mem|addr_reg [0] & (!\mem|addr_reg [1] & (\mem|addr_reg [2] $ (\mem|addr_reg [3])))) # (!\mem|addr_reg [0] & (!\mem|addr_reg [2] & (\mem|addr_reg [1] $ (\mem|addr_reg [3]))))

	.dataa(\mem|addr_reg [1]),
	.datab(\mem|addr_reg [2]),
	.datac(\mem|addr_reg [0]),
	.datad(\mem|addr_reg [3]),
	.cin(gnd),
	.combout(\mem|ram~12_combout ),
	.cout());
// synopsys translate_off
defparam \mem|ram~12 .lut_mask = 16'h1142;
defparam \mem|ram~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N30
cycloneiii_lcell_comb \myUla|Add0~0 (
// Equation(s):
// \myUla|Add0~0_combout  = \control|opcode [0] $ (\myUla|opB [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\control|opcode [0]),
	.datad(\myUla|opB [0]),
	.cin(gnd),
	.combout(\myUla|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \myUla|Add0~0 .lut_mask = 16'h0FF0;
defparam \myUla|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y23_N13
dffeas \control|opcode[2] (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem|ram~7_combout ),
	.clrn(!\rst_externo~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control|state.leInstrucao~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|opcode [2]),
	.prn(vcc));
// synopsys translate_off
defparam \control|opcode[2] .is_wysiwyg = "true";
defparam \control|opcode[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N6
cycloneiii_lcell_comb \myUla|Add0~10 (
// Equation(s):
// \myUla|Add0~10_combout  = \control|opcode [0] $ (\myUla|opB [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\control|opcode [0]),
	.datad(\myUla|opB [2]),
	.cin(gnd),
	.combout(\myUla|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \myUla|Add0~10 .lut_mask = 16'h0FF0;
defparam \myUla|Add0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N4
cycloneiii_lcell_comb \myUla|Add0~14 (
// Equation(s):
// \myUla|Add0~14_combout  = \control|opcode [0] $ (\myUla|opB [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\control|opcode [0]),
	.datad(\myUla|opB [3]),
	.cin(gnd),
	.combout(\myUla|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \myUla|Add0~14 .lut_mask = 16'h0FF0;
defparam \myUla|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y21_N27
dffeas \pilha|ram_rtl_0_bypass[1] (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pilha|top_of_stack [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pilha|ram_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pilha|ram_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \pilha|ram_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y21_N29
dffeas \pilha|ram_rtl_0_bypass[3] (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pilha|top_of_stack [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pilha|ram_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pilha|ram_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \pilha|ram_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y21_N17
dffeas \pilha|ram_rtl_0_bypass[4] (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(\pilha|Add0~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pilha|ram_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pilha|ram_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \pilha|ram_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y21_N7
dffeas \pilha|ram_rtl_0_bypass[2] (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pilha|Add0~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pilha|ram_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pilha|ram_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \pilha|ram_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N26
cycloneiii_lcell_comb \pilha|ram~14 (
// Equation(s):
// \pilha|ram~14_combout  = (\pilha|ram_rtl_0_bypass [2] & (\pilha|ram_rtl_0_bypass [1] & (\pilha|ram_rtl_0_bypass [3] $ (!\pilha|ram_rtl_0_bypass [4])))) # (!\pilha|ram_rtl_0_bypass [2] & (!\pilha|ram_rtl_0_bypass [1] & (\pilha|ram_rtl_0_bypass [3] $ 
// (!\pilha|ram_rtl_0_bypass [4]))))

	.dataa(\pilha|ram_rtl_0_bypass [2]),
	.datab(\pilha|ram_rtl_0_bypass [3]),
	.datac(\pilha|ram_rtl_0_bypass [1]),
	.datad(\pilha|ram_rtl_0_bypass [4]),
	.cin(gnd),
	.combout(\pilha|ram~14_combout ),
	.cout());
// synopsys translate_off
defparam \pilha|ram~14 .lut_mask = 16'h8421;
defparam \pilha|ram~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y21_N13
dffeas \pilha|ram_rtl_0_bypass[5] (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pilha|top_of_stack [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pilha|ram_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pilha|ram_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \pilha|ram_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y21_N31
dffeas \pilha|ram_rtl_0_bypass[0] (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\control|state.escrevePilha~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pilha|ram_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pilha|ram_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \pilha|ram_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y21_N31
dffeas \pilha|ram_rtl_0_bypass[16] (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_stack[5]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pilha|ram_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \pilha|ram_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \pilha|ram_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y21_N21
dffeas \pilha|ram_rtl_0_bypass[18] (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(\data_stack[7]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pilha|ram_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \pilha|ram_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \pilha|ram_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N0
cycloneiii_lcell_comb \myUla|Equal2~1 (
// Equation(s):
// \myUla|Equal2~1_combout  = (\myUla|opB [2] & (\myUla|opA[2]~_Duplicate_1_q  & (\myUla|opA[3]~_Duplicate_1_q  $ (!\myUla|opB [3])))) # (!\myUla|opB [2] & (!\myUla|opA[2]~_Duplicate_1_q  & (\myUla|opA[3]~_Duplicate_1_q  $ (!\myUla|opB [3]))))

	.dataa(\myUla|opB [2]),
	.datab(\myUla|opA[3]~_Duplicate_1_q ),
	.datac(\myUla|opB [3]),
	.datad(\myUla|opA[2]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\myUla|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \myUla|Equal2~1 .lut_mask = 16'h8241;
defparam \myUla|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N30
cycloneiii_lcell_comb \control|state.resetPC~5 (
// Equation(s):
// \control|state.resetPC~5_combout  = (\control|state.leMemoria~q  & (!\control|state.escreveMemoria~q  & (!\control|state.NOP~q  & \control|state.resetPC~q ))) # (!\control|state.leMemoria~q  & ((\control|state.escreveMemoria~q  & (!\control|state.NOP~q  & 
// \control|state.resetPC~q )) # (!\control|state.escreveMemoria~q  & (\control|state.NOP~q  $ (!\control|state.resetPC~q )))))

	.dataa(\control|state.leMemoria~q ),
	.datab(\control|state.escreveMemoria~q ),
	.datac(\control|state.NOP~q ),
	.datad(\control|state.resetPC~q ),
	.cin(gnd),
	.combout(\control|state.resetPC~5_combout ),
	.cout());
// synopsys translate_off
defparam \control|state.resetPC~5 .lut_mask = 16'h1601;
defparam \control|state.resetPC~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N24
cycloneiii_lcell_comb \control|state.resetPC~9 (
// Equation(s):
// \control|state.resetPC~9_combout  = (\control|state.atualizaPC~q  & (!\control|state.leBranch1~q  & (!\control|state.leBranch2~q  & !\control|state.verificaComparacao~q ))) # (!\control|state.atualizaPC~q  & ((\control|state.leBranch1~q  & 
// (!\control|state.leBranch2~q  & !\control|state.verificaComparacao~q )) # (!\control|state.leBranch1~q  & (\control|state.leBranch2~q  $ (\control|state.verificaComparacao~q )))))

	.dataa(\control|state.atualizaPC~q ),
	.datab(\control|state.leBranch1~q ),
	.datac(\control|state.leBranch2~q ),
	.datad(\control|state.verificaComparacao~q ),
	.cin(gnd),
	.combout(\control|state.resetPC~9_combout ),
	.cout());
// synopsys translate_off
defparam \control|state.resetPC~9 .lut_mask = 16'h0116;
defparam \control|state.resetPC~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N4
cycloneiii_lcell_comb \control|state~33 (
// Equation(s):
// \control|state~33_combout  = (\control|cont_salto~q  & ((\control|opcode [6] & ((!\control|opcode [7]))) # (!\control|opcode [6] & ((\control|opcode [7]) # (!\control|opcode [4])))))

	.dataa(\control|opcode [6]),
	.datab(\control|opcode [4]),
	.datac(\control|cont_salto~q ),
	.datad(\control|opcode [7]),
	.cin(gnd),
	.combout(\control|state~33_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~33 .lut_mask = 16'h50B0;
defparam \control|state~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N22
cycloneiii_lcell_comb \control|state~37 (
// Equation(s):
// \control|state~37_combout  = (\control|opcode [6] & (!\control|opcode [7] & (\control|opcode [5] $ (\control|opcode [4])))) # (!\control|opcode [6] & (\control|opcode [5] & (!\control|opcode [4] & \control|opcode [7])))

	.dataa(\control|opcode [6]),
	.datab(\control|opcode [5]),
	.datac(\control|opcode [4]),
	.datad(\control|opcode [7]),
	.cin(gnd),
	.combout(\control|state~37_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~37 .lut_mask = 16'h0428;
defparam \control|state~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N16
cycloneiii_lcell_comb \control|state~39 (
// Equation(s):
// \control|state~39_combout  = (!\control|opcode [7] & (\control|opcode [4] & (\control|state.incremento_adicional~q  & !\control|opcode [6])))

	.dataa(\control|opcode [7]),
	.datab(\control|opcode [4]),
	.datac(\control|state.incremento_adicional~q ),
	.datad(\control|opcode [6]),
	.cin(gnd),
	.combout(\control|state~39_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~39 .lut_mask = 16'h0040;
defparam \control|state~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N26
cycloneiii_lcell_comb \control|state~45 (
// Equation(s):
// \control|state~45_combout  = (\control|opcode [6] & (!\control|opcode [7] & (\control|opcode [5] $ (!\control|opcode [4])))) # (!\control|opcode [6] & (\control|opcode [7] & ((\control|opcode [4]) # (!\control|opcode [5]))))

	.dataa(\control|opcode [5]),
	.datab(\control|opcode [6]),
	.datac(\control|opcode [7]),
	.datad(\control|opcode [4]),
	.cin(gnd),
	.combout(\control|state~45_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~45 .lut_mask = 16'h3814;
defparam \control|state~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N10
cycloneiii_lcell_comb \control|state~49 (
// Equation(s):
// \control|state~49_combout  = (\control|state.verificaComparacao~q ) # ((\control|state.leBranch1~q ) # ((\control|state.leBranch2~q  & !\control|Equal13~0_combout )))

	.dataa(\control|state.verificaComparacao~q ),
	.datab(\control|state.leBranch1~q ),
	.datac(\control|state.leBranch2~q ),
	.datad(\control|Equal13~0_combout ),
	.cin(gnd),
	.combout(\control|state~49_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~49 .lut_mask = 16'hEEFE;
defparam \control|state~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N26
cycloneiii_lcell_comb \control|cont_operandos[1]~3 (
// Equation(s):
// \control|cont_operandos[1]~3_combout  = (!\control|state.lePilha~q  & (\control|cont_operandos [1] $ (((\control|cont_operandos [0] & \control|opcode [7])))))

	.dataa(\control|cont_operandos [0]),
	.datab(\control|cont_operandos [1]),
	.datac(\control|opcode [7]),
	.datad(\control|state.lePilha~q ),
	.cin(gnd),
	.combout(\control|cont_operandos[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \control|cont_operandos[1]~3 .lut_mask = 16'h006C;
defparam \control|cont_operandos[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N12
cycloneiii_lcell_comb \control|cont_salto~1 (
// Equation(s):
// \control|cont_salto~1_combout  = (!\control|opcode [0] & (\control|cont_salto~0_combout  & ((!\control|opcode [2]) # (!\control|opcode [1]))))

	.dataa(\control|opcode [1]),
	.datab(\control|opcode [0]),
	.datac(\control|opcode [2]),
	.datad(\control|cont_salto~0_combout ),
	.cin(gnd),
	.combout(\control|cont_salto~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|cont_salto~1 .lut_mask = 16'h1300;
defparam \control|cont_salto~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N2
cycloneiii_lcell_comb \mem|addr_reg[6]~feeder (
// Equation(s):
// \mem|addr_reg[6]~feeder_combout  = \program_counter|pc [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\program_counter|pc [6]),
	.cin(gnd),
	.combout(\mem|addr_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem|addr_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \mem|addr_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N0
cycloneiii_lcell_comb \mem|addr_reg[10]~feeder (
// Equation(s):
// \mem|addr_reg[10]~feeder_combout  = \program_counter|pc [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(\program_counter|pc [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem|addr_reg[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem|addr_reg[10]~feeder .lut_mask = 16'hF0F0;
defparam \mem|addr_reg[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X53_Y26_N23
cycloneiii_io_obuf \pc_counter[0]~output (
	.i(\program_counter|pc [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_counter[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_counter[0]~output .bus_hold = "false";
defparam \pc_counter[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y34_N16
cycloneiii_io_obuf \pc_counter[1]~output (
	.i(\program_counter|pc [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_counter[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_counter[1]~output .bus_hold = "false";
defparam \pc_counter[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N9
cycloneiii_io_obuf \pc_counter[2]~output (
	.i(\program_counter|pc [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_counter[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_counter[2]~output .bus_hold = "false";
defparam \pc_counter[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y34_N23
cycloneiii_io_obuf \pc_counter[3]~output (
	.i(\program_counter|pc [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_counter[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_counter[3]~output .bus_hold = "false";
defparam \pc_counter[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y28_N23
cycloneiii_io_obuf \pc_counter[4]~output (
	.i(\program_counter|pc [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_counter[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_counter[4]~output .bus_hold = "false";
defparam \pc_counter[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y34_N23
cycloneiii_io_obuf \pc_counter[5]~output (
	.i(\program_counter|pc [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_counter[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_counter[5]~output .bus_hold = "false";
defparam \pc_counter[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y34_N9
cycloneiii_io_obuf \pc_counter[6]~output (
	.i(\program_counter|pc [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_counter[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_counter[6]~output .bus_hold = "false";
defparam \pc_counter[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y34_N2
cycloneiii_io_obuf \pc_counter[7]~output (
	.i(\program_counter|pc [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_counter[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_counter[7]~output .bus_hold = "false";
defparam \pc_counter[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N23
cycloneiii_io_obuf \pc_counter[8]~output (
	.i(\program_counter|pc [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_counter[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_counter[8]~output .bus_hold = "false";
defparam \pc_counter[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y34_N2
cycloneiii_io_obuf \pc_counter[9]~output (
	.i(\program_counter|pc [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_counter[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_counter[9]~output .bus_hold = "false";
defparam \pc_counter[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y34_N9
cycloneiii_io_obuf \pc_counter[10]~output (
	.i(\program_counter|pc [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_counter[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_counter[10]~output .bus_hold = "false";
defparam \pc_counter[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y34_N2
cycloneiii_io_obuf \pc_counter[11]~output (
	.i(\program_counter|pc [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_counter[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_counter[11]~output .bus_hold = "false";
defparam \pc_counter[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y34_N9
cycloneiii_io_obuf \data_out[0]~output (
	.i(\mem|ram~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[0]~output .bus_hold = "false";
defparam \data_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y34_N9
cycloneiii_io_obuf \data_out[1]~output (
	.i(\mem|ram~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[1]~output .bus_hold = "false";
defparam \data_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y34_N16
cycloneiii_io_obuf \data_out[2]~output (
	.i(\mem|ram~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[2]~output .bus_hold = "false";
defparam \data_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneiii_io_obuf \data_out[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[3]~output .bus_hold = "false";
defparam \data_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y22_N2
cycloneiii_io_obuf \data_out[4]~output (
	.i(\mem|ram~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[4]~output .bus_hold = "false";
defparam \data_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y34_N2
cycloneiii_io_obuf \data_out[5]~output (
	.i(\mem|ram~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[5]~output .bus_hold = "false";
defparam \data_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y34_N9
cycloneiii_io_obuf \data_out[6]~output (
	.i(\mem|ram~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[6]~output .bus_hold = "false";
defparam \data_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cycloneiii_io_obuf \data_out[7]~output (
	.i(\mem|ram~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[7]~output .bus_hold = "false";
defparam \data_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y34_N2
cycloneiii_io_obuf \stack_in[0]~output (
	.i(\data_stack[0]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stack_in[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \stack_in[0]~output .bus_hold = "false";
defparam \stack_in[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N23
cycloneiii_io_obuf \stack_in[1]~output (
	.i(\data_stack[1]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stack_in[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \stack_in[1]~output .bus_hold = "false";
defparam \stack_in[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N16
cycloneiii_io_obuf \stack_in[2]~output (
	.i(\data_stack[2]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stack_in[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \stack_in[2]~output .bus_hold = "false";
defparam \stack_in[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y34_N9
cycloneiii_io_obuf \stack_in[3]~output (
	.i(\data_stack[3]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stack_in[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \stack_in[3]~output .bus_hold = "false";
defparam \stack_in[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y34_N16
cycloneiii_io_obuf \stack_in[4]~output (
	.i(\data_stack[4]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stack_in[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \stack_in[4]~output .bus_hold = "false";
defparam \stack_in[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y34_N2
cycloneiii_io_obuf \stack_in[5]~output (
	.i(\data_stack[5]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stack_in[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \stack_in[5]~output .bus_hold = "false";
defparam \stack_in[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N16
cycloneiii_io_obuf \stack_in[6]~output (
	.i(\data_stack[6]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stack_in[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \stack_in[6]~output .bus_hold = "false";
defparam \stack_in[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y34_N16
cycloneiii_io_obuf \stack_in[7]~output (
	.i(\data_stack[7]~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stack_in[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \stack_in[7]~output .bus_hold = "false";
defparam \stack_in[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y34_N9
cycloneiii_io_obuf \stack_out[0]~output (
	.i(\pilha|ram~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stack_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \stack_out[0]~output .bus_hold = "false";
defparam \stack_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y15_N2
cycloneiii_io_obuf \stack_out[1]~output (
	.i(\pilha|ram~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stack_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \stack_out[1]~output .bus_hold = "false";
defparam \stack_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y34_N16
cycloneiii_io_obuf \stack_out[2]~output (
	.i(\pilha|ram~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stack_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \stack_out[2]~output .bus_hold = "false";
defparam \stack_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y26_N16
cycloneiii_io_obuf \stack_out[3]~output (
	.i(\pilha|ram~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stack_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \stack_out[3]~output .bus_hold = "false";
defparam \stack_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y14_N2
cycloneiii_io_obuf \stack_out[4]~output (
	.i(\pilha|ram~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stack_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \stack_out[4]~output .bus_hold = "false";
defparam \stack_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y11_N9
cycloneiii_io_obuf \stack_out[5]~output (
	.i(\pilha|ram~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stack_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \stack_out[5]~output .bus_hold = "false";
defparam \stack_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y34_N23
cycloneiii_io_obuf \stack_out[6]~output (
	.i(\pilha|ram~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stack_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \stack_out[6]~output .bus_hold = "false";
defparam \stack_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y25_N9
cycloneiii_io_obuf \stack_out[7]~output (
	.i(\pilha|ram~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stack_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \stack_out[7]~output .bus_hold = "false";
defparam \stack_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y9_N9
cycloneiii_io_obuf \ula_out[0]~output (
	.i(\myUla|Add0~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_out[0]~output .bus_hold = "false";
defparam \ula_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y8_N9
cycloneiii_io_obuf \ula_out[1]~output (
	.i(\myUla|Add0~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_out[1]~output .bus_hold = "false";
defparam \ula_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y34_N23
cycloneiii_io_obuf \ula_out[2]~output (
	.i(\myUla|Add0~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_out[2]~output .bus_hold = "false";
defparam \ula_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y34_N23
cycloneiii_io_obuf \ula_out[3]~output (
	.i(\myUla|Add0~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_out[3]~output .bus_hold = "false";
defparam \ula_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N2
cycloneiii_io_obuf \ula_out[4]~output (
	.i(\myUla|Add0~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_out[4]~output .bus_hold = "false";
defparam \ula_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y9_N16
cycloneiii_io_obuf \ula_out[5]~output (
	.i(\myUla|Add0~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_out[5]~output .bus_hold = "false";
defparam \ula_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N2
cycloneiii_io_obuf \ula_out[6]~output (
	.i(\myUla|Add0~32_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_out[6]~output .bus_hold = "false";
defparam \ula_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y34_N23
cycloneiii_io_obuf \ula_out[7]~output (
	.i(\myUla|Add0~33_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_out[7]~output .bus_hold = "false";
defparam \ula_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y15_N9
cycloneiii_io_obuf \a[0]~output (
	.i(\myUla|opA[0]~_Duplicate_1_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\a[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \a[0]~output .bus_hold = "false";
defparam \a[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y10_N16
cycloneiii_io_obuf \a[1]~output (
	.i(\myUla|opA[1]~_Duplicate_1_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\a[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \a[1]~output .bus_hold = "false";
defparam \a[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y21_N23
cycloneiii_io_obuf \a[2]~output (
	.i(\myUla|opA[2]~_Duplicate_1_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\a[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \a[2]~output .bus_hold = "false";
defparam \a[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y13_N9
cycloneiii_io_obuf \a[3]~output (
	.i(\myUla|opA[3]~_Duplicate_1_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\a[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \a[3]~output .bus_hold = "false";
defparam \a[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneiii_io_obuf \a[4]~output (
	.i(\myUla|opA[4]~_Duplicate_1_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\a[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \a[4]~output .bus_hold = "false";
defparam \a[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cycloneiii_io_obuf \a[5]~output (
	.i(\myUla|opA[5]~_Duplicate_1_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\a[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \a[5]~output .bus_hold = "false";
defparam \a[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y12_N2
cycloneiii_io_obuf \a[6]~output (
	.i(\myUla|opA[6]~_Duplicate_1_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\a[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \a[6]~output .bus_hold = "false";
defparam \a[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y10_N23
cycloneiii_io_obuf \a[7]~output (
	.i(\myUla|opA[7]~_Duplicate_1_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\a[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \a[7]~output .bus_hold = "false";
defparam \a[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y20_N23
cycloneiii_io_obuf \b[0]~output (
	.i(\myUla|opB [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\b[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \b[0]~output .bus_hold = "false";
defparam \b[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y22_N9
cycloneiii_io_obuf \b[1]~output (
	.i(\myUla|opB [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\b[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \b[1]~output .bus_hold = "false";
defparam \b[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y20_N16
cycloneiii_io_obuf \b[2]~output (
	.i(\myUla|opB [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\b[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \b[2]~output .bus_hold = "false";
defparam \b[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y34_N23
cycloneiii_io_obuf \b[3]~output (
	.i(\myUla|opB [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\b[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \b[3]~output .bus_hold = "false";
defparam \b[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y19_N9
cycloneiii_io_obuf \b[4]~output (
	.i(\myUla|opB [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\b[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \b[4]~output .bus_hold = "false";
defparam \b[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y19_N2
cycloneiii_io_obuf \b[5]~output (
	.i(\myUla|opB [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\b[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \b[5]~output .bus_hold = "false";
defparam \b[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y14_N9
cycloneiii_io_obuf \b[6]~output (
	.i(\myUla|opB [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\b[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \b[6]~output .bus_hold = "false";
defparam \b[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y16_N9
cycloneiii_io_obuf \b[7]~output (
	.i(\myUla|opB [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\b[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \b[7]~output .bus_hold = "false";
defparam \b[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y34_N16
cycloneiii_io_obuf \out_addr[0]~output (
	.i(\calc_branch|outAddr[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_addr[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_addr[0]~output .bus_hold = "false";
defparam \out_addr[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y34_N9
cycloneiii_io_obuf \out_addr[1]~output (
	.i(\calc_branch|outAddr[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_addr[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_addr[1]~output .bus_hold = "false";
defparam \out_addr[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y34_N16
cycloneiii_io_obuf \out_addr[2]~output (
	.i(\calc_branch|outAddr[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_addr[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_addr[2]~output .bus_hold = "false";
defparam \out_addr[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cycloneiii_io_obuf \out_addr[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_addr[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_addr[3]~output .bus_hold = "false";
defparam \out_addr[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y24_N23
cycloneiii_io_obuf \out_addr[4]~output (
	.i(\calc_branch|outAddr[4]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_addr[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_addr[4]~output .bus_hold = "false";
defparam \out_addr[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y9_N23
cycloneiii_io_obuf \out_addr[5]~output (
	.i(\calc_branch|outAddr[5]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_addr[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_addr[5]~output .bus_hold = "false";
defparam \out_addr[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y34_N2
cycloneiii_io_obuf \out_addr[6]~output (
	.i(\calc_branch|outAddr[6]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_addr[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_addr[6]~output .bus_hold = "false";
defparam \out_addr[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N16
cycloneiii_io_obuf \out_addr[7]~output (
	.i(\calc_branch|outAddr[7]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_addr[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_addr[7]~output .bus_hold = "false";
defparam \out_addr[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y34_N2
cycloneiii_io_obuf \out_addr[8]~output (
	.i(\calc_branch|outAddr[8]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_addr[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_addr[8]~output .bus_hold = "false";
defparam \out_addr[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y23_N16
cycloneiii_io_obuf \out_addr[9]~output (
	.i(\calc_branch|outAddr[9]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_addr[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_addr[9]~output .bus_hold = "false";
defparam \out_addr[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y34_N23
cycloneiii_io_obuf \out_addr[10]~output (
	.i(\calc_branch|outAddr[10]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_addr[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_addr[10]~output .bus_hold = "false";
defparam \out_addr[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y23_N23
cycloneiii_io_obuf \out_addr[11]~output (
	.i(\calc_branch|outAddr[11]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_addr[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_addr[11]~output .bus_hold = "false";
defparam \out_addr[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y34_N9
cycloneiii_io_obuf \igual~output (
	.i(\myUla|Equal2~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\igual~output_o ),
	.obar());
// synopsys translate_off
defparam \igual~output .bus_hold = "false";
defparam \igual~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y11_N2
cycloneiii_io_obuf \maior~output (
	.i(\myUla|LessThan0~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\maior~output_o ),
	.obar());
// synopsys translate_off
defparam \maior~output .bus_hold = "false";
defparam \maior~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y25_N2
cycloneiii_io_obuf \menor~output (
	.i(\myUla|LessThan1~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\menor~output_o ),
	.obar());
// synopsys translate_off
defparam \menor~output .bus_hold = "false";
defparam \menor~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N6
cycloneiii_lcell_comb \program_counter|pc[0]~12 (
// Equation(s):
// \program_counter|pc[0]~12_combout  = \program_counter|pc [0] $ (VCC)
// \program_counter|pc[0]~13  = CARRY(\program_counter|pc [0])

	.dataa(\program_counter|pc [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\program_counter|pc[0]~12_combout ),
	.cout(\program_counter|pc[0]~13 ));
// synopsys translate_off
defparam \program_counter|pc[0]~12 .lut_mask = 16'h55AA;
defparam \program_counter|pc[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N8
cycloneiii_lcell_comb \program_counter|pc[1]~14 (
// Equation(s):
// \program_counter|pc[1]~14_combout  = (\program_counter|pc [1] & (!\program_counter|pc[0]~13 )) # (!\program_counter|pc [1] & ((\program_counter|pc[0]~13 ) # (GND)))
// \program_counter|pc[1]~15  = CARRY((!\program_counter|pc[0]~13 ) # (!\program_counter|pc [1]))

	.dataa(gnd),
	.datab(\program_counter|pc [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\program_counter|pc[0]~13 ),
	.combout(\program_counter|pc[1]~14_combout ),
	.cout(\program_counter|pc[1]~15 ));
// synopsys translate_off
defparam \program_counter|pc[1]~14 .lut_mask = 16'h3C3F;
defparam \program_counter|pc[1]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N16
cycloneiii_lcell_comb \program_counter|pc[5]~22 (
// Equation(s):
// \program_counter|pc[5]~22_combout  = (\program_counter|pc [5] & (!\program_counter|pc[4]~21 )) # (!\program_counter|pc [5] & ((\program_counter|pc[4]~21 ) # (GND)))
// \program_counter|pc[5]~23  = CARRY((!\program_counter|pc[4]~21 ) # (!\program_counter|pc [5]))

	.dataa(gnd),
	.datab(\program_counter|pc [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\program_counter|pc[4]~21 ),
	.combout(\program_counter|pc[5]~22_combout ),
	.cout(\program_counter|pc[5]~23 ));
// synopsys translate_off
defparam \program_counter|pc[5]~22 .lut_mask = 16'h3C3F;
defparam \program_counter|pc[5]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N18
cycloneiii_lcell_comb \program_counter|pc[6]~24 (
// Equation(s):
// \program_counter|pc[6]~24_combout  = (\program_counter|pc [6] & (\program_counter|pc[5]~23  $ (GND))) # (!\program_counter|pc [6] & (!\program_counter|pc[5]~23  & VCC))
// \program_counter|pc[6]~25  = CARRY((\program_counter|pc [6] & !\program_counter|pc[5]~23 ))

	.dataa(gnd),
	.datab(\program_counter|pc [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\program_counter|pc[5]~23 ),
	.combout(\program_counter|pc[6]~24_combout ),
	.cout(\program_counter|pc[6]~25 ));
// synopsys translate_off
defparam \program_counter|pc[6]~24 .lut_mask = 16'hC30C;
defparam \program_counter|pc[6]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N12
cycloneiii_lcell_comb \program_counter|pc[3]~18 (
// Equation(s):
// \program_counter|pc[3]~18_combout  = (\program_counter|pc [3] & (!\program_counter|pc[2]~17 )) # (!\program_counter|pc [3] & ((\program_counter|pc[2]~17 ) # (GND)))
// \program_counter|pc[3]~19  = CARRY((!\program_counter|pc[2]~17 ) # (!\program_counter|pc [3]))

	.dataa(\program_counter|pc [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\program_counter|pc[2]~17 ),
	.combout(\program_counter|pc[3]~18_combout ),
	.cout(\program_counter|pc[3]~19 ));
// synopsys translate_off
defparam \program_counter|pc[3]~18 .lut_mask = 16'h5A5F;
defparam \program_counter|pc[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N6
cycloneiii_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y23_N7
dffeas \mem|addr_reg[1] (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\program_counter|pc [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem|addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mem|addr_reg[1] .is_wysiwyg = "true";
defparam \mem|addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y23_N9
dffeas \mem|addr_reg[0] (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\program_counter|pc [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem|addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mem|addr_reg[0] .is_wysiwyg = "true";
defparam \mem|addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N14
cycloneiii_lcell_comb \mem|ram~8 (
// Equation(s):
// \mem|ram~8_combout  = (\mem|addr_reg [2] & ((\mem|addr_reg [3]) # ((\mem|addr_reg [1]) # (!\mem|addr_reg [0])))) # (!\mem|addr_reg [2] & (\mem|addr_reg [3] $ (((!\mem|addr_reg [1] & \mem|addr_reg [0])))))

	.dataa(\mem|addr_reg [2]),
	.datab(\mem|addr_reg [3]),
	.datac(\mem|addr_reg [1]),
	.datad(\mem|addr_reg [0]),
	.cin(gnd),
	.combout(\mem|ram~8_combout ),
	.cout());
// synopsys translate_off
defparam \mem|ram~8 .lut_mask = 16'hE9EE;
defparam \mem|ram~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N24
cycloneiii_lcell_comb \mem|ram~9 (
// Equation(s):
// \mem|ram~9_combout  = (\mem|ram~2_combout  & (!\mem|ram~8_combout  & \mem|ram~1_combout ))

	.dataa(\mem|ram~2_combout ),
	.datab(\mem|ram~8_combout ),
	.datac(gnd),
	.datad(\mem|ram~1_combout ),
	.cin(gnd),
	.combout(\mem|ram~9_combout ),
	.cout());
// synopsys translate_off
defparam \mem|ram~9 .lut_mask = 16'h2200;
defparam \mem|ram~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N8
cycloneiii_io_ibuf \rst_externo~input (
	.i(rst_externo),
	.ibar(gnd),
	.o(\rst_externo~input_o ));
// synopsys translate_off
defparam \rst_externo~input .bus_hold = "false";
defparam \rst_externo~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneiii_clkctrl \rst_externo~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\rst_externo~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst_externo~inputclkctrl_outclk ));
// synopsys translate_off
defparam \rst_externo~inputclkctrl .clock_type = "global clock";
defparam \rst_externo~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N14
cycloneiii_lcell_comb \mem|ram~13 (
// Equation(s):
// \mem|ram~13_combout  = (\mem|ram~12_combout  & (\mem|ram~1_combout  & \mem|ram~2_combout ))

	.dataa(\mem|ram~12_combout ),
	.datab(\mem|ram~1_combout ),
	.datac(gnd),
	.datad(\mem|ram~2_combout ),
	.cin(gnd),
	.combout(\mem|ram~13_combout ),
	.cout());
// synopsys translate_off
defparam \mem|ram~13 .lut_mask = 16'h8800;
defparam \mem|ram~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y23_N21
dffeas \control|opcode[6] (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem|ram~13_combout ),
	.clrn(!\rst_externo~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control|state.leInstrucao~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|opcode [6]),
	.prn(vcc));
// synopsys translate_off
defparam \control|opcode[6] .is_wysiwyg = "true";
defparam \control|opcode[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N0
cycloneiii_lcell_comb \control|cont_operandos[1]~2 (
// Equation(s):
// \control|cont_operandos[1]~2_combout  = (\control|opcode [7] & (\control|opcode [6])) # (!\control|opcode [7] & (!\control|opcode [6] & \control|opcode [4]))

	.dataa(\control|opcode [7]),
	.datab(\control|opcode [6]),
	.datac(gnd),
	.datad(\control|opcode [4]),
	.cin(gnd),
	.combout(\control|cont_operandos[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \control|cont_operandos[1]~2 .lut_mask = 16'h9988;
defparam \control|cont_operandos[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N10
cycloneiii_lcell_comb \program_counter|pc[2]~16 (
// Equation(s):
// \program_counter|pc[2]~16_combout  = (\program_counter|pc [2] & (\program_counter|pc[1]~15  $ (GND))) # (!\program_counter|pc [2] & (!\program_counter|pc[1]~15  & VCC))
// \program_counter|pc[2]~17  = CARRY((\program_counter|pc [2] & !\program_counter|pc[1]~15 ))

	.dataa(\program_counter|pc [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\program_counter|pc[1]~15 ),
	.combout(\program_counter|pc[2]~16_combout ),
	.cout(\program_counter|pc[2]~17 ));
// synopsys translate_off
defparam \program_counter|pc[2]~16 .lut_mask = 16'hA50A;
defparam \program_counter|pc[2]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N4
cycloneiii_lcell_comb \mem|ram~6 (
// Equation(s):
// \mem|ram~6_combout  = (!\mem|addr_reg [0] & (\mem|ram~1_combout  & \mem|ram~2_combout ))

	.dataa(\mem|addr_reg [0]),
	.datab(\mem|ram~1_combout ),
	.datac(gnd),
	.datad(\mem|ram~2_combout ),
	.cin(gnd),
	.combout(\mem|ram~6_combout ),
	.cout());
// synopsys translate_off
defparam \mem|ram~6 .lut_mask = 16'h4400;
defparam \mem|ram~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N8
cycloneiii_lcell_comb \mem|ram~7 (
// Equation(s):
// \mem|ram~7_combout  = (\mem|addr_reg [2] & (!\mem|addr_reg [3] & (\mem|ram~6_combout  & !\mem|addr_reg [1])))

	.dataa(\mem|addr_reg [2]),
	.datab(\mem|addr_reg [3]),
	.datac(\mem|ram~6_combout ),
	.datad(\mem|addr_reg [1]),
	.cin(gnd),
	.combout(\mem|ram~7_combout ),
	.cout());
// synopsys translate_off
defparam \mem|ram~7 .lut_mask = 16'h0020;
defparam \mem|ram~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N4
cycloneiii_lcell_comb \calc_branch|branch2[2]~feeder (
// Equation(s):
// \calc_branch|branch2[2]~feeder_combout  = \mem|ram~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem|ram~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\calc_branch|branch2[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \calc_branch|branch2[2]~feeder .lut_mask = 16'hF0F0;
defparam \calc_branch|branch2[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N0
cycloneiii_lcell_comb \control|state~51 (
// Equation(s):
// \control|state~51_combout  = (\control|state.leOP1~q  & (\control|Equal13~0_combout  & \control|state.resetPC~12_combout ))

	.dataa(\control|state.leOP1~q ),
	.datab(\control|Equal13~0_combout ),
	.datac(\control|state.resetPC~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\control|state~51_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~51 .lut_mask = 16'h8080;
defparam \control|state~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N1
dffeas \control|state.verificaComparacao (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(\control|state~51_combout ),
	.asdata(vcc),
	.clrn(!\rst_externo~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|state.verificaComparacao~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|state.verificaComparacao .is_wysiwyg = "true";
defparam \control|state.verificaComparacao .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N28
cycloneiii_lcell_comb \control|cont_salto~0 (
// Equation(s):
// \control|cont_salto~0_combout  = (!\rst_externo~input_o  & \control|state.verificaComparacao~q )

	.dataa(gnd),
	.datab(\rst_externo~input_o ),
	.datac(gnd),
	.datad(\control|state.verificaComparacao~q ),
	.cin(gnd),
	.combout(\control|cont_salto~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|cont_salto~0 .lut_mask = 16'h3300;
defparam \control|cont_salto~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y23_N23
dffeas \control|opcode[1] (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem|ram~5_combout ),
	.clrn(!\rst_externo~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control|state.leInstrucao~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|opcode [1]),
	.prn(vcc));
// synopsys translate_off
defparam \control|opcode[1] .is_wysiwyg = "true";
defparam \control|opcode[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y21_N1
dffeas \control|opcode[0] (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem|ram~3_combout ),
	.clrn(!\rst_externo~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control|state.leInstrucao~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|opcode [0]),
	.prn(vcc));
// synopsys translate_off
defparam \control|opcode[0] .is_wysiwyg = "true";
defparam \control|opcode[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N22
cycloneiii_lcell_comb \control|cont_salto~2 (
// Equation(s):
// \control|cont_salto~2_combout  = (\control|cont_salto~0_combout  & (\control|opcode [2] $ (((\control|opcode [1]) # (\control|opcode [0])))))

	.dataa(\control|opcode [2]),
	.datab(\control|cont_salto~0_combout ),
	.datac(\control|opcode [1]),
	.datad(\control|opcode [0]),
	.cin(gnd),
	.combout(\control|cont_salto~2_combout ),
	.cout());
// synopsys translate_off
defparam \control|cont_salto~2 .lut_mask = 16'h4448;
defparam \control|cont_salto~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N4
cycloneiii_lcell_comb \control|state~57 (
// Equation(s):
// \control|state~57_combout  = (\control|state.lePilha~q  & (!\control|Equal5~0_combout  & (!\control|state~43_combout  & \control|state.resetPC~12_combout )))

	.dataa(\control|state.lePilha~q ),
	.datab(\control|Equal5~0_combout ),
	.datac(\control|state~43_combout ),
	.datad(\control|state.resetPC~12_combout ),
	.cin(gnd),
	.combout(\control|state~57_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~57 .lut_mask = 16'h0200;
defparam \control|state~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y22_N5
dffeas \control|state.leOP2 (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(\control|state~57_combout ),
	.asdata(vcc),
	.clrn(!\rst_externo~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|state.leOP2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|state.leOP2 .is_wysiwyg = "true";
defparam \control|state.leOP2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N20
cycloneiii_lcell_comb \control|state~38 (
// Equation(s):
// \control|state~38_combout  = (\control|state.leOP2~q ) # ((\control|state~37_combout  & \control|state.decodifica~q ))

	.dataa(\control|state~37_combout ),
	.datab(gnd),
	.datac(\control|state.leOP2~q ),
	.datad(\control|state.decodifica~q ),
	.cin(gnd),
	.combout(\control|state~38_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~38 .lut_mask = 16'hFAF0;
defparam \control|state~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N18
cycloneiii_lcell_comb \control|state~40 (
// Equation(s):
// \control|state~40_combout  = (\control|state.resetPC~12_combout  & ((\control|state~38_combout ) # ((\control|state~39_combout  & \control|opcode [5]))))

	.dataa(\control|state~39_combout ),
	.datab(\control|state~38_combout ),
	.datac(\control|opcode [5]),
	.datad(\control|state.resetPC~12_combout ),
	.cin(gnd),
	.combout(\control|state~40_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~40 .lut_mask = 16'hEC00;
defparam \control|state~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y22_N19
dffeas \control|state.lePilha (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(\control|state~40_combout ),
	.asdata(vcc),
	.clrn(!\rst_externo~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|state.lePilha~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|state.lePilha .is_wysiwyg = "true";
defparam \control|state.lePilha .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N24
cycloneiii_lcell_comb \control|state~44 (
// Equation(s):
// \control|state~44_combout  = (\control|state.lePilha~q  & (\control|state.resetPC~12_combout  & \control|state~43_combout ))

	.dataa(gnd),
	.datab(\control|state.lePilha~q ),
	.datac(\control|state.resetPC~12_combout ),
	.datad(\control|state~43_combout ),
	.cin(gnd),
	.combout(\control|state~44_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~44 .lut_mask = 16'hC000;
defparam \control|state~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y22_N25
dffeas \control|state.escreveMemoria (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(\control|state~44_combout ),
	.asdata(vcc),
	.clrn(!\rst_externo~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|state.escreveMemoria~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|state.escreveMemoria .is_wysiwyg = "true";
defparam \control|state.escreveMemoria .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N22
cycloneiii_lcell_comb \control|state~46 (
// Equation(s):
// \control|state~46_combout  = (\control|state.resetPC~12_combout  & ((\control|state.NOP~q ) # ((\control|state~45_combout  & \control|state.decodifica~q ))))

	.dataa(\control|state~45_combout ),
	.datab(\control|state.decodifica~q ),
	.datac(\control|state.NOP~q ),
	.datad(\control|state.resetPC~12_combout ),
	.cin(gnd),
	.combout(\control|state~46_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~46 .lut_mask = 16'hF800;
defparam \control|state~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y22_N23
dffeas \control|state.NOP (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(\control|state~46_combout ),
	.asdata(vcc),
	.clrn(!\rst_externo~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|state.NOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|state.NOP .is_wysiwyg = "true";
defparam \control|state.NOP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N8
cycloneiii_lcell_comb \control|state.resetPC~1 (
// Equation(s):
// \control|state.resetPC~1_combout  = (!\control|state.leMemoria~q  & (!\control|state.escreveMemoria~q  & (!\control|state.NOP~q  & \control|state.resetPC~q )))

	.dataa(\control|state.leMemoria~q ),
	.datab(\control|state.escreveMemoria~q ),
	.datac(\control|state.NOP~q ),
	.datad(\control|state.resetPC~q ),
	.cin(gnd),
	.combout(\control|state.resetPC~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|state.resetPC~1 .lut_mask = 16'h0100;
defparam \control|state.resetPC~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N14
cycloneiii_lcell_comb \control|state~47 (
// Equation(s):
// \control|state~47_combout  = (\control|state.decodifica~q  & ((\control|opcode [6] & ((\control|opcode [7]))) # (!\control|opcode [6] & (\control|opcode [4] & !\control|opcode [7]))))

	.dataa(\control|opcode [6]),
	.datab(\control|state.decodifica~q ),
	.datac(\control|opcode [4]),
	.datad(\control|opcode [7]),
	.cin(gnd),
	.combout(\control|state~47_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~47 .lut_mask = 16'h8840;
defparam \control|state~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N28
cycloneiii_lcell_comb \control|state~48 (
// Equation(s):
// \control|state~48_combout  = (\control|state~47_combout ) # ((\control|state~33_combout  & (\control|state.incremento_adicional~q  & !\control|Equal5~0_combout )))

	.dataa(\control|state~33_combout ),
	.datab(\control|state~47_combout ),
	.datac(\control|state.incremento_adicional~q ),
	.datad(\control|Equal5~0_combout ),
	.cin(gnd),
	.combout(\control|state~48_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~48 .lut_mask = 16'hCCEC;
defparam \control|state~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N20
cycloneiii_lcell_comb \control|state~30 (
// Equation(s):
// \control|state~30_combout  = (\control|state~29_combout  & !\control|cont_operandos [0])

	.dataa(\control|state~29_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\control|cont_operandos [0]),
	.cin(gnd),
	.combout(\control|state~30_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~30 .lut_mask = 16'h00AA;
defparam \control|state~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y21_N21
dffeas \control|state.leBranch3 (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(\control|state~30_combout ),
	.asdata(vcc),
	.clrn(!\rst_externo~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|state.leBranch3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|state.leBranch3 .is_wysiwyg = "true";
defparam \control|state.leBranch3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N20
cycloneiii_lcell_comb \control|state~50 (
// Equation(s):
// \control|state~50_combout  = (\control|state.resetPC~12_combout  & ((\control|state~49_combout ) # ((\control|state~48_combout ) # (\control|state.leBranch3~q ))))

	.dataa(\control|state~49_combout ),
	.datab(\control|state~48_combout ),
	.datac(\control|state.leBranch3~q ),
	.datad(\control|state.resetPC~12_combout ),
	.cin(gnd),
	.combout(\control|state~50_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~50 .lut_mask = 16'hFE00;
defparam \control|state~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N21
dffeas \control|state.incremento_adicional (
	.clk(\clk_externo~input_o ),
	.d(\control|state~50_combout ),
	.asdata(vcc),
	.clrn(!\rst_externo~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|state.incremento_adicional~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|state.incremento_adicional .is_wysiwyg = "true";
defparam \control|state.incremento_adicional .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N6
cycloneiii_lcell_comb \control|cont_operandos[0]~6 (
// Equation(s):
// \control|cont_operandos[0]~6_combout  = (\control|state.lePilha~q  & (((!\control|state~43_combout )))) # (!\control|state.lePilha~q  & (!\control|Equal16~0_combout  & (\control|state.incremento_adicional~q )))

	.dataa(\control|Equal16~0_combout ),
	.datab(\control|state.incremento_adicional~q ),
	.datac(\control|state~43_combout ),
	.datad(\control|state.lePilha~q ),
	.cin(gnd),
	.combout(\control|cont_operandos[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \control|cont_operandos[0]~6 .lut_mask = 16'h0F44;
defparam \control|cont_operandos[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N24
cycloneiii_lcell_comb \control|cont_operandos[0]~7 (
// Equation(s):
// \control|cont_operandos[0]~7_combout  = (\rst_externo~input_o  & (((\control|cont_operandos [0])))) # (!\rst_externo~input_o  & ((\control|cont_operandos [0] & ((!\control|cont_operandos[0]~6_combout ))) # (!\control|cont_operandos [0] & 
// (!\control|cont_operandos [1] & \control|cont_operandos[0]~6_combout ))))

	.dataa(\rst_externo~input_o ),
	.datab(\control|cont_operandos [1]),
	.datac(\control|cont_operandos [0]),
	.datad(\control|cont_operandos[0]~6_combout ),
	.cin(gnd),
	.combout(\control|cont_operandos[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \control|cont_operandos[0]~7 .lut_mask = 16'hA1F0;
defparam \control|cont_operandos[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y22_N25
dffeas \control|cont_operandos[0] (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(\control|cont_operandos[0]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|cont_operandos [0]),
	.prn(vcc));
// synopsys translate_off
defparam \control|cont_operandos[0] .is_wysiwyg = "true";
defparam \control|cont_operandos[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N14
cycloneiii_lcell_comb \control|state~28 (
// Equation(s):
// \control|state~28_combout  = (\control|opcode [7] & (\control|cont_operandos [1] & (\control|opcode [6] & \control|state.incremento_adicional~q )))

	.dataa(\control|opcode [7]),
	.datab(\control|cont_operandos [1]),
	.datac(\control|opcode [6]),
	.datad(\control|state.incremento_adicional~q ),
	.cin(gnd),
	.combout(\control|state~28_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~28 .lut_mask = 16'h8000;
defparam \control|state~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N14
cycloneiii_lcell_comb \control|state.resetPC~13 (
// Equation(s):
// \control|state.resetPC~13_combout  = (\control|state.resetPC~0_combout  & (\control|state.resetPC~1_combout  & !\control|state.incremento_adicional~q ))

	.dataa(\control|state.resetPC~0_combout ),
	.datab(\control|state.resetPC~1_combout ),
	.datac(\control|state.incremento_adicional~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\control|state.resetPC~13_combout ),
	.cout());
// synopsys translate_off
defparam \control|state.resetPC~13 .lut_mask = 16'h0808;
defparam \control|state.resetPC~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N30
cycloneiii_lcell_comb \control|state~29 (
// Equation(s):
// \control|state~29_combout  = (\control|state~28_combout  & ((\control|state.resetPC~8_combout ) # ((\control|state.resetPC~11_combout  & \control|state.resetPC~13_combout ))))

	.dataa(\control|state.resetPC~11_combout ),
	.datab(\control|state.resetPC~8_combout ),
	.datac(\control|state~28_combout ),
	.datad(\control|state.resetPC~13_combout ),
	.cin(gnd),
	.combout(\control|state~29_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~29 .lut_mask = 16'hE0C0;
defparam \control|state~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N26
cycloneiii_lcell_comb \control|state~31 (
// Equation(s):
// \control|state~31_combout  = (\control|cont_operandos [0] & \control|state~29_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\control|cont_operandos [0]),
	.datad(\control|state~29_combout ),
	.cin(gnd),
	.combout(\control|state~31_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~31 .lut_mask = 16'hF000;
defparam \control|state~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y21_N27
dffeas \control|state.leBranch4 (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(\control|state~31_combout ),
	.asdata(vcc),
	.clrn(!\rst_externo~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|state.leBranch4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|state.leBranch4 .is_wysiwyg = "true";
defparam \control|state.leBranch4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N12
cycloneiii_lcell_comb \control|state.resetPC~0 (
// Equation(s):
// \control|state.resetPC~0_combout  = (!\control|state.escrevePilha~q  & (!\control|state.lePilha~q  & (!\control|state.leBranch4~q  & !\control|state.leBranch3~q )))

	.dataa(\control|state.escrevePilha~q ),
	.datab(\control|state.lePilha~q ),
	.datac(\control|state.leBranch4~q ),
	.datad(\control|state.leBranch3~q ),
	.cin(gnd),
	.combout(\control|state.resetPC~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|state.resetPC~0 .lut_mask = 16'h0001;
defparam \control|state.resetPC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N6
cycloneiii_lcell_comb \control|state.incremento_adicional~0 (
// Equation(s):
// \control|state.incremento_adicional~0_combout  = (\control|state.resetPC~1_combout  & \control|state.resetPC~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\control|state.resetPC~1_combout ),
	.datad(\control|state.resetPC~0_combout ),
	.cin(gnd),
	.combout(\control|state.incremento_adicional~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|state.incremento_adicional~0 .lut_mask = 16'hF000;
defparam \control|state.incremento_adicional~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N30
cycloneiii_lcell_comb \control|state~55 (
// Equation(s):
// \control|state~55_combout  = (\control|state.lePilha~q  & (\control|Equal5~0_combout  & (!\control|state~43_combout  & \control|state.resetPC~12_combout )))

	.dataa(\control|state.lePilha~q ),
	.datab(\control|Equal5~0_combout ),
	.datac(\control|state~43_combout ),
	.datad(\control|state.resetPC~12_combout ),
	.cin(gnd),
	.combout(\control|state~55_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~55 .lut_mask = 16'h0800;
defparam \control|state~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y22_N31
dffeas \control|state.leOP1 (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(\control|state~55_combout ),
	.asdata(vcc),
	.clrn(!\rst_externo~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|state.leOP1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|state.leOP1 .is_wysiwyg = "true";
defparam \control|state.leOP1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N14
cycloneiii_lcell_comb \control|state.resetPC~3 (
// Equation(s):
// \control|state.resetPC~3_combout  = (!\control|state.decodifica~q  & (!\control|state.leInstrucao~q  & (!\control|state.leOP1~q  & !\control|state.leOP2~q )))

	.dataa(\control|state.decodifica~q ),
	.datab(\control|state.leInstrucao~q ),
	.datac(\control|state.leOP1~q ),
	.datad(\control|state.leOP2~q ),
	.cin(gnd),
	.combout(\control|state.resetPC~3_combout ),
	.cout());
// synopsys translate_off
defparam \control|state.resetPC~3 .lut_mask = 16'h0001;
defparam \control|state.resetPC~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N4
cycloneiii_lcell_comb \control|state.resetPC~4 (
// Equation(s):
// \control|state.resetPC~4_combout  = (\control|state.escrevePilha~q  & (!\control|state.lePilha~q  & (!\control|state.leBranch4~q  & !\control|state.leBranch3~q ))) # (!\control|state.escrevePilha~q  & ((\control|state.lePilha~q  & 
// (!\control|state.leBranch4~q  & !\control|state.leBranch3~q )) # (!\control|state.lePilha~q  & (\control|state.leBranch4~q  $ (\control|state.leBranch3~q )))))

	.dataa(\control|state.escrevePilha~q ),
	.datab(\control|state.lePilha~q ),
	.datac(\control|state.leBranch4~q ),
	.datad(\control|state.leBranch3~q ),
	.cin(gnd),
	.combout(\control|state.resetPC~4_combout ),
	.cout());
// synopsys translate_off
defparam \control|state.resetPC~4 .lut_mask = 16'h0116;
defparam \control|state.resetPC~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N20
cycloneiii_lcell_comb \control|state.resetPC~6 (
// Equation(s):
// \control|state.resetPC~6_combout  = (\control|state.resetPC~5_combout  & ((\control|state.resetPC~0_combout ) # ((\control|state.resetPC~1_combout  & \control|state.resetPC~4_combout )))) # (!\control|state.resetPC~5_combout  & 
// (\control|state.resetPC~1_combout  & (\control|state.resetPC~4_combout )))

	.dataa(\control|state.resetPC~5_combout ),
	.datab(\control|state.resetPC~1_combout ),
	.datac(\control|state.resetPC~4_combout ),
	.datad(\control|state.resetPC~0_combout ),
	.cin(gnd),
	.combout(\control|state.resetPC~6_combout ),
	.cout());
// synopsys translate_off
defparam \control|state.resetPC~6 .lut_mask = 16'hEAC0;
defparam \control|state.resetPC~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N28
cycloneiii_lcell_comb \control|state.resetPC~7 (
// Equation(s):
// \control|state.resetPC~7_combout  = (\control|state.resetPC~3_combout  & ((\control|state.incremento_adicional~q ) # (\control|state.resetPC~6_combout )))

	.dataa(gnd),
	.datab(\control|state.incremento_adicional~q ),
	.datac(\control|state.resetPC~3_combout ),
	.datad(\control|state.resetPC~6_combout ),
	.cin(gnd),
	.combout(\control|state.resetPC~7_combout ),
	.cout());
// synopsys translate_off
defparam \control|state.resetPC~7 .lut_mask = 16'hF0C0;
defparam \control|state.resetPC~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N16
cycloneiii_lcell_comb \control|state.resetPC~8 (
// Equation(s):
// \control|state.resetPC~8_combout  = (\control|state.resetPC~2_combout  & (\control|state.resetPC~7_combout  & ((\control|state.incremento_adicional~0_combout ) # (!\control|state.incremento_adicional~q ))))

	.dataa(\control|state.incremento_adicional~q ),
	.datab(\control|state.incremento_adicional~0_combout ),
	.datac(\control|state.resetPC~2_combout ),
	.datad(\control|state.resetPC~7_combout ),
	.cin(gnd),
	.combout(\control|state.resetPC~8_combout ),
	.cout());
// synopsys translate_off
defparam \control|state.resetPC~8 .lut_mask = 16'hD000;
defparam \control|state.resetPC~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N22
cycloneiii_lcell_comb \control|state~56 (
// Equation(s):
// \control|state~56_combout  = (\control|state.leInstrucao~q  & ((\control|state.resetPC~8_combout ) # ((\control|state.resetPC~13_combout  & \control|state.resetPC~11_combout ))))

	.dataa(\control|state.resetPC~13_combout ),
	.datab(\control|state.leInstrucao~q ),
	.datac(\control|state.resetPC~8_combout ),
	.datad(\control|state.resetPC~11_combout ),
	.cin(gnd),
	.combout(\control|state~56_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~56 .lut_mask = 16'hC8C0;
defparam \control|state~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N23
dffeas \control|state.decodifica (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(\control|state~56_combout ),
	.asdata(vcc),
	.clrn(!\rst_externo~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|state.decodifica~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|state.decodifica .is_wysiwyg = "true";
defparam \control|state.decodifica .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N16
cycloneiii_lcell_comb \control|Equal14~0 (
// Equation(s):
// \control|Equal14~0_combout  = (!\control|opcode [4] & (!\control|opcode [6] & (!\control|opcode [5] & !\control|opcode [7])))

	.dataa(\control|opcode [4]),
	.datab(\control|opcode [6]),
	.datac(\control|opcode [5]),
	.datad(\control|opcode [7]),
	.cin(gnd),
	.combout(\control|Equal14~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|Equal14~0 .lut_mask = 16'h0001;
defparam \control|Equal14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N12
cycloneiii_lcell_comb \control|state~25 (
// Equation(s):
// \control|state~25_combout  = (\control|state.leOP1~q  & (((\control|state.decodifica~q  & \control|Equal14~0_combout )) # (!\control|Equal13~0_combout ))) # (!\control|state.leOP1~q  & (((\control|state.decodifica~q  & \control|Equal14~0_combout ))))

	.dataa(\control|state.leOP1~q ),
	.datab(\control|Equal13~0_combout ),
	.datac(\control|state.decodifica~q ),
	.datad(\control|Equal14~0_combout ),
	.cin(gnd),
	.combout(\control|state~25_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~25 .lut_mask = 16'hF222;
defparam \control|state~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N30
cycloneiii_lcell_comb \control|state~41 (
// Equation(s):
// \control|state~41_combout  = (!\control|opcode [6] & (\control|opcode [5] & (!\control|opcode [4] & !\control|opcode [7])))

	.dataa(\control|opcode [6]),
	.datab(\control|opcode [5]),
	.datac(\control|opcode [4]),
	.datad(\control|opcode [7]),
	.cin(gnd),
	.combout(\control|state~41_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~41 .lut_mask = 16'h0004;
defparam \control|state~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N10
cycloneiii_lcell_comb \control|state~42 (
// Equation(s):
// \control|state~42_combout  = (\control|state.decodifica~q  & (\control|state.resetPC~12_combout  & \control|state~41_combout ))

	.dataa(gnd),
	.datab(\control|state.decodifica~q ),
	.datac(\control|state.resetPC~12_combout ),
	.datad(\control|state~41_combout ),
	.cin(gnd),
	.combout(\control|state~42_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~42 .lut_mask = 16'hC000;
defparam \control|state~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y22_N11
dffeas \control|state.leMemoria (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(\control|state~42_combout ),
	.asdata(vcc),
	.clrn(!\rst_externo~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|state.leMemoria~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|state.leMemoria .is_wysiwyg = "true";
defparam \control|state.leMemoria .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N6
cycloneiii_lcell_comb \control|Equal16~0 (
// Equation(s):
// \control|Equal16~0_combout  = (!\control|opcode [6] & (\control|opcode [4] & !\control|opcode [7]))

	.dataa(\control|opcode [6]),
	.datab(gnd),
	.datac(\control|opcode [4]),
	.datad(\control|opcode [7]),
	.cin(gnd),
	.combout(\control|Equal16~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|Equal16~0 .lut_mask = 16'h0050;
defparam \control|Equal16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N2
cycloneiii_lcell_comb \control|state~26 (
// Equation(s):
// \control|state~26_combout  = (\control|state.leMemoria~q ) # ((\control|state.incremento_adicional~q  & (!\control|opcode [5] & \control|Equal16~0_combout )))

	.dataa(\control|state.incremento_adicional~q ),
	.datab(\control|state.leMemoria~q ),
	.datac(\control|opcode [5]),
	.datad(\control|Equal16~0_combout ),
	.cin(gnd),
	.combout(\control|state~26_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~26 .lut_mask = 16'hCECC;
defparam \control|state~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N28
cycloneiii_lcell_comb \control|state~27 (
// Equation(s):
// \control|state~27_combout  = (\control|state.resetPC~12_combout  & ((\control|state~25_combout ) # (\control|state~26_combout )))

	.dataa(gnd),
	.datab(\control|state~25_combout ),
	.datac(\control|state.resetPC~12_combout ),
	.datad(\control|state~26_combout ),
	.cin(gnd),
	.combout(\control|state~27_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~27 .lut_mask = 16'hF0C0;
defparam \control|state~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y22_N29
dffeas \control|state.escrevePilha (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(\control|state~27_combout ),
	.asdata(vcc),
	.clrn(!\rst_externo~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|state.escrevePilha~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|state.escrevePilha .is_wysiwyg = "true";
defparam \control|state.escrevePilha .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N6
cycloneiii_lcell_comb \pilha|Add0~0 (
// Equation(s):
// \pilha|Add0~0_combout  = \pilha|top_of_stack [0] $ (VCC)
// \pilha|Add0~1  = CARRY(\pilha|top_of_stack [0])

	.dataa(\pilha|top_of_stack [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\pilha|Add0~0_combout ),
	.cout(\pilha|Add0~1 ));
// synopsys translate_off
defparam \pilha|Add0~0 .lut_mask = 16'h55AA;
defparam \pilha|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N8
cycloneiii_lcell_comb \pilha|Add0~3 (
// Equation(s):
// \pilha|Add0~3_combout  = (\pilha|top_of_stack [1] & ((\control|state.lePilha~q  & (\pilha|Add0~1  & VCC)) # (!\control|state.lePilha~q  & (!\pilha|Add0~1 )))) # (!\pilha|top_of_stack [1] & ((\control|state.lePilha~q  & (!\pilha|Add0~1 )) # 
// (!\control|state.lePilha~q  & ((\pilha|Add0~1 ) # (GND)))))
// \pilha|Add0~4  = CARRY((\pilha|top_of_stack [1] & (!\control|state.lePilha~q  & !\pilha|Add0~1 )) # (!\pilha|top_of_stack [1] & ((!\pilha|Add0~1 ) # (!\control|state.lePilha~q ))))

	.dataa(\pilha|top_of_stack [1]),
	.datab(\control|state.lePilha~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pilha|Add0~1 ),
	.combout(\pilha|Add0~3_combout ),
	.cout(\pilha|Add0~4 ));
// synopsys translate_off
defparam \pilha|Add0~3 .lut_mask = 16'h9617;
defparam \pilha|Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N10
cycloneiii_lcell_comb \pilha|Add0~6 (
// Equation(s):
// \pilha|Add0~6_combout  = ((\control|state.lePilha~q  $ (\pilha|top_of_stack [2] $ (!\pilha|Add0~4 )))) # (GND)
// \pilha|Add0~7  = CARRY((\control|state.lePilha~q  & ((\pilha|top_of_stack [2]) # (!\pilha|Add0~4 ))) # (!\control|state.lePilha~q  & (\pilha|top_of_stack [2] & !\pilha|Add0~4 )))

	.dataa(\control|state.lePilha~q ),
	.datab(\pilha|top_of_stack [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pilha|Add0~4 ),
	.combout(\pilha|Add0~6_combout ),
	.cout(\pilha|Add0~7 ));
// synopsys translate_off
defparam \pilha|Add0~6 .lut_mask = 16'h698E;
defparam \pilha|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N18
cycloneiii_lcell_comb \pilha|Add0~8 (
// Equation(s):
// \pilha|Add0~8_combout  = (\control|state.escrevePilha~q  & (((\pilha|Add0~6_combout )))) # (!\control|state.escrevePilha~q  & ((\control|state.lePilha~q  & ((\pilha|Add0~6_combout ))) # (!\control|state.lePilha~q  & (\pilha|top_of_stack [2]))))

	.dataa(\pilha|top_of_stack [2]),
	.datab(\control|state.escrevePilha~q ),
	.datac(\control|state.lePilha~q ),
	.datad(\pilha|Add0~6_combout ),
	.cin(gnd),
	.combout(\pilha|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \pilha|Add0~8 .lut_mask = 16'hFE02;
defparam \pilha|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N16
cycloneiii_lcell_comb \pilha|top_of_stack[2]~feeder (
// Equation(s):
// \pilha|top_of_stack[2]~feeder_combout  = \pilha|Add0~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pilha|Add0~8_combout ),
	.cin(gnd),
	.combout(\pilha|top_of_stack[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pilha|top_of_stack[2]~feeder .lut_mask = 16'hFF00;
defparam \pilha|top_of_stack[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y21_N17
dffeas \pilha|top_of_stack[2] (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(\pilha|top_of_stack[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pilha|top_of_stack [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pilha|top_of_stack[2] .is_wysiwyg = "true";
defparam \pilha|top_of_stack[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N12
cycloneiii_lcell_comb \pilha|Add0~9 (
// Equation(s):
// \pilha|Add0~9_combout  = (\control|state.lePilha~q  & ((\pilha|top_of_stack [3] & (\pilha|Add0~7  & VCC)) # (!\pilha|top_of_stack [3] & (!\pilha|Add0~7 )))) # (!\control|state.lePilha~q  & ((\pilha|top_of_stack [3] & (!\pilha|Add0~7 )) # 
// (!\pilha|top_of_stack [3] & ((\pilha|Add0~7 ) # (GND)))))
// \pilha|Add0~10  = CARRY((\control|state.lePilha~q  & (!\pilha|top_of_stack [3] & !\pilha|Add0~7 )) # (!\control|state.lePilha~q  & ((!\pilha|Add0~7 ) # (!\pilha|top_of_stack [3]))))

	.dataa(\control|state.lePilha~q ),
	.datab(\pilha|top_of_stack [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pilha|Add0~7 ),
	.combout(\pilha|Add0~9_combout ),
	.cout(\pilha|Add0~10 ));
// synopsys translate_off
defparam \pilha|Add0~9 .lut_mask = 16'h9617;
defparam \pilha|Add0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N0
cycloneiii_lcell_comb \pilha|Add0~11 (
// Equation(s):
// \pilha|Add0~11_combout  = (\control|state.lePilha~q  & (((\pilha|Add0~9_combout )))) # (!\control|state.lePilha~q  & ((\control|state.escrevePilha~q  & ((\pilha|Add0~9_combout ))) # (!\control|state.escrevePilha~q  & (\pilha|top_of_stack [3]))))

	.dataa(\control|state.lePilha~q ),
	.datab(\control|state.escrevePilha~q ),
	.datac(\pilha|top_of_stack [3]),
	.datad(\pilha|Add0~9_combout ),
	.cin(gnd),
	.combout(\pilha|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \pilha|Add0~11 .lut_mask = 16'hFE10;
defparam \pilha|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y21_N11
dffeas \pilha|top_of_stack[3] (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pilha|Add0~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pilha|top_of_stack [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pilha|top_of_stack[3] .is_wysiwyg = "true";
defparam \pilha|top_of_stack[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N14
cycloneiii_lcell_comb \pilha|Add0~12 (
// Equation(s):
// \pilha|Add0~12_combout  = \control|state.lePilha~q  $ (\pilha|Add0~10  $ (!\pilha|top_of_stack [4]))

	.dataa(\control|state.lePilha~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\pilha|top_of_stack [4]),
	.cin(\pilha|Add0~10 ),
	.combout(\pilha|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \pilha|Add0~12 .lut_mask = 16'h5AA5;
defparam \pilha|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N2
cycloneiii_lcell_comb \pilha|Add0~14 (
// Equation(s):
// \pilha|Add0~14_combout  = (\control|state.escrevePilha~q  & (\pilha|Add0~12_combout )) # (!\control|state.escrevePilha~q  & ((\control|state.lePilha~q  & (\pilha|Add0~12_combout )) # (!\control|state.lePilha~q  & ((\pilha|top_of_stack [4])))))

	.dataa(\control|state.escrevePilha~q ),
	.datab(\pilha|Add0~12_combout ),
	.datac(\pilha|top_of_stack [4]),
	.datad(\control|state.lePilha~q ),
	.cin(gnd),
	.combout(\pilha|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \pilha|Add0~14 .lut_mask = 16'hCCD8;
defparam \pilha|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y21_N3
dffeas \pilha|top_of_stack[4] (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(\pilha|Add0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pilha|top_of_stack [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pilha|top_of_stack[4] .is_wysiwyg = "true";
defparam \pilha|top_of_stack[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y21_N5
dffeas \pilha|ram_rtl_0_bypass[9] (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pilha|top_of_stack [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pilha|ram_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \pilha|ram_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \pilha|ram_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N28
cycloneiii_lcell_comb \pilha|ram_rtl_0_bypass[10]~feeder (
// Equation(s):
// \pilha|ram_rtl_0_bypass[10]~feeder_combout  = \pilha|Add0~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pilha|Add0~14_combout ),
	.cin(gnd),
	.combout(\pilha|ram_rtl_0_bypass[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pilha|ram_rtl_0_bypass[10]~feeder .lut_mask = 16'hFF00;
defparam \pilha|ram_rtl_0_bypass[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y21_N29
dffeas \pilha|ram_rtl_0_bypass[10] (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(\pilha|ram_rtl_0_bypass[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pilha|ram_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \pilha|ram_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \pilha|ram_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N4
cycloneiii_lcell_comb \pilha|ram~16 (
// Equation(s):
// \pilha|ram~16_combout  = (\pilha|ram_rtl_0_bypass [0] & (\pilha|ram_rtl_0_bypass [9] $ (!\pilha|ram_rtl_0_bypass [10])))

	.dataa(\pilha|ram_rtl_0_bypass [0]),
	.datab(gnd),
	.datac(\pilha|ram_rtl_0_bypass [9]),
	.datad(\pilha|ram_rtl_0_bypass [10]),
	.cin(gnd),
	.combout(\pilha|ram~16_combout ),
	.cout());
// synopsys translate_off
defparam \pilha|ram~16 .lut_mask = 16'hA00A;
defparam \pilha|ram~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y21_N1
dffeas \pilha|ram_rtl_0_bypass[7] (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pilha|top_of_stack [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pilha|ram_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pilha|ram_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \pilha|ram_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y21_N25
dffeas \pilha|ram_rtl_0_bypass[8] (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pilha|Add0~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pilha|ram_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \pilha|ram_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \pilha|ram_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y21_N19
dffeas \pilha|ram_rtl_0_bypass[6] (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(\pilha|Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pilha|ram_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pilha|ram_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \pilha|ram_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N24
cycloneiii_lcell_comb \pilha|ram~15 (
// Equation(s):
// \pilha|ram~15_combout  = (\pilha|ram_rtl_0_bypass [5] & (\pilha|ram_rtl_0_bypass [6] & (\pilha|ram_rtl_0_bypass [7] $ (!\pilha|ram_rtl_0_bypass [8])))) # (!\pilha|ram_rtl_0_bypass [5] & (!\pilha|ram_rtl_0_bypass [6] & (\pilha|ram_rtl_0_bypass [7] $ 
// (!\pilha|ram_rtl_0_bypass [8]))))

	.dataa(\pilha|ram_rtl_0_bypass [5]),
	.datab(\pilha|ram_rtl_0_bypass [7]),
	.datac(\pilha|ram_rtl_0_bypass [8]),
	.datad(\pilha|ram_rtl_0_bypass [6]),
	.cin(gnd),
	.combout(\pilha|ram~15_combout ),
	.cout());
// synopsys translate_off
defparam \pilha|ram~15 .lut_mask = 16'h8241;
defparam \pilha|ram~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N28
cycloneiii_lcell_comb \pilha|ram~17 (
// Equation(s):
// \pilha|ram~17_combout  = (\pilha|ram~14_combout  & (\pilha|ram~16_combout  & \pilha|ram~15_combout ))

	.dataa(\pilha|ram~14_combout ),
	.datab(\pilha|ram~16_combout ),
	.datac(gnd),
	.datad(\pilha|ram~15_combout ),
	.cin(gnd),
	.combout(\pilha|ram~17_combout ),
	.cout());
// synopsys translate_off
defparam \pilha|ram~17 .lut_mask = 16'h8800;
defparam \pilha|ram~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N1
cycloneiii_io_ibuf \clk_externo~input (
	.i(clk_externo),
	.ibar(gnd),
	.o(\clk_externo~input_o ));
// synopsys translate_off
defparam \clk_externo~input .bus_hold = "false";
defparam \clk_externo~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneiii_clkctrl \clk_externo~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk_externo~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk_externo~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk_externo~inputclkctrl .clock_type = "global clock";
defparam \clk_externo~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N10
cycloneiii_lcell_comb \control|data_stack_from[1]~1 (
// Equation(s):
// \control|data_stack_from[1]~1_combout  = (!\control|opcode [7] & ((\control|opcode [5] & (\control|opcode [6] & !\control|opcode [4])) # (!\control|opcode [5] & (!\control|opcode [6] & \control|opcode [4]))))

	.dataa(\control|opcode [5]),
	.datab(\control|opcode [6]),
	.datac(\control|opcode [7]),
	.datad(\control|opcode [4]),
	.cin(gnd),
	.combout(\control|data_stack_from[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|data_stack_from[1]~1 .lut_mask = 16'h0108;
defparam \control|data_stack_from[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N22
cycloneiii_lcell_comb \data_stack[4]~0 (
// Equation(s):
// \data_stack[4]~0_combout  = ((\control|data_stack_from[1]~1_combout  & !\control|Equal14~0_combout )) # (!\control|state.escrevePilha~q )

	.dataa(\control|state.escrevePilha~q ),
	.datab(\control|data_stack_from[1]~1_combout ),
	.datac(gnd),
	.datad(\control|Equal14~0_combout ),
	.cin(gnd),
	.combout(\data_stack[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_stack[4]~0 .lut_mask = 16'h55DD;
defparam \data_stack[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N8
cycloneiii_lcell_comb \control|Equal15~0 (
// Equation(s):
// \control|Equal15~0_combout  = (\control|opcode [5] & (\control|opcode [6] & (!\control|opcode [7] & !\control|opcode [4])))

	.dataa(\control|opcode [5]),
	.datab(\control|opcode [6]),
	.datac(\control|opcode [7]),
	.datad(\control|opcode [4]),
	.cin(gnd),
	.combout(\control|Equal15~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|Equal15~0 .lut_mask = 16'h0008;
defparam \control|Equal15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N20
cycloneiii_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = ((\control|Equal14~0_combout ) # (!\control|Equal15~0_combout )) # (!\control|state.escrevePilha~q )

	.dataa(gnd),
	.datab(\control|state.escrevePilha~q ),
	.datac(\control|Equal14~0_combout ),
	.datad(\control|Equal15~0_combout ),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'hF3FF;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N14
cycloneiii_lcell_comb \data_stack[1]~1 (
// Equation(s):
// \data_stack[1]~1_combout  = (\control|data_stack_from[1]~0_combout  & ((!\Equal0~0_combout ))) # (!\control|data_stack_from[1]~0_combout  & (!\data_stack[4]~0_combout ))

	.dataa(\control|data_stack_from[1]~0_combout ),
	.datab(gnd),
	.datac(\data_stack[4]~0_combout ),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\data_stack[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \data_stack[1]~1 .lut_mask = 16'h05AF;
defparam \data_stack[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y21_N17
dffeas \pilha|ram_rtl_0_bypass[11] (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(\data_stack[0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pilha|ram_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \pilha|ram_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \pilha|ram_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N30
cycloneiii_lcell_comb \pilha|Add0~2 (
// Equation(s):
// \pilha|Add0~2_combout  = (\control|state.escrevePilha~q  & (((\pilha|Add0~0_combout )))) # (!\control|state.escrevePilha~q  & ((\control|state.lePilha~q  & ((\pilha|Add0~0_combout ))) # (!\control|state.lePilha~q  & (\pilha|top_of_stack [0]))))

	.dataa(\pilha|top_of_stack [0]),
	.datab(\pilha|Add0~0_combout ),
	.datac(\control|state.escrevePilha~q ),
	.datad(\control|state.lePilha~q ),
	.cin(gnd),
	.combout(\pilha|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \pilha|Add0~2 .lut_mask = 16'hCCCA;
defparam \pilha|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y21_N23
dffeas \pilha|top_of_stack[0] (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pilha|Add0~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pilha|top_of_stack [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pilha|top_of_stack[0] .is_wysiwyg = "true";
defparam \pilha|top_of_stack[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N16
cycloneiii_lcell_comb \pilha|Add0~5 (
// Equation(s):
// \pilha|Add0~5_combout  = (\control|state.lePilha~q  & (((\pilha|Add0~3_combout )))) # (!\control|state.lePilha~q  & ((\control|state.escrevePilha~q  & ((\pilha|Add0~3_combout ))) # (!\control|state.escrevePilha~q  & (\pilha|top_of_stack [1]))))

	.dataa(\control|state.lePilha~q ),
	.datab(\control|state.escrevePilha~q ),
	.datac(\pilha|top_of_stack [1]),
	.datad(\pilha|Add0~3_combout ),
	.cin(gnd),
	.combout(\pilha|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \pilha|Add0~5 .lut_mask = 16'hFE10;
defparam \pilha|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y21_N9
dffeas \pilha|top_of_stack[1] (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pilha|Add0~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pilha|top_of_stack [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pilha|top_of_stack[1] .is_wysiwyg = "true";
defparam \pilha|top_of_stack[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N0
cycloneiii_lcell_comb \control|Selector9~0 (
// Equation(s):
// \control|Selector9~0_combout  = (\control|state.leMemoria~q ) # ((\control|state.escreveMemoria~q  & ((!\control|Equal16~0_combout ) # (!\control|opcode [5]))))

	.dataa(\control|state.leMemoria~q ),
	.datab(\control|state.escreveMemoria~q ),
	.datac(\control|opcode [5]),
	.datad(\control|Equal16~0_combout ),
	.cin(gnd),
	.combout(\control|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector9~0 .lut_mask = 16'hAEEE;
defparam \control|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N4
cycloneiii_lcell_comb \var_address[0]~2 (
// Equation(s):
// \var_address[0]~2_combout  = (\control|Selector9~0_combout  & (\control|opcode [0])) # (!\control|Selector9~0_combout  & ((\mem|ram~3_combout )))

	.dataa(\control|opcode [0]),
	.datab(\mem|ram~3_combout ),
	.datac(\control|Selector9~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\var_address[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \var_address[0]~2 .lut_mask = 16'hACAC;
defparam \var_address[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N14
cycloneiii_lcell_comb \var_address[1]~3 (
// Equation(s):
// \var_address[1]~3_combout  = (\control|Selector9~0_combout  & (\control|opcode [1])) # (!\control|Selector9~0_combout  & ((\mem|ram~5_combout )))

	.dataa(\control|opcode [1]),
	.datab(\control|Selector9~0_combout ),
	.datac(gnd),
	.datad(\mem|ram~5_combout ),
	.cin(gnd),
	.combout(\var_address[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \var_address[1]~3 .lut_mask = 16'hBB88;
defparam \var_address[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N16
cycloneiii_lcell_comb \var_address[2]~4 (
// Equation(s):
// \var_address[2]~4_combout  = (\control|Selector9~0_combout  & (\control|opcode [2])) # (!\control|Selector9~0_combout  & ((\mem|ram~7_combout )))

	.dataa(\control|opcode [2]),
	.datab(gnd),
	.datac(\control|Selector9~0_combout ),
	.datad(\mem|ram~7_combout ),
	.cin(gnd),
	.combout(\var_address[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \var_address[2]~4 .lut_mask = 16'hAFA0;
defparam \var_address[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N30
cycloneiii_lcell_comb \var_address[4]~5 (
// Equation(s):
// \var_address[4]~5_combout  = (!\control|Selector9~0_combout  & (\mem|ram~1_combout  & (!\mem|ram~8_combout  & \mem|ram~2_combout )))

	.dataa(\control|Selector9~0_combout ),
	.datab(\mem|ram~1_combout ),
	.datac(\mem|ram~8_combout ),
	.datad(\mem|ram~2_combout ),
	.cin(gnd),
	.combout(\var_address[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \var_address[4]~5 .lut_mask = 16'h0400;
defparam \var_address[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y21_N11
dffeas \pilha|ram_rtl_0_bypass[12] (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(\data_stack[1]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pilha|ram_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \pilha|ram_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \pilha|ram_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y21_N25
dffeas \pilha|ram_rtl_0_bypass[13] (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(\data_stack[2]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pilha|ram_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \pilha|ram_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \pilha|ram_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y21_N25
dffeas \pilha|ram_rtl_0_bypass[14] (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(\data_stack[3]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pilha|ram_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \pilha|ram_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \pilha|ram_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y21_N15
dffeas \pilha|ram_rtl_0_bypass[15] (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(\data_stack[4]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pilha|ram_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \pilha|ram_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \pilha|ram_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N30
cycloneiii_lcell_comb \control|data_stack_from[1]~2 (
// Equation(s):
// \control|data_stack_from[1]~2_combout  = ((\control|Equal14~0_combout ) # (\control|data_stack_from[1]~1_combout )) # (!\control|state.escrevePilha~q )

	.dataa(\control|state.escrevePilha~q ),
	.datab(\control|Equal14~0_combout ),
	.datac(gnd),
	.datad(\control|data_stack_from[1]~1_combout ),
	.cin(gnd),
	.combout(\control|data_stack_from[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \control|data_stack_from[1]~2 .lut_mask = 16'hFFDD;
defparam \control|data_stack_from[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N7
dffeas \pilha|ram_rtl_0_bypass[17] (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(\data_stack[6]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pilha|ram_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \pilha|ram_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \pilha|ram_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y21_N19
dffeas \myUla|opA[7]~_Duplicate_1 (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pilha|ram~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control|state.leOP1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myUla|opA[7]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myUla|opA[7]~_Duplicate_1 .is_wysiwyg = "true";
defparam \myUla|opA[7]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N24
cycloneiii_lcell_comb \myUla|Add0~29 (
// Equation(s):
// \myUla|Add0~29_combout  = \control|opcode [0] $ (\myUla|opB [7])

	.dataa(gnd),
	.datab(\control|opcode [0]),
	.datac(gnd),
	.datad(\myUla|opB [7]),
	.cin(gnd),
	.combout(\myUla|Add0~29_combout ),
	.cout());
// synopsys translate_off
defparam \myUla|Add0~29 .lut_mask = 16'h33CC;
defparam \myUla|Add0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N20
cycloneiii_lcell_comb \myUla|Equal0~0 (
// Equation(s):
// \myUla|Equal0~0_combout  = (\control|state.lePilha~q ) # (\control|state.leOP2~q )

	.dataa(gnd),
	.datab(\control|state.lePilha~q ),
	.datac(gnd),
	.datad(\control|state.leOP2~q ),
	.cin(gnd),
	.combout(\myUla|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \myUla|Equal0~0 .lut_mask = 16'hFFCC;
defparam \myUla|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y21_N27
dffeas \myUla|opB[6] (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(\pilha|ram~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myUla|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myUla|opB [6]),
	.prn(vcc));
// synopsys translate_off
defparam \myUla|opB[6] .is_wysiwyg = "true";
defparam \myUla|opB[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N0
cycloneiii_lcell_comb \myUla|Add0~26 (
// Equation(s):
// \myUla|Add0~26_combout  = \control|opcode [0] $ (\myUla|opB [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\control|opcode [0]),
	.datad(\myUla|opB [6]),
	.cin(gnd),
	.combout(\myUla|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \myUla|Add0~26 .lut_mask = 16'h0FF0;
defparam \myUla|Add0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N28
cycloneiii_lcell_comb \myUla|opB[5]~feeder (
// Equation(s):
// \myUla|opB[5]~feeder_combout  = \pilha|ram~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pilha|ram~23_combout ),
	.cin(gnd),
	.combout(\myUla|opB[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myUla|opB[5]~feeder .lut_mask = 16'hFF00;
defparam \myUla|opB[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y21_N29
dffeas \myUla|opB[5] (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(\myUla|opB[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myUla|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myUla|opB [5]),
	.prn(vcc));
// synopsys translate_off
defparam \myUla|opB[5] .is_wysiwyg = "true";
defparam \myUla|opB[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N10
cycloneiii_lcell_comb \myUla|Add0~22 (
// Equation(s):
// \myUla|Add0~22_combout  = \control|opcode [0] $ (\myUla|opB [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\control|opcode [0]),
	.datad(\myUla|opB [5]),
	.cin(gnd),
	.combout(\myUla|Add0~22_combout ),
	.cout());
// synopsys translate_off
defparam \myUla|Add0~22 .lut_mask = 16'h0FF0;
defparam \myUla|Add0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y21_N21
dffeas \myUla|opB[4] (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pilha|ram~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myUla|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myUla|opB [4]),
	.prn(vcc));
// synopsys translate_off
defparam \myUla|opB[4] .is_wysiwyg = "true";
defparam \myUla|opB[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N2
cycloneiii_lcell_comb \myUla|Add0~18 (
// Equation(s):
// \myUla|Add0~18_combout  = \control|opcode [0] $ (\myUla|opB [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\control|opcode [0]),
	.datad(\myUla|opB [4]),
	.cin(gnd),
	.combout(\myUla|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \myUla|Add0~18 .lut_mask = 16'h0FF0;
defparam \myUla|Add0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y21_N3
dffeas \myUla|opA[3]~_Duplicate_1 (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(\pilha|ram~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|state.leOP1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myUla|opA[3]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myUla|opA[3]~_Duplicate_1 .is_wysiwyg = "true";
defparam \myUla|opA[3]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y21_N31
dffeas \myUla|opA[2]~_Duplicate_1 (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(\pilha|ram~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|state.leOP1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myUla|opA[2]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myUla|opA[2]~_Duplicate_1 .is_wysiwyg = "true";
defparam \myUla|opA[2]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y21_N5
dffeas \myUla|opB[1] (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pilha|ram~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myUla|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myUla|opB [1]),
	.prn(vcc));
// synopsys translate_off
defparam \myUla|opB[1] .is_wysiwyg = "true";
defparam \myUla|opB[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N8
cycloneiii_lcell_comb \myUla|Add0~6 (
// Equation(s):
// \myUla|Add0~6_combout  = \myUla|opB [1] $ (\control|opcode [0])

	.dataa(gnd),
	.datab(\myUla|opB [1]),
	.datac(\control|opcode [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\myUla|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \myUla|Add0~6 .lut_mask = 16'h3C3C;
defparam \myUla|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N12
cycloneiii_lcell_comb \myUla|Add0~2 (
// Equation(s):
// \myUla|Add0~2_cout  = CARRY(\control|opcode [0])

	.dataa(\control|opcode [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\myUla|Add0~2_cout ));
// synopsys translate_off
defparam \myUla|Add0~2 .lut_mask = 16'h00AA;
defparam \myUla|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N14
cycloneiii_lcell_comb \myUla|Add0~3 (
// Equation(s):
// \myUla|Add0~3_combout  = (\myUla|Add0~0_combout  & ((\myUla|opA[0]~_Duplicate_1_q  & (\myUla|Add0~2_cout  & VCC)) # (!\myUla|opA[0]~_Duplicate_1_q  & (!\myUla|Add0~2_cout )))) # (!\myUla|Add0~0_combout  & ((\myUla|opA[0]~_Duplicate_1_q  & 
// (!\myUla|Add0~2_cout )) # (!\myUla|opA[0]~_Duplicate_1_q  & ((\myUla|Add0~2_cout ) # (GND)))))
// \myUla|Add0~4  = CARRY((\myUla|Add0~0_combout  & (!\myUla|opA[0]~_Duplicate_1_q  & !\myUla|Add0~2_cout )) # (!\myUla|Add0~0_combout  & ((!\myUla|Add0~2_cout ) # (!\myUla|opA[0]~_Duplicate_1_q ))))

	.dataa(\myUla|Add0~0_combout ),
	.datab(\myUla|opA[0]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myUla|Add0~2_cout ),
	.combout(\myUla|Add0~3_combout ),
	.cout(\myUla|Add0~4 ));
// synopsys translate_off
defparam \myUla|Add0~3 .lut_mask = 16'h9617;
defparam \myUla|Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N16
cycloneiii_lcell_comb \myUla|Add0~7 (
// Equation(s):
// \myUla|Add0~7_combout  = ((\myUla|opA[1]~_Duplicate_1_q  $ (\myUla|Add0~6_combout  $ (!\myUla|Add0~4 )))) # (GND)
// \myUla|Add0~8  = CARRY((\myUla|opA[1]~_Duplicate_1_q  & ((\myUla|Add0~6_combout ) # (!\myUla|Add0~4 ))) # (!\myUla|opA[1]~_Duplicate_1_q  & (\myUla|Add0~6_combout  & !\myUla|Add0~4 )))

	.dataa(\myUla|opA[1]~_Duplicate_1_q ),
	.datab(\myUla|Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myUla|Add0~4 ),
	.combout(\myUla|Add0~7_combout ),
	.cout(\myUla|Add0~8 ));
// synopsys translate_off
defparam \myUla|Add0~7 .lut_mask = 16'h698E;
defparam \myUla|Add0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N18
cycloneiii_lcell_comb \myUla|Add0~11 (
// Equation(s):
// \myUla|Add0~11_combout  = (\myUla|Add0~10_combout  & ((\myUla|opA[2]~_Duplicate_1_q  & (\myUla|Add0~8  & VCC)) # (!\myUla|opA[2]~_Duplicate_1_q  & (!\myUla|Add0~8 )))) # (!\myUla|Add0~10_combout  & ((\myUla|opA[2]~_Duplicate_1_q  & (!\myUla|Add0~8 )) # 
// (!\myUla|opA[2]~_Duplicate_1_q  & ((\myUla|Add0~8 ) # (GND)))))
// \myUla|Add0~12  = CARRY((\myUla|Add0~10_combout  & (!\myUla|opA[2]~_Duplicate_1_q  & !\myUla|Add0~8 )) # (!\myUla|Add0~10_combout  & ((!\myUla|Add0~8 ) # (!\myUla|opA[2]~_Duplicate_1_q ))))

	.dataa(\myUla|Add0~10_combout ),
	.datab(\myUla|opA[2]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myUla|Add0~8 ),
	.combout(\myUla|Add0~11_combout ),
	.cout(\myUla|Add0~12 ));
// synopsys translate_off
defparam \myUla|Add0~11 .lut_mask = 16'h9617;
defparam \myUla|Add0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N20
cycloneiii_lcell_comb \myUla|Add0~15 (
// Equation(s):
// \myUla|Add0~15_combout  = ((\myUla|Add0~14_combout  $ (\myUla|opA[3]~_Duplicate_1_q  $ (!\myUla|Add0~12 )))) # (GND)
// \myUla|Add0~16  = CARRY((\myUla|Add0~14_combout  & ((\myUla|opA[3]~_Duplicate_1_q ) # (!\myUla|Add0~12 ))) # (!\myUla|Add0~14_combout  & (\myUla|opA[3]~_Duplicate_1_q  & !\myUla|Add0~12 )))

	.dataa(\myUla|Add0~14_combout ),
	.datab(\myUla|opA[3]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myUla|Add0~12 ),
	.combout(\myUla|Add0~15_combout ),
	.cout(\myUla|Add0~16 ));
// synopsys translate_off
defparam \myUla|Add0~15 .lut_mask = 16'h698E;
defparam \myUla|Add0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N22
cycloneiii_lcell_comb \myUla|Add0~19 (
// Equation(s):
// \myUla|Add0~19_combout  = (\myUla|opA[4]~_Duplicate_1_q  & ((\myUla|Add0~18_combout  & (\myUla|Add0~16  & VCC)) # (!\myUla|Add0~18_combout  & (!\myUla|Add0~16 )))) # (!\myUla|opA[4]~_Duplicate_1_q  & ((\myUla|Add0~18_combout  & (!\myUla|Add0~16 )) # 
// (!\myUla|Add0~18_combout  & ((\myUla|Add0~16 ) # (GND)))))
// \myUla|Add0~20  = CARRY((\myUla|opA[4]~_Duplicate_1_q  & (!\myUla|Add0~18_combout  & !\myUla|Add0~16 )) # (!\myUla|opA[4]~_Duplicate_1_q  & ((!\myUla|Add0~16 ) # (!\myUla|Add0~18_combout ))))

	.dataa(\myUla|opA[4]~_Duplicate_1_q ),
	.datab(\myUla|Add0~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myUla|Add0~16 ),
	.combout(\myUla|Add0~19_combout ),
	.cout(\myUla|Add0~20 ));
// synopsys translate_off
defparam \myUla|Add0~19 .lut_mask = 16'h9617;
defparam \myUla|Add0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N24
cycloneiii_lcell_comb \myUla|Add0~23 (
// Equation(s):
// \myUla|Add0~23_combout  = ((\myUla|opA[5]~_Duplicate_1_q  $ (\myUla|Add0~22_combout  $ (!\myUla|Add0~20 )))) # (GND)
// \myUla|Add0~24  = CARRY((\myUla|opA[5]~_Duplicate_1_q  & ((\myUla|Add0~22_combout ) # (!\myUla|Add0~20 ))) # (!\myUla|opA[5]~_Duplicate_1_q  & (\myUla|Add0~22_combout  & !\myUla|Add0~20 )))

	.dataa(\myUla|opA[5]~_Duplicate_1_q ),
	.datab(\myUla|Add0~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myUla|Add0~20 ),
	.combout(\myUla|Add0~23_combout ),
	.cout(\myUla|Add0~24 ));
// synopsys translate_off
defparam \myUla|Add0~23 .lut_mask = 16'h698E;
defparam \myUla|Add0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N26
cycloneiii_lcell_comb \myUla|Add0~27 (
// Equation(s):
// \myUla|Add0~27_combout  = (\myUla|opA[6]~_Duplicate_1_q  & ((\myUla|Add0~26_combout  & (\myUla|Add0~24  & VCC)) # (!\myUla|Add0~26_combout  & (!\myUla|Add0~24 )))) # (!\myUla|opA[6]~_Duplicate_1_q  & ((\myUla|Add0~26_combout  & (!\myUla|Add0~24 )) # 
// (!\myUla|Add0~26_combout  & ((\myUla|Add0~24 ) # (GND)))))
// \myUla|Add0~28  = CARRY((\myUla|opA[6]~_Duplicate_1_q  & (!\myUla|Add0~26_combout  & !\myUla|Add0~24 )) # (!\myUla|opA[6]~_Duplicate_1_q  & ((!\myUla|Add0~24 ) # (!\myUla|Add0~26_combout ))))

	.dataa(\myUla|opA[6]~_Duplicate_1_q ),
	.datab(\myUla|Add0~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myUla|Add0~24 ),
	.combout(\myUla|Add0~27_combout ),
	.cout(\myUla|Add0~28 ));
// synopsys translate_off
defparam \myUla|Add0~27 .lut_mask = 16'h9617;
defparam \myUla|Add0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N28
cycloneiii_lcell_comb \myUla|Add0~30 (
// Equation(s):
// \myUla|Add0~30_combout  = \myUla|opA[7]~_Duplicate_1_q  $ (\myUla|Add0~28  $ (!\myUla|Add0~29_combout ))

	.dataa(gnd),
	.datab(\myUla|opA[7]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(\myUla|Add0~29_combout ),
	.cin(\myUla|Add0~28 ),
	.combout(\myUla|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \myUla|Add0~30 .lut_mask = 16'h3CC3;
defparam \myUla|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y21_N17
dffeas \myUla|opB[0] (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(\pilha|ram~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myUla|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myUla|opB [0]),
	.prn(vcc));
// synopsys translate_off
defparam \myUla|opB[0] .is_wysiwyg = "true";
defparam \myUla|opB[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y21_N25
dffeas \myUla|opB[2] (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pilha|ram~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myUla|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myUla|opB [2]),
	.prn(vcc));
// synopsys translate_off
defparam \myUla|opB[2] .is_wysiwyg = "true";
defparam \myUla|opB[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y21_N1
dffeas \myUla|opB[3] (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pilha|ram~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myUla|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myUla|opB [3]),
	.prn(vcc));
// synopsys translate_off
defparam \myUla|opB[3] .is_wysiwyg = "true";
defparam \myUla|opB[3] .power_up = "low";
// synopsys translate_on

// Location: DSPMULT_X42_Y21_N0
cycloneiii_mac_mult \myUla|Mult0|auto_generated|mac_mult1 (
	.signa(gnd),
	.signb(gnd),
	.clk(\clk_externo~inputclkctrl_outclk ),
	.aclr(gnd),
	.ena(\control|state.leOP1~q ),
	.dataa({\pilha|ram~25_combout ,\pilha|ram~24_combout ,\pilha|ram~23_combout ,\pilha|ram~22_combout ,\pilha|ram~21_combout ,\pilha|ram~20_combout ,\pilha|ram~19_combout ,\pilha|ram~18_combout ,gnd}),
	.datab({\myUla|opB [7],\myUla|opB [6],\myUla|opB [5],\myUla|opB [4],\myUla|opB [3],\myUla|opB [2],\myUla|opB [1],\myUla|opB [0],gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\myUla|Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \myUla|Mult0|auto_generated|mac_mult1 .dataa_clock = "0";
defparam \myUla|Mult0|auto_generated|mac_mult1 .dataa_width = 9;
defparam \myUla|Mult0|auto_generated|mac_mult1 .datab_clock = "none";
defparam \myUla|Mult0|auto_generated|mac_mult1 .datab_width = 9;
defparam \myUla|Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \myUla|Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X42_Y21_N2
cycloneiii_mac_out \myUla|Mult0|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\myUla|Mult0|auto_generated|mac_mult1~DATAOUT15 ,\myUla|Mult0|auto_generated|mac_mult1~DATAOUT14 ,\myUla|Mult0|auto_generated|mac_mult1~DATAOUT13 ,\myUla|Mult0|auto_generated|mac_mult1~DATAOUT12 ,\myUla|Mult0|auto_generated|mac_mult1~DATAOUT11 ,
\myUla|Mult0|auto_generated|mac_mult1~DATAOUT10 ,\myUla|Mult0|auto_generated|mac_mult1~DATAOUT9 ,\myUla|Mult0|auto_generated|mac_mult1~DATAOUT8 ,\myUla|Mult0|auto_generated|mac_mult1~DATAOUT7 ,\myUla|Mult0|auto_generated|mac_mult1~DATAOUT6 ,
\myUla|Mult0|auto_generated|mac_mult1~DATAOUT5 ,\myUla|Mult0|auto_generated|mac_mult1~DATAOUT4 ,\myUla|Mult0|auto_generated|mac_mult1~DATAOUT3 ,\myUla|Mult0|auto_generated|mac_mult1~DATAOUT2 ,\myUla|Mult0|auto_generated|mac_mult1~DATAOUT1 ,
\myUla|Mult0|auto_generated|mac_mult1~dataout ,\myUla|Mult0|auto_generated|mac_mult1~1 ,\myUla|Mult0|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\myUla|Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \myUla|Mult0|auto_generated|mac_out2 .dataa_width = 18;
defparam \myUla|Mult0|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: M9K_X33_Y22_N0
cycloneiii_ram_block \variables|ram_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\control|state.escreveMemoria~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_externo~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\pilha|ram~25_combout ,\pilha|ram~24_combout ,\pilha|ram~23_combout ,\pilha|ram~22_combout ,\pilha|ram~21_combout ,\pilha|ram~20_combout ,\pilha|ram~19_combout ,\pilha|ram~18_combout }),
	.portaaddr({\var_address[4]~5_combout ,\~GND~combout ,\var_address[2]~4_combout ,\var_address[1]~3_combout ,\var_address[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\variables|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \variables|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \variables|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \variables|ram_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "VAR:variables|altsyncram:ram_rtl_0|altsyncram_ra41:auto_generated|ALTSYNCRAM";
defparam \variables|ram_rtl_0|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \variables|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \variables|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \variables|ram_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \variables|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \variables|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \variables|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \variables|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \variables|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \variables|ram_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \variables|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \variables|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \variables|ram_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \variables|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \variables|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \variables|ram_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N16
cycloneiii_lcell_comb \data_stack[7]~16 (
// Equation(s):
// \data_stack[7]~16_combout  = (\control|data_stack_from[1]~2_combout  & (\mem|ram~14_combout  & ((\data_stack[4]~0_combout )))) # (!\control|data_stack_from[1]~2_combout  & ((\variables|ram_rtl_0|auto_generated|ram_block1a7 ) # ((\mem|ram~14_combout  & 
// \data_stack[4]~0_combout ))))

	.dataa(\control|data_stack_from[1]~2_combout ),
	.datab(\mem|ram~14_combout ),
	.datac(\variables|ram_rtl_0|auto_generated|ram_block1a7 ),
	.datad(\data_stack[4]~0_combout ),
	.cin(gnd),
	.combout(\data_stack[7]~16_combout ),
	.cout());
// synopsys translate_off
defparam \data_stack[7]~16 .lut_mask = 16'hDC50;
defparam \data_stack[7]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N18
cycloneiii_lcell_comb \data_stack[7]~17 (
// Equation(s):
// \data_stack[7]~17_combout  = (\Equal0~0_combout  & ((\data_stack[7]~16_combout ))) # (!\Equal0~0_combout  & (\control|opcode [1]))

	.dataa(\control|opcode [1]),
	.datab(gnd),
	.datac(\Equal0~0_combout ),
	.datad(\data_stack[7]~16_combout ),
	.cin(gnd),
	.combout(\data_stack[7]~17_combout ),
	.cout());
// synopsys translate_off
defparam \data_stack[7]~17 .lut_mask = 16'hFA0A;
defparam \data_stack[7]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N20
cycloneiii_lcell_comb \data_stack[7]~18 (
// Equation(s):
// \data_stack[7]~18_combout  = (\Equal0~0_combout  & (((\data_stack[7]~17_combout )))) # (!\Equal0~0_combout  & ((\data_stack[7]~17_combout  & ((\myUla|Mult0|auto_generated|mac_out2~DATAOUT7 ))) # (!\data_stack[7]~17_combout  & (\myUla|Add0~30_combout ))))

	.dataa(\Equal0~0_combout ),
	.datab(\myUla|Add0~30_combout ),
	.datac(\myUla|Mult0|auto_generated|mac_out2~DATAOUT7 ),
	.datad(\data_stack[7]~17_combout ),
	.cin(gnd),
	.combout(\data_stack[7]~18_combout ),
	.cout());
// synopsys translate_off
defparam \data_stack[7]~18 .lut_mask = 16'hFA44;
defparam \data_stack[7]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y21_N0
cycloneiii_ram_block \pilha|ram_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\control|state.escrevePilha~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_externo~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\data_stack[7]~18_combout ,\data_stack[6]~15_combout ,\data_stack[5]~12_combout ,\data_stack[4]~10_combout ,\data_stack[3]~8_combout ,\data_stack[2]~7_combout ,
\data_stack[1]~5_combout ,\data_stack[0]~3_combout }),
	.portaaddr({\pilha|top_of_stack [4],\pilha|top_of_stack [3],\pilha|top_of_stack [2],\pilha|top_of_stack [1],\pilha|top_of_stack [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\pilha|Add0~14_combout ,\pilha|Add0~11_combout ,\pilha|Add0~8_combout ,\pilha|Add0~5_combout ,\pilha|Add0~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pilha|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pilha|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \pilha|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \pilha|ram_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "STACK:pilha|altsyncram:ram_rtl_0|altsyncram_j8c1:auto_generated|ALTSYNCRAM";
defparam \pilha|ram_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \pilha|ram_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \pilha|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \pilha|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \pilha|ram_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \pilha|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \pilha|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \pilha|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \pilha|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \pilha|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \pilha|ram_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \pilha|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \pilha|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \pilha|ram_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pilha|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \pilha|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \pilha|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \pilha|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \pilha|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \pilha|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \pilha|ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \pilha|ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \pilha|ram_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \pilha|ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \pilha|ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \pilha|ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pilha|ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \pilha|ram_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N26
cycloneiii_lcell_comb \pilha|ram~24 (
// Equation(s):
// \pilha|ram~24_combout  = (\pilha|ram~17_combout  & (\pilha|ram_rtl_0_bypass [17])) # (!\pilha|ram~17_combout  & ((\pilha|ram_rtl_0|auto_generated|ram_block1a6 )))

	.dataa(gnd),
	.datab(\pilha|ram~17_combout ),
	.datac(\pilha|ram_rtl_0_bypass [17]),
	.datad(\pilha|ram_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\pilha|ram~24_combout ),
	.cout());
// synopsys translate_off
defparam \pilha|ram~24 .lut_mask = 16'hF3C0;
defparam \pilha|ram~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N2
cycloneiii_lcell_comb \data_stack[6]~13 (
// Equation(s):
// \data_stack[6]~13_combout  = (\mem|ram~13_combout  & ((\data_stack[4]~0_combout ) # ((!\control|data_stack_from[1]~2_combout  & \variables|ram_rtl_0|auto_generated|ram_block1a6 )))) # (!\mem|ram~13_combout  & (((!\control|data_stack_from[1]~2_combout  & 
// \variables|ram_rtl_0|auto_generated|ram_block1a6 ))))

	.dataa(\mem|ram~13_combout ),
	.datab(\data_stack[4]~0_combout ),
	.datac(\control|data_stack_from[1]~2_combout ),
	.datad(\variables|ram_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\data_stack[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \data_stack[6]~13 .lut_mask = 16'h8F88;
defparam \data_stack[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N12
cycloneiii_lcell_comb \data_stack[6]~14 (
// Equation(s):
// \data_stack[6]~14_combout  = (\Equal0~0_combout  & ((\data_stack[6]~13_combout ))) # (!\Equal0~0_combout  & (\control|opcode [1]))

	.dataa(\control|opcode [1]),
	.datab(gnd),
	.datac(\Equal0~0_combout ),
	.datad(\data_stack[6]~13_combout ),
	.cin(gnd),
	.combout(\data_stack[6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \data_stack[6]~14 .lut_mask = 16'hFA0A;
defparam \data_stack[6]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N6
cycloneiii_lcell_comb \data_stack[6]~15 (
// Equation(s):
// \data_stack[6]~15_combout  = (\Equal0~0_combout  & (((\data_stack[6]~14_combout )))) # (!\Equal0~0_combout  & ((\data_stack[6]~14_combout  & (\myUla|Mult0|auto_generated|mac_out2~DATAOUT6 )) # (!\data_stack[6]~14_combout  & ((\myUla|Add0~27_combout )))))

	.dataa(\Equal0~0_combout ),
	.datab(\myUla|Mult0|auto_generated|mac_out2~DATAOUT6 ),
	.datac(\myUla|Add0~27_combout ),
	.datad(\data_stack[6]~14_combout ),
	.cin(gnd),
	.combout(\data_stack[6]~15_combout ),
	.cout());
// synopsys translate_off
defparam \data_stack[6]~15 .lut_mask = 16'hEE50;
defparam \data_stack[6]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N18
cycloneiii_lcell_comb \pilha|ram~23 (
// Equation(s):
// \pilha|ram~23_combout  = (\pilha|ram~17_combout  & (\pilha|ram_rtl_0_bypass [16])) # (!\pilha|ram~17_combout  & ((\pilha|ram_rtl_0|auto_generated|ram_block1a5 )))

	.dataa(\pilha|ram_rtl_0_bypass [16]),
	.datab(\pilha|ram~17_combout ),
	.datac(gnd),
	.datad(\pilha|ram_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\pilha|ram~23_combout ),
	.cout());
// synopsys translate_off
defparam \pilha|ram~23 .lut_mask = 16'hBB88;
defparam \pilha|ram~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N8
cycloneiii_lcell_comb \data_stack[5]~11 (
// Equation(s):
// \data_stack[5]~11_combout  = (\mem|ram~11_combout  & ((\data_stack[4]~0_combout ) # ((!\control|data_stack_from[1]~2_combout  & \variables|ram_rtl_0|auto_generated|ram_block1a5 )))) # (!\mem|ram~11_combout  & (((!\control|data_stack_from[1]~2_combout  & 
// \variables|ram_rtl_0|auto_generated|ram_block1a5 ))))

	.dataa(\mem|ram~11_combout ),
	.datab(\data_stack[4]~0_combout ),
	.datac(\control|data_stack_from[1]~2_combout ),
	.datad(\variables|ram_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\data_stack[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \data_stack[5]~11 .lut_mask = 16'h8F88;
defparam \data_stack[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N10
cycloneiii_lcell_comb \myUla|Add0~25 (
// Equation(s):
// \myUla|Add0~25_combout  = (\control|opcode [1] & (\myUla|Mult0|auto_generated|mac_out2~DATAOUT5 )) # (!\control|opcode [1] & ((\myUla|Add0~23_combout )))

	.dataa(\control|opcode [1]),
	.datab(gnd),
	.datac(\myUla|Mult0|auto_generated|mac_out2~DATAOUT5 ),
	.datad(\myUla|Add0~23_combout ),
	.cin(gnd),
	.combout(\myUla|Add0~25_combout ),
	.cout());
// synopsys translate_off
defparam \myUla|Add0~25 .lut_mask = 16'hF5A0;
defparam \myUla|Add0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N4
cycloneiii_lcell_comb \data_stack[5]~12 (
// Equation(s):
// \data_stack[5]~12_combout  = (\Equal0~0_combout  & (\data_stack[5]~11_combout )) # (!\Equal0~0_combout  & ((\myUla|Add0~25_combout )))

	.dataa(\Equal0~0_combout ),
	.datab(gnd),
	.datac(\data_stack[5]~11_combout ),
	.datad(\myUla|Add0~25_combout ),
	.cin(gnd),
	.combout(\data_stack[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \data_stack[5]~12 .lut_mask = 16'hF5A0;
defparam \data_stack[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N22
cycloneiii_lcell_comb \pilha|ram~22 (
// Equation(s):
// \pilha|ram~22_combout  = (\pilha|ram~17_combout  & (\pilha|ram_rtl_0_bypass [15])) # (!\pilha|ram~17_combout  & ((\pilha|ram_rtl_0|auto_generated|ram_block1a4 )))

	.dataa(gnd),
	.datab(\pilha|ram~17_combout ),
	.datac(\pilha|ram_rtl_0_bypass [15]),
	.datad(\pilha|ram_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\pilha|ram~22_combout ),
	.cout());
// synopsys translate_off
defparam \pilha|ram~22 .lut_mask = 16'hF3C0;
defparam \pilha|ram~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N22
cycloneiii_lcell_comb \data_stack[4]~9 (
// Equation(s):
// \data_stack[4]~9_combout  = (\control|data_stack_from[1]~2_combout  & (\data_stack[4]~0_combout  & (\mem|ram~9_combout ))) # (!\control|data_stack_from[1]~2_combout  & ((\variables|ram_rtl_0|auto_generated|ram_block1a4 ) # ((\data_stack[4]~0_combout  & 
// \mem|ram~9_combout ))))

	.dataa(\control|data_stack_from[1]~2_combout ),
	.datab(\data_stack[4]~0_combout ),
	.datac(\mem|ram~9_combout ),
	.datad(\variables|ram_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\data_stack[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \data_stack[4]~9 .lut_mask = 16'hD5C0;
defparam \data_stack[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N0
cycloneiii_lcell_comb \myUla|Add0~21 (
// Equation(s):
// \myUla|Add0~21_combout  = (\control|opcode [1] & ((\myUla|Mult0|auto_generated|mac_out2~DATAOUT4 ))) # (!\control|opcode [1] & (\myUla|Add0~19_combout ))

	.dataa(\control|opcode [1]),
	.datab(gnd),
	.datac(\myUla|Add0~19_combout ),
	.datad(\myUla|Mult0|auto_generated|mac_out2~DATAOUT4 ),
	.cin(gnd),
	.combout(\myUla|Add0~21_combout ),
	.cout());
// synopsys translate_off
defparam \myUla|Add0~21 .lut_mask = 16'hFA50;
defparam \myUla|Add0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N14
cycloneiii_lcell_comb \data_stack[4]~10 (
// Equation(s):
// \data_stack[4]~10_combout  = (\Equal0~0_combout  & (\data_stack[4]~9_combout )) # (!\Equal0~0_combout  & ((\myUla|Add0~21_combout )))

	.dataa(\Equal0~0_combout ),
	.datab(gnd),
	.datac(\data_stack[4]~9_combout ),
	.datad(\myUla|Add0~21_combout ),
	.cin(gnd),
	.combout(\data_stack[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \data_stack[4]~10 .lut_mask = 16'hF5A0;
defparam \data_stack[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N2
cycloneiii_lcell_comb \pilha|ram~21 (
// Equation(s):
// \pilha|ram~21_combout  = (\pilha|ram~17_combout  & (\pilha|ram_rtl_0_bypass [14])) # (!\pilha|ram~17_combout  & ((\pilha|ram_rtl_0|auto_generated|ram_block1a3 )))

	.dataa(gnd),
	.datab(\pilha|ram~17_combout ),
	.datac(\pilha|ram_rtl_0_bypass [14]),
	.datad(\pilha|ram_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\pilha|ram~21_combout ),
	.cout());
// synopsys translate_off
defparam \pilha|ram~21 .lut_mask = 16'hF3C0;
defparam \pilha|ram~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N28
cycloneiii_lcell_comb \myUla|Add0~17 (
// Equation(s):
// \myUla|Add0~17_combout  = (\control|opcode [1] & ((\myUla|Mult0|auto_generated|mac_out2~DATAOUT3 ))) # (!\control|opcode [1] & (\myUla|Add0~15_combout ))

	.dataa(\control|opcode [1]),
	.datab(gnd),
	.datac(\myUla|Add0~15_combout ),
	.datad(\myUla|Mult0|auto_generated|mac_out2~DATAOUT3 ),
	.cin(gnd),
	.combout(\myUla|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \myUla|Add0~17 .lut_mask = 16'hFA50;
defparam \myUla|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N24
cycloneiii_lcell_comb \data_stack[3]~8 (
// Equation(s):
// \data_stack[3]~8_combout  = (\Equal0~0_combout  & (\variables|ram_rtl_0|auto_generated|ram_block1a3  & (!\control|data_stack_from[1]~2_combout ))) # (!\Equal0~0_combout  & ((\myUla|Add0~17_combout ) # ((\variables|ram_rtl_0|auto_generated|ram_block1a3  & 
// !\control|data_stack_from[1]~2_combout ))))

	.dataa(\Equal0~0_combout ),
	.datab(\variables|ram_rtl_0|auto_generated|ram_block1a3 ),
	.datac(\control|data_stack_from[1]~2_combout ),
	.datad(\myUla|Add0~17_combout ),
	.cin(gnd),
	.combout(\data_stack[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \data_stack[3]~8 .lut_mask = 16'h5D0C;
defparam \data_stack[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N30
cycloneiii_lcell_comb \pilha|ram~20 (
// Equation(s):
// \pilha|ram~20_combout  = (\pilha|ram~17_combout  & (\pilha|ram_rtl_0_bypass [13])) # (!\pilha|ram~17_combout  & ((\pilha|ram_rtl_0|auto_generated|ram_block1a2 )))

	.dataa(gnd),
	.datab(\pilha|ram~17_combout ),
	.datac(\pilha|ram_rtl_0_bypass [13]),
	.datad(\pilha|ram_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\pilha|ram~20_combout ),
	.cout());
// synopsys translate_off
defparam \pilha|ram~20 .lut_mask = 16'hF3C0;
defparam \pilha|ram~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N8
cycloneiii_lcell_comb \data_stack[2]~6 (
// Equation(s):
// \data_stack[2]~6_combout  = (\control|data_stack_from[1]~0_combout  & ((\data_stack[1]~1_combout ) # ((\variables|ram_rtl_0|auto_generated|ram_block1a2 )))) # (!\control|data_stack_from[1]~0_combout  & (!\data_stack[1]~1_combout  & (\mem|ram~7_combout )))

	.dataa(\control|data_stack_from[1]~0_combout ),
	.datab(\data_stack[1]~1_combout ),
	.datac(\mem|ram~7_combout ),
	.datad(\variables|ram_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\data_stack[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \data_stack[2]~6 .lut_mask = 16'hBA98;
defparam \data_stack[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N18
cycloneiii_lcell_comb \myUla|Add0~13 (
// Equation(s):
// \myUla|Add0~13_combout  = (\control|opcode [1] & ((\myUla|Mult0|auto_generated|mac_out2~DATAOUT2 ))) # (!\control|opcode [1] & (\myUla|Add0~11_combout ))

	.dataa(\control|opcode [1]),
	.datab(\myUla|Add0~11_combout ),
	.datac(gnd),
	.datad(\myUla|Mult0|auto_generated|mac_out2~DATAOUT2 ),
	.cin(gnd),
	.combout(\myUla|Add0~13_combout ),
	.cout());
// synopsys translate_off
defparam \myUla|Add0~13 .lut_mask = 16'hEE44;
defparam \myUla|Add0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N24
cycloneiii_lcell_comb \data_stack[2]~7 (
// Equation(s):
// \data_stack[2]~7_combout  = (\data_stack[1]~1_combout  & ((\data_stack[2]~6_combout  & ((\myUla|Add0~13_combout ))) # (!\data_stack[2]~6_combout  & (\control|opcode [2])))) # (!\data_stack[1]~1_combout  & (((\data_stack[2]~6_combout ))))

	.dataa(\control|opcode [2]),
	.datab(\data_stack[1]~1_combout ),
	.datac(\data_stack[2]~6_combout ),
	.datad(\myUla|Add0~13_combout ),
	.cin(gnd),
	.combout(\data_stack[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \data_stack[2]~7 .lut_mask = 16'hF838;
defparam \data_stack[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N6
cycloneiii_lcell_comb \pilha|ram~19 (
// Equation(s):
// \pilha|ram~19_combout  = (\pilha|ram~17_combout  & (\pilha|ram_rtl_0_bypass [12])) # (!\pilha|ram~17_combout  & ((\pilha|ram_rtl_0|auto_generated|ram_block1a1 )))

	.dataa(gnd),
	.datab(\pilha|ram_rtl_0_bypass [12]),
	.datac(\pilha|ram~17_combout ),
	.datad(\pilha|ram_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\pilha|ram~19_combout ),
	.cout());
// synopsys translate_off
defparam \pilha|ram~19 .lut_mask = 16'hCFC0;
defparam \pilha|ram~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N24
cycloneiii_lcell_comb \control|data_stack_from[1]~0 (
// Equation(s):
// \control|data_stack_from[1]~0_combout  = (\control|state.escrevePilha~q  & ((\control|opcode [5]) # ((\control|opcode [7]) # (\control|opcode [6]))))

	.dataa(\control|opcode [5]),
	.datab(\control|opcode [7]),
	.datac(\control|state.escrevePilha~q ),
	.datad(\control|opcode [6]),
	.cin(gnd),
	.combout(\control|data_stack_from[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|data_stack_from[1]~0 .lut_mask = 16'hF0E0;
defparam \control|data_stack_from[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N30
cycloneiii_lcell_comb \data_stack[1]~4 (
// Equation(s):
// \data_stack[1]~4_combout  = (\data_stack[1]~1_combout  & ((\control|opcode [1]) # ((\control|data_stack_from[1]~0_combout )))) # (!\data_stack[1]~1_combout  & (((\mem|ram~5_combout  & !\control|data_stack_from[1]~0_combout ))))

	.dataa(\control|opcode [1]),
	.datab(\mem|ram~5_combout ),
	.datac(\data_stack[1]~1_combout ),
	.datad(\control|data_stack_from[1]~0_combout ),
	.cin(gnd),
	.combout(\data_stack[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \data_stack[1]~4 .lut_mask = 16'hF0AC;
defparam \data_stack[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N12
cycloneiii_lcell_comb \myUla|Add0~9 (
// Equation(s):
// \myUla|Add0~9_combout  = (\control|opcode [1] & (\myUla|Mult0|auto_generated|mac_out2~DATAOUT1 )) # (!\control|opcode [1] & ((\myUla|Add0~7_combout )))

	.dataa(\control|opcode [1]),
	.datab(gnd),
	.datac(\myUla|Mult0|auto_generated|mac_out2~DATAOUT1 ),
	.datad(\myUla|Add0~7_combout ),
	.cin(gnd),
	.combout(\myUla|Add0~9_combout ),
	.cout());
// synopsys translate_off
defparam \myUla|Add0~9 .lut_mask = 16'hF5A0;
defparam \myUla|Add0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N10
cycloneiii_lcell_comb \data_stack[1]~5 (
// Equation(s):
// \data_stack[1]~5_combout  = (\control|data_stack_from[1]~0_combout  & ((\data_stack[1]~4_combout  & ((\myUla|Add0~9_combout ))) # (!\data_stack[1]~4_combout  & (\variables|ram_rtl_0|auto_generated|ram_block1a1 )))) # 
// (!\control|data_stack_from[1]~0_combout  & (((\data_stack[1]~4_combout ))))

	.dataa(\control|data_stack_from[1]~0_combout ),
	.datab(\variables|ram_rtl_0|auto_generated|ram_block1a1 ),
	.datac(\data_stack[1]~4_combout ),
	.datad(\myUla|Add0~9_combout ),
	.cin(gnd),
	.combout(\data_stack[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \data_stack[1]~5 .lut_mask = 16'hF858;
defparam \data_stack[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N16
cycloneiii_lcell_comb \pilha|ram~18 (
// Equation(s):
// \pilha|ram~18_combout  = (\pilha|ram~17_combout  & (\pilha|ram_rtl_0_bypass [11])) # (!\pilha|ram~17_combout  & ((\pilha|ram_rtl_0|auto_generated|ram_block1a0~portbdataout )))

	.dataa(gnd),
	.datab(\pilha|ram~17_combout ),
	.datac(\pilha|ram_rtl_0_bypass [11]),
	.datad(\pilha|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\pilha|ram~18_combout ),
	.cout());
// synopsys translate_off
defparam \pilha|ram~18 .lut_mask = 16'hF3C0;
defparam \pilha|ram~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y21_N19
dffeas \myUla|opA[0]~_Duplicate_1 (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pilha|ram~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control|state.leOP1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myUla|opA[0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myUla|opA[0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \myUla|opA[0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N22
cycloneiii_lcell_comb \myUla|Add0~5 (
// Equation(s):
// \myUla|Add0~5_combout  = (\control|opcode [1] & ((\myUla|Mult0|auto_generated|mac_out2~dataout ))) # (!\control|opcode [1] & (\myUla|Add0~3_combout ))

	.dataa(\control|opcode [1]),
	.datab(gnd),
	.datac(\myUla|Add0~3_combout ),
	.datad(\myUla|Mult0|auto_generated|mac_out2~dataout ),
	.cin(gnd),
	.combout(\myUla|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \myUla|Add0~5 .lut_mask = 16'hFA50;
defparam \myUla|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N28
cycloneiii_lcell_comb \data_stack[0]~2 (
// Equation(s):
// \data_stack[0]~2_combout  = (\control|data_stack_from[1]~0_combout  & ((\data_stack[1]~1_combout ) # ((\variables|ram_rtl_0|auto_generated|ram_block1a0~portadataout )))) # (!\control|data_stack_from[1]~0_combout  & (!\data_stack[1]~1_combout  & 
// (\mem|ram~3_combout )))

	.dataa(\control|data_stack_from[1]~0_combout ),
	.datab(\data_stack[1]~1_combout ),
	.datac(\mem|ram~3_combout ),
	.datad(\variables|ram_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\data_stack[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \data_stack[0]~2 .lut_mask = 16'hBA98;
defparam \data_stack[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N16
cycloneiii_lcell_comb \data_stack[0]~3 (
// Equation(s):
// \data_stack[0]~3_combout  = (\data_stack[1]~1_combout  & ((\data_stack[0]~2_combout  & ((\myUla|Add0~5_combout ))) # (!\data_stack[0]~2_combout  & (\control|opcode [0])))) # (!\data_stack[1]~1_combout  & (((\data_stack[0]~2_combout ))))

	.dataa(\control|opcode [0]),
	.datab(\data_stack[1]~1_combout ),
	.datac(\myUla|Add0~5_combout ),
	.datad(\data_stack[0]~2_combout ),
	.cin(gnd),
	.combout(\data_stack[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \data_stack[0]~3 .lut_mask = 16'hF388;
defparam \data_stack[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N30
cycloneiii_lcell_comb \pilha|ram~25 (
// Equation(s):
// \pilha|ram~25_combout  = (\pilha|ram~17_combout  & (\pilha|ram_rtl_0_bypass [18])) # (!\pilha|ram~17_combout  & ((\pilha|ram_rtl_0|auto_generated|ram_block1a7 )))

	.dataa(\pilha|ram_rtl_0_bypass [18]),
	.datab(\pilha|ram~17_combout ),
	.datac(gnd),
	.datad(\pilha|ram_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\pilha|ram~25_combout ),
	.cout());
// synopsys translate_off
defparam \pilha|ram~25 .lut_mask = 16'hBB88;
defparam \pilha|ram~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y21_N25
dffeas \myUla|opB[7] (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pilha|ram~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myUla|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myUla|opB [7]),
	.prn(vcc));
// synopsys translate_off
defparam \myUla|opB[7] .is_wysiwyg = "true";
defparam \myUla|opB[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y21_N13
dffeas \myUla|opA[6]~_Duplicate_1 (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pilha|ram~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control|state.leOP1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myUla|opA[6]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myUla|opA[6]~_Duplicate_1 .is_wysiwyg = "true";
defparam \myUla|opA[6]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y21_N1
dffeas \myUla|opA[5]~_Duplicate_1 (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pilha|ram~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control|state.leOP1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myUla|opA[5]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myUla|opA[5]~_Duplicate_1 .is_wysiwyg = "true";
defparam \myUla|opA[5]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N0
cycloneiii_lcell_comb \myUla|LessThan1~1 (
// Equation(s):
// \myUla|LessThan1~1_cout  = CARRY((!\myUla|opA[0]~_Duplicate_1_q  & \myUla|opB [0]))

	.dataa(\myUla|opA[0]~_Duplicate_1_q ),
	.datab(\myUla|opB [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\myUla|LessThan1~1_cout ));
// synopsys translate_off
defparam \myUla|LessThan1~1 .lut_mask = 16'h0044;
defparam \myUla|LessThan1~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N2
cycloneiii_lcell_comb \myUla|LessThan1~3 (
// Equation(s):
// \myUla|LessThan1~3_cout  = CARRY((\myUla|opA[1]~_Duplicate_1_q  & ((!\myUla|LessThan1~1_cout ) # (!\myUla|opB [1]))) # (!\myUla|opA[1]~_Duplicate_1_q  & (!\myUla|opB [1] & !\myUla|LessThan1~1_cout )))

	.dataa(\myUla|opA[1]~_Duplicate_1_q ),
	.datab(\myUla|opB [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\myUla|LessThan1~1_cout ),
	.combout(),
	.cout(\myUla|LessThan1~3_cout ));
// synopsys translate_off
defparam \myUla|LessThan1~3 .lut_mask = 16'h002B;
defparam \myUla|LessThan1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N4
cycloneiii_lcell_comb \myUla|LessThan1~5 (
// Equation(s):
// \myUla|LessThan1~5_cout  = CARRY((\myUla|opA[2]~_Duplicate_1_q  & (\myUla|opB [2] & !\myUla|LessThan1~3_cout )) # (!\myUla|opA[2]~_Duplicate_1_q  & ((\myUla|opB [2]) # (!\myUla|LessThan1~3_cout ))))

	.dataa(\myUla|opA[2]~_Duplicate_1_q ),
	.datab(\myUla|opB [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\myUla|LessThan1~3_cout ),
	.combout(),
	.cout(\myUla|LessThan1~5_cout ));
// synopsys translate_off
defparam \myUla|LessThan1~5 .lut_mask = 16'h004D;
defparam \myUla|LessThan1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N6
cycloneiii_lcell_comb \myUla|LessThan1~7 (
// Equation(s):
// \myUla|LessThan1~7_cout  = CARRY((\myUla|opB [3] & (\myUla|opA[3]~_Duplicate_1_q  & !\myUla|LessThan1~5_cout )) # (!\myUla|opB [3] & ((\myUla|opA[3]~_Duplicate_1_q ) # (!\myUla|LessThan1~5_cout ))))

	.dataa(\myUla|opB [3]),
	.datab(\myUla|opA[3]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myUla|LessThan1~5_cout ),
	.combout(),
	.cout(\myUla|LessThan1~7_cout ));
// synopsys translate_off
defparam \myUla|LessThan1~7 .lut_mask = 16'h004D;
defparam \myUla|LessThan1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N8
cycloneiii_lcell_comb \myUla|LessThan1~9 (
// Equation(s):
// \myUla|LessThan1~9_cout  = CARRY((\myUla|opA[4]~_Duplicate_1_q  & (\myUla|opB [4] & !\myUla|LessThan1~7_cout )) # (!\myUla|opA[4]~_Duplicate_1_q  & ((\myUla|opB [4]) # (!\myUla|LessThan1~7_cout ))))

	.dataa(\myUla|opA[4]~_Duplicate_1_q ),
	.datab(\myUla|opB [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\myUla|LessThan1~7_cout ),
	.combout(),
	.cout(\myUla|LessThan1~9_cout ));
// synopsys translate_off
defparam \myUla|LessThan1~9 .lut_mask = 16'h004D;
defparam \myUla|LessThan1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N10
cycloneiii_lcell_comb \myUla|LessThan1~11 (
// Equation(s):
// \myUla|LessThan1~11_cout  = CARRY((\myUla|opB [5] & (\myUla|opA[5]~_Duplicate_1_q  & !\myUla|LessThan1~9_cout )) # (!\myUla|opB [5] & ((\myUla|opA[5]~_Duplicate_1_q ) # (!\myUla|LessThan1~9_cout ))))

	.dataa(\myUla|opB [5]),
	.datab(\myUla|opA[5]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myUla|LessThan1~9_cout ),
	.combout(),
	.cout(\myUla|LessThan1~11_cout ));
// synopsys translate_off
defparam \myUla|LessThan1~11 .lut_mask = 16'h004D;
defparam \myUla|LessThan1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N12
cycloneiii_lcell_comb \myUla|LessThan1~13 (
// Equation(s):
// \myUla|LessThan1~13_cout  = CARRY((\myUla|opB [6] & ((!\myUla|LessThan1~11_cout ) # (!\myUla|opA[6]~_Duplicate_1_q ))) # (!\myUla|opB [6] & (!\myUla|opA[6]~_Duplicate_1_q  & !\myUla|LessThan1~11_cout )))

	.dataa(\myUla|opB [6]),
	.datab(\myUla|opA[6]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myUla|LessThan1~11_cout ),
	.combout(),
	.cout(\myUla|LessThan1~13_cout ));
// synopsys translate_off
defparam \myUla|LessThan1~13 .lut_mask = 16'h002B;
defparam \myUla|LessThan1~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N14
cycloneiii_lcell_comb \myUla|LessThan1~14 (
// Equation(s):
// \myUla|LessThan1~14_combout  = (\myUla|opB [7] & ((\myUla|LessThan1~13_cout ) # (!\myUla|opA[7]~_Duplicate_1_q ))) # (!\myUla|opB [7] & (\myUla|LessThan1~13_cout  & !\myUla|opA[7]~_Duplicate_1_q ))

	.dataa(gnd),
	.datab(\myUla|opB [7]),
	.datac(gnd),
	.datad(\myUla|opA[7]~_Duplicate_1_q ),
	.cin(\myUla|LessThan1~13_cout ),
	.combout(\myUla|LessThan1~14_combout ),
	.cout());
// synopsys translate_off
defparam \myUla|LessThan1~14 .lut_mask = 16'hC0FC;
defparam \myUla|LessThan1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N8
cycloneiii_lcell_comb \myUla|LessThan0~1 (
// Equation(s):
// \myUla|LessThan0~1_cout  = CARRY((\myUla|opA[0]~_Duplicate_1_q  & !\myUla|opB [0]))

	.dataa(\myUla|opA[0]~_Duplicate_1_q ),
	.datab(\myUla|opB [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\myUla|LessThan0~1_cout ));
// synopsys translate_off
defparam \myUla|LessThan0~1 .lut_mask = 16'h0022;
defparam \myUla|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N10
cycloneiii_lcell_comb \myUla|LessThan0~3 (
// Equation(s):
// \myUla|LessThan0~3_cout  = CARRY((\myUla|opA[1]~_Duplicate_1_q  & (\myUla|opB [1] & !\myUla|LessThan0~1_cout )) # (!\myUla|opA[1]~_Duplicate_1_q  & ((\myUla|opB [1]) # (!\myUla|LessThan0~1_cout ))))

	.dataa(\myUla|opA[1]~_Duplicate_1_q ),
	.datab(\myUla|opB [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\myUla|LessThan0~1_cout ),
	.combout(),
	.cout(\myUla|LessThan0~3_cout ));
// synopsys translate_off
defparam \myUla|LessThan0~3 .lut_mask = 16'h004D;
defparam \myUla|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N12
cycloneiii_lcell_comb \myUla|LessThan0~5 (
// Equation(s):
// \myUla|LessThan0~5_cout  = CARRY((\myUla|opB [2] & (\myUla|opA[2]~_Duplicate_1_q  & !\myUla|LessThan0~3_cout )) # (!\myUla|opB [2] & ((\myUla|opA[2]~_Duplicate_1_q ) # (!\myUla|LessThan0~3_cout ))))

	.dataa(\myUla|opB [2]),
	.datab(\myUla|opA[2]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myUla|LessThan0~3_cout ),
	.combout(),
	.cout(\myUla|LessThan0~5_cout ));
// synopsys translate_off
defparam \myUla|LessThan0~5 .lut_mask = 16'h004D;
defparam \myUla|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N14
cycloneiii_lcell_comb \myUla|LessThan0~7 (
// Equation(s):
// \myUla|LessThan0~7_cout  = CARRY((\myUla|opB [3] & ((!\myUla|LessThan0~5_cout ) # (!\myUla|opA[3]~_Duplicate_1_q ))) # (!\myUla|opB [3] & (!\myUla|opA[3]~_Duplicate_1_q  & !\myUla|LessThan0~5_cout )))

	.dataa(\myUla|opB [3]),
	.datab(\myUla|opA[3]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myUla|LessThan0~5_cout ),
	.combout(),
	.cout(\myUla|LessThan0~7_cout ));
// synopsys translate_off
defparam \myUla|LessThan0~7 .lut_mask = 16'h002B;
defparam \myUla|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N16
cycloneiii_lcell_comb \myUla|LessThan0~9 (
// Equation(s):
// \myUla|LessThan0~9_cout  = CARRY((\myUla|opA[4]~_Duplicate_1_q  & ((!\myUla|LessThan0~7_cout ) # (!\myUla|opB [4]))) # (!\myUla|opA[4]~_Duplicate_1_q  & (!\myUla|opB [4] & !\myUla|LessThan0~7_cout )))

	.dataa(\myUla|opA[4]~_Duplicate_1_q ),
	.datab(\myUla|opB [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\myUla|LessThan0~7_cout ),
	.combout(),
	.cout(\myUla|LessThan0~9_cout ));
// synopsys translate_off
defparam \myUla|LessThan0~9 .lut_mask = 16'h002B;
defparam \myUla|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N18
cycloneiii_lcell_comb \myUla|LessThan0~11 (
// Equation(s):
// \myUla|LessThan0~11_cout  = CARRY((\myUla|opA[5]~_Duplicate_1_q  & (\myUla|opB [5] & !\myUla|LessThan0~9_cout )) # (!\myUla|opA[5]~_Duplicate_1_q  & ((\myUla|opB [5]) # (!\myUla|LessThan0~9_cout ))))

	.dataa(\myUla|opA[5]~_Duplicate_1_q ),
	.datab(\myUla|opB [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\myUla|LessThan0~9_cout ),
	.combout(),
	.cout(\myUla|LessThan0~11_cout ));
// synopsys translate_off
defparam \myUla|LessThan0~11 .lut_mask = 16'h004D;
defparam \myUla|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N20
cycloneiii_lcell_comb \myUla|LessThan0~13 (
// Equation(s):
// \myUla|LessThan0~13_cout  = CARRY((\myUla|opB [6] & (\myUla|opA[6]~_Duplicate_1_q  & !\myUla|LessThan0~11_cout )) # (!\myUla|opB [6] & ((\myUla|opA[6]~_Duplicate_1_q ) # (!\myUla|LessThan0~11_cout ))))

	.dataa(\myUla|opB [6]),
	.datab(\myUla|opA[6]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myUla|LessThan0~11_cout ),
	.combout(),
	.cout(\myUla|LessThan0~13_cout ));
// synopsys translate_off
defparam \myUla|LessThan0~13 .lut_mask = 16'h004D;
defparam \myUla|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N22
cycloneiii_lcell_comb \myUla|LessThan0~14 (
// Equation(s):
// \myUla|LessThan0~14_combout  = (\myUla|opB [7] & (\myUla|LessThan0~13_cout  & \myUla|opA[7]~_Duplicate_1_q )) # (!\myUla|opB [7] & ((\myUla|LessThan0~13_cout ) # (\myUla|opA[7]~_Duplicate_1_q )))

	.dataa(gnd),
	.datab(\myUla|opB [7]),
	.datac(gnd),
	.datad(\myUla|opA[7]~_Duplicate_1_q ),
	.cin(\myUla|LessThan0~13_cout ),
	.combout(\myUla|LessThan0~14_combout ),
	.cout());
// synopsys translate_off
defparam \myUla|LessThan0~14 .lut_mask = 16'hF330;
defparam \myUla|LessThan0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N2
cycloneiii_lcell_comb \control|cont_salto~3 (
// Equation(s):
// \control|cont_salto~3_combout  = (\control|opcode [1] & ((\myUla|LessThan0~14_combout ))) # (!\control|opcode [1] & (\myUla|LessThan1~14_combout ))

	.dataa(\control|opcode [1]),
	.datab(\myUla|LessThan1~14_combout ),
	.datac(gnd),
	.datad(\myUla|LessThan0~14_combout ),
	.cin(gnd),
	.combout(\control|cont_salto~3_combout ),
	.cout());
// synopsys translate_off
defparam \control|cont_salto~3 .lut_mask = 16'hEE44;
defparam \control|cont_salto~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N26
cycloneiii_lcell_comb \control|cont_salto~4 (
// Equation(s):
// \control|cont_salto~4_combout  = (\control|cont_salto~2_combout  & ((\control|cont_salto~3_combout ))) # (!\control|cont_salto~2_combout  & (\control|cont_salto~q ))

	.dataa(\control|cont_salto~q ),
	.datab(\control|cont_salto~2_combout ),
	.datac(gnd),
	.datad(\control|cont_salto~3_combout ),
	.cin(gnd),
	.combout(\control|cont_salto~4_combout ),
	.cout());
// synopsys translate_off
defparam \control|cont_salto~4 .lut_mask = 16'hEE22;
defparam \control|cont_salto~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N24
cycloneiii_lcell_comb \myUla|Equal2~3 (
// Equation(s):
// \myUla|Equal2~3_combout  = (\myUla|opB [6] & (\myUla|opA[6]~_Duplicate_1_q  & (\myUla|opB [7] $ (!\myUla|opA[7]~_Duplicate_1_q )))) # (!\myUla|opB [6] & (!\myUla|opA[6]~_Duplicate_1_q  & (\myUla|opB [7] $ (!\myUla|opA[7]~_Duplicate_1_q ))))

	.dataa(\myUla|opB [6]),
	.datab(\myUla|opA[6]~_Duplicate_1_q ),
	.datac(\myUla|opB [7]),
	.datad(\myUla|opA[7]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\myUla|Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \myUla|Equal2~3 .lut_mask = 16'h9009;
defparam \myUla|Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y21_N7
dffeas \myUla|opA[1]~_Duplicate_1 (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(\pilha|ram~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|state.leOP1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myUla|opA[1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myUla|opA[1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \myUla|opA[1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N4
cycloneiii_lcell_comb \myUla|Equal2~0 (
// Equation(s):
// \myUla|Equal2~0_combout  = (\myUla|opA[0]~_Duplicate_1_q  & (\myUla|opB [0] & (\myUla|opB [1] $ (!\myUla|opA[1]~_Duplicate_1_q )))) # (!\myUla|opA[0]~_Duplicate_1_q  & (!\myUla|opB [0] & (\myUla|opB [1] $ (!\myUla|opA[1]~_Duplicate_1_q ))))

	.dataa(\myUla|opA[0]~_Duplicate_1_q ),
	.datab(\myUla|opB [0]),
	.datac(\myUla|opB [1]),
	.datad(\myUla|opA[1]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\myUla|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \myUla|Equal2~0 .lut_mask = 16'h9009;
defparam \myUla|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N28
cycloneiii_lcell_comb \myUla|Equal2~2 (
// Equation(s):
// \myUla|Equal2~2_combout  = (\myUla|opA[4]~_Duplicate_1_q  & (\myUla|opB [4] & (\myUla|opB [5] $ (!\myUla|opA[5]~_Duplicate_1_q )))) # (!\myUla|opA[4]~_Duplicate_1_q  & (!\myUla|opB [4] & (\myUla|opB [5] $ (!\myUla|opA[5]~_Duplicate_1_q ))))

	.dataa(\myUla|opA[4]~_Duplicate_1_q ),
	.datab(\myUla|opB [4]),
	.datac(\myUla|opB [5]),
	.datad(\myUla|opA[5]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\myUla|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \myUla|Equal2~2 .lut_mask = 16'h9009;
defparam \myUla|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N26
cycloneiii_lcell_comb \myUla|Equal2~4 (
// Equation(s):
// \myUla|Equal2~4_combout  = (\myUla|Equal2~1_combout  & (\myUla|Equal2~3_combout  & (\myUla|Equal2~0_combout  & \myUla|Equal2~2_combout )))

	.dataa(\myUla|Equal2~1_combout ),
	.datab(\myUla|Equal2~3_combout ),
	.datac(\myUla|Equal2~0_combout ),
	.datad(\myUla|Equal2~2_combout ),
	.cin(gnd),
	.combout(\myUla|Equal2~4_combout ),
	.cout());
// synopsys translate_off
defparam \myUla|Equal2~4 .lut_mask = 16'h8000;
defparam \myUla|Equal2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N30
cycloneiii_lcell_comb \control|cont_salto~5 (
// Equation(s):
// \control|cont_salto~5_combout  = (\control|cont_salto~1_combout  & ((\control|cont_salto~2_combout  & ((\control|cont_salto~4_combout ) # (\myUla|Equal2~4_combout ))) # (!\control|cont_salto~2_combout  & ((!\myUla|Equal2~4_combout ))))) # 
// (!\control|cont_salto~1_combout  & (((\control|cont_salto~4_combout ))))

	.dataa(\control|cont_salto~1_combout ),
	.datab(\control|cont_salto~2_combout ),
	.datac(\control|cont_salto~4_combout ),
	.datad(\myUla|Equal2~4_combout ),
	.cin(gnd),
	.combout(\control|cont_salto~5_combout ),
	.cout());
// synopsys translate_off
defparam \control|cont_salto~5 .lut_mask = 16'hD8F2;
defparam \control|cont_salto~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y23_N31
dffeas \control|cont_salto (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(\control|cont_salto~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|cont_salto~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|cont_salto .is_wysiwyg = "true";
defparam \control|cont_salto .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N0
cycloneiii_lcell_comb \control|Equal2~0 (
// Equation(s):
// \control|Equal2~0_combout  = (\control|opcode [6] & \control|opcode [7])

	.dataa(\control|opcode [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(\control|opcode [7]),
	.cin(gnd),
	.combout(\control|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|Equal2~0 .lut_mask = 16'hAA00;
defparam \control|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N10
cycloneiii_lcell_comb \control|state~53 (
// Equation(s):
// \control|state~53_combout  = (\control|cont_operandos [1] & (((!\control|cont_salto~q  & !\control|Equal2~0_combout )))) # (!\control|cont_operandos [1] & (\control|cont_operandos [0] & ((\control|Equal2~0_combout ) # (!\control|cont_salto~q ))))

	.dataa(\control|cont_operandos [0]),
	.datab(\control|cont_operandos [1]),
	.datac(\control|cont_salto~q ),
	.datad(\control|Equal2~0_combout ),
	.cin(gnd),
	.combout(\control|state~53_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~53 .lut_mask = 16'h220E;
defparam \control|state~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N12
cycloneiii_lcell_comb \control|state~54 (
// Equation(s):
// \control|state~54_combout  = (!\control|Equal16~0_combout  & (\control|state~53_combout  & (\control|state.incremento_adicional~q  & \control|state.resetPC~12_combout )))

	.dataa(\control|Equal16~0_combout ),
	.datab(\control|state~53_combout ),
	.datac(\control|state.incremento_adicional~q ),
	.datad(\control|state.resetPC~12_combout ),
	.cin(gnd),
	.combout(\control|state~54_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~54 .lut_mask = 16'h4000;
defparam \control|state~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y22_N13
dffeas \control|state.leBranch2 (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(\control|state~54_combout ),
	.asdata(vcc),
	.clrn(!\rst_externo~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|state.leBranch2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|state.leBranch2 .is_wysiwyg = "true";
defparam \control|state.leBranch2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N2
cycloneiii_lcell_comb \calc_branch|branch2[0]~0 (
// Equation(s):
// \calc_branch|branch2[0]~0_combout  = (\control|state.leBranch3~q ) # ((\control|state.leBranch2~q ) # (\control|state.leBranch4~q ))

	.dataa(\control|state.leBranch3~q ),
	.datab(\control|state.leBranch2~q ),
	.datac(gnd),
	.datad(\control|state.leBranch4~q ),
	.cin(gnd),
	.combout(\calc_branch|branch2[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \calc_branch|branch2[0]~0 .lut_mask = 16'hFFEE;
defparam \calc_branch|branch2[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y21_N5
dffeas \calc_branch|branch2[2] (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(\calc_branch|branch2[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\calc_branch|branch2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\calc_branch|branch2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \calc_branch|branch2[2] .is_wysiwyg = "true";
defparam \calc_branch|branch2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N2
cycloneiii_lcell_comb \calc_branch|outAddr[2]~2 (
// Equation(s):
// \calc_branch|outAddr[2]~2_combout  = (\calc_branch|branch2 [2] & (!\control|state.leBranch4~q  & !\control|state.leBranch3~q ))

	.dataa(gnd),
	.datab(\calc_branch|branch2 [2]),
	.datac(\control|state.leBranch4~q ),
	.datad(\control|state.leBranch3~q ),
	.cin(gnd),
	.combout(\calc_branch|outAddr[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \calc_branch|outAddr[2]~2 .lut_mask = 16'h000C;
defparam \calc_branch|outAddr[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y23_N11
dffeas \program_counter|pc[2] (
	.clk(\control|increment_pc~clkctrl_outclk ),
	.d(\program_counter|pc[2]~16_combout ),
	.asdata(\calc_branch|outAddr[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\control|jump~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|pc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|pc[2] .is_wysiwyg = "true";
defparam \program_counter|pc[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y23_N17
dffeas \mem|addr_reg[2] (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\program_counter|pc [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem|addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mem|addr_reg[2] .is_wysiwyg = "true";
defparam \mem|addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N24
cycloneiii_lcell_comb \mem|ram~14 (
// Equation(s):
// \mem|ram~14_combout  = (\mem|addr_reg [1] & (!\mem|addr_reg [2] & (\mem|ram~6_combout  & \mem|addr_reg [3])))

	.dataa(\mem|addr_reg [1]),
	.datab(\mem|addr_reg [2]),
	.datac(\mem|ram~6_combout ),
	.datad(\mem|addr_reg [3]),
	.cin(gnd),
	.combout(\mem|ram~14_combout ),
	.cout());
// synopsys translate_off
defparam \mem|ram~14 .lut_mask = 16'h2000;
defparam \mem|ram~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y23_N25
dffeas \control|opcode[7] (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(\mem|ram~14_combout ),
	.asdata(vcc),
	.clrn(!\rst_externo~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|state.leInstrucao~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|opcode [7]),
	.prn(vcc));
// synopsys translate_off
defparam \control|opcode[7] .is_wysiwyg = "true";
defparam \control|opcode[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N8
cycloneiii_lcell_comb \control|state~43 (
// Equation(s):
// \control|state~43_combout  = ((\control|opcode [4]) # (\control|opcode [6] $ (!\control|opcode [7]))) # (!\control|opcode [5])

	.dataa(\control|opcode [6]),
	.datab(\control|opcode [5]),
	.datac(\control|opcode [4]),
	.datad(\control|opcode [7]),
	.cin(gnd),
	.combout(\control|state~43_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~43 .lut_mask = 16'hFBF7;
defparam \control|state~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N20
cycloneiii_lcell_comb \control|cont_operandos[1]~4 (
// Equation(s):
// \control|cont_operandos[1]~4_combout  = (!\rst_externo~input_o  & ((\control|state.lePilha~q  & (!\control|state~43_combout )) # (!\control|state.lePilha~q  & ((\control|state.incremento_adicional~q )))))

	.dataa(\rst_externo~input_o ),
	.datab(\control|state~43_combout ),
	.datac(\control|state.lePilha~q ),
	.datad(\control|state.incremento_adicional~q ),
	.cin(gnd),
	.combout(\control|cont_operandos[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \control|cont_operandos[1]~4 .lut_mask = 16'h1510;
defparam \control|cont_operandos[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N16
cycloneiii_lcell_comb \control|cont_operandos[1]~5 (
// Equation(s):
// \control|cont_operandos[1]~5_combout  = (\control|cont_operandos[1]~4_combout  & (\control|cont_operandos[1]~3_combout  & (\control|cont_operandos[1]~2_combout ))) # (!\control|cont_operandos[1]~4_combout  & (((\control|cont_operandos [1]))))

	.dataa(\control|cont_operandos[1]~3_combout ),
	.datab(\control|cont_operandos[1]~2_combout ),
	.datac(\control|cont_operandos [1]),
	.datad(\control|cont_operandos[1]~4_combout ),
	.cin(gnd),
	.combout(\control|cont_operandos[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \control|cont_operandos[1]~5 .lut_mask = 16'h88F0;
defparam \control|cont_operandos[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y22_N17
dffeas \control|cont_operandos[1] (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(\control|cont_operandos[1]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|cont_operandos [1]),
	.prn(vcc));
// synopsys translate_off
defparam \control|cont_operandos[1] .is_wysiwyg = "true";
defparam \control|cont_operandos[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N18
cycloneiii_lcell_comb \control|Equal5~0 (
// Equation(s):
// \control|Equal5~0_combout  = (\control|cont_operandos [0]) # (\control|cont_operandos [1])

	.dataa(\control|cont_operandos [0]),
	.datab(gnd),
	.datac(\control|cont_operandos [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\control|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|Equal5~0 .lut_mask = 16'hFAFA;
defparam \control|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N12
cycloneiii_lcell_comb \control|state~58 (
// Equation(s):
// \control|state~58_combout  = (!\control|Equal5~0_combout  & (((\control|opcode [6] & \control|opcode [7])) # (!\control|cont_salto~q )))

	.dataa(\control|opcode [6]),
	.datab(\control|Equal5~0_combout ),
	.datac(\control|cont_salto~q ),
	.datad(\control|opcode [7]),
	.cin(gnd),
	.combout(\control|state~58_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~58 .lut_mask = 16'h2303;
defparam \control|state~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N18
cycloneiii_lcell_comb \control|state~52 (
// Equation(s):
// \control|state~52_combout  = (!\control|Equal16~0_combout  & (\control|state~58_combout  & (\control|state.incremento_adicional~q  & \control|state.resetPC~12_combout )))

	.dataa(\control|Equal16~0_combout ),
	.datab(\control|state~58_combout ),
	.datac(\control|state.incremento_adicional~q ),
	.datad(\control|state.resetPC~12_combout ),
	.cin(gnd),
	.combout(\control|state~52_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~52 .lut_mask = 16'h4000;
defparam \control|state~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y22_N19
dffeas \control|state.leBranch1 (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(\control|state~52_combout ),
	.asdata(vcc),
	.clrn(!\rst_externo~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|state.leBranch1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|state.leBranch1 .is_wysiwyg = "true";
defparam \control|state.leBranch1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N26
cycloneiii_lcell_comb \control|state.resetPC~2 (
// Equation(s):
// \control|state.resetPC~2_combout  = (!\control|state.atualizaPC~q  & (!\control|state.leBranch1~q  & (!\control|state.leBranch2~q  & !\control|state.verificaComparacao~q )))

	.dataa(\control|state.atualizaPC~q ),
	.datab(\control|state.leBranch1~q ),
	.datac(\control|state.leBranch2~q ),
	.datad(\control|state.verificaComparacao~q ),
	.cin(gnd),
	.combout(\control|state.resetPC~2_combout ),
	.cout());
// synopsys translate_off
defparam \control|state.resetPC~2 .lut_mask = 16'h0001;
defparam \control|state.resetPC~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N22
cycloneiii_lcell_comb \control|state.resetPC~10 (
// Equation(s):
// \control|state.resetPC~10_combout  = (\control|state.leOP1~q  & (!\control|state.leInstrucao~q  & (!\control|state.leOP2~q  & !\control|state.decodifica~q ))) # (!\control|state.leOP1~q  & ((\control|state.leInstrucao~q  & (!\control|state.leOP2~q  & 
// !\control|state.decodifica~q )) # (!\control|state.leInstrucao~q  & (\control|state.leOP2~q  $ (\control|state.decodifica~q )))))

	.dataa(\control|state.leOP1~q ),
	.datab(\control|state.leInstrucao~q ),
	.datac(\control|state.leOP2~q ),
	.datad(\control|state.decodifica~q ),
	.cin(gnd),
	.combout(\control|state.resetPC~10_combout ),
	.cout());
// synopsys translate_off
defparam \control|state.resetPC~10 .lut_mask = 16'h0116;
defparam \control|state.resetPC~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N2
cycloneiii_lcell_comb \control|state.resetPC~11 (
// Equation(s):
// \control|state.resetPC~11_combout  = (\control|state.resetPC~9_combout  & ((\control|state.resetPC~3_combout ) # ((\control|state.resetPC~2_combout  & \control|state.resetPC~10_combout )))) # (!\control|state.resetPC~9_combout  & 
// (\control|state.resetPC~2_combout  & ((\control|state.resetPC~10_combout ))))

	.dataa(\control|state.resetPC~9_combout ),
	.datab(\control|state.resetPC~2_combout ),
	.datac(\control|state.resetPC~3_combout ),
	.datad(\control|state.resetPC~10_combout ),
	.cin(gnd),
	.combout(\control|state.resetPC~11_combout ),
	.cout());
// synopsys translate_off
defparam \control|state.resetPC~11 .lut_mask = 16'hECA0;
defparam \control|state.resetPC~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N18
cycloneiii_lcell_comb \control|state.resetPC~12 (
// Equation(s):
// \control|state.resetPC~12_combout  = (\control|state.resetPC~8_combout ) # ((!\control|state.incremento_adicional~q  & (\control|state.resetPC~11_combout  & \control|state.incremento_adicional~0_combout )))

	.dataa(\control|state.incremento_adicional~q ),
	.datab(\control|state.resetPC~11_combout ),
	.datac(\control|state.incremento_adicional~0_combout ),
	.datad(\control|state.resetPC~8_combout ),
	.cin(gnd),
	.combout(\control|state.resetPC~12_combout ),
	.cout());
// synopsys translate_off
defparam \control|state.resetPC~12 .lut_mask = 16'hFF40;
defparam \control|state.resetPC~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N19
dffeas \control|state.resetPC (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(\control|state.resetPC~12_combout ),
	.asdata(vcc),
	.clrn(!\rst_externo~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|state.resetPC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|state.resetPC .is_wysiwyg = "true";
defparam \control|state.resetPC .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N4
cycloneiii_lcell_comb \control|state~36 (
// Equation(s):
// \control|state~36_combout  = (\control|state.resetPC~12_combout  & ((\control|state.atualizaPC~q ) # (!\control|state.resetPC~q )))

	.dataa(\control|state.resetPC~12_combout ),
	.datab(\control|state.atualizaPC~q ),
	.datac(\control|state.resetPC~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\control|state~36_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~36 .lut_mask = 16'h8A8A;
defparam \control|state~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N5
dffeas \control|state.leInstrucao (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(\control|state~36_combout ),
	.asdata(vcc),
	.clrn(!\rst_externo~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|state.leInstrucao~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|state.leInstrucao .is_wysiwyg = "true";
defparam \control|state.leInstrucao .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y23_N15
dffeas \control|opcode[4] (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem|ram~9_combout ),
	.clrn(!\rst_externo~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control|state.leInstrucao~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|opcode [4]),
	.prn(vcc));
// synopsys translate_off
defparam \control|opcode[4] .is_wysiwyg = "true";
defparam \control|opcode[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N6
cycloneiii_lcell_comb \control|jump~0 (
// Equation(s):
// \control|jump~0_combout  = (\control|state.atualizaPC~q  & !\control|opcode [6])

	.dataa(gnd),
	.datab(\control|state.atualizaPC~q ),
	.datac(gnd),
	.datad(\control|opcode [6]),
	.cin(gnd),
	.combout(\control|jump~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|jump~0 .lut_mask = 16'h00CC;
defparam \control|jump~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N30
cycloneiii_lcell_comb \control|jump~1 (
// Equation(s):
// \control|jump~1_combout  = (\control|opcode [7] & (\control|opcode [5] & (!\control|opcode [4] & \control|jump~0_combout )))

	.dataa(\control|opcode [7]),
	.datab(\control|opcode [5]),
	.datac(\control|opcode [4]),
	.datad(\control|jump~0_combout ),
	.cin(gnd),
	.combout(\control|jump~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|jump~1 .lut_mask = 16'h0800;
defparam \control|jump~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y23_N13
dffeas \program_counter|pc[3] (
	.clk(\control|increment_pc~clkctrl_outclk ),
	.d(\program_counter|pc[3]~18_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\control|jump~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|pc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|pc[3] .is_wysiwyg = "true";
defparam \program_counter|pc[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y23_N27
dffeas \mem|addr_reg[3] (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\program_counter|pc [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem|addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mem|addr_reg[3] .is_wysiwyg = "true";
defparam \mem|addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N20
cycloneiii_lcell_comb \mem|ram~0 (
// Equation(s):
// \mem|ram~0_combout  = (\mem|addr_reg [3] & (!\mem|addr_reg [2] & (!\mem|addr_reg [1] & \mem|addr_reg [0]))) # (!\mem|addr_reg [3] & (((\mem|addr_reg [1] & !\mem|addr_reg [0]))))

	.dataa(\mem|addr_reg [2]),
	.datab(\mem|addr_reg [3]),
	.datac(\mem|addr_reg [1]),
	.datad(\mem|addr_reg [0]),
	.cin(gnd),
	.combout(\mem|ram~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem|ram~0 .lut_mask = 16'h0430;
defparam \mem|ram~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N22
cycloneiii_lcell_comb \mem|ram~3 (
// Equation(s):
// \mem|ram~3_combout  = (\mem|ram~2_combout  & (\mem|ram~0_combout  & \mem|ram~1_combout ))

	.dataa(\mem|ram~2_combout ),
	.datab(\mem|ram~0_combout ),
	.datac(gnd),
	.datad(\mem|ram~1_combout ),
	.cin(gnd),
	.combout(\mem|ram~3_combout ),
	.cout());
// synopsys translate_off
defparam \mem|ram~3 .lut_mask = 16'h8800;
defparam \mem|ram~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y23_N3
dffeas \calc_branch|branch2[0] (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem|ram~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\calc_branch|branch2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\calc_branch|branch2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \calc_branch|branch2[0] .is_wysiwyg = "true";
defparam \calc_branch|branch2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N6
cycloneiii_lcell_comb \calc_branch|outAddr[6]~5 (
// Equation(s):
// \calc_branch|outAddr[6]~5_combout  = (\control|state.leBranch3~q  & (((\calc_branch|branch2 [0])))) # (!\control|state.leBranch3~q  & ((\control|state.leBranch4~q  & ((\calc_branch|branch2 [0]))) # (!\control|state.leBranch4~q  & (\calc_branch|branch1 
// [2]))))

	.dataa(\calc_branch|branch1 [2]),
	.datab(\calc_branch|branch2 [0]),
	.datac(\control|state.leBranch3~q ),
	.datad(\control|state.leBranch4~q ),
	.cin(gnd),
	.combout(\calc_branch|outAddr[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \calc_branch|outAddr[6]~5 .lut_mask = 16'hCCCA;
defparam \calc_branch|outAddr[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y23_N19
dffeas \program_counter|pc[6] (
	.clk(\control|increment_pc~clkctrl_outclk ),
	.d(\program_counter|pc[6]~24_combout ),
	.asdata(\calc_branch|outAddr[6]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\control|jump~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|pc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|pc[6] .is_wysiwyg = "true";
defparam \program_counter|pc[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N20
cycloneiii_lcell_comb \program_counter|pc[7]~26 (
// Equation(s):
// \program_counter|pc[7]~26_combout  = (\program_counter|pc [7] & (!\program_counter|pc[6]~25 )) # (!\program_counter|pc [7] & ((\program_counter|pc[6]~25 ) # (GND)))
// \program_counter|pc[7]~27  = CARRY((!\program_counter|pc[6]~25 ) # (!\program_counter|pc [7]))

	.dataa(gnd),
	.datab(\program_counter|pc [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\program_counter|pc[6]~25 ),
	.combout(\program_counter|pc[7]~26_combout ),
	.cout(\program_counter|pc[7]~27 ));
// synopsys translate_off
defparam \program_counter|pc[7]~26 .lut_mask = 16'h3C3F;
defparam \program_counter|pc[7]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y23_N21
dffeas \program_counter|pc[7] (
	.clk(\control|increment_pc~clkctrl_outclk ),
	.d(\program_counter|pc[7]~26_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\control|jump~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|pc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|pc[7] .is_wysiwyg = "true";
defparam \program_counter|pc[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N22
cycloneiii_lcell_comb \program_counter|pc[8]~28 (
// Equation(s):
// \program_counter|pc[8]~28_combout  = (\program_counter|pc [8] & (\program_counter|pc[7]~27  $ (GND))) # (!\program_counter|pc [8] & (!\program_counter|pc[7]~27  & VCC))
// \program_counter|pc[8]~29  = CARRY((\program_counter|pc [8] & !\program_counter|pc[7]~27 ))

	.dataa(\program_counter|pc [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\program_counter|pc[7]~27 ),
	.combout(\program_counter|pc[8]~28_combout ),
	.cout(\program_counter|pc[8]~29 ));
// synopsys translate_off
defparam \program_counter|pc[8]~28 .lut_mask = 16'hA50A;
defparam \program_counter|pc[8]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N24
cycloneiii_lcell_comb \program_counter|pc[9]~30 (
// Equation(s):
// \program_counter|pc[9]~30_combout  = (\program_counter|pc [9] & (!\program_counter|pc[8]~29 )) # (!\program_counter|pc [9] & ((\program_counter|pc[8]~29 ) # (GND)))
// \program_counter|pc[9]~31  = CARRY((!\program_counter|pc[8]~29 ) # (!\program_counter|pc [9]))

	.dataa(gnd),
	.datab(\program_counter|pc [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\program_counter|pc[8]~29 ),
	.combout(\program_counter|pc[9]~30_combout ),
	.cout(\program_counter|pc[9]~31 ));
// synopsys translate_off
defparam \program_counter|pc[9]~30 .lut_mask = 16'h3C3F;
defparam \program_counter|pc[9]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y23_N29
dffeas \calc_branch|branch1[0] (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem|ram~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control|state.leBranch1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\calc_branch|branch1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \calc_branch|branch1[0] .is_wysiwyg = "true";
defparam \calc_branch|branch1[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y23_N17
dffeas \calc_branch|branch1[5] (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem|ram~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control|state.leBranch1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\calc_branch|branch1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \calc_branch|branch1[5] .is_wysiwyg = "true";
defparam \calc_branch|branch1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N16
cycloneiii_lcell_comb \calc_branch|outAddr[9]~8 (
// Equation(s):
// \calc_branch|outAddr[9]~8_combout  = (\control|state.leBranch4~q  & (\calc_branch|branch1 [0])) # (!\control|state.leBranch4~q  & ((\control|state.leBranch3~q  & (\calc_branch|branch1 [0])) # (!\control|state.leBranch3~q  & ((\calc_branch|branch1 [5])))))

	.dataa(\control|state.leBranch4~q ),
	.datab(\calc_branch|branch1 [0]),
	.datac(\calc_branch|branch1 [5]),
	.datad(\control|state.leBranch3~q ),
	.cin(gnd),
	.combout(\calc_branch|outAddr[9]~8_combout ),
	.cout());
// synopsys translate_off
defparam \calc_branch|outAddr[9]~8 .lut_mask = 16'hCCD8;
defparam \calc_branch|outAddr[9]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y23_N25
dffeas \program_counter|pc[9] (
	.clk(\control|increment_pc~clkctrl_outclk ),
	.d(\program_counter|pc[9]~30_combout ),
	.asdata(\calc_branch|outAddr[9]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\control|jump~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|pc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|pc[9] .is_wysiwyg = "true";
defparam \program_counter|pc[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y23_N3
dffeas \mem|addr_reg[9] (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\program_counter|pc [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem|addr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \mem|addr_reg[9] .is_wysiwyg = "true";
defparam \mem|addr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y21_N3
dffeas \calc_branch|branch1[4] (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem|ram~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control|state.leBranch1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\calc_branch|branch1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \calc_branch|branch1[4] .is_wysiwyg = "true";
defparam \calc_branch|branch1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N2
cycloneiii_lcell_comb \calc_branch|outAddr[8]~7 (
// Equation(s):
// \calc_branch|outAddr[8]~7_combout  = (\control|state.leBranch3~q  & (\calc_branch|branch2 [2])) # (!\control|state.leBranch3~q  & ((\control|state.leBranch4~q  & (\calc_branch|branch2 [2])) # (!\control|state.leBranch4~q  & ((\calc_branch|branch1 [4])))))

	.dataa(\calc_branch|branch2 [2]),
	.datab(\control|state.leBranch3~q ),
	.datac(\calc_branch|branch1 [4]),
	.datad(\control|state.leBranch4~q ),
	.cin(gnd),
	.combout(\calc_branch|outAddr[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \calc_branch|outAddr[8]~7 .lut_mask = 16'hAAB8;
defparam \calc_branch|outAddr[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y23_N23
dffeas \program_counter|pc[8] (
	.clk(\control|increment_pc~clkctrl_outclk ),
	.d(\program_counter|pc[8]~28_combout ),
	.asdata(\calc_branch|outAddr[8]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\control|jump~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|pc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|pc[8] .is_wysiwyg = "true";
defparam \program_counter|pc[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y23_N1
dffeas \mem|addr_reg[8] (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\program_counter|pc [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem|addr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \mem|addr_reg[8] .is_wysiwyg = "true";
defparam \mem|addr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N26
cycloneiii_lcell_comb \program_counter|pc[10]~32 (
// Equation(s):
// \program_counter|pc[10]~32_combout  = (\program_counter|pc [10] & (\program_counter|pc[9]~31  $ (GND))) # (!\program_counter|pc [10] & (!\program_counter|pc[9]~31  & VCC))
// \program_counter|pc[10]~33  = CARRY((\program_counter|pc [10] & !\program_counter|pc[9]~31 ))

	.dataa(\program_counter|pc [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\program_counter|pc[9]~31 ),
	.combout(\program_counter|pc[10]~32_combout ),
	.cout(\program_counter|pc[10]~33 ));
// synopsys translate_off
defparam \program_counter|pc[10]~32 .lut_mask = 16'hA50A;
defparam \program_counter|pc[10]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N28
cycloneiii_lcell_comb \program_counter|pc[11]~34 (
// Equation(s):
// \program_counter|pc[11]~34_combout  = \program_counter|pc[10]~33  $ (\program_counter|pc [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\program_counter|pc [11]),
	.cin(\program_counter|pc[10]~33 ),
	.combout(\program_counter|pc[11]~34_combout ),
	.cout());
// synopsys translate_off
defparam \program_counter|pc[11]~34 .lut_mask = 16'h0FF0;
defparam \program_counter|pc[11]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y23_N23
dffeas \calc_branch|branch1[2] (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem|ram~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control|state.leBranch1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\calc_branch|branch1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \calc_branch|branch1[2] .is_wysiwyg = "true";
defparam \calc_branch|branch1[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y23_N1
dffeas \calc_branch|branch1[7] (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem|ram~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control|state.leBranch1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\calc_branch|branch1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \calc_branch|branch1[7] .is_wysiwyg = "true";
defparam \calc_branch|branch1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N0
cycloneiii_lcell_comb \calc_branch|outAddr[11]~10 (
// Equation(s):
// \calc_branch|outAddr[11]~10_combout  = (\control|state.leBranch4~q  & (\calc_branch|branch1 [2])) # (!\control|state.leBranch4~q  & ((\control|state.leBranch3~q  & (\calc_branch|branch1 [2])) # (!\control|state.leBranch3~q  & ((\calc_branch|branch1 
// [7])))))

	.dataa(\control|state.leBranch4~q ),
	.datab(\calc_branch|branch1 [2]),
	.datac(\calc_branch|branch1 [7]),
	.datad(\control|state.leBranch3~q ),
	.cin(gnd),
	.combout(\calc_branch|outAddr[11]~10_combout ),
	.cout());
// synopsys translate_off
defparam \calc_branch|outAddr[11]~10 .lut_mask = 16'hCCD8;
defparam \calc_branch|outAddr[11]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y23_N29
dffeas \program_counter|pc[11] (
	.clk(\control|increment_pc~clkctrl_outclk ),
	.d(\program_counter|pc[11]~34_combout ),
	.asdata(\calc_branch|outAddr[11]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\control|jump~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|pc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|pc[11] .is_wysiwyg = "true";
defparam \program_counter|pc[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y23_N5
dffeas \mem|addr_reg[11] (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\program_counter|pc [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem|addr_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \mem|addr_reg[11] .is_wysiwyg = "true";
defparam \mem|addr_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N0
cycloneiii_lcell_comb \mem|ram~2 (
// Equation(s):
// \mem|ram~2_combout  = (!\mem|addr_reg [10] & (!\mem|addr_reg [9] & (!\mem|addr_reg [8] & !\mem|addr_reg [11])))

	.dataa(\mem|addr_reg [10]),
	.datab(\mem|addr_reg [9]),
	.datac(\mem|addr_reg [8]),
	.datad(\mem|addr_reg [11]),
	.cin(gnd),
	.combout(\mem|ram~2_combout ),
	.cout());
// synopsys translate_off
defparam \mem|ram~2 .lut_mask = 16'h0001;
defparam \mem|ram~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N18
cycloneiii_lcell_comb \mem|ram~5 (
// Equation(s):
// \mem|ram~5_combout  = (\mem|ram~4_combout  & (\mem|ram~2_combout  & \mem|ram~1_combout ))

	.dataa(\mem|ram~4_combout ),
	.datab(\mem|ram~2_combout ),
	.datac(gnd),
	.datad(\mem|ram~1_combout ),
	.cin(gnd),
	.combout(\mem|ram~5_combout ),
	.cout());
// synopsys translate_off
defparam \mem|ram~5 .lut_mask = 16'h8800;
defparam \mem|ram~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y23_N11
dffeas \calc_branch|branch2[1] (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem|ram~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\calc_branch|branch2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\calc_branch|branch2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \calc_branch|branch2[1] .is_wysiwyg = "true";
defparam \calc_branch|branch2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N10
cycloneiii_lcell_comb \calc_branch|outAddr[1]~1 (
// Equation(s):
// \calc_branch|outAddr[1]~1_combout  = (!\control|state.leBranch3~q  & (\calc_branch|branch2 [1] & !\control|state.leBranch4~q ))

	.dataa(\control|state.leBranch3~q ),
	.datab(gnd),
	.datac(\calc_branch|branch2 [1]),
	.datad(\control|state.leBranch4~q ),
	.cin(gnd),
	.combout(\calc_branch|outAddr[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \calc_branch|outAddr[1]~1 .lut_mask = 16'h0050;
defparam \calc_branch|outAddr[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y23_N9
dffeas \program_counter|pc[1] (
	.clk(\control|increment_pc~clkctrl_outclk ),
	.d(\program_counter|pc[1]~14_combout ),
	.asdata(\calc_branch|outAddr[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\control|jump~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|pc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|pc[1] .is_wysiwyg = "true";
defparam \program_counter|pc[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N14
cycloneiii_lcell_comb \program_counter|pc[4]~20 (
// Equation(s):
// \program_counter|pc[4]~20_combout  = (\program_counter|pc [4] & (\program_counter|pc[3]~19  $ (GND))) # (!\program_counter|pc [4] & (!\program_counter|pc[3]~19  & VCC))
// \program_counter|pc[4]~21  = CARRY((\program_counter|pc [4] & !\program_counter|pc[3]~19 ))

	.dataa(gnd),
	.datab(\program_counter|pc [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\program_counter|pc[3]~19 ),
	.combout(\program_counter|pc[4]~20_combout ),
	.cout(\program_counter|pc[4]~21 ));
// synopsys translate_off
defparam \program_counter|pc[4]~20 .lut_mask = 16'hC30C;
defparam \program_counter|pc[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N18
cycloneiii_lcell_comb \calc_branch|outAddr[4]~3 (
// Equation(s):
// \calc_branch|outAddr[4]~3_combout  = (\calc_branch|branch1 [0] & (!\control|state.leBranch3~q  & !\control|state.leBranch4~q ))

	.dataa(\calc_branch|branch1 [0]),
	.datab(gnd),
	.datac(\control|state.leBranch3~q ),
	.datad(\control|state.leBranch4~q ),
	.cin(gnd),
	.combout(\calc_branch|outAddr[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \calc_branch|outAddr[4]~3 .lut_mask = 16'h000A;
defparam \calc_branch|outAddr[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y23_N15
dffeas \program_counter|pc[4] (
	.clk(\control|increment_pc~clkctrl_outclk ),
	.d(\program_counter|pc[4]~20_combout ),
	.asdata(\calc_branch|outAddr[4]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\control|jump~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|pc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|pc[4] .is_wysiwyg = "true";
defparam \program_counter|pc[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y23_N25
dffeas \calc_branch|branch1[1] (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem|ram~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control|state.leBranch1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\calc_branch|branch1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \calc_branch|branch1[1] .is_wysiwyg = "true";
defparam \calc_branch|branch1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N12
cycloneiii_lcell_comb \calc_branch|outAddr[5]~4 (
// Equation(s):
// \calc_branch|outAddr[5]~4_combout  = (\calc_branch|branch1 [1] & (!\control|state.leBranch3~q  & !\control|state.leBranch4~q ))

	.dataa(gnd),
	.datab(\calc_branch|branch1 [1]),
	.datac(\control|state.leBranch3~q ),
	.datad(\control|state.leBranch4~q ),
	.cin(gnd),
	.combout(\calc_branch|outAddr[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \calc_branch|outAddr[5]~4 .lut_mask = 16'h000C;
defparam \calc_branch|outAddr[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y23_N17
dffeas \program_counter|pc[5] (
	.clk(\control|increment_pc~clkctrl_outclk ),
	.d(\program_counter|pc[5]~22_combout ),
	.asdata(\calc_branch|outAddr[5]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\control|jump~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|pc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|pc[5] .is_wysiwyg = "true";
defparam \program_counter|pc[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N4
cycloneiii_lcell_comb \mem|addr_reg[5]~feeder (
// Equation(s):
// \mem|addr_reg[5]~feeder_combout  = \program_counter|pc [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\program_counter|pc [5]),
	.cin(gnd),
	.combout(\mem|addr_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem|addr_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \mem|addr_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y23_N5
dffeas \mem|addr_reg[5] (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(\mem|addr_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem|addr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mem|addr_reg[5] .is_wysiwyg = "true";
defparam \mem|addr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y23_N29
dffeas \mem|addr_reg[4] (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\program_counter|pc [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem|addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mem|addr_reg[4] .is_wysiwyg = "true";
defparam \mem|addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y23_N19
dffeas \mem|addr_reg[7] (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\program_counter|pc [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem|addr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mem|addr_reg[7] .is_wysiwyg = "true";
defparam \mem|addr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N28
cycloneiii_lcell_comb \mem|ram~1 (
// Equation(s):
// \mem|ram~1_combout  = (!\mem|addr_reg [6] & (!\mem|addr_reg [5] & (!\mem|addr_reg [4] & !\mem|addr_reg [7])))

	.dataa(\mem|addr_reg [6]),
	.datab(\mem|addr_reg [5]),
	.datac(\mem|addr_reg [4]),
	.datad(\mem|addr_reg [7]),
	.cin(gnd),
	.combout(\mem|ram~1_combout ),
	.cout());
// synopsys translate_off
defparam \mem|ram~1 .lut_mask = 16'h0001;
defparam \mem|ram~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N20
cycloneiii_lcell_comb \mem|ram~11 (
// Equation(s):
// \mem|ram~11_combout  = (\mem|ram~10_combout  & (\mem|ram~1_combout  & \mem|ram~2_combout ))

	.dataa(\mem|ram~10_combout ),
	.datab(\mem|ram~1_combout ),
	.datac(gnd),
	.datad(\mem|ram~2_combout ),
	.cin(gnd),
	.combout(\mem|ram~11_combout ),
	.cout());
// synopsys translate_off
defparam \mem|ram~11 .lut_mask = 16'h8800;
defparam \mem|ram~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y22_N1
dffeas \control|opcode[5] (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem|ram~11_combout ),
	.clrn(!\rst_externo~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control|state.leInstrucao~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|opcode [5]),
	.prn(vcc));
// synopsys translate_off
defparam \control|opcode[5] .is_wysiwyg = "true";
defparam \control|opcode[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N28
cycloneiii_lcell_comb \control|Equal13~0 (
// Equation(s):
// \control|Equal13~0_combout  = (!\control|opcode [6] & (\control|opcode [5] & (!\control|opcode [4] & \control|opcode [7])))

	.dataa(\control|opcode [6]),
	.datab(\control|opcode [5]),
	.datac(\control|opcode [4]),
	.datad(\control|opcode [7]),
	.cin(gnd),
	.combout(\control|Equal13~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|Equal13~0 .lut_mask = 16'h0400;
defparam \control|Equal13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N16
cycloneiii_lcell_comb \control|state~32 (
// Equation(s):
// \control|state~32_combout  = (\control|state.escrevePilha~q ) # ((\control|state.leBranch4~q ) # (\control|state.escreveMemoria~q ))

	.dataa(\control|state.escrevePilha~q ),
	.datab(gnd),
	.datac(\control|state.leBranch4~q ),
	.datad(\control|state.escreveMemoria~q ),
	.cin(gnd),
	.combout(\control|state~32_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~32 .lut_mask = 16'hFFFA;
defparam \control|state~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N2
cycloneiii_lcell_comb \control|state~34 (
// Equation(s):
// \control|state~34_combout  = (\control|state~32_combout ) # ((\control|state~33_combout  & (\control|Equal5~0_combout  & \control|state.incremento_adicional~q )))

	.dataa(\control|state~33_combout ),
	.datab(\control|Equal5~0_combout ),
	.datac(\control|state~32_combout ),
	.datad(\control|state.incremento_adicional~q ),
	.cin(gnd),
	.combout(\control|state~34_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~34 .lut_mask = 16'hF8F0;
defparam \control|state~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N8
cycloneiii_lcell_comb \control|state~35 (
// Equation(s):
// \control|state~35_combout  = (\control|state.resetPC~12_combout  & ((\control|state~34_combout ) # ((\control|Equal13~0_combout  & \control|state.leBranch2~q ))))

	.dataa(\control|state.resetPC~12_combout ),
	.datab(\control|Equal13~0_combout ),
	.datac(\control|state.leBranch2~q ),
	.datad(\control|state~34_combout ),
	.cin(gnd),
	.combout(\control|state~35_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~35 .lut_mask = 16'hAA80;
defparam \control|state~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N9
dffeas \control|state.atualizaPC (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(\control|state~35_combout ),
	.asdata(vcc),
	.clrn(!\rst_externo~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|state.atualizaPC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|state.atualizaPC .is_wysiwyg = "true";
defparam \control|state.atualizaPC .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N6
cycloneiii_lcell_comb \control|increment_pc (
// Equation(s):
// \control|increment_pc~combout  = LCELL((\control|state.atualizaPC~q ) # (\control|state.incremento_adicional~q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(\control|state.atualizaPC~q ),
	.datad(\control|state.incremento_adicional~q ),
	.cin(gnd),
	.combout(\control|increment_pc~combout ),
	.cout());
// synopsys translate_off
defparam \control|increment_pc .lut_mask = 16'hFFF0;
defparam \control|increment_pc .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G6
cycloneiii_clkctrl \control|increment_pc~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\control|increment_pc~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\control|increment_pc~clkctrl_outclk ));
// synopsys translate_off
defparam \control|increment_pc~clkctrl .clock_type = "global clock";
defparam \control|increment_pc~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N4
cycloneiii_lcell_comb \calc_branch|outAddr[0]~0 (
// Equation(s):
// \calc_branch|outAddr[0]~0_combout  = (\calc_branch|branch2 [0] & (!\control|state.leBranch3~q  & !\control|state.leBranch4~q ))

	.dataa(gnd),
	.datab(\calc_branch|branch2 [0]),
	.datac(\control|state.leBranch3~q ),
	.datad(\control|state.leBranch4~q ),
	.cin(gnd),
	.combout(\calc_branch|outAddr[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \calc_branch|outAddr[0]~0 .lut_mask = 16'h000C;
defparam \calc_branch|outAddr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y23_N7
dffeas \program_counter|pc[0] (
	.clk(\control|increment_pc~clkctrl_outclk ),
	.d(\program_counter|pc[0]~12_combout ),
	.asdata(\calc_branch|outAddr[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\control|jump~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|pc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|pc[0] .is_wysiwyg = "true";
defparam \program_counter|pc[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y23_N27
dffeas \calc_branch|branch1[6] (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem|ram~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control|state.leBranch1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\calc_branch|branch1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \calc_branch|branch1[6] .is_wysiwyg = "true";
defparam \calc_branch|branch1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N26
cycloneiii_lcell_comb \calc_branch|outAddr[10]~9 (
// Equation(s):
// \calc_branch|outAddr[10]~9_combout  = (\control|state.leBranch4~q  & (\calc_branch|branch1 [1])) # (!\control|state.leBranch4~q  & ((\control|state.leBranch3~q  & (\calc_branch|branch1 [1])) # (!\control|state.leBranch3~q  & ((\calc_branch|branch1 
// [6])))))

	.dataa(\control|state.leBranch4~q ),
	.datab(\calc_branch|branch1 [1]),
	.datac(\calc_branch|branch1 [6]),
	.datad(\control|state.leBranch3~q ),
	.cin(gnd),
	.combout(\calc_branch|outAddr[10]~9_combout ),
	.cout());
// synopsys translate_off
defparam \calc_branch|outAddr[10]~9 .lut_mask = 16'hCCD8;
defparam \calc_branch|outAddr[10]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y23_N27
dffeas \program_counter|pc[10] (
	.clk(\control|increment_pc~clkctrl_outclk ),
	.d(\program_counter|pc[10]~32_combout ),
	.asdata(\calc_branch|outAddr[10]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\control|jump~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|pc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|pc[10] .is_wysiwyg = "true";
defparam \program_counter|pc[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N26
cycloneiii_lcell_comb \myUla|Add0~32 (
// Equation(s):
// \myUla|Add0~32_combout  = (\control|opcode [1] & ((\myUla|Mult0|auto_generated|mac_out2~DATAOUT6 ))) # (!\control|opcode [1] & (\myUla|Add0~27_combout ))

	.dataa(gnd),
	.datab(\control|opcode [1]),
	.datac(\myUla|Add0~27_combout ),
	.datad(\myUla|Mult0|auto_generated|mac_out2~DATAOUT6 ),
	.cin(gnd),
	.combout(\myUla|Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \myUla|Add0~32 .lut_mask = 16'hFC30;
defparam \myUla|Add0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N26
cycloneiii_lcell_comb \myUla|Add0~33 (
// Equation(s):
// \myUla|Add0~33_combout  = (\control|opcode [1] & (\myUla|Mult0|auto_generated|mac_out2~DATAOUT7 )) # (!\control|opcode [1] & ((\myUla|Add0~30_combout )))

	.dataa(\control|opcode [1]),
	.datab(gnd),
	.datac(\myUla|Mult0|auto_generated|mac_out2~DATAOUT7 ),
	.datad(\myUla|Add0~30_combout ),
	.cin(gnd),
	.combout(\myUla|Add0~33_combout ),
	.cout());
// synopsys translate_off
defparam \myUla|Add0~33 .lut_mask = 16'hF5A0;
defparam \myUla|Add0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y21_N23
dffeas \myUla|opA[4]~_Duplicate_1 (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(\pilha|ram~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|state.leOP1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myUla|opA[4]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myUla|opA[4]~_Duplicate_1 .is_wysiwyg = "true";
defparam \myUla|opA[4]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N26
cycloneiii_lcell_comb \calc_branch|outAddr[7]~6 (
// Equation(s):
// \calc_branch|outAddr[7]~6_combout  = (\calc_branch|branch2 [1] & ((\control|state.leBranch4~q ) # (\control|state.leBranch3~q )))

	.dataa(\calc_branch|branch2 [1]),
	.datab(gnd),
	.datac(\control|state.leBranch4~q ),
	.datad(\control|state.leBranch3~q ),
	.cin(gnd),
	.combout(\calc_branch|outAddr[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \calc_branch|outAddr[7]~6 .lut_mask = 16'hAAA0;
defparam \calc_branch|outAddr[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

assign pc_counter[0] = \pc_counter[0]~output_o ;

assign pc_counter[1] = \pc_counter[1]~output_o ;

assign pc_counter[2] = \pc_counter[2]~output_o ;

assign pc_counter[3] = \pc_counter[3]~output_o ;

assign pc_counter[4] = \pc_counter[4]~output_o ;

assign pc_counter[5] = \pc_counter[5]~output_o ;

assign pc_counter[6] = \pc_counter[6]~output_o ;

assign pc_counter[7] = \pc_counter[7]~output_o ;

assign pc_counter[8] = \pc_counter[8]~output_o ;

assign pc_counter[9] = \pc_counter[9]~output_o ;

assign pc_counter[10] = \pc_counter[10]~output_o ;

assign pc_counter[11] = \pc_counter[11]~output_o ;

assign data_out[0] = \data_out[0]~output_o ;

assign data_out[1] = \data_out[1]~output_o ;

assign data_out[2] = \data_out[2]~output_o ;

assign data_out[3] = \data_out[3]~output_o ;

assign data_out[4] = \data_out[4]~output_o ;

assign data_out[5] = \data_out[5]~output_o ;

assign data_out[6] = \data_out[6]~output_o ;

assign data_out[7] = \data_out[7]~output_o ;

assign stack_in[0] = \stack_in[0]~output_o ;

assign stack_in[1] = \stack_in[1]~output_o ;

assign stack_in[2] = \stack_in[2]~output_o ;

assign stack_in[3] = \stack_in[3]~output_o ;

assign stack_in[4] = \stack_in[4]~output_o ;

assign stack_in[5] = \stack_in[5]~output_o ;

assign stack_in[6] = \stack_in[6]~output_o ;

assign stack_in[7] = \stack_in[7]~output_o ;

assign stack_out[0] = \stack_out[0]~output_o ;

assign stack_out[1] = \stack_out[1]~output_o ;

assign stack_out[2] = \stack_out[2]~output_o ;

assign stack_out[3] = \stack_out[3]~output_o ;

assign stack_out[4] = \stack_out[4]~output_o ;

assign stack_out[5] = \stack_out[5]~output_o ;

assign stack_out[6] = \stack_out[6]~output_o ;

assign stack_out[7] = \stack_out[7]~output_o ;

assign ula_out[0] = \ula_out[0]~output_o ;

assign ula_out[1] = \ula_out[1]~output_o ;

assign ula_out[2] = \ula_out[2]~output_o ;

assign ula_out[3] = \ula_out[3]~output_o ;

assign ula_out[4] = \ula_out[4]~output_o ;

assign ula_out[5] = \ula_out[5]~output_o ;

assign ula_out[6] = \ula_out[6]~output_o ;

assign ula_out[7] = \ula_out[7]~output_o ;

assign a[0] = \a[0]~output_o ;

assign a[1] = \a[1]~output_o ;

assign a[2] = \a[2]~output_o ;

assign a[3] = \a[3]~output_o ;

assign a[4] = \a[4]~output_o ;

assign a[5] = \a[5]~output_o ;

assign a[6] = \a[6]~output_o ;

assign a[7] = \a[7]~output_o ;

assign b[0] = \b[0]~output_o ;

assign b[1] = \b[1]~output_o ;

assign b[2] = \b[2]~output_o ;

assign b[3] = \b[3]~output_o ;

assign b[4] = \b[4]~output_o ;

assign b[5] = \b[5]~output_o ;

assign b[6] = \b[6]~output_o ;

assign b[7] = \b[7]~output_o ;

assign out_addr[0] = \out_addr[0]~output_o ;

assign out_addr[1] = \out_addr[1]~output_o ;

assign out_addr[2] = \out_addr[2]~output_o ;

assign out_addr[3] = \out_addr[3]~output_o ;

assign out_addr[4] = \out_addr[4]~output_o ;

assign out_addr[5] = \out_addr[5]~output_o ;

assign out_addr[6] = \out_addr[6]~output_o ;

assign out_addr[7] = \out_addr[7]~output_o ;

assign out_addr[8] = \out_addr[8]~output_o ;

assign out_addr[9] = \out_addr[9]~output_o ;

assign out_addr[10] = \out_addr[10]~output_o ;

assign out_addr[11] = \out_addr[11]~output_o ;

assign igual = \igual~output_o ;

assign maior = \maior~output_o ;

assign menor = \menor~output_o ;

endmodule
