<profile>

<section name = "Vitis HLS Report for 'compute_tile_Loop_ITRowcomp_proc_Pipeline_Conv2_ReLU'" level="0">
<item name = "Date">Tue Oct 21 03:22:17 2025
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">srcnn_hls</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 3.908 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">7, 7, 70.000 ns, 70.000 ns, 7, 7, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Conv2_ReLU">5, 5, 3, 1, 1, 4, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 663, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 36, -</column>
<column name="Register">-, -, 271, -, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="fcmp_32ns_32ns_1_2_no_dsp_1_U410">fcmp_32ns_32ns_1_2_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="fcmp_32ns_32ns_1_2_no_dsp_1_U411">fcmp_32ns_32ns_1_2_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="fcmp_32ns_32ns_1_2_no_dsp_1_U412">fcmp_32ns_32ns_1_2_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="fcmp_32ns_32ns_1_2_no_dsp_1_U413">fcmp_32ns_32ns_1_2_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="fcmp_32ns_32ns_1_2_no_dsp_1_U414">fcmp_32ns_32ns_1_2_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="fcmp_32ns_32ns_1_2_no_dsp_1_U415">fcmp_32ns_32ns_1_2_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="fcmp_32ns_32ns_1_2_no_dsp_1_U416">fcmp_32ns_32ns_1_2_no_dsp_1, 0, 0, 0, 0, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln192_fu_376_p2">+, 0, 0, 13, 6, 4</column>
<column name="and_ln196_1_fu_471_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln196_2_fu_520_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln196_3_fu_569_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln196_4_fu_618_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln196_5_fu_667_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln196_6_fu_716_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln196_7_fu_765_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln196_fu_422_p2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln196_10_fu_649_p2">icmp, 0, 0, 15, 8, 2</column>
<column name="icmp_ln196_11_fu_655_p2">icmp, 0, 0, 30, 23, 1</column>
<column name="icmp_ln196_12_fu_698_p2">icmp, 0, 0, 15, 8, 2</column>
<column name="icmp_ln196_13_fu_704_p2">icmp, 0, 0, 30, 23, 1</column>
<column name="icmp_ln196_14_fu_747_p2">icmp, 0, 0, 15, 8, 2</column>
<column name="icmp_ln196_15_fu_753_p2">icmp, 0, 0, 30, 23, 1</column>
<column name="icmp_ln196_1_fu_410_p2">icmp, 0, 0, 30, 23, 1</column>
<column name="icmp_ln196_2_fu_453_p2">icmp, 0, 0, 15, 8, 2</column>
<column name="icmp_ln196_3_fu_459_p2">icmp, 0, 0, 30, 23, 1</column>
<column name="icmp_ln196_4_fu_502_p2">icmp, 0, 0, 15, 8, 2</column>
<column name="icmp_ln196_5_fu_508_p2">icmp, 0, 0, 30, 23, 1</column>
<column name="icmp_ln196_6_fu_551_p2">icmp, 0, 0, 15, 8, 2</column>
<column name="icmp_ln196_7_fu_557_p2">icmp, 0, 0, 30, 23, 1</column>
<column name="icmp_ln196_8_fu_600_p2">icmp, 0, 0, 15, 8, 2</column>
<column name="icmp_ln196_9_fu_606_p2">icmp, 0, 0, 30, 23, 1</column>
<column name="icmp_ln196_fu_404_p2">icmp, 0, 0, 15, 8, 2</column>
<column name="or_ln196_1_fu_465_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln196_2_fu_514_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln196_3_fu_563_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln196_4_fu_612_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln196_5_fu_661_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln196_6_fu_710_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln196_7_fu_759_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln196_fu_416_p2">or, 0, 0, 2, 1, 1</column>
<column name="f2_1_d0">select, 0, 0, 32, 1, 32</column>
<column name="f2_2_d0">select, 0, 0, 32, 1, 32</column>
<column name="f2_3_d0">select, 0, 0, 32, 1, 32</column>
<column name="f2_4_d0">select, 0, 0, 32, 1, 32</column>
<column name="f2_5_d0">select, 0, 0, 32, 1, 32</column>
<column name="f2_6_d0">select, 0, 0, 32, 1, 32</column>
<column name="f2_7_d0">select, 0, 0, 32, 1, 32</column>
<column name="f2_d0">select, 0, 0, 32, 1, 32</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_n2">9, 2, 6, 12</column>
<column name="n2_1_fu_78">9, 2, 6, 12</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="acc2_1_load_reg_849">32, 0, 32, 0</column>
<column name="acc2_2_load_reg_856">32, 0, 32, 0</column>
<column name="acc2_3_load_reg_863">32, 0, 32, 0</column>
<column name="acc2_4_load_reg_870">32, 0, 32, 0</column>
<column name="acc2_5_load_reg_877">32, 0, 32, 0</column>
<column name="acc2_6_load_reg_884">32, 0, 32, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="n2_1_fu_78">6, 0, 6, 0</column>
<column name="t_1_reg_891">32, 0, 32, 0</column>
<column name="t_reg_842">32, 0, 32, 0</column>
<column name="zext_ln192_reg_790">2, 0, 64, 62</column>
<column name="zext_ln192_reg_790_pp0_iter1_reg">2, 0, 64, 62</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, compute_tile_Loop_ITRowcomp_proc_Pipeline_Conv2_ReLU, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, compute_tile_Loop_ITRowcomp_proc_Pipeline_Conv2_ReLU, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, compute_tile_Loop_ITRowcomp_proc_Pipeline_Conv2_ReLU, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, compute_tile_Loop_ITRowcomp_proc_Pipeline_Conv2_ReLU, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, compute_tile_Loop_ITRowcomp_proc_Pipeline_Conv2_ReLU, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, compute_tile_Loop_ITRowcomp_proc_Pipeline_Conv2_ReLU, return value</column>
<column name="grp_fu_3186_p_din0">out, 32, ap_ctrl_hs, compute_tile_Loop_ITRowcomp_proc_Pipeline_Conv2_ReLU, return value</column>
<column name="grp_fu_3186_p_din1">out, 32, ap_ctrl_hs, compute_tile_Loop_ITRowcomp_proc_Pipeline_Conv2_ReLU, return value</column>
<column name="grp_fu_3186_p_opcode">out, 5, ap_ctrl_hs, compute_tile_Loop_ITRowcomp_proc_Pipeline_Conv2_ReLU, return value</column>
<column name="grp_fu_3186_p_dout0">in, 1, ap_ctrl_hs, compute_tile_Loop_ITRowcomp_proc_Pipeline_Conv2_ReLU, return value</column>
<column name="grp_fu_3186_p_ce">out, 1, ap_ctrl_hs, compute_tile_Loop_ITRowcomp_proc_Pipeline_Conv2_ReLU, return value</column>
<column name="f2_7_address0">out, 2, ap_memory, f2_7, array</column>
<column name="f2_7_ce0">out, 1, ap_memory, f2_7, array</column>
<column name="f2_7_we0">out, 1, ap_memory, f2_7, array</column>
<column name="f2_7_d0">out, 32, ap_memory, f2_7, array</column>
<column name="f2_6_address0">out, 2, ap_memory, f2_6, array</column>
<column name="f2_6_ce0">out, 1, ap_memory, f2_6, array</column>
<column name="f2_6_we0">out, 1, ap_memory, f2_6, array</column>
<column name="f2_6_d0">out, 32, ap_memory, f2_6, array</column>
<column name="f2_5_address0">out, 2, ap_memory, f2_5, array</column>
<column name="f2_5_ce0">out, 1, ap_memory, f2_5, array</column>
<column name="f2_5_we0">out, 1, ap_memory, f2_5, array</column>
<column name="f2_5_d0">out, 32, ap_memory, f2_5, array</column>
<column name="f2_4_address0">out, 2, ap_memory, f2_4, array</column>
<column name="f2_4_ce0">out, 1, ap_memory, f2_4, array</column>
<column name="f2_4_we0">out, 1, ap_memory, f2_4, array</column>
<column name="f2_4_d0">out, 32, ap_memory, f2_4, array</column>
<column name="f2_3_address0">out, 2, ap_memory, f2_3, array</column>
<column name="f2_3_ce0">out, 1, ap_memory, f2_3, array</column>
<column name="f2_3_we0">out, 1, ap_memory, f2_3, array</column>
<column name="f2_3_d0">out, 32, ap_memory, f2_3, array</column>
<column name="f2_2_address0">out, 2, ap_memory, f2_2, array</column>
<column name="f2_2_ce0">out, 1, ap_memory, f2_2, array</column>
<column name="f2_2_we0">out, 1, ap_memory, f2_2, array</column>
<column name="f2_2_d0">out, 32, ap_memory, f2_2, array</column>
<column name="f2_1_address0">out, 2, ap_memory, f2_1, array</column>
<column name="f2_1_ce0">out, 1, ap_memory, f2_1, array</column>
<column name="f2_1_we0">out, 1, ap_memory, f2_1, array</column>
<column name="f2_1_d0">out, 32, ap_memory, f2_1, array</column>
<column name="f2_address0">out, 2, ap_memory, f2, array</column>
<column name="f2_ce0">out, 1, ap_memory, f2, array</column>
<column name="f2_we0">out, 1, ap_memory, f2, array</column>
<column name="f2_d0">out, 32, ap_memory, f2, array</column>
<column name="acc2_address0">out, 2, ap_memory, acc2, array</column>
<column name="acc2_ce0">out, 1, ap_memory, acc2, array</column>
<column name="acc2_q0">in, 32, ap_memory, acc2, array</column>
<column name="acc2_1_address0">out, 2, ap_memory, acc2_1, array</column>
<column name="acc2_1_ce0">out, 1, ap_memory, acc2_1, array</column>
<column name="acc2_1_q0">in, 32, ap_memory, acc2_1, array</column>
<column name="acc2_2_address0">out, 2, ap_memory, acc2_2, array</column>
<column name="acc2_2_ce0">out, 1, ap_memory, acc2_2, array</column>
<column name="acc2_2_q0">in, 32, ap_memory, acc2_2, array</column>
<column name="acc2_3_address0">out, 2, ap_memory, acc2_3, array</column>
<column name="acc2_3_ce0">out, 1, ap_memory, acc2_3, array</column>
<column name="acc2_3_q0">in, 32, ap_memory, acc2_3, array</column>
<column name="acc2_4_address0">out, 2, ap_memory, acc2_4, array</column>
<column name="acc2_4_ce0">out, 1, ap_memory, acc2_4, array</column>
<column name="acc2_4_q0">in, 32, ap_memory, acc2_4, array</column>
<column name="acc2_5_address0">out, 2, ap_memory, acc2_5, array</column>
<column name="acc2_5_ce0">out, 1, ap_memory, acc2_5, array</column>
<column name="acc2_5_q0">in, 32, ap_memory, acc2_5, array</column>
<column name="acc2_6_address0">out, 2, ap_memory, acc2_6, array</column>
<column name="acc2_6_ce0">out, 1, ap_memory, acc2_6, array</column>
<column name="acc2_6_q0">in, 32, ap_memory, acc2_6, array</column>
<column name="acc2_7_address0">out, 2, ap_memory, acc2_7, array</column>
<column name="acc2_7_ce0">out, 1, ap_memory, acc2_7, array</column>
<column name="acc2_7_q0">in, 32, ap_memory, acc2_7, array</column>
</table>
</item>
</section>
</profile>
