#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
<<<<<<< HEAD
# Start of session at: Thu Jul 17 21:48:55 2025
# Process ID: 28024
# Current directory: F:/FPGA/AHU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4612 F:\FPGA\AHU\AHU.xpr
# Log file: F:/FPGA/AHU/vivado.log
# Journal file: F:/FPGA/AHU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/FPGA/AHU/AHU.xpr
INFO: [Project 1-313] Project file moved from 'C:/project/FPGA/AHU' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'F:/FPGA/AHU/AHU.gen/sources_1', nor could it be found using path 'C:/project/FPGA/AHU/AHU.gen/sources_1'.
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'F:/FPGA/AHU/AHU.ip_user_files', nor could it be found using path 'C:/project/FPGA/AHU/AHU.ip_user_files'.
=======
# Start of session at: Thu Jul 17 11:03:58 2025
# Process ID: 6248
# Current directory: C:/project/FPGA/AHU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16432 C:\project\FPGA\AHU\AHU.xpr
# Log file: C:/project/FPGA/AHU/vivado.log
# Journal file: C:/project/FPGA/AHU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/project/FPGA/AHU/AHU.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/project/FPGA/AHU/AHU.gen/sources_1'.
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'C:/project/FPGA/AHU/AHU.ip_user_files'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/project/FPGA/AHU/AHU.srcs/sources_1/imports/sources_1/imports/new/btn_debouncer.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/project/FPGA/AHU/AHU.srcs/sources_1/imports/new/fnd_controller.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/project/FPGA/AHU/AHU.srcs/sources_1/imports/new/fnd_cycle.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/project/FPGA/AHU/AHU.srcs/sources_1/imports/new/pwm_duty_cycle_control.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/project/FPGA/AHU/AHU.srcs/sources_1/imports/new/tick_generator.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/project/FPGA/AHU/AHU.srcs/sources_1/imports/sources_1/new/D_FF.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/project/FPGA/AHU/AHU.srcs/sources_1/imports/sources_1/new/clock_8Hz.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/project/FPGA/AHU/AHU.srcs/sources_1/imports/sources_1/new/tick_generator.v'.
>>>>>>> 134525a36c2a604b3872dcf31189640a4c7bab1c
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'impl_1' not found
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
<<<<<<< HEAD
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1257.453 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_hc_sr04'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hc_sr04' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hc_sr04_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/AHU/AHU.srcs/sources_1/new/hc_sr04.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hc_sr04
INFO: [VRFC 10-2458] undeclared symbol toggle_us, assumed default net type wire [F:/FPGA/AHU/AHU.srcs/sources_1/new/hc_sr04.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/AHU/AHU.srcs/sources_1/new/tick_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tick_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/AHU/AHU.srcs/sim_1/new/tb_hc_sr04.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hc_sr04
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/AHU/AHU.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
"xelab -wto 669c23fdcc254593938f9e992854b7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_hc_sr04_behav xil_defaultlib.tb_hc_sr04 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 669c23fdcc254593938f9e992854b7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_hc_sr04_behav xil_defaultlib.tb_hc_sr04 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tick_generator(TICK_HZ=1000000)
Compiling module xil_defaultlib.hc_sr04
Compiling module xil_defaultlib.tb_hc_sr04
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hc_sr04_behav

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source F:/FPGA/AHU/AHU.sim/sim_1/behav/xsim/xsim.dir/tb_hc_sr04_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Jul 17 21:50:22 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hc_sr04_behav -key {Behavioral:sim_1:Functional:tb_hc_sr04} -tclbatch {tb_hc_sr04.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_hc_sr04.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Start test at time                50000
Trigger ON at time               250000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hc_sr04_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1257.453 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_hc_sr04'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hc_sr04' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hc_sr04_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_hc_sr04'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
"xelab -wto 669c23fdcc254593938f9e992854b7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_hc_sr04_behav xil_defaultlib.tb_hc_sr04 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 669c23fdcc254593938f9e992854b7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_hc_sr04_behav xil_defaultlib.tb_hc_sr04 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Start test at time                50000
Trigger ON at time               250000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1257.453 ; gain = 0.000
run all
Trigger OFF at time             15055000
ECHO ON at time             25055000
Measured distance = 9 cm
$finish called at time : 52055 ns : File "F:/FPGA/AHU/AHU.srcs/sim_1/new/tb_hc_sr04.v" Line 76
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_hc_sr04'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hc_sr04' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hc_sr04_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/AHU/AHU.srcs/sources_1/new/hc_sr04.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hc_sr04
INFO: [VRFC 10-2458] undeclared symbol toggle_us, assumed default net type wire [F:/FPGA/AHU/AHU.srcs/sources_1/new/hc_sr04.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/AHU/AHU.srcs/sources_1/new/tick_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tick_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/AHU/AHU.srcs/sim_1/new/tb_hc_sr04.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hc_sr04
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
"xelab -wto 669c23fdcc254593938f9e992854b7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_hc_sr04_behav xil_defaultlib.tb_hc_sr04 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 669c23fdcc254593938f9e992854b7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_hc_sr04_behav xil_defaultlib.tb_hc_sr04 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tick_generator(TICK_HZ=1000000)
Compiling module xil_defaultlib.hc_sr04
Compiling module xil_defaultlib.tb_hc_sr04
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hc_sr04_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hc_sr04_behav -key {Behavioral:sim_1:Functional:tb_hc_sr04} -tclbatch {tb_hc_sr04.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_hc_sr04.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Start test at time                50000
Trigger ON at time               250000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hc_sr04_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1257.453 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_hc_sr04'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hc_sr04' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hc_sr04_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_hc_sr04'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
"xelab -wto 669c23fdcc254593938f9e992854b7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_hc_sr04_behav xil_defaultlib.tb_hc_sr04 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 669c23fdcc254593938f9e992854b7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_hc_sr04_behav xil_defaultlib.tb_hc_sr04 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Start test at time                50000
Trigger ON at time               250000
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1257.453 ; gain = 0.000
run all
Trigger OFF at time             15055000
ECHO ON at time             16055000
ECHO OFF at time             27655000
Measured distance = 0 cm
$finish called at time : 47655 ns : File "F:/FPGA/AHU/AHU.srcs/sim_1/new/tb_hc_sr04.v" Line 81
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_hc_sr04'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hc_sr04' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hc_sr04_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/AHU/AHU.srcs/sources_1/new/hc_sr04.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hc_sr04
INFO: [VRFC 10-2458] undeclared symbol toggle_us, assumed default net type wire [F:/FPGA/AHU/AHU.srcs/sources_1/new/hc_sr04.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/AHU/AHU.srcs/sources_1/new/tick_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tick_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/AHU/AHU.srcs/sim_1/new/tb_hc_sr04.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hc_sr04
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
"xelab -wto 669c23fdcc254593938f9e992854b7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_hc_sr04_behav xil_defaultlib.tb_hc_sr04 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 669c23fdcc254593938f9e992854b7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_hc_sr04_behav xil_defaultlib.tb_hc_sr04 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tick_generator(TICK_HZ=1000000)
Compiling module xil_defaultlib.hc_sr04
Compiling module xil_defaultlib.tb_hc_sr04
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hc_sr04_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hc_sr04_behav -key {Behavioral:sim_1:Functional:tb_hc_sr04} -tclbatch {tb_hc_sr04.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_hc_sr04.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Start test at time                50000
Trigger ON at time               250000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hc_sr04_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1257.453 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_hc_sr04'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hc_sr04' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hc_sr04_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_hc_sr04'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
"xelab -wto 669c23fdcc254593938f9e992854b7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_hc_sr04_behav xil_defaultlib.tb_hc_sr04 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 669c23fdcc254593938f9e992854b7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_hc_sr04_behav xil_defaultlib.tb_hc_sr04 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Start test at time                50000
Trigger ON at time               250000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1257.453 ; gain = 0.000
run all
Trigger OFF at time             15055000
ECHO ON at time             26655000
ECHO OFF at time             38255000
Measured distance = 11 cm
$finish called at time : 58255 ns : File "F:/FPGA/AHU/AHU.srcs/sim_1/new/tb_hc_sr04.v" Line 82
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Jul 17 22:02:44 2025] Launched synth_1...
Run output will be captured here: F:/FPGA/AHU/AHU.runs/synth_1/runme.log
[Thu Jul 17 22:02:44 2025] Launched impl_1...
Run output will be captured here: F:/FPGA/AHU/AHU.runs/impl_1/runme.log
=======
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2021.1/data/ip'.
update_compile_order -fileset sources_1
add_files -norecurse {C:/project/FPGA/AHU/AHU.srcs/sources_1/new/fnd_controller.v C:/project/FPGA/AHU/AHU.srcs/sources_1/new/pwm_duty_cycle_control.v C:/project/FPGA/AHU/AHU.srcs/sources_1/new/fnd_cycle.v C:/project/FPGA/AHU/AHU.srcs/sources_1/new/oven_fnd.v C:/project/FPGA/AHU/AHU.srcs/sources_1/new/buzzer_sequence.v C:/project/FPGA/AHU/AHU.srcs/sources_1/new/top.v C:/project/FPGA/AHU/AHU.srcs/sources_1/new/clock_8Hz.v C:/project/FPGA/AHU/AHU.srcs/sources_1/new/D_FF.v C:/project/FPGA/AHU/AHU.srcs/sources_1/new/pwm_servo.v C:/project/FPGA/AHU/AHU.srcs/sources_1/new/freq_generator.v C:/project/FPGA/AHU/AHU.srcs/sources_1/new/tick_generator.v C:/project/FPGA/AHU/AHU.srcs/sources_1/new/btn_debouncer.v}
WARNING: [filemgmt 56-12] File 'C:/project/FPGA/AHU/AHU.srcs/sources_1/new/oven_fnd.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/project/FPGA/AHU/AHU.srcs/sources_1/new/buzzer_sequence.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/project/FPGA/AHU/AHU.srcs/sources_1/new/top.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/project/FPGA/AHU/AHU.srcs/sources_1/new/pwm_servo.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/project/FPGA/AHU/AHU.srcs/sources_1/new/freq_generator.v' cannot be added to the project because it already exists in the project, skipping this file
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/project/FPGA/AHU/AHU.srcs/sources_1/imports/sources_1/new/D_FF.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/project/FPGA/AHU/AHU.srcs/sources_1/imports/sources_1/imports/new/btn_debouncer.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/project/FPGA/AHU/AHU.srcs/sources_1/imports/sources_1/new/clock_8Hz.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/project/FPGA/AHU/AHU.srcs/sources_1/imports/new/fnd_controller.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/project/FPGA/AHU/AHU.srcs/sources_1/imports/new/fnd_cycle.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/project/FPGA/AHU/AHU.srcs/sources_1/imports/new/pwm_duty_cycle_control.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/project/FPGA/AHU/AHU.srcs/sources_1/imports/new/tick_generator.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/project/FPGA/AHU/AHU.srcs/sources_1/imports/sources_1/new/tick_generator.v] -no_script -reset -force -quiet
remove_files  {C:/project/FPGA/AHU/AHU.srcs/sources_1/imports/sources_1/new/D_FF.v C:/project/FPGA/AHU/AHU.srcs/sources_1/imports/sources_1/imports/new/btn_debouncer.v C:/project/FPGA/AHU/AHU.srcs/sources_1/imports/sources_1/new/clock_8Hz.v C:/project/FPGA/AHU/AHU.srcs/sources_1/imports/new/fnd_controller.v C:/project/FPGA/AHU/AHU.srcs/sources_1/imports/new/fnd_cycle.v C:/project/FPGA/AHU/AHU.srcs/sources_1/imports/new/pwm_duty_cycle_control.v C:/project/FPGA/AHU/AHU.srcs/sources_1/imports/new/tick_generator.v C:/project/FPGA/AHU/AHU.srcs/sources_1/imports/sources_1/new/tick_generator.v}
close [ open C:/project/FPGA/AHU/AHU.srcs/sources_1/new/uart_tx.v w ]
add_files C:/project/FPGA/AHU/AHU.srcs/sources_1/new/uart_tx.v
close [ open C:/project/FPGA/AHU/AHU.srcs/sources_1/new/uart_rx.v w ]
add_files C:/project/FPGA/AHU/AHU.srcs/sources_1/new/uart_rx.v
close [ open C:/project/FPGA/AHU/AHU.srcs/sources_1/new/uart_controller.v w ]
add_files C:/project/FPGA/AHU/AHU.srcs/sources_1/new/uart_controller.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Jul 17 11:28:04 2025] Launched synth_1...
Run output will be captured here: C:/project/FPGA/AHU/AHU.runs/synth_1/runme.log
[Thu Jul 17 11:28:05 2025] Launched impl_1...
Run output will be captured here: C:/project/FPGA/AHU/AHU.runs/impl_1/runme.log
export_ip_user_files -of_objects  [get_files C:/project/FPGA/AHU/AHU.srcs/sources_1/new/oven_fnd.v] -no_script -reset -force -quiet
remove_files  C:/project/FPGA/AHU/AHU.srcs/sources_1/new/oven_fnd.v
add_files -norecurse C:/project/FPGA/AHU/AHU.srcs/sources_1/new/ahu_fnd.v
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Jul 17 11:29:22 2025] Launched synth_1...
Run output will be captured here: C:/project/FPGA/AHU/AHU.runs/synth_1/runme.log
[Thu Jul 17 11:29:22 2025] Launched impl_1...
Run output will be captured here: C:/project/FPGA/AHU/AHU.runs/impl_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Jul 17 11:36:33 2025] Launched synth_1...
Run output will be captured here: C:/project/FPGA/AHU/AHU.runs/synth_1/runme.log
[Thu Jul 17 11:36:33 2025] Launched impl_1...
Run output will be captured here: C:/project/FPGA/AHU/AHU.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Jul 17 11:40:16 2025] Launched impl_1...
Run output will be captured here: C:/project/FPGA/AHU/AHU.runs/impl_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Jul 17 11:44:00 2025] Launched synth_1...
Run output will be captured here: C:/project/FPGA/AHU/AHU.runs/synth_1/runme.log
[Thu Jul 17 11:44:00 2025] Launched impl_1...
Run output will be captured here: C:/project/FPGA/AHU/AHU.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Jul 17 11:45:56 2025] Launched synth_1...
Run output will be captured here: C:/project/FPGA/AHU/AHU.runs/synth_1/runme.log
[Thu Jul 17 11:45:56 2025] Launched impl_1...
Run output will be captured here: C:/project/FPGA/AHU/AHU.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Jul 17 11:50:02 2025] Launched synth_1...
Run output will be captured here: C:/project/FPGA/AHU/AHU.runs/synth_1/runme.log
[Thu Jul 17 11:50:02 2025] Launched impl_1...
Run output will be captured here: C:/project/FPGA/AHU/AHU.runs/impl_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Jul 17 11:52:19 2025] Launched synth_1...
Run output will be captured here: C:/project/FPGA/AHU/AHU.runs/synth_1/runme.log
[Thu Jul 17 11:52:19 2025] Launched impl_1...
Run output will be captured here: C:/project/FPGA/AHU/AHU.runs/impl_1/runme.log
>>>>>>> 134525a36c2a604b3872dcf31189640a4c7bab1c
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.1
  **** Build date : Jun 10 2021 at 20:17:23
<<<<<<< HEAD
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

=======
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

>>>>>>> 134525a36c2a604b3872dcf31189640a4c7bab1c

INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.1
  ****** Build date   : May 27 2021-02:32:33
    **** Build number : 2021.1.1622050353
      ** Copyright 2017-2025 Xilinx, Inc. All Rights Reserved.



<<<<<<< HEAD
connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1257.453 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B81B00A
set_property PROGRAM.FILE {F:/FPGA/AHU/AHU.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
=======
connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1281.898 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B81B00A
set_property PROGRAM.FILE {C:/project/FPGA/AHU/AHU.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
>>>>>>> 134525a36c2a604b3872dcf31189640a4c7bab1c
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
<<<<<<< HEAD
set_property PROGRAM.FILE {F:/FPGA/AHU/AHU.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
=======
set_property PROGRAM.FILE {C:/project/FPGA/AHU/AHU.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
>>>>>>> 134525a36c2a604b3872dcf31189640a4c7bab1c
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
<<<<<<< HEAD
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_hc_sr04'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
=======
close [ open C:/project/FPGA/AHU/AHU.srcs/sources_1/new/hcsro4.v w ]
add_files C:/project/FPGA/AHU/AHU.srcs/sources_1/new/hcsro4.v
update_compile_order -fileset sources_1
close [ open C:/project/FPGA/AHU/AHU.srcs/sources_1/new/hc_sr04.v w ]
add_files C:/project/FPGA/AHU/AHU.srcs/sources_1/new/hc_sr04.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/project/FPGA/AHU/AHU.srcs/sources_1/new/hcsro4.v] -no_script -reset -force -quiet
remove_files  C:/project/FPGA/AHU/AHU.srcs/sources_1/new/hcsro4.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open C:/project/FPGA/AHU/AHU.srcs/sources_1/new/data_sender.v w ]
add_files C:/project/FPGA/AHU/AHU.srcs/sources_1/new/data_sender.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Jul 17 14:48:25 2025] Launched synth_1...
Run output will be captured here: C:/project/FPGA/AHU/AHU.runs/synth_1/runme.log
[Thu Jul 17 14:48:25 2025] Launched impl_1...
Run output will be captured here: C:/project/FPGA/AHU/AHU.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Jul 17 14:49:59 2025] Launched synth_1...
Run output will be captured here: C:/project/FPGA/AHU/AHU.runs/synth_1/runme.log
[Thu Jul 17 14:49:59 2025] Launched impl_1...
Run output will be captured here: C:/project/FPGA/AHU/AHU.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Jul 17 15:01:34 2025] Launched synth_1...
Run output will be captured here: C:/project/FPGA/AHU/AHU.runs/synth_1/runme.log
[Thu Jul 17 15:01:34 2025] Launched impl_1...
Run output will be captured here: C:/project/FPGA/AHU/AHU.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/project/FPGA/AHU/AHU.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Jul 17 15:13:27 2025] Launched synth_1...
Run output will be captured here: C:/project/FPGA/AHU/AHU.runs/synth_1/runme.log
[Thu Jul 17 15:13:27 2025] Launched impl_1...
Run output will be captured here: C:/project/FPGA/AHU/AHU.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/project/FPGA/AHU/AHU.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Jul 17 15:17:40 2025] Launched synth_1...
Run output will be captured here: C:/project/FPGA/AHU/AHU.runs/synth_1/runme.log
[Thu Jul 17 15:17:40 2025] Launched impl_1...
Run output will be captured here: C:/project/FPGA/AHU/AHU.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/project/FPGA/AHU/AHU.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Jul 17 15:22:08 2025] Launched synth_1...
Run output will be captured here: C:/project/FPGA/AHU/AHU.runs/synth_1/runme.log
[Thu Jul 17 15:22:08 2025] Launched impl_1...
Run output will be captured here: C:/project/FPGA/AHU/AHU.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/project/FPGA/AHU/AHU.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Jul 17 15:25:57 2025] Launched synth_1...
Run output will be captured here: C:/project/FPGA/AHU/AHU.runs/synth_1/runme.log
[Thu Jul 17 15:25:57 2025] Launched impl_1...
Run output will be captured here: C:/project/FPGA/AHU/AHU.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/project/FPGA/AHU/AHU.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Jul 17 15:31:25 2025] Launched synth_1...
Run output will be captured here: C:/project/FPGA/AHU/AHU.runs/synth_1/runme.log
[Thu Jul 17 15:31:25 2025] Launched impl_1...
Run output will be captured here: C:/project/FPGA/AHU/AHU.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/project/FPGA/AHU/AHU.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Jul 17 15:36:07 2025] Launched synth_1...
Run output will be captured here: C:/project/FPGA/AHU/AHU.runs/synth_1/runme.log
[Thu Jul 17 15:36:07 2025] Launched impl_1...
Run output will be captured here: C:/project/FPGA/AHU/AHU.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/project/FPGA/AHU/AHU.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/project/FPGA/AHU/AHU.srcs/sim_1/new/tb_hc_sr04.v w ]
add_files -fileset sim_1 C:/project/FPGA/AHU/AHU.srcs/sim_1/new/tb_hc_sr04.v
update_compile_order -fileset sim_1
set_property top tb_hc_sr04 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_hc_sr04'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/xilinx/Vivado/2021.1/tps/boost_1_72_0'
>>>>>>> 134525a36c2a604b3872dcf31189640a4c7bab1c
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hc_sr04' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
<<<<<<< HEAD
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hc_sr04_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/AHU/AHU.srcs/sources_1/new/hc_sr04.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hc_sr04
INFO: [VRFC 10-2458] undeclared symbol toggle_us, assumed default net type wire [F:/FPGA/AHU/AHU.srcs/sources_1/new/hc_sr04.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/AHU/AHU.srcs/sources_1/new/tick_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tick_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/AHU/AHU.srcs/sim_1/new/tb_hc_sr04.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hc_sr04
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
"xelab -wto 669c23fdcc254593938f9e992854b7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_hc_sr04_behav xil_defaultlib.tb_hc_sr04 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 669c23fdcc254593938f9e992854b7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_hc_sr04_behav xil_defaultlib.tb_hc_sr04 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tick_generator(TICK_HZ=1000000)
Compiling module xil_defaultlib.hc_sr04
Compiling module xil_defaultlib.tb_hc_sr04
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hc_sr04_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hc_sr04_behav -key {Behavioral:sim_1:Functional:tb_hc_sr04} -tclbatch {tb_hc_sr04.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_hc_sr04.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Start test at time                50000
Trigger ON at time               250000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hc_sr04_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2975.156 ; gain = 2.980
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_hc_sr04'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hc_sr04' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hc_sr04_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_hc_sr04'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
"xelab -wto 669c23fdcc254593938f9e992854b7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_hc_sr04_behav xil_defaultlib.tb_hc_sr04 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 669c23fdcc254593938f9e992854b7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_hc_sr04_behav xil_defaultlib.tb_hc_sr04 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Start test at time                50000
Trigger ON at time               250000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2975.156 ; gain = 0.000
run all
Trigger OFF at time             10055000
ECHO ON at time             21655000
ECHO OFF at time             33255000
Measured distance = 0 cm
$finish called at time : 61055 ns : File "F:/FPGA/AHU/AHU.srcs/sim_1/new/tb_hc_sr04.v" Line 82
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_hc_sr04'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hc_sr04' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hc_sr04_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/AHU/AHU.srcs/sources_1/new/hc_sr04.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hc_sr04
INFO: [VRFC 10-2458] undeclared symbol toggle_us, assumed default net type wire [F:/FPGA/AHU/AHU.srcs/sources_1/new/hc_sr04.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/AHU/AHU.srcs/sources_1/new/tick_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tick_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/AHU/AHU.srcs/sim_1/new/tb_hc_sr04.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hc_sr04
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
"xelab -wto 669c23fdcc254593938f9e992854b7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_hc_sr04_behav xil_defaultlib.tb_hc_sr04 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 669c23fdcc254593938f9e992854b7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_hc_sr04_behav xil_defaultlib.tb_hc_sr04 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tick_generator(TICK_HZ=1000000)
Compiling module xil_defaultlib.hc_sr04
Compiling module xil_defaultlib.tb_hc_sr04
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hc_sr04_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hc_sr04_behav -key {Behavioral:sim_1:Functional:tb_hc_sr04} -tclbatch {tb_hc_sr04.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_hc_sr04.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Start test at time                50000
Trigger ON at time               250000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hc_sr04_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2975.312 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_hc_sr04'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hc_sr04' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hc_sr04_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/AHU/AHU.srcs/sources_1/new/hc_sr04.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hc_sr04
INFO: [VRFC 10-2458] undeclared symbol toggle_us, assumed default net type wire [F:/FPGA/AHU/AHU.srcs/sources_1/new/hc_sr04.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/AHU/AHU.srcs/sources_1/new/tick_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tick_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/AHU/AHU.srcs/sim_1/new/tb_hc_sr04.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hc_sr04
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_hc_sr04'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
"xelab -wto 669c23fdcc254593938f9e992854b7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_hc_sr04_behav xil_defaultlib.tb_hc_sr04 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 669c23fdcc254593938f9e992854b7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_hc_sr04_behav xil_defaultlib.tb_hc_sr04 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tick_generator(TICK_HZ=1000000)
Compiling module xil_defaultlib.hc_sr04
Compiling module xil_defaultlib.tb_hc_sr04
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hc_sr04_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Start test at time                50000
Trigger ON at time               250000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2975.312 ; gain = 0.000
run all
Trigger OFF at time             10055000
ECHO ON at time             21655000
ECHO OFF at time             33255000
Measured distance = 0 cm
$finish called at time : 64855 ns : File "F:/FPGA/AHU/AHU.srcs/sim_1/new/tb_hc_sr04.v" Line 83
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_hc_sr04'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hc_sr04' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hc_sr04_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/AHU/AHU.srcs/sources_1/new/hc_sr04.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hc_sr04
INFO: [VRFC 10-2458] undeclared symbol toggle_us, assumed default net type wire [F:/FPGA/AHU/AHU.srcs/sources_1/new/hc_sr04.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/AHU/AHU.srcs/sources_1/new/tick_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tick_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/AHU/AHU.srcs/sim_1/new/tb_hc_sr04.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hc_sr04
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
"xelab -wto 669c23fdcc254593938f9e992854b7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_hc_sr04_behav xil_defaultlib.tb_hc_sr04 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 669c23fdcc254593938f9e992854b7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_hc_sr04_behav xil_defaultlib.tb_hc_sr04 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tick_generator(TICK_HZ=1000000)
Compiling module xil_defaultlib.hc_sr04
Compiling module xil_defaultlib.tb_hc_sr04
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hc_sr04_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
=======
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hc_sr04_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/project/FPGA/AHU/AHU.srcs/sources_1/new/hc_sr04.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hc_sr04
INFO: [VRFC 10-2458] undeclared symbol toggle_us, assumed default net type wire [C:/project/FPGA/AHU/AHU.srcs/sources_1/new/hc_sr04.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/project/FPGA/AHU/AHU.srcs/sources_1/new/tick_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tick_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/project/FPGA/AHU/AHU.srcs/sim_1/new/tb_hc_sr04.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hc_sr04
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
"xelab -wto 669c23fdcc254593938f9e992854b7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_hc_sr04_behav xil_defaultlib.tb_hc_sr04 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 669c23fdcc254593938f9e992854b7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_hc_sr04_behav xil_defaultlib.tb_hc_sr04 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'echo' is not permitted [C:/project/FPGA/AHU/AHU.srcs/sim_1/new/tb_hc_sr04.v:21]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_hc_sr04'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hc_sr04' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hc_sr04_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/project/FPGA/AHU/AHU.srcs/sources_1/new/hc_sr04.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hc_sr04
INFO: [VRFC 10-2458] undeclared symbol toggle_us, assumed default net type wire [C:/project/FPGA/AHU/AHU.srcs/sources_1/new/hc_sr04.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/project/FPGA/AHU/AHU.srcs/sources_1/new/tick_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tick_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/project/FPGA/AHU/AHU.srcs/sim_1/new/tb_hc_sr04.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hc_sr04
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
"xelab -wto 669c23fdcc254593938f9e992854b7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_hc_sr04_behav xil_defaultlib.tb_hc_sr04 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 669c23fdcc254593938f9e992854b7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_hc_sr04_behav xil_defaultlib.tb_hc_sr04 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'echo' is not permitted [C:/project/FPGA/AHU/AHU.srcs/sim_1/new/tb_hc_sr04.v:21]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_hc_sr04'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hc_sr04' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hc_sr04_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/project/FPGA/AHU/AHU.srcs/sources_1/new/hc_sr04.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hc_sr04
INFO: [VRFC 10-2458] undeclared symbol toggle_us, assumed default net type wire [C:/project/FPGA/AHU/AHU.srcs/sources_1/new/hc_sr04.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/project/FPGA/AHU/AHU.srcs/sources_1/new/tick_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tick_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/project/FPGA/AHU/AHU.srcs/sim_1/new/tb_hc_sr04.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hc_sr04
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
"xelab -wto 669c23fdcc254593938f9e992854b7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_hc_sr04_behav xil_defaultlib.tb_hc_sr04 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 669c23fdcc254593938f9e992854b7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_hc_sr04_behav xil_defaultlib.tb_hc_sr04 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'echo' is not permitted [C:/project/FPGA/AHU/AHU.srcs/sim_1/new/tb_hc_sr04.v:21]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_hc_sr04'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hc_sr04' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hc_sr04_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/project/FPGA/AHU/AHU.srcs/sources_1/new/hc_sr04.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hc_sr04
INFO: [VRFC 10-2458] undeclared symbol toggle_us, assumed default net type wire [C:/project/FPGA/AHU/AHU.srcs/sources_1/new/hc_sr04.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/project/FPGA/AHU/AHU.srcs/sources_1/new/tick_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tick_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/project/FPGA/AHU/AHU.srcs/sim_1/new/tb_hc_sr04.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hc_sr04
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
"xelab -wto 669c23fdcc254593938f9e992854b7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_hc_sr04_behav xil_defaultlib.tb_hc_sr04 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 669c23fdcc254593938f9e992854b7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_hc_sr04_behav xil_defaultlib.tb_hc_sr04 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tick_generator(TICK_HZ=1000000)
Compiling module xil_defaultlib.hc_sr04
Compiling module xil_defaultlib.tb_hc_sr04
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hc_sr04_behav

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim/xsim.dir/tb_hc_sr04_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Jul 17 15:50:01 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
>>>>>>> 134525a36c2a604b3872dcf31189640a4c7bab1c
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hc_sr04_behav -key {Behavioral:sim_1:Functional:tb_hc_sr04} -tclbatch {tb_hc_sr04.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_hc_sr04.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
<<<<<<< HEAD
[              250000 ns] Trigger HIGH 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hc_sr04_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2987.430 ; gain = 6.508
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_hc_sr04'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
=======
Start test at time                50000
Trigger ON at time               250000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hc_sr04_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 3075.957 ; gain = 39.555
run all
Trigger OFF at time             15055000
Measured distance = 0 cm
$finish called at time : 47655 ns : File "C:/project/FPGA/AHU/AHU.srcs/sim_1/new/tb_hc_sr04.v" Line 76
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_hc_sr04'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/xilinx/Vivado/2021.1/tps/boost_1_72_0'
>>>>>>> 134525a36c2a604b3872dcf31189640a4c7bab1c
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hc_sr04' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
<<<<<<< HEAD
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hc_sr04_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_hc_sr04'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
"xelab -wto 669c23fdcc254593938f9e992854b7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_hc_sr04_behav xil_defaultlib.tb_hc_sr04 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 669c23fdcc254593938f9e992854b7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_hc_sr04_behav xil_defaultlib.tb_hc_sr04 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
[              250000 ns] Trigger HIGH 
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2987.430 ; gain = 0.000
run all
[            10055000 ns] Trigger 
[            12055000 ns] Echo HIGH 
[            23655000 ns] Echo LOW ()
[            31055000 ns]   : distance = 0 cm
$finish called at time : 51055 ns : File "F:/FPGA/AHU/AHU.srcs/sim_1/new/tb_hc_sr04.v" Line 75
=======
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hc_sr04_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/project/FPGA/AHU/AHU.srcs/sources_1/new/hc_sr04.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hc_sr04
INFO: [VRFC 10-2458] undeclared symbol toggle_us, assumed default net type wire [C:/project/FPGA/AHU/AHU.srcs/sources_1/new/hc_sr04.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/project/FPGA/AHU/AHU.srcs/sources_1/new/tick_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tick_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/project/FPGA/AHU/AHU.srcs/sim_1/new/tb_hc_sr04.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hc_sr04
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_hc_sr04'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
"xelab -wto 669c23fdcc254593938f9e992854b7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_hc_sr04_behav xil_defaultlib.tb_hc_sr04 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 669c23fdcc254593938f9e992854b7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_hc_sr04_behav xil_defaultlib.tb_hc_sr04 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tick_generator(TICK_HZ=1000000)
Compiling module xil_defaultlib.hc_sr04
Compiling module xil_defaultlib.tb_hc_sr04
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hc_sr04_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Start test at time                50000
Trigger ON at time               250000
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3103.062 ; gain = 0.000
run all
Trigger OFF at time             15055000
Measured distance = 0 cm
$finish called at time : 47655 ns : File "C:/project/FPGA/AHU/AHU.srcs/sim_1/new/tb_hc_sr04.v" Line 76
run all
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 3106.988 ; gain = 0.348
>>>>>>> 134525a36c2a604b3872dcf31189640a4c7bab1c
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_hc_sr04'
<<<<<<< HEAD
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
=======
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/xilinx/Vivado/2021.1/tps/boost_1_72_0'
>>>>>>> 134525a36c2a604b3872dcf31189640a4c7bab1c
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hc_sr04' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
<<<<<<< HEAD
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hc_sr04_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/AHU/AHU.srcs/sources_1/new/hc_sr04.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hc_sr04
INFO: [VRFC 10-2458] undeclared symbol toggle_us, assumed default net type wire [F:/FPGA/AHU/AHU.srcs/sources_1/new/hc_sr04.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/AHU/AHU.srcs/sources_1/new/tick_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tick_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/AHU/AHU.srcs/sim_1/new/tb_hc_sr04.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hc_sr04
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
"xelab -wto 669c23fdcc254593938f9e992854b7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_hc_sr04_behav xil_defaultlib.tb_hc_sr04 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 669c23fdcc254593938f9e992854b7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_hc_sr04_behav xil_defaultlib.tb_hc_sr04 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tick_generator(TICK_HZ=1000000)
Compiling module xil_defaultlib.hc_sr04
Compiling module xil_defaultlib.tb_hc_sr04
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hc_sr04_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
=======
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hc_sr04_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/project/FPGA/AHU/AHU.srcs/sources_1/new/hc_sr04.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hc_sr04
INFO: [VRFC 10-2458] undeclared symbol toggle_us, assumed default net type wire [C:/project/FPGA/AHU/AHU.srcs/sources_1/new/hc_sr04.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/project/FPGA/AHU/AHU.srcs/sources_1/new/tick_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tick_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/project/FPGA/AHU/AHU.srcs/sim_1/new/tb_hc_sr04.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hc_sr04
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
"xelab -wto 669c23fdcc254593938f9e992854b7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_hc_sr04_behav xil_defaultlib.tb_hc_sr04 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 669c23fdcc254593938f9e992854b7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_hc_sr04_behav xil_defaultlib.tb_hc_sr04 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tick_generator(TICK_HZ=1000000)
Compiling module xil_defaultlib.hc_sr04
Compiling module xil_defaultlib.tb_hc_sr04
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hc_sr04_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
>>>>>>> 134525a36c2a604b3872dcf31189640a4c7bab1c
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hc_sr04_behav -key {Behavioral:sim_1:Functional:tb_hc_sr04} -tclbatch {tb_hc_sr04.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_hc_sr04.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
<<<<<<< HEAD
[              250000 ns] Trigger HIGH 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hc_sr04_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2996.664 ; gain = 0.449
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_hc_sr04'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
=======
Start test at time                50000
Trigger ON at time               250000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hc_sr04_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3107.285 ; gain = 0.297
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_hc_sr04'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/xilinx/Vivado/2021.1/tps/boost_1_72_0'
>>>>>>> 134525a36c2a604b3872dcf31189640a4c7bab1c
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hc_sr04' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
<<<<<<< HEAD
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hc_sr04_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_hc_sr04'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
"xelab -wto 669c23fdcc254593938f9e992854b7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_hc_sr04_behav xil_defaultlib.tb_hc_sr04 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 669c23fdcc254593938f9e992854b7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_hc_sr04_behav xil_defaultlib.tb_hc_sr04 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
[              250000 ns] Trigger HIGH 
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2996.664 ; gain = 0.000
run all
[            10055000 ns] Trigger 
[            12055000 ns] Echo HIGH 
[            23655000 ns] Echo LOW ()
[            31055000 ns]   : distance = 0 cm
$finish called at time : 51055 ns : File "F:/FPGA/AHU/AHU.srcs/sim_1/new/tb_hc_sr04.v" Line 75
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_hc_sr04'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hc_sr04' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hc_sr04_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_hc_sr04'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
"xelab -wto 669c23fdcc254593938f9e992854b7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_hc_sr04_behav xil_defaultlib.tb_hc_sr04 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 669c23fdcc254593938f9e992854b7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_hc_sr04_behav xil_defaultlib.tb_hc_sr04 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
[              250000 ns] Trigger HIGH 
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2997.137 ; gain = 0.070
run all
[            10055000 ns] Trigger 
[            12055000 ns] Echo HIGH 
[            23655000 ns] Echo LOW ()
[            31055000 ns]   : distance = 0 cm
$finish called at time : 51055 ns : File "F:/FPGA/AHU/AHU.srcs/sim_1/new/tb_hc_sr04.v" Line 75
=======
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hc_sr04_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_hc_sr04'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
"xelab -wto 669c23fdcc254593938f9e992854b7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_hc_sr04_behav xil_defaultlib.tb_hc_sr04 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 669c23fdcc254593938f9e992854b7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_hc_sr04_behav xil_defaultlib.tb_hc_sr04 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Start test at time                50000
Trigger ON at time               250000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3107.285 ; gain = 0.000
run all
Trigger OFF at time             15055000
Measured distance = 0 cm
$finish called at time : 1196055 ns : File "C:/project/FPGA/AHU/AHU.srcs/sim_1/new/tb_hc_sr04.v" Line 76
>>>>>>> 134525a36c2a604b3872dcf31189640a4c7bab1c
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_hc_sr04'
<<<<<<< HEAD
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
=======
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/xilinx/Vivado/2021.1/tps/boost_1_72_0'
>>>>>>> 134525a36c2a604b3872dcf31189640a4c7bab1c
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hc_sr04' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
<<<<<<< HEAD
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hc_sr04_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/AHU/AHU.srcs/sources_1/new/hc_sr04.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hc_sr04
INFO: [VRFC 10-2458] undeclared symbol toggle_us, assumed default net type wire [F:/FPGA/AHU/AHU.srcs/sources_1/new/hc_sr04.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/AHU/AHU.srcs/sources_1/new/tick_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tick_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/AHU/AHU.srcs/sim_1/new/tb_hc_sr04.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hc_sr04
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
"xelab -wto 669c23fdcc254593938f9e992854b7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_hc_sr04_behav xil_defaultlib.tb_hc_sr04 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 669c23fdcc254593938f9e992854b7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_hc_sr04_behav xil_defaultlib.tb_hc_sr04 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tick_generator(TICK_HZ=1000000)
Compiling module xil_defaultlib.hc_sr04
Compiling module xil_defaultlib.tb_hc_sr04
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hc_sr04_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
=======
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hc_sr04_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/project/FPGA/AHU/AHU.srcs/sources_1/new/hc_sr04.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hc_sr04
INFO: [VRFC 10-2458] undeclared symbol toggle_us, assumed default net type wire [C:/project/FPGA/AHU/AHU.srcs/sources_1/new/hc_sr04.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/project/FPGA/AHU/AHU.srcs/sources_1/new/tick_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tick_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/project/FPGA/AHU/AHU.srcs/sim_1/new/tb_hc_sr04.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hc_sr04
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
"xelab -wto 669c23fdcc254593938f9e992854b7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_hc_sr04_behav xil_defaultlib.tb_hc_sr04 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 669c23fdcc254593938f9e992854b7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_hc_sr04_behav xil_defaultlib.tb_hc_sr04 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tick_generator(TICK_HZ=1000000)
Compiling module xil_defaultlib.hc_sr04
Compiling module xil_defaultlib.tb_hc_sr04
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hc_sr04_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
>>>>>>> 134525a36c2a604b3872dcf31189640a4c7bab1c
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hc_sr04_behav -key {Behavioral:sim_1:Functional:tb_hc_sr04} -tclbatch {tb_hc_sr04.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_hc_sr04.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
<<<<<<< HEAD
[              250000 ns] Trigger HIGH 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hc_sr04_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3051.289 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_hc_sr04'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
=======
Start test at time                50000
Trigger ON at time               250000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hc_sr04_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3161.676 ; gain = 0.078
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_hc_sr04'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/xilinx/Vivado/2021.1/tps/boost_1_72_0'
>>>>>>> 134525a36c2a604b3872dcf31189640a4c7bab1c
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hc_sr04' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
<<<<<<< HEAD
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hc_sr04_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_hc_sr04'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
"xelab -wto 669c23fdcc254593938f9e992854b7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_hc_sr04_behav xil_defaultlib.tb_hc_sr04 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 669c23fdcc254593938f9e992854b7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_hc_sr04_behav xil_defaultlib.tb_hc_sr04 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
[              250000 ns] Trigger HIGH 
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3051.289 ; gain = 0.000
run all
[            10055000 ns] Trigger 
[            12055000 ns] Echo HIGH 
[          1172055000 ns] Echo LOW ()
[          1179055000 ns]   : distance = 19 cm
$finish called at time : 1199055 ns : File "F:/FPGA/AHU/AHU.srcs/sim_1/new/tb_hc_sr04.v" Line 74
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/FPGA/AHU/AHU.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Jul 17 22:54:37 2025] Launched synth_1...
Run output will be captured here: F:/FPGA/AHU/AHU.runs/synth_1/runme.log
[Thu Jul 17 22:54:37 2025] Launched impl_1...
Run output will be captured here: F:/FPGA/AHU/AHU.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/FPGA/AHU/AHU.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/FPGA/AHU/AHU.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Jul 17 23:00:34 2025] Launched synth_1...
Run output will be captured here: F:/FPGA/AHU/AHU.runs/synth_1/runme.log
[Thu Jul 17 23:00:34 2025] Launched impl_1...
Run output will be captured here: F:/FPGA/AHU/AHU.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/FPGA/AHU/AHU.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/FPGA/AHU/AHU.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Jul 17 23:12:13 2025] Launched synth_1...
Run output will be captured here: F:/FPGA/AHU/AHU.runs/synth_1/runme.log
[Thu Jul 17 23:12:13 2025] Launched impl_1...
Run output will be captured here: F:/FPGA/AHU/AHU.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/FPGA/AHU/AHU.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Jul 17 23:14:44 2025] Launched synth_1...
Run output will be captured here: F:/FPGA/AHU/AHU.runs/synth_1/runme.log
[Thu Jul 17 23:14:44 2025] Launched impl_1...
Run output will be captured here: F:/FPGA/AHU/AHU.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/FPGA/AHU/AHU.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Jul 17 23:18:46 2025] Launched synth_1...
Run output will be captured here: F:/FPGA/AHU/AHU.runs/synth_1/runme.log
[Thu Jul 17 23:18:46 2025] Launched impl_1...
Run output will be captured here: F:/FPGA/AHU/AHU.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/FPGA/AHU/AHU.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/FPGA/AHU/AHU.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/FPGA/AHU/AHU.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Jul 17 23:26:33 2025] Launched synth_1...
Run output will be captured here: F:/FPGA/AHU/AHU.runs/synth_1/runme.log
[Thu Jul 17 23:26:33 2025] Launched impl_1...
Run output will be captured here: F:/FPGA/AHU/AHU.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/FPGA/AHU/AHU.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/FPGA/AHU/AHU.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Jul 17 23:35:29 2025] Launched synth_1...
Run output will be captured here: F:/FPGA/AHU/AHU.runs/synth_1/runme.log
[Thu Jul 17 23:35:29 2025] Launched impl_1...
Run output will be captured here: F:/FPGA/AHU/AHU.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/FPGA/AHU/AHU.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/FPGA/AHU/AHU.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Jul 17 23:41:25 2025] Launched synth_1...
Run output will be captured here: F:/FPGA/AHU/AHU.runs/synth_1/runme.log
[Thu Jul 17 23:41:25 2025] Launched impl_1...
Run output will be captured here: F:/FPGA/AHU/AHU.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/FPGA/AHU/AHU.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/FPGA/AHU/AHU.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Jul 17 23:50:19 2025] Launched synth_1...
Run output will be captured here: F:/FPGA/AHU/AHU.runs/synth_1/runme.log
[Thu Jul 17 23:50:19 2025] Launched impl_1...
Run output will be captured here: F:/FPGA/AHU/AHU.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/FPGA/AHU/AHU.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/FPGA/AHU/AHU.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Jul 17 23:56:36 2025] Launched synth_1...
Run output will be captured here: F:/FPGA/AHU/AHU.runs/synth_1/runme.log
[Thu Jul 17 23:56:36 2025] Launched impl_1...
Run output will be captured here: F:/FPGA/AHU/AHU.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/FPGA/AHU/AHU.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close [ open F:/FPGA/AHU/AHU.srcs/sources_1/new/dht11.v w ]
add_files F:/FPGA/AHU/AHU.srcs/sources_1/new/dht11.v
update_compile_order -fileset sources_1
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183B81B00A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B81B00A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/FPGA/AHU/AHU.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Fri Jul 18 01:36:02 2025] Launched synth_1...
Run output will be captured here: F:/FPGA/AHU/AHU.runs/synth_1/runme.log
[Fri Jul 18 01:36:02 2025] Launched impl_1...
Run output will be captured here: F:/FPGA/AHU/AHU.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183B81B00A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B81B00A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/FPGA/AHU/AHU.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Fri Jul 18 01:41:57 2025] Launched synth_1...
Run output will be captured here: F:/FPGA/AHU/AHU.runs/synth_1/runme.log
[Fri Jul 18 01:41:57 2025] Launched impl_1...
Run output will be captured here: F:/FPGA/AHU/AHU.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/FPGA/AHU/AHU.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Fri Jul 18 01:43:57 2025] Launched synth_1...
Run output will be captured here: F:/FPGA/AHU/AHU.runs/synth_1/runme.log
[Fri Jul 18 01:43:57 2025] Launched impl_1...
Run output will be captured here: F:/FPGA/AHU/AHU.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/FPGA/AHU/AHU.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
=======
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hc_sr04_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_hc_sr04'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
"xelab -wto 669c23fdcc254593938f9e992854b7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_hc_sr04_behav xil_defaultlib.tb_hc_sr04 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 669c23fdcc254593938f9e992854b7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_hc_sr04_behav xil_defaultlib.tb_hc_sr04 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Start test at time                50000
Trigger ON at time               250000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3161.809 ; gain = 0.133
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Start test at time                50000
Trigger ON at time               250000
Trigger OFF at time             15055000
Measured distance = 0 cm
$finish called at time : 10036055 ns : File "C:/project/FPGA/AHU/AHU.srcs/sim_1/new/tb_hc_sr04.v" Line 76
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 3161.914 ; gain = 0.105
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_hc_sr04'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hc_sr04' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hc_sr04_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/project/FPGA/AHU/AHU.srcs/sources_1/new/hc_sr04.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hc_sr04
INFO: [VRFC 10-2458] undeclared symbol toggle_us, assumed default net type wire [C:/project/FPGA/AHU/AHU.srcs/sources_1/new/hc_sr04.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/project/FPGA/AHU/AHU.srcs/sources_1/new/tick_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tick_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/project/FPGA/AHU/AHU.srcs/sim_1/new/tb_hc_sr04.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hc_sr04
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
"xelab -wto 669c23fdcc254593938f9e992854b7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_hc_sr04_behav xil_defaultlib.tb_hc_sr04 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 669c23fdcc254593938f9e992854b7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_hc_sr04_behav xil_defaultlib.tb_hc_sr04 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tick_generator(TICK_HZ=1000000)
Compiling module xil_defaultlib.hc_sr04
Compiling module xil_defaultlib.tb_hc_sr04
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hc_sr04_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hc_sr04_behav -key {Behavioral:sim_1:Functional:tb_hc_sr04} -tclbatch {tb_hc_sr04.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_hc_sr04.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Start test at time                50000
Trigger ON at time               250000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hc_sr04_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3162.051 ; gain = 0.078
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_hc_sr04'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hc_sr04' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hc_sr04_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_hc_sr04'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
"xelab -wto 669c23fdcc254593938f9e992854b7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_hc_sr04_behav xil_defaultlib.tb_hc_sr04 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 669c23fdcc254593938f9e992854b7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_hc_sr04_behav xil_defaultlib.tb_hc_sr04 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Start test at time                50000
Trigger ON at time               250000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3162.051 ; gain = 0.000
run all
Trigger OFF at time             15055000
Measured distance = 0 cm
$finish called at time : 38028055 ns : File "C:/project/FPGA/AHU/AHU.srcs/sim_1/new/tb_hc_sr04.v" Line 78
run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:41 . Memory (MB): peak = 3162.238 ; gain = 0.188
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_hc_sr04'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hc_sr04' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hc_sr04_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/project/FPGA/AHU/AHU.srcs/sources_1/new/hc_sr04.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hc_sr04
INFO: [VRFC 10-2458] undeclared symbol toggle_us, assumed default net type wire [C:/project/FPGA/AHU/AHU.srcs/sources_1/new/hc_sr04.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/project/FPGA/AHU/AHU.srcs/sources_1/new/tick_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tick_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/project/FPGA/AHU/AHU.srcs/sim_1/new/tb_hc_sr04.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hc_sr04
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
"xelab -wto 669c23fdcc254593938f9e992854b7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_hc_sr04_behav xil_defaultlib.tb_hc_sr04 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 669c23fdcc254593938f9e992854b7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_hc_sr04_behav xil_defaultlib.tb_hc_sr04 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tick_generator(TICK_HZ=1000000)
Compiling module xil_defaultlib.hc_sr04
Compiling module xil_defaultlib.tb_hc_sr04
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hc_sr04_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hc_sr04_behav -key {Behavioral:sim_1:Functional:tb_hc_sr04} -tclbatch {tb_hc_sr04.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_hc_sr04.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Start test at time                50000
Trigger ON at time               250000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hc_sr04_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3162.281 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_hc_sr04'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hc_sr04' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hc_sr04_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/project/FPGA/AHU/AHU.srcs/sources_1/new/hc_sr04.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hc_sr04
INFO: [VRFC 10-2458] undeclared symbol toggle_us, assumed default net type wire [C:/project/FPGA/AHU/AHU.srcs/sources_1/new/hc_sr04.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/project/FPGA/AHU/AHU.srcs/sources_1/new/tick_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tick_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/project/FPGA/AHU/AHU.srcs/sim_1/new/tb_hc_sr04.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hc_sr04
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_hc_sr04'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
"xelab -wto 669c23fdcc254593938f9e992854b7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_hc_sr04_behav xil_defaultlib.tb_hc_sr04 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 669c23fdcc254593938f9e992854b7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_hc_sr04_behav xil_defaultlib.tb_hc_sr04 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tick_generator(TICK_HZ=1000000)
Compiling module xil_defaultlib.hc_sr04
Compiling module xil_defaultlib.tb_hc_sr04
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hc_sr04_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Start test at time                50000
Trigger ON at time               250000
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3162.660 ; gain = 0.379
run all
Trigger OFF at time             15055000
Measured distance = 0 cm
$finish called at time : 38028055 ns : File "C:/project/FPGA/AHU/AHU.srcs/sim_1/new/tb_hc_sr04.v" Line 78
run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:38 . Memory (MB): peak = 3162.957 ; gain = 0.297
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_hc_sr04'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hc_sr04' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hc_sr04_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/project/FPGA/AHU/AHU.srcs/sources_1/new/hc_sr04.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hc_sr04
INFO: [VRFC 10-2458] undeclared symbol toggle_us, assumed default net type wire [C:/project/FPGA/AHU/AHU.srcs/sources_1/new/hc_sr04.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/project/FPGA/AHU/AHU.srcs/sources_1/new/tick_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tick_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/project/FPGA/AHU/AHU.srcs/sim_1/new/tb_hc_sr04.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hc_sr04
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
"xelab -wto 669c23fdcc254593938f9e992854b7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_hc_sr04_behav xil_defaultlib.tb_hc_sr04 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 669c23fdcc254593938f9e992854b7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_hc_sr04_behav xil_defaultlib.tb_hc_sr04 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tick_generator(TICK_HZ=1000000)
Compiling module xil_defaultlib.hc_sr04
Compiling module xil_defaultlib.tb_hc_sr04
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hc_sr04_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hc_sr04_behav -key {Behavioral:sim_1:Functional:tb_hc_sr04} -tclbatch {tb_hc_sr04.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_hc_sr04.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Start test at time                50000
Trigger ON at time               250000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hc_sr04_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3163.086 ; gain = 0.129
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_hc_sr04'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hc_sr04' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hc_sr04_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_hc_sr04'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
"xelab -wto 669c23fdcc254593938f9e992854b7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_hc_sr04_behav xil_defaultlib.tb_hc_sr04 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 669c23fdcc254593938f9e992854b7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_hc_sr04_behav xil_defaultlib.tb_hc_sr04 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Start test at time                50000
Trigger ON at time               250000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3163.160 ; gain = 0.074
run all
Trigger OFF at time             15055000
Measured distance = 0 cm
$finish called at time : 38028055 ns : File "C:/project/FPGA/AHU/AHU.srcs/sim_1/new/tb_hc_sr04.v" Line 78
run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:38 . Memory (MB): peak = 3163.414 ; gain = 0.254
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/project/FPGA/AHU/AHU.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Jul 17 16:19:02 2025] Launched synth_1...
Run output will be captured here: C:/project/FPGA/AHU/AHU.runs/synth_1/runme.log
[Thu Jul 17 16:19:02 2025] Launched impl_1...
Run output will be captured here: C:/project/FPGA/AHU/AHU.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/project/FPGA/AHU/AHU.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
>>>>>>> 134525a36c2a604b3872dcf31189640a4c7bab1c
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
<<<<<<< HEAD
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jul 18 01:53:49 2025...
=======
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_hc_sr04'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hc_sr04' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hc_sr04_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/project/FPGA/AHU/AHU.srcs/sources_1/new/hc_sr04.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hc_sr04
INFO: [VRFC 10-2458] undeclared symbol toggle_us, assumed default net type wire [C:/project/FPGA/AHU/AHU.srcs/sources_1/new/hc_sr04.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/project/FPGA/AHU/AHU.srcs/sources_1/new/tick_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tick_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/project/FPGA/AHU/AHU.srcs/sim_1/new/tb_hc_sr04.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hc_sr04
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
"xelab -wto 669c23fdcc254593938f9e992854b7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_hc_sr04_behav xil_defaultlib.tb_hc_sr04 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 669c23fdcc254593938f9e992854b7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_hc_sr04_behav xil_defaultlib.tb_hc_sr04 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tick_generator(TICK_HZ=1000000)
Compiling module xil_defaultlib.hc_sr04
Compiling module xil_defaultlib.tb_hc_sr04
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hc_sr04_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hc_sr04_behav -key {Behavioral:sim_1:Functional:tb_hc_sr04} -tclbatch {tb_hc_sr04.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_hc_sr04.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Start test at time                50000
Trigger ON at time               250000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hc_sr04_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_hc_sr04'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hc_sr04' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hc_sr04_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_hc_sr04'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
"xelab -wto 669c23fdcc254593938f9e992854b7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_hc_sr04_behav xil_defaultlib.tb_hc_sr04 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 669c23fdcc254593938f9e992854b7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_hc_sr04_behav xil_defaultlib.tb_hc_sr04 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Start test at time                50000
Trigger ON at time               250000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3164.328 ; gain = 0.344
run all
Trigger OFF at time             15055000
run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 3164.500 ; gain = 0.172
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_hc_sr04'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hc_sr04' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hc_sr04_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_hc_sr04'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
"xelab -wto 669c23fdcc254593938f9e992854b7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_hc_sr04_behav xil_defaultlib.tb_hc_sr04 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 669c23fdcc254593938f9e992854b7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_hc_sr04_behav xil_defaultlib.tb_hc_sr04 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Start test at time                50000
Trigger ON at time               250000
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3164.535 ; gain = 0.035
run all
Trigger OFF at time             15055000
Measured distance = 0 cm
$finish called at time : 38028055 ns : File "C:/project/FPGA/AHU/AHU.srcs/sim_1/new/tb_hc_sr04.v" Line 78
run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:38 . Memory (MB): peak = 3164.656 ; gain = 0.121
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_hc_sr04'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hc_sr04' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hc_sr04_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/project/FPGA/AHU/AHU.srcs/sources_1/new/hc_sr04.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hc_sr04
INFO: [VRFC 10-2458] undeclared symbol toggle_us, assumed default net type wire [C:/project/FPGA/AHU/AHU.srcs/sources_1/new/hc_sr04.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/project/FPGA/AHU/AHU.srcs/sources_1/new/tick_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tick_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/project/FPGA/AHU/AHU.srcs/sim_1/new/tb_hc_sr04.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hc_sr04
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
"xelab -wto 669c23fdcc254593938f9e992854b7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_hc_sr04_behav xil_defaultlib.tb_hc_sr04 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 669c23fdcc254593938f9e992854b7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_hc_sr04_behav xil_defaultlib.tb_hc_sr04 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tick_generator(TICK_HZ=1000000)
Compiling module xil_defaultlib.hc_sr04
Compiling module xil_defaultlib.tb_hc_sr04
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hc_sr04_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hc_sr04_behav -key {Behavioral:sim_1:Functional:tb_hc_sr04} -tclbatch {tb_hc_sr04.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_hc_sr04.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Start test at time                50000
Trigger ON at time               250000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hc_sr04_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3164.656 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_hc_sr04'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hc_sr04' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hc_sr04_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_hc_sr04'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
"xelab -wto 669c23fdcc254593938f9e992854b7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_hc_sr04_behav xil_defaultlib.tb_hc_sr04 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 669c23fdcc254593938f9e992854b7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_hc_sr04_behav xil_defaultlib.tb_hc_sr04 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Start test at time                50000
Trigger ON at time               250000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3165.188 ; gain = 0.531
run all
Trigger OFF at time             15055000
Measured distance = 0 cm
$finish called at time : 44055 ns : File "C:/project/FPGA/AHU/AHU.srcs/sim_1/new/tb_hc_sr04.v" Line 77
run all
run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:50 . Memory (MB): peak = 3165.477 ; gain = 0.266
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_hc_sr04'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hc_sr04' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hc_sr04_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/project/FPGA/AHU/AHU.srcs/sources_1/new/hc_sr04.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hc_sr04
INFO: [VRFC 10-2458] undeclared symbol toggle_us, assumed default net type wire [C:/project/FPGA/AHU/AHU.srcs/sources_1/new/hc_sr04.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/project/FPGA/AHU/AHU.srcs/sources_1/new/tick_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tick_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/project/FPGA/AHU/AHU.srcs/sim_1/new/tb_hc_sr04.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hc_sr04
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
"xelab -wto 669c23fdcc254593938f9e992854b7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_hc_sr04_behav xil_defaultlib.tb_hc_sr04 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 669c23fdcc254593938f9e992854b7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_hc_sr04_behav xil_defaultlib.tb_hc_sr04 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tick_generator(TICK_HZ=1000000)
Compiling module xil_defaultlib.hc_sr04
Compiling module xil_defaultlib.tb_hc_sr04
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hc_sr04_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hc_sr04_behav -key {Behavioral:sim_1:Functional:tb_hc_sr04} -tclbatch {tb_hc_sr04.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_hc_sr04.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Start test at time                50000
Trigger ON at time               250000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hc_sr04_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_hc_sr04'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hc_sr04' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hc_sr04_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_hc_sr04'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
"xelab -wto 669c23fdcc254593938f9e992854b7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_hc_sr04_behav xil_defaultlib.tb_hc_sr04 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 669c23fdcc254593938f9e992854b7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_hc_sr04_behav xil_defaultlib.tb_hc_sr04 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Start test at time                50000
Trigger ON at time               250000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3165.477 ; gain = 0.000
run all
Trigger OFF at time             15055000
Measured distance = 0 cm
$finish called at time : 53055 ns : File "C:/project/FPGA/AHU/AHU.srcs/sim_1/new/tb_hc_sr04.v" Line 77
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_hc_sr04'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hc_sr04' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hc_sr04_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/project/FPGA/AHU/AHU.srcs/sources_1/new/hc_sr04.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hc_sr04
INFO: [VRFC 10-2458] undeclared symbol toggle_us, assumed default net type wire [C:/project/FPGA/AHU/AHU.srcs/sources_1/new/hc_sr04.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/project/FPGA/AHU/AHU.srcs/sources_1/new/tick_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tick_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/project/FPGA/AHU/AHU.srcs/sim_1/new/tb_hc_sr04.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hc_sr04
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
"xelab -wto 669c23fdcc254593938f9e992854b7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_hc_sr04_behav xil_defaultlib.tb_hc_sr04 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 669c23fdcc254593938f9e992854b7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_hc_sr04_behav xil_defaultlib.tb_hc_sr04 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tick_generator(TICK_HZ=1000000)
Compiling module xil_defaultlib.hc_sr04
Compiling module xil_defaultlib.tb_hc_sr04
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hc_sr04_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hc_sr04_behav -key {Behavioral:sim_1:Functional:tb_hc_sr04} -tclbatch {tb_hc_sr04.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_hc_sr04.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Start test at time                50000
Trigger ON at time               250000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hc_sr04_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_hc_sr04'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hc_sr04' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hc_sr04_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/project/FPGA/AHU/AHU.srcs/sources_1/new/hc_sr04.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hc_sr04
INFO: [VRFC 10-2458] undeclared symbol toggle_us, assumed default net type wire [C:/project/FPGA/AHU/AHU.srcs/sources_1/new/hc_sr04.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/project/FPGA/AHU/AHU.srcs/sources_1/new/tick_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tick_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/project/FPGA/AHU/AHU.srcs/sim_1/new/tb_hc_sr04.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hc_sr04
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_hc_sr04'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
"xelab -wto 669c23fdcc254593938f9e992854b7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_hc_sr04_behav xil_defaultlib.tb_hc_sr04 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 669c23fdcc254593938f9e992854b7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_hc_sr04_behav xil_defaultlib.tb_hc_sr04 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tick_generator(TICK_HZ=1000000)
Compiling module xil_defaultlib.hc_sr04
Compiling module xil_defaultlib.tb_hc_sr04
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hc_sr04_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Start test at time                50000
Trigger ON at time               250000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3166.215 ; gain = 0.004
run all
Trigger OFF at time             15055000
Measured distance = 0 cm
$finish called at time : 52055 ns : File "C:/project/FPGA/AHU/AHU.srcs/sim_1/new/tb_hc_sr04.v" Line 76
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_hc_sr04'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hc_sr04' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hc_sr04_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/project/FPGA/AHU/AHU.srcs/sources_1/new/hc_sr04.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hc_sr04
INFO: [VRFC 10-2458] undeclared symbol toggle_us, assumed default net type wire [C:/project/FPGA/AHU/AHU.srcs/sources_1/new/hc_sr04.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/project/FPGA/AHU/AHU.srcs/sources_1/new/tick_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tick_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/project/FPGA/AHU/AHU.srcs/sim_1/new/tb_hc_sr04.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hc_sr04
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_hc_sr04'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
"xelab -wto 669c23fdcc254593938f9e992854b7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_hc_sr04_behav xil_defaultlib.tb_hc_sr04 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 669c23fdcc254593938f9e992854b7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_hc_sr04_behav xil_defaultlib.tb_hc_sr04 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tick_generator(TICK_HZ=1000000)
Compiling module xil_defaultlib.hc_sr04
Compiling module xil_defaultlib.tb_hc_sr04
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hc_sr04_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Start test at time                50000
Trigger ON at time               250000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3166.391 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_hc_sr04'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hc_sr04' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hc_sr04_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
"xelab -wto 669c23fdcc254593938f9e992854b7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_hc_sr04_behav xil_defaultlib.tb_hc_sr04 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 669c23fdcc254593938f9e992854b7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_hc_sr04_behav xil_defaultlib.tb_hc_sr04 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/project/FPGA/AHU/AHU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hc_sr04_behav -key {Behavioral:sim_1:Functional:tb_hc_sr04} -tclbatch {tb_hc_sr04.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_hc_sr04.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Start test at time                50000
Trigger ON at time               250000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hc_sr04_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
>>>>>>> 134525a36c2a604b3872dcf31189640a4c7bab1c
