Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sat Nov 26 14:30:02 2016
| Host         : Georges-T460p running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file bd_wrapper_timing_summary_routed.rpt -rpx bd_wrapper_timing_summary_routed.rpx
| Design       : bd_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 6 register/latch pins with no clock driven by root clock pin: bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[0]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[10]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[11]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[12]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[13]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[14]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[15]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[16]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[17]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[18]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[19]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[1]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[20]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[2]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[3]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[4]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[5]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[6]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[7]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[8]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[9]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 285 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.225    -3790.742                   1165                 5619       -0.435       -0.435                      1                 5619        3.000        0.000                       0                  1555  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk_fpga_0              {0.000 5.000}        10.000          100.000         
clock                   {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 20.000}       40.000          25.000          
  clk_out2_clk_wiz_0_1  {0.000 20.833}       41.667          24.000          
  clk_out3_clk_wiz_0_1  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         
sysclk                  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 20.000}       40.000          25.000          
  clk_out2_clk_wiz_0    {0.000 20.833}       41.667          24.000          
  clk_out3_clk_wiz_0    {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0    {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                    1.295        0.000                      0                 2972        0.058        0.000                      0                 2972        4.020        0.000                       0                  1261  
clock                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       28.438        0.000                      0                 1335        0.190        0.000                      0                 1335       19.500        0.000                       0                   132  
  clk_out2_clk_wiz_0_1       37.798        0.000                      0                   45        0.237        0.000                      0                   45       20.333        0.000                       0                    35  
  clk_out3_clk_wiz_0_1      185.153        0.000                      0                 1267        0.226        0.000                      0                 1267       13.360        0.000                       0                   123  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  
sysclk                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         28.436        0.000                      0                 1335        0.190        0.000                      0                 1335       19.500        0.000                       0                   132  
  clk_out2_clk_wiz_0         37.796        0.000                      0                   45        0.237        0.000                      0                   45       20.333        0.000                       0                    35  
  clk_out3_clk_wiz_0        185.148        0.000                      0                 1267        0.226        0.000                      0                 1267       13.360        0.000                       0                   123  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_fpga_0                  0.689        0.000                      0                    8        0.373        0.000                      0                    8  
clk_out2_clk_wiz_0_1  clk_fpga_0                 -2.398       -2.398                      1                    1       -0.433       -0.433                      1                    1  
clk_out1_clk_wiz_0    clk_fpga_0                  0.687        0.000                      0                    8        0.372        0.000                      0                    8  
clk_out2_clk_wiz_0    clk_fpga_0                 -2.399       -2.399                      1                    1       -0.435       -0.435                      1                    1  
clk_fpga_0            clk_out1_clk_wiz_0_1       -5.224    -3786.628                   1164                 1164        2.502        0.000                      0                 1164  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       28.436        0.000                      0                 1335        0.083        0.000                      0                 1335  
clk_out2_clk_wiz_0    clk_out2_clk_wiz_0_1       37.796        0.000                      0                   45        0.130        0.000                      0                   45  
clk_out3_clk_wiz_0    clk_out3_clk_wiz_0_1      185.148        0.000                      0                 1267        0.084        0.000                      0                 1267  
clk_fpga_0            clk_out1_clk_wiz_0         -5.225    -3788.343                   1164                 1164        2.501        0.000                      0                 1164  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         28.436        0.000                      0                 1335        0.083        0.000                      0                 1335  
clk_out2_clk_wiz_0_1  clk_out2_clk_wiz_0         37.796        0.000                      0                   45        0.130        0.000                      0                   45  
clk_out3_clk_wiz_0_1  clk_out3_clk_wiz_0        185.148        0.000                      0                 1267        0.084        0.000                      0                 1267  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.295ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.295ns  (required time - arrival time)
  Source:                 bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.243ns  (logic 2.583ns (31.336%)  route 5.660ns (68.664%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.699 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        1.737     3.031    bd_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[0])
                                                      1.450     4.481 r  bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ARID[0]
                         net (fo=17, routed)          1.945     6.426    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i_reg[0]_7[0]
    SLICE_X34Y85         LUT6 (Prop_lut6_I1_O)        0.124     6.550 r  bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aid_match_70_carry_i_4/O
                         net (fo=1, routed)           0.000     6.550    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aid_match_70_carry_i_4_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.063 f  bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aid_match_70_carry/CO[3]
                         net (fo=2, routed)           0.896     7.959    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aid_match_70
    SLICE_X34Y83         LUT5 (Prop_lut5_I0_O)        0.124     8.083 r  bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_13__0/O
                         net (fo=3, routed)           0.983     9.066    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_13__0_n_0
    SLICE_X33Y81         LUT6 (Prop_lut6_I3_O)        0.124     9.190 f  bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_6/O
                         net (fo=8, routed)           0.851    10.040    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_6_n_0
    SLICE_X30Y84         LUT4 (Prop_lut4_I3_O)        0.124    10.164 r  bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[0].active_target[1]_i_1__0/O
                         net (fo=17, routed)          0.453    10.617    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/cmd_push_0
    SLICE_X30Y86         LUT4 (Prop_lut4_I0_O)        0.124    10.741 r  bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[0].active_cnt[3]_i_1__0/O
                         net (fo=4, routed)           0.532    11.274    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst_n_10
    SLICE_X29Y86         FDRE                                         r  bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        1.520    12.699    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X29Y86         FDRE                                         r  bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[0]/C
                         clock pessimism              0.229    12.928    
                         clock uncertainty           -0.154    12.774    
    SLICE_X29Y86         FDRE (Setup_fdre_C_CE)      -0.205    12.569    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.569    
                         arrival time                         -11.274    
  -------------------------------------------------------------------
                         slack                                  1.295    

Slack (MET) :             1.295ns  (required time - arrival time)
  Source:                 bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.243ns  (logic 2.583ns (31.336%)  route 5.660ns (68.664%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.699 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        1.737     3.031    bd_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[0])
                                                      1.450     4.481 r  bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ARID[0]
                         net (fo=17, routed)          1.945     6.426    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i_reg[0]_7[0]
    SLICE_X34Y85         LUT6 (Prop_lut6_I1_O)        0.124     6.550 r  bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aid_match_70_carry_i_4/O
                         net (fo=1, routed)           0.000     6.550    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aid_match_70_carry_i_4_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.063 f  bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aid_match_70_carry/CO[3]
                         net (fo=2, routed)           0.896     7.959    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aid_match_70
    SLICE_X34Y83         LUT5 (Prop_lut5_I0_O)        0.124     8.083 r  bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_13__0/O
                         net (fo=3, routed)           0.983     9.066    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_13__0_n_0
    SLICE_X33Y81         LUT6 (Prop_lut6_I3_O)        0.124     9.190 f  bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_6/O
                         net (fo=8, routed)           0.851    10.040    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_6_n_0
    SLICE_X30Y84         LUT4 (Prop_lut4_I3_O)        0.124    10.164 r  bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[0].active_target[1]_i_1__0/O
                         net (fo=17, routed)          0.453    10.617    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/cmd_push_0
    SLICE_X30Y86         LUT4 (Prop_lut4_I0_O)        0.124    10.741 r  bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[0].active_cnt[3]_i_1__0/O
                         net (fo=4, routed)           0.532    11.274    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst_n_10
    SLICE_X29Y86         FDRE                                         r  bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        1.520    12.699    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X29Y86         FDRE                                         r  bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[1]/C
                         clock pessimism              0.229    12.928    
                         clock uncertainty           -0.154    12.774    
    SLICE_X29Y86         FDRE (Setup_fdre_C_CE)      -0.205    12.569    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.569    
                         arrival time                         -11.274    
  -------------------------------------------------------------------
                         slack                                  1.295    

Slack (MET) :             1.295ns  (required time - arrival time)
  Source:                 bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.243ns  (logic 2.583ns (31.336%)  route 5.660ns (68.664%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.699 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        1.737     3.031    bd_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[0])
                                                      1.450     4.481 r  bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ARID[0]
                         net (fo=17, routed)          1.945     6.426    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i_reg[0]_7[0]
    SLICE_X34Y85         LUT6 (Prop_lut6_I1_O)        0.124     6.550 r  bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aid_match_70_carry_i_4/O
                         net (fo=1, routed)           0.000     6.550    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aid_match_70_carry_i_4_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.063 f  bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aid_match_70_carry/CO[3]
                         net (fo=2, routed)           0.896     7.959    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aid_match_70
    SLICE_X34Y83         LUT5 (Prop_lut5_I0_O)        0.124     8.083 r  bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_13__0/O
                         net (fo=3, routed)           0.983     9.066    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_13__0_n_0
    SLICE_X33Y81         LUT6 (Prop_lut6_I3_O)        0.124     9.190 f  bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_6/O
                         net (fo=8, routed)           0.851    10.040    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_6_n_0
    SLICE_X30Y84         LUT4 (Prop_lut4_I3_O)        0.124    10.164 r  bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[0].active_target[1]_i_1__0/O
                         net (fo=17, routed)          0.453    10.617    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/cmd_push_0
    SLICE_X30Y86         LUT4 (Prop_lut4_I0_O)        0.124    10.741 r  bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[0].active_cnt[3]_i_1__0/O
                         net (fo=4, routed)           0.532    11.274    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst_n_10
    SLICE_X29Y86         FDRE                                         r  bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        1.520    12.699    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X29Y86         FDRE                                         r  bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[2]/C
                         clock pessimism              0.229    12.928    
                         clock uncertainty           -0.154    12.774    
    SLICE_X29Y86         FDRE (Setup_fdre_C_CE)      -0.205    12.569    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         12.569    
                         arrival time                         -11.274    
  -------------------------------------------------------------------
                         slack                                  1.295    

Slack (MET) :             1.295ns  (required time - arrival time)
  Source:                 bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.243ns  (logic 2.583ns (31.336%)  route 5.660ns (68.664%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.699 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        1.737     3.031    bd_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[0])
                                                      1.450     4.481 r  bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ARID[0]
                         net (fo=17, routed)          1.945     6.426    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i_reg[0]_7[0]
    SLICE_X34Y85         LUT6 (Prop_lut6_I1_O)        0.124     6.550 r  bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aid_match_70_carry_i_4/O
                         net (fo=1, routed)           0.000     6.550    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aid_match_70_carry_i_4_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.063 f  bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aid_match_70_carry/CO[3]
                         net (fo=2, routed)           0.896     7.959    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aid_match_70
    SLICE_X34Y83         LUT5 (Prop_lut5_I0_O)        0.124     8.083 r  bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_13__0/O
                         net (fo=3, routed)           0.983     9.066    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_13__0_n_0
    SLICE_X33Y81         LUT6 (Prop_lut6_I3_O)        0.124     9.190 f  bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_6/O
                         net (fo=8, routed)           0.851    10.040    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_6_n_0
    SLICE_X30Y84         LUT4 (Prop_lut4_I3_O)        0.124    10.164 r  bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[0].active_target[1]_i_1__0/O
                         net (fo=17, routed)          0.453    10.617    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/cmd_push_0
    SLICE_X30Y86         LUT4 (Prop_lut4_I0_O)        0.124    10.741 r  bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[0].active_cnt[3]_i_1__0/O
                         net (fo=4, routed)           0.532    11.274    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst_n_10
    SLICE_X29Y86         FDRE                                         r  bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        1.520    12.699    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X29Y86         FDRE                                         r  bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[3]/C
                         clock pessimism              0.229    12.928    
                         clock uncertainty           -0.154    12.774    
    SLICE_X29Y86         FDRE (Setup_fdre_C_CE)      -0.205    12.569    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         12.569    
                         arrival time                         -11.274    
  -------------------------------------------------------------------
                         slack                                  1.295    

Slack (MET) :             1.314ns  (required time - arrival time)
  Source:                 bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[1].active_cnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.303ns  (logic 2.449ns (29.494%)  route 5.854ns (70.506%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 12.878 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        1.737     3.031    bd_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[9])
                                                      1.453     4.484 r  bd_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[9]
                         net (fo=17, routed)          2.119     6.603    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.s_ready_i_reg[0]_3[9]
    SLICE_X32Y104        LUT6 (Prop_lut6_I1_O)        0.124     6.727 r  bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aid_match_20_carry_i_1__0/O
                         net (fo=1, routed)           0.000     6.727    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aid_match_20_carry_i_1__0_n_0
    SLICE_X32Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.103 f  bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aid_match_20_carry/CO[3]
                         net (fo=3, routed)           1.511     8.614    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aid_match_20
    SLICE_X27Y102        LUT4 (Prop_lut4_I1_O)        0.124     8.738 r  bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_14/O
                         net (fo=1, routed)           0.427     9.165    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_14_n_0
    SLICE_X28Y102        LUT6 (Prop_lut6_I5_O)        0.124     9.289 f  bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5/O
                         net (fo=8, routed)           0.613     9.902    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5_n_0
    SLICE_X28Y103        LUT5 (Prop_lut5_I1_O)        0.124    10.026 r  bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[1].active_target[9]_i_1/O
                         net (fo=17, routed)          0.665    10.691    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/cmd_push_1
    SLICE_X29Y103        LUT4 (Prop_lut4_I0_O)        0.124    10.815 r  bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[1].active_cnt[11]_i_1/O
                         net (fo=4, routed)           0.519    11.334    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst_n_8
    SLICE_X28Y103        FDRE                                         r  bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[1].active_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        1.699    12.878    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X28Y103        FDRE                                         r  bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[1].active_cnt_reg[10]/C
                         clock pessimism              0.129    13.007    
                         clock uncertainty           -0.154    12.853    
    SLICE_X28Y103        FDRE (Setup_fdre_C_CE)      -0.205    12.648    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[1].active_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         12.648    
                         arrival time                         -11.334    
  -------------------------------------------------------------------
                         slack                                  1.314    

Slack (MET) :             1.314ns  (required time - arrival time)
  Source:                 bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[1].active_cnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.303ns  (logic 2.449ns (29.494%)  route 5.854ns (70.506%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 12.878 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        1.737     3.031    bd_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[9])
                                                      1.453     4.484 r  bd_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[9]
                         net (fo=17, routed)          2.119     6.603    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.s_ready_i_reg[0]_3[9]
    SLICE_X32Y104        LUT6 (Prop_lut6_I1_O)        0.124     6.727 r  bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aid_match_20_carry_i_1__0/O
                         net (fo=1, routed)           0.000     6.727    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aid_match_20_carry_i_1__0_n_0
    SLICE_X32Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.103 f  bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aid_match_20_carry/CO[3]
                         net (fo=3, routed)           1.511     8.614    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aid_match_20
    SLICE_X27Y102        LUT4 (Prop_lut4_I1_O)        0.124     8.738 r  bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_14/O
                         net (fo=1, routed)           0.427     9.165    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_14_n_0
    SLICE_X28Y102        LUT6 (Prop_lut6_I5_O)        0.124     9.289 f  bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5/O
                         net (fo=8, routed)           0.613     9.902    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5_n_0
    SLICE_X28Y103        LUT5 (Prop_lut5_I1_O)        0.124    10.026 r  bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[1].active_target[9]_i_1/O
                         net (fo=17, routed)          0.665    10.691    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/cmd_push_1
    SLICE_X29Y103        LUT4 (Prop_lut4_I0_O)        0.124    10.815 r  bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[1].active_cnt[11]_i_1/O
                         net (fo=4, routed)           0.519    11.334    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst_n_8
    SLICE_X28Y103        FDRE                                         r  bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[1].active_cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        1.699    12.878    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X28Y103        FDRE                                         r  bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[1].active_cnt_reg[11]/C
                         clock pessimism              0.129    13.007    
                         clock uncertainty           -0.154    12.853    
    SLICE_X28Y103        FDRE (Setup_fdre_C_CE)      -0.205    12.648    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[1].active_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         12.648    
                         arrival time                         -11.334    
  -------------------------------------------------------------------
                         slack                                  1.314    

Slack (MET) :             1.314ns  (required time - arrival time)
  Source:                 bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[1].active_cnt_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.303ns  (logic 2.449ns (29.494%)  route 5.854ns (70.506%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 12.878 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        1.737     3.031    bd_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[9])
                                                      1.453     4.484 r  bd_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[9]
                         net (fo=17, routed)          2.119     6.603    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.s_ready_i_reg[0]_3[9]
    SLICE_X32Y104        LUT6 (Prop_lut6_I1_O)        0.124     6.727 r  bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aid_match_20_carry_i_1__0/O
                         net (fo=1, routed)           0.000     6.727    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aid_match_20_carry_i_1__0_n_0
    SLICE_X32Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.103 f  bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aid_match_20_carry/CO[3]
                         net (fo=3, routed)           1.511     8.614    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aid_match_20
    SLICE_X27Y102        LUT4 (Prop_lut4_I1_O)        0.124     8.738 r  bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_14/O
                         net (fo=1, routed)           0.427     9.165    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_14_n_0
    SLICE_X28Y102        LUT6 (Prop_lut6_I5_O)        0.124     9.289 f  bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5/O
                         net (fo=8, routed)           0.613     9.902    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5_n_0
    SLICE_X28Y103        LUT5 (Prop_lut5_I1_O)        0.124    10.026 r  bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[1].active_target[9]_i_1/O
                         net (fo=17, routed)          0.665    10.691    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/cmd_push_1
    SLICE_X29Y103        LUT4 (Prop_lut4_I0_O)        0.124    10.815 r  bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[1].active_cnt[11]_i_1/O
                         net (fo=4, routed)           0.519    11.334    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst_n_8
    SLICE_X28Y103        FDRE                                         r  bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[1].active_cnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        1.699    12.878    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X28Y103        FDRE                                         r  bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[1].active_cnt_reg[8]/C
                         clock pessimism              0.129    13.007    
                         clock uncertainty           -0.154    12.853    
    SLICE_X28Y103        FDRE (Setup_fdre_C_CE)      -0.205    12.648    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[1].active_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         12.648    
                         arrival time                         -11.334    
  -------------------------------------------------------------------
                         slack                                  1.314    

Slack (MET) :             1.314ns  (required time - arrival time)
  Source:                 bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[1].active_cnt_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.303ns  (logic 2.449ns (29.494%)  route 5.854ns (70.506%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 12.878 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        1.737     3.031    bd_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[9])
                                                      1.453     4.484 r  bd_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[9]
                         net (fo=17, routed)          2.119     6.603    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.s_ready_i_reg[0]_3[9]
    SLICE_X32Y104        LUT6 (Prop_lut6_I1_O)        0.124     6.727 r  bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aid_match_20_carry_i_1__0/O
                         net (fo=1, routed)           0.000     6.727    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aid_match_20_carry_i_1__0_n_0
    SLICE_X32Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.103 f  bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aid_match_20_carry/CO[3]
                         net (fo=3, routed)           1.511     8.614    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aid_match_20
    SLICE_X27Y102        LUT4 (Prop_lut4_I1_O)        0.124     8.738 r  bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_14/O
                         net (fo=1, routed)           0.427     9.165    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_14_n_0
    SLICE_X28Y102        LUT6 (Prop_lut6_I5_O)        0.124     9.289 f  bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5/O
                         net (fo=8, routed)           0.613     9.902    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5_n_0
    SLICE_X28Y103        LUT5 (Prop_lut5_I1_O)        0.124    10.026 r  bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[1].active_target[9]_i_1/O
                         net (fo=17, routed)          0.665    10.691    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/cmd_push_1
    SLICE_X29Y103        LUT4 (Prop_lut4_I0_O)        0.124    10.815 r  bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[1].active_cnt[11]_i_1/O
                         net (fo=4, routed)           0.519    11.334    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst_n_8
    SLICE_X28Y103        FDRE                                         r  bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[1].active_cnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        1.699    12.878    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X28Y103        FDRE                                         r  bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[1].active_cnt_reg[9]/C
                         clock pessimism              0.129    13.007    
                         clock uncertainty           -0.154    12.853    
    SLICE_X28Y103        FDRE (Setup_fdre_C_CE)      -0.205    12.648    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[1].active_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         12.648    
                         arrival time                         -11.334    
  -------------------------------------------------------------------
                         slack                                  1.314    

Slack (MET) :             1.332ns  (required time - arrival time)
  Source:                 bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[4].active_cnt_reg[34]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.236ns  (logic 2.583ns (31.362%)  route 5.653ns (68.638%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        1.737     3.031    bd_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[0])
                                                      1.450     4.481 r  bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ARID[0]
                         net (fo=17, routed)          1.945     6.426    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i_reg[0]_7[0]
    SLICE_X34Y85         LUT6 (Prop_lut6_I1_O)        0.124     6.550 r  bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aid_match_70_carry_i_4/O
                         net (fo=1, routed)           0.000     6.550    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aid_match_70_carry_i_4_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.063 f  bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aid_match_70_carry/CO[3]
                         net (fo=2, routed)           0.896     7.959    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aid_match_70
    SLICE_X34Y83         LUT5 (Prop_lut5_I0_O)        0.124     8.083 r  bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_13__0/O
                         net (fo=3, routed)           0.983     9.066    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_13__0_n_0
    SLICE_X33Y81         LUT6 (Prop_lut6_I3_O)        0.124     9.190 f  bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_6/O
                         net (fo=8, routed)           0.640     9.829    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_6_n_0
    SLICE_X32Y80         LUT5 (Prop_lut5_I1_O)        0.124     9.953 r  bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[4].active_target[33]_i_1__0/O
                         net (fo=17, routed)          0.706    10.660    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/cmd_push_4
    SLICE_X31Y82         LUT4 (Prop_lut4_I0_O)        0.124    10.784 r  bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_1__0/O
                         net (fo=4, routed)           0.483    11.267    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst_n_5
    SLICE_X30Y80         FDRE                                         r  bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[4].active_cnt_reg[34]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        1.514    12.693    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X30Y80         FDRE                                         r  bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[4].active_cnt_reg[34]/C
                         clock pessimism              0.229    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X30Y80         FDRE (Setup_fdre_C_CE)      -0.169    12.599    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[4].active_cnt_reg[34]
  -------------------------------------------------------------------
                         required time                         12.599    
                         arrival time                         -11.267    
  -------------------------------------------------------------------
                         slack                                  1.332    

Slack (MET) :             1.332ns  (required time - arrival time)
  Source:                 bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[4].active_cnt_reg[35]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.236ns  (logic 2.583ns (31.362%)  route 5.653ns (68.638%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        1.737     3.031    bd_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[0])
                                                      1.450     4.481 r  bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ARID[0]
                         net (fo=17, routed)          1.945     6.426    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i_reg[0]_7[0]
    SLICE_X34Y85         LUT6 (Prop_lut6_I1_O)        0.124     6.550 r  bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aid_match_70_carry_i_4/O
                         net (fo=1, routed)           0.000     6.550    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aid_match_70_carry_i_4_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.063 f  bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aid_match_70_carry/CO[3]
                         net (fo=2, routed)           0.896     7.959    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aid_match_70
    SLICE_X34Y83         LUT5 (Prop_lut5_I0_O)        0.124     8.083 r  bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_13__0/O
                         net (fo=3, routed)           0.983     9.066    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_13__0_n_0
    SLICE_X33Y81         LUT6 (Prop_lut6_I3_O)        0.124     9.190 f  bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_6/O
                         net (fo=8, routed)           0.640     9.829    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_6_n_0
    SLICE_X32Y80         LUT5 (Prop_lut5_I1_O)        0.124     9.953 r  bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[4].active_target[33]_i_1__0/O
                         net (fo=17, routed)          0.706    10.660    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/cmd_push_4
    SLICE_X31Y82         LUT4 (Prop_lut4_I0_O)        0.124    10.784 r  bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_1__0/O
                         net (fo=4, routed)           0.483    11.267    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst_n_5
    SLICE_X30Y80         FDRE                                         r  bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[4].active_cnt_reg[35]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        1.514    12.693    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X30Y80         FDRE                                         r  bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[4].active_cnt_reg[35]/C
                         clock pessimism              0.229    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X30Y80         FDRE (Setup_fdre_C_CE)      -0.169    12.599    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[4].active_cnt_reg[35]
  -------------------------------------------------------------------
                         required time                         12.599    
                         arrival time                         -11.267    
  -------------------------------------------------------------------
                         slack                                  1.332    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.164ns (48.011%)  route 0.178ns (51.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        0.638     0.974    bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X38Y103        FDRE                                         r  bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y103        FDRE (Prop_fdre_C_Q)         0.164     1.138 r  bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/Q
                         net (fo=1, routed)           0.178     1.316    bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[8]
    SLICE_X38Y99         SRL16E                                       r  bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        0.825     1.191    bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X38Y99         SRL16E                                       r  bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X38Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.258    bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.673%)  route 0.206ns (59.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        0.639     0.975    bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X39Y101        FDRE                                         r  bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/Q
                         net (fo=1, routed)           0.206     1.322    bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X38Y99         SRL16E                                       r  bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        0.825     1.191    bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X38Y99         SRL16E                                       r  bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X38Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.264    bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/m_payload_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (44.995%)  route 0.172ns (55.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        0.639     0.975    bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X39Y100        FDRE                                         r  bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.172     1.288    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/m_payload_i_reg[13]_0[8]
    SLICE_X39Y99         FDRE                                         r  bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/m_payload_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        0.825     1.191    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/aclk
    SLICE_X39Y99         FDRE                                         r  bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/m_payload_i_reg[8]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X39Y99         FDRE (Hold_fdre_C_D)         0.070     1.226    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/m_payload_i_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/m_payload_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.852%)  route 0.173ns (55.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        0.639     0.975    bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X39Y100        FDRE                                         r  bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.173     1.289    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/m_payload_i_reg[13]_0[10]
    SLICE_X39Y99         FDRE                                         r  bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/m_payload_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        0.825     1.191    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/aclk
    SLICE_X39Y99         FDRE                                         r  bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/m_payload_i_reg[10]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X39Y99         FDRE (Hold_fdre_C_D)         0.070     1.226    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/m_payload_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.164ns (44.600%)  route 0.204ns (55.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        0.638     0.974    bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X38Y103        FDRE                                         r  bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y103        FDRE (Prop_fdre_C_Q)         0.164     1.138 r  bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/Q
                         net (fo=1, routed)           0.204     1.342    bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[9]
    SLICE_X38Y99         SRL16E                                       r  bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        0.825     1.191    bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X38Y99         SRL16E                                       r  bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X38Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.265    bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/m_payload_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.128ns (43.308%)  route 0.168ns (56.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        0.639     0.975    bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X39Y100        FDRE                                         r  bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.128     1.103 r  bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[9]/Q
                         net (fo=1, routed)           0.168     1.271    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/m_payload_i_reg[13]_0[9]
    SLICE_X37Y99         FDRE                                         r  bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/m_payload_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        0.825     1.191    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/aclk
    SLICE_X37Y99         FDRE                                         r  bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/m_payload_i_reg[9]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X37Y99         FDRE (Hold_fdre_C_D)         0.023     1.179    bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/m_payload_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.498%)  route 0.169ns (54.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        0.556     0.892    bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X41Y93         FDRE                                         r  bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.169     1.202    bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[7]
    SLICE_X38Y91         SRLC32E                                      r  bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        0.823     1.189    bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X38Y91         SRLC32E                                      r  bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.264     0.925    
    SLICE_X38Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.108    bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.186ns (34.650%)  route 0.351ns (65.350%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        0.558     0.894    bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X35Y96         FDRE                                         r  bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg/Q
                         net (fo=60, routed)          0.351     1.385    bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0
    SLICE_X35Y103        LUT3 (Prop_lut3_I1_O)        0.045     1.430 r  bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i[63]_i_1/O
                         net (fo=1, routed)           0.000     1.430    bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer[63]
    SLICE_X35Y103        FDRE                                         r  bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        0.911     1.277    bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X35Y103        FDRE                                         r  bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[63]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X35Y103        FDRE (Hold_fdre_C_D)         0.091     1.333    bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[63]
  -------------------------------------------------------------------
                         required time                         -1.333    
                         arrival time                           1.430    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        0.554     0.890    bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X43Y88         FDRE                                         r  bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y88         FDRE (Prop_fdre_C_Q)         0.128     1.018 r  bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.119     1.137    bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[4]
    SLICE_X42Y88         SRLC32E                                      r  bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        0.822     1.188    bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X42Y88         SRLC32E                                      r  bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.285     0.903    
    SLICE_X42Y88         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129     1.032    bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.032    
                         arrival time                           1.137    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        0.546     0.882    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/s_axi_aclk
    SLICE_X37Y77         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y77         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg2_reg[12]/Q
                         net (fo=1, routed)           0.054     1.077    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg2[12]
    SLICE_X36Y77         LUT5 (Prop_lut5_I1_O)        0.045     1.122 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000     1.122    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/reg_data_out[12]
    SLICE_X36Y77         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        0.811     1.177    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/s_axi_aclk
    SLICE_X36Y77         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[12]/C
                         clock pessimism             -0.282     0.895    
    SLICE_X36Y77         FDRE (Hold_fdre_C_D)         0.121     1.016    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.122    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y86    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y86    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y86    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y92    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y92    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y92    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_awready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y95    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_bvalid_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X80Y68    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y77    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[10]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y84    bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y79    bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y79    bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y79    bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y79    bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y79    bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y88    bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y88    bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y89    bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y88    bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y83    bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y83    bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y83    bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y83    bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X36Y97    bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y99    bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       28.438ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.438ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.979ns  (logic 4.669ns (42.527%)  route 6.310ns (57.473%))
  Logic Levels:           4  (DSP48E1=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 38.553 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.663    -0.949    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X43Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/Q
                         net (fo=10, routed)          1.757     1.265    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/vcounter_reg[10][5]
    SLICE_X37Y35         LUT3 (Prop_lut3_I2_O)        0.124     1.389 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/addrb0_i_6/O
                         net (fo=1, routed)           0.418     1.807    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/vcounter_reg[10][5]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[5]_P[17])
                                                      3.841     5.648 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[17]
                         net (fo=55, routed)          1.050     6.698    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/addrb[17]
    SLICE_X36Y40         LUT3 (Prop_lut3_I0_O)        0.124     6.822 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__12/O
                         net (fo=13, routed)          1.712     8.534    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/addrb0
    SLICE_X66Y65         LUT6 (Prop_lut6_I5_O)        0.124     8.658 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__66/O
                         net (fo=1, routed)           1.372    10.030    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__66_n_0
    RAMB36_X4Y15         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.627    38.553    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y15         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.015    
                         clock uncertainty           -0.104    38.912    
    RAMB36_X4Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.469    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.469    
                         arrival time                         -10.030    
  -------------------------------------------------------------------
                         slack                                 28.438    

Slack (MET) :             28.496ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.869ns  (logic 4.669ns (42.956%)  route 6.200ns (57.044%))
  Logic Levels:           4  (DSP48E1=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 38.501 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.663    -0.949    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X43Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/Q
                         net (fo=10, routed)          1.757     1.265    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/vcounter_reg[10][5]
    SLICE_X37Y35         LUT3 (Prop_lut3_I2_O)        0.124     1.389 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/addrb0_i_6/O
                         net (fo=1, routed)           0.418     1.807    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/vcounter_reg[10][5]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[5]_P[12])
                                                      3.841     5.648 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[12]
                         net (fo=38, routed)          1.446     7.094    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/addrb[12]
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.218 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__2/O
                         net (fo=4, routed)           0.185     7.403    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1
    SLICE_X37Y46         LUT3 (Prop_lut3_I0_O)        0.124     7.527 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__14/O
                         net (fo=1, routed)           2.393     9.921    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__14_n_0
    RAMB36_X3Y19         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.575    38.501    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y19         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    38.963    
                         clock uncertainty           -0.104    38.860    
    RAMB36_X3Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.417    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.417    
                         arrival time                          -9.921    
  -------------------------------------------------------------------
                         slack                                 28.496    

Slack (MET) :             28.525ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.911ns  (logic 4.669ns (42.790%)  route 6.242ns (57.210%))
  Logic Levels:           4  (DSP48E1=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 38.572 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.663    -0.949    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X43Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/Q
                         net (fo=10, routed)          1.757     1.265    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/vcounter_reg[10][5]
    SLICE_X37Y35         LUT3 (Prop_lut3_I2_O)        0.124     1.389 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/addrb0_i_6/O
                         net (fo=1, routed)           0.418     1.807    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/vcounter_reg[10][5]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[5]_P[17])
                                                      3.841     5.648 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[17]
                         net (fo=55, routed)          1.252     6.901    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_noinit.ram/addrb[17]
    SLICE_X37Y45         LUT3 (Prop_lut3_I0_O)        0.124     7.025 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__11/O
                         net (fo=12, routed)          2.070     9.095    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/addrb0
    SLICE_X91Y62         LUT6 (Prop_lut6_I5_O)        0.124     9.219 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__59/O
                         net (fo=1, routed)           0.744     9.963    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__59_n_0
    RAMB36_X5Y12         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.646    38.572    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y12         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.034    
                         clock uncertainty           -0.104    38.931    
    RAMB36_X5Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.488    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.488    
                         arrival time                          -9.963    
  -------------------------------------------------------------------
                         slack                                 28.525    

Slack (MET) :             28.525ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.783ns  (logic 4.669ns (43.299%)  route 6.114ns (56.701%))
  Logic Levels:           4  (DSP48E1=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 38.444 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.663    -0.949    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X43Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/Q
                         net (fo=10, routed)          1.757     1.265    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/vcounter_reg[10][5]
    SLICE_X37Y35         LUT3 (Prop_lut3_I2_O)        0.124     1.389 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/addrb0_i_6/O
                         net (fo=1, routed)           0.418     1.807    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/vcounter_reg[10][5]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[5]_P[15])
                                                      3.841     5.648 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[15]
                         net (fo=55, routed)          1.455     7.103    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X34Y47         LUT6 (Prop_lut6_I4_O)        0.124     7.227 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__0/O
                         net (fo=4, routed)           1.169     8.396    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1
    SLICE_X35Y72         LUT3 (Prop_lut3_I0_O)        0.124     8.520 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__6/O
                         net (fo=1, routed)           1.314     9.835    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__6_n_0
    RAMB36_X2Y19         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.518    38.444    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y19         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    38.906    
                         clock uncertainty           -0.104    38.803    
    RAMB36_X2Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.360    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.360    
                         arrival time                          -9.835    
  -------------------------------------------------------------------
                         slack                                 28.525    

Slack (MET) :             28.612ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.823ns  (logic 4.669ns (43.141%)  route 6.154ns (56.859%))
  Logic Levels:           4  (DSP48E1=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 38.570 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.663    -0.949    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X43Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/Q
                         net (fo=10, routed)          1.757     1.265    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/vcounter_reg[10][5]
    SLICE_X37Y35         LUT3 (Prop_lut3_I2_O)        0.124     1.389 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/addrb0_i_6/O
                         net (fo=1, routed)           0.418     1.807    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/vcounter_reg[10][5]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[5]_P[15])
                                                      3.841     5.648 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[15]
                         net (fo=55, routed)          1.455     7.103    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X34Y47         LUT6 (Prop_lut6_I4_O)        0.124     7.227 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__0/O
                         net (fo=4, routed)           0.890     8.117    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/addrb0
    SLICE_X41Y57         LUT3 (Prop_lut3_I0_O)        0.124     8.241 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__3/O
                         net (fo=1, routed)           1.633     9.874    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__3_n_0
    RAMB36_X4Y11         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.644    38.570    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y11         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.032    
                         clock uncertainty           -0.104    38.929    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.486    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.486    
                         arrival time                          -9.874    
  -------------------------------------------------------------------
                         slack                                 28.612    

Slack (MET) :             28.629ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.731ns  (logic 4.669ns (43.510%)  route 6.062ns (56.490%))
  Logic Levels:           4  (DSP48E1=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 38.496 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.663    -0.949    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X43Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/Q
                         net (fo=10, routed)          1.757     1.265    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/vcounter_reg[10][5]
    SLICE_X37Y35         LUT3 (Prop_lut3_I2_O)        0.124     1.389 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/addrb0_i_6/O
                         net (fo=1, routed)           0.418     1.807    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/vcounter_reg[10][5]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[5]_P[12])
                                                      3.841     5.648 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[12]
                         net (fo=38, routed)          1.409     7.057    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/addrb[12]
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.181 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__1/O
                         net (fo=4, routed)           1.674     8.856    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1
    SLICE_X49Y80         LUT3 (Prop_lut3_I0_O)        0.124     8.980 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__10/O
                         net (fo=1, routed)           0.803     9.782    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__10_n_0
    RAMB36_X3Y17         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.570    38.496    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y17         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    38.958    
                         clock uncertainty           -0.104    38.855    
    RAMB36_X3Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.412    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.412    
                         arrival time                          -9.782    
  -------------------------------------------------------------------
                         slack                                 28.629    

Slack (MET) :             28.639ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.725ns  (logic 4.669ns (43.535%)  route 6.056ns (56.465%))
  Logic Levels:           4  (DSP48E1=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 38.499 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.663    -0.949    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X43Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/Q
                         net (fo=10, routed)          1.757     1.265    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/vcounter_reg[10][5]
    SLICE_X37Y35         LUT3 (Prop_lut3_I2_O)        0.124     1.389 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/addrb0_i_6/O
                         net (fo=1, routed)           0.418     1.807    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/vcounter_reg[10][5]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[5]_P[18])
                                                      3.841     5.648 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[18]
                         net (fo=38, routed)          1.681     7.329    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/addrb[18]
    SLICE_X48Y47         LUT6 (Prop_lut6_I1_O)        0.124     7.453 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=4, routed)           1.716     9.169    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/addrb0
    SLICE_X55Y90         LUT3 (Prop_lut3_I0_O)        0.124     9.293 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__1/O
                         net (fo=1, routed)           0.483     9.776    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__1_n_0
    RAMB36_X3Y18         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.573    38.499    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y18         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    38.961    
                         clock uncertainty           -0.104    38.858    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.415    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.415    
                         arrival time                          -9.776    
  -------------------------------------------------------------------
                         slack                                 28.639    

Slack (MET) :             28.757ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.704ns  (logic 4.669ns (43.618%)  route 6.035ns (56.382%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 38.583 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.663    -0.949    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X43Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/Q
                         net (fo=10, routed)          1.757     1.265    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/vcounter_reg[10][5]
    SLICE_X37Y35         LUT3 (Prop_lut3_I2_O)        0.124     1.389 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/addrb0_i_6/O
                         net (fo=1, routed)           0.418     1.807    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/vcounter_reg[10][5]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[5]_P[12])
                                                      3.841     5.648 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[12]
                         net (fo=38, routed)          1.090     6.738    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/addrb[12]
    SLICE_X37Y38         LUT5 (Prop_lut5_I2_O)        0.124     6.862 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__4/O
                         net (fo=6, routed)           1.423     8.285    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/addrb0
    SLICE_X63Y20         LUT4 (Prop_lut4_I0_O)        0.124     8.409 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__39/O
                         net (fo=1, routed)           1.346     9.756    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__39_n_0
    RAMB36_X4Y0          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.657    38.583    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y0          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.059    
                         clock uncertainty           -0.104    38.955    
    RAMB36_X4Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.512    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.512    
                         arrival time                          -9.756    
  -------------------------------------------------------------------
                         slack                                 28.757    

Slack (MET) :             28.778ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.677ns  (logic 4.669ns (43.731%)  route 6.008ns (56.269%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 38.577 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.663    -0.949    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X43Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/Q
                         net (fo=10, routed)          1.757     1.265    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/vcounter_reg[10][5]
    SLICE_X37Y35         LUT3 (Prop_lut3_I2_O)        0.124     1.389 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/addrb0_i_6/O
                         net (fo=1, routed)           0.418     1.807    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/vcounter_reg[10][5]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[5]_P[12])
                                                      3.841     5.648 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[12]
                         net (fo=38, routed)          1.159     6.807    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/addrb[12]
    SLICE_X34Y36         LUT5 (Prop_lut5_I2_O)        0.124     6.931 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__9/O
                         net (fo=6, routed)           1.590     8.521    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1
    SLICE_X73Y35         LUT4 (Prop_lut4_I0_O)        0.124     8.645 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__70/O
                         net (fo=1, routed)           1.083     9.728    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__70_n_0
    RAMB36_X4Y7          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.651    38.577    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y7          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.053    
                         clock uncertainty           -0.104    38.949    
    RAMB36_X4Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.506    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.506    
                         arrival time                          -9.728    
  -------------------------------------------------------------------
                         slack                                 28.778    

Slack (MET) :             28.800ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.647ns  (logic 4.669ns (43.854%)  route 5.978ns (56.146%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 38.569 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.663    -0.949    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X43Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/Q
                         net (fo=10, routed)          1.757     1.265    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/vcounter_reg[10][5]
    SLICE_X37Y35         LUT3 (Prop_lut3_I2_O)        0.124     1.389 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/addrb0_i_6/O
                         net (fo=1, routed)           0.418     1.807    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/vcounter_reg[10][5]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[5]_P[13])
                                                      3.841     5.648 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[13]
                         net (fo=50, routed)          1.221     6.869    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X36Y35         LUT5 (Prop_lut5_I1_O)        0.124     6.993 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__6/O
                         net (fo=6, routed)           2.239     9.232    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/addrb0
    SLICE_X105Y27        LUT4 (Prop_lut4_I0_O)        0.124     9.356 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__49/O
                         net (fo=1, routed)           0.342     9.698    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__49_n_0
    RAMB36_X5Y5          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.643    38.569    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y5          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.045    
                         clock uncertainty           -0.104    38.941    
    RAMB36_X5Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.498    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.498    
                         arrival time                          -9.698    
  -------------------------------------------------------------------
                         slack                                 28.800    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.189ns (56.640%)  route 0.145ns (43.360%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.559    -0.620    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X43Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[0]/Q
                         net (fo=10, routed)          0.145    -0.334    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/HS_reg_0[0]
    SLICE_X42Y42         LUT4 (Prop_lut4_I1_O)        0.048    -0.286 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.286    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/plusOp[3]
    SLICE_X42Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.826    -0.859    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X42Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[3]/C
                         clock pessimism              0.252    -0.607    
    SLICE_X42Y42         FDRE (Hold_fdre_C_D)         0.131    -0.476    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.580    -0.599    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X57Y41         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.116    -0.341    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[2]
    SLICE_X57Y41         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.849    -0.836    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X57Y41         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.237    -0.599    
    SLICE_X57Y41         FDRE (Hold_fdre_C_D)         0.066    -0.533    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.247%)  route 0.145ns (43.753%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.559    -0.620    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X43Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[0]/Q
                         net (fo=10, routed)          0.145    -0.334    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/HS_reg_0[0]
    SLICE_X42Y42         LUT3 (Prop_lut3_I1_O)        0.045    -0.289 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/plusOp[2]
    SLICE_X42Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.826    -0.859    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X42Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[2]/C
                         clock pessimism              0.252    -0.607    
    SLICE_X42Y42         FDRE (Hold_fdre_C_D)         0.120    -0.487    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.575%)  route 0.149ns (44.425%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.559    -0.620    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X43Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[0]/Q
                         net (fo=10, routed)          0.149    -0.330    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/HS_reg_0[0]
    SLICE_X42Y42         LUT6 (Prop_lut6_I2_O)        0.045    -0.285 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/plusOp[5]
    SLICE_X42Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.826    -0.859    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X42Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[5]/C
                         clock pessimism              0.252    -0.607    
    SLICE_X42Y42         FDRE (Hold_fdre_C_D)         0.121    -0.486    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.227ns (72.091%)  route 0.088ns (27.909%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.559    -0.620    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X43Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.128    -0.492 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[3]/Q
                         net (fo=7, routed)           0.088    -0.404    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/Q[3]
    SLICE_X43Y40         LUT6 (Prop_lut6_I1_O)        0.099    -0.305 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.305    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/plusOp__0[5]
    SLICE_X43Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.826    -0.859    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X43Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/C
                         clock pessimism              0.239    -0.620    
    SLICE_X43Y40         FDRE (Hold_fdre_C_D)         0.092    -0.528    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.465%)  route 0.143ns (43.535%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.559    -0.620    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X45Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[7]/Q
                         net (fo=8, routed)           0.143    -0.335    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/HS_reg_0[7]
    SLICE_X44Y42         LUT6 (Prop_lut6_I3_O)        0.045    -0.290 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/plusOp[9]
    SLICE_X44Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.826    -0.859    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X44Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[9]/C
                         clock pessimism              0.252    -0.607    
    SLICE_X44Y42         FDRE (Hold_fdre_C_D)         0.091    -0.516    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.246ns (70.287%)  route 0.104ns (29.713%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.559    -0.620    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X42Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.148    -0.472 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[8]/Q
                         net (fo=7, routed)           0.104    -0.368    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/Q[8]
    SLICE_X42Y40         LUT6 (Prop_lut6_I4_O)        0.098    -0.270 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/plusOp__0[9]
    SLICE_X42Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.826    -0.859    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X42Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[9]/C
                         clock pessimism              0.239    -0.620    
    SLICE_X42Y40         FDRE (Hold_fdre_C_D)         0.121    -0.499    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.209ns (61.504%)  route 0.131ns (38.496%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.559    -0.620    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X42Y41         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[0]/Q
                         net (fo=9, routed)           0.131    -0.325    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/Q[0]
    SLICE_X43Y41         LUT5 (Prop_lut5_I0_O)        0.045    -0.280 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.280    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/plusOp__0[4]
    SLICE_X43Y41         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.826    -0.859    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X43Y41         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[4]/C
                         clock pessimism              0.252    -0.607    
    SLICE_X43Y41         FDRE (Hold_fdre_C_D)         0.091    -0.516    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.559    -0.620    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X43Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[2]/Q
                         net (fo=8, routed)           0.180    -0.298    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/Q[2]
    SLICE_X43Y40         LUT4 (Prop_lut4_I0_O)        0.042    -0.256 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/plusOp__0[3]
    SLICE_X43Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.826    -0.859    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X43Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[3]/C
                         clock pessimism              0.239    -0.620    
    SLICE_X43Y40         FDRE (Hold_fdre_C_D)         0.107    -0.513    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.884%)  route 0.204ns (59.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.555    -0.624    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X53Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=1, routed)           0.204    -0.279    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[3]
    SLICE_X52Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.822    -0.863    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X52Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.252    -0.611    
    SLICE_X52Y42         FDRE (Hold_fdre_C_D)         0.070    -0.541    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y6      bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y15     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y1      bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y6      bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y8      bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y19     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y13     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y13     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y6      bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y11     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X53Y41     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X57Y41     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X57Y41     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X57Y41     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X57Y41     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y42     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X53Y44     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y45     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y45     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y42     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X53Y41     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X57Y41     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X57Y41     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y42     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X53Y44     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y42     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X53Y42     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X53Y41     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X57Y41     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X57Y41     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       37.798ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       20.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.798ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_clk_wiz_0_1 rise@41.667ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.538ns  (logic 0.704ns (19.898%)  route 2.834ns (80.102%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 40.197 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.777    -0.835    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y68        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y68        FDRE (Prop_fdre_C_Q)         0.456    -0.379 f  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/Q
                         net (fo=3, routed)           1.658     1.280    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]
    SLICE_X100Y68        LUT2 (Prop_lut2_I1_O)        0.124     1.404 f  bd_i/ZedCamAXI_0/inst/custom_code/cam_reset_INST_0_i_2/O
                         net (fo=2, routed)           0.684     2.088    bd_i/ZedCamAXI_0/inst/custom_code/cam_reset_INST_0_i_2_n_0
    SLICE_X100Y68        LUT6 (Prop_lut6_I3_O)        0.124     2.212 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count[0]_i_1/O
                         net (fo=12, routed)          0.491     2.703    bd_i/ZedCamAXI_0/inst/custom_code/sel
    SLICE_X101Y66        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    36.811 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    38.502    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.604    40.197    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y66        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[0]/C
                         clock pessimism              0.614    40.811    
                         clock uncertainty           -0.104    40.707    
    SLICE_X101Y66        FDRE (Setup_fdre_C_CE)      -0.205    40.502    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[0]
  -------------------------------------------------------------------
                         required time                         40.502    
                         arrival time                          -2.703    
  -------------------------------------------------------------------
                         slack                                 37.798    

Slack (MET) :             37.798ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_clk_wiz_0_1 rise@41.667ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.538ns  (logic 0.704ns (19.898%)  route 2.834ns (80.102%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 40.197 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.777    -0.835    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y68        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y68        FDRE (Prop_fdre_C_Q)         0.456    -0.379 f  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/Q
                         net (fo=3, routed)           1.658     1.280    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]
    SLICE_X100Y68        LUT2 (Prop_lut2_I1_O)        0.124     1.404 f  bd_i/ZedCamAXI_0/inst/custom_code/cam_reset_INST_0_i_2/O
                         net (fo=2, routed)           0.684     2.088    bd_i/ZedCamAXI_0/inst/custom_code/cam_reset_INST_0_i_2_n_0
    SLICE_X100Y68        LUT6 (Prop_lut6_I3_O)        0.124     2.212 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count[0]_i_1/O
                         net (fo=12, routed)          0.491     2.703    bd_i/ZedCamAXI_0/inst/custom_code/sel
    SLICE_X101Y66        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    36.811 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    38.502    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.604    40.197    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y66        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[1]/C
                         clock pessimism              0.614    40.811    
                         clock uncertainty           -0.104    40.707    
    SLICE_X101Y66        FDRE (Setup_fdre_C_CE)      -0.205    40.502    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.502    
                         arrival time                          -2.703    
  -------------------------------------------------------------------
                         slack                                 37.798    

Slack (MET) :             37.798ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_clk_wiz_0_1 rise@41.667ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.538ns  (logic 0.704ns (19.898%)  route 2.834ns (80.102%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 40.197 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.777    -0.835    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y68        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y68        FDRE (Prop_fdre_C_Q)         0.456    -0.379 f  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/Q
                         net (fo=3, routed)           1.658     1.280    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]
    SLICE_X100Y68        LUT2 (Prop_lut2_I1_O)        0.124     1.404 f  bd_i/ZedCamAXI_0/inst/custom_code/cam_reset_INST_0_i_2/O
                         net (fo=2, routed)           0.684     2.088    bd_i/ZedCamAXI_0/inst/custom_code/cam_reset_INST_0_i_2_n_0
    SLICE_X100Y68        LUT6 (Prop_lut6_I3_O)        0.124     2.212 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count[0]_i_1/O
                         net (fo=12, routed)          0.491     2.703    bd_i/ZedCamAXI_0/inst/custom_code/sel
    SLICE_X101Y66        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    36.811 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    38.502    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.604    40.197    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y66        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[2]/C
                         clock pessimism              0.614    40.811    
                         clock uncertainty           -0.104    40.707    
    SLICE_X101Y66        FDRE (Setup_fdre_C_CE)      -0.205    40.502    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[2]
  -------------------------------------------------------------------
                         required time                         40.502    
                         arrival time                          -2.703    
  -------------------------------------------------------------------
                         slack                                 37.798    

Slack (MET) :             37.798ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_clk_wiz_0_1 rise@41.667ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.538ns  (logic 0.704ns (19.898%)  route 2.834ns (80.102%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 40.197 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.777    -0.835    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y68        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y68        FDRE (Prop_fdre_C_Q)         0.456    -0.379 f  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/Q
                         net (fo=3, routed)           1.658     1.280    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]
    SLICE_X100Y68        LUT2 (Prop_lut2_I1_O)        0.124     1.404 f  bd_i/ZedCamAXI_0/inst/custom_code/cam_reset_INST_0_i_2/O
                         net (fo=2, routed)           0.684     2.088    bd_i/ZedCamAXI_0/inst/custom_code/cam_reset_INST_0_i_2_n_0
    SLICE_X100Y68        LUT6 (Prop_lut6_I3_O)        0.124     2.212 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count[0]_i_1/O
                         net (fo=12, routed)          0.491     2.703    bd_i/ZedCamAXI_0/inst/custom_code/sel
    SLICE_X101Y66        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    36.811 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    38.502    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.604    40.197    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y66        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[3]/C
                         clock pessimism              0.614    40.811    
                         clock uncertainty           -0.104    40.707    
    SLICE_X101Y66        FDRE (Setup_fdre_C_CE)      -0.205    40.502    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[3]
  -------------------------------------------------------------------
                         required time                         40.502    
                         arrival time                          -2.703    
  -------------------------------------------------------------------
                         slack                                 37.798    

Slack (MET) :             37.937ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_clk_wiz_0_1 rise@41.667ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.398ns  (logic 0.704ns (20.717%)  route 2.694ns (79.283%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 40.196 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.777    -0.835    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y68        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y68        FDRE (Prop_fdre_C_Q)         0.456    -0.379 f  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/Q
                         net (fo=3, routed)           1.658     1.280    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]
    SLICE_X100Y68        LUT2 (Prop_lut2_I1_O)        0.124     1.404 f  bd_i/ZedCamAXI_0/inst/custom_code/cam_reset_INST_0_i_2/O
                         net (fo=2, routed)           0.684     2.088    bd_i/ZedCamAXI_0/inst/custom_code/cam_reset_INST_0_i_2_n_0
    SLICE_X100Y68        LUT6 (Prop_lut6_I3_O)        0.124     2.212 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count[0]_i_1/O
                         net (fo=12, routed)          0.351     2.564    bd_i/ZedCamAXI_0/inst/custom_code/sel
    SLICE_X101Y67        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    36.811 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    38.502    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.603    40.196    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y67        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]/C
                         clock pessimism              0.614    40.810    
                         clock uncertainty           -0.104    40.706    
    SLICE_X101Y67        FDRE (Setup_fdre_C_CE)      -0.205    40.501    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]
  -------------------------------------------------------------------
                         required time                         40.501    
                         arrival time                          -2.564    
  -------------------------------------------------------------------
                         slack                                 37.937    

Slack (MET) :             37.937ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_clk_wiz_0_1 rise@41.667ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.398ns  (logic 0.704ns (20.717%)  route 2.694ns (79.283%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 40.196 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.777    -0.835    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y68        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y68        FDRE (Prop_fdre_C_Q)         0.456    -0.379 f  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/Q
                         net (fo=3, routed)           1.658     1.280    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]
    SLICE_X100Y68        LUT2 (Prop_lut2_I1_O)        0.124     1.404 f  bd_i/ZedCamAXI_0/inst/custom_code/cam_reset_INST_0_i_2/O
                         net (fo=2, routed)           0.684     2.088    bd_i/ZedCamAXI_0/inst/custom_code/cam_reset_INST_0_i_2_n_0
    SLICE_X100Y68        LUT6 (Prop_lut6_I3_O)        0.124     2.212 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count[0]_i_1/O
                         net (fo=12, routed)          0.351     2.564    bd_i/ZedCamAXI_0/inst/custom_code/sel
    SLICE_X101Y67        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    36.811 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    38.502    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.603    40.196    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y67        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[5]/C
                         clock pessimism              0.614    40.810    
                         clock uncertainty           -0.104    40.706    
    SLICE_X101Y67        FDRE (Setup_fdre_C_CE)      -0.205    40.501    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[5]
  -------------------------------------------------------------------
                         required time                         40.501    
                         arrival time                          -2.564    
  -------------------------------------------------------------------
                         slack                                 37.937    

Slack (MET) :             37.937ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_clk_wiz_0_1 rise@41.667ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.398ns  (logic 0.704ns (20.717%)  route 2.694ns (79.283%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 40.196 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.777    -0.835    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y68        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y68        FDRE (Prop_fdre_C_Q)         0.456    -0.379 f  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/Q
                         net (fo=3, routed)           1.658     1.280    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]
    SLICE_X100Y68        LUT2 (Prop_lut2_I1_O)        0.124     1.404 f  bd_i/ZedCamAXI_0/inst/custom_code/cam_reset_INST_0_i_2/O
                         net (fo=2, routed)           0.684     2.088    bd_i/ZedCamAXI_0/inst/custom_code/cam_reset_INST_0_i_2_n_0
    SLICE_X100Y68        LUT6 (Prop_lut6_I3_O)        0.124     2.212 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count[0]_i_1/O
                         net (fo=12, routed)          0.351     2.564    bd_i/ZedCamAXI_0/inst/custom_code/sel
    SLICE_X101Y67        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    36.811 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    38.502    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.603    40.196    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y67        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[6]/C
                         clock pessimism              0.614    40.810    
                         clock uncertainty           -0.104    40.706    
    SLICE_X101Y67        FDRE (Setup_fdre_C_CE)      -0.205    40.501    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[6]
  -------------------------------------------------------------------
                         required time                         40.501    
                         arrival time                          -2.564    
  -------------------------------------------------------------------
                         slack                                 37.937    

Slack (MET) :             37.937ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_clk_wiz_0_1 rise@41.667ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.398ns  (logic 0.704ns (20.717%)  route 2.694ns (79.283%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 40.196 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.777    -0.835    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y68        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y68        FDRE (Prop_fdre_C_Q)         0.456    -0.379 f  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/Q
                         net (fo=3, routed)           1.658     1.280    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]
    SLICE_X100Y68        LUT2 (Prop_lut2_I1_O)        0.124     1.404 f  bd_i/ZedCamAXI_0/inst/custom_code/cam_reset_INST_0_i_2/O
                         net (fo=2, routed)           0.684     2.088    bd_i/ZedCamAXI_0/inst/custom_code/cam_reset_INST_0_i_2_n_0
    SLICE_X100Y68        LUT6 (Prop_lut6_I3_O)        0.124     2.212 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count[0]_i_1/O
                         net (fo=12, routed)          0.351     2.564    bd_i/ZedCamAXI_0/inst/custom_code/sel
    SLICE_X101Y67        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    36.811 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    38.502    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.603    40.196    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y67        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[7]/C
                         clock pessimism              0.614    40.810    
                         clock uncertainty           -0.104    40.706    
    SLICE_X101Y67        FDRE (Setup_fdre_C_CE)      -0.205    40.501    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[7]
  -------------------------------------------------------------------
                         required time                         40.501    
                         arrival time                          -2.564    
  -------------------------------------------------------------------
                         slack                                 37.937    

Slack (MET) :             38.109ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_clk_wiz_0_1 rise@41.667ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 0.704ns (21.672%)  route 2.544ns (78.328%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 40.194 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.638ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.777    -0.835    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y68        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y68        FDRE (Prop_fdre_C_Q)         0.456    -0.379 f  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/Q
                         net (fo=3, routed)           1.658     1.280    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]
    SLICE_X100Y68        LUT2 (Prop_lut2_I1_O)        0.124     1.404 f  bd_i/ZedCamAXI_0/inst/custom_code/cam_reset_INST_0_i_2/O
                         net (fo=2, routed)           0.684     2.088    bd_i/ZedCamAXI_0/inst/custom_code/cam_reset_INST_0_i_2_n_0
    SLICE_X100Y68        LUT6 (Prop_lut6_I3_O)        0.124     2.212 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count[0]_i_1/O
                         net (fo=12, routed)          0.202     2.414    bd_i/ZedCamAXI_0/inst/custom_code/sel
    SLICE_X101Y68        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    36.811 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    38.502    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.601    40.194    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y68        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
                         clock pessimism              0.638    40.832    
                         clock uncertainty           -0.104    40.728    
    SLICE_X101Y68        FDRE (Setup_fdre_C_CE)      -0.205    40.523    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]
  -------------------------------------------------------------------
                         required time                         40.523    
                         arrival time                          -2.414    
  -------------------------------------------------------------------
                         slack                                 38.109    

Slack (MET) :             38.109ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_clk_wiz_0_1 rise@41.667ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 0.704ns (21.672%)  route 2.544ns (78.328%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 40.194 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.638ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.777    -0.835    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y68        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y68        FDRE (Prop_fdre_C_Q)         0.456    -0.379 f  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/Q
                         net (fo=3, routed)           1.658     1.280    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]
    SLICE_X100Y68        LUT2 (Prop_lut2_I1_O)        0.124     1.404 f  bd_i/ZedCamAXI_0/inst/custom_code/cam_reset_INST_0_i_2/O
                         net (fo=2, routed)           0.684     2.088    bd_i/ZedCamAXI_0/inst/custom_code/cam_reset_INST_0_i_2_n_0
    SLICE_X100Y68        LUT6 (Prop_lut6_I3_O)        0.124     2.212 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count[0]_i_1/O
                         net (fo=12, routed)          0.202     2.414    bd_i/ZedCamAXI_0/inst/custom_code/sel
    SLICE_X101Y68        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    36.811 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    38.502    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.601    40.194    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y68        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[11]/C
                         clock pessimism              0.638    40.832    
                         clock uncertainty           -0.104    40.728    
    SLICE_X101Y68        FDRE (Setup_fdre_C_CE)      -0.205    40.523    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[11]
  -------------------------------------------------------------------
                         required time                         40.523    
                         arrival time                          -2.414    
  -------------------------------------------------------------------
                         slack                                 38.109    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.569    -0.610    bd_i/ZedCamAXI_0/inst/custom_code/clks/CLK
    SLICE_X66Y76         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.446 f  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[0]/Q
                         net (fo=4, routed)           0.149    -0.296    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[0]
    SLICE_X66Y76         LUT6 (Prop_lut6_I5_O)        0.045    -0.251 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[0]_i_1_n_0
    SLICE_X66Y76         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.835    -0.850    bd_i/ZedCamAXI_0/inst/custom_code/clks/CLK
    SLICE_X66Y76         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[0]/C
                         clock pessimism              0.240    -0.610    
    SLICE_X66Y76         FDRE (Hold_fdre_C_D)         0.121    -0.489    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.256ns (67.196%)  route 0.125ns (32.804%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.604    -0.575    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y67        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y67        FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]/Q
                         net (fo=4, routed)           0.125    -0.309    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]
    SLICE_X101Y67        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.194 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.194    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]_i_1_n_7
    SLICE_X101Y67        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.872    -0.813    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y67        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]/C
                         clock pessimism              0.238    -0.575    
    SLICE_X101Y67        FDRE (Hold_fdre_C_D)         0.105    -0.470    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.249ns (65.183%)  route 0.133ns (34.817%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.603    -0.576    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y68        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y68        FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[11]/Q
                         net (fo=3, routed)           0.133    -0.302    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[11]
    SLICE_X101Y68        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.194 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.194    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]_i_1_n_4
    SLICE_X101Y68        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.871    -0.814    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y68        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[11]/C
                         clock pessimism              0.238    -0.576    
    SLICE_X101Y68        FDRE (Hold_fdre_C_D)         0.105    -0.471    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.256ns (66.989%)  route 0.126ns (33.011%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.603    -0.576    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y68        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y68        FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]/Q
                         net (fo=3, routed)           0.126    -0.308    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]
    SLICE_X101Y68        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.193 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.193    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]_i_1_n_7
    SLICE_X101Y68        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.871    -0.814    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y68        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]/C
                         clock pessimism              0.238    -0.576    
    SLICE_X101Y68        FDRE (Hold_fdre_C_D)         0.105    -0.471    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.249ns (64.659%)  route 0.136ns (35.341%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.604    -0.575    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y67        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y67        FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[7]/Q
                         net (fo=3, routed)           0.136    -0.297    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[7]
    SLICE_X101Y67        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.189 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.189    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]_i_1_n_4
    SLICE_X101Y67        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.872    -0.813    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y67        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[7]/C
                         clock pessimism              0.238    -0.575    
    SLICE_X101Y67        FDRE (Hold_fdre_C_D)         0.105    -0.470    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.249ns (64.648%)  route 0.136ns (35.352%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.605    -0.574    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y66        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y66        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[3]/Q
                         net (fo=4, routed)           0.136    -0.296    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[3]
    SLICE_X101Y66        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.188 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.188    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[0]_i_2_n_4
    SLICE_X101Y66        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.873    -0.812    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y66        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[3]/C
                         clock pessimism              0.238    -0.574    
    SLICE_X101Y66        FDRE (Hold_fdre_C_D)         0.105    -0.469    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.252ns (64.968%)  route 0.136ns (35.032%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.604    -0.575    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y67        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y67        FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[6]/Q
                         net (fo=3, routed)           0.136    -0.298    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[6]
    SLICE_X101Y67        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.187 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.187    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]_i_1_n_5
    SLICE_X101Y67        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.872    -0.813    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y67        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[6]/C
                         clock pessimism              0.238    -0.575    
    SLICE_X101Y67        FDRE (Hold_fdre_C_D)         0.105    -0.470    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.252ns (64.958%)  route 0.136ns (35.042%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.605    -0.574    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y66        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y66        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[2]/Q
                         net (fo=4, routed)           0.136    -0.297    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[2]
    SLICE_X101Y66        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.186 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.186    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[0]_i_2_n_5
    SLICE_X101Y66        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.873    -0.812    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y66        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[2]/C
                         clock pessimism              0.238    -0.574    
    SLICE_X101Y66        FDRE (Hold_fdre_C_D)         0.105    -0.469    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.256ns (62.120%)  route 0.156ns (37.880%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.605    -0.574    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y66        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y66        FDRE (Prop_fdre_C_Q)         0.141    -0.433 f  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[0]/Q
                         net (fo=1, routed)           0.156    -0.276    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg_n_0_[0]
    SLICE_X101Y66        LUT1 (Prop_lut1_I0_O)        0.045    -0.231 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count[0]_i_7/O
                         net (fo=1, routed)           0.000    -0.231    bd_i/ZedCamAXI_0/inst/custom_code/init_count[0]_i_7_n_0
    SLICE_X101Y66        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.161 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.161    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[0]_i_2_n_7
    SLICE_X101Y66        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.873    -0.812    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y66        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[0]/C
                         clock pessimism              0.238    -0.574    
    SLICE_X101Y66        FDRE (Hold_fdre_C_D)         0.105    -0.469    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.292ns (70.028%)  route 0.125ns (29.972%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.604    -0.575    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y67        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y67        FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]/Q
                         net (fo=4, routed)           0.125    -0.309    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]
    SLICE_X101Y67        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.158 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.158    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]_i_1_n_6
    SLICE_X101Y67        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.872    -0.813    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y67        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[5]/C
                         clock pessimism              0.238    -0.575    
    SLICE_X101Y67        FDRE (Hold_fdre_C_D)         0.105    -0.470    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.312    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y1    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         41.667      40.418     MMCME2_ADV_X0Y0  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X66Y76     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X65Y78     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X65Y78     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X65Y78     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X65Y79     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X65Y79     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X65Y79     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X65Y80     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       41.667      171.693    MMCME2_ADV_X0Y0  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X66Y76     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X65Y79     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X65Y79     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X65Y79     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X65Y80     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X66Y80     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X65Y80     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X65Y80     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X66Y76     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X65Y80     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X66Y76     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X66Y76     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X65Y78     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X65Y78     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X65Y78     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X65Y78     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X65Y78     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X65Y78     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X65Y79     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X65Y79     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      185.153ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             185.153ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out3_clk_wiz_0_1 rise@200.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.073ns  (logic 4.257ns (30.249%)  route 9.816ns (69.751%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 198.619 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.886    -0.726    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    DSP48_X3Y16          DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y16          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     3.283 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/P[14]
                         net (fo=54, routed)          5.660     8.942    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/addra[14]
    SLICE_X54Y47         LUT6 (Prop_lut6_I5_O)        0.124     9.066 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__1/O
                         net (fo=4, routed)           1.989    11.055    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/addra0
    SLICE_X46Y63         LUT3 (Prop_lut3_I0_O)        0.124    11.179 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__7/O
                         net (fo=1, routed)           2.168    13.347    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__7_n_0
    RAMB36_X2Y20         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   195.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   196.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.692   198.619    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y20         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.462   199.081    
                         clock uncertainty           -0.138   198.943    
    RAMB36_X2Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.500    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.500    
                         arrival time                         -13.347    
  -------------------------------------------------------------------
                         slack                                185.153    

Slack (MET) :             185.160ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out3_clk_wiz_0_1 rise@200.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.131ns  (logic 4.257ns (30.125%)  route 9.874ns (69.875%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 198.569 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.886    -0.726    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    DSP48_X3Y16          DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y16          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     3.283 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/P[14]
                         net (fo=54, routed)          4.976     8.258    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/addra[14]
    SLICE_X62Y43         LUT3 (Prop_lut3_I2_O)        0.124     8.382 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__12/O
                         net (fo=13, routed)          3.456    11.839    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0
    SLICE_X87Y38         LUT6 (Prop_lut6_I0_O)        0.124    11.963 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=1, routed)           1.442    13.405    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/ram_ena
    RAMB18_X5Y8          RAMB18E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   195.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   196.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.643   198.569    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/clka
    RAMB18_X5Y8          RAMB18E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.577   199.146    
                         clock uncertainty           -0.138   199.008    
    RAMB18_X5Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.565    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        198.565    
                         arrival time                         -13.405    
  -------------------------------------------------------------------
                         slack                                185.160    

Slack (MET) :             185.175ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out3_clk_wiz_0_1 rise@200.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.127ns  (logic 4.257ns (30.134%)  route 9.870ns (69.866%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 198.580 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.886    -0.726    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    DSP48_X3Y16          DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y16          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     3.283 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/P[14]
                         net (fo=54, routed)          4.976     8.258    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/addra[14]
    SLICE_X62Y43         LUT3 (Prop_lut3_I2_O)        0.124     8.382 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__12/O
                         net (fo=13, routed)          3.102    11.484    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/addra0
    SLICE_X87Y38         LUT6 (Prop_lut6_I2_O)        0.124    11.608 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__86/O
                         net (fo=1, routed)           1.793    13.401    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__86_n_0
    RAMB36_X4Y1          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   195.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   196.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.654   198.580    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y1          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.577   199.157    
                         clock uncertainty           -0.138   199.019    
    RAMB36_X4Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.576    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.576    
                         arrival time                         -13.401    
  -------------------------------------------------------------------
                         slack                                185.175    

Slack (MET) :             185.536ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out3_clk_wiz_0_1 rise@200.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.763ns  (logic 4.257ns (30.931%)  route 9.506ns (69.069%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 198.577 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.886    -0.726    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    DSP48_X3Y16          DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y16          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     3.283 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/P[14]
                         net (fo=54, routed)          4.976     8.258    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/addra[14]
    SLICE_X62Y43         LUT3 (Prop_lut3_I2_O)        0.124     8.382 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__12/O
                         net (fo=13, routed)          3.098    11.480    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/addra0
    SLICE_X87Y38         LUT6 (Prop_lut6_I5_O)        0.124    11.604 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__60/O
                         net (fo=1, routed)           1.432    13.037    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__60_n_0
    RAMB36_X4Y2          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   195.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   196.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.651   198.577    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y2          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.577   199.154    
                         clock uncertainty           -0.138   199.016    
    RAMB36_X4Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.573    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.573    
                         arrival time                         -13.037    
  -------------------------------------------------------------------
                         slack                                185.536    

Slack (MET) :             185.540ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out3_clk_wiz_0_1 rise@200.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.512ns  (logic 4.257ns (31.505%)  route 9.255ns (68.495%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 198.444 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.886    -0.726    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    DSP48_X3Y16          DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y16          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.283 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/P[15]
                         net (fo=54, routed)          5.136     8.419    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_noinit.ram/addra[15]
    SLICE_X53Y43         LUT3 (Prop_lut3_I1_O)        0.124     8.543 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__11/O
                         net (fo=12, routed)          2.200    10.743    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/addra0
    SLICE_X49Y59         LUT6 (Prop_lut6_I5_O)        0.124    10.867 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__47/O
                         net (fo=1, routed)           1.919    12.786    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__47_n_0
    RAMB36_X2Y18         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   195.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   196.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.518   198.444    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.462   198.906    
                         clock uncertainty           -0.138   198.769    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.326    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.326    
                         arrival time                         -12.786    
  -------------------------------------------------------------------
                         slack                                185.540    

Slack (MET) :             185.667ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out3_clk_wiz_0_1 rise@200.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.443ns  (logic 4.257ns (31.668%)  route 9.186ns (68.332%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.886    -0.726    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    DSP48_X3Y16          DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y16          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     3.283 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/P[14]
                         net (fo=54, routed)          5.827     9.110    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/addra[14]
    SLICE_X58Y47         LUT6 (Prop_lut6_I5_O)        0.124     9.234 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__2/O
                         net (fo=4, routed)           1.726    10.959    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    SLICE_X55Y64         LUT3 (Prop_lut3_I0_O)        0.124    11.083 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__14/O
                         net (fo=1, routed)           1.633    12.717    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__14_n_0
    RAMB36_X3Y19         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   195.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   196.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.576   198.502    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y19         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.462   198.964    
                         clock uncertainty           -0.138   198.827    
    RAMB36_X3Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.384    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.384    
                         arrival time                         -12.717    
  -------------------------------------------------------------------
                         slack                                185.667    

Slack (MET) :             185.908ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out3_clk_wiz_0_1 rise@200.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.144ns  (logic 4.257ns (32.386%)  route 8.887ns (67.614%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 198.445 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.886    -0.726    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    DSP48_X3Y16          DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y16          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     3.283 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/P[14]
                         net (fo=54, routed)          5.517     8.800    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/addra[14]
    SLICE_X58Y47         LUT6 (Prop_lut6_I5_O)        0.124     8.924 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__0/O
                         net (fo=4, routed)           1.683    10.608    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    SLICE_X47Y64         LUT3 (Prop_lut3_I0_O)        0.124    10.732 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__6/O
                         net (fo=1, routed)           1.687    12.418    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__6_n_0
    RAMB36_X2Y19         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   195.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   196.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.519   198.445    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.462   198.907    
                         clock uncertainty           -0.138   198.770    
    RAMB36_X2Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.327    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.327    
                         arrival time                         -12.418    
  -------------------------------------------------------------------
                         slack                                185.908    

Slack (MET) :             185.953ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out3_clk_wiz_0_1 rise@200.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.094ns  (logic 4.257ns (32.511%)  route 8.837ns (67.489%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 198.439 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.886    -0.726    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    DSP48_X3Y16          DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y16          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     3.283 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/P[14]
                         net (fo=54, routed)          5.827     9.110    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/addra[14]
    SLICE_X58Y47         LUT6 (Prop_lut6_I5_O)        0.124     9.234 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__2/O
                         net (fo=4, routed)           1.725    10.958    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/addra0
    SLICE_X55Y64         LUT3 (Prop_lut3_I0_O)        0.124    11.082 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__13/O
                         net (fo=1, routed)           1.285    12.368    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__13_n_0
    RAMB36_X2Y12         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   195.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   196.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.513   198.439    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.462   198.901    
                         clock uncertainty           -0.138   198.764    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.321    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.321    
                         arrival time                         -12.368    
  -------------------------------------------------------------------
                         slack                                185.953    

Slack (MET) :             186.044ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out3_clk_wiz_0_1 rise@200.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.127ns  (logic 4.257ns (32.429%)  route 8.870ns (67.571%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 198.563 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.886    -0.726    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    DSP48_X3Y16          DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y16          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     3.283 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/P[14]
                         net (fo=54, routed)          4.976     8.258    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/addra[14]
    SLICE_X62Y43         LUT3 (Prop_lut3_I2_O)        0.124     8.382 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__12/O
                         net (fo=13, routed)          2.604    10.987    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addra0
    SLICE_X86Y62         LUT6 (Prop_lut6_I5_O)        0.124    11.111 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__54/O
                         net (fo=1, routed)           1.290    12.401    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__54_n_0
    RAMB36_X5Y13         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   195.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   196.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.637   198.563    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y13         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.462   199.025    
                         clock uncertainty           -0.138   198.888    
    RAMB36_X5Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.445    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.445    
                         arrival time                         -12.401    
  -------------------------------------------------------------------
                         slack                                186.044    

Slack (MET) :             186.065ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out3_clk_wiz_0_1 rise@200.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.980ns  (logic 4.257ns (32.796%)  route 8.723ns (67.204%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 198.438 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.886    -0.726    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    DSP48_X3Y16          DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y16          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     3.283 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/P[14]
                         net (fo=54, routed)          5.660     8.942    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/addra[14]
    SLICE_X54Y47         LUT6 (Prop_lut6_I5_O)        0.124     9.066 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__1/O
                         net (fo=4, routed)           1.594    10.660    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/addra0
    SLICE_X46Y63         LUT3 (Prop_lut3_I0_O)        0.124    10.784 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__9/O
                         net (fo=1, routed)           1.470    12.254    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__9_n_0
    RAMB36_X2Y16         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   195.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   196.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.512   198.438    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.462   198.900    
                         clock uncertainty           -0.138   198.763    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.320    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.320    
                         arrival time                         -12.254    
  -------------------------------------------------------------------
                         slack                                186.065    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.246ns (70.822%)  route 0.101ns (29.178%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.609    -0.570    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X90Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y40         FDRE (Prop_fdre_C_Q)         0.148    -0.422 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[7]/Q
                         net (fo=6, routed)           0.101    -0.320    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel[7]
    SLICE_X90Y40         LUT6 (Prop_lut6_I1_O)        0.098    -0.222 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel0[8]
    SLICE_X90Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.878    -0.807    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X90Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[8]/C
                         clock pessimism              0.237    -0.570    
    SLICE_X90Y40         FDRE (Hold_fdre_C_D)         0.121    -0.449    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[8]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.609    -0.570    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X90Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[5]/Q
                         net (fo=10, routed)          0.149    -0.256    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel[5]
    SLICE_X90Y42         LUT6 (Prop_lut6_I5_O)        0.045    -0.211 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel0[5]
    SLICE_X90Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.878    -0.807    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X90Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[5]/C
                         clock pessimism              0.237    -0.570    
    SLICE_X90Y42         FDRE (Hold_fdre_C_D)         0.121    -0.449    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[5]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.180%)  route 0.157ns (45.820%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.609    -0.570    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X91Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[9]/Q
                         net (fo=7, routed)           0.157    -0.271    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel[9]
    SLICE_X91Y40         LUT4 (Prop_lut4_I3_O)        0.045    -0.226 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.226    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel0[9]
    SLICE_X91Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.878    -0.807    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X91Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[9]/C
                         clock pessimism              0.237    -0.570    
    SLICE_X91Y40         FDRE (Hold_fdre_C_D)         0.092    -0.478    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[9]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/trigger_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.492%)  route 0.182ns (49.508%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.584    -0.595    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X68Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/state_reg[0]/Q
                         net (fo=21, routed)          0.182    -0.271    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/state[0]
    SLICE_X69Y42         LUT2 (Prop_lut2_I1_O)        0.045    -0.226 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/trigger_i_2/O
                         net (fo=1, routed)           0.000    -0.226    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/trigger_i_2_n_0
    SLICE_X69Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.851    -0.834    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X69Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/trigger_reg/C
                         clock pessimism              0.252    -0.582    
    SLICE_X69Y42         FDRE (Hold_fdre_C_D)         0.091    -0.491    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/trigger_reg
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.609    -0.570    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X93Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[12]/Q
                         net (fo=2, routed)           0.120    -0.308    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/sel0[12]
    SLICE_X93Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.200 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[12]_i_1/O[3]
                         net (fo=2, routed)           0.000    -0.200    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines0[12]
    SLICE_X93Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.879    -0.806    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X93Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[12]/C
                         clock pessimism              0.236    -0.570    
    SLICE_X93Y42         FDRE (Hold_fdre_C_D)         0.102    -0.468    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[12]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.609    -0.570    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X93Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[4]/Q
                         net (fo=2, routed)           0.120    -0.308    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/sel0[4]
    SLICE_X93Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.200 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[4]_i_1/O[3]
                         net (fo=2, routed)           0.000    -0.200    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines0[4]
    SLICE_X93Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.879    -0.806    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X93Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[4]/C
                         clock pessimism              0.236    -0.570    
    SLICE_X93Y40         FDRE (Hold_fdre_C_D)         0.102    -0.468    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[4]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.609    -0.570    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X93Y41         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[8]/Q
                         net (fo=2, routed)           0.120    -0.308    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/sel0[8]
    SLICE_X93Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.200 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[8]_i_1/O[3]
                         net (fo=2, routed)           0.000    -0.200    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines0[8]
    SLICE_X93Y41         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.879    -0.806    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X93Y41         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[8]/C
                         clock pessimism              0.236    -0.570    
    SLICE_X93Y41         FDRE (Hold_fdre_C_D)         0.102    -0.468    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[8]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.610    -0.569    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X93Y43         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[13]/Q
                         net (fo=2, routed)           0.116    -0.311    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/sel0[13]
    SLICE_X93Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.196 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[15]_i_3/O[0]
                         net (fo=2, routed)           0.000    -0.196    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines0[13]
    SLICE_X93Y43         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.880    -0.805    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X93Y43         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[13]/C
                         clock pessimism              0.236    -0.569    
    SLICE_X93Y43         FDRE (Hold_fdre_C_D)         0.102    -0.467    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[13]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.609    -0.570    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X93Y41         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[5]/Q
                         net (fo=2, routed)           0.116    -0.312    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/sel0[5]
    SLICE_X93Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.197 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[8]_i_1/O[0]
                         net (fo=2, routed)           0.000    -0.197    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines0[5]
    SLICE_X93Y41         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.879    -0.806    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X93Y41         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[5]/C
                         clock pessimism              0.236    -0.570    
    SLICE_X93Y41         FDRE (Hold_fdre_C_D)         0.102    -0.468    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[5]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.609    -0.570    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X93Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[9]/Q
                         net (fo=2, routed)           0.116    -0.312    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/sel0[9]
    SLICE_X93Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.197 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[12]_i_1/O[0]
                         net (fo=2, routed)           0.000    -0.197    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines0[9]
    SLICE_X93Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.879    -0.806    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X93Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[9]/C
                         clock pessimism              0.236    -0.570    
    SLICE_X93Y42         FDRE (Hold_fdre_C_D)         0.102    -0.468    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[9]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.270    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0_1
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X4Y6      bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y15     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y1      bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X3Y6      bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X4Y8      bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X3Y19     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y13     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X4Y13     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y6      bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y11     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       200.000     13.360     MMCME2_ADV_X0Y0  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X91Y39     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X93Y42     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X93Y42     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X93Y42     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X93Y43     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X93Y43     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X93Y43     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X93Y41     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X93Y41     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X93Y41     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X68Y42     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/fifo_oe_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X68Y42     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/fifo_rrst_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X91Y39     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X93Y42     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X93Y42     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X93Y42     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X93Y43     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X93Y43     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X93Y43     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X93Y40     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       28.436ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.436ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.979ns  (logic 4.669ns (42.527%)  route 6.310ns (57.473%))
  Logic Levels:           4  (DSP48E1=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 38.553 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.663    -0.949    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X43Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/Q
                         net (fo=10, routed)          1.757     1.265    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/vcounter_reg[10][5]
    SLICE_X37Y35         LUT3 (Prop_lut3_I2_O)        0.124     1.389 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/addrb0_i_6/O
                         net (fo=1, routed)           0.418     1.807    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/vcounter_reg[10][5]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[5]_P[17])
                                                      3.841     5.648 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[17]
                         net (fo=55, routed)          1.050     6.698    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/addrb[17]
    SLICE_X36Y40         LUT3 (Prop_lut3_I0_O)        0.124     6.822 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__12/O
                         net (fo=13, routed)          1.712     8.534    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/addrb0
    SLICE_X66Y65         LUT6 (Prop_lut6_I5_O)        0.124     8.658 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__66/O
                         net (fo=1, routed)           1.372    10.030    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__66_n_0
    RAMB36_X4Y15         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.627    38.553    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y15         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.015    
                         clock uncertainty           -0.106    38.909    
    RAMB36_X4Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.466    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.466    
                         arrival time                         -10.030    
  -------------------------------------------------------------------
                         slack                                 28.436    

Slack (MET) :             28.493ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.869ns  (logic 4.669ns (42.956%)  route 6.200ns (57.044%))
  Logic Levels:           4  (DSP48E1=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 38.501 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.663    -0.949    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X43Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/Q
                         net (fo=10, routed)          1.757     1.265    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/vcounter_reg[10][5]
    SLICE_X37Y35         LUT3 (Prop_lut3_I2_O)        0.124     1.389 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/addrb0_i_6/O
                         net (fo=1, routed)           0.418     1.807    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/vcounter_reg[10][5]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[5]_P[12])
                                                      3.841     5.648 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[12]
                         net (fo=38, routed)          1.446     7.094    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/addrb[12]
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.218 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__2/O
                         net (fo=4, routed)           0.185     7.403    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1
    SLICE_X37Y46         LUT3 (Prop_lut3_I0_O)        0.124     7.527 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__14/O
                         net (fo=1, routed)           2.393     9.921    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__14_n_0
    RAMB36_X3Y19         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.575    38.501    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y19         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    38.963    
                         clock uncertainty           -0.106    38.857    
    RAMB36_X3Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.414    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.414    
                         arrival time                          -9.921    
  -------------------------------------------------------------------
                         slack                                 28.493    

Slack (MET) :             28.522ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.911ns  (logic 4.669ns (42.790%)  route 6.242ns (57.210%))
  Logic Levels:           4  (DSP48E1=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 38.572 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.663    -0.949    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X43Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/Q
                         net (fo=10, routed)          1.757     1.265    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/vcounter_reg[10][5]
    SLICE_X37Y35         LUT3 (Prop_lut3_I2_O)        0.124     1.389 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/addrb0_i_6/O
                         net (fo=1, routed)           0.418     1.807    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/vcounter_reg[10][5]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[5]_P[17])
                                                      3.841     5.648 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[17]
                         net (fo=55, routed)          1.252     6.901    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_noinit.ram/addrb[17]
    SLICE_X37Y45         LUT3 (Prop_lut3_I0_O)        0.124     7.025 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__11/O
                         net (fo=12, routed)          2.070     9.095    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/addrb0
    SLICE_X91Y62         LUT6 (Prop_lut6_I5_O)        0.124     9.219 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__59/O
                         net (fo=1, routed)           0.744     9.963    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__59_n_0
    RAMB36_X5Y12         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.646    38.572    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y12         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.034    
                         clock uncertainty           -0.106    38.928    
    RAMB36_X5Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.485    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.485    
                         arrival time                          -9.963    
  -------------------------------------------------------------------
                         slack                                 28.522    

Slack (MET) :             28.523ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.783ns  (logic 4.669ns (43.299%)  route 6.114ns (56.701%))
  Logic Levels:           4  (DSP48E1=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 38.444 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.663    -0.949    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X43Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/Q
                         net (fo=10, routed)          1.757     1.265    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/vcounter_reg[10][5]
    SLICE_X37Y35         LUT3 (Prop_lut3_I2_O)        0.124     1.389 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/addrb0_i_6/O
                         net (fo=1, routed)           0.418     1.807    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/vcounter_reg[10][5]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[5]_P[15])
                                                      3.841     5.648 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[15]
                         net (fo=55, routed)          1.455     7.103    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X34Y47         LUT6 (Prop_lut6_I4_O)        0.124     7.227 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__0/O
                         net (fo=4, routed)           1.169     8.396    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1
    SLICE_X35Y72         LUT3 (Prop_lut3_I0_O)        0.124     8.520 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__6/O
                         net (fo=1, routed)           1.314     9.835    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__6_n_0
    RAMB36_X2Y19         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.518    38.444    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y19         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    38.906    
                         clock uncertainty           -0.106    38.800    
    RAMB36_X2Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.357    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.357    
                         arrival time                          -9.835    
  -------------------------------------------------------------------
                         slack                                 28.523    

Slack (MET) :             28.609ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.823ns  (logic 4.669ns (43.141%)  route 6.154ns (56.859%))
  Logic Levels:           4  (DSP48E1=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 38.570 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.663    -0.949    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X43Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/Q
                         net (fo=10, routed)          1.757     1.265    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/vcounter_reg[10][5]
    SLICE_X37Y35         LUT3 (Prop_lut3_I2_O)        0.124     1.389 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/addrb0_i_6/O
                         net (fo=1, routed)           0.418     1.807    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/vcounter_reg[10][5]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[5]_P[15])
                                                      3.841     5.648 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[15]
                         net (fo=55, routed)          1.455     7.103    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X34Y47         LUT6 (Prop_lut6_I4_O)        0.124     7.227 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__0/O
                         net (fo=4, routed)           0.890     8.117    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/addrb0
    SLICE_X41Y57         LUT3 (Prop_lut3_I0_O)        0.124     8.241 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__3/O
                         net (fo=1, routed)           1.633     9.874    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__3_n_0
    RAMB36_X4Y11         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.644    38.570    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y11         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.032    
                         clock uncertainty           -0.106    38.926    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.483    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.483    
                         arrival time                          -9.874    
  -------------------------------------------------------------------
                         slack                                 28.609    

Slack (MET) :             28.627ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.731ns  (logic 4.669ns (43.510%)  route 6.062ns (56.490%))
  Logic Levels:           4  (DSP48E1=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 38.496 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.663    -0.949    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X43Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/Q
                         net (fo=10, routed)          1.757     1.265    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/vcounter_reg[10][5]
    SLICE_X37Y35         LUT3 (Prop_lut3_I2_O)        0.124     1.389 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/addrb0_i_6/O
                         net (fo=1, routed)           0.418     1.807    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/vcounter_reg[10][5]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[5]_P[12])
                                                      3.841     5.648 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[12]
                         net (fo=38, routed)          1.409     7.057    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/addrb[12]
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.181 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__1/O
                         net (fo=4, routed)           1.674     8.856    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1
    SLICE_X49Y80         LUT3 (Prop_lut3_I0_O)        0.124     8.980 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__10/O
                         net (fo=1, routed)           0.803     9.782    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__10_n_0
    RAMB36_X3Y17         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.570    38.496    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y17         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    38.958    
                         clock uncertainty           -0.106    38.852    
    RAMB36_X3Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.409    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.409    
                         arrival time                          -9.782    
  -------------------------------------------------------------------
                         slack                                 28.627    

Slack (MET) :             28.636ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.725ns  (logic 4.669ns (43.535%)  route 6.056ns (56.465%))
  Logic Levels:           4  (DSP48E1=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 38.499 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.663    -0.949    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X43Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/Q
                         net (fo=10, routed)          1.757     1.265    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/vcounter_reg[10][5]
    SLICE_X37Y35         LUT3 (Prop_lut3_I2_O)        0.124     1.389 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/addrb0_i_6/O
                         net (fo=1, routed)           0.418     1.807    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/vcounter_reg[10][5]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[5]_P[18])
                                                      3.841     5.648 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[18]
                         net (fo=38, routed)          1.681     7.329    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/addrb[18]
    SLICE_X48Y47         LUT6 (Prop_lut6_I1_O)        0.124     7.453 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=4, routed)           1.716     9.169    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/addrb0
    SLICE_X55Y90         LUT3 (Prop_lut3_I0_O)        0.124     9.293 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__1/O
                         net (fo=1, routed)           0.483     9.776    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__1_n_0
    RAMB36_X3Y18         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.573    38.499    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y18         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    38.961    
                         clock uncertainty           -0.106    38.855    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.412    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.412    
                         arrival time                          -9.776    
  -------------------------------------------------------------------
                         slack                                 28.636    

Slack (MET) :             28.754ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.704ns  (logic 4.669ns (43.618%)  route 6.035ns (56.382%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 38.583 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.663    -0.949    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X43Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/Q
                         net (fo=10, routed)          1.757     1.265    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/vcounter_reg[10][5]
    SLICE_X37Y35         LUT3 (Prop_lut3_I2_O)        0.124     1.389 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/addrb0_i_6/O
                         net (fo=1, routed)           0.418     1.807    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/vcounter_reg[10][5]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[5]_P[12])
                                                      3.841     5.648 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[12]
                         net (fo=38, routed)          1.090     6.738    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/addrb[12]
    SLICE_X37Y38         LUT5 (Prop_lut5_I2_O)        0.124     6.862 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__4/O
                         net (fo=6, routed)           1.423     8.285    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/addrb0
    SLICE_X63Y20         LUT4 (Prop_lut4_I0_O)        0.124     8.409 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__39/O
                         net (fo=1, routed)           1.346     9.756    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__39_n_0
    RAMB36_X4Y0          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.657    38.583    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y0          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.059    
                         clock uncertainty           -0.106    38.953    
    RAMB36_X4Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.510    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.510    
                         arrival time                          -9.756    
  -------------------------------------------------------------------
                         slack                                 28.754    

Slack (MET) :             28.776ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.677ns  (logic 4.669ns (43.731%)  route 6.008ns (56.269%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 38.577 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.663    -0.949    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X43Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/Q
                         net (fo=10, routed)          1.757     1.265    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/vcounter_reg[10][5]
    SLICE_X37Y35         LUT3 (Prop_lut3_I2_O)        0.124     1.389 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/addrb0_i_6/O
                         net (fo=1, routed)           0.418     1.807    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/vcounter_reg[10][5]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[5]_P[12])
                                                      3.841     5.648 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[12]
                         net (fo=38, routed)          1.159     6.807    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/addrb[12]
    SLICE_X34Y36         LUT5 (Prop_lut5_I2_O)        0.124     6.931 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__9/O
                         net (fo=6, routed)           1.590     8.521    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1
    SLICE_X73Y35         LUT4 (Prop_lut4_I0_O)        0.124     8.645 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__70/O
                         net (fo=1, routed)           1.083     9.728    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__70_n_0
    RAMB36_X4Y7          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.651    38.577    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y7          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.053    
                         clock uncertainty           -0.106    38.947    
    RAMB36_X4Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.504    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.504    
                         arrival time                          -9.728    
  -------------------------------------------------------------------
                         slack                                 28.776    

Slack (MET) :             28.798ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.647ns  (logic 4.669ns (43.854%)  route 5.978ns (56.146%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 38.569 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.663    -0.949    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X43Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/Q
                         net (fo=10, routed)          1.757     1.265    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/vcounter_reg[10][5]
    SLICE_X37Y35         LUT3 (Prop_lut3_I2_O)        0.124     1.389 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/addrb0_i_6/O
                         net (fo=1, routed)           0.418     1.807    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/vcounter_reg[10][5]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[5]_P[13])
                                                      3.841     5.648 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[13]
                         net (fo=50, routed)          1.221     6.869    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X36Y35         LUT5 (Prop_lut5_I1_O)        0.124     6.993 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__6/O
                         net (fo=6, routed)           2.239     9.232    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/addrb0
    SLICE_X105Y27        LUT4 (Prop_lut4_I0_O)        0.124     9.356 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__49/O
                         net (fo=1, routed)           0.342     9.698    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__49_n_0
    RAMB36_X5Y5          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.643    38.569    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y5          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.045    
                         clock uncertainty           -0.106    38.939    
    RAMB36_X5Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.496    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.496    
                         arrival time                          -9.698    
  -------------------------------------------------------------------
                         slack                                 28.798    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.189ns (56.640%)  route 0.145ns (43.360%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.559    -0.620    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X43Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[0]/Q
                         net (fo=10, routed)          0.145    -0.334    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/HS_reg_0[0]
    SLICE_X42Y42         LUT4 (Prop_lut4_I1_O)        0.048    -0.286 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.286    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/plusOp[3]
    SLICE_X42Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.826    -0.859    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X42Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[3]/C
                         clock pessimism              0.252    -0.607    
    SLICE_X42Y42         FDRE (Hold_fdre_C_D)         0.131    -0.476    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.580    -0.599    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X57Y41         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.116    -0.341    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[2]
    SLICE_X57Y41         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.849    -0.836    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X57Y41         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.237    -0.599    
    SLICE_X57Y41         FDRE (Hold_fdre_C_D)         0.066    -0.533    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.247%)  route 0.145ns (43.753%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.559    -0.620    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X43Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[0]/Q
                         net (fo=10, routed)          0.145    -0.334    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/HS_reg_0[0]
    SLICE_X42Y42         LUT3 (Prop_lut3_I1_O)        0.045    -0.289 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/plusOp[2]
    SLICE_X42Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.826    -0.859    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X42Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[2]/C
                         clock pessimism              0.252    -0.607    
    SLICE_X42Y42         FDRE (Hold_fdre_C_D)         0.120    -0.487    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.575%)  route 0.149ns (44.425%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.559    -0.620    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X43Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[0]/Q
                         net (fo=10, routed)          0.149    -0.330    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/HS_reg_0[0]
    SLICE_X42Y42         LUT6 (Prop_lut6_I2_O)        0.045    -0.285 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/plusOp[5]
    SLICE_X42Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.826    -0.859    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X42Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[5]/C
                         clock pessimism              0.252    -0.607    
    SLICE_X42Y42         FDRE (Hold_fdre_C_D)         0.121    -0.486    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.227ns (72.091%)  route 0.088ns (27.909%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.559    -0.620    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X43Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.128    -0.492 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[3]/Q
                         net (fo=7, routed)           0.088    -0.404    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/Q[3]
    SLICE_X43Y40         LUT6 (Prop_lut6_I1_O)        0.099    -0.305 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.305    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/plusOp__0[5]
    SLICE_X43Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.826    -0.859    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X43Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/C
                         clock pessimism              0.239    -0.620    
    SLICE_X43Y40         FDRE (Hold_fdre_C_D)         0.092    -0.528    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.465%)  route 0.143ns (43.535%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.559    -0.620    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X45Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[7]/Q
                         net (fo=8, routed)           0.143    -0.335    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/HS_reg_0[7]
    SLICE_X44Y42         LUT6 (Prop_lut6_I3_O)        0.045    -0.290 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/plusOp[9]
    SLICE_X44Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.826    -0.859    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X44Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[9]/C
                         clock pessimism              0.252    -0.607    
    SLICE_X44Y42         FDRE (Hold_fdre_C_D)         0.091    -0.516    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.246ns (70.287%)  route 0.104ns (29.713%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.559    -0.620    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X42Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.148    -0.472 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[8]/Q
                         net (fo=7, routed)           0.104    -0.368    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/Q[8]
    SLICE_X42Y40         LUT6 (Prop_lut6_I4_O)        0.098    -0.270 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/plusOp__0[9]
    SLICE_X42Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.826    -0.859    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X42Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[9]/C
                         clock pessimism              0.239    -0.620    
    SLICE_X42Y40         FDRE (Hold_fdre_C_D)         0.121    -0.499    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.209ns (61.504%)  route 0.131ns (38.496%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.559    -0.620    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X42Y41         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[0]/Q
                         net (fo=9, routed)           0.131    -0.325    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/Q[0]
    SLICE_X43Y41         LUT5 (Prop_lut5_I0_O)        0.045    -0.280 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.280    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/plusOp__0[4]
    SLICE_X43Y41         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.826    -0.859    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X43Y41         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[4]/C
                         clock pessimism              0.252    -0.607    
    SLICE_X43Y41         FDRE (Hold_fdre_C_D)         0.091    -0.516    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.559    -0.620    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X43Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[2]/Q
                         net (fo=8, routed)           0.180    -0.298    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/Q[2]
    SLICE_X43Y40         LUT4 (Prop_lut4_I0_O)        0.042    -0.256 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/plusOp__0[3]
    SLICE_X43Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.826    -0.859    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X43Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[3]/C
                         clock pessimism              0.239    -0.620    
    SLICE_X43Y40         FDRE (Hold_fdre_C_D)         0.107    -0.513    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.884%)  route 0.204ns (59.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.555    -0.624    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X53Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=1, routed)           0.204    -0.279    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[3]
    SLICE_X52Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.822    -0.863    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X52Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.252    -0.611    
    SLICE_X52Y42         FDRE (Hold_fdre_C_D)         0.070    -0.541    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y6      bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y15     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y1      bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y6      bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y8      bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y19     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y13     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y13     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y6      bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y11     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X53Y41     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X57Y41     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X57Y41     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X57Y41     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X57Y41     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y42     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X53Y44     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y45     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y45     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y42     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X53Y41     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X57Y41     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X57Y41     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y42     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X53Y44     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y42     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X53Y42     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X53Y41     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X57Y41     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X57Y41     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       37.796ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       20.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.796ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_clk_wiz_0 rise@41.667ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.538ns  (logic 0.704ns (19.898%)  route 2.834ns (80.102%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 40.197 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.777    -0.835    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y68        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y68        FDRE (Prop_fdre_C_Q)         0.456    -0.379 f  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/Q
                         net (fo=3, routed)           1.658     1.280    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]
    SLICE_X100Y68        LUT2 (Prop_lut2_I1_O)        0.124     1.404 f  bd_i/ZedCamAXI_0/inst/custom_code/cam_reset_INST_0_i_2/O
                         net (fo=2, routed)           0.684     2.088    bd_i/ZedCamAXI_0/inst/custom_code/cam_reset_INST_0_i_2_n_0
    SLICE_X100Y68        LUT6 (Prop_lut6_I3_O)        0.124     2.212 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count[0]_i_1/O
                         net (fo=12, routed)          0.491     2.703    bd_i/ZedCamAXI_0/inst/custom_code/sel
    SLICE_X101Y66        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    36.811 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    38.502    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.604    40.197    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y66        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[0]/C
                         clock pessimism              0.614    40.811    
                         clock uncertainty           -0.107    40.704    
    SLICE_X101Y66        FDRE (Setup_fdre_C_CE)      -0.205    40.499    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[0]
  -------------------------------------------------------------------
                         required time                         40.499    
                         arrival time                          -2.703    
  -------------------------------------------------------------------
                         slack                                 37.796    

Slack (MET) :             37.796ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_clk_wiz_0 rise@41.667ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.538ns  (logic 0.704ns (19.898%)  route 2.834ns (80.102%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 40.197 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.777    -0.835    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y68        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y68        FDRE (Prop_fdre_C_Q)         0.456    -0.379 f  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/Q
                         net (fo=3, routed)           1.658     1.280    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]
    SLICE_X100Y68        LUT2 (Prop_lut2_I1_O)        0.124     1.404 f  bd_i/ZedCamAXI_0/inst/custom_code/cam_reset_INST_0_i_2/O
                         net (fo=2, routed)           0.684     2.088    bd_i/ZedCamAXI_0/inst/custom_code/cam_reset_INST_0_i_2_n_0
    SLICE_X100Y68        LUT6 (Prop_lut6_I3_O)        0.124     2.212 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count[0]_i_1/O
                         net (fo=12, routed)          0.491     2.703    bd_i/ZedCamAXI_0/inst/custom_code/sel
    SLICE_X101Y66        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    36.811 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    38.502    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.604    40.197    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y66        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[1]/C
                         clock pessimism              0.614    40.811    
                         clock uncertainty           -0.107    40.704    
    SLICE_X101Y66        FDRE (Setup_fdre_C_CE)      -0.205    40.499    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.499    
                         arrival time                          -2.703    
  -------------------------------------------------------------------
                         slack                                 37.796    

Slack (MET) :             37.796ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_clk_wiz_0 rise@41.667ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.538ns  (logic 0.704ns (19.898%)  route 2.834ns (80.102%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 40.197 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.777    -0.835    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y68        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y68        FDRE (Prop_fdre_C_Q)         0.456    -0.379 f  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/Q
                         net (fo=3, routed)           1.658     1.280    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]
    SLICE_X100Y68        LUT2 (Prop_lut2_I1_O)        0.124     1.404 f  bd_i/ZedCamAXI_0/inst/custom_code/cam_reset_INST_0_i_2/O
                         net (fo=2, routed)           0.684     2.088    bd_i/ZedCamAXI_0/inst/custom_code/cam_reset_INST_0_i_2_n_0
    SLICE_X100Y68        LUT6 (Prop_lut6_I3_O)        0.124     2.212 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count[0]_i_1/O
                         net (fo=12, routed)          0.491     2.703    bd_i/ZedCamAXI_0/inst/custom_code/sel
    SLICE_X101Y66        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    36.811 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    38.502    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.604    40.197    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y66        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[2]/C
                         clock pessimism              0.614    40.811    
                         clock uncertainty           -0.107    40.704    
    SLICE_X101Y66        FDRE (Setup_fdre_C_CE)      -0.205    40.499    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[2]
  -------------------------------------------------------------------
                         required time                         40.499    
                         arrival time                          -2.703    
  -------------------------------------------------------------------
                         slack                                 37.796    

Slack (MET) :             37.796ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_clk_wiz_0 rise@41.667ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.538ns  (logic 0.704ns (19.898%)  route 2.834ns (80.102%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 40.197 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.777    -0.835    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y68        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y68        FDRE (Prop_fdre_C_Q)         0.456    -0.379 f  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/Q
                         net (fo=3, routed)           1.658     1.280    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]
    SLICE_X100Y68        LUT2 (Prop_lut2_I1_O)        0.124     1.404 f  bd_i/ZedCamAXI_0/inst/custom_code/cam_reset_INST_0_i_2/O
                         net (fo=2, routed)           0.684     2.088    bd_i/ZedCamAXI_0/inst/custom_code/cam_reset_INST_0_i_2_n_0
    SLICE_X100Y68        LUT6 (Prop_lut6_I3_O)        0.124     2.212 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count[0]_i_1/O
                         net (fo=12, routed)          0.491     2.703    bd_i/ZedCamAXI_0/inst/custom_code/sel
    SLICE_X101Y66        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    36.811 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    38.502    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.604    40.197    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y66        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[3]/C
                         clock pessimism              0.614    40.811    
                         clock uncertainty           -0.107    40.704    
    SLICE_X101Y66        FDRE (Setup_fdre_C_CE)      -0.205    40.499    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[3]
  -------------------------------------------------------------------
                         required time                         40.499    
                         arrival time                          -2.703    
  -------------------------------------------------------------------
                         slack                                 37.796    

Slack (MET) :             37.934ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_clk_wiz_0 rise@41.667ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.398ns  (logic 0.704ns (20.717%)  route 2.694ns (79.283%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 40.196 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.777    -0.835    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y68        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y68        FDRE (Prop_fdre_C_Q)         0.456    -0.379 f  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/Q
                         net (fo=3, routed)           1.658     1.280    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]
    SLICE_X100Y68        LUT2 (Prop_lut2_I1_O)        0.124     1.404 f  bd_i/ZedCamAXI_0/inst/custom_code/cam_reset_INST_0_i_2/O
                         net (fo=2, routed)           0.684     2.088    bd_i/ZedCamAXI_0/inst/custom_code/cam_reset_INST_0_i_2_n_0
    SLICE_X100Y68        LUT6 (Prop_lut6_I3_O)        0.124     2.212 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count[0]_i_1/O
                         net (fo=12, routed)          0.351     2.564    bd_i/ZedCamAXI_0/inst/custom_code/sel
    SLICE_X101Y67        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    36.811 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    38.502    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.603    40.196    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y67        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]/C
                         clock pessimism              0.614    40.810    
                         clock uncertainty           -0.107    40.703    
    SLICE_X101Y67        FDRE (Setup_fdre_C_CE)      -0.205    40.498    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]
  -------------------------------------------------------------------
                         required time                         40.498    
                         arrival time                          -2.564    
  -------------------------------------------------------------------
                         slack                                 37.934    

Slack (MET) :             37.934ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_clk_wiz_0 rise@41.667ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.398ns  (logic 0.704ns (20.717%)  route 2.694ns (79.283%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 40.196 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.777    -0.835    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y68        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y68        FDRE (Prop_fdre_C_Q)         0.456    -0.379 f  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/Q
                         net (fo=3, routed)           1.658     1.280    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]
    SLICE_X100Y68        LUT2 (Prop_lut2_I1_O)        0.124     1.404 f  bd_i/ZedCamAXI_0/inst/custom_code/cam_reset_INST_0_i_2/O
                         net (fo=2, routed)           0.684     2.088    bd_i/ZedCamAXI_0/inst/custom_code/cam_reset_INST_0_i_2_n_0
    SLICE_X100Y68        LUT6 (Prop_lut6_I3_O)        0.124     2.212 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count[0]_i_1/O
                         net (fo=12, routed)          0.351     2.564    bd_i/ZedCamAXI_0/inst/custom_code/sel
    SLICE_X101Y67        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    36.811 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    38.502    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.603    40.196    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y67        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[5]/C
                         clock pessimism              0.614    40.810    
                         clock uncertainty           -0.107    40.703    
    SLICE_X101Y67        FDRE (Setup_fdre_C_CE)      -0.205    40.498    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[5]
  -------------------------------------------------------------------
                         required time                         40.498    
                         arrival time                          -2.564    
  -------------------------------------------------------------------
                         slack                                 37.934    

Slack (MET) :             37.934ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_clk_wiz_0 rise@41.667ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.398ns  (logic 0.704ns (20.717%)  route 2.694ns (79.283%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 40.196 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.777    -0.835    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y68        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y68        FDRE (Prop_fdre_C_Q)         0.456    -0.379 f  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/Q
                         net (fo=3, routed)           1.658     1.280    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]
    SLICE_X100Y68        LUT2 (Prop_lut2_I1_O)        0.124     1.404 f  bd_i/ZedCamAXI_0/inst/custom_code/cam_reset_INST_0_i_2/O
                         net (fo=2, routed)           0.684     2.088    bd_i/ZedCamAXI_0/inst/custom_code/cam_reset_INST_0_i_2_n_0
    SLICE_X100Y68        LUT6 (Prop_lut6_I3_O)        0.124     2.212 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count[0]_i_1/O
                         net (fo=12, routed)          0.351     2.564    bd_i/ZedCamAXI_0/inst/custom_code/sel
    SLICE_X101Y67        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    36.811 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    38.502    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.603    40.196    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y67        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[6]/C
                         clock pessimism              0.614    40.810    
                         clock uncertainty           -0.107    40.703    
    SLICE_X101Y67        FDRE (Setup_fdre_C_CE)      -0.205    40.498    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[6]
  -------------------------------------------------------------------
                         required time                         40.498    
                         arrival time                          -2.564    
  -------------------------------------------------------------------
                         slack                                 37.934    

Slack (MET) :             37.934ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_clk_wiz_0 rise@41.667ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.398ns  (logic 0.704ns (20.717%)  route 2.694ns (79.283%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 40.196 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.777    -0.835    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y68        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y68        FDRE (Prop_fdre_C_Q)         0.456    -0.379 f  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/Q
                         net (fo=3, routed)           1.658     1.280    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]
    SLICE_X100Y68        LUT2 (Prop_lut2_I1_O)        0.124     1.404 f  bd_i/ZedCamAXI_0/inst/custom_code/cam_reset_INST_0_i_2/O
                         net (fo=2, routed)           0.684     2.088    bd_i/ZedCamAXI_0/inst/custom_code/cam_reset_INST_0_i_2_n_0
    SLICE_X100Y68        LUT6 (Prop_lut6_I3_O)        0.124     2.212 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count[0]_i_1/O
                         net (fo=12, routed)          0.351     2.564    bd_i/ZedCamAXI_0/inst/custom_code/sel
    SLICE_X101Y67        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    36.811 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    38.502    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.603    40.196    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y67        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[7]/C
                         clock pessimism              0.614    40.810    
                         clock uncertainty           -0.107    40.703    
    SLICE_X101Y67        FDRE (Setup_fdre_C_CE)      -0.205    40.498    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[7]
  -------------------------------------------------------------------
                         required time                         40.498    
                         arrival time                          -2.564    
  -------------------------------------------------------------------
                         slack                                 37.934    

Slack (MET) :             38.106ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_clk_wiz_0 rise@41.667ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 0.704ns (21.672%)  route 2.544ns (78.328%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 40.194 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.638ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.777    -0.835    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y68        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y68        FDRE (Prop_fdre_C_Q)         0.456    -0.379 f  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/Q
                         net (fo=3, routed)           1.658     1.280    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]
    SLICE_X100Y68        LUT2 (Prop_lut2_I1_O)        0.124     1.404 f  bd_i/ZedCamAXI_0/inst/custom_code/cam_reset_INST_0_i_2/O
                         net (fo=2, routed)           0.684     2.088    bd_i/ZedCamAXI_0/inst/custom_code/cam_reset_INST_0_i_2_n_0
    SLICE_X100Y68        LUT6 (Prop_lut6_I3_O)        0.124     2.212 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count[0]_i_1/O
                         net (fo=12, routed)          0.202     2.414    bd_i/ZedCamAXI_0/inst/custom_code/sel
    SLICE_X101Y68        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    36.811 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    38.502    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.601    40.194    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y68        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
                         clock pessimism              0.638    40.832    
                         clock uncertainty           -0.107    40.725    
    SLICE_X101Y68        FDRE (Setup_fdre_C_CE)      -0.205    40.520    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]
  -------------------------------------------------------------------
                         required time                         40.520    
                         arrival time                          -2.414    
  -------------------------------------------------------------------
                         slack                                 38.106    

Slack (MET) :             38.106ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_clk_wiz_0 rise@41.667ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 0.704ns (21.672%)  route 2.544ns (78.328%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 40.194 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.638ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.777    -0.835    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y68        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y68        FDRE (Prop_fdre_C_Q)         0.456    -0.379 f  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/Q
                         net (fo=3, routed)           1.658     1.280    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]
    SLICE_X100Y68        LUT2 (Prop_lut2_I1_O)        0.124     1.404 f  bd_i/ZedCamAXI_0/inst/custom_code/cam_reset_INST_0_i_2/O
                         net (fo=2, routed)           0.684     2.088    bd_i/ZedCamAXI_0/inst/custom_code/cam_reset_INST_0_i_2_n_0
    SLICE_X100Y68        LUT6 (Prop_lut6_I3_O)        0.124     2.212 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count[0]_i_1/O
                         net (fo=12, routed)          0.202     2.414    bd_i/ZedCamAXI_0/inst/custom_code/sel
    SLICE_X101Y68        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    36.811 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    38.502    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.601    40.194    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y68        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[11]/C
                         clock pessimism              0.638    40.832    
                         clock uncertainty           -0.107    40.725    
    SLICE_X101Y68        FDRE (Setup_fdre_C_CE)      -0.205    40.520    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[11]
  -------------------------------------------------------------------
                         required time                         40.520    
                         arrival time                          -2.414    
  -------------------------------------------------------------------
                         slack                                 38.106    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.569    -0.610    bd_i/ZedCamAXI_0/inst/custom_code/clks/CLK
    SLICE_X66Y76         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.446 f  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[0]/Q
                         net (fo=4, routed)           0.149    -0.296    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[0]
    SLICE_X66Y76         LUT6 (Prop_lut6_I5_O)        0.045    -0.251 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[0]_i_1_n_0
    SLICE_X66Y76         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.835    -0.850    bd_i/ZedCamAXI_0/inst/custom_code/clks/CLK
    SLICE_X66Y76         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[0]/C
                         clock pessimism              0.240    -0.610    
    SLICE_X66Y76         FDRE (Hold_fdre_C_D)         0.121    -0.489    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.256ns (67.196%)  route 0.125ns (32.804%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.604    -0.575    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y67        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y67        FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]/Q
                         net (fo=4, routed)           0.125    -0.309    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]
    SLICE_X101Y67        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.194 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.194    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]_i_1_n_7
    SLICE_X101Y67        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.872    -0.813    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y67        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]/C
                         clock pessimism              0.238    -0.575    
    SLICE_X101Y67        FDRE (Hold_fdre_C_D)         0.105    -0.470    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.249ns (65.183%)  route 0.133ns (34.817%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.603    -0.576    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y68        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y68        FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[11]/Q
                         net (fo=3, routed)           0.133    -0.302    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[11]
    SLICE_X101Y68        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.194 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.194    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]_i_1_n_4
    SLICE_X101Y68        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.871    -0.814    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y68        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[11]/C
                         clock pessimism              0.238    -0.576    
    SLICE_X101Y68        FDRE (Hold_fdre_C_D)         0.105    -0.471    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.256ns (66.989%)  route 0.126ns (33.011%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.603    -0.576    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y68        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y68        FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]/Q
                         net (fo=3, routed)           0.126    -0.308    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]
    SLICE_X101Y68        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.193 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.193    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]_i_1_n_7
    SLICE_X101Y68        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.871    -0.814    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y68        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]/C
                         clock pessimism              0.238    -0.576    
    SLICE_X101Y68        FDRE (Hold_fdre_C_D)         0.105    -0.471    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.249ns (64.659%)  route 0.136ns (35.341%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.604    -0.575    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y67        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y67        FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[7]/Q
                         net (fo=3, routed)           0.136    -0.297    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[7]
    SLICE_X101Y67        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.189 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.189    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]_i_1_n_4
    SLICE_X101Y67        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.872    -0.813    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y67        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[7]/C
                         clock pessimism              0.238    -0.575    
    SLICE_X101Y67        FDRE (Hold_fdre_C_D)         0.105    -0.470    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.249ns (64.648%)  route 0.136ns (35.352%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.605    -0.574    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y66        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y66        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[3]/Q
                         net (fo=4, routed)           0.136    -0.296    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[3]
    SLICE_X101Y66        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.188 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.188    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[0]_i_2_n_4
    SLICE_X101Y66        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.873    -0.812    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y66        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[3]/C
                         clock pessimism              0.238    -0.574    
    SLICE_X101Y66        FDRE (Hold_fdre_C_D)         0.105    -0.469    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.252ns (64.968%)  route 0.136ns (35.032%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.604    -0.575    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y67        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y67        FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[6]/Q
                         net (fo=3, routed)           0.136    -0.298    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[6]
    SLICE_X101Y67        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.187 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.187    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]_i_1_n_5
    SLICE_X101Y67        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.872    -0.813    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y67        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[6]/C
                         clock pessimism              0.238    -0.575    
    SLICE_X101Y67        FDRE (Hold_fdre_C_D)         0.105    -0.470    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.252ns (64.958%)  route 0.136ns (35.042%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.605    -0.574    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y66        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y66        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[2]/Q
                         net (fo=4, routed)           0.136    -0.297    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[2]
    SLICE_X101Y66        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.186 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.186    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[0]_i_2_n_5
    SLICE_X101Y66        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.873    -0.812    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y66        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[2]/C
                         clock pessimism              0.238    -0.574    
    SLICE_X101Y66        FDRE (Hold_fdre_C_D)         0.105    -0.469    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.256ns (62.120%)  route 0.156ns (37.880%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.605    -0.574    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y66        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y66        FDRE (Prop_fdre_C_Q)         0.141    -0.433 f  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[0]/Q
                         net (fo=1, routed)           0.156    -0.276    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg_n_0_[0]
    SLICE_X101Y66        LUT1 (Prop_lut1_I0_O)        0.045    -0.231 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count[0]_i_7/O
                         net (fo=1, routed)           0.000    -0.231    bd_i/ZedCamAXI_0/inst/custom_code/init_count[0]_i_7_n_0
    SLICE_X101Y66        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.161 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.161    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[0]_i_2_n_7
    SLICE_X101Y66        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.873    -0.812    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y66        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[0]/C
                         clock pessimism              0.238    -0.574    
    SLICE_X101Y66        FDRE (Hold_fdre_C_D)         0.105    -0.469    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.292ns (70.028%)  route 0.125ns (29.972%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.604    -0.575    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y67        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y67        FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]/Q
                         net (fo=4, routed)           0.125    -0.309    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]
    SLICE_X101Y67        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.158 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.158    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]_i_1_n_6
    SLICE_X101Y67        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.872    -0.813    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y67        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[5]/C
                         clock pessimism              0.238    -0.575    
    SLICE_X101Y67        FDRE (Hold_fdre_C_D)         0.105    -0.470    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.312    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y1    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         41.667      40.418     MMCME2_ADV_X0Y0  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X66Y76     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X65Y78     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X65Y78     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X65Y78     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X65Y79     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X65Y79     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X65Y79     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X65Y80     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       41.667      171.693    MMCME2_ADV_X0Y0  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X66Y76     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X65Y79     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X65Y79     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X65Y79     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X65Y80     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X66Y80     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X65Y80     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X65Y80     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X66Y76     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X65Y80     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X66Y76     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X66Y76     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X65Y78     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X65Y78     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X65Y78     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X65Y78     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X65Y78     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X65Y78     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X65Y79     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X65Y79     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      185.148ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             185.148ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out3_clk_wiz_0 rise@200.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.073ns  (logic 4.257ns (30.249%)  route 9.816ns (69.751%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 198.619 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.886    -0.726    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    DSP48_X3Y16          DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y16          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     3.283 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/P[14]
                         net (fo=54, routed)          5.660     8.942    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/addra[14]
    SLICE_X54Y47         LUT6 (Prop_lut6_I5_O)        0.124     9.066 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__1/O
                         net (fo=4, routed)           1.989    11.055    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/addra0
    SLICE_X46Y63         LUT3 (Prop_lut3_I0_O)        0.124    11.179 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__7/O
                         net (fo=1, routed)           2.168    13.347    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__7_n_0
    RAMB36_X2Y20         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   195.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   196.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.692   198.619    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y20         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.462   199.081    
                         clock uncertainty           -0.142   198.939    
    RAMB36_X2Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.496    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.496    
                         arrival time                         -13.347    
  -------------------------------------------------------------------
                         slack                                185.148    

Slack (MET) :             185.155ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out3_clk_wiz_0 rise@200.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.131ns  (logic 4.257ns (30.125%)  route 9.874ns (69.875%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 198.569 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.886    -0.726    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    DSP48_X3Y16          DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y16          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     3.283 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/P[14]
                         net (fo=54, routed)          4.976     8.258    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/addra[14]
    SLICE_X62Y43         LUT3 (Prop_lut3_I2_O)        0.124     8.382 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__12/O
                         net (fo=13, routed)          3.456    11.839    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0
    SLICE_X87Y38         LUT6 (Prop_lut6_I0_O)        0.124    11.963 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=1, routed)           1.442    13.405    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/ram_ena
    RAMB18_X5Y8          RAMB18E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   195.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   196.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.643   198.569    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/clka
    RAMB18_X5Y8          RAMB18E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.577   199.146    
                         clock uncertainty           -0.142   199.004    
    RAMB18_X5Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.561    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        198.561    
                         arrival time                         -13.405    
  -------------------------------------------------------------------
                         slack                                185.155    

Slack (MET) :             185.171ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out3_clk_wiz_0 rise@200.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.127ns  (logic 4.257ns (30.134%)  route 9.870ns (69.866%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 198.580 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.886    -0.726    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    DSP48_X3Y16          DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y16          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     3.283 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/P[14]
                         net (fo=54, routed)          4.976     8.258    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/addra[14]
    SLICE_X62Y43         LUT3 (Prop_lut3_I2_O)        0.124     8.382 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__12/O
                         net (fo=13, routed)          3.102    11.484    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/addra0
    SLICE_X87Y38         LUT6 (Prop_lut6_I2_O)        0.124    11.608 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__86/O
                         net (fo=1, routed)           1.793    13.401    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__86_n_0
    RAMB36_X4Y1          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   195.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   196.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.654   198.580    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y1          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.577   199.157    
                         clock uncertainty           -0.142   199.015    
    RAMB36_X4Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.572    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.572    
                         arrival time                         -13.401    
  -------------------------------------------------------------------
                         slack                                185.171    

Slack (MET) :             185.532ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out3_clk_wiz_0 rise@200.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.763ns  (logic 4.257ns (30.931%)  route 9.506ns (69.069%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 198.577 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.886    -0.726    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    DSP48_X3Y16          DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y16          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     3.283 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/P[14]
                         net (fo=54, routed)          4.976     8.258    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/addra[14]
    SLICE_X62Y43         LUT3 (Prop_lut3_I2_O)        0.124     8.382 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__12/O
                         net (fo=13, routed)          3.098    11.480    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/addra0
    SLICE_X87Y38         LUT6 (Prop_lut6_I5_O)        0.124    11.604 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__60/O
                         net (fo=1, routed)           1.432    13.037    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__60_n_0
    RAMB36_X4Y2          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   195.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   196.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.651   198.577    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y2          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.577   199.154    
                         clock uncertainty           -0.142   199.012    
    RAMB36_X4Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.569    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.569    
                         arrival time                         -13.037    
  -------------------------------------------------------------------
                         slack                                185.532    

Slack (MET) :             185.535ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out3_clk_wiz_0 rise@200.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.512ns  (logic 4.257ns (31.505%)  route 9.255ns (68.495%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 198.444 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.886    -0.726    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    DSP48_X3Y16          DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y16          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.283 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/P[15]
                         net (fo=54, routed)          5.136     8.419    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_noinit.ram/addra[15]
    SLICE_X53Y43         LUT3 (Prop_lut3_I1_O)        0.124     8.543 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__11/O
                         net (fo=12, routed)          2.200    10.743    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/addra0
    SLICE_X49Y59         LUT6 (Prop_lut6_I5_O)        0.124    10.867 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__47/O
                         net (fo=1, routed)           1.919    12.786    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__47_n_0
    RAMB36_X2Y18         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   195.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   196.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.518   198.444    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.462   198.906    
                         clock uncertainty           -0.142   198.764    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.321    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.321    
                         arrival time                         -12.786    
  -------------------------------------------------------------------
                         slack                                185.535    

Slack (MET) :             185.663ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out3_clk_wiz_0 rise@200.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.443ns  (logic 4.257ns (31.668%)  route 9.186ns (68.332%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.886    -0.726    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    DSP48_X3Y16          DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y16          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     3.283 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/P[14]
                         net (fo=54, routed)          5.827     9.110    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/addra[14]
    SLICE_X58Y47         LUT6 (Prop_lut6_I5_O)        0.124     9.234 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__2/O
                         net (fo=4, routed)           1.726    10.959    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    SLICE_X55Y64         LUT3 (Prop_lut3_I0_O)        0.124    11.083 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__14/O
                         net (fo=1, routed)           1.633    12.717    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__14_n_0
    RAMB36_X3Y19         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   195.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   196.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.576   198.502    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y19         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.462   198.964    
                         clock uncertainty           -0.142   198.822    
    RAMB36_X3Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.379    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.379    
                         arrival time                         -12.717    
  -------------------------------------------------------------------
                         slack                                185.663    

Slack (MET) :             185.904ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out3_clk_wiz_0 rise@200.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.144ns  (logic 4.257ns (32.386%)  route 8.887ns (67.614%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 198.445 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.886    -0.726    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    DSP48_X3Y16          DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y16          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     3.283 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/P[14]
                         net (fo=54, routed)          5.517     8.800    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/addra[14]
    SLICE_X58Y47         LUT6 (Prop_lut6_I5_O)        0.124     8.924 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__0/O
                         net (fo=4, routed)           1.683    10.608    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    SLICE_X47Y64         LUT3 (Prop_lut3_I0_O)        0.124    10.732 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__6/O
                         net (fo=1, routed)           1.687    12.418    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__6_n_0
    RAMB36_X2Y19         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   195.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   196.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.519   198.445    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.462   198.907    
                         clock uncertainty           -0.142   198.765    
    RAMB36_X2Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.322    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.322    
                         arrival time                         -12.418    
  -------------------------------------------------------------------
                         slack                                185.904    

Slack (MET) :             185.948ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out3_clk_wiz_0 rise@200.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.094ns  (logic 4.257ns (32.511%)  route 8.837ns (67.489%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 198.439 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.886    -0.726    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    DSP48_X3Y16          DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y16          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     3.283 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/P[14]
                         net (fo=54, routed)          5.827     9.110    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/addra[14]
    SLICE_X58Y47         LUT6 (Prop_lut6_I5_O)        0.124     9.234 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__2/O
                         net (fo=4, routed)           1.725    10.958    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/addra0
    SLICE_X55Y64         LUT3 (Prop_lut3_I0_O)        0.124    11.082 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__13/O
                         net (fo=1, routed)           1.285    12.368    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__13_n_0
    RAMB36_X2Y12         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   195.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   196.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.513   198.439    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.462   198.901    
                         clock uncertainty           -0.142   198.759    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.316    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.316    
                         arrival time                         -12.368    
  -------------------------------------------------------------------
                         slack                                185.948    

Slack (MET) :             186.039ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out3_clk_wiz_0 rise@200.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.127ns  (logic 4.257ns (32.429%)  route 8.870ns (67.571%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 198.563 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.886    -0.726    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    DSP48_X3Y16          DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y16          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     3.283 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/P[14]
                         net (fo=54, routed)          4.976     8.258    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/addra[14]
    SLICE_X62Y43         LUT3 (Prop_lut3_I2_O)        0.124     8.382 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__12/O
                         net (fo=13, routed)          2.604    10.987    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addra0
    SLICE_X86Y62         LUT6 (Prop_lut6_I5_O)        0.124    11.111 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__54/O
                         net (fo=1, routed)           1.290    12.401    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__54_n_0
    RAMB36_X5Y13         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   195.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   196.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.637   198.563    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y13         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.462   199.025    
                         clock uncertainty           -0.142   198.883    
    RAMB36_X5Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.440    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.440    
                         arrival time                         -12.401    
  -------------------------------------------------------------------
                         slack                                186.039    

Slack (MET) :             186.061ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out3_clk_wiz_0 rise@200.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.980ns  (logic 4.257ns (32.796%)  route 8.723ns (67.204%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 198.438 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.886    -0.726    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    DSP48_X3Y16          DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y16          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     3.283 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/P[14]
                         net (fo=54, routed)          5.660     8.942    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/addra[14]
    SLICE_X54Y47         LUT6 (Prop_lut6_I5_O)        0.124     9.066 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__1/O
                         net (fo=4, routed)           1.594    10.660    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/addra0
    SLICE_X46Y63         LUT3 (Prop_lut3_I0_O)        0.124    10.784 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__9/O
                         net (fo=1, routed)           1.470    12.254    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__9_n_0
    RAMB36_X2Y16         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   195.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   196.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.512   198.438    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.462   198.900    
                         clock uncertainty           -0.142   198.758    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.315    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.315    
                         arrival time                         -12.254    
  -------------------------------------------------------------------
                         slack                                186.061    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.246ns (70.822%)  route 0.101ns (29.178%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.609    -0.570    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X90Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y40         FDRE (Prop_fdre_C_Q)         0.148    -0.422 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[7]/Q
                         net (fo=6, routed)           0.101    -0.320    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel[7]
    SLICE_X90Y40         LUT6 (Prop_lut6_I1_O)        0.098    -0.222 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel0[8]
    SLICE_X90Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.878    -0.807    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X90Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[8]/C
                         clock pessimism              0.237    -0.570    
    SLICE_X90Y40         FDRE (Hold_fdre_C_D)         0.121    -0.449    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[8]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.609    -0.570    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X90Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[5]/Q
                         net (fo=10, routed)          0.149    -0.256    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel[5]
    SLICE_X90Y42         LUT6 (Prop_lut6_I5_O)        0.045    -0.211 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel0[5]
    SLICE_X90Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.878    -0.807    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X90Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[5]/C
                         clock pessimism              0.237    -0.570    
    SLICE_X90Y42         FDRE (Hold_fdre_C_D)         0.121    -0.449    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[5]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.180%)  route 0.157ns (45.820%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.609    -0.570    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X91Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[9]/Q
                         net (fo=7, routed)           0.157    -0.271    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel[9]
    SLICE_X91Y40         LUT4 (Prop_lut4_I3_O)        0.045    -0.226 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.226    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel0[9]
    SLICE_X91Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.878    -0.807    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X91Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[9]/C
                         clock pessimism              0.237    -0.570    
    SLICE_X91Y40         FDRE (Hold_fdre_C_D)         0.092    -0.478    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[9]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/trigger_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.492%)  route 0.182ns (49.508%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.584    -0.595    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X68Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/state_reg[0]/Q
                         net (fo=21, routed)          0.182    -0.271    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/state[0]
    SLICE_X69Y42         LUT2 (Prop_lut2_I1_O)        0.045    -0.226 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/trigger_i_2/O
                         net (fo=1, routed)           0.000    -0.226    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/trigger_i_2_n_0
    SLICE_X69Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.851    -0.834    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X69Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/trigger_reg/C
                         clock pessimism              0.252    -0.582    
    SLICE_X69Y42         FDRE (Hold_fdre_C_D)         0.091    -0.491    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/trigger_reg
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.609    -0.570    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X93Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[12]/Q
                         net (fo=2, routed)           0.120    -0.308    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/sel0[12]
    SLICE_X93Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.200 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[12]_i_1/O[3]
                         net (fo=2, routed)           0.000    -0.200    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines0[12]
    SLICE_X93Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.879    -0.806    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X93Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[12]/C
                         clock pessimism              0.236    -0.570    
    SLICE_X93Y42         FDRE (Hold_fdre_C_D)         0.102    -0.468    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[12]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.609    -0.570    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X93Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[4]/Q
                         net (fo=2, routed)           0.120    -0.308    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/sel0[4]
    SLICE_X93Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.200 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[4]_i_1/O[3]
                         net (fo=2, routed)           0.000    -0.200    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines0[4]
    SLICE_X93Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.879    -0.806    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X93Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[4]/C
                         clock pessimism              0.236    -0.570    
    SLICE_X93Y40         FDRE (Hold_fdre_C_D)         0.102    -0.468    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[4]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.609    -0.570    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X93Y41         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[8]/Q
                         net (fo=2, routed)           0.120    -0.308    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/sel0[8]
    SLICE_X93Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.200 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[8]_i_1/O[3]
                         net (fo=2, routed)           0.000    -0.200    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines0[8]
    SLICE_X93Y41         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.879    -0.806    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X93Y41         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[8]/C
                         clock pessimism              0.236    -0.570    
    SLICE_X93Y41         FDRE (Hold_fdre_C_D)         0.102    -0.468    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[8]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.610    -0.569    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X93Y43         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[13]/Q
                         net (fo=2, routed)           0.116    -0.311    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/sel0[13]
    SLICE_X93Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.196 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[15]_i_3/O[0]
                         net (fo=2, routed)           0.000    -0.196    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines0[13]
    SLICE_X93Y43         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.880    -0.805    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X93Y43         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[13]/C
                         clock pessimism              0.236    -0.569    
    SLICE_X93Y43         FDRE (Hold_fdre_C_D)         0.102    -0.467    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[13]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.609    -0.570    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X93Y41         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[5]/Q
                         net (fo=2, routed)           0.116    -0.312    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/sel0[5]
    SLICE_X93Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.197 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[8]_i_1/O[0]
                         net (fo=2, routed)           0.000    -0.197    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines0[5]
    SLICE_X93Y41         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.879    -0.806    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X93Y41         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[5]/C
                         clock pessimism              0.236    -0.570    
    SLICE_X93Y41         FDRE (Hold_fdre_C_D)         0.102    -0.468    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[5]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.609    -0.570    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X93Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[9]/Q
                         net (fo=2, routed)           0.116    -0.312    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/sel0[9]
    SLICE_X93Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.197 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[12]_i_1/O[0]
                         net (fo=2, routed)           0.000    -0.197    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines0[9]
    SLICE_X93Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.879    -0.806    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X93Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[9]/C
                         clock pessimism              0.236    -0.570    
    SLICE_X93Y42         FDRE (Hold_fdre_C_D)         0.102    -0.468    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[9]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.270    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X4Y6      bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y15     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y1      bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X3Y6      bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X4Y8      bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X3Y19     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y13     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X4Y13     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y6      bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y11     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       200.000     13.360     MMCME2_ADV_X0Y0  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X91Y39     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X93Y42     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X93Y42     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X93Y42     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X93Y43     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X93Y43     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X93Y43     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X93Y41     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X93Y41     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X93Y41     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X68Y42     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/fifo_oe_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X68Y42     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/fifo_rrst_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X91Y39     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X93Y42     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X93Y42     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X93Y42     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X93Y43     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X93Y43     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X93Y43     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X93Y40     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.689ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.373ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.689ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.471ns  (logic 2.263ns (18.146%)  route 10.208ns (81.854%))
  Logic Levels:           7  (LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        3.443ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.314ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.815    -0.796    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y16         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      0.882     0.086 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           3.861     3.947    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10[4]
    SLICE_X33Y42         LUT6 (Prop_lut6_I5_O)        0.124     4.071 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_36/O
                         net (fo=1, routed)           0.000     4.071    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_36_n_0
    SLICE_X33Y42         MUXF7 (Prop_muxf7_I0_O)      0.212     4.283 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     4.283    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_17_n_0
    SLICE_X33Y42         MUXF8 (Prop_muxf8_I1_O)      0.094     4.377 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_6/O
                         net (fo=1, routed)           1.544     5.921    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_6_n_0
    SLICE_X55Y42         LUT6 (Prop_lut6_I5_O)        0.316     6.237 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     6.237    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_1_n_0
    SLICE_X55Y42         MUXF7 (Prop_muxf7_I0_O)      0.212     6.449 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=2, routed)           1.773     8.222    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/doutb[4]
    SLICE_X40Y48         LUT6 (Prop_lut6_I1_O)        0.299     8.521 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[5]_i_2/O
                         net (fo=1, routed)           3.030    11.551    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[5]_i_2_n_0
    SLICE_X40Y80         LUT5 (Prop_lut5_I4_O)        0.124    11.675 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000    11.675    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/reg_data_out[5]
    SLICE_X40Y80         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        1.468    12.647    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/s_axi_aclk
    SLICE_X40Y80         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism              0.000    12.647    
                         clock uncertainty           -0.314    12.332    
    SLICE_X40Y80         FDRE (Setup_fdre_C_D)        0.031    12.363    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         12.363    
                         arrival time                         -11.675    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.708ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.442ns  (logic 2.293ns (18.430%)  route 10.149ns (81.570%))
  Logic Levels:           7  (LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        3.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.314ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.824    -0.787    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y5          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.882     0.095 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           3.096     3.191    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_45[7]
    SLICE_X53Y18         LUT6 (Prop_lut6_I3_O)        0.124     3.315 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_31/O
                         net (fo=1, routed)           0.000     3.315    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_31_n_0
    SLICE_X53Y18         MUXF7 (Prop_muxf7_I1_O)      0.217     3.532 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     3.532    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_15_n_0
    SLICE_X53Y18         MUXF8 (Prop_muxf8_I1_O)      0.094     3.626 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_4/O
                         net (fo=1, routed)           2.011     5.636    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_4_n_0
    SLICE_X55Y43         LUT6 (Prop_lut6_I1_O)        0.316     5.952 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.952    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_1_n_0
    SLICE_X55Y43         MUXF7 (Prop_muxf7_I0_O)      0.238     6.190 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=2, routed)           1.662     7.852    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/doutb[7]
    SLICE_X37Y48         LUT6 (Prop_lut6_I1_O)        0.298     8.150 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[8]_i_2/O
                         net (fo=1, routed)           3.381    11.531    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[8]_i_2_n_0
    SLICE_X37Y78         LUT5 (Prop_lut5_I4_O)        0.124    11.655 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[8]_i_1/O
                         net (fo=1, routed)           0.000    11.655    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/reg_data_out[8]
    SLICE_X37Y78         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        1.467    12.646    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/s_axi_aclk
    SLICE_X37Y78         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[8]/C
                         clock pessimism              0.000    12.646    
                         clock uncertainty           -0.314    12.331    
    SLICE_X37Y78         FDRE (Setup_fdre_C_D)        0.031    12.362    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                         12.362    
                         arrival time                         -11.655    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.836ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.316ns  (logic 2.252ns (18.285%)  route 10.064ns (81.715%))
  Logic Levels:           7  (LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        3.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.789ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.314ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.822    -0.789    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y13         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.882     0.093 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           3.956     4.048    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9[3]
    SLICE_X34Y42         LUT6 (Prop_lut6_I3_O)        0.124     4.172 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_36/O
                         net (fo=1, routed)           0.000     4.172    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_36_n_0
    SLICE_X34Y42         MUXF7 (Prop_muxf7_I0_O)      0.209     4.381 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     4.381    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_17_n_0
    SLICE_X34Y42         MUXF8 (Prop_muxf8_I1_O)      0.088     4.469 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_6/O
                         net (fo=1, routed)           1.211     5.680    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_6_n_0
    SLICE_X54Y42         LUT6 (Prop_lut6_I5_O)        0.319     5.999 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.999    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1_n_0
    SLICE_X54Y42         MUXF7 (Prop_muxf7_I0_O)      0.209     6.208 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=2, routed)           1.789     7.997    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/doutb[3]
    SLICE_X41Y48         LUT6 (Prop_lut6_I1_O)        0.297     8.294 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[4]_i_2/O
                         net (fo=1, routed)           3.109    11.403    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[4]_i_2_n_0
    SLICE_X40Y79         LUT5 (Prop_lut5_I4_O)        0.124    11.527 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000    11.527    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/reg_data_out[4]
    SLICE_X40Y79         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        1.468    12.647    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/s_axi_aclk
    SLICE_X40Y79         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism              0.000    12.647    
                         clock uncertainty           -0.314    12.332    
    SLICE_X40Y79         FDRE (Setup_fdre_C_D)        0.031    12.363    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         12.363    
                         arrival time                         -11.527    
  -------------------------------------------------------------------
                         slack                                  0.836    

Slack (MET) :             0.874ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.287ns  (logic 2.288ns (18.622%)  route 9.999ns (81.378%))
  Logic Levels:           7  (LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        3.443ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.314ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.815    -0.796    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y16         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.882     0.086 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           3.825     3.911    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10[5]
    SLICE_X35Y41         LUT6 (Prop_lut6_I5_O)        0.124     4.035 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_36/O
                         net (fo=1, routed)           0.000     4.035    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_36_n_0
    SLICE_X35Y41         MUXF7 (Prop_muxf7_I0_O)      0.212     4.247 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     4.247    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_17_n_0
    SLICE_X35Y41         MUXF8 (Prop_muxf8_I1_O)      0.094     4.341 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_6/O
                         net (fo=1, routed)           1.651     5.992    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_6_n_0
    SLICE_X55Y41         LUT6 (Prop_lut6_I5_O)        0.316     6.308 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     6.308    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1_n_0
    SLICE_X55Y41         MUXF7 (Prop_muxf7_I0_O)      0.238     6.546 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=2, routed)           1.620     8.165    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/doutb[5]
    SLICE_X40Y48         LUT6 (Prop_lut6_I1_O)        0.298     8.463 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[6]_i_2/O
                         net (fo=1, routed)           2.903    11.367    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[6]_i_2_n_0
    SLICE_X40Y79         LUT5 (Prop_lut5_I4_O)        0.124    11.491 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000    11.491    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/reg_data_out[6]
    SLICE_X40Y79         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        1.468    12.647    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/s_axi_aclk
    SLICE_X40Y79         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism              0.000    12.647    
                         clock uncertainty           -0.314    12.332    
    SLICE_X40Y79         FDRE (Setup_fdre_C_D)        0.032    12.364    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         12.364    
                         arrival time                         -11.491    
  -------------------------------------------------------------------
                         slack                                  0.874    

Slack (MET) :             0.989ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.146ns  (logic 2.268ns (18.672%)  route 9.878ns (81.328%))
  Logic Levels:           7  (LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        3.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.314ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.839    -0.772    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y1          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.882     0.110 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           3.677     3.787    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_80[1]
    SLICE_X55Y65         LUT6 (Prop_lut6_I1_O)        0.124     3.911 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_40/O
                         net (fo=1, routed)           0.000     3.911    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_40_n_0
    SLICE_X55Y65         MUXF7 (Prop_muxf7_I0_O)      0.212     4.123 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_21/O
                         net (fo=1, routed)           0.000     4.123    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_21_n_0
    SLICE_X55Y65         MUXF8 (Prop_muxf8_I1_O)      0.094     4.217 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_9/O
                         net (fo=1, routed)           1.314     5.530    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_9_n_0
    SLICE_X55Y40         LUT6 (Prop_lut6_I4_O)        0.316     5.846 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.846    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_2_n_0
    SLICE_X55Y40         MUXF7 (Prop_muxf7_I1_O)      0.217     6.063 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=2, routed)           1.730     7.793    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/doutb[1]
    SLICE_X40Y48         LUT6 (Prop_lut6_I1_O)        0.299     8.092 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[2]_i_2/O
                         net (fo=1, routed)           3.158    11.250    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[2]_i_2_n_0
    SLICE_X40Y79         LUT5 (Prop_lut5_I4_O)        0.124    11.374 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000    11.374    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/reg_data_out[2]
    SLICE_X40Y79         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        1.468    12.647    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/s_axi_aclk
    SLICE_X40Y79         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.000    12.647    
                         clock uncertainty           -0.314    12.332    
    SLICE_X40Y79         FDRE (Setup_fdre_C_D)        0.031    12.363    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         12.363    
                         arrival time                         -11.374    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             1.162ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.014ns  (logic 2.268ns (18.878%)  route 9.746ns (81.122%))
  Logic Levels:           7  (LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        3.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.314ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.796    -0.815    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y0          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.882     0.067 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           3.172     3.239    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_43[2]
    SLICE_X55Y15         LUT6 (Prop_lut6_I0_O)        0.124     3.363 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_29/O
                         net (fo=1, routed)           0.000     3.363    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_29_n_0
    SLICE_X55Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     3.580 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     3.580    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_13_n_0
    SLICE_X55Y15         MUXF8 (Prop_muxf8_I1_O)      0.094     3.674 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_4/O
                         net (fo=1, routed)           1.973     5.647    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_4_n_0
    SLICE_X55Y43         LUT6 (Prop_lut6_I1_O)        0.316     5.963 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.963    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1_n_0
    SLICE_X55Y43         MUXF7 (Prop_muxf7_I0_O)      0.212     6.175 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=2, routed)           1.522     7.697    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/doutb[2]
    SLICE_X40Y48         LUT6 (Prop_lut6_I1_O)        0.299     7.996 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[3]_i_2/O
                         net (fo=1, routed)           3.079    11.075    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[3]_i_2_n_0
    SLICE_X40Y80         LUT5 (Prop_lut5_I4_O)        0.124    11.199 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000    11.199    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/reg_data_out[3]
    SLICE_X40Y80         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        1.468    12.647    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/s_axi_aclk
    SLICE_X40Y80         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.000    12.647    
                         clock uncertainty           -0.314    12.332    
    SLICE_X40Y80         FDRE (Setup_fdre_C_D)        0.029    12.361    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         12.361    
                         arrival time                         -11.199    
  -------------------------------------------------------------------
                         slack                                  1.162    

Slack (MET) :             1.266ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.869ns  (logic 2.289ns (19.285%)  route 9.580ns (80.715%))
  Logic Levels:           7  (LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        3.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.314ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.839    -0.772    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y1          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      0.882     0.110 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=1, routed)           3.157     3.267    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_80[6]
    SLICE_X54Y61         LUT6 (Prop_lut6_I1_O)        0.124     3.391 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_40/O
                         net (fo=1, routed)           0.000     3.391    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_40_n_0
    SLICE_X54Y61         MUXF7 (Prop_muxf7_I0_O)      0.209     3.600 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_21/O
                         net (fo=1, routed)           0.000     3.600    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_21_n_0
    SLICE_X54Y61         MUXF8 (Prop_muxf8_I1_O)      0.088     3.688 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_9/O
                         net (fo=1, routed)           1.310     4.998    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_9_n_0
    SLICE_X55Y42         LUT6 (Prop_lut6_I4_O)        0.319     5.317 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.317    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_2_n_0
    SLICE_X55Y42         MUXF7 (Prop_muxf7_I1_O)      0.245     5.562 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=2, routed)           1.718     7.280    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/doutb[6]
    SLICE_X41Y48         LUT6 (Prop_lut6_I1_O)        0.298     7.578 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[7]_i_2/O
                         net (fo=1, routed)           3.396    10.973    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[7]_i_2_n_0
    SLICE_X40Y80         LUT5 (Prop_lut5_I4_O)        0.124    11.097 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000    11.097    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/reg_data_out[7]
    SLICE_X40Y80         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        1.468    12.647    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/s_axi_aclk
    SLICE_X40Y80         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism              0.000    12.647    
                         clock uncertainty           -0.314    12.332    
    SLICE_X40Y80         FDRE (Setup_fdre_C_D)        0.031    12.363    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         12.363    
                         arrival time                         -11.097    
  -------------------------------------------------------------------
                         slack                                  1.266    

Slack (MET) :             1.325ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.808ns  (logic 2.262ns (19.156%)  route 9.546ns (80.844%))
  Logic Levels:           7  (LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        3.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.314ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.839    -0.772    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y1          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.882     0.110 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           3.823     3.933    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_80[0]
    SLICE_X54Y63         LUT6 (Prop_lut6_I1_O)        0.124     4.057 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_40/O
                         net (fo=1, routed)           0.000     4.057    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_40_n_0
    SLICE_X54Y63         MUXF7 (Prop_muxf7_I0_O)      0.209     4.266 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_21/O
                         net (fo=1, routed)           0.000     4.266    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_21_n_0
    SLICE_X54Y63         MUXF8 (Prop_muxf8_I1_O)      0.088     4.354 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_9/O
                         net (fo=1, routed)           1.549     5.903    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_9_n_0
    SLICE_X55Y41         LUT6 (Prop_lut6_I4_O)        0.319     6.222 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     6.222    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2_n_0
    SLICE_X55Y41         MUXF7 (Prop_muxf7_I1_O)      0.217     6.439 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=2, routed)           2.716     9.155    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/doutb[0]
    SLICE_X41Y77         LUT6 (Prop_lut6_I1_O)        0.299     9.454 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[1]_i_2/O
                         net (fo=1, routed)           1.459    10.912    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[1]_i_2_n_0
    SLICE_X40Y79         LUT5 (Prop_lut5_I4_O)        0.124    11.036 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000    11.036    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/reg_data_out[1]
    SLICE_X40Y79         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        1.468    12.647    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/s_axi_aclk
    SLICE_X40Y79         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism              0.000    12.647    
                         clock uncertainty           -0.314    12.332    
    SLICE_X40Y79         FDRE (Setup_fdre_C_D)        0.029    12.361    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         12.361    
                         arrival time                         -11.036    
  -------------------------------------------------------------------
                         slack                                  1.325    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/blank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.485ns  (logic 0.567ns (10.337%)  route 4.918ns (89.663%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        4.527ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.932ns
    Source Clock Delay      (SCD):    -1.595ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.314ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.478    -1.595    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X52Y41         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/blank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y41         FDRE (Prop_fdre_C_Q)         0.367    -1.228 f  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/blank_reg/Q
                         net (fo=146, routed)         2.297     1.069    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/blank
    SLICE_X41Y48         LUT6 (Prop_lut6_I2_O)        0.100     1.169 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[4]_i_2/O
                         net (fo=1, routed)           2.621     3.790    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[4]_i_2_n_0
    SLICE_X40Y79         LUT5 (Prop_lut5_I4_O)        0.100     3.890 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000     3.890    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/reg_data_out[4]
    SLICE_X40Y79         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        1.638     2.932    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/s_axi_aclk
    SLICE_X40Y79         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism              0.000     2.932    
                         clock uncertainty            0.314     3.246    
    SLICE_X40Y79         FDRE (Hold_fdre_C_D)         0.270     3.516    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.516    
                         arrival time                           3.890    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/blank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.625ns  (logic 0.231ns (8.799%)  route 2.394ns (91.201%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.314ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.555    -0.624    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X52Y41         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/blank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.483 f  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/blank_reg/Q
                         net (fo=146, routed)         1.072     0.589    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/blank
    SLICE_X37Y48         LUT6 (Prop_lut6_I2_O)        0.045     0.634 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[8]_i_2/O
                         net (fo=1, routed)           1.323     1.957    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[8]_i_2_n_0
    SLICE_X37Y78         LUT5 (Prop_lut5_I4_O)        0.045     2.002 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[8]_i_1/O
                         net (fo=1, routed)           0.000     2.002    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/reg_data_out[8]
    SLICE_X37Y78         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        0.812     1.178    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/s_axi_aclk
    SLICE_X37Y78         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[8]/C
                         clock pessimism              0.000     1.178    
                         clock uncertainty            0.314     1.492    
    SLICE_X37Y78         FDRE (Hold_fdre_C_D)         0.092     1.584    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/blank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.589ns  (logic 0.567ns (10.144%)  route 5.022ns (89.856%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        4.528ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.933ns
    Source Clock Delay      (SCD):    -1.595ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.314ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.478    -1.595    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X52Y41         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/blank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y41         FDRE (Prop_fdre_C_Q)         0.367    -1.228 f  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/blank_reg/Q
                         net (fo=146, routed)         2.463     1.235    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/blank
    SLICE_X40Y48         LUT6 (Prop_lut6_I2_O)        0.100     1.335 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[5]_i_2/O
                         net (fo=1, routed)           2.559     3.894    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[5]_i_2_n_0
    SLICE_X40Y80         LUT5 (Prop_lut5_I4_O)        0.100     3.994 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000     3.994    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/reg_data_out[5]
    SLICE_X40Y80         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        1.639     2.933    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/s_axi_aclk
    SLICE_X40Y80         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism              0.000     2.933    
                         clock uncertainty            0.314     3.247    
    SLICE_X40Y80         FDRE (Hold_fdre_C_D)         0.270     3.517    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.517    
                         arrival time                           3.994    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/blank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.780ns  (logic 0.231ns (8.310%)  route 2.549ns (91.690%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.314ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.555    -0.624    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X52Y41         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/blank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.483 f  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/blank_reg/Q
                         net (fo=146, routed)         1.149     0.667    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/blank
    SLICE_X41Y48         LUT6 (Prop_lut6_I2_O)        0.045     0.712 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[7]_i_2/O
                         net (fo=1, routed)           1.400     2.111    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[7]_i_2_n_0
    SLICE_X40Y80         LUT5 (Prop_lut5_I4_O)        0.045     2.156 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000     2.156    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/reg_data_out[7]
    SLICE_X40Y80         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        0.814     1.180    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/s_axi_aclk
    SLICE_X40Y80         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism              0.000     1.180    
                         clock uncertainty            0.314     1.494    
    SLICE_X40Y80         FDRE (Hold_fdre_C_D)         0.092     1.586    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           2.156    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/blank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.818ns  (logic 0.231ns (8.197%)  route 2.587ns (91.803%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.314ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.555    -0.624    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X52Y41         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/blank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.483 f  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/blank_reg/Q
                         net (fo=146, routed)         1.351     0.868    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/blank
    SLICE_X40Y48         LUT6 (Prop_lut6_I2_O)        0.045     0.913 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[2]_i_2/O
                         net (fo=1, routed)           1.236     2.149    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[2]_i_2_n_0
    SLICE_X40Y79         LUT5 (Prop_lut5_I4_O)        0.045     2.194 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     2.194    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/reg_data_out[2]
    SLICE_X40Y79         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        0.813     1.179    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/s_axi_aclk
    SLICE_X40Y79         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.000     1.179    
                         clock uncertainty            0.314     1.493    
    SLICE_X40Y79         FDRE (Hold_fdre_C_D)         0.092     1.585    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.702ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.910ns  (logic 0.379ns (13.024%)  route 2.531ns (86.976%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        1.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.314ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.555    -0.624    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X53Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[7]/Q
                         net (fo=8, routed)           0.686     0.203    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[7]
    SLICE_X55Y41         MUXF7 (Prop_muxf7_S_O)       0.085     0.288 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=2, routed)           1.262     1.551    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/doutb[0]
    SLICE_X41Y77         LUT6 (Prop_lut6_I1_O)        0.108     1.659 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[1]_i_2/O
                         net (fo=1, routed)           0.583     2.241    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[1]_i_2_n_0
    SLICE_X40Y79         LUT5 (Prop_lut5_I4_O)        0.045     2.286 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000     2.286    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/reg_data_out[1]
    SLICE_X40Y79         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        0.813     1.179    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/s_axi_aclk
    SLICE_X40Y79         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism              0.000     1.179    
                         clock uncertainty            0.314     1.493    
    SLICE_X40Y79         FDRE (Hold_fdre_C_D)         0.091     1.584    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.706ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/blank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.915ns  (logic 0.231ns (7.924%)  route 2.684ns (92.076%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.314ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.555    -0.624    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X52Y41         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/blank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.483 f  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/blank_reg/Q
                         net (fo=146, routed)         1.342     0.859    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/blank
    SLICE_X40Y48         LUT6 (Prop_lut6_I2_O)        0.045     0.904 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[3]_i_2/O
                         net (fo=1, routed)           1.342     2.247    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[3]_i_2_n_0
    SLICE_X40Y80         LUT5 (Prop_lut5_I4_O)        0.045     2.292 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     2.292    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/reg_data_out[3]
    SLICE_X40Y80         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        0.814     1.180    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/s_axi_aclk
    SLICE_X40Y80         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.000     1.180    
                         clock uncertainty            0.314     1.494    
    SLICE_X40Y80         FDRE (Hold_fdre_C_D)         0.091     1.585    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.774ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/blank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.983ns  (logic 0.231ns (7.744%)  route 2.752ns (92.256%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.314ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.555    -0.624    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X52Y41         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/blank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.483 f  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/blank_reg/Q
                         net (fo=146, routed)         1.473     0.990    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/blank
    SLICE_X40Y48         LUT6 (Prop_lut6_I2_O)        0.045     1.035 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[6]_i_2/O
                         net (fo=1, routed)           1.279     2.314    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[6]_i_2_n_0
    SLICE_X40Y79         LUT5 (Prop_lut5_I4_O)        0.045     2.359 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000     2.359    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/reg_data_out[6]
    SLICE_X40Y79         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        0.813     1.179    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/s_axi_aclk
    SLICE_X40Y79         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism              0.000     1.179    
                         clock uncertainty            0.314     1.493    
    SLICE_X40Y79         FDRE (Hold_fdre_C_D)         0.092     1.585    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           2.359    
  -------------------------------------------------------------------
                         slack                                  0.774    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_fpga_0

Setup :            1  Failing Endpoint ,  Worst Slack       -2.398ns,  Total Violation       -2.398ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.433ns,  Total Violation       -0.433ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.398ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_fpga_0 rise@210.000ns - clk_out2_clk_wiz_0_1 rise@208.333ns)
  Data Path Delay:        7.329ns  (logic 0.828ns (11.297%)  route 6.501ns (88.703%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 212.714 - 210.000 ) 
    Source Clock Delay      (SCD):    -0.835ns = ( 207.499 - 208.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    208.333   208.333 r  
    Y9                                                0.000   208.333 r  sysclk (IN)
                         net (fo=0)                   0.000   208.333    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   209.824 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   211.109    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343   203.766 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855   205.621    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   205.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.777   207.499    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y68        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y68        FDRE (Prop_fdre_C_Q)         0.456   207.955 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/Q
                         net (fo=3, routed)           1.658   209.613    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]
    SLICE_X100Y68        LUT2 (Prop_lut2_I1_O)        0.124   209.737 r  bd_i/ZedCamAXI_0/inst/custom_code/cam_reset_INST_0_i_2/O
                         net (fo=2, routed)           3.937   213.674    bd_i/ZedCamAXI_0/inst/custom_code/cam_reset_INST_0_i_2_n_0
    SLICE_X80Y68         LUT6 (Prop_lut6_I5_O)        0.124   213.798 r  bd_i/ZedCamAXI_0/inst/custom_code/cam_reset_INST_0_i_1/O
                         net (fo=2, routed)           0.906   214.704    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/init_count_reg[7]
    SLICE_X80Y68         LUT5 (Prop_lut5_I2_O)        0.124   214.828 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000   214.828    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/reg_data_out[0]
    SLICE_X80Y68         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    210.000   210.000 r  
    PS7_X0Y0             PS7                          0.000   210.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   211.088    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   211.179 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        1.535   212.714    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/s_axi_aclk
    SLICE_X80Y68         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000   212.714    
                         clock uncertainty           -0.315   212.399    
    SLICE_X80Y68         FDRE (Setup_fdre_C_D)        0.031   212.430    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                        212.430    
                         arrival time                        -214.828    
  -------------------------------------------------------------------
                         slack                                 -2.398    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.433ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.627ns  (logic 0.567ns (12.255%)  route 4.060ns (87.745%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        4.475ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.004ns
    Source Clock Delay      (SCD):    -1.471ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.603    -1.471    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y67        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y67        FDRE (Prop_fdre_C_Q)         0.367    -1.104 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[6]/Q
                         net (fo=3, routed)           3.297     2.193    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[6]
    SLICE_X80Y68         LUT6 (Prop_lut6_I3_O)        0.100     2.293 r  bd_i/ZedCamAXI_0/inst/custom_code/cam_reset_INST_0_i_1/O
                         net (fo=2, routed)           0.763     3.056    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/init_count_reg[7]
    SLICE_X80Y68         LUT5 (Prop_lut5_I2_O)        0.100     3.156 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     3.156    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/reg_data_out[0]
    SLICE_X80Y68         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        1.710     3.004    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/s_axi_aclk
    SLICE_X80Y68         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000     3.004    
                         clock uncertainty            0.315     3.319    
    SLICE_X80Y68         FDRE (Hold_fdre_C_D)         0.270     3.589    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.589    
                         arrival time                           3.156    
  -------------------------------------------------------------------
                         slack                                 -0.433    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.687ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.372ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.687ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.471ns  (logic 2.263ns (18.146%)  route 10.208ns (81.854%))
  Logic Levels:           7  (LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        3.443ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.815    -0.796    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y16         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      0.882     0.086 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           3.861     3.947    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10[4]
    SLICE_X33Y42         LUT6 (Prop_lut6_I5_O)        0.124     4.071 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_36/O
                         net (fo=1, routed)           0.000     4.071    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_36_n_0
    SLICE_X33Y42         MUXF7 (Prop_muxf7_I0_O)      0.212     4.283 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     4.283    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_17_n_0
    SLICE_X33Y42         MUXF8 (Prop_muxf8_I1_O)      0.094     4.377 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_6/O
                         net (fo=1, routed)           1.544     5.921    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_6_n_0
    SLICE_X55Y42         LUT6 (Prop_lut6_I5_O)        0.316     6.237 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     6.237    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_1_n_0
    SLICE_X55Y42         MUXF7 (Prop_muxf7_I0_O)      0.212     6.449 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=2, routed)           1.773     8.222    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/doutb[4]
    SLICE_X40Y48         LUT6 (Prop_lut6_I1_O)        0.299     8.521 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[5]_i_2/O
                         net (fo=1, routed)           3.030    11.551    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[5]_i_2_n_0
    SLICE_X40Y80         LUT5 (Prop_lut5_I4_O)        0.124    11.675 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000    11.675    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/reg_data_out[5]
    SLICE_X40Y80         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        1.468    12.647    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/s_axi_aclk
    SLICE_X40Y80         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism              0.000    12.647    
                         clock uncertainty           -0.316    12.331    
    SLICE_X40Y80         FDRE (Setup_fdre_C_D)        0.031    12.362    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         12.362    
                         arrival time                         -11.675    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.706ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.442ns  (logic 2.293ns (18.430%)  route 10.149ns (81.570%))
  Logic Levels:           7  (LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        3.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.824    -0.787    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y5          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.882     0.095 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           3.096     3.191    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_45[7]
    SLICE_X53Y18         LUT6 (Prop_lut6_I3_O)        0.124     3.315 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_31/O
                         net (fo=1, routed)           0.000     3.315    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_31_n_0
    SLICE_X53Y18         MUXF7 (Prop_muxf7_I1_O)      0.217     3.532 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     3.532    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_15_n_0
    SLICE_X53Y18         MUXF8 (Prop_muxf8_I1_O)      0.094     3.626 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_4/O
                         net (fo=1, routed)           2.011     5.636    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_4_n_0
    SLICE_X55Y43         LUT6 (Prop_lut6_I1_O)        0.316     5.952 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.952    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_1_n_0
    SLICE_X55Y43         MUXF7 (Prop_muxf7_I0_O)      0.238     6.190 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=2, routed)           1.662     7.852    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/doutb[7]
    SLICE_X37Y48         LUT6 (Prop_lut6_I1_O)        0.298     8.150 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[8]_i_2/O
                         net (fo=1, routed)           3.381    11.531    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[8]_i_2_n_0
    SLICE_X37Y78         LUT5 (Prop_lut5_I4_O)        0.124    11.655 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[8]_i_1/O
                         net (fo=1, routed)           0.000    11.655    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/reg_data_out[8]
    SLICE_X37Y78         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        1.467    12.646    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/s_axi_aclk
    SLICE_X37Y78         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[8]/C
                         clock pessimism              0.000    12.646    
                         clock uncertainty           -0.316    12.330    
    SLICE_X37Y78         FDRE (Setup_fdre_C_D)        0.031    12.361    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                         12.361    
                         arrival time                         -11.655    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.835ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.316ns  (logic 2.252ns (18.285%)  route 10.064ns (81.715%))
  Logic Levels:           7  (LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        3.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.789ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.822    -0.789    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y13         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.882     0.093 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           3.956     4.048    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9[3]
    SLICE_X34Y42         LUT6 (Prop_lut6_I3_O)        0.124     4.172 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_36/O
                         net (fo=1, routed)           0.000     4.172    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_36_n_0
    SLICE_X34Y42         MUXF7 (Prop_muxf7_I0_O)      0.209     4.381 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     4.381    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_17_n_0
    SLICE_X34Y42         MUXF8 (Prop_muxf8_I1_O)      0.088     4.469 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_6/O
                         net (fo=1, routed)           1.211     5.680    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_6_n_0
    SLICE_X54Y42         LUT6 (Prop_lut6_I5_O)        0.319     5.999 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.999    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1_n_0
    SLICE_X54Y42         MUXF7 (Prop_muxf7_I0_O)      0.209     6.208 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=2, routed)           1.789     7.997    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/doutb[3]
    SLICE_X41Y48         LUT6 (Prop_lut6_I1_O)        0.297     8.294 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[4]_i_2/O
                         net (fo=1, routed)           3.109    11.403    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[4]_i_2_n_0
    SLICE_X40Y79         LUT5 (Prop_lut5_I4_O)        0.124    11.527 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000    11.527    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/reg_data_out[4]
    SLICE_X40Y79         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        1.468    12.647    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/s_axi_aclk
    SLICE_X40Y79         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism              0.000    12.647    
                         clock uncertainty           -0.316    12.331    
    SLICE_X40Y79         FDRE (Setup_fdre_C_D)        0.031    12.362    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         12.362    
                         arrival time                         -11.527    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.872ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.287ns  (logic 2.288ns (18.622%)  route 9.999ns (81.378%))
  Logic Levels:           7  (LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        3.443ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.815    -0.796    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y16         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.882     0.086 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           3.825     3.911    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10[5]
    SLICE_X35Y41         LUT6 (Prop_lut6_I5_O)        0.124     4.035 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_36/O
                         net (fo=1, routed)           0.000     4.035    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_36_n_0
    SLICE_X35Y41         MUXF7 (Prop_muxf7_I0_O)      0.212     4.247 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     4.247    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_17_n_0
    SLICE_X35Y41         MUXF8 (Prop_muxf8_I1_O)      0.094     4.341 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_6/O
                         net (fo=1, routed)           1.651     5.992    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_6_n_0
    SLICE_X55Y41         LUT6 (Prop_lut6_I5_O)        0.316     6.308 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     6.308    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1_n_0
    SLICE_X55Y41         MUXF7 (Prop_muxf7_I0_O)      0.238     6.546 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=2, routed)           1.620     8.165    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/doutb[5]
    SLICE_X40Y48         LUT6 (Prop_lut6_I1_O)        0.298     8.463 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[6]_i_2/O
                         net (fo=1, routed)           2.903    11.367    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[6]_i_2_n_0
    SLICE_X40Y79         LUT5 (Prop_lut5_I4_O)        0.124    11.491 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000    11.491    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/reg_data_out[6]
    SLICE_X40Y79         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        1.468    12.647    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/s_axi_aclk
    SLICE_X40Y79         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism              0.000    12.647    
                         clock uncertainty           -0.316    12.331    
    SLICE_X40Y79         FDRE (Setup_fdre_C_D)        0.032    12.363    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         12.363    
                         arrival time                         -11.491    
  -------------------------------------------------------------------
                         slack                                  0.872    

Slack (MET) :             0.988ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.146ns  (logic 2.268ns (18.672%)  route 9.878ns (81.328%))
  Logic Levels:           7  (LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        3.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.839    -0.772    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y1          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.882     0.110 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           3.677     3.787    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_80[1]
    SLICE_X55Y65         LUT6 (Prop_lut6_I1_O)        0.124     3.911 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_40/O
                         net (fo=1, routed)           0.000     3.911    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_40_n_0
    SLICE_X55Y65         MUXF7 (Prop_muxf7_I0_O)      0.212     4.123 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_21/O
                         net (fo=1, routed)           0.000     4.123    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_21_n_0
    SLICE_X55Y65         MUXF8 (Prop_muxf8_I1_O)      0.094     4.217 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_9/O
                         net (fo=1, routed)           1.314     5.530    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_9_n_0
    SLICE_X55Y40         LUT6 (Prop_lut6_I4_O)        0.316     5.846 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.846    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_2_n_0
    SLICE_X55Y40         MUXF7 (Prop_muxf7_I1_O)      0.217     6.063 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=2, routed)           1.730     7.793    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/doutb[1]
    SLICE_X40Y48         LUT6 (Prop_lut6_I1_O)        0.299     8.092 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[2]_i_2/O
                         net (fo=1, routed)           3.158    11.250    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[2]_i_2_n_0
    SLICE_X40Y79         LUT5 (Prop_lut5_I4_O)        0.124    11.374 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000    11.374    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/reg_data_out[2]
    SLICE_X40Y79         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        1.468    12.647    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/s_axi_aclk
    SLICE_X40Y79         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.000    12.647    
                         clock uncertainty           -0.316    12.331    
    SLICE_X40Y79         FDRE (Setup_fdre_C_D)        0.031    12.362    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         12.362    
                         arrival time                         -11.374    
  -------------------------------------------------------------------
                         slack                                  0.988    

Slack (MET) :             1.161ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.014ns  (logic 2.268ns (18.878%)  route 9.746ns (81.122%))
  Logic Levels:           7  (LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        3.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.796    -0.815    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y0          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.882     0.067 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           3.172     3.239    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_43[2]
    SLICE_X55Y15         LUT6 (Prop_lut6_I0_O)        0.124     3.363 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_29/O
                         net (fo=1, routed)           0.000     3.363    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_29_n_0
    SLICE_X55Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     3.580 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     3.580    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_13_n_0
    SLICE_X55Y15         MUXF8 (Prop_muxf8_I1_O)      0.094     3.674 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_4/O
                         net (fo=1, routed)           1.973     5.647    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_4_n_0
    SLICE_X55Y43         LUT6 (Prop_lut6_I1_O)        0.316     5.963 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.963    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1_n_0
    SLICE_X55Y43         MUXF7 (Prop_muxf7_I0_O)      0.212     6.175 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=2, routed)           1.522     7.697    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/doutb[2]
    SLICE_X40Y48         LUT6 (Prop_lut6_I1_O)        0.299     7.996 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[3]_i_2/O
                         net (fo=1, routed)           3.079    11.075    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[3]_i_2_n_0
    SLICE_X40Y80         LUT5 (Prop_lut5_I4_O)        0.124    11.199 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000    11.199    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/reg_data_out[3]
    SLICE_X40Y80         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        1.468    12.647    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/s_axi_aclk
    SLICE_X40Y80         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.000    12.647    
                         clock uncertainty           -0.316    12.331    
    SLICE_X40Y80         FDRE (Setup_fdre_C_D)        0.029    12.360    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         12.360    
                         arrival time                         -11.199    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.265ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.869ns  (logic 2.289ns (19.285%)  route 9.580ns (80.715%))
  Logic Levels:           7  (LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        3.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.839    -0.772    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y1          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      0.882     0.110 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=1, routed)           3.157     3.267    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_80[6]
    SLICE_X54Y61         LUT6 (Prop_lut6_I1_O)        0.124     3.391 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_40/O
                         net (fo=1, routed)           0.000     3.391    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_40_n_0
    SLICE_X54Y61         MUXF7 (Prop_muxf7_I0_O)      0.209     3.600 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_21/O
                         net (fo=1, routed)           0.000     3.600    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_21_n_0
    SLICE_X54Y61         MUXF8 (Prop_muxf8_I1_O)      0.088     3.688 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_9/O
                         net (fo=1, routed)           1.310     4.998    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_9_n_0
    SLICE_X55Y42         LUT6 (Prop_lut6_I4_O)        0.319     5.317 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.317    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_2_n_0
    SLICE_X55Y42         MUXF7 (Prop_muxf7_I1_O)      0.245     5.562 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=2, routed)           1.718     7.280    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/doutb[6]
    SLICE_X41Y48         LUT6 (Prop_lut6_I1_O)        0.298     7.578 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[7]_i_2/O
                         net (fo=1, routed)           3.396    10.973    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[7]_i_2_n_0
    SLICE_X40Y80         LUT5 (Prop_lut5_I4_O)        0.124    11.097 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000    11.097    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/reg_data_out[7]
    SLICE_X40Y80         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        1.468    12.647    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/s_axi_aclk
    SLICE_X40Y80         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism              0.000    12.647    
                         clock uncertainty           -0.316    12.331    
    SLICE_X40Y80         FDRE (Setup_fdre_C_D)        0.031    12.362    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         12.362    
                         arrival time                         -11.097    
  -------------------------------------------------------------------
                         slack                                  1.265    

Slack (MET) :             1.324ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.808ns  (logic 2.262ns (19.156%)  route 9.546ns (80.844%))
  Logic Levels:           7  (LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        3.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.839    -0.772    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y1          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.882     0.110 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           3.823     3.933    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_80[0]
    SLICE_X54Y63         LUT6 (Prop_lut6_I1_O)        0.124     4.057 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_40/O
                         net (fo=1, routed)           0.000     4.057    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_40_n_0
    SLICE_X54Y63         MUXF7 (Prop_muxf7_I0_O)      0.209     4.266 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_21/O
                         net (fo=1, routed)           0.000     4.266    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_21_n_0
    SLICE_X54Y63         MUXF8 (Prop_muxf8_I1_O)      0.088     4.354 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_9/O
                         net (fo=1, routed)           1.549     5.903    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_9_n_0
    SLICE_X55Y41         LUT6 (Prop_lut6_I4_O)        0.319     6.222 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     6.222    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2_n_0
    SLICE_X55Y41         MUXF7 (Prop_muxf7_I1_O)      0.217     6.439 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=2, routed)           2.716     9.155    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/doutb[0]
    SLICE_X41Y77         LUT6 (Prop_lut6_I1_O)        0.299     9.454 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[1]_i_2/O
                         net (fo=1, routed)           1.459    10.912    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[1]_i_2_n_0
    SLICE_X40Y79         LUT5 (Prop_lut5_I4_O)        0.124    11.036 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000    11.036    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/reg_data_out[1]
    SLICE_X40Y79         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        1.468    12.647    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/s_axi_aclk
    SLICE_X40Y79         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism              0.000    12.647    
                         clock uncertainty           -0.316    12.331    
    SLICE_X40Y79         FDRE (Setup_fdre_C_D)        0.029    12.360    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         12.360    
                         arrival time                         -11.036    
  -------------------------------------------------------------------
                         slack                                  1.324    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/blank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.485ns  (logic 0.567ns (10.337%)  route 4.918ns (89.663%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        4.527ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.932ns
    Source Clock Delay      (SCD):    -1.595ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.478    -1.595    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X52Y41         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/blank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y41         FDRE (Prop_fdre_C_Q)         0.367    -1.228 f  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/blank_reg/Q
                         net (fo=146, routed)         2.297     1.069    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/blank
    SLICE_X41Y48         LUT6 (Prop_lut6_I2_O)        0.100     1.169 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[4]_i_2/O
                         net (fo=1, routed)           2.621     3.790    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[4]_i_2_n_0
    SLICE_X40Y79         LUT5 (Prop_lut5_I4_O)        0.100     3.890 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000     3.890    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/reg_data_out[4]
    SLICE_X40Y79         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        1.638     2.932    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/s_axi_aclk
    SLICE_X40Y79         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism              0.000     2.932    
                         clock uncertainty            0.316     3.248    
    SLICE_X40Y79         FDRE (Hold_fdre_C_D)         0.270     3.518    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.518    
                         arrival time                           3.890    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/blank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.625ns  (logic 0.231ns (8.799%)  route 2.394ns (91.201%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.555    -0.624    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X52Y41         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/blank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.483 f  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/blank_reg/Q
                         net (fo=146, routed)         1.072     0.589    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/blank
    SLICE_X37Y48         LUT6 (Prop_lut6_I2_O)        0.045     0.634 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[8]_i_2/O
                         net (fo=1, routed)           1.323     1.957    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[8]_i_2_n_0
    SLICE_X37Y78         LUT5 (Prop_lut5_I4_O)        0.045     2.002 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[8]_i_1/O
                         net (fo=1, routed)           0.000     2.002    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/reg_data_out[8]
    SLICE_X37Y78         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        0.812     1.178    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/s_axi_aclk
    SLICE_X37Y78         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[8]/C
                         clock pessimism              0.000     1.178    
                         clock uncertainty            0.316     1.494    
    SLICE_X37Y78         FDRE (Hold_fdre_C_D)         0.092     1.586    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/blank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.589ns  (logic 0.567ns (10.144%)  route 5.022ns (89.856%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        4.528ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.933ns
    Source Clock Delay      (SCD):    -1.595ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.478    -1.595    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X52Y41         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/blank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y41         FDRE (Prop_fdre_C_Q)         0.367    -1.228 f  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/blank_reg/Q
                         net (fo=146, routed)         2.463     1.235    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/blank
    SLICE_X40Y48         LUT6 (Prop_lut6_I2_O)        0.100     1.335 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[5]_i_2/O
                         net (fo=1, routed)           2.559     3.894    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[5]_i_2_n_0
    SLICE_X40Y80         LUT5 (Prop_lut5_I4_O)        0.100     3.994 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000     3.994    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/reg_data_out[5]
    SLICE_X40Y80         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        1.639     2.933    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/s_axi_aclk
    SLICE_X40Y80         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism              0.000     2.933    
                         clock uncertainty            0.316     3.249    
    SLICE_X40Y80         FDRE (Hold_fdre_C_D)         0.270     3.519    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.519    
                         arrival time                           3.994    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.568ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/blank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.780ns  (logic 0.231ns (8.310%)  route 2.549ns (91.690%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.555    -0.624    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X52Y41         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/blank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.483 f  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/blank_reg/Q
                         net (fo=146, routed)         1.149     0.667    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/blank
    SLICE_X41Y48         LUT6 (Prop_lut6_I2_O)        0.045     0.712 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[7]_i_2/O
                         net (fo=1, routed)           1.400     2.111    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[7]_i_2_n_0
    SLICE_X40Y80         LUT5 (Prop_lut5_I4_O)        0.045     2.156 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000     2.156    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/reg_data_out[7]
    SLICE_X40Y80         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        0.814     1.180    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/s_axi_aclk
    SLICE_X40Y80         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism              0.000     1.180    
                         clock uncertainty            0.316     1.496    
    SLICE_X40Y80         FDRE (Hold_fdre_C_D)         0.092     1.588    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           2.156    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/blank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.818ns  (logic 0.231ns (8.197%)  route 2.587ns (91.803%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.555    -0.624    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X52Y41         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/blank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.483 f  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/blank_reg/Q
                         net (fo=146, routed)         1.351     0.868    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/blank
    SLICE_X40Y48         LUT6 (Prop_lut6_I2_O)        0.045     0.913 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[2]_i_2/O
                         net (fo=1, routed)           1.236     2.149    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[2]_i_2_n_0
    SLICE_X40Y79         LUT5 (Prop_lut5_I4_O)        0.045     2.194 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     2.194    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/reg_data_out[2]
    SLICE_X40Y79         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        0.813     1.179    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/s_axi_aclk
    SLICE_X40Y79         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.000     1.179    
                         clock uncertainty            0.316     1.495    
    SLICE_X40Y79         FDRE (Hold_fdre_C_D)         0.092     1.587    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.700ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.910ns  (logic 0.379ns (13.024%)  route 2.531ns (86.976%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        1.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.555    -0.624    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X53Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[7]/Q
                         net (fo=8, routed)           0.686     0.203    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[7]
    SLICE_X55Y41         MUXF7 (Prop_muxf7_S_O)       0.085     0.288 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=2, routed)           1.262     1.551    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/doutb[0]
    SLICE_X41Y77         LUT6 (Prop_lut6_I1_O)        0.108     1.659 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[1]_i_2/O
                         net (fo=1, routed)           0.583     2.241    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[1]_i_2_n_0
    SLICE_X40Y79         LUT5 (Prop_lut5_I4_O)        0.045     2.286 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000     2.286    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/reg_data_out[1]
    SLICE_X40Y79         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        0.813     1.179    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/s_axi_aclk
    SLICE_X40Y79         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism              0.000     1.179    
                         clock uncertainty            0.316     1.495    
    SLICE_X40Y79         FDRE (Hold_fdre_C_D)         0.091     1.586    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  0.700    

Slack (MET) :             0.705ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/blank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.915ns  (logic 0.231ns (7.924%)  route 2.684ns (92.076%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.555    -0.624    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X52Y41         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/blank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.483 f  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/blank_reg/Q
                         net (fo=146, routed)         1.342     0.859    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/blank
    SLICE_X40Y48         LUT6 (Prop_lut6_I2_O)        0.045     0.904 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[3]_i_2/O
                         net (fo=1, routed)           1.342     2.247    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[3]_i_2_n_0
    SLICE_X40Y80         LUT5 (Prop_lut5_I4_O)        0.045     2.292 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     2.292    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/reg_data_out[3]
    SLICE_X40Y80         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        0.814     1.180    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/s_axi_aclk
    SLICE_X40Y80         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.000     1.180    
                         clock uncertainty            0.316     1.496    
    SLICE_X40Y80         FDRE (Hold_fdre_C_D)         0.091     1.587    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.772ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/blank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.983ns  (logic 0.231ns (7.744%)  route 2.752ns (92.256%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.555    -0.624    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X52Y41         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/blank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.483 f  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/blank_reg/Q
                         net (fo=146, routed)         1.473     0.990    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/blank
    SLICE_X40Y48         LUT6 (Prop_lut6_I2_O)        0.045     1.035 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[6]_i_2/O
                         net (fo=1, routed)           1.279     2.314    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[6]_i_2_n_0
    SLICE_X40Y79         LUT5 (Prop_lut5_I4_O)        0.045     2.359 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000     2.359    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/reg_data_out[6]
    SLICE_X40Y79         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        0.813     1.179    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/s_axi_aclk
    SLICE_X40Y79         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism              0.000     1.179    
                         clock uncertainty            0.316     1.495    
    SLICE_X40Y79         FDRE (Hold_fdre_C_D)         0.092     1.587    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           2.359    
  -------------------------------------------------------------------
                         slack                                  0.772    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_fpga_0

Setup :            1  Failing Endpoint ,  Worst Slack       -2.399ns,  Total Violation       -2.399ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.435ns,  Total Violation       -0.435ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.399ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_fpga_0 rise@210.000ns - clk_out2_clk_wiz_0 rise@208.333ns)
  Data Path Delay:        7.329ns  (logic 0.828ns (11.297%)  route 6.501ns (88.703%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 212.714 - 210.000 ) 
    Source Clock Delay      (SCD):    -0.835ns = ( 207.499 - 208.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    208.333   208.333 r  
    Y9                                                0.000   208.333 r  sysclk (IN)
                         net (fo=0)                   0.000   208.333    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   209.824 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   211.109    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343   203.766 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855   205.621    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   205.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.777   207.499    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y68        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y68        FDRE (Prop_fdre_C_Q)         0.456   207.955 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/Q
                         net (fo=3, routed)           1.658   209.613    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]
    SLICE_X100Y68        LUT2 (Prop_lut2_I1_O)        0.124   209.737 r  bd_i/ZedCamAXI_0/inst/custom_code/cam_reset_INST_0_i_2/O
                         net (fo=2, routed)           3.937   213.674    bd_i/ZedCamAXI_0/inst/custom_code/cam_reset_INST_0_i_2_n_0
    SLICE_X80Y68         LUT6 (Prop_lut6_I5_O)        0.124   213.798 r  bd_i/ZedCamAXI_0/inst/custom_code/cam_reset_INST_0_i_1/O
                         net (fo=2, routed)           0.906   214.704    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/init_count_reg[7]
    SLICE_X80Y68         LUT5 (Prop_lut5_I2_O)        0.124   214.828 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000   214.828    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/reg_data_out[0]
    SLICE_X80Y68         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    210.000   210.000 r  
    PS7_X0Y0             PS7                          0.000   210.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   211.088    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   211.179 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        1.535   212.714    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/s_axi_aclk
    SLICE_X80Y68         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000   212.714    
                         clock uncertainty           -0.316   212.397    
    SLICE_X80Y68         FDRE (Setup_fdre_C_D)        0.031   212.428    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                        212.428    
                         arrival time                        -214.828    
  -------------------------------------------------------------------
                         slack                                 -2.399    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.435ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.627ns  (logic 0.567ns (12.255%)  route 4.060ns (87.745%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        4.475ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.004ns
    Source Clock Delay      (SCD):    -1.471ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.603    -1.471    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y67        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y67        FDRE (Prop_fdre_C_Q)         0.367    -1.104 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[6]/Q
                         net (fo=3, routed)           3.297     2.193    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[6]
    SLICE_X80Y68         LUT6 (Prop_lut6_I3_O)        0.100     2.293 r  bd_i/ZedCamAXI_0/inst/custom_code/cam_reset_INST_0_i_1/O
                         net (fo=2, routed)           0.763     3.056    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/init_count_reg[7]
    SLICE_X80Y68         LUT5 (Prop_lut5_I2_O)        0.100     3.156 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     3.156    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/reg_data_out[0]
    SLICE_X80Y68         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        1.710     3.004    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/s_axi_aclk
    SLICE_X80Y68         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000     3.004    
                         clock uncertainty            0.316     3.320    
    SLICE_X80Y68         FDRE (Hold_fdre_C_D)         0.270     3.590    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.590    
                         arrival time                           3.156    
  -------------------------------------------------------------------
                         slack                                 -0.435    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :         1164  Failing Endpoints,  Worst Slack       -5.224ns,  Total Violation    -3786.628ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.502ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.224ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        10.059ns  (logic 4.731ns (47.031%)  route 5.328ns (52.969%))
  Logic Levels:           4  (DSP48E1=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -4.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 38.553 - 40.000 ) 
    Source Clock Delay      (SCD):    2.960ns = ( 32.960 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.314ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        1.666    32.960    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/s_axi_aclk
    SLICE_X36Y38         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.518    33.478 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=39, routed)          0.818    34.296    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/Q[0]
    SLICE_X35Y36         LUT3 (Prop_lut3_I1_O)        0.124    34.420 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/addrb0_i_5/O
                         net (fo=1, routed)           0.377    34.796    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/vcounter_reg[10][6]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[6]_P[17])
                                                      3.841    38.637 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[17]
                         net (fo=55, routed)          1.050    39.687    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/addrb[17]
    SLICE_X36Y40         LUT3 (Prop_lut3_I0_O)        0.124    39.811 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__12/O
                         net (fo=13, routed)          1.712    41.523    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/addrb0
    SLICE_X66Y65         LUT6 (Prop_lut6_I5_O)        0.124    41.647 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__66/O
                         net (fo=1, routed)           1.372    43.019    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__66_n_0
    RAMB36_X4Y15         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.627    38.553    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y15         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    38.553    
                         clock uncertainty           -0.314    38.239    
    RAMB36_X4Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    37.796    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.796    
                         arrival time                         -43.019    
  -------------------------------------------------------------------
                         slack                                 -5.224    

Slack (VIOLATED) :        -5.166ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        9.950ns  (logic 4.731ns (47.549%)  route 5.219ns (52.451%))
  Logic Levels:           4  (DSP48E1=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -4.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 38.501 - 40.000 ) 
    Source Clock Delay      (SCD):    2.960ns = ( 32.960 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.314ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        1.666    32.960    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/s_axi_aclk
    SLICE_X36Y38         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.518    33.478 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=39, routed)          0.818    34.296    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/Q[0]
    SLICE_X35Y36         LUT3 (Prop_lut3_I1_O)        0.124    34.420 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/addrb0_i_5/O
                         net (fo=1, routed)           0.377    34.796    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/vcounter_reg[10][6]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[6]_P[12])
                                                      3.841    38.637 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[12]
                         net (fo=38, routed)          1.446    40.083    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/addrb[12]
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.124    40.207 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__2/O
                         net (fo=4, routed)           0.185    40.392    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1
    SLICE_X37Y46         LUT3 (Prop_lut3_I0_O)        0.124    40.516 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__14/O
                         net (fo=1, routed)           2.393    42.910    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__14_n_0
    RAMB36_X3Y19         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.575    38.501    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y19         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    38.501    
                         clock uncertainty           -0.314    38.187    
    RAMB36_X3Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    37.744    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.744    
                         arrival time                         -42.910    
  -------------------------------------------------------------------
                         slack                                 -5.166    

Slack (VIOLATED) :        -5.137ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        9.992ns  (logic 4.731ns (47.348%)  route 5.261ns (52.652%))
  Logic Levels:           4  (DSP48E1=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -4.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 38.572 - 40.000 ) 
    Source Clock Delay      (SCD):    2.960ns = ( 32.960 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.314ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        1.666    32.960    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/s_axi_aclk
    SLICE_X36Y38         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.518    33.478 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=39, routed)          0.818    34.296    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/Q[0]
    SLICE_X35Y36         LUT3 (Prop_lut3_I1_O)        0.124    34.420 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/addrb0_i_5/O
                         net (fo=1, routed)           0.377    34.796    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/vcounter_reg[10][6]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[6]_P[17])
                                                      3.841    38.637 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[17]
                         net (fo=55, routed)          1.252    39.890    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_noinit.ram/addrb[17]
    SLICE_X37Y45         LUT3 (Prop_lut3_I0_O)        0.124    40.014 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__11/O
                         net (fo=12, routed)          2.070    42.084    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/addrb0
    SLICE_X91Y62         LUT6 (Prop_lut6_I5_O)        0.124    42.208 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__59/O
                         net (fo=1, routed)           0.744    42.952    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__59_n_0
    RAMB36_X5Y12         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.646    38.572    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y12         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    38.572    
                         clock uncertainty           -0.314    38.258    
    RAMB36_X5Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    37.815    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.815    
                         arrival time                         -42.952    
  -------------------------------------------------------------------
                         slack                                 -5.137    

Slack (VIOLATED) :        -5.137ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        9.864ns  (logic 4.731ns (47.964%)  route 5.133ns (52.036%))
  Logic Levels:           4  (DSP48E1=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -4.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 38.444 - 40.000 ) 
    Source Clock Delay      (SCD):    2.960ns = ( 32.960 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.314ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        1.666    32.960    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/s_axi_aclk
    SLICE_X36Y38         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.518    33.478 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=39, routed)          0.818    34.296    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/Q[0]
    SLICE_X35Y36         LUT3 (Prop_lut3_I1_O)        0.124    34.420 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/addrb0_i_5/O
                         net (fo=1, routed)           0.377    34.796    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/vcounter_reg[10][6]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[6]_P[15])
                                                      3.841    38.637 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[15]
                         net (fo=55, routed)          1.455    40.092    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X34Y47         LUT6 (Prop_lut6_I4_O)        0.124    40.216 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__0/O
                         net (fo=4, routed)           1.169    41.385    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1
    SLICE_X35Y72         LUT3 (Prop_lut3_I0_O)        0.124    41.509 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__6/O
                         net (fo=1, routed)           1.314    42.824    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__6_n_0
    RAMB36_X2Y19         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.518    38.444    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y19         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    38.444    
                         clock uncertainty           -0.314    38.130    
    RAMB36_X2Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    37.687    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.687    
                         arrival time                         -42.824    
  -------------------------------------------------------------------
                         slack                                 -5.137    

Slack (VIOLATED) :        -5.051ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        9.903ns  (logic 4.731ns (47.772%)  route 5.172ns (52.228%))
  Logic Levels:           4  (DSP48E1=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -4.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 38.570 - 40.000 ) 
    Source Clock Delay      (SCD):    2.960ns = ( 32.960 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.314ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        1.666    32.960    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/s_axi_aclk
    SLICE_X36Y38         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.518    33.478 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=39, routed)          0.818    34.296    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/Q[0]
    SLICE_X35Y36         LUT3 (Prop_lut3_I1_O)        0.124    34.420 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/addrb0_i_5/O
                         net (fo=1, routed)           0.377    34.796    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/vcounter_reg[10][6]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[6]_P[15])
                                                      3.841    38.637 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[15]
                         net (fo=55, routed)          1.455    40.092    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X34Y47         LUT6 (Prop_lut6_I4_O)        0.124    40.216 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__0/O
                         net (fo=4, routed)           0.890    41.106    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/addrb0
    SLICE_X41Y57         LUT3 (Prop_lut3_I0_O)        0.124    41.230 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__3/O
                         net (fo=1, routed)           1.633    42.863    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__3_n_0
    RAMB36_X4Y11         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.644    38.570    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y11         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    38.570    
                         clock uncertainty           -0.314    38.256    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    37.813    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.813    
                         arrival time                         -42.863    
  -------------------------------------------------------------------
                         slack                                 -5.051    

Slack (VIOLATED) :        -5.033ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        9.811ns  (logic 4.731ns (48.219%)  route 5.080ns (51.781%))
  Logic Levels:           4  (DSP48E1=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -4.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 38.496 - 40.000 ) 
    Source Clock Delay      (SCD):    2.960ns = ( 32.960 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.314ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        1.666    32.960    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/s_axi_aclk
    SLICE_X36Y38         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.518    33.478 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=39, routed)          0.818    34.296    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/Q[0]
    SLICE_X35Y36         LUT3 (Prop_lut3_I1_O)        0.124    34.420 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/addrb0_i_5/O
                         net (fo=1, routed)           0.377    34.796    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/vcounter_reg[10][6]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[6]_P[12])
                                                      3.841    38.637 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[12]
                         net (fo=38, routed)          1.409    40.046    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/addrb[12]
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.124    40.170 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__1/O
                         net (fo=4, routed)           1.674    41.845    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1
    SLICE_X49Y80         LUT3 (Prop_lut3_I0_O)        0.124    41.969 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__10/O
                         net (fo=1, routed)           0.803    42.771    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__10_n_0
    RAMB36_X3Y17         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.570    38.496    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y17         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    38.496    
                         clock uncertainty           -0.314    38.182    
    RAMB36_X3Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    37.739    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.739    
                         arrival time                         -42.771    
  -------------------------------------------------------------------
                         slack                                 -5.033    

Slack (VIOLATED) :        -5.024ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        9.805ns  (logic 4.731ns (48.249%)  route 5.074ns (51.751%))
  Logic Levels:           4  (DSP48E1=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -4.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 38.499 - 40.000 ) 
    Source Clock Delay      (SCD):    2.960ns = ( 32.960 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.314ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        1.666    32.960    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/s_axi_aclk
    SLICE_X36Y38         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.518    33.478 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=39, routed)          0.818    34.296    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/Q[0]
    SLICE_X35Y36         LUT3 (Prop_lut3_I1_O)        0.124    34.420 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/addrb0_i_5/O
                         net (fo=1, routed)           0.377    34.796    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/vcounter_reg[10][6]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[6]_P[18])
                                                      3.841    38.637 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[18]
                         net (fo=38, routed)          1.681    40.318    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/addrb[18]
    SLICE_X48Y47         LUT6 (Prop_lut6_I1_O)        0.124    40.442 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=4, routed)           1.716    42.158    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/addrb0
    SLICE_X55Y90         LUT3 (Prop_lut3_I0_O)        0.124    42.282 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__1/O
                         net (fo=1, routed)           0.483    42.765    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__1_n_0
    RAMB36_X3Y18         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.573    38.499    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y18         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    38.499    
                         clock uncertainty           -0.314    38.185    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    37.742    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.742    
                         arrival time                         -42.765    
  -------------------------------------------------------------------
                         slack                                 -5.024    

Slack (VIOLATED) :        -4.919ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        9.785ns  (logic 4.731ns (48.350%)  route 5.054ns (51.650%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -4.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 38.583 - 40.000 ) 
    Source Clock Delay      (SCD):    2.960ns = ( 32.960 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.314ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        1.666    32.960    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/s_axi_aclk
    SLICE_X36Y38         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.518    33.478 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=39, routed)          0.818    34.296    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/Q[0]
    SLICE_X35Y36         LUT3 (Prop_lut3_I1_O)        0.124    34.420 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/addrb0_i_5/O
                         net (fo=1, routed)           0.377    34.796    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/vcounter_reg[10][6]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[6]_P[12])
                                                      3.841    38.637 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[12]
                         net (fo=38, routed)          1.090    39.727    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/addrb[12]
    SLICE_X37Y38         LUT5 (Prop_lut5_I2_O)        0.124    39.851 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__4/O
                         net (fo=6, routed)           1.423    41.275    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/addrb0
    SLICE_X63Y20         LUT4 (Prop_lut4_I0_O)        0.124    41.399 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__39/O
                         net (fo=1, routed)           1.346    42.745    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__39_n_0
    RAMB36_X4Y0          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.657    38.583    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y0          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    38.583    
                         clock uncertainty           -0.314    38.269    
    RAMB36_X4Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    37.826    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.826    
                         arrival time                         -42.745    
  -------------------------------------------------------------------
                         slack                                 -4.919    

Slack (VIOLATED) :        -4.898ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        9.757ns  (logic 4.731ns (48.487%)  route 5.026ns (51.513%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -4.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 38.577 - 40.000 ) 
    Source Clock Delay      (SCD):    2.960ns = ( 32.960 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.314ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        1.666    32.960    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/s_axi_aclk
    SLICE_X36Y38         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.518    33.478 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=39, routed)          0.818    34.296    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/Q[0]
    SLICE_X35Y36         LUT3 (Prop_lut3_I1_O)        0.124    34.420 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/addrb0_i_5/O
                         net (fo=1, routed)           0.377    34.796    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/vcounter_reg[10][6]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[6]_P[12])
                                                      3.841    38.637 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[12]
                         net (fo=38, routed)          1.159    39.796    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/addrb[12]
    SLICE_X34Y36         LUT5 (Prop_lut5_I2_O)        0.124    39.920 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__9/O
                         net (fo=6, routed)           1.590    41.510    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1
    SLICE_X73Y35         LUT4 (Prop_lut4_I0_O)        0.124    41.634 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__70/O
                         net (fo=1, routed)           1.083    42.717    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__70_n_0
    RAMB36_X4Y7          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.651    38.577    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y7          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    38.577    
                         clock uncertainty           -0.314    38.263    
    RAMB36_X4Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    37.820    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.820    
                         arrival time                         -42.717    
  -------------------------------------------------------------------
                         slack                                 -4.898    

Slack (VIOLATED) :        -4.876ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        9.727ns  (logic 4.731ns (48.637%)  route 4.996ns (51.363%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -4.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 38.569 - 40.000 ) 
    Source Clock Delay      (SCD):    2.960ns = ( 32.960 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.314ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        1.666    32.960    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/s_axi_aclk
    SLICE_X36Y38         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.518    33.478 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=39, routed)          0.818    34.296    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/Q[0]
    SLICE_X35Y36         LUT3 (Prop_lut3_I1_O)        0.124    34.420 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/addrb0_i_5/O
                         net (fo=1, routed)           0.377    34.796    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/vcounter_reg[10][6]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[6]_P[13])
                                                      3.841    38.637 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[13]
                         net (fo=50, routed)          1.221    39.858    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X36Y35         LUT5 (Prop_lut5_I1_O)        0.124    39.982 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__6/O
                         net (fo=6, routed)           2.239    42.221    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/addrb0
    SLICE_X105Y27        LUT4 (Prop_lut4_I0_O)        0.124    42.345 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__49/O
                         net (fo=1, routed)           0.342    42.687    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__49_n_0
    RAMB36_X5Y5          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.643    38.569    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y5          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    38.569    
                         clock uncertainty           -0.314    38.255    
    RAMB36_X5Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    37.812    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.812    
                         arrival time                         -42.687    
  -------------------------------------------------------------------
                         slack                                 -4.876    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.502ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.284ns  (logic 0.517ns (40.265%)  route 0.767ns (59.735%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -1.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.314ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        0.561     0.897    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/s_axi_aclk
    SLICE_X38Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.164     1.061 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[5]/Q
                         net (fo=2, routed)           0.111     1.171    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0[5]
    SLICE_X37Y40         LUT3 (Prop_lut3_I0_O)        0.045     1.216 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/addrb0_i_19/O
                         net (fo=1, routed)           0.286     1.503    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/slv_reg0_reg[12][3]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_C[3]_P[8])
                                                      0.308     1.811 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[8]
                         net (fo=89, routed)          0.370     2.180    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X2Y7          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.865    -0.819    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    -0.819    
                         clock uncertainty            0.314    -0.505    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183    -0.322    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                           2.180    
  -------------------------------------------------------------------
                         slack                                  2.502    

Slack (MET) :             2.537ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.318ns  (logic 0.517ns (39.224%)  route 0.801ns (60.776%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -1.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.314ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        0.561     0.897    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/s_axi_aclk
    SLICE_X38Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.164     1.061 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[5]/Q
                         net (fo=2, routed)           0.111     1.171    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0[5]
    SLICE_X37Y40         LUT3 (Prop_lut3_I0_O)        0.045     1.216 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/addrb0_i_19/O
                         net (fo=1, routed)           0.286     1.503    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/slv_reg0_reg[12][3]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_C[3]_P[5])
                                                      0.308     1.811 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[5]
                         net (fo=89, routed)          0.404     2.215    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X2Y7          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.865    -0.819    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    -0.819    
                         clock uncertainty            0.314    -0.505    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.322    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  2.537    

Slack (MET) :             2.545ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.326ns  (logic 0.517ns (38.976%)  route 0.809ns (61.024%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -1.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.314ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        0.561     0.897    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/s_axi_aclk
    SLICE_X38Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.164     1.061 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[5]/Q
                         net (fo=2, routed)           0.111     1.171    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0[5]
    SLICE_X37Y40         LUT3 (Prop_lut3_I0_O)        0.045     1.216 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/addrb0_i_19/O
                         net (fo=1, routed)           0.286     1.503    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/slv_reg0_reg[12][3]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_C[3]_P[10])
                                                      0.308     1.811 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[10]
                         net (fo=89, routed)          0.412     2.223    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X2Y7          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.865    -0.819    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    -0.819    
                         clock uncertainty            0.314    -0.505    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.322    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  2.545    

Slack (MET) :             2.567ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.348ns  (logic 0.517ns (38.342%)  route 0.831ns (61.658%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -1.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.314ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        0.561     0.897    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/s_axi_aclk
    SLICE_X38Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.164     1.061 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[5]/Q
                         net (fo=2, routed)           0.111     1.171    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0[5]
    SLICE_X37Y40         LUT3 (Prop_lut3_I0_O)        0.045     1.216 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/addrb0_i_19/O
                         net (fo=1, routed)           0.286     1.503    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/slv_reg0_reg[12][3]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_C[3]_P[7])
                                                      0.308     1.811 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[7]
                         net (fo=89, routed)          0.434     2.245    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X2Y7          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.865    -0.819    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    -0.819    
                         clock uncertainty            0.314    -0.505    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.322    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                           2.245    
  -------------------------------------------------------------------
                         slack                                  2.567    

Slack (MET) :             2.588ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.374ns  (logic 0.517ns (37.633%)  route 0.857ns (62.367%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -1.712ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.314ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        0.561     0.897    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/s_axi_aclk
    SLICE_X38Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.164     1.061 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[5]/Q
                         net (fo=2, routed)           0.111     1.171    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0[5]
    SLICE_X37Y40         LUT3 (Prop_lut3_I0_O)        0.045     1.216 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/addrb0_i_19/O
                         net (fo=1, routed)           0.286     1.503    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/slv_reg0_reg[12][3]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_C[3]_P[5])
                                                      0.308     1.811 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[5]
                         net (fo=89, routed)          0.460     2.270    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X2Y8          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.869    -0.815    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y8          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    -0.815    
                         clock uncertainty            0.314    -0.501    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.318    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                           2.270    
  -------------------------------------------------------------------
                         slack                                  2.588    

Slack (MET) :             2.600ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.385ns  (logic 0.517ns (37.317%)  route 0.868ns (62.683%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -1.712ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.314ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        0.561     0.897    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/s_axi_aclk
    SLICE_X38Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.164     1.061 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[5]/Q
                         net (fo=2, routed)           0.111     1.171    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0[5]
    SLICE_X37Y40         LUT3 (Prop_lut3_I0_O)        0.045     1.216 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/addrb0_i_19/O
                         net (fo=1, routed)           0.286     1.503    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/slv_reg0_reg[12][3]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_C[3]_P[10])
                                                      0.308     1.811 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[10]
                         net (fo=89, routed)          0.471     2.282    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X2Y8          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.869    -0.815    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y8          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    -0.815    
                         clock uncertainty            0.314    -0.501    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.318    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  2.600    

Slack (MET) :             2.602ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.379ns  (logic 0.517ns (37.486%)  route 0.862ns (62.514%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -1.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.314ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        0.561     0.897    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/s_axi_aclk
    SLICE_X38Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.164     1.061 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[5]/Q
                         net (fo=2, routed)           0.111     1.171    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0[5]
    SLICE_X37Y40         LUT3 (Prop_lut3_I0_O)        0.045     1.216 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/addrb0_i_19/O
                         net (fo=1, routed)           0.286     1.503    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/slv_reg0_reg[12][3]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_C[3]_P[8])
                                                      0.308     1.811 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[8]
                         net (fo=89, routed)          0.465     2.276    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X2Y6          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.861    -0.823    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y6          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    -0.823    
                         clock uncertainty            0.314    -0.509    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183    -0.326    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                           2.276    
  -------------------------------------------------------------------
                         slack                                  2.602    

Slack (MET) :             2.612ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.398ns  (logic 0.517ns (36.986%)  route 0.881ns (63.014%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -1.712ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.314ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        0.561     0.897    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/s_axi_aclk
    SLICE_X38Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.164     1.061 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[5]/Q
                         net (fo=2, routed)           0.111     1.171    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0[5]
    SLICE_X37Y40         LUT3 (Prop_lut3_I0_O)        0.045     1.216 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/addrb0_i_19/O
                         net (fo=1, routed)           0.286     1.503    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/slv_reg0_reg[12][3]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_C[3]_P[8])
                                                      0.308     1.811 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[8]
                         net (fo=89, routed)          0.484     2.294    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X2Y8          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.869    -0.815    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y8          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    -0.815    
                         clock uncertainty            0.314    -0.501    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183    -0.318    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  2.612    

Slack (MET) :             2.613ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.394ns  (logic 0.517ns (37.079%)  route 0.877ns (62.921%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -1.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.314ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        0.561     0.897    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/s_axi_aclk
    SLICE_X38Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.164     1.061 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[5]/Q
                         net (fo=2, routed)           0.111     1.171    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0[5]
    SLICE_X37Y40         LUT3 (Prop_lut3_I0_O)        0.045     1.216 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/addrb0_i_19/O
                         net (fo=1, routed)           0.286     1.503    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/slv_reg0_reg[12][3]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_C[3]_P[1])
                                                      0.308     1.811 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[1]
                         net (fo=89, routed)          0.480     2.291    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X2Y7          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.865    -0.819    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    -0.819    
                         clock uncertainty            0.314    -0.505    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183    -0.322    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                           2.291    
  -------------------------------------------------------------------
                         slack                                  2.613    

Slack (MET) :             2.614ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.396ns  (logic 0.517ns (37.038%)  route 0.879ns (62.962%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -1.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.314ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        0.561     0.897    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/s_axi_aclk
    SLICE_X38Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.164     1.061 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[5]/Q
                         net (fo=2, routed)           0.111     1.171    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0[5]
    SLICE_X37Y40         LUT3 (Prop_lut3_I0_O)        0.045     1.216 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/addrb0_i_19/O
                         net (fo=1, routed)           0.286     1.503    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/slv_reg0_reg[12][3]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_C[3]_P[11])
                                                      0.308     1.811 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[11]
                         net (fo=90, routed)          0.482     2.292    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X2Y7          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.865    -0.819    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    -0.819    
                         clock uncertainty            0.314    -0.505    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183    -0.322    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  2.614    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       28.436ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.436ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.979ns  (logic 4.669ns (42.527%)  route 6.310ns (57.473%))
  Logic Levels:           4  (DSP48E1=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 38.553 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.663    -0.949    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X43Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/Q
                         net (fo=10, routed)          1.757     1.265    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/vcounter_reg[10][5]
    SLICE_X37Y35         LUT3 (Prop_lut3_I2_O)        0.124     1.389 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/addrb0_i_6/O
                         net (fo=1, routed)           0.418     1.807    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/vcounter_reg[10][5]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[5]_P[17])
                                                      3.841     5.648 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[17]
                         net (fo=55, routed)          1.050     6.698    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/addrb[17]
    SLICE_X36Y40         LUT3 (Prop_lut3_I0_O)        0.124     6.822 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__12/O
                         net (fo=13, routed)          1.712     8.534    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/addrb0
    SLICE_X66Y65         LUT6 (Prop_lut6_I5_O)        0.124     8.658 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__66/O
                         net (fo=1, routed)           1.372    10.030    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__66_n_0
    RAMB36_X4Y15         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.627    38.553    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y15         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.015    
                         clock uncertainty           -0.106    38.909    
    RAMB36_X4Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.466    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.466    
                         arrival time                         -10.030    
  -------------------------------------------------------------------
                         slack                                 28.436    

Slack (MET) :             28.493ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.869ns  (logic 4.669ns (42.956%)  route 6.200ns (57.044%))
  Logic Levels:           4  (DSP48E1=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 38.501 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.663    -0.949    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X43Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/Q
                         net (fo=10, routed)          1.757     1.265    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/vcounter_reg[10][5]
    SLICE_X37Y35         LUT3 (Prop_lut3_I2_O)        0.124     1.389 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/addrb0_i_6/O
                         net (fo=1, routed)           0.418     1.807    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/vcounter_reg[10][5]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[5]_P[12])
                                                      3.841     5.648 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[12]
                         net (fo=38, routed)          1.446     7.094    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/addrb[12]
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.218 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__2/O
                         net (fo=4, routed)           0.185     7.403    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1
    SLICE_X37Y46         LUT3 (Prop_lut3_I0_O)        0.124     7.527 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__14/O
                         net (fo=1, routed)           2.393     9.921    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__14_n_0
    RAMB36_X3Y19         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.575    38.501    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y19         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    38.963    
                         clock uncertainty           -0.106    38.857    
    RAMB36_X3Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.414    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.414    
                         arrival time                          -9.921    
  -------------------------------------------------------------------
                         slack                                 28.493    

Slack (MET) :             28.522ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.911ns  (logic 4.669ns (42.790%)  route 6.242ns (57.210%))
  Logic Levels:           4  (DSP48E1=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 38.572 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.663    -0.949    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X43Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/Q
                         net (fo=10, routed)          1.757     1.265    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/vcounter_reg[10][5]
    SLICE_X37Y35         LUT3 (Prop_lut3_I2_O)        0.124     1.389 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/addrb0_i_6/O
                         net (fo=1, routed)           0.418     1.807    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/vcounter_reg[10][5]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[5]_P[17])
                                                      3.841     5.648 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[17]
                         net (fo=55, routed)          1.252     6.901    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_noinit.ram/addrb[17]
    SLICE_X37Y45         LUT3 (Prop_lut3_I0_O)        0.124     7.025 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__11/O
                         net (fo=12, routed)          2.070     9.095    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/addrb0
    SLICE_X91Y62         LUT6 (Prop_lut6_I5_O)        0.124     9.219 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__59/O
                         net (fo=1, routed)           0.744     9.963    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__59_n_0
    RAMB36_X5Y12         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.646    38.572    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y12         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.034    
                         clock uncertainty           -0.106    38.928    
    RAMB36_X5Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.485    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.485    
                         arrival time                          -9.963    
  -------------------------------------------------------------------
                         slack                                 28.522    

Slack (MET) :             28.523ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.783ns  (logic 4.669ns (43.299%)  route 6.114ns (56.701%))
  Logic Levels:           4  (DSP48E1=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 38.444 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.663    -0.949    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X43Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/Q
                         net (fo=10, routed)          1.757     1.265    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/vcounter_reg[10][5]
    SLICE_X37Y35         LUT3 (Prop_lut3_I2_O)        0.124     1.389 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/addrb0_i_6/O
                         net (fo=1, routed)           0.418     1.807    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/vcounter_reg[10][5]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[5]_P[15])
                                                      3.841     5.648 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[15]
                         net (fo=55, routed)          1.455     7.103    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X34Y47         LUT6 (Prop_lut6_I4_O)        0.124     7.227 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__0/O
                         net (fo=4, routed)           1.169     8.396    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1
    SLICE_X35Y72         LUT3 (Prop_lut3_I0_O)        0.124     8.520 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__6/O
                         net (fo=1, routed)           1.314     9.835    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__6_n_0
    RAMB36_X2Y19         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.518    38.444    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y19         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    38.906    
                         clock uncertainty           -0.106    38.800    
    RAMB36_X2Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.357    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.357    
                         arrival time                          -9.835    
  -------------------------------------------------------------------
                         slack                                 28.523    

Slack (MET) :             28.609ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.823ns  (logic 4.669ns (43.141%)  route 6.154ns (56.859%))
  Logic Levels:           4  (DSP48E1=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 38.570 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.663    -0.949    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X43Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/Q
                         net (fo=10, routed)          1.757     1.265    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/vcounter_reg[10][5]
    SLICE_X37Y35         LUT3 (Prop_lut3_I2_O)        0.124     1.389 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/addrb0_i_6/O
                         net (fo=1, routed)           0.418     1.807    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/vcounter_reg[10][5]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[5]_P[15])
                                                      3.841     5.648 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[15]
                         net (fo=55, routed)          1.455     7.103    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X34Y47         LUT6 (Prop_lut6_I4_O)        0.124     7.227 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__0/O
                         net (fo=4, routed)           0.890     8.117    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/addrb0
    SLICE_X41Y57         LUT3 (Prop_lut3_I0_O)        0.124     8.241 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__3/O
                         net (fo=1, routed)           1.633     9.874    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__3_n_0
    RAMB36_X4Y11         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.644    38.570    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y11         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.032    
                         clock uncertainty           -0.106    38.926    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.483    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.483    
                         arrival time                          -9.874    
  -------------------------------------------------------------------
                         slack                                 28.609    

Slack (MET) :             28.627ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.731ns  (logic 4.669ns (43.510%)  route 6.062ns (56.490%))
  Logic Levels:           4  (DSP48E1=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 38.496 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.663    -0.949    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X43Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/Q
                         net (fo=10, routed)          1.757     1.265    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/vcounter_reg[10][5]
    SLICE_X37Y35         LUT3 (Prop_lut3_I2_O)        0.124     1.389 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/addrb0_i_6/O
                         net (fo=1, routed)           0.418     1.807    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/vcounter_reg[10][5]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[5]_P[12])
                                                      3.841     5.648 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[12]
                         net (fo=38, routed)          1.409     7.057    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/addrb[12]
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.181 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__1/O
                         net (fo=4, routed)           1.674     8.856    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1
    SLICE_X49Y80         LUT3 (Prop_lut3_I0_O)        0.124     8.980 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__10/O
                         net (fo=1, routed)           0.803     9.782    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__10_n_0
    RAMB36_X3Y17         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.570    38.496    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y17         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    38.958    
                         clock uncertainty           -0.106    38.852    
    RAMB36_X3Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.409    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.409    
                         arrival time                          -9.782    
  -------------------------------------------------------------------
                         slack                                 28.627    

Slack (MET) :             28.636ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.725ns  (logic 4.669ns (43.535%)  route 6.056ns (56.465%))
  Logic Levels:           4  (DSP48E1=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 38.499 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.663    -0.949    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X43Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/Q
                         net (fo=10, routed)          1.757     1.265    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/vcounter_reg[10][5]
    SLICE_X37Y35         LUT3 (Prop_lut3_I2_O)        0.124     1.389 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/addrb0_i_6/O
                         net (fo=1, routed)           0.418     1.807    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/vcounter_reg[10][5]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[5]_P[18])
                                                      3.841     5.648 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[18]
                         net (fo=38, routed)          1.681     7.329    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/addrb[18]
    SLICE_X48Y47         LUT6 (Prop_lut6_I1_O)        0.124     7.453 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=4, routed)           1.716     9.169    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/addrb0
    SLICE_X55Y90         LUT3 (Prop_lut3_I0_O)        0.124     9.293 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__1/O
                         net (fo=1, routed)           0.483     9.776    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__1_n_0
    RAMB36_X3Y18         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.573    38.499    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y18         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    38.961    
                         clock uncertainty           -0.106    38.855    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.412    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.412    
                         arrival time                          -9.776    
  -------------------------------------------------------------------
                         slack                                 28.636    

Slack (MET) :             28.754ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.704ns  (logic 4.669ns (43.618%)  route 6.035ns (56.382%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 38.583 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.663    -0.949    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X43Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/Q
                         net (fo=10, routed)          1.757     1.265    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/vcounter_reg[10][5]
    SLICE_X37Y35         LUT3 (Prop_lut3_I2_O)        0.124     1.389 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/addrb0_i_6/O
                         net (fo=1, routed)           0.418     1.807    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/vcounter_reg[10][5]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[5]_P[12])
                                                      3.841     5.648 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[12]
                         net (fo=38, routed)          1.090     6.738    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/addrb[12]
    SLICE_X37Y38         LUT5 (Prop_lut5_I2_O)        0.124     6.862 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__4/O
                         net (fo=6, routed)           1.423     8.285    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/addrb0
    SLICE_X63Y20         LUT4 (Prop_lut4_I0_O)        0.124     8.409 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__39/O
                         net (fo=1, routed)           1.346     9.756    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__39_n_0
    RAMB36_X4Y0          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.657    38.583    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y0          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.059    
                         clock uncertainty           -0.106    38.953    
    RAMB36_X4Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.510    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.510    
                         arrival time                          -9.756    
  -------------------------------------------------------------------
                         slack                                 28.754    

Slack (MET) :             28.776ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.677ns  (logic 4.669ns (43.731%)  route 6.008ns (56.269%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 38.577 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.663    -0.949    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X43Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/Q
                         net (fo=10, routed)          1.757     1.265    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/vcounter_reg[10][5]
    SLICE_X37Y35         LUT3 (Prop_lut3_I2_O)        0.124     1.389 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/addrb0_i_6/O
                         net (fo=1, routed)           0.418     1.807    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/vcounter_reg[10][5]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[5]_P[12])
                                                      3.841     5.648 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[12]
                         net (fo=38, routed)          1.159     6.807    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/addrb[12]
    SLICE_X34Y36         LUT5 (Prop_lut5_I2_O)        0.124     6.931 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__9/O
                         net (fo=6, routed)           1.590     8.521    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1
    SLICE_X73Y35         LUT4 (Prop_lut4_I0_O)        0.124     8.645 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__70/O
                         net (fo=1, routed)           1.083     9.728    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__70_n_0
    RAMB36_X4Y7          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.651    38.577    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y7          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.053    
                         clock uncertainty           -0.106    38.947    
    RAMB36_X4Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.504    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.504    
                         arrival time                          -9.728    
  -------------------------------------------------------------------
                         slack                                 28.776    

Slack (MET) :             28.798ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.647ns  (logic 4.669ns (43.854%)  route 5.978ns (56.146%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 38.569 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.663    -0.949    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X43Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/Q
                         net (fo=10, routed)          1.757     1.265    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/vcounter_reg[10][5]
    SLICE_X37Y35         LUT3 (Prop_lut3_I2_O)        0.124     1.389 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/addrb0_i_6/O
                         net (fo=1, routed)           0.418     1.807    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/vcounter_reg[10][5]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[5]_P[13])
                                                      3.841     5.648 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[13]
                         net (fo=50, routed)          1.221     6.869    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X36Y35         LUT5 (Prop_lut5_I1_O)        0.124     6.993 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__6/O
                         net (fo=6, routed)           2.239     9.232    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/addrb0
    SLICE_X105Y27        LUT4 (Prop_lut4_I0_O)        0.124     9.356 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__49/O
                         net (fo=1, routed)           0.342     9.698    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__49_n_0
    RAMB36_X5Y5          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.643    38.569    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y5          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.045    
                         clock uncertainty           -0.106    38.939    
    RAMB36_X5Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.496    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.496    
                         arrival time                          -9.698    
  -------------------------------------------------------------------
                         slack                                 28.798    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.189ns (56.640%)  route 0.145ns (43.360%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.559    -0.620    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X43Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[0]/Q
                         net (fo=10, routed)          0.145    -0.334    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/HS_reg_0[0]
    SLICE_X42Y42         LUT4 (Prop_lut4_I1_O)        0.048    -0.286 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.286    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/plusOp[3]
    SLICE_X42Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.826    -0.859    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X42Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[3]/C
                         clock pessimism              0.252    -0.607    
                         clock uncertainty            0.106    -0.500    
    SLICE_X42Y42         FDRE (Hold_fdre_C_D)         0.131    -0.369    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.580    -0.599    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X57Y41         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.116    -0.341    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[2]
    SLICE_X57Y41         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.849    -0.836    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X57Y41         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.237    -0.599    
                         clock uncertainty            0.106    -0.492    
    SLICE_X57Y41         FDRE (Hold_fdre_C_D)         0.066    -0.426    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.247%)  route 0.145ns (43.753%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.559    -0.620    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X43Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[0]/Q
                         net (fo=10, routed)          0.145    -0.334    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/HS_reg_0[0]
    SLICE_X42Y42         LUT3 (Prop_lut3_I1_O)        0.045    -0.289 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/plusOp[2]
    SLICE_X42Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.826    -0.859    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X42Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[2]/C
                         clock pessimism              0.252    -0.607    
                         clock uncertainty            0.106    -0.500    
    SLICE_X42Y42         FDRE (Hold_fdre_C_D)         0.120    -0.380    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.575%)  route 0.149ns (44.425%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.559    -0.620    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X43Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[0]/Q
                         net (fo=10, routed)          0.149    -0.330    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/HS_reg_0[0]
    SLICE_X42Y42         LUT6 (Prop_lut6_I2_O)        0.045    -0.285 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/plusOp[5]
    SLICE_X42Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.826    -0.859    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X42Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[5]/C
                         clock pessimism              0.252    -0.607    
                         clock uncertainty            0.106    -0.500    
    SLICE_X42Y42         FDRE (Hold_fdre_C_D)         0.121    -0.379    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.227ns (72.091%)  route 0.088ns (27.909%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.559    -0.620    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X43Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.128    -0.492 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[3]/Q
                         net (fo=7, routed)           0.088    -0.404    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/Q[3]
    SLICE_X43Y40         LUT6 (Prop_lut6_I1_O)        0.099    -0.305 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.305    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/plusOp__0[5]
    SLICE_X43Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.826    -0.859    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X43Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/C
                         clock pessimism              0.239    -0.620    
                         clock uncertainty            0.106    -0.513    
    SLICE_X43Y40         FDRE (Hold_fdre_C_D)         0.092    -0.421    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.465%)  route 0.143ns (43.535%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.559    -0.620    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X45Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[7]/Q
                         net (fo=8, routed)           0.143    -0.335    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/HS_reg_0[7]
    SLICE_X44Y42         LUT6 (Prop_lut6_I3_O)        0.045    -0.290 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/plusOp[9]
    SLICE_X44Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.826    -0.859    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X44Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[9]/C
                         clock pessimism              0.252    -0.607    
                         clock uncertainty            0.106    -0.500    
    SLICE_X44Y42         FDRE (Hold_fdre_C_D)         0.091    -0.409    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.246ns (70.287%)  route 0.104ns (29.713%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.559    -0.620    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X42Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.148    -0.472 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[8]/Q
                         net (fo=7, routed)           0.104    -0.368    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/Q[8]
    SLICE_X42Y40         LUT6 (Prop_lut6_I4_O)        0.098    -0.270 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/plusOp__0[9]
    SLICE_X42Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.826    -0.859    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X42Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[9]/C
                         clock pessimism              0.239    -0.620    
                         clock uncertainty            0.106    -0.513    
    SLICE_X42Y40         FDRE (Hold_fdre_C_D)         0.121    -0.392    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.209ns (61.504%)  route 0.131ns (38.496%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.559    -0.620    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X42Y41         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[0]/Q
                         net (fo=9, routed)           0.131    -0.325    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/Q[0]
    SLICE_X43Y41         LUT5 (Prop_lut5_I0_O)        0.045    -0.280 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.280    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/plusOp__0[4]
    SLICE_X43Y41         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.826    -0.859    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X43Y41         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[4]/C
                         clock pessimism              0.252    -0.607    
                         clock uncertainty            0.106    -0.500    
    SLICE_X43Y41         FDRE (Hold_fdre_C_D)         0.091    -0.409    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.559    -0.620    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X43Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[2]/Q
                         net (fo=8, routed)           0.180    -0.298    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/Q[2]
    SLICE_X43Y40         LUT4 (Prop_lut4_I0_O)        0.042    -0.256 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/plusOp__0[3]
    SLICE_X43Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.826    -0.859    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X43Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[3]/C
                         clock pessimism              0.239    -0.620    
                         clock uncertainty            0.106    -0.513    
    SLICE_X43Y40         FDRE (Hold_fdre_C_D)         0.107    -0.406    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.884%)  route 0.204ns (59.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.555    -0.624    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X53Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=1, routed)           0.204    -0.279    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[3]
    SLICE_X52Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.822    -0.863    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X52Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.252    -0.611    
                         clock uncertainty            0.106    -0.504    
    SLICE_X52Y42         FDRE (Hold_fdre_C_D)         0.070    -0.434    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.156    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       37.796ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.796ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_clk_wiz_0_1 rise@41.667ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.538ns  (logic 0.704ns (19.898%)  route 2.834ns (80.102%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 40.197 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.777    -0.835    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y68        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y68        FDRE (Prop_fdre_C_Q)         0.456    -0.379 f  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/Q
                         net (fo=3, routed)           1.658     1.280    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]
    SLICE_X100Y68        LUT2 (Prop_lut2_I1_O)        0.124     1.404 f  bd_i/ZedCamAXI_0/inst/custom_code/cam_reset_INST_0_i_2/O
                         net (fo=2, routed)           0.684     2.088    bd_i/ZedCamAXI_0/inst/custom_code/cam_reset_INST_0_i_2_n_0
    SLICE_X100Y68        LUT6 (Prop_lut6_I3_O)        0.124     2.212 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count[0]_i_1/O
                         net (fo=12, routed)          0.491     2.703    bd_i/ZedCamAXI_0/inst/custom_code/sel
    SLICE_X101Y66        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    36.811 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    38.502    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.604    40.197    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y66        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[0]/C
                         clock pessimism              0.614    40.811    
                         clock uncertainty           -0.107    40.704    
    SLICE_X101Y66        FDRE (Setup_fdre_C_CE)      -0.205    40.499    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[0]
  -------------------------------------------------------------------
                         required time                         40.499    
                         arrival time                          -2.703    
  -------------------------------------------------------------------
                         slack                                 37.796    

Slack (MET) :             37.796ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_clk_wiz_0_1 rise@41.667ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.538ns  (logic 0.704ns (19.898%)  route 2.834ns (80.102%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 40.197 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.777    -0.835    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y68        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y68        FDRE (Prop_fdre_C_Q)         0.456    -0.379 f  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/Q
                         net (fo=3, routed)           1.658     1.280    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]
    SLICE_X100Y68        LUT2 (Prop_lut2_I1_O)        0.124     1.404 f  bd_i/ZedCamAXI_0/inst/custom_code/cam_reset_INST_0_i_2/O
                         net (fo=2, routed)           0.684     2.088    bd_i/ZedCamAXI_0/inst/custom_code/cam_reset_INST_0_i_2_n_0
    SLICE_X100Y68        LUT6 (Prop_lut6_I3_O)        0.124     2.212 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count[0]_i_1/O
                         net (fo=12, routed)          0.491     2.703    bd_i/ZedCamAXI_0/inst/custom_code/sel
    SLICE_X101Y66        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    36.811 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    38.502    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.604    40.197    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y66        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[1]/C
                         clock pessimism              0.614    40.811    
                         clock uncertainty           -0.107    40.704    
    SLICE_X101Y66        FDRE (Setup_fdre_C_CE)      -0.205    40.499    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.499    
                         arrival time                          -2.703    
  -------------------------------------------------------------------
                         slack                                 37.796    

Slack (MET) :             37.796ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_clk_wiz_0_1 rise@41.667ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.538ns  (logic 0.704ns (19.898%)  route 2.834ns (80.102%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 40.197 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.777    -0.835    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y68        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y68        FDRE (Prop_fdre_C_Q)         0.456    -0.379 f  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/Q
                         net (fo=3, routed)           1.658     1.280    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]
    SLICE_X100Y68        LUT2 (Prop_lut2_I1_O)        0.124     1.404 f  bd_i/ZedCamAXI_0/inst/custom_code/cam_reset_INST_0_i_2/O
                         net (fo=2, routed)           0.684     2.088    bd_i/ZedCamAXI_0/inst/custom_code/cam_reset_INST_0_i_2_n_0
    SLICE_X100Y68        LUT6 (Prop_lut6_I3_O)        0.124     2.212 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count[0]_i_1/O
                         net (fo=12, routed)          0.491     2.703    bd_i/ZedCamAXI_0/inst/custom_code/sel
    SLICE_X101Y66        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    36.811 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    38.502    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.604    40.197    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y66        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[2]/C
                         clock pessimism              0.614    40.811    
                         clock uncertainty           -0.107    40.704    
    SLICE_X101Y66        FDRE (Setup_fdre_C_CE)      -0.205    40.499    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[2]
  -------------------------------------------------------------------
                         required time                         40.499    
                         arrival time                          -2.703    
  -------------------------------------------------------------------
                         slack                                 37.796    

Slack (MET) :             37.796ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_clk_wiz_0_1 rise@41.667ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.538ns  (logic 0.704ns (19.898%)  route 2.834ns (80.102%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 40.197 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.777    -0.835    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y68        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y68        FDRE (Prop_fdre_C_Q)         0.456    -0.379 f  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/Q
                         net (fo=3, routed)           1.658     1.280    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]
    SLICE_X100Y68        LUT2 (Prop_lut2_I1_O)        0.124     1.404 f  bd_i/ZedCamAXI_0/inst/custom_code/cam_reset_INST_0_i_2/O
                         net (fo=2, routed)           0.684     2.088    bd_i/ZedCamAXI_0/inst/custom_code/cam_reset_INST_0_i_2_n_0
    SLICE_X100Y68        LUT6 (Prop_lut6_I3_O)        0.124     2.212 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count[0]_i_1/O
                         net (fo=12, routed)          0.491     2.703    bd_i/ZedCamAXI_0/inst/custom_code/sel
    SLICE_X101Y66        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    36.811 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    38.502    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.604    40.197    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y66        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[3]/C
                         clock pessimism              0.614    40.811    
                         clock uncertainty           -0.107    40.704    
    SLICE_X101Y66        FDRE (Setup_fdre_C_CE)      -0.205    40.499    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[3]
  -------------------------------------------------------------------
                         required time                         40.499    
                         arrival time                          -2.703    
  -------------------------------------------------------------------
                         slack                                 37.796    

Slack (MET) :             37.934ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_clk_wiz_0_1 rise@41.667ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.398ns  (logic 0.704ns (20.717%)  route 2.694ns (79.283%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 40.196 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.777    -0.835    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y68        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y68        FDRE (Prop_fdre_C_Q)         0.456    -0.379 f  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/Q
                         net (fo=3, routed)           1.658     1.280    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]
    SLICE_X100Y68        LUT2 (Prop_lut2_I1_O)        0.124     1.404 f  bd_i/ZedCamAXI_0/inst/custom_code/cam_reset_INST_0_i_2/O
                         net (fo=2, routed)           0.684     2.088    bd_i/ZedCamAXI_0/inst/custom_code/cam_reset_INST_0_i_2_n_0
    SLICE_X100Y68        LUT6 (Prop_lut6_I3_O)        0.124     2.212 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count[0]_i_1/O
                         net (fo=12, routed)          0.351     2.564    bd_i/ZedCamAXI_0/inst/custom_code/sel
    SLICE_X101Y67        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    36.811 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    38.502    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.603    40.196    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y67        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]/C
                         clock pessimism              0.614    40.810    
                         clock uncertainty           -0.107    40.703    
    SLICE_X101Y67        FDRE (Setup_fdre_C_CE)      -0.205    40.498    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]
  -------------------------------------------------------------------
                         required time                         40.498    
                         arrival time                          -2.564    
  -------------------------------------------------------------------
                         slack                                 37.934    

Slack (MET) :             37.934ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_clk_wiz_0_1 rise@41.667ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.398ns  (logic 0.704ns (20.717%)  route 2.694ns (79.283%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 40.196 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.777    -0.835    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y68        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y68        FDRE (Prop_fdre_C_Q)         0.456    -0.379 f  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/Q
                         net (fo=3, routed)           1.658     1.280    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]
    SLICE_X100Y68        LUT2 (Prop_lut2_I1_O)        0.124     1.404 f  bd_i/ZedCamAXI_0/inst/custom_code/cam_reset_INST_0_i_2/O
                         net (fo=2, routed)           0.684     2.088    bd_i/ZedCamAXI_0/inst/custom_code/cam_reset_INST_0_i_2_n_0
    SLICE_X100Y68        LUT6 (Prop_lut6_I3_O)        0.124     2.212 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count[0]_i_1/O
                         net (fo=12, routed)          0.351     2.564    bd_i/ZedCamAXI_0/inst/custom_code/sel
    SLICE_X101Y67        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    36.811 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    38.502    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.603    40.196    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y67        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[5]/C
                         clock pessimism              0.614    40.810    
                         clock uncertainty           -0.107    40.703    
    SLICE_X101Y67        FDRE (Setup_fdre_C_CE)      -0.205    40.498    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[5]
  -------------------------------------------------------------------
                         required time                         40.498    
                         arrival time                          -2.564    
  -------------------------------------------------------------------
                         slack                                 37.934    

Slack (MET) :             37.934ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_clk_wiz_0_1 rise@41.667ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.398ns  (logic 0.704ns (20.717%)  route 2.694ns (79.283%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 40.196 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.777    -0.835    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y68        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y68        FDRE (Prop_fdre_C_Q)         0.456    -0.379 f  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/Q
                         net (fo=3, routed)           1.658     1.280    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]
    SLICE_X100Y68        LUT2 (Prop_lut2_I1_O)        0.124     1.404 f  bd_i/ZedCamAXI_0/inst/custom_code/cam_reset_INST_0_i_2/O
                         net (fo=2, routed)           0.684     2.088    bd_i/ZedCamAXI_0/inst/custom_code/cam_reset_INST_0_i_2_n_0
    SLICE_X100Y68        LUT6 (Prop_lut6_I3_O)        0.124     2.212 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count[0]_i_1/O
                         net (fo=12, routed)          0.351     2.564    bd_i/ZedCamAXI_0/inst/custom_code/sel
    SLICE_X101Y67        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    36.811 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    38.502    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.603    40.196    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y67        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[6]/C
                         clock pessimism              0.614    40.810    
                         clock uncertainty           -0.107    40.703    
    SLICE_X101Y67        FDRE (Setup_fdre_C_CE)      -0.205    40.498    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[6]
  -------------------------------------------------------------------
                         required time                         40.498    
                         arrival time                          -2.564    
  -------------------------------------------------------------------
                         slack                                 37.934    

Slack (MET) :             37.934ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_clk_wiz_0_1 rise@41.667ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.398ns  (logic 0.704ns (20.717%)  route 2.694ns (79.283%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 40.196 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.777    -0.835    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y68        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y68        FDRE (Prop_fdre_C_Q)         0.456    -0.379 f  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/Q
                         net (fo=3, routed)           1.658     1.280    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]
    SLICE_X100Y68        LUT2 (Prop_lut2_I1_O)        0.124     1.404 f  bd_i/ZedCamAXI_0/inst/custom_code/cam_reset_INST_0_i_2/O
                         net (fo=2, routed)           0.684     2.088    bd_i/ZedCamAXI_0/inst/custom_code/cam_reset_INST_0_i_2_n_0
    SLICE_X100Y68        LUT6 (Prop_lut6_I3_O)        0.124     2.212 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count[0]_i_1/O
                         net (fo=12, routed)          0.351     2.564    bd_i/ZedCamAXI_0/inst/custom_code/sel
    SLICE_X101Y67        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    36.811 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    38.502    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.603    40.196    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y67        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[7]/C
                         clock pessimism              0.614    40.810    
                         clock uncertainty           -0.107    40.703    
    SLICE_X101Y67        FDRE (Setup_fdre_C_CE)      -0.205    40.498    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[7]
  -------------------------------------------------------------------
                         required time                         40.498    
                         arrival time                          -2.564    
  -------------------------------------------------------------------
                         slack                                 37.934    

Slack (MET) :             38.106ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_clk_wiz_0_1 rise@41.667ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 0.704ns (21.672%)  route 2.544ns (78.328%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 40.194 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.638ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.777    -0.835    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y68        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y68        FDRE (Prop_fdre_C_Q)         0.456    -0.379 f  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/Q
                         net (fo=3, routed)           1.658     1.280    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]
    SLICE_X100Y68        LUT2 (Prop_lut2_I1_O)        0.124     1.404 f  bd_i/ZedCamAXI_0/inst/custom_code/cam_reset_INST_0_i_2/O
                         net (fo=2, routed)           0.684     2.088    bd_i/ZedCamAXI_0/inst/custom_code/cam_reset_INST_0_i_2_n_0
    SLICE_X100Y68        LUT6 (Prop_lut6_I3_O)        0.124     2.212 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count[0]_i_1/O
                         net (fo=12, routed)          0.202     2.414    bd_i/ZedCamAXI_0/inst/custom_code/sel
    SLICE_X101Y68        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    36.811 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    38.502    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.601    40.194    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y68        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
                         clock pessimism              0.638    40.832    
                         clock uncertainty           -0.107    40.725    
    SLICE_X101Y68        FDRE (Setup_fdre_C_CE)      -0.205    40.520    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]
  -------------------------------------------------------------------
                         required time                         40.520    
                         arrival time                          -2.414    
  -------------------------------------------------------------------
                         slack                                 38.106    

Slack (MET) :             38.106ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_clk_wiz_0_1 rise@41.667ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 0.704ns (21.672%)  route 2.544ns (78.328%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 40.194 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.638ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.777    -0.835    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y68        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y68        FDRE (Prop_fdre_C_Q)         0.456    -0.379 f  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/Q
                         net (fo=3, routed)           1.658     1.280    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]
    SLICE_X100Y68        LUT2 (Prop_lut2_I1_O)        0.124     1.404 f  bd_i/ZedCamAXI_0/inst/custom_code/cam_reset_INST_0_i_2/O
                         net (fo=2, routed)           0.684     2.088    bd_i/ZedCamAXI_0/inst/custom_code/cam_reset_INST_0_i_2_n_0
    SLICE_X100Y68        LUT6 (Prop_lut6_I3_O)        0.124     2.212 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count[0]_i_1/O
                         net (fo=12, routed)          0.202     2.414    bd_i/ZedCamAXI_0/inst/custom_code/sel
    SLICE_X101Y68        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    36.811 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    38.502    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.601    40.194    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y68        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[11]/C
                         clock pessimism              0.638    40.832    
                         clock uncertainty           -0.107    40.725    
    SLICE_X101Y68        FDRE (Setup_fdre_C_CE)      -0.205    40.520    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[11]
  -------------------------------------------------------------------
                         required time                         40.520    
                         arrival time                          -2.414    
  -------------------------------------------------------------------
                         slack                                 38.106    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.569    -0.610    bd_i/ZedCamAXI_0/inst/custom_code/clks/CLK
    SLICE_X66Y76         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.446 f  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[0]/Q
                         net (fo=4, routed)           0.149    -0.296    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[0]
    SLICE_X66Y76         LUT6 (Prop_lut6_I5_O)        0.045    -0.251 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[0]_i_1_n_0
    SLICE_X66Y76         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.835    -0.850    bd_i/ZedCamAXI_0/inst/custom_code/clks/CLK
    SLICE_X66Y76         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[0]/C
                         clock pessimism              0.240    -0.610    
                         clock uncertainty            0.107    -0.502    
    SLICE_X66Y76         FDRE (Hold_fdre_C_D)         0.121    -0.381    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.256ns (67.196%)  route 0.125ns (32.804%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.604    -0.575    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y67        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y67        FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]/Q
                         net (fo=4, routed)           0.125    -0.309    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]
    SLICE_X101Y67        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.194 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.194    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]_i_1_n_7
    SLICE_X101Y67        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.872    -0.813    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y67        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]/C
                         clock pessimism              0.238    -0.575    
                         clock uncertainty            0.107    -0.467    
    SLICE_X101Y67        FDRE (Hold_fdre_C_D)         0.105    -0.362    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.249ns (65.183%)  route 0.133ns (34.817%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.603    -0.576    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y68        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y68        FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[11]/Q
                         net (fo=3, routed)           0.133    -0.302    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[11]
    SLICE_X101Y68        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.194 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.194    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]_i_1_n_4
    SLICE_X101Y68        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.871    -0.814    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y68        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[11]/C
                         clock pessimism              0.238    -0.576    
                         clock uncertainty            0.107    -0.468    
    SLICE_X101Y68        FDRE (Hold_fdre_C_D)         0.105    -0.363    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.256ns (66.989%)  route 0.126ns (33.011%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.603    -0.576    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y68        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y68        FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]/Q
                         net (fo=3, routed)           0.126    -0.308    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]
    SLICE_X101Y68        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.193 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.193    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]_i_1_n_7
    SLICE_X101Y68        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.871    -0.814    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y68        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]/C
                         clock pessimism              0.238    -0.576    
                         clock uncertainty            0.107    -0.468    
    SLICE_X101Y68        FDRE (Hold_fdre_C_D)         0.105    -0.363    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.249ns (64.659%)  route 0.136ns (35.341%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.604    -0.575    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y67        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y67        FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[7]/Q
                         net (fo=3, routed)           0.136    -0.297    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[7]
    SLICE_X101Y67        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.189 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.189    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]_i_1_n_4
    SLICE_X101Y67        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.872    -0.813    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y67        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[7]/C
                         clock pessimism              0.238    -0.575    
                         clock uncertainty            0.107    -0.467    
    SLICE_X101Y67        FDRE (Hold_fdre_C_D)         0.105    -0.362    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.249ns (64.648%)  route 0.136ns (35.352%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.605    -0.574    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y66        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y66        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[3]/Q
                         net (fo=4, routed)           0.136    -0.296    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[3]
    SLICE_X101Y66        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.188 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.188    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[0]_i_2_n_4
    SLICE_X101Y66        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.873    -0.812    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y66        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[3]/C
                         clock pessimism              0.238    -0.574    
                         clock uncertainty            0.107    -0.466    
    SLICE_X101Y66        FDRE (Hold_fdre_C_D)         0.105    -0.361    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.252ns (64.968%)  route 0.136ns (35.032%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.604    -0.575    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y67        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y67        FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[6]/Q
                         net (fo=3, routed)           0.136    -0.298    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[6]
    SLICE_X101Y67        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.187 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.187    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]_i_1_n_5
    SLICE_X101Y67        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.872    -0.813    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y67        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[6]/C
                         clock pessimism              0.238    -0.575    
                         clock uncertainty            0.107    -0.467    
    SLICE_X101Y67        FDRE (Hold_fdre_C_D)         0.105    -0.362    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.252ns (64.958%)  route 0.136ns (35.042%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.605    -0.574    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y66        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y66        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[2]/Q
                         net (fo=4, routed)           0.136    -0.297    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[2]
    SLICE_X101Y66        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.186 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.186    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[0]_i_2_n_5
    SLICE_X101Y66        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.873    -0.812    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y66        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[2]/C
                         clock pessimism              0.238    -0.574    
                         clock uncertainty            0.107    -0.466    
    SLICE_X101Y66        FDRE (Hold_fdre_C_D)         0.105    -0.361    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.256ns (62.120%)  route 0.156ns (37.880%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.605    -0.574    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y66        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y66        FDRE (Prop_fdre_C_Q)         0.141    -0.433 f  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[0]/Q
                         net (fo=1, routed)           0.156    -0.276    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg_n_0_[0]
    SLICE_X101Y66        LUT1 (Prop_lut1_I0_O)        0.045    -0.231 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count[0]_i_7/O
                         net (fo=1, routed)           0.000    -0.231    bd_i/ZedCamAXI_0/inst/custom_code/init_count[0]_i_7_n_0
    SLICE_X101Y66        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.161 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.161    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[0]_i_2_n_7
    SLICE_X101Y66        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.873    -0.812    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y66        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[0]/C
                         clock pessimism              0.238    -0.574    
                         clock uncertainty            0.107    -0.466    
    SLICE_X101Y66        FDRE (Hold_fdre_C_D)         0.105    -0.361    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.292ns (70.028%)  route 0.125ns (29.972%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.604    -0.575    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y67        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y67        FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]/Q
                         net (fo=4, routed)           0.125    -0.309    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]
    SLICE_X101Y67        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.158 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.158    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]_i_1_n_6
    SLICE_X101Y67        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.872    -0.813    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y67        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[5]/C
                         clock pessimism              0.238    -0.575    
                         clock uncertainty            0.107    -0.467    
    SLICE_X101Y67        FDRE (Hold_fdre_C_D)         0.105    -0.362    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.205    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      185.148ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             185.148ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out3_clk_wiz_0_1 rise@200.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.073ns  (logic 4.257ns (30.249%)  route 9.816ns (69.751%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 198.619 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.886    -0.726    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    DSP48_X3Y16          DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y16          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     3.283 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/P[14]
                         net (fo=54, routed)          5.660     8.942    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/addra[14]
    SLICE_X54Y47         LUT6 (Prop_lut6_I5_O)        0.124     9.066 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__1/O
                         net (fo=4, routed)           1.989    11.055    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/addra0
    SLICE_X46Y63         LUT3 (Prop_lut3_I0_O)        0.124    11.179 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__7/O
                         net (fo=1, routed)           2.168    13.347    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__7_n_0
    RAMB36_X2Y20         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   195.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   196.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.692   198.619    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y20         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.462   199.081    
                         clock uncertainty           -0.142   198.939    
    RAMB36_X2Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.496    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.496    
                         arrival time                         -13.347    
  -------------------------------------------------------------------
                         slack                                185.148    

Slack (MET) :             185.155ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out3_clk_wiz_0_1 rise@200.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.131ns  (logic 4.257ns (30.125%)  route 9.874ns (69.875%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 198.569 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.886    -0.726    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    DSP48_X3Y16          DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y16          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     3.283 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/P[14]
                         net (fo=54, routed)          4.976     8.258    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/addra[14]
    SLICE_X62Y43         LUT3 (Prop_lut3_I2_O)        0.124     8.382 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__12/O
                         net (fo=13, routed)          3.456    11.839    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0
    SLICE_X87Y38         LUT6 (Prop_lut6_I0_O)        0.124    11.963 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=1, routed)           1.442    13.405    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/ram_ena
    RAMB18_X5Y8          RAMB18E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   195.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   196.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.643   198.569    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/clka
    RAMB18_X5Y8          RAMB18E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.577   199.146    
                         clock uncertainty           -0.142   199.004    
    RAMB18_X5Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.561    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        198.561    
                         arrival time                         -13.405    
  -------------------------------------------------------------------
                         slack                                185.155    

Slack (MET) :             185.171ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out3_clk_wiz_0_1 rise@200.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.127ns  (logic 4.257ns (30.134%)  route 9.870ns (69.866%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 198.580 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.886    -0.726    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    DSP48_X3Y16          DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y16          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     3.283 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/P[14]
                         net (fo=54, routed)          4.976     8.258    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/addra[14]
    SLICE_X62Y43         LUT3 (Prop_lut3_I2_O)        0.124     8.382 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__12/O
                         net (fo=13, routed)          3.102    11.484    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/addra0
    SLICE_X87Y38         LUT6 (Prop_lut6_I2_O)        0.124    11.608 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__86/O
                         net (fo=1, routed)           1.793    13.401    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__86_n_0
    RAMB36_X4Y1          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   195.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   196.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.654   198.580    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y1          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.577   199.157    
                         clock uncertainty           -0.142   199.015    
    RAMB36_X4Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.572    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.572    
                         arrival time                         -13.401    
  -------------------------------------------------------------------
                         slack                                185.171    

Slack (MET) :             185.532ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out3_clk_wiz_0_1 rise@200.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.763ns  (logic 4.257ns (30.931%)  route 9.506ns (69.069%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 198.577 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.886    -0.726    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    DSP48_X3Y16          DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y16          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     3.283 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/P[14]
                         net (fo=54, routed)          4.976     8.258    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/addra[14]
    SLICE_X62Y43         LUT3 (Prop_lut3_I2_O)        0.124     8.382 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__12/O
                         net (fo=13, routed)          3.098    11.480    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/addra0
    SLICE_X87Y38         LUT6 (Prop_lut6_I5_O)        0.124    11.604 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__60/O
                         net (fo=1, routed)           1.432    13.037    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__60_n_0
    RAMB36_X4Y2          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   195.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   196.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.651   198.577    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y2          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.577   199.154    
                         clock uncertainty           -0.142   199.012    
    RAMB36_X4Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.569    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.569    
                         arrival time                         -13.037    
  -------------------------------------------------------------------
                         slack                                185.532    

Slack (MET) :             185.535ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out3_clk_wiz_0_1 rise@200.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.512ns  (logic 4.257ns (31.505%)  route 9.255ns (68.495%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 198.444 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.886    -0.726    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    DSP48_X3Y16          DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y16          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.283 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/P[15]
                         net (fo=54, routed)          5.136     8.419    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_noinit.ram/addra[15]
    SLICE_X53Y43         LUT3 (Prop_lut3_I1_O)        0.124     8.543 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__11/O
                         net (fo=12, routed)          2.200    10.743    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/addra0
    SLICE_X49Y59         LUT6 (Prop_lut6_I5_O)        0.124    10.867 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__47/O
                         net (fo=1, routed)           1.919    12.786    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__47_n_0
    RAMB36_X2Y18         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   195.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   196.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.518   198.444    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.462   198.906    
                         clock uncertainty           -0.142   198.764    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.321    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.321    
                         arrival time                         -12.786    
  -------------------------------------------------------------------
                         slack                                185.535    

Slack (MET) :             185.663ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out3_clk_wiz_0_1 rise@200.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.443ns  (logic 4.257ns (31.668%)  route 9.186ns (68.332%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.886    -0.726    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    DSP48_X3Y16          DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y16          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     3.283 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/P[14]
                         net (fo=54, routed)          5.827     9.110    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/addra[14]
    SLICE_X58Y47         LUT6 (Prop_lut6_I5_O)        0.124     9.234 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__2/O
                         net (fo=4, routed)           1.726    10.959    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    SLICE_X55Y64         LUT3 (Prop_lut3_I0_O)        0.124    11.083 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__14/O
                         net (fo=1, routed)           1.633    12.717    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__14_n_0
    RAMB36_X3Y19         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   195.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   196.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.576   198.502    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y19         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.462   198.964    
                         clock uncertainty           -0.142   198.822    
    RAMB36_X3Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.379    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.379    
                         arrival time                         -12.717    
  -------------------------------------------------------------------
                         slack                                185.663    

Slack (MET) :             185.904ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out3_clk_wiz_0_1 rise@200.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.144ns  (logic 4.257ns (32.386%)  route 8.887ns (67.614%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 198.445 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.886    -0.726    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    DSP48_X3Y16          DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y16          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     3.283 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/P[14]
                         net (fo=54, routed)          5.517     8.800    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/addra[14]
    SLICE_X58Y47         LUT6 (Prop_lut6_I5_O)        0.124     8.924 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__0/O
                         net (fo=4, routed)           1.683    10.608    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    SLICE_X47Y64         LUT3 (Prop_lut3_I0_O)        0.124    10.732 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__6/O
                         net (fo=1, routed)           1.687    12.418    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__6_n_0
    RAMB36_X2Y19         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   195.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   196.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.519   198.445    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.462   198.907    
                         clock uncertainty           -0.142   198.765    
    RAMB36_X2Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.322    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.322    
                         arrival time                         -12.418    
  -------------------------------------------------------------------
                         slack                                185.904    

Slack (MET) :             185.948ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out3_clk_wiz_0_1 rise@200.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.094ns  (logic 4.257ns (32.511%)  route 8.837ns (67.489%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 198.439 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.886    -0.726    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    DSP48_X3Y16          DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y16          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     3.283 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/P[14]
                         net (fo=54, routed)          5.827     9.110    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/addra[14]
    SLICE_X58Y47         LUT6 (Prop_lut6_I5_O)        0.124     9.234 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__2/O
                         net (fo=4, routed)           1.725    10.958    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/addra0
    SLICE_X55Y64         LUT3 (Prop_lut3_I0_O)        0.124    11.082 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__13/O
                         net (fo=1, routed)           1.285    12.368    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__13_n_0
    RAMB36_X2Y12         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   195.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   196.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.513   198.439    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.462   198.901    
                         clock uncertainty           -0.142   198.759    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.316    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.316    
                         arrival time                         -12.368    
  -------------------------------------------------------------------
                         slack                                185.948    

Slack (MET) :             186.039ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out3_clk_wiz_0_1 rise@200.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.127ns  (logic 4.257ns (32.429%)  route 8.870ns (67.571%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 198.563 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.886    -0.726    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    DSP48_X3Y16          DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y16          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     3.283 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/P[14]
                         net (fo=54, routed)          4.976     8.258    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/addra[14]
    SLICE_X62Y43         LUT3 (Prop_lut3_I2_O)        0.124     8.382 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__12/O
                         net (fo=13, routed)          2.604    10.987    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addra0
    SLICE_X86Y62         LUT6 (Prop_lut6_I5_O)        0.124    11.111 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__54/O
                         net (fo=1, routed)           1.290    12.401    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__54_n_0
    RAMB36_X5Y13         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   195.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   196.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.637   198.563    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y13         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.462   199.025    
                         clock uncertainty           -0.142   198.883    
    RAMB36_X5Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.440    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.440    
                         arrival time                         -12.401    
  -------------------------------------------------------------------
                         slack                                186.039    

Slack (MET) :             186.061ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out3_clk_wiz_0_1 rise@200.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.980ns  (logic 4.257ns (32.796%)  route 8.723ns (67.204%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 198.438 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.886    -0.726    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    DSP48_X3Y16          DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y16          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     3.283 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/P[14]
                         net (fo=54, routed)          5.660     8.942    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/addra[14]
    SLICE_X54Y47         LUT6 (Prop_lut6_I5_O)        0.124     9.066 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__1/O
                         net (fo=4, routed)           1.594    10.660    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/addra0
    SLICE_X46Y63         LUT3 (Prop_lut3_I0_O)        0.124    10.784 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__9/O
                         net (fo=1, routed)           1.470    12.254    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__9_n_0
    RAMB36_X2Y16         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   195.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   196.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.512   198.438    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.462   198.900    
                         clock uncertainty           -0.142   198.758    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.315    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.315    
                         arrival time                         -12.254    
  -------------------------------------------------------------------
                         slack                                186.061    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.246ns (70.822%)  route 0.101ns (29.178%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.609    -0.570    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X90Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y40         FDRE (Prop_fdre_C_Q)         0.148    -0.422 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[7]/Q
                         net (fo=6, routed)           0.101    -0.320    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel[7]
    SLICE_X90Y40         LUT6 (Prop_lut6_I1_O)        0.098    -0.222 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel0[8]
    SLICE_X90Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.878    -0.807    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X90Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[8]/C
                         clock pessimism              0.237    -0.570    
                         clock uncertainty            0.142    -0.428    
    SLICE_X90Y40         FDRE (Hold_fdre_C_D)         0.121    -0.307    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[8]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.609    -0.570    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X90Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[5]/Q
                         net (fo=10, routed)          0.149    -0.256    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel[5]
    SLICE_X90Y42         LUT6 (Prop_lut6_I5_O)        0.045    -0.211 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel0[5]
    SLICE_X90Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.878    -0.807    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X90Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[5]/C
                         clock pessimism              0.237    -0.570    
                         clock uncertainty            0.142    -0.428    
    SLICE_X90Y42         FDRE (Hold_fdre_C_D)         0.121    -0.307    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[5]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.180%)  route 0.157ns (45.820%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.609    -0.570    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X91Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[9]/Q
                         net (fo=7, routed)           0.157    -0.271    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel[9]
    SLICE_X91Y40         LUT4 (Prop_lut4_I3_O)        0.045    -0.226 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.226    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel0[9]
    SLICE_X91Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.878    -0.807    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X91Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[9]/C
                         clock pessimism              0.237    -0.570    
                         clock uncertainty            0.142    -0.428    
    SLICE_X91Y40         FDRE (Hold_fdre_C_D)         0.092    -0.336    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[9]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/trigger_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.492%)  route 0.182ns (49.508%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.584    -0.595    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X68Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/state_reg[0]/Q
                         net (fo=21, routed)          0.182    -0.271    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/state[0]
    SLICE_X69Y42         LUT2 (Prop_lut2_I1_O)        0.045    -0.226 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/trigger_i_2/O
                         net (fo=1, routed)           0.000    -0.226    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/trigger_i_2_n_0
    SLICE_X69Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.851    -0.834    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X69Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/trigger_reg/C
                         clock pessimism              0.252    -0.582    
                         clock uncertainty            0.142    -0.440    
    SLICE_X69Y42         FDRE (Hold_fdre_C_D)         0.091    -0.349    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/trigger_reg
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.609    -0.570    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X93Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[12]/Q
                         net (fo=2, routed)           0.120    -0.308    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/sel0[12]
    SLICE_X93Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.200 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[12]_i_1/O[3]
                         net (fo=2, routed)           0.000    -0.200    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines0[12]
    SLICE_X93Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.879    -0.806    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X93Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[12]/C
                         clock pessimism              0.236    -0.570    
                         clock uncertainty            0.142    -0.428    
    SLICE_X93Y42         FDRE (Hold_fdre_C_D)         0.102    -0.326    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[12]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.609    -0.570    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X93Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[4]/Q
                         net (fo=2, routed)           0.120    -0.308    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/sel0[4]
    SLICE_X93Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.200 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[4]_i_1/O[3]
                         net (fo=2, routed)           0.000    -0.200    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines0[4]
    SLICE_X93Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.879    -0.806    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X93Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[4]/C
                         clock pessimism              0.236    -0.570    
                         clock uncertainty            0.142    -0.428    
    SLICE_X93Y40         FDRE (Hold_fdre_C_D)         0.102    -0.326    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[4]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.609    -0.570    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X93Y41         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[8]/Q
                         net (fo=2, routed)           0.120    -0.308    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/sel0[8]
    SLICE_X93Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.200 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[8]_i_1/O[3]
                         net (fo=2, routed)           0.000    -0.200    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines0[8]
    SLICE_X93Y41         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.879    -0.806    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X93Y41         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[8]/C
                         clock pessimism              0.236    -0.570    
                         clock uncertainty            0.142    -0.428    
    SLICE_X93Y41         FDRE (Hold_fdre_C_D)         0.102    -0.326    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[8]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.610    -0.569    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X93Y43         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[13]/Q
                         net (fo=2, routed)           0.116    -0.311    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/sel0[13]
    SLICE_X93Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.196 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[15]_i_3/O[0]
                         net (fo=2, routed)           0.000    -0.196    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines0[13]
    SLICE_X93Y43         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.880    -0.805    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X93Y43         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[13]/C
                         clock pessimism              0.236    -0.569    
                         clock uncertainty            0.142    -0.427    
    SLICE_X93Y43         FDRE (Hold_fdre_C_D)         0.102    -0.325    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[13]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.609    -0.570    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X93Y41         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[5]/Q
                         net (fo=2, routed)           0.116    -0.312    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/sel0[5]
    SLICE_X93Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.197 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[8]_i_1/O[0]
                         net (fo=2, routed)           0.000    -0.197    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines0[5]
    SLICE_X93Y41         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.879    -0.806    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X93Y41         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[5]/C
                         clock pessimism              0.236    -0.570    
                         clock uncertainty            0.142    -0.428    
    SLICE_X93Y41         FDRE (Hold_fdre_C_D)         0.102    -0.326    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[5]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.609    -0.570    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X93Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[9]/Q
                         net (fo=2, routed)           0.116    -0.312    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/sel0[9]
    SLICE_X93Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.197 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[12]_i_1/O[0]
                         net (fo=2, routed)           0.000    -0.197    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines0[9]
    SLICE_X93Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.879    -0.806    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X93Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[9]/C
                         clock pessimism              0.236    -0.570    
                         clock uncertainty            0.142    -0.428    
    SLICE_X93Y42         FDRE (Hold_fdre_C_D)         0.102    -0.326    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[9]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.128    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_clk_wiz_0

Setup :         1164  Failing Endpoints,  Worst Slack       -5.225ns,  Total Violation    -3788.343ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.501ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.225ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        10.059ns  (logic 4.731ns (47.031%)  route 5.328ns (52.969%))
  Logic Levels:           4  (DSP48E1=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -4.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 38.553 - 40.000 ) 
    Source Clock Delay      (SCD):    2.960ns = ( 32.960 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        1.666    32.960    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/s_axi_aclk
    SLICE_X36Y38         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.518    33.478 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=39, routed)          0.818    34.296    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/Q[0]
    SLICE_X35Y36         LUT3 (Prop_lut3_I1_O)        0.124    34.420 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/addrb0_i_5/O
                         net (fo=1, routed)           0.377    34.796    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/vcounter_reg[10][6]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[6]_P[17])
                                                      3.841    38.637 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[17]
                         net (fo=55, routed)          1.050    39.687    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/addrb[17]
    SLICE_X36Y40         LUT3 (Prop_lut3_I0_O)        0.124    39.811 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__12/O
                         net (fo=13, routed)          1.712    41.523    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/addrb0
    SLICE_X66Y65         LUT6 (Prop_lut6_I5_O)        0.124    41.647 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__66/O
                         net (fo=1, routed)           1.372    43.019    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__66_n_0
    RAMB36_X4Y15         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.627    38.553    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y15         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    38.553    
                         clock uncertainty           -0.316    38.237    
    RAMB36_X4Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    37.794    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.794    
                         arrival time                         -43.019    
  -------------------------------------------------------------------
                         slack                                 -5.225    

Slack (VIOLATED) :        -5.167ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        9.950ns  (logic 4.731ns (47.549%)  route 5.219ns (52.451%))
  Logic Levels:           4  (DSP48E1=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -4.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 38.501 - 40.000 ) 
    Source Clock Delay      (SCD):    2.960ns = ( 32.960 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        1.666    32.960    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/s_axi_aclk
    SLICE_X36Y38         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.518    33.478 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=39, routed)          0.818    34.296    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/Q[0]
    SLICE_X35Y36         LUT3 (Prop_lut3_I1_O)        0.124    34.420 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/addrb0_i_5/O
                         net (fo=1, routed)           0.377    34.796    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/vcounter_reg[10][6]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[6]_P[12])
                                                      3.841    38.637 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[12]
                         net (fo=38, routed)          1.446    40.083    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/addrb[12]
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.124    40.207 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__2/O
                         net (fo=4, routed)           0.185    40.392    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1
    SLICE_X37Y46         LUT3 (Prop_lut3_I0_O)        0.124    40.516 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__14/O
                         net (fo=1, routed)           2.393    42.910    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__14_n_0
    RAMB36_X3Y19         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.575    38.501    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y19         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    38.501    
                         clock uncertainty           -0.316    38.185    
    RAMB36_X3Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    37.742    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.742    
                         arrival time                         -42.910    
  -------------------------------------------------------------------
                         slack                                 -5.167    

Slack (VIOLATED) :        -5.139ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        9.992ns  (logic 4.731ns (47.348%)  route 5.261ns (52.652%))
  Logic Levels:           4  (DSP48E1=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -4.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 38.572 - 40.000 ) 
    Source Clock Delay      (SCD):    2.960ns = ( 32.960 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        1.666    32.960    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/s_axi_aclk
    SLICE_X36Y38         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.518    33.478 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=39, routed)          0.818    34.296    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/Q[0]
    SLICE_X35Y36         LUT3 (Prop_lut3_I1_O)        0.124    34.420 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/addrb0_i_5/O
                         net (fo=1, routed)           0.377    34.796    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/vcounter_reg[10][6]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[6]_P[17])
                                                      3.841    38.637 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[17]
                         net (fo=55, routed)          1.252    39.890    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_noinit.ram/addrb[17]
    SLICE_X37Y45         LUT3 (Prop_lut3_I0_O)        0.124    40.014 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__11/O
                         net (fo=12, routed)          2.070    42.084    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/addrb0
    SLICE_X91Y62         LUT6 (Prop_lut6_I5_O)        0.124    42.208 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__59/O
                         net (fo=1, routed)           0.744    42.952    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__59_n_0
    RAMB36_X5Y12         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.646    38.572    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y12         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    38.572    
                         clock uncertainty           -0.316    38.256    
    RAMB36_X5Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    37.813    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.813    
                         arrival time                         -42.952    
  -------------------------------------------------------------------
                         slack                                 -5.139    

Slack (VIOLATED) :        -5.138ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        9.864ns  (logic 4.731ns (47.964%)  route 5.133ns (52.036%))
  Logic Levels:           4  (DSP48E1=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -4.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 38.444 - 40.000 ) 
    Source Clock Delay      (SCD):    2.960ns = ( 32.960 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        1.666    32.960    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/s_axi_aclk
    SLICE_X36Y38         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.518    33.478 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=39, routed)          0.818    34.296    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/Q[0]
    SLICE_X35Y36         LUT3 (Prop_lut3_I1_O)        0.124    34.420 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/addrb0_i_5/O
                         net (fo=1, routed)           0.377    34.796    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/vcounter_reg[10][6]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[6]_P[15])
                                                      3.841    38.637 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[15]
                         net (fo=55, routed)          1.455    40.092    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X34Y47         LUT6 (Prop_lut6_I4_O)        0.124    40.216 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__0/O
                         net (fo=4, routed)           1.169    41.385    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1
    SLICE_X35Y72         LUT3 (Prop_lut3_I0_O)        0.124    41.509 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__6/O
                         net (fo=1, routed)           1.314    42.824    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__6_n_0
    RAMB36_X2Y19         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.518    38.444    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y19         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    38.444    
                         clock uncertainty           -0.316    38.128    
    RAMB36_X2Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    37.685    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.685    
                         arrival time                         -42.824    
  -------------------------------------------------------------------
                         slack                                 -5.138    

Slack (VIOLATED) :        -5.052ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        9.903ns  (logic 4.731ns (47.772%)  route 5.172ns (52.228%))
  Logic Levels:           4  (DSP48E1=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -4.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 38.570 - 40.000 ) 
    Source Clock Delay      (SCD):    2.960ns = ( 32.960 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        1.666    32.960    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/s_axi_aclk
    SLICE_X36Y38         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.518    33.478 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=39, routed)          0.818    34.296    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/Q[0]
    SLICE_X35Y36         LUT3 (Prop_lut3_I1_O)        0.124    34.420 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/addrb0_i_5/O
                         net (fo=1, routed)           0.377    34.796    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/vcounter_reg[10][6]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[6]_P[15])
                                                      3.841    38.637 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[15]
                         net (fo=55, routed)          1.455    40.092    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X34Y47         LUT6 (Prop_lut6_I4_O)        0.124    40.216 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__0/O
                         net (fo=4, routed)           0.890    41.106    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/addrb0
    SLICE_X41Y57         LUT3 (Prop_lut3_I0_O)        0.124    41.230 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__3/O
                         net (fo=1, routed)           1.633    42.863    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__3_n_0
    RAMB36_X4Y11         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.644    38.570    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y11         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    38.570    
                         clock uncertainty           -0.316    38.254    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    37.811    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.811    
                         arrival time                         -42.863    
  -------------------------------------------------------------------
                         slack                                 -5.052    

Slack (VIOLATED) :        -5.034ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        9.811ns  (logic 4.731ns (48.219%)  route 5.080ns (51.781%))
  Logic Levels:           4  (DSP48E1=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -4.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 38.496 - 40.000 ) 
    Source Clock Delay      (SCD):    2.960ns = ( 32.960 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        1.666    32.960    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/s_axi_aclk
    SLICE_X36Y38         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.518    33.478 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=39, routed)          0.818    34.296    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/Q[0]
    SLICE_X35Y36         LUT3 (Prop_lut3_I1_O)        0.124    34.420 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/addrb0_i_5/O
                         net (fo=1, routed)           0.377    34.796    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/vcounter_reg[10][6]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[6]_P[12])
                                                      3.841    38.637 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[12]
                         net (fo=38, routed)          1.409    40.046    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/addrb[12]
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.124    40.170 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__1/O
                         net (fo=4, routed)           1.674    41.845    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1
    SLICE_X49Y80         LUT3 (Prop_lut3_I0_O)        0.124    41.969 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__10/O
                         net (fo=1, routed)           0.803    42.771    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__10_n_0
    RAMB36_X3Y17         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.570    38.496    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y17         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    38.496    
                         clock uncertainty           -0.316    38.180    
    RAMB36_X3Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    37.737    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.737    
                         arrival time                         -42.771    
  -------------------------------------------------------------------
                         slack                                 -5.034    

Slack (VIOLATED) :        -5.025ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        9.805ns  (logic 4.731ns (48.249%)  route 5.074ns (51.751%))
  Logic Levels:           4  (DSP48E1=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -4.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 38.499 - 40.000 ) 
    Source Clock Delay      (SCD):    2.960ns = ( 32.960 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        1.666    32.960    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/s_axi_aclk
    SLICE_X36Y38         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.518    33.478 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=39, routed)          0.818    34.296    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/Q[0]
    SLICE_X35Y36         LUT3 (Prop_lut3_I1_O)        0.124    34.420 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/addrb0_i_5/O
                         net (fo=1, routed)           0.377    34.796    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/vcounter_reg[10][6]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[6]_P[18])
                                                      3.841    38.637 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[18]
                         net (fo=38, routed)          1.681    40.318    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/addrb[18]
    SLICE_X48Y47         LUT6 (Prop_lut6_I1_O)        0.124    40.442 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=4, routed)           1.716    42.158    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/addrb0
    SLICE_X55Y90         LUT3 (Prop_lut3_I0_O)        0.124    42.282 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__1/O
                         net (fo=1, routed)           0.483    42.765    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__1_n_0
    RAMB36_X3Y18         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.573    38.499    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y18         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    38.499    
                         clock uncertainty           -0.316    38.183    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    37.740    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.740    
                         arrival time                         -42.765    
  -------------------------------------------------------------------
                         slack                                 -5.025    

Slack (VIOLATED) :        -4.921ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        9.785ns  (logic 4.731ns (48.350%)  route 5.054ns (51.650%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -4.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 38.583 - 40.000 ) 
    Source Clock Delay      (SCD):    2.960ns = ( 32.960 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        1.666    32.960    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/s_axi_aclk
    SLICE_X36Y38         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.518    33.478 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=39, routed)          0.818    34.296    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/Q[0]
    SLICE_X35Y36         LUT3 (Prop_lut3_I1_O)        0.124    34.420 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/addrb0_i_5/O
                         net (fo=1, routed)           0.377    34.796    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/vcounter_reg[10][6]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[6]_P[12])
                                                      3.841    38.637 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[12]
                         net (fo=38, routed)          1.090    39.727    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/addrb[12]
    SLICE_X37Y38         LUT5 (Prop_lut5_I2_O)        0.124    39.851 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__4/O
                         net (fo=6, routed)           1.423    41.275    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/addrb0
    SLICE_X63Y20         LUT4 (Prop_lut4_I0_O)        0.124    41.399 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__39/O
                         net (fo=1, routed)           1.346    42.745    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__39_n_0
    RAMB36_X4Y0          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.657    38.583    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y0          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    38.583    
                         clock uncertainty           -0.316    38.267    
    RAMB36_X4Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    37.824    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.824    
                         arrival time                         -42.745    
  -------------------------------------------------------------------
                         slack                                 -4.921    

Slack (VIOLATED) :        -4.899ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        9.757ns  (logic 4.731ns (48.487%)  route 5.026ns (51.513%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -4.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 38.577 - 40.000 ) 
    Source Clock Delay      (SCD):    2.960ns = ( 32.960 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        1.666    32.960    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/s_axi_aclk
    SLICE_X36Y38         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.518    33.478 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=39, routed)          0.818    34.296    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/Q[0]
    SLICE_X35Y36         LUT3 (Prop_lut3_I1_O)        0.124    34.420 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/addrb0_i_5/O
                         net (fo=1, routed)           0.377    34.796    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/vcounter_reg[10][6]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[6]_P[12])
                                                      3.841    38.637 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[12]
                         net (fo=38, routed)          1.159    39.796    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/addrb[12]
    SLICE_X34Y36         LUT5 (Prop_lut5_I2_O)        0.124    39.920 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__9/O
                         net (fo=6, routed)           1.590    41.510    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1
    SLICE_X73Y35         LUT4 (Prop_lut4_I0_O)        0.124    41.634 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__70/O
                         net (fo=1, routed)           1.083    42.717    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__70_n_0
    RAMB36_X4Y7          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.651    38.577    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y7          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    38.577    
                         clock uncertainty           -0.316    38.261    
    RAMB36_X4Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    37.818    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.818    
                         arrival time                         -42.717    
  -------------------------------------------------------------------
                         slack                                 -4.899    

Slack (VIOLATED) :        -4.877ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        9.727ns  (logic 4.731ns (48.637%)  route 4.996ns (51.363%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -4.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 38.569 - 40.000 ) 
    Source Clock Delay      (SCD):    2.960ns = ( 32.960 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        1.666    32.960    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/s_axi_aclk
    SLICE_X36Y38         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.518    33.478 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=39, routed)          0.818    34.296    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/Q[0]
    SLICE_X35Y36         LUT3 (Prop_lut3_I1_O)        0.124    34.420 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/addrb0_i_5/O
                         net (fo=1, routed)           0.377    34.796    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/vcounter_reg[10][6]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[6]_P[13])
                                                      3.841    38.637 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[13]
                         net (fo=50, routed)          1.221    39.858    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X36Y35         LUT5 (Prop_lut5_I1_O)        0.124    39.982 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__6/O
                         net (fo=6, routed)           2.239    42.221    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/addrb0
    SLICE_X105Y27        LUT4 (Prop_lut4_I0_O)        0.124    42.345 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__49/O
                         net (fo=1, routed)           0.342    42.687    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__49_n_0
    RAMB36_X5Y5          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.643    38.569    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y5          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    38.569    
                         clock uncertainty           -0.316    38.253    
    RAMB36_X5Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    37.810    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.810    
                         arrival time                         -42.687    
  -------------------------------------------------------------------
                         slack                                 -4.877    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.501ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.284ns  (logic 0.517ns (40.265%)  route 0.767ns (59.735%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -1.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        0.561     0.897    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/s_axi_aclk
    SLICE_X38Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.164     1.061 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[5]/Q
                         net (fo=2, routed)           0.111     1.171    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0[5]
    SLICE_X37Y40         LUT3 (Prop_lut3_I0_O)        0.045     1.216 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/addrb0_i_19/O
                         net (fo=1, routed)           0.286     1.503    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/slv_reg0_reg[12][3]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_C[3]_P[8])
                                                      0.308     1.811 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[8]
                         net (fo=89, routed)          0.370     2.180    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X2Y7          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.865    -0.819    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    -0.819    
                         clock uncertainty            0.316    -0.504    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183    -0.321    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                           2.180    
  -------------------------------------------------------------------
                         slack                                  2.501    

Slack (MET) :             2.535ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.318ns  (logic 0.517ns (39.224%)  route 0.801ns (60.776%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -1.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        0.561     0.897    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/s_axi_aclk
    SLICE_X38Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.164     1.061 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[5]/Q
                         net (fo=2, routed)           0.111     1.171    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0[5]
    SLICE_X37Y40         LUT3 (Prop_lut3_I0_O)        0.045     1.216 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/addrb0_i_19/O
                         net (fo=1, routed)           0.286     1.503    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/slv_reg0_reg[12][3]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_C[3]_P[5])
                                                      0.308     1.811 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[5]
                         net (fo=89, routed)          0.404     2.215    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X2Y7          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.865    -0.819    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    -0.819    
                         clock uncertainty            0.316    -0.504    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.321    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  2.535    

Slack (MET) :             2.543ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.326ns  (logic 0.517ns (38.976%)  route 0.809ns (61.024%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -1.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        0.561     0.897    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/s_axi_aclk
    SLICE_X38Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.164     1.061 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[5]/Q
                         net (fo=2, routed)           0.111     1.171    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0[5]
    SLICE_X37Y40         LUT3 (Prop_lut3_I0_O)        0.045     1.216 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/addrb0_i_19/O
                         net (fo=1, routed)           0.286     1.503    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/slv_reg0_reg[12][3]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_C[3]_P[10])
                                                      0.308     1.811 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[10]
                         net (fo=89, routed)          0.412     2.223    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X2Y7          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.865    -0.819    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    -0.819    
                         clock uncertainty            0.316    -0.504    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.321    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  2.543    

Slack (MET) :             2.565ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.348ns  (logic 0.517ns (38.342%)  route 0.831ns (61.658%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -1.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        0.561     0.897    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/s_axi_aclk
    SLICE_X38Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.164     1.061 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[5]/Q
                         net (fo=2, routed)           0.111     1.171    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0[5]
    SLICE_X37Y40         LUT3 (Prop_lut3_I0_O)        0.045     1.216 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/addrb0_i_19/O
                         net (fo=1, routed)           0.286     1.503    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/slv_reg0_reg[12][3]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_C[3]_P[7])
                                                      0.308     1.811 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[7]
                         net (fo=89, routed)          0.434     2.245    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X2Y7          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.865    -0.819    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    -0.819    
                         clock uncertainty            0.316    -0.504    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.321    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                           2.245    
  -------------------------------------------------------------------
                         slack                                  2.565    

Slack (MET) :             2.587ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.374ns  (logic 0.517ns (37.633%)  route 0.857ns (62.367%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -1.712ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        0.561     0.897    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/s_axi_aclk
    SLICE_X38Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.164     1.061 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[5]/Q
                         net (fo=2, routed)           0.111     1.171    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0[5]
    SLICE_X37Y40         LUT3 (Prop_lut3_I0_O)        0.045     1.216 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/addrb0_i_19/O
                         net (fo=1, routed)           0.286     1.503    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/slv_reg0_reg[12][3]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_C[3]_P[5])
                                                      0.308     1.811 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[5]
                         net (fo=89, routed)          0.460     2.270    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X2Y8          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.869    -0.815    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y8          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    -0.815    
                         clock uncertainty            0.316    -0.500    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.317    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                           2.270    
  -------------------------------------------------------------------
                         slack                                  2.587    

Slack (MET) :             2.598ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.385ns  (logic 0.517ns (37.317%)  route 0.868ns (62.683%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -1.712ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        0.561     0.897    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/s_axi_aclk
    SLICE_X38Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.164     1.061 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[5]/Q
                         net (fo=2, routed)           0.111     1.171    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0[5]
    SLICE_X37Y40         LUT3 (Prop_lut3_I0_O)        0.045     1.216 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/addrb0_i_19/O
                         net (fo=1, routed)           0.286     1.503    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/slv_reg0_reg[12][3]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_C[3]_P[10])
                                                      0.308     1.811 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[10]
                         net (fo=89, routed)          0.471     2.282    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X2Y8          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.869    -0.815    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y8          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    -0.815    
                         clock uncertainty            0.316    -0.500    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.317    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  2.598    

Slack (MET) :             2.600ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.379ns  (logic 0.517ns (37.486%)  route 0.862ns (62.514%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -1.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        0.561     0.897    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/s_axi_aclk
    SLICE_X38Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.164     1.061 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[5]/Q
                         net (fo=2, routed)           0.111     1.171    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0[5]
    SLICE_X37Y40         LUT3 (Prop_lut3_I0_O)        0.045     1.216 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/addrb0_i_19/O
                         net (fo=1, routed)           0.286     1.503    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/slv_reg0_reg[12][3]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_C[3]_P[8])
                                                      0.308     1.811 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[8]
                         net (fo=89, routed)          0.465     2.276    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X2Y6          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.861    -0.823    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y6          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    -0.823    
                         clock uncertainty            0.316    -0.508    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183    -0.325    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                           2.276    
  -------------------------------------------------------------------
                         slack                                  2.600    

Slack (MET) :             2.611ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.398ns  (logic 0.517ns (36.986%)  route 0.881ns (63.014%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -1.712ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        0.561     0.897    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/s_axi_aclk
    SLICE_X38Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.164     1.061 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[5]/Q
                         net (fo=2, routed)           0.111     1.171    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0[5]
    SLICE_X37Y40         LUT3 (Prop_lut3_I0_O)        0.045     1.216 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/addrb0_i_19/O
                         net (fo=1, routed)           0.286     1.503    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/slv_reg0_reg[12][3]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_C[3]_P[8])
                                                      0.308     1.811 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[8]
                         net (fo=89, routed)          0.484     2.294    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X2Y8          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.869    -0.815    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y8          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    -0.815    
                         clock uncertainty            0.316    -0.500    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183    -0.317    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  2.611    

Slack (MET) :             2.611ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.394ns  (logic 0.517ns (37.079%)  route 0.877ns (62.921%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -1.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        0.561     0.897    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/s_axi_aclk
    SLICE_X38Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.164     1.061 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[5]/Q
                         net (fo=2, routed)           0.111     1.171    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0[5]
    SLICE_X37Y40         LUT3 (Prop_lut3_I0_O)        0.045     1.216 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/addrb0_i_19/O
                         net (fo=1, routed)           0.286     1.503    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/slv_reg0_reg[12][3]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_C[3]_P[1])
                                                      0.308     1.811 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[1]
                         net (fo=89, routed)          0.480     2.291    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X2Y7          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.865    -0.819    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    -0.819    
                         clock uncertainty            0.316    -0.504    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183    -0.321    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                           2.291    
  -------------------------------------------------------------------
                         slack                                  2.611    

Slack (MET) :             2.613ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.396ns  (logic 0.517ns (37.038%)  route 0.879ns (62.962%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -1.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1269, routed)        0.561     0.897    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/s_axi_aclk
    SLICE_X38Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.164     1.061 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0_reg[5]/Q
                         net (fo=2, routed)           0.111     1.171    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg0[5]
    SLICE_X37Y40         LUT3 (Prop_lut3_I0_O)        0.045     1.216 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/addrb0_i_19/O
                         net (fo=1, routed)           0.286     1.503    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/slv_reg0_reg[12][3]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_C[3]_P[11])
                                                      0.308     1.811 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[11]
                         net (fo=90, routed)          0.482     2.292    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X2Y7          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.865    -0.819    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    -0.819    
                         clock uncertainty            0.316    -0.504    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183    -0.321    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  2.613    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       28.436ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.436ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.979ns  (logic 4.669ns (42.527%)  route 6.310ns (57.473%))
  Logic Levels:           4  (DSP48E1=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 38.553 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.663    -0.949    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X43Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/Q
                         net (fo=10, routed)          1.757     1.265    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/vcounter_reg[10][5]
    SLICE_X37Y35         LUT3 (Prop_lut3_I2_O)        0.124     1.389 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/addrb0_i_6/O
                         net (fo=1, routed)           0.418     1.807    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/vcounter_reg[10][5]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[5]_P[17])
                                                      3.841     5.648 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[17]
                         net (fo=55, routed)          1.050     6.698    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/addrb[17]
    SLICE_X36Y40         LUT3 (Prop_lut3_I0_O)        0.124     6.822 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__12/O
                         net (fo=13, routed)          1.712     8.534    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/addrb0
    SLICE_X66Y65         LUT6 (Prop_lut6_I5_O)        0.124     8.658 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__66/O
                         net (fo=1, routed)           1.372    10.030    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__66_n_0
    RAMB36_X4Y15         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.627    38.553    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y15         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.015    
                         clock uncertainty           -0.106    38.909    
    RAMB36_X4Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.466    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.466    
                         arrival time                         -10.030    
  -------------------------------------------------------------------
                         slack                                 28.436    

Slack (MET) :             28.493ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.869ns  (logic 4.669ns (42.956%)  route 6.200ns (57.044%))
  Logic Levels:           4  (DSP48E1=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 38.501 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.663    -0.949    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X43Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/Q
                         net (fo=10, routed)          1.757     1.265    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/vcounter_reg[10][5]
    SLICE_X37Y35         LUT3 (Prop_lut3_I2_O)        0.124     1.389 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/addrb0_i_6/O
                         net (fo=1, routed)           0.418     1.807    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/vcounter_reg[10][5]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[5]_P[12])
                                                      3.841     5.648 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[12]
                         net (fo=38, routed)          1.446     7.094    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/addrb[12]
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.218 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__2/O
                         net (fo=4, routed)           0.185     7.403    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1
    SLICE_X37Y46         LUT3 (Prop_lut3_I0_O)        0.124     7.527 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__14/O
                         net (fo=1, routed)           2.393     9.921    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__14_n_0
    RAMB36_X3Y19         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.575    38.501    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y19         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    38.963    
                         clock uncertainty           -0.106    38.857    
    RAMB36_X3Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.414    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.414    
                         arrival time                          -9.921    
  -------------------------------------------------------------------
                         slack                                 28.493    

Slack (MET) :             28.522ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.911ns  (logic 4.669ns (42.790%)  route 6.242ns (57.210%))
  Logic Levels:           4  (DSP48E1=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 38.572 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.663    -0.949    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X43Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/Q
                         net (fo=10, routed)          1.757     1.265    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/vcounter_reg[10][5]
    SLICE_X37Y35         LUT3 (Prop_lut3_I2_O)        0.124     1.389 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/addrb0_i_6/O
                         net (fo=1, routed)           0.418     1.807    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/vcounter_reg[10][5]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[5]_P[17])
                                                      3.841     5.648 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[17]
                         net (fo=55, routed)          1.252     6.901    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_noinit.ram/addrb[17]
    SLICE_X37Y45         LUT3 (Prop_lut3_I0_O)        0.124     7.025 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__11/O
                         net (fo=12, routed)          2.070     9.095    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/addrb0
    SLICE_X91Y62         LUT6 (Prop_lut6_I5_O)        0.124     9.219 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__59/O
                         net (fo=1, routed)           0.744     9.963    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__59_n_0
    RAMB36_X5Y12         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.646    38.572    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y12         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.034    
                         clock uncertainty           -0.106    38.928    
    RAMB36_X5Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.485    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.485    
                         arrival time                          -9.963    
  -------------------------------------------------------------------
                         slack                                 28.522    

Slack (MET) :             28.523ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.783ns  (logic 4.669ns (43.299%)  route 6.114ns (56.701%))
  Logic Levels:           4  (DSP48E1=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 38.444 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.663    -0.949    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X43Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/Q
                         net (fo=10, routed)          1.757     1.265    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/vcounter_reg[10][5]
    SLICE_X37Y35         LUT3 (Prop_lut3_I2_O)        0.124     1.389 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/addrb0_i_6/O
                         net (fo=1, routed)           0.418     1.807    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/vcounter_reg[10][5]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[5]_P[15])
                                                      3.841     5.648 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[15]
                         net (fo=55, routed)          1.455     7.103    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X34Y47         LUT6 (Prop_lut6_I4_O)        0.124     7.227 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__0/O
                         net (fo=4, routed)           1.169     8.396    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1
    SLICE_X35Y72         LUT3 (Prop_lut3_I0_O)        0.124     8.520 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__6/O
                         net (fo=1, routed)           1.314     9.835    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__6_n_0
    RAMB36_X2Y19         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.518    38.444    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y19         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    38.906    
                         clock uncertainty           -0.106    38.800    
    RAMB36_X2Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.357    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.357    
                         arrival time                          -9.835    
  -------------------------------------------------------------------
                         slack                                 28.523    

Slack (MET) :             28.609ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.823ns  (logic 4.669ns (43.141%)  route 6.154ns (56.859%))
  Logic Levels:           4  (DSP48E1=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 38.570 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.663    -0.949    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X43Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/Q
                         net (fo=10, routed)          1.757     1.265    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/vcounter_reg[10][5]
    SLICE_X37Y35         LUT3 (Prop_lut3_I2_O)        0.124     1.389 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/addrb0_i_6/O
                         net (fo=1, routed)           0.418     1.807    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/vcounter_reg[10][5]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[5]_P[15])
                                                      3.841     5.648 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[15]
                         net (fo=55, routed)          1.455     7.103    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X34Y47         LUT6 (Prop_lut6_I4_O)        0.124     7.227 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__0/O
                         net (fo=4, routed)           0.890     8.117    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/addrb0
    SLICE_X41Y57         LUT3 (Prop_lut3_I0_O)        0.124     8.241 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__3/O
                         net (fo=1, routed)           1.633     9.874    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__3_n_0
    RAMB36_X4Y11         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.644    38.570    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y11         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.032    
                         clock uncertainty           -0.106    38.926    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.483    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.483    
                         arrival time                          -9.874    
  -------------------------------------------------------------------
                         slack                                 28.609    

Slack (MET) :             28.627ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.731ns  (logic 4.669ns (43.510%)  route 6.062ns (56.490%))
  Logic Levels:           4  (DSP48E1=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 38.496 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.663    -0.949    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X43Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/Q
                         net (fo=10, routed)          1.757     1.265    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/vcounter_reg[10][5]
    SLICE_X37Y35         LUT3 (Prop_lut3_I2_O)        0.124     1.389 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/addrb0_i_6/O
                         net (fo=1, routed)           0.418     1.807    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/vcounter_reg[10][5]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[5]_P[12])
                                                      3.841     5.648 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[12]
                         net (fo=38, routed)          1.409     7.057    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/addrb[12]
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.181 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__1/O
                         net (fo=4, routed)           1.674     8.856    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1
    SLICE_X49Y80         LUT3 (Prop_lut3_I0_O)        0.124     8.980 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__10/O
                         net (fo=1, routed)           0.803     9.782    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__10_n_0
    RAMB36_X3Y17         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.570    38.496    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y17         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    38.958    
                         clock uncertainty           -0.106    38.852    
    RAMB36_X3Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.409    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.409    
                         arrival time                          -9.782    
  -------------------------------------------------------------------
                         slack                                 28.627    

Slack (MET) :             28.636ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.725ns  (logic 4.669ns (43.535%)  route 6.056ns (56.465%))
  Logic Levels:           4  (DSP48E1=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 38.499 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.663    -0.949    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X43Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/Q
                         net (fo=10, routed)          1.757     1.265    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/vcounter_reg[10][5]
    SLICE_X37Y35         LUT3 (Prop_lut3_I2_O)        0.124     1.389 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/addrb0_i_6/O
                         net (fo=1, routed)           0.418     1.807    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/vcounter_reg[10][5]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[5]_P[18])
                                                      3.841     5.648 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[18]
                         net (fo=38, routed)          1.681     7.329    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/addrb[18]
    SLICE_X48Y47         LUT6 (Prop_lut6_I1_O)        0.124     7.453 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=4, routed)           1.716     9.169    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/addrb0
    SLICE_X55Y90         LUT3 (Prop_lut3_I0_O)        0.124     9.293 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__1/O
                         net (fo=1, routed)           0.483     9.776    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__1_n_0
    RAMB36_X3Y18         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.573    38.499    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y18         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    38.961    
                         clock uncertainty           -0.106    38.855    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.412    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.412    
                         arrival time                          -9.776    
  -------------------------------------------------------------------
                         slack                                 28.636    

Slack (MET) :             28.754ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.704ns  (logic 4.669ns (43.618%)  route 6.035ns (56.382%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 38.583 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.663    -0.949    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X43Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/Q
                         net (fo=10, routed)          1.757     1.265    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/vcounter_reg[10][5]
    SLICE_X37Y35         LUT3 (Prop_lut3_I2_O)        0.124     1.389 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/addrb0_i_6/O
                         net (fo=1, routed)           0.418     1.807    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/vcounter_reg[10][5]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[5]_P[12])
                                                      3.841     5.648 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[12]
                         net (fo=38, routed)          1.090     6.738    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/addrb[12]
    SLICE_X37Y38         LUT5 (Prop_lut5_I2_O)        0.124     6.862 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__4/O
                         net (fo=6, routed)           1.423     8.285    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/addrb0
    SLICE_X63Y20         LUT4 (Prop_lut4_I0_O)        0.124     8.409 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__39/O
                         net (fo=1, routed)           1.346     9.756    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__39_n_0
    RAMB36_X4Y0          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.657    38.583    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y0          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.059    
                         clock uncertainty           -0.106    38.953    
    RAMB36_X4Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.510    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.510    
                         arrival time                          -9.756    
  -------------------------------------------------------------------
                         slack                                 28.754    

Slack (MET) :             28.776ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.677ns  (logic 4.669ns (43.731%)  route 6.008ns (56.269%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 38.577 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.663    -0.949    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X43Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/Q
                         net (fo=10, routed)          1.757     1.265    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/vcounter_reg[10][5]
    SLICE_X37Y35         LUT3 (Prop_lut3_I2_O)        0.124     1.389 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/addrb0_i_6/O
                         net (fo=1, routed)           0.418     1.807    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/vcounter_reg[10][5]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[5]_P[12])
                                                      3.841     5.648 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[12]
                         net (fo=38, routed)          1.159     6.807    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/addrb[12]
    SLICE_X34Y36         LUT5 (Prop_lut5_I2_O)        0.124     6.931 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__9/O
                         net (fo=6, routed)           1.590     8.521    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1
    SLICE_X73Y35         LUT4 (Prop_lut4_I0_O)        0.124     8.645 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__70/O
                         net (fo=1, routed)           1.083     9.728    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__70_n_0
    RAMB36_X4Y7          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.651    38.577    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y7          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.053    
                         clock uncertainty           -0.106    38.947    
    RAMB36_X4Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.504    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.504    
                         arrival time                          -9.728    
  -------------------------------------------------------------------
                         slack                                 28.776    

Slack (MET) :             28.798ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.647ns  (logic 4.669ns (43.854%)  route 5.978ns (56.146%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 38.569 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.663    -0.949    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X43Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/Q
                         net (fo=10, routed)          1.757     1.265    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/vcounter_reg[10][5]
    SLICE_X37Y35         LUT3 (Prop_lut3_I2_O)        0.124     1.389 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/addrb0_i_6/O
                         net (fo=1, routed)           0.418     1.807    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/vcounter_reg[10][5]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[5]_P[13])
                                                      3.841     5.648 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[13]
                         net (fo=50, routed)          1.221     6.869    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X36Y35         LUT5 (Prop_lut5_I1_O)        0.124     6.993 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__6/O
                         net (fo=6, routed)           2.239     9.232    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/addrb0
    SLICE_X105Y27        LUT4 (Prop_lut4_I0_O)        0.124     9.356 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__49/O
                         net (fo=1, routed)           0.342     9.698    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__49_n_0
    RAMB36_X5Y5          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         1.643    38.569    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y5          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.045    
                         clock uncertainty           -0.106    38.939    
    RAMB36_X5Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.496    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.496    
                         arrival time                          -9.698    
  -------------------------------------------------------------------
                         slack                                 28.798    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.189ns (56.640%)  route 0.145ns (43.360%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.559    -0.620    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X43Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[0]/Q
                         net (fo=10, routed)          0.145    -0.334    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/HS_reg_0[0]
    SLICE_X42Y42         LUT4 (Prop_lut4_I1_O)        0.048    -0.286 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.286    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/plusOp[3]
    SLICE_X42Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.826    -0.859    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X42Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[3]/C
                         clock pessimism              0.252    -0.607    
                         clock uncertainty            0.106    -0.500    
    SLICE_X42Y42         FDRE (Hold_fdre_C_D)         0.131    -0.369    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.580    -0.599    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X57Y41         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.116    -0.341    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[2]
    SLICE_X57Y41         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.849    -0.836    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X57Y41         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.237    -0.599    
                         clock uncertainty            0.106    -0.492    
    SLICE_X57Y41         FDRE (Hold_fdre_C_D)         0.066    -0.426    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.247%)  route 0.145ns (43.753%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.559    -0.620    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X43Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[0]/Q
                         net (fo=10, routed)          0.145    -0.334    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/HS_reg_0[0]
    SLICE_X42Y42         LUT3 (Prop_lut3_I1_O)        0.045    -0.289 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/plusOp[2]
    SLICE_X42Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.826    -0.859    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X42Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[2]/C
                         clock pessimism              0.252    -0.607    
                         clock uncertainty            0.106    -0.500    
    SLICE_X42Y42         FDRE (Hold_fdre_C_D)         0.120    -0.380    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.575%)  route 0.149ns (44.425%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.559    -0.620    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X43Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[0]/Q
                         net (fo=10, routed)          0.149    -0.330    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/HS_reg_0[0]
    SLICE_X42Y42         LUT6 (Prop_lut6_I2_O)        0.045    -0.285 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/plusOp[5]
    SLICE_X42Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.826    -0.859    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X42Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[5]/C
                         clock pessimism              0.252    -0.607    
                         clock uncertainty            0.106    -0.500    
    SLICE_X42Y42         FDRE (Hold_fdre_C_D)         0.121    -0.379    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.227ns (72.091%)  route 0.088ns (27.909%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.559    -0.620    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X43Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.128    -0.492 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[3]/Q
                         net (fo=7, routed)           0.088    -0.404    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/Q[3]
    SLICE_X43Y40         LUT6 (Prop_lut6_I1_O)        0.099    -0.305 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.305    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/plusOp__0[5]
    SLICE_X43Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.826    -0.859    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X43Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]/C
                         clock pessimism              0.239    -0.620    
                         clock uncertainty            0.106    -0.513    
    SLICE_X43Y40         FDRE (Hold_fdre_C_D)         0.092    -0.421    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.465%)  route 0.143ns (43.535%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.559    -0.620    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X45Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[7]/Q
                         net (fo=8, routed)           0.143    -0.335    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/HS_reg_0[7]
    SLICE_X44Y42         LUT6 (Prop_lut6_I3_O)        0.045    -0.290 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/plusOp[9]
    SLICE_X44Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.826    -0.859    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X44Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[9]/C
                         clock pessimism              0.252    -0.607    
                         clock uncertainty            0.106    -0.500    
    SLICE_X44Y42         FDRE (Hold_fdre_C_D)         0.091    -0.409    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.246ns (70.287%)  route 0.104ns (29.713%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.559    -0.620    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X42Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.148    -0.472 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[8]/Q
                         net (fo=7, routed)           0.104    -0.368    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/Q[8]
    SLICE_X42Y40         LUT6 (Prop_lut6_I4_O)        0.098    -0.270 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/plusOp__0[9]
    SLICE_X42Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.826    -0.859    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X42Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[9]/C
                         clock pessimism              0.239    -0.620    
                         clock uncertainty            0.106    -0.513    
    SLICE_X42Y40         FDRE (Hold_fdre_C_D)         0.121    -0.392    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.209ns (61.504%)  route 0.131ns (38.496%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.559    -0.620    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X42Y41         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[0]/Q
                         net (fo=9, routed)           0.131    -0.325    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/Q[0]
    SLICE_X43Y41         LUT5 (Prop_lut5_I0_O)        0.045    -0.280 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.280    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/plusOp__0[4]
    SLICE_X43Y41         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.826    -0.859    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X43Y41         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[4]/C
                         clock pessimism              0.252    -0.607    
                         clock uncertainty            0.106    -0.500    
    SLICE_X43Y41         FDRE (Hold_fdre_C_D)         0.091    -0.409    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.559    -0.620    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X43Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[2]/Q
                         net (fo=8, routed)           0.180    -0.298    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/Q[2]
    SLICE_X43Y40         LUT4 (Prop_lut4_I0_O)        0.042    -0.256 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/plusOp__0[3]
    SLICE_X43Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.826    -0.859    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X43Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[3]/C
                         clock pessimism              0.239    -0.620    
                         clock uncertainty            0.106    -0.513    
    SLICE_X43Y40         FDRE (Hold_fdre_C_D)         0.107    -0.406    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.884%)  route 0.204ns (59.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.555    -0.624    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X53Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=1, routed)           0.204    -0.279    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[3]
    SLICE_X52Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=130, routed)         0.822    -0.863    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X52Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.252    -0.611    
                         clock uncertainty            0.106    -0.504    
    SLICE_X52Y42         FDRE (Hold_fdre_C_D)         0.070    -0.434    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.156    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       37.796ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.796ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_clk_wiz_0 rise@41.667ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.538ns  (logic 0.704ns (19.898%)  route 2.834ns (80.102%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 40.197 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.777    -0.835    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y68        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y68        FDRE (Prop_fdre_C_Q)         0.456    -0.379 f  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/Q
                         net (fo=3, routed)           1.658     1.280    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]
    SLICE_X100Y68        LUT2 (Prop_lut2_I1_O)        0.124     1.404 f  bd_i/ZedCamAXI_0/inst/custom_code/cam_reset_INST_0_i_2/O
                         net (fo=2, routed)           0.684     2.088    bd_i/ZedCamAXI_0/inst/custom_code/cam_reset_INST_0_i_2_n_0
    SLICE_X100Y68        LUT6 (Prop_lut6_I3_O)        0.124     2.212 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count[0]_i_1/O
                         net (fo=12, routed)          0.491     2.703    bd_i/ZedCamAXI_0/inst/custom_code/sel
    SLICE_X101Y66        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    36.811 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    38.502    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.604    40.197    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y66        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[0]/C
                         clock pessimism              0.614    40.811    
                         clock uncertainty           -0.107    40.704    
    SLICE_X101Y66        FDRE (Setup_fdre_C_CE)      -0.205    40.499    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[0]
  -------------------------------------------------------------------
                         required time                         40.499    
                         arrival time                          -2.703    
  -------------------------------------------------------------------
                         slack                                 37.796    

Slack (MET) :             37.796ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_clk_wiz_0 rise@41.667ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.538ns  (logic 0.704ns (19.898%)  route 2.834ns (80.102%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 40.197 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.777    -0.835    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y68        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y68        FDRE (Prop_fdre_C_Q)         0.456    -0.379 f  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/Q
                         net (fo=3, routed)           1.658     1.280    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]
    SLICE_X100Y68        LUT2 (Prop_lut2_I1_O)        0.124     1.404 f  bd_i/ZedCamAXI_0/inst/custom_code/cam_reset_INST_0_i_2/O
                         net (fo=2, routed)           0.684     2.088    bd_i/ZedCamAXI_0/inst/custom_code/cam_reset_INST_0_i_2_n_0
    SLICE_X100Y68        LUT6 (Prop_lut6_I3_O)        0.124     2.212 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count[0]_i_1/O
                         net (fo=12, routed)          0.491     2.703    bd_i/ZedCamAXI_0/inst/custom_code/sel
    SLICE_X101Y66        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    36.811 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    38.502    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.604    40.197    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y66        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[1]/C
                         clock pessimism              0.614    40.811    
                         clock uncertainty           -0.107    40.704    
    SLICE_X101Y66        FDRE (Setup_fdre_C_CE)      -0.205    40.499    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.499    
                         arrival time                          -2.703    
  -------------------------------------------------------------------
                         slack                                 37.796    

Slack (MET) :             37.796ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_clk_wiz_0 rise@41.667ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.538ns  (logic 0.704ns (19.898%)  route 2.834ns (80.102%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 40.197 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.777    -0.835    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y68        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y68        FDRE (Prop_fdre_C_Q)         0.456    -0.379 f  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/Q
                         net (fo=3, routed)           1.658     1.280    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]
    SLICE_X100Y68        LUT2 (Prop_lut2_I1_O)        0.124     1.404 f  bd_i/ZedCamAXI_0/inst/custom_code/cam_reset_INST_0_i_2/O
                         net (fo=2, routed)           0.684     2.088    bd_i/ZedCamAXI_0/inst/custom_code/cam_reset_INST_0_i_2_n_0
    SLICE_X100Y68        LUT6 (Prop_lut6_I3_O)        0.124     2.212 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count[0]_i_1/O
                         net (fo=12, routed)          0.491     2.703    bd_i/ZedCamAXI_0/inst/custom_code/sel
    SLICE_X101Y66        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    36.811 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    38.502    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.604    40.197    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y66        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[2]/C
                         clock pessimism              0.614    40.811    
                         clock uncertainty           -0.107    40.704    
    SLICE_X101Y66        FDRE (Setup_fdre_C_CE)      -0.205    40.499    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[2]
  -------------------------------------------------------------------
                         required time                         40.499    
                         arrival time                          -2.703    
  -------------------------------------------------------------------
                         slack                                 37.796    

Slack (MET) :             37.796ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_clk_wiz_0 rise@41.667ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.538ns  (logic 0.704ns (19.898%)  route 2.834ns (80.102%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 40.197 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.777    -0.835    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y68        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y68        FDRE (Prop_fdre_C_Q)         0.456    -0.379 f  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/Q
                         net (fo=3, routed)           1.658     1.280    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]
    SLICE_X100Y68        LUT2 (Prop_lut2_I1_O)        0.124     1.404 f  bd_i/ZedCamAXI_0/inst/custom_code/cam_reset_INST_0_i_2/O
                         net (fo=2, routed)           0.684     2.088    bd_i/ZedCamAXI_0/inst/custom_code/cam_reset_INST_0_i_2_n_0
    SLICE_X100Y68        LUT6 (Prop_lut6_I3_O)        0.124     2.212 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count[0]_i_1/O
                         net (fo=12, routed)          0.491     2.703    bd_i/ZedCamAXI_0/inst/custom_code/sel
    SLICE_X101Y66        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    36.811 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    38.502    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.604    40.197    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y66        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[3]/C
                         clock pessimism              0.614    40.811    
                         clock uncertainty           -0.107    40.704    
    SLICE_X101Y66        FDRE (Setup_fdre_C_CE)      -0.205    40.499    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[3]
  -------------------------------------------------------------------
                         required time                         40.499    
                         arrival time                          -2.703    
  -------------------------------------------------------------------
                         slack                                 37.796    

Slack (MET) :             37.934ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_clk_wiz_0 rise@41.667ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.398ns  (logic 0.704ns (20.717%)  route 2.694ns (79.283%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 40.196 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.777    -0.835    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y68        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y68        FDRE (Prop_fdre_C_Q)         0.456    -0.379 f  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/Q
                         net (fo=3, routed)           1.658     1.280    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]
    SLICE_X100Y68        LUT2 (Prop_lut2_I1_O)        0.124     1.404 f  bd_i/ZedCamAXI_0/inst/custom_code/cam_reset_INST_0_i_2/O
                         net (fo=2, routed)           0.684     2.088    bd_i/ZedCamAXI_0/inst/custom_code/cam_reset_INST_0_i_2_n_0
    SLICE_X100Y68        LUT6 (Prop_lut6_I3_O)        0.124     2.212 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count[0]_i_1/O
                         net (fo=12, routed)          0.351     2.564    bd_i/ZedCamAXI_0/inst/custom_code/sel
    SLICE_X101Y67        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    36.811 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    38.502    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.603    40.196    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y67        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]/C
                         clock pessimism              0.614    40.810    
                         clock uncertainty           -0.107    40.703    
    SLICE_X101Y67        FDRE (Setup_fdre_C_CE)      -0.205    40.498    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]
  -------------------------------------------------------------------
                         required time                         40.498    
                         arrival time                          -2.564    
  -------------------------------------------------------------------
                         slack                                 37.934    

Slack (MET) :             37.934ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_clk_wiz_0 rise@41.667ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.398ns  (logic 0.704ns (20.717%)  route 2.694ns (79.283%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 40.196 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.777    -0.835    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y68        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y68        FDRE (Prop_fdre_C_Q)         0.456    -0.379 f  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/Q
                         net (fo=3, routed)           1.658     1.280    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]
    SLICE_X100Y68        LUT2 (Prop_lut2_I1_O)        0.124     1.404 f  bd_i/ZedCamAXI_0/inst/custom_code/cam_reset_INST_0_i_2/O
                         net (fo=2, routed)           0.684     2.088    bd_i/ZedCamAXI_0/inst/custom_code/cam_reset_INST_0_i_2_n_0
    SLICE_X100Y68        LUT6 (Prop_lut6_I3_O)        0.124     2.212 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count[0]_i_1/O
                         net (fo=12, routed)          0.351     2.564    bd_i/ZedCamAXI_0/inst/custom_code/sel
    SLICE_X101Y67        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    36.811 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    38.502    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.603    40.196    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y67        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[5]/C
                         clock pessimism              0.614    40.810    
                         clock uncertainty           -0.107    40.703    
    SLICE_X101Y67        FDRE (Setup_fdre_C_CE)      -0.205    40.498    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[5]
  -------------------------------------------------------------------
                         required time                         40.498    
                         arrival time                          -2.564    
  -------------------------------------------------------------------
                         slack                                 37.934    

Slack (MET) :             37.934ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_clk_wiz_0 rise@41.667ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.398ns  (logic 0.704ns (20.717%)  route 2.694ns (79.283%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 40.196 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.777    -0.835    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y68        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y68        FDRE (Prop_fdre_C_Q)         0.456    -0.379 f  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/Q
                         net (fo=3, routed)           1.658     1.280    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]
    SLICE_X100Y68        LUT2 (Prop_lut2_I1_O)        0.124     1.404 f  bd_i/ZedCamAXI_0/inst/custom_code/cam_reset_INST_0_i_2/O
                         net (fo=2, routed)           0.684     2.088    bd_i/ZedCamAXI_0/inst/custom_code/cam_reset_INST_0_i_2_n_0
    SLICE_X100Y68        LUT6 (Prop_lut6_I3_O)        0.124     2.212 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count[0]_i_1/O
                         net (fo=12, routed)          0.351     2.564    bd_i/ZedCamAXI_0/inst/custom_code/sel
    SLICE_X101Y67        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    36.811 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    38.502    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.603    40.196    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y67        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[6]/C
                         clock pessimism              0.614    40.810    
                         clock uncertainty           -0.107    40.703    
    SLICE_X101Y67        FDRE (Setup_fdre_C_CE)      -0.205    40.498    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[6]
  -------------------------------------------------------------------
                         required time                         40.498    
                         arrival time                          -2.564    
  -------------------------------------------------------------------
                         slack                                 37.934    

Slack (MET) :             37.934ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_clk_wiz_0 rise@41.667ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.398ns  (logic 0.704ns (20.717%)  route 2.694ns (79.283%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 40.196 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.777    -0.835    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y68        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y68        FDRE (Prop_fdre_C_Q)         0.456    -0.379 f  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/Q
                         net (fo=3, routed)           1.658     1.280    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]
    SLICE_X100Y68        LUT2 (Prop_lut2_I1_O)        0.124     1.404 f  bd_i/ZedCamAXI_0/inst/custom_code/cam_reset_INST_0_i_2/O
                         net (fo=2, routed)           0.684     2.088    bd_i/ZedCamAXI_0/inst/custom_code/cam_reset_INST_0_i_2_n_0
    SLICE_X100Y68        LUT6 (Prop_lut6_I3_O)        0.124     2.212 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count[0]_i_1/O
                         net (fo=12, routed)          0.351     2.564    bd_i/ZedCamAXI_0/inst/custom_code/sel
    SLICE_X101Y67        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    36.811 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    38.502    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.603    40.196    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y67        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[7]/C
                         clock pessimism              0.614    40.810    
                         clock uncertainty           -0.107    40.703    
    SLICE_X101Y67        FDRE (Setup_fdre_C_CE)      -0.205    40.498    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[7]
  -------------------------------------------------------------------
                         required time                         40.498    
                         arrival time                          -2.564    
  -------------------------------------------------------------------
                         slack                                 37.934    

Slack (MET) :             38.106ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_clk_wiz_0 rise@41.667ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 0.704ns (21.672%)  route 2.544ns (78.328%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 40.194 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.638ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.777    -0.835    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y68        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y68        FDRE (Prop_fdre_C_Q)         0.456    -0.379 f  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/Q
                         net (fo=3, routed)           1.658     1.280    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]
    SLICE_X100Y68        LUT2 (Prop_lut2_I1_O)        0.124     1.404 f  bd_i/ZedCamAXI_0/inst/custom_code/cam_reset_INST_0_i_2/O
                         net (fo=2, routed)           0.684     2.088    bd_i/ZedCamAXI_0/inst/custom_code/cam_reset_INST_0_i_2_n_0
    SLICE_X100Y68        LUT6 (Prop_lut6_I3_O)        0.124     2.212 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count[0]_i_1/O
                         net (fo=12, routed)          0.202     2.414    bd_i/ZedCamAXI_0/inst/custom_code/sel
    SLICE_X101Y68        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    36.811 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    38.502    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.601    40.194    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y68        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
                         clock pessimism              0.638    40.832    
                         clock uncertainty           -0.107    40.725    
    SLICE_X101Y68        FDRE (Setup_fdre_C_CE)      -0.205    40.520    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]
  -------------------------------------------------------------------
                         required time                         40.520    
                         arrival time                          -2.414    
  -------------------------------------------------------------------
                         slack                                 38.106    

Slack (MET) :             38.106ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_clk_wiz_0 rise@41.667ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 0.704ns (21.672%)  route 2.544ns (78.328%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 40.194 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.638ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.777    -0.835    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y68        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y68        FDRE (Prop_fdre_C_Q)         0.456    -0.379 f  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/Q
                         net (fo=3, routed)           1.658     1.280    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]
    SLICE_X100Y68        LUT2 (Prop_lut2_I1_O)        0.124     1.404 f  bd_i/ZedCamAXI_0/inst/custom_code/cam_reset_INST_0_i_2/O
                         net (fo=2, routed)           0.684     2.088    bd_i/ZedCamAXI_0/inst/custom_code/cam_reset_INST_0_i_2_n_0
    SLICE_X100Y68        LUT6 (Prop_lut6_I3_O)        0.124     2.212 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count[0]_i_1/O
                         net (fo=12, routed)          0.202     2.414    bd_i/ZedCamAXI_0/inst/custom_code/sel
    SLICE_X101Y68        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    36.811 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    38.502    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.601    40.194    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y68        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[11]/C
                         clock pessimism              0.638    40.832    
                         clock uncertainty           -0.107    40.725    
    SLICE_X101Y68        FDRE (Setup_fdre_C_CE)      -0.205    40.520    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[11]
  -------------------------------------------------------------------
                         required time                         40.520    
                         arrival time                          -2.414    
  -------------------------------------------------------------------
                         slack                                 38.106    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.569    -0.610    bd_i/ZedCamAXI_0/inst/custom_code/clks/CLK
    SLICE_X66Y76         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.446 f  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[0]/Q
                         net (fo=4, routed)           0.149    -0.296    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[0]
    SLICE_X66Y76         LUT6 (Prop_lut6_I5_O)        0.045    -0.251 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[0]_i_1_n_0
    SLICE_X66Y76         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.835    -0.850    bd_i/ZedCamAXI_0/inst/custom_code/clks/CLK
    SLICE_X66Y76         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[0]/C
                         clock pessimism              0.240    -0.610    
                         clock uncertainty            0.107    -0.502    
    SLICE_X66Y76         FDRE (Hold_fdre_C_D)         0.121    -0.381    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.256ns (67.196%)  route 0.125ns (32.804%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.604    -0.575    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y67        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y67        FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]/Q
                         net (fo=4, routed)           0.125    -0.309    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]
    SLICE_X101Y67        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.194 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.194    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]_i_1_n_7
    SLICE_X101Y67        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.872    -0.813    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y67        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]/C
                         clock pessimism              0.238    -0.575    
                         clock uncertainty            0.107    -0.467    
    SLICE_X101Y67        FDRE (Hold_fdre_C_D)         0.105    -0.362    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.249ns (65.183%)  route 0.133ns (34.817%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.603    -0.576    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y68        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y68        FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[11]/Q
                         net (fo=3, routed)           0.133    -0.302    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[11]
    SLICE_X101Y68        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.194 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.194    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]_i_1_n_4
    SLICE_X101Y68        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.871    -0.814    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y68        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[11]/C
                         clock pessimism              0.238    -0.576    
                         clock uncertainty            0.107    -0.468    
    SLICE_X101Y68        FDRE (Hold_fdre_C_D)         0.105    -0.363    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.256ns (66.989%)  route 0.126ns (33.011%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.603    -0.576    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y68        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y68        FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]/Q
                         net (fo=3, routed)           0.126    -0.308    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]
    SLICE_X101Y68        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.193 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.193    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]_i_1_n_7
    SLICE_X101Y68        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.871    -0.814    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y68        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]/C
                         clock pessimism              0.238    -0.576    
                         clock uncertainty            0.107    -0.468    
    SLICE_X101Y68        FDRE (Hold_fdre_C_D)         0.105    -0.363    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.249ns (64.659%)  route 0.136ns (35.341%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.604    -0.575    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y67        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y67        FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[7]/Q
                         net (fo=3, routed)           0.136    -0.297    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[7]
    SLICE_X101Y67        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.189 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.189    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]_i_1_n_4
    SLICE_X101Y67        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.872    -0.813    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y67        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[7]/C
                         clock pessimism              0.238    -0.575    
                         clock uncertainty            0.107    -0.467    
    SLICE_X101Y67        FDRE (Hold_fdre_C_D)         0.105    -0.362    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.249ns (64.648%)  route 0.136ns (35.352%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.605    -0.574    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y66        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y66        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[3]/Q
                         net (fo=4, routed)           0.136    -0.296    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[3]
    SLICE_X101Y66        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.188 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.188    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[0]_i_2_n_4
    SLICE_X101Y66        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.873    -0.812    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y66        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[3]/C
                         clock pessimism              0.238    -0.574    
                         clock uncertainty            0.107    -0.466    
    SLICE_X101Y66        FDRE (Hold_fdre_C_D)         0.105    -0.361    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.252ns (64.968%)  route 0.136ns (35.032%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.604    -0.575    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y67        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y67        FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[6]/Q
                         net (fo=3, routed)           0.136    -0.298    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[6]
    SLICE_X101Y67        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.187 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.187    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]_i_1_n_5
    SLICE_X101Y67        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.872    -0.813    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y67        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[6]/C
                         clock pessimism              0.238    -0.575    
                         clock uncertainty            0.107    -0.467    
    SLICE_X101Y67        FDRE (Hold_fdre_C_D)         0.105    -0.362    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.252ns (64.958%)  route 0.136ns (35.042%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.605    -0.574    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y66        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y66        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[2]/Q
                         net (fo=4, routed)           0.136    -0.297    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[2]
    SLICE_X101Y66        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.186 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.186    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[0]_i_2_n_5
    SLICE_X101Y66        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.873    -0.812    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y66        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[2]/C
                         clock pessimism              0.238    -0.574    
                         clock uncertainty            0.107    -0.466    
    SLICE_X101Y66        FDRE (Hold_fdre_C_D)         0.105    -0.361    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.256ns (62.120%)  route 0.156ns (37.880%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.605    -0.574    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y66        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y66        FDRE (Prop_fdre_C_Q)         0.141    -0.433 f  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[0]/Q
                         net (fo=1, routed)           0.156    -0.276    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg_n_0_[0]
    SLICE_X101Y66        LUT1 (Prop_lut1_I0_O)        0.045    -0.231 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count[0]_i_7/O
                         net (fo=1, routed)           0.000    -0.231    bd_i/ZedCamAXI_0/inst/custom_code/init_count[0]_i_7_n_0
    SLICE_X101Y66        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.161 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.161    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[0]_i_2_n_7
    SLICE_X101Y66        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.873    -0.812    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y66        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[0]/C
                         clock pessimism              0.238    -0.574    
                         clock uncertainty            0.107    -0.466    
    SLICE_X101Y66        FDRE (Hold_fdre_C_D)         0.105    -0.361    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.292ns (70.028%)  route 0.125ns (29.972%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.604    -0.575    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y67        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y67        FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]/Q
                         net (fo=4, routed)           0.125    -0.309    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]
    SLICE_X101Y67        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.158 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.158    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]_i_1_n_6
    SLICE_X101Y67        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.872    -0.813    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X101Y67        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[5]/C
                         clock pessimism              0.238    -0.575    
                         clock uncertainty            0.107    -0.467    
    SLICE_X101Y67        FDRE (Hold_fdre_C_D)         0.105    -0.362    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.205    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      185.148ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             185.148ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out3_clk_wiz_0 rise@200.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.073ns  (logic 4.257ns (30.249%)  route 9.816ns (69.751%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 198.619 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.886    -0.726    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    DSP48_X3Y16          DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y16          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     3.283 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/P[14]
                         net (fo=54, routed)          5.660     8.942    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/addra[14]
    SLICE_X54Y47         LUT6 (Prop_lut6_I5_O)        0.124     9.066 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__1/O
                         net (fo=4, routed)           1.989    11.055    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/addra0
    SLICE_X46Y63         LUT3 (Prop_lut3_I0_O)        0.124    11.179 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__7/O
                         net (fo=1, routed)           2.168    13.347    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__7_n_0
    RAMB36_X2Y20         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   195.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   196.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.692   198.619    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y20         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.462   199.081    
                         clock uncertainty           -0.142   198.939    
    RAMB36_X2Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.496    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.496    
                         arrival time                         -13.347    
  -------------------------------------------------------------------
                         slack                                185.148    

Slack (MET) :             185.155ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out3_clk_wiz_0 rise@200.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.131ns  (logic 4.257ns (30.125%)  route 9.874ns (69.875%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 198.569 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.886    -0.726    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    DSP48_X3Y16          DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y16          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     3.283 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/P[14]
                         net (fo=54, routed)          4.976     8.258    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/addra[14]
    SLICE_X62Y43         LUT3 (Prop_lut3_I2_O)        0.124     8.382 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__12/O
                         net (fo=13, routed)          3.456    11.839    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0
    SLICE_X87Y38         LUT6 (Prop_lut6_I0_O)        0.124    11.963 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=1, routed)           1.442    13.405    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/ram_ena
    RAMB18_X5Y8          RAMB18E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   195.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   196.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.643   198.569    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/clka
    RAMB18_X5Y8          RAMB18E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.577   199.146    
                         clock uncertainty           -0.142   199.004    
    RAMB18_X5Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.561    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        198.561    
                         arrival time                         -13.405    
  -------------------------------------------------------------------
                         slack                                185.155    

Slack (MET) :             185.171ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out3_clk_wiz_0 rise@200.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.127ns  (logic 4.257ns (30.134%)  route 9.870ns (69.866%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 198.580 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.886    -0.726    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    DSP48_X3Y16          DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y16          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     3.283 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/P[14]
                         net (fo=54, routed)          4.976     8.258    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/addra[14]
    SLICE_X62Y43         LUT3 (Prop_lut3_I2_O)        0.124     8.382 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__12/O
                         net (fo=13, routed)          3.102    11.484    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/addra0
    SLICE_X87Y38         LUT6 (Prop_lut6_I2_O)        0.124    11.608 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__86/O
                         net (fo=1, routed)           1.793    13.401    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__86_n_0
    RAMB36_X4Y1          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   195.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   196.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.654   198.580    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y1          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.577   199.157    
                         clock uncertainty           -0.142   199.015    
    RAMB36_X4Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.572    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.572    
                         arrival time                         -13.401    
  -------------------------------------------------------------------
                         slack                                185.171    

Slack (MET) :             185.532ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out3_clk_wiz_0 rise@200.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.763ns  (logic 4.257ns (30.931%)  route 9.506ns (69.069%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 198.577 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.886    -0.726    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    DSP48_X3Y16          DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y16          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     3.283 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/P[14]
                         net (fo=54, routed)          4.976     8.258    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/addra[14]
    SLICE_X62Y43         LUT3 (Prop_lut3_I2_O)        0.124     8.382 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__12/O
                         net (fo=13, routed)          3.098    11.480    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/addra0
    SLICE_X87Y38         LUT6 (Prop_lut6_I5_O)        0.124    11.604 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__60/O
                         net (fo=1, routed)           1.432    13.037    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__60_n_0
    RAMB36_X4Y2          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   195.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   196.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.651   198.577    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y2          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.577   199.154    
                         clock uncertainty           -0.142   199.012    
    RAMB36_X4Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.569    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.569    
                         arrival time                         -13.037    
  -------------------------------------------------------------------
                         slack                                185.532    

Slack (MET) :             185.535ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out3_clk_wiz_0 rise@200.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.512ns  (logic 4.257ns (31.505%)  route 9.255ns (68.495%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 198.444 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.886    -0.726    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    DSP48_X3Y16          DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y16          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.283 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/P[15]
                         net (fo=54, routed)          5.136     8.419    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_noinit.ram/addra[15]
    SLICE_X53Y43         LUT3 (Prop_lut3_I1_O)        0.124     8.543 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__11/O
                         net (fo=12, routed)          2.200    10.743    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/addra0
    SLICE_X49Y59         LUT6 (Prop_lut6_I5_O)        0.124    10.867 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__47/O
                         net (fo=1, routed)           1.919    12.786    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__47_n_0
    RAMB36_X2Y18         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   195.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   196.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.518   198.444    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.462   198.906    
                         clock uncertainty           -0.142   198.764    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.321    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.321    
                         arrival time                         -12.786    
  -------------------------------------------------------------------
                         slack                                185.535    

Slack (MET) :             185.663ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out3_clk_wiz_0 rise@200.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.443ns  (logic 4.257ns (31.668%)  route 9.186ns (68.332%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.886    -0.726    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    DSP48_X3Y16          DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y16          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     3.283 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/P[14]
                         net (fo=54, routed)          5.827     9.110    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/addra[14]
    SLICE_X58Y47         LUT6 (Prop_lut6_I5_O)        0.124     9.234 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__2/O
                         net (fo=4, routed)           1.726    10.959    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    SLICE_X55Y64         LUT3 (Prop_lut3_I0_O)        0.124    11.083 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__14/O
                         net (fo=1, routed)           1.633    12.717    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__14_n_0
    RAMB36_X3Y19         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   195.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   196.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.576   198.502    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y19         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.462   198.964    
                         clock uncertainty           -0.142   198.822    
    RAMB36_X3Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.379    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.379    
                         arrival time                         -12.717    
  -------------------------------------------------------------------
                         slack                                185.663    

Slack (MET) :             185.904ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out3_clk_wiz_0 rise@200.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.144ns  (logic 4.257ns (32.386%)  route 8.887ns (67.614%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 198.445 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.886    -0.726    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    DSP48_X3Y16          DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y16          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     3.283 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/P[14]
                         net (fo=54, routed)          5.517     8.800    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/addra[14]
    SLICE_X58Y47         LUT6 (Prop_lut6_I5_O)        0.124     8.924 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__0/O
                         net (fo=4, routed)           1.683    10.608    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    SLICE_X47Y64         LUT3 (Prop_lut3_I0_O)        0.124    10.732 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__6/O
                         net (fo=1, routed)           1.687    12.418    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__6_n_0
    RAMB36_X2Y19         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   195.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   196.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.519   198.445    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.462   198.907    
                         clock uncertainty           -0.142   198.765    
    RAMB36_X2Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.322    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.322    
                         arrival time                         -12.418    
  -------------------------------------------------------------------
                         slack                                185.904    

Slack (MET) :             185.948ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out3_clk_wiz_0 rise@200.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.094ns  (logic 4.257ns (32.511%)  route 8.837ns (67.489%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 198.439 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.886    -0.726    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    DSP48_X3Y16          DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y16          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     3.283 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/P[14]
                         net (fo=54, routed)          5.827     9.110    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/addra[14]
    SLICE_X58Y47         LUT6 (Prop_lut6_I5_O)        0.124     9.234 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__2/O
                         net (fo=4, routed)           1.725    10.958    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/addra0
    SLICE_X55Y64         LUT3 (Prop_lut3_I0_O)        0.124    11.082 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__13/O
                         net (fo=1, routed)           1.285    12.368    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__13_n_0
    RAMB36_X2Y12         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   195.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   196.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.513   198.439    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.462   198.901    
                         clock uncertainty           -0.142   198.759    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.316    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.316    
                         arrival time                         -12.368    
  -------------------------------------------------------------------
                         slack                                185.948    

Slack (MET) :             186.039ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out3_clk_wiz_0 rise@200.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.127ns  (logic 4.257ns (32.429%)  route 8.870ns (67.571%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 198.563 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.886    -0.726    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    DSP48_X3Y16          DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y16          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     3.283 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/P[14]
                         net (fo=54, routed)          4.976     8.258    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/addra[14]
    SLICE_X62Y43         LUT3 (Prop_lut3_I2_O)        0.124     8.382 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__12/O
                         net (fo=13, routed)          2.604    10.987    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addra0
    SLICE_X86Y62         LUT6 (Prop_lut6_I5_O)        0.124    11.111 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__54/O
                         net (fo=1, routed)           1.290    12.401    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__54_n_0
    RAMB36_X5Y13         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   195.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   196.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.637   198.563    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y13         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.462   199.025    
                         clock uncertainty           -0.142   198.883    
    RAMB36_X5Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.440    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.440    
                         arrival time                         -12.401    
  -------------------------------------------------------------------
                         slack                                186.039    

Slack (MET) :             186.061ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out3_clk_wiz_0 rise@200.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.980ns  (logic 4.257ns (32.796%)  route 8.723ns (67.204%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 198.438 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.886    -0.726    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    DSP48_X3Y16          DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y16          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     3.283 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/P[14]
                         net (fo=54, routed)          5.660     8.942    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/addra[14]
    SLICE_X54Y47         LUT6 (Prop_lut6_I5_O)        0.124     9.066 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__1/O
                         net (fo=4, routed)           1.594    10.660    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/addra0
    SLICE_X46Y63         LUT3 (Prop_lut3_I0_O)        0.124    10.784 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__9/O
                         net (fo=1, routed)           1.470    12.254    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__9_n_0
    RAMB36_X2Y16         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   195.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   196.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.512   198.438    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.462   198.900    
                         clock uncertainty           -0.142   198.758    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.315    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.315    
                         arrival time                         -12.254    
  -------------------------------------------------------------------
                         slack                                186.061    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.246ns (70.822%)  route 0.101ns (29.178%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.609    -0.570    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X90Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y40         FDRE (Prop_fdre_C_Q)         0.148    -0.422 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[7]/Q
                         net (fo=6, routed)           0.101    -0.320    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel[7]
    SLICE_X90Y40         LUT6 (Prop_lut6_I1_O)        0.098    -0.222 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel0[8]
    SLICE_X90Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.878    -0.807    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X90Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[8]/C
                         clock pessimism              0.237    -0.570    
                         clock uncertainty            0.142    -0.428    
    SLICE_X90Y40         FDRE (Hold_fdre_C_D)         0.121    -0.307    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[8]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.609    -0.570    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X90Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[5]/Q
                         net (fo=10, routed)          0.149    -0.256    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel[5]
    SLICE_X90Y42         LUT6 (Prop_lut6_I5_O)        0.045    -0.211 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel0[5]
    SLICE_X90Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.878    -0.807    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X90Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[5]/C
                         clock pessimism              0.237    -0.570    
                         clock uncertainty            0.142    -0.428    
    SLICE_X90Y42         FDRE (Hold_fdre_C_D)         0.121    -0.307    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[5]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.180%)  route 0.157ns (45.820%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.609    -0.570    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X91Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[9]/Q
                         net (fo=7, routed)           0.157    -0.271    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel[9]
    SLICE_X91Y40         LUT4 (Prop_lut4_I3_O)        0.045    -0.226 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.226    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel0[9]
    SLICE_X91Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.878    -0.807    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X91Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[9]/C
                         clock pessimism              0.237    -0.570    
                         clock uncertainty            0.142    -0.428    
    SLICE_X91Y40         FDRE (Hold_fdre_C_D)         0.092    -0.336    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[9]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/trigger_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.492%)  route 0.182ns (49.508%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.584    -0.595    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X68Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/state_reg[0]/Q
                         net (fo=21, routed)          0.182    -0.271    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/state[0]
    SLICE_X69Y42         LUT2 (Prop_lut2_I1_O)        0.045    -0.226 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/trigger_i_2/O
                         net (fo=1, routed)           0.000    -0.226    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/trigger_i_2_n_0
    SLICE_X69Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.851    -0.834    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X69Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/trigger_reg/C
                         clock pessimism              0.252    -0.582    
                         clock uncertainty            0.142    -0.440    
    SLICE_X69Y42         FDRE (Hold_fdre_C_D)         0.091    -0.349    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/trigger_reg
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.609    -0.570    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X93Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[12]/Q
                         net (fo=2, routed)           0.120    -0.308    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/sel0[12]
    SLICE_X93Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.200 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[12]_i_1/O[3]
                         net (fo=2, routed)           0.000    -0.200    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines0[12]
    SLICE_X93Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.879    -0.806    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X93Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[12]/C
                         clock pessimism              0.236    -0.570    
                         clock uncertainty            0.142    -0.428    
    SLICE_X93Y42         FDRE (Hold_fdre_C_D)         0.102    -0.326    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[12]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.609    -0.570    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X93Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[4]/Q
                         net (fo=2, routed)           0.120    -0.308    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/sel0[4]
    SLICE_X93Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.200 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[4]_i_1/O[3]
                         net (fo=2, routed)           0.000    -0.200    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines0[4]
    SLICE_X93Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.879    -0.806    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X93Y40         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[4]/C
                         clock pessimism              0.236    -0.570    
                         clock uncertainty            0.142    -0.428    
    SLICE_X93Y40         FDRE (Hold_fdre_C_D)         0.102    -0.326    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[4]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.609    -0.570    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X93Y41         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[8]/Q
                         net (fo=2, routed)           0.120    -0.308    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/sel0[8]
    SLICE_X93Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.200 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[8]_i_1/O[3]
                         net (fo=2, routed)           0.000    -0.200    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines0[8]
    SLICE_X93Y41         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.879    -0.806    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X93Y41         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[8]/C
                         clock pessimism              0.236    -0.570    
                         clock uncertainty            0.142    -0.428    
    SLICE_X93Y41         FDRE (Hold_fdre_C_D)         0.102    -0.326    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[8]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.610    -0.569    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X93Y43         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[13]/Q
                         net (fo=2, routed)           0.116    -0.311    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/sel0[13]
    SLICE_X93Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.196 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[15]_i_3/O[0]
                         net (fo=2, routed)           0.000    -0.196    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines0[13]
    SLICE_X93Y43         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.880    -0.805    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X93Y43         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[13]/C
                         clock pessimism              0.236    -0.569    
                         clock uncertainty            0.142    -0.427    
    SLICE_X93Y43         FDRE (Hold_fdre_C_D)         0.102    -0.325    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[13]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.609    -0.570    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X93Y41         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[5]/Q
                         net (fo=2, routed)           0.116    -0.312    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/sel0[5]
    SLICE_X93Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.197 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[8]_i_1/O[0]
                         net (fo=2, routed)           0.000    -0.197    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines0[5]
    SLICE_X93Y41         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.879    -0.806    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X93Y41         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[5]/C
                         clock pessimism              0.236    -0.570    
                         clock uncertainty            0.142    -0.428    
    SLICE_X93Y41         FDRE (Hold_fdre_C_D)         0.102    -0.326    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[5]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.609    -0.570    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X93Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[9]/Q
                         net (fo=2, routed)           0.116    -0.312    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/sel0[9]
    SLICE_X93Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.197 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[12]_i_1/O[0]
                         net (fo=2, routed)           0.000    -0.197    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines0[9]
    SLICE_X93Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.879    -0.806    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X93Y42         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[9]/C
                         clock pessimism              0.236    -0.570    
                         clock uncertainty            0.142    -0.428    
    SLICE_X93Y42         FDRE (Hold_fdre_C_D)         0.102    -0.326    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[9]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.128    





