
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.105116                       # Number of seconds simulated
sim_ticks                                105115649883                       # Number of ticks simulated
final_tick                               634753367193                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 281108                       # Simulator instruction rate (inst/s)
host_op_rate                                   354784                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6672530                       # Simulator tick rate (ticks/s)
host_mem_usage                               16938216                       # Number of bytes of host memory used
host_seconds                                 15753.49                       # Real time elapsed on the host
sim_insts                                  4428439300                       # Number of instructions simulated
sim_ops                                    5589090850                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2403584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2657280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       703232                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       577408                       # Number of bytes read from this memory
system.physmem.bytes_read::total              6348288                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6784                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1869952                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1869952                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        18778                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        20760                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         5494                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         4511                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 49596                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           14609                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                14609                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        12177                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     22866091                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        15830                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     25279585                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        17048                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      6690079                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        19483                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      5493074                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                60393367                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        12177                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        15830                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        17048                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        19483                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              64538                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          17789473                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               17789473                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          17789473                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        12177                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     22866091                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        15830                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     25279585                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        17048                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      6690079                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        19483                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      5493074                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               78182840                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               252075900                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21411600                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17435851                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1918248                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8822007                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8136088                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2236154                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        86917                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    193744992                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120524770                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21411600                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10372242                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25472570                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5740777                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       9306009                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11852899                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1917393                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    232314777                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.627308                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.994968                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       206842207     89.04%     89.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2726348      1.17%     90.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2139695      0.92%     91.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2310130      0.99%     92.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1952054      0.84%     92.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1106215      0.48%     93.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          758511      0.33%     93.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1930514      0.83%     94.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12549103      5.40%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    232314777                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.084941                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.478129                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       191402902                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     11687141                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25331206                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       108846                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3784678                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3649475                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6528                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     145453517                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51671                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3784678                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       191659548                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        7896169                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2632744                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25184299                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1157327                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     145237708                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         2736                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        423910                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       569583                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        41388                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    203231225                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    676885134                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    676885134                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168450697                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34780519                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33875                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17795                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3608053                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13981763                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7850780                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       293897                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1688396                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         144726166                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33873                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137417823                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        84510                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20209458                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41333657                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1713                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    232314777                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.591516                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.296503                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    174263787     75.01%     75.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24508211     10.55%     85.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12384592      5.33%     90.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7988005      3.44%     94.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6571331      2.83%     97.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2585293      1.11%     98.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3182615      1.37%     99.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       778610      0.34%     99.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        52333      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    232314777                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         961586     75.45%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        144525     11.34%     86.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       168287     13.21%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113928893     82.91%     82.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2016252      1.47%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16080      0.01%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13651689      9.93%     94.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7804909      5.68%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137417823                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.545145                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1274398                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009274                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    508509331                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    164970196                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133604593                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138692221                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       151647                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1830163                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           76                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          703                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       141214                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          549                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3784678                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        7147212                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       284873                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    144760039                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          957                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13981763                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7850780                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17793                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        220451                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        12612                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          703                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1148118                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1066493                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2214611                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134832869                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13519937                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2584954                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21324184                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19242711                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7804247                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.534890                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133606679                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133604593                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79388270                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213689771                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.530017                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371512                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122466363                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22303688                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1942487                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    228530099                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.535887                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.388612                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    178734905     78.21%     78.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23333896     10.21%     88.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10839563      4.74%     93.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4820994      2.11%     95.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3654985      1.60%     96.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1544563      0.68%     97.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1533960      0.67%     98.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1094020      0.48%     98.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2973213      1.30%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    228530099                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122466363                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19861166                       # Number of memory references committed
system.switch_cpus0.commit.loads             12151600                       # Number of loads committed
system.switch_cpus0.commit.membars              16080                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17572811                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110207504                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2420799                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2973213                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           370326937                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          293324832                       # The number of ROB writes
system.switch_cpus0.timesIdled                2865568                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               19761123                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122466363                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.520759                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.520759                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.396706                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.396706                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       609651147                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      184099182                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138166988                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32160                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               252075900                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22636517                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18336190                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2072903                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8944157                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8522813                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2540242                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        93437                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    191246005                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             125883972                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22636517                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11063055                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             27570519                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6378480                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5056960                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           28                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         11967427                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2071698                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    228132198                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.678115                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.050476                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       200561679     87.91%     87.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2570772      1.13%     89.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2013801      0.88%     89.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4745201      2.08%     92.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1022123      0.45%     92.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1588892      0.70%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1218523      0.53%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          767841      0.34%     94.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13643366      5.98%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    228132198                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.089800                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.499389                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       189119298                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7246941                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         27458411                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        92520                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4215024                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3904751                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        44256                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     154390712                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        82218                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4215024                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       189642283                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1780763                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3993274                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         26996901                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1503949                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     154242767                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        29270                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        286564                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       554130                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       208077                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    216942600                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    719779471                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    719779471                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    175982536                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        40960005                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        38924                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21869                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4878049                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15003700                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7457497                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       137639                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1658522                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         153135371                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38900                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        143755088                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       150201                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     25734086                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     53698960                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4804                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    228132198                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.630139                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.301537                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    166168038     72.84%     72.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     26548296     11.64%     84.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12876406      5.64%     90.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8611464      3.77%     93.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7963639      3.49%     97.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2678676      1.17%     98.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2761320      1.21%     99.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       391140      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       133219      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    228132198                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         413103     59.05%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        143519     20.52%     79.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       142902     20.43%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    120733442     83.99%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2176926      1.51%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17047      0.01%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13432176      9.34%     94.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7395497      5.14%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     143755088                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.570285                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             699524                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004866                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    516492099                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    178908849                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    140057583                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     144454612                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       360175                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3421940                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1052                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          492                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       214111                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4215024                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1118265                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       100344                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    153174273                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        18723                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15003700                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7457497                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21852                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         84839                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          492                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1123318                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1179453                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2302771                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    141131392                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12966922                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2623696                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20361034                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20001693                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7394112                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.559877                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             140058375                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            140057583                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         82939723                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        229052135                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.555617                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.362100                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    103096560                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    126612301                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     26563600                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34096                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2075801                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    223917174                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.565443                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.370240                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    170758845     76.26%     76.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25016884     11.17%     87.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10920113      4.88%     92.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      6206540      2.77%     95.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4495269      2.01%     97.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1762216      0.79%     97.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1365613      0.61%     98.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       983815      0.44%     98.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2407879      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    223917174                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    103096560                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     126612301                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18825138                       # Number of memory references committed
system.switch_cpus1.commit.loads             11581755                       # Number of loads committed
system.switch_cpus1.commit.membars              17048                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18191596                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        114082382                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2577597                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2407879                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           374685196                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          310567011                       # The number of ROB writes
system.switch_cpus1.timesIdled                3093975                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               23943702                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          103096560                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            126612301                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    103096560                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.445047                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.445047                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.408990                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.408990                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       635670889                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      195025104                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      142568837                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34096                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               252075900                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        22694819                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     18400121                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2091448                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9293770                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8595580                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2463549                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        98653                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    196637336                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             126527158                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           22694819                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11059129                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             27856467                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6381025                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3843500                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12152590                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      2089514                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    232599934                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.668317                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.028861                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       204743467     88.02%     88.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1940919      0.83%     88.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3523891      1.52%     90.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3263857      1.40%     91.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2071987      0.89%     92.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1702151      0.73%     93.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          975173      0.42%     93.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1007341      0.43%     94.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13371148      5.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    232599934                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.090032                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.501941                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       194631300                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5867569                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         27789842                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        48810                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4262408                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3939322                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          223                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     155348292                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1288                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4262408                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       195128978                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1283727                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3438731                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27310658                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1175427                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     155216002                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents        198207                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       504772                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    220134705                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    723021067                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    723021067                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    181170196                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        38964504                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        35677                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17838                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4330622                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14667683                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7579660                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        85887                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1679643                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         154204326                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35676                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        145587793                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       122761                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     23303326                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     49106246                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    232599934                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.625915                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.299127                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    169828350     73.01%     73.01% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     26566226     11.42%     84.43% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     14288792      6.14%     90.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7247062      3.12%     93.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8638094      3.71%     97.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2800634      1.20%     98.61% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2618046      1.13%     99.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       462865      0.20%     99.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       149865      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    232599934                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         438835     59.49%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        153380     20.79%     80.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       145470     19.72%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    122433969     84.10%     84.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2087382      1.43%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17839      0.01%     85.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13493363      9.27%     94.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7555240      5.19%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     145587793                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.577555                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             737685                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005067                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    524635966                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    177543552                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    142442168                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     146325478                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       281973                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2857240                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          224                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        97800                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4262408                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         870819                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       120726                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    154240002                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         8942                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14667683                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7579660                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17838                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        104602                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          224                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1115492                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1166345                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2281837                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    143491256                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13018448                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2096537                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20573524                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20256200                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7555076                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.569238                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             142442204                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            142442168                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         82196767                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        229001448                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.565077                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.358936                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    105513173                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    129917385                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     24322937                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        35676                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2117982                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    228337526                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.568971                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.368723                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    173628405     76.04%     76.04% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     25184959     11.03%     87.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     13062630      5.72%     92.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4196094      1.84%     94.63% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      5769092      2.53%     97.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1933454      0.85%     98.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1119277      0.49%     98.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       989336      0.43%     98.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2454279      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    228337526                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    105513173                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     129917385                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19292303                       # Number of memory references committed
system.switch_cpus2.commit.loads             11810443                       # Number of loads committed
system.switch_cpus2.commit.membars              17838                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18752142                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        117045551                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2679497                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2454279                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           380123569                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          312743081                       # The number of ROB writes
system.switch_cpus2.timesIdled                3050492                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               19475966                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          105513173                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            129917385                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    105513173                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.389047                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.389047                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.418577                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.418577                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       645366285                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      199333509                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      143326924                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         35676                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               252075900                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        22482887                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     18450531                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2102830                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9433104                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         8845678                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2243247                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        98438                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    201518396                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             123314402                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           22482887                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     11088925                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             26592523                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5833451                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       6574702                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12190086                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      2093422                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    238398060                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.634704                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.995657                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       211805537     88.85%     88.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1980227      0.83%     89.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         3584499      1.50%     91.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2119692      0.89%     92.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         1738115      0.73%     92.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1553239      0.65%     93.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          857628      0.36%     93.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2133388      0.89%     94.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        12625735      5.30%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    238398060                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.089191                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.489196                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       199860718                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      8245729                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         26513664                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        65784                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3712162                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3693981                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          277                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     151243499                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1609                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3712162                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       200157909                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         692677                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      6647024                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         26265083                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       923202                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     151193402                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents        100799                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       532772                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    213007362                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    701671622                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    701671622                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    180929218                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        32078115                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        35994                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        18021                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          2672615                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     14063459                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7566028                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        73596                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1711655                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         150041546                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        35993                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        143057548                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        66908                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     17786878                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     36780097                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           49                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    238398060                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.600078                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.287571                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    178831419     75.01%     75.01% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     23701528      9.94%     84.96% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12404651      5.20%     90.16% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8740799      3.67%     93.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8746897      3.67%     97.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3130299      1.31%     98.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2387987      1.00%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       278524      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       175956      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    238398060                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          52416     13.69%     13.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        170741     44.60%     58.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       159649     41.70%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    120714402     84.38%     84.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1956654      1.37%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17973      0.01%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12821782      8.96%     94.72% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7546737      5.28%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     143057548                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.567518                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             382806                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002676                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    524962866                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    167864665                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    140616382                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     143440354                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       290771                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2307065                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          248                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        90216                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3712162                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         484774                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        56723                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    150077539                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        16149                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     14063459                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7566028                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        18021                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         46844                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          248                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1210300                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1100760                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2311060                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    141426198                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12724131                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1631346                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            20270863                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        20041676                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7546732                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.561046                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             140616446                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            140616382                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         82295217                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        224144479                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.557834                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.367153                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    105196777                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    129669625                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     20408127                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        35944                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2120574                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    234685898                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.552524                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.404077                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    181747896     77.44%     77.44% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     25823665     11.00%     88.45% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9905484      4.22%     92.67% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      5214845      2.22%     94.89% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4429400      1.89%     96.78% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2100234      0.89%     97.67% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       993560      0.42%     98.09% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1556185      0.66%     98.76% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2914629      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    234685898                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    105196777                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     129669625                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              19232206                       # Number of memory references committed
system.switch_cpus3.commit.loads             11756394                       # Number of loads committed
system.switch_cpus3.commit.membars              17972                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18813761                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        116735907                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2681888                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2914629                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           381849021                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          303867684                       # The number of ROB writes
system.switch_cpus3.timesIdled                2974838                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               13677840                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          105196777                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            129669625                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    105196777                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.396232                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.396232                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.417322                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.417322                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       635908255                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      196424080                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      140021130                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         35944                       # number of misc regfile writes
system.l20.replacements                         18788                       # number of replacements
system.l20.tagsinuse                             8192                       # Cycle average of tags in use
system.l20.total_refs                          692862                       # Total number of references to valid blocks.
system.l20.sampled_refs                         26980                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.680578                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            7.465174                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     3.543372                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5449.106060                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          2731.885394                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.000911                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000433                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.665174                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.333482                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        78222                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  78222                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           18868                       # number of Writeback hits
system.l20.Writeback_hits::total                18868                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        78222                       # number of demand (read+write) hits
system.l20.demand_hits::total                   78222                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        78222                       # number of overall hits
system.l20.overall_hits::total                  78222                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        18778                       # number of ReadReq misses
system.l20.ReadReq_misses::total                18788                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        18778                       # number of demand (read+write) misses
system.l20.demand_misses::total                 18788                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        18778                       # number of overall misses
system.l20.overall_misses::total                18788                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2327099                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   5274247960                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     5276575059                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2327099                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   5274247960                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      5276575059                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2327099                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   5274247960                       # number of overall miss cycles
system.l20.overall_miss_latency::total     5276575059                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        97000                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              97010                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        18868                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            18868                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        97000                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               97010                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        97000                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              97010                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.193588                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.193671                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.193588                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.193671                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.193588                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.193671                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 232709.900000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 280873.786346                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 280848.150894                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 232709.900000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 280873.786346                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 280848.150894                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 232709.900000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 280873.786346                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 280848.150894                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4292                       # number of writebacks
system.l20.writebacks::total                     4292                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        18778                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           18788                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        18778                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            18788                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        18778                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           18788                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1689099                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   4074891646                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   4076580745                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1689099                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   4074891646                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   4076580745                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1689099                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   4074891646                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   4076580745                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.193588                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.193671                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.193588                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.193671                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.193588                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.193671                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 168909.900000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 217003.495899                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 216977.897860                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 168909.900000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 217003.495899                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 216977.897860                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 168909.900000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 217003.495899                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 216977.897860                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         20775                       # number of replacements
system.l21.tagsinuse                             8192                       # Cycle average of tags in use
system.l21.total_refs                          741521                       # Total number of references to valid blocks.
system.l21.sampled_refs                         28967                       # Sample count of references to valid blocks.
system.l21.avg_refs                         25.598819                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          206.983210                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     6.968727                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3511.107319                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          4466.940744                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.025267                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000851                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.428602                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.545281                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        54949                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  54949                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           20461                       # number of Writeback hits
system.l21.Writeback_hits::total                20461                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        54949                       # number of demand (read+write) hits
system.l21.demand_hits::total                   54949                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        54949                       # number of overall hits
system.l21.overall_hits::total                  54949                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        20760                       # number of ReadReq misses
system.l21.ReadReq_misses::total                20773                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        20760                       # number of demand (read+write) misses
system.l21.demand_misses::total                 20773                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        20760                       # number of overall misses
system.l21.overall_misses::total                20773                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3134752                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   6025778156                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     6028912908                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3134752                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   6025778156                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      6028912908                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3134752                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   6025778156                       # number of overall miss cycles
system.l21.overall_miss_latency::total     6028912908                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        75709                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              75722                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        20461                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            20461                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        75709                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               75722                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        75709                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              75722                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.274208                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.274332                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.274208                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.274332                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.274208                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.274332                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 241134.769231                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 290259.063391                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 290228.320801                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 241134.769231                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 290259.063391                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 290228.320801                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 241134.769231                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 290259.063391                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 290228.320801                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3708                       # number of writebacks
system.l21.writebacks::total                     3708                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        20760                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           20773                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        20760                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            20773                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        20760                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           20773                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2298602                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   4696031260                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   4698329862                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2298602                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   4696031260                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   4698329862                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2298602                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   4696031260                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   4698329862                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.274208                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.274332                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.274208                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.274332                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.274208                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.274332                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 176815.538462                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 226205.744701                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 226174.835700                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 176815.538462                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 226205.744701                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 226174.835700                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 176815.538462                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 226205.744701                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 226174.835700                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          5509                       # number of replacements
system.l22.tagsinuse                             8192                       # Cycle average of tags in use
system.l22.total_refs                          360955                       # Total number of references to valid blocks.
system.l22.sampled_refs                         13701                       # Sample count of references to valid blocks.
system.l22.avg_refs                         26.345157                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          260.343203                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    10.790344                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2630.080614                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          5290.785838                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.031780                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001317                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.321055                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.645848                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        35690                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  35690                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           10746                       # number of Writeback hits
system.l22.Writeback_hits::total                10746                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        35690                       # number of demand (read+write) hits
system.l22.demand_hits::total                   35690                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        35690                       # number of overall hits
system.l22.overall_hits::total                  35690                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         5494                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 5508                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         5494                       # number of demand (read+write) misses
system.l22.demand_misses::total                  5508                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         5494                       # number of overall misses
system.l22.overall_misses::total                 5508                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3114936                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1498796630                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1501911566                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3114936                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1498796630                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1501911566                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3114936                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1498796630                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1501911566                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        41184                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              41198                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        10746                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            10746                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        41184                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               41198                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        41184                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              41198                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.133401                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.133696                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.133401                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.133696                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.133401                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.133696                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 222495.428571                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 272806.084820                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 272678.207335                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 222495.428571                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 272806.084820                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 272678.207335                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 222495.428571                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 272806.084820                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 272678.207335                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3663                       # number of writebacks
system.l22.writebacks::total                     3663                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         5494                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            5508                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         5494                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             5508                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         5494                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            5508                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2221349                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1147832162                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1150053511                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2221349                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1147832162                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1150053511                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2221349                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1147832162                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1150053511                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.133401                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.133696                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.133401                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.133696                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.133401                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.133696                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 158667.785714                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 208924.674554                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 208796.933733                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 158667.785714                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 208924.674554                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 208796.933733                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 158667.785714                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 208924.674554                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 208796.933733                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          4527                       # number of replacements
system.l23.tagsinuse                             8192                       # Cycle average of tags in use
system.l23.total_refs                          313676                       # Total number of references to valid blocks.
system.l23.sampled_refs                         12719                       # Sample count of references to valid blocks.
system.l23.avg_refs                         24.662002                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          380.078519                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    14.305945                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2202.385518                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          5595.230018                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.046396                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.001746                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.268846                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.683011                       # Average percentage of cache occupancy
system.l23.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        29963                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  29963                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            9634                       # number of Writeback hits
system.l23.Writeback_hits::total                 9634                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        29963                       # number of demand (read+write) hits
system.l23.demand_hits::total                   29963                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        29963                       # number of overall hits
system.l23.overall_hits::total                  29963                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         4511                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 4527                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         4511                       # number of demand (read+write) misses
system.l23.demand_misses::total                  4527                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         4511                       # number of overall misses
system.l23.overall_misses::total                 4527                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      4131941                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   1212816190                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     1216948131                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      4131941                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   1212816190                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      1216948131                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      4131941                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   1212816190                       # number of overall miss cycles
system.l23.overall_miss_latency::total     1216948131                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           16                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        34474                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              34490                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         9634                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             9634                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           16                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        34474                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               34490                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           16                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        34474                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              34490                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.130852                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.131255                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.130852                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.131255                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.130852                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.131255                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 258246.312500                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 268857.501663                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 268819.998012                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 258246.312500                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 268857.501663                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 268819.998012                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 258246.312500                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 268857.501663                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 268819.998012                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                2946                       # number of writebacks
system.l23.writebacks::total                     2946                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           16                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         4511                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            4527                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           16                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         4511                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             4527                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           16                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         4511                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            4527                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      3109454                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    924702462                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    927811916                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      3109454                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    924702462                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    927811916                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      3109454                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    924702462                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    927811916                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.130852                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.131255                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.130852                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.131255                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.130852                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.131255                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 194340.875000                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 204988.353358                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 204950.721449                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 194340.875000                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 204988.353358                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 204950.721449                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 194340.875000                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 204988.353358                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 204950.721449                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               546.960881                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011860538                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   547                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1849836.449726                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.960881                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          537                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015963                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860577                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.876540                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11852888                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11852888                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11852888                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11852888                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11852888                       # number of overall hits
system.cpu0.icache.overall_hits::total       11852888                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2690500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2690500                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2690500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2690500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2690500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2690500                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11852899                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11852899                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11852899                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11852899                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11852899                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11852899                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 244590.909091                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 244590.909091                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 244590.909091                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 244590.909091                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 244590.909091                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 244590.909091                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2410099                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2410099                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2410099                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2410099                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2410099                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2410099                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 241009.900000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 241009.900000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 241009.900000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 241009.900000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 241009.900000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 241009.900000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 97000                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               190999235                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 97256                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1963.881252                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.589148                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.410852                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916364                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083636                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10414121                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10414121                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7677232                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7677232                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17309                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17309                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16080                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16080                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18091353                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18091353                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18091353                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18091353                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       401721                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       401721                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           80                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           80                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       401801                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        401801                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       401801                       # number of overall misses
system.cpu0.dcache.overall_misses::total       401801                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  45610459727                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  45610459727                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     12194316                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     12194316                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  45622654043                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  45622654043                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  45622654043                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  45622654043                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10815842                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10815842                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17309                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17309                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     18493154                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     18493154                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     18493154                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     18493154                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.037142                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.037142                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000010                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000010                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021727                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021727                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021727                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021727                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 113537.653563                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 113537.653563                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 152428.950000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 152428.950000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 113545.396958                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 113545.396958                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 113545.396958                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 113545.396958                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        18868                       # number of writebacks
system.cpu0.dcache.writebacks::total            18868                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       304721                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       304721                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           80                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           80                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       304801                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       304801                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       304801                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       304801                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        97000                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        97000                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        97000                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        97000                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        97000                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        97000                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  10621322154                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  10621322154                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  10621322154                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  10621322154                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  10621322154                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  10621322154                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008968                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008968                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005245                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005245                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005245                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005245                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 109498.166536                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 109498.166536                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 109498.166536                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 109498.166536                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 109498.166536                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 109498.166536                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               490.997007                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1017137562                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2071563.262729                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997007                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          478                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.766026                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.786854                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11967413                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11967413                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11967413                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11967413                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11967413                       # number of overall hits
system.cpu1.icache.overall_hits::total       11967413                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.cpu1.icache.overall_misses::total           14                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3633653                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3633653                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3633653                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3633653                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3633653                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3633653                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11967427                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11967427                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11967427                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11967427                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11967427                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11967427                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 259546.642857                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 259546.642857                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 259546.642857                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 259546.642857                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 259546.642857                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 259546.642857                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3242652                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3242652                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3242652                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3242652                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3242652                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3242652                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 249434.769231                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 249434.769231                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 249434.769231                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 249434.769231                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 249434.769231                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 249434.769231                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 75708                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               180783162                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 75964                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2379.853115                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.261742                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.738258                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.903366                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.096634                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9713418                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9713418                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7209288                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7209288                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        21539                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        21539                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17048                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17048                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16922706                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16922706                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16922706                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16922706                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       185121                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       185121                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       185121                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        185121                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       185121                       # number of overall misses
system.cpu1.dcache.overall_misses::total       185121                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  25668815304                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  25668815304                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  25668815304                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  25668815304                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  25668815304                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  25668815304                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9898539                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9898539                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7209288                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7209288                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        21539                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        21539                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17048                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17048                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17107827                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17107827                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17107827                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17107827                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.018702                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018702                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010821                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010821                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010821                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010821                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 138659.662080                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 138659.662080                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 138659.662080                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 138659.662080                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 138659.662080                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 138659.662080                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        20461                       # number of writebacks
system.cpu1.dcache.writebacks::total            20461                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       109412                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       109412                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       109412                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       109412                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       109412                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       109412                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        75709                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        75709                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        75709                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        75709                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        75709                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        75709                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   9809114883                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   9809114883                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   9809114883                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   9809114883                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   9809114883                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   9809114883                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007649                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007649                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004425                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004425                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004425                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004425                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 129563.392503                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 129563.392503                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 129563.392503                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 129563.392503                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 129563.392503                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 129563.392503                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.996874                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1015200427                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2192657.509719                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.996874                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022431                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12152575                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12152575                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12152575                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12152575                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12152575                       # number of overall hits
system.cpu2.icache.overall_hits::total       12152575                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.cpu2.icache.overall_misses::total           15                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3570484                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3570484                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3570484                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3570484                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3570484                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3570484                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12152590                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12152590                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12152590                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12152590                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12152590                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12152590                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 238032.266667                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 238032.266667                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 238032.266667                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 238032.266667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 238032.266667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 238032.266667                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3231136                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3231136                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3231136                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3231136                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3231136                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3231136                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 230795.428571                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 230795.428571                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 230795.428571                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 230795.428571                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 230795.428571                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 230795.428571                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 41184                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               169454204                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 41440                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4089.145849                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.018426                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.981574                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.910228                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.089772                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9782566                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9782566                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7447972                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7447972                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17838                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17838                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17838                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17838                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17230538                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17230538                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17230538                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17230538                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       123949                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       123949                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       123949                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        123949                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       123949                       # number of overall misses
system.cpu2.dcache.overall_misses::total       123949                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  15012298797                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  15012298797                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  15012298797                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  15012298797                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  15012298797                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  15012298797                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9906515                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9906515                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7447972                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7447972                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17838                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17838                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17838                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17838                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17354487                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17354487                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17354487                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17354487                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.012512                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012512                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007142                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007142                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007142                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007142                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 121116.739925                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 121116.739925                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 121116.739925                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 121116.739925                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 121116.739925                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 121116.739925                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10746                       # number of writebacks
system.cpu2.dcache.writebacks::total            10746                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        82765                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        82765                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        82765                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        82765                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        82765                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        82765                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        41184                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        41184                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        41184                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        41184                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        41184                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        41184                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3867155098                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3867155098                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3867155098                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3867155098                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3867155098                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3867155098                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004157                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004157                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002373                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002373                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002373                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002373                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 93899.453623                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 93899.453623                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 93899.453623                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 93899.453623                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 93899.453623                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 93899.453623                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               461.051263                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1018627783                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2204822.041126                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    15.051263                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.024121                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.714744                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.738864                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12190070                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12190070                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12190070                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12190070                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12190070                       # number of overall hits
system.cpu3.icache.overall_hits::total       12190070                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.cpu3.icache.overall_misses::total           16                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      4432741                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4432741                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      4432741                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4432741                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      4432741                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4432741                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12190086                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12190086                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12190086                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12190086                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12190086                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12190086                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 277046.312500                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 277046.312500                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 277046.312500                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 277046.312500                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 277046.312500                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 277046.312500                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           16                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           16                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           16                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      4264741                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      4264741                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      4264741                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      4264741                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      4264741                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      4264741                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 266546.312500                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 266546.312500                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 266546.312500                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 266546.312500                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 266546.312500                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 266546.312500                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 34474                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               164187566                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 34730                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4727.542931                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   231.468024                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    24.531976                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.904172                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.095828                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9482376                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9482376                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7439867                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7439867                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        18004                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        18004                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17972                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17972                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     16922243                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16922243                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     16922243                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16922243                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        88722                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        88722                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        88722                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         88722                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        88722                       # number of overall misses
system.cpu3.dcache.overall_misses::total        88722                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   8864630385                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   8864630385                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   8864630385                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   8864630385                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   8864630385                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   8864630385                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9571098                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9571098                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7439867                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7439867                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        18004                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        18004                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17972                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17972                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     17010965                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     17010965                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     17010965                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     17010965                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009270                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009270                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005216                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005216                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005216                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005216                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 99914.681646                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 99914.681646                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 99914.681646                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 99914.681646                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 99914.681646                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 99914.681646                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         9634                       # number of writebacks
system.cpu3.dcache.writebacks::total             9634                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        54248                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        54248                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        54248                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        54248                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        54248                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        54248                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        34474                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        34474                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        34474                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        34474                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        34474                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        34474                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   3203987821                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   3203987821                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   3203987821                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   3203987821                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   3203987821                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   3203987821                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003602                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003602                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002027                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002027                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002027                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002027                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 92939.253379                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 92939.253379                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 92939.253379                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 92939.253379                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 92939.253379                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 92939.253379                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
