Search.setIndex({"alltitles":{"Logisim\u6559\u7a0b":[[2,"logisim"]],"TODO":[[1,null]],"Vivado \u6559\u7a0b":[[3,"vivado"]],"\u4e0d\u540c\u89c6\u89d2\u4e0b\u7684\u5f02\u6216\u95e8":[[2,"id14"]],"\u52a0\u6cd5\u5668 Adder":[[2,"adder"]],"\u5316\u7b80\u5f02\u6216\u95e8":[[2,"id13"]],"\u53d6\u53cd\u64cd\u4f5c":[[2,"id15"]],"\u5947\u5076\u6821\u9a8c Parity Check":[[2,"parity-check"]],"\u5b89\u88c5 Vivado":[[3,"id1"]],"\u5b9e\u9a8c\u4e00 \u5f02\u6216\u95e8":[[2,null]],"\u5b9e\u9a8c\u4e8c Verilog\u8bbe\u8ba1\u4e0e\u4eff\u771f":[[3,null]],"\u5b9e\u9a8c\u5f00\u53d1\u4efb\u52a1":[[1,"id1"]],"\u642d\u5efa Logisim \u73af\u5883":[[2,"id2"]],"\u642d\u5efa\u4f60\u7684\u7b2c\u4e00\u4e2a\u7535\u8def":[[2,"id7"]],"\u6570\u503c\u6bd4\u8f83 Comparator":[[2,"comparator"]],"\u6df1\u5733\u7406\u5de5\u5927\u5b66 \u6570\u5b57\u903b\u8f91\u57fa\u7840\u4e0eVerilog\u8bbe\u8ba1 \u5b9e\u9a8c\u8bfe\u7a0b":[[0,null]],"\u719f\u6089 Logisim \u754c\u9762":[[2,"id6"]],"\u7535\u8def1":[[2,"id9"]],"\u7535\u8def2":[[2,"id10"]],"\u7535\u8def3":[[2,"id11"]],"\u7535\u8def4":[[2,"id12"]],"\u7535\u8def\u5316\u7b80":[[2,"id8"]],"\u8bb8\u53ef\u534f\u8bae":[[0,"id2"]],"\u8bfe\u7a0b\u4ecb\u7ecd":[[0,"id1"]]},"docnames":["index","labs/TODO","labs/lab1","labs/lab2"],"envversion":{"sphinx":65,"sphinx.domains.c":3,"sphinx.domains.changeset":1,"sphinx.domains.citation":1,"sphinx.domains.cpp":9,"sphinx.domains.index":1,"sphinx.domains.javascript":3,"sphinx.domains.math":2,"sphinx.domains.python":4,"sphinx.domains.rst":2,"sphinx.domains.std":2},"filenames":["index.rst","labs\\TODO.rst","labs\\lab1.rst","labs\\lab2.rst"],"indexentries":{},"objects":{},"objnames":{},"objtypes":{},"terms":{"10":2,"100":3,"10000":2,"100mb":3,"12":2,"1866":0,"1984":2,"20":3,"2015":3,"2018":3,"2022":3,"20gb":3,"3_1207_2324":[],"40700":2,"60617":2,"91":2,"94042":0,"ab":2,"ansi":2,"box":0,"button":2,"ca":0,"carri":2,"com":[],"common":0,"creativ":0,"descript":3,"din":2,"dip":2,"download":[],"evolut":2,"exclus":2,"fig":2,"filenam":[],"form":[],"fpga":3,"gate":2,"gb":3,"github":[],"googl":[],"gpl":2,"gz":[],"hardwar":3,"hdl":3,"help":2,"html":[],"https":[],"iec":2,"ieee":2,"input":2,"issu":[],"iverilog":3,"java":2,"java17":2,"java5":2,"languag":3,"led":2,"linux":2,"logisim":3,"loongarch32r":2,"maco":2,"member":[],"modelsim":3,"mountain":0,"or":2,"output":2,"pin":2,"po":0,"project":2,"rd":2,"risc":2,"rs1":2,"rtfm":[0,2],"rtfsc":0,"scp":3,"std":2,"stfw":[0,2],"sum":2,"switch":2,"tar":[],"tutori":2,"ui":2,"usa":0,"ustc":2,"vcs":3,"veril":3,"view":0,"webpack":3,"window":2,"wire":2,"www":[],"xef":[],"xilinx":3,"xilinx_vivado_sdk_2018":[],"xl":3,"xor":2,"xori":2,"xsim":3},"titles":["\u6df1\u5733\u7406\u5de5\u5927\u5b66 \u6570\u5b57\u903b\u8f91\u57fa\u7840\u4e0eVerilog\u8bbe\u8ba1 \u5b9e\u9a8c\u8bfe\u7a0b","TODO","\u5b9e\u9a8c\u4e00 \u5f02\u6216\u95e8","\u5b9e\u9a8c\u4e8c Verilog\u8bbe\u8ba1\u4e0e\u4eff\u771f"],"titleterms":{"adder":2,"check":2,"compar":2,"logisim":2,"pariti":2,"todo":1,"verilog":[0,3],"vivado":3}})