m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/timer
vdecoder_2bit
Z0 !s110 1532230751
!i10b 1
!s100 BhKZPbRQ0YPPe`3L7Oz;62
IHULTf5z2;aQ8@L`L>[1NP1
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dC:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/timer_moore
w1532178220
8C:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/timer_moore/work/decoder_2bit.v
FC:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/timer_moore/work/decoder_2bit.v
L0 3
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1532230751.000000
!s107 C:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/timer_moore/work/decoder_2bit.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/timer_moore/work/decoder_2bit.v|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
vtb_timer_moore
R0
!i10b 1
!s100 HUWUT8BNS:Jla1UQUW8JV3
IeNXD=HmZQ86LAM9]doXoB3
R1
R2
w1532228332
8C:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/timer_moore/work/tb_timer_moore.v
FC:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/timer_moore/work/tb_timer_moore.v
L0 2
R3
r1
!s85 0
31
R4
!s107 C:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/timer_moore/work/tb_timer_moore.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/timer_moore/work/tb_timer_moore.v|
!i113 1
R5
R6
vtimer_moore
!s110 1532230752
!i10b 1
!s100 OFZO854P_BbaZ>O5J2[RR3
If=Bm@k8H7;3cOGk;GL:0f3
R1
R2
w1532230744
8C:\Users\kingjy79\Documents\rlawhdduq1\Verilog\project\timer_moore\work\timer_moore.v
FC:\Users\kingjy79\Documents\rlawhdduq1\Verilog\project\timer_moore\work\timer_moore.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:\Users\kingjy79\Documents\rlawhdduq1\Verilog\project\timer_moore\work\timer_moore.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:\Users\kingjy79\Documents\rlawhdduq1\Verilog\project\timer_moore\work\timer_moore.v|
!i113 1
R5
R6
