
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.014405                       # Number of seconds simulated
sim_ticks                                1014405051000                       # Number of ticks simulated
final_tick                               1014405051000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 913038                       # Simulator instruction rate (inst/s)
host_op_rate                                  1480610                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1837355126                       # Simulator tick rate (ticks/s)
host_mem_usage                                 679564                       # Number of bytes of host memory used
host_seconds                                   552.10                       # Real time elapsed on the host
sim_insts                                   504088750                       # Number of instructions simulated
sim_ops                                     817446049                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1014405051000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         7442752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            7465344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      4385088                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4385088                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              353                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           116293                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              116646                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         68517                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              68517                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              22271                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            7337061                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               7359332                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         22271                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            22271                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         4322818                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              4322818                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         4322818                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             22271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           7337061                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             11682150                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 1014405051000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1014405051000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   238245975                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    64374644                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          5921                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           999                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1014405051000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1014405051000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   677335179                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            36                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1014405051000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       2028810102                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   504088750                       # Number of instructions committed
system.cpu.committedOps                     817446049                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             812629932                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1935                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     9452832                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     46565886                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    812629932                       # number of integer instructions
system.cpu.num_fp_insts                          1935                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          1822855467                       # number of times the integer registers were read
system.cpu.num_int_register_writes          705741271                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3763                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1476                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            297557700                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           279904573                       # number of times the CC registers were written
system.cpu.num_mem_refs                     302620616                       # number of memory refs
system.cpu.num_load_insts                   238245972                       # Number of load instructions
system.cpu.num_store_insts                   64374644                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2028810102                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          60772142                       # Number of branches fetched
system.cpu.op_class::No_OpClass               1362107      0.17%      0.17% # Class of executed instruction
system.cpu.op_class::IntAlu                 505014316     61.78%     61.95% # Class of executed instruction
system.cpu.op_class::IntMult                        4      0.00%     61.95% # Class of executed instruction
system.cpu.op_class::IntDiv                   8448046      1.03%     62.98% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::MemRead                238245920     29.15%     92.12% # Class of executed instruction
system.cpu.op_class::MemWrite                64374233      7.88%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  52      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                411      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  817446049                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1014405051000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.131788                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           302620619                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            595616                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            508.080070                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.131788                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999152                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999152                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          470                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          525                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         605836854                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        605836854                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1014405051000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    237714913                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       237714913                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     64262365                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       64262365                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     301977278                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        301977278                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    301977278                       # number of overall hits
system.cpu.dcache.overall_hits::total       301977278                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       531062                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        531062                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       112279                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       112279                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       643341                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         643341                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       643341                       # number of overall misses
system.cpu.dcache.overall_misses::total        643341                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  31366632000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  31366632000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   3668879000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3668879000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  35035511000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  35035511000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  35035511000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  35035511000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    238245975                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    238245975                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     64374644                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     64374644                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    302620619                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    302620619                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    302620619                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    302620619                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002229                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002229                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.001744                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001744                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.002126                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002126                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.002126                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002126                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 59063.973698                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 59063.973698                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 32676.448846                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 32676.448846                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 54458.694534                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 54458.694534                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 54458.694534                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 54458.694534                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       588185                       # number of writebacks
system.cpu.dcache.writebacks::total            588185                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       531062                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       531062                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       112279                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       112279                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       643341                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       643341                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       643341                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       643341                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  30835570000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  30835570000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   3556600000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3556600000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  34392170000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  34392170000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  34392170000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  34392170000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.002229                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002229                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.001744                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001744                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.002126                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002126                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.002126                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002126                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 58063.973698                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 58063.973698                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 31676.448846                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 31676.448846                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 53458.694534                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 53458.694534                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 53458.694534                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 53458.694534                       # average overall mshr miss latency
system.cpu.dcache.replacements                 594592                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1014405051000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1014405051000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1014405051000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           279.494424                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           677335179                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               353                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1918796.541076                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   279.494424                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.545888                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.545888                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          308                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          270                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.601562                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1354670711                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1354670711                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1014405051000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    677334826                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       677334826                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     677334826                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        677334826                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    677334826                       # number of overall hits
system.cpu.icache.overall_hits::total       677334826                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          353                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           353                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          353                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            353                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          353                       # number of overall misses
system.cpu.icache.overall_misses::total           353                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     57439000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     57439000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     57439000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     57439000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     57439000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     57439000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677335179                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677335179                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677335179                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677335179                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677335179                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677335179                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 162716.713881                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 162716.713881                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 162716.713881                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 162716.713881                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 162716.713881                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 162716.713881                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           45                       # number of writebacks
system.cpu.icache.writebacks::total                45                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          353                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          353                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          353                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          353                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          353                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          353                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     57086000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     57086000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     57086000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     57086000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     57086000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     57086000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 161716.713881                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 161716.713881                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 161716.713881                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 161716.713881                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 161716.713881                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 161716.713881                       # average overall mshr miss latency
system.cpu.icache.replacements                     45                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1014405051000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1014405051000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1014405051000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31738.870590                       # Cycle average of tags in use
system.l2.tags.total_refs                     1238331                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    167732                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.382795                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.952547                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         18.846035                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      31719.072008                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000029                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000575                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.967989                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.968593                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        32694                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  10074380                       # Number of tag accesses
system.l2.tags.data_accesses                 10074380                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1014405051000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       588185                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           588185                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           45                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               45                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data             47725                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                47725                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data               1869                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1869                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data         426387                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            426387                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                428256                       # number of demand (read+write) hits
system.l2.demand_hits::total                   428256                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data               428256                       # number of overall hits
system.l2.overall_hits::total                  428256                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            62685                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               62685                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           353                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              353                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       104675                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          104675                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 353                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              167360                       # number of demand (read+write) misses
system.l2.demand_misses::total                 167713                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                353                       # number of overall misses
system.l2.overall_misses::cpu.data             167360                       # number of overall misses
system.l2.overall_misses::total                167713                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data   2867443500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2867443500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     56555000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     56555000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  25561913000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  25561913000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      56555000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   28429356500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      28485911500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     56555000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  28429356500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     28485911500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       588185                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       588185                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           45                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           45                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data         47725                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            47725                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          64554                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             64554                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          353                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            353                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       531062                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        531062                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               353                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            595616                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               595969                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              353                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           595616                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              595969                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.971047                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.971047                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.197105                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.197105                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.280986                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.281412                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.280986                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.281412                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 45743.694664                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 45743.694664                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 160212.464589                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 160212.464589                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 244202.655840                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 244202.655840                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 160212.464589                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 169869.481955                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 169849.155999                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 160212.464589                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 169869.481955                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 169849.155999                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               134553                       # number of writebacks
system.l2.writebacks::total                    134553                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data        62685                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          62685                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          353                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          353                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       104675                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       104675                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            353                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         167360                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            167713                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           353                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        167360                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           167713                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data   2240593500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2240593500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     53025000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     53025000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  24515163000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  24515163000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     53025000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  26755756500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  26808781500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     53025000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  26755756500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  26808781500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.971047                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.971047                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.197105                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.197105                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.280986                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.281412                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.280986                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.281412                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 35743.694664                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 35743.694664                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 150212.464589                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 150212.464589                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 234202.655840                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 234202.655840                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 150212.464589                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 159869.481955                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 159849.155999                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 150212.464589                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 159869.481955                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 159849.155999                       # average overall mshr miss latency
system.l2.replacements                         134964                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 1014405051000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                 31723.679895                       # Cycle average of tags in use
system.l3.tags.total_refs                      302275                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    237768                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      1.271302                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks    16297.884083                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst          4.895791                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data      15420.900022                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.497372                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.000149                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.470609                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.968130                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        32704                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                    540156                       # Number of tag accesses
system.l3.tags.data_accesses                   540156                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 1014405051000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks       134553                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           134553                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                 49                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                    49                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data          51018                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total             51018                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                 51067                       # number of demand (read+write) hits
system.l3.demand_hits::total                    51067                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data                51067                       # number of overall hits
system.l3.overall_hits::total                   51067                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data            62636                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               62636                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          353                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data        53657                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total           54010                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 353                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data              116293                       # number of demand (read+write) misses
system.l3.demand_misses::total                 116646                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                353                       # number of overall misses
system.l3.overall_misses::cpu.data             116293                       # number of overall misses
system.l3.overall_misses::total                116646                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data   1550544000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    1550544000                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     49142000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data  22502513500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total  22551655500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      49142000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data   24053057500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      24102199500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     49142000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data  24053057500                       # number of overall miss cycles
system.l3.overall_miss_latency::total     24102199500                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks       134553                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       134553                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          62685                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             62685                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          353                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data       104675                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total        105028                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               353                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data            167360                       # number of demand (read+write) accesses
system.l3.demand_accesses::total               167713                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              353                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data           167360                       # number of overall (read+write) accesses
system.l3.overall_accesses::total              167713                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.999218                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.999218                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.512606                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.514244                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.694867                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.695510                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.694867                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.695510                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 24754.837474                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 24754.837474                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 139212.464589                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 419377.033751                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 417545.926680                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 139212.464589                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 206831.516084                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 206626.883905                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 139212.464589                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 206831.516084                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 206626.883905                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                68517                       # number of writebacks
system.l3.writebacks::total                     68517                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks          113                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total           113                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data        62636                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          62636                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          353                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data        53657                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total        54010                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            353                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data         116293                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            116646                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           353                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data        116293                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           116646                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data    924184000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total    924184000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     45612000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data  21965943500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total  22011555500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     45612000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data  22890127500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  22935739500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     45612000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data  22890127500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  22935739500                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.999218                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.999218                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.512606                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.514244                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.694867                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.695510                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.694867                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.695510                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 14754.837474                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 14754.837474                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 129212.464589                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 409377.033751                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 407545.926680                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 129212.464589                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 196831.516084                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 196626.883905                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 129212.464589                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 196831.516084                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 196626.883905                       # average overall mshr miss latency
system.l3.replacements                         205000                       # number of replacements
system.membus.snoop_filter.tot_requests        200563                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        83917                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1014405051000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              54010                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        68517                       # Transaction distribution
system.membus.trans_dist::CleanEvict              113                       # Transaction distribution
system.membus.trans_dist::ReadExReq             62636                       # Transaction distribution
system.membus.trans_dist::ReadExResp            62636                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         54010                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       301922                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       301922                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 301922                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     11850432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     11850432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                11850432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            116646                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  116646    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              116646                       # Request fanout histogram
system.membus.reqLayer2.occupancy           476050000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          583233500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1238331                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       642362                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          40407                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        40407                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1014405051000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            531415                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       722738                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           45                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          143301                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           47725                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          47725                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            64554                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           64554                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           353                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       531062                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          751                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1881274                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1882025                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     75763264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               75788736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          271447                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8611392                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           915141                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.044154                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.205437                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 874734     95.58%     95.58% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  40407      4.42%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             915141                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1207395500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            529500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         917286500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests       302643                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests       134675                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops         136483                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops       136483                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 1014405051000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp            105028                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       203070                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict          136605                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            62685                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           62685                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq       105028                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side       470101                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side     19345024                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          205000                       # Total snoops (count)
system.tol3bus.snoopTraffic                   4385088                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples           372968                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.365938                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.481693                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                 236485     63.41%     63.41% # Request fanout histogram
system.tol3bus.snoop_fanout::1                 136483     36.59%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total             372968                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy          286001745                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy         251569755                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
