<!-- HTML header for doxygen 1.8.15-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>TIOVX User Guide: Enumerations</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="ti_logo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">TIOVX User Guide
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('group__group__vision__function__vpac__viss__error.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Defines</a>  </div>
  <div class="headertitle">
<div class="title">Enumerations<div class="ingroups"><a class="el" href="group__group__tivx__c__api.html">TIOVX APIs</a> &raquo; <a class="el" href="group__group__tivx__api.html">1: TIOVX Public APIs</a> &raquo; <a class="el" href="group__group__tivx__ext__top.html">TI OpenVX Extension APIs</a> &raquo; <a class="el" href="group__group__vision__function__hwa.html">b: Kernels</a> &raquo; <a class="el" href="group__group__vision__function__vpac__viss.html">TI VPAC VISS (Vision Imaging Sub System) Kernel APIs</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Enumerations for VPAC VISS error events. </p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Defines</h2></td></tr>
<tr class="memitem:gada4b2f308b7e3b31112f78dc4998957e"><td class="memItemLeft" align="right" valign="top"><a id="gada4b2f308b7e3b31112f78dc4998957e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__vision__function__vpac__viss__error.html#gada4b2f308b7e3b31112f78dc4998957e">TIVX_VPAC_VISS_RAWFE_CFG_ERR_INTR</a>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="memdesc:gada4b2f308b7e3b31112f78dc4998957e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Config read or write memory acccess occurred during functional operation and likely corrupted functional opertion. VISS merges all config error sources from RawFE and refer to RawFE spec for the entire error source list. <br /></td></tr>
<tr class="separator:gada4b2f308b7e3b31112f78dc4998957e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68280c36eec76c2687c20b314e443a6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__vision__function__vpac__viss__error.html#ga68280c36eec76c2687c20b314e443a6c">TIVX_VPAC_VISS_RAWFE_AEW_PULSE_INTR</a>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:ga68280c36eec76c2687c20b314e443a6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95870acb581e01c1867113ca844e0beb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__vision__function__vpac__viss__error.html#ga95870acb581e01c1867113ca844e0beb">TIVX_VPAC_VISS_RAWFE_AF_PULSE_INTR</a>&#160;&#160;&#160;(0x4U)</td></tr>
<tr class="separator:ga95870acb581e01c1867113ca844e0beb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf05c1e02badb3423811d9115e985484d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__vision__function__vpac__viss__error.html#gaf05c1e02badb3423811d9115e985484d">TIVX_VPAC_VISS_RAWFE_H3A_PULSE_INTR</a>&#160;&#160;&#160;(0x8U)</td></tr>
<tr class="separator:gaf05c1e02badb3423811d9115e985484d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga045d73cb20baa5fe8592b1c90f03d7e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__vision__function__vpac__viss__error.html#ga045d73cb20baa5fe8592b1c90f03d7e1">TIVX_VPAC_VISS_RAWFE_H3A_BUF_OVRFLOW_PULSE_INTR</a>&#160;&#160;&#160;(0x10U)</td></tr>
<tr class="separator:ga045d73cb20baa5fe8592b1c90f03d7e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6af2535bf06aa268c8f4263edee3c76e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__vision__function__vpac__viss__error.html#ga6af2535bf06aa268c8f4263edee3c76e">TIVX_VPAC_VISS_NSF4V_LINEMEM_CFG_ERR_INTR</a>&#160;&#160;&#160;(0x20U)</td></tr>
<tr class="separator:ga6af2535bf06aa268c8f4263edee3c76e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69eb728f0ee24311db072998f0162fe3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__vision__function__vpac__viss__error.html#ga69eb728f0ee24311db072998f0162fe3">TIVX_VPAC_VISS_NSF4V_HBLANK_ERR_INTR</a>&#160;&#160;&#160;(0x40U)</td></tr>
<tr class="separator:ga69eb728f0ee24311db072998f0162fe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d0893ef88d95d933dbccbc4875fbf9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__vision__function__vpac__viss__error.html#ga8d0893ef88d95d933dbccbc4875fbf9d">TIVX_VPAC_VISS_NSF4V_VBLANK_ERR_INTR</a>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="separator:ga8d0893ef88d95d933dbccbc4875fbf9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9963b4985d7228f54ad66e9d7b05f00a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__vision__function__vpac__viss__error.html#ga9963b4985d7228f54ad66e9d7b05f00a">TIVX_VPAC_VISS_GLBCE_CFG_ERR_INTR</a>&#160;&#160;&#160;(0x100U)</td></tr>
<tr class="separator:ga9963b4985d7228f54ad66e9d7b05f00a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11aa7fec11442049cc917e65294cd8f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__vision__function__vpac__viss__error.html#ga11aa7fec11442049cc917e65294cd8f0">TIVX_VPAC_VISS_GLBCE_FILT_START_INTR</a>&#160;&#160;&#160;(0x200U)</td></tr>
<tr class="separator:ga11aa7fec11442049cc917e65294cd8f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade992bb09db98d6da8fe68ccab2ee8c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__vision__function__vpac__viss__error.html#gade992bb09db98d6da8fe68ccab2ee8c2">TIVX_VPAC_VISS_GLBCE_FILT_DONE_INTR</a>&#160;&#160;&#160;(0x400U)</td></tr>
<tr class="separator:gade992bb09db98d6da8fe68ccab2ee8c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6925aa348df55f85eeefbb572164ad8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__vision__function__vpac__viss__error.html#ga6925aa348df55f85eeefbb572164ad8b">TIVX_VPAC_VISS_GLBCE_HSYNC_ERR_INTR</a>&#160;&#160;&#160;(0x800U)</td></tr>
<tr class="separator:ga6925aa348df55f85eeefbb572164ad8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9973a3fd39776189ae9508cd5fc41a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__vision__function__vpac__viss__error.html#gaf9973a3fd39776189ae9508cd5fc41a6">TIVX_VPAC_VISS_GLBCE_VSYNC_ERR_INTR</a>&#160;&#160;&#160;(0x1000U)</td></tr>
<tr class="separator:gaf9973a3fd39776189ae9508cd5fc41a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f980d9172789b2d5433d8e567525b73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__vision__function__vpac__viss__error.html#ga9f980d9172789b2d5433d8e567525b73">TIVX_VPAC_VISS_GLBCE_VP_ERR_INTR</a>&#160;&#160;&#160;(0x2000U)</td></tr>
<tr class="separator:ga9f980d9172789b2d5433d8e567525b73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad72f7529af3e5efd30d2a8de95663e45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__vision__function__vpac__viss__error.html#gad72f7529af3e5efd30d2a8de95663e45">TIVX_VPAC_VISS_FCFA_CFG_ERR_INTR</a>&#160;&#160;&#160;(0x4000U)</td></tr>
<tr class="separator:gad72f7529af3e5efd30d2a8de95663e45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab04fdf4606bec55c710d1403c41f8654"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__vision__function__vpac__viss__error.html#gab04fdf4606bec55c710d1403c41f8654">TIVX_VPAC_VISS_FCC_CFG_ERR_INTR</a>&#160;&#160;&#160;(0x8000U)</td></tr>
<tr class="separator:gab04fdf4606bec55c710d1403c41f8654"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb70ae8de7f3a3320c893dc62fae452a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__vision__function__vpac__viss__error.html#gacb70ae8de7f3a3320c893dc62fae452a">TIVX_VPAC_VISS_FCC_OUTIF_OVF_ERR_INTR</a>&#160;&#160;&#160;(0x10000U)</td></tr>
<tr class="separator:gacb70ae8de7f3a3320c893dc62fae452a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44541dcffcb9a13d8e742360ab6a319f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__vision__function__vpac__viss__error.html#ga44541dcffcb9a13d8e742360ab6a319f">TIVX_VPAC_VISS_FCC_HIST_READ_ERR_INTR</a>&#160;&#160;&#160;(0x20000U)</td></tr>
<tr class="separator:ga44541dcffcb9a13d8e742360ab6a319f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ef24e224a735bc64362e5fdb212d247"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__vision__function__vpac__viss__error.html#ga0ef24e224a735bc64362e5fdb212d247">TIVX_VPAC_VISS_EE_CFG_ERR</a>&#160;&#160;&#160;(0x40000U)</td></tr>
<tr class="separator:ga0ef24e224a735bc64362e5fdb212d247"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga274c76e83db72c21cd08c4ce99d4d75c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__vision__function__vpac__viss__error.html#ga274c76e83db72c21cd08c4ce99d4d75c">TIVX_VPAC_VISS_EE_SYNCOVF_ERR</a>&#160;&#160;&#160;(0x80000U)</td></tr>
<tr class="separator:ga274c76e83db72c21cd08c4ce99d4d75c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9e9624ee3438df79fe288b3d28091f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__vision__function__vpac__viss__error.html#gac9e9624ee3438df79fe288b3d28091f3">TIVX_VPAC_VISS_LSE_FR_DONE_EVT_INTR</a>&#160;&#160;&#160;(0x100000U)</td></tr>
<tr class="separator:gac9e9624ee3438df79fe288b3d28091f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00978d01845dd3e60046a1a0d6a96d0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__vision__function__vpac__viss__error.html#ga00978d01845dd3e60046a1a0d6a96d0a">TIVX_VPAC_VISS_LSE_SL2_RD_ERR_INTR</a>&#160;&#160;&#160;(0x200000U)</td></tr>
<tr class="separator:ga00978d01845dd3e60046a1a0d6a96d0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabad812de020894882ed7e23356094370"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__vision__function__vpac__viss__error.html#gabad812de020894882ed7e23356094370">TIVX_VPAC_VISS_LSE_SL2_WR_ERR_INTR</a>&#160;&#160;&#160;(0x400000U)</td></tr>
<tr class="separator:gabad812de020894882ed7e23356094370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86d8524da9d0ec3d9537cdaffe2e7f19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__vision__function__vpac__viss__error.html#ga86d8524da9d0ec3d9537cdaffe2e7f19">TIVX_VPAC_VISS_LSE_CAL_VP_ERR_INTR</a>&#160;&#160;&#160;(0x800000U)</td></tr>
<tr class="separator:ga86d8524da9d0ec3d9537cdaffe2e7f19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2178e221dee4001fed7512fb93c17eb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__vision__function__vpac__viss__error.html#ga2178e221dee4001fed7512fb93c17eb8">TIVX_VPAC_VISS_WDTIMER_ERR</a>&#160;&#160;&#160;(0x40000000U)</td></tr>
<tr class="separator:ga2178e221dee4001fed7512fb93c17eb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga68280c36eec76c2687c20b314e443a6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68280c36eec76c2687c20b314e443a6c">&#9670;&nbsp;</a></span>TIVX_VPAC_VISS_RAWFE_AEW_PULSE_INTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIVX_VPAC_VISS_RAWFE_AEW_PULSE_INTR&#160;&#160;&#160;(0x2U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>H3A AEW interrupt </p>

<p class="definition">Definition at line <a class="el" href="hwa__vpac__viss_8h_source.html#l00202">202</a> of file <a class="el" href="hwa__vpac__viss_8h_source.html">hwa_vpac_viss.h</a>.</p>

</div>
</div>
<a id="ga95870acb581e01c1867113ca844e0beb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95870acb581e01c1867113ca844e0beb">&#9670;&nbsp;</a></span>TIVX_VPAC_VISS_RAWFE_AF_PULSE_INTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIVX_VPAC_VISS_RAWFE_AF_PULSE_INTR&#160;&#160;&#160;(0x4U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>H3A AF interrupt </p>

<p class="definition">Definition at line <a class="el" href="hwa__vpac__viss_8h_source.html#l00204">204</a> of file <a class="el" href="hwa__vpac__viss_8h_source.html">hwa_vpac_viss.h</a>.</p>

</div>
</div>
<a id="gaf05c1e02badb3423811d9115e985484d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf05c1e02badb3423811d9115e985484d">&#9670;&nbsp;</a></span>TIVX_VPAC_VISS_RAWFE_H3A_PULSE_INTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIVX_VPAC_VISS_RAWFE_H3A_PULSE_INTR&#160;&#160;&#160;(0x8U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>H3A interrupt </p>

<p class="definition">Definition at line <a class="el" href="hwa__vpac__viss_8h_source.html#l00206">206</a> of file <a class="el" href="hwa__vpac__viss_8h_source.html">hwa_vpac_viss.h</a>.</p>

</div>
</div>
<a id="ga045d73cb20baa5fe8592b1c90f03d7e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga045d73cb20baa5fe8592b1c90f03d7e1">&#9670;&nbsp;</a></span>TIVX_VPAC_VISS_RAWFE_H3A_BUF_OVRFLOW_PULSE_INTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIVX_VPAC_VISS_RAWFE_H3A_BUF_OVRFLOW_PULSE_INTR&#160;&#160;&#160;(0x10U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>H3A output buffer overflow </p>

<p class="definition">Definition at line <a class="el" href="hwa__vpac__viss_8h_source.html#l00208">208</a> of file <a class="el" href="hwa__vpac__viss_8h_source.html">hwa_vpac_viss.h</a>.</p>

</div>
</div>
<a id="ga6af2535bf06aa268c8f4263edee3c76e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6af2535bf06aa268c8f4263edee3c76e">&#9670;&nbsp;</a></span>TIVX_VPAC_VISS_NSF4V_LINEMEM_CFG_ERR_INTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIVX_VPAC_VISS_NSF4V_LINEMEM_CFG_ERR_INTR&#160;&#160;&#160;(0x20U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>VBUSP diagnostic read access of, while NSF data using RAM for functional purpose </p>

<p class="definition">Definition at line <a class="el" href="hwa__vpac__viss_8h_source.html#l00210">210</a> of file <a class="el" href="hwa__vpac__viss_8h_source.html">hwa_vpac_viss.h</a>.</p>

</div>
</div>
<a id="ga69eb728f0ee24311db072998f0162fe3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga69eb728f0ee24311db072998f0162fe3">&#9670;&nbsp;</a></span>TIVX_VPAC_VISS_NSF4V_HBLANK_ERR_INTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIVX_VPAC_VISS_NSF4V_HBLANK_ERR_INTR&#160;&#160;&#160;(0x40U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Horzontal Blanking too short between lines </p>

<p class="definition">Definition at line <a class="el" href="hwa__vpac__viss_8h_source.html#l00212">212</a> of file <a class="el" href="hwa__vpac__viss_8h_source.html">hwa_vpac_viss.h</a>.</p>

</div>
</div>
<a id="ga8d0893ef88d95d933dbccbc4875fbf9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d0893ef88d95d933dbccbc4875fbf9d">&#9670;&nbsp;</a></span>TIVX_VPAC_VISS_NSF4V_VBLANK_ERR_INTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIVX_VPAC_VISS_NSF4V_VBLANK_ERR_INTR&#160;&#160;&#160;(0x80U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Vertical Blanking too short between frames </p>

<p class="definition">Definition at line <a class="el" href="hwa__vpac__viss_8h_source.html#l00214">214</a> of file <a class="el" href="hwa__vpac__viss_8h_source.html">hwa_vpac_viss.h</a>.</p>

</div>
</div>
<a id="ga9963b4985d7228f54ad66e9d7b05f00a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9963b4985d7228f54ad66e9d7b05f00a">&#9670;&nbsp;</a></span>TIVX_VPAC_VISS_GLBCE_CFG_ERR_INTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIVX_VPAC_VISS_GLBCE_CFG_ERR_INTR&#160;&#160;&#160;(0x100U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Either non-shadowed registers written or statastic memories are accessed during active window </p>

<p class="definition">Definition at line <a class="el" href="hwa__vpac__viss_8h_source.html#l00216">216</a> of file <a class="el" href="hwa__vpac__viss_8h_source.html">hwa_vpac_viss.h</a>.</p>

</div>
</div>
<a id="ga11aa7fec11442049cc917e65294cd8f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga11aa7fec11442049cc917e65294cd8f0">&#9670;&nbsp;</a></span>TIVX_VPAC_VISS_GLBCE_FILT_START_INTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIVX_VPAC_VISS_GLBCE_FILT_START_INTR&#160;&#160;&#160;(0x200U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GLBCE started filtering. This interrupt is issued at the rising edge of filtering signal </p>

<p class="definition">Definition at line <a class="el" href="hwa__vpac__viss_8h_source.html#l00218">218</a> of file <a class="el" href="hwa__vpac__viss_8h_source.html">hwa_vpac_viss.h</a>.</p>

</div>
</div>
<a id="gade992bb09db98d6da8fe68ccab2ee8c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade992bb09db98d6da8fe68ccab2ee8c2">&#9670;&nbsp;</a></span>TIVX_VPAC_VISS_GLBCE_FILT_DONE_INTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIVX_VPAC_VISS_GLBCE_FILT_DONE_INTR&#160;&#160;&#160;(0x400U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GLBCE ended filtering. This interrupt is issued at the falling edge of filtering signal </p>

<p class="definition">Definition at line <a class="el" href="hwa__vpac__viss_8h_source.html#l00220">220</a> of file <a class="el" href="hwa__vpac__viss_8h_source.html">hwa_vpac_viss.h</a>.</p>

</div>
</div>
<a id="ga6925aa348df55f85eeefbb572164ad8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6925aa348df55f85eeefbb572164ad8b">&#9670;&nbsp;</a></span>TIVX_VPAC_VISS_GLBCE_HSYNC_ERR_INTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIVX_VPAC_VISS_GLBCE_HSYNC_ERR_INTR&#160;&#160;&#160;(0x800U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Generated when delayed HS/HE signals does not match with derived signals from GLBCE core. </p>

<p class="definition">Definition at line <a class="el" href="hwa__vpac__viss_8h_source.html#l00222">222</a> of file <a class="el" href="hwa__vpac__viss_8h_source.html">hwa_vpac_viss.h</a>.</p>

</div>
</div>
<a id="gaf9973a3fd39776189ae9508cd5fc41a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9973a3fd39776189ae9508cd5fc41a6">&#9670;&nbsp;</a></span>TIVX_VPAC_VISS_GLBCE_VSYNC_ERR_INTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIVX_VPAC_VISS_GLBCE_VSYNC_ERR_INTR&#160;&#160;&#160;(0x1000U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Generated when delayed VS/VE signals does not match with derived signals from GLBCE core </p>

<p class="definition">Definition at line <a class="el" href="hwa__vpac__viss_8h_source.html#l00224">224</a> of file <a class="el" href="hwa__vpac__viss_8h_source.html">hwa_vpac_viss.h</a>.</p>

</div>
</div>
<a id="ga9f980d9172789b2d5433d8e567525b73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f980d9172789b2d5433d8e567525b73">&#9670;&nbsp;</a></span>TIVX_VPAC_VISS_GLBCE_VP_ERR_INTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIVX_VPAC_VISS_GLBCE_VP_ERR_INTR&#160;&#160;&#160;(0x2000U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This interrupt is issued, if there is a data input while filtering is high </p>

<p class="definition">Definition at line <a class="el" href="hwa__vpac__viss_8h_source.html#l00226">226</a> of file <a class="el" href="hwa__vpac__viss_8h_source.html">hwa_vpac_viss.h</a>.</p>

</div>
</div>
<a id="gad72f7529af3e5efd30d2a8de95663e45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad72f7529af3e5efd30d2a8de95663e45">&#9670;&nbsp;</a></span>TIVX_VPAC_VISS_FCFA_CFG_ERR_INTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIVX_VPAC_VISS_FCFA_CFG_ERR_INTR&#160;&#160;&#160;(0x4000U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Either non-shadowed registers written or line memories are accessed during active window </p>

<p class="definition">Definition at line <a class="el" href="hwa__vpac__viss_8h_source.html#l00228">228</a> of file <a class="el" href="hwa__vpac__viss_8h_source.html">hwa_vpac_viss.h</a>.</p>

</div>
</div>
<a id="gab04fdf4606bec55c710d1403c41f8654"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab04fdf4606bec55c710d1403c41f8654">&#9670;&nbsp;</a></span>TIVX_VPAC_VISS_FCC_CFG_ERR_INTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIVX_VPAC_VISS_FCC_CFG_ERR_INTR&#160;&#160;&#160;(0x8000U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Configuration access to registers/memories has corrupted functional operation. Configuration read or write memory acccess occurred during functional operation. Merged independent error sources at VISS. Refer to Section VISS Flexible Color Processing (FCP) for all sources. </p>

<p class="definition">Definition at line <a class="el" href="hwa__vpac__viss_8h_source.html#l00233">233</a> of file <a class="el" href="hwa__vpac__viss_8h_source.html">hwa_vpac_viss.h</a>.</p>

</div>
</div>
<a id="gacb70ae8de7f3a3320c893dc62fae452a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb70ae8de7f3a3320c893dc62fae452a">&#9670;&nbsp;</a></span>TIVX_VPAC_VISS_FCC_OUTIF_OVF_ERR_INTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIVX_VPAC_VISS_FCC_OUTIF_OVF_ERR_INTR&#160;&#160;&#160;(0x10000U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FIFO overflow on FIFO for Y12 LSE I/F. Merged all FCC output overflow error sources at VISS. Refer to Section VISS Flexible Color Processing (FCP) for all sources. </p>

<p class="definition">Definition at line <a class="el" href="hwa__vpac__viss_8h_source.html#l00236">236</a> of file <a class="el" href="hwa__vpac__viss_8h_source.html">hwa_vpac_viss.h</a>.</p>

</div>
</div>
<a id="ga44541dcffcb9a13d8e742360ab6a319f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44541dcffcb9a13d8e742360ab6a319f">&#9670;&nbsp;</a></span>TIVX_VPAC_VISS_FCC_HIST_READ_ERR_INTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIVX_VPAC_VISS_FCC_HIST_READ_ERR_INTR&#160;&#160;&#160;(0x20000U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Host was not able to read the entire histogram mem between VS-VE window (triggered when the first access to histogram has been performed but the last has not been performed). </p>

<p class="definition">Definition at line <a class="el" href="hwa__vpac__viss_8h_source.html#l00240">240</a> of file <a class="el" href="hwa__vpac__viss_8h_source.html">hwa_vpac_viss.h</a>.</p>

</div>
</div>
<a id="ga0ef24e224a735bc64362e5fdb212d247"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ef24e224a735bc64362e5fdb212d247">&#9670;&nbsp;</a></span>TIVX_VPAC_VISS_EE_CFG_ERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIVX_VPAC_VISS_EE_CFG_ERR&#160;&#160;&#160;(0x40000U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Configuration happened to EE regions causing corruption during frame processing </p>

<p class="definition">Definition at line <a class="el" href="hwa__vpac__viss_8h_source.html#l00242">242</a> of file <a class="el" href="hwa__vpac__viss_8h_source.html">hwa_vpac_viss.h</a>.</p>

</div>
</div>
<a id="ga274c76e83db72c21cd08c4ce99d4d75c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga274c76e83db72c21cd08c4ce99d4d75c">&#9670;&nbsp;</a></span>TIVX_VPAC_VISS_EE_SYNCOVF_ERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIVX_VPAC_VISS_EE_SYNCOVF_ERR&#160;&#160;&#160;(0x80000U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EE horizontal synchronization FIFO overflow interrupt </p>

<p class="definition">Definition at line <a class="el" href="hwa__vpac__viss_8h_source.html#l00244">244</a> of file <a class="el" href="hwa__vpac__viss_8h_source.html">hwa_vpac_viss.h</a>.</p>

</div>
</div>
<a id="gac9e9624ee3438df79fe288b3d28091f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac9e9624ee3438df79fe288b3d28091f3">&#9670;&nbsp;</a></span>TIVX_VPAC_VISS_LSE_FR_DONE_EVT_INTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIVX_VPAC_VISS_LSE_FR_DONE_EVT_INTR&#160;&#160;&#160;(0x100000U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LSE frame done interrupt </p>

<p class="definition">Definition at line <a class="el" href="hwa__vpac__viss_8h_source.html#l00246">246</a> of file <a class="el" href="hwa__vpac__viss_8h_source.html">hwa_vpac_viss.h</a>.</p>

</div>
</div>
<a id="ga00978d01845dd3e60046a1a0d6a96d0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga00978d01845dd3e60046a1a0d6a96d0a">&#9670;&nbsp;</a></span>TIVX_VPAC_VISS_LSE_SL2_RD_ERR_INTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIVX_VPAC_VISS_LSE_SL2_RD_ERR_INTR&#160;&#160;&#160;(0x200000U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Set whenever there is an error response on VBUSM read command for any input channel. </p>

<p class="definition">Definition at line <a class="el" href="hwa__vpac__viss_8h_source.html#l00248">248</a> of file <a class="el" href="hwa__vpac__viss_8h_source.html">hwa_vpac_viss.h</a>.</p>

</div>
</div>
<a id="gabad812de020894882ed7e23356094370"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabad812de020894882ed7e23356094370">&#9670;&nbsp;</a></span>TIVX_VPAC_VISS_LSE_SL2_WR_ERR_INTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIVX_VPAC_VISS_LSE_SL2_WR_ERR_INTR&#160;&#160;&#160;(0x400000U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Set whenever there is an error response on VBUSM write command for any output channel. </p>

<p class="definition">Definition at line <a class="el" href="hwa__vpac__viss_8h_source.html#l00250">250</a> of file <a class="el" href="hwa__vpac__viss_8h_source.html">hwa_vpac_viss.h</a>.</p>

</div>
</div>
<a id="ga86d8524da9d0ec3d9537cdaffe2e7f19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86d8524da9d0ec3d9537cdaffe2e7f19">&#9670;&nbsp;</a></span>TIVX_VPAC_VISS_LSE_CAL_VP_ERR_INTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIVX_VPAC_VISS_LSE_CAL_VP_ERR_INTR&#160;&#160;&#160;(0x800000U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Set whenever one of the following input frame errors is detected at VPORT_INPUT brief Output Frame Start (from VISS top level) </p>

<p class="definition">Definition at line <a class="el" href="hwa__vpac__viss_8h_source.html#l00252">252</a> of file <a class="el" href="hwa__vpac__viss_8h_source.html">hwa_vpac_viss.h</a>.</p>

</div>
</div>
<a id="ga2178e221dee4001fed7512fb93c17eb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2178e221dee4001fed7512fb93c17eb8">&#9670;&nbsp;</a></span>TIVX_VPAC_VISS_WDTIMER_ERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIVX_VPAC_VISS_WDTIMER_ERR&#160;&#160;&#160;(0x40000000U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Watchdog Timeout Error for VISS </p>

<p class="definition">Definition at line <a class="el" href="hwa__vpac__viss_8h_source.html#l00268">268</a> of file <a class="el" href="hwa__vpac__viss_8h_source.html">hwa_vpac_viss.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.15-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.14 </li>
  </ul>
</div>
</body>
</html>
