{
  "design": {
    "design_info": {
      "boundary_crc": "0xEB6A0C6670F7659D",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../riscv_viewer.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2025.1",
      "validated": "true"
    },
    "design_tree": {
      "cpu_0": ""
    },
    "ports": {
      "ap_clk_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "ap_rst_0",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "design_1_ap_clk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "ap_rst_0": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      }
    },
    "components": {
      "cpu_0": {
        "vlnv": "xilinx.com:hls:cpu:1.0",
        "ip_revision": "2114444147",
        "xci_name": "design_1_cpu_0_0",
        "xci_path": "ip/design_1_cpu_0_0/design_1_cpu_0_0.xci",
        "inst_hier_path": "cpu_0",
        "has_run_ip_tcl": "true"
      }
    },
    "nets": {
      "ap_clk_0_1": {
        "ports": [
          "ap_clk_0",
          "cpu_0/ap_clk"
        ]
      },
      "ap_rst_0_1": {
        "ports": [
          "ap_rst_0",
          "cpu_0/ap_rst"
        ]
      }
    }
  }
}