// Seed: 3480288727
`define pp_7 0
`define pp_8 0
module module_0 (
    output reg id_0,
    input id_1,
    input id_2,
    input logic id_3,
    input id_4,
    input id_5,
    input logic id_6
);
  initial
    if (1) id_0 = ~1 / id_4;
    else id_0 <= 1 / id_6;
  assign id_0 = 1 | 1;
  type_11(
      id_3, id_2
  );
  reg id_7 = id_1;
  always @(posedge id_3, sample) id_7 <= id_5;
endmodule
