--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml MBO_53_top.twx MBO_53_top.ncd -o MBO_53_top.twr
MBO_53_top.pcf -ucf MBO_53_top.ucf

Design file:              MBO_53_top.ncd
Physical constraint file: MBO_53_top.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.
7 logic loops found and disabled.

  ----------------------------------------------------------------------
 ! Warning: The following connections close logic loops, and some paths !
 !          through these connections may not be analyzed. To better    !
 !          understand the logic associated with these loops, run a     !
 !          Analyze Against User-Defined End-Point Analysis inside      !
 !          Timing Analyzer (timingan) with the listed signal as a      !
 !          source NET (*signal_name). The Timing Report will display   !
 !          all the paths associated with this signal and the logic     !
 !          loop will be reported.                                      !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! --------------------------------  ----------------  ---------------- !
 ! ipsum11/blk00000001/sig0000003f   LICE_X64Y81.COUT  SLICE_X64Y82.CIN !
 ! ipsum12/blk00000001/sig0000003f   LICE_X67Y82.COUT  SLICE_X67Y83.CIN !
 ! ipsum21/blk00000001/sig0000003f   LICE_X65Y81.COUT  SLICE_X65Y82.CIN !
 ! ipsum13/blk00000001/sig0000003f   LICE_X53Y84.COUT  SLICE_X53Y85.CIN !
 ! ipsum14/blk00000001/sig0000003f   LICE_X51Y81.COUT  SLICE_X51Y82.CIN !
 ! ipsum22/blk00000001/sig0000003f   LICE_X55Y82.COUT  SLICE_X55Y83.CIN !
 ! ipsum31/blk00000001/sig0000003f   LICE_X54Y80.COUT  SLICE_X54Y81.CIN !
  ---------------------------------------------------------------------- 


================================================================================
Timing constraint: NET "e_tx_clk_bf" PERIOD = 40 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 421069 paths analyzed, 5958 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  30.623ns.
--------------------------------------------------------------------------------

Paths for end point ethernet/mpr/Shift(25)_7 (SLICE_X54Y88.F3), 40857 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift(25)_7 (FF)
  Requirement:          24.000ns
  Data Path Delay:      18.374ns (Levels of Logic = 26)
  Clock Path Skew:      0.000ns
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift(25)_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y77.YQ      Tcko                  0.567   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X64Y75.G2      net (fanout=11)       1.887   ethernet/mpr/anti_loop
    SLICE_X64Y75.Y       Tilo                  0.660   ethernet/mpr/ipp5_anti_loop_AND_340_o
                                                       ethernet/mpr/ipp1_anti_loop_AND_336_o1
    SLICE_X64Y78.BX      net (fanout=1)        0.565   ethernet/mpr/ipp1_anti_loop_AND_336_o
    SLICE_X64Y78.COUT    Tbxcy                 0.798   ethernet/mpr/ipsum1r(0)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000001d
    SLICE_X64Y79.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig00000039
    SLICE_X64Y79.COUT    Tbyp                  0.113   ethernet/mpr/ipsum1r(2)
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000019
    SLICE_X64Y80.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003b
    SLICE_X64Y80.COUT    Tbyp                  0.113   ethernet/mpr/ipsum1r(4)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000015
    SLICE_X64Y81.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003d
    SLICE_X64Y81.COUT    Tbyp                  0.113   ethernet/mpr/ipsum1r(6)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000011
    SLICE_X64Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003f
    SLICE_X64Y82.X       Tcinx                 0.432   ethernet/mpr/ipsum1r(8)
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000000e
    SLICE_X65Y82.F2      net (fanout=1)        0.618   ethernet/mpr/ipsum1r(8)
    SLICE_X65Y82.COUT    Topcyf                1.011   ethernet/mpr/ipsum5r(8)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000029
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000d
    SLICE_X65Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000041
    SLICE_X65Y83.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(10)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000009
    SLICE_X65Y84.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000035
    SLICE_X65Y84.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(12)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000005
    SLICE_X65Y85.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000037
    SLICE_X65Y85.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(14)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001e
    SLICE_X64Y75.F2      net (fanout=1)        1.014   ethernet/mpr/ipp5
    SLICE_X64Y75.X       Tilo                  0.660   ethernet/mpr/ipp5_anti_loop_AND_340_o
                                                       ethernet/mpr/ipp5_anti_loop_AND_340_o1
    SLICE_X65Y78.BX      net (fanout=1)        0.565   ethernet/mpr/ipp5_anti_loop_AND_340_o
    SLICE_X65Y78.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum5r(0)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001d
    SLICE_X65Y79.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000039
    SLICE_X65Y79.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(2)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000019
    SLICE_X65Y80.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003b
    SLICE_X65Y80.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(4)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000015
    SLICE_X65Y81.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003d
    SLICE_X65Y81.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(6)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000011
    SLICE_X65Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003f
    SLICE_X65Y82.Y       Tciny                 0.756   ethernet/mpr/ipsum5r(8)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000c
    SLICE_X54Y81.G1      net (fanout=1)        0.739   ethernet/mpr/ipsum5r(9)
    SLICE_X54Y81.COUT    Topcyg                0.984   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X54Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X54Y82.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(10)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X54Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X54Y83.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(12)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X54Y84.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X54Y84.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(14)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X52Y79.F1      net (fanout=1)        0.870   ethernet/mpr/ipp7
    SLICE_X52Y79.X       Tilo                  0.660   ethernet/mpr/ipp7_anti_loop_AND_342_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_342_o1
    SLICE_X54Y77.BX      net (fanout=1)        0.597   ethernet/mpr/ipp7_anti_loop_AND_342_o
    SLICE_X54Y77.COUT    Tbxcy                 0.798   ethernet/mpr/ipsum7r(0)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X54Y78.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X54Y78.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(2)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000019
    SLICE_X54Y79.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003b
    SLICE_X54Y79.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(4)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000015
    SLICE_X54Y80.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003d
    SLICE_X54Y80.Y       Tciny                 0.768   ethernet/mpr/ipsum7r(6)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000010
    SLICE_X54Y88.F3      net (fanout=1)        0.458   ethernet/mpr/ipsum7r(7)
    SLICE_X54Y88.CLK     Tfck                  0.776   ethernet/mpr/Shift(25)_7
                                                       ethernet/mpr/Mmux_Shift[25][7]_ipsum7r[7]_MUX_9319_o11
                                                       ethernet/mpr/Shift(25)_7
    -------------------------------------------------  ---------------------------
    Total                                     18.374ns (11.061ns logic, 7.313ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.807ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift(25)_7 (FF)
  Requirement:          24.000ns
  Data Path Delay:      18.193ns (Levels of Logic = 26)
  Clock Path Skew:      0.000ns
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift(25)_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y77.YQ      Tcko                  0.567   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X64Y75.G2      net (fanout=11)       1.887   ethernet/mpr/anti_loop
    SLICE_X64Y75.Y       Tilo                  0.660   ethernet/mpr/ipp5_anti_loop_AND_340_o
                                                       ethernet/mpr/ipp1_anti_loop_AND_336_o1
    SLICE_X64Y78.BX      net (fanout=1)        0.565   ethernet/mpr/ipp1_anti_loop_AND_336_o
    SLICE_X64Y78.COUT    Tbxcy                 0.798   ethernet/mpr/ipsum1r(0)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000001d
    SLICE_X64Y79.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig00000039
    SLICE_X64Y79.COUT    Tbyp                  0.113   ethernet/mpr/ipsum1r(2)
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000019
    SLICE_X64Y80.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003b
    SLICE_X64Y80.COUT    Tbyp                  0.113   ethernet/mpr/ipsum1r(4)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000015
    SLICE_X64Y81.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003d
    SLICE_X64Y81.COUT    Tbyp                  0.113   ethernet/mpr/ipsum1r(6)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000011
    SLICE_X64Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003f
    SLICE_X64Y82.X       Tcinx                 0.432   ethernet/mpr/ipsum1r(8)
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000000e
    SLICE_X65Y82.F2      net (fanout=1)        0.618   ethernet/mpr/ipsum1r(8)
    SLICE_X65Y82.COUT    Topcyf                0.830   ethernet/mpr/ipsum5r(8)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000d
    SLICE_X65Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000041
    SLICE_X65Y83.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(10)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000009
    SLICE_X65Y84.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000035
    SLICE_X65Y84.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(12)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000005
    SLICE_X65Y85.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000037
    SLICE_X65Y85.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(14)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001e
    SLICE_X64Y75.F2      net (fanout=1)        1.014   ethernet/mpr/ipp5
    SLICE_X64Y75.X       Tilo                  0.660   ethernet/mpr/ipp5_anti_loop_AND_340_o
                                                       ethernet/mpr/ipp5_anti_loop_AND_340_o1
    SLICE_X65Y78.BX      net (fanout=1)        0.565   ethernet/mpr/ipp5_anti_loop_AND_340_o
    SLICE_X65Y78.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum5r(0)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001d
    SLICE_X65Y79.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000039
    SLICE_X65Y79.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(2)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000019
    SLICE_X65Y80.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003b
    SLICE_X65Y80.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(4)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000015
    SLICE_X65Y81.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003d
    SLICE_X65Y81.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(6)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000011
    SLICE_X65Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003f
    SLICE_X65Y82.Y       Tciny                 0.756   ethernet/mpr/ipsum5r(8)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000c
    SLICE_X54Y81.G1      net (fanout=1)        0.739   ethernet/mpr/ipsum5r(9)
    SLICE_X54Y81.COUT    Topcyg                0.984   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X54Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X54Y82.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(10)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X54Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X54Y83.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(12)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X54Y84.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X54Y84.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(14)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X52Y79.F1      net (fanout=1)        0.870   ethernet/mpr/ipp7
    SLICE_X52Y79.X       Tilo                  0.660   ethernet/mpr/ipp7_anti_loop_AND_342_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_342_o1
    SLICE_X54Y77.BX      net (fanout=1)        0.597   ethernet/mpr/ipp7_anti_loop_AND_342_o
    SLICE_X54Y77.COUT    Tbxcy                 0.798   ethernet/mpr/ipsum7r(0)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X54Y78.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X54Y78.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(2)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000019
    SLICE_X54Y79.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003b
    SLICE_X54Y79.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(4)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000015
    SLICE_X54Y80.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003d
    SLICE_X54Y80.Y       Tciny                 0.768   ethernet/mpr/ipsum7r(6)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000010
    SLICE_X54Y88.F3      net (fanout=1)        0.458   ethernet/mpr/ipsum7r(7)
    SLICE_X54Y88.CLK     Tfck                  0.776   ethernet/mpr/Shift(25)_7
                                                       ethernet/mpr/Mmux_Shift[25][7]_ipsum7r[7]_MUX_9319_o11
                                                       ethernet/mpr/Shift(25)_7
    -------------------------------------------------  ---------------------------
    Total                                     18.193ns (10.880ns logic, 7.313ns route)
                                                       (59.8% logic, 40.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.837ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift(25)_7 (FF)
  Requirement:          24.000ns
  Data Path Delay:      18.163ns (Levels of Logic = 26)
  Clock Path Skew:      0.000ns
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift(25)_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y77.YQ      Tcko                  0.567   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X64Y75.G2      net (fanout=11)       1.887   ethernet/mpr/anti_loop
    SLICE_X64Y75.Y       Tilo                  0.660   ethernet/mpr/ipp5_anti_loop_AND_340_o
                                                       ethernet/mpr/ipp1_anti_loop_AND_336_o1
    SLICE_X64Y78.BX      net (fanout=1)        0.565   ethernet/mpr/ipp1_anti_loop_AND_336_o
    SLICE_X64Y78.COUT    Tbxcy                 0.798   ethernet/mpr/ipsum1r(0)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000001d
    SLICE_X64Y79.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig00000039
    SLICE_X64Y79.COUT    Tbyp                  0.113   ethernet/mpr/ipsum1r(2)
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000019
    SLICE_X64Y80.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003b
    SLICE_X64Y80.COUT    Tbyp                  0.113   ethernet/mpr/ipsum1r(4)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000015
    SLICE_X64Y81.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003d
    SLICE_X64Y81.COUT    Tbyp                  0.113   ethernet/mpr/ipsum1r(6)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000011
    SLICE_X64Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003f
    SLICE_X64Y82.X       Tcinx                 0.432   ethernet/mpr/ipsum1r(8)
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000000e
    SLICE_X65Y82.F2      net (fanout=1)        0.618   ethernet/mpr/ipsum1r(8)
    SLICE_X65Y82.COUT    Topcyf                1.011   ethernet/mpr/ipsum5r(8)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000029
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000d
    SLICE_X65Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000041
    SLICE_X65Y83.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(10)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000009
    SLICE_X65Y84.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000035
    SLICE_X65Y84.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(12)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000005
    SLICE_X65Y85.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000037
    SLICE_X65Y85.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(14)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001e
    SLICE_X64Y75.F2      net (fanout=1)        1.014   ethernet/mpr/ipp5
    SLICE_X64Y75.X       Tilo                  0.660   ethernet/mpr/ipp5_anti_loop_AND_340_o
                                                       ethernet/mpr/ipp5_anti_loop_AND_340_o1
    SLICE_X65Y78.BX      net (fanout=1)        0.565   ethernet/mpr/ipp5_anti_loop_AND_340_o
    SLICE_X65Y78.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum5r(0)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001d
    SLICE_X65Y79.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000039
    SLICE_X65Y79.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(2)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000019
    SLICE_X65Y80.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003b
    SLICE_X65Y80.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(4)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000015
    SLICE_X65Y81.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003d
    SLICE_X65Y81.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(6)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000011
    SLICE_X65Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003f
    SLICE_X65Y82.Y       Tciny                 0.756   ethernet/mpr/ipsum5r(8)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000c
    SLICE_X54Y81.G1      net (fanout=1)        0.739   ethernet/mpr/ipsum5r(9)
    SLICE_X54Y81.COUT    Topcyg                0.773   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X54Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X54Y82.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(10)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X54Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X54Y83.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(12)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X54Y84.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X54Y84.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(14)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X52Y79.F1      net (fanout=1)        0.870   ethernet/mpr/ipp7
    SLICE_X52Y79.X       Tilo                  0.660   ethernet/mpr/ipp7_anti_loop_AND_342_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_342_o1
    SLICE_X54Y77.BX      net (fanout=1)        0.597   ethernet/mpr/ipp7_anti_loop_AND_342_o
    SLICE_X54Y77.COUT    Tbxcy                 0.798   ethernet/mpr/ipsum7r(0)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X54Y78.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X54Y78.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(2)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000019
    SLICE_X54Y79.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003b
    SLICE_X54Y79.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(4)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000015
    SLICE_X54Y80.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003d
    SLICE_X54Y80.Y       Tciny                 0.768   ethernet/mpr/ipsum7r(6)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000010
    SLICE_X54Y88.F3      net (fanout=1)        0.458   ethernet/mpr/ipsum7r(7)
    SLICE_X54Y88.CLK     Tfck                  0.776   ethernet/mpr/Shift(25)_7
                                                       ethernet/mpr/Mmux_Shift[25][7]_ipsum7r[7]_MUX_9319_o11
                                                       ethernet/mpr/Shift(25)_7
    -------------------------------------------------  ---------------------------
    Total                                     18.163ns (10.850ns logic, 7.313ns route)
                                                       (59.7% logic, 40.3% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/mpr/Shift(25)_5 (SLICE_X52Y85.F4), 32871 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.706ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift(25)_5 (FF)
  Requirement:          24.000ns
  Data Path Delay:      18.294ns (Levels of Logic = 25)
  Clock Path Skew:      0.000ns
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift(25)_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y77.YQ      Tcko                  0.567   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X64Y75.G2      net (fanout=11)       1.887   ethernet/mpr/anti_loop
    SLICE_X64Y75.Y       Tilo                  0.660   ethernet/mpr/ipp5_anti_loop_AND_340_o
                                                       ethernet/mpr/ipp1_anti_loop_AND_336_o1
    SLICE_X64Y78.BX      net (fanout=1)        0.565   ethernet/mpr/ipp1_anti_loop_AND_336_o
    SLICE_X64Y78.COUT    Tbxcy                 0.798   ethernet/mpr/ipsum1r(0)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000001d
    SLICE_X64Y79.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig00000039
    SLICE_X64Y79.COUT    Tbyp                  0.113   ethernet/mpr/ipsum1r(2)
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000019
    SLICE_X64Y80.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003b
    SLICE_X64Y80.COUT    Tbyp                  0.113   ethernet/mpr/ipsum1r(4)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000015
    SLICE_X64Y81.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003d
    SLICE_X64Y81.COUT    Tbyp                  0.113   ethernet/mpr/ipsum1r(6)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000011
    SLICE_X64Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003f
    SLICE_X64Y82.X       Tcinx                 0.432   ethernet/mpr/ipsum1r(8)
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000000e
    SLICE_X65Y82.F2      net (fanout=1)        0.618   ethernet/mpr/ipsum1r(8)
    SLICE_X65Y82.COUT    Topcyf                1.011   ethernet/mpr/ipsum5r(8)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000029
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000d
    SLICE_X65Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000041
    SLICE_X65Y83.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(10)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000009
    SLICE_X65Y84.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000035
    SLICE_X65Y84.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(12)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000005
    SLICE_X65Y85.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000037
    SLICE_X65Y85.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(14)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001e
    SLICE_X64Y75.F2      net (fanout=1)        1.014   ethernet/mpr/ipp5
    SLICE_X64Y75.X       Tilo                  0.660   ethernet/mpr/ipp5_anti_loop_AND_340_o
                                                       ethernet/mpr/ipp5_anti_loop_AND_340_o1
    SLICE_X65Y78.BX      net (fanout=1)        0.565   ethernet/mpr/ipp5_anti_loop_AND_340_o
    SLICE_X65Y78.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum5r(0)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001d
    SLICE_X65Y79.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000039
    SLICE_X65Y79.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(2)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000019
    SLICE_X65Y80.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003b
    SLICE_X65Y80.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(4)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000015
    SLICE_X65Y81.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003d
    SLICE_X65Y81.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(6)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000011
    SLICE_X65Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003f
    SLICE_X65Y82.Y       Tciny                 0.756   ethernet/mpr/ipsum5r(8)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000c
    SLICE_X54Y81.G1      net (fanout=1)        0.739   ethernet/mpr/ipsum5r(9)
    SLICE_X54Y81.COUT    Topcyg                0.984   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X54Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X54Y82.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(10)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X54Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X54Y83.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(12)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X54Y84.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X54Y84.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(14)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X52Y79.F1      net (fanout=1)        0.870   ethernet/mpr/ipp7
    SLICE_X52Y79.X       Tilo                  0.660   ethernet/mpr/ipp7_anti_loop_AND_342_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_342_o1
    SLICE_X54Y77.BX      net (fanout=1)        0.597   ethernet/mpr/ipp7_anti_loop_AND_342_o
    SLICE_X54Y77.COUT    Tbxcy                 0.798   ethernet/mpr/ipsum7r(0)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X54Y78.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X54Y78.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(2)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000019
    SLICE_X54Y79.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003b
    SLICE_X54Y79.Y       Tciny                 0.768   ethernet/mpr/ipsum7r(4)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000014
    SLICE_X52Y85.F4      net (fanout=1)        0.491   ethernet/mpr/ipsum7r(5)
    SLICE_X52Y85.CLK     Tfck                  0.776   ethernet/mpr/Shift(25)_5
                                                       ethernet/mpr/Mmux_Shift[25][5]_ipsum7r[7]_MUX_9321_o11
                                                       ethernet/mpr/Shift(25)_5
    -------------------------------------------------  ---------------------------
    Total                                     18.294ns (10.948ns logic, 7.346ns route)
                                                       (59.8% logic, 40.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.887ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift(25)_5 (FF)
  Requirement:          24.000ns
  Data Path Delay:      18.113ns (Levels of Logic = 25)
  Clock Path Skew:      0.000ns
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift(25)_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y77.YQ      Tcko                  0.567   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X64Y75.G2      net (fanout=11)       1.887   ethernet/mpr/anti_loop
    SLICE_X64Y75.Y       Tilo                  0.660   ethernet/mpr/ipp5_anti_loop_AND_340_o
                                                       ethernet/mpr/ipp1_anti_loop_AND_336_o1
    SLICE_X64Y78.BX      net (fanout=1)        0.565   ethernet/mpr/ipp1_anti_loop_AND_336_o
    SLICE_X64Y78.COUT    Tbxcy                 0.798   ethernet/mpr/ipsum1r(0)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000001d
    SLICE_X64Y79.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig00000039
    SLICE_X64Y79.COUT    Tbyp                  0.113   ethernet/mpr/ipsum1r(2)
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000019
    SLICE_X64Y80.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003b
    SLICE_X64Y80.COUT    Tbyp                  0.113   ethernet/mpr/ipsum1r(4)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000015
    SLICE_X64Y81.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003d
    SLICE_X64Y81.COUT    Tbyp                  0.113   ethernet/mpr/ipsum1r(6)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000011
    SLICE_X64Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003f
    SLICE_X64Y82.X       Tcinx                 0.432   ethernet/mpr/ipsum1r(8)
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000000e
    SLICE_X65Y82.F2      net (fanout=1)        0.618   ethernet/mpr/ipsum1r(8)
    SLICE_X65Y82.COUT    Topcyf                0.830   ethernet/mpr/ipsum5r(8)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000d
    SLICE_X65Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000041
    SLICE_X65Y83.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(10)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000009
    SLICE_X65Y84.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000035
    SLICE_X65Y84.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(12)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000005
    SLICE_X65Y85.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000037
    SLICE_X65Y85.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(14)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001e
    SLICE_X64Y75.F2      net (fanout=1)        1.014   ethernet/mpr/ipp5
    SLICE_X64Y75.X       Tilo                  0.660   ethernet/mpr/ipp5_anti_loop_AND_340_o
                                                       ethernet/mpr/ipp5_anti_loop_AND_340_o1
    SLICE_X65Y78.BX      net (fanout=1)        0.565   ethernet/mpr/ipp5_anti_loop_AND_340_o
    SLICE_X65Y78.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum5r(0)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001d
    SLICE_X65Y79.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000039
    SLICE_X65Y79.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(2)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000019
    SLICE_X65Y80.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003b
    SLICE_X65Y80.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(4)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000015
    SLICE_X65Y81.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003d
    SLICE_X65Y81.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(6)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000011
    SLICE_X65Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003f
    SLICE_X65Y82.Y       Tciny                 0.756   ethernet/mpr/ipsum5r(8)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000c
    SLICE_X54Y81.G1      net (fanout=1)        0.739   ethernet/mpr/ipsum5r(9)
    SLICE_X54Y81.COUT    Topcyg                0.984   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X54Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X54Y82.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(10)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X54Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X54Y83.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(12)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X54Y84.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X54Y84.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(14)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X52Y79.F1      net (fanout=1)        0.870   ethernet/mpr/ipp7
    SLICE_X52Y79.X       Tilo                  0.660   ethernet/mpr/ipp7_anti_loop_AND_342_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_342_o1
    SLICE_X54Y77.BX      net (fanout=1)        0.597   ethernet/mpr/ipp7_anti_loop_AND_342_o
    SLICE_X54Y77.COUT    Tbxcy                 0.798   ethernet/mpr/ipsum7r(0)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X54Y78.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X54Y78.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(2)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000019
    SLICE_X54Y79.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003b
    SLICE_X54Y79.Y       Tciny                 0.768   ethernet/mpr/ipsum7r(4)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000014
    SLICE_X52Y85.F4      net (fanout=1)        0.491   ethernet/mpr/ipsum7r(5)
    SLICE_X52Y85.CLK     Tfck                  0.776   ethernet/mpr/Shift(25)_5
                                                       ethernet/mpr/Mmux_Shift[25][5]_ipsum7r[7]_MUX_9321_o11
                                                       ethernet/mpr/Shift(25)_5
    -------------------------------------------------  ---------------------------
    Total                                     18.113ns (10.767ns logic, 7.346ns route)
                                                       (59.4% logic, 40.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.917ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift(25)_5 (FF)
  Requirement:          24.000ns
  Data Path Delay:      18.083ns (Levels of Logic = 25)
  Clock Path Skew:      0.000ns
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift(25)_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y77.YQ      Tcko                  0.567   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X64Y75.G2      net (fanout=11)       1.887   ethernet/mpr/anti_loop
    SLICE_X64Y75.Y       Tilo                  0.660   ethernet/mpr/ipp5_anti_loop_AND_340_o
                                                       ethernet/mpr/ipp1_anti_loop_AND_336_o1
    SLICE_X64Y78.BX      net (fanout=1)        0.565   ethernet/mpr/ipp1_anti_loop_AND_336_o
    SLICE_X64Y78.COUT    Tbxcy                 0.798   ethernet/mpr/ipsum1r(0)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000001d
    SLICE_X64Y79.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig00000039
    SLICE_X64Y79.COUT    Tbyp                  0.113   ethernet/mpr/ipsum1r(2)
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000019
    SLICE_X64Y80.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003b
    SLICE_X64Y80.COUT    Tbyp                  0.113   ethernet/mpr/ipsum1r(4)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000015
    SLICE_X64Y81.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003d
    SLICE_X64Y81.COUT    Tbyp                  0.113   ethernet/mpr/ipsum1r(6)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000011
    SLICE_X64Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003f
    SLICE_X64Y82.X       Tcinx                 0.432   ethernet/mpr/ipsum1r(8)
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000000e
    SLICE_X65Y82.F2      net (fanout=1)        0.618   ethernet/mpr/ipsum1r(8)
    SLICE_X65Y82.COUT    Topcyf                1.011   ethernet/mpr/ipsum5r(8)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000029
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000d
    SLICE_X65Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000041
    SLICE_X65Y83.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(10)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000009
    SLICE_X65Y84.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000035
    SLICE_X65Y84.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(12)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000005
    SLICE_X65Y85.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000037
    SLICE_X65Y85.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(14)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001e
    SLICE_X64Y75.F2      net (fanout=1)        1.014   ethernet/mpr/ipp5
    SLICE_X64Y75.X       Tilo                  0.660   ethernet/mpr/ipp5_anti_loop_AND_340_o
                                                       ethernet/mpr/ipp5_anti_loop_AND_340_o1
    SLICE_X65Y78.BX      net (fanout=1)        0.565   ethernet/mpr/ipp5_anti_loop_AND_340_o
    SLICE_X65Y78.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum5r(0)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001d
    SLICE_X65Y79.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000039
    SLICE_X65Y79.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(2)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000019
    SLICE_X65Y80.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003b
    SLICE_X65Y80.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(4)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000015
    SLICE_X65Y81.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003d
    SLICE_X65Y81.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(6)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000011
    SLICE_X65Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003f
    SLICE_X65Y82.Y       Tciny                 0.756   ethernet/mpr/ipsum5r(8)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000c
    SLICE_X54Y81.G1      net (fanout=1)        0.739   ethernet/mpr/ipsum5r(9)
    SLICE_X54Y81.COUT    Topcyg                0.773   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X54Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X54Y82.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(10)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X54Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X54Y83.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(12)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X54Y84.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X54Y84.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(14)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X52Y79.F1      net (fanout=1)        0.870   ethernet/mpr/ipp7
    SLICE_X52Y79.X       Tilo                  0.660   ethernet/mpr/ipp7_anti_loop_AND_342_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_342_o1
    SLICE_X54Y77.BX      net (fanout=1)        0.597   ethernet/mpr/ipp7_anti_loop_AND_342_o
    SLICE_X54Y77.COUT    Tbxcy                 0.798   ethernet/mpr/ipsum7r(0)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X54Y78.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X54Y78.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(2)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000019
    SLICE_X54Y79.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003b
    SLICE_X54Y79.Y       Tciny                 0.768   ethernet/mpr/ipsum7r(4)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000014
    SLICE_X52Y85.F4      net (fanout=1)        0.491   ethernet/mpr/ipsum7r(5)
    SLICE_X52Y85.CLK     Tfck                  0.776   ethernet/mpr/Shift(25)_5
                                                       ethernet/mpr/Mmux_Shift[25][5]_ipsum7r[7]_MUX_9321_o11
                                                       ethernet/mpr/Shift(25)_5
    -------------------------------------------------  ---------------------------
    Total                                     18.083ns (10.737ns logic, 7.346ns route)
                                                       (59.4% logic, 40.6% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/mpr/Shift(24)_1 (SLICE_X55Y78.F4), 50607 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.784ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift(24)_1 (FF)
  Requirement:          24.000ns
  Data Path Delay:      18.216ns (Levels of Logic = 27)
  Clock Path Skew:      0.000ns
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift(24)_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y77.YQ      Tcko                  0.567   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X64Y75.G2      net (fanout=11)       1.887   ethernet/mpr/anti_loop
    SLICE_X64Y75.Y       Tilo                  0.660   ethernet/mpr/ipp5_anti_loop_AND_340_o
                                                       ethernet/mpr/ipp1_anti_loop_AND_336_o1
    SLICE_X64Y78.BX      net (fanout=1)        0.565   ethernet/mpr/ipp1_anti_loop_AND_336_o
    SLICE_X64Y78.COUT    Tbxcy                 0.798   ethernet/mpr/ipsum1r(0)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000001d
    SLICE_X64Y79.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig00000039
    SLICE_X64Y79.COUT    Tbyp                  0.113   ethernet/mpr/ipsum1r(2)
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000019
    SLICE_X64Y80.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003b
    SLICE_X64Y80.COUT    Tbyp                  0.113   ethernet/mpr/ipsum1r(4)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000015
    SLICE_X64Y81.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003d
    SLICE_X64Y81.COUT    Tbyp                  0.113   ethernet/mpr/ipsum1r(6)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000011
    SLICE_X64Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003f
    SLICE_X64Y82.X       Tcinx                 0.432   ethernet/mpr/ipsum1r(8)
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000000e
    SLICE_X65Y82.F2      net (fanout=1)        0.618   ethernet/mpr/ipsum1r(8)
    SLICE_X65Y82.COUT    Topcyf                1.011   ethernet/mpr/ipsum5r(8)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000029
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000d
    SLICE_X65Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000041
    SLICE_X65Y83.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(10)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000009
    SLICE_X65Y84.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000035
    SLICE_X65Y84.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(12)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000005
    SLICE_X65Y85.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000037
    SLICE_X65Y85.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(14)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001e
    SLICE_X64Y75.F2      net (fanout=1)        1.014   ethernet/mpr/ipp5
    SLICE_X64Y75.X       Tilo                  0.660   ethernet/mpr/ipp5_anti_loop_AND_340_o
                                                       ethernet/mpr/ipp5_anti_loop_AND_340_o1
    SLICE_X65Y78.BX      net (fanout=1)        0.565   ethernet/mpr/ipp5_anti_loop_AND_340_o
    SLICE_X65Y78.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum5r(0)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001d
    SLICE_X65Y79.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000039
    SLICE_X65Y79.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(2)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000019
    SLICE_X65Y80.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003b
    SLICE_X65Y80.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(4)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000015
    SLICE_X65Y81.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003d
    SLICE_X65Y81.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(6)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000011
    SLICE_X65Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003f
    SLICE_X65Y82.Y       Tciny                 0.756   ethernet/mpr/ipsum5r(8)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000c
    SLICE_X54Y81.G1      net (fanout=1)        0.739   ethernet/mpr/ipsum5r(9)
    SLICE_X54Y81.COUT    Topcyg                0.984   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X54Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X54Y82.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(10)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X54Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X54Y83.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(12)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X54Y84.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X54Y84.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(14)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X52Y79.F1      net (fanout=1)        0.870   ethernet/mpr/ipp7
    SLICE_X52Y79.X       Tilo                  0.660   ethernet/mpr/ipp7_anti_loop_AND_342_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_342_o1
    SLICE_X54Y77.BX      net (fanout=1)        0.597   ethernet/mpr/ipp7_anti_loop_AND_342_o
    SLICE_X54Y77.COUT    Tbxcy                 0.798   ethernet/mpr/ipsum7r(0)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X54Y78.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X54Y78.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(2)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000019
    SLICE_X54Y79.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003b
    SLICE_X54Y79.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(4)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000015
    SLICE_X54Y80.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003d
    SLICE_X54Y80.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(6)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000011
    SLICE_X54Y81.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003f
    SLICE_X54Y81.Y       Tciny                 0.768   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000c
    SLICE_X55Y78.F4      net (fanout=1)        0.235   ethernet/mpr/ipsum7r(9)
    SLICE_X55Y78.CLK     Tfck                  0.728   ethernet/mpr/Shift(24)_1
                                                       ethernet/mpr/Mmux_Shift[24][1]_ipsum7r[15]_MUX_9333_o11
                                                       ethernet/mpr/Shift(24)_1
    -------------------------------------------------  ---------------------------
    Total                                     18.216ns (11.126ns logic, 7.090ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.965ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift(24)_1 (FF)
  Requirement:          24.000ns
  Data Path Delay:      18.035ns (Levels of Logic = 27)
  Clock Path Skew:      0.000ns
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift(24)_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y77.YQ      Tcko                  0.567   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X64Y75.G2      net (fanout=11)       1.887   ethernet/mpr/anti_loop
    SLICE_X64Y75.Y       Tilo                  0.660   ethernet/mpr/ipp5_anti_loop_AND_340_o
                                                       ethernet/mpr/ipp1_anti_loop_AND_336_o1
    SLICE_X64Y78.BX      net (fanout=1)        0.565   ethernet/mpr/ipp1_anti_loop_AND_336_o
    SLICE_X64Y78.COUT    Tbxcy                 0.798   ethernet/mpr/ipsum1r(0)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000001d
    SLICE_X64Y79.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig00000039
    SLICE_X64Y79.COUT    Tbyp                  0.113   ethernet/mpr/ipsum1r(2)
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000019
    SLICE_X64Y80.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003b
    SLICE_X64Y80.COUT    Tbyp                  0.113   ethernet/mpr/ipsum1r(4)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000015
    SLICE_X64Y81.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003d
    SLICE_X64Y81.COUT    Tbyp                  0.113   ethernet/mpr/ipsum1r(6)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000011
    SLICE_X64Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003f
    SLICE_X64Y82.X       Tcinx                 0.432   ethernet/mpr/ipsum1r(8)
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000000e
    SLICE_X65Y82.F2      net (fanout=1)        0.618   ethernet/mpr/ipsum1r(8)
    SLICE_X65Y82.COUT    Topcyf                0.830   ethernet/mpr/ipsum5r(8)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000d
    SLICE_X65Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000041
    SLICE_X65Y83.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(10)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000009
    SLICE_X65Y84.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000035
    SLICE_X65Y84.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(12)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000005
    SLICE_X65Y85.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000037
    SLICE_X65Y85.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(14)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001e
    SLICE_X64Y75.F2      net (fanout=1)        1.014   ethernet/mpr/ipp5
    SLICE_X64Y75.X       Tilo                  0.660   ethernet/mpr/ipp5_anti_loop_AND_340_o
                                                       ethernet/mpr/ipp5_anti_loop_AND_340_o1
    SLICE_X65Y78.BX      net (fanout=1)        0.565   ethernet/mpr/ipp5_anti_loop_AND_340_o
    SLICE_X65Y78.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum5r(0)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001d
    SLICE_X65Y79.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000039
    SLICE_X65Y79.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(2)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000019
    SLICE_X65Y80.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003b
    SLICE_X65Y80.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(4)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000015
    SLICE_X65Y81.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003d
    SLICE_X65Y81.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(6)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000011
    SLICE_X65Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003f
    SLICE_X65Y82.Y       Tciny                 0.756   ethernet/mpr/ipsum5r(8)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000c
    SLICE_X54Y81.G1      net (fanout=1)        0.739   ethernet/mpr/ipsum5r(9)
    SLICE_X54Y81.COUT    Topcyg                0.984   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X54Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X54Y82.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(10)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X54Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X54Y83.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(12)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X54Y84.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X54Y84.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(14)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X52Y79.F1      net (fanout=1)        0.870   ethernet/mpr/ipp7
    SLICE_X52Y79.X       Tilo                  0.660   ethernet/mpr/ipp7_anti_loop_AND_342_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_342_o1
    SLICE_X54Y77.BX      net (fanout=1)        0.597   ethernet/mpr/ipp7_anti_loop_AND_342_o
    SLICE_X54Y77.COUT    Tbxcy                 0.798   ethernet/mpr/ipsum7r(0)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X54Y78.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X54Y78.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(2)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000019
    SLICE_X54Y79.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003b
    SLICE_X54Y79.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(4)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000015
    SLICE_X54Y80.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003d
    SLICE_X54Y80.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(6)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000011
    SLICE_X54Y81.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003f
    SLICE_X54Y81.Y       Tciny                 0.768   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000c
    SLICE_X55Y78.F4      net (fanout=1)        0.235   ethernet/mpr/ipsum7r(9)
    SLICE_X55Y78.CLK     Tfck                  0.728   ethernet/mpr/Shift(24)_1
                                                       ethernet/mpr/Mmux_Shift[24][1]_ipsum7r[15]_MUX_9333_o11
                                                       ethernet/mpr/Shift(24)_1
    -------------------------------------------------  ---------------------------
    Total                                     18.035ns (10.945ns logic, 7.090ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.995ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift(24)_1 (FF)
  Requirement:          24.000ns
  Data Path Delay:      18.005ns (Levels of Logic = 27)
  Clock Path Skew:      0.000ns
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift(24)_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y77.YQ      Tcko                  0.567   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X64Y75.G2      net (fanout=11)       1.887   ethernet/mpr/anti_loop
    SLICE_X64Y75.Y       Tilo                  0.660   ethernet/mpr/ipp5_anti_loop_AND_340_o
                                                       ethernet/mpr/ipp1_anti_loop_AND_336_o1
    SLICE_X64Y78.BX      net (fanout=1)        0.565   ethernet/mpr/ipp1_anti_loop_AND_336_o
    SLICE_X64Y78.COUT    Tbxcy                 0.798   ethernet/mpr/ipsum1r(0)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000001d
    SLICE_X64Y79.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig00000039
    SLICE_X64Y79.COUT    Tbyp                  0.113   ethernet/mpr/ipsum1r(2)
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000019
    SLICE_X64Y80.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003b
    SLICE_X64Y80.COUT    Tbyp                  0.113   ethernet/mpr/ipsum1r(4)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000015
    SLICE_X64Y81.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003d
    SLICE_X64Y81.COUT    Tbyp                  0.113   ethernet/mpr/ipsum1r(6)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000011
    SLICE_X64Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003f
    SLICE_X64Y82.X       Tcinx                 0.432   ethernet/mpr/ipsum1r(8)
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000000e
    SLICE_X65Y82.F2      net (fanout=1)        0.618   ethernet/mpr/ipsum1r(8)
    SLICE_X65Y82.COUT    Topcyf                1.011   ethernet/mpr/ipsum5r(8)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000029
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000d
    SLICE_X65Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000041
    SLICE_X65Y83.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(10)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000009
    SLICE_X65Y84.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000035
    SLICE_X65Y84.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(12)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000005
    SLICE_X65Y85.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000037
    SLICE_X65Y85.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(14)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001e
    SLICE_X64Y75.F2      net (fanout=1)        1.014   ethernet/mpr/ipp5
    SLICE_X64Y75.X       Tilo                  0.660   ethernet/mpr/ipp5_anti_loop_AND_340_o
                                                       ethernet/mpr/ipp5_anti_loop_AND_340_o1
    SLICE_X65Y78.BX      net (fanout=1)        0.565   ethernet/mpr/ipp5_anti_loop_AND_340_o
    SLICE_X65Y78.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum5r(0)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001d
    SLICE_X65Y79.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000039
    SLICE_X65Y79.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(2)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000019
    SLICE_X65Y80.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003b
    SLICE_X65Y80.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(4)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000015
    SLICE_X65Y81.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003d
    SLICE_X65Y81.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(6)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000011
    SLICE_X65Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003f
    SLICE_X65Y82.Y       Tciny                 0.756   ethernet/mpr/ipsum5r(8)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000c
    SLICE_X54Y81.G1      net (fanout=1)        0.739   ethernet/mpr/ipsum5r(9)
    SLICE_X54Y81.COUT    Topcyg                0.773   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X54Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X54Y82.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(10)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X54Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X54Y83.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(12)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X54Y84.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X54Y84.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(14)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X52Y79.F1      net (fanout=1)        0.870   ethernet/mpr/ipp7
    SLICE_X52Y79.X       Tilo                  0.660   ethernet/mpr/ipp7_anti_loop_AND_342_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_342_o1
    SLICE_X54Y77.BX      net (fanout=1)        0.597   ethernet/mpr/ipp7_anti_loop_AND_342_o
    SLICE_X54Y77.COUT    Tbxcy                 0.798   ethernet/mpr/ipsum7r(0)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X54Y78.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X54Y78.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(2)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000019
    SLICE_X54Y79.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003b
    SLICE_X54Y79.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(4)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000015
    SLICE_X54Y80.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003d
    SLICE_X54Y80.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(6)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000011
    SLICE_X54Y81.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003f
    SLICE_X54Y81.Y       Tciny                 0.768   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000c
    SLICE_X55Y78.F4      net (fanout=1)        0.235   ethernet/mpr/ipsum7r(9)
    SLICE_X55Y78.CLK     Tfck                  0.728   ethernet/mpr/Shift(24)_1
                                                       ethernet/mpr/Mmux_Shift[24][1]_ipsum7r[15]_MUX_9333_o11
                                                       ethernet/mpr/Shift(24)_1
    -------------------------------------------------  ---------------------------
    Total                                     18.005ns (10.915ns logic, 7.090ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------

Hold Paths: NET "e_tx_clk_bf" PERIOD = 40 ns HIGH 40%;
--------------------------------------------------------------------------------

Paths for end point ethernet/aa/Mshreg_Shift_16 (SLICE_X42Y26.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.605ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ethernet/aa/Shift(22)_0 (FF)
  Destination:          ethernet/aa/Mshreg_Shift_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.004 - 0.002)
  Source Clock:         e_tx_clk_bf_BUFG rising at 40.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ethernet/aa/Shift(22)_0 to ethernet/aa/Mshreg_Shift_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y28.YQ      Tcko                  0.409   ethernet/aa/Shift(22)_1
                                                       ethernet/aa/Shift(22)_0
    SLICE_X42Y26.BY      net (fanout=1)        0.308   ethernet/aa/Shift(22)_0
    SLICE_X42Y26.CLK     Tdh         (-Th)     0.110   ethernet/aa/Mshreg_Shift_16
                                                       ethernet/aa/Mshreg_Shift_16
    -------------------------------------------------  ---------------------------
    Total                                      0.607ns (0.299ns logic, 0.308ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/aa/Mshreg_Shift_17 (SLICE_X40Y24.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.609ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ethernet/aa/Shift(22)_3 (FF)
  Destination:          ethernet/aa/Mshreg_Shift_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.610ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.005 - 0.004)
  Source Clock:         e_tx_clk_bf_BUFG rising at 40.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ethernet/aa/Shift(22)_3 to ethernet/aa/Mshreg_Shift_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y27.XQ      Tcko                  0.412   ethernet/aa/Shift(22)_3
                                                       ethernet/aa/Shift(22)_3
    SLICE_X40Y24.BY      net (fanout=1)        0.308   ethernet/aa/Shift(22)_3
    SLICE_X40Y24.CLK     Tdh         (-Th)     0.110   ethernet/aa/Mshreg_Shift_17
                                                       ethernet/aa/Mshreg_Shift_17
    -------------------------------------------------  ---------------------------
    Total                                      0.610ns (0.302ns logic, 0.308ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/aa/Mshreg_Shift_122 (SLICE_X40Y38.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.609ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ethernet/aa/Shift(22)_6 (FF)
  Destination:          ethernet/aa/Mshreg_Shift_122 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.607ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.013 - 0.015)
  Source Clock:         e_tx_clk_bf_BUFG rising at 40.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ethernet/aa/Shift(22)_6 to ethernet/aa/Mshreg_Shift_122
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y40.YQ      Tcko                  0.409   ethernet/aa/Shift(22)_7
                                                       ethernet/aa/Shift(22)_6
    SLICE_X40Y38.BY      net (fanout=1)        0.308   ethernet/aa/Shift(22)_6
    SLICE_X40Y38.CLK     Tdh         (-Th)     0.110   ethernet/aa/Shift_1213
                                                       ethernet/aa/Mshreg_Shift_122
    -------------------------------------------------  ---------------------------
    Total                                      0.607ns (0.299ns logic, 0.308ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "e_tx_clk_bf" PERIOD = 40 ns HIGH 40%;
--------------------------------------------------------------------------------
Slack: 36.545ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 16.000ns
  High pulse limit: 1.382ns (Tbpwh)
  Physical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKB
  Logical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B/CLKB
  Location pin: RAMB16_X0Y6.CLKB
  Clock network: e_tx_clk_bf_BUFG
--------------------------------------------------------------------------------
Slack: 36.545ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 16.000ns
  High pulse limit: 1.382ns (Tbpwh)
  Physical resource: fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKB
  Logical resource: fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B/CLKB
  Location pin: RAMB16_X0Y5.CLKB
  Clock network: e_tx_clk_bf_BUFG
--------------------------------------------------------------------------------
Slack: 37.237ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.763ns (361.925MHz) (Tbp)
  Physical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKB
  Logical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B/CLKB
  Location pin: RAMB16_X0Y6.CLKB
  Clock network: e_tx_clk_bf_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clk" PERIOD = 20 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   7.500ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------
Slack: 12.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: pll_1/DCM_SP_INST/CLKIN
  Logical resource: pll_1/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: pll_1/CLKIN_IBUFG_OUT
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 12.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: pll_1/DCM_SP_INST/CLKIN
  Logical resource: pll_1/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: pll_1/CLKIN_IBUFG_OUT
--------------------------------------------------------------------------------
Slack: 16.365ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.635ns (275.103MHz) (Tdcmpc)
  Physical resource: pll_1/DCM_SP_INST/CLKIN
  Logical resource: pll_1/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: pll_1/CLKIN_IBUFG_OUT
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "pll_1/CLK0_BUF" derived from  NET 
"pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;  duty cycle corrected to 20 nS 
 HIGH 10 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 964 paths analyzed, 366 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.190ns.
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_DQ.G_DW[12].U_DQ (SLICE_X3Y56.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     12.810ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_01/en_reg (FF)
  Destination:          U_ila_pro_0/U0/I_DQ.G_DW[12].U_DQ (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.190ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_01_sck_OBUF rising at 0.000ns
  Destination Clock:    clk_50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_01/en_reg to U_ila_pro_0/U0/I_DQ.G_DW[12].U_DQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y37.XQ      Tcko                  0.514   adc_01/en_reg
                                                       adc_01/en_reg
    BUFGMUX_X3Y6.I0      net (fanout=11)       2.520   adc_01/en_reg
    BUFGMUX_X3Y6.O       Tgi0o                 1.457   adc_01/en_reg_BUFG
                                                       adc_01/en_reg_BUFG.GCLKMUX
                                                       adc_01/en_reg_BUFG
    SLICE_X3Y56.BY       net (fanout=101)      2.385   adc_01_en
    SLICE_X3Y56.CLK      Tdick                 0.314   U_ila_pro_0/U0/iDATA<13>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[12].U_DQ
    -------------------------------------------------  ---------------------------
    Total                                      7.190ns (2.285ns logic, 4.905ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[14].U_SRL.U_FDR0 (SLICE_X32Y82.BY), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.409ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[14].U_SRL.U_FDR0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.591ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50 rising at 0.000ns
  Destination Clock:    clk_50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[14].U_SRL.U_FDR0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y75.YQ      Tcko                  0.511   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/trigCondIn<1>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X42Y85.F3      net (fanout=34)       2.519   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/trigCondIn<0>
    SLICE_X42Y85.X       Tilo                  0.660   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<14>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[14].U_MUS.U_MUX/U_CS_MUX/I1.U_MUX2/O1
    SLICE_X42Y84.F1      net (fanout=1)        0.598   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<14>
    SLICE_X42Y84.X       Tilo                  0.660   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<14>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[14].SI_CFG/I_NOLUT6.I_SRL_T2.U_SRLC16E
    SLICE_X32Y82.BY      net (fanout=1)        1.310   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<14>
    SLICE_X32Y82.CLK     Tdick                 0.333   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/state<15>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[14].U_SRL.U_FDR0
    -------------------------------------------------  ---------------------------
    Total                                      6.591ns (2.164ns logic, 4.427ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.851ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[14].U_SRL.U_FDR0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.149ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50 rising at 0.000ns
  Destination Clock:    clk_50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[14].U_SRL.U_FDR0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y75.XQ      Tcko                  0.514   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/trigCondIn<1>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X42Y85.F1      net (fanout=18)       2.074   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/trigCondIn<1>
    SLICE_X42Y85.X       Tilo                  0.660   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<14>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[14].U_MUS.U_MUX/U_CS_MUX/I1.U_MUX2/O1
    SLICE_X42Y84.F1      net (fanout=1)        0.598   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<14>
    SLICE_X42Y84.X       Tilo                  0.660   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<14>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[14].SI_CFG/I_NOLUT6.I_SRL_T2.U_SRLC16E
    SLICE_X32Y82.BY      net (fanout=1)        1.310   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<14>
    SLICE_X32Y82.CLK     Tdick                 0.333   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/state<15>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[14].U_SRL.U_FDR0
    -------------------------------------------------  ---------------------------
    Total                                      6.149ns (2.167ns logic, 3.982ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.667ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[14].U_SRL.U_FDR0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.333ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50 rising at 0.000ns
  Destination Clock:    clk_50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[14].U_SRL.U_FDR0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y75.YQ      Tcko                  0.511   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/trigCondIn<1>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X42Y84.F3      net (fanout=34)       2.519   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/trigCondIn<0>
    SLICE_X42Y84.X       Tilo                  0.660   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<14>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[14].SI_CFG/I_NOLUT6.I_SRL_T2.U_SRLC16E
    SLICE_X32Y82.BY      net (fanout=1)        1.310   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<14>
    SLICE_X32Y82.CLK     Tdick                 0.333   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/state<15>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[14].U_SRL.U_FDR0
    -------------------------------------------------  ---------------------------
    Total                                      5.333ns (1.504ns logic, 3.829ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q (SLICE_X14Y68.SR), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.683ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.305ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.056 - 0.068)
  Source Clock:         clk_50 rising at 0.000ns
  Destination Clock:    clk_50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR to U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y78.YQ      Tcko                  0.511   U_ila_pro_0/U0/I_YES_D.U_ILA/iTRIGGER
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR
    SLICE_X0Y72.F3       net (fanout=37)       2.486   U_ila_pro_0/U0/I_YES_D.U_ILA/iTRIGGER
    SLICE_X0Y72.F5       Tif5                  0.896   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.U0_MUXF5
    SLICE_X0Y72.FXINA    net (fanout=1)        0.000   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/jO<0>
    SLICE_X0Y72.Y        Tif6y                 0.354   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_NO_OREG.U_MUXF6
    SLICE_X14Y68.SR      net (fanout=3)        1.264   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X14Y68.CLK     Tsrck                 0.794   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      6.305ns (2.555ns logic, 3.750ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.683ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.305ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.056 - 0.068)
  Source Clock:         clk_50 rising at 0.000ns
  Destination Clock:    clk_50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR to U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y78.YQ      Tcko                  0.511   U_ila_pro_0/U0/I_YES_D.U_ILA/iTRIGGER
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR
    SLICE_X0Y72.G3       net (fanout=37)       2.486   U_ila_pro_0/U0/I_YES_D.U_ILA/iTRIGGER
    SLICE_X0Y72.F5       Tif5                  0.896   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG0_CFGLUT4
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.U0_MUXF5
    SLICE_X0Y72.FXINA    net (fanout=1)        0.000   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/jO<0>
    SLICE_X0Y72.Y        Tif6y                 0.354   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_NO_OREG.U_MUXF6
    SLICE_X14Y68.SR      net (fanout=3)        1.264   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X14Y68.CLK     Tsrck                 0.794   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      6.305ns (2.555ns logic, 3.750ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.683ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.305ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.056 - 0.068)
  Source Clock:         clk_50 rising at 0.000ns
  Destination Clock:    clk_50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR to U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y78.YQ      Tcko                  0.511   U_ila_pro_0/U0/I_YES_D.U_ILA/iTRIGGER
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR
    SLICE_X0Y73.G3       net (fanout=37)       2.486   U_ila_pro_0/U0/I_YES_D.U_ILA/iTRIGGER
    SLICE_X0Y73.F5       Tif5                  0.896   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/jO<1>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG1_CFGLUT4
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.U1_MUXF5
    SLICE_X0Y72.FXINB    net (fanout=1)        0.000   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/jO<1>
    SLICE_X0Y72.Y        Tif6y                 0.354   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_NO_OREG.U_MUXF6
    SLICE_X14Y68.SR      net (fanout=3)        1.264   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X14Y68.CLK     Tsrck                 0.794   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      6.305ns (2.555ns logic, 3.750ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "pll_1/CLK0_BUF" derived from
 NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
 duty cycle corrected to 20 nS  HIGH 10 nS 

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[13].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X2Y56.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.598ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[13].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[13].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.598ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50 rising at 20.000ns
  Destination Clock:    clk_50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[13].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[13].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y56.XQ       Tcko                  0.411   U_ila_pro_0/U0/iDATA<13>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[13].U_DQ
    SLICE_X2Y56.BX       net (fanout=1)        0.317   U_ila_pro_0/U0/iDATA<13>
    SLICE_X2Y56.CLK      Tdh         (-Th)     0.130   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<13>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[13].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.598ns (0.281ns logic, 0.317ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[11].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X2Y45.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.599ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[11].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[11].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.599ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50 rising at 20.000ns
  Destination Clock:    clk_50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[11].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[11].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y44.XQ       Tcko                  0.412   U_ila_pro_0/U0/iDATA<11>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[11].U_DQ
    SLICE_X2Y45.BX       net (fanout=1)        0.317   U_ila_pro_0/U0/iDATA<11>
    SLICE_X2Y45.CLK      Tdh         (-Th)     0.130   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<11>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[11].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.599ns (0.282ns logic, 0.317ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[0].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X12Y46.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.627ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[0].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[0].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.628ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.092 - 0.091)
  Source Clock:         clk_50 rising at 20.000ns
  Destination Clock:    clk_50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[0].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[0].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y45.YQ      Tcko                  0.409   U_ila_pro_0/U0/iDATA<1>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[0].U_DQ
    SLICE_X12Y46.BY      net (fanout=1)        0.329   U_ila_pro_0/U0/iDATA<0>
    SLICE_X12Y46.CLK     Tdh         (-Th)     0.110   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<1>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[0].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.628ns (0.299ns logic, 0.329ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "pll_1/CLK0_BUF" derived from
 NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
 duty cycle corrected to 20 nS  HIGH 10 nS 

--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: pll_2/DCM_SP_INST/CLKIN
  Logical resource: pll_2/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: clk_50
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: pll_2/DCM_SP_INST/CLKIN
  Logical resource: pll_2/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: clk_50
--------------------------------------------------------------------------------
Slack: 16.365ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.635ns (275.103MHz) (Tdcmpco)
  Physical resource: pll_1/DCM_SP_INST/CLK0
  Logical resource: pll_1/DCM_SP_INST/CLK0
  Location pin: DCM_X0Y1.CLK0
  Clock network: pll_1/CLK0_BUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "pll_2/CLKDV_BUF" derived from  NET 
"pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;  multiplied by 4.00 to 80 nS 
and duty cycle corrected to HIGH 40 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 8982 paths analyzed, 1751 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  55.208ns.
--------------------------------------------------------------------------------

Paths for end point ethernet/odto/wren (SLICE_X40Y49.SR), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.099ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_NORTH_strob (FF)
  Destination:          ethernet/odto/wren (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.901ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_2x rising at 70.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BTN_NORTH_strob to ethernet/odto/wren
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y63.XQ      Tcko                  0.515   BTN_NORTH_strob
                                                       BTN_NORTH_strob
    SLICE_X29Y64.G4      net (fanout=21)       0.535   BTN_NORTH_strob
    SLICE_X29Y64.Y       Tilo                  0.612   ethernet/local_reset_summary
                                                       ethernet/local_reset_summary_SW1
    SLICE_X29Y64.F3      net (fanout=1)        0.020   ethernet/N15
    SLICE_X29Y64.X       Tilo                  0.612   ethernet/local_reset_summary
                                                       ethernet/local_reset_summary
    SLICE_X41Y49.G2      net (fanout=129)      2.144   ethernet/local_reset_summary
    SLICE_X41Y49.Y       Tilo                  0.612   ethernet/odto/GND_26_o_counter[9]_AND_301_o1
                                                       ethernet/odto/Mcount_counter_val1
    SLICE_X40Y49.SR      net (fanout=7)        1.057   ethernet/odto/Mcount_counter_val
    SLICE_X40Y49.CLK     Tsrck                 0.794   eth_comp_data_ena
                                                       ethernet/odto/wren
    -------------------------------------------------  ---------------------------
    Total                                      6.901ns (3.145ns logic, 3.756ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     68.493ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/ap/dataen (FF)
  Destination:          ethernet/odto/wren (FF)
  Requirement:          80.000ns
  Data Path Delay:      11.498ns (Levels of Logic = 6)
  Clock Path Skew:      -0.009ns (0.100 - 0.109)
  Source Clock:         clk_12 rising at 0.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/ap/dataen to ethernet/odto/wren
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y76.XQ      Tcko                  0.514   ethernet/flag_is_input_IP_valid
                                                       ethernet/ap/dataen
    SLICE_X36Y71.G2      net (fanout=1)        0.866   ethernet/flag_is_input_IP_valid
    SLICE_X36Y71.Y       Tilo                  0.660   ethernet/dh/_n0266_inv
                                                       ethernet/dh/isNotAValidPacket0
    SLICE_X24Y76.F3      net (fanout=1)        0.859   ethernet/dh/isNotAValidPacket0
    SLICE_X24Y76.X       Tilo                  0.660   ethernet/dh/isNotAValidPacket110
                                                       ethernet/dh/isNotAValidPacket110
    SLICE_X33Y70.G4      net (fanout=1)        0.850   ethernet/dh/isNotAValidPacket110
    SLICE_X33Y70.Y       Tilo                  0.612   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket134
    SLICE_X33Y70.F3      net (fanout=1)        0.020   ethernet/dh/isNotAValidPacket134
    SLICE_X33Y70.X       Tilo                  0.612   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket179
    SLICE_X29Y64.F2      net (fanout=1)        0.626   ethernet/local_reset_signal_3
    SLICE_X29Y64.X       Tilo                  0.612   ethernet/local_reset_summary
                                                       ethernet/local_reset_summary
    SLICE_X41Y49.G2      net (fanout=129)      2.144   ethernet/local_reset_summary
    SLICE_X41Y49.Y       Tilo                  0.612   ethernet/odto/GND_26_o_counter[9]_AND_301_o1
                                                       ethernet/odto/Mcount_counter_val1
    SLICE_X40Y49.SR      net (fanout=7)        1.057   ethernet/odto/Mcount_counter_val
    SLICE_X40Y49.CLK     Tsrck                 0.794   eth_comp_data_ena
                                                       ethernet/odto/wren
    -------------------------------------------------  ---------------------------
    Total                                     11.498ns (5.076ns logic, 6.422ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     68.640ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/dh/input_in_process_negedge (FF)
  Destination:          ethernet/odto/wren (FF)
  Requirement:          80.000ns
  Data Path Delay:      11.348ns (Levels of Logic = 6)
  Clock Path Skew:      -0.012ns (0.100 - 0.112)
  Source Clock:         clk_12 rising at 0.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/dh/input_in_process_negedge to ethernet/odto/wren
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y71.YQ      Tcko                  0.567   ethernet/dh/input_in_process_negedge
                                                       ethernet/dh/input_in_process_negedge
    SLICE_X36Y71.G3      net (fanout=6)        0.663   ethernet/dh/input_in_process_negedge
    SLICE_X36Y71.Y       Tilo                  0.660   ethernet/dh/_n0266_inv
                                                       ethernet/dh/isNotAValidPacket0
    SLICE_X24Y76.F3      net (fanout=1)        0.859   ethernet/dh/isNotAValidPacket0
    SLICE_X24Y76.X       Tilo                  0.660   ethernet/dh/isNotAValidPacket110
                                                       ethernet/dh/isNotAValidPacket110
    SLICE_X33Y70.G4      net (fanout=1)        0.850   ethernet/dh/isNotAValidPacket110
    SLICE_X33Y70.Y       Tilo                  0.612   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket134
    SLICE_X33Y70.F3      net (fanout=1)        0.020   ethernet/dh/isNotAValidPacket134
    SLICE_X33Y70.X       Tilo                  0.612   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket179
    SLICE_X29Y64.F2      net (fanout=1)        0.626   ethernet/local_reset_signal_3
    SLICE_X29Y64.X       Tilo                  0.612   ethernet/local_reset_summary
                                                       ethernet/local_reset_summary
    SLICE_X41Y49.G2      net (fanout=129)      2.144   ethernet/local_reset_summary
    SLICE_X41Y49.Y       Tilo                  0.612   ethernet/odto/GND_26_o_counter[9]_AND_301_o1
                                                       ethernet/odto/Mcount_counter_val1
    SLICE_X40Y49.SR      net (fanout=7)        1.057   ethernet/odto/Mcount_counter_val
    SLICE_X40Y49.CLK     Tsrck                 0.794   eth_comp_data_ena
                                                       ethernet/odto/wren
    -------------------------------------------------  ---------------------------
    Total                                     11.348ns (5.129ns logic, 6.219ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/ih/checkSave_1 (SLICE_X14Y78.CE), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_NORTH_strob (FF)
  Destination:          ethernet/ih/checkSave_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.895ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_2x rising at 70.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BTN_NORTH_strob to ethernet/ih/checkSave_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y63.XQ      Tcko                  0.515   BTN_NORTH_strob
                                                       BTN_NORTH_strob
    SLICE_X29Y64.G4      net (fanout=21)       0.535   BTN_NORTH_strob
    SLICE_X29Y64.Y       Tilo                  0.612   ethernet/local_reset_summary
                                                       ethernet/local_reset_summary_SW1
    SLICE_X29Y64.F3      net (fanout=1)        0.020   ethernet/N15
    SLICE_X29Y64.X       Tilo                  0.612   ethernet/local_reset_summary
                                                       ethernet/local_reset_summary
    SLICE_X17Y76.G2      net (fanout=129)      2.070   ethernet/local_reset_summary
    SLICE_X17Y76.Y       Tilo                  0.612   ethernet/ih/_n0934_inv
                                                       ethernet/ih/_n0934_inv_SW1
    SLICE_X17Y76.F3      net (fanout=1)        0.020   ethernet/ih/N23
    SLICE_X17Y76.X       Tilo                  0.612   ethernet/ih/_n0934_inv
                                                       ethernet/ih/_n0934_inv
    SLICE_X14Y78.CE      net (fanout=8)        0.804   ethernet/ih/_n0934_inv
    SLICE_X14Y78.CLK     Tceck                 0.483   ethernet/ih/checkSave(1)
                                                       ethernet/ih/checkSave_1
    -------------------------------------------------  ---------------------------
    Total                                      6.895ns (3.446ns logic, 3.449ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     68.488ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/ap/dataen (FF)
  Destination:          ethernet/ih/checkSave_1 (FF)
  Requirement:          80.000ns
  Data Path Delay:      11.492ns (Levels of Logic = 7)
  Clock Path Skew:      -0.020ns (0.070 - 0.090)
  Source Clock:         clk_12 rising at 0.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/ap/dataen to ethernet/ih/checkSave_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y76.XQ      Tcko                  0.514   ethernet/flag_is_input_IP_valid
                                                       ethernet/ap/dataen
    SLICE_X36Y71.G2      net (fanout=1)        0.866   ethernet/flag_is_input_IP_valid
    SLICE_X36Y71.Y       Tilo                  0.660   ethernet/dh/_n0266_inv
                                                       ethernet/dh/isNotAValidPacket0
    SLICE_X24Y76.F3      net (fanout=1)        0.859   ethernet/dh/isNotAValidPacket0
    SLICE_X24Y76.X       Tilo                  0.660   ethernet/dh/isNotAValidPacket110
                                                       ethernet/dh/isNotAValidPacket110
    SLICE_X33Y70.G4      net (fanout=1)        0.850   ethernet/dh/isNotAValidPacket110
    SLICE_X33Y70.Y       Tilo                  0.612   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket134
    SLICE_X33Y70.F3      net (fanout=1)        0.020   ethernet/dh/isNotAValidPacket134
    SLICE_X33Y70.X       Tilo                  0.612   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket179
    SLICE_X29Y64.F2      net (fanout=1)        0.626   ethernet/local_reset_signal_3
    SLICE_X29Y64.X       Tilo                  0.612   ethernet/local_reset_summary
                                                       ethernet/local_reset_summary
    SLICE_X17Y76.G2      net (fanout=129)      2.070   ethernet/local_reset_summary
    SLICE_X17Y76.Y       Tilo                  0.612   ethernet/ih/_n0934_inv
                                                       ethernet/ih/_n0934_inv_SW1
    SLICE_X17Y76.F3      net (fanout=1)        0.020   ethernet/ih/N23
    SLICE_X17Y76.X       Tilo                  0.612   ethernet/ih/_n0934_inv
                                                       ethernet/ih/_n0934_inv
    SLICE_X14Y78.CE      net (fanout=8)        0.804   ethernet/ih/_n0934_inv
    SLICE_X14Y78.CLK     Tceck                 0.483   ethernet/ih/checkSave(1)
                                                       ethernet/ih/checkSave_1
    -------------------------------------------------  ---------------------------
    Total                                     11.492ns (5.377ns logic, 6.115ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     68.635ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/dh/input_in_process_negedge (FF)
  Destination:          ethernet/ih/checkSave_1 (FF)
  Requirement:          80.000ns
  Data Path Delay:      11.342ns (Levels of Logic = 7)
  Clock Path Skew:      -0.023ns (0.070 - 0.093)
  Source Clock:         clk_12 rising at 0.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/dh/input_in_process_negedge to ethernet/ih/checkSave_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y71.YQ      Tcko                  0.567   ethernet/dh/input_in_process_negedge
                                                       ethernet/dh/input_in_process_negedge
    SLICE_X36Y71.G3      net (fanout=6)        0.663   ethernet/dh/input_in_process_negedge
    SLICE_X36Y71.Y       Tilo                  0.660   ethernet/dh/_n0266_inv
                                                       ethernet/dh/isNotAValidPacket0
    SLICE_X24Y76.F3      net (fanout=1)        0.859   ethernet/dh/isNotAValidPacket0
    SLICE_X24Y76.X       Tilo                  0.660   ethernet/dh/isNotAValidPacket110
                                                       ethernet/dh/isNotAValidPacket110
    SLICE_X33Y70.G4      net (fanout=1)        0.850   ethernet/dh/isNotAValidPacket110
    SLICE_X33Y70.Y       Tilo                  0.612   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket134
    SLICE_X33Y70.F3      net (fanout=1)        0.020   ethernet/dh/isNotAValidPacket134
    SLICE_X33Y70.X       Tilo                  0.612   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket179
    SLICE_X29Y64.F2      net (fanout=1)        0.626   ethernet/local_reset_signal_3
    SLICE_X29Y64.X       Tilo                  0.612   ethernet/local_reset_summary
                                                       ethernet/local_reset_summary
    SLICE_X17Y76.G2      net (fanout=129)      2.070   ethernet/local_reset_summary
    SLICE_X17Y76.Y       Tilo                  0.612   ethernet/ih/_n0934_inv
                                                       ethernet/ih/_n0934_inv_SW1
    SLICE_X17Y76.F3      net (fanout=1)        0.020   ethernet/ih/N23
    SLICE_X17Y76.X       Tilo                  0.612   ethernet/ih/_n0934_inv
                                                       ethernet/ih/_n0934_inv
    SLICE_X14Y78.CE      net (fanout=8)        0.804   ethernet/ih/_n0934_inv
    SLICE_X14Y78.CLK     Tceck                 0.483   ethernet/ih/checkSave(1)
                                                       ethernet/ih/checkSave_1
    -------------------------------------------------  ---------------------------
    Total                                     11.342ns (5.430ns logic, 5.912ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/ih/checkSave_0 (SLICE_X14Y78.CE), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_NORTH_strob (FF)
  Destination:          ethernet/ih/checkSave_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.895ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_2x rising at 70.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BTN_NORTH_strob to ethernet/ih/checkSave_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y63.XQ      Tcko                  0.515   BTN_NORTH_strob
                                                       BTN_NORTH_strob
    SLICE_X29Y64.G4      net (fanout=21)       0.535   BTN_NORTH_strob
    SLICE_X29Y64.Y       Tilo                  0.612   ethernet/local_reset_summary
                                                       ethernet/local_reset_summary_SW1
    SLICE_X29Y64.F3      net (fanout=1)        0.020   ethernet/N15
    SLICE_X29Y64.X       Tilo                  0.612   ethernet/local_reset_summary
                                                       ethernet/local_reset_summary
    SLICE_X17Y76.G2      net (fanout=129)      2.070   ethernet/local_reset_summary
    SLICE_X17Y76.Y       Tilo                  0.612   ethernet/ih/_n0934_inv
                                                       ethernet/ih/_n0934_inv_SW1
    SLICE_X17Y76.F3      net (fanout=1)        0.020   ethernet/ih/N23
    SLICE_X17Y76.X       Tilo                  0.612   ethernet/ih/_n0934_inv
                                                       ethernet/ih/_n0934_inv
    SLICE_X14Y78.CE      net (fanout=8)        0.804   ethernet/ih/_n0934_inv
    SLICE_X14Y78.CLK     Tceck                 0.483   ethernet/ih/checkSave(1)
                                                       ethernet/ih/checkSave_0
    -------------------------------------------------  ---------------------------
    Total                                      6.895ns (3.446ns logic, 3.449ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     68.488ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/ap/dataen (FF)
  Destination:          ethernet/ih/checkSave_0 (FF)
  Requirement:          80.000ns
  Data Path Delay:      11.492ns (Levels of Logic = 7)
  Clock Path Skew:      -0.020ns (0.070 - 0.090)
  Source Clock:         clk_12 rising at 0.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/ap/dataen to ethernet/ih/checkSave_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y76.XQ      Tcko                  0.514   ethernet/flag_is_input_IP_valid
                                                       ethernet/ap/dataen
    SLICE_X36Y71.G2      net (fanout=1)        0.866   ethernet/flag_is_input_IP_valid
    SLICE_X36Y71.Y       Tilo                  0.660   ethernet/dh/_n0266_inv
                                                       ethernet/dh/isNotAValidPacket0
    SLICE_X24Y76.F3      net (fanout=1)        0.859   ethernet/dh/isNotAValidPacket0
    SLICE_X24Y76.X       Tilo                  0.660   ethernet/dh/isNotAValidPacket110
                                                       ethernet/dh/isNotAValidPacket110
    SLICE_X33Y70.G4      net (fanout=1)        0.850   ethernet/dh/isNotAValidPacket110
    SLICE_X33Y70.Y       Tilo                  0.612   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket134
    SLICE_X33Y70.F3      net (fanout=1)        0.020   ethernet/dh/isNotAValidPacket134
    SLICE_X33Y70.X       Tilo                  0.612   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket179
    SLICE_X29Y64.F2      net (fanout=1)        0.626   ethernet/local_reset_signal_3
    SLICE_X29Y64.X       Tilo                  0.612   ethernet/local_reset_summary
                                                       ethernet/local_reset_summary
    SLICE_X17Y76.G2      net (fanout=129)      2.070   ethernet/local_reset_summary
    SLICE_X17Y76.Y       Tilo                  0.612   ethernet/ih/_n0934_inv
                                                       ethernet/ih/_n0934_inv_SW1
    SLICE_X17Y76.F3      net (fanout=1)        0.020   ethernet/ih/N23
    SLICE_X17Y76.X       Tilo                  0.612   ethernet/ih/_n0934_inv
                                                       ethernet/ih/_n0934_inv
    SLICE_X14Y78.CE      net (fanout=8)        0.804   ethernet/ih/_n0934_inv
    SLICE_X14Y78.CLK     Tceck                 0.483   ethernet/ih/checkSave(1)
                                                       ethernet/ih/checkSave_0
    -------------------------------------------------  ---------------------------
    Total                                     11.492ns (5.377ns logic, 6.115ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     68.635ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/dh/input_in_process_negedge (FF)
  Destination:          ethernet/ih/checkSave_0 (FF)
  Requirement:          80.000ns
  Data Path Delay:      11.342ns (Levels of Logic = 7)
  Clock Path Skew:      -0.023ns (0.070 - 0.093)
  Source Clock:         clk_12 rising at 0.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/dh/input_in_process_negedge to ethernet/ih/checkSave_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y71.YQ      Tcko                  0.567   ethernet/dh/input_in_process_negedge
                                                       ethernet/dh/input_in_process_negedge
    SLICE_X36Y71.G3      net (fanout=6)        0.663   ethernet/dh/input_in_process_negedge
    SLICE_X36Y71.Y       Tilo                  0.660   ethernet/dh/_n0266_inv
                                                       ethernet/dh/isNotAValidPacket0
    SLICE_X24Y76.F3      net (fanout=1)        0.859   ethernet/dh/isNotAValidPacket0
    SLICE_X24Y76.X       Tilo                  0.660   ethernet/dh/isNotAValidPacket110
                                                       ethernet/dh/isNotAValidPacket110
    SLICE_X33Y70.G4      net (fanout=1)        0.850   ethernet/dh/isNotAValidPacket110
    SLICE_X33Y70.Y       Tilo                  0.612   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket134
    SLICE_X33Y70.F3      net (fanout=1)        0.020   ethernet/dh/isNotAValidPacket134
    SLICE_X33Y70.X       Tilo                  0.612   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket179
    SLICE_X29Y64.F2      net (fanout=1)        0.626   ethernet/local_reset_signal_3
    SLICE_X29Y64.X       Tilo                  0.612   ethernet/local_reset_summary
                                                       ethernet/local_reset_summary
    SLICE_X17Y76.G2      net (fanout=129)      2.070   ethernet/local_reset_summary
    SLICE_X17Y76.Y       Tilo                  0.612   ethernet/ih/_n0934_inv
                                                       ethernet/ih/_n0934_inv_SW1
    SLICE_X17Y76.F3      net (fanout=1)        0.020   ethernet/ih/N23
    SLICE_X17Y76.X       Tilo                  0.612   ethernet/ih/_n0934_inv
                                                       ethernet/ih/_n0934_inv
    SLICE_X14Y78.CE      net (fanout=8)        0.804   ethernet/ih/_n0934_inv
    SLICE_X14Y78.CLK     Tceck                 0.483   ethernet/ih/checkSave(1)
                                                       ethernet/ih/checkSave_0
    -------------------------------------------------  ---------------------------
    Total                                     11.342ns (5.430ns logic, 5.912ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "pll_2/CLKDV_BUF" derived from
 NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
 multiplied by 4.00 to 80 nS and duty cycle corrected to HIGH 40 nS 

--------------------------------------------------------------------------------

Paths for end point ethernet/Mshreg_input_fifo_rdempty_delay_15/SRL16E (SLICE_X14Y65.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.704ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ethernet/input_fifo_rdempty_delay_0 (FF)
  Destination:          ethernet/Mshreg_input_fifo_rdempty_delay_15/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.704ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_12 falling at 120.000ns
  Destination Clock:    clk_12 falling at 120.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ethernet/input_fifo_rdempty_delay_0 to ethernet/Mshreg_input_fifo_rdempty_delay_15/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y65.XQ      Tcko                  0.412   ethernet/input_fifo_rdempty_delay(0)
                                                       ethernet/input_fifo_rdempty_delay_0
    SLICE_X14Y65.BY      net (fanout=6)        0.402   ethernet/input_fifo_rdempty_delay(0)
    SLICE_X14Y65.CLK     Tdh         (-Th)     0.110   ethernet/input_fifo_rdempty_delay(0)
                                                       ethernet/Mshreg_input_fifo_rdempty_delay_15/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.704ns (0.302ns logic, 0.402ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Paths for end point convolution_top/GEN_N_BLOCKS[0].CONV_CORE/RAM_K/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A (RAMB16_X1Y1.ADDRA9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.769ns (requirement - (clock path skew + uncertainty - data path))
  Source:               convolution_top/GEN_N_BLOCKS[0].CONV_CORE/ADDRA_RAMK_4 (FF)
  Destination:          convolution_top/GEN_N_BLOCKS[0].CONV_CORE/RAM_K/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.778ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.029 - 0.020)
  Source Clock:         clk_12 rising at 80.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: convolution_top/GEN_N_BLOCKS[0].CONV_CORE/ADDRA_RAMK_4 to convolution_top/GEN_N_BLOCKS[0].CONV_CORE/RAM_K/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y17.XQ      Tcko                  0.412   convolution_top/GEN_N_BLOCKS[0].CONV_CORE/ADDRA_RAMK(4)
                                                       convolution_top/GEN_N_BLOCKS[0].CONV_CORE/ADDRA_RAMK_4
    RAMB16_X1Y1.ADDRA9   net (fanout=3)        0.480   convolution_top/GEN_N_BLOCKS[0].CONV_CORE/ADDRA_RAMK(4)
    RAMB16_X1Y1.CLKA     Tbcka       (-Th)     0.114   convolution_top/GEN_N_BLOCKS[0].CONV_CORE/RAM_K/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram
                                                       convolution_top/GEN_N_BLOCKS[0].CONV_CORE/RAM_K/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      0.778ns (0.298ns logic, 0.480ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3 (SLICE_X1Y54.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.809ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3 (FF)
  Destination:          ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.809ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_12 rising at 80.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3 to ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y55.XQ       Tcko                  0.412   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg<3>
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3
    SLICE_X1Y54.BX       net (fanout=1)        0.317   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg<3>
    SLICE_X1Y54.CLK      Tckdi       (-Th)    -0.080   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg<3>
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.809ns (0.492ns logic, 0.317ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "pll_2/CLKDV_BUF" derived from
 NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
 multiplied by 4.00 to 80 nS and duty cycle corrected to HIGH 40 nS 

--------------------------------------------------------------------------------
Slack: 74.546ns (period - min period limit)
  Period: 80.000ns
  Min period limit: 5.454ns (183.352MHz) (Tdcmpdv)
  Physical resource: pll_2/DCM_SP_INST/CLKDV
  Logical resource: pll_2/DCM_SP_INST/CLKDV
  Location pin: DCM_X0Y0.CLKDV
  Clock network: pll_2/CLKDV_BUF
--------------------------------------------------------------------------------
Slack: 77.236ns (period - (min low pulse limit / (low pulse / period)))
  Period: 80.000ns
  Low pulse: 40.000ns
  Low pulse limit: 1.382ns (Tbpwl)
  Physical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKB
  Logical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B/CLKB
  Location pin: RAMB16_X0Y7.CLKB
  Clock network: clk_12
--------------------------------------------------------------------------------
Slack: 77.236ns (period - (min high pulse limit / (high pulse / period)))
  Period: 80.000ns
  High pulse: 40.000ns
  High pulse limit: 1.382ns (Tbpwh)
  Physical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKB
  Logical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B/CLKB
  Location pin: RAMB16_X0Y7.CLKB
  Clock network: clk_12
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "pll_1/CLK2X_BUF" derived from  NET 
"pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;  divided by 2.00 to 10 nS and 
duty cycle corrected to HIGH 5 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 598 paths analyzed, 114 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.431ns.
--------------------------------------------------------------------------------

Paths for end point BTN_NORTH_strob (SLICE_X28Y63.BY), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.569ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_NORTH_strob (FF)
  Destination:          BTN_NORTH_strob (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.431ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_2x rising at 0.000ns
  Destination Clock:    clk_2x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BTN_NORTH_strob to BTN_NORTH_strob
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y63.XQ      Tcko                  0.515   BTN_NORTH_strob
                                                       BTN_NORTH_strob
    SLICE_X18Y24.G2      net (fanout=21)       2.321   BTN_NORTH_strob
    SLICE_X18Y24.Y       Tilo                  0.660   BTN_NORTH_f_BTN_NORTH_strob_AND_2_o
                                                       BTN_NORTH_f_BTN_NORTH_strob_AND_2_o1
    SLICE_X28Y63.BY      net (fanout=1)        1.963   BTN_NORTH_f_BTN_NORTH_strob_AND_2_o
    SLICE_X28Y63.CLK     Tsrck                 0.972   BTN_NORTH_strob
                                                       BTN_NORTH_strob
    -------------------------------------------------  ---------------------------
    Total                                      6.431ns (2.147ns logic, 4.284ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.234ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_NORTH_f (FF)
  Destination:          BTN_NORTH_strob (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.722ns (Levels of Logic = 1)
  Clock Path Skew:      -0.044ns (0.089 - 0.133)
  Source Clock:         clk_2x rising at 0.000ns
  Destination Clock:    clk_2x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BTN_NORTH_f to BTN_NORTH_strob
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V4.IQ1               Tiockiq               0.442   BTN_NORTH
                                                       BTN_NORTH_f
    SLICE_X18Y24.G1      net (fanout=2)        1.685   BTN_NORTH_f
    SLICE_X18Y24.Y       Tilo                  0.660   BTN_NORTH_f_BTN_NORTH_strob_AND_2_o
                                                       BTN_NORTH_f_BTN_NORTH_strob_AND_2_o1
    SLICE_X28Y63.BY      net (fanout=1)        1.963   BTN_NORTH_f_BTN_NORTH_strob_AND_2_o
    SLICE_X28Y63.CLK     Tsrck                 0.972   BTN_NORTH_strob
                                                       BTN_NORTH_strob
    -------------------------------------------------  ---------------------------
    Total                                      5.722ns (2.074ns logic, 3.648ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.526ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_NORTH_ff (FF)
  Destination:          BTN_NORTH_strob (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.474ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_2x rising at 0.000ns
  Destination Clock:    clk_2x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BTN_NORTH_ff to BTN_NORTH_strob
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y24.YQ      Tcko                  0.511   BTN_NORTH_ff
                                                       BTN_NORTH_ff
    SLICE_X18Y24.G4      net (fanout=1)        0.368   BTN_NORTH_ff
    SLICE_X18Y24.Y       Tilo                  0.660   BTN_NORTH_f_BTN_NORTH_strob_AND_2_o
                                                       BTN_NORTH_f_BTN_NORTH_strob_AND_2_o1
    SLICE_X28Y63.BY      net (fanout=1)        1.963   BTN_NORTH_f_BTN_NORTH_strob_AND_2_o
    SLICE_X28Y63.CLK     Tsrck                 0.972   BTN_NORTH_strob
                                                       BTN_NORTH_strob
    -------------------------------------------------  ---------------------------
    Total                                      4.474ns (2.143ns logic, 2.331ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------

Paths for end point BTN_NORTH_strob (SLICE_X28Y63.SR), 33 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.141ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_NORTH_counter_21 (FF)
  Destination:          BTN_NORTH_strob (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.839ns (Levels of Logic = 5)
  Clock Path Skew:      -0.020ns (0.070 - 0.090)
  Source Clock:         clk_2x rising at 0.000ns
  Destination Clock:    clk_2x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BTN_NORTH_counter_21 to BTN_NORTH_strob
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y75.YQ      Tcko                  0.511   BTN_NORTH_counter(20)
                                                       BTN_NORTH_counter_21
    SLICE_X29Y70.G1      net (fanout=2)        1.415   BTN_NORTH_counter(21)
    SLICE_X29Y70.COUT    Topcyg                0.871   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(1)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_lut(1)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(1)
    SLICE_X29Y71.CIN     net (fanout=1)        0.000   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(1)
    SLICE_X29Y71.COUT    Tbyp                  0.103   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(3)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(2)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(3)
    SLICE_X29Y72.CIN     net (fanout=1)        0.000   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(3)
    SLICE_X29Y72.COUT    Tbyp                  0.103   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(5)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(4)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(5)
    SLICE_X29Y73.CIN     net (fanout=1)        0.000   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(5)
    SLICE_X29Y73.COUT    Tbyp                  0.103   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(7)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(6)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(7)
    SLICE_X29Y74.CIN     net (fanout=1)        0.000   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(7)
    SLICE_X29Y74.XB      Tcinxb                0.352   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(8)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(8)
    SLICE_X28Y63.SR      net (fanout=1)        0.587   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(8)
    SLICE_X28Y63.CLK     Tsrck                 0.794   BTN_NORTH_strob
                                                       BTN_NORTH_strob
    -------------------------------------------------  ---------------------------
    Total                                      4.839ns (2.837ns logic, 2.002ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.498ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_NORTH_counter_24 (FF)
  Destination:          BTN_NORTH_strob (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.483ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.070 - 0.089)
  Source Clock:         clk_2x rising at 0.000ns
  Destination Clock:    clk_2x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BTN_NORTH_counter_24 to BTN_NORTH_strob
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y77.XQ      Tcko                  0.514   BTN_NORTH_counter(24)
                                                       BTN_NORTH_counter_24
    SLICE_X29Y70.F1      net (fanout=2)        0.916   BTN_NORTH_counter(24)
    SLICE_X29Y70.COUT    Topcyf                1.011   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(1)
                                                       BTN_NORTH_counter(24)_rt
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(0)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(1)
    SLICE_X29Y71.CIN     net (fanout=1)        0.000   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(1)
    SLICE_X29Y71.COUT    Tbyp                  0.103   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(3)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(2)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(3)
    SLICE_X29Y72.CIN     net (fanout=1)        0.000   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(3)
    SLICE_X29Y72.COUT    Tbyp                  0.103   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(5)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(4)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(5)
    SLICE_X29Y73.CIN     net (fanout=1)        0.000   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(5)
    SLICE_X29Y73.COUT    Tbyp                  0.103   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(7)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(6)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(7)
    SLICE_X29Y74.CIN     net (fanout=1)        0.000   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(7)
    SLICE_X29Y74.XB      Tcinxb                0.352   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(8)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(8)
    SLICE_X28Y63.SR      net (fanout=1)        0.587   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(8)
    SLICE_X28Y63.CLK     Tsrck                 0.794   BTN_NORTH_strob
                                                       BTN_NORTH_strob
    -------------------------------------------------  ---------------------------
    Total                                      4.483ns (2.980ns logic, 1.503ns route)
                                                       (66.5% logic, 33.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.566ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_NORTH_counter_27 (FF)
  Destination:          BTN_NORTH_strob (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.414ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.070 - 0.090)
  Source Clock:         clk_2x rising at 0.000ns
  Destination Clock:    clk_2x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BTN_NORTH_counter_27 to BTN_NORTH_strob
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y78.YQ      Tcko                  0.511   BTN_NORTH_counter(26)
                                                       BTN_NORTH_counter_27
    SLICE_X29Y71.G3      net (fanout=2)        1.093   BTN_NORTH_counter(27)
    SLICE_X29Y71.COUT    Topcyg                0.871   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(3)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_lut(3)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(3)
    SLICE_X29Y72.CIN     net (fanout=1)        0.000   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(3)
    SLICE_X29Y72.COUT    Tbyp                  0.103   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(5)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(4)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(5)
    SLICE_X29Y73.CIN     net (fanout=1)        0.000   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(5)
    SLICE_X29Y73.COUT    Tbyp                  0.103   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(7)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(6)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(7)
    SLICE_X29Y74.CIN     net (fanout=1)        0.000   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(7)
    SLICE_X29Y74.XB      Tcinxb                0.352   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(8)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(8)
    SLICE_X28Y63.SR      net (fanout=1)        0.587   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(8)
    SLICE_X28Y63.CLK     Tsrck                 0.794   BTN_NORTH_strob
                                                       BTN_NORTH_strob
    -------------------------------------------------  ---------------------------
    Total                                      4.414ns (2.734ns logic, 1.680ns route)
                                                       (61.9% logic, 38.1% route)

--------------------------------------------------------------------------------

Paths for end point BTN_NORTH_counter_31 (SLICE_X31Y80.CIN), 30 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.715ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_NORTH_counter_0 (FF)
  Destination:          BTN_NORTH_counter_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.285ns (Levels of Logic = 16)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_2x rising at 0.000ns
  Destination Clock:    clk_2x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BTN_NORTH_counter_0 to BTN_NORTH_counter_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y65.XQ      Tcko                  0.514   BTN_NORTH_counter(0)
                                                       BTN_NORTH_counter_0
    SLICE_X31Y65.F2      net (fanout=2)        0.446   BTN_NORTH_counter(0)
    SLICE_X31Y65.COUT    Topcyf                1.011   BTN_NORTH_counter(0)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_lut(0)_INV_0
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(0)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(1)
    SLICE_X31Y66.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(1)
    SLICE_X31Y66.COUT    Tbyp                  0.103   BTN_NORTH_counter(2)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(2)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(3)
    SLICE_X31Y67.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(3)
    SLICE_X31Y67.COUT    Tbyp                  0.103   BTN_NORTH_counter(4)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(4)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(5)
    SLICE_X31Y68.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(5)
    SLICE_X31Y68.COUT    Tbyp                  0.103   BTN_NORTH_counter(6)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(6)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(7)
    SLICE_X31Y69.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(7)
    SLICE_X31Y69.COUT    Tbyp                  0.103   BTN_NORTH_counter(8)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(8)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(9)
    SLICE_X31Y70.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(9)
    SLICE_X31Y70.COUT    Tbyp                  0.103   BTN_NORTH_counter(10)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(10)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(11)
    SLICE_X31Y71.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(11)
    SLICE_X31Y71.COUT    Tbyp                  0.103   BTN_NORTH_counter(12)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(12)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(13)
    SLICE_X31Y72.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(13)
    SLICE_X31Y72.COUT    Tbyp                  0.103   BTN_NORTH_counter(14)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(14)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(15)
    SLICE_X31Y73.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(15)
    SLICE_X31Y73.COUT    Tbyp                  0.103   BTN_NORTH_counter(16)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(16)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(17)
    SLICE_X31Y74.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(17)
    SLICE_X31Y74.COUT    Tbyp                  0.103   BTN_NORTH_counter(18)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(18)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(19)
    SLICE_X31Y75.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(19)
    SLICE_X31Y75.COUT    Tbyp                  0.103   BTN_NORTH_counter(20)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(20)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(21)
    SLICE_X31Y76.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(21)
    SLICE_X31Y76.COUT    Tbyp                  0.103   BTN_NORTH_counter(22)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(22)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(23)
    SLICE_X31Y77.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(23)
    SLICE_X31Y77.COUT    Tbyp                  0.103   BTN_NORTH_counter(24)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(24)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(25)
    SLICE_X31Y78.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(25)
    SLICE_X31Y78.COUT    Tbyp                  0.103   BTN_NORTH_counter(26)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(26)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(27)
    SLICE_X31Y79.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(27)
    SLICE_X31Y79.COUT    Tbyp                  0.103   BTN_NORTH_counter(28)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(28)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(29)
    SLICE_X31Y80.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(29)
    SLICE_X31Y80.CLK     Tcinck                0.872   BTN_NORTH_counter(30)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(30)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_xor(31)
                                                       BTN_NORTH_counter_31
    -------------------------------------------------  ---------------------------
    Total                                      4.285ns (3.839ns logic, 0.446ns route)
                                                       (89.6% logic, 10.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.786ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_NORTH_counter_2 (FF)
  Destination:          BTN_NORTH_counter_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.214ns (Levels of Logic = 15)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_2x rising at 0.000ns
  Destination Clock:    clk_2x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BTN_NORTH_counter_2 to BTN_NORTH_counter_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y66.XQ      Tcko                  0.514   BTN_NORTH_counter(2)
                                                       BTN_NORTH_counter_2
    SLICE_X31Y66.F1      net (fanout=2)        0.478   BTN_NORTH_counter(2)
    SLICE_X31Y66.COUT    Topcyf                1.011   BTN_NORTH_counter(2)
                                                       BTN_NORTH_counter(2)_rt
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(2)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(3)
    SLICE_X31Y67.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(3)
    SLICE_X31Y67.COUT    Tbyp                  0.103   BTN_NORTH_counter(4)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(4)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(5)
    SLICE_X31Y68.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(5)
    SLICE_X31Y68.COUT    Tbyp                  0.103   BTN_NORTH_counter(6)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(6)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(7)
    SLICE_X31Y69.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(7)
    SLICE_X31Y69.COUT    Tbyp                  0.103   BTN_NORTH_counter(8)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(8)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(9)
    SLICE_X31Y70.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(9)
    SLICE_X31Y70.COUT    Tbyp                  0.103   BTN_NORTH_counter(10)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(10)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(11)
    SLICE_X31Y71.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(11)
    SLICE_X31Y71.COUT    Tbyp                  0.103   BTN_NORTH_counter(12)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(12)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(13)
    SLICE_X31Y72.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(13)
    SLICE_X31Y72.COUT    Tbyp                  0.103   BTN_NORTH_counter(14)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(14)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(15)
    SLICE_X31Y73.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(15)
    SLICE_X31Y73.COUT    Tbyp                  0.103   BTN_NORTH_counter(16)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(16)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(17)
    SLICE_X31Y74.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(17)
    SLICE_X31Y74.COUT    Tbyp                  0.103   BTN_NORTH_counter(18)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(18)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(19)
    SLICE_X31Y75.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(19)
    SLICE_X31Y75.COUT    Tbyp                  0.103   BTN_NORTH_counter(20)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(20)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(21)
    SLICE_X31Y76.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(21)
    SLICE_X31Y76.COUT    Tbyp                  0.103   BTN_NORTH_counter(22)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(22)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(23)
    SLICE_X31Y77.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(23)
    SLICE_X31Y77.COUT    Tbyp                  0.103   BTN_NORTH_counter(24)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(24)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(25)
    SLICE_X31Y78.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(25)
    SLICE_X31Y78.COUT    Tbyp                  0.103   BTN_NORTH_counter(26)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(26)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(27)
    SLICE_X31Y79.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(27)
    SLICE_X31Y79.COUT    Tbyp                  0.103   BTN_NORTH_counter(28)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(28)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(29)
    SLICE_X31Y80.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(29)
    SLICE_X31Y80.CLK     Tcinck                0.872   BTN_NORTH_counter(30)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(30)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_xor(31)
                                                       BTN_NORTH_counter_31
    -------------------------------------------------  ---------------------------
    Total                                      4.214ns (3.736ns logic, 0.478ns route)
                                                       (88.7% logic, 11.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.796ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_NORTH_counter_1 (FF)
  Destination:          BTN_NORTH_counter_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.204ns (Levels of Logic = 16)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_2x rising at 0.000ns
  Destination Clock:    clk_2x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BTN_NORTH_counter_1 to BTN_NORTH_counter_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y65.YQ      Tcko                  0.511   BTN_NORTH_counter(0)
                                                       BTN_NORTH_counter_1
    SLICE_X31Y65.G1      net (fanout=2)        0.508   BTN_NORTH_counter(1)
    SLICE_X31Y65.COUT    Topcyg                0.871   BTN_NORTH_counter(0)
                                                       BTN_NORTH_counter(1)_rt
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(1)
    SLICE_X31Y66.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(1)
    SLICE_X31Y66.COUT    Tbyp                  0.103   BTN_NORTH_counter(2)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(2)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(3)
    SLICE_X31Y67.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(3)
    SLICE_X31Y67.COUT    Tbyp                  0.103   BTN_NORTH_counter(4)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(4)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(5)
    SLICE_X31Y68.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(5)
    SLICE_X31Y68.COUT    Tbyp                  0.103   BTN_NORTH_counter(6)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(6)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(7)
    SLICE_X31Y69.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(7)
    SLICE_X31Y69.COUT    Tbyp                  0.103   BTN_NORTH_counter(8)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(8)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(9)
    SLICE_X31Y70.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(9)
    SLICE_X31Y70.COUT    Tbyp                  0.103   BTN_NORTH_counter(10)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(10)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(11)
    SLICE_X31Y71.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(11)
    SLICE_X31Y71.COUT    Tbyp                  0.103   BTN_NORTH_counter(12)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(12)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(13)
    SLICE_X31Y72.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(13)
    SLICE_X31Y72.COUT    Tbyp                  0.103   BTN_NORTH_counter(14)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(14)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(15)
    SLICE_X31Y73.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(15)
    SLICE_X31Y73.COUT    Tbyp                  0.103   BTN_NORTH_counter(16)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(16)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(17)
    SLICE_X31Y74.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(17)
    SLICE_X31Y74.COUT    Tbyp                  0.103   BTN_NORTH_counter(18)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(18)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(19)
    SLICE_X31Y75.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(19)
    SLICE_X31Y75.COUT    Tbyp                  0.103   BTN_NORTH_counter(20)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(20)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(21)
    SLICE_X31Y76.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(21)
    SLICE_X31Y76.COUT    Tbyp                  0.103   BTN_NORTH_counter(22)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(22)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(23)
    SLICE_X31Y77.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(23)
    SLICE_X31Y77.COUT    Tbyp                  0.103   BTN_NORTH_counter(24)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(24)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(25)
    SLICE_X31Y78.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(25)
    SLICE_X31Y78.COUT    Tbyp                  0.103   BTN_NORTH_counter(26)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(26)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(27)
    SLICE_X31Y79.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(27)
    SLICE_X31Y79.COUT    Tbyp                  0.103   BTN_NORTH_counter(28)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(28)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(29)
    SLICE_X31Y80.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(29)
    SLICE_X31Y80.CLK     Tcinck                0.872   BTN_NORTH_counter(30)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(30)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_xor(31)
                                                       BTN_NORTH_counter_31
    -------------------------------------------------  ---------------------------
    Total                                      4.204ns (3.696ns logic, 0.508ns route)
                                                       (87.9% logic, 12.1% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "pll_1/CLK2X_BUF" derived from
 NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
 divided by 2.00 to 10 nS and duty cycle corrected to HIGH 5 nS 

--------------------------------------------------------------------------------

Paths for end point BTN_NORTH_strob (SLICE_X28Y63.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.243ns (requirement - (clock path skew + uncertainty - data path))
  Source:               BTN_NORTH_strob (FF)
  Destination:          BTN_NORTH_strob (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.243ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_2x rising at 10.000ns
  Destination Clock:    clk_2x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: BTN_NORTH_strob to BTN_NORTH_strob
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y63.XQ      Tcko                  0.412   BTN_NORTH_strob
                                                       BTN_NORTH_strob
    SLICE_X28Y63.BX      net (fanout=21)       0.715   BTN_NORTH_strob
    SLICE_X28Y63.CLK     Tckdi       (-Th)    -0.116   BTN_NORTH_strob
                                                       BTN_NORTH_strob
    -------------------------------------------------  ---------------------------
    Total                                      1.243ns (0.528ns logic, 0.715ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------

Paths for end point BTN_NORTH_counter_16 (SLICE_X31Y73.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.397ns (requirement - (clock path skew + uncertainty - data path))
  Source:               BTN_NORTH_counter_16 (FF)
  Destination:          BTN_NORTH_counter_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.397ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_2x rising at 10.000ns
  Destination Clock:    clk_2x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: BTN_NORTH_counter_16 to BTN_NORTH_counter_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y73.XQ      Tcko                  0.411   BTN_NORTH_counter(16)
                                                       BTN_NORTH_counter_16
    SLICE_X31Y73.F4      net (fanout=2)        0.290   BTN_NORTH_counter(16)
    SLICE_X31Y73.CLK     Tckf        (-Th)    -0.696   BTN_NORTH_counter(16)
                                                       BTN_NORTH_counter(16)_rt
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_xor(16)
                                                       BTN_NORTH_counter_16
    -------------------------------------------------  ---------------------------
    Total                                      1.397ns (1.107ns logic, 0.290ns route)
                                                       (79.2% logic, 20.8% route)

--------------------------------------------------------------------------------

Paths for end point BTN_NORTH_counter_30 (SLICE_X31Y80.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.397ns (requirement - (clock path skew + uncertainty - data path))
  Source:               BTN_NORTH_counter_30 (FF)
  Destination:          BTN_NORTH_counter_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.397ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_2x rising at 10.000ns
  Destination Clock:    clk_2x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: BTN_NORTH_counter_30 to BTN_NORTH_counter_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y80.XQ      Tcko                  0.411   BTN_NORTH_counter(30)
                                                       BTN_NORTH_counter_30
    SLICE_X31Y80.F4      net (fanout=2)        0.290   BTN_NORTH_counter(30)
    SLICE_X31Y80.CLK     Tckf        (-Th)    -0.696   BTN_NORTH_counter(30)
                                                       BTN_NORTH_counter(30)_rt
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_xor(30)
                                                       BTN_NORTH_counter_30
    -------------------------------------------------  ---------------------------
    Total                                      1.397ns (1.107ns logic, 0.290ns route)
                                                       (79.2% logic, 20.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "pll_1/CLK2X_BUF" derived from
 NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
 divided by 2.00 to 10 nS and duty cycle corrected to HIGH 5 nS 

--------------------------------------------------------------------------------
Slack: 6.998ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.002ns (333.111MHz) (Tdcmpco)
  Physical resource: pll_1/DCM_SP_INST/CLK2X
  Logical resource: pll_1/DCM_SP_INST/CLK2X
  Location pin: DCM_X0Y1.CLK2X
  Clock network: pll_1/CLK2X_BUF
--------------------------------------------------------------------------------
Slack: 8.562ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.719ns (Tcl)
  Physical resource: BTN_NORTH_strob/CLK
  Logical resource: BTN_NORTH_strob/CK
  Location pin: SLICE_X28Y63.CLK
  Clock network: clk_2x
--------------------------------------------------------------------------------
Slack: 8.562ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.719ns (Tch)
  Physical resource: BTN_NORTH_strob/CLK
  Logical resource: BTN_NORTH_strob/CK
  Location pin: SLICE_X28Y63.CLK
  Clock network: clk_2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "pll_1/CLKDV_BUF" derived from  NET 
"pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;  multiplied by 2.00 to 40 nS 
and duty cycle corrected to HIGH 20 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 17791 paths analyzed, 2478 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.484ns.
--------------------------------------------------------------------------------

Paths for end point adc_02/adc_data_reg_3 (SLICE_X53Y44.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     17.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_02/en_reg (FF)
  Destination:          adc_02/adc_data_reg_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.980ns (Levels of Logic = 0)
  Clock Path Skew:      -0.005ns (0.070 - 0.075)
  Source Clock:         adc_01_sck_OBUF rising at 0.000ns
  Destination Clock:    adc_01_sck_OBUF falling at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_02/en_reg to adc_02/adc_data_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y33.XQ      Tcko                  0.514   adc_02/en_reg
                                                       adc_02/en_reg
    SLICE_X53Y44.CE      net (fanout=10)       1.983   adc_02/en_reg
    SLICE_X53Y44.CLK     Tceck                 0.483   adc_02_data(3)
                                                       adc_02/adc_data_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      2.980ns (0.997ns logic, 1.983ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------

Paths for end point adc_02/adc_data_reg_2 (SLICE_X53Y44.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     17.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_02/en_reg (FF)
  Destination:          adc_02/adc_data_reg_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.980ns (Levels of Logic = 0)
  Clock Path Skew:      -0.005ns (0.070 - 0.075)
  Source Clock:         adc_01_sck_OBUF rising at 0.000ns
  Destination Clock:    adc_01_sck_OBUF falling at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_02/en_reg to adc_02/adc_data_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y33.XQ      Tcko                  0.514   adc_02/en_reg
                                                       adc_02/en_reg
    SLICE_X53Y44.CE      net (fanout=10)       1.983   adc_02/en_reg
    SLICE_X53Y44.CLK     Tceck                 0.483   adc_02_data(3)
                                                       adc_02/adc_data_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      2.980ns (0.997ns logic, 1.983ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------

Paths for end point adc_02/adc_data_reg_5 (SLICE_X53Y45.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     17.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_02/en_reg (FF)
  Destination:          adc_02/adc_data_reg_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.980ns (Levels of Logic = 0)
  Clock Path Skew:      -0.005ns (0.070 - 0.075)
  Source Clock:         adc_01_sck_OBUF rising at 0.000ns
  Destination Clock:    adc_01_sck_OBUF falling at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_02/en_reg to adc_02/adc_data_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y33.XQ      Tcko                  0.514   adc_02/en_reg
                                                       adc_02/en_reg
    SLICE_X53Y45.CE      net (fanout=10)       1.983   adc_02/en_reg
    SLICE_X53Y45.CLK     Tceck                 0.483   adc_02_data(5)
                                                       adc_02/adc_data_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      2.980ns (0.997ns logic, 1.983ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "pll_1/CLKDV_BUF" derived from
 NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
 multiplied by 2.00 to 40 nS and duty cycle corrected to HIGH 20 nS 

--------------------------------------------------------------------------------

Paths for end point convolution_top/Mshreg_DATA_REG_0_0 (SLICE_X52Y34.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.624ns (requirement - (clock path skew + uncertainty - data path))
  Source:               convolution_top/DATA_REG(0)_0_2 (FF)
  Destination:          convolution_top/Mshreg_DATA_REG_0_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.630ns (Levels of Logic = 1)
  Clock Path Skew:      0.006ns (0.021 - 0.015)
  Source Clock:         adc_01_sck_OBUF rising at 40.000ns
  Destination Clock:    adc_01_sck_OBUF rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: convolution_top/DATA_REG(0)_0_2 to convolution_top/Mshreg_DATA_REG_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y35.YQ      Tcko                  0.409   convolution_top/DATA_REG(0)_0(3)
                                                       convolution_top/DATA_REG(0)_0_2
    SLICE_X52Y34.BY      net (fanout=3)        0.331   convolution_top/DATA_REG(0)_0(2)
    SLICE_X52Y34.CLK     Tdh         (-Th)     0.110   convolution_top/DATA_REG_0
                                                       convolution_top/Mshreg_DATA_REG_0_0
    -------------------------------------------------  ---------------------------
    Total                                      0.630ns (0.299ns logic, 0.331ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------

Paths for end point convolution_top/Mshreg_DATA_REG_0_047 (SLICE_X54Y20.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.630ns (requirement - (clock path skew + uncertainty - data path))
  Source:               convolution_top/DATA_REG(0)_0_847 (FF)
  Destination:          convolution_top/Mshreg_DATA_REG_0_047 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.646ns (Levels of Logic = 1)
  Clock Path Skew:      0.016ns (0.078 - 0.062)
  Source Clock:         adc_01_sck_OBUF rising at 40.000ns
  Destination Clock:    adc_01_sck_OBUF rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: convolution_top/DATA_REG(0)_0_847 to convolution_top/Mshreg_DATA_REG_0_047
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y23.XQ      Tcko                  0.412   convolution_top/DATA_REG(0)_0(847)
                                                       convolution_top/DATA_REG(0)_0_847
    SLICE_X54Y20.BY      net (fanout=5)        0.344   convolution_top/DATA_REG(0)_0(847)
    SLICE_X54Y20.CLK     Tdh         (-Th)     0.110   convolution_top/DATA_REG_047
                                                       convolution_top/Mshreg_DATA_REG_0_047
    -------------------------------------------------  ---------------------------
    Total                                      0.646ns (0.302ns logic, 0.344ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------

Paths for end point convolution_top/Mshreg_DATA_REG_0_0123 (SLICE_X12Y3.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.634ns (requirement - (clock path skew + uncertainty - data path))
  Source:               convolution_top/DATA_REG(0)_0_2523 (FF)
  Destination:          convolution_top/Mshreg_DATA_REG_0_0123 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.634ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_01_sck_OBUF rising at 40.000ns
  Destination Clock:    adc_01_sck_OBUF rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: convolution_top/DATA_REG(0)_0_2523 to convolution_top/Mshreg_DATA_REG_0_0123
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y3.XQ       Tcko                  0.411   convolution_top/DATA_REG(0)_0(2523)
                                                       convolution_top/DATA_REG(0)_0_2523
    SLICE_X12Y3.BY       net (fanout=2)        0.333   convolution_top/DATA_REG(0)_0(2523)
    SLICE_X12Y3.CLK      Tdh         (-Th)     0.110   convolution_top/DATA_REG_0123
                                                       convolution_top/Mshreg_DATA_REG_0_0123
    -------------------------------------------------  ---------------------------
    Total                                      0.634ns (0.301ns logic, 0.333ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "pll_1/CLKDV_BUF" derived from
 NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
 multiplied by 2.00 to 40 nS and duty cycle corrected to HIGH 20 nS 

--------------------------------------------------------------------------------
Slack: 34.546ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 5.454ns (183.352MHz) (Tdcmpdv)
  Physical resource: pll_1/DCM_SP_INST/CLKDV
  Logical resource: pll_1/DCM_SP_INST/CLKDV
  Location pin: DCM_X0Y1.CLKDV
  Clock network: pll_1/CLKDV_BUF
--------------------------------------------------------------------------------
Slack: 36.296ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.852ns (Tmspwl_P)
  Physical resource: convolution_top/GEN_N_BLOCKS[3].CONV_CORE/Mmult_DATA_IN_A[15]_Q_RAM_D[15]_MuLt_1_OUT/CLK
  Logical resource: convolution_top/GEN_N_BLOCKS[3].CONV_CORE/Mmult_DATA_IN_A[15]_Q_RAM_D[15]_MuLt_1_OUT/CLK
  Location pin: MULT18X18_X0Y1.CLK
  Clock network: adc_01_sck_OBUF
--------------------------------------------------------------------------------
Slack: 36.296ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.852ns (Tmspwh_P)
  Physical resource: convolution_top/GEN_N_BLOCKS[3].CONV_CORE/Mmult_DATA_IN_A[15]_Q_RAM_D[15]_MuLt_1_OUT/CLK
  Logical resource: convolution_top/GEN_N_BLOCKS[3].CONV_CORE/Mmult_DATA_IN_A[15]_Q_RAM_D[15]_MuLt_1_OUT/CLK
  Location pin: MULT18X18_X0Y1.CLK
  Clock network: adc_01_sck_OBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "e_rx_clk_BUFGP/IBUFG" PERIOD = 40 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 343 paths analyzed, 182 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.843ns.
--------------------------------------------------------------------------------

Paths for end point ethernet/fte/error_pzdc (SLICE_X20Y31.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     13.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/fte/ena_posedge (FF)
  Destination:          ethernet/fte/error_pzdc (FF)
  Requirement:          16.000ns
  Data Path Delay:      2.894ns (Levels of Logic = 0)
  Clock Path Skew:      -0.025ns (0.052 - 0.077)
  Source Clock:         e_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    e_rx_clk_BUFGP falling at 16.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/fte/ena_posedge to ethernet/fte/error_pzdc
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.YQ      Tcko                  0.567   ethernet/fte/ena_posedge
                                                       ethernet/fte/ena_posedge
    SLICE_X20Y31.SR      net (fanout=7)        1.533   ethernet/fte/ena_posedge
    SLICE_X20Y31.CLK     Tsrck                 0.794   ethernet/local_reset_signal_1
                                                       ethernet/fte/error_pzdc
    -------------------------------------------------  ---------------------------
    Total                                      2.894ns (1.361ns logic, 1.533ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/fte/datastorage_3 (SLICE_X19Y30.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     13.344ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/fte/ena_posedge (FF)
  Destination:          ethernet/fte/datastorage_3 (FF)
  Requirement:          16.000ns
  Data Path Delay:      2.626ns (Levels of Logic = 0)
  Clock Path Skew:      -0.030ns (0.047 - 0.077)
  Source Clock:         e_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    e_rx_clk_BUFGP falling at 16.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/fte/ena_posedge to ethernet/fte/datastorage_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.YQ      Tcko                  0.567   ethernet/fte/ena_posedge
                                                       ethernet/fte/ena_posedge
    SLICE_X19Y30.SR      net (fanout=7)        1.265   ethernet/fte/ena_posedge
    SLICE_X19Y30.CLK     Tsrck                 0.794   ethernet/fte/datastorage(3)
                                                       ethernet/fte/datastorage_3
    -------------------------------------------------  ---------------------------
    Total                                      2.626ns (1.361ns logic, 1.265ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/fte/datastorage_2 (SLICE_X19Y30.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     13.344ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/fte/ena_posedge (FF)
  Destination:          ethernet/fte/datastorage_2 (FF)
  Requirement:          16.000ns
  Data Path Delay:      2.626ns (Levels of Logic = 0)
  Clock Path Skew:      -0.030ns (0.047 - 0.077)
  Source Clock:         e_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    e_rx_clk_BUFGP falling at 16.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/fte/ena_posedge to ethernet/fte/datastorage_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.YQ      Tcko                  0.567   ethernet/fte/ena_posedge
                                                       ethernet/fte/ena_posedge
    SLICE_X19Y30.SR      net (fanout=7)        1.265   ethernet/fte/ena_posedge
    SLICE_X19Y30.CLK     Tsrck                 0.794   ethernet/fte/datastorage(3)
                                                       ethernet/fte/datastorage_2
    -------------------------------------------------  ---------------------------
    Total                                      2.626ns (1.361ns logic, 1.265ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------

Hold Paths: NET "e_rx_clk_BUFGP/IBUFG" PERIOD = 40 ns HIGH 40%;
--------------------------------------------------------------------------------

Paths for end point ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1 (SLICE_X0Y51.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.835ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1 (FF)
  Destination:          ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.836ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.014 - 0.013)
  Source Clock:         e_rx_clk_BUFGP falling at 56.000ns
  Destination Clock:    e_rx_clk_BUFGP falling at 56.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1 to ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y52.XQ       Tcko                  0.412   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg<1>
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1
    SLICE_X0Y51.BX       net (fanout=1)        0.308   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg<1>
    SLICE_X0Y51.CLK      Tckdi       (-Th)    -0.116   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<1>
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.836ns (0.528ns logic, 0.308ns route)
                                                       (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3 (SLICE_X0Y49.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.844ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3 (FF)
  Destination:          ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.844ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         e_rx_clk_BUFGP falling at 56.000ns
  Destination Clock:    e_rx_clk_BUFGP falling at 56.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3 to ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y49.XQ       Tcko                  0.411   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg<3>
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3
    SLICE_X0Y49.BX       net (fanout=1)        0.317   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg<3>
    SLICE_X0Y49.CLK      Tckdi       (-Th)    -0.116   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<3>
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.844ns (0.527ns logic, 0.317ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5 (SLICE_X2Y49.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.845ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5 (FF)
  Destination:          ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.845ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         e_rx_clk_BUFGP falling at 56.000ns
  Destination Clock:    e_rx_clk_BUFGP falling at 56.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5 to ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y48.XQ       Tcko                  0.412   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg<5>
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5
    SLICE_X2Y49.BX       net (fanout=1)        0.317   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg<5>
    SLICE_X2Y49.CLK      Tckdi       (-Th)    -0.116   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<5>
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      0.845ns (0.528ns logic, 0.317ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "e_rx_clk_BUFGP/IBUFG" PERIOD = 40 ns HIGH 40%;
--------------------------------------------------------------------------------
Slack: 36.545ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 16.000ns
  High pulse limit: 1.382ns (Tbpwh)
  Physical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKA
  Logical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A/CLKA
  Location pin: RAMB16_X0Y7.CLKA
  Clock network: e_rx_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 37.237ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.763ns (361.925MHz) (Tbp)
  Physical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKA
  Logical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A/CLKA
  Location pin: RAMB16_X0Y7.CLKA
  Clock network: e_rx_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 37.697ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 24.000ns
  Low pulse limit: 1.382ns (Tbpwl)
  Physical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKA
  Logical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A/CLKA
  Location pin: RAMB16_X0Y7.CLKA
  Clock network: e_rx_clk_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X14Y90.F2), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     6.202ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      6.202ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y80.YQ      Tcklo                 0.580   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X19Y81.F2      net (fanout=1)        0.401   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X19Y81.X       Tilo                  0.612   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X12Y85.G3      net (fanout=2)        0.766   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X12Y85.X       Tif5x                 1.000   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X8Y88.G3       net (fanout=1)        0.490   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X8Y88.X        Tif5x                 1.000   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X14Y90.F2      net (fanout=1)        0.577   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X14Y90.CLK     Tfck                  0.776   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O63
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      6.202ns (3.968ns logic, 2.234ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X18Y81.BY), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.328ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      2.328ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y80.YQ      Tcklo                 0.580   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X19Y81.F2      net (fanout=1)        0.401   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X19Y81.X       Tilo                  0.612   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X18Y81.BY      net (fanout=2)        0.402   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X18Y81.CLK     Tdick                 0.333   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      2.328ns (1.525ns logic, 0.803ns route)
                                                       (65.5% logic, 34.5% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X19Y81.F2), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.709ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.709ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y80.YQ      Tcklo                 0.580   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X19Y81.F2      net (fanout=1)        0.401   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X19Y81.CLK     Tfck                  0.728   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.709ns (1.308ns logic, 0.401ns route)
                                                       (76.5% logic, 23.5% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X19Y81.F2), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.233ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.233ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y80.YQ      Tcklo                 0.464   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X19Y81.F2      net (fanout=1)        0.321   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X19Y81.CLK     Tckf        (-Th)    -0.448   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.233ns (0.912ns logic, 0.321ns route)
                                                       (74.0% logic, 26.0% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X18Y81.BY), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.729ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      1.729ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y80.YQ      Tcklo                 0.464   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X19Y81.F2      net (fanout=1)        0.321   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X19Y81.X       Tilo                  0.490   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X18Y81.BY      net (fanout=2)        0.322   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X18Y81.CLK     Tckdi       (-Th)    -0.132   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      1.729ns (1.086ns logic, 0.643ns route)
                                                       (62.8% logic, 37.2% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X14Y90.F2), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      4.829ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      4.829ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y80.YQ      Tcklo                 0.464   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X19Y81.F2      net (fanout=1)        0.321   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X19Y81.X       Tilo                  0.490   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X12Y85.G3      net (fanout=2)        0.613   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X12Y85.X       Tif5x                 0.800   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X8Y88.G3       net (fanout=1)        0.392   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X8Y88.X        Tif5x                 0.800   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X14Y90.F2      net (fanout=1)        0.462   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X14Y90.CLK     Tckf        (-Th)    -0.487   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O63
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      4.829ns (3.041ns logic, 1.788ns route)
                                                       (63.0% logic, 37.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_ila_pro_0_path" TIG;

 11 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X21Y80.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.236ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      5.236ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y85.YQ      Tcko                  0.567   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X47Y84.F1      net (fanout=2)        0.486   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X47Y84.X       Tilo                  0.612   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X28Y76.G4      net (fanout=11)       2.145   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X28Y76.Y       Tilo                  0.660   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X21Y80.CLK     net (fanout=4)        0.766   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.236ns (1.839ns logic, 3.397ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.588ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.588ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y78.XQ      Tcko                  0.515   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    SLICE_X30Y76.F4      net (fanout=10)       1.598   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<9>
    SLICE_X30Y76.X       Tilo                  0.660   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X28Y76.G1      net (fanout=1)        0.389   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X28Y76.Y       Tilo                  0.660   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X21Y80.CLK     net (fanout=4)        0.766   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.588ns (1.835ns logic, 2.753ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.494ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.494ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y83.YQ      Tcko                  0.567   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X38Y83.G1      net (fanout=5)        0.791   U_icon_pro/U0/U_ICON/iCORE_ID<2>
    SLICE_X38Y83.Y       Tilo                  0.660   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<15>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X28Y76.G3      net (fanout=11)       1.050   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X28Y76.Y       Tilo                  0.660   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X21Y80.CLK     net (fanout=4)        0.766   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.494ns (1.887ns logic, 2.607ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.403ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X60Y91.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    13.597ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.403ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y91.YQ      Tcko                  0.567   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X60Y91.BY      net (fanout=7)        0.503   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X60Y91.CLK     Tdick                 0.333   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      1.403ns (0.900ns logic, 0.503ns route)
                                                       (64.1% logic, 35.9% route)

--------------------------------------------------------------------------------

Fastest Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X60Y91.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.988ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.988ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y91.YQ      Tcko                  0.454   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X60Y91.BY      net (fanout=7)        0.402   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X60Y91.CLK     Tckdi       (-Th)    -0.132   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.988ns (0.586ns logic, 0.402ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_RD_CLK = PERIOD TIMEGRP "RD_CLK" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.776ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_RD_CLK = PERIOD TIMEGRP "RD_CLK" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg/SR
  Logical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg/SR
  Location pin: SLICE_X19Y65.SR
  Clock network: locked_2_INV_138_o
--------------------------------------------------------------------------------
Slack: 17.224ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.388ns (Trpw)
  Physical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg/SR
  Logical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg/SR
  Location pin: SLICE_X19Y65.SR
  Clock network: locked_2_INV_138_o
--------------------------------------------------------------------------------
Slack: 17.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg/SR
  Logical resource: fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg/SR
  Location pin: SLICE_X36Y26.SR
  Clock network: locked_2_INV_138_o
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_WR_CLK = PERIOD TIMEGRP "WR_CLK" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 432 paths analyzed, 272 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.056ns.
--------------------------------------------------------------------------------

Paths for end point fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A (RAMB16_X0Y5.WEA), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     13.944ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.056ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_01_cs_ff_BUFG rising at 0.000ns
  Destination Clock:    adc_01_cs_ff_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y34.XQ      Tcko                  0.515   fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X28Y34.G4      net (fanout=1)        0.368   fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X28Y34.Y       Tilo                  0.660   fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB16_X0Y5.WEA      net (fanout=18)       3.423   fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB16_X0Y5.CLKA     Tbwck                 1.090   fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram
                                                       fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      6.056ns (2.265ns logic, 3.791ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------

Paths for end point fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_8 (SLICE_X23Y68.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     14.800ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_8 (FF)
  Destination:          fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.200ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_01_cs_ff_BUFG rising at 0.000ns
  Destination Clock:    adc_01_cs_ff_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_8 to fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y68.YQ      Tcko                  0.567   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<8>
                                                       fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_8
    SLICE_X23Y68.BY      net (fanout=4)        4.319   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<8>
    SLICE_X23Y68.CLK     Tdick                 0.314   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<8>
                                                       fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_8
    -------------------------------------------------  ---------------------------
    Total                                      5.200ns (0.881ns logic, 4.319ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------

Paths for end point fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (SLICE_X22Y61.F4), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.899ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_2 (FF)
  Destination:          fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.869ns (Levels of Logic = 4)
  Clock Path Skew:      -0.232ns (0.484 - 0.716)
  Source Clock:         adc_01_cs_ff_BUFG rising at 0.000ns
  Destination Clock:    adc_01_cs_ff_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_2 to fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y60.XQ      Tcko                  0.514   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count<2>
                                                       fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_2
    SLICE_X23Y64.G4      net (fanout=3)        1.255   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count<2>
    SLICE_X23Y64.COUT    Topcyg                0.871   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/carrynet<1>
                                                       fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1_1_and00001
                                                       fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[1].gms.ms
    SLICE_X23Y65.CIN     net (fanout=1)        0.000   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/carrynet<1>
    SLICE_X23Y65.COUT    Tbyp                  0.103   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/carrynet<3>
                                                       fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[2].gms.ms
                                                       fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[3].gms.ms
    SLICE_X23Y66.CIN     net (fanout=1)        0.000   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/carrynet<3>
    SLICE_X23Y66.XB      Tcinxb                0.352   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp2
                                                       fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[4].gms.ms
    SLICE_X22Y61.F4      net (fanout=1)        0.998   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp2
    SLICE_X22Y61.CLK     Tfck                  0.776   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_mux00001
                                                       fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    -------------------------------------------------  ---------------------------
    Total                                      4.869ns (2.616ns logic, 2.253ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.042ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_3 (FF)
  Destination:          fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.726ns (Levels of Logic = 4)
  Clock Path Skew:      -0.232ns (0.484 - 0.716)
  Source Clock:         adc_01_cs_ff_BUFG rising at 0.000ns
  Destination Clock:    adc_01_cs_ff_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_3 to fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y60.YQ      Tcko                  0.511   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count<2>
                                                       fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_3
    SLICE_X23Y64.G2      net (fanout=3)        1.115   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count<3>
    SLICE_X23Y64.COUT    Topcyg                0.871   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/carrynet<1>
                                                       fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1_1_and00001
                                                       fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[1].gms.ms
    SLICE_X23Y65.CIN     net (fanout=1)        0.000   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/carrynet<1>
    SLICE_X23Y65.COUT    Tbyp                  0.103   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/carrynet<3>
                                                       fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[2].gms.ms
                                                       fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[3].gms.ms
    SLICE_X23Y66.CIN     net (fanout=1)        0.000   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/carrynet<3>
    SLICE_X23Y66.XB      Tcinxb                0.352   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp2
                                                       fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[4].gms.ms
    SLICE_X22Y61.F4      net (fanout=1)        0.998   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp2
    SLICE_X22Y61.CLK     Tfck                  0.776   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_mux00001
                                                       fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    -------------------------------------------------  ---------------------------
    Total                                      4.726ns (2.613ns logic, 2.113ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_4 (FF)
  Destination:          fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.520ns (Levels of Logic = 3)
  Clock Path Skew:      -0.232ns (0.484 - 0.716)
  Source Clock:         adc_01_cs_ff_BUFG rising at 0.000ns
  Destination Clock:    adc_01_cs_ff_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_4 to fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y61.XQ      Tcko                  0.514   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count<4>
                                                       fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_4
    SLICE_X23Y65.F4      net (fanout=3)        0.869   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count<4>
    SLICE_X23Y65.COUT    Topcyf                1.011   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/carrynet<3>
                                                       fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1_2_and00001
                                                       fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[2].gms.ms
                                                       fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[3].gms.ms
    SLICE_X23Y66.CIN     net (fanout=1)        0.000   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/carrynet<3>
    SLICE_X23Y66.XB      Tcinxb                0.352   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp2
                                                       fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[4].gms.ms
    SLICE_X22Y61.F4      net (fanout=1)        0.998   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp2
    SLICE_X22Y61.CLK     Tfck                  0.776   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_mux00001
                                                       fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    -------------------------------------------------  ---------------------------
    Total                                      4.520ns (2.653ns logic, 1.867ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_WR_CLK = PERIOD TIMEGRP "WR_CLK" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A (RAMB16_X0Y6.ADDRA12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.128ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_7 (FF)
  Destination:          fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.235ns (Levels of Logic = 0)
  Clock Path Skew:      1.107ns (2.051 - 0.944)
  Source Clock:         adc_01_cs_ff_BUFG rising at 20.000ns
  Destination Clock:    adc_01_cs_ff_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_7 to fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y62.XQ      Tcko                  0.412   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2<7>
                                                       fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_7
    RAMB16_X0Y6.ADDRA12  net (fanout=3)        0.937   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2<7>
    RAMB16_X0Y6.CLKA     Tbcka       (-Th)     0.114   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram
                                                       fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      1.235ns (0.298ns logic, 0.937ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------

Paths for end point fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5 (SLICE_X21Y65.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.242ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5 (FF)
  Destination:          fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.802ns (Levels of Logic = 0)
  Clock Path Skew:      0.560ns (1.503 - 0.943)
  Source Clock:         adc_01_cs_ff_BUFG rising at 20.000ns
  Destination Clock:    adc_01_cs_ff_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5 to fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y63.XQ      Tcko                  0.412   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg<5>
                                                       fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5
    SLICE_X21Y65.BX      net (fanout=1)        0.310   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg<5>
    SLICE_X21Y65.CLK     Tckdi       (-Th)    -0.080   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<5>
                                                       fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      0.802ns (0.492ns logic, 0.310ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------

Paths for end point fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_4 (SLICE_X21Y65.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.321ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4 (FF)
  Destination:          fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.881ns (Levels of Logic = 0)
  Clock Path Skew:      0.560ns (1.503 - 0.943)
  Source Clock:         adc_01_cs_ff_BUFG rising at 20.000ns
  Destination Clock:    adc_01_cs_ff_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4 to fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y63.YQ      Tcko                  0.454   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg<5>
                                                       fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4
    SLICE_X21Y65.BY      net (fanout=1)        0.310   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg<4>
    SLICE_X21Y65.CLK     Tckdi       (-Th)    -0.117   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<5>
                                                       fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      0.881ns (0.571ns logic, 0.310ns route)
                                                       (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_WR_CLK = PERIOD TIMEGRP "WR_CLK" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<8>/SR
  Logical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8/SR
  Location pin: SLICE_X15Y57.SR
  Clock network: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<0>
--------------------------------------------------------------------------------
Slack: 17.224ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.388ns (Trpw)
  Physical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<8>/SR
  Logical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8/SR
  Location pin: SLICE_X15Y57.SR
  Clock network: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<0>
--------------------------------------------------------------------------------
Slack: 17.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<8>/SR
  Logical resource: fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8/SR
  Location pin: SLICE_X27Y29.SR
  Clock network: fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<0>
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for pll_1/CLKIN_IBUFG_OUT
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|pll_1/CLKIN_IBUFG_OUT          |     20.000ns|      7.500ns|     13.802ns|            0|            0|            0|        28335|
| pll_1/CLK0_BUF                |     20.000ns|      7.190ns|     13.802ns|            0|            0|          964|         8982|
|  pll_2/CLKDV_BUF              |     80.000ns|     55.208ns|          N/A|            0|            0|         8982|            0|
| pll_1/CLK2X_BUF               |     10.000ns|      6.431ns|          N/A|            0|            0|          598|            0|
| pll_1/CLKDV_BUF               |     40.000ns|     10.484ns|          N/A|            0|            0|        17791|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   11.512|    9.933|    4.571|    3.224|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock e_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
e_rx_clk       |         |         |    2.919|    7.843|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock e_tx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
e_tx_clk       |   20.229|   18.374|    7.550|    5.912|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 450194 paths, 0 nets, and 13914 connections

Design statistics:
   Minimum period:  55.208ns{1}   (Maximum frequency:  18.113MHz)
   Maximum path delay from/to any node:   1.403ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Dec 22 09:47:48 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4600 MB



