Netlist file: vpr_test.net   Architecture file: sample_arch.xml
Array size: 3 x 3 logic blocks

#block name	x	y	subblk	block number
#----------	--	--	------	------------
out:z0		3	4	3	#0
z0		3	3	0	#1
out:p0		3	4	2	#2
[48]		3	2	0	#3
out:c1		3	4	4	#4
out:d1		3	4	7	#5
out:w0		1	4	0	#6
w0		1	3	0	#7
n0		2	4	1	#8
o0		2	4	7	#9
b0		4	2	4	#10
j0		4	3	1	#11
c0		2	4	2	#12
k0		4	3	7	#13
e		4	3	4	#14
n		4	2	3	#15
h0		0	3	2	#16
g0		4	3	2	#17
f0		0	3	1	#18
f		3	4	1	#19
e0		2	4	3	#20
r		0	3	0	#21
m0		0	3	4	#22
l0		2	4	4	#23
a		1	4	4	#24
z		1	4	1	#25
h		4	3	6	#26
p		2	4	5	#27
out:h1		1	4	7	#28
out:i1		1	0	2	#29
out:a1		1	4	2	#30
out:j1		1	0	3	#31
out:b1		3	4	6	#32
j1		1	2	0	#33
i		2	4	0	#34
out:r0		4	2	1	#35
d0		0	2	3	#36
out:s0		0	2	4	#37
out:q0		1	4	5	#38
out:t0		1	4	6	#39
j		0	3	7	#40
u		4	2	7	#41
t		4	2	6	#42
s		4	2	0	#43
o		0	3	6	#44
g		0	2	5	#45
c		4	2	5	#46
k		4	3	3	#47
out:g1		3	0	5	#48
out:e1		3	0	0	#49
out:y0		3	0	2	#50
g1		3	1	0	#51
out:f1		4	1	6	#52
out:v0		0	2	2	#53
out:u0		0	2	6	#54
out:x0		4	2	2	#55
w		4	1	3	#56
v		0	2	1	#57
a0		4	1	5	#58
x		4	1	1	#59
i0		4	1	2	#60
b		3	0	1	#61
m		3	0	7	#62
l		4	1	7	#63
y		4	1	0	#64
q		3	4	0	#65
d		1	4	3	#66
