{
    "nl": "/Users/chukwufumnanyaogbogu/Documents/GitHub/openlane2/my_designs/pm32/runs/RUN_2024-05-30_13-44-48/49-openroad-fillinsertion/pm32.nl.v",
    "pnl": "/Users/chukwufumnanyaogbogu/Documents/GitHub/openlane2/my_designs/pm32/runs/RUN_2024-05-30_13-44-48/49-openroad-fillinsertion/pm32.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/Users/chukwufumnanyaogbogu/Documents/GitHub/openlane2/my_designs/pm32/runs/RUN_2024-05-30_13-44-48/49-openroad-fillinsertion/pm32.def",
    "lef": null,
    "openroad-lef": null,
    "odb": "/Users/chukwufumnanyaogbogu/Documents/GitHub/openlane2/my_designs/pm32/runs/RUN_2024-05-30_13-44-48/49-openroad-fillinsertion/pm32.odb",
    "sdc": "/Users/chukwufumnanyaogbogu/Documents/GitHub/openlane2/my_designs/pm32/runs/RUN_2024-05-30_13-44-48/49-openroad-fillinsertion/pm32.sdc",
    "sdf": {
        "nom_tt_025C_1v80": "/Users/chukwufumnanyaogbogu/Documents/GitHub/openlane2/my_designs/pm32/runs/RUN_2024-05-30_13-44-48/51-openroad-stapostpnr/nom_tt_025C_1v80/pm32__nom_tt_025C_1v80.sdf",
        "nom_ss_100C_1v60": "/Users/chukwufumnanyaogbogu/Documents/GitHub/openlane2/my_designs/pm32/runs/RUN_2024-05-30_13-44-48/51-openroad-stapostpnr/nom_ss_100C_1v60/pm32__nom_ss_100C_1v60.sdf",
        "nom_ff_n40C_1v95": "/Users/chukwufumnanyaogbogu/Documents/GitHub/openlane2/my_designs/pm32/runs/RUN_2024-05-30_13-44-48/51-openroad-stapostpnr/nom_ff_n40C_1v95/pm32__nom_ff_n40C_1v95.sdf",
        "min_tt_025C_1v80": "/Users/chukwufumnanyaogbogu/Documents/GitHub/openlane2/my_designs/pm32/runs/RUN_2024-05-30_13-44-48/51-openroad-stapostpnr/min_tt_025C_1v80/pm32__min_tt_025C_1v80.sdf",
        "min_ss_100C_1v60": "/Users/chukwufumnanyaogbogu/Documents/GitHub/openlane2/my_designs/pm32/runs/RUN_2024-05-30_13-44-48/51-openroad-stapostpnr/min_ss_100C_1v60/pm32__min_ss_100C_1v60.sdf",
        "min_ff_n40C_1v95": "/Users/chukwufumnanyaogbogu/Documents/GitHub/openlane2/my_designs/pm32/runs/RUN_2024-05-30_13-44-48/51-openroad-stapostpnr/min_ff_n40C_1v95/pm32__min_ff_n40C_1v95.sdf",
        "max_tt_025C_1v80": "/Users/chukwufumnanyaogbogu/Documents/GitHub/openlane2/my_designs/pm32/runs/RUN_2024-05-30_13-44-48/51-openroad-stapostpnr/max_tt_025C_1v80/pm32__max_tt_025C_1v80.sdf",
        "max_ss_100C_1v60": "/Users/chukwufumnanyaogbogu/Documents/GitHub/openlane2/my_designs/pm32/runs/RUN_2024-05-30_13-44-48/51-openroad-stapostpnr/max_ss_100C_1v60/pm32__max_ss_100C_1v60.sdf",
        "max_ff_n40C_1v95": "/Users/chukwufumnanyaogbogu/Documents/GitHub/openlane2/my_designs/pm32/runs/RUN_2024-05-30_13-44-48/51-openroad-stapostpnr/max_ff_n40C_1v95/pm32__max_ff_n40C_1v95.sdf"
    },
    "spef": {
        "nom_*": "/Users/chukwufumnanyaogbogu/Documents/GitHub/openlane2/my_designs/pm32/runs/RUN_2024-05-30_13-44-48/50-openroad-rcx/nom/pm32.nom.spef",
        "min_*": "/Users/chukwufumnanyaogbogu/Documents/GitHub/openlane2/my_designs/pm32/runs/RUN_2024-05-30_13-44-48/50-openroad-rcx/min/pm32.min.spef",
        "max_*": "/Users/chukwufumnanyaogbogu/Documents/GitHub/openlane2/my_designs/pm32/runs/RUN_2024-05-30_13-44-48/50-openroad-rcx/max/pm32.max.spef"
    },
    "lib": {
        "nom_tt_025C_1v80": "/Users/chukwufumnanyaogbogu/Documents/GitHub/openlane2/my_designs/pm32/runs/RUN_2024-05-30_13-44-48/51-openroad-stapostpnr/nom_tt_025C_1v80/pm32__nom_tt_025C_1v80.lib",
        "nom_ss_100C_1v60": "/Users/chukwufumnanyaogbogu/Documents/GitHub/openlane2/my_designs/pm32/runs/RUN_2024-05-30_13-44-48/51-openroad-stapostpnr/nom_ss_100C_1v60/pm32__nom_ss_100C_1v60.lib",
        "nom_ff_n40C_1v95": "/Users/chukwufumnanyaogbogu/Documents/GitHub/openlane2/my_designs/pm32/runs/RUN_2024-05-30_13-44-48/51-openroad-stapostpnr/nom_ff_n40C_1v95/pm32__nom_ff_n40C_1v95.lib",
        "min_tt_025C_1v80": "/Users/chukwufumnanyaogbogu/Documents/GitHub/openlane2/my_designs/pm32/runs/RUN_2024-05-30_13-44-48/51-openroad-stapostpnr/min_tt_025C_1v80/pm32__min_tt_025C_1v80.lib",
        "min_ss_100C_1v60": "/Users/chukwufumnanyaogbogu/Documents/GitHub/openlane2/my_designs/pm32/runs/RUN_2024-05-30_13-44-48/51-openroad-stapostpnr/min_ss_100C_1v60/pm32__min_ss_100C_1v60.lib",
        "min_ff_n40C_1v95": "/Users/chukwufumnanyaogbogu/Documents/GitHub/openlane2/my_designs/pm32/runs/RUN_2024-05-30_13-44-48/51-openroad-stapostpnr/min_ff_n40C_1v95/pm32__min_ff_n40C_1v95.lib",
        "max_tt_025C_1v80": "/Users/chukwufumnanyaogbogu/Documents/GitHub/openlane2/my_designs/pm32/runs/RUN_2024-05-30_13-44-48/51-openroad-stapostpnr/max_tt_025C_1v80/pm32__max_tt_025C_1v80.lib",
        "max_ss_100C_1v60": "/Users/chukwufumnanyaogbogu/Documents/GitHub/openlane2/my_designs/pm32/runs/RUN_2024-05-30_13-44-48/51-openroad-stapostpnr/max_ss_100C_1v60/pm32__max_ss_100C_1v60.lib",
        "max_ff_n40C_1v95": "/Users/chukwufumnanyaogbogu/Documents/GitHub/openlane2/my_designs/pm32/runs/RUN_2024-05-30_13-44-48/51-openroad-stapostpnr/max_ff_n40C_1v95/pm32__max_ff_n40C_1v95.lib"
    },
    "spice": null,
    "mag": null,
    "gds": null,
    "mag_gds": null,
    "klayout_gds": null,
    "json_h": "/Users/chukwufumnanyaogbogu/Documents/GitHub/openlane2/my_designs/pm32/runs/RUN_2024-05-30_13-44-48/05-yosys-jsonheader/pm32.h.json",
    "vh": "/Users/chukwufumnanyaogbogu/Documents/GitHub/openlane2/my_designs/pm32/runs/RUN_2024-05-30_13-44-48/27-odb-writeverilogheader/pm32.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 442,
        "design__inferred_latch__count": 0,
        "design__instance__count": 1290,
        "design__instance__area": 10487.6,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 8,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
        "power__internal__total": 0.0006696640630252659,
        "power__switching__total": 0.0003542529884725809,
        "power__leakage__total": 1.3395559328444051e-08,
        "power__total": 0.001023930381052196,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0.027261,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.027261,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 0.335243,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 18.230188,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0.0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0.0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0.0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0.0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.335243,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 22.937777,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 8,
        "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 0.044523,
        "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.044523,
        "timing__hold__ws__corner:nom_ss_100C_1v60": 0.943402,
        "timing__setup__ws__corner:nom_ss_100C_1v60": 16.803898,
        "timing__hold__tns__corner:nom_ss_100C_1v60": 0.0,
        "timing__setup__tns__corner:nom_ss_100C_1v60": 0.0,
        "timing__hold__wns__corner:nom_ss_100C_1v60": 0.0,
        "timing__setup__wns__corner:nom_ss_100C_1v60": 0.0,
        "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.943402,
        "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 21.08453,
        "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 8,
        "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0.020777,
        "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.020777,
        "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.109468,
        "timing__setup__ws__corner:nom_ff_n40C_1v95": 18.757124,
        "timing__hold__tns__corner:nom_ff_n40C_1v95": 0.0,
        "timing__setup__tns__corner:nom_ff_n40C_1v95": 0.0,
        "timing__hold__wns__corner:nom_ff_n40C_1v95": 0.0,
        "timing__setup__wns__corner:nom_ff_n40C_1v95": 0.0,
        "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.109468,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 23.558035,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count": 0,
        "design__max_fanout_violation__count": 8,
        "design__max_cap_violation__count": 0,
        "clock__skew__worst_hold": 0.045442,
        "clock__skew__worst_setup": 0.020496,
        "timing__hold__ws": 0.10813,
        "timing__setup__ws": 16.751074,
        "timing__hold__tns": 0.0,
        "timing__setup__tns": 0.0,
        "timing__hold__wns": 0.0,
        "timing__setup__wns": 0.0,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": 0.10813,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 0,
        "timing__setup_r2r__ws": 21.066778,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 138.125 148.845",
        "design__core__bbox": "5.52 10.88 132.48 136.0",
        "flow__warnings__count": 1,
        "flow__errors__count": 0,
        "design__io": 134,
        "design__die__area": 20559.2,
        "design__core__area": 15885.2,
        "design__instance__count__stdcell": 1290,
        "design__instance__area__stdcell": 10487.6,
        "design__instance__count__macros": 0,
        "design__instance__area__macros": 0,
        "design__instance__utilization": 0.660208,
        "design__instance__utilization__stdcell": 0.660208,
        "design__power_grid_violation__count__net:VGND": 0,
        "design__power_grid_violation__count__net:VPWR": 0,
        "design__power_grid_violation__count": 0,
        "floorplan__design__io": 132,
        "design__io__hpwl": 6900980,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 0,
        "design__instance__displacement__mean": 0,
        "design__instance__displacement__max": 0,
        "route__wirelength__estimated": 19483.7,
        "design__violations": 0,
        "design__instance__count__setup_buffer": 0,
        "design__instance__count__hold_buffer": 193,
        "antenna__violating__nets": 0,
        "antenna__violating__pins": 0,
        "route__antenna_violation__count": 0,
        "route__net": 1141,
        "route__net__special": 2,
        "route__drc_errors__iter:1": 411,
        "route__wirelength__iter:1": 20803,
        "route__drc_errors__iter:2": 114,
        "route__wirelength__iter:2": 20536,
        "route__drc_errors__iter:3": 81,
        "route__wirelength__iter:3": 20494,
        "route__drc_errors__iter:4": 0,
        "route__wirelength__iter:4": 20487,
        "route__drc_errors": 0,
        "route__wirelength": 20487,
        "route__vias": 6328,
        "route__vias__singlecut": 6328,
        "route__vias__multicut": 0,
        "design__disconnected_pin__count": 0,
        "design__critical_disconnected_pin__count": 0,
        "route__wirelength__max": 275.21,
        "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 0,
        "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 0,
        "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 0,
        "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 8,
        "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0,
        "clock__skew__worst_hold__corner:min_tt_025C_1v80": 0.026662,
        "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.026662,
        "timing__hold__ws__corner:min_tt_025C_1v80": 0.331155,
        "timing__setup__ws__corner:min_tt_025C_1v80": 18.258566,
        "timing__hold__tns__corner:min_tt_025C_1v80": 0.0,
        "timing__setup__tns__corner:min_tt_025C_1v80": 0.0,
        "timing__hold__wns__corner:min_tt_025C_1v80": 0.0,
        "timing__setup__wns__corner:min_tt_025C_1v80": 0.0,
        "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.331155,
        "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 22.947563,
        "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:min_tt_025C_1v80": 0,
        "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 8,
        "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:min_ss_100C_1v60": 0.043736,
        "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.043736,
        "timing__hold__ws__corner:min_ss_100C_1v60": 0.930716,
        "timing__setup__ws__corner:min_ss_100C_1v60": 16.853281,
        "timing__hold__tns__corner:min_ss_100C_1v60": 0.0,
        "timing__setup__tns__corner:min_ss_100C_1v60": 0.0,
        "timing__hold__wns__corner:min_ss_100C_1v60": 0.0,
        "timing__setup__wns__corner:min_ss_100C_1v60": 0.0,
        "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.930716,
        "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 21.098812,
        "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:min_ss_100C_1v60": 0,
        "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 8,
        "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:min_ff_n40C_1v95": 0.020496,
        "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.020496,
        "timing__hold__ws__corner:min_ff_n40C_1v95": 0.10813,
        "timing__setup__ws__corner:min_ff_n40C_1v95": 18.773375,
        "timing__hold__tns__corner:min_ff_n40C_1v95": 0.0,
        "timing__setup__tns__corner:min_ff_n40C_1v95": 0.0,
        "timing__hold__wns__corner:min_ff_n40C_1v95": 0.0,
        "timing__setup__wns__corner:min_ff_n40C_1v95": 0.0,
        "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.10813,
        "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 23.564293,
        "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 0,
        "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0,
        "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 8,
        "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0,
        "clock__skew__worst_hold__corner:max_tt_025C_1v80": 0.028555,
        "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.028555,
        "timing__hold__ws__corner:max_tt_025C_1v80": 0.339446,
        "timing__setup__ws__corner:max_tt_025C_1v80": 18.202469,
        "timing__hold__tns__corner:max_tt_025C_1v80": 0.0,
        "timing__setup__tns__corner:max_tt_025C_1v80": 0.0,
        "timing__hold__wns__corner:max_tt_025C_1v80": 0.0,
        "timing__setup__wns__corner:max_tt_025C_1v80": 0.0,
        "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.339446,
        "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 22.927502,
        "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:max_tt_025C_1v80": 0,
        "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 8,
        "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:max_ss_100C_1v60": 0.045442,
        "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.045442,
        "timing__hold__ws__corner:max_ss_100C_1v60": 0.957609,
        "timing__setup__ws__corner:max_ss_100C_1v60": 16.751074,
        "timing__hold__tns__corner:max_ss_100C_1v60": 0.0,
        "timing__setup__tns__corner:max_ss_100C_1v60": 0.0,
        "timing__hold__wns__corner:max_ss_100C_1v60": 0.0,
        "timing__setup__wns__corner:max_ss_100C_1v60": 0.0,
        "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.957609,
        "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 21.066778,
        "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:max_ss_100C_1v60": 0,
        "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 8,
        "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:max_ff_n40C_1v95": 0.022224,
        "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.022224,
        "timing__hold__ws__corner:max_ff_n40C_1v95": 0.110957,
        "timing__setup__ws__corner:max_ff_n40C_1v95": 18.741287,
        "timing__hold__tns__corner:max_ff_n40C_1v95": 0.0,
        "timing__setup__tns__corner:max_ff_n40C_1v95": 0.0,
        "timing__hold__wns__corner:max_ff_n40C_1v95": 0.0,
        "timing__setup__wns__corner:max_ff_n40C_1v95": 0.0,
        "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.110957,
        "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 23.551256,
        "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net__count": 0,
        "timing__unannotated_net_filtered__count": 0
    }
}