#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Nov 16 19:23:34 2021
# Process ID: 2136
# Current directory: C:/Users/Timo/Downloads/Mealy_num6-20211116T161845Z-001/Mealy_num6
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8232 C:\Users\Timo\Downloads\Mealy_num6-20211116T161845Z-001\Mealy_num6\Mealy_num6.xpr
# Log file: C:/Users/Timo/Downloads/Mealy_num6-20211116T161845Z-001/Mealy_num6/vivado.log
# Journal file: C:/Users/Timo/Downloads/Mealy_num6-20211116T161845Z-001/Mealy_num6\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Timo/Downloads/Mealy_num6-20211116T161845Z-001/Mealy_num6/Mealy_num6.xpr
INFO: [Project 1-313] Project file moved from 'F:/School work/ECE 4.2/Digital System Design/Digital-Systems-main/Digital-Systems-main/Mealy_num6' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/VIVADO/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:30 ; elapsed = 00:00:59 . Memory (MB): peak = 851.812 ; gain = 108.098
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Timo/Downloads/Mealy_num6-20211116T161845Z-001/Mealy_num6/Mealy_num6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MealyMachine_Rot_Sens' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Timo/Downloads/Mealy_num6-20211116T161845Z-001/Mealy_num6/Mealy_num6.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj MealyMachine_Rot_Sens_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Timo/Downloads/Mealy_num6-20211116T161845Z-001/Mealy_num6/Mealy_num6.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MealyMachine_Rot_Sens
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 877.230 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '24' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Timo/Downloads/Mealy_num6-20211116T161845Z-001/Mealy_num6/Mealy_num6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/VIVADO/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 4a328f0afad2456c94119a561f16f6e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MealyMachine_Rot_Sens_behav xil_defaultlib.MealyMachine_Rot_Sens -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.mealymachine_rot_sens
Built simulation snapshot MealyMachine_Rot_Sens_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:57 . Memory (MB): peak = 877.230 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '57' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Timo/Downloads/Mealy_num6-20211116T161845Z-001/Mealy_num6/Mealy_num6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MealyMachine_Rot_Sens_behav -key {Behavioral:sim_1:Functional:MealyMachine_Rot_Sens} -tclbatch {MealyMachine_Rot_Sens.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source MealyMachine_Rot_Sens.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 892.113 ; gain = 14.883
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MealyMachine_Rot_Sens_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:01:51 . Memory (MB): peak = 892.113 ; gain = 14.883
file mkdir C:/Users/Timo/Downloads/Mealy_num6-20211116T161845Z-001/Mealy_num6/Mealy_num6.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Timo/Downloads/Mealy_num6-20211116T161845Z-001/Mealy_num6/Mealy_num6.srcs/sim_1/new/testbench_Mealy.vhd w ]
add_files -fileset sim_1 C:/Users/Timo/Downloads/Mealy_num6-20211116T161845Z-001/Mealy_num6/Mealy_num6.srcs/sim_1/new/testbench_Mealy.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Timo/Downloads/Mealy_num6-20211116T161845Z-001/Mealy_num6/Mealy_num6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_Mealy' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Timo/Downloads/Mealy_num6-20211116T161845Z-001/Mealy_num6/Mealy_num6.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_Mealy_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Timo/Downloads/Mealy_num6-20211116T161845Z-001/Mealy_num6/Mealy_num6.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MealyMachine_Rot_Sens
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Timo/Downloads/Mealy_num6-20211116T161845Z-001/Mealy_num6/Mealy_num6.srcs/sim_1/new/testbench_Mealy.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity testbench_Mealy
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 921.863 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Timo/Downloads/Mealy_num6-20211116T161845Z-001/Mealy_num6/Mealy_num6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/VIVADO/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 4a328f0afad2456c94119a561f16f6e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_Mealy_behav xil_defaultlib.testbench_Mealy -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.MealyMachine_Rot_Sens [mealymachine_rot_sens_default]
Compiling architecture behavior of entity xil_defaultlib.testbench_mealy
Built simulation snapshot testbench_Mealy_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Timo/Downloads/Mealy_num6-20211116T161845Z-001/Mealy_num6/Mealy_num6.sim/sim_1/behav/xsim/xsim.dir/testbench_Mealy_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 53.949 ; gain = 1.301
INFO: [Common 17-206] Exiting Webtalk at Tue Nov 16 19:45:14 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 921.863 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '28' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Timo/Downloads/Mealy_num6-20211116T161845Z-001/Mealy_num6/Mealy_num6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_Mealy_behav -key {Behavioral:sim_1:Functional:testbench_Mealy} -tclbatch {testbench_Mealy.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source testbench_Mealy.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 927.984 ; gain = 6.121
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_Mealy_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:52 . Memory (MB): peak = 927.984 ; gain = 6.121
