// Seed: 4149239718
module module_0 ();
  wire id_1;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd20
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  module_0 modCall_1 ();
  output wire id_3;
  input wire id_2;
  input wire _id_1;
  logic [-1 : -1] id_8;
  assign id_8[id_1 : !id_1] = id_2;
  xnor primCall (id_3, id_5, id_6, id_7);
endmodule
module module_2 (
    input supply0 id_0,
    output supply1 id_1,
    output uwire id_2,
    output supply1 id_3,
    input supply0 id_4,
    input wand id_5,
    input wire id_6,
    input wire id_7,
    output supply0 id_8,
    input tri0 id_9,
    output supply1 id_10,
    output tri0 id_11,
    inout wor id_12,
    input wor id_13,
    output wire id_14,
    input tri1 id_15,
    input wand id_16,
    input uwire id_17,
    input supply1 id_18,
    input wand id_19,
    input uwire id_20,
    output wor id_21,
    input uwire id_22,
    input wire id_23
);
  assign id_10 = id_23;
  initial @(*) $unsigned(85);
  ;
  module_0 modCall_1 ();
endmodule
