
<BOARD>
  <NAME value="EB-PDS-GBITETHERNET-R1"/>
  <TYPE value="EB"/>
  <SIZE value="A1A1"/>
  <REV_HIGH value="1"/>
  <REV_LOW value="0"/>
  <VENDOR value="ProDesign"/>
  <DESCRIPTION value="Gigabit Ethernet Extension Board"/>
  <CONNECTORS>
    <BA1>
      <MIN_VOLTAGE value="1410"/>
      <DEF_VOLTAGE value="1800"/>
      <MAX_VOLTAGE value="3600"/>
      <USER_TEXT value=""/>
    </BA1>
    <TA1/>
  </CONNECTORS>
  <PLUGINS>
    <dp83865dvh>
      <eth_phy1.CLK_MAC_FREQ>
        <MIN_VALUE value="0"/>
        <DEF_VALUE value="0"/>
        <MAX_VALUE value="1"/>
        <DESCRIPTION value="1: CLOCK TO MAC output is 125 MHz, 0: CLOCK TO MAC output is 25 MHz"/>
      </eth_phy1.CLK_MAC_FREQ>
      <eth_phy1.MAN_MDIX>
        <MIN_VALUE value="0"/>
        <DEF_VALUE value="0"/>
        <MAX_VALUE value="1"/>
        <DESCRIPTION value="1: PHY is manually set to cross-over mode (MDIX), 0: PHY is manually set to straight mode (MDI)"/>
      </eth_phy1.MAN_MDIX>
      <eth_phy1.MAC_CLK_EN>
        <MIN_VALUE value="0"/>
        <DEF_VALUE value="0"/>
        <MAX_VALUE value="1"/>
        <DESCRIPTION value="1: CLK_TO_MAC clock output enabled, 0: CLK_TO_MAC disabled"/>
      </eth_phy1.MAC_CLK_EN>
      <eth_phy1.MDIX_EN>
        <MIN_VALUE value="0"/>
        <DEF_VALUE value="0"/>
        <MAX_VALUE value="1"/>
        <DESCRIPTION value="1: Enables pair swap mode, 0: Disables the Auto-MDIX and defaults the part into the mode preset by the MAN_MDIX_STRAP pin"/>
      </eth_phy1.MDIX_EN>
      <eth_phy1.MULTI_EN>
        <MIN_VALUE value="0"/>
        <DEF_VALUE value="0"/>
        <MAX_VALUE value="1"/>
        <DESCRIPTION value="1: Selects multiple node priority (switch or hub), 0: Selects single node priority (NIC)"/>
      </eth_phy1.MULTI_EN>
      <eth_phy1.RGMII_SEL0>
        <MIN_VALUE value="0"/>
        <DEF_VALUE value="0"/>
        <MAX_VALUE value="1"/>
        <DESCRIPTION value="MAC Interface selector\n\n RGMII_SEL1 | RGMII_SEL0 | MAC Interface\n----------------------------------------\n      0     |      0     | GMII\n      0     |      1     | GMII\n      1     |      0     | RGMII - HP\n      1     |      1     | RGMII - 3COM"/>
      </eth_phy1.RGMII_SEL0>
      <eth_phy1.RGMII_SEL1>
        <MIN_VALUE value="0"/>
        <DEF_VALUE value="0"/>
        <MAX_VALUE value="1"/>
        <DESCRIPTION value="MAC Interface selector\n\n RGMII_SEL1 | RGMII_SEL0 | MAC Interface\n----------------------------------------\n      0     |      0     | GMII\n      0     |      1     | GMII\n      1     |      0     | RGMII - HP\n      1     |      1     | RGMII - 3COM"/>
      </eth_phy1.RGMII_SEL1>
      <eth_phy1.PHY_ADDR1>
        <MIN_VALUE value="0"/>
        <DEF_VALUE value="0"/>
        <MAX_VALUE value="1"/>
        <DESCRIPTION value="PHY Address selector\n\nPHY ADDRESS [4:1]: The DP83865 provides five PHY address-\n                   sensing pins for multiple PHY applications.\n                   The setting on these five pins provides the base\n                   address of the PHY. The five PHYAD[4:0] bits are\n                   registered as inputs at reset with PHYADDR4 being\n                   the MSB of the 5-bit PHY address. BIT 0 is fixed\n                   to logic 1"/>
      </eth_phy1.PHY_ADDR1>
      <eth_phy1.PHY_ADDR2>
        <MIN_VALUE value="0"/>
        <DEF_VALUE value="0"/>
        <MAX_VALUE value="1"/>
        <DESCRIPTION value="PHY Address selector\n\nPHY ADDRESS [4:1]: The DP83865 provides five PHY address-\n                   sensing pins for multiple PHY applications.\n                   The setting on these five pins provides the base\n                   address of the PHY. The five PHYAD[4:0] bits are\n                   registered as inputs at reset with PHYADDR4 being\n                   the MSB of the 5-bit PHY address. BIT 0 is fixed\n                   to logic 1"/>
      </eth_phy1.PHY_ADDR2>
      <eth_phy1.PHY_ADDR3>
        <MIN_VALUE value="0"/>
        <DEF_VALUE value="0"/>
        <MAX_VALUE value="1"/>
        <DESCRIPTION value="PHY Address selector\n\nPHY ADDRESS [4:1]: The DP83865 provides five PHY address-\n                   sensing pins for multiple PHY applications.\n                   The setting on these five pins provides the base\n                   address of the PHY. The five PHYAD[4:0] bits are\n                   registered as inputs at reset with PHYADDR4 being\n                   the MSB of the 5-bit PHY address. BIT 0 is fixed\n                   to logic 1"/>
      </eth_phy1.PHY_ADDR3>
      <eth_phy1.PHY_ADDR4>
        <MIN_VALUE value="0"/>
        <DEF_VALUE value="0"/>
        <MAX_VALUE value="1"/>
        <DESCRIPTION value="PHY Address selector\n\nPHY ADDRESS [4:1]: The DP83865 provides five PHY address-\n                   sensing pins for multiple PHY applications.\n                   The setting on these five pins provides the base\n                   address of the PHY. The five PHYAD[4:0] bits are\n                   registered as inputs at reset with PHYADDR4 being\n                   the MSB of the 5-bit PHY address. BIT 0 is fixed\n                   to logic 1"/>
      </eth_phy1.PHY_ADDR4>
      <eth_phy1.ACT_SPEED0>
        <MIN_VALUE value="0"/>
        <DEF_VALUE value="0"/>
        <MAX_VALUE value="1"/>
        <DESCRIPTION value="Speed selector\n\nAuto-Neg disabled:\n\n Speed[1] | Speed[0] | Speed enabled\n-------------------------------------\n     1    |     1    | Reserved\n     1    |     0    | 1000BASE-T\n     0    |     1    | 100BASE-TX\n     0    |     0    | 10BASE-T\n\nAuto-Neg enabled:\n\n Speed[1] | Speed[0] | Speed enabled\n-------------------------------------\n     1    |     1    | 1000BASE-T, 10BASE-T\n     1    |     0    | 1000BASE-T\n     0    |     1    | 1000BASE-T, 100BASE-TX\n     0    |     0    | 1000BASE-T, 100BASE-TX, 10BASE-T"/>
      </eth_phy1.ACT_SPEED0>
      <eth_phy1.LNK10_SPEED1>
        <MIN_VALUE value="0"/>
        <DEF_VALUE value="0"/>
        <MAX_VALUE value="1"/>
        <DESCRIPTION value="Speed selector\n\nAuto-Neg disabled:\n\n Speed[1] | Speed[0] | Speed enabled\n-------------------------------------\n     1    |     1    | Reserved\n     1    |     0    | 1000BASE-T\n     0    |     1    | 100BASE-TX\n     0    |     0    | 10BASE-T\n\nAuto-Neg enabled:\n\n Speed[1] | Speed[0] | Speed enabled\n-------------------------------------\n     1    |     1    | 1000BASE-T, 10BASE-T\n     1    |     0    | 1000BASE-T\n     0    |     1    | 1000BASE-T, 100BASE-TX\n     0    |     0    | 1000BASE-T, 100BASE-TX, 10BASE-T"/>
      </eth_phy1.LNK10_SPEED1>
      <eth_phy1.LNK1G_AUTO_NEG>
        <MIN_VALUE value="0"/>
        <DEF_VALUE value="1"/>
        <MAX_VALUE value="1"/>
        <DESCRIPTION value="1: Enables Auto-Neg., 0: Disables Auto-Neg"/>
      </eth_phy1.LNK1G_AUTO_NEG>
      <eth_phy1.LNK100_DUPLEX>
        <MIN_VALUE value="0"/>
        <DEF_VALUE value="1"/>
        <MAX_VALUE value="1"/>
        <DESCRIPTION value="1: Enables Full Duplex by default, 0: Enables Half Duplex only"/>
      </eth_phy1.LNK100_DUPLEX>
      <eth_phy2.CLK_MAC_FREQ>
        <MIN_VALUE value="0"/>
        <DEF_VALUE value="0"/>
        <MAX_VALUE value="1"/>
        <DESCRIPTION value="1: CLOCK TO MAC output is 125 MHz, 0: CLOCK TO MAC output is 25 MHz"/>
      </eth_phy2.CLK_MAC_FREQ>
      <eth_phy2.MAN_MDIX>
        <MIN_VALUE value="0"/>
        <DEF_VALUE value="0"/>
        <MAX_VALUE value="1"/>
        <DESCRIPTION value="1: PHY is manually set to cross-over mode (MDIX), 0: PHY is manually set to straight mode (MDI)"/>
      </eth_phy2.MAN_MDIX>
      <eth_phy2.MAC_CLK_EN>
        <MIN_VALUE value="0"/>
        <DEF_VALUE value="0"/>
        <MAX_VALUE value="1"/>
        <DESCRIPTION value="1: CLK_TO_MAC clock output enabled, 0: CLK_TO_MAC disabled"/>
      </eth_phy2.MAC_CLK_EN>
      <eth_phy2.MDIX_EN>
        <MIN_VALUE value="0"/>
        <DEF_VALUE value="0"/>
        <MAX_VALUE value="1"/>
        <DESCRIPTION value="1: Enables pair swap mode, 0: Disables the Auto-MDIX and defaults the part into the mode preset by the MAN_MDIX_STRAP pin"/>
      </eth_phy2.MDIX_EN>
      <eth_phy2.MULTI_EN>
        <MIN_VALUE value="0"/>
        <DEF_VALUE value="0"/>
        <MAX_VALUE value="1"/>
        <DESCRIPTION value="1: Selects multiple node priority (switch or hub), 0: Selects single node priority (NIC)"/>
      </eth_phy2.MULTI_EN>
      <eth_phy2.RGMII_SEL0>
        <MIN_VALUE value="0"/>
        <DEF_VALUE value="0"/>
        <MAX_VALUE value="1"/>
        <DESCRIPTION value="MAC Interface selector\n\n RGMII_SEL1 | RGMII_SEL0 | MAC Interface\n----------------------------------------\n      0     |      0     | GMII\n      0     |      1     | GMII\n      1     |      0     | RGMII - HP\n      1     |      1     | RGMII - 3COM"/>
      </eth_phy2.RGMII_SEL0>
      <eth_phy2.RGMII_SEL1>
        <MIN_VALUE value="0"/>
        <DEF_VALUE value="0"/>
        <MAX_VALUE value="1"/>
        <DESCRIPTION value="MAC Interface selector\n\n RGMII_SEL1 | RGMII_SEL0 | MAC Interface\n----------------------------------------\n      0     |      0     | GMII\n      0     |      1     | GMII\n      1     |      0     | RGMII - HP\n      1     |      1     | RGMII - 3COM"/>
      </eth_phy2.RGMII_SEL1>
      <eth_phy2.PHY_ADDR1>
        <MIN_VALUE value="0"/>
        <DEF_VALUE value="0"/>
        <MAX_VALUE value="1"/>
        <DESCRIPTION value="PHY Address selector\n\nPHY ADDRESS [4:1]: The DP83865 provides five PHY address-\n                   sensing pins for multiple PHY applications.\n                   The setting on these five pins provides the base\n                   address of the PHY. The five PHYAD[4:0] bits are\n                   registered as inputs at reset with PHYADDR4 being\n                   the MSB of the 5-bit PHY address. BIT 0 is fixed\n                   to logic 1"/>
      </eth_phy2.PHY_ADDR1>
      <eth_phy2.PHY_ADDR2>
        <MIN_VALUE value="0"/>
        <DEF_VALUE value="0"/>
        <MAX_VALUE value="1"/>
        <DESCRIPTION value="PHY Address selector\n\nPHY ADDRESS [4:1]: The DP83865 provides five PHY address-\n                   sensing pins for multiple PHY applications.\n                   The setting on these five pins provides the base\n                   address of the PHY. The five PHYAD[4:0] bits are\n                   registered as inputs at reset with PHYADDR4 being\n                   the MSB of the 5-bit PHY address. BIT 0 is fixed\n                   to logic 1"/>
      </eth_phy2.PHY_ADDR2>
      <eth_phy2.PHY_ADDR3>
        <MIN_VALUE value="0"/>
        <DEF_VALUE value="0"/>
        <MAX_VALUE value="1"/>
        <DESCRIPTION value="PHY Address selector\n\nPHY ADDRESS [4:1]: The DP83865 provides five PHY address-\n                   sensing pins for multiple PHY applications.\n                   The setting on these five pins provides the base\n                   address of the PHY. The five PHYAD[4:0] bits are\n                   registered as inputs at reset with PHYADDR4 being\n                   the MSB of the 5-bit PHY address. BIT 0 is fixed\n                   to logic 1"/>
      </eth_phy2.PHY_ADDR3>
      <eth_phy2.PHY_ADDR4>
        <MIN_VALUE value="0"/>
        <DEF_VALUE value="0"/>
        <MAX_VALUE value="1"/>
        <DESCRIPTION value="PHY Address selector\n\nPHY ADDRESS [4:1]: The DP83865 provides five PHY address-\n                   sensing pins for multiple PHY applications.\n                   The setting on these five pins provides the base\n                   address of the PHY. The five PHYAD[4:0] bits are\n                   registered as inputs at reset with PHYADDR4 being\n                   the MSB of the 5-bit PHY address. BIT 0 is fixed\n                   to logic 1"/>
      </eth_phy2.PHY_ADDR4>
      <eth_phy2.ACT_SPEED0>
        <MIN_VALUE value="0"/>
        <DEF_VALUE value="0"/>
        <MAX_VALUE value="1"/>
        <DESCRIPTION value="Speed selector\n\nAuto-Neg disabled:\n\n Speed[1] | Speed[0] | Speed enabled\n-------------------------------------\n     1    |     1    | Reserved\n     1    |     0    | 1000BASE-T\n     0    |     1    | 100BASE-TX\n     0    |     0    | 10BASE-T\n\nAuto-Neg enabled:\n\n Speed[1] | Speed[0] | Speed enabled\n-------------------------------------\n     1    |     1    | 1000BASE-T, 10BASE-T\n     1    |     0    | 1000BASE-T\n     0    |     1    | 1000BASE-T, 100BASE-TX\n     0    |     0    | 1000BASE-T, 100BASE-TX, 10BASE-T"/>
      </eth_phy2.ACT_SPEED0>
      <eth_phy2.LNK10_SPEED1>
        <MIN_VALUE value="0"/>
        <DEF_VALUE value="0"/>
        <MAX_VALUE value="1"/>
        <DESCRIPTION value="Speed selector\n\nAuto-Neg disabled:\n\n Speed[1] | Speed[0] | Speed enabled\n-------------------------------------\n     1    |     1    | Reserved\n     1    |     0    | 1000BASE-T\n     0    |     1    | 100BASE-TX\n     0    |     0    | 10BASE-T\n\nAuto-Neg enabled:\n\n Speed[1] | Speed[0] | Speed enabled\n-------------------------------------\n     1    |     1    | 1000BASE-T, 10BASE-T\n     1    |     0    | 1000BASE-T\n     0    |     1    | 1000BASE-T, 100BASE-TX\n     0    |     0    | 1000BASE-T, 100BASE-TX, 10BASE-T"/>
      </eth_phy2.LNK10_SPEED1>
      <eth_phy2.LNK1G_AUTO_NEG>
        <MIN_VALUE value="0"/>
        <DEF_VALUE value="1"/>
        <MAX_VALUE value="1"/>
        <DESCRIPTION value="1: Enables Auto-Neg., 0: Disables Auto-Neg"/>
      </eth_phy2.LNK1G_AUTO_NEG>
      <eth_phy2.LNK100_DUPLEX>
        <MIN_VALUE value="0"/>
        <DEF_VALUE value="1"/>
        <MAX_VALUE value="1"/>
        <DESCRIPTION value="1: Enables Full Duplex by default, 0: Enables Half Duplex only"/>
      </eth_phy2.LNK100_DUPLEX>
    </dp83865dvh>
  </PLUGINS>
</BOARD>