<profile>

<section name = "Vitis HLS Report for 'Loop_VITIS_LOOP_57_3_proc'" level="0">
<item name = "Date">Wed Jan 28 08:26:32 2026
</item>
<item name = "Version">2024.1 (Build 5069499 on May 21 2024)</item>
<item name = "Project">matrix_multiply_32x32_proj</item>
<item name = "Solution">int8_32x32_solution (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu9p-flga2104-2-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 3.650 ns, 1.35 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1035, 1035, 5.175 us, 5.175 us, 1024, 1024, loop auto-rewind stp(delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_57_3">1033, 1033, 42, 32, 1, 32, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 2366, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 385, -</column>
<column name="Register">-, -, 2347, -, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln60_10_fu_835_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln60_11_fu_847_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln60_12_fu_859_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln60_13_fu_871_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln60_14_fu_883_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln60_15_fu_895_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln60_16_fu_907_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln60_17_fu_919_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln60_18_fu_931_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln60_19_fu_943_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln60_1_fu_727_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln60_20_fu_955_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln60_21_fu_967_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln60_22_fu_979_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln60_23_fu_991_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln60_24_fu_1003_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln60_25_fu_1015_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln60_26_fu_1027_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln60_27_fu_1039_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln60_28_fu_1051_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln60_29_fu_1063_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln60_2_fu_739_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln60_30_fu_1075_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln60_31_fu_1087_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln60_3_fu_751_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln60_4_fu_763_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln60_5_fu_775_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln60_6_fu_787_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln60_7_fu_799_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln60_8_fu_811_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln60_9_fu_823_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln60_fu_715_p2">+, 0, 0, 71, 64, 64</column>
<column name="j_fu_1099_p2">+, 0, 0, 12, 5, 1</column>
<column name="ap_block_pp0_stage11_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage12_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage13_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage14_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage15_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage16_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage17_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage18_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage19_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage20_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage21_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage22_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage23_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage24_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage25_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage26_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage27_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage28_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage29_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage30_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage31_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1138">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln57_fu_1105_p2">icmp, 0, 0, 12, 5, 2</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage10_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage2_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage3_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage4_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage5_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage6_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage7_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage8_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage9_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage9_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">152, 33, 1, 33</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_j94_load">9, 2, 5, 10</column>
<column name="b_stream_blk_n">9, 2, 1, 2</column>
<column name="gmem_b_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_b_blk_n_R">9, 2, 1, 2</column>
<column name="j94_fu_116">9, 2, 5, 10</column>
<column name="m_axi_gmem_b_ARADDR">152, 33, 64, 2112</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">32, 0, 32, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="gmem_b_addr_10_read_reg_1406">8, 0, 8, 0</column>
<column name="gmem_b_addr_10_reg_1220">64, 0, 64, 0</column>
<column name="gmem_b_addr_11_read_reg_1411">8, 0, 8, 0</column>
<column name="gmem_b_addr_11_reg_1226">64, 0, 64, 0</column>
<column name="gmem_b_addr_12_read_reg_1416">8, 0, 8, 0</column>
<column name="gmem_b_addr_12_reg_1232">64, 0, 64, 0</column>
<column name="gmem_b_addr_13_read_reg_1421">8, 0, 8, 0</column>
<column name="gmem_b_addr_13_reg_1238">64, 0, 64, 0</column>
<column name="gmem_b_addr_14_read_reg_1426">8, 0, 8, 0</column>
<column name="gmem_b_addr_14_reg_1244">64, 0, 64, 0</column>
<column name="gmem_b_addr_15_read_reg_1431">8, 0, 8, 0</column>
<column name="gmem_b_addr_15_reg_1250">64, 0, 64, 0</column>
<column name="gmem_b_addr_16_read_reg_1436">8, 0, 8, 0</column>
<column name="gmem_b_addr_16_reg_1256">64, 0, 64, 0</column>
<column name="gmem_b_addr_17_read_reg_1441">8, 0, 8, 0</column>
<column name="gmem_b_addr_17_reg_1262">64, 0, 64, 0</column>
<column name="gmem_b_addr_18_read_reg_1446">8, 0, 8, 0</column>
<column name="gmem_b_addr_18_reg_1268">64, 0, 64, 0</column>
<column name="gmem_b_addr_19_read_reg_1451">8, 0, 8, 0</column>
<column name="gmem_b_addr_19_reg_1274">64, 0, 64, 0</column>
<column name="gmem_b_addr_1_read_reg_1361">8, 0, 8, 0</column>
<column name="gmem_b_addr_1_reg_1166">64, 0, 64, 0</column>
<column name="gmem_b_addr_20_read_reg_1456">8, 0, 8, 0</column>
<column name="gmem_b_addr_20_reg_1280">64, 0, 64, 0</column>
<column name="gmem_b_addr_21_read_reg_1461">8, 0, 8, 0</column>
<column name="gmem_b_addr_21_reg_1286">64, 0, 64, 0</column>
<column name="gmem_b_addr_22_read_reg_1466">8, 0, 8, 0</column>
<column name="gmem_b_addr_22_reg_1292">64, 0, 64, 0</column>
<column name="gmem_b_addr_23_read_reg_1471">8, 0, 8, 0</column>
<column name="gmem_b_addr_23_reg_1298">64, 0, 64, 0</column>
<column name="gmem_b_addr_24_read_reg_1476">8, 0, 8, 0</column>
<column name="gmem_b_addr_24_reg_1304">64, 0, 64, 0</column>
<column name="gmem_b_addr_25_read_reg_1481">8, 0, 8, 0</column>
<column name="gmem_b_addr_25_reg_1310">64, 0, 64, 0</column>
<column name="gmem_b_addr_26_read_reg_1486">8, 0, 8, 0</column>
<column name="gmem_b_addr_26_reg_1316">64, 0, 64, 0</column>
<column name="gmem_b_addr_27_read_reg_1491">8, 0, 8, 0</column>
<column name="gmem_b_addr_27_reg_1322">64, 0, 64, 0</column>
<column name="gmem_b_addr_28_read_reg_1496">8, 0, 8, 0</column>
<column name="gmem_b_addr_28_reg_1328">64, 0, 64, 0</column>
<column name="gmem_b_addr_29_read_reg_1501">8, 0, 8, 0</column>
<column name="gmem_b_addr_29_reg_1334">64, 0, 64, 0</column>
<column name="gmem_b_addr_2_read_reg_1366">8, 0, 8, 0</column>
<column name="gmem_b_addr_2_reg_1172">64, 0, 64, 0</column>
<column name="gmem_b_addr_30_read_reg_1506">8, 0, 8, 0</column>
<column name="gmem_b_addr_30_reg_1340">64, 0, 64, 0</column>
<column name="gmem_b_addr_31_read_reg_1511">8, 0, 8, 0</column>
<column name="gmem_b_addr_31_reg_1346">64, 0, 64, 0</column>
<column name="gmem_b_addr_3_read_reg_1371">8, 0, 8, 0</column>
<column name="gmem_b_addr_3_reg_1178">64, 0, 64, 0</column>
<column name="gmem_b_addr_4_read_reg_1376">8, 0, 8, 0</column>
<column name="gmem_b_addr_4_reg_1184">64, 0, 64, 0</column>
<column name="gmem_b_addr_5_read_reg_1381">8, 0, 8, 0</column>
<column name="gmem_b_addr_5_reg_1190">64, 0, 64, 0</column>
<column name="gmem_b_addr_6_read_reg_1386">8, 0, 8, 0</column>
<column name="gmem_b_addr_6_reg_1196">64, 0, 64, 0</column>
<column name="gmem_b_addr_7_read_reg_1391">8, 0, 8, 0</column>
<column name="gmem_b_addr_7_reg_1202">64, 0, 64, 0</column>
<column name="gmem_b_addr_8_read_reg_1396">8, 0, 8, 0</column>
<column name="gmem_b_addr_8_reg_1208">64, 0, 64, 0</column>
<column name="gmem_b_addr_9_read_reg_1401">8, 0, 8, 0</column>
<column name="gmem_b_addr_9_reg_1214">64, 0, 64, 0</column>
<column name="gmem_b_addr_read_reg_1356">8, 0, 8, 0</column>
<column name="gmem_b_addr_reg_1160">64, 0, 64, 0</column>
<column name="icmp_ln57_reg_1352">1, 0, 1, 0</column>
<column name="icmp_ln57_reg_1352_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="j94_fu_116">5, 0, 5, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Loop_VITIS_LOOP_57_3_proc, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Loop_VITIS_LOOP_57_3_proc, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Loop_VITIS_LOOP_57_3_proc, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Loop_VITIS_LOOP_57_3_proc, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Loop_VITIS_LOOP_57_3_proc, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Loop_VITIS_LOOP_57_3_proc, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Loop_VITIS_LOOP_57_3_proc, return value</column>
<column name="m_axi_gmem_b_AWVALID">out, 1, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_AWREADY">in, 1, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_AWADDR">out, 64, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_AWID">out, 1, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_AWLEN">out, 32, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_AWSIZE">out, 3, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_AWBURST">out, 2, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_AWLOCK">out, 2, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_AWCACHE">out, 4, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_AWPROT">out, 3, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_AWQOS">out, 4, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_AWREGION">out, 4, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_AWUSER">out, 1, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_WVALID">out, 1, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_WREADY">in, 1, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_WDATA">out, 8, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_WSTRB">out, 1, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_WLAST">out, 1, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_WID">out, 1, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_WUSER">out, 1, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_ARVALID">out, 1, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_ARREADY">in, 1, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_ARADDR">out, 64, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_ARID">out, 1, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_ARLEN">out, 32, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_ARSIZE">out, 3, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_ARBURST">out, 2, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_ARLOCK">out, 2, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_ARCACHE">out, 4, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_ARPROT">out, 3, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_ARQOS">out, 4, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_ARREGION">out, 4, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_ARUSER">out, 1, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_RVALID">in, 1, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_RREADY">out, 1, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_RDATA">in, 8, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_RLAST">in, 1, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_RID">in, 1, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_RFIFONUM">in, 11, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_RUSER">in, 1, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_RRESP">in, 2, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_BVALID">in, 1, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_BREADY">out, 1, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_BRESP">in, 2, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_BID">in, 1, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_BUSER">in, 1, m_axi, gmem_b, pointer</column>
<column name="B">in, 64, ap_none, B, scalar</column>
<column name="p_read">in, 64, ap_none, p_read, scalar</column>
<column name="p_read1">in, 64, ap_none, p_read1, scalar</column>
<column name="p_read2">in, 64, ap_none, p_read2, scalar</column>
<column name="p_read3">in, 64, ap_none, p_read3, scalar</column>
<column name="p_read4">in, 64, ap_none, p_read4, scalar</column>
<column name="p_read5">in, 64, ap_none, p_read5, scalar</column>
<column name="p_read6">in, 64, ap_none, p_read6, scalar</column>
<column name="p_read7">in, 64, ap_none, p_read7, scalar</column>
<column name="p_read8">in, 64, ap_none, p_read8, scalar</column>
<column name="p_read9">in, 64, ap_none, p_read9, scalar</column>
<column name="p_read10">in, 64, ap_none, p_read10, scalar</column>
<column name="p_read11">in, 64, ap_none, p_read11, scalar</column>
<column name="p_read12">in, 64, ap_none, p_read12, scalar</column>
<column name="p_read13">in, 64, ap_none, p_read13, scalar</column>
<column name="p_read14">in, 64, ap_none, p_read14, scalar</column>
<column name="p_read15">in, 64, ap_none, p_read15, scalar</column>
<column name="p_read16">in, 64, ap_none, p_read16, scalar</column>
<column name="p_read17">in, 64, ap_none, p_read17, scalar</column>
<column name="p_read18">in, 64, ap_none, p_read18, scalar</column>
<column name="p_read19">in, 64, ap_none, p_read19, scalar</column>
<column name="p_read20">in, 64, ap_none, p_read20, scalar</column>
<column name="p_read21">in, 64, ap_none, p_read21, scalar</column>
<column name="p_read22">in, 64, ap_none, p_read22, scalar</column>
<column name="p_read23">in, 64, ap_none, p_read23, scalar</column>
<column name="p_read24">in, 64, ap_none, p_read24, scalar</column>
<column name="p_read25">in, 64, ap_none, p_read25, scalar</column>
<column name="p_read26">in, 64, ap_none, p_read26, scalar</column>
<column name="p_read27">in, 64, ap_none, p_read27, scalar</column>
<column name="p_read28">in, 64, ap_none, p_read28, scalar</column>
<column name="p_read29">in, 64, ap_none, p_read29, scalar</column>
<column name="p_read30">in, 64, ap_none, p_read30, scalar</column>
<column name="b_stream_din">out, 256, ap_fifo, b_stream, pointer</column>
<column name="b_stream_num_data_valid">in, 3, ap_fifo, b_stream, pointer</column>
<column name="b_stream_fifo_cap">in, 3, ap_fifo, b_stream, pointer</column>
<column name="b_stream_full_n">in, 1, ap_fifo, b_stream, pointer</column>
<column name="b_stream_write">out, 1, ap_fifo, b_stream, pointer</column>
</table>
</item>
</section>
</profile>
