

================================================================
== Vitis HLS Report for 'mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5'
================================================================
* Date:           Sat Mar  9 22:18:18 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        proj_mm2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.600 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     7938|     7938|  0.159 ms|  0.159 ms|  7938|  7938|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_65_4_VITIS_LOOP_67_5  |     7936|     7936|        32|         31|          1|   256|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 31, depth = 32


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 32
* Pipeline : 1
  Pipeline-0 : II = 31, D = 32, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.73>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%indvars_iv11 = alloca i32 1"   --->   Operation 35 'alloca' 'indvars_iv11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%indvars_iv15 = alloca i32 1"   --->   Operation 36 'alloca' 'indvars_iv15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%indvar_flatten330 = alloca i32 1"   --->   Operation 37 'alloca' 'indvar_flatten330' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%C_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %C"   --->   Operation 38 'read' 'C_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_cast86_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_cast86"   --->   Operation 39 'read' 'p_cast86_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%D_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %D"   --->   Operation 40 'read' 'D_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_cast86_cast = zext i32 %p_cast86_read"   --->   Operation 41 'zext' 'p_cast86_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 256, void @empty_3, void @empty_4, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.84ns)   --->   "%store_ln0 = store i9 0, i9 %indvar_flatten330"   --->   Operation 43 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 44 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 0, i5 %indvars_iv15"   --->   Operation 44 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 45 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 0, i5 %indvars_iv11"   --->   Operation 45 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_70_6"   --->   Operation 46 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%indvars_iv15_load = load i5 %indvars_iv15"   --->   Operation 47 'load' 'indvars_iv15_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%indvar_flatten330_load = load i9 %indvar_flatten330"   --->   Operation 48 'load' 'indvar_flatten330_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%empty = trunc i5 %indvars_iv15_load"   --->   Operation 50 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %empty, i4 0"   --->   Operation 51 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 52 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.90ns)   --->   "%exitcond_flatten332 = icmp_eq  i9 %indvar_flatten330_load, i9 256"   --->   Operation 53 'icmp' 'exitcond_flatten332' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (1.35ns)   --->   "%indvar_flatten_next331 = add i9 %indvar_flatten330_load, i9 1"   --->   Operation 54 'add' 'indvar_flatten_next331' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond_flatten332, void %for.inc72, void %for.end74.exitStub"   --->   Operation 55 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%indvars_iv11_load = load i5 %indvars_iv11"   --->   Operation 56 'load' 'indvars_iv11_load' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.87ns)   --->   "%exitcond142434 = icmp_eq  i5 %indvars_iv11_load, i5 16"   --->   Operation 57 'icmp' 'exitcond142434' <Predicate = (!exitcond_flatten332)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.62ns)   --->   "%indvars_iv11_mid2 = select i1 %exitcond142434, i5 0, i5 %indvars_iv11_load"   --->   Operation 58 'select' 'indvars_iv11_mid2' <Predicate = (!exitcond_flatten332)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (1.09ns)   --->   "%indvars_iv_next16_dup414 = add i5 %indvars_iv15_load, i5 1"   --->   Operation 59 'add' 'indvars_iv_next16_dup414' <Predicate = (!exitcond_flatten332)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%empty_23 = trunc i5 %indvars_iv_next16_dup414"   --->   Operation 60 'trunc' 'empty_23' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node empty_57)   --->   "%indvars_iv15_cast_mid2 = select i1 %exitcond142434, i4 %empty_23, i4 %empty"   --->   Operation 61 'select' 'indvars_iv15_cast_mid2' <Predicate = (!exitcond_flatten332)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%p_mid = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %empty_23, i4 0"   --->   Operation 62 'bitconcatenate' 'p_mid' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.37ns)   --->   "%empty_24 = select i1 %exitcond142434, i8 %p_mid, i8 %tmp_s"   --->   Operation 63 'select' 'empty_24' <Predicate = (!exitcond_flatten332)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%p_cast90_mid2_v = zext i8 %empty_24"   --->   Operation 64 'zext' 'p_cast90_mid2_v' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_addr = getelementptr i32 %tmp, i64 0, i64 %p_cast90_mid2_v"   --->   Operation 65 'getelementptr' 'tmp_addr' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_1 : Operation 66 [2/2] (2.26ns)   --->   "%empty_25 = load i8 %tmp_addr"   --->   Operation 66 'load' 'empty_25' <Predicate = (!exitcond_flatten332)> <Delay = 2.26> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%empty_26 = or i8 %empty_24, i8 1"   --->   Operation 67 'or' 'empty_26' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%p_cast95_mid2_v = zext i8 %empty_26"   --->   Operation 68 'zext' 'p_cast95_mid2_v' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_addr_1 = getelementptr i32 %tmp, i64 0, i64 %p_cast95_mid2_v"   --->   Operation 69 'getelementptr' 'tmp_addr_1' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_1 : Operation 70 [2/2] (2.26ns)   --->   "%empty_27 = load i8 %tmp_addr_1"   --->   Operation 70 'load' 'empty_27' <Predicate = (!exitcond_flatten332)> <Delay = 2.26> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%empty_56 = trunc i5 %indvars_iv11_mid2"   --->   Operation 71 'trunc' 'empty_56' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node empty_57)   --->   "%tmp_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 %indvars_iv15_cast_mid2, i4 %empty_56, i2 0"   --->   Operation 72 'bitconcatenate' 'tmp_1' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node empty_57)   --->   "%p_cast205 = zext i10 %tmp_1"   --->   Operation 73 'zext' 'p_cast205' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (1.81ns) (out node of the LUT)   --->   "%empty_57 = add i64 %p_cast205, i64 %D_read"   --->   Operation 74 'add' 'empty_57' <Predicate = (!exitcond_flatten332)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%p_cast = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_57, i32 2, i32 63"   --->   Operation 75 'partselect' 'p_cast' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%p_cast85_cast = sext i62 %p_cast"   --->   Operation 76 'sext' 'p_cast85_cast' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %p_cast85_cast"   --->   Operation 77 'getelementptr' 'gmem_addr' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.84ns)   --->   "%store_ln0 = store i9 %indvar_flatten_next331, i9 %indvar_flatten330"   --->   Operation 78 'store' 'store_ln0' <Predicate = (!exitcond_flatten332)> <Delay = 0.84>
ST_1 : Operation 515 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 515 'ret' 'ret_ln0' <Predicate = (exitcond_flatten332)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 14.6>
ST_2 : Operation 79 [1/2] (2.26ns)   --->   "%empty_25 = load i8 %tmp_addr"   --->   Operation 79 'load' 'empty_25' <Predicate = (!exitcond_flatten332)> <Delay = 2.26> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 80 [1/2] (2.26ns)   --->   "%empty_27 = load i8 %tmp_addr_1"   --->   Operation 80 'load' 'empty_27' <Predicate = (!exitcond_flatten332)> <Delay = 2.26> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%empty_28 = or i8 %empty_24, i8 2"   --->   Operation 81 'or' 'empty_28' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%p_cast100_mid2_v = zext i8 %empty_28"   --->   Operation 82 'zext' 'p_cast100_mid2_v' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_addr_2 = getelementptr i32 %tmp, i64 0, i64 %p_cast100_mid2_v"   --->   Operation 83 'getelementptr' 'tmp_addr_2' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_2 : Operation 84 [2/2] (2.26ns)   --->   "%empty_29 = load i8 %tmp_addr_2"   --->   Operation 84 'load' 'empty_29' <Predicate = (!exitcond_flatten332)> <Delay = 2.26> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%empty_30 = or i8 %empty_24, i8 3"   --->   Operation 85 'or' 'empty_30' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%p_cast104_mid2_v = zext i8 %empty_30"   --->   Operation 86 'zext' 'p_cast104_mid2_v' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_addr_3 = getelementptr i32 %tmp, i64 0, i64 %p_cast104_mid2_v"   --->   Operation 87 'getelementptr' 'tmp_addr_3' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_2 : Operation 88 [2/2] (2.26ns)   --->   "%empty_31 = load i8 %tmp_addr_3"   --->   Operation 88 'load' 'empty_31' <Predicate = (!exitcond_flatten332)> <Delay = 2.26> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 89 [7/7] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1"   --->   Operation 89 'readreq' 'gmem_load_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %empty_56, i2 0"   --->   Operation 90 'bitconcatenate' 'tmp_2' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%p_cast206 = zext i6 %tmp_2"   --->   Operation 91 'zext' 'p_cast206' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (1.81ns)   --->   "%empty_59 = add i64 %p_cast206, i64 %C_read"   --->   Operation 92 'add' 'empty_59' <Predicate = (!exitcond_flatten332)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%p_cast1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_59, i32 2, i32 63"   --->   Operation 93 'partselect' 'p_cast1' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%p_cast89_cast = sext i62 %p_cast1"   --->   Operation 94 'sext' 'p_cast89_cast' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %p_cast89_cast"   --->   Operation 95 'getelementptr' 'gmem_addr_1' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 14.6>
ST_3 : Operation 96 [1/2] (2.26ns)   --->   "%empty_29 = load i8 %tmp_addr_2"   --->   Operation 96 'load' 'empty_29' <Predicate = (!exitcond_flatten332)> <Delay = 2.26> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 97 [1/2] (2.26ns)   --->   "%empty_31 = load i8 %tmp_addr_3"   --->   Operation 97 'load' 'empty_31' <Predicate = (!exitcond_flatten332)> <Delay = 2.26> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%empty_32 = or i8 %empty_24, i8 4"   --->   Operation 98 'or' 'empty_32' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%p_cast109_mid2_v = zext i8 %empty_32"   --->   Operation 99 'zext' 'p_cast109_mid2_v' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_addr_4 = getelementptr i32 %tmp, i64 0, i64 %p_cast109_mid2_v"   --->   Operation 100 'getelementptr' 'tmp_addr_4' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_3 : Operation 101 [2/2] (2.26ns)   --->   "%empty_33 = load i8 %tmp_addr_4"   --->   Operation 101 'load' 'empty_33' <Predicate = (!exitcond_flatten332)> <Delay = 2.26> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%empty_34 = or i8 %empty_24, i8 5"   --->   Operation 102 'or' 'empty_34' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%p_cast113_mid2_v = zext i8 %empty_34"   --->   Operation 103 'zext' 'p_cast113_mid2_v' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_addr_5 = getelementptr i32 %tmp, i64 0, i64 %p_cast113_mid2_v"   --->   Operation 104 'getelementptr' 'tmp_addr_5' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_3 : Operation 105 [2/2] (2.26ns)   --->   "%empty_35 = load i8 %tmp_addr_5"   --->   Operation 105 'load' 'empty_35' <Predicate = (!exitcond_flatten332)> <Delay = 2.26> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 106 [6/7] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1"   --->   Operation 106 'readreq' 'gmem_load_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 107 [7/7] (14.6ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1"   --->   Operation 107 'readreq' 'gmem_load_33_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%p_cast207_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i4.i2, i1 1, i4 %empty_56, i2 0"   --->   Operation 108 'bitconcatenate' 'p_cast207_cast' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%p_cast207_cast_cast = zext i7 %p_cast207_cast"   --->   Operation 109 'zext' 'p_cast207_cast_cast' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (1.81ns)   --->   "%empty_61 = add i64 %p_cast207_cast_cast, i64 %C_read"   --->   Operation 110 'add' 'empty_61' <Predicate = (!exitcond_flatten332)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%p_cast2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_61, i32 2, i32 63"   --->   Operation 111 'partselect' 'p_cast2' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%p_cast94_cast = sext i62 %p_cast2"   --->   Operation 112 'sext' 'p_cast94_cast' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i64 %p_cast94_cast"   --->   Operation 113 'getelementptr' 'gmem_addr_2' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 14.6>
ST_4 : Operation 114 [1/2] (2.26ns)   --->   "%empty_33 = load i8 %tmp_addr_4"   --->   Operation 114 'load' 'empty_33' <Predicate = (!exitcond_flatten332)> <Delay = 2.26> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 115 [1/2] (2.26ns)   --->   "%empty_35 = load i8 %tmp_addr_5"   --->   Operation 115 'load' 'empty_35' <Predicate = (!exitcond_flatten332)> <Delay = 2.26> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%empty_36 = or i8 %empty_24, i8 6"   --->   Operation 116 'or' 'empty_36' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%p_cast117_mid2_v = zext i8 %empty_36"   --->   Operation 117 'zext' 'p_cast117_mid2_v' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_addr_6 = getelementptr i32 %tmp, i64 0, i64 %p_cast117_mid2_v"   --->   Operation 118 'getelementptr' 'tmp_addr_6' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_4 : Operation 119 [2/2] (2.26ns)   --->   "%empty_37 = load i8 %tmp_addr_6"   --->   Operation 119 'load' 'empty_37' <Predicate = (!exitcond_flatten332)> <Delay = 2.26> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%empty_38 = or i8 %empty_24, i8 7"   --->   Operation 120 'or' 'empty_38' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%p_cast121_mid2_v = zext i8 %empty_38"   --->   Operation 121 'zext' 'p_cast121_mid2_v' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_addr_7 = getelementptr i32 %tmp, i64 0, i64 %p_cast121_mid2_v"   --->   Operation 122 'getelementptr' 'tmp_addr_7' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_4 : Operation 123 [2/2] (2.26ns)   --->   "%empty_39 = load i8 %tmp_addr_7"   --->   Operation 123 'load' 'empty_39' <Predicate = (!exitcond_flatten332)> <Delay = 2.26> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 124 [5/7] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1"   --->   Operation 124 'readreq' 'gmem_load_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 125 [6/7] (14.6ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1"   --->   Operation 125 'readreq' 'gmem_load_33_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 126 [7/7] (14.6ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1"   --->   Operation 126 'readreq' 'gmem_load_34_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%p_cast208_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i4.i2, i2 2, i4 %empty_56, i2 0"   --->   Operation 127 'bitconcatenate' 'p_cast208_cast' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%p_cast208_cast_cast = zext i8 %p_cast208_cast"   --->   Operation 128 'zext' 'p_cast208_cast_cast' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (1.81ns)   --->   "%empty_63 = add i64 %p_cast208_cast_cast, i64 %C_read"   --->   Operation 129 'add' 'empty_63' <Predicate = (!exitcond_flatten332)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%p_cast3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_63, i32 2, i32 63"   --->   Operation 130 'partselect' 'p_cast3' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%p_cast99_cast = sext i62 %p_cast3"   --->   Operation 131 'sext' 'p_cast99_cast' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i32 %gmem, i64 %p_cast99_cast"   --->   Operation 132 'getelementptr' 'gmem_addr_3' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 14.6>
ST_5 : Operation 133 [1/2] (2.26ns)   --->   "%empty_37 = load i8 %tmp_addr_6"   --->   Operation 133 'load' 'empty_37' <Predicate = (!exitcond_flatten332)> <Delay = 2.26> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 256> <RAM>
ST_5 : Operation 134 [1/2] (2.26ns)   --->   "%empty_39 = load i8 %tmp_addr_7"   --->   Operation 134 'load' 'empty_39' <Predicate = (!exitcond_flatten332)> <Delay = 2.26> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 256> <RAM>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%empty_40 = or i8 %empty_24, i8 8"   --->   Operation 135 'or' 'empty_40' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%p_cast125_mid2_v = zext i8 %empty_40"   --->   Operation 136 'zext' 'p_cast125_mid2_v' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_addr_8 = getelementptr i32 %tmp, i64 0, i64 %p_cast125_mid2_v"   --->   Operation 137 'getelementptr' 'tmp_addr_8' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_5 : Operation 138 [2/2] (2.26ns)   --->   "%empty_41 = load i8 %tmp_addr_8"   --->   Operation 138 'load' 'empty_41' <Predicate = (!exitcond_flatten332)> <Delay = 2.26> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 256> <RAM>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%empty_42 = or i8 %empty_24, i8 9"   --->   Operation 139 'or' 'empty_42' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%p_cast129_mid2_v = zext i8 %empty_42"   --->   Operation 140 'zext' 'p_cast129_mid2_v' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_addr_9 = getelementptr i32 %tmp, i64 0, i64 %p_cast129_mid2_v"   --->   Operation 141 'getelementptr' 'tmp_addr_9' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_5 : Operation 142 [2/2] (2.26ns)   --->   "%empty_43 = load i8 %tmp_addr_9"   --->   Operation 142 'load' 'empty_43' <Predicate = (!exitcond_flatten332)> <Delay = 2.26> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 256> <RAM>
ST_5 : Operation 143 [4/7] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1"   --->   Operation 143 'readreq' 'gmem_load_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 144 [5/7] (14.6ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1"   --->   Operation 144 'readreq' 'gmem_load_33_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 145 [6/7] (14.6ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1"   --->   Operation 145 'readreq' 'gmem_load_34_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 146 [7/7] (14.6ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1"   --->   Operation 146 'readreq' 'gmem_load_35_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%p_cast209_cast = sext i7 %p_cast207_cast"   --->   Operation 147 'sext' 'p_cast209_cast' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%p_cast209_cast_cast = zext i8 %p_cast209_cast"   --->   Operation 148 'zext' 'p_cast209_cast_cast' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (1.81ns)   --->   "%empty_65 = add i64 %p_cast209_cast_cast, i64 %C_read"   --->   Operation 149 'add' 'empty_65' <Predicate = (!exitcond_flatten332)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%p_cast4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_65, i32 2, i32 63"   --->   Operation 150 'partselect' 'p_cast4' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%p_cast103_cast = sext i62 %p_cast4"   --->   Operation 151 'sext' 'p_cast103_cast' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr i32 %gmem, i64 %p_cast103_cast"   --->   Operation 152 'getelementptr' 'gmem_addr_4' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 14.6>
ST_6 : Operation 153 [1/2] (2.26ns)   --->   "%empty_41 = load i8 %tmp_addr_8"   --->   Operation 153 'load' 'empty_41' <Predicate = (!exitcond_flatten332)> <Delay = 2.26> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 256> <RAM>
ST_6 : Operation 154 [1/2] (2.26ns)   --->   "%empty_43 = load i8 %tmp_addr_9"   --->   Operation 154 'load' 'empty_43' <Predicate = (!exitcond_flatten332)> <Delay = 2.26> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 256> <RAM>
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "%empty_44 = or i8 %empty_24, i8 10"   --->   Operation 155 'or' 'empty_44' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "%p_cast133_mid2_v = zext i8 %empty_44"   --->   Operation 156 'zext' 'p_cast133_mid2_v' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_addr_10 = getelementptr i32 %tmp, i64 0, i64 %p_cast133_mid2_v"   --->   Operation 157 'getelementptr' 'tmp_addr_10' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_6 : Operation 158 [2/2] (2.26ns)   --->   "%empty_45 = load i8 %tmp_addr_10"   --->   Operation 158 'load' 'empty_45' <Predicate = (!exitcond_flatten332)> <Delay = 2.26> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 256> <RAM>
ST_6 : Operation 159 [1/1] (0.00ns)   --->   "%empty_46 = or i8 %empty_24, i8 11"   --->   Operation 159 'or' 'empty_46' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_6 : Operation 160 [1/1] (0.00ns)   --->   "%p_cast137_mid2_v = zext i8 %empty_46"   --->   Operation 160 'zext' 'p_cast137_mid2_v' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_6 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_addr_11 = getelementptr i32 %tmp, i64 0, i64 %p_cast137_mid2_v"   --->   Operation 161 'getelementptr' 'tmp_addr_11' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_6 : Operation 162 [2/2] (2.26ns)   --->   "%empty_47 = load i8 %tmp_addr_11"   --->   Operation 162 'load' 'empty_47' <Predicate = (!exitcond_flatten332)> <Delay = 2.26> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 256> <RAM>
ST_6 : Operation 163 [3/7] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1"   --->   Operation 163 'readreq' 'gmem_load_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 164 [4/7] (14.6ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1"   --->   Operation 164 'readreq' 'gmem_load_33_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 165 [5/7] (14.6ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1"   --->   Operation 165 'readreq' 'gmem_load_34_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 166 [6/7] (14.6ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1"   --->   Operation 166 'readreq' 'gmem_load_35_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 167 [7/7] (14.6ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1"   --->   Operation 167 'readreq' 'gmem_load_36_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 168 [1/1] (0.00ns)   --->   "%p_cast210_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i4.i2, i3 4, i4 %empty_56, i2 0"   --->   Operation 168 'bitconcatenate' 'p_cast210_cast' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_6 : Operation 169 [1/1] (0.00ns)   --->   "%p_cast210_cast_cast = zext i9 %p_cast210_cast"   --->   Operation 169 'zext' 'p_cast210_cast_cast' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_6 : Operation 170 [1/1] (1.81ns)   --->   "%empty_67 = add i64 %p_cast210_cast_cast, i64 %C_read"   --->   Operation 170 'add' 'empty_67' <Predicate = (!exitcond_flatten332)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 171 [1/1] (0.00ns)   --->   "%p_cast5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_67, i32 2, i32 63"   --->   Operation 171 'partselect' 'p_cast5' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_6 : Operation 172 [1/1] (0.00ns)   --->   "%p_cast108_cast = sext i62 %p_cast5"   --->   Operation 172 'sext' 'p_cast108_cast' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_6 : Operation 173 [1/1] (0.00ns)   --->   "%gmem_addr_5 = getelementptr i32 %gmem, i64 %p_cast108_cast"   --->   Operation 173 'getelementptr' 'gmem_addr_5' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 14.6>
ST_7 : Operation 174 [1/2] (2.26ns)   --->   "%empty_45 = load i8 %tmp_addr_10"   --->   Operation 174 'load' 'empty_45' <Predicate = (!exitcond_flatten332)> <Delay = 2.26> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 256> <RAM>
ST_7 : Operation 175 [1/2] (2.26ns)   --->   "%empty_47 = load i8 %tmp_addr_11"   --->   Operation 175 'load' 'empty_47' <Predicate = (!exitcond_flatten332)> <Delay = 2.26> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 256> <RAM>
ST_7 : Operation 176 [1/1] (0.00ns)   --->   "%empty_48 = or i8 %empty_24, i8 12"   --->   Operation 176 'or' 'empty_48' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_7 : Operation 177 [1/1] (0.00ns)   --->   "%p_cast141_mid2_v = zext i8 %empty_48"   --->   Operation 177 'zext' 'p_cast141_mid2_v' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_7 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_addr_12 = getelementptr i32 %tmp, i64 0, i64 %p_cast141_mid2_v"   --->   Operation 178 'getelementptr' 'tmp_addr_12' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_7 : Operation 179 [2/2] (2.26ns)   --->   "%empty_49 = load i8 %tmp_addr_12"   --->   Operation 179 'load' 'empty_49' <Predicate = (!exitcond_flatten332)> <Delay = 2.26> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 256> <RAM>
ST_7 : Operation 180 [1/1] (0.00ns)   --->   "%empty_50 = or i8 %empty_24, i8 13"   --->   Operation 180 'or' 'empty_50' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_7 : Operation 181 [1/1] (0.00ns)   --->   "%p_cast145_mid2_v = zext i8 %empty_50"   --->   Operation 181 'zext' 'p_cast145_mid2_v' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_7 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_addr_13 = getelementptr i32 %tmp, i64 0, i64 %p_cast145_mid2_v"   --->   Operation 182 'getelementptr' 'tmp_addr_13' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_7 : Operation 183 [2/2] (2.26ns)   --->   "%empty_51 = load i8 %tmp_addr_13"   --->   Operation 183 'load' 'empty_51' <Predicate = (!exitcond_flatten332)> <Delay = 2.26> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 256> <RAM>
ST_7 : Operation 184 [2/7] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1"   --->   Operation 184 'readreq' 'gmem_load_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 185 [3/7] (14.6ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1"   --->   Operation 185 'readreq' 'gmem_load_33_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 186 [4/7] (14.6ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1"   --->   Operation 186 'readreq' 'gmem_load_34_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 187 [5/7] (14.6ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1"   --->   Operation 187 'readreq' 'gmem_load_35_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 188 [6/7] (14.6ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1"   --->   Operation 188 'readreq' 'gmem_load_36_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 189 [7/7] (14.6ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1"   --->   Operation 189 'readreq' 'gmem_load_37_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 190 [1/1] (0.00ns)   --->   "%p_cast211_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i4.i2, i3 5, i4 %empty_56, i2 0"   --->   Operation 190 'bitconcatenate' 'p_cast211_cast' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_7 : Operation 191 [1/1] (0.00ns)   --->   "%p_cast211_cast_cast = zext i9 %p_cast211_cast"   --->   Operation 191 'zext' 'p_cast211_cast_cast' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_7 : Operation 192 [1/1] (1.81ns)   --->   "%empty_69 = add i64 %p_cast211_cast_cast, i64 %C_read"   --->   Operation 192 'add' 'empty_69' <Predicate = (!exitcond_flatten332)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 193 [1/1] (0.00ns)   --->   "%p_cast6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_69, i32 2, i32 63"   --->   Operation 193 'partselect' 'p_cast6' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_7 : Operation 194 [1/1] (0.00ns)   --->   "%p_cast112_cast = sext i62 %p_cast6"   --->   Operation 194 'sext' 'p_cast112_cast' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_7 : Operation 195 [1/1] (0.00ns)   --->   "%gmem_addr_6 = getelementptr i32 %gmem, i64 %p_cast112_cast"   --->   Operation 195 'getelementptr' 'gmem_addr_6' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 14.6>
ST_8 : Operation 196 [1/2] (2.26ns)   --->   "%empty_49 = load i8 %tmp_addr_12"   --->   Operation 196 'load' 'empty_49' <Predicate = (!exitcond_flatten332)> <Delay = 2.26> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 256> <RAM>
ST_8 : Operation 197 [1/2] (2.26ns)   --->   "%empty_51 = load i8 %tmp_addr_13"   --->   Operation 197 'load' 'empty_51' <Predicate = (!exitcond_flatten332)> <Delay = 2.26> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 256> <RAM>
ST_8 : Operation 198 [1/1] (0.00ns)   --->   "%empty_52 = or i8 %empty_24, i8 14"   --->   Operation 198 'or' 'empty_52' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_8 : Operation 199 [1/1] (0.00ns)   --->   "%p_cast149_mid2_v = zext i8 %empty_52"   --->   Operation 199 'zext' 'p_cast149_mid2_v' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_8 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_addr_14 = getelementptr i32 %tmp, i64 0, i64 %p_cast149_mid2_v"   --->   Operation 200 'getelementptr' 'tmp_addr_14' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_8 : Operation 201 [2/2] (2.26ns)   --->   "%empty_53 = load i8 %tmp_addr_14"   --->   Operation 201 'load' 'empty_53' <Predicate = (!exitcond_flatten332)> <Delay = 2.26> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 256> <RAM>
ST_8 : Operation 202 [1/1] (0.00ns)   --->   "%empty_54 = or i8 %empty_24, i8 15"   --->   Operation 202 'or' 'empty_54' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_8 : Operation 203 [1/1] (0.00ns)   --->   "%p_cast153_mid2_v = zext i8 %empty_54"   --->   Operation 203 'zext' 'p_cast153_mid2_v' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_8 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_addr_15 = getelementptr i32 %tmp, i64 0, i64 %p_cast153_mid2_v"   --->   Operation 204 'getelementptr' 'tmp_addr_15' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_8 : Operation 205 [2/2] (2.26ns)   --->   "%empty_55 = load i8 %tmp_addr_15"   --->   Operation 205 'load' 'empty_55' <Predicate = (!exitcond_flatten332)> <Delay = 2.26> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 256> <RAM>
ST_8 : Operation 206 [1/7] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1"   --->   Operation 206 'readreq' 'gmem_load_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 207 [2/7] (14.6ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1"   --->   Operation 207 'readreq' 'gmem_load_33_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 208 [3/7] (14.6ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1"   --->   Operation 208 'readreq' 'gmem_load_34_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 209 [4/7] (14.6ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1"   --->   Operation 209 'readreq' 'gmem_load_35_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 210 [5/7] (14.6ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1"   --->   Operation 210 'readreq' 'gmem_load_36_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 211 [6/7] (14.6ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1"   --->   Operation 211 'readreq' 'gmem_load_37_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 212 [7/7] (14.6ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1"   --->   Operation 212 'readreq' 'gmem_load_38_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 213 [1/1] (0.00ns)   --->   "%p_cast212_cast = sext i8 %p_cast208_cast"   --->   Operation 213 'sext' 'p_cast212_cast' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_8 : Operation 214 [1/1] (0.00ns)   --->   "%p_cast212_cast_cast = zext i9 %p_cast212_cast"   --->   Operation 214 'zext' 'p_cast212_cast_cast' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_8 : Operation 215 [1/1] (1.81ns)   --->   "%empty_71 = add i64 %p_cast212_cast_cast, i64 %C_read"   --->   Operation 215 'add' 'empty_71' <Predicate = (!exitcond_flatten332)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 216 [1/1] (0.00ns)   --->   "%p_cast7 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_71, i32 2, i32 63"   --->   Operation 216 'partselect' 'p_cast7' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_8 : Operation 217 [1/1] (0.00ns)   --->   "%p_cast116_cast = sext i62 %p_cast7"   --->   Operation 217 'sext' 'p_cast116_cast' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_8 : Operation 218 [1/1] (0.00ns)   --->   "%gmem_addr_7 = getelementptr i32 %gmem, i64 %p_cast116_cast"   --->   Operation 218 'getelementptr' 'gmem_addr_7' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 14.6>
ST_9 : Operation 219 [1/2] (2.26ns)   --->   "%empty_53 = load i8 %tmp_addr_14"   --->   Operation 219 'load' 'empty_53' <Predicate = (!exitcond_flatten332)> <Delay = 2.26> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 256> <RAM>
ST_9 : Operation 220 [1/2] (2.26ns)   --->   "%empty_55 = load i8 %tmp_addr_15"   --->   Operation 220 'load' 'empty_55' <Predicate = (!exitcond_flatten332)> <Delay = 2.26> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 256> <RAM>
ST_9 : Operation 221 [1/1] (14.6ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr"   --->   Operation 221 'read' 'gmem_addr_read' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 222 [1/7] (14.6ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1"   --->   Operation 222 'readreq' 'gmem_load_33_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 223 [2/7] (14.6ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1"   --->   Operation 223 'readreq' 'gmem_load_34_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 224 [3/7] (14.6ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1"   --->   Operation 224 'readreq' 'gmem_load_35_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 225 [4/7] (14.6ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1"   --->   Operation 225 'readreq' 'gmem_load_36_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 226 [5/7] (14.6ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1"   --->   Operation 226 'readreq' 'gmem_load_37_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 227 [6/7] (14.6ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1"   --->   Operation 227 'readreq' 'gmem_load_38_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 228 [7/7] (14.6ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1"   --->   Operation 228 'readreq' 'gmem_load_39_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 229 [1/1] (0.00ns)   --->   "%p_cast213_cast = sext i7 %p_cast207_cast"   --->   Operation 229 'sext' 'p_cast213_cast' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_9 : Operation 230 [1/1] (0.00ns)   --->   "%p_cast213_cast_cast = zext i9 %p_cast213_cast"   --->   Operation 230 'zext' 'p_cast213_cast_cast' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_9 : Operation 231 [1/1] (1.81ns)   --->   "%empty_73 = add i64 %p_cast213_cast_cast, i64 %C_read"   --->   Operation 231 'add' 'empty_73' <Predicate = (!exitcond_flatten332)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 232 [1/1] (0.00ns)   --->   "%p_cast8 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_73, i32 2, i32 63"   --->   Operation 232 'partselect' 'p_cast8' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_9 : Operation 233 [1/1] (0.00ns)   --->   "%p_cast120_cast = sext i62 %p_cast8"   --->   Operation 233 'sext' 'p_cast120_cast' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_9 : Operation 234 [1/1] (0.00ns)   --->   "%gmem_addr_8 = getelementptr i32 %gmem, i64 %p_cast120_cast"   --->   Operation 234 'getelementptr' 'gmem_addr_8' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 14.6>
ST_10 : Operation 235 [1/1] (0.00ns)   --->   "%gmem_load_cast = sext i32 %gmem_addr_read"   --->   Operation 235 'sext' 'gmem_load_cast' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_10 : Operation 236 [1/1] (5.48ns)   --->   "%empty_58 = mul i45 %gmem_load_cast, i45 %p_cast86_cast"   --->   Operation 236 'mul' 'empty_58' <Predicate = (!exitcond_flatten332)> <Delay = 5.48> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 237 [1/1] (14.6ns)   --->   "%gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_1"   --->   Operation 237 'read' 'gmem_addr_1_read' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i16 @_ssdm_op_PartSelect.i16.i45.i32.i32, i45 %empty_58, i32 29, i32 44"   --->   Operation 238 'partselect' 'tmp_3' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_10 : Operation 239 [1/7] (14.6ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1"   --->   Operation 239 'readreq' 'gmem_load_34_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 240 [2/7] (14.6ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1"   --->   Operation 240 'readreq' 'gmem_load_35_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 241 [3/7] (14.6ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1"   --->   Operation 241 'readreq' 'gmem_load_36_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 242 [4/7] (14.6ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1"   --->   Operation 242 'readreq' 'gmem_load_37_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 243 [5/7] (14.6ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1"   --->   Operation 243 'readreq' 'gmem_load_38_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 244 [6/7] (14.6ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1"   --->   Operation 244 'readreq' 'gmem_load_39_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 245 [7/7] (14.6ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1"   --->   Operation 245 'readreq' 'gmem_load_40_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 246 [1/1] (0.00ns)   --->   "%p_cast214_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 8, i4 %empty_56, i2 0"   --->   Operation 246 'bitconcatenate' 'p_cast214_cast' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_10 : Operation 247 [1/1] (0.00ns)   --->   "%p_cast214_cast_cast = zext i10 %p_cast214_cast"   --->   Operation 247 'zext' 'p_cast214_cast_cast' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_10 : Operation 248 [1/1] (1.81ns)   --->   "%empty_75 = add i64 %p_cast214_cast_cast, i64 %C_read"   --->   Operation 248 'add' 'empty_75' <Predicate = (!exitcond_flatten332)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 249 [1/1] (0.00ns)   --->   "%p_cast9 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_75, i32 2, i32 63"   --->   Operation 249 'partselect' 'p_cast9' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_10 : Operation 250 [1/1] (0.00ns)   --->   "%p_cast124_cast = sext i62 %p_cast9"   --->   Operation 250 'sext' 'p_cast124_cast' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_10 : Operation 251 [1/1] (0.00ns)   --->   "%gmem_addr_9 = getelementptr i32 %gmem, i64 %p_cast124_cast"   --->   Operation 251 'getelementptr' 'gmem_addr_9' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 14.6>
ST_11 : Operation 252 [1/1] (0.00ns)   --->   "%p_cast90_mid2 = zext i32 %empty_25"   --->   Operation 252 'zext' 'p_cast90_mid2' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_11 : Operation 253 [1/1] (0.00ns)   --->   "%gmem_load_33_cast = sext i32 %gmem_addr_1_read"   --->   Operation 253 'sext' 'gmem_load_33_cast' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_11 : Operation 254 [1/1] (5.48ns)   --->   "%empty_60 = mul i48 %gmem_load_33_cast, i48 %p_cast90_mid2"   --->   Operation 254 'mul' 'empty_60' <Predicate = (!exitcond_flatten332)> <Delay = 5.48> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 255 [1/1] (0.00ns)   --->   "%mul60_u0_32fixp = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %empty_60, i32 16, i32 47"   --->   Operation 255 'partselect' 'mul60_u0_32fixp' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_11 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %tmp_3, i16 0"   --->   Operation 256 'bitconcatenate' 'tmp_4' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_11 : Operation 257 [1/1] (1.51ns)   --->   "%add65_u0_32fixp_0 = add i32 %mul60_u0_32fixp, i32 %tmp_4"   --->   Operation 257 'add' 'add65_u0_32fixp_0' <Predicate = (!exitcond_flatten332)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add65_u0_32fixp_0, i32 16, i32 31"   --->   Operation 258 'partselect' 'tmp_5' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_11 : Operation 259 [1/1] (14.6ns)   --->   "%gmem_addr_2_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_2"   --->   Operation 259 'read' 'gmem_addr_2_read' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 260 [1/7] (14.6ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1"   --->   Operation 260 'readreq' 'gmem_load_35_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 261 [2/7] (14.6ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1"   --->   Operation 261 'readreq' 'gmem_load_36_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 262 [3/7] (14.6ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1"   --->   Operation 262 'readreq' 'gmem_load_37_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 263 [4/7] (14.6ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1"   --->   Operation 263 'readreq' 'gmem_load_38_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 264 [5/7] (14.6ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1"   --->   Operation 264 'readreq' 'gmem_load_39_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 265 [6/7] (14.6ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1"   --->   Operation 265 'readreq' 'gmem_load_40_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 266 [7/7] (14.6ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1"   --->   Operation 266 'readreq' 'gmem_load_41_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 267 [1/1] (0.00ns)   --->   "%p_cast215_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 9, i4 %empty_56, i2 0"   --->   Operation 267 'bitconcatenate' 'p_cast215_cast' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_11 : Operation 268 [1/1] (0.00ns)   --->   "%p_cast215_cast_cast = zext i10 %p_cast215_cast"   --->   Operation 268 'zext' 'p_cast215_cast_cast' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_11 : Operation 269 [1/1] (1.81ns)   --->   "%empty_77 = add i64 %p_cast215_cast_cast, i64 %C_read"   --->   Operation 269 'add' 'empty_77' <Predicate = (!exitcond_flatten332)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 270 [1/1] (0.00ns)   --->   "%p_cast10 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_77, i32 2, i32 63"   --->   Operation 270 'partselect' 'p_cast10' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_11 : Operation 271 [1/1] (0.00ns)   --->   "%p_cast128_cast = sext i62 %p_cast10"   --->   Operation 271 'sext' 'p_cast128_cast' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_11 : Operation 272 [1/1] (0.00ns)   --->   "%gmem_addr_10 = getelementptr i32 %gmem, i64 %p_cast128_cast"   --->   Operation 272 'getelementptr' 'gmem_addr_10' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 14.6>
ST_12 : Operation 273 [1/1] (0.00ns)   --->   "%p_cast95_mid2 = zext i32 %empty_27"   --->   Operation 273 'zext' 'p_cast95_mid2' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_12 : Operation 274 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %tmp_5, i16 0"   --->   Operation 274 'bitconcatenate' 'tmp_6' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_12 : Operation 275 [1/1] (0.00ns)   --->   "%gmem_load_34_cast = sext i32 %gmem_addr_2_read"   --->   Operation 275 'sext' 'gmem_load_34_cast' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_12 : Operation 276 [1/1] (5.48ns)   --->   "%empty_62 = mul i48 %gmem_load_34_cast, i48 %p_cast95_mid2"   --->   Operation 276 'mul' 'empty_62' <Predicate = (!exitcond_flatten332)> <Delay = 5.48> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 277 [1/1] (0.00ns)   --->   "%mul60_u0_32fixp_1 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %empty_62, i32 16, i32 47"   --->   Operation 277 'partselect' 'mul60_u0_32fixp_1' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_12 : Operation 278 [1/1] (1.51ns)   --->   "%add65_u0_32fixp_1 = add i32 %mul60_u0_32fixp_1, i32 %tmp_6"   --->   Operation 278 'add' 'add65_u0_32fixp_1' <Predicate = (!exitcond_flatten332)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add65_u0_32fixp_1, i32 16, i32 31"   --->   Operation 279 'partselect' 'tmp_7' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_12 : Operation 280 [1/1] (14.6ns)   --->   "%gmem_addr_3_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_3"   --->   Operation 280 'read' 'gmem_addr_3_read' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 281 [1/7] (14.6ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1"   --->   Operation 281 'readreq' 'gmem_load_36_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 282 [2/7] (14.6ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1"   --->   Operation 282 'readreq' 'gmem_load_37_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 283 [3/7] (14.6ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1"   --->   Operation 283 'readreq' 'gmem_load_38_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 284 [4/7] (14.6ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1"   --->   Operation 284 'readreq' 'gmem_load_39_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 285 [5/7] (14.6ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1"   --->   Operation 285 'readreq' 'gmem_load_40_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 286 [6/7] (14.6ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1"   --->   Operation 286 'readreq' 'gmem_load_41_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 287 [7/7] (14.6ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1"   --->   Operation 287 'readreq' 'gmem_load_42_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 288 [1/1] (0.00ns)   --->   "%p_cast216_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 10, i4 %empty_56, i2 0"   --->   Operation 288 'bitconcatenate' 'p_cast216_cast' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_12 : Operation 289 [1/1] (0.00ns)   --->   "%p_cast216_cast_cast = zext i10 %p_cast216_cast"   --->   Operation 289 'zext' 'p_cast216_cast_cast' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_12 : Operation 290 [1/1] (1.81ns)   --->   "%empty_79 = add i64 %p_cast216_cast_cast, i64 %C_read"   --->   Operation 290 'add' 'empty_79' <Predicate = (!exitcond_flatten332)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 291 [1/1] (0.00ns)   --->   "%p_cast11 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_79, i32 2, i32 63"   --->   Operation 291 'partselect' 'p_cast11' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_12 : Operation 292 [1/1] (0.00ns)   --->   "%p_cast132_cast = sext i62 %p_cast11"   --->   Operation 292 'sext' 'p_cast132_cast' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_12 : Operation 293 [1/1] (0.00ns)   --->   "%gmem_addr_11 = getelementptr i32 %gmem, i64 %p_cast132_cast"   --->   Operation 293 'getelementptr' 'gmem_addr_11' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 14.6>
ST_13 : Operation 294 [1/1] (0.00ns)   --->   "%p_cast100_mid2 = zext i32 %empty_29"   --->   Operation 294 'zext' 'p_cast100_mid2' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_13 : Operation 295 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %tmp_7, i16 0"   --->   Operation 295 'bitconcatenate' 'tmp_8' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_13 : Operation 296 [1/1] (0.00ns)   --->   "%gmem_load_35_cast = sext i32 %gmem_addr_3_read"   --->   Operation 296 'sext' 'gmem_load_35_cast' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_13 : Operation 297 [1/1] (5.48ns)   --->   "%empty_64 = mul i48 %gmem_load_35_cast, i48 %p_cast100_mid2"   --->   Operation 297 'mul' 'empty_64' <Predicate = (!exitcond_flatten332)> <Delay = 5.48> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 298 [1/1] (0.00ns)   --->   "%mul60_u0_32fixp_2 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %empty_64, i32 16, i32 47"   --->   Operation 298 'partselect' 'mul60_u0_32fixp_2' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_13 : Operation 299 [1/1] (1.51ns)   --->   "%add65_u0_32fixp_2 = add i32 %mul60_u0_32fixp_2, i32 %tmp_8"   --->   Operation 299 'add' 'add65_u0_32fixp_2' <Predicate = (!exitcond_flatten332)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 300 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add65_u0_32fixp_2, i32 16, i32 31"   --->   Operation 300 'partselect' 'tmp_9' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_13 : Operation 301 [1/1] (14.6ns)   --->   "%gmem_addr_4_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_4"   --->   Operation 301 'read' 'gmem_addr_4_read' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 302 [1/7] (14.6ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1"   --->   Operation 302 'readreq' 'gmem_load_37_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 303 [2/7] (14.6ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1"   --->   Operation 303 'readreq' 'gmem_load_38_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 304 [3/7] (14.6ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1"   --->   Operation 304 'readreq' 'gmem_load_39_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 305 [4/7] (14.6ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1"   --->   Operation 305 'readreq' 'gmem_load_40_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 306 [5/7] (14.6ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1"   --->   Operation 306 'readreq' 'gmem_load_41_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 307 [6/7] (14.6ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1"   --->   Operation 307 'readreq' 'gmem_load_42_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 308 [7/7] (14.6ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1"   --->   Operation 308 'readreq' 'gmem_load_43_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 309 [1/1] (0.00ns)   --->   "%p_cast217_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 11, i4 %empty_56, i2 0"   --->   Operation 309 'bitconcatenate' 'p_cast217_cast' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_13 : Operation 310 [1/1] (0.00ns)   --->   "%p_cast217_cast_cast = zext i10 %p_cast217_cast"   --->   Operation 310 'zext' 'p_cast217_cast_cast' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_13 : Operation 311 [1/1] (1.81ns)   --->   "%empty_81 = add i64 %p_cast217_cast_cast, i64 %C_read"   --->   Operation 311 'add' 'empty_81' <Predicate = (!exitcond_flatten332)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 312 [1/1] (0.00ns)   --->   "%p_cast12 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_81, i32 2, i32 63"   --->   Operation 312 'partselect' 'p_cast12' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_13 : Operation 313 [1/1] (0.00ns)   --->   "%p_cast136_cast = sext i62 %p_cast12"   --->   Operation 313 'sext' 'p_cast136_cast' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_13 : Operation 314 [1/1] (0.00ns)   --->   "%gmem_addr_12 = getelementptr i32 %gmem, i64 %p_cast136_cast"   --->   Operation 314 'getelementptr' 'gmem_addr_12' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 14.6>
ST_14 : Operation 315 [1/1] (0.00ns)   --->   "%p_cast104_mid2 = zext i32 %empty_31"   --->   Operation 315 'zext' 'p_cast104_mid2' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_14 : Operation 316 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %tmp_9, i16 0"   --->   Operation 316 'bitconcatenate' 'tmp_10' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_14 : Operation 317 [1/1] (0.00ns)   --->   "%gmem_load_36_cast = sext i32 %gmem_addr_4_read"   --->   Operation 317 'sext' 'gmem_load_36_cast' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_14 : Operation 318 [1/1] (5.48ns)   --->   "%empty_66 = mul i48 %gmem_load_36_cast, i48 %p_cast104_mid2"   --->   Operation 318 'mul' 'empty_66' <Predicate = (!exitcond_flatten332)> <Delay = 5.48> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 319 [1/1] (0.00ns)   --->   "%mul60_u0_32fixp_3 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %empty_66, i32 16, i32 47"   --->   Operation 319 'partselect' 'mul60_u0_32fixp_3' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_14 : Operation 320 [1/1] (1.51ns)   --->   "%add65_u0_32fixp_3 = add i32 %mul60_u0_32fixp_3, i32 %tmp_10"   --->   Operation 320 'add' 'add65_u0_32fixp_3' <Predicate = (!exitcond_flatten332)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 321 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add65_u0_32fixp_3, i32 16, i32 31"   --->   Operation 321 'partselect' 'tmp_11' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_14 : Operation 322 [1/1] (14.6ns)   --->   "%gmem_addr_5_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_5"   --->   Operation 322 'read' 'gmem_addr_5_read' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 323 [1/7] (14.6ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1"   --->   Operation 323 'readreq' 'gmem_load_38_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 324 [2/7] (14.6ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1"   --->   Operation 324 'readreq' 'gmem_load_39_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 325 [3/7] (14.6ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1"   --->   Operation 325 'readreq' 'gmem_load_40_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 326 [4/7] (14.6ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1"   --->   Operation 326 'readreq' 'gmem_load_41_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 327 [5/7] (14.6ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1"   --->   Operation 327 'readreq' 'gmem_load_42_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 328 [6/7] (14.6ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1"   --->   Operation 328 'readreq' 'gmem_load_43_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 329 [7/7] (14.6ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1"   --->   Operation 329 'readreq' 'gmem_load_44_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 330 [1/1] (0.00ns)   --->   "%p_cast218_cast = sext i9 %p_cast210_cast"   --->   Operation 330 'sext' 'p_cast218_cast' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_14 : Operation 331 [1/1] (0.00ns)   --->   "%p_cast218_cast_cast = zext i10 %p_cast218_cast"   --->   Operation 331 'zext' 'p_cast218_cast_cast' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_14 : Operation 332 [1/1] (1.81ns)   --->   "%empty_83 = add i64 %p_cast218_cast_cast, i64 %C_read"   --->   Operation 332 'add' 'empty_83' <Predicate = (!exitcond_flatten332)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 333 [1/1] (0.00ns)   --->   "%p_cast13 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_83, i32 2, i32 63"   --->   Operation 333 'partselect' 'p_cast13' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_14 : Operation 334 [1/1] (0.00ns)   --->   "%p_cast140_cast = sext i62 %p_cast13"   --->   Operation 334 'sext' 'p_cast140_cast' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_14 : Operation 335 [1/1] (0.00ns)   --->   "%gmem_addr_13 = getelementptr i32 %gmem, i64 %p_cast140_cast"   --->   Operation 335 'getelementptr' 'gmem_addr_13' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 14.6>
ST_15 : Operation 336 [1/1] (0.00ns)   --->   "%p_cast109_mid2 = zext i32 %empty_33"   --->   Operation 336 'zext' 'p_cast109_mid2' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_15 : Operation 337 [1/1] (0.00ns)   --->   "%tmp_12 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %tmp_11, i16 0"   --->   Operation 337 'bitconcatenate' 'tmp_12' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_15 : Operation 338 [1/1] (0.00ns)   --->   "%gmem_load_37_cast = sext i32 %gmem_addr_5_read"   --->   Operation 338 'sext' 'gmem_load_37_cast' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_15 : Operation 339 [1/1] (5.48ns)   --->   "%empty_68 = mul i48 %gmem_load_37_cast, i48 %p_cast109_mid2"   --->   Operation 339 'mul' 'empty_68' <Predicate = (!exitcond_flatten332)> <Delay = 5.48> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 340 [1/1] (0.00ns)   --->   "%mul60_u0_32fixp_4 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %empty_68, i32 16, i32 47"   --->   Operation 340 'partselect' 'mul60_u0_32fixp_4' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_15 : Operation 341 [1/1] (1.51ns)   --->   "%add65_u0_32fixp_4 = add i32 %mul60_u0_32fixp_4, i32 %tmp_12"   --->   Operation 341 'add' 'add65_u0_32fixp_4' <Predicate = (!exitcond_flatten332)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 342 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add65_u0_32fixp_4, i32 16, i32 31"   --->   Operation 342 'partselect' 'tmp_13' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_15 : Operation 343 [1/1] (14.6ns)   --->   "%gmem_addr_6_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_6"   --->   Operation 343 'read' 'gmem_addr_6_read' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 344 [1/7] (14.6ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1"   --->   Operation 344 'readreq' 'gmem_load_39_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 345 [2/7] (14.6ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1"   --->   Operation 345 'readreq' 'gmem_load_40_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 346 [3/7] (14.6ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1"   --->   Operation 346 'readreq' 'gmem_load_41_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 347 [4/7] (14.6ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1"   --->   Operation 347 'readreq' 'gmem_load_42_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 348 [5/7] (14.6ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1"   --->   Operation 348 'readreq' 'gmem_load_43_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 349 [6/7] (14.6ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1"   --->   Operation 349 'readreq' 'gmem_load_44_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 350 [7/7] (14.6ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1"   --->   Operation 350 'readreq' 'gmem_load_45_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 351 [1/1] (0.00ns)   --->   "%p_cast219_cast = sext i9 %p_cast211_cast"   --->   Operation 351 'sext' 'p_cast219_cast' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_15 : Operation 352 [1/1] (0.00ns)   --->   "%p_cast219_cast_cast = zext i10 %p_cast219_cast"   --->   Operation 352 'zext' 'p_cast219_cast_cast' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_15 : Operation 353 [1/1] (1.81ns)   --->   "%empty_85 = add i64 %p_cast219_cast_cast, i64 %C_read"   --->   Operation 353 'add' 'empty_85' <Predicate = (!exitcond_flatten332)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 354 [1/1] (0.00ns)   --->   "%p_cast14 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_85, i32 2, i32 63"   --->   Operation 354 'partselect' 'p_cast14' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_15 : Operation 355 [1/1] (0.00ns)   --->   "%p_cast144_cast = sext i62 %p_cast14"   --->   Operation 355 'sext' 'p_cast144_cast' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_15 : Operation 356 [1/1] (0.00ns)   --->   "%gmem_addr_14 = getelementptr i32 %gmem, i64 %p_cast144_cast"   --->   Operation 356 'getelementptr' 'gmem_addr_14' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_15 : Operation 357 [1/1] (0.00ns)   --->   "%p_cast220_cast = sext i8 %p_cast208_cast"   --->   Operation 357 'sext' 'p_cast220_cast' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_15 : Operation 358 [1/1] (0.00ns)   --->   "%p_cast220_cast_cast = zext i10 %p_cast220_cast"   --->   Operation 358 'zext' 'p_cast220_cast_cast' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_15 : Operation 359 [1/1] (1.81ns)   --->   "%empty_87 = add i64 %p_cast220_cast_cast, i64 %C_read"   --->   Operation 359 'add' 'empty_87' <Predicate = (!exitcond_flatten332)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 360 [1/1] (0.00ns)   --->   "%p_cast15 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_87, i32 2, i32 63"   --->   Operation 360 'partselect' 'p_cast15' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_15 : Operation 361 [1/1] (0.00ns)   --->   "%p_cast148_cast = sext i62 %p_cast15"   --->   Operation 361 'sext' 'p_cast148_cast' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_15 : Operation 362 [1/1] (0.00ns)   --->   "%gmem_addr_15 = getelementptr i32 %gmem, i64 %p_cast148_cast"   --->   Operation 362 'getelementptr' 'gmem_addr_15' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_15 : Operation 363 [1/1] (0.00ns)   --->   "%p_cast221_cast = sext i7 %p_cast207_cast"   --->   Operation 363 'sext' 'p_cast221_cast' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_15 : Operation 364 [1/1] (0.00ns)   --->   "%p_cast221_cast_cast = zext i10 %p_cast221_cast"   --->   Operation 364 'zext' 'p_cast221_cast_cast' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_15 : Operation 365 [1/1] (1.81ns)   --->   "%empty_89 = add i64 %p_cast221_cast_cast, i64 %C_read"   --->   Operation 365 'add' 'empty_89' <Predicate = (!exitcond_flatten332)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 366 [1/1] (0.00ns)   --->   "%p_cast16 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_89, i32 2, i32 63"   --->   Operation 366 'partselect' 'p_cast16' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_15 : Operation 367 [1/1] (0.00ns)   --->   "%p_cast152_cast = sext i62 %p_cast16"   --->   Operation 367 'sext' 'p_cast152_cast' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_15 : Operation 368 [1/1] (0.00ns)   --->   "%gmem_addr_16 = getelementptr i32 %gmem, i64 %p_cast152_cast"   --->   Operation 368 'getelementptr' 'gmem_addr_16' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 14.6>
ST_16 : Operation 369 [1/1] (0.00ns)   --->   "%p_cast113_mid2 = zext i32 %empty_35"   --->   Operation 369 'zext' 'p_cast113_mid2' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_16 : Operation 370 [1/1] (0.00ns)   --->   "%tmp_14 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %tmp_13, i16 0"   --->   Operation 370 'bitconcatenate' 'tmp_14' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_16 : Operation 371 [1/1] (0.00ns)   --->   "%gmem_load_38_cast = sext i32 %gmem_addr_6_read"   --->   Operation 371 'sext' 'gmem_load_38_cast' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_16 : Operation 372 [1/1] (5.48ns)   --->   "%empty_70 = mul i48 %gmem_load_38_cast, i48 %p_cast113_mid2"   --->   Operation 372 'mul' 'empty_70' <Predicate = (!exitcond_flatten332)> <Delay = 5.48> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 373 [1/1] (0.00ns)   --->   "%mul60_u0_32fixp_5 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %empty_70, i32 16, i32 47"   --->   Operation 373 'partselect' 'mul60_u0_32fixp_5' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_16 : Operation 374 [1/1] (1.51ns)   --->   "%add65_u0_32fixp_5 = add i32 %mul60_u0_32fixp_5, i32 %tmp_14"   --->   Operation 374 'add' 'add65_u0_32fixp_5' <Predicate = (!exitcond_flatten332)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 375 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add65_u0_32fixp_5, i32 16, i32 31"   --->   Operation 375 'partselect' 'tmp_15' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_16 : Operation 376 [1/1] (14.6ns)   --->   "%gmem_addr_7_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_7"   --->   Operation 376 'read' 'gmem_addr_7_read' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 377 [1/7] (14.6ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1"   --->   Operation 377 'readreq' 'gmem_load_40_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 378 [2/7] (14.6ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1"   --->   Operation 378 'readreq' 'gmem_load_41_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 379 [3/7] (14.6ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1"   --->   Operation 379 'readreq' 'gmem_load_42_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 380 [4/7] (14.6ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1"   --->   Operation 380 'readreq' 'gmem_load_43_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 381 [5/7] (14.6ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1"   --->   Operation 381 'readreq' 'gmem_load_44_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 382 [6/7] (14.6ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1"   --->   Operation 382 'readreq' 'gmem_load_45_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 383 [7/7] (14.6ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1"   --->   Operation 383 'readreq' 'gmem_load_46_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 14.6>
ST_17 : Operation 384 [1/1] (0.00ns)   --->   "%p_cast117_mid2 = zext i32 %empty_37"   --->   Operation 384 'zext' 'p_cast117_mid2' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_17 : Operation 385 [1/1] (0.00ns)   --->   "%tmp_16 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %tmp_15, i16 0"   --->   Operation 385 'bitconcatenate' 'tmp_16' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_17 : Operation 386 [1/1] (0.00ns)   --->   "%gmem_load_39_cast = sext i32 %gmem_addr_7_read"   --->   Operation 386 'sext' 'gmem_load_39_cast' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_17 : Operation 387 [1/1] (5.48ns)   --->   "%empty_72 = mul i48 %gmem_load_39_cast, i48 %p_cast117_mid2"   --->   Operation 387 'mul' 'empty_72' <Predicate = (!exitcond_flatten332)> <Delay = 5.48> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 388 [1/1] (0.00ns)   --->   "%mul60_u0_32fixp_6 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %empty_72, i32 16, i32 47"   --->   Operation 388 'partselect' 'mul60_u0_32fixp_6' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_17 : Operation 389 [1/1] (1.51ns)   --->   "%add65_u0_32fixp_6 = add i32 %mul60_u0_32fixp_6, i32 %tmp_16"   --->   Operation 389 'add' 'add65_u0_32fixp_6' <Predicate = (!exitcond_flatten332)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 390 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add65_u0_32fixp_6, i32 16, i32 31"   --->   Operation 390 'partselect' 'tmp_17' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_17 : Operation 391 [1/1] (14.6ns)   --->   "%gmem_addr_8_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_8"   --->   Operation 391 'read' 'gmem_addr_8_read' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 392 [1/7] (14.6ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1"   --->   Operation 392 'readreq' 'gmem_load_41_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 393 [2/7] (14.6ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1"   --->   Operation 393 'readreq' 'gmem_load_42_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 394 [3/7] (14.6ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1"   --->   Operation 394 'readreq' 'gmem_load_43_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 395 [4/7] (14.6ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1"   --->   Operation 395 'readreq' 'gmem_load_44_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 396 [5/7] (14.6ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1"   --->   Operation 396 'readreq' 'gmem_load_45_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 397 [6/7] (14.6ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1"   --->   Operation 397 'readreq' 'gmem_load_46_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 398 [7/7] (14.6ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1"   --->   Operation 398 'readreq' 'gmem_load_47_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 14.6>
ST_18 : Operation 399 [1/1] (0.00ns)   --->   "%p_cast121_mid2 = zext i32 %empty_39"   --->   Operation 399 'zext' 'p_cast121_mid2' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_18 : Operation 400 [1/1] (0.00ns)   --->   "%tmp_18 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %tmp_17, i16 0"   --->   Operation 400 'bitconcatenate' 'tmp_18' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_18 : Operation 401 [1/1] (0.00ns)   --->   "%gmem_load_40_cast = sext i32 %gmem_addr_8_read"   --->   Operation 401 'sext' 'gmem_load_40_cast' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_18 : Operation 402 [1/1] (5.48ns)   --->   "%empty_74 = mul i48 %gmem_load_40_cast, i48 %p_cast121_mid2"   --->   Operation 402 'mul' 'empty_74' <Predicate = (!exitcond_flatten332)> <Delay = 5.48> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 403 [1/1] (0.00ns)   --->   "%mul60_u0_32fixp_7 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %empty_74, i32 16, i32 47"   --->   Operation 403 'partselect' 'mul60_u0_32fixp_7' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_18 : Operation 404 [1/1] (1.51ns)   --->   "%add65_u0_32fixp_7 = add i32 %mul60_u0_32fixp_7, i32 %tmp_18"   --->   Operation 404 'add' 'add65_u0_32fixp_7' <Predicate = (!exitcond_flatten332)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 405 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add65_u0_32fixp_7, i32 16, i32 31"   --->   Operation 405 'partselect' 'tmp_19' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_18 : Operation 406 [1/1] (14.6ns)   --->   "%gmem_addr_9_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_9"   --->   Operation 406 'read' 'gmem_addr_9_read' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 407 [1/7] (14.6ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1"   --->   Operation 407 'readreq' 'gmem_load_42_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 408 [2/7] (14.6ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1"   --->   Operation 408 'readreq' 'gmem_load_43_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 409 [3/7] (14.6ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1"   --->   Operation 409 'readreq' 'gmem_load_44_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 410 [4/7] (14.6ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1"   --->   Operation 410 'readreq' 'gmem_load_45_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 411 [5/7] (14.6ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1"   --->   Operation 411 'readreq' 'gmem_load_46_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 412 [6/7] (14.6ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1"   --->   Operation 412 'readreq' 'gmem_load_47_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 413 [7/7] (14.6ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1"   --->   Operation 413 'readreq' 'gmem_load_48_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 14.6>
ST_19 : Operation 414 [1/1] (0.00ns)   --->   "%p_cast125_mid2 = zext i32 %empty_41"   --->   Operation 414 'zext' 'p_cast125_mid2' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_19 : Operation 415 [1/1] (0.00ns)   --->   "%tmp_20 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %tmp_19, i16 0"   --->   Operation 415 'bitconcatenate' 'tmp_20' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_19 : Operation 416 [1/1] (0.00ns)   --->   "%gmem_load_41_cast = sext i32 %gmem_addr_9_read"   --->   Operation 416 'sext' 'gmem_load_41_cast' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_19 : Operation 417 [1/1] (5.48ns)   --->   "%empty_76 = mul i48 %gmem_load_41_cast, i48 %p_cast125_mid2"   --->   Operation 417 'mul' 'empty_76' <Predicate = (!exitcond_flatten332)> <Delay = 5.48> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 418 [1/1] (0.00ns)   --->   "%mul60_u0_32fixp_8 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %empty_76, i32 16, i32 47"   --->   Operation 418 'partselect' 'mul60_u0_32fixp_8' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_19 : Operation 419 [1/1] (1.51ns)   --->   "%add65_u0_32fixp_8 = add i32 %mul60_u0_32fixp_8, i32 %tmp_20"   --->   Operation 419 'add' 'add65_u0_32fixp_8' <Predicate = (!exitcond_flatten332)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 420 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add65_u0_32fixp_8, i32 16, i32 31"   --->   Operation 420 'partselect' 'tmp_21' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_19 : Operation 421 [1/1] (14.6ns)   --->   "%gmem_addr_10_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_10"   --->   Operation 421 'read' 'gmem_addr_10_read' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 422 [1/7] (14.6ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1"   --->   Operation 422 'readreq' 'gmem_load_43_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 423 [2/7] (14.6ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1"   --->   Operation 423 'readreq' 'gmem_load_44_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 424 [3/7] (14.6ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1"   --->   Operation 424 'readreq' 'gmem_load_45_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 425 [4/7] (14.6ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1"   --->   Operation 425 'readreq' 'gmem_load_46_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 426 [5/7] (14.6ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1"   --->   Operation 426 'readreq' 'gmem_load_47_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 427 [6/7] (14.6ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1"   --->   Operation 427 'readreq' 'gmem_load_48_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 14.6>
ST_20 : Operation 428 [1/1] (0.00ns)   --->   "%p_cast129_mid2 = zext i32 %empty_43"   --->   Operation 428 'zext' 'p_cast129_mid2' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_20 : Operation 429 [1/1] (0.00ns)   --->   "%tmp_22 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %tmp_21, i16 0"   --->   Operation 429 'bitconcatenate' 'tmp_22' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_20 : Operation 430 [1/1] (0.00ns)   --->   "%gmem_load_42_cast = sext i32 %gmem_addr_10_read"   --->   Operation 430 'sext' 'gmem_load_42_cast' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_20 : Operation 431 [1/1] (5.48ns)   --->   "%empty_78 = mul i48 %gmem_load_42_cast, i48 %p_cast129_mid2"   --->   Operation 431 'mul' 'empty_78' <Predicate = (!exitcond_flatten332)> <Delay = 5.48> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 432 [1/1] (0.00ns)   --->   "%mul60_u0_32fixp_9 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %empty_78, i32 16, i32 47"   --->   Operation 432 'partselect' 'mul60_u0_32fixp_9' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_20 : Operation 433 [1/1] (1.51ns)   --->   "%add65_u0_32fixp_9 = add i32 %mul60_u0_32fixp_9, i32 %tmp_22"   --->   Operation 433 'add' 'add65_u0_32fixp_9' <Predicate = (!exitcond_flatten332)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 434 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add65_u0_32fixp_9, i32 16, i32 31"   --->   Operation 434 'partselect' 'tmp_23' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_20 : Operation 435 [1/1] (14.6ns)   --->   "%gmem_addr_11_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_11"   --->   Operation 435 'read' 'gmem_addr_11_read' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 436 [1/7] (14.6ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1"   --->   Operation 436 'readreq' 'gmem_load_44_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 437 [2/7] (14.6ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1"   --->   Operation 437 'readreq' 'gmem_load_45_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 438 [3/7] (14.6ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1"   --->   Operation 438 'readreq' 'gmem_load_46_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 439 [4/7] (14.6ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1"   --->   Operation 439 'readreq' 'gmem_load_47_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 440 [5/7] (14.6ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1"   --->   Operation 440 'readreq' 'gmem_load_48_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 14.6>
ST_21 : Operation 441 [1/1] (0.00ns)   --->   "%p_cast133_mid2 = zext i32 %empty_45"   --->   Operation 441 'zext' 'p_cast133_mid2' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_21 : Operation 442 [1/1] (0.00ns)   --->   "%tmp_24 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %tmp_23, i16 0"   --->   Operation 442 'bitconcatenate' 'tmp_24' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_21 : Operation 443 [1/1] (0.00ns)   --->   "%gmem_load_43_cast = sext i32 %gmem_addr_11_read"   --->   Operation 443 'sext' 'gmem_load_43_cast' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_21 : Operation 444 [1/1] (5.48ns)   --->   "%empty_80 = mul i48 %gmem_load_43_cast, i48 %p_cast133_mid2"   --->   Operation 444 'mul' 'empty_80' <Predicate = (!exitcond_flatten332)> <Delay = 5.48> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 445 [1/1] (0.00ns)   --->   "%mul60_u0_32fixp_s = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %empty_80, i32 16, i32 47"   --->   Operation 445 'partselect' 'mul60_u0_32fixp_s' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_21 : Operation 446 [1/1] (1.51ns)   --->   "%add65_u0_32fixp_10 = add i32 %mul60_u0_32fixp_s, i32 %tmp_24"   --->   Operation 446 'add' 'add65_u0_32fixp_10' <Predicate = (!exitcond_flatten332)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 447 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add65_u0_32fixp_10, i32 16, i32 31"   --->   Operation 447 'partselect' 'tmp_25' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_21 : Operation 448 [1/1] (14.6ns)   --->   "%gmem_addr_12_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_12"   --->   Operation 448 'read' 'gmem_addr_12_read' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 449 [1/7] (14.6ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1"   --->   Operation 449 'readreq' 'gmem_load_45_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 450 [2/7] (14.6ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1"   --->   Operation 450 'readreq' 'gmem_load_46_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 451 [3/7] (14.6ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1"   --->   Operation 451 'readreq' 'gmem_load_47_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 452 [4/7] (14.6ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1"   --->   Operation 452 'readreq' 'gmem_load_48_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 14.6>
ST_22 : Operation 453 [1/1] (0.00ns)   --->   "%p_cast137_mid2 = zext i32 %empty_47"   --->   Operation 453 'zext' 'p_cast137_mid2' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_22 : Operation 454 [1/1] (0.00ns)   --->   "%tmp_26 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %tmp_25, i16 0"   --->   Operation 454 'bitconcatenate' 'tmp_26' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_22 : Operation 455 [1/1] (0.00ns)   --->   "%gmem_load_44_cast = sext i32 %gmem_addr_12_read"   --->   Operation 455 'sext' 'gmem_load_44_cast' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_22 : Operation 456 [1/1] (5.48ns)   --->   "%empty_82 = mul i48 %gmem_load_44_cast, i48 %p_cast137_mid2"   --->   Operation 456 'mul' 'empty_82' <Predicate = (!exitcond_flatten332)> <Delay = 5.48> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 457 [1/1] (0.00ns)   --->   "%mul60_u0_32fixp_10 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %empty_82, i32 16, i32 47"   --->   Operation 457 'partselect' 'mul60_u0_32fixp_10' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_22 : Operation 458 [1/1] (1.51ns)   --->   "%add65_u0_32fixp_11 = add i32 %mul60_u0_32fixp_10, i32 %tmp_26"   --->   Operation 458 'add' 'add65_u0_32fixp_11' <Predicate = (!exitcond_flatten332)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 459 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add65_u0_32fixp_11, i32 16, i32 31"   --->   Operation 459 'partselect' 'tmp_27' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_22 : Operation 460 [1/1] (14.6ns)   --->   "%gmem_addr_13_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_13"   --->   Operation 460 'read' 'gmem_addr_13_read' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 461 [1/7] (14.6ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1"   --->   Operation 461 'readreq' 'gmem_load_46_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 462 [2/7] (14.6ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1"   --->   Operation 462 'readreq' 'gmem_load_47_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 463 [3/7] (14.6ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1"   --->   Operation 463 'readreq' 'gmem_load_48_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 14.6>
ST_23 : Operation 464 [1/1] (0.00ns)   --->   "%p_cast141_mid2 = zext i32 %empty_49"   --->   Operation 464 'zext' 'p_cast141_mid2' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_23 : Operation 465 [1/1] (0.00ns)   --->   "%tmp_28 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %tmp_27, i16 0"   --->   Operation 465 'bitconcatenate' 'tmp_28' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_23 : Operation 466 [1/1] (0.00ns)   --->   "%gmem_load_45_cast = sext i32 %gmem_addr_13_read"   --->   Operation 466 'sext' 'gmem_load_45_cast' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_23 : Operation 467 [1/1] (5.48ns)   --->   "%empty_84 = mul i48 %gmem_load_45_cast, i48 %p_cast141_mid2"   --->   Operation 467 'mul' 'empty_84' <Predicate = (!exitcond_flatten332)> <Delay = 5.48> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 468 [1/1] (0.00ns)   --->   "%mul60_u0_32fixp_11 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %empty_84, i32 16, i32 47"   --->   Operation 468 'partselect' 'mul60_u0_32fixp_11' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_23 : Operation 469 [1/1] (1.51ns)   --->   "%add65_u0_32fixp_12 = add i32 %mul60_u0_32fixp_11, i32 %tmp_28"   --->   Operation 469 'add' 'add65_u0_32fixp_12' <Predicate = (!exitcond_flatten332)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 470 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add65_u0_32fixp_12, i32 16, i32 31"   --->   Operation 470 'partselect' 'tmp_29' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_23 : Operation 471 [1/1] (14.6ns)   --->   "%gmem_addr_14_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_14"   --->   Operation 471 'read' 'gmem_addr_14_read' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 472 [1/7] (14.6ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1"   --->   Operation 472 'readreq' 'gmem_load_47_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 473 [2/7] (14.6ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1"   --->   Operation 473 'readreq' 'gmem_load_48_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 14.6>
ST_24 : Operation 474 [1/1] (0.00ns)   --->   "%p_cast145_mid2 = zext i32 %empty_51"   --->   Operation 474 'zext' 'p_cast145_mid2' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_24 : Operation 475 [1/1] (0.00ns)   --->   "%tmp_30 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %tmp_29, i16 0"   --->   Operation 475 'bitconcatenate' 'tmp_30' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_24 : Operation 476 [1/1] (0.00ns)   --->   "%gmem_load_46_cast = sext i32 %gmem_addr_14_read"   --->   Operation 476 'sext' 'gmem_load_46_cast' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_24 : Operation 477 [1/1] (5.48ns)   --->   "%empty_86 = mul i48 %gmem_load_46_cast, i48 %p_cast145_mid2"   --->   Operation 477 'mul' 'empty_86' <Predicate = (!exitcond_flatten332)> <Delay = 5.48> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 478 [1/1] (0.00ns)   --->   "%mul60_u0_32fixp_12 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %empty_86, i32 16, i32 47"   --->   Operation 478 'partselect' 'mul60_u0_32fixp_12' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_24 : Operation 479 [1/1] (1.51ns)   --->   "%add65_u0_32fixp_13 = add i32 %mul60_u0_32fixp_12, i32 %tmp_30"   --->   Operation 479 'add' 'add65_u0_32fixp_13' <Predicate = (!exitcond_flatten332)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 480 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add65_u0_32fixp_13, i32 16, i32 31"   --->   Operation 480 'partselect' 'tmp_31' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_24 : Operation 481 [1/1] (14.6ns)   --->   "%gmem_addr_15_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_15"   --->   Operation 481 'read' 'gmem_addr_15_read' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 482 [1/7] (14.6ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1"   --->   Operation 482 'readreq' 'gmem_load_48_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 14.6>
ST_25 : Operation 483 [1/1] (0.00ns)   --->   "%p_cast149_mid2 = zext i32 %empty_53"   --->   Operation 483 'zext' 'p_cast149_mid2' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_25 : Operation 484 [1/1] (0.00ns)   --->   "%tmp_32 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %tmp_31, i16 0"   --->   Operation 484 'bitconcatenate' 'tmp_32' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_25 : Operation 485 [1/1] (0.00ns)   --->   "%gmem_load_47_cast = sext i32 %gmem_addr_15_read"   --->   Operation 485 'sext' 'gmem_load_47_cast' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_25 : Operation 486 [1/1] (5.48ns)   --->   "%empty_88 = mul i48 %gmem_load_47_cast, i48 %p_cast149_mid2"   --->   Operation 486 'mul' 'empty_88' <Predicate = (!exitcond_flatten332)> <Delay = 5.48> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 487 [1/1] (0.00ns)   --->   "%mul60_u0_32fixp_13 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %empty_88, i32 16, i32 47"   --->   Operation 487 'partselect' 'mul60_u0_32fixp_13' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_25 : Operation 488 [1/1] (1.51ns)   --->   "%add65_u0_32fixp_14 = add i32 %mul60_u0_32fixp_13, i32 %tmp_32"   --->   Operation 488 'add' 'add65_u0_32fixp_14' <Predicate = (!exitcond_flatten332)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 489 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add65_u0_32fixp_14, i32 16, i32 31"   --->   Operation 489 'partselect' 'tmp_33' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_25 : Operation 490 [1/1] (14.6ns)   --->   "%gmem_addr_16_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_16"   --->   Operation 490 'read' 'gmem_addr_16_read' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 14.6>
ST_26 : Operation 491 [1/1] (0.00ns)   --->   "%p_cast153_mid2 = zext i32 %empty_55"   --->   Operation 491 'zext' 'p_cast153_mid2' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_26 : Operation 492 [1/1] (0.00ns)   --->   "%tmp_34 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %tmp_33, i16 0"   --->   Operation 492 'bitconcatenate' 'tmp_34' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_26 : Operation 493 [1/1] (0.00ns)   --->   "%gmem_load_48_cast = sext i32 %gmem_addr_16_read"   --->   Operation 493 'sext' 'gmem_load_48_cast' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_26 : Operation 494 [1/1] (5.48ns)   --->   "%empty_90 = mul i48 %gmem_load_48_cast, i48 %p_cast153_mid2"   --->   Operation 494 'mul' 'empty_90' <Predicate = (!exitcond_flatten332)> <Delay = 5.48> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 495 [1/1] (0.00ns)   --->   "%mul60_u0_32fixp_14 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %empty_90, i32 16, i32 47"   --->   Operation 495 'partselect' 'mul60_u0_32fixp_14' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_26 : Operation 496 [1/1] (1.51ns)   --->   "%add65_u0_32fixp_15 = add i32 %mul60_u0_32fixp_14, i32 %tmp_34"   --->   Operation 496 'add' 'add65_u0_32fixp_15' <Predicate = (!exitcond_flatten332)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 497 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add65_u0_32fixp_15, i32 16, i32 31"   --->   Operation 497 'partselect' 'tmp_35' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_26 : Operation 498 [1/1] (14.6ns)   --->   "%gmem_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr, i32 1"   --->   Operation 498 'writereq' 'gmem_addr_req' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 14.6>
ST_27 : Operation 499 [1/1] (0.00ns)   --->   "%tmp_77_cast = zext i16 %tmp_35"   --->   Operation 499 'zext' 'tmp_77_cast' <Predicate = (!exitcond_flatten332)> <Delay = 0.00>
ST_27 : Operation 500 [1/1] (14.6ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr, i32 %tmp_77_cast, i4 15"   --->   Operation 500 'write' 'write_ln0' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 14.6>
ST_28 : Operation 501 [5/5] (14.6ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr"   --->   Operation 501 'writeresp' 'gmem_addr_resp' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 14.6>
ST_29 : Operation 502 [4/5] (14.6ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr"   --->   Operation 502 'writeresp' 'gmem_addr_resp' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 14.6>
ST_30 : Operation 503 [3/5] (14.6ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr"   --->   Operation 503 'writeresp' 'gmem_addr_resp' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 14.6>
ST_31 : Operation 504 [1/1] (0.62ns)   --->   "%indvars_iv15_mid2 = select i1 %exitcond142434, i5 %indvars_iv_next16_dup414, i5 %indvars_iv15_load"   --->   Operation 504 'select' 'indvars_iv15_mid2' <Predicate = (!exitcond_flatten332)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 505 [2/5] (14.6ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr"   --->   Operation 505 'writeresp' 'gmem_addr_resp' <Predicate = (!exitcond_flatten332)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 506 [1/1] (1.09ns)   --->   "%indvars_iv_next12 = add i5 %indvars_iv11_mid2, i5 1"   --->   Operation 506 'add' 'indvars_iv_next12' <Predicate = (!exitcond_flatten332)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 507 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 %indvars_iv15_mid2, i5 %indvars_iv15"   --->   Operation 507 'store' 'store_ln0' <Predicate = (!exitcond_flatten332)> <Delay = 0.84>
ST_31 : Operation 508 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 %indvars_iv_next12, i5 %indvars_iv11"   --->   Operation 508 'store' 'store_ln0' <Predicate = (!exitcond_flatten332)> <Delay = 0.84>

State 32 <SV = 31> <Delay = 14.6>
ST_32 : Operation 509 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_65_4_VITIS_LOOP_67_5_str"   --->   Operation 509 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 510 [1/1] (0.00ns)   --->   "%empty_22 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 510 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 511 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 511 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 512 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7"   --->   Operation 512 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 513 [1/5] (14.6ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr"   --->   Operation 513 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 514 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_70_6"   --->   Operation 514 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 5.4ns.

 <State 1>: 3.74ns
The critical path consists of the following:
	'alloca' operation ('indvars_iv15') [7]  (0 ns)
	'load' operation ('indvars_iv15_load') on local variable 'indvars_iv15' [19]  (0 ns)
	'add' operation ('indvars_iv_next16_dup414') [34]  (1.1 ns)
	'select' operation ('empty_24') [38]  (0.372 ns)
	'getelementptr' operation ('tmp_addr') [40]  (0 ns)
	'load' operation ('empty_25') on array 'tmp' [41]  (2.27 ns)

 <State 2>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [128]  (14.6 ns)

 <State 3>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [128]  (14.6 ns)

 <State 4>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [128]  (14.6 ns)

 <State 5>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [128]  (14.6 ns)

 <State 6>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [128]  (14.6 ns)

 <State 7>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [128]  (14.6 ns)

 <State 8>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [128]  (14.6 ns)

 <State 9>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read') on port 'gmem' [129]  (14.6 ns)

 <State 10>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read') on port 'gmem' [139]  (14.6 ns)

 <State 11>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_2_read') on port 'gmem' [155]  (14.6 ns)

 <State 12>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_3_read') on port 'gmem' [169]  (14.6 ns)

 <State 13>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_4_read') on port 'gmem' [183]  (14.6 ns)

 <State 14>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_5_read') on port 'gmem' [197]  (14.6 ns)

 <State 15>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_6_read') on port 'gmem' [211]  (14.6 ns)

 <State 16>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_7_read') on port 'gmem' [225]  (14.6 ns)

 <State 17>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_8_read') on port 'gmem' [239]  (14.6 ns)

 <State 18>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_9_read') on port 'gmem' [253]  (14.6 ns)

 <State 19>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_10_read') on port 'gmem' [267]  (14.6 ns)

 <State 20>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_11_read') on port 'gmem' [281]  (14.6 ns)

 <State 21>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_12_read') on port 'gmem' [295]  (14.6 ns)

 <State 22>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_13_read') on port 'gmem' [309]  (14.6 ns)

 <State 23>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_14_read') on port 'gmem' [323]  (14.6 ns)

 <State 24>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_15_read') on port 'gmem' [337]  (14.6 ns)

 <State 25>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_16_read') on port 'gmem' [351]  (14.6 ns)

 <State 26>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_addr_req') on port 'gmem' [358]  (14.6 ns)

 <State 27>: 14.6ns
The critical path consists of the following:
	bus write operation ('write_ln0') on port 'gmem' [359]  (14.6 ns)

 <State 28>: 14.6ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp') on port 'gmem' [360]  (14.6 ns)

 <State 29>: 14.6ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp') on port 'gmem' [360]  (14.6 ns)

 <State 30>: 14.6ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp') on port 'gmem' [360]  (14.6 ns)

 <State 31>: 14.6ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp') on port 'gmem' [360]  (14.6 ns)

 <State 32>: 14.6ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp') on port 'gmem' [360]  (14.6 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
