var group__PAC55xx__can =
[
    [ "CAN ISR/SR/CMR/MR Registers", "group__can__isr__sr__cmr__mr.html", "group__can__isr__sr__cmr__mr" ],
    [ "CAN BTR1/BTR0/RMC/IMR Registers", "group__can__btr01__rmc__imr.html", "group__can__btr01__rmc__imr" ],
    [ "CAN ALC/TXERR/RXERR/ECC Registers", "group__can__alc__txrxerr__ecc.html", "group__can__alc__txrxerr__ecc" ],
    [ "CAN Mode Register", "group__can__mr__bits.html", "group__can__mr__bits" ],
    [ "CAN Command Register", "group__can__cmr__bits.html", "group__can__cmr__bits" ],
    [ "CAN Status Register", "group__can__sr__bits.html", "group__can__sr__bits" ],
    [ "CAN Interrupt Status Register", "group__can__isr__bits.html", "group__can__isr__bits" ],
    [ "CAN Mask Register", "group__can__imr__bits.html", "group__can__imr__bits" ],
    [ "CAN Receive Message Counter Register.", "group__can__rmc__bits.html", "group__can__rmc__bits" ],
    [ "CAN Bus Timing 0 Register.", "group__can__btr0__bits.html", "group__can__btr0__bits" ],
    [ "CAN Bus Timing 1 Register", "group__can__btr1__bits.html", "group__can__btr1__bits" ],
    [ "CAN Error Code Capture Register", "group__can__ecc__bits.html", "group__can__ecc__bits" ],
    [ "CAN Acceptance Code Register", "group__can__acr__bits.html", "group__can__acr__bits" ],
    [ "CAN Miscellaneous Bit Masks", "group__can__bit__masks.html", "group__can__bit__masks" ],
    [ "CAN_ACR", "group__PAC55xx__can.html#ga148a23cee3b948085b79d2904c18a528", null ],
    [ "CAN_AMR", "group__PAC55xx__can.html#ga81c23b5e5ba3df2a3033224efc7b80b6", null ],
    [ "CAN_RXBUF", "group__PAC55xx__can.html#ga240b21cbb99dee714c6371f6432a8a10", null ],
    [ "CAN_TXBUF", "group__PAC55xx__can.html#gab541cf5c19323bf64841955ef0d08385", null ]
];