IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.95        Core1: 26.52        
Core2: 30.38        Core3: 28.35        
Core4: 27.41        Core5: 27.05        
Core6: 28.60        Core7: 38.29        
Core8: 29.16        Core9: 22.31        
Core10: 29.25        Core11: 30.76        
Core12: 31.06        Core13: 33.63        
Core14: 29.39        Core15: 28.60        
Core16: 28.82        Core17: 21.12        
Core18: 28.63        Core19: 21.30        
Core20: 29.89        Core21: 21.46        
Core22: 29.50        Core23: 32.41        
Core24: 29.84        Core25: 21.90        
Core26: 30.05        Core27: 36.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.69
Socket1: 28.10
DDR read Latency(ns)
Socket0: 256759.14
Socket1: 1054.31


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.02        Core1: 27.24        
Core2: 29.11        Core3: 28.22        
Core4: 27.30        Core5: 26.73        
Core6: 28.34        Core7: 38.15        
Core8: 29.40        Core9: 22.47        
Core10: 28.13        Core11: 30.70        
Core12: 26.96        Core13: 33.73        
Core14: 26.20        Core15: 28.28        
Core16: 28.10        Core17: 22.13        
Core18: 28.82        Core19: 22.32        
Core20: 26.31        Core21: 20.21        
Core22: 25.63        Core23: 32.43        
Core24: 27.19        Core25: 22.03        
Core26: 31.38        Core27: 36.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.78
Socket1: 28.15
DDR read Latency(ns)
Socket0: 262435.62
Socket1: 1056.21


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.23        Core1: 26.53        
Core2: 27.80        Core3: 28.24        
Core4: 22.28        Core5: 26.98        
Core6: 29.64        Core7: 38.21        
Core8: 22.31        Core9: 22.29        
Core10: 25.95        Core11: 30.66        
Core12: 27.78        Core13: 33.75        
Core14: 20.85        Core15: 28.36        
Core16: 27.68        Core17: 21.18        
Core18: 29.27        Core19: 23.48        
Core20: 29.33        Core21: 21.46        
Core22: 28.55        Core23: 32.57        
Core24: 28.97        Core25: 22.14        
Core26: 29.79        Core27: 36.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.84
Socket1: 28.17
DDR read Latency(ns)
Socket0: 221115.86
Socket1: 1055.42


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.28        Core1: 26.62        
Core2: 27.07        Core3: 28.42        
Core4: 27.79        Core5: 27.72        
Core6: 30.31        Core7: 38.26        
Core8: 29.10        Core9: 22.05        
Core10: 28.34        Core11: 30.93        
Core12: 30.22        Core13: 33.85        
Core14: 30.45        Core15: 28.23        
Core16: 27.74        Core17: 20.79        
Core18: 29.16        Core19: 22.07        
Core20: 28.72        Core21: 21.47        
Core22: 27.44        Core23: 32.48        
Core24: 32.41        Core25: 21.43        
Core26: 30.95        Core27: 36.33        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.88
Socket1: 28.21
DDR read Latency(ns)
Socket0: 272583.02
Socket1: 1054.44


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.69        Core1: 26.53        
Core2: 29.07        Core3: 28.24        
Core4: 29.47        Core5: 26.80        
Core6: 29.46        Core7: 38.20        
Core8: 30.57        Core9: 22.30        
Core10: 27.86        Core11: 30.46        
Core12: 30.89        Core13: 33.63        
Core14: 27.04        Core15: 28.19        
Core16: 27.71        Core17: 20.43        
Core18: 30.28        Core19: 22.53        
Core20: 30.21        Core21: 20.95        
Core22: 28.24        Core23: 32.46        
Core24: 27.90        Core25: 21.53        
Core26: 30.91        Core27: 36.16        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.14
Socket1: 27.92
DDR read Latency(ns)
Socket0: 262833.13
Socket1: 1065.88


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.48        Core1: 26.43        
Core2: 29.26        Core3: 28.21        
Core4: 27.91        Core5: 26.87        
Core6: 27.75        Core7: 38.35        
Core8: 27.78        Core9: 22.34        
Core10: 27.62        Core11: 30.53        
Core12: 28.97        Core13: 33.65        
Core14: 27.49        Core15: 28.10        
Core16: 26.92        Core17: 20.99        
Core18: 30.89        Core19: 21.37        
Core20: 28.54        Core21: 20.92        
Core22: 29.31        Core23: 32.40        
Core24: 28.20        Core25: 21.77        
Core26: 30.32        Core27: 35.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.68
Socket1: 27.94
DDR read Latency(ns)
Socket0: 255726.63
Socket1: 1066.04
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.51        Core1: 35.19        
Core2: 27.26        Core3: 35.68        
Core4: 27.10        Core5: 35.96        
Core6: 27.68        Core7: 32.16        
Core8: 26.95        Core9: 22.24        
Core10: 28.93        Core11: 39.68        
Core12: 28.16        Core13: 23.30        
Core14: 26.02        Core15: 38.41        
Core16: 27.21        Core17: 27.92        
Core18: 27.08        Core19: 42.04        
Core20: 28.64        Core21: 35.17        
Core22: 25.87        Core23: 38.24        
Core24: 27.38        Core25: 37.77        
Core26: 29.89        Core27: 42.00        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.67
Socket1: 35.79
DDR read Latency(ns)
Socket0: 232864.66
Socket1: 779.39


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.20        Core1: 35.16        
Core2: 28.36        Core3: 35.73        
Core4: 25.76        Core5: 36.14        
Core6: 27.03        Core7: 32.46        
Core8: 25.69        Core9: 22.30        
Core10: 29.08        Core11: 41.56        
Core12: 29.63        Core13: 22.46        
Core14: 27.80        Core15: 38.32        
Core16: 29.63        Core17: 26.77        
Core18: 26.98        Core19: 42.99        
Core20: 28.87        Core21: 35.31        
Core22: 27.44        Core23: 39.36        
Core24: 31.09        Core25: 37.76        
Core26: 29.87        Core27: 42.76        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.71
Socket1: 35.98
DDR read Latency(ns)
Socket0: 243853.10
Socket1: 782.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.25        Core1: 34.94        
Core2: 28.11        Core3: 36.40        
Core4: 27.41        Core5: 36.12        
Core6: 27.93        Core7: 35.38        
Core8: 26.16        Core9: 23.27        
Core10: 28.87        Core11: 40.51        
Core12: 28.88        Core13: 22.49        
Core14: 20.78        Core15: 38.72        
Core16: 26.57        Core17: 26.35        
Core18: 21.88        Core19: 42.94        
Core20: 21.92        Core21: 35.36        
Core22: 20.72        Core23: 39.28        
Core24: 27.44        Core25: 37.93        
Core26: 27.73        Core27: 42.76        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.53
Socket1: 36.03
DDR read Latency(ns)
Socket0: 205583.95
Socket1: 779.12


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.07        Core1: 35.07        
Core2: 29.70        Core3: 38.74        
Core4: 28.59        Core5: 36.45        
Core6: 27.90        Core7: 42.08        
Core8: 26.85        Core9: 27.62        
Core10: 28.68        Core11: 41.94        
Core12: 28.77        Core13: 22.44        
Core14: 27.63        Core15: 39.67        
Core16: 29.91        Core17: 26.40        
Core18: 32.47        Core19: 43.55        
Core20: 28.24        Core21: 35.27        
Core22: 31.77        Core23: 40.78        
Core24: 27.84        Core25: 38.09        
Core26: 33.95        Core27: 43.26        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.16
Socket1: 36.90
DDR read Latency(ns)
Socket0: 254516.59
Socket1: 750.59


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.70        Core1: 34.82        
Core2: 32.92        Core3: 39.11        
Core4: 28.26        Core5: 36.45        
Core6: 31.08        Core7: 42.79        
Core8: 33.58        Core9: 27.94        
Core10: 28.07        Core11: 41.90        
Core12: 30.03        Core13: 22.53        
Core14: 25.35        Core15: 39.93        
Core16: 32.84        Core17: 26.56        
Core18: 29.43        Core19: 43.40        
Core20: 29.94        Core21: 35.41        
Core22: 31.11        Core23: 40.74        
Core24: 31.68        Core25: 37.98        
Core26: 29.58        Core27: 43.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.18
Socket1: 36.97
DDR read Latency(ns)
Socket0: 248649.96
Socket1: 750.81


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.77        Core1: 35.17        
Core2: 32.91        Core3: 38.62        
Core4: 28.32        Core5: 36.35        
Core6: 28.76        Core7: 42.06        
Core8: 29.18        Core9: 27.67        
Core10: 26.55        Core11: 42.06        
Core12: 27.94        Core13: 22.82        
Core14: 27.76        Core15: 39.86        
Core16: 27.42        Core17: 27.11        
Core18: 28.98        Core19: 43.76        
Core20: 28.80        Core21: 35.30        
Core22: 28.41        Core23: 40.98        
Core24: 28.56        Core25: 38.00        
Core26: 27.50        Core27: 43.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.22
Socket1: 37.05
DDR read Latency(ns)
Socket0: 245367.02
Socket1: 749.75
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.80        Core1: 14.75        
Core2: 31.49        Core3: 18.15        
Core4: 27.21        Core5: 14.45        
Core6: 30.79        Core7: 20.76        
Core8: 29.73        Core9: 19.92        
Core10: 28.66        Core11: 18.99        
Core12: 30.50        Core13: 30.77        
Core14: 27.84        Core15: 20.43        
Core16: 29.51        Core17: 17.55        
Core18: 29.91        Core19: 26.91        
Core20: 31.33        Core21: 12.03        
Core22: 28.94        Core23: 20.18        
Core24: 29.27        Core25: 19.35        
Core26: 29.83        Core27: 24.35        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.75
Socket1: 19.07
DDR read Latency(ns)
Socket0: 290815.92
Socket1: 2191.04


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.72        Core1: 14.68        
Core2: 29.99        Core3: 17.75        
Core4: 29.03        Core5: 16.88        
Core6: 32.63        Core7: 21.44        
Core8: 30.59        Core9: 20.16        
Core10: 28.57        Core11: 18.88        
Core12: 29.13        Core13: 31.05        
Core14: 28.01        Core15: 21.63        
Core16: 29.99        Core17: 17.46        
Core18: 30.69        Core19: 26.09        
Core20: 31.73        Core21: 11.89        
Core22: 30.28        Core23: 20.08        
Core24: 30.42        Core25: 19.14        
Core26: 30.42        Core27: 24.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.89
Socket1: 19.24
DDR read Latency(ns)
Socket0: 308600.58
Socket1: 2129.25


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.01        Core1: 14.82        
Core2: 32.37        Core3: 17.46        
Core4: 28.25        Core5: 19.25        
Core6: 16.63        Core7: 20.88        
Core8: 21.91        Core9: 20.65        
Core10: 21.59        Core11: 18.12        
Core12: 21.00        Core13: 31.04        
Core14: 29.76        Core15: 22.36        
Core16: 28.21        Core17: 18.17        
Core18: 31.72        Core19: 24.13        
Core20: 30.72        Core21: 11.97        
Core22: 30.29        Core23: 19.86        
Core24: 28.55        Core25: 19.25        
Core26: 31.18        Core27: 22.51        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.79
Socket1: 19.28
DDR read Latency(ns)
Socket0: 265942.59
Socket1: 2147.17


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.80        Core1: 14.51        
Core2: 30.14        Core3: 17.38        
Core4: 30.73        Core5: 20.08        
Core6: 31.20        Core7: 22.44        
Core8: 31.56        Core9: 20.11        
Core10: 28.92        Core11: 18.12        
Core12: 29.75        Core13: 31.49        
Core14: 29.46        Core15: 27.51        
Core16: 31.48        Core17: 18.04        
Core18: 28.46        Core19: 26.51        
Core20: 31.38        Core21: 12.07        
Core22: 28.86        Core23: 20.15        
Core24: 31.51        Core25: 19.38        
Core26: 29.91        Core27: 24.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.60
Socket1: 19.86
DDR read Latency(ns)
Socket0: 307988.82
Socket1: 2026.08


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.71        Core1: 14.63        
Core2: 32.17        Core3: 17.43        
Core4: 30.05        Core5: 19.84        
Core6: 29.94        Core7: 21.92        
Core8: 30.94        Core9: 20.41        
Core10: 29.30        Core11: 17.82        
Core12: 28.74        Core13: 31.11        
Core14: 28.56        Core15: 25.14        
Core16: 28.50        Core17: 18.07        
Core18: 30.98        Core19: 24.65        
Core20: 32.06        Core21: 12.03        
Core22: 30.75        Core23: 20.30        
Core24: 30.41        Core25: 19.24        
Core26: 29.07        Core27: 22.96        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.49
Socket1: 19.51
DDR read Latency(ns)
Socket0: 307607.65
Socket1: 2105.12


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.14        Core1: 15.09        
Core2: 28.19        Core3: 17.59        
Core4: 30.36        Core5: 19.68        
Core6: 29.83        Core7: 21.64        
Core8: 31.91        Core9: 20.67        
Core10: 30.07        Core11: 18.12        
Core12: 29.53        Core13: 31.02        
Core14: 28.83        Core15: 23.81        
Core16: 29.20        Core17: 18.18        
Core18: 33.11        Core19: 23.38        
Core20: 28.07        Core21: 12.08        
Core22: 28.92        Core23: 20.19        
Core24: 27.72        Core25: 19.73        
Core26: 28.13        Core27: 22.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.79
Socket1: 19.44
DDR read Latency(ns)
Socket0: 315172.15
Socket1: 2141.95
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.15        Core1: 27.58        
Core2: 27.36        Core3: 22.50        
Core4: 26.65        Core5: 29.50        
Core6: 28.80        Core7: 24.64        
Core8: 28.79        Core9: 21.75        
Core10: 30.32        Core11: 18.27        
Core12: 28.97        Core13: 24.13        
Core14: 29.30        Core15: 33.34        
Core16: 28.52        Core17: 36.21        
Core18: 30.29        Core19: 27.37        
Core20: 30.20        Core21: 36.55        
Core22: 28.28        Core23: 37.58        
Core24: 27.25        Core25: 33.00        
Core26: 30.73        Core27: 26.53        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.01
Socket1: 28.55
DDR read Latency(ns)
Socket0: 214050.52
Socket1: 989.81


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.81        Core1: 27.61        
Core2: 29.24        Core3: 22.69        
Core4: 27.97        Core5: 29.42        
Core6: 30.35        Core7: 24.32        
Core8: 29.70        Core9: 21.74        
Core10: 28.53        Core11: 18.31        
Core12: 29.27        Core13: 25.39        
Core14: 29.79        Core15: 33.03        
Core16: 29.13        Core17: 36.14        
Core18: 30.75        Core19: 23.79        
Core20: 31.99        Core21: 36.40        
Core22: 31.60        Core23: 37.31        
Core24: 27.21        Core25: 33.07        
Core26: 30.33        Core27: 24.04        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.74
Socket1: 28.27
DDR read Latency(ns)
Socket0: 222778.13
Socket1: 1003.01


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.22        Core1: 27.39        
Core2: 22.97        Core3: 25.87        
Core4: 27.41        Core5: 30.08        
Core6: 27.50        Core7: 26.45        
Core8: 20.72        Core9: 21.84        
Core10: 29.56        Core11: 20.59        
Core12: 27.64        Core13: 28.12        
Core14: 28.82        Core15: 32.33        
Core16: 28.54        Core17: 36.63        
Core18: 28.54        Core19: 23.40        
Core20: 22.23        Core21: 35.86        
Core22: 27.92        Core23: 36.82        
Core24: 27.86        Core25: 33.63        
Core26: 23.07        Core27: 23.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.15
Socket1: 29.27
DDR read Latency(ns)
Socket0: 192999.85
Socket1: 980.21


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.49        Core1: 27.01        
Core2: 28.72        Core3: 21.62        
Core4: 29.05        Core5: 30.59        
Core6: 28.62        Core7: 22.67        
Core8: 28.66        Core9: 21.73        
Core10: 29.11        Core11: 19.61        
Core12: 27.83        Core13: 36.84        
Core14: 28.50        Core15: 32.06        
Core16: 30.47        Core17: 37.68        
Core18: 29.36        Core19: 23.57        
Core20: 30.54        Core21: 32.90        
Core22: 30.39        Core23: 35.49        
Core24: 27.84        Core25: 35.65        
Core26: 29.81        Core27: 23.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.33
Socket1: 29.22
DDR read Latency(ns)
Socket0: 227744.45
Socket1: 1028.58


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.69        Core1: 27.45        
Core2: 28.69        Core3: 21.97        
Core4: 27.90        Core5: 30.77        
Core6: 28.52        Core7: 22.52        
Core8: 29.28        Core9: 21.85        
Core10: 29.69        Core11: 19.84        
Core12: 31.31        Core13: 36.95        
Core14: 30.58        Core15: 31.93        
Core16: 29.64        Core17: 37.90        
Core18: 30.61        Core19: 23.21        
Core20: 29.88        Core21: 33.15        
Core22: 30.53        Core23: 35.53        
Core24: 30.79        Core25: 35.80        
Core26: 29.72        Core27: 23.25        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.28
Socket1: 29.36
DDR read Latency(ns)
Socket0: 227858.29
Socket1: 1022.34


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.24        Core1: 27.05        
Core2: 28.18        Core3: 23.27        
Core4: 31.33        Core5: 30.83        
Core6: 29.54        Core7: 23.38        
Core8: 28.65        Core9: 21.79        
Core10: 28.08        Core11: 21.10        
Core12: 26.51        Core13: 37.07        
Core14: 27.28        Core15: 31.90        
Core16: 29.31        Core17: 37.81        
Core18: 28.88        Core19: 23.21        
Core20: 30.00        Core21: 33.54        
Core22: 30.75        Core23: 35.41        
Core24: 29.56        Core25: 35.75        
Core26: 31.37        Core27: 22.75        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.19
Socket1: 29.59
DDR read Latency(ns)
Socket0: 222706.27
Socket1: 1011.42
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.35        Core1: 28.26        
Core2: 28.15        Core3: 28.60        
Core4: 29.21        Core5: 25.88        
Core6: 28.12        Core7: 36.81        
Core8: 27.36        Core9: 24.16        
Core10: 28.45        Core11: 32.60        
Core12: 26.50        Core13: 21.17        
Core14: 26.71        Core15: 37.29        
Core16: 30.40        Core17: 23.75        
Core18: 29.47        Core19: 21.40        
Core20: 27.89        Core21: 34.89        
Core22: 28.21        Core23: 22.29        
Core24: 28.71        Core25: 19.54        
Core26: 30.05        Core27: 20.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.79
Socket1: 27.12
DDR read Latency(ns)
Socket0: 222770.88
Socket1: 1158.86


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.26        Core1: 28.36        
Core2: 28.47        Core3: 28.55        
Core4: 28.80        Core5: 25.80        
Core6: 30.20        Core7: 36.80        
Core8: 29.93        Core9: 23.31        
Core10: 26.48        Core11: 32.80        
Core12: 26.75        Core13: 22.23        
Core14: 27.17        Core15: 37.17        
Core16: 26.71        Core17: 23.65        
Core18: 29.96        Core19: 21.52        
Core20: 29.20        Core21: 34.82        
Core22: 31.66        Core23: 22.08        
Core24: 28.79        Core25: 20.17        
Core26: 29.85        Core27: 20.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.38
Socket1: 27.20
DDR read Latency(ns)
Socket0: 226557.74
Socket1: 1160.37


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.10        Core1: 28.26        
Core2: 21.43        Core3: 28.55        
Core4: 22.15        Core5: 25.18        
Core6: 23.40        Core7: 36.78        
Core8: 22.01        Core9: 23.12        
Core10: 27.49        Core11: 32.76        
Core12: 26.83        Core13: 26.71        
Core14: 28.33        Core15: 37.29        
Core16: 26.89        Core17: 22.58        
Core18: 31.38        Core19: 21.94        
Core20: 29.14        Core21: 34.30        
Core22: 30.85        Core23: 23.02        
Core24: 30.42        Core25: 22.79        
Core26: 29.77        Core27: 20.86        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.89
Socket1: 27.46
DDR read Latency(ns)
Socket0: 201226.47
Socket1: 1157.34


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.54        Core1: 29.16        
Core2: 27.22        Core3: 28.68        
Core4: 28.80        Core5: 25.60        
Core6: 31.83        Core7: 36.77        
Core8: 31.41        Core9: 24.20        
Core10: 29.13        Core11: 33.22        
Core12: 25.81        Core13: 23.31        
Core14: 27.73        Core15: 37.17        
Core16: 27.73        Core17: 25.15        
Core18: 29.40        Core19: 21.56        
Core20: 29.97        Core21: 34.89        
Core22: 29.86        Core23: 22.53        
Core24: 28.64        Core25: 20.22        
Core26: 29.68        Core27: 20.38        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.74
Socket1: 27.48
DDR read Latency(ns)
Socket0: 228276.97
Socket1: 1146.98


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.76        Core1: 28.12        
Core2: 27.73        Core3: 29.67        
Core4: 27.42        Core5: 25.71        
Core6: 29.52        Core7: 36.95        
Core8: 30.84        Core9: 24.20        
Core10: 27.35        Core11: 33.40        
Core12: 27.30        Core13: 20.84        
Core14: 27.95        Core15: 37.20        
Core16: 28.28        Core17: 23.00        
Core18: 29.76        Core19: 23.95        
Core20: 29.96        Core21: 34.93        
Core22: 30.14        Core23: 25.58        
Core24: 30.00        Core25: 19.49        
Core26: 30.60        Core27: 21.88        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.40
Socket1: 27.70
DDR read Latency(ns)
Socket0: 222451.92
Socket1: 1131.38


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.47        Core1: 28.54        
Core2: 30.39        Core3: 31.18        
Core4: 29.93        Core5: 26.04        
Core6: 29.18        Core7: 37.28        
Core8: 29.36        Core9: 24.38        
Core10: 29.49        Core11: 34.48        
Core12: 27.78        Core13: 20.98        
Core14: 27.91        Core15: 37.37        
Core16: 29.32        Core17: 23.66        
Core18: 29.97        Core19: 27.66        
Core20: 28.34        Core21: 35.07        
Core22: 28.52        Core23: 29.07        
Core24: 28.44        Core25: 19.69        
Core26: 27.42        Core27: 24.02        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.18
Socket1: 28.78
DDR read Latency(ns)
Socket0: 214336.90
Socket1: 1077.26
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.25        Core1: 15.06        
Core2: 28.75        Core3: 28.86        
Core4: 27.99        Core5: 21.52        
Core6: 28.46        Core7: 31.69        
Core8: 28.15        Core9: 18.12        
Core10: 28.10        Core11: 30.45        
Core12: 27.48        Core13: 30.92        
Core14: 28.54        Core15: 19.99        
Core16: 27.29        Core17: 33.62        
Core18: 29.12        Core19: 30.56        
Core20: 29.23        Core21: 23.57        
Core22: 28.99        Core23: 23.12        
Core24: 28.50        Core25: 22.86        
Core26: 30.37        Core27: 24.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.98
Socket1: 24.64
DDR read Latency(ns)
Socket0: 265923.20
Socket1: 1334.19


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.99        Core1: 15.09        
Core2: 30.64        Core3: 28.63        
Core4: 29.74        Core5: 20.94        
Core6: 29.35        Core7: 31.93        
Core8: 29.42        Core9: 18.11        
Core10: 26.59        Core11: 30.59        
Core12: 29.41        Core13: 30.92        
Core14: 27.66        Core15: 19.93        
Core16: 28.80        Core17: 33.62        
Core18: 31.28        Core19: 30.53        
Core20: 29.36        Core21: 22.40        
Core22: 31.11        Core23: 22.57        
Core24: 30.36        Core25: 22.67        
Core26: 30.65        Core27: 24.15        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.81
Socket1: 24.45
DDR read Latency(ns)
Socket0: 274016.57
Socket1: 1350.84


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.98        Core1: 15.24        
Core2: 30.54        Core3: 29.26        
Core4: 28.71        Core5: 20.41        
Core6: 28.22        Core7: 31.55        
Core8: 29.05        Core9: 18.24        
Core10: 20.47        Core11: 31.17        
Core12: 26.03        Core13: 30.82        
Core14: 29.09        Core15: 20.74        
Core16: 22.82        Core17: 33.76        
Core18: 28.15        Core19: 29.39        
Core20: 31.18        Core21: 22.36        
Core22: 29.36        Core23: 23.52        
Core24: 22.79        Core25: 22.08        
Core26: 22.96        Core27: 24.91        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.35
Socket1: 24.55
DDR read Latency(ns)
Socket0: 231247.77
Socket1: 1348.63


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.66        Core1: 15.24        
Core2: 29.77        Core3: 32.38        
Core4: 30.30        Core5: 21.37        
Core6: 30.62        Core7: 31.90        
Core8: 29.56        Core9: 17.98        
Core10: 28.93        Core11: 33.58        
Core12: 29.58        Core13: 30.73        
Core14: 30.29        Core15: 21.28        
Core16: 29.15        Core17: 34.01        
Core18: 29.85        Core19: 27.32        
Core20: 31.42        Core21: 22.80        
Core22: 30.64        Core23: 25.29        
Core24: 28.30        Core25: 22.53        
Core26: 28.45        Core27: 29.57        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.06
Socket1: 25.68
DDR read Latency(ns)
Socket0: 261489.83
Socket1: 1249.12


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.74        Core1: 15.21        
Core2: 28.75        Core3: 32.89        
Core4: 33.57        Core5: 20.57        
Core6: 31.23        Core7: 33.87        
Core8: 27.82        Core9: 18.17        
Core10: 26.17        Core11: 33.88        
Core12: 27.92        Core13: 30.90        
Core14: 29.77        Core15: 19.75        
Core16: 28.27        Core17: 33.10        
Core18: 29.30        Core19: 31.89        
Core20: 29.79        Core21: 23.02        
Core22: 33.09        Core23: 22.76        
Core24: 26.96        Core25: 22.69        
Core26: 32.17        Core27: 30.70        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.67
Socket1: 25.86
DDR read Latency(ns)
Socket0: 257709.71
Socket1: 1206.38


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.43        Core1: 15.16        
Core2: 30.14        Core3: 32.93        
Core4: 28.87        Core5: 21.09        
Core6: 29.16        Core7: 33.78        
Core8: 28.90        Core9: 17.97        
Core10: 29.55        Core11: 33.81        
Core12: 30.98        Core13: 30.85        
Core14: 29.31        Core15: 19.98        
Core16: 27.17        Core17: 33.00        
Core18: 29.48        Core19: 31.90        
Core20: 31.59        Core21: 24.13        
Core22: 29.97        Core23: 22.96        
Core24: 30.43        Core25: 22.94        
Core26: 29.31        Core27: 30.63        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.04
Socket1: 26.01
DDR read Latency(ns)
Socket0: 259343.23
Socket1: 1194.53
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.97        Core1: 23.78        
Core2: 30.32        Core3: 24.54        
Core4: 29.69        Core5: 20.06        
Core6: 28.45        Core7: 37.06        
Core8: 28.42        Core9: 23.34        
Core10: 26.94        Core11: 31.17        
Core12: 28.19        Core13: 33.21        
Core14: 29.92        Core15: 25.07        
Core16: 27.81        Core17: 23.80        
Core18: 29.83        Core19: 35.43        
Core20: 28.87        Core21: 28.40        
Core22: 27.65        Core23: 23.08        
Core24: 26.51        Core25: 29.42        
Core26: 32.11        Core27: 24.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.50
Socket1: 27.40
DDR read Latency(ns)
Socket0: 284580.14
Socket1: 1154.20


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.51        Core1: 23.25        
Core2: 29.10        Core3: 24.61        
Core4: 29.07        Core5: 19.60        
Core6: 30.22        Core7: 36.50        
Core8: 28.86        Core9: 23.22        
Core10: 27.83        Core11: 31.18        
Core12: 27.62        Core13: 33.01        
Core14: 28.43        Core15: 24.98        
Core16: 29.20        Core17: 23.49        
Core18: 31.56        Core19: 35.21        
Core20: 29.98        Core21: 28.23        
Core22: 28.94        Core23: 23.57        
Core24: 27.85        Core25: 29.16        
Core26: 30.98        Core27: 24.30        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.03
Socket1: 27.20
DDR read Latency(ns)
Socket0: 303920.01
Socket1: 1164.67


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.75        Core1: 23.23        
Core2: 30.97        Core3: 24.55        
Core4: 30.36        Core5: 19.88        
Core6: 22.13        Core7: 36.94        
Core8: 22.18        Core9: 23.19        
Core10: 20.45        Core11: 31.21        
Core12: 20.71        Core13: 32.93        
Core14: 27.24        Core15: 25.28        
Core16: 29.37        Core17: 24.88        
Core18: 30.24        Core19: 35.43        
Core20: 31.41        Core21: 28.11        
Core22: 28.55        Core23: 23.41        
Core24: 27.88        Core25: 28.69        
Core26: 31.20        Core27: 24.41        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.28
Socket1: 27.33
DDR read Latency(ns)
Socket0: 251630.63
Socket1: 1163.66


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.63        Core1: 23.68        
Core2: 30.02        Core3: 24.34        
Core4: 28.75        Core5: 20.73        
Core6: 31.55        Core7: 36.52        
Core8: 28.96        Core9: 23.23        
Core10: 27.62        Core11: 31.16        
Core12: 27.79        Core13: 33.21        
Core14: 28.50        Core15: 25.02        
Core16: 28.52        Core17: 24.81        
Core18: 29.77        Core19: 35.40        
Core20: 30.88        Core21: 27.47        
Core22: 27.37        Core23: 23.50        
Core24: 28.60        Core25: 28.14        
Core26: 29.68        Core27: 23.82        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.98
Socket1: 27.31
DDR read Latency(ns)
Socket0: 305039.43
Socket1: 1172.86


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.20        Core1: 23.58        
Core2: 32.13        Core3: 24.42        
Core4: 30.47        Core5: 19.77        
Core6: 30.83        Core7: 36.95        
Core8: 29.68        Core9: 23.25        
Core10: 28.56        Core11: 31.01        
Core12: 29.89        Core13: 33.19        
Core14: 27.57        Core15: 25.00        
Core16: 28.05        Core17: 22.78        
Core18: 31.83        Core19: 35.47        
Core20: 30.63        Core21: 28.50        
Core22: 32.89        Core23: 23.31        
Core24: 29.95        Core25: 29.55        
Core26: 31.72        Core27: 24.21        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.27
Socket1: 27.27
DDR read Latency(ns)
Socket0: 304412.70
Socket1: 1160.62


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.38        Core1: 23.60        
Core2: 30.37        Core3: 24.84        
Core4: 28.41        Core5: 19.33        
Core6: 31.09        Core7: 36.90        
Core8: 29.64        Core9: 23.27        
Core10: 29.42        Core11: 31.21        
Core12: 26.01        Core13: 33.12        
Core14: 27.45        Core15: 25.40        
Core16: 27.15        Core17: 23.27        
Core18: 28.19        Core19: 35.31        
Core20: 32.48        Core21: 27.70        
Core22: 28.95        Core23: 24.56        
Core24: 29.69        Core25: 29.39        
Core26: 30.26        Core27: 23.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.80
Socket1: 27.28
DDR read Latency(ns)
Socket0: 300665.02
Socket1: 1163.25
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.38        Core1: 31.54        
Core2: 29.40        Core3: 27.04        
Core4: 28.52        Core5: 25.39        
Core6: 27.90        Core7: 30.95        
Core8: 29.80        Core9: 19.42        
Core10: 27.17        Core11: 29.30        
Core12: 28.80        Core13: 23.17        
Core14: 27.41        Core15: 23.87        
Core16: 28.99        Core17: 37.58        
Core18: 28.56        Core19: 13.02        
Core20: 29.67        Core21: 13.12        
Core22: 28.74        Core23: 19.68        
Core24: 28.10        Core25: 31.76        
Core26: 29.68        Core27: 29.32        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.06
Socket1: 25.66
DDR read Latency(ns)
Socket0: 233357.35
Socket1: 1082.39


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.76        Core1: 31.44        
Core2: 27.62        Core3: 27.17        
Core4: 27.75        Core5: 25.41        
Core6: 28.88        Core7: 30.79        
Core8: 26.72        Core9: 19.36        
Core10: 27.76        Core11: 29.11        
Core12: 26.21        Core13: 23.16        
Core14: 29.40        Core15: 22.87        
Core16: 29.44        Core17: 37.51        
Core18: 30.22        Core19: 13.13        
Core20: 30.59        Core21: 13.04        
Core22: 29.56        Core23: 19.66        
Core24: 29.09        Core25: 31.79        
Core26: 30.28        Core27: 29.48        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.35
Socket1: 25.61
DDR read Latency(ns)
Socket0: 232636.53
Socket1: 1087.63


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.57        Core1: 31.38        
Core2: 21.96        Core3: 26.88        
Core4: 19.52        Core5: 25.28        
Core6: 20.86        Core7: 30.59        
Core8: 18.97        Core9: 19.30        
Core10: 25.49        Core11: 28.48        
Core12: 27.24        Core13: 23.00        
Core14: 27.04        Core15: 23.32        
Core16: 28.84        Core17: 37.36        
Core18: 31.10        Core19: 13.14        
Core20: 28.84        Core21: 12.99        
Core22: 29.19        Core23: 19.85        
Core24: 28.19        Core25: 31.74        
Core26: 30.51        Core27: 29.73        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.08
Socket1: 25.53
DDR read Latency(ns)
Socket0: 197980.50
Socket1: 1088.88


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.40        Core1: 31.72        
Core2: 28.49        Core3: 26.90        
Core4: 28.15        Core5: 25.57        
Core6: 27.95        Core7: 31.06        
Core8: 27.49        Core9: 19.25        
Core10: 24.53        Core11: 29.17        
Core12: 27.91        Core13: 23.33        
Core14: 28.83        Core15: 28.05        
Core16: 29.83        Core17: 37.77        
Core18: 30.06        Core19: 13.36        
Core20: 30.59        Core21: 13.07        
Core22: 29.22        Core23: 19.81        
Core24: 27.40        Core25: 31.92        
Core26: 31.90        Core27: 30.03        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.12
Socket1: 26.02
DDR read Latency(ns)
Socket0: 222119.11
Socket1: 1065.69


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.53        Core1: 31.88        
Core2: 31.97        Core3: 27.56        
Core4: 29.68        Core5: 25.58        
Core6: 26.71        Core7: 31.55        
Core8: 26.15        Core9: 19.25        
Core10: 27.35        Core11: 29.53        
Core12: 25.45        Core13: 26.40        
Core14: 28.55        Core15: 36.42        
Core16: 28.75        Core17: 38.00        
Core18: 30.41        Core19: 13.86        
Core20: 29.46        Core21: 13.15        
Core22: 30.93        Core23: 19.93        
Core24: 32.43        Core25: 32.42        
Core26: 29.70        Core27: 29.70        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.36
Socket1: 27.04
DDR read Latency(ns)
Socket0: 222655.14
Socket1: 1000.97


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.39        Core1: 32.12        
Core2: 28.72        Core3: 27.94        
Core4: 28.45        Core5: 25.78        
Core6: 26.43        Core7: 31.76        
Core8: 27.97        Core9: 19.40        
Core10: 25.97        Core11: 29.73        
Core12: 26.70        Core13: 27.39        
Core14: 26.89        Core15: 36.45        
Core16: 27.01        Core17: 37.99        
Core18: 31.34        Core19: 13.87        
Core20: 29.27        Core21: 13.23        
Core22: 28.48        Core23: 20.63        
Core24: 28.89        Core25: 32.38        
Core26: 29.45        Core27: 29.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.81
Socket1: 27.26
DDR read Latency(ns)
Socket0: 223268.73
Socket1: 993.88
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.13        Core1: 28.12        
Core2: 29.92        Core3: 34.01        
Core4: 28.51        Core5: 11.16        
Core6: 28.82        Core7: 19.05        
Core8: 28.95        Core9: 23.15        
Core10: 29.61        Core11: 38.16        
Core12: 27.32        Core13: 18.64        
Core14: 28.25        Core15: 36.51        
Core16: 26.30        Core17: 33.69        
Core18: 29.05        Core19: 21.52        
Core20: 29.67        Core21: 23.12        
Core22: 28.33        Core23: 20.61        
Core24: 28.39        Core25: 20.40        
Core26: 30.26        Core27: 36.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.57
Socket1: 25.57
DDR read Latency(ns)
Socket0: 219337.63
Socket1: 1161.84


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.39        Core1: 28.12        
Core2: 26.60        Core3: 33.70        
Core4: 28.65        Core5: 11.20        
Core6: 26.74        Core7: 19.33        
Core8: 30.40        Core9: 22.90        
Core10: 25.91        Core11: 37.90        
Core12: 28.54        Core13: 18.68        
Core14: 27.31        Core15: 36.17        
Core16: 27.23        Core17: 33.47        
Core18: 28.96        Core19: 21.57        
Core20: 29.01        Core21: 22.75        
Core22: 30.03        Core23: 21.12        
Core24: 28.95        Core25: 20.30        
Core26: 30.07        Core27: 36.41        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.56
Socket1: 25.54
DDR read Latency(ns)
Socket0: 231172.53
Socket1: 1167.35


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.54        Core1: 29.56        
Core2: 27.99        Core3: 34.12        
Core4: 24.28        Core5: 11.13        
Core6: 22.89        Core7: 22.14        
Core8: 27.65        Core9: 22.57        
Core10: 29.69        Core11: 38.06        
Core12: 23.01        Core13: 19.05        
Core14: 23.13        Core15: 36.82        
Core16: 20.34        Core17: 34.25        
Core18: 28.42        Core19: 23.22        
Core20: 32.02        Core21: 23.30        
Core22: 29.08        Core23: 22.82        
Core24: 27.25        Core25: 21.51        
Core26: 28.65        Core27: 36.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.03
Socket1: 26.21
DDR read Latency(ns)
Socket0: 198523.17
Socket1: 1138.48


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.62        Core1: 27.80        
Core2: 27.86        Core3: 34.03        
Core4: 29.36        Core5: 11.18        
Core6: 29.34        Core7: 19.86        
Core8: 30.26        Core9: 22.99        
Core10: 30.00        Core11: 37.92        
Core12: 28.70        Core13: 18.63        
Core14: 28.72        Core15: 36.59        
Core16: 27.49        Core17: 33.75        
Core18: 30.20        Core19: 21.93        
Core20: 29.86        Core21: 22.97        
Core22: 29.12        Core23: 21.64        
Core24: 31.57        Core25: 20.08        
Core26: 30.75        Core27: 36.46        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.56
Socket1: 25.60
DDR read Latency(ns)
Socket0: 229584.57
Socket1: 1163.61


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.07        Core1: 27.32        
Core2: 27.98        Core3: 33.84        
Core4: 27.31        Core5: 11.20        
Core6: 27.74        Core7: 19.37        
Core8: 29.68        Core9: 23.15        
Core10: 30.38        Core11: 37.73        
Core12: 26.86        Core13: 18.62        
Core14: 28.55        Core15: 36.61        
Core16: 31.17        Core17: 33.54        
Core18: 28.84        Core19: 21.89        
Core20: 31.90        Core21: 22.77        
Core22: 28.14        Core23: 20.92        
Core24: 27.62        Core25: 19.45        
Core26: 29.83        Core27: 36.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.55
Socket1: 25.37
DDR read Latency(ns)
Socket0: 224025.42
Socket1: 1175.90


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.69        Core1: 26.80        
Core2: 29.63        Core3: 33.90        
Core4: 28.55        Core5: 11.22        
Core6: 30.01        Core7: 18.82        
Core8: 29.69        Core9: 22.58        
Core10: 28.56        Core11: 38.10        
Core12: 29.76        Core13: 18.63        
Core14: 26.81        Core15: 36.40        
Core16: 26.30        Core17: 33.56        
Core18: 29.44        Core19: 21.11        
Core20: 31.38        Core21: 23.03        
Core22: 28.10        Core23: 22.07        
Core24: 29.08        Core25: 19.65        
Core26: 29.59        Core27: 36.48        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.98
Socket1: 25.37
DDR read Latency(ns)
Socket0: 229688.89
Socket1: 1175.01
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.90        Core1: 13.80        
Core2: 28.67        Core3: 37.53        
Core4: 27.85        Core5: 32.90        
Core6: 25.28        Core7: 39.44        
Core8: 28.29        Core9: 18.86        
Core10: 26.53        Core11: 37.09        
Core12: 26.01        Core13: 34.55        
Core14: 26.49        Core15: 37.96        
Core16: 26.37        Core17: 23.92        
Core18: 27.35        Core19: 39.11        
Core20: 27.25        Core21: 22.27        
Core22: 27.53        Core23: 37.74        
Core24: 27.56        Core25: 35.43        
Core26: 28.06        Core27: 39.54        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.57
Socket1: 30.83
DDR read Latency(ns)
Socket0: 243348.05
Socket1: 933.28


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.52        Core1: 13.90        
Core2: 28.63        Core3: 37.52        
Core4: 28.45        Core5: 32.76        
Core6: 27.65        Core7: 39.28        
Core8: 27.36        Core9: 18.83        
Core10: 27.37        Core11: 36.85        
Core12: 26.89        Core13: 34.39        
Core14: 27.01        Core15: 37.71        
Core16: 26.51        Core17: 24.28        
Core18: 28.16        Core19: 39.28        
Core20: 28.57        Core21: 22.36        
Core22: 27.50        Core23: 37.77        
Core24: 28.69        Core25: 35.51        
Core26: 30.32        Core27: 39.80        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.57
Socket1: 30.85
DDR read Latency(ns)
Socket0: 262162.94
Socket1: 931.75


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.42        Core1: 13.93        
Core2: 23.65        Core3: 37.71        
Core4: 17.41        Core5: 32.54        
Core6: 27.00        Core7: 39.82        
Core8: 27.19        Core9: 18.79        
Core10: 27.41        Core11: 37.23        
Core12: 28.46        Core13: 34.20        
Core14: 33.86        Core15: 38.07        
Core16: 27.12        Core17: 24.27        
Core18: 29.24        Core19: 39.00        
Core20: 31.15        Core21: 22.47        
Core22: 30.17        Core23: 37.63        
Core24: 28.74        Core25: 35.33        
Core26: 24.60        Core27: 39.67        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.47
Socket1: 30.90
DDR read Latency(ns)
Socket0: 232110.74
Socket1: 930.65


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.98        Core1: 13.98        
Core2: 27.11        Core3: 37.69        
Core4: 28.46        Core5: 32.77        
Core6: 27.43        Core7: 39.55        
Core8: 30.37        Core9: 18.85        
Core10: 26.64        Core11: 37.33        
Core12: 26.06        Core13: 34.58        
Core14: 27.55        Core15: 38.27        
Core16: 28.99        Core17: 24.09        
Core18: 28.91        Core19: 39.33        
Core20: 28.61        Core21: 22.71        
Core22: 28.74        Core23: 37.61        
Core24: 29.25        Core25: 35.28        
Core26: 27.58        Core27: 40.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.79
Socket1: 31.01
DDR read Latency(ns)
Socket0: 260212.31
Socket1: 929.61


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.35        Core1: 13.83        
Core2: 28.44        Core3: 37.82        
Core4: 30.81        Core5: 32.82        
Core6: 27.84        Core7: 39.99        
Core8: 27.60        Core9: 18.71        
Core10: 29.96        Core11: 37.43        
Core12: 29.53        Core13: 34.75        
Core14: 27.29        Core15: 38.37        
Core16: 27.43        Core17: 24.13        
Core18: 29.20        Core19: 38.97        
Core20: 28.81        Core21: 22.29        
Core22: 28.21        Core23: 37.83        
Core24: 29.81        Core25: 35.57        
Core26: 28.00        Core27: 40.08        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.64
Socket1: 31.01
DDR read Latency(ns)
Socket0: 257345.54
Socket1: 928.59


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.00        Core1: 13.85        
Core2: 27.93        Core3: 37.55        
Core4: 29.66        Core5: 32.66        
Core6: 27.80        Core7: 39.25        
Core8: 30.23        Core9: 18.76        
Core10: 27.50        Core11: 36.93        
Core12: 28.23        Core13: 34.38        
Core14: 26.86        Core15: 37.74        
Core16: 29.15        Core17: 24.09        
Core18: 27.71        Core19: 39.27        
Core20: 29.20        Core21: 22.05        
Core22: 27.61        Core23: 37.87        
Core24: 28.20        Core25: 35.22        
Core26: 28.29        Core27: 39.76        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.30
Socket1: 30.80
DDR read Latency(ns)
Socket0: 257540.06
Socket1: 935.71
