;redcode
;assert 1
	SPL 0, <-902
	CMP -7, <-420
	MOV 0, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMN @12, #200
	ADD 271, @79
	SUB #12, @200
	SUB #12, @200
	SUB 330, 90
	SUB 330, 90
	ADD 271, @79
	ADD 200, 60
	JMP <127, 106
	SUB @127, 100
	MOV 0, <-20
	SUB @127, 100
	MOV 0, <-20
	MOV 0, 0
	SUB #0, -0
	ADD 270, 1
	SUB 0, 0
	MOV #-3, <-25
	SUB 0, 0
	SUB 12, @10
	SUB 12, @10
	ADD 270, 1
	ADD 270, 1
	ADD 200, 60
	SLT 130, 9
	CMP 200, 60
	MOV -7, <-20
	JMP 200, 60
	ADD -130, 9
	ADD 200, 60
	SUB @120, 6
	SUB @-127, 106
	SUB #0, -0
	JMN -7, @-420
	SUB @120, 6
	MOV 0, <-20
	SUB @0, 2
	SUB @127, 106
	SUB @0, 2
	MOV 0, -4
	SUB @0, 2
	SUB @0, 2
	MOV 0, -4
	MOV 0, -4
	MOV 0, -4
	MOV 0, <-20
	MOV -7, <-20
	DJN -1, @-20
