// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "05/29/2022 16:59:16"

// 
// Device: Altera EP4CE22F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module uc1 (
	A,
	clk,
	nRST,
	C,
	OPCODE,
	PC,
	B,
	k_out);
output 	[15:0] A;
input 	clk;
input 	nRST;
output 	[15:0] C;
output 	[15:0] OPCODE;
output 	[7:0] PC;
output 	[15:0] B;
output 	[15:0] k_out;

// Design Ports Information
// A[15]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[14]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[13]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[12]	=>  Location: PIN_N15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[11]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[10]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[9]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[8]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[7]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[6]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[5]	=>  Location: PIN_N11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[4]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[3]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[2]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[1]	=>  Location: PIN_P15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[0]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// C[15]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// C[14]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// C[13]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// C[12]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// C[11]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// C[10]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// C[9]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// C[8]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// C[7]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// C[6]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// C[5]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// C[4]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// C[3]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// C[2]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// C[1]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// C[0]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OPCODE[15]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OPCODE[14]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OPCODE[13]	=>  Location: PIN_D3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OPCODE[12]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OPCODE[11]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OPCODE[10]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OPCODE[9]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OPCODE[8]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OPCODE[7]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OPCODE[6]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OPCODE[5]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OPCODE[4]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OPCODE[3]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OPCODE[2]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OPCODE[1]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OPCODE[0]	=>  Location: PIN_F3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[7]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[6]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[5]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[4]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[3]	=>  Location: PIN_A2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[2]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[1]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[0]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[15]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[14]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[13]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[12]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[11]	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[10]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[9]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[8]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[6]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[5]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[4]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[3]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[2]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[1]	=>  Location: PIN_K5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[0]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// k_out[15]	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// k_out[14]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// k_out[13]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// k_out[12]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// k_out[11]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// k_out[10]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// k_out[9]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// k_out[8]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// k_out[7]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// k_out[6]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// k_out[5]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// k_out[4]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// k_out[3]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// k_out[2]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// k_out[1]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// k_out[0]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nRST	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \A[15]~output_o ;
wire \A[14]~output_o ;
wire \A[13]~output_o ;
wire \A[12]~output_o ;
wire \A[11]~output_o ;
wire \A[10]~output_o ;
wire \A[9]~output_o ;
wire \A[8]~output_o ;
wire \A[7]~output_o ;
wire \A[6]~output_o ;
wire \A[5]~output_o ;
wire \A[4]~output_o ;
wire \A[3]~output_o ;
wire \A[2]~output_o ;
wire \A[1]~output_o ;
wire \A[0]~output_o ;
wire \C[15]~output_o ;
wire \C[14]~output_o ;
wire \C[13]~output_o ;
wire \C[12]~output_o ;
wire \C[11]~output_o ;
wire \C[10]~output_o ;
wire \C[9]~output_o ;
wire \C[8]~output_o ;
wire \C[7]~output_o ;
wire \C[6]~output_o ;
wire \C[5]~output_o ;
wire \C[4]~output_o ;
wire \C[3]~output_o ;
wire \C[2]~output_o ;
wire \C[1]~output_o ;
wire \C[0]~output_o ;
wire \OPCODE[15]~output_o ;
wire \OPCODE[14]~output_o ;
wire \OPCODE[13]~output_o ;
wire \OPCODE[12]~output_o ;
wire \OPCODE[11]~output_o ;
wire \OPCODE[10]~output_o ;
wire \OPCODE[9]~output_o ;
wire \OPCODE[8]~output_o ;
wire \OPCODE[7]~output_o ;
wire \OPCODE[6]~output_o ;
wire \OPCODE[5]~output_o ;
wire \OPCODE[4]~output_o ;
wire \OPCODE[3]~output_o ;
wire \OPCODE[2]~output_o ;
wire \OPCODE[1]~output_o ;
wire \OPCODE[0]~output_o ;
wire \PC[7]~output_o ;
wire \PC[6]~output_o ;
wire \PC[5]~output_o ;
wire \PC[4]~output_o ;
wire \PC[3]~output_o ;
wire \PC[2]~output_o ;
wire \PC[1]~output_o ;
wire \PC[0]~output_o ;
wire \B[15]~output_o ;
wire \B[14]~output_o ;
wire \B[13]~output_o ;
wire \B[12]~output_o ;
wire \B[11]~output_o ;
wire \B[10]~output_o ;
wire \B[9]~output_o ;
wire \B[8]~output_o ;
wire \B[7]~output_o ;
wire \B[6]~output_o ;
wire \B[5]~output_o ;
wire \B[4]~output_o ;
wire \B[3]~output_o ;
wire \B[2]~output_o ;
wire \B[1]~output_o ;
wire \B[0]~output_o ;
wire \k_out[15]~output_o ;
wire \k_out[14]~output_o ;
wire \k_out[13]~output_o ;
wire \k_out[12]~output_o ;
wire \k_out[11]~output_o ;
wire \k_out[10]~output_o ;
wire \k_out[9]~output_o ;
wire \k_out[8]~output_o ;
wire \k_out[7]~output_o ;
wire \k_out[6]~output_o ;
wire \k_out[5]~output_o ;
wire \k_out[4]~output_o ;
wire \k_out[3]~output_o ;
wire \k_out[2]~output_o ;
wire \k_out[1]~output_o ;
wire \k_out[0]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \inst4|q[0]~21_combout ;
wire \nRST~input_o ;
wire \nRST~inputclkctrl_outclk ;
wire \inst4|q[1]~7_combout ;
wire \PCreg|q[1]~feeder_combout ;
wire \inst4|q[1]~8 ;
wire \inst4|q[2]~9_combout ;
wire \inst4|q[2]~10 ;
wire \inst4|q[3]~11_combout ;
wire \PCreg|q[3]~feeder_combout ;
wire \inst4|q[3]~12 ;
wire \inst4|q[4]~13_combout ;
wire \inst4|q[4]~14 ;
wire \inst4|q[5]~15_combout ;
wire \PCreg|q[5]~feeder_combout ;
wire \inst4|q[5]~16 ;
wire \inst4|q[6]~17_combout ;
wire \PCreg|q[6]~feeder_combout ;
wire \inst4|q[6]~18 ;
wire \inst4|q[7]~19_combout ;
wire \PCreg|q[7]~feeder_combout ;
wire \inst5|Mux15~1_combout ;
wire \inst5|Mux15~2_combout ;
wire \inst|altsyncram_component|auto_generated|q_a[14]~clkctrl_outclk ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[15]~0_combout ;
wire \inst5|Mux15~0_combout ;
wire \inst5|Mux15~3_combout ;
wire \inst5|Mux16~0_combout ;
wire \inst5|Mux16~0clkctrl_outclk ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[14]~1_combout ;
wire \inst5|Mux14~0_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[13]~2_combout ;
wire \inst5|Mux13~0_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[12]~3_combout ;
wire \inst5|Mux12~0_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[11]~4_combout ;
wire \inst5|Mux11~0_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[10]~5_combout ;
wire \inst5|Mux10~0_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[9]~6_combout ;
wire \inst5|Mux9~0_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[8]~7_combout ;
wire \inst5|Mux8~0_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[7]~8_combout ;
wire \inst5|Mux7~0_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[6]~9_combout ;
wire \inst5|Mux6~0_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[5]~10_combout ;
wire \inst5|Mux5~0_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[4]~11_combout ;
wire \inst5|Mux4~0_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[3]~12_combout ;
wire \inst5|Mux3~0_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[2]~13_combout ;
wire \inst5|Mux2~0_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[1]~14_combout ;
wire \inst5|Mux1~0_combout ;
wire \inst5|Mux0~0_combout ;
wire \inst5|Mux0~2_combout ;
wire \inst5|Mux0~1_combout ;
wire \inst5|Mux0~3_combout ;
wire [15:0] \inst|altsyncram_component|auto_generated|q_a ;
wire [31:0] \inst1|altsyncram_component|auto_generated|q_a ;
wire [7:0] \inst4|q ;
wire [7:0] \PCreg|q ;
wire [15:0] \inst5|z ;
wire [15:0] \inst6|k_out ;

wire [17:0] \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [17:0] \inst1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [17:0] \inst1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;

assign \inst|altsyncram_component|auto_generated|q_a [0] = \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \inst|altsyncram_component|auto_generated|q_a [1] = \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \inst|altsyncram_component|auto_generated|q_a [2] = \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \inst|altsyncram_component|auto_generated|q_a [3] = \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \inst|altsyncram_component|auto_generated|q_a [4] = \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \inst|altsyncram_component|auto_generated|q_a [5] = \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \inst|altsyncram_component|auto_generated|q_a [6] = \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \inst|altsyncram_component|auto_generated|q_a [7] = \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \inst|altsyncram_component|auto_generated|q_a [8] = \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \inst|altsyncram_component|auto_generated|q_a [9] = \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \inst|altsyncram_component|auto_generated|q_a [10] = \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \inst|altsyncram_component|auto_generated|q_a [11] = \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \inst|altsyncram_component|auto_generated|q_a [12] = \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \inst|altsyncram_component|auto_generated|q_a [13] = \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \inst|altsyncram_component|auto_generated|q_a [14] = \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \inst|altsyncram_component|auto_generated|q_a [15] = \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];

assign \inst1|altsyncram_component|auto_generated|q_a [29] = \inst1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];
assign \inst1|altsyncram_component|auto_generated|q_a [30] = \inst1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [1];
assign \inst1|altsyncram_component|auto_generated|q_a [31] = \inst1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [2];

assign \inst1|altsyncram_component|auto_generated|q_a [28] = \inst1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \A[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \A[15]~output .bus_hold = "false";
defparam \A[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y34_N16
cycloneive_io_obuf \A[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \A[14]~output .bus_hold = "false";
defparam \A[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \A[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \A[13]~output .bus_hold = "false";
defparam \A[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y9_N16
cycloneive_io_obuf \A[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \A[12]~output .bus_hold = "false";
defparam \A[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N23
cycloneive_io_obuf \A[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \A[11]~output .bus_hold = "false";
defparam \A[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N2
cycloneive_io_obuf \A[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \A[10]~output .bus_hold = "false";
defparam \A[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \A[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \A[9]~output .bus_hold = "false";
defparam \A[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y20_N23
cycloneive_io_obuf \A[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \A[8]~output .bus_hold = "false";
defparam \A[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y9_N23
cycloneive_io_obuf \A[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \A[7]~output .bus_hold = "false";
defparam \A[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \A[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \A[6]~output .bus_hold = "false";
defparam \A[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N16
cycloneive_io_obuf \A[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \A[5]~output .bus_hold = "false";
defparam \A[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N16
cycloneive_io_obuf \A[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \A[4]~output .bus_hold = "false";
defparam \A[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \A[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \A[3]~output .bus_hold = "false";
defparam \A[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N2
cycloneive_io_obuf \A[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \A[2]~output .bus_hold = "false";
defparam \A[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y6_N16
cycloneive_io_obuf \A[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \A[1]~output .bus_hold = "false";
defparam \A[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \A[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \A[0]~output .bus_hold = "false";
defparam \A[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y34_N9
cycloneive_io_obuf \C[15]~output (
	.i(\inst5|z [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\C[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \C[15]~output .bus_hold = "false";
defparam \C[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N23
cycloneive_io_obuf \C[14]~output (
	.i(\inst5|z [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\C[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \C[14]~output .bus_hold = "false";
defparam \C[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y34_N9
cycloneive_io_obuf \C[13]~output (
	.i(\inst5|z [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\C[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \C[13]~output .bus_hold = "false";
defparam \C[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y34_N16
cycloneive_io_obuf \C[12]~output (
	.i(\inst5|z [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\C[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \C[12]~output .bus_hold = "false";
defparam \C[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y34_N16
cycloneive_io_obuf \C[11]~output (
	.i(\inst5|z [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\C[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \C[11]~output .bus_hold = "false";
defparam \C[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \C[10]~output (
	.i(\inst5|z [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\C[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \C[10]~output .bus_hold = "false";
defparam \C[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cycloneive_io_obuf \C[9]~output (
	.i(\inst5|z [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\C[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \C[9]~output .bus_hold = "false";
defparam \C[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y34_N2
cycloneive_io_obuf \C[8]~output (
	.i(\inst5|z [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\C[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \C[8]~output .bus_hold = "false";
defparam \C[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \C[7]~output (
	.i(\inst5|z [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\C[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \C[7]~output .bus_hold = "false";
defparam \C[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N9
cycloneive_io_obuf \C[6]~output (
	.i(\inst5|z [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\C[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \C[6]~output .bus_hold = "false";
defparam \C[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y34_N2
cycloneive_io_obuf \C[5]~output (
	.i(\inst5|z [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\C[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \C[5]~output .bus_hold = "false";
defparam \C[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y34_N9
cycloneive_io_obuf \C[4]~output (
	.i(\inst5|z [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\C[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \C[4]~output .bus_hold = "false";
defparam \C[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y34_N16
cycloneive_io_obuf \C[3]~output (
	.i(\inst5|z [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\C[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \C[3]~output .bus_hold = "false";
defparam \C[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y34_N23
cycloneive_io_obuf \C[2]~output (
	.i(\inst5|z [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\C[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \C[2]~output .bus_hold = "false";
defparam \C[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y34_N2
cycloneive_io_obuf \C[1]~output (
	.i(\inst5|z [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\C[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \C[1]~output .bus_hold = "false";
defparam \C[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y34_N23
cycloneive_io_obuf \C[0]~output (
	.i(\inst5|z [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\C[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \C[0]~output .bus_hold = "false";
defparam \C[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y34_N2
cycloneive_io_obuf \OPCODE[15]~output (
	.i(\inst|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OPCODE[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \OPCODE[15]~output .bus_hold = "false";
defparam \OPCODE[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y34_N16
cycloneive_io_obuf \OPCODE[14]~output (
	.i(\inst|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OPCODE[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \OPCODE[14]~output .bus_hold = "false";
defparam \OPCODE[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y34_N9
cycloneive_io_obuf \OPCODE[13]~output (
	.i(\inst|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OPCODE[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \OPCODE[13]~output .bus_hold = "false";
defparam \OPCODE[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y34_N2
cycloneive_io_obuf \OPCODE[12]~output (
	.i(\inst|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OPCODE[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \OPCODE[12]~output .bus_hold = "false";
defparam \OPCODE[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y34_N2
cycloneive_io_obuf \OPCODE[11]~output (
	.i(\inst|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OPCODE[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \OPCODE[11]~output .bus_hold = "false";
defparam \OPCODE[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y34_N9
cycloneive_io_obuf \OPCODE[10]~output (
	.i(\inst|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OPCODE[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \OPCODE[10]~output .bus_hold = "false";
defparam \OPCODE[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y34_N9
cycloneive_io_obuf \OPCODE[9]~output (
	.i(\inst|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OPCODE[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \OPCODE[9]~output .bus_hold = "false";
defparam \OPCODE[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y34_N9
cycloneive_io_obuf \OPCODE[8]~output (
	.i(\inst|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OPCODE[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \OPCODE[8]~output .bus_hold = "false";
defparam \OPCODE[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y34_N2
cycloneive_io_obuf \OPCODE[7]~output (
	.i(\inst|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OPCODE[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \OPCODE[7]~output .bus_hold = "false";
defparam \OPCODE[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y34_N9
cycloneive_io_obuf \OPCODE[6]~output (
	.i(\inst|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OPCODE[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \OPCODE[6]~output .bus_hold = "false";
defparam \OPCODE[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N9
cycloneive_io_obuf \OPCODE[5]~output (
	.i(\inst|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OPCODE[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \OPCODE[5]~output .bus_hold = "false";
defparam \OPCODE[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y34_N16
cycloneive_io_obuf \OPCODE[4]~output (
	.i(\inst|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OPCODE[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \OPCODE[4]~output .bus_hold = "false";
defparam \OPCODE[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y34_N2
cycloneive_io_obuf \OPCODE[3]~output (
	.i(\inst|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OPCODE[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \OPCODE[3]~output .bus_hold = "false";
defparam \OPCODE[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N23
cycloneive_io_obuf \OPCODE[2]~output (
	.i(\inst|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OPCODE[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \OPCODE[2]~output .bus_hold = "false";
defparam \OPCODE[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y34_N2
cycloneive_io_obuf \OPCODE[1]~output (
	.i(\inst|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OPCODE[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \OPCODE[1]~output .bus_hold = "false";
defparam \OPCODE[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
cycloneive_io_obuf \OPCODE[0]~output (
	.i(\inst|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OPCODE[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \OPCODE[0]~output .bus_hold = "false";
defparam \OPCODE[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y34_N23
cycloneive_io_obuf \PC[7]~output (
	.i(\PCreg|q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[7]~output .bus_hold = "false";
defparam \PC[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y34_N16
cycloneive_io_obuf \PC[6]~output (
	.i(\PCreg|q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[6]~output .bus_hold = "false";
defparam \PC[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N2
cycloneive_io_obuf \PC[5]~output (
	.i(\PCreg|q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[5]~output .bus_hold = "false";
defparam \PC[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N2
cycloneive_io_obuf \PC[4]~output (
	.i(\PCreg|q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[4]~output .bus_hold = "false";
defparam \PC[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y34_N9
cycloneive_io_obuf \PC[3]~output (
	.i(\PCreg|q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[3]~output .bus_hold = "false";
defparam \PC[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y34_N23
cycloneive_io_obuf \PC[2]~output (
	.i(\PCreg|q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[2]~output .bus_hold = "false";
defparam \PC[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y34_N16
cycloneive_io_obuf \PC[1]~output (
	.i(\PCreg|q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[1]~output .bus_hold = "false";
defparam \PC[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y34_N2
cycloneive_io_obuf \PC[0]~output (
	.i(\PCreg|q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[0]~output .bus_hold = "false";
defparam \PC[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y34_N9
cycloneive_io_obuf \B[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \B[15]~output .bus_hold = "false";
defparam \B[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N23
cycloneive_io_obuf \B[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \B[14]~output .bus_hold = "false";
defparam \B[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y20_N16
cycloneive_io_obuf \B[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \B[13]~output .bus_hold = "false";
defparam \B[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N16
cycloneive_io_obuf \B[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \B[12]~output .bus_hold = "false";
defparam \B[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \B[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \B[11]~output .bus_hold = "false";
defparam \B[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
cycloneive_io_obuf \B[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \B[10]~output .bus_hold = "false";
defparam \B[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \B[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \B[9]~output .bus_hold = "false";
defparam \B[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N2
cycloneive_io_obuf \B[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \B[8]~output .bus_hold = "false";
defparam \B[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y21_N23
cycloneive_io_obuf \B[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \B[7]~output .bus_hold = "false";
defparam \B[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N9
cycloneive_io_obuf \B[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \B[6]~output .bus_hold = "false";
defparam \B[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \B[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \B[5]~output .bus_hold = "false";
defparam \B[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y30_N2
cycloneive_io_obuf \B[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \B[4]~output .bus_hold = "false";
defparam \B[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
cycloneive_io_obuf \B[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \B[3]~output .bus_hold = "false";
defparam \B[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N9
cycloneive_io_obuf \B[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \B[2]~output .bus_hold = "false";
defparam \B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N9
cycloneive_io_obuf \B[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \B[1]~output .bus_hold = "false";
defparam \B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N23
cycloneive_io_obuf \B[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \B[0]~output .bus_hold = "false";
defparam \B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N16
cycloneive_io_obuf \k_out[15]~output (
	.i(\inst6|k_out [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\k_out[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \k_out[15]~output .bus_hold = "false";
defparam \k_out[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y34_N9
cycloneive_io_obuf \k_out[14]~output (
	.i(\inst6|k_out [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\k_out[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \k_out[14]~output .bus_hold = "false";
defparam \k_out[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y30_N9
cycloneive_io_obuf \k_out[13]~output (
	.i(\inst6|k_out [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\k_out[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \k_out[13]~output .bus_hold = "false";
defparam \k_out[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y34_N16
cycloneive_io_obuf \k_out[12]~output (
	.i(\inst6|k_out [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\k_out[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \k_out[12]~output .bus_hold = "false";
defparam \k_out[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y34_N16
cycloneive_io_obuf \k_out[11]~output (
	.i(\inst6|k_out [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\k_out[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \k_out[11]~output .bus_hold = "false";
defparam \k_out[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y34_N23
cycloneive_io_obuf \k_out[10]~output (
	.i(\inst6|k_out [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\k_out[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \k_out[10]~output .bus_hold = "false";
defparam \k_out[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y34_N23
cycloneive_io_obuf \k_out[9]~output (
	.i(\inst6|k_out [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\k_out[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \k_out[9]~output .bus_hold = "false";
defparam \k_out[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \k_out[8]~output (
	.i(\inst6|k_out [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\k_out[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \k_out[8]~output .bus_hold = "false";
defparam \k_out[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y34_N2
cycloneive_io_obuf \k_out[7]~output (
	.i(\inst6|k_out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\k_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \k_out[7]~output .bus_hold = "false";
defparam \k_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y34_N23
cycloneive_io_obuf \k_out[6]~output (
	.i(\inst6|k_out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\k_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \k_out[6]~output .bus_hold = "false";
defparam \k_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y34_N2
cycloneive_io_obuf \k_out[5]~output (
	.i(\inst6|k_out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\k_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \k_out[5]~output .bus_hold = "false";
defparam \k_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y34_N2
cycloneive_io_obuf \k_out[4]~output (
	.i(\inst6|k_out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\k_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \k_out[4]~output .bus_hold = "false";
defparam \k_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N9
cycloneive_io_obuf \k_out[3]~output (
	.i(\inst6|k_out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\k_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \k_out[3]~output .bus_hold = "false";
defparam \k_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y34_N16
cycloneive_io_obuf \k_out[2]~output (
	.i(\inst6|k_out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\k_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \k_out[2]~output .bus_hold = "false";
defparam \k_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y34_N16
cycloneive_io_obuf \k_out[1]~output (
	.i(\inst6|k_out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\k_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \k_out[1]~output .bus_hold = "false";
defparam \k_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y34_N23
cycloneive_io_obuf \k_out[0]~output (
	.i(\inst6|k_out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\k_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \k_out[0]~output .bus_hold = "false";
defparam \k_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X18_Y31_N4
cycloneive_lcell_comb \inst4|q[0]~21 (
// Equation(s):
// \inst4|q[0]~21_combout  = !\PCreg|q [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PCreg|q [0]),
	.cin(gnd),
	.combout(\inst4|q[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|q[0]~21 .lut_mask = 16'h00FF;
defparam \inst4|q[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N15
cycloneive_io_ibuf \nRST~input (
	.i(nRST),
	.ibar(gnd),
	.o(\nRST~input_o ));
// synopsys translate_off
defparam \nRST~input .bus_hold = "false";
defparam \nRST~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneive_clkctrl \nRST~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\nRST~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\nRST~inputclkctrl_outclk ));
// synopsys translate_off
defparam \nRST~inputclkctrl .clock_type = "global clock";
defparam \nRST~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X18_Y31_N5
dffeas \inst4|q[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|q[0]~21_combout ),
	.asdata(vcc),
	.clrn(\nRST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|q[0] .is_wysiwyg = "true";
defparam \inst4|q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y31_N7
dffeas \PCreg|q[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|q [0]),
	.clrn(\nRST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCreg|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PCreg|q[0] .is_wysiwyg = "true";
defparam \PCreg|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y31_N18
cycloneive_lcell_comb \inst4|q[1]~7 (
// Equation(s):
// \inst4|q[1]~7_combout  = (\PCreg|q [0] & (\PCreg|q [1] $ (VCC))) # (!\PCreg|q [0] & (\PCreg|q [1] & VCC))
// \inst4|q[1]~8  = CARRY((\PCreg|q [0] & \PCreg|q [1]))

	.dataa(\PCreg|q [0]),
	.datab(\PCreg|q [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst4|q[1]~7_combout ),
	.cout(\inst4|q[1]~8 ));
// synopsys translate_off
defparam \inst4|q[1]~7 .lut_mask = 16'h6688;
defparam \inst4|q[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y31_N19
dffeas \inst4|q[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|q[1]~7_combout ),
	.asdata(vcc),
	.clrn(\nRST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|q[1] .is_wysiwyg = "true";
defparam \inst4|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y31_N0
cycloneive_lcell_comb \PCreg|q[1]~feeder (
// Equation(s):
// \PCreg|q[1]~feeder_combout  = \inst4|q [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|q [1]),
	.cin(gnd),
	.combout(\PCreg|q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PCreg|q[1]~feeder .lut_mask = 16'hFF00;
defparam \PCreg|q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y31_N1
dffeas \PCreg|q[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PCreg|q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\nRST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCreg|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PCreg|q[1] .is_wysiwyg = "true";
defparam \PCreg|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y31_N20
cycloneive_lcell_comb \inst4|q[2]~9 (
// Equation(s):
// \inst4|q[2]~9_combout  = (\PCreg|q [2] & (!\inst4|q[1]~8 )) # (!\PCreg|q [2] & ((\inst4|q[1]~8 ) # (GND)))
// \inst4|q[2]~10  = CARRY((!\inst4|q[1]~8 ) # (!\PCreg|q [2]))

	.dataa(gnd),
	.datab(\PCreg|q [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|q[1]~8 ),
	.combout(\inst4|q[2]~9_combout ),
	.cout(\inst4|q[2]~10 ));
// synopsys translate_off
defparam \inst4|q[2]~9 .lut_mask = 16'h3C3F;
defparam \inst4|q[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y31_N21
dffeas \inst4|q[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|q[2]~9_combout ),
	.asdata(vcc),
	.clrn(\nRST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|q[2] .is_wysiwyg = "true";
defparam \inst4|q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y31_N15
dffeas \PCreg|q[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|q [2]),
	.clrn(\nRST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCreg|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PCreg|q[2] .is_wysiwyg = "true";
defparam \PCreg|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y31_N22
cycloneive_lcell_comb \inst4|q[3]~11 (
// Equation(s):
// \inst4|q[3]~11_combout  = (\PCreg|q [3] & (\inst4|q[2]~10  $ (GND))) # (!\PCreg|q [3] & (!\inst4|q[2]~10  & VCC))
// \inst4|q[3]~12  = CARRY((\PCreg|q [3] & !\inst4|q[2]~10 ))

	.dataa(\PCreg|q [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|q[2]~10 ),
	.combout(\inst4|q[3]~11_combout ),
	.cout(\inst4|q[3]~12 ));
// synopsys translate_off
defparam \inst4|q[3]~11 .lut_mask = 16'hA50A;
defparam \inst4|q[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y31_N23
dffeas \inst4|q[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|q[3]~11_combout ),
	.asdata(vcc),
	.clrn(\nRST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|q[3] .is_wysiwyg = "true";
defparam \inst4|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y31_N12
cycloneive_lcell_comb \PCreg|q[3]~feeder (
// Equation(s):
// \PCreg|q[3]~feeder_combout  = \inst4|q [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst4|q [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\PCreg|q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PCreg|q[3]~feeder .lut_mask = 16'hF0F0;
defparam \PCreg|q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y31_N13
dffeas \PCreg|q[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PCreg|q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\nRST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCreg|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PCreg|q[3] .is_wysiwyg = "true";
defparam \PCreg|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y31_N24
cycloneive_lcell_comb \inst4|q[4]~13 (
// Equation(s):
// \inst4|q[4]~13_combout  = (\PCreg|q [4] & (!\inst4|q[3]~12 )) # (!\PCreg|q [4] & ((\inst4|q[3]~12 ) # (GND)))
// \inst4|q[4]~14  = CARRY((!\inst4|q[3]~12 ) # (!\PCreg|q [4]))

	.dataa(gnd),
	.datab(\PCreg|q [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|q[3]~12 ),
	.combout(\inst4|q[4]~13_combout ),
	.cout(\inst4|q[4]~14 ));
// synopsys translate_off
defparam \inst4|q[4]~13 .lut_mask = 16'h3C3F;
defparam \inst4|q[4]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y31_N25
dffeas \inst4|q[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|q[4]~13_combout ),
	.asdata(vcc),
	.clrn(\nRST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|q[4] .is_wysiwyg = "true";
defparam \inst4|q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y31_N3
dffeas \PCreg|q[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|q [4]),
	.clrn(\nRST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCreg|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PCreg|q[4] .is_wysiwyg = "true";
defparam \PCreg|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y31_N26
cycloneive_lcell_comb \inst4|q[5]~15 (
// Equation(s):
// \inst4|q[5]~15_combout  = (\PCreg|q [5] & (\inst4|q[4]~14  $ (GND))) # (!\PCreg|q [5] & (!\inst4|q[4]~14  & VCC))
// \inst4|q[5]~16  = CARRY((\PCreg|q [5] & !\inst4|q[4]~14 ))

	.dataa(gnd),
	.datab(\PCreg|q [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|q[4]~14 ),
	.combout(\inst4|q[5]~15_combout ),
	.cout(\inst4|q[5]~16 ));
// synopsys translate_off
defparam \inst4|q[5]~15 .lut_mask = 16'hC30C;
defparam \inst4|q[5]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y31_N27
dffeas \inst4|q[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|q[5]~15_combout ),
	.asdata(vcc),
	.clrn(\nRST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|q[5] .is_wysiwyg = "true";
defparam \inst4|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y31_N16
cycloneive_lcell_comb \PCreg|q[5]~feeder (
// Equation(s):
// \PCreg|q[5]~feeder_combout  = \inst4|q [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst4|q [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\PCreg|q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PCreg|q[5]~feeder .lut_mask = 16'hF0F0;
defparam \PCreg|q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y31_N17
dffeas \PCreg|q[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PCreg|q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\nRST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCreg|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PCreg|q[5] .is_wysiwyg = "true";
defparam \PCreg|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y31_N28
cycloneive_lcell_comb \inst4|q[6]~17 (
// Equation(s):
// \inst4|q[6]~17_combout  = (\PCreg|q [6] & (!\inst4|q[5]~16 )) # (!\PCreg|q [6] & ((\inst4|q[5]~16 ) # (GND)))
// \inst4|q[6]~18  = CARRY((!\inst4|q[5]~16 ) # (!\PCreg|q [6]))

	.dataa(\PCreg|q [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|q[5]~16 ),
	.combout(\inst4|q[6]~17_combout ),
	.cout(\inst4|q[6]~18 ));
// synopsys translate_off
defparam \inst4|q[6]~17 .lut_mask = 16'h5A5F;
defparam \inst4|q[6]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y31_N29
dffeas \inst4|q[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|q[6]~17_combout ),
	.asdata(vcc),
	.clrn(\nRST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|q[6] .is_wysiwyg = "true";
defparam \inst4|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y31_N10
cycloneive_lcell_comb \PCreg|q[6]~feeder (
// Equation(s):
// \PCreg|q[6]~feeder_combout  = \inst4|q [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|q [6]),
	.cin(gnd),
	.combout(\PCreg|q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PCreg|q[6]~feeder .lut_mask = 16'hFF00;
defparam \PCreg|q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y31_N11
dffeas \PCreg|q[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PCreg|q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\nRST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCreg|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PCreg|q[6] .is_wysiwyg = "true";
defparam \PCreg|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y31_N30
cycloneive_lcell_comb \inst4|q[7]~19 (
// Equation(s):
// \inst4|q[7]~19_combout  = \PCreg|q [7] $ (!\inst4|q[6]~18 )

	.dataa(gnd),
	.datab(\PCreg|q [7]),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst4|q[6]~18 ),
	.combout(\inst4|q[7]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|q[7]~19 .lut_mask = 16'hC3C3;
defparam \inst4|q[7]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y31_N31
dffeas \inst4|q[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|q[7]~19_combout ),
	.asdata(vcc),
	.clrn(\nRST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|q[7] .is_wysiwyg = "true";
defparam \inst4|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y31_N8
cycloneive_lcell_comb \PCreg|q[7]~feeder (
// Equation(s):
// \PCreg|q[7]~feeder_combout  = \inst4|q [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst4|q [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\PCreg|q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PCreg|q[7]~feeder .lut_mask = 16'hF0F0;
defparam \PCreg|q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y31_N9
dffeas \PCreg|q[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PCreg|q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\nRST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCreg|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PCreg|q[7] .is_wysiwyg = "true";
defparam \PCreg|q[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y31_N0
cycloneive_ram_block \inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(18'b000000000000000000),
	.portaaddr({\PCreg|q [7],\PCreg|q [6],\PCreg|q [5],\PCreg|q [4],\PCreg|q [3],\PCreg|q [2],\PCreg|q [1],\PCreg|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "prog1.hex";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "rom1:inst|altsyncram:altsyncram_component|altsyncram_1591:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011154040F000000000;
// synopsys translate_on

// Location: M9K_X22_Y32_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(18'b000000000000000000),
	.portaaddr({\inst|altsyncram_component|auto_generated|q_a [15],\inst|altsyncram_component|auto_generated|q_a [14],\inst|altsyncram_component|auto_generated|q_a [13],\inst|altsyncram_component|auto_generated|q_a [12],\inst|altsyncram_component|auto_generated|q_a [11],
\inst|altsyncram_component|auto_generated|q_a [10],\inst|altsyncram_component|auto_generated|q_a [9],\inst|altsyncram_component|auto_generated|q_a [8]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a29 .init_file = "microinstruction_rom.hex";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "rom2:inst1|altsyncram:altsyncram_component|altsyncram_vpa1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 8;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 18;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 255;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 256;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 8;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 18;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080002000080002000080002000080002000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X22_Y33_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(18'b000000000000000000),
	.portaaddr({\inst|altsyncram_component|auto_generated|q_a [15],\inst|altsyncram_component|auto_generated|q_a [14],\inst|altsyncram_component|auto_generated|q_a [13],\inst|altsyncram_component|auto_generated|q_a [12],\inst|altsyncram_component|auto_generated|q_a [11],
\inst|altsyncram_component|auto_generated|q_a [10],\inst|altsyncram_component|auto_generated|q_a [9],\inst|altsyncram_component|auto_generated|q_a [8]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a28 .init_file = "microinstruction_rom.hex";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "rom2:inst1|altsyncram:altsyncram_component|altsyncram_vpa1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 8;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 18;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 255;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 256;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 8;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 18;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040001000040001000040001000040001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N2
cycloneive_lcell_comb \inst5|Mux15~1 (
// Equation(s):
// \inst5|Mux15~1_combout  = (!\inst1|altsyncram_component|auto_generated|q_a [31] & (((\inst1|altsyncram_component|auto_generated|q_a [30] & !\inst1|altsyncram_component|auto_generated|q_a [29])) # (!\inst1|altsyncram_component|auto_generated|q_a [28])))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [30]),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [28]),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [31]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [29]),
	.cin(gnd),
	.combout(\inst5|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux15~1 .lut_mask = 16'h030B;
defparam \inst5|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N6
cycloneive_lcell_comb \inst5|Mux15~2 (
// Equation(s):
// \inst5|Mux15~2_combout  = (\inst1|altsyncram_component|auto_generated|q_a [28]) # ((\inst1|altsyncram_component|auto_generated|q_a [30]) # (!\inst1|altsyncram_component|auto_generated|q_a [29]))

	.dataa(gnd),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [28]),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [30]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [29]),
	.cin(gnd),
	.combout(\inst5|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux15~2 .lut_mask = 16'hFCFF;
defparam \inst5|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G10
cycloneive_clkctrl \inst|altsyncram_component|auto_generated|q_a[14]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst|altsyncram_component|auto_generated|q_a [14]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst|altsyncram_component|auto_generated|q_a[14]~clkctrl_outclk ));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|q_a[14]~clkctrl .clock_type = "global clock";
defparam \inst|altsyncram_component|auto_generated|q_a[14]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N2
cycloneive_lcell_comb \inst6|k_out[15] (
// Equation(s):
// \inst6|k_out [15] = (GLOBAL(\inst|altsyncram_component|auto_generated|q_a[14]~clkctrl_outclk ) & ((\inst|altsyncram_component|auto_generated|q_a [7]))) # (!GLOBAL(\inst|altsyncram_component|auto_generated|q_a[14]~clkctrl_outclk ) & (\inst6|k_out [15]))

	.dataa(gnd),
	.datab(\inst6|k_out [15]),
	.datac(\inst|altsyncram_component|auto_generated|q_a[14]~clkctrl_outclk ),
	.datad(\inst|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\inst6|k_out [15]),
	.cout());
// synopsys translate_off
defparam \inst6|k_out[15] .lut_mask = 16'hFC0C;
defparam \inst6|k_out[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N16
cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[15]~0 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[15]~0_combout  = (\inst|altsyncram_component|auto_generated|q_a [14] & \inst6|k_out [15])

	.dataa(gnd),
	.datab(\inst|altsyncram_component|auto_generated|q_a [14]),
	.datac(gnd),
	.datad(\inst6|k_out [15]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[15]~0 .lut_mask = 16'hCC00;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N14
cycloneive_lcell_comb \inst5|Mux15~0 (
// Equation(s):
// \inst5|Mux15~0_combout  = (!\inst1|altsyncram_component|auto_generated|q_a [30] & (\inst1|altsyncram_component|auto_generated|q_a [29] & ((\inst1|altsyncram_component|auto_generated|q_a [28]) # (\inst1|altsyncram_component|auto_generated|q_a [31]))))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [30]),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [28]),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [31]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [29]),
	.cin(gnd),
	.combout(\inst5|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux15~0 .lut_mask = 16'h5400;
defparam \inst5|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N30
cycloneive_lcell_comb \inst5|Mux15~3 (
// Equation(s):
// \inst5|Mux15~3_combout  = (\inst5|Mux15~0_combout ) # ((\inst5|Mux15~1_combout  & (\inst5|Mux15~2_combout  $ (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~0_combout ))))

	.dataa(\inst5|Mux15~1_combout ),
	.datab(\inst5|Mux15~2_combout ),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[15]~0_combout ),
	.datad(\inst5|Mux15~0_combout ),
	.cin(gnd),
	.combout(\inst5|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux15~3 .lut_mask = 16'hFF82;
defparam \inst5|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N4
cycloneive_lcell_comb \inst5|Mux16~0 (
// Equation(s):
// \inst5|Mux16~0_combout  = (\inst1|altsyncram_component|auto_generated|q_a [31] & ((\inst1|altsyncram_component|auto_generated|q_a [30] & (!\inst1|altsyncram_component|auto_generated|q_a [28] & !\inst1|altsyncram_component|auto_generated|q_a [29])) # 
// (!\inst1|altsyncram_component|auto_generated|q_a [30] & (\inst1|altsyncram_component|auto_generated|q_a [28] & \inst1|altsyncram_component|auto_generated|q_a [29]))))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [30]),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [31]),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [28]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [29]),
	.cin(gnd),
	.combout(\inst5|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux16~0 .lut_mask = 16'h4008;
defparam \inst5|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G11
cycloneive_clkctrl \inst5|Mux16~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst5|Mux16~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst5|Mux16~0clkctrl_outclk ));
// synopsys translate_off
defparam \inst5|Mux16~0clkctrl .clock_type = "global clock";
defparam \inst5|Mux16~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N24
cycloneive_lcell_comb \inst5|z[15] (
// Equation(s):
// \inst5|z [15] = (GLOBAL(\inst5|Mux16~0clkctrl_outclk ) & ((\inst5|z [15]))) # (!GLOBAL(\inst5|Mux16~0clkctrl_outclk ) & (\inst5|Mux15~3_combout ))

	.dataa(gnd),
	.datab(\inst5|Mux15~3_combout ),
	.datac(\inst5|z [15]),
	.datad(\inst5|Mux16~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst5|z [15]),
	.cout());
// synopsys translate_off
defparam \inst5|z[15] .lut_mask = 16'hF0CC;
defparam \inst5|z[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N8
cycloneive_lcell_comb \inst6|k_out[14] (
// Equation(s):
// \inst6|k_out [14] = (GLOBAL(\inst|altsyncram_component|auto_generated|q_a[14]~clkctrl_outclk ) & ((\inst|altsyncram_component|auto_generated|q_a [6]))) # (!GLOBAL(\inst|altsyncram_component|auto_generated|q_a[14]~clkctrl_outclk ) & (\inst6|k_out [14]))

	.dataa(gnd),
	.datab(\inst6|k_out [14]),
	.datac(\inst|altsyncram_component|auto_generated|q_a[14]~clkctrl_outclk ),
	.datad(\inst|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\inst6|k_out [14]),
	.cout());
// synopsys translate_off
defparam \inst6|k_out[14] .lut_mask = 16'hFC0C;
defparam \inst6|k_out[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N16
cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[14]~1 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[14]~1_combout  = (\inst|altsyncram_component|auto_generated|q_a [14] & \inst6|k_out [14])

	.dataa(gnd),
	.datab(\inst|altsyncram_component|auto_generated|q_a [14]),
	.datac(\inst6|k_out [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[14]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[14]~1 .lut_mask = 16'hC0C0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[14]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N6
cycloneive_lcell_comb \inst5|Mux14~0 (
// Equation(s):
// \inst5|Mux14~0_combout  = (\inst5|Mux15~0_combout ) # ((\inst5|Mux15~1_combout  & (\inst3|LPM_MUX_component|auto_generated|result_node[14]~1_combout  $ (!\inst5|Mux15~2_combout ))))

	.dataa(\inst3|LPM_MUX_component|auto_generated|result_node[14]~1_combout ),
	.datab(\inst5|Mux15~2_combout ),
	.datac(\inst5|Mux15~0_combout ),
	.datad(\inst5|Mux15~1_combout ),
	.cin(gnd),
	.combout(\inst5|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux14~0 .lut_mask = 16'hF9F0;
defparam \inst5|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N4
cycloneive_lcell_comb \inst5|z[14] (
// Equation(s):
// \inst5|z [14] = (GLOBAL(\inst5|Mux16~0clkctrl_outclk ) & (\inst5|z [14])) # (!GLOBAL(\inst5|Mux16~0clkctrl_outclk ) & ((\inst5|Mux14~0_combout )))

	.dataa(gnd),
	.datab(\inst5|z [14]),
	.datac(\inst5|Mux14~0_combout ),
	.datad(\inst5|Mux16~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst5|z [14]),
	.cout());
// synopsys translate_off
defparam \inst5|z[14] .lut_mask = 16'hCCF0;
defparam \inst5|z[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N18
cycloneive_lcell_comb \inst6|k_out[13] (
// Equation(s):
// \inst6|k_out [13] = (GLOBAL(\inst|altsyncram_component|auto_generated|q_a[14]~clkctrl_outclk ) & ((\inst|altsyncram_component|auto_generated|q_a [5]))) # (!GLOBAL(\inst|altsyncram_component|auto_generated|q_a[14]~clkctrl_outclk ) & (\inst6|k_out [13]))

	.dataa(gnd),
	.datab(\inst6|k_out [13]),
	.datac(\inst|altsyncram_component|auto_generated|q_a[14]~clkctrl_outclk ),
	.datad(\inst|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\inst6|k_out [13]),
	.cout());
// synopsys translate_off
defparam \inst6|k_out[13] .lut_mask = 16'hFC0C;
defparam \inst6|k_out[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N0
cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[13]~2 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[13]~2_combout  = (\inst|altsyncram_component|auto_generated|q_a [14] & \inst6|k_out [13])

	.dataa(\inst|altsyncram_component|auto_generated|q_a [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst6|k_out [13]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[13]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[13]~2 .lut_mask = 16'hAA00;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[13]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N20
cycloneive_lcell_comb \inst5|Mux13~0 (
// Equation(s):
// \inst5|Mux13~0_combout  = (\inst5|Mux15~0_combout ) # ((\inst5|Mux15~1_combout  & (\inst5|Mux15~2_combout  $ (!\inst3|LPM_MUX_component|auto_generated|result_node[13]~2_combout ))))

	.dataa(\inst5|Mux15~1_combout ),
	.datab(\inst5|Mux15~2_combout ),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[13]~2_combout ),
	.datad(\inst5|Mux15~0_combout ),
	.cin(gnd),
	.combout(\inst5|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux13~0 .lut_mask = 16'hFF82;
defparam \inst5|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N6
cycloneive_lcell_comb \inst5|z[13] (
// Equation(s):
// \inst5|z [13] = (GLOBAL(\inst5|Mux16~0clkctrl_outclk ) & ((\inst5|z [13]))) # (!GLOBAL(\inst5|Mux16~0clkctrl_outclk ) & (\inst5|Mux13~0_combout ))

	.dataa(\inst5|Mux13~0_combout ),
	.datab(gnd),
	.datac(\inst5|z [13]),
	.datad(\inst5|Mux16~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst5|z [13]),
	.cout());
// synopsys translate_off
defparam \inst5|z[13] .lut_mask = 16'hF0AA;
defparam \inst5|z[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N28
cycloneive_lcell_comb \inst6|k_out[12] (
// Equation(s):
// \inst6|k_out [12] = (GLOBAL(\inst|altsyncram_component|auto_generated|q_a[14]~clkctrl_outclk ) & ((\inst|altsyncram_component|auto_generated|q_a [4]))) # (!GLOBAL(\inst|altsyncram_component|auto_generated|q_a[14]~clkctrl_outclk ) & (\inst6|k_out [12]))

	.dataa(gnd),
	.datab(\inst6|k_out [12]),
	.datac(\inst|altsyncram_component|auto_generated|q_a[14]~clkctrl_outclk ),
	.datad(\inst|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\inst6|k_out [12]),
	.cout());
// synopsys translate_off
defparam \inst6|k_out[12] .lut_mask = 16'hFC0C;
defparam \inst6|k_out[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N26
cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[12]~3 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[12]~3_combout  = (\inst|altsyncram_component|auto_generated|q_a [14] & \inst6|k_out [12])

	.dataa(\inst|altsyncram_component|auto_generated|q_a [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst6|k_out [12]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[12]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[12]~3 .lut_mask = 16'hAA00;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[12]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N26
cycloneive_lcell_comb \inst5|Mux12~0 (
// Equation(s):
// \inst5|Mux12~0_combout  = (\inst5|Mux15~0_combout ) # ((\inst5|Mux15~1_combout  & (\inst5|Mux15~2_combout  $ (!\inst3|LPM_MUX_component|auto_generated|result_node[12]~3_combout ))))

	.dataa(\inst5|Mux15~1_combout ),
	.datab(\inst5|Mux15~2_combout ),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[12]~3_combout ),
	.datad(\inst5|Mux15~0_combout ),
	.cin(gnd),
	.combout(\inst5|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux12~0 .lut_mask = 16'hFF82;
defparam \inst5|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N4
cycloneive_lcell_comb \inst5|z[12] (
// Equation(s):
// \inst5|z [12] = (GLOBAL(\inst5|Mux16~0clkctrl_outclk ) & ((\inst5|z [12]))) # (!GLOBAL(\inst5|Mux16~0clkctrl_outclk ) & (\inst5|Mux12~0_combout ))

	.dataa(\inst5|Mux12~0_combout ),
	.datab(gnd),
	.datac(\inst5|z [12]),
	.datad(\inst5|Mux16~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst5|z [12]),
	.cout());
// synopsys translate_off
defparam \inst5|z[12] .lut_mask = 16'hF0AA;
defparam \inst5|z[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N10
cycloneive_lcell_comb \inst6|k_out[11] (
// Equation(s):
// \inst6|k_out [11] = (GLOBAL(\inst|altsyncram_component|auto_generated|q_a[14]~clkctrl_outclk ) & ((\inst|altsyncram_component|auto_generated|q_a [3]))) # (!GLOBAL(\inst|altsyncram_component|auto_generated|q_a[14]~clkctrl_outclk ) & (\inst6|k_out [11]))

	.dataa(\inst6|k_out [11]),
	.datab(gnd),
	.datac(\inst|altsyncram_component|auto_generated|q_a[14]~clkctrl_outclk ),
	.datad(\inst|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\inst6|k_out [11]),
	.cout());
// synopsys translate_off
defparam \inst6|k_out[11] .lut_mask = 16'hFA0A;
defparam \inst6|k_out[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N20
cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[11]~4 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[11]~4_combout  = (\inst|altsyncram_component|auto_generated|q_a [14] & \inst6|k_out [11])

	.dataa(\inst|altsyncram_component|auto_generated|q_a [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst6|k_out [11]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[11]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[11]~4 .lut_mask = 16'hAA00;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[11]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N10
cycloneive_lcell_comb \inst5|Mux11~0 (
// Equation(s):
// \inst5|Mux11~0_combout  = (\inst5|Mux15~0_combout ) # ((\inst5|Mux15~1_combout  & (\inst3|LPM_MUX_component|auto_generated|result_node[11]~4_combout  $ (!\inst5|Mux15~2_combout ))))

	.dataa(\inst3|LPM_MUX_component|auto_generated|result_node[11]~4_combout ),
	.datab(\inst5|Mux15~0_combout ),
	.datac(\inst5|Mux15~2_combout ),
	.datad(\inst5|Mux15~1_combout ),
	.cin(gnd),
	.combout(\inst5|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux11~0 .lut_mask = 16'hEDCC;
defparam \inst5|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N28
cycloneive_lcell_comb \inst5|z[11] (
// Equation(s):
// \inst5|z [11] = (GLOBAL(\inst5|Mux16~0clkctrl_outclk ) & (\inst5|z [11])) # (!GLOBAL(\inst5|Mux16~0clkctrl_outclk ) & ((\inst5|Mux11~0_combout )))

	.dataa(gnd),
	.datab(\inst5|z [11]),
	.datac(\inst5|Mux11~0_combout ),
	.datad(\inst5|Mux16~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst5|z [11]),
	.cout());
// synopsys translate_off
defparam \inst5|z[11] .lut_mask = 16'hCCF0;
defparam \inst5|z[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N6
cycloneive_lcell_comb \inst6|k_out[10] (
// Equation(s):
// \inst6|k_out [10] = (GLOBAL(\inst|altsyncram_component|auto_generated|q_a[14]~clkctrl_outclk ) & ((\inst|altsyncram_component|auto_generated|q_a [2]))) # (!GLOBAL(\inst|altsyncram_component|auto_generated|q_a[14]~clkctrl_outclk ) & (\inst6|k_out [10]))

	.dataa(\inst6|k_out [10]),
	.datab(gnd),
	.datac(\inst|altsyncram_component|auto_generated|q_a[14]~clkctrl_outclk ),
	.datad(\inst|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\inst6|k_out [10]),
	.cout());
// synopsys translate_off
defparam \inst6|k_out[10] .lut_mask = 16'hFA0A;
defparam \inst6|k_out[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N20
cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[10]~5 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[10]~5_combout  = (\inst|altsyncram_component|auto_generated|q_a [14] & \inst6|k_out [10])

	.dataa(\inst|altsyncram_component|auto_generated|q_a [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst6|k_out [10]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[10]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[10]~5 .lut_mask = 16'hAA00;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[10]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N22
cycloneive_lcell_comb \inst5|Mux10~0 (
// Equation(s):
// \inst5|Mux10~0_combout  = (\inst5|Mux15~0_combout ) # ((\inst5|Mux15~1_combout  & (\inst3|LPM_MUX_component|auto_generated|result_node[10]~5_combout  $ (!\inst5|Mux15~2_combout ))))

	.dataa(\inst3|LPM_MUX_component|auto_generated|result_node[10]~5_combout ),
	.datab(\inst5|Mux15~2_combout ),
	.datac(\inst5|Mux15~0_combout ),
	.datad(\inst5|Mux15~1_combout ),
	.cin(gnd),
	.combout(\inst5|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux10~0 .lut_mask = 16'hF9F0;
defparam \inst5|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N0
cycloneive_lcell_comb \inst5|z[10] (
// Equation(s):
// \inst5|z [10] = (GLOBAL(\inst5|Mux16~0clkctrl_outclk ) & (\inst5|z [10])) # (!GLOBAL(\inst5|Mux16~0clkctrl_outclk ) & ((\inst5|Mux10~0_combout )))

	.dataa(gnd),
	.datab(\inst5|z [10]),
	.datac(\inst5|Mux10~0_combout ),
	.datad(\inst5|Mux16~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst5|z [10]),
	.cout());
// synopsys translate_off
defparam \inst5|z[10] .lut_mask = 16'hCCF0;
defparam \inst5|z[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N26
cycloneive_lcell_comb \inst6|k_out[9] (
// Equation(s):
// \inst6|k_out [9] = (GLOBAL(\inst|altsyncram_component|auto_generated|q_a[14]~clkctrl_outclk ) & ((\inst|altsyncram_component|auto_generated|q_a [1]))) # (!GLOBAL(\inst|altsyncram_component|auto_generated|q_a[14]~clkctrl_outclk ) & (\inst6|k_out [9]))

	.dataa(\inst6|k_out [9]),
	.datab(gnd),
	.datac(\inst|altsyncram_component|auto_generated|q_a[14]~clkctrl_outclk ),
	.datad(\inst|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\inst6|k_out [9]),
	.cout());
// synopsys translate_off
defparam \inst6|k_out[9] .lut_mask = 16'hFA0A;
defparam \inst6|k_out[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N28
cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[9]~6 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[9]~6_combout  = (\inst|altsyncram_component|auto_generated|q_a [14] & \inst6|k_out [9])

	.dataa(gnd),
	.datab(\inst|altsyncram_component|auto_generated|q_a [14]),
	.datac(\inst6|k_out [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[9]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[9]~6 .lut_mask = 16'hC0C0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[9]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N22
cycloneive_lcell_comb \inst5|Mux9~0 (
// Equation(s):
// \inst5|Mux9~0_combout  = (\inst5|Mux15~0_combout ) # ((\inst5|Mux15~1_combout  & (\inst3|LPM_MUX_component|auto_generated|result_node[9]~6_combout  $ (!\inst5|Mux15~2_combout ))))

	.dataa(\inst3|LPM_MUX_component|auto_generated|result_node[9]~6_combout ),
	.datab(\inst5|Mux15~2_combout ),
	.datac(\inst5|Mux15~0_combout ),
	.datad(\inst5|Mux15~1_combout ),
	.cin(gnd),
	.combout(\inst5|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux9~0 .lut_mask = 16'hF9F0;
defparam \inst5|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N2
cycloneive_lcell_comb \inst5|z[9] (
// Equation(s):
// \inst5|z [9] = (GLOBAL(\inst5|Mux16~0clkctrl_outclk ) & (\inst5|z [9])) # (!GLOBAL(\inst5|Mux16~0clkctrl_outclk ) & ((\inst5|Mux9~0_combout )))

	.dataa(gnd),
	.datab(\inst5|z [9]),
	.datac(\inst5|Mux9~0_combout ),
	.datad(\inst5|Mux16~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst5|z [9]),
	.cout());
// synopsys translate_off
defparam \inst5|z[9] .lut_mask = 16'hCCF0;
defparam \inst5|z[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N24
cycloneive_lcell_comb \inst6|k_out[8] (
// Equation(s):
// \inst6|k_out [8] = (GLOBAL(\inst|altsyncram_component|auto_generated|q_a[14]~clkctrl_outclk ) & ((\inst|altsyncram_component|auto_generated|q_a [0]))) # (!GLOBAL(\inst|altsyncram_component|auto_generated|q_a[14]~clkctrl_outclk ) & (\inst6|k_out [8]))

	.dataa(gnd),
	.datab(\inst6|k_out [8]),
	.datac(\inst|altsyncram_component|auto_generated|q_a[14]~clkctrl_outclk ),
	.datad(\inst|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\inst6|k_out [8]),
	.cout());
// synopsys translate_off
defparam \inst6|k_out[8] .lut_mask = 16'hFC0C;
defparam \inst6|k_out[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N18
cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[8]~7 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[8]~7_combout  = (\inst|altsyncram_component|auto_generated|q_a [14] & \inst6|k_out [8])

	.dataa(gnd),
	.datab(\inst|altsyncram_component|auto_generated|q_a [14]),
	.datac(gnd),
	.datad(\inst6|k_out [8]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[8]~7 .lut_mask = 16'hCC00;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N12
cycloneive_lcell_comb \inst5|Mux8~0 (
// Equation(s):
// \inst5|Mux8~0_combout  = (\inst5|Mux15~0_combout ) # ((\inst5|Mux15~1_combout  & (\inst3|LPM_MUX_component|auto_generated|result_node[8]~7_combout  $ (!\inst5|Mux15~2_combout ))))

	.dataa(\inst3|LPM_MUX_component|auto_generated|result_node[8]~7_combout ),
	.datab(\inst5|Mux15~0_combout ),
	.datac(\inst5|Mux15~1_combout ),
	.datad(\inst5|Mux15~2_combout ),
	.cin(gnd),
	.combout(\inst5|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux8~0 .lut_mask = 16'hECDC;
defparam \inst5|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N8
cycloneive_lcell_comb \inst5|z[8] (
// Equation(s):
// \inst5|z [8] = (GLOBAL(\inst5|Mux16~0clkctrl_outclk ) & ((\inst5|z [8]))) # (!GLOBAL(\inst5|Mux16~0clkctrl_outclk ) & (\inst5|Mux8~0_combout ))

	.dataa(gnd),
	.datab(\inst5|Mux8~0_combout ),
	.datac(\inst5|z [8]),
	.datad(\inst5|Mux16~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst5|z [8]),
	.cout());
// synopsys translate_off
defparam \inst5|z[8] .lut_mask = 16'hF0CC;
defparam \inst5|z[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N28
cycloneive_lcell_comb \inst6|k_out[7] (
// Equation(s):
// \inst6|k_out [7] = (GLOBAL(\inst|altsyncram_component|auto_generated|q_a[14]~clkctrl_outclk ) & (\inst6|k_out [7])) # (!GLOBAL(\inst|altsyncram_component|auto_generated|q_a[14]~clkctrl_outclk ) & ((\inst|altsyncram_component|auto_generated|q_a [7])))

	.dataa(gnd),
	.datab(\inst6|k_out [7]),
	.datac(\inst|altsyncram_component|auto_generated|q_a[14]~clkctrl_outclk ),
	.datad(\inst|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\inst6|k_out [7]),
	.cout());
// synopsys translate_off
defparam \inst6|k_out[7] .lut_mask = 16'hCFC0;
defparam \inst6|k_out[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N12
cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[7]~8 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[7]~8_combout  = (\inst|altsyncram_component|auto_generated|q_a [14] & \inst6|k_out [7])

	.dataa(gnd),
	.datab(\inst|altsyncram_component|auto_generated|q_a [14]),
	.datac(gnd),
	.datad(\inst6|k_out [7]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[7]~8 .lut_mask = 16'hCC00;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N22
cycloneive_lcell_comb \inst5|Mux7~0 (
// Equation(s):
// \inst5|Mux7~0_combout  = (\inst5|Mux15~0_combout ) # ((\inst5|Mux15~1_combout  & (\inst3|LPM_MUX_component|auto_generated|result_node[7]~8_combout  $ (!\inst5|Mux15~2_combout ))))

	.dataa(\inst3|LPM_MUX_component|auto_generated|result_node[7]~8_combout ),
	.datab(\inst5|Mux15~0_combout ),
	.datac(\inst5|Mux15~1_combout ),
	.datad(\inst5|Mux15~2_combout ),
	.cin(gnd),
	.combout(\inst5|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux7~0 .lut_mask = 16'hECDC;
defparam \inst5|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N18
cycloneive_lcell_comb \inst5|z[7] (
// Equation(s):
// \inst5|z [7] = (GLOBAL(\inst5|Mux16~0clkctrl_outclk ) & (\inst5|z [7])) # (!GLOBAL(\inst5|Mux16~0clkctrl_outclk ) & ((\inst5|Mux7~0_combout )))

	.dataa(gnd),
	.datab(\inst5|z [7]),
	.datac(\inst5|Mux7~0_combout ),
	.datad(\inst5|Mux16~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst5|z [7]),
	.cout());
// synopsys translate_off
defparam \inst5|z[7] .lut_mask = 16'hCCF0;
defparam \inst5|z[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N20
cycloneive_lcell_comb \inst6|k_out[6] (
// Equation(s):
// \inst6|k_out [6] = (GLOBAL(\inst|altsyncram_component|auto_generated|q_a[14]~clkctrl_outclk ) & (\inst6|k_out [6])) # (!GLOBAL(\inst|altsyncram_component|auto_generated|q_a[14]~clkctrl_outclk ) & ((\inst|altsyncram_component|auto_generated|q_a [6])))

	.dataa(gnd),
	.datab(\inst6|k_out [6]),
	.datac(\inst|altsyncram_component|auto_generated|q_a[14]~clkctrl_outclk ),
	.datad(\inst|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\inst6|k_out [6]),
	.cout());
// synopsys translate_off
defparam \inst6|k_out[6] .lut_mask = 16'hCFC0;
defparam \inst6|k_out[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N12
cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[6]~9 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[6]~9_combout  = (\inst|altsyncram_component|auto_generated|q_a [14] & \inst6|k_out [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|altsyncram_component|auto_generated|q_a [14]),
	.datad(\inst6|k_out [6]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[6]~9 .lut_mask = 16'hF000;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N14
cycloneive_lcell_comb \inst5|Mux6~0 (
// Equation(s):
// \inst5|Mux6~0_combout  = (\inst5|Mux15~0_combout ) # ((\inst5|Mux15~1_combout  & (\inst3|LPM_MUX_component|auto_generated|result_node[6]~9_combout  $ (!\inst5|Mux15~2_combout ))))

	.dataa(\inst3|LPM_MUX_component|auto_generated|result_node[6]~9_combout ),
	.datab(\inst5|Mux15~2_combout ),
	.datac(\inst5|Mux15~0_combout ),
	.datad(\inst5|Mux15~1_combout ),
	.cin(gnd),
	.combout(\inst5|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux6~0 .lut_mask = 16'hF9F0;
defparam \inst5|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N24
cycloneive_lcell_comb \inst5|z[6] (
// Equation(s):
// \inst5|z [6] = (GLOBAL(\inst5|Mux16~0clkctrl_outclk ) & (\inst5|z [6])) # (!GLOBAL(\inst5|Mux16~0clkctrl_outclk ) & ((\inst5|Mux6~0_combout )))

	.dataa(gnd),
	.datab(\inst5|z [6]),
	.datac(\inst5|Mux6~0_combout ),
	.datad(\inst5|Mux16~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst5|z [6]),
	.cout());
// synopsys translate_off
defparam \inst5|z[6] .lut_mask = 16'hCCF0;
defparam \inst5|z[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N10
cycloneive_lcell_comb \inst6|k_out[5] (
// Equation(s):
// \inst6|k_out [5] = (GLOBAL(\inst|altsyncram_component|auto_generated|q_a[14]~clkctrl_outclk ) & (\inst6|k_out [5])) # (!GLOBAL(\inst|altsyncram_component|auto_generated|q_a[14]~clkctrl_outclk ) & ((\inst|altsyncram_component|auto_generated|q_a [5])))

	.dataa(\inst6|k_out [5]),
	.datab(gnd),
	.datac(\inst|altsyncram_component|auto_generated|q_a[14]~clkctrl_outclk ),
	.datad(\inst|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\inst6|k_out [5]),
	.cout());
// synopsys translate_off
defparam \inst6|k_out[5] .lut_mask = 16'hAFA0;
defparam \inst6|k_out[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N8
cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[5]~10 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[5]~10_combout  = (\inst|altsyncram_component|auto_generated|q_a [14] & \inst6|k_out [5])

	.dataa(gnd),
	.datab(\inst|altsyncram_component|auto_generated|q_a [14]),
	.datac(gnd),
	.datad(\inst6|k_out [5]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[5]~10 .lut_mask = 16'hCC00;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N14
cycloneive_lcell_comb \inst5|Mux5~0 (
// Equation(s):
// \inst5|Mux5~0_combout  = (\inst5|Mux15~0_combout ) # ((\inst5|Mux15~1_combout  & (\inst5|Mux15~2_combout  $ (!\inst3|LPM_MUX_component|auto_generated|result_node[5]~10_combout ))))

	.dataa(\inst5|Mux15~2_combout ),
	.datab(\inst5|Mux15~0_combout ),
	.datac(\inst5|Mux15~1_combout ),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[5]~10_combout ),
	.cin(gnd),
	.combout(\inst5|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux5~0 .lut_mask = 16'hECDC;
defparam \inst5|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N0
cycloneive_lcell_comb \inst5|z[5] (
// Equation(s):
// \inst5|z [5] = (GLOBAL(\inst5|Mux16~0clkctrl_outclk ) & (\inst5|z [5])) # (!GLOBAL(\inst5|Mux16~0clkctrl_outclk ) & ((\inst5|Mux5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|z [5]),
	.datac(\inst5|Mux5~0_combout ),
	.datad(\inst5|Mux16~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst5|z [5]),
	.cout());
// synopsys translate_off
defparam \inst5|z[5] .lut_mask = 16'hCCF0;
defparam \inst5|z[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y31_N6
cycloneive_lcell_comb \inst6|k_out[4] (
// Equation(s):
// \inst6|k_out [4] = (GLOBAL(\inst|altsyncram_component|auto_generated|q_a[14]~clkctrl_outclk ) & (\inst6|k_out [4])) # (!GLOBAL(\inst|altsyncram_component|auto_generated|q_a[14]~clkctrl_outclk ) & ((\inst|altsyncram_component|auto_generated|q_a [4])))

	.dataa(\inst6|k_out [4]),
	.datab(gnd),
	.datac(\inst|altsyncram_component|auto_generated|q_a[14]~clkctrl_outclk ),
	.datad(\inst|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\inst6|k_out [4]),
	.cout());
// synopsys translate_off
defparam \inst6|k_out[4] .lut_mask = 16'hAFA0;
defparam \inst6|k_out[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y31_N28
cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[4]~11 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[4]~11_combout  = (\inst|altsyncram_component|auto_generated|q_a [14] & \inst6|k_out [4])

	.dataa(gnd),
	.datab(\inst|altsyncram_component|auto_generated|q_a [14]),
	.datac(gnd),
	.datad(\inst6|k_out [4]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[4]~11 .lut_mask = 16'hCC00;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y31_N10
cycloneive_lcell_comb \inst5|Mux4~0 (
// Equation(s):
// \inst5|Mux4~0_combout  = (\inst5|Mux15~0_combout ) # ((\inst5|Mux15~1_combout  & (\inst5|Mux15~2_combout  $ (!\inst3|LPM_MUX_component|auto_generated|result_node[4]~11_combout ))))

	.dataa(\inst5|Mux15~0_combout ),
	.datab(\inst5|Mux15~2_combout ),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[4]~11_combout ),
	.datad(\inst5|Mux15~1_combout ),
	.cin(gnd),
	.combout(\inst5|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux4~0 .lut_mask = 16'hEBAA;
defparam \inst5|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y31_N16
cycloneive_lcell_comb \inst5|z[4] (
// Equation(s):
// \inst5|z [4] = (GLOBAL(\inst5|Mux16~0clkctrl_outclk ) & (\inst5|z [4])) # (!GLOBAL(\inst5|Mux16~0clkctrl_outclk ) & ((\inst5|Mux4~0_combout )))

	.dataa(gnd),
	.datab(\inst5|z [4]),
	.datac(\inst5|Mux4~0_combout ),
	.datad(\inst5|Mux16~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst5|z [4]),
	.cout());
// synopsys translate_off
defparam \inst5|z[4] .lut_mask = 16'hCCF0;
defparam \inst5|z[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N24
cycloneive_lcell_comb \inst6|k_out[3] (
// Equation(s):
// \inst6|k_out [3] = (GLOBAL(\inst|altsyncram_component|auto_generated|q_a[14]~clkctrl_outclk ) & (\inst6|k_out [3])) # (!GLOBAL(\inst|altsyncram_component|auto_generated|q_a[14]~clkctrl_outclk ) & ((\inst|altsyncram_component|auto_generated|q_a [3])))

	.dataa(gnd),
	.datab(\inst6|k_out [3]),
	.datac(\inst|altsyncram_component|auto_generated|q_a[14]~clkctrl_outclk ),
	.datad(\inst|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\inst6|k_out [3]),
	.cout());
// synopsys translate_off
defparam \inst6|k_out[3] .lut_mask = 16'hCFC0;
defparam \inst6|k_out[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N12
cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[3]~12 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[3]~12_combout  = (\inst|altsyncram_component|auto_generated|q_a [14] & \inst6|k_out [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|altsyncram_component|auto_generated|q_a [14]),
	.datad(\inst6|k_out [3]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[3]~12 .lut_mask = 16'hF000;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N18
cycloneive_lcell_comb \inst5|Mux3~0 (
// Equation(s):
// \inst5|Mux3~0_combout  = (\inst5|Mux15~0_combout ) # ((\inst5|Mux15~1_combout  & (\inst3|LPM_MUX_component|auto_generated|result_node[3]~12_combout  $ (!\inst5|Mux15~2_combout ))))

	.dataa(\inst3|LPM_MUX_component|auto_generated|result_node[3]~12_combout ),
	.datab(\inst5|Mux15~2_combout ),
	.datac(\inst5|Mux15~0_combout ),
	.datad(\inst5|Mux15~1_combout ),
	.cin(gnd),
	.combout(\inst5|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux3~0 .lut_mask = 16'hF9F0;
defparam \inst5|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N10
cycloneive_lcell_comb \inst5|z[3] (
// Equation(s):
// \inst5|z [3] = (GLOBAL(\inst5|Mux16~0clkctrl_outclk ) & (\inst5|z [3])) # (!GLOBAL(\inst5|Mux16~0clkctrl_outclk ) & ((\inst5|Mux3~0_combout )))

	.dataa(\inst5|z [3]),
	.datab(gnd),
	.datac(\inst5|Mux3~0_combout ),
	.datad(\inst5|Mux16~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst5|z [3]),
	.cout());
// synopsys translate_off
defparam \inst5|z[3] .lut_mask = 16'hAAF0;
defparam \inst5|z[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N2
cycloneive_lcell_comb \inst6|k_out[2] (
// Equation(s):
// \inst6|k_out [2] = (GLOBAL(\inst|altsyncram_component|auto_generated|q_a[14]~clkctrl_outclk ) & (\inst6|k_out [2])) # (!GLOBAL(\inst|altsyncram_component|auto_generated|q_a[14]~clkctrl_outclk ) & ((\inst|altsyncram_component|auto_generated|q_a [2])))

	.dataa(gnd),
	.datab(\inst6|k_out [2]),
	.datac(\inst|altsyncram_component|auto_generated|q_a[14]~clkctrl_outclk ),
	.datad(\inst|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\inst6|k_out [2]),
	.cout());
// synopsys translate_off
defparam \inst6|k_out[2] .lut_mask = 16'hCFC0;
defparam \inst6|k_out[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N28
cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[2]~13 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[2]~13_combout  = (\inst|altsyncram_component|auto_generated|q_a [14] & \inst6|k_out [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|altsyncram_component|auto_generated|q_a [14]),
	.datad(\inst6|k_out [2]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[2]~13 .lut_mask = 16'hF000;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N30
cycloneive_lcell_comb \inst5|Mux2~0 (
// Equation(s):
// \inst5|Mux2~0_combout  = (\inst5|Mux15~0_combout ) # ((\inst5|Mux15~1_combout  & (\inst5|Mux15~2_combout  $ (!\inst3|LPM_MUX_component|auto_generated|result_node[2]~13_combout ))))

	.dataa(\inst5|Mux15~1_combout ),
	.datab(\inst5|Mux15~2_combout ),
	.datac(\inst5|Mux15~0_combout ),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[2]~13_combout ),
	.cin(gnd),
	.combout(\inst5|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux2~0 .lut_mask = 16'hF8F2;
defparam \inst5|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N8
cycloneive_lcell_comb \inst5|z[2] (
// Equation(s):
// \inst5|z [2] = (GLOBAL(\inst5|Mux16~0clkctrl_outclk ) & (\inst5|z [2])) # (!GLOBAL(\inst5|Mux16~0clkctrl_outclk ) & ((\inst5|Mux2~0_combout )))

	.dataa(gnd),
	.datab(\inst5|z [2]),
	.datac(\inst5|Mux2~0_combout ),
	.datad(\inst5|Mux16~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst5|z [2]),
	.cout());
// synopsys translate_off
defparam \inst5|z[2] .lut_mask = 16'hCCF0;
defparam \inst5|z[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N10
cycloneive_lcell_comb \inst6|k_out[1] (
// Equation(s):
// \inst6|k_out [1] = (GLOBAL(\inst|altsyncram_component|auto_generated|q_a[14]~clkctrl_outclk ) & (\inst6|k_out [1])) # (!GLOBAL(\inst|altsyncram_component|auto_generated|q_a[14]~clkctrl_outclk ) & ((\inst|altsyncram_component|auto_generated|q_a [1])))

	.dataa(\inst6|k_out [1]),
	.datab(gnd),
	.datac(\inst|altsyncram_component|auto_generated|q_a[14]~clkctrl_outclk ),
	.datad(\inst|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\inst6|k_out [1]),
	.cout());
// synopsys translate_off
defparam \inst6|k_out[1] .lut_mask = 16'hAFA0;
defparam \inst6|k_out[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N0
cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[1]~14 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[1]~14_combout  = (\inst|altsyncram_component|auto_generated|q_a [14] & \inst6|k_out [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|altsyncram_component|auto_generated|q_a [14]),
	.datad(\inst6|k_out [1]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[1]~14 .lut_mask = 16'hF000;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N18
cycloneive_lcell_comb \inst5|Mux1~0 (
// Equation(s):
// \inst5|Mux1~0_combout  = (\inst5|Mux15~0_combout ) # ((\inst5|Mux15~1_combout  & (\inst5|Mux15~2_combout  $ (!\inst3|LPM_MUX_component|auto_generated|result_node[1]~14_combout ))))

	.dataa(\inst5|Mux15~2_combout ),
	.datab(\inst3|LPM_MUX_component|auto_generated|result_node[1]~14_combout ),
	.datac(\inst5|Mux15~0_combout ),
	.datad(\inst5|Mux15~1_combout ),
	.cin(gnd),
	.combout(\inst5|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux1~0 .lut_mask = 16'hF9F0;
defparam \inst5|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N30
cycloneive_lcell_comb \inst5|z[1] (
// Equation(s):
// \inst5|z [1] = (GLOBAL(\inst5|Mux16~0clkctrl_outclk ) & ((\inst5|z [1]))) # (!GLOBAL(\inst5|Mux16~0clkctrl_outclk ) & (\inst5|Mux1~0_combout ))

	.dataa(gnd),
	.datab(\inst5|Mux1~0_combout ),
	.datac(\inst5|z [1]),
	.datad(\inst5|Mux16~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst5|z [1]),
	.cout());
// synopsys translate_off
defparam \inst5|z[1] .lut_mask = 16'hF0CC;
defparam \inst5|z[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N0
cycloneive_lcell_comb \inst6|k_out[0] (
// Equation(s):
// \inst6|k_out [0] = (GLOBAL(\inst|altsyncram_component|auto_generated|q_a[14]~clkctrl_outclk ) & (\inst6|k_out [0])) # (!GLOBAL(\inst|altsyncram_component|auto_generated|q_a[14]~clkctrl_outclk ) & ((\inst|altsyncram_component|auto_generated|q_a [0])))

	.dataa(gnd),
	.datab(\inst6|k_out [0]),
	.datac(\inst|altsyncram_component|auto_generated|q_a[14]~clkctrl_outclk ),
	.datad(\inst|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\inst6|k_out [0]),
	.cout());
// synopsys translate_off
defparam \inst6|k_out[0] .lut_mask = 16'hCFC0;
defparam \inst6|k_out[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N30
cycloneive_lcell_comb \inst5|Mux0~0 (
// Equation(s):
// \inst5|Mux0~0_combout  = (\inst|altsyncram_component|auto_generated|q_a [14] & \inst6|k_out [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|altsyncram_component|auto_generated|q_a [14]),
	.datad(\inst6|k_out [0]),
	.cin(gnd),
	.combout(\inst5|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux0~0 .lut_mask = 16'hF000;
defparam \inst5|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N16
cycloneive_lcell_comb \inst5|Mux0~2 (
// Equation(s):
// \inst5|Mux0~2_combout  = (!\inst1|altsyncram_component|auto_generated|q_a [30] & ((\inst1|altsyncram_component|auto_generated|q_a [28] & (\inst1|altsyncram_component|auto_generated|q_a [31])) # (!\inst1|altsyncram_component|auto_generated|q_a [28] & 
// (!\inst1|altsyncram_component|auto_generated|q_a [31] & \inst1|altsyncram_component|auto_generated|q_a [29]))))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [28]),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [31]),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [30]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [29]),
	.cin(gnd),
	.combout(\inst5|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux0~2 .lut_mask = 16'h0908;
defparam \inst5|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N26
cycloneive_lcell_comb \inst5|Mux0~1 (
// Equation(s):
// \inst5|Mux0~1_combout  = (\inst1|altsyncram_component|auto_generated|q_a [31]) # ((\inst1|altsyncram_component|auto_generated|q_a [28] & ((\inst1|altsyncram_component|auto_generated|q_a [29]) # (!\inst1|altsyncram_component|auto_generated|q_a [30]))))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [28]),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [31]),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [30]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [29]),
	.cin(gnd),
	.combout(\inst5|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux0~1 .lut_mask = 16'hEECE;
defparam \inst5|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N20
cycloneive_lcell_comb \inst5|Mux0~3 (
// Equation(s):
// \inst5|Mux0~3_combout  = (\inst5|Mux15~0_combout ) # (\inst5|Mux0~2_combout  $ (((\inst5|Mux0~0_combout  & !\inst5|Mux0~1_combout ))))

	.dataa(\inst5|Mux0~0_combout ),
	.datab(\inst5|Mux15~0_combout ),
	.datac(\inst5|Mux0~2_combout ),
	.datad(\inst5|Mux0~1_combout ),
	.cin(gnd),
	.combout(\inst5|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux0~3 .lut_mask = 16'hFCDE;
defparam \inst5|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N22
cycloneive_lcell_comb \inst5|z[0] (
// Equation(s):
// \inst5|z [0] = (GLOBAL(\inst5|Mux16~0clkctrl_outclk ) & (\inst5|z [0])) # (!GLOBAL(\inst5|Mux16~0clkctrl_outclk ) & ((\inst5|Mux0~3_combout )))

	.dataa(\inst5|z [0]),
	.datab(gnd),
	.datac(\inst5|Mux0~3_combout ),
	.datad(\inst5|Mux16~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst5|z [0]),
	.cout());
// synopsys translate_off
defparam \inst5|z[0] .lut_mask = 16'hAAF0;
defparam \inst5|z[0] .sum_lutc_input = "datac";
// synopsys translate_on

assign A[15] = \A[15]~output_o ;

assign A[14] = \A[14]~output_o ;

assign A[13] = \A[13]~output_o ;

assign A[12] = \A[12]~output_o ;

assign A[11] = \A[11]~output_o ;

assign A[10] = \A[10]~output_o ;

assign A[9] = \A[9]~output_o ;

assign A[8] = \A[8]~output_o ;

assign A[7] = \A[7]~output_o ;

assign A[6] = \A[6]~output_o ;

assign A[5] = \A[5]~output_o ;

assign A[4] = \A[4]~output_o ;

assign A[3] = \A[3]~output_o ;

assign A[2] = \A[2]~output_o ;

assign A[1] = \A[1]~output_o ;

assign A[0] = \A[0]~output_o ;

assign C[15] = \C[15]~output_o ;

assign C[14] = \C[14]~output_o ;

assign C[13] = \C[13]~output_o ;

assign C[12] = \C[12]~output_o ;

assign C[11] = \C[11]~output_o ;

assign C[10] = \C[10]~output_o ;

assign C[9] = \C[9]~output_o ;

assign C[8] = \C[8]~output_o ;

assign C[7] = \C[7]~output_o ;

assign C[6] = \C[6]~output_o ;

assign C[5] = \C[5]~output_o ;

assign C[4] = \C[4]~output_o ;

assign C[3] = \C[3]~output_o ;

assign C[2] = \C[2]~output_o ;

assign C[1] = \C[1]~output_o ;

assign C[0] = \C[0]~output_o ;

assign OPCODE[15] = \OPCODE[15]~output_o ;

assign OPCODE[14] = \OPCODE[14]~output_o ;

assign OPCODE[13] = \OPCODE[13]~output_o ;

assign OPCODE[12] = \OPCODE[12]~output_o ;

assign OPCODE[11] = \OPCODE[11]~output_o ;

assign OPCODE[10] = \OPCODE[10]~output_o ;

assign OPCODE[9] = \OPCODE[9]~output_o ;

assign OPCODE[8] = \OPCODE[8]~output_o ;

assign OPCODE[7] = \OPCODE[7]~output_o ;

assign OPCODE[6] = \OPCODE[6]~output_o ;

assign OPCODE[5] = \OPCODE[5]~output_o ;

assign OPCODE[4] = \OPCODE[4]~output_o ;

assign OPCODE[3] = \OPCODE[3]~output_o ;

assign OPCODE[2] = \OPCODE[2]~output_o ;

assign OPCODE[1] = \OPCODE[1]~output_o ;

assign OPCODE[0] = \OPCODE[0]~output_o ;

assign PC[7] = \PC[7]~output_o ;

assign PC[6] = \PC[6]~output_o ;

assign PC[5] = \PC[5]~output_o ;

assign PC[4] = \PC[4]~output_o ;

assign PC[3] = \PC[3]~output_o ;

assign PC[2] = \PC[2]~output_o ;

assign PC[1] = \PC[1]~output_o ;

assign PC[0] = \PC[0]~output_o ;

assign B[15] = \B[15]~output_o ;

assign B[14] = \B[14]~output_o ;

assign B[13] = \B[13]~output_o ;

assign B[12] = \B[12]~output_o ;

assign B[11] = \B[11]~output_o ;

assign B[10] = \B[10]~output_o ;

assign B[9] = \B[9]~output_o ;

assign B[8] = \B[8]~output_o ;

assign B[7] = \B[7]~output_o ;

assign B[6] = \B[6]~output_o ;

assign B[5] = \B[5]~output_o ;

assign B[4] = \B[4]~output_o ;

assign B[3] = \B[3]~output_o ;

assign B[2] = \B[2]~output_o ;

assign B[1] = \B[1]~output_o ;

assign B[0] = \B[0]~output_o ;

assign k_out[15] = \k_out[15]~output_o ;

assign k_out[14] = \k_out[14]~output_o ;

assign k_out[13] = \k_out[13]~output_o ;

assign k_out[12] = \k_out[12]~output_o ;

assign k_out[11] = \k_out[11]~output_o ;

assign k_out[10] = \k_out[10]~output_o ;

assign k_out[9] = \k_out[9]~output_o ;

assign k_out[8] = \k_out[8]~output_o ;

assign k_out[7] = \k_out[7]~output_o ;

assign k_out[6] = \k_out[6]~output_o ;

assign k_out[5] = \k_out[5]~output_o ;

assign k_out[4] = \k_out[4]~output_o ;

assign k_out[3] = \k_out[3]~output_o ;

assign k_out[2] = \k_out[2]~output_o ;

assign k_out[1] = \k_out[1]~output_o ;

assign k_out[0] = \k_out[0]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
