
---------- Begin Simulation Statistics ----------
final_tick                               13975776540027                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 175025                       # Simulator instruction rate (inst/s)
host_mem_usage                               17432568                       # Number of bytes of host memory used
host_op_rate                                   224173                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2649.93                       # Real time elapsed on the host
host_tick_rate                               11554289                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   463804266                       # Number of instructions simulated
sim_ops                                     594042278                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.030618                       # Number of seconds simulated
sim_ticks                                 30618056295                       # Number of ticks simulated
system.cpu0.Branches                                1                       # Number of branches fetched
system.cpu0.committedInsts                         15                       # Number of instructions committed
system.cpu0.committedOps                           19                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests      8223323                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops        16805                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests     16447649                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops        16805                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              30                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        30                       # Number of busy cycles
system.cpu0.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu0.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                    10                       # Number of float alu accesses
system.cpu0.num_fp_insts                           10                       # number of float instructions
system.cpu0.num_fp_register_reads                  10                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  3                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   18                       # Number of integer alu accesses
system.cpu0.num_int_insts                          18                       # number of integer instructions
system.cpu0.num_int_register_reads                 52                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 3                       # number of times the integer registers were written
system.cpu0.num_load_insts                          2                       # Number of load instructions
system.cpu0.num_mem_refs                           14                       # number of memory refs
system.cpu0.num_store_insts                        12                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                        4     21.05%     21.05% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 1      5.26%     26.32% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     26.32% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     26.32% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     26.32% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     26.32% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     26.32% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     26.32% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     26.32% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     26.32% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     26.32% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     26.32% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     26.32% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     26.32% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     26.32% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     26.32% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     26.32% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     26.32% # Class of executed instruction
system.cpu0.op_class::MemRead                       0      0.00%     26.32% # Class of executed instruction
system.cpu0.op_class::MemWrite                      5     26.32%     52.63% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  2     10.53%     63.16% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 7     36.84%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        19                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.Branches                                1                       # Number of branches fetched
system.cpu1.committedInsts                         16                       # Number of instructions committed
system.cpu1.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests           63                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests        93269                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops          347                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests       187316                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops          347                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              31                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        31                       # Number of busy cycles
system.cpu1.num_cc_register_reads                  17                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                 12                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   23                       # Number of integer alu accesses
system.cpu1.num_int_insts                          23                       # number of integer instructions
system.cpu1.num_int_register_reads                 48                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                21                       # number of times the integer registers were written
system.cpu1.num_load_insts                          3                       # Number of load instructions
system.cpu1.num_mem_refs                            4                       # number of memory refs
system.cpu1.num_store_insts                         1                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                       19     82.61%     82.61% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::MemRead                       3     13.04%     95.65% # Class of executed instruction
system.cpu1.op_class::MemWrite                      1      4.35%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        23                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.committedInsts                         12                       # Number of instructions committed
system.cpu2.committedOps                           22                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests      1085890                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops         2916                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      2172478                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops         2916                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              30                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        30                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    17                       # Number of float alu accesses
system.cpu2.num_fp_insts                           17                       # number of float instructions
system.cpu2.num_fp_register_reads                  36                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                 17                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   10                       # Number of integer alu accesses
system.cpu2.num_int_insts                          10                       # number of integer instructions
system.cpu2.num_int_register_reads                 20                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 5                       # number of times the integer registers were written
system.cpu2.num_load_insts                          5                       # Number of load instructions
system.cpu2.num_mem_refs                            5                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                        5     22.73%     22.73% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     22.73% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     22.73% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     22.73% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     22.73% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     22.73% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     22.73% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     22.73% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     22.73% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     22.73% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     22.73% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     22.73% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     22.73% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     22.73% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     22.73% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     22.73% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     22.73% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     22.73% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     22.73% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     22.73% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     22.73% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     22.73% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     22.73% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  5     22.73%     45.45% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     45.45% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     45.45% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     45.45% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     45.45% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     45.45% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 7     31.82%     77.27% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::MemRead                       0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  5     22.73%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        22                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                1                       # Number of branches fetched
system.cpu3.committedInsts                         16                       # Number of instructions committed
system.cpu3.committedOps                           21                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests          116                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests      1272228                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops          507                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests      2541003                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops          507                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              30                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        30                       # Number of busy cycles
system.cpu3.num_cc_register_reads                   6                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                    10                       # Number of float alu accesses
system.cpu3.num_fp_insts                           10                       # number of float instructions
system.cpu3.num_fp_register_reads                  10                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  6                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   19                       # Number of integer alu accesses
system.cpu3.num_int_insts                          19                       # number of integer instructions
system.cpu3.num_int_register_reads                 42                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                10                       # number of times the integer registers were written
system.cpu3.num_load_insts                          6                       # Number of load instructions
system.cpu3.num_mem_refs                           10                       # number of memory refs
system.cpu3.num_store_insts                         4                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                        9     42.86%     42.86% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  2      9.52%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::MemRead                       2      9.52%     61.90% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%     61.90% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  4     19.05%     80.95% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 4     19.05%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        21                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests      1454709                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests        2926767                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       863007                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1806328                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads          2029153                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes         1922238                       # number of cc regfile writes
system.switch_cpus0.committedInsts           53063203                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             66183035                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      1.732765                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.732765                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads         88786522                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes        50024794                       # number of floating regfile writes
system.switch_cpus0.idleCycles                 327044                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts          161                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches          569626                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            0.720243                       # Inst execution rate
system.switch_cpus0.iew.exec_refs            29601398                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores           4047578                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles           3386                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     25522315                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts          128                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts      4047985                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts     66194459                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     25553820                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts          396                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts     66223502                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents          1110                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents     12999339                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles           696                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles     13015732                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents          550                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect          157                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect            4                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers         73260203                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count             66191357                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.655762                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers         48041269                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              0.719893                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent              66191444                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads        64357784                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       11451679                       # number of integer regfile writes
system.switch_cpus0.ipc                      0.577112                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.577112                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass           32      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     11165542     16.86%     16.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult            0      0.00%     16.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     16.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd       240142      0.36%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu       177882      0.27%     17.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     17.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     17.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc       106728      0.16%     17.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     17.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     17.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     17.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     17.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     17.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     17.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     13929268     21.03%     38.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     38.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp        17788      0.03%     38.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt        97957      0.15%     38.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv        26682      0.04%     38.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     38.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     10860339     16.40%     55.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     55.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     55.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     55.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      5897102      8.90%     64.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       703074      1.06%     65.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     19656826     29.68%     94.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite      3344536      5.05%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      66223898                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses       54271693                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    107870759                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses     53573769                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes     53584148                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt             983422                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.014850                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           7135      0.73%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd           39      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult        58021      5.90%      6.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%      6.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%      6.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%      6.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%      6.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      6.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      6.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%      6.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%      6.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%      6.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%      6.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%      6.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%      6.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%      6.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%      6.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%      6.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        295863     30.09%     36.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         9056      0.92%     37.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead       569056     57.86%     95.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite        44252      4.50%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses      12935595                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    117179517                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     12617588                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes     12622270                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded          66194459                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued         66223898                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined        11409                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued           18                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedOperandsExamined         8817                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples     91619040                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.722818                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.367552                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     62839663     68.59%     68.59% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     12247337     13.37%     81.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      6532454      7.13%     89.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      3778222      4.12%     93.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      3309417      3.61%     96.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      1733887      1.89%     98.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       728827      0.80%     99.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       296942      0.32%     99.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       152291      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     91619040                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  0.720247                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads        50250                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores         7597                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     25522315                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4047985                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads       33240070                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles                91946084                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                  48392                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads         87024886                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       102771107                       # number of cc regfile writes
system.switch_cpus1.committedInsts          101474803                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            147199077                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.906098                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.906098                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads          2569873                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes         2556077                       # number of floating regfile writes
system.switch_cpus1.idleCycles                  63660                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts      1383069                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        15994643                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            2.180286                       # Inst execution rate
system.switch_cpus1.iew.exec_refs            34680877                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          10675914                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       18395665                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     28138929                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts         2379                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     15107138                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    253414339                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     24004963                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2475907                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    200468800                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents         54968                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents       274097                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles       1347196                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles       321935                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents         8065                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect       545038                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect       838031                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        292709042                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            198535438                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.543069                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        158961235                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              2.159259                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             200246690                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       322380453                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      173523381                       # number of integer regfile writes
system.switch_cpus1.ipc                      1.103634                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.103634                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass      1267032      0.62%      0.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    162141744     79.89%     80.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      3768451      1.86%     82.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     82.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     82.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     82.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     82.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     82.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     82.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     82.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     82.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     82.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     82.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     82.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     82.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     82.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     82.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     82.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     82.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     82.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     82.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     82.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     82.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     82.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     82.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     82.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     82.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     82.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     82.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     82.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     82.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     82.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     82.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     82.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     82.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     82.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     82.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     82.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     82.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     82.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     82.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     21893846     10.79%     93.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8709042      4.29%     97.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead      2589641      1.28%     98.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite      2574951      1.27%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     202944707                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses        6281164                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads     11448462                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses      5117900                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes      9976308                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt            3184077                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.015689                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        1302922     40.92%     40.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     40.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     40.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     40.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     40.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     40.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     40.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     40.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     40.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     40.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     40.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     40.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     40.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     40.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     40.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     40.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     40.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     40.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     40.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     40.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     40.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     40.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     40.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     40.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     40.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     40.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     40.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     40.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     40.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     40.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     40.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     40.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     40.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     40.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     40.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     40.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     40.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     40.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     40.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     40.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     40.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     40.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     40.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     40.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     40.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        138119      4.34%     45.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       626464     19.67%     64.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead       780499     24.51%     89.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite       336073     10.55%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     198580588                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    489593554                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    193417538                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    349661213                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         253408975                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        202944707                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded         5364                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined    106215258                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued        86101                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5124                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined    167836856                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     91882424                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     2.208744                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.223939                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     34270944     37.30%     37.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      8662369      9.43%     46.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      9943557     10.82%     57.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     11901498     12.95%     70.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     11022317     12.00%     82.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      7065418      7.69%     90.19% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      4975096      5.41%     95.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      2906004      3.16%     98.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8      1135221      1.24%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     91882424                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  2.207214                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads      4268506                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       274037                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     28138929                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     15107138                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads       71354970                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles                91946084                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                    251                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads         21240896                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes        24682149                       # number of cc regfile writes
system.switch_cpus2.committedInsts           59266195                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             83509066                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      1.551409                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.551409                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads         97855134                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes        47854287                       # number of floating regfile writes
system.switch_cpus2.idleCycles                  55879                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts         6966                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches         3378985                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            0.909096                       # Inst execution rate
system.switch_cpus2.iew.exec_refs            22062810                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores           4415463                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles       27633535                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     17660077                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            3                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts         1629                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts      4421685                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts     83669504                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     17647347                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        17793                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts     83587855                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents        123371                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents      5010380                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles          7387                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles      5321671                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents          544                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect         2231                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect         4735                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        105252028                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count             83570268                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.617546                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers         64998013                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              0.908905                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent              83575791                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads        71651838                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       26168804                       # number of integer regfile writes
system.switch_cpus2.ipc                      0.644576                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.644576                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass         2208      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     31975890     38.25%     38.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult         3511      0.00%     38.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            7      0.00%     38.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd           90      0.00%     38.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     38.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     38.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     38.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     38.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     38.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     38.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     38.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     38.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     38.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu       369971      0.44%     38.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     38.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     38.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc          525      0.00%     38.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     38.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     38.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     38.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     38.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     38.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     38.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     11747409     14.05%     52.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     52.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     52.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt      1758749      2.10%     54.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv       365490      0.44%     55.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     55.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     14825517     17.73%     73.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt       486034      0.58%     73.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     73.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     73.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     73.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     73.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     73.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     73.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     73.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     73.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     73.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     73.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1290383      1.54%     75.15% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        32125      0.04%     75.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     16364224     19.57%     94.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite      4383522      5.24%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      83605655                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses       55580589                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    109595953                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses     53991698                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes     54163776                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt            1637989                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.019592                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          26240      1.60%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu         87812      5.36%      6.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      6.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      6.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      6.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      6.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      6.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      6.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      6.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%      6.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      6.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd       290096     17.71%     24.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     24.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     24.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt         1310      0.08%     24.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     24.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     24.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult      1036739     63.29%     88.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     88.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt           17      0.00%     88.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     88.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     88.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     88.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     88.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     88.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     88.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     88.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     88.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     88.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     88.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     88.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     88.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     88.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     88.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         46171      2.82%     90.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite          427      0.03%     90.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead       145614      8.89%     99.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite         3563      0.22%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses      29660847                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    151145243                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     29578570                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes     29666606                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded          83669495                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued         83605655                       # Number of instructions issued
system.switch_cpus2.iq.iqNonSpecInstsAdded            9                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqSquashedInstsExamined       160342                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued         1699                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.iqSquashedOperandsExamined       274664                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     91890205                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.909843                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.141529                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     73371667     79.85%     79.85% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      3648601      3.97%     83.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1919156      2.09%     85.91% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      1507202      1.64%     87.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      1798939      1.96%     89.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2292524      2.49%     92.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2070395      2.25%     94.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      1737378      1.89%     96.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8      3544343      3.86%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     91890205                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  0.909290                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads      1049390                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       967963                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     17660077                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      4421685                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads       34858363                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles                91946084                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                    323                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads         45137903                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes        54345652                       # number of cc regfile writes
system.switch_cpus3.committedInsts          250000006                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            297151015                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.367784                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.367784                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads        404200007                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes       198343015                       # number of floating regfile writes
system.switch_cpus3.idleCycles                  22885                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts       153383                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches         2765451                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            3.263362                       # Inst execution rate
system.switch_cpus3.iew.exec_refs            98352694                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          23618070                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       15635018                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     75346980                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts        65598                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     23699220                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    303149813                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     74734624                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       245641                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    300053352                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents        204166                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents       460490                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles        153433                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles       727514                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents         4102                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect        34498                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect       118885                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        455456841                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            299933264                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.525710                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        239438060                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              3.262056                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             300004557                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       312022061                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       73201637                       # number of integer regfile writes
system.switch_cpus3.ipc                      2.718985                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                2.718985                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass        53230      0.02%      0.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     86556420     28.82%     28.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        30135      0.01%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu       187365      0.06%     28.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     28.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     28.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc          744      0.00%     28.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     28.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     28.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     28.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     28.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     28.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     28.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd     55718284     18.55%     47.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     47.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     47.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt      3366055      1.12%     48.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     48.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     48.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult     55938973     18.63%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     10869514      3.62%     70.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      4012404      1.34%     72.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead     63950765     21.30%     93.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite     19615105      6.53%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     300298994                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses      233483389                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads    453634004                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses    219943972                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes    224541304                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt           13911322                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.046325                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          77489      0.56%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu           606      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd      2967769     21.33%     21.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     21.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     21.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt           42      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult      6649596     47.80%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        286412      2.06%     71.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       168400      1.21%     72.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead      3705607     26.64%     99.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite        55401      0.40%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses      80673697                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads    252935661                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     79989292                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes     84611281                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         303149813                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        300298994                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      5998737                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued       137157                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedOperandsExamined      9331486                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples     91923199                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     3.266847                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.863623                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     28161141     30.64%     30.64% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      5825923      6.34%     36.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      7741667      8.42%     45.40% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      6913688      7.52%     52.92% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      9660893     10.51%     63.43% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      8695973      9.46%     72.89% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      8851689      9.63%     82.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      5562698      6.05%     88.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8     10509527     11.43%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     91923199                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  3.266034                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads      5169111                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1865283                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     75346980                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     23699220                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      104157026                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles                91946084                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                    107                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            9                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data     25191246                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25191255                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            9                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     25191246                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25191255                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            5                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      4237557                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       4237562                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            5                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      4237557                       # number of overall misses
system.cpu0.dcache.overall_misses::total      4237562                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data  44048990225                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  44048990225                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data  44048990225                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  44048990225                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data           14                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     29428803                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     29428817                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data           14                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     29428803                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     29428817                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.357143                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.143994                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.143994                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.357143                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.143994                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.143994                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 10394.902116                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 10394.889851                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 10394.902116                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 10394.889851                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         7805                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          186                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             2849                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     2.739558                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          186                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      3883262                       # number of writebacks
system.cpu0.dcache.writebacks::total          3883262                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data       353772                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       353772                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data       353772                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       353772                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      3883785                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      3883785                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      3883785                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      3883785                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data  40925579762                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  40925579762                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data  40925579762                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  40925579762                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.131972                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.131972                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.131972                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.131972                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 10537.550292                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 10537.550292                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 10537.550292                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 10537.550292                       # average overall mshr miss latency
system.cpu0.dcache.replacements               3883262                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     21409247                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       21409247                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            2                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      3972452                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3972454                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  39233050677                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  39233050677                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     25381699                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     25381701                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data            1                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.156509                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.156509                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data  9876.280614                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  9876.275641                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data       353656                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       353656                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      3618796                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      3618796                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data  36198532566                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  36198532566                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.142575                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.142575                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 10002.921570                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 10002.921570                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data            9                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data      3781999                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3782008                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data            3                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data       265105                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       265108                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data   4815939548                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   4815939548                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data           12                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data      4047104                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4047116                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.250000                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.065505                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.065505                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 18166.158873                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 18165.953302                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data          116                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          116                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data       264989                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       264989                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data   4727047196                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   4727047196                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.065476                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.065476                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 17838.654420                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 17838.654420                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13975776540027                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.048701                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           29075043                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          3883774                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             7.486286                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     13945158484398                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.038943                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   511.009757                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000076                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.998066                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998142                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          233                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          254                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        239314310                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       239314310                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975776540027                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                         12                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975776540027                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           23                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst      1061161                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1061184                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           23                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst      1061161                       # number of overall hits
system.cpu0.icache.overall_hits::total        1061184                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst      4340736                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       4340739                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst      4340736                       # number of overall misses
system.cpu0.icache.overall_misses::total      4340739                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst  21916942452                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  21916942452                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst  21916942452                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  21916942452                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           26                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst      5401897                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      5401923                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           26                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst      5401897                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      5401923                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.115385                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.803558                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.803554                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.115385                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.803558                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.803554                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst  5049.130482                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total  5049.126992                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst  5049.130482                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total  5049.126992                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      4340041                       # number of writebacks
system.cpu0.icache.writebacks::total          4340041                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst          188                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          188                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst          188                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          188                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst      4340548                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      4340548                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst      4340548                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      4340548                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst  20469896613                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  20469896613                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst  20469896613                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  20469896613                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.803523                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.803519                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.803523                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.803519                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst  4715.970567                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total  4715.970567                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst  4715.970567                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total  4715.970567                       # average overall mshr miss latency
system.cpu0.icache.replacements               4340041                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           23                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst      1061161                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1061184                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            3                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst      4340736                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      4340739                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst  21916942452                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  21916942452                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           26                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst      5401897                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      5401923                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.115385                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.803558                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.803554                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst  5049.130482                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total  5049.126992                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst          188                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          188                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst      4340548                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      4340548                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst  20469896613                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  20469896613                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.803523                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.803519                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst  4715.970567                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total  4715.970567                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13975776540027                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          508.600028                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            5401734                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          4340550                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             1.244481                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     13945158484065                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     1.003395                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   507.596632                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.001960                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.991400                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.993359                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          411                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           98                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         47555934                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        47555934                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975776540027                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         26                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975776540027                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp        7959345                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty       361851                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean      8140096                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq           21                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp           21                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq        264979                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp       264979                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq      7959347                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port     13021142                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port     11650852                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total           24671994                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port    555557824                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port    497090240                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total          1052648064                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                       278645                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic               17833280                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples       8502992                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.001977                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.044416                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0             8486184     99.80%     99.80% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1               16808      0.20%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total         8502992                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13975776540027                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy     10953783585                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization          35.8                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy     4368833753                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization         14.3                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy     3883614608                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization         12.7                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.inst      4339002                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus0.data      3619275                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total        7958277                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.inst      4339002                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data      3619275                       # number of overall hits
system.cpu0.l2cache.overall_hits::total       7958277                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            5                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst         1546                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data       264495                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total       266049                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            5                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst         1546                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data       264495                       # number of overall misses
system.cpu0.l2cache.overall_misses::total       266049                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst     74226366                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data  20065252329                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total  20139478695                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst     74226366                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data  20065252329                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total  20139478695                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            5                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst      4340548                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data      3883770                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      8224326                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            5                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst      4340548                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data      3883770                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      8224326                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst     0.000356                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.068103                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.032349                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst     0.000356                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.068103                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.032349                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 48011.879690                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 75862.501480                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 75698.381482                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 48011.879690                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 75862.501480                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 75698.381482                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks       278645                       # number of writebacks
system.cpu0.l2cache.writebacks::total          278645                       # number of writebacks
system.cpu0.l2cache.demand_mshr_hits::.switch_cpus0.data            1                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.overall_mshr_hits::.switch_cpus0.data            1                       # number of overall MSHR hits
system.cpu0.l2cache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst         1546                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data       264494                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total       266040                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst         1546                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data       264494                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total       266040                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst     73711548                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data  19977091245                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total  20050802793                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst     73711548                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data  19977091245                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total  20050802793                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000356                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.068102                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.032348                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000356                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.068102                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.032348                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 47678.879690                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 75529.468513                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 75367.624391                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 47678.879690                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 75529.468513                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 75367.624391                       # average overall mshr miss latency
system.cpu0.l2cache.replacements               278645                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks       297085                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       297085                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks       297085                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       297085                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks      7926214                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total      7926214                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks      7926214                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total      7926214                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data           21                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total           21                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data           21                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total           21                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data       200118                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total       200118                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.cpu0.data            3                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data        64858                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total        64861                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data   3631241124                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total   3631241124                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.cpu0.data            3                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data       264976                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total       264979                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.244769                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.244778                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 55987.559345                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 55984.969766                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data        64858                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total        64858                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data   3609643410                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total   3609643410                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.244769                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.244767                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 55654.559345                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 55654.559345                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.inst      4339002                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data      3419157                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total      7758159                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst         1546                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data       199637                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total       201188                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     74226366                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data  16434011205                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total  16508237571                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst      4340548                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      3618794                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      7959347                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.000356                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.055167                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.025277                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 48011.879690                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 82319.465856                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 82053.788352                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_hits::.switch_cpus0.data            1                       # number of ReadSharedReq MSHR hits
system.cpu0.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst         1546                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data       199636                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total       201182                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     73711548                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  16367447835                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total  16441159383                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.000356                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.055166                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.025276                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 47678.879690                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 81986.454522                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 81722.815078                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13975776540027                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        4076.526613                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs          16447645                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs          282741                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs           58.172126                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    13945158484065                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks   373.451582                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     0.112932                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     2.919607                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst   127.591300                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  3572.451192                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.091175                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000028                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000713                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.031150                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.872180                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.995246                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1          647                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         2686                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3          646                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4           71                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses       263445077                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses      263445077                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975776540027                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13975776540027                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13975776540027                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975776540027                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 13945158494055                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  30618045972                       # Cumulative time (in ticks) in various power states
system.cpu0.thread28870.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread28870.numOps                      0                       # Number of Ops committed
system.cpu0.thread28870.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.switch_cpus1.data     26854268                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        26854268                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     27446496                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27446496                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            4                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data       147762                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        147766                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            4                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data       186240                       # number of overall misses
system.cpu1.dcache.overall_misses::total       186244                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data  10649187485                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  10649187485                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data  10649187485                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  10649187485                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            4                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     27002030                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     27002034                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            4                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     27632736                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27632740                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.005472                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005472                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.006740                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006740                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 72069.865629                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 72067.914710                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 57179.915620                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 57178.687555                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       125848                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            285                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   441.571930                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        93205                       # number of writebacks
system.cpu1.dcache.writebacks::total            93205                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data        61959                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        61959                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data        61959                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        61959                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data        85803                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        85803                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data        93777                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        93777                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data   4793753114                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4793753114                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data   5279780600                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5279780600                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.003178                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003178                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.003394                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003394                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 55869.294943                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 55869.294943                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 56301.444917                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 56301.444917                       # average overall mshr miss latency
system.cpu1.dcache.replacements                 93205                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     20419496                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       20419496                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            3                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data       111306                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       111309                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data   7990639362                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   7990639362                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     20530802                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     20530805                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data            1                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.005421                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.005422                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 71789.834888                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 71787.900008                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data        61922                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        61922                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data        49384                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        49384                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data   2149163685                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2149163685                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.002405                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002405                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 43519.433116                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 43519.433116                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data      6434772                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6434772                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data            1                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data        36456                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        36457                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data   2658548123                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   2658548123                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data      6471228                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6471229                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data            1                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.005634                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.005634                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 72924.844278                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 72922.843981                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data           37                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           37                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data        36419                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        36419                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data   2644589429                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2644589429                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.005628                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.005628                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 72615.651967                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 72615.651967                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data       592228                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total       592228                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data        38478                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total        38478                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data       630706                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total       630706                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.061008                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.061008                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data         7974                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total         7974                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data    486027486                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total    486027486                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.012643                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.012643                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data 60951.528217                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 60951.528217                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13975776540027                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          510.037024                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           27540299                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            93717                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           293.866630                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     13945158485064                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.028361                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   510.008663                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000055                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.996111                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.996166                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          436                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           47                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        221155637                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       221155637                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975776540027                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          3                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975776540027                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           22                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     27755738                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        27755760                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           22                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     27755738                       # number of overall hits
system.cpu1.icache.overall_hits::total       27755760                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          432                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           434                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          432                       # number of overall misses
system.cpu1.icache.overall_misses::total          434                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     42386904                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     42386904                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     42386904                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     42386904                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           24                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     27756170                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     27756194                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           24                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     27756170                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     27756194                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.083333                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000016                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000016                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.083333                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000016                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000016                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 98117.833333                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 97665.677419                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 98117.833333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 97665.677419                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst          104                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          104                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst          104                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          104                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst          328                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          328                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst          328                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          328                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst     32796171                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     32796171                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst     32796171                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     32796171                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000012                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000012                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000012                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000012                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 99988.326220                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 99988.326220                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 99988.326220                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 99988.326220                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           22                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     27755738                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       27755760                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            2                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          432                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          434                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     42386904                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     42386904                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           24                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     27756170                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     27756194                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.083333                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000016                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000016                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 98117.833333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 97665.677419                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst          104                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          104                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst          328                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          328                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst     32796171                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     32796171                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 99988.326220                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 99988.326220                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13975776540027                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          323.219132                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           27756090                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              330                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         84109.363636                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     13945158484065                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     2.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   321.219132                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.003906                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.627381                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.631287                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          330                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          327                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.644531                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        222049882                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       222049882                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975776540027                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         24                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975776540027                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp          57691                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty        78105                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean        54884                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq           64                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp           64                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq         36356                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp        36356                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq        57691                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          660                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port       280767                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total             281427                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        21120                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port     11963008                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total            11984128                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                        39784                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic                2546176                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples        133895                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.003062                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.055252                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0              133485     99.69%     99.69% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                 410      0.31%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total          133895                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13975776540027                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy       124448760                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           0.4                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy         328004                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy       93640599                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          0.3                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.data        50176                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total          50176                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data        50176                       # number of overall hits
system.cpu1.l2cache.overall_hits::total         50176                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            4                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst          328                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data        43537                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total        43871                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            4                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst          328                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data        43537                       # number of overall misses
system.cpu1.l2cache.overall_misses::total        43871                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst     32576391                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data   5028567732                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total   5061144123                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst     32576391                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data   5028567732                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total   5061144123                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            4                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst          328                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data        93713                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total        94047                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            4                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst          328                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data        93713                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total        94047                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.464578                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.466480                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.464578                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.466480                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 99318.265244                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 115501.015963                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 115364.229742                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 99318.265244                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 115501.015963                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 115364.229742                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks        39784                       # number of writebacks
system.cpu1.l2cache.writebacks::total           39784                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst          328                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data        43537                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total        43865                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst          328                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data        43537                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total        43865                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst     32467167                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data   5014069911                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total   5046537078                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst     32467167                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data   5014069911                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total   5046537078                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.464578                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.466416                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.464578                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.466416                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 98985.265244                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 115168.015963                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 115047.009643                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 98985.265244                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 115168.015963                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 115047.009643                       # average overall mshr miss latency
system.cpu1.l2cache.replacements                39784                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks        56708                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total        56708                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks        56708                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total        56708                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks        36434                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total        36434                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks        36434                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total        36434                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data           64                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total           64                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data           64                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total           64                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data        13448                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total        13448                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data        22907                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total        22908                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data   2570546547                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total   2570546547                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data        36355                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total        36356                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.630092                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.630102                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 112216.638888                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 112211.740309                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data        22907                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total        22907                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data   2562918516                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total   2562918516                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.630092                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.630075                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 111883.638888                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 111883.638888                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data        36728                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total        36728                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            3                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst          328                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data        20630                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total        20963                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     32576391                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data   2458021185                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total   2490597576                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst          328                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data        57358                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total        57691                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.359671                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.363367                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 99318.265244                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 119147.900388                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 118809.215093                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          328                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data        20630                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total        20958                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     32467167                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data   2451151395                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total   2483618562                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.359671                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.363280                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 98985.265244                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 118814.900388                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 118504.559691                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13975776540027                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        3967.123002                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs            187253                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs           43880                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            4.267388                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    13945158484065                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks     2.035119                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.110911                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     3.097176                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst    25.124221                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  3936.755575                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.000497                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000027                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000756                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.006134                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.961122                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.968536                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1          190                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         1252                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3         2138                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4          505                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses         3039928                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses        3039928                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975776540027                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13975776540027                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13975776540027                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975776540027                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 13945158494055                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  30618045972                       # Cumulative time (in ticks) in various power states
system.cpu1.thread-13007.numInsts                   0                       # Number of Instructions committed
system.cpu1.thread-13007.numOps                     0                       # Number of Ops committed
system.cpu1.thread-13007.numMemRefs                 0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            2                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     17107644                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17107646                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            2                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     17326059                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17326061                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            3                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      3354436                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       3354439                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            3                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      3414953                       # number of overall misses
system.cpu2.dcache.overall_misses::total      3414956                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 151950168394                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 151950168394                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 151950168394                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 151950168394                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            5                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     20462080                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     20462085                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            5                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     20741012                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     20741017                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.600000                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.163934                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.163934                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.600000                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.164647                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.164647                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 45298.276191                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 45298.235679                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 44495.537243                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 44495.498154                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs         2010                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          721                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs               21                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             11                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    95.714286                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    65.545455                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1085600                       # number of writebacks
system.cpu2.dcache.writebacks::total          1085600                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      2303004                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      2303004                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      2303004                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      2303004                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      1051432                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1051432                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      1086388                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1086388                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data  67610167819                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  67610167819                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  71363125105                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  71363125105                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.051384                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.051384                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.052379                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.052379                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 64302.939057                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 64302.939057                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 65688.432774                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 65688.432774                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1085600                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            2                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     12962013                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       12962015                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            3                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      3085545                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      3085548                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 134979598287                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 134979598287                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     16047558                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     16047563                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.600000                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.192275                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.192275                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 43745.788276                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 43745.745743                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      2302978                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2302978                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data       782567                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       782567                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  50729562324                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  50729562324                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.048765                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.048765                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 64824.561123                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 64824.561123                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data      4145631                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       4145631                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data       268891                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       268891                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data  16970570107                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  16970570107                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data      4414522                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      4414522                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.060911                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.060911                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 63113.194964                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 63113.194964                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data           26                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           26                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data       268865                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       268865                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data  16880605495                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  16880605495                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.060905                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.060905                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 62784.689324                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 62784.689324                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data       218415                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total       218415                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data        60517                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total        60517                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data       278932                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total       278932                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.216960                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.216960                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data        34956                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total        34956                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data   3752957286                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total   3752957286                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.125321                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.125321                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data 107362.320803                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 107362.320803                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13975776540027                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.627101                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           18412455                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1086112                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            16.952630                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     13945158486396                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.044367                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.582734                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000087                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.999185                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999272                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          377                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          122                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        167014248                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       167014248                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975776540027                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          5                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975776540027                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           18                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst      5190800                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         5190818                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           18                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst      5190800                       # number of overall hits
system.cpu2.icache.overall_hits::total        5190818                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          540                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           542                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          540                       # number of overall misses
system.cpu2.icache.overall_misses::total          542                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     48760857                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     48760857                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     48760857                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     48760857                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           20                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst      5191340                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      5191360                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           20                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst      5191340                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      5191360                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.100000                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000104                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000104                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.100000                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000104                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000104                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 90297.883333                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 89964.680812                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 90297.883333                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 89964.680812                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks           12                       # number of writebacks
system.cpu2.icache.writebacks::total               12                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           68                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           68                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           68                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           68                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          472                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          472                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          472                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          472                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst     44012610                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     44012610                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst     44012610                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     44012610                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000091                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000091                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000091                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000091                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 93247.055085                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 93247.055085                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 93247.055085                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 93247.055085                       # average overall mshr miss latency
system.cpu2.icache.replacements                    12                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           18                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst      5190800                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        5190818                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          540                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          542                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     48760857                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     48760857                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           20                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst      5191340                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      5191360                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.100000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000104                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000104                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 90297.883333                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 89964.680812                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           68                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           68                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          472                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          472                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst     44012610                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     44012610                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000091                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000091                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 93247.055085                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 93247.055085                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13975776540027                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          258.964359                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            5191292                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              474                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         10952.092827                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     13945158484065                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     2.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   256.964359                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.003906                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.501884                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.505790                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          462                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          103                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          355                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.902344                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         41531354                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        41531354                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975776540027                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         20                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975776540027                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp         817999                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty       637553                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean      1488724                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq          278                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp          278                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq        268588                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp       268587                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq       818000                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          960                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      3258382                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            3259342                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port        31104                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    138989568                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total           139020672                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                      1040665                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic               66602560                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples       2127531                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.001372                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.037022                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0             2124611     99.86%     99.86% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                2920      0.14%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total         2127531                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13975776540027                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy      1446451101                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           4.7                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy         471528                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy     1085115465                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          3.5                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.inst            1                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::.switch_cpus2.data        44262                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total          44263                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.inst            1                       # number of overall hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data        44262                       # number of overall hits
system.cpu2.l2cache.overall_hits::total         44263                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            3                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst          471                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data      1041849                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total      1042325                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            3                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst          471                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data      1041849                       # number of overall misses
system.cpu2.l2cache.overall_misses::total      1042325                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst     43688268                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data  70359452118                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total  70403140386                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst     43688268                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data  70359452118                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total  70403140386                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            3                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst          472                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      1086111                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      1086588                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            3                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst          472                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      1086111                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      1086588                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst     0.997881                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.959247                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.959264                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst     0.997881                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.959247                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.959264                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 92756.407643                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 67533.253013                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 67544.326756                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 92756.407643                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 67533.253013                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 67544.326756                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks      1040665                       # number of writebacks
system.cpu2.l2cache.writebacks::total         1040665                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst          471                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data      1041849                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total      1042320                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst          471                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data      1041849                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total      1042320                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst     43531425                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data  70012517067                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total  70056048492                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst     43531425                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data  70012517067                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total  70056048492                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.997881                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.959247                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.959260                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.997881                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.959247                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.959260                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 92423.407643                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 67200.253652                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 67211.651405                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 92423.407643                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 67200.253652                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 67211.651405                       # average overall mshr miss latency
system.cpu2.l2cache.replacements              1040665                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks       298604                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total       298604                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks       298604                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total       298604                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks       787004                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total       787004                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks       787004                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total       787004                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data          268                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total          268                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_misses::.switch_cpus2.data           10                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_misses::total           10                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_miss_latency::.switch_cpus2.data       147186                       # number of UpgradeReq miss cycles
system.cpu2.l2cache.UpgradeReq_miss_latency::total       147186                       # number of UpgradeReq miss cycles
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data          278                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total          278                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_miss_rate::.switch_cpus2.data     0.035971                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_miss_rate::total     0.035971                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus2.data 14718.600000                       # average UpgradeReq miss latency
system.cpu2.l2cache.UpgradeReq_avg_miss_latency::total 14718.600000                       # average UpgradeReq miss latency
system.cpu2.l2cache.UpgradeReq_mshr_misses::.switch_cpus2.data           10                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_misses::total           10                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus2.data       180486                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::total       180486                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.035971                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::total     0.035971                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data 18048.600000                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::total 18048.600000                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data         3593                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total         3593                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data       264995                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total       264995                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data  16659961029                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total  16659961029                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data       268588                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total       268588                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.986623                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.986623                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 62868.963675                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 62868.963675                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data       264995                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total       264995                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data  16571718027                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total  16571718027                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.986623                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.986623                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 62535.964931                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 62535.964931                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.inst            1                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data        40669                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total        40670                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            3                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst          471                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data       776854                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total       777330                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     43688268                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data  53699491089                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total  53743179357                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst          472                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data       817523                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total       818000                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.997881                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.950253                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.950281                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 92756.407643                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 69124.302751                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 69138.177295                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          471                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       776854                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total       777325                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     43531425                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  53440799040                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total  53484330465                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.997881                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.950253                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.950275                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 92423.407643                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 68791.303179                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 68805.622442                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13975776540027                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        4073.350532                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           2172470                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs         1044761                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            2.079394                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    13945158484065                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks    11.597686                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.017137                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.022108                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst     2.710795                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  4059.002806                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.002831                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000004                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000005                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.000662                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.990967                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.994470                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0          379                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1         3196                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2          521                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        35804345                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       35804345                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975776540027                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13975776540027                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13975776540027                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975776540027                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 13945158494055                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  30618045972                       # Cumulative time (in ticks) in various power states
system.cpu2.thread28870.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread28870.numOps                      0                       # Number of Ops committed
system.cpu2.thread28870.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            4                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data     89555795                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        89555799                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            4                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     89555795                       # number of overall hits
system.cpu3.dcache.overall_hits::total       89555799                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            6                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data      5018980                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       5018986                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            6                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data      5018981                       # number of overall misses
system.cpu3.dcache.overall_misses::total      5018987                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data  43258673357                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  43258673357                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data  43258673357                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  43258673357                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data           10                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     94574775                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     94574785                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data           10                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     94574776                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     94574786                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.600000                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.053069                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.053069                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.600000                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.053069                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.053069                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data  8619.016883                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total  8619.006580                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data  8619.015166                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  8619.004862                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          453                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   226.500000                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1268125                       # number of writebacks
system.cpu3.dcache.writebacks::total          1268125                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data      3746244                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      3746244                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data      3746244                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      3746244                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      1272736                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1272736                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data      1272737                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1272737                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data  16468307873                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  16468307873                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data  16468407773                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  16468407773                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.013457                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.013457                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.013457                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.013457                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 12939.296031                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 12939.296031                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 12939.364357                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 12939.364357                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1268125                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            1                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     66041957                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       66041958                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            5                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      4985086                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      4985091                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data  43084980891                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  43084980891                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     71027043                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     71027049                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.833333                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.070186                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.070186                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data  8642.775850                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total  8642.767181                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data      3746237                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      3746237                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data      1238849                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      1238849                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data  16305908103                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  16305908103                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.017442                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.017442                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 13162.143331                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 13162.143331                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data            3                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     23513838                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      23513841                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data            1                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data        33894                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        33895                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data    173692466                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    173692466                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     23547732                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     23547736                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.250000                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.001439                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.001439                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data  5124.578568                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  5124.427379                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data            7                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data        33887                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        33887                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data    162399770                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    162399770                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.001439                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.001439                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data  4792.391478                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total  4792.391478                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data            1                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data            1                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data        99900                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total        99900                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data        99900                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total        99900                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13975776540027                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.773086                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           90829179                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1268637                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            71.595877                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     13945158484398                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     2.006567                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   509.766519                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.003919                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.995638                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999557                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          248                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          234                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        757866925                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       757866925                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975776540027                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          4                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975776540027                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           23                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     20651720                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        20651743                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           23                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     20651720                       # number of overall hits
system.cpu3.icache.overall_hits::total       20651743                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          149                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           151                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          149                       # number of overall misses
system.cpu3.icache.overall_misses::total          151                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     13830156                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     13830156                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     13830156                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     13830156                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           25                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     20651869                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     20651894                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           25                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     20651869                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     20651894                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.080000                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000007                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.080000                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000007                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 92819.838926                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 91590.437086                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 92819.838926                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 91590.437086                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst           15                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst           15                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst          134                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          134                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst          134                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          134                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     12629691                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     12629691                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     12629691                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     12629691                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 94251.425373                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 94251.425373                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 94251.425373                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 94251.425373                       # average overall mshr miss latency
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           23                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     20651720                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       20651743                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            2                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          149                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          151                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     13830156                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     13830156                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           25                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     20651869                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     20651894                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.080000                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 92819.838926                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 91590.437086                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst           15                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst          134                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          134                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     12629691                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     12629691                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 94251.425373                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 94251.425373                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13975776540027                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          132.728149                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           20651879                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              136                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         151852.051471                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     13945158484065                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     2.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   130.728149                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.003906                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.255328                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.259235                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          136                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          136                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.265625                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        165215288                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       165215288                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975776540027                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         25                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975776540027                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp        1238988                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty       304685                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean      1079413                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq         4103                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp         4103                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq         29785                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp        29785                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq      1238990                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port          272                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port      3813607                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total            3813879                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port         8704                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port    162352768                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total           162361472                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                       115973                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic                7422272                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples       1388851                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.000449                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.021175                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0             1388228     99.96%     99.96% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                 623      0.04%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total         1388851                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13975776540027                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy      1690722585                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           5.5                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy         133866                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy     1268728668                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          4.1                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.inst            1                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus3.data      1149068                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total        1149069                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.inst            1                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data      1149068                       # number of overall hits
system.cpu3.l2cache.overall_hits::total       1149069                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            6                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst          133                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data       119565                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total       119706                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            6                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst          133                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data       119565                       # number of overall misses
system.cpu3.l2cache.overall_misses::total       119706                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst     12533454                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data  11278712997                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total  11291246451                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst     12533454                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data  11278712997                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total  11291246451                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            6                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst          134                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data      1268633                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total      1268775                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            6                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst          134                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data      1268633                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total      1268775                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst     0.992537                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.094247                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.094348                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst     0.992537                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.094247                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.094348                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 94236.496241                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 94331.225668                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 94324.816225                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 94236.496241                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 94331.225668                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 94324.816225                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks       115973                       # number of writebacks
system.cpu3.l2cache.writebacks::total          115973                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst          133                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data       119565                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total       119698                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst          133                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data       119565                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total       119698                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst     12489165                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data  11238897852                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total  11251387017                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst     12489165                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data  11238897852                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total  11251387017                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.992537                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.094247                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.094341                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.992537                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.094247                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.094341                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 93903.496241                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 93998.225668                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 93998.120411                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 93903.496241                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 93998.225668                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 93998.120411                       # average overall mshr miss latency
system.cpu3.l2cache.replacements               115973                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks       289080                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total       289080                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks       289080                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total       289080                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks       978929                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total       978929                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks       978929                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total       978929                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data         4103                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total         4103                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data         4103                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total         4103                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data        29365                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total        29365                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data          419                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total          420                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data     12792528                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total     12792528                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data        29784                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total        29785                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.014068                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.014101                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 30531.093079                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 30458.400000                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data          419                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total          419                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data     12653001                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total     12653001                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.014068                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.014067                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 30198.093079                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 30198.093079                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.inst            1                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data      1119703                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total      1119704                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            5                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst          133                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data       119146                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total       119286                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     12533454                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data  11265920469                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total  11278453923                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst          134                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data      1238849                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total      1238990                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.992537                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.096175                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.096277                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 94236.496241                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 94555.591199                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 94549.686661                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          133                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data       119146                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total       119279                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     12489165                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  11226244851                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total  11238734016                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.992537                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.096175                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.096271                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 93903.496241                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 94222.591199                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 94222.235398                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13975776540027                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        4045.997853                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs           2540887                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs          120069                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs           21.161890                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    13945158484065                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks    61.609954                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     0.024008                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     0.744538                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst     3.165134                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  3980.454218                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.015041                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000006                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000182                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.000773                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.971791                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.987792                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1          224                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         2749                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3          674                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4          424                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses        40774261                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses       40774261                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975776540027                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13975776540027                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13975776540027                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975776540027                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 13945158494055                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  30618045972                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp             1118765                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty        643148                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean       1013787                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict            660564                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq                10                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp               10                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq             353183                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp            353183                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq        1118766                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port       793936                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port       127179                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port      3122428                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port       354878                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                 4398421                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port     33784832                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port      5331712                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port    133125376                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port     15051008                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                187292928                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                            862995                       # Total snoops (count)
system.l3bus.snoopTraffic                    12955584                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples            2335076                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                  2335076    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total              2335076                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 13975776540027                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy           1459047544                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                4.8                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy           177357272                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.6                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy            29284142                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy           694575226                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               2.3                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy            79914084                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               0.3                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.inst          940                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus0.data       123970                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data          657                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.inst            4                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data       385382                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data        17661                       # number of demand (read+write) hits
system.l3cache.demand_hits::total              528614                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.inst          940                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus0.data       123970                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data          657                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.inst            4                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data       385382                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data        17661                       # number of overall hits
system.l3cache.overall_hits::total             528614                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            4                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            6                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          606                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data       140524                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst          328                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data        42880                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          467                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data       656466                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          133                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data       101904                       # number of demand (read+write) misses
system.l3cache.demand_misses::total            943335                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            5                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            4                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            3                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            6                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          606                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data       140524                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst          328                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data        42880                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          467                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data       656466                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          133                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data       101904                       # number of overall misses
system.l3cache.overall_misses::total           943335                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst     53463816                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data  17050103481                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst     31155813                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data   4829814681                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst     41592033                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data  60444070364                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst     11957031                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data  10511148981                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total  92973306200                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst     53463816                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data  17050103481                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst     31155813                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data   4829814681                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst     41592033                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data  60444070364                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst     11957031                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data  10511148981                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total  92973306200                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            4                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            6                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst         1546                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data       264494                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst          328                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data        43537                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst          471                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data      1041848                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst          133                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data       119565                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total         1471949                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            4                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            6                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst         1546                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data       264494                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst          328                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data        43537                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst          471                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data      1041848                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst          133                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data       119565                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total        1471949                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst     0.391979                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.531294                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.984909                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst     0.991507                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.630098                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.852290                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.640875                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst     0.391979                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.531294                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.984909                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst     0.991507                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.630098                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.852290                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.640875                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 88224.118812                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 121332.323881                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 94987.234756                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 112635.603568                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 89062.169165                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 92074.944268                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 89902.488722                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 103147.560263                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 98558.100993                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 88224.118812                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 121332.323881                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 94987.234756                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 112635.603568                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 89062.169165                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 92074.944268                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 89902.488722                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 103147.560263                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 98558.100993                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks         202431                       # number of writebacks
system.l3cache.writebacks::total               202431                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          606                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data       140524                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst          328                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data        42880                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          467                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data       656466                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          133                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data       101904                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total       943308                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          606                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data       140524                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst          328                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data        42880                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          467                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data       656466                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          133                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data       101904                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total       943308                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     49427856                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data  16114213641                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst     28971333                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data   4544233881                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst     38481813                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data  56072013464                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst     11071251                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data   9832468341                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total  86690881580                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     49427856                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data  16114213641                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst     28971333                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data   4544233881                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst     38481813                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data  56072013464                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst     11071251                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data   9832468341                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total  86690881580                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.391979                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.531294                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.984909                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.991507                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.630098                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.852290                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.640856                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.391979                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.531294                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.984909                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.991507                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.630098                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.852290                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.640856                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 81564.118812                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 114672.323881                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 88327.234756                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 105975.603568                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 82402.169165                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 85414.954413                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 83242.488722                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 96487.560263                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 91900.929050                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 81564.118812                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 114672.323881                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 88327.234756                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 105975.603568                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 82402.169165                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 85414.954413                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 83242.488722                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 96487.560263                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 91900.929050                       # average overall mshr miss latency
system.l3cache.replacements                    862995                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks       440717                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total       440717                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks       440717                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total       440717                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks      1013787                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total      1013787                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks      1013787                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total      1013787                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_hits::.switch_cpus2.data           10                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::total              10                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_accesses::.switch_cpus2.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total           10                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus0.data        34903                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus1.data            2                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data       103123                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data          355                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total           138383                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu0.data            3                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data        29955                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data        22905                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data       161871                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data           64                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total         214800                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data   2798608922                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data   2470752772                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data  14064749495                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data      6004989                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total  19340116178                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data        64858                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data        22907                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data       264994                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data          419                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total       353183                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.461855                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.999913                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.610848                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.152745                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.608183                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 93427.104724                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 107869.581838                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 86888.630422                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 93827.953125                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 90037.784814                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data        29955                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data        22905                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data       161871                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data           64                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total       214795                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data   2599108622                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data   2318205472                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data  12986688635                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data      5578749                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total  17909581478                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.461855                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.999913                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.610848                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.152745                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.608169                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 86767.104724                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 101209.581838                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 80228.630422                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 87167.953125                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 83379.880714                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.inst          940                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data        89067                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data          655                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.inst            4                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data       282259                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data        17306                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total       390231                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          606                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data       110569                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst          328                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data        19975                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          467                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data       494595                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          133                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data       101840                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total       728535                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     53463816                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data  14251494559                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     31155813                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data   2359061909                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     41592033                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data  46379320869                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     11957031                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data  10505143992                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total  73633190022                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst         1546                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data       199636                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst          328                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data        20630                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst          471                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data       776854                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst          133                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data       119146                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total      1118766                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.391979                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.553853                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.968250                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.991507                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.636664                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.854750                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.651195                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 88224.118812                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 128892.316644                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 94987.234756                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 118100.721352                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 89062.169165                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 93772.320523                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 89902.488722                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 103153.417046                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 101070.216286                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          606                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data       110569                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          328                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data        19975                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          467                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       494595                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          133                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data       101840                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total       728513                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     49427856                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  13515105019                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     28971333                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data   2226028409                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     38481813                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  43085324829                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     11071251                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data   9826889592                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total  68781300102                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.391979                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.553853                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.968250                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.991507                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.636664                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.854750                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.651175                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 81564.118812                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 122232.316644                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 88327.234756                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 111440.721352                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 82402.169165                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 87112.333988                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 83242.488722                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 96493.417046                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 94413.277597                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 13975776540027                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            60309.345313                       # Cycle average of tags in use
system.l3cache.tags.total_refs                1983128                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs              1454502                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.363441                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         13945203435735                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 60309.345313                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.920248                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.920248                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        62883                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          449                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         4036                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        16560                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        41838                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.959518                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses             48277910                       # Number of tag accesses
system.l3cache.tags.data_accesses            48277910                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975776540027                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    202431.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       606.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples    140524.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples       328.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples     42879.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       467.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples    656454.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       133.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples    101871.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000714239656                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        12604                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        12604                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1881980                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             191847                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      943307                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     202431                       # Number of write requests accepted
system.mem_ctrls.readBursts                    943307                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   202431                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     45                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.99                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      53.92                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                943307                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               202431                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  319317                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  235941                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  165760                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  107244                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   50507                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   24676                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   14776                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    9835                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    6019                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    3788                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   2336                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   1389                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    806                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    474                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    227                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    103                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     47                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   3853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   7526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  10335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  11870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  12739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  13187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  13478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  13828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  14106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  14283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  14452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  14472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  14563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  14372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  14122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  13538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                    702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                    263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        12604                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      74.835132                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     53.832092                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    533.820579                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        12601     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::59392-60415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         12604                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        12604                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.055855                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.051606                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.396233                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            12288     97.49%     97.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               71      0.56%     98.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              158      1.25%     99.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               57      0.45%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               17      0.13%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                9      0.07%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         12604                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    2880                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                60371648                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12955584                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1971.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    423.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   30617816535                       # Total gap between requests
system.mem_ctrls.avgGap                      26723.23                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        38784                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data      8993536                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst        20992                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data      2744256                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        29888                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data     42013056                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst         8512                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data      6519744                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     12951552                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 1266703.530306511093                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 293733080.681175231934                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 685608.511453029118                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 89628680.983519628644                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 976156.020879770163                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 1372166005.418862104416                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 278005.890314795368                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 212937880.092169314623                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 423003729.407703042030                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          606                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data       140524                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst          328                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data        42880                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          467                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data       656465                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          133                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data       101904                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       202431                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     26719354                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data  10845413115                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst     16675735                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data   2935950924                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst     20975624                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data  31469913406                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst      6086476                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data   6012457788                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1618078287379                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     44091.34                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data     77178.37                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     50840.66                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data     68469.00                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     44915.68                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data     47938.45                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     45762.98                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data     59001.20                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   7993233.68                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses           488400                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets               7499                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                     2490                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                  30354                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2           17                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            8                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            4                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        38784                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data      8993536                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst        20992                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data      2744320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        29888                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data     42013760                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst         8512                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data      6521856                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      60373376                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        38784                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst        20992                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        29888                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst         8512                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        98752                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     12955584                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     12955584                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          606                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data       140524                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst          328                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data        42880                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          467                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data       656465                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          133                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data       101904                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         943334                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       202431                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        202431                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         6271                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data        10451                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         4181                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         8361                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         4181                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         6271                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         4181                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data        12542                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst      1266704                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data    293733081                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst       685609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data     89630771                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst       976156                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data   1372188998                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       278006                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data    213006859                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1971822621                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         6271                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         4181                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         4181                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         4181                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst      1266704                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst       685609                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst       976156                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       278006                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      3225286                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    423135416                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       423135416                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    423135416                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         6271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data        10451                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         4181                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         8361                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         4181                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         6271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         4181                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data        12542                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst      1266704                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data    293733081                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst       685609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data     89630771                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst       976156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data   1372188998                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       278006                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data    213006859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      2394958037                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               943262                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              202368                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        29632                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        30191                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        29162                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        31391                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        29978                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        28985                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        28956                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        29481                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        29424                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        31188                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        28763                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        31536                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        31109                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        30085                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        28991                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        30156                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        28249                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        28844                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        29805                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        29532                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        29273                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        30153                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        28179                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        29385                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        28840                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        29187                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        27976                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        28989                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        29119                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        29626                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        27716                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        29361                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         7254                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         6460                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         6344                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         6151                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         7253                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         5678                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         5841                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         5564                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         6863                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         6389                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         6321                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         6636                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         7171                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         6145                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         6689                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         5946                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16         6511                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17         6161                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18         6438                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19         5870                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20         6353                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21         6494                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22         6859                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23         6798                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24         7278                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25         6051                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26         5808                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27         5505                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28         6063                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29         5981                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30         6081                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31         5412                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             34834653518                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            3142948984                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        51334192422                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                36929.99                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           54421.99                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              620823                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              36396                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            65.82                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           17.99                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       488407                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   150.119781                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    97.127468                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   208.649568                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       343884     70.41%     70.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        75810     15.52%     85.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        18904      3.87%     89.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        12253      2.51%     92.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         8742      1.79%     94.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         7113      1.46%     95.56% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         5198      1.06%     96.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         3700      0.76%     97.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        12803      2.62%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       488407                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              60368768                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           12951552                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1971.672121                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              423.003729                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   12.47                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               10.27                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.20                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               57.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 13975776540027                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    1523232783.071995                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    2025101871.105607                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   3967658797.401597                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  760599318.527964                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 10915390324.707920                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 25820173417.752720                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 148183966.694395                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  45160340479.262428                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1474.957785                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE       509306                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2757650000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  27859886666                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 13975776540027                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             728534                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       202431                       # Transaction distribution
system.membus.trans_dist::CleanEvict           660563                       # Transaction distribution
system.membus.trans_dist::ReadExReq            214800                       # Transaction distribution
system.membus.trans_dist::ReadExResp           214800                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         728534                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port      2749662                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total      2749662                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                2749662                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port     73328960                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total     73328960                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                73328960                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            943334                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  943334    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              943334                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 13975776540027                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy           871136410                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               2.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1720407085                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.6                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups         569929                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted       311671                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect          179                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups       160379                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits         160349                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.981294                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed          71204                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups        71251                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits        71137                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses          114                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted           22                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts        12089                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts          158                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples     91617136                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     0.722387                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     1.571217                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     66597293     72.69%     72.69% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1      9780805     10.68%     83.37% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      5317713      5.80%     89.17% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      3848880      4.20%     93.37% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      2155562      2.35%     95.72% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      1263440      1.38%     97.10% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6       801312      0.87%     97.98% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7       344204      0.38%     98.35% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8      1507927      1.65%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total     91617136                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted     53063203                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted      66183035                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           29564521                       # Number of memory references committed
system.switch_cpus0.commit.loads             25517417                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            569558                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating          53567909                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer           35694832                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls        71152                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu     11164183     16.87%     16.87% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult            0      0.00%     16.87% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     16.87% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd       240138      0.36%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu       177880      0.27%     17.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     17.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     17.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc       106728      0.16%     17.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     17.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     17.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     17.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     17.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     17.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     17.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     13927784     21.04%     38.71% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     38.71% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp        17788      0.03%     38.73% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt        97948      0.15%     38.88% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv        26682      0.04%     38.92% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     38.92% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     10859383     16.41%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead      5888570      8.90%     64.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite       702971      1.06%     65.29% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     19628847     29.66%     94.95% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite      3344133      5.05%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total     66183035                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples      1507927                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles        57446844                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     23419594                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         10457019                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles       294886                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles           696                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved       160367                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred           21                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts      66198561                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts           68                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           25522057                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses            4047578                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses              1313399                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses               222351                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975776540027                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles     61138323                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts              53082696                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches             569929                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       302690                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles             30480000                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles           1434                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.cacheLines          5401897                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes          434                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples     91619040                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     0.722664                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     2.123919                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        80714385     88.10%     88.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1          392715      0.43%     88.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2          650317      0.71%     89.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         1091241      1.19%     90.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         1234822      1.35%     91.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5          819245      0.89%     92.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6          548020      0.60%     93.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7          427290      0.47%     93.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8         5741005      6.27%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total     91619040                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.006199                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.577324                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses            5401897                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                   21                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975776540027                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads             140348                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads           4891                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation          550                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores           881                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache          8140                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  30618056295                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles           696                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles        57661661                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       13041221                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         10524369                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     10391065                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts      66196052                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          246                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         40812                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents       3827066                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents       6413863                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands     63402860                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups          188330743                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups        64298060                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups         88793130                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps     63390563                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps           12282                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2530751                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               156304333                       # The number of ROB reads
system.switch_cpus0.rob.writes              132392167                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts         53063203                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps           66183035                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       24242076                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     19772690                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect      1233764                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     16658411                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       16615219                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.740720                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed          73256                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect           11                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups        70078                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits        62170                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses         7908                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted          495                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts    103644279                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          240                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1233429                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples     78311152                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     1.879669                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     2.478743                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     32437483     41.42%     41.42% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     17737861     22.65%     64.07% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      3966715      5.07%     69.14% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3     10073074     12.86%     82.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      3386696      4.32%     86.32% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      1827440      2.33%     88.66% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6       861877      1.10%     89.76% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7       706730      0.90%     90.66% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8      7313276      9.34%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total     78311152                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    101474803                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     147199077                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           21438688                       # Number of memory references committed
system.switch_cpus1.commit.loads             14975043                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          12042222                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating            521368                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          147198503                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls        25609                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass          276      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    122120265     82.96%     82.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult      3639848      2.47%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     14714359     10.00%     95.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite      6202961      4.21%     99.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead       260684      0.18%     99.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite       260684      0.18%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    147199077                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples      7313276                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         7655956                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     45202190                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         25351340                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles     12325739                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles       1347196                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved     15081836                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred          364                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     272246313                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts          987                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           24010885                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           10684321                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                16062                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                  705                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975776540027                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles      1224523                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             207673681                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           24242076                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     16750645                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles             89310211                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles        2695098                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.miscStallCycles           19                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.pendingTrapStallCycles          122                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.cacheLines         27756170                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes          201                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples     91882424                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     3.331364                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     3.356742                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        36158620     39.35%     39.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         5042861      5.49%     44.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         6071435      6.61%     51.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         4554716      4.96%     56.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         4808652      5.23%     61.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         5772191      6.28%     67.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         3383273      3.68%     71.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         1876702      2.04%     73.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        24213974     26.35%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total     91882424                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.263655                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.258646                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           27756193                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                   43                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975776540027                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads            2846584                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads       13163886                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses         2872                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation         8065                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores       8643493                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache           284                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  30618056295                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles       1347196                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles        12552175                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       21282972                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         32558211                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     24141867                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     264657065                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        29481                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents      16619754                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents         39485                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents       5326639                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    380118929                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups          678833835                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       460106504                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups          2660057                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    216985812                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps       163133112                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         50304410                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               320454912                       # The number of ROB reads
system.switch_cpus1.rob.writes              515262623                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        101474803                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          147199077                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups        3401050                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted      3397696                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect         7018                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups      1632529                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits        1632108                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.974212                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed            166                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups          334                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits          101                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses          233                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted           21                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts       161306                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.branchMispredicts         6915                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples     91866764                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     0.909024                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     2.370723                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0     77026457     83.85%     83.85% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1      2048808      2.23%     86.08% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2      1622983      1.77%     87.84% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      1198491      1.30%     89.15% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4       616669      0.67%     89.82% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5       677940      0.74%     90.56% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6       238762      0.26%     90.82% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7       163361      0.18%     90.99% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8      8273293      9.01%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total     91866764                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted     59266195                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted      83509066                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           22030868                       # Number of memory references committed
system.switch_cpus2.commit.loads             17616332                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           3376935                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating          53974476                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer           50246914                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls          131                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass         2071      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu     31924332     38.23%     38.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult         3481      0.00%     38.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv            7      0.00%     38.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd           80      0.00%     38.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     38.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     38.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     38.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     38.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     38.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     38.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     38.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     38.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     38.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu       369946      0.44%     38.68% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     38.68% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     38.68% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc          455      0.00%     38.68% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     38.68% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     38.68% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     38.68% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     38.68% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     38.68% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     38.68% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     11746279     14.07%     52.74% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     52.74% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     52.74% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt      1758314      2.11%     54.85% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv       365440      0.44%     55.29% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     55.29% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     14821779     17.75%     73.04% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     73.04% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt       486014      0.58%     73.62% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     73.62% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     73.62% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     73.62% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     73.62% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     73.62% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     73.62% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     73.62% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     73.62% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     73.62% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     73.62% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     73.62% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     73.62% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     73.62% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     73.62% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead      1284351      1.54%     75.16% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite        31382      0.04%     75.19% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead     16331981     19.56%     94.75% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite      4383154      5.25%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total     83509066                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples      8273293                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles         1070205                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     79602489                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles          8875048                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles      2335045                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles          7387                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved      1623952                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred          105                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts      83784023                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts          501                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           17647212                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses            4415464                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                38618                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                 8986                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975776540027                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles        44324                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts              59607926                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches            3401050                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1632375                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles             91838391                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles          14980                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.cacheLines          5191340                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes          196                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples     91890205                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     0.913827                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     2.391868                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        78252706     85.16%     85.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         1254623      1.37%     86.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2          604639      0.66%     87.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         1049510      1.14%     88.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4          889083      0.97%     89.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5          514519      0.56%     89.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6          493284      0.54%     90.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         1384039      1.51%     91.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8         7447802      8.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total     91890205                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.036990                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.648292                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses            5191340                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                   22                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975776540027                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads            1320674                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads          43720                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation          544                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores          7144                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads            8                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache            31                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  30618056295                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles          7387                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles         2101017                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles       37490326                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         10108618                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     42182826                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts      83732397                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents       207850                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       4189917                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents       2332376                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents      35778650                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands     98893811                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups          226021049                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups        71783587                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups         98046400                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps     98596610                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps          297090                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         13386976                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               167263843                       # The number of ROB reads
system.switch_cpus2.rob.writes              167364325                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts         59266195                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps           83509066                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups        3148782                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted      2927287                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect       149724                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups      2775602                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits        2775312                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.989552                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed         111755                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect            4                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups          352                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits          122                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses          230                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted            5                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts      5998896                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts       149702                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples     91080036                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     3.262526                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     3.417539                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     30654923     33.66%     33.66% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     15299608     16.80%     50.46% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      5949309      6.53%     56.99% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3      5495690      6.03%     63.02% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      1419140      1.56%     64.58% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      1038707      1.14%     65.72% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      2770737      3.04%     68.76% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      1644174      1.81%     70.57% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     26807748     29.43%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total     91080036                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    250000006                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     297151015                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           97847752                       # Number of memory references committed
system.switch_cpus3.commit.loads             74300017                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           2648180                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating         219293270                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          161118285                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls        88561                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass        50193      0.02%      0.02% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu     84341237     28.38%     28.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult        30135      0.01%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu       165110      0.06%     28.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc          738      0.00%     28.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd     55512958     18.68%     47.15% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     47.15% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     47.15% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt      3365433      1.13%     48.28% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     48.28% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     48.28% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult     55837459     18.79%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     10553041      3.55%     70.62% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite      3960331      1.33%     71.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead     63746976     21.45%     93.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite     19587404      6.59%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    297151015                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     26807748                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         5447810                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     47459977                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         27948374                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles     10913587                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles        153433                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved      2689899                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred           23                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     305773324                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts           94                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           74734608                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           23618070                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                 4884                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                   23                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975776540027                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles       117357                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             259238454                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches            3148782                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      2887189                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles             91652387                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles         306910                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.cacheLines         20651869                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes           62                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples     91923199                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     3.361524                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.570431                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        43352917     47.16%     47.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         2276045      2.48%     49.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         2434782      2.65%     52.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         1448970      1.58%     53.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         7056566      7.68%     61.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         1068459      1.16%     62.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         3375965      3.67%     66.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         3590799      3.91%     70.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        27318696     29.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total     91923199                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.034246                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.819462                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           20651869                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   13                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975776540027                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads            3707533                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads        1046943                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses          184                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation         4102                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores        151485                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads           18                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache             2                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  30618056295                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles        153433                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        10470479                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       18218822                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         33757187                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     29323260                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     304775429                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents       621144                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       8582214                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents      17445193                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents         79793                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    331546621                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups          878992947                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       317203127                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups        409403119                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    322157056                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps         9389467                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         57377636                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               367422199                       # The number of ROB reads
system.switch_cpus3.rob.writes              607148863                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        250000006                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          297151015                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
