set_min_delay 4.0 -rise -from [get_clocks {core_clk}] -through xor* -rise_through net2 -fall_through [get_pins flop_Q] -to [get_ports clk2] -rise_to [get_ports clk2] -fall_to adder1 -ignore_clock_latency -probe -reset_path
