--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml sdram_ov5640_lcd.twx sdram_ov5640_lcd.ncd -o
sdram_ov5640_lcd.twr sdram_ov5640_lcd.pcf -ucf sdram_ov5640_lcd.ucf

Design file:              sdram_ov5640_lcd.ncd
Physical constraint file: sdram_ov5640_lcd.pcf
Device,package,speed:     xc6slx9,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.948ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: u_system_ctrl/u_sdram_pll/pll_base_inst/PLL_ADV/CLKOUT1
  Logical resource: u_system_ctrl/u_sdram_pll/pll_base_inst/PLL_ADV/CLKOUT1
  Location pin: PLL_ADV_X0Y0.CLKOUT1
  Clock network: u_system_ctrl/u_sdram_pll/clkout1
--------------------------------------------------------------------------------
Slack: 12.630ns (max period limit - period)
  Period: 40.000ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKFB)
  Physical resource: u_system_ctrl/u_sdram_pll/pll_base_inst/PLL_ADV/CLKFBOUT
  Logical resource: u_system_ctrl/u_sdram_pll/pll_base_inst/PLL_ADV/CLKFBOUT
  Location pin: PLL_ADV_X0Y0.CLKFBOUT
  Clock network: u_system_ctrl/u_sdram_pll/clkfbout
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: u_system_ctrl/u_sdram_pll/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: u_system_ctrl/u_sdram_pll/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: u_system_ctrl/u_sdram_pll/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u_system_ctrl_u_sdram_pll_clkout1 = PERIOD TIMEGRP        
 "u_system_ctrl_u_sdram_pll_clkout1" TS_sys_clk_pin * 2.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 165 paths analyzed, 40 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.911ns.
--------------------------------------------------------------------------------

Paths for end point u_system_ctrl/delay_cnt_0 (SLICE_X14Y50.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_system_ctrl/delay_cnt_5 (FF)
  Destination:          u_system_ctrl/delay_cnt_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.790ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.194 - 0.203)
  Source Clock:         u_system_ctrl/clk_c1 rising at 0.000ns
  Destination Clock:    u_system_ctrl/clk_c1 rising at 8.000ns
  Clock Uncertainty:    0.112ns

  Clock Uncertainty:          0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.213ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_system_ctrl/delay_cnt_5 to u_system_ctrl/delay_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y51.BQ      Tcko                  0.476   u_system_ctrl/delay_cnt<7>
                                                       u_system_ctrl/delay_cnt_5
    SLICE_X13Y53.B1      net (fanout=2)        0.950   u_system_ctrl/delay_cnt<5>
    SLICE_X13Y53.B       Tilo                  0.259   u_system_ctrl/delay_done
                                                       u_system_ctrl/GND_2_o_GND_2_o_equal_1_o<9>_SW0
    SLICE_X13Y53.D2      net (fanout=2)        0.535   N0
    SLICE_X13Y53.D       Tilo                  0.259   u_system_ctrl/delay_done
                                                       u_system_ctrl/GND_2_o_GND_2_o_equal_1_o_inv
    SLICE_X14Y50.CE      net (fanout=3)        0.997   u_system_ctrl/GND_2_o_GND_2_o_equal_1_o_inv
    SLICE_X14Y50.CLK     Tceck                 0.314   u_system_ctrl/delay_cnt<3>
                                                       u_system_ctrl/delay_cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      3.790ns (1.308ns logic, 2.482ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_system_ctrl/delay_cnt_3 (FF)
  Destination:          u_system_ctrl/delay_cnt_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.664ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         u_system_ctrl/clk_c1 rising at 0.000ns
  Destination Clock:    u_system_ctrl/clk_c1 rising at 8.000ns
  Clock Uncertainty:    0.112ns

  Clock Uncertainty:          0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.213ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_system_ctrl/delay_cnt_3 to u_system_ctrl/delay_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y50.DQ      Tcko                  0.476   u_system_ctrl/delay_cnt<3>
                                                       u_system_ctrl/delay_cnt_3
    SLICE_X13Y53.B4      net (fanout=2)        0.824   u_system_ctrl/delay_cnt<3>
    SLICE_X13Y53.B       Tilo                  0.259   u_system_ctrl/delay_done
                                                       u_system_ctrl/GND_2_o_GND_2_o_equal_1_o<9>_SW0
    SLICE_X13Y53.D2      net (fanout=2)        0.535   N0
    SLICE_X13Y53.D       Tilo                  0.259   u_system_ctrl/delay_done
                                                       u_system_ctrl/GND_2_o_GND_2_o_equal_1_o_inv
    SLICE_X14Y50.CE      net (fanout=3)        0.997   u_system_ctrl/GND_2_o_GND_2_o_equal_1_o_inv
    SLICE_X14Y50.CLK     Tceck                 0.314   u_system_ctrl/delay_cnt<3>
                                                       u_system_ctrl/delay_cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      3.664ns (1.308ns logic, 2.356ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.242ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_system_ctrl/delay_cnt_8 (FF)
  Destination:          u_system_ctrl/delay_cnt_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.639ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.194 - 0.201)
  Source Clock:         u_system_ctrl/clk_c1 rising at 0.000ns
  Destination Clock:    u_system_ctrl/clk_c1 rising at 8.000ns
  Clock Uncertainty:    0.112ns

  Clock Uncertainty:          0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.213ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_system_ctrl/delay_cnt_8 to u_system_ctrl/delay_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y52.AQ      Tcko                  0.476   u_system_ctrl/delay_cnt<9>
                                                       u_system_ctrl/delay_cnt_8
    SLICE_X13Y53.B3      net (fanout=2)        0.799   u_system_ctrl/delay_cnt<8>
    SLICE_X13Y53.B       Tilo                  0.259   u_system_ctrl/delay_done
                                                       u_system_ctrl/GND_2_o_GND_2_o_equal_1_o<9>_SW0
    SLICE_X13Y53.D2      net (fanout=2)        0.535   N0
    SLICE_X13Y53.D       Tilo                  0.259   u_system_ctrl/delay_done
                                                       u_system_ctrl/GND_2_o_GND_2_o_equal_1_o_inv
    SLICE_X14Y50.CE      net (fanout=3)        0.997   u_system_ctrl/GND_2_o_GND_2_o_equal_1_o_inv
    SLICE_X14Y50.CLK     Tceck                 0.314   u_system_ctrl/delay_cnt<3>
                                                       u_system_ctrl/delay_cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      3.639ns (1.308ns logic, 2.331ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------

Paths for end point u_system_ctrl/delay_cnt_3 (SLICE_X14Y50.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.112ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_system_ctrl/delay_cnt_5 (FF)
  Destination:          u_system_ctrl/delay_cnt_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.767ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.194 - 0.203)
  Source Clock:         u_system_ctrl/clk_c1 rising at 0.000ns
  Destination Clock:    u_system_ctrl/clk_c1 rising at 8.000ns
  Clock Uncertainty:    0.112ns

  Clock Uncertainty:          0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.213ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_system_ctrl/delay_cnt_5 to u_system_ctrl/delay_cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y51.BQ      Tcko                  0.476   u_system_ctrl/delay_cnt<7>
                                                       u_system_ctrl/delay_cnt_5
    SLICE_X13Y53.B1      net (fanout=2)        0.950   u_system_ctrl/delay_cnt<5>
    SLICE_X13Y53.B       Tilo                  0.259   u_system_ctrl/delay_done
                                                       u_system_ctrl/GND_2_o_GND_2_o_equal_1_o<9>_SW0
    SLICE_X13Y53.D2      net (fanout=2)        0.535   N0
    SLICE_X13Y53.D       Tilo                  0.259   u_system_ctrl/delay_done
                                                       u_system_ctrl/GND_2_o_GND_2_o_equal_1_o_inv
    SLICE_X14Y50.CE      net (fanout=3)        0.997   u_system_ctrl/GND_2_o_GND_2_o_equal_1_o_inv
    SLICE_X14Y50.CLK     Tceck                 0.291   u_system_ctrl/delay_cnt<3>
                                                       u_system_ctrl/delay_cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      3.767ns (1.285ns logic, 2.482ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.247ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_system_ctrl/delay_cnt_3 (FF)
  Destination:          u_system_ctrl/delay_cnt_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.641ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         u_system_ctrl/clk_c1 rising at 0.000ns
  Destination Clock:    u_system_ctrl/clk_c1 rising at 8.000ns
  Clock Uncertainty:    0.112ns

  Clock Uncertainty:          0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.213ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_system_ctrl/delay_cnt_3 to u_system_ctrl/delay_cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y50.DQ      Tcko                  0.476   u_system_ctrl/delay_cnt<3>
                                                       u_system_ctrl/delay_cnt_3
    SLICE_X13Y53.B4      net (fanout=2)        0.824   u_system_ctrl/delay_cnt<3>
    SLICE_X13Y53.B       Tilo                  0.259   u_system_ctrl/delay_done
                                                       u_system_ctrl/GND_2_o_GND_2_o_equal_1_o<9>_SW0
    SLICE_X13Y53.D2      net (fanout=2)        0.535   N0
    SLICE_X13Y53.D       Tilo                  0.259   u_system_ctrl/delay_done
                                                       u_system_ctrl/GND_2_o_GND_2_o_equal_1_o_inv
    SLICE_X14Y50.CE      net (fanout=3)        0.997   u_system_ctrl/GND_2_o_GND_2_o_equal_1_o_inv
    SLICE_X14Y50.CLK     Tceck                 0.291   u_system_ctrl/delay_cnt<3>
                                                       u_system_ctrl/delay_cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      3.641ns (1.285ns logic, 2.356ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_system_ctrl/delay_cnt_8 (FF)
  Destination:          u_system_ctrl/delay_cnt_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.616ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.194 - 0.201)
  Source Clock:         u_system_ctrl/clk_c1 rising at 0.000ns
  Destination Clock:    u_system_ctrl/clk_c1 rising at 8.000ns
  Clock Uncertainty:    0.112ns

  Clock Uncertainty:          0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.213ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_system_ctrl/delay_cnt_8 to u_system_ctrl/delay_cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y52.AQ      Tcko                  0.476   u_system_ctrl/delay_cnt<9>
                                                       u_system_ctrl/delay_cnt_8
    SLICE_X13Y53.B3      net (fanout=2)        0.799   u_system_ctrl/delay_cnt<8>
    SLICE_X13Y53.B       Tilo                  0.259   u_system_ctrl/delay_done
                                                       u_system_ctrl/GND_2_o_GND_2_o_equal_1_o<9>_SW0
    SLICE_X13Y53.D2      net (fanout=2)        0.535   N0
    SLICE_X13Y53.D       Tilo                  0.259   u_system_ctrl/delay_done
                                                       u_system_ctrl/GND_2_o_GND_2_o_equal_1_o_inv
    SLICE_X14Y50.CE      net (fanout=3)        0.997   u_system_ctrl/GND_2_o_GND_2_o_equal_1_o_inv
    SLICE_X14Y50.CLK     Tceck                 0.291   u_system_ctrl/delay_cnt<3>
                                                       u_system_ctrl/delay_cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      3.616ns (1.285ns logic, 2.331ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------

Paths for end point u_system_ctrl/delay_cnt_2 (SLICE_X14Y50.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.114ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_system_ctrl/delay_cnt_5 (FF)
  Destination:          u_system_ctrl/delay_cnt_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.765ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.194 - 0.203)
  Source Clock:         u_system_ctrl/clk_c1 rising at 0.000ns
  Destination Clock:    u_system_ctrl/clk_c1 rising at 8.000ns
  Clock Uncertainty:    0.112ns

  Clock Uncertainty:          0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.213ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_system_ctrl/delay_cnt_5 to u_system_ctrl/delay_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y51.BQ      Tcko                  0.476   u_system_ctrl/delay_cnt<7>
                                                       u_system_ctrl/delay_cnt_5
    SLICE_X13Y53.B1      net (fanout=2)        0.950   u_system_ctrl/delay_cnt<5>
    SLICE_X13Y53.B       Tilo                  0.259   u_system_ctrl/delay_done
                                                       u_system_ctrl/GND_2_o_GND_2_o_equal_1_o<9>_SW0
    SLICE_X13Y53.D2      net (fanout=2)        0.535   N0
    SLICE_X13Y53.D       Tilo                  0.259   u_system_ctrl/delay_done
                                                       u_system_ctrl/GND_2_o_GND_2_o_equal_1_o_inv
    SLICE_X14Y50.CE      net (fanout=3)        0.997   u_system_ctrl/GND_2_o_GND_2_o_equal_1_o_inv
    SLICE_X14Y50.CLK     Tceck                 0.289   u_system_ctrl/delay_cnt<3>
                                                       u_system_ctrl/delay_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      3.765ns (1.283ns logic, 2.482ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.249ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_system_ctrl/delay_cnt_3 (FF)
  Destination:          u_system_ctrl/delay_cnt_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.639ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         u_system_ctrl/clk_c1 rising at 0.000ns
  Destination Clock:    u_system_ctrl/clk_c1 rising at 8.000ns
  Clock Uncertainty:    0.112ns

  Clock Uncertainty:          0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.213ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_system_ctrl/delay_cnt_3 to u_system_ctrl/delay_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y50.DQ      Tcko                  0.476   u_system_ctrl/delay_cnt<3>
                                                       u_system_ctrl/delay_cnt_3
    SLICE_X13Y53.B4      net (fanout=2)        0.824   u_system_ctrl/delay_cnt<3>
    SLICE_X13Y53.B       Tilo                  0.259   u_system_ctrl/delay_done
                                                       u_system_ctrl/GND_2_o_GND_2_o_equal_1_o<9>_SW0
    SLICE_X13Y53.D2      net (fanout=2)        0.535   N0
    SLICE_X13Y53.D       Tilo                  0.259   u_system_ctrl/delay_done
                                                       u_system_ctrl/GND_2_o_GND_2_o_equal_1_o_inv
    SLICE_X14Y50.CE      net (fanout=3)        0.997   u_system_ctrl/GND_2_o_GND_2_o_equal_1_o_inv
    SLICE_X14Y50.CLK     Tceck                 0.289   u_system_ctrl/delay_cnt<3>
                                                       u_system_ctrl/delay_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      3.639ns (1.283ns logic, 2.356ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_system_ctrl/delay_cnt_8 (FF)
  Destination:          u_system_ctrl/delay_cnt_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.614ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.194 - 0.201)
  Source Clock:         u_system_ctrl/clk_c1 rising at 0.000ns
  Destination Clock:    u_system_ctrl/clk_c1 rising at 8.000ns
  Clock Uncertainty:    0.112ns

  Clock Uncertainty:          0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.213ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_system_ctrl/delay_cnt_8 to u_system_ctrl/delay_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y52.AQ      Tcko                  0.476   u_system_ctrl/delay_cnt<9>
                                                       u_system_ctrl/delay_cnt_8
    SLICE_X13Y53.B3      net (fanout=2)        0.799   u_system_ctrl/delay_cnt<8>
    SLICE_X13Y53.B       Tilo                  0.259   u_system_ctrl/delay_done
                                                       u_system_ctrl/GND_2_o_GND_2_o_equal_1_o<9>_SW0
    SLICE_X13Y53.D2      net (fanout=2)        0.535   N0
    SLICE_X13Y53.D       Tilo                  0.259   u_system_ctrl/delay_done
                                                       u_system_ctrl/GND_2_o_GND_2_o_equal_1_o_inv
    SLICE_X14Y50.CE      net (fanout=3)        0.997   u_system_ctrl/GND_2_o_GND_2_o_equal_1_o_inv
    SLICE_X14Y50.CLK     Tceck                 0.289   u_system_ctrl/delay_cnt<3>
                                                       u_system_ctrl/delay_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      3.614ns (1.283ns logic, 2.331ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u_system_ctrl_u_sdram_pll_clkout1 = PERIOD TIMEGRP
        "u_system_ctrl_u_sdram_pll_clkout1" TS_sys_clk_pin * 2.5 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u_system_ctrl/delay_cnt_5 (SLICE_X14Y51.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.511ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_system_ctrl/delay_cnt_5 (FF)
  Destination:          u_system_ctrl/delay_cnt_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.511ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         u_system_ctrl/clk_c1 rising at 8.000ns
  Destination Clock:    u_system_ctrl/clk_c1 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_system_ctrl/delay_cnt_5 to u_system_ctrl/delay_cnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y51.BQ      Tcko                  0.200   u_system_ctrl/delay_cnt<7>
                                                       u_system_ctrl/delay_cnt_5
    SLICE_X14Y51.B5      net (fanout=2)        0.077   u_system_ctrl/delay_cnt<5>
    SLICE_X14Y51.CLK     Tah         (-Th)    -0.234   u_system_ctrl/delay_cnt<7>
                                                       u_system_ctrl/delay_cnt<5>_rt
                                                       u_system_ctrl/Mcount_delay_cnt_cy<7>
                                                       u_system_ctrl/delay_cnt_5
    -------------------------------------------------  ---------------------------
    Total                                      0.511ns (0.434ns logic, 0.077ns route)
                                                       (84.9% logic, 15.1% route)

--------------------------------------------------------------------------------

Paths for end point u_system_ctrl/delay_cnt_9 (SLICE_X14Y52.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.511ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_system_ctrl/delay_cnt_9 (FF)
  Destination:          u_system_ctrl/delay_cnt_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.511ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         u_system_ctrl/clk_c1 rising at 8.000ns
  Destination Clock:    u_system_ctrl/clk_c1 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_system_ctrl/delay_cnt_9 to u_system_ctrl/delay_cnt_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y52.BQ      Tcko                  0.200   u_system_ctrl/delay_cnt<9>
                                                       u_system_ctrl/delay_cnt_9
    SLICE_X14Y52.B5      net (fanout=3)        0.077   u_system_ctrl/delay_cnt<9>
    SLICE_X14Y52.CLK     Tah         (-Th)    -0.234   u_system_ctrl/delay_cnt<9>
                                                       u_system_ctrl/delay_cnt<9>_rt
                                                       u_system_ctrl/Mcount_delay_cnt_xor<9>
                                                       u_system_ctrl/delay_cnt_9
    -------------------------------------------------  ---------------------------
    Total                                      0.511ns (0.434ns logic, 0.077ns route)
                                                       (84.9% logic, 15.1% route)

--------------------------------------------------------------------------------

Paths for end point u_system_ctrl/delay_cnt_1 (SLICE_X14Y50.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.513ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_system_ctrl/delay_cnt_1 (FF)
  Destination:          u_system_ctrl/delay_cnt_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.513ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         u_system_ctrl/clk_c1 rising at 8.000ns
  Destination Clock:    u_system_ctrl/clk_c1 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_system_ctrl/delay_cnt_1 to u_system_ctrl/delay_cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y50.BQ      Tcko                  0.200   u_system_ctrl/delay_cnt<3>
                                                       u_system_ctrl/delay_cnt_1
    SLICE_X14Y50.B5      net (fanout=3)        0.079   u_system_ctrl/delay_cnt<1>
    SLICE_X14Y50.CLK     Tah         (-Th)    -0.234   u_system_ctrl/delay_cnt<3>
                                                       u_system_ctrl/delay_cnt<1>_rt
                                                       u_system_ctrl/Mcount_delay_cnt_cy<3>
                                                       u_system_ctrl/delay_cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      0.513ns (0.434ns logic, 0.079ns route)
                                                       (84.6% logic, 15.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_system_ctrl_u_sdram_pll_clkout1 = PERIOD TIMEGRP
        "u_system_ctrl_u_sdram_pll_clkout1" TS_sys_clk_pin * 2.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.334ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: u_system_ctrl/u_sdram_pll/clkout2_buf/I0
  Logical resource: u_system_ctrl/u_sdram_pll/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: u_system_ctrl/u_sdram_pll/clkout1
--------------------------------------------------------------------------------
Slack: 7.524ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.238ns (Trpw)
  Physical resource: u_system_ctrl/delay_cnt<3>/SR
  Logical resource: u_system_ctrl/delay_cnt_0/SR
  Location pin: SLICE_X14Y50.SR
  Clock network: rst_n_inv
--------------------------------------------------------------------------------
Slack: 7.524ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.238ns (Trpw)
  Physical resource: u_system_ctrl/delay_cnt<3>/SR
  Logical resource: u_system_ctrl/delay_cnt_1/SR
  Location pin: SLICE_X14Y50.SR
  Clock network: rst_n_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u_system_ctrl_u_sdram_pll_clkout5 = PERIOD TIMEGRP        
 "u_system_ctrl_u_sdram_pll_clkout5" TS_sys_clk_pin * 0.239726027 HIGH         
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3025230311286579400000000000000 paths analyzed, 2303 endpoints analyzed, 578 failing endpoints
 578 timing errors detected. (578 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is 613446.080ns.
--------------------------------------------------------------------------------

Paths for end point j3green_led_3r (OLOGIC_X3Y60.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -7.352ns (requirement - (data path - clock path skew + uncertainty))
  Source:               power_on_delay_inst/initial_en (FF)
  Destination:          j3green_led_3r (FF)
  Requirement:          0.001ns
  Data Path Delay:      6.987ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.086ns (1.910 - 1.996)
  Source Clock:         clk_camera rising at 475542.856ns
  Destination Clock:    bn_test_clk rising at 475542.857ns
  Clock Uncertainty:    0.280ns

  Clock Uncertainty:          0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.312ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: power_on_delay_inst/initial_en to j3green_led_3r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y37.BMUX     Tshcko                0.535   _n0828_inv
                                                       power_on_delay_inst/initial_en
    SLICE_X13Y27.B3      net (fanout=37)       1.717   power_on_delay_inst/initial_en
    SLICE_X13Y27.B       Tilo                  0.259   counterTestAdd6<11>
                                                       initial_en_inv461_INV_0
    OLOGIC_X3Y60.SR      net (fanout=124)      3.454   initial_en_inv
    OLOGIC_X3Y60.CLK0    Tosrck                1.022   j3green_led_3r
                                                       j3green_led_3r
    -------------------------------------------------  ---------------------------
    Total                                      6.987ns (1.816ns logic, 5.171ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------

Paths for end point j3red_led_1r_1 (ILOGIC_X5Y61.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -6.817ns (requirement - (data path - clock path skew + uncertainty))
  Source:               power_on_delay_inst/initial_en (FF)
  Destination:          j3red_led_1r_1 (FF)
  Requirement:          0.001ns
  Data Path Delay:      6.454ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.084ns (1.912 - 1.996)
  Source Clock:         clk_camera rising at 475542.856ns
  Destination Clock:    bn_test_clk rising at 475542.857ns
  Clock Uncertainty:    0.280ns

  Clock Uncertainty:          0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.312ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: power_on_delay_inst/initial_en to j3red_led_1r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y37.BMUX     Tshcko                0.535   _n0828_inv
                                                       power_on_delay_inst/initial_en
    SLICE_X13Y27.B3      net (fanout=37)       1.717   power_on_delay_inst/initial_en
    SLICE_X13Y27.B       Tilo                  0.259   counterTestAdd6<11>
                                                       initial_en_inv461_INV_0
    ILOGIC_X5Y61.SR      net (fanout=124)      2.968   initial_en_inv
    ILOGIC_X5Y61.CLK0    Tisrck                0.975   j3sensor1_IBUF
                                                       j3red_led_1r_1
    -------------------------------------------------  ---------------------------
    Total                                      6.454ns (1.769ns logic, 4.685ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------

Paths for end point counterTest3_3 (SLICE_X0Y6.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -6.515ns (requirement - (data path - clock path skew + uncertainty))
  Source:               power_on_delay_inst/initial_en (FF)
  Destination:          counterTest3_3 (FF)
  Requirement:          0.001ns
  Data Path Delay:      5.660ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.576ns (1.420 - 1.996)
  Source Clock:         clk_camera rising at 475542.856ns
  Destination Clock:    bn_test_clk rising at 475542.857ns
  Clock Uncertainty:    0.280ns

  Clock Uncertainty:          0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.312ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: power_on_delay_inst/initial_en to counterTest3_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y37.BMUX     Tshcko                0.535   _n0828_inv
                                                       power_on_delay_inst/initial_en
    SLICE_X13Y27.B3      net (fanout=37)       1.717   power_on_delay_inst/initial_en
    SLICE_X13Y27.B       Tilo                  0.259   counterTestAdd6<11>
                                                       initial_en_inv461_INV_0
    SLICE_X0Y6.SR        net (fanout=124)      2.721   initial_en_inv
    SLICE_X0Y6.CLK       Tsrck                 0.428   counterTest3<3>
                                                       counterTest3_3
    -------------------------------------------------  ---------------------------
    Total                                      5.660ns (1.222ns logic, 4.438ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u_system_ctrl_u_sdram_pll_clkout5 = PERIOD TIMEGRP
        "u_system_ctrl_u_sdram_pll_clkout5" TS_sys_clk_pin * 0.239726027 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point counterTestAdd7_7 (SLICE_X16Y27.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.374ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fl_sum_FSM_FFd10 (FF)
  Destination:          counterTestAdd7_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.074 - 0.073)
  Source Clock:         bn_test_clk rising at 0.000ns
  Destination Clock:    bn_test_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fl_sum_FSM_FFd10 to counterTestAdd7_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y29.BQ      Tcko                  0.198   fl_sum_FSM_FFd10
                                                       fl_sum_FSM_FFd10
    SLICE_X16Y27.CE      net (fanout=14)       0.285   fl_sum_FSM_FFd10
    SLICE_X16Y27.CLK     Tckce       (-Th)     0.108   counterTestAdd7<7>
                                                       counterTestAdd7_7
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.090ns logic, 0.285ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------

Paths for end point counterTestAdd7_6 (SLICE_X16Y27.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.378ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fl_sum_FSM_FFd10 (FF)
  Destination:          counterTestAdd7_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.379ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.074 - 0.073)
  Source Clock:         bn_test_clk rising at 0.000ns
  Destination Clock:    bn_test_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fl_sum_FSM_FFd10 to counterTestAdd7_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y29.BQ      Tcko                  0.198   fl_sum_FSM_FFd10
                                                       fl_sum_FSM_FFd10
    SLICE_X16Y27.CE      net (fanout=14)       0.285   fl_sum_FSM_FFd10
    SLICE_X16Y27.CLK     Tckce       (-Th)     0.104   counterTestAdd7<7>
                                                       counterTestAdd7_6
    -------------------------------------------------  ---------------------------
    Total                                      0.379ns (0.094ns logic, 0.285ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------

Paths for end point counterTestAdd7_5 (SLICE_X16Y27.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.380ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fl_sum_FSM_FFd10 (FF)
  Destination:          counterTestAdd7_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.381ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.074 - 0.073)
  Source Clock:         bn_test_clk rising at 0.000ns
  Destination Clock:    bn_test_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fl_sum_FSM_FFd10 to counterTestAdd7_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y29.BQ      Tcko                  0.198   fl_sum_FSM_FFd10
                                                       fl_sum_FSM_FFd10
    SLICE_X16Y27.CE      net (fanout=14)       0.285   fl_sum_FSM_FFd10
    SLICE_X16Y27.CLK     Tckce       (-Th)     0.102   counterTestAdd7<7>
                                                       counterTestAdd7_5
    -------------------------------------------------  ---------------------------
    Total                                      0.381ns (0.096ns logic, 0.285ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_system_ctrl_u_sdram_pll_clkout5 = PERIOD TIMEGRP
        "u_system_ctrl_u_sdram_pll_clkout5" TS_sys_clk_pin * 0.239726027 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 80.762ns (period - min period limit)
  Period: 83.428ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: u_system_ctrl/u_sdram_pll/clkout6_buf/I0
  Logical resource: u_system_ctrl/u_sdram_pll/clkout6_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: u_system_ctrl/u_sdram_pll/clkout5
--------------------------------------------------------------------------------
Slack: 81.179ns (period - min period limit)
  Period: 83.428ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: j3green_led_3r/CLK0
  Logical resource: j3green_led_3r/CK0
  Location pin: OLOGIC_X3Y60.CLK0
  Clock network: bn_test_clk
--------------------------------------------------------------------------------
Slack: 81.562ns (period - min period limit)
  Period: 83.428ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: sensor1_IBUF/CLK0
  Logical resource: green_led_1r/CLK0
  Location pin: ILOGIC_X12Y18.CLK0
  Clock network: bn_test_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u_system_ctrl_u_sdram_pll_clkout0 = PERIOD TIMEGRP        
 "u_system_ctrl_u_sdram_pll_clkout0" TS_sys_clk_pin * 0.460526316 HIGH         
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1077 paths analyzed, 204 endpoints analyzed, 1 failing endpoint
 1 timing error detected. (1 setup error, 0 hold errors, 0 component switching limit errors)
 Minimum period is  89.251ns.
--------------------------------------------------------------------------------

Paths for end point power_on_delay_inst/camera_pwnd_reg (SLICE_X15Y52.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -1.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_system_ctrl/delay_done (FF)
  Destination:          power_on_delay_inst/camera_pwnd_reg (FF)
  Requirement:          1.142ns
  Data Path Delay:      1.442ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.640ns (1.381 - 2.021)
  Source Clock:         u_system_ctrl/clk_c1 rising at 216.000ns
  Destination Clock:    clk_camera rising at 217.142ns
  Clock Uncertainty:    0.265ns

  Clock Uncertainty:          0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.280ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: u_system_ctrl/delay_done to power_on_delay_inst/camera_pwnd_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y53.AQ      Tcko                  0.430   u_system_ctrl/delay_done
                                                       u_system_ctrl/delay_done
    SLICE_X15Y52.SR      net (fanout=2)        0.544   u_system_ctrl/delay_done
    SLICE_X15Y52.CLK     Tsrck                 0.468   power_on_delay_inst/camera_pwnd_reg
                                                       power_on_delay_inst/camera_pwnd_reg
    -------------------------------------------------  ---------------------------
    Total                                      1.442ns (0.898ns logic, 0.544ns route)
                                                       (62.3% logic, 37.7% route)

--------------------------------------------------------------------------------

Paths for end point power_on_delay_inst/cnt3_8 (SLICE_X8Y47.CE), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     37.397ns (requirement - (data path - clock path skew + uncertainty))
  Source:               power_on_delay_inst/cnt3_19 (FF)
  Destination:          power_on_delay_inst/cnt3_8 (FF)
  Requirement:          43.428ns
  Data Path Delay:      5.801ns (Levels of Logic = 2)
  Clock Path Skew:      -0.085ns (0.630 - 0.715)
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 43.428ns
  Clock Uncertainty:    0.145ns

  Clock Uncertainty:          0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.280ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: power_on_delay_inst/cnt3_19 to power_on_delay_inst/cnt3_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y49.DQ       Tcko                  0.525   power_on_delay_inst/cnt3<19>
                                                       power_on_delay_inst/cnt3_19
    SLICE_X9Y46.A3       net (fanout=2)        0.768   power_on_delay_inst/cnt3<19>
    SLICE_X9Y46.A        Tilo                  0.259   power_on_delay_inst/cnt3[19]_PWR_8_o_LessThan_14_o3
                                                       power_on_delay_inst/cnt3[19]_PWR_8_o_LessThan_14_o31
    SLICE_X6Y37.B1       net (fanout=1)        2.035   power_on_delay_inst/cnt3[19]_PWR_8_o_LessThan_14_o3
    SLICE_X6Y37.B        Tilo                  0.235   _n0828_inv
                                                       power_on_delay_inst/cnt3[19]_PWR_8_o_LessThan_14_o34
    SLICE_X8Y47.CE       net (fanout=5)        1.666   power_on_delay_inst/cnt3[19]_PWR_8_o_LessThan_14_o
    SLICE_X8Y47.CLK      Tceck                 0.313   power_on_delay_inst/cnt3<11>
                                                       power_on_delay_inst/cnt3_8
    -------------------------------------------------  ---------------------------
    Total                                      5.801ns (1.332ns logic, 4.469ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.458ns (requirement - (data path - clock path skew + uncertainty))
  Source:               power_on_delay_inst/cnt3_18 (FF)
  Destination:          power_on_delay_inst/cnt3_8 (FF)
  Requirement:          43.428ns
  Data Path Delay:      5.740ns (Levels of Logic = 2)
  Clock Path Skew:      -0.085ns (0.630 - 0.715)
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 43.428ns
  Clock Uncertainty:    0.145ns

  Clock Uncertainty:          0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.280ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: power_on_delay_inst/cnt3_18 to power_on_delay_inst/cnt3_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y49.CQ       Tcko                  0.525   power_on_delay_inst/cnt3<19>
                                                       power_on_delay_inst/cnt3_18
    SLICE_X9Y46.A4       net (fanout=2)        0.707   power_on_delay_inst/cnt3<18>
    SLICE_X9Y46.A        Tilo                  0.259   power_on_delay_inst/cnt3[19]_PWR_8_o_LessThan_14_o3
                                                       power_on_delay_inst/cnt3[19]_PWR_8_o_LessThan_14_o31
    SLICE_X6Y37.B1       net (fanout=1)        2.035   power_on_delay_inst/cnt3[19]_PWR_8_o_LessThan_14_o3
    SLICE_X6Y37.B        Tilo                  0.235   _n0828_inv
                                                       power_on_delay_inst/cnt3[19]_PWR_8_o_LessThan_14_o34
    SLICE_X8Y47.CE       net (fanout=5)        1.666   power_on_delay_inst/cnt3[19]_PWR_8_o_LessThan_14_o
    SLICE_X8Y47.CLK      Tceck                 0.313   power_on_delay_inst/cnt3<11>
                                                       power_on_delay_inst/cnt3_8
    -------------------------------------------------  ---------------------------
    Total                                      5.740ns (1.332ns logic, 4.408ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.492ns (requirement - (data path - clock path skew + uncertainty))
  Source:               power_on_delay_inst/cnt3_4 (FF)
  Destination:          power_on_delay_inst/cnt3_8 (FF)
  Requirement:          43.428ns
  Data Path Delay:      5.781ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.196 - 0.206)
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 43.428ns
  Clock Uncertainty:    0.145ns

  Clock Uncertainty:          0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.280ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: power_on_delay_inst/cnt3_4 to power_on_delay_inst/cnt3_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.AQ       Tcko                  0.525   power_on_delay_inst/cnt3<7>
                                                       power_on_delay_inst/cnt3_4
    SLICE_X9Y46.A1       net (fanout=2)        0.748   power_on_delay_inst/cnt3<4>
    SLICE_X9Y46.A        Tilo                  0.259   power_on_delay_inst/cnt3[19]_PWR_8_o_LessThan_14_o3
                                                       power_on_delay_inst/cnt3[19]_PWR_8_o_LessThan_14_o31
    SLICE_X6Y37.B1       net (fanout=1)        2.035   power_on_delay_inst/cnt3[19]_PWR_8_o_LessThan_14_o3
    SLICE_X6Y37.B        Tilo                  0.235   _n0828_inv
                                                       power_on_delay_inst/cnt3[19]_PWR_8_o_LessThan_14_o34
    SLICE_X8Y47.CE       net (fanout=5)        1.666   power_on_delay_inst/cnt3[19]_PWR_8_o_LessThan_14_o
    SLICE_X8Y47.CLK      Tceck                 0.313   power_on_delay_inst/cnt3<11>
                                                       power_on_delay_inst/cnt3_8
    -------------------------------------------------  ---------------------------
    Total                                      5.781ns (1.332ns logic, 4.449ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------

Paths for end point power_on_delay_inst/cnt3_10 (SLICE_X8Y47.CE), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     37.441ns (requirement - (data path - clock path skew + uncertainty))
  Source:               power_on_delay_inst/cnt3_19 (FF)
  Destination:          power_on_delay_inst/cnt3_10 (FF)
  Requirement:          43.428ns
  Data Path Delay:      5.757ns (Levels of Logic = 2)
  Clock Path Skew:      -0.085ns (0.630 - 0.715)
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 43.428ns
  Clock Uncertainty:    0.145ns

  Clock Uncertainty:          0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.280ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: power_on_delay_inst/cnt3_19 to power_on_delay_inst/cnt3_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y49.DQ       Tcko                  0.525   power_on_delay_inst/cnt3<19>
                                                       power_on_delay_inst/cnt3_19
    SLICE_X9Y46.A3       net (fanout=2)        0.768   power_on_delay_inst/cnt3<19>
    SLICE_X9Y46.A        Tilo                  0.259   power_on_delay_inst/cnt3[19]_PWR_8_o_LessThan_14_o3
                                                       power_on_delay_inst/cnt3[19]_PWR_8_o_LessThan_14_o31
    SLICE_X6Y37.B1       net (fanout=1)        2.035   power_on_delay_inst/cnt3[19]_PWR_8_o_LessThan_14_o3
    SLICE_X6Y37.B        Tilo                  0.235   _n0828_inv
                                                       power_on_delay_inst/cnt3[19]_PWR_8_o_LessThan_14_o34
    SLICE_X8Y47.CE       net (fanout=5)        1.666   power_on_delay_inst/cnt3[19]_PWR_8_o_LessThan_14_o
    SLICE_X8Y47.CLK      Tceck                 0.269   power_on_delay_inst/cnt3<11>
                                                       power_on_delay_inst/cnt3_10
    -------------------------------------------------  ---------------------------
    Total                                      5.757ns (1.288ns logic, 4.469ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.502ns (requirement - (data path - clock path skew + uncertainty))
  Source:               power_on_delay_inst/cnt3_18 (FF)
  Destination:          power_on_delay_inst/cnt3_10 (FF)
  Requirement:          43.428ns
  Data Path Delay:      5.696ns (Levels of Logic = 2)
  Clock Path Skew:      -0.085ns (0.630 - 0.715)
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 43.428ns
  Clock Uncertainty:    0.145ns

  Clock Uncertainty:          0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.280ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: power_on_delay_inst/cnt3_18 to power_on_delay_inst/cnt3_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y49.CQ       Tcko                  0.525   power_on_delay_inst/cnt3<19>
                                                       power_on_delay_inst/cnt3_18
    SLICE_X9Y46.A4       net (fanout=2)        0.707   power_on_delay_inst/cnt3<18>
    SLICE_X9Y46.A        Tilo                  0.259   power_on_delay_inst/cnt3[19]_PWR_8_o_LessThan_14_o3
                                                       power_on_delay_inst/cnt3[19]_PWR_8_o_LessThan_14_o31
    SLICE_X6Y37.B1       net (fanout=1)        2.035   power_on_delay_inst/cnt3[19]_PWR_8_o_LessThan_14_o3
    SLICE_X6Y37.B        Tilo                  0.235   _n0828_inv
                                                       power_on_delay_inst/cnt3[19]_PWR_8_o_LessThan_14_o34
    SLICE_X8Y47.CE       net (fanout=5)        1.666   power_on_delay_inst/cnt3[19]_PWR_8_o_LessThan_14_o
    SLICE_X8Y47.CLK      Tceck                 0.269   power_on_delay_inst/cnt3<11>
                                                       power_on_delay_inst/cnt3_10
    -------------------------------------------------  ---------------------------
    Total                                      5.696ns (1.288ns logic, 4.408ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.536ns (requirement - (data path - clock path skew + uncertainty))
  Source:               power_on_delay_inst/cnt3_4 (FF)
  Destination:          power_on_delay_inst/cnt3_10 (FF)
  Requirement:          43.428ns
  Data Path Delay:      5.737ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.196 - 0.206)
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 43.428ns
  Clock Uncertainty:    0.145ns

  Clock Uncertainty:          0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.280ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: power_on_delay_inst/cnt3_4 to power_on_delay_inst/cnt3_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.AQ       Tcko                  0.525   power_on_delay_inst/cnt3<7>
                                                       power_on_delay_inst/cnt3_4
    SLICE_X9Y46.A1       net (fanout=2)        0.748   power_on_delay_inst/cnt3<4>
    SLICE_X9Y46.A        Tilo                  0.259   power_on_delay_inst/cnt3[19]_PWR_8_o_LessThan_14_o3
                                                       power_on_delay_inst/cnt3[19]_PWR_8_o_LessThan_14_o31
    SLICE_X6Y37.B1       net (fanout=1)        2.035   power_on_delay_inst/cnt3[19]_PWR_8_o_LessThan_14_o3
    SLICE_X6Y37.B        Tilo                  0.235   _n0828_inv
                                                       power_on_delay_inst/cnt3[19]_PWR_8_o_LessThan_14_o34
    SLICE_X8Y47.CE       net (fanout=5)        1.666   power_on_delay_inst/cnt3[19]_PWR_8_o_LessThan_14_o
    SLICE_X8Y47.CLK      Tceck                 0.269   power_on_delay_inst/cnt3<11>
                                                       power_on_delay_inst/cnt3_10
    -------------------------------------------------  ---------------------------
    Total                                      5.737ns (1.288ns logic, 4.449ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u_system_ctrl_u_sdram_pll_clkout0 = PERIOD TIMEGRP
        "u_system_ctrl_u_sdram_pll_clkout0" TS_sys_clk_pin * 0.460526316 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point power_on_delay_inst/cnt2_15 (SLICE_X14Y49.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.468ns (requirement - (clock path skew + uncertainty - data path))
  Source:               power_on_delay_inst/cnt2_15 (FF)
  Destination:          power_on_delay_inst/cnt2_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.468ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: power_on_delay_inst/cnt2_15 to power_on_delay_inst/cnt2_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y49.DQ      Tcko                  0.200   power_on_delay_inst/cnt2<15>
                                                       power_on_delay_inst/cnt2_15
    SLICE_X14Y49.D6      net (fanout=3)        0.031   power_on_delay_inst/cnt2<15>
    SLICE_X14Y49.CLK     Tah         (-Th)    -0.237   power_on_delay_inst/cnt2<15>
                                                       power_on_delay_inst/cnt2<15>_rt
                                                       power_on_delay_inst/Mcount_cnt2_xor<15>
                                                       power_on_delay_inst/cnt2_15
    -------------------------------------------------  ---------------------------
    Total                                      0.468ns (0.437ns logic, 0.031ns route)
                                                       (93.4% logic, 6.6% route)

--------------------------------------------------------------------------------

Paths for end point power_on_delay_inst/cnt2_5 (SLICE_X14Y47.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.511ns (requirement - (clock path skew + uncertainty - data path))
  Source:               power_on_delay_inst/cnt2_5 (FF)
  Destination:          power_on_delay_inst/cnt2_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.511ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: power_on_delay_inst/cnt2_5 to power_on_delay_inst/cnt2_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y47.BQ      Tcko                  0.200   power_on_delay_inst/cnt2<7>
                                                       power_on_delay_inst/cnt2_5
    SLICE_X14Y47.B5      net (fanout=2)        0.077   power_on_delay_inst/cnt2<5>
    SLICE_X14Y47.CLK     Tah         (-Th)    -0.234   power_on_delay_inst/cnt2<7>
                                                       power_on_delay_inst/cnt2<5>_rt
                                                       power_on_delay_inst/Mcount_cnt2_cy<7>
                                                       power_on_delay_inst/cnt2_5
    -------------------------------------------------  ---------------------------
    Total                                      0.511ns (0.434ns logic, 0.077ns route)
                                                       (84.9% logic, 15.1% route)

--------------------------------------------------------------------------------

Paths for end point power_on_delay_inst/cnt2_13 (SLICE_X14Y49.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.511ns (requirement - (clock path skew + uncertainty - data path))
  Source:               power_on_delay_inst/cnt2_13 (FF)
  Destination:          power_on_delay_inst/cnt2_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.511ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: power_on_delay_inst/cnt2_13 to power_on_delay_inst/cnt2_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y49.BQ      Tcko                  0.200   power_on_delay_inst/cnt2<15>
                                                       power_on_delay_inst/cnt2_13
    SLICE_X14Y49.B5      net (fanout=2)        0.077   power_on_delay_inst/cnt2<13>
    SLICE_X14Y49.CLK     Tah         (-Th)    -0.234   power_on_delay_inst/cnt2<15>
                                                       power_on_delay_inst/cnt2<13>_rt
                                                       power_on_delay_inst/Mcount_cnt2_xor<15>
                                                       power_on_delay_inst/cnt2_13
    -------------------------------------------------  ---------------------------
    Total                                      0.511ns (0.434ns logic, 0.077ns route)
                                                       (84.9% logic, 15.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_system_ctrl_u_sdram_pll_clkout0 = PERIOD TIMEGRP
        "u_system_ctrl_u_sdram_pll_clkout0" TS_sys_clk_pin * 0.460526316 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 40.762ns (period - min period limit)
  Period: 43.428ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: u_system_ctrl/u_sdram_pll/clkout1_buf/I0
  Logical resource: u_system_ctrl/u_sdram_pll/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: u_system_ctrl/u_sdram_pll/clkout0
--------------------------------------------------------------------------------
Slack: 42.948ns (period - min period limit)
  Period: 43.428ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: power_on_delay_inst/cnt3<3>/CLK
  Logical resource: power_on_delay_inst/cnt3_0/CK
  Location pin: SLICE_X8Y45.CLK
  Clock network: clk_camera
--------------------------------------------------------------------------------
Slack: 42.948ns (period - min period limit)
  Period: 43.428ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: power_on_delay_inst/cnt3<3>/CLK
  Logical resource: power_on_delay_inst/cnt3_1/CK
  Location pin: SLICE_X8Y45.CLK
  Clock network: clk_camera
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u_system_ctrl_u_sdram_pll_clkout4 = PERIOD TIMEGRP        
 "u_system_ctrl_u_sdram_pll_clkout4" TS_sys_clk_pin * 0.972222222 HIGH         
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 33948 paths analyzed, 222 endpoints analyzed, 67 failing endpoints
 67 timing errors detected. (67 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is 171.220ns.
--------------------------------------------------------------------------------

Paths for end point u4/U2/U1/rNumber_0 (SLICE_X10Y59.A5), 6777 paths
--------------------------------------------------------------------------------
Slack (setup path):     -8.356ns (requirement - (data path - clock path skew + uncertainty))
  Source:               binaryDATA2_8 (FF)
  Destination:          u4/U2/U1/rNumber_0 (FF)
  Requirement:          1.141ns
  Data Path Delay:      8.575ns (Levels of Logic = 10)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.642ns (1.409 - 2.051)
  Source Clock:         bn_test_clk rising at 1402517.716ns
  Destination Clock:    bn_vga_clk rising at 1402518.857ns
  Clock Uncertainty:    0.280ns

  Clock Uncertainty:          0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.312ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: binaryDATA2_8 to u4/U2/U1/rNumber_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y58.BQ       Tcko                  0.525   binaryDATA2<2>
                                                       binaryDATA2_8
    SLICE_X9Y57.C5       net (fanout=10)       0.644   binaryDATA2<8>
    SLICE_X9Y57.C        Tilo                  0.259   binaryDATA2<10>
                                                       u4/instance_name/GND_12_o_GND_12_o_LessThan_133_o1
    SLICE_X9Y56.A2       net (fanout=7)        0.767   u4/instance_name/Madd_GND_12_o_GND_12_o_add_148_OUT_cy<0>
    SLICE_X9Y56.A        Tilo                  0.259   binaryDATA2<5>
                                                       u4/instance_name/Mmux_GND_12_o_GND_12_o_mux_152_OUT21
    SLICE_X9Y56.C2       net (fanout=6)        0.562   u4/instance_name/Madd_GND_12_o_GND_12_o_add_169_OUT_lut<2>
    SLICE_X9Y56.C        Tilo                  0.259   binaryDATA2<5>
                                                       u4/instance_name/GND_12_o_GND_12_o_LessThan_169_o
    SLICE_X8Y56.B6       net (fanout=10)       0.440   u4/instance_name/GND_12_o_GND_12_o_LessThan_169_o
    SLICE_X8Y56.B        Tilo                  0.254   binaryDATA2<4>
                                                       u4/instance_name/Mmux_GND_12_o_GND_12_o_mux_170_OUT3
    SLICE_X8Y56.D1       net (fanout=4)        0.611   u4/instance_name/Madd_GND_12_o_GND_12_o_add_187_OUT_lut<3>
    SLICE_X8Y56.CMUX     Topdc                 0.456   binaryDATA2<4>
                                                       u4/instance_name/GND_12_o_GND_12_o_LessThan_205_o_F
                                                       u4/instance_name/GND_12_o_GND_12_o_LessThan_205_o
    SLICE_X8Y57.C5       net (fanout=6)        0.444   u4/instance_name/GND_12_o_GND_12_o_LessThan_205_o
    SLICE_X8Y57.CMUX     Tilo                  0.430   binaryDATA2<3>
                                                       u4/instance_name/Mmux_GND_12_o_GND_12_o_mux_206_OUT4_G
                                                       u4/instance_name/Mmux_GND_12_o_GND_12_o_mux_206_OUT4
    SLICE_X9Y59.B6       net (fanout=6)        0.681   u4/instance_name/Madd_GND_12_o_GND_12_o_add_220_OUT_cy<0>
    SLICE_X9Y59.B        Tilo                  0.259   u4/U2/U1/Mmux__n00643
                                                       u4/instance_name/GND_12_o_GND_12_o_LessThan_220_o3
    SLICE_X9Y59.A5       net (fanout=4)        0.249   u4/instance_name/GND_12_o_GND_12_o_LessThan_220_o
    SLICE_X9Y59.A        Tilo                  0.259   u4/U2/U1/Mmux__n00643
                                                       u4/U2/U1/Mmux__n006412
    SLICE_X10Y59.B5      net (fanout=1)        0.437   u4/U2/U1/Mmux__n006411
    SLICE_X10Y59.B       Tilo                  0.235   u4/U2/U1/rNumber<1>
                                                       u4/U2/U1/Mmux__n006414
    SLICE_X10Y59.A5      net (fanout=1)        0.196   u4/U2/U1/Mmux__n006413
    SLICE_X10Y59.CLK     Tas                   0.349   u4/U2/U1/rNumber<1>
                                                       u4/U2/U1/Mmux__n006415
                                                       u4/U2/U1/rNumber_0
    -------------------------------------------------  ---------------------------
    Total                                      8.575ns (3.544ns logic, 5.031ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               binaryDATA2_8 (FF)
  Destination:          u4/U2/U1/rNumber_0 (FF)
  Requirement:          1.141ns
  Data Path Delay:      8.531ns (Levels of Logic = 10)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.642ns (1.409 - 2.051)
  Source Clock:         bn_test_clk rising at 1402517.716ns
  Destination Clock:    bn_vga_clk rising at 1402518.857ns
  Clock Uncertainty:    0.280ns

  Clock Uncertainty:          0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.312ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: binaryDATA2_8 to u4/U2/U1/rNumber_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y58.BQ       Tcko                  0.525   binaryDATA2<2>
                                                       binaryDATA2_8
    SLICE_X9Y57.C5       net (fanout=10)       0.644   binaryDATA2<8>
    SLICE_X9Y57.C        Tilo                  0.259   binaryDATA2<10>
                                                       u4/instance_name/GND_12_o_GND_12_o_LessThan_133_o1
    SLICE_X9Y56.A2       net (fanout=7)        0.767   u4/instance_name/Madd_GND_12_o_GND_12_o_add_148_OUT_cy<0>
    SLICE_X9Y56.A        Tilo                  0.259   binaryDATA2<5>
                                                       u4/instance_name/Mmux_GND_12_o_GND_12_o_mux_152_OUT21
    SLICE_X9Y56.C2       net (fanout=6)        0.562   u4/instance_name/Madd_GND_12_o_GND_12_o_add_169_OUT_lut<2>
    SLICE_X9Y56.C        Tilo                  0.259   binaryDATA2<5>
                                                       u4/instance_name/GND_12_o_GND_12_o_LessThan_169_o
    SLICE_X8Y56.B6       net (fanout=10)       0.440   u4/instance_name/GND_12_o_GND_12_o_LessThan_169_o
    SLICE_X8Y56.B        Tilo                  0.254   binaryDATA2<4>
                                                       u4/instance_name/Mmux_GND_12_o_GND_12_o_mux_170_OUT3
    SLICE_X8Y56.D1       net (fanout=4)        0.611   u4/instance_name/Madd_GND_12_o_GND_12_o_add_187_OUT_lut<3>
    SLICE_X8Y56.CMUX     Topdc                 0.456   binaryDATA2<4>
                                                       u4/instance_name/GND_12_o_GND_12_o_LessThan_205_o_F
                                                       u4/instance_name/GND_12_o_GND_12_o_LessThan_205_o
    SLICE_X8Y57.D6       net (fanout=6)        0.374   u4/instance_name/GND_12_o_GND_12_o_LessThan_205_o
    SLICE_X8Y57.CMUX     Topdc                 0.456   binaryDATA2<3>
                                                       u4/instance_name/Mmux_GND_12_o_GND_12_o_mux_206_OUT4_F
                                                       u4/instance_name/Mmux_GND_12_o_GND_12_o_mux_206_OUT4
    SLICE_X9Y59.B6       net (fanout=6)        0.681   u4/instance_name/Madd_GND_12_o_GND_12_o_add_220_OUT_cy<0>
    SLICE_X9Y59.B        Tilo                  0.259   u4/U2/U1/Mmux__n00643
                                                       u4/instance_name/GND_12_o_GND_12_o_LessThan_220_o3
    SLICE_X9Y59.A5       net (fanout=4)        0.249   u4/instance_name/GND_12_o_GND_12_o_LessThan_220_o
    SLICE_X9Y59.A        Tilo                  0.259   u4/U2/U1/Mmux__n00643
                                                       u4/U2/U1/Mmux__n006412
    SLICE_X10Y59.B5      net (fanout=1)        0.437   u4/U2/U1/Mmux__n006411
    SLICE_X10Y59.B       Tilo                  0.235   u4/U2/U1/rNumber<1>
                                                       u4/U2/U1/Mmux__n006414
    SLICE_X10Y59.A5      net (fanout=1)        0.196   u4/U2/U1/Mmux__n006413
    SLICE_X10Y59.CLK     Tas                   0.349   u4/U2/U1/rNumber<1>
                                                       u4/U2/U1/Mmux__n006415
                                                       u4/U2/U1/rNumber_0
    -------------------------------------------------  ---------------------------
    Total                                      8.531ns (3.570ns logic, 4.961ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.284ns (requirement - (data path - clock path skew + uncertainty))
  Source:               binaryDATA2_8 (FF)
  Destination:          u4/U2/U1/rNumber_0 (FF)
  Requirement:          1.141ns
  Data Path Delay:      8.503ns (Levels of Logic = 10)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.642ns (1.409 - 2.051)
  Source Clock:         bn_test_clk rising at 1402517.716ns
  Destination Clock:    bn_vga_clk rising at 1402518.857ns
  Clock Uncertainty:    0.280ns

  Clock Uncertainty:          0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.312ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: binaryDATA2_8 to u4/U2/U1/rNumber_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y58.BQ       Tcko                  0.525   binaryDATA2<2>
                                                       binaryDATA2_8
    SLICE_X9Y57.C5       net (fanout=10)       0.644   binaryDATA2<8>
    SLICE_X9Y57.C        Tilo                  0.259   binaryDATA2<10>
                                                       u4/instance_name/GND_12_o_GND_12_o_LessThan_133_o1
    SLICE_X9Y56.A2       net (fanout=7)        0.767   u4/instance_name/Madd_GND_12_o_GND_12_o_add_148_OUT_cy<0>
    SLICE_X9Y56.A        Tilo                  0.259   binaryDATA2<5>
                                                       u4/instance_name/Mmux_GND_12_o_GND_12_o_mux_152_OUT21
    SLICE_X9Y56.C2       net (fanout=6)        0.562   u4/instance_name/Madd_GND_12_o_GND_12_o_add_169_OUT_lut<2>
    SLICE_X9Y56.C        Tilo                  0.259   binaryDATA2<5>
                                                       u4/instance_name/GND_12_o_GND_12_o_LessThan_169_o
    SLICE_X8Y56.B6       net (fanout=10)       0.440   u4/instance_name/GND_12_o_GND_12_o_LessThan_169_o
    SLICE_X8Y56.B        Tilo                  0.254   binaryDATA2<4>
                                                       u4/instance_name/Mmux_GND_12_o_GND_12_o_mux_170_OUT3
    SLICE_X8Y56.D1       net (fanout=4)        0.611   u4/instance_name/Madd_GND_12_o_GND_12_o_add_187_OUT_lut<3>
    SLICE_X8Y56.CMUX     Topdc                 0.456   binaryDATA2<4>
                                                       u4/instance_name/GND_12_o_GND_12_o_LessThan_205_o_F
                                                       u4/instance_name/GND_12_o_GND_12_o_LessThan_205_o
    SLICE_X8Y57.C5       net (fanout=6)        0.444   u4/instance_name/GND_12_o_GND_12_o_LessThan_205_o
    SLICE_X8Y57.CMUX     Tilo                  0.430   binaryDATA2<3>
                                                       u4/instance_name/Mmux_GND_12_o_GND_12_o_mux_206_OUT4_G
                                                       u4/instance_name/Mmux_GND_12_o_GND_12_o_mux_206_OUT4
    SLICE_X10Y58.D3      net (fanout=6)        0.610   u4/instance_name/Madd_GND_12_o_GND_12_o_add_220_OUT_cy<0>
    SLICE_X10Y58.D       Tilo                  0.235   u4/instance_name/Madd_GND_12_o_GND_12_o_add_235_OUT_cy<0>
                                                       u4/instance_name/Mmux_GND_12_o_GND_12_o_mux_221_OUT4
    SLICE_X11Y58.B3      net (fanout=3)        0.382   u4/instance_name/Madd_GND_12_o_GND_12_o_add_235_OUT_cy<0>
    SLICE_X11Y58.B       Tilo                  0.259   u4/U2/U1/Mmux__n006412
                                                       u4/U2/U1/Mmux__n006413
    SLICE_X10Y59.B6      net (fanout=1)        0.327   u4/U2/U1/Mmux__n006412
    SLICE_X10Y59.B       Tilo                  0.235   u4/U2/U1/rNumber<1>
                                                       u4/U2/U1/Mmux__n006414
    SLICE_X10Y59.A5      net (fanout=1)        0.196   u4/U2/U1/Mmux__n006413
    SLICE_X10Y59.CLK     Tas                   0.349   u4/U2/U1/rNumber<1>
                                                       u4/U2/U1/Mmux__n006415
                                                       u4/U2/U1/rNumber_0
    -------------------------------------------------  ---------------------------
    Total                                      8.503ns (3.520ns logic, 4.983ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------

Paths for end point u4/U2/U1/rNumber_3 (SLICE_X11Y59.C1), 4545 paths
--------------------------------------------------------------------------------
Slack (setup path):     -8.329ns (requirement - (data path - clock path skew + uncertainty))
  Source:               binaryDATA2_8 (FF)
  Destination:          u4/U2/U1/rNumber_3 (FF)
  Requirement:          1.141ns
  Data Path Delay:      8.548ns (Levels of Logic = 9)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.642ns (1.409 - 2.051)
  Source Clock:         bn_test_clk rising at 1402517.716ns
  Destination Clock:    bn_vga_clk rising at 1402518.857ns
  Clock Uncertainty:    0.280ns

  Clock Uncertainty:          0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.312ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: binaryDATA2_8 to u4/U2/U1/rNumber_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y58.BQ       Tcko                  0.525   binaryDATA2<2>
                                                       binaryDATA2_8
    SLICE_X9Y57.C5       net (fanout=10)       0.644   binaryDATA2<8>
    SLICE_X9Y57.C        Tilo                  0.259   binaryDATA2<10>
                                                       u4/instance_name/GND_12_o_GND_12_o_LessThan_133_o1
    SLICE_X9Y56.A2       net (fanout=7)        0.767   u4/instance_name/Madd_GND_12_o_GND_12_o_add_148_OUT_cy<0>
    SLICE_X9Y56.A        Tilo                  0.259   binaryDATA2<5>
                                                       u4/instance_name/Mmux_GND_12_o_GND_12_o_mux_152_OUT21
    SLICE_X9Y56.C2       net (fanout=6)        0.562   u4/instance_name/Madd_GND_12_o_GND_12_o_add_169_OUT_lut<2>
    SLICE_X9Y56.C        Tilo                  0.259   binaryDATA2<5>
                                                       u4/instance_name/GND_12_o_GND_12_o_LessThan_169_o
    SLICE_X8Y56.B6       net (fanout=10)       0.440   u4/instance_name/GND_12_o_GND_12_o_LessThan_169_o
    SLICE_X8Y56.B        Tilo                  0.254   binaryDATA2<4>
                                                       u4/instance_name/Mmux_GND_12_o_GND_12_o_mux_170_OUT3
    SLICE_X8Y56.D1       net (fanout=4)        0.611   u4/instance_name/Madd_GND_12_o_GND_12_o_add_187_OUT_lut<3>
    SLICE_X8Y56.CMUX     Topdc                 0.456   binaryDATA2<4>
                                                       u4/instance_name/GND_12_o_GND_12_o_LessThan_205_o_F
                                                       u4/instance_name/GND_12_o_GND_12_o_LessThan_205_o
    SLICE_X8Y57.C5       net (fanout=6)        0.444   u4/instance_name/GND_12_o_GND_12_o_LessThan_205_o
    SLICE_X8Y57.CMUX     Tilo                  0.430   binaryDATA2<3>
                                                       u4/instance_name/Mmux_GND_12_o_GND_12_o_mux_206_OUT4_G
                                                       u4/instance_name/Mmux_GND_12_o_GND_12_o_mux_206_OUT4
    SLICE_X9Y59.B6       net (fanout=6)        0.681   u4/instance_name/Madd_GND_12_o_GND_12_o_add_220_OUT_cy<0>
    SLICE_X9Y59.B        Tilo                  0.259   u4/U2/U1/Mmux__n00643
                                                       u4/instance_name/GND_12_o_GND_12_o_LessThan_220_o3
    SLICE_X8Y59.C6       net (fanout=4)        0.346   u4/instance_name/GND_12_o_GND_12_o_LessThan_220_o
    SLICE_X8Y59.C        Tilo                  0.255   u4/U2/U1/Mmux__n00644
                                                       u4/U2/U1/Mmux__n006441
    SLICE_X11Y59.C1      net (fanout=1)        0.724   u4/U2/U1/Mmux__n00644
    SLICE_X11Y59.CLK     Tas                   0.373   u4/U2/U1/rNumber<3>
                                                       u4/U2/U1/Mmux__n006444
                                                       u4/U2/U1/rNumber_3
    -------------------------------------------------  ---------------------------
    Total                                      8.548ns (3.329ns logic, 5.219ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.285ns (requirement - (data path - clock path skew + uncertainty))
  Source:               binaryDATA2_8 (FF)
  Destination:          u4/U2/U1/rNumber_3 (FF)
  Requirement:          1.141ns
  Data Path Delay:      8.504ns (Levels of Logic = 9)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.642ns (1.409 - 2.051)
  Source Clock:         bn_test_clk rising at 1402517.716ns
  Destination Clock:    bn_vga_clk rising at 1402518.857ns
  Clock Uncertainty:    0.280ns

  Clock Uncertainty:          0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.312ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: binaryDATA2_8 to u4/U2/U1/rNumber_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y58.BQ       Tcko                  0.525   binaryDATA2<2>
                                                       binaryDATA2_8
    SLICE_X9Y57.C5       net (fanout=10)       0.644   binaryDATA2<8>
    SLICE_X9Y57.C        Tilo                  0.259   binaryDATA2<10>
                                                       u4/instance_name/GND_12_o_GND_12_o_LessThan_133_o1
    SLICE_X9Y56.A2       net (fanout=7)        0.767   u4/instance_name/Madd_GND_12_o_GND_12_o_add_148_OUT_cy<0>
    SLICE_X9Y56.A        Tilo                  0.259   binaryDATA2<5>
                                                       u4/instance_name/Mmux_GND_12_o_GND_12_o_mux_152_OUT21
    SLICE_X9Y56.C2       net (fanout=6)        0.562   u4/instance_name/Madd_GND_12_o_GND_12_o_add_169_OUT_lut<2>
    SLICE_X9Y56.C        Tilo                  0.259   binaryDATA2<5>
                                                       u4/instance_name/GND_12_o_GND_12_o_LessThan_169_o
    SLICE_X8Y56.B6       net (fanout=10)       0.440   u4/instance_name/GND_12_o_GND_12_o_LessThan_169_o
    SLICE_X8Y56.B        Tilo                  0.254   binaryDATA2<4>
                                                       u4/instance_name/Mmux_GND_12_o_GND_12_o_mux_170_OUT3
    SLICE_X8Y56.D1       net (fanout=4)        0.611   u4/instance_name/Madd_GND_12_o_GND_12_o_add_187_OUT_lut<3>
    SLICE_X8Y56.CMUX     Topdc                 0.456   binaryDATA2<4>
                                                       u4/instance_name/GND_12_o_GND_12_o_LessThan_205_o_F
                                                       u4/instance_name/GND_12_o_GND_12_o_LessThan_205_o
    SLICE_X8Y57.D6       net (fanout=6)        0.374   u4/instance_name/GND_12_o_GND_12_o_LessThan_205_o
    SLICE_X8Y57.CMUX     Topdc                 0.456   binaryDATA2<3>
                                                       u4/instance_name/Mmux_GND_12_o_GND_12_o_mux_206_OUT4_F
                                                       u4/instance_name/Mmux_GND_12_o_GND_12_o_mux_206_OUT4
    SLICE_X9Y59.B6       net (fanout=6)        0.681   u4/instance_name/Madd_GND_12_o_GND_12_o_add_220_OUT_cy<0>
    SLICE_X9Y59.B        Tilo                  0.259   u4/U2/U1/Mmux__n00643
                                                       u4/instance_name/GND_12_o_GND_12_o_LessThan_220_o3
    SLICE_X8Y59.C6       net (fanout=4)        0.346   u4/instance_name/GND_12_o_GND_12_o_LessThan_220_o
    SLICE_X8Y59.C        Tilo                  0.255   u4/U2/U1/Mmux__n00644
                                                       u4/U2/U1/Mmux__n006441
    SLICE_X11Y59.C1      net (fanout=1)        0.724   u4/U2/U1/Mmux__n00644
    SLICE_X11Y59.CLK     Tas                   0.373   u4/U2/U1/rNumber<3>
                                                       u4/U2/U1/Mmux__n006444
                                                       u4/U2/U1/rNumber_3
    -------------------------------------------------  ---------------------------
    Total                                      8.504ns (3.355ns logic, 5.149ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.252ns (requirement - (data path - clock path skew + uncertainty))
  Source:               binaryDATA2_7 (FF)
  Destination:          u4/U2/U1/rNumber_3 (FF)
  Requirement:          1.141ns
  Data Path Delay:      8.474ns (Levels of Logic = 9)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.639ns (1.409 - 2.048)
  Source Clock:         bn_test_clk rising at 1402517.716ns
  Destination Clock:    bn_vga_clk rising at 1402518.857ns
  Clock Uncertainty:    0.280ns

  Clock Uncertainty:          0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.312ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: binaryDATA2_7 to u4/U2/U1/rNumber_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y57.AQ       Tcko                  0.525   binaryDATA2<3>
                                                       binaryDATA2_7
    SLICE_X9Y57.C2       net (fanout=9)        0.570   binaryDATA2<7>
    SLICE_X9Y57.C        Tilo                  0.259   binaryDATA2<10>
                                                       u4/instance_name/GND_12_o_GND_12_o_LessThan_133_o1
    SLICE_X9Y56.A2       net (fanout=7)        0.767   u4/instance_name/Madd_GND_12_o_GND_12_o_add_148_OUT_cy<0>
    SLICE_X9Y56.A        Tilo                  0.259   binaryDATA2<5>
                                                       u4/instance_name/Mmux_GND_12_o_GND_12_o_mux_152_OUT21
    SLICE_X9Y56.C2       net (fanout=6)        0.562   u4/instance_name/Madd_GND_12_o_GND_12_o_add_169_OUT_lut<2>
    SLICE_X9Y56.C        Tilo                  0.259   binaryDATA2<5>
                                                       u4/instance_name/GND_12_o_GND_12_o_LessThan_169_o
    SLICE_X8Y56.B6       net (fanout=10)       0.440   u4/instance_name/GND_12_o_GND_12_o_LessThan_169_o
    SLICE_X8Y56.B        Tilo                  0.254   binaryDATA2<4>
                                                       u4/instance_name/Mmux_GND_12_o_GND_12_o_mux_170_OUT3
    SLICE_X8Y56.D1       net (fanout=4)        0.611   u4/instance_name/Madd_GND_12_o_GND_12_o_add_187_OUT_lut<3>
    SLICE_X8Y56.CMUX     Topdc                 0.456   binaryDATA2<4>
                                                       u4/instance_name/GND_12_o_GND_12_o_LessThan_205_o_F
                                                       u4/instance_name/GND_12_o_GND_12_o_LessThan_205_o
    SLICE_X8Y57.C5       net (fanout=6)        0.444   u4/instance_name/GND_12_o_GND_12_o_LessThan_205_o
    SLICE_X8Y57.CMUX     Tilo                  0.430   binaryDATA2<3>
                                                       u4/instance_name/Mmux_GND_12_o_GND_12_o_mux_206_OUT4_G
                                                       u4/instance_name/Mmux_GND_12_o_GND_12_o_mux_206_OUT4
    SLICE_X9Y59.B6       net (fanout=6)        0.681   u4/instance_name/Madd_GND_12_o_GND_12_o_add_220_OUT_cy<0>
    SLICE_X9Y59.B        Tilo                  0.259   u4/U2/U1/Mmux__n00643
                                                       u4/instance_name/GND_12_o_GND_12_o_LessThan_220_o3
    SLICE_X8Y59.C6       net (fanout=4)        0.346   u4/instance_name/GND_12_o_GND_12_o_LessThan_220_o
    SLICE_X8Y59.C        Tilo                  0.255   u4/U2/U1/Mmux__n00644
                                                       u4/U2/U1/Mmux__n006441
    SLICE_X11Y59.C1      net (fanout=1)        0.724   u4/U2/U1/Mmux__n00644
    SLICE_X11Y59.CLK     Tas                   0.373   u4/U2/U1/rNumber<3>
                                                       u4/U2/U1/Mmux__n006444
                                                       u4/U2/U1/rNumber_3
    -------------------------------------------------  ---------------------------
    Total                                      8.474ns (3.329ns logic, 5.145ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------

Paths for end point u4/U2/U1/rNumber_2 (SLICE_X11Y59.B3), 1847 paths
--------------------------------------------------------------------------------
Slack (setup path):     -8.284ns (requirement - (data path - clock path skew + uncertainty))
  Source:               binaryDATA2_8 (FF)
  Destination:          u4/U2/U1/rNumber_2 (FF)
  Requirement:          1.141ns
  Data Path Delay:      8.503ns (Levels of Logic = 9)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.642ns (1.409 - 2.051)
  Source Clock:         bn_test_clk rising at 1402517.716ns
  Destination Clock:    bn_vga_clk rising at 1402518.857ns
  Clock Uncertainty:    0.280ns

  Clock Uncertainty:          0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.312ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: binaryDATA2_8 to u4/U2/U1/rNumber_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y58.BQ       Tcko                  0.525   binaryDATA2<2>
                                                       binaryDATA2_8
    SLICE_X9Y57.C5       net (fanout=10)       0.644   binaryDATA2<8>
    SLICE_X9Y57.C        Tilo                  0.259   binaryDATA2<10>
                                                       u4/instance_name/GND_12_o_GND_12_o_LessThan_133_o1
    SLICE_X9Y56.A2       net (fanout=7)        0.767   u4/instance_name/Madd_GND_12_o_GND_12_o_add_148_OUT_cy<0>
    SLICE_X9Y56.A        Tilo                  0.259   binaryDATA2<5>
                                                       u4/instance_name/Mmux_GND_12_o_GND_12_o_mux_152_OUT21
    SLICE_X9Y56.C2       net (fanout=6)        0.562   u4/instance_name/Madd_GND_12_o_GND_12_o_add_169_OUT_lut<2>
    SLICE_X9Y56.C        Tilo                  0.259   binaryDATA2<5>
                                                       u4/instance_name/GND_12_o_GND_12_o_LessThan_169_o
    SLICE_X8Y56.B6       net (fanout=10)       0.440   u4/instance_name/GND_12_o_GND_12_o_LessThan_169_o
    SLICE_X8Y56.B        Tilo                  0.254   binaryDATA2<4>
                                                       u4/instance_name/Mmux_GND_12_o_GND_12_o_mux_170_OUT3
    SLICE_X8Y56.D1       net (fanout=4)        0.611   u4/instance_name/Madd_GND_12_o_GND_12_o_add_187_OUT_lut<3>
    SLICE_X8Y56.CMUX     Topdc                 0.456   binaryDATA2<4>
                                                       u4/instance_name/GND_12_o_GND_12_o_LessThan_205_o_F
                                                       u4/instance_name/GND_12_o_GND_12_o_LessThan_205_o
    SLICE_X8Y57.C5       net (fanout=6)        0.444   u4/instance_name/GND_12_o_GND_12_o_LessThan_205_o
    SLICE_X8Y57.CMUX     Tilo                  0.430   binaryDATA2<3>
                                                       u4/instance_name/Mmux_GND_12_o_GND_12_o_mux_206_OUT4_G
                                                       u4/instance_name/Mmux_GND_12_o_GND_12_o_mux_206_OUT4
    SLICE_X10Y58.D3      net (fanout=6)        0.610   u4/instance_name/Madd_GND_12_o_GND_12_o_add_220_OUT_cy<0>
    SLICE_X10Y58.D       Tilo                  0.235   u4/instance_name/Madd_GND_12_o_GND_12_o_add_235_OUT_cy<0>
                                                       u4/instance_name/Mmux_GND_12_o_GND_12_o_mux_221_OUT4
    SLICE_X11Y59.D4      net (fanout=3)        0.486   u4/instance_name/Madd_GND_12_o_GND_12_o_add_235_OUT_cy<0>
    SLICE_X11Y59.DMUX    Tilo                  0.337   u4/U2/U1/rNumber<3>
                                                       u4/U2/U1/Mmux__n006433
    SLICE_X11Y59.B3      net (fanout=1)        0.552   u4/U2/U1/Mmux__n006432
    SLICE_X11Y59.CLK     Tas                   0.373   u4/U2/U1/rNumber<3>
                                                       u4/U2/U1/Mmux__n006434
                                                       u4/U2/U1/rNumber_2
    -------------------------------------------------  ---------------------------
    Total                                      8.503ns (3.387ns logic, 5.116ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.240ns (requirement - (data path - clock path skew + uncertainty))
  Source:               binaryDATA2_8 (FF)
  Destination:          u4/U2/U1/rNumber_2 (FF)
  Requirement:          1.141ns
  Data Path Delay:      8.459ns (Levels of Logic = 9)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.642ns (1.409 - 2.051)
  Source Clock:         bn_test_clk rising at 1402517.716ns
  Destination Clock:    bn_vga_clk rising at 1402518.857ns
  Clock Uncertainty:    0.280ns

  Clock Uncertainty:          0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.312ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: binaryDATA2_8 to u4/U2/U1/rNumber_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y58.BQ       Tcko                  0.525   binaryDATA2<2>
                                                       binaryDATA2_8
    SLICE_X9Y57.C5       net (fanout=10)       0.644   binaryDATA2<8>
    SLICE_X9Y57.C        Tilo                  0.259   binaryDATA2<10>
                                                       u4/instance_name/GND_12_o_GND_12_o_LessThan_133_o1
    SLICE_X9Y56.A2       net (fanout=7)        0.767   u4/instance_name/Madd_GND_12_o_GND_12_o_add_148_OUT_cy<0>
    SLICE_X9Y56.A        Tilo                  0.259   binaryDATA2<5>
                                                       u4/instance_name/Mmux_GND_12_o_GND_12_o_mux_152_OUT21
    SLICE_X9Y56.C2       net (fanout=6)        0.562   u4/instance_name/Madd_GND_12_o_GND_12_o_add_169_OUT_lut<2>
    SLICE_X9Y56.C        Tilo                  0.259   binaryDATA2<5>
                                                       u4/instance_name/GND_12_o_GND_12_o_LessThan_169_o
    SLICE_X8Y56.B6       net (fanout=10)       0.440   u4/instance_name/GND_12_o_GND_12_o_LessThan_169_o
    SLICE_X8Y56.B        Tilo                  0.254   binaryDATA2<4>
                                                       u4/instance_name/Mmux_GND_12_o_GND_12_o_mux_170_OUT3
    SLICE_X8Y56.D1       net (fanout=4)        0.611   u4/instance_name/Madd_GND_12_o_GND_12_o_add_187_OUT_lut<3>
    SLICE_X8Y56.CMUX     Topdc                 0.456   binaryDATA2<4>
                                                       u4/instance_name/GND_12_o_GND_12_o_LessThan_205_o_F
                                                       u4/instance_name/GND_12_o_GND_12_o_LessThan_205_o
    SLICE_X8Y57.D6       net (fanout=6)        0.374   u4/instance_name/GND_12_o_GND_12_o_LessThan_205_o
    SLICE_X8Y57.CMUX     Topdc                 0.456   binaryDATA2<3>
                                                       u4/instance_name/Mmux_GND_12_o_GND_12_o_mux_206_OUT4_F
                                                       u4/instance_name/Mmux_GND_12_o_GND_12_o_mux_206_OUT4
    SLICE_X10Y58.D3      net (fanout=6)        0.610   u4/instance_name/Madd_GND_12_o_GND_12_o_add_220_OUT_cy<0>
    SLICE_X10Y58.D       Tilo                  0.235   u4/instance_name/Madd_GND_12_o_GND_12_o_add_235_OUT_cy<0>
                                                       u4/instance_name/Mmux_GND_12_o_GND_12_o_mux_221_OUT4
    SLICE_X11Y59.D4      net (fanout=3)        0.486   u4/instance_name/Madd_GND_12_o_GND_12_o_add_235_OUT_cy<0>
    SLICE_X11Y59.DMUX    Tilo                  0.337   u4/U2/U1/rNumber<3>
                                                       u4/U2/U1/Mmux__n006433
    SLICE_X11Y59.B3      net (fanout=1)        0.552   u4/U2/U1/Mmux__n006432
    SLICE_X11Y59.CLK     Tas                   0.373   u4/U2/U1/rNumber<3>
                                                       u4/U2/U1/Mmux__n006434
                                                       u4/U2/U1/rNumber_2
    -------------------------------------------------  ---------------------------
    Total                                      8.459ns (3.413ns logic, 5.046ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.207ns (requirement - (data path - clock path skew + uncertainty))
  Source:               binaryDATA2_7 (FF)
  Destination:          u4/U2/U1/rNumber_2 (FF)
  Requirement:          1.141ns
  Data Path Delay:      8.429ns (Levels of Logic = 9)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.639ns (1.409 - 2.048)
  Source Clock:         bn_test_clk rising at 1402517.716ns
  Destination Clock:    bn_vga_clk rising at 1402518.857ns
  Clock Uncertainty:    0.280ns

  Clock Uncertainty:          0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.312ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: binaryDATA2_7 to u4/U2/U1/rNumber_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y57.AQ       Tcko                  0.525   binaryDATA2<3>
                                                       binaryDATA2_7
    SLICE_X9Y57.C2       net (fanout=9)        0.570   binaryDATA2<7>
    SLICE_X9Y57.C        Tilo                  0.259   binaryDATA2<10>
                                                       u4/instance_name/GND_12_o_GND_12_o_LessThan_133_o1
    SLICE_X9Y56.A2       net (fanout=7)        0.767   u4/instance_name/Madd_GND_12_o_GND_12_o_add_148_OUT_cy<0>
    SLICE_X9Y56.A        Tilo                  0.259   binaryDATA2<5>
                                                       u4/instance_name/Mmux_GND_12_o_GND_12_o_mux_152_OUT21
    SLICE_X9Y56.C2       net (fanout=6)        0.562   u4/instance_name/Madd_GND_12_o_GND_12_o_add_169_OUT_lut<2>
    SLICE_X9Y56.C        Tilo                  0.259   binaryDATA2<5>
                                                       u4/instance_name/GND_12_o_GND_12_o_LessThan_169_o
    SLICE_X8Y56.B6       net (fanout=10)       0.440   u4/instance_name/GND_12_o_GND_12_o_LessThan_169_o
    SLICE_X8Y56.B        Tilo                  0.254   binaryDATA2<4>
                                                       u4/instance_name/Mmux_GND_12_o_GND_12_o_mux_170_OUT3
    SLICE_X8Y56.D1       net (fanout=4)        0.611   u4/instance_name/Madd_GND_12_o_GND_12_o_add_187_OUT_lut<3>
    SLICE_X8Y56.CMUX     Topdc                 0.456   binaryDATA2<4>
                                                       u4/instance_name/GND_12_o_GND_12_o_LessThan_205_o_F
                                                       u4/instance_name/GND_12_o_GND_12_o_LessThan_205_o
    SLICE_X8Y57.C5       net (fanout=6)        0.444   u4/instance_name/GND_12_o_GND_12_o_LessThan_205_o
    SLICE_X8Y57.CMUX     Tilo                  0.430   binaryDATA2<3>
                                                       u4/instance_name/Mmux_GND_12_o_GND_12_o_mux_206_OUT4_G
                                                       u4/instance_name/Mmux_GND_12_o_GND_12_o_mux_206_OUT4
    SLICE_X10Y58.D3      net (fanout=6)        0.610   u4/instance_name/Madd_GND_12_o_GND_12_o_add_220_OUT_cy<0>
    SLICE_X10Y58.D       Tilo                  0.235   u4/instance_name/Madd_GND_12_o_GND_12_o_add_235_OUT_cy<0>
                                                       u4/instance_name/Mmux_GND_12_o_GND_12_o_mux_221_OUT4
    SLICE_X11Y59.D4      net (fanout=3)        0.486   u4/instance_name/Madd_GND_12_o_GND_12_o_add_235_OUT_cy<0>
    SLICE_X11Y59.DMUX    Tilo                  0.337   u4/U2/U1/rNumber<3>
                                                       u4/U2/U1/Mmux__n006433
    SLICE_X11Y59.B3      net (fanout=1)        0.552   u4/U2/U1/Mmux__n006432
    SLICE_X11Y59.CLK     Tas                   0.373   u4/U2/U1/rNumber<3>
                                                       u4/U2/U1/Mmux__n006434
                                                       u4/U2/U1/rNumber_2
    -------------------------------------------------  ---------------------------
    Total                                      8.429ns (3.387ns logic, 5.042ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u_system_ctrl_u_sdram_pll_clkout4 = PERIOD TIMEGRP
        "u_system_ctrl_u_sdram_pll_clkout4" TS_sys_clk_pin * 0.972222222 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point u4/U2/U3/i_2 (SLICE_X10Y54.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.407ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u4/U2/U3/i_1 (FF)
  Destination:          u4/U2/U3/i_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.407ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         bn_vga_clk rising at 20.571ns
  Destination Clock:    bn_vga_clk rising at 20.571ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u4/U2/U3/i_1 to u4/U2/U3/i_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y54.BQ      Tcko                  0.200   u4/U2/U3/i<1>
                                                       u4/U2/U3/i_1
    SLICE_X10Y54.B5      net (fanout=4)        0.086   u4/U2/U3/i<1>
    SLICE_X10Y54.CLK     Tah         (-Th)    -0.121   u4/U2/U3/i<1>
                                                       u4/U2/U3/Mmux__n006431
                                                       u4/U2/U3/i_2
    -------------------------------------------------  ---------------------------
    Total                                      0.407ns (0.321ns logic, 0.086ns route)
                                                       (78.9% logic, 21.1% route)

--------------------------------------------------------------------------------

Paths for end point u4/U2/U3/i_0 (SLICE_X10Y54.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.423ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u4/U2/U3/i_0 (FF)
  Destination:          u4/U2/U3/i_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.423ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         bn_vga_clk rising at 20.571ns
  Destination Clock:    bn_vga_clk rising at 20.571ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u4/U2/U3/i_0 to u4/U2/U3/i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y54.AQ      Tcko                  0.200   u4/U2/U3/i<1>
                                                       u4/U2/U3/i_0
    SLICE_X10Y54.A6      net (fanout=5)        0.033   u4/U2/U3/i<0>
    SLICE_X10Y54.CLK     Tah         (-Th)    -0.190   u4/U2/U3/i<1>
                                                       u4/U2/U3/Mmux__n006411_INV_0
                                                       u4/U2/U3/i_0
    -------------------------------------------------  ---------------------------
    Total                                      0.423ns (0.390ns logic, 0.033ns route)
                                                       (92.2% logic, 7.8% route)

--------------------------------------------------------------------------------

Paths for end point u4/U2/U1/i_2 (SLICE_X15Y55.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.437ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u4/U2/U1/i_1 (FF)
  Destination:          u4/U2/U1/i_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.437ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         bn_vga_clk rising at 20.571ns
  Destination Clock:    bn_vga_clk rising at 20.571ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u4/U2/U1/i_1 to u4/U2/U1/i_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y55.BQ      Tcko                  0.198   u4/U2/U1/i<1>
                                                       u4/U2/U1/i_1
    SLICE_X15Y55.B5      net (fanout=6)        0.084   u4/U2/U1/i<1>
    SLICE_X15Y55.CLK     Tah         (-Th)    -0.155   u4/U2/U1/i<1>
                                                       u4/U2/U1/Mmux__n007731
                                                       u4/U2/U1/i_2
    -------------------------------------------------  ---------------------------
    Total                                      0.437ns (0.353ns logic, 0.084ns route)
                                                       (80.8% logic, 19.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_system_ctrl_u_sdram_pll_clkout4 = PERIOD TIMEGRP
        "u_system_ctrl_u_sdram_pll_clkout4" TS_sys_clk_pin * 0.972222222 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 17.905ns (period - min period limit)
  Period: 20.571ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: u_system_ctrl/u_sdram_pll/clkout5_buf/I0
  Logical resource: u_system_ctrl/u_sdram_pll/clkout5_buf/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: u_system_ctrl/u_sdram_pll/clkout4
--------------------------------------------------------------------------------
Slack: 20.091ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.571ns
  High pulse: 10.285ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: u4/U2/U2/rSMG<5>/SR
  Logical resource: u4/U2/U2/rSMG_6/SR
  Location pin: SLICE_X12Y56.SR
  Clock network: u4/U2/U1/RSTn_inv
--------------------------------------------------------------------------------
Slack: 20.091ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.571ns
  High pulse: 10.285ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: u4/U2/U2/rSMG<5>/SR
  Logical resource: u4/U2/U2/rSMG_0/SR
  Location pin: SLICE_X12Y56.SR
  Clock network: u4/U2/U1/RSTn_inv
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      5.000ns| 147058.992ns|            0|          646|            0|3025230311286579400000000000000|
| TS_u_system_ctrl_u_sdram_pll_c|      8.000ns|      3.911ns|          N/A|            0|            0|          165|            0|
| lkout1                        |             |             |             |             |             |             |             |
| TS_u_system_ctrl_u_sdram_pll_c|     83.429ns| 613446.080ns|          N/A|          578|            0|3025230311286579400000000000000|            0|
| lkout5                        |             |             |             |             |             |             |             |
| TS_u_system_ctrl_u_sdram_pll_c|     43.429ns|     89.251ns|          N/A|            1|            0|         1077|            0|
| lkout0                        |             |             |             |             |             |             |             |
| TS_u_system_ctrl_u_sdram_pll_c|     20.571ns|    171.220ns|          N/A|           67|            0|        33948|            0|
| lkout4                        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

3 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLOCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |   79.004|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 646  Score: 2963118  (Setup/Max: 2963118, Hold: 0)

Constraints cover 3025230311286578800000000000000 paths, 0 nets, and 8693 connections

Design statistics:
   Minimum period: 613446.063ns{1}   (Maximum frequency:   0.002MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Mar 15 16:52:06 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 252 MB



