// Seed: 3287243514
module module_0 (
    id_1,
    id_2
);
  inout tri0 id_2;
  assign module_2.id_2 = 0;
  output wire id_1;
  assign id_2 = -1;
  wire id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  module_0 modCall_1 (
      id_3,
      id_2
  );
  input wire id_1;
  wire id_4;
  ;
endmodule
module module_2 #(
    parameter id_4 = 32'd75
) (
    output supply0 id_0
    , _id_4,
    output tri1 id_1,
    output wire id_2
);
  wire id_5;
  module_0 modCall_1 (
      id_5,
      id_5
  );
  logic [-  id_4 : 1  -  1] id_6;
endmodule
