/* Copyright (c) 2025 Texas Instruments Incorporated
 *
 * SPDX-License-Identifier: Apache-2.0
 */

#ifndef ZEPHYR_DRIVERS_TIMERS_TI_RTI_TIMER_H_
#define ZEPHYR_DRIVERS_TIMERS_TI_RTI_TIMER_H_

#include <zephyr/devicetree.h>

/* RTI base address definitions */
#define RTI0_BASE_ADDR 0x52180000
#define RTI1_BASE_ADDR 0x52181000
#define RTI2_BASE_ADDR 0x52182000
#define RTI3_BASE_ADDR 0x52183000

/* MSS_RCM register locations that allow clock source selection for an RTI block */
#define RTI0_CLK_SRC_SEL 0x53208140
#define RTI1_CLK_SRC_SEL 0x53208144
#define RTI2_CLK_SRC_SEL 0x53208148
#define RTI3_CLK_SRC_SEL 0x5320814C

/**************************************************************************
 * Register Macros
 **************************************************************************/

#define RTIGCTRL        (0x00000000U)
#define RTITBCTRL       (0x00000004U)
#define RTICAPCTRL      (0x00000008U)
#define RTICOMPCTRL     (0x0000000CU)
#define RTIFRC0         (0x00000010U)
#define RTIUC0          (0x00000014U)
#define RTICPUC0        (0x00000018U)
#define RTICAFRC0       (0x00000020U)
#define RTICAUC0        (0x00000024U)
#define RTIFRC1         (0x00000030U)
#define RTIUC1          (0x00000034U)
#define RTICPUC1        (0x00000038U)
#define RTICAFRC1       (0x00000040U)
#define RTICAUC1        (0x00000044U)
#define RTICOMP0        (0x00000050U)
#define RTIUDCP0        (0x00000054U)
#define RTICOMP1        (0x00000058U)
#define RTIUDCP1        (0x0000005CU)
#define RTICOMP2        (0x00000060U)
#define RTIUDCP2        (0x00000064U)
#define RTICOMP3        (0x00000068U)
#define RTIUDCP3        (0x0000006CU)
#define RTITBLCOMP      (0x00000070U)
#define RTITBHCOMP      (0x00000074U)
#define RTISETINT       (0x00000080U)
#define RTICLEARINT     (0x00000084U)
#define RTIINTFLAG      (0x00000088U)
#define RTIDWDCTRL      (0x00000090U)
#define RTIDWDPRLD      (0x00000094U)
#define RTIWDSTATUS     (0x00000098U)
#define RTIWDKEY        (0x0000009CU)
#define RTIDWDCNTR      (0x000000A0U)
#define RTIWWDRXNCTRL   (0x000000A4U)
#define RTIWWDSIZECTRL  (0x000000A8U)
#define RTIINTCLRENABLE (0x000000ACU)
#define RTICOMP0CLR     (0x000000B0U)
#define RTICOMP1CLR     (0x000000B4U)
#define RTICOMP2CLR     (0x000000B8U)
#define RTICOMP3CLR     (0x000000BCU)

#define RTIGCTRL_CNT0EN_MASK  (0x00000001U)
#define RTIGCTRL_CNT0EN_SHIFT (0x00000000U)

#define RTIGCTRL_COS_MASK  (0x00008000U)
#define RTIGCTRL_COS_SHIFT (0x0000000FU)

#define RTIFRC0_FRC0_MASK  (0xFFFFFFFFU)
#define RTIFRC0_FRC0_SHIFT (0x00000000U)

#define RTITBCTRL_TBEXT_MASK  (0x00000001U)
#define RTITBCTRL_TBEXT_SHIFT (0x00000000U)

#define RTIUC0_UC0_MASK  (0xFFFFFFFFU)
#define RTIUC0_UC0_SHIFT (0x00000000U)

#define RTICPUC0_CPUC0_MASK  (0xFFFFFFFFU)
#define RTICPUC0_CPUC0_SHIFT (0x00000000U)

#define RTICAPCTRL_CAPCNTR0_MASK  (0x00000001U)
#define RTICAPCTRL_CAPCNTR0_SHIFT (0x00000000U)

#define RTICOMP0_COMP0_MASK  (0xFFFFFFFFU)
#define RTICOMP0_COMP0_SHIFT (0x00000000U)

#define RTIUDCP0_UDCP0_MASK  (0xFFFFFFFFU)
#define RTIUDCP0_UDCP0_SHIFT (0x00000000U)

#define RTICOMPCTRL_COMP0SEL_MASK  (0x00000001U)
#define RTICOMPCTRL_COMP0SEL_SHIFT (0x00000000U)

#define RTIINTFLAG_INT0_MASK  (0x00000001U)
#define RTIINTFLAG_INT0_SHIFT (0x00000000U)

#define RTISETINT_SETINT0_MASK  (0x00000001U)
#define RTISETINT_SETINT0_SHIFT (0x00000000U)

#define RTICLEARINT_CLEARINT0_MASK  (0x00000001U)
#define RTICLEARINT_CLEARINT0_SHIFT (0x00000000U)

#define RTIINTFLAG_INT0_MASK  (0x00000001U)
#define RTIINTFLAG_INT0_SHIFT (0x00000000U)

#define RTIINTFLAG_OVL0INT_MASK  (0x00020000U)
#define RTIINTFLAG_OVL0INT_SHIFT (0x00000011U)

#endif /* ZEPHYR_DRIVERS_TIMERS_TI_RTI_TIMER_H_ */
