
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 5.84

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.49 source latency timer[1]$_DFF_PN0_/CLK ^
  -0.50 target latency addr_reg[1]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
  -0.01 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: init_state[0]$_DFF_PN1_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.04    0.21    0.98    1.18 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net224 (net)
                  0.21    0.00    1.18 ^ input36/I (gf180mcu_fd_sc_mcu9t5v0__buf_12)
     7    0.37    0.24    0.23    1.41 ^ input36/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
                                         net37 (net)
                  0.24    0.00    1.41 ^ init_state[0]$_DFF_PN1_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  1.41   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.32    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    1.01    0.40    0.31    0.31 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.40    0.00    0.31 ^ clkbuf_4_14_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    10    0.11    0.08    0.19    0.49 ^ clkbuf_4_14_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_14_0_clk (net)
                  0.08    0.00    0.49 ^ init_state[0]$_DFF_PN1_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                          0.00    0.49   clock reconvergence pessimism
                          0.07    0.56   library removal time
                                  0.56   data required time
-----------------------------------------------------------------------------
                                  0.56   data required time
                                 -1.41   data arrival time
-----------------------------------------------------------------------------
                                  0.85   slack (MET)


Startpoint: cmd_addr[8] (input port clocked by core_clock)
Endpoint: addr_reg[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.03    0.00    0.00    0.20 v cmd_addr[8] (in)
                                         cmd_addr[8] (net)
                  0.00    0.00    0.20 v input26/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
     2    0.23    0.14    0.17    0.37 v input26/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net27 (net)
                  0.14    0.00    0.37 v _1570_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.02    0.26    0.19    0.56 ^ _1570_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _0398_ (net)
                  0.26    0.00    0.56 ^ _1575_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.00    0.06    0.05    0.62 v _1575_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _0133_ (net)
                  0.06    0.00    0.62 v addr_reg[8]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.62   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.32    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    1.01    0.40    0.31    0.31 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.40    0.00    0.31 ^ clkbuf_4_9_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    10    0.12    0.08    0.19    0.49 ^ clkbuf_4_9_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_9_0_clk (net)
                  0.08    0.00    0.49 ^ addr_reg[8]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00    0.49   clock reconvergence pessimism
                          0.05    0.55   library hold time
                                  0.55   data required time
-----------------------------------------------------------------------------
                                  0.55   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  0.07   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: wr_ready_reg$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.04    0.21    0.98    1.18 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net224 (net)
                  0.21    0.00    1.18 ^ input36/I (gf180mcu_fd_sc_mcu9t5v0__buf_12)
     7    0.37    0.24    0.23    1.41 ^ input36/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
                                         net37 (net)
                  0.24    0.00    1.41 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    74    0.97    0.38    0.31    1.72 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.38    0.00    1.72 ^ wr_ready_reg$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.72   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.32    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    1.01    0.40    0.31   10.31 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.40    0.00   10.31 ^ clkbuf_4_14_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    10    0.11    0.08    0.19   10.49 ^ clkbuf_4_14_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_14_0_clk (net)
                  0.08    0.00   10.49 ^ wr_ready_reg$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.49   clock reconvergence pessimism
                          0.04   10.53   library recovery time
                                 10.53   data required time
-----------------------------------------------------------------------------
                                 10.53   data required time
                                 -1.72   data arrival time
-----------------------------------------------------------------------------
                                  8.81   slack (MET)


Startpoint: timer[1]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: timer[0]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.32    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    1.01    0.40    0.31    0.31 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.40    0.00    0.31 ^ clkbuf_4_14_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    10    0.11    0.08    0.19    0.49 ^ clkbuf_4_14_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_14_0_clk (net)
                  0.08    0.00    0.49 ^ timer[1]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     7    0.09    0.22    0.49    0.99 v timer[1]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         timer[1] (net)
                  0.22    0.00    0.99 v _1255_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     3    0.03    0.17    0.14    1.13 ^ _1255_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0869_ (net)
                  0.17    0.00    1.13 ^ _1750_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.03    0.24    0.30    1.43 ^ _1750_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _0870_ (net)
                  0.24    0.00    1.43 ^ _0888_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.01    0.10    0.09    1.52 v _0888_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0479_ (net)
                  0.10    0.00    1.52 v _0890_/A3 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     5    0.07    0.26    0.47    1.98 v _0890_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _0481_ (net)
                  0.26    0.00    1.98 v _0894_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
     6    0.10    0.37    0.28    2.26 ^ _0894_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
                                         _0485_ (net)
                  0.37    0.00    2.26 ^ _1169_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_4)
     5    0.09    0.23    0.19    2.45 v _1169_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_4)
                                         _0747_ (net)
                  0.23    0.00    2.45 v _1170_/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    10    0.16    0.19    0.27    2.72 v _1170_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         _0748_ (net)
                  0.19    0.00    2.72 v _1256_/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    11    0.17    0.20    0.26    2.98 v _1256_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         _0864_ (net)
                  0.20    0.00    2.98 v _1748_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     3    0.04    0.17    0.37    3.35 ^ _1748_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _0866_ (net)
                  0.17    0.00    3.35 ^ _1230_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.04    0.17    0.14    3.49 v _1230_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0790_ (net)
                  0.17    0.00    3.49 v _1248_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.09    0.24    3.73 v _1248_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0226_ (net)
                  0.09    0.00    3.73 v _1249_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.11    0.10    3.83 ^ _1249_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _0227_ (net)
                  0.11    0.00    3.83 ^ _1250_/C (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     1    0.03    0.21    0.15    3.98 v _1250_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         _0228_ (net)
                  0.21    0.00    3.98 v _1251_/C (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
     2    0.03    0.39    0.28    4.26 ^ _1251_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
                                         _0229_ (net)
                  0.39    0.00    4.26 ^ _1252_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.13    0.07    4.33 v _1252_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _0230_ (net)
                  0.13    0.00    4.33 v _1253_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.12    0.11    4.43 ^ _1253_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _0231_ (net)
                  0.12    0.00    4.43 ^ _1254_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     1    0.00    0.14    0.09    4.53 v _1254_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         _0818_ (net)
                  0.14    0.00    4.53 v timer[0]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  4.53   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.32    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    1.01    0.40    0.31   10.31 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.40    0.00   10.31 ^ clkbuf_4_15_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    14    0.13    0.08    0.19   10.50 ^ clkbuf_4_15_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_15_0_clk (net)
                  0.08    0.00   10.50 ^ timer[0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.50   clock reconvergence pessimism
                         -0.13   10.36   library setup time
                                 10.36   data required time
-----------------------------------------------------------------------------
                                 10.36   data required time
                                 -4.53   data arrival time
-----------------------------------------------------------------------------
                                  5.84   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: wr_ready_reg$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.04    0.21    0.98    1.18 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net224 (net)
                  0.21    0.00    1.18 ^ input36/I (gf180mcu_fd_sc_mcu9t5v0__buf_12)
     7    0.37    0.24    0.23    1.41 ^ input36/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
                                         net37 (net)
                  0.24    0.00    1.41 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    74    0.97    0.38    0.31    1.72 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.38    0.00    1.72 ^ wr_ready_reg$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.72   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.32    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    1.01    0.40    0.31   10.31 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.40    0.00   10.31 ^ clkbuf_4_14_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    10    0.11    0.08    0.19   10.49 ^ clkbuf_4_14_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_14_0_clk (net)
                  0.08    0.00   10.49 ^ wr_ready_reg$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.49   clock reconvergence pessimism
                          0.04   10.53   library recovery time
                                 10.53   data required time
-----------------------------------------------------------------------------
                                 10.53   data required time
                                 -1.72   data arrival time
-----------------------------------------------------------------------------
                                  8.81   slack (MET)


Startpoint: timer[1]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: timer[0]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.32    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    1.01    0.40    0.31    0.31 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.40    0.00    0.31 ^ clkbuf_4_14_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    10    0.11    0.08    0.19    0.49 ^ clkbuf_4_14_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_14_0_clk (net)
                  0.08    0.00    0.49 ^ timer[1]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     7    0.09    0.22    0.49    0.99 v timer[1]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         timer[1] (net)
                  0.22    0.00    0.99 v _1255_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     3    0.03    0.17    0.14    1.13 ^ _1255_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0869_ (net)
                  0.17    0.00    1.13 ^ _1750_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.03    0.24    0.30    1.43 ^ _1750_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _0870_ (net)
                  0.24    0.00    1.43 ^ _0888_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.01    0.10    0.09    1.52 v _0888_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0479_ (net)
                  0.10    0.00    1.52 v _0890_/A3 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     5    0.07    0.26    0.47    1.98 v _0890_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _0481_ (net)
                  0.26    0.00    1.98 v _0894_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
     6    0.10    0.37    0.28    2.26 ^ _0894_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
                                         _0485_ (net)
                  0.37    0.00    2.26 ^ _1169_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_4)
     5    0.09    0.23    0.19    2.45 v _1169_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_4)
                                         _0747_ (net)
                  0.23    0.00    2.45 v _1170_/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    10    0.16    0.19    0.27    2.72 v _1170_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         _0748_ (net)
                  0.19    0.00    2.72 v _1256_/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    11    0.17    0.20    0.26    2.98 v _1256_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         _0864_ (net)
                  0.20    0.00    2.98 v _1748_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     3    0.04    0.17    0.37    3.35 ^ _1748_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _0866_ (net)
                  0.17    0.00    3.35 ^ _1230_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.04    0.17    0.14    3.49 v _1230_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0790_ (net)
                  0.17    0.00    3.49 v _1248_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.09    0.24    3.73 v _1248_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0226_ (net)
                  0.09    0.00    3.73 v _1249_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.11    0.10    3.83 ^ _1249_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _0227_ (net)
                  0.11    0.00    3.83 ^ _1250_/C (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     1    0.03    0.21    0.15    3.98 v _1250_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         _0228_ (net)
                  0.21    0.00    3.98 v _1251_/C (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
     2    0.03    0.39    0.28    4.26 ^ _1251_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
                                         _0229_ (net)
                  0.39    0.00    4.26 ^ _1252_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.13    0.07    4.33 v _1252_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _0230_ (net)
                  0.13    0.00    4.33 v _1253_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.12    0.11    4.43 ^ _1253_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _0231_ (net)
                  0.12    0.00    4.43 ^ _1254_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     1    0.00    0.14    0.09    4.53 v _1254_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         _0818_ (net)
                  0.14    0.00    4.53 v timer[0]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  4.53   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.32    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    1.01    0.40    0.31   10.31 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.40    0.00   10.31 ^ clkbuf_4_15_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    14    0.13    0.08    0.19   10.50 ^ clkbuf_4_15_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_15_0_clk (net)
                  0.08    0.00   10.50 ^ timer[0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.50   clock reconvergence pessimism
                         -0.13   10.36   library setup time
                                 10.36   data required time
-----------------------------------------------------------------------------
                                 10.36   data required time
                                 -4.53   data arrival time
-----------------------------------------------------------------------------
                                  5.84   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
1.95231032371521

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6973

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.2017516791820526

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9043

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: timer[1]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: timer[0]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.31    0.31 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.19    0.49 ^ clkbuf_4_14_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.49 ^ timer[1]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.49    0.99 v timer[1]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.14    1.13 ^ _1255_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.30    1.43 ^ _1750_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
   0.09    1.52 v _0888_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.47    1.98 v _0890_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
   0.28    2.26 ^ _0894_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
   0.19    2.45 v _1169_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_4)
   0.27    2.72 v _1170_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
   0.26    2.98 v _1256_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
   0.37    3.35 ^ _1748_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.14    3.49 v _1230_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.24    3.73 v _1248_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.10    3.83 ^ _1249_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.15    3.98 v _1250_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
   0.28    4.26 ^ _1251_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
   0.07    4.33 v _1252_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.11    4.43 ^ _1253_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.09    4.53 v _1254_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
   0.00    4.53 v timer[0]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           4.53   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.31   10.31 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.19   10.50 ^ clkbuf_4_15_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00   10.50 ^ timer[0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00   10.50   clock reconvergence pessimism
  -0.13   10.36   library setup time
          10.36   data required time
---------------------------------------------------------
          10.36   data required time
          -4.53   data arrival time
---------------------------------------------------------
           5.84   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: refresh_counter[15]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: refresh_counter[15]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.31    0.31 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.19    0.49 ^ clkbuf_4_9_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.49 ^ refresh_counter[15]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.38    0.87 v refresh_counter[15]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.13    1.00 v _1229_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.00    1.00 v refresh_counter[15]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           1.00   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.31    0.31 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.19    0.49 ^ clkbuf_4_9_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.49 ^ refresh_counter[15]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00    0.49   clock reconvergence pessimism
   0.06    0.55   library hold time
           0.55   data required time
---------------------------------------------------------
           0.55   data required time
          -1.00   data arrival time
---------------------------------------------------------
           0.46   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.4934

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.4934

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
4.5255

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
5.8387

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
129.017788

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.67e-02   0.00e+00   1.51e-07   1.67e-02  31.1%
Combinational          3.45e-03   2.73e-03   2.88e-07   6.19e-03  11.5%
Clock                  2.17e-02   9.23e-03   7.34e-07   3.09e-02  57.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.19e-02   1.20e-02   1.17e-06   5.39e-02 100.0%
                          77.8%      22.2%       0.0%
