{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1665548453469 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1665548453470 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 11 23:20:53 2022 " "Processing started: Tue Oct 11 23:20:53 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1665548453470 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1665548453470 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off p6 -c p6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off p6 -c p6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1665548453470 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1665548453980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file p6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 p6-Config " "Found design unit 1: p6-Config" {  } { { "p6.vhd" "" { Text "C:/altera/Examen U2/Exercice_03_Simulation_Logic_Gates/p6.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665548454483 ""} { "Info" "ISGN_ENTITY_NAME" "1 p6 " "Found entity 1: p6" {  } { { "p6.vhd" "" { Text "C:/altera/Examen U2/Exercice_03_Simulation_Logic_Gates/p6.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665548454483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665548454483 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "p6 " "Elaborating entity \"p6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1665548454515 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Entradas p6.vhd(73) " "VHDL Process Statement warning at p6.vhd(73): signal \"Entradas\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "p6.vhd" "" { Text "C:/altera/Examen U2/Exercice_03_Simulation_Logic_Gates/p6.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1665548454517 "|p6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Entradas p6.vhd(74) " "VHDL Process Statement warning at p6.vhd(74): signal \"Entradas\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "p6.vhd" "" { Text "C:/altera/Examen U2/Exercice_03_Simulation_Logic_Gates/p6.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1665548454517 "|p6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Entradas p6.vhd(77) " "VHDL Process Statement warning at p6.vhd(77): signal \"Entradas\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "p6.vhd" "" { Text "C:/altera/Examen U2/Exercice_03_Simulation_Logic_Gates/p6.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1665548454517 "|p6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Entradas p6.vhd(78) " "VHDL Process Statement warning at p6.vhd(78): signal \"Entradas\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "p6.vhd" "" { Text "C:/altera/Examen U2/Exercice_03_Simulation_Logic_Gates/p6.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1665548454517 "|p6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Entradas p6.vhd(81) " "VHDL Process Statement warning at p6.vhd(81): signal \"Entradas\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "p6.vhd" "" { Text "C:/altera/Examen U2/Exercice_03_Simulation_Logic_Gates/p6.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1665548454517 "|p6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Entradas p6.vhd(82) " "VHDL Process Statement warning at p6.vhd(82): signal \"Entradas\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "p6.vhd" "" { Text "C:/altera/Examen U2/Exercice_03_Simulation_Logic_Gates/p6.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1665548454517 "|p6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Entradas p6.vhd(83) " "VHDL Process Statement warning at p6.vhd(83): signal \"Entradas\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "p6.vhd" "" { Text "C:/altera/Examen U2/Exercice_03_Simulation_Logic_Gates/p6.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1665548454517 "|p6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Entradas p6.vhd(86) " "VHDL Process Statement warning at p6.vhd(86): signal \"Entradas\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "p6.vhd" "" { Text "C:/altera/Examen U2/Exercice_03_Simulation_Logic_Gates/p6.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1665548454517 "|p6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Entradas p6.vhd(87) " "VHDL Process Statement warning at p6.vhd(87): signal \"Entradas\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "p6.vhd" "" { Text "C:/altera/Examen U2/Exercice_03_Simulation_Logic_Gates/p6.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1665548454518 "|p6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Entradas p6.vhd(88) " "VHDL Process Statement warning at p6.vhd(88): signal \"Entradas\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "p6.vhd" "" { Text "C:/altera/Examen U2/Exercice_03_Simulation_Logic_Gates/p6.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1665548454518 "|p6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Entradas p6.vhd(89) " "VHDL Process Statement warning at p6.vhd(89): signal \"Entradas\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "p6.vhd" "" { Text "C:/altera/Examen U2/Exercice_03_Simulation_Logic_Gates/p6.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1665548454518 "|p6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Salidas p6.vhd(69) " "VHDL Process Statement warning at p6.vhd(69): inferring latch(es) for signal or variable \"Salidas\", which holds its previous value in one or more paths through the process" {  } { { "p6.vhd" "" { Text "C:/altera/Examen U2/Exercice_03_Simulation_Logic_Gates/p6.vhd" 69 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1665548454518 "|p6"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "Salidas\[5..4\] p6.vhd(11) " "Using initial value X (don't care) for net \"Salidas\[5..4\]\" at p6.vhd(11)" {  } { { "p6.vhd" "" { Text "C:/altera/Examen U2/Exercice_03_Simulation_Logic_Gates/p6.vhd" 11 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665548454518 "|p6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Salidas\[2\] p6.vhd(69) " "Inferred latch for \"Salidas\[2\]\" at p6.vhd(69)" {  } { { "p6.vhd" "" { Text "C:/altera/Examen U2/Exercice_03_Simulation_Logic_Gates/p6.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665548454519 "|p6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Salidas\[3\] p6.vhd(69) " "Inferred latch for \"Salidas\[3\]\" at p6.vhd(69)" {  } { { "p6.vhd" "" { Text "C:/altera/Examen U2/Exercice_03_Simulation_Logic_Gates/p6.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665548454519 "|p6"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Salidas\[4\] GND " "Pin \"Salidas\[4\]\" is stuck at GND" {  } { { "p6.vhd" "" { Text "C:/altera/Examen U2/Exercice_03_Simulation_Logic_Gates/p6.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665548455049 "|p6|Salidas[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Salidas\[5\] GND " "Pin \"Salidas\[5\]\" is stuck at GND" {  } { { "p6.vhd" "" { Text "C:/altera/Examen U2/Exercice_03_Simulation_Logic_Gates/p6.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665548455049 "|p6|Salidas[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display\[0\] VCC " "Pin \"Display\[0\]\" is stuck at VCC" {  } { { "p6.vhd" "" { Text "C:/altera/Examen U2/Exercice_03_Simulation_Logic_Gates/p6.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665548455049 "|p6|Display[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display\[6\] GND " "Pin \"Display\[6\]\" is stuck at GND" {  } { { "p6.vhd" "" { Text "C:/altera/Examen U2/Exercice_03_Simulation_Logic_Gates/p6.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665548455049 "|p6|Display[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Act_Display\[0\] VCC " "Pin \"Act_Display\[0\]\" is stuck at VCC" {  } { { "p6.vhd" "" { Text "C:/altera/Examen U2/Exercice_03_Simulation_Logic_Gates/p6.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665548455049 "|p6|Act_Display[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Act_Display\[1\] GND " "Pin \"Act_Display\[1\]\" is stuck at GND" {  } { { "p6.vhd" "" { Text "C:/altera/Examen U2/Exercice_03_Simulation_Logic_Gates/p6.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665548455049 "|p6|Act_Display[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Act_Display\[2\] GND " "Pin \"Act_Display\[2\]\" is stuck at GND" {  } { { "p6.vhd" "" { Text "C:/altera/Examen U2/Exercice_03_Simulation_Logic_Gates/p6.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665548455049 "|p6|Act_Display[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Act_Display\[3\] GND " "Pin \"Act_Display\[3\]\" is stuck at GND" {  } { { "p6.vhd" "" { Text "C:/altera/Examen U2/Exercice_03_Simulation_Logic_Gates/p6.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665548455049 "|p6|Act_Display[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1665548455049 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1665548455492 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665548455492 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "131 " "Implemented 131 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1665548455611 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1665548455611 ""} { "Info" "ICUT_CUT_TM_LCELLS" "100 " "Implemented 100 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1665548455611 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1665548455611 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4629 " "Peak virtual memory: 4629 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1665548455633 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 11 23:20:55 2022 " "Processing ended: Tue Oct 11 23:20:55 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1665548455633 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1665548455633 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1665548455633 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1665548455633 ""}
