/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_13z;
  reg [10:0] celloutsig_0_14z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_9z;
  wire [16:0] celloutsig_1_0z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  reg [9:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_14z = !(celloutsig_1_1z[3] ? celloutsig_1_8z[8] : celloutsig_1_3z);
  assign celloutsig_0_13z = ~celloutsig_0_9z;
  assign celloutsig_0_9z = celloutsig_0_2z | ~(celloutsig_0_1z);
  assign celloutsig_1_2z = celloutsig_1_0z[3] | ~(in_data[182]);
  assign celloutsig_1_3z = celloutsig_1_0z[10] | ~(celloutsig_1_1z[0]);
  assign celloutsig_0_2z = celloutsig_0_1z | ~(in_data[44]);
  assign celloutsig_1_6z = celloutsig_1_4z | ~(celloutsig_1_4z);
  assign celloutsig_1_19z = { celloutsig_1_0z[15:14], celloutsig_1_9z, celloutsig_1_18z, celloutsig_1_18z, celloutsig_1_15z, celloutsig_1_2z } / { 1'h1, celloutsig_1_1z[4:0], celloutsig_1_18z };
  assign celloutsig_0_1z = ! in_data[58:53];
  assign celloutsig_1_15z = ! { celloutsig_1_8z[3:0], celloutsig_1_3z };
  assign celloutsig_1_9z = { in_data[138:136], celloutsig_1_6z } || { celloutsig_1_1z[5:3], celloutsig_1_4z };
  assign celloutsig_1_18z = { celloutsig_1_0z[16:13], celloutsig_1_14z } !== { celloutsig_1_0z[5:3], celloutsig_1_14z, celloutsig_1_15z };
  assign celloutsig_1_4z = | { celloutsig_1_2z, in_data[160:156] };
  assign celloutsig_1_0z = in_data[172:156] << in_data[119:103];
  assign celloutsig_1_1z = in_data[182:177] >> celloutsig_1_0z[9:4];
  always_latch
    if (!clkin_data[32]) celloutsig_0_14z = 11'h000;
    else if (!celloutsig_1_18z) celloutsig_0_14z = in_data[50:40];
  always_latch
    if (!clkin_data[64]) celloutsig_1_8z = 10'h000;
    else if (clkin_data[0]) celloutsig_1_8z = celloutsig_1_0z[13:4];
  assign { out_data[128], out_data[102:96], out_data[32], out_data[10:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_13z, celloutsig_0_14z };
endmodule
