// Seed: 3592727716
module module_0 (
    input wand id_0,
    output tri id_1,
    output supply1 id_2,
    input wand id_3
);
  assign id_2 = (1 || 1);
  assign id_1 = 0 < id_3;
endmodule
module module_0 (
    input uwire id_0,
    output supply1 id_1,
    input tri id_2,
    input tri0 id_3,
    input wor module_1,
    input tri1 id_5
);
  wire id_7;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_3
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 (
    output tri0 id_0,
    input wire id_1,
    input supply0 id_2,
    output uwire id_3
);
  uwire id_5;
  assign id_5 = id_1 == id_1;
  assign id_3 = id_2 / id_1;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_3,
      id_1
  );
  assign modCall_1.type_1 = 0;
  integer id_6 = {1{id_6 == id_6}}, id_7;
endmodule
