# do sim_build/runsim.do
# Questa Intel Starter FPGA Edition-64 vmap 2024.1 Lib Mapping Utility 2024.04 Apr 19 2024
# vmap -c 
# ** Warning: Local modelsim.ini already exists and will not be overwritten. -c will be ignored.
# Questa Intel Starter FPGA Edition-64 vmap 2024.1 Lib Mapping Utility 2024.04 Apr 19 2024
# vmap work sim_build/work 
# Modifying modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 23:54:33 on Sep 18,2024
# vlog -work work "+define+COCOTB_SIM" -sv -timescale 1ns/1ps -mfcu "+acc" ../../../hw/verilog/mem_65536x2.sv ../../../hw/verilog/PHT_memory.sv ../../../hw/verilog/gshare.sv ../../../hw/verilog/mem_4096x60.sv ../../../hw/verilog/hash_BTB_mem.sv ../../../hw/verilog/hash_BTB.sv ../../../hw/verilog/mem_128x39.sv ../../../hw/verilog/SDPReadWriteSmem.sv ../../../hw/verilog/RAS.sv ../../../hw/verilog/Queue1_prediction.sv ../../../hw/verilog/BP.sv ../../../hw/verilog/ram_2x274.sv ../../../hw/verilog/Queue2_fetch_packet.sv ../../../hw/verilog/predecoder.sv ../../../hw/verilog/PC_gen.sv ../../../hw/verilog/ram_16x274.sv ../../../hw/verilog/Queue16_fetch_packet.sv ../../../hw/verilog/ram_16x65.sv ../../../hw/verilog/Queue16_frontend_memory_request.sv ../../../hw/verilog/ram_16x40.sv ../../../hw/verilog/Queue16_prediction.sv ../../../hw/verilog/instruction_fetch.sv ../../../hw/verilog/decoder.sv ../../../hw/verilog/ram_2x498.sv ../../../hw/verilog/Queue2_decoded_fetch_packet.sv ../../../hw/verilog/fetch_packet_decoder.sv ../../../hw/verilog/ram_16x498.sv ../../../hw/verilog/Queue16_decoded_fetch_packet.sv ../../../hw/verilog/free_list.sv ../../../hw/verilog/WAW_handler.sv ../../../hw/verilog/RAT.sv ../../../hw/verilog/rename.sv ../../../hw/verilog/frontend.sv ../../../hw/verilog/RS.sv ../../../hw/verilog/RS_1.sv ../../../hw/verilog/simple_MOB.sv ../../../hw/verilog/mem_65x32.sv ../../../hw/verilog/sim_nReadmWrite.sv ../../../hw/verilog/ALU.sv ../../../hw/verilog/branch_unit.sv ../../../hw/verilog/FU.sv ../../../hw/verilog/mul_unit.sv ../../../hw/verilog/CSRs.sv ../../../hw/verilog/FU_1.sv ../../../hw/verilog/FU_2.sv ../../../hw/verilog/AGU.sv ../../../hw/verilog/FU_3.sv ../../../hw/verilog/execution_engine.sv ../../../hw/verilog/backend.sv ../../../hw/verilog/mem_64x70.sv ../../../hw/verilog/ROB_shared_mem.sv ../../../hw/verilog/ROB_WB_mem.sv ../../../hw/verilog/mem_64x29.sv ../../../hw/verilog/ROB_entry_mem.sv ../../../hw/verilog/fetch_prediction_bank_64x40.sv ../../../hw/verilog/fetch_resolved_banks_64x37.sv ../../../hw/verilog/ROB.sv ../../../hw/verilog/ChaosCore.sv ../../../hw/verilog/Queue1_final_AXI_response.sv ../../../hw/verilog/mem_64x2.sv ../../../hw/verilog/SDPReadWriteSmem_1.sv ../../../hw/verilog/mem_64x278.sv ../../../hw/verilog/icache_ReadWriteSmem.sv ../../../hw/verilog/instruction_validator.sv ../../../hw/verilog/L1_instruction_cache.sv ../../../hw/verilog/ram_8x352.sv ../../../hw/verilog/Queue8_AXI_request_Q_entry.sv ../../../hw/verilog/ram_2x352.sv ../../../hw/verilog/Queue2_AXI_request_Q_entry.sv ../../../hw/verilog/ram_8x138.sv ../../../hw/verilog/Queue8_backend_memory_response.sv ../../../hw/verilog/ram_3x138.sv ../../../hw/verilog/Queue3_backend_memory_response.sv ../../../hw/verilog/ram_256x8.sv ../../../hw/verilog/ReadWriteSmem.sv ../../../hw/verilog/ram_64x21.sv ../../../hw/verilog/ReadWriteSmem_32.sv ../../../hw/verilog/Arbiter2_AXI_request_Q_entry.sv ../../../hw/verilog/Arbiter2_backend_memory_response.sv ../../../hw/verilog/L1_data_cache.sv ../../../hw/verilog/ChaosCore_tile.sv ../../../hw/verilog/AXI_debug_printer.sv ../../../hw/verilog/extern_modules.sv ../../../hw/verilog/axi_interconnect_2x2.sv ../../../hw/verilog/SOC.sv ../../../hw/verilog/./axi_interconnect_wrap_2x2.v ../../../hw/verilog/axi_interconnect.v ../../../hw/verilog/arbiter.v ../../../hw/verilog/priority_encoder.v 
# -- Compiling module mem_65536x2
# -- Compiling module PHT_memory
# -- Compiling module gshare
# -- Compiling module mem_4096x60
# -- Compiling module hash_BTB_mem
# -- Compiling module hash_BTB
# -- Compiling module mem_128x39
# -- Compiling module SDPReadWriteSmem
# -- Compiling module RAS
# -- Compiling module Queue1_prediction
# -- Compiling module BP
# -- Compiling module ram_2x274
# -- Compiling module Queue2_fetch_packet
# -- Compiling module predecoder
# -- Compiling module PC_gen
# -- Compiling module ram_16x274
# -- Compiling module Queue16_fetch_packet
# -- Compiling module ram_16x65
# -- Compiling module Queue16_frontend_memory_request
# -- Compiling module ram_16x40
# -- Compiling module Queue16_prediction
# -- Compiling module instruction_fetch
# -- Compiling module decoder
# -- Compiling module ram_2x498
# -- Compiling module Queue2_decoded_fetch_packet
# -- Compiling module fetch_packet_decoder
# -- Compiling module ram_16x498
# -- Compiling module Queue16_decoded_fetch_packet
# -- Compiling module free_list
# -- Compiling module WAW_handler
# -- Compiling module RAT
# -- Compiling module rename
# -- Compiling module frontend
# -- Compiling module RS
# -- Compiling module RS_1
# -- Compiling module simple_MOB
# -- Compiling module mem_65x32
# -- Compiling module sim_nReadmWrite
# -- Compiling module ALU
# -- Compiling module branch_unit
# -- Compiling module FU
# -- Compiling module mul_unit
# -- Compiling module CSRs
# -- Compiling module FU_1
# -- Compiling module FU_2
# -- Compiling module AGU
# -- Compiling module FU_3
# -- Compiling module execution_engine
# -- Compiling module backend
# -- Compiling module mem_64x70
# -- Compiling module ROB_shared_mem
# -- Compiling module ROB_WB_mem
# -- Compiling module mem_64x29
# -- Compiling module ROB_entry_mem
# -- Compiling module fetch_prediction_bank_64x40
# -- Compiling module fetch_resolved_banks_64x37
# -- Compiling module ROB
# -- Compiling module ChaosCore
# -- Compiling module Queue1_final_AXI_response
# -- Compiling module mem_64x2
# -- Compiling module SDPReadWriteSmem_1
# -- Compiling module mem_64x278
# -- Compiling module icache_ReadWriteSmem
# -- Compiling module instruction_validator
# -- Compiling module L1_instruction_cache
# -- Compiling module ram_8x352
# -- Compiling module Queue8_AXI_request_Q_entry
# -- Compiling module ram_2x352
# -- Compiling module Queue2_AXI_request_Q_entry
# -- Compiling module ram_8x138
# -- Compiling module Queue8_backend_memory_response
# -- Compiling module ram_3x138
# -- Compiling module Queue3_backend_memory_response
# -- Compiling module ram_256x8
# -- Compiling module ReadWriteSmem
# -- Compiling module ram_64x21
# -- Compiling module ReadWriteSmem_32
# -- Compiling module Arbiter2_AXI_request_Q_entry
# -- Compiling module Arbiter2_backend_memory_response
# -- Compiling module L1_data_cache
# -- Compiling module ChaosCore_tile
# -- Compilindataset reload -f
# Warning in wave window restart: (vish-4014) No objects found matching '/SOC/ChaosCore_tile/ChaosCore/frontend/instruction_fetch/PC_gen/flushing_event'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/SOC/ChaosCore_tile/ChaosCore/frontend/instruction_fetch/PC_gen/flushing_event'. 
# vsim:/SOC/ChaosCore_tile/instruction_cache
add wave -position end  vsim:/SOC/ChaosCore_tile/instruction_cache/data_way_0_tag
add wave -position end  vsim:/SOC/ChaosCore_tile/instruction_cache/data_memory_0/io_data_out_tag
add wave -position end  vsim:/SOC/ChaosCore_tile/instruction_cache/data_memory_0/io_data_out_data
add wave -position end  vsim:/SOC/ChaosCore_tile/instruction_cache/data_memory_0/io_addr
add wave -position end  vsim:/SOC/ChaosCore_tile/instruction_cache/data_memory_0/io_data_out_valid
add wave -position end  vsim:/SOC/ChaosCore_tile/instruction_cache/data_memory_0/io_data_out_tag
add wave -position end  vsim:/SOC/ChaosCore_tile/instruction_cache/data_memory_0/io_data_out_data
se -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "axi_interconnect(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2024.1 linux_x86_64 Apr 19 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading sv_std.std
# Loading work.SOC(fast)
# Loading work.ChaosCore_tile(fast)
# Loading work.ChaosCore(fast)
# Loading work.frontend(fast)
# Loading work.instruction_fetch(fast)
# Loading work.BP(fast)
# Loading work.gshare(fast)
# Loading work.PHT_memory(fast)
# Loading work.mem_65536x2(fast)
# Loading work.hash_BTB(fast)
# Loading work.hash_BTB_mem(fast)
# Loading work.mem_4096x60(fast)
# Loading work.RAS(fast)
# Loading work.SDPReadWriteSmem(fast)
# Loading work.mem_128x39(fast)
# Loading work.Queue1_prediction(fast)
# Loading work.predecoder(fast)
# Loading work.Queue2_fetch_packet(fast)
# Loading work.ram_2x274(fast)
# Loading work.PC_gen(fast)
# Loading work.Queue16_fetch_packet(fast)
# Loading work.ram_16x274(fast)
# Loading work.Queue16_frontend_memory_request(fast)
# Loading work.ram_16x65(fast)
# Loading work.Queue16_prediction(fast)
# Loading work.ram_16x40(fast)
# Loading work.fetch_packet_decoder(fast)
# Loading work.decoder(fast)
# Loading work.Queue2_decoded_fetch_packet(fast)
# Loading work.ram_2x498(fast)
# Loading work.Queue16_decoded_fetch_packet(fast)
# Loading work.ram_16x498(fast)
# Loading work.rename(fast)
# Loading work.free_list(fast)
# Loading work.WAW_handler(fast)
# Loading work.RAT(fast)
# Loading work.backend(fast)
# Loading work.RS(fast)
# Loading work.RS_1(fast)
# Loading work.simple_MOB(fast)
# Loading work.sim_nReadmWrite(fast)
# Loading work.mem_65x32(fast)
# Loading work.execution_engine(fast)
# Loading work.FU(fast)
# Loading work.ALU(fast)
# Loading work.branch_unit(fast)
# Loading work.FU_1(fast)
# Loading work.mul_unit(fast)
# Loading work.CSRs(fast)
# Loading work.FU_2(fast)
# Loading work.FU_3(fast)
# Loading work.AGU(fast)
# Loading work.ROB(fast)
# Loading work.ROB_shared_mem(fast)
# Loading work.mem_64x70(fast)
# Loading work.ROB_WB_mem(fast)
# Loading work.ROB_entry_mem(fast)
# Loading work.mem_64x29(fast)
# Loading work.fetch_prediction_bank_64x40(fast)
# Loading work.fetch_resolved_banks_64x37(fast)
# Loading work.L1_instruction_cache(fast)
# Loading work.Queue1_final_AXI_response(fast)
# Loading work.SDPReadWriteSmem_1(fast)
# Loading work.mem_64x2(fast)
# Loading work.icache_ReadWriteSmem(fast)
# Loading work.mem_64x278(fast)
# Loading work.instruction_validator(fast)
# Loading work.L1_data_cache(fast)
# Loading work.Queue8_AXI_request_Q_entry(fast)
# Loading work.ram_8x352(fast)
# Loading work.Queue2_AXI_request_Q_entry(fast)
# Loading work.ram_2x352(fast)
# Loading work.Queue8_backend_memory_response(fast)
# Loading work.ram_8x138(fast)
# Loading work.Queue3_backend_memory_response(fast)
# Loading work.ram_3x138(fast)
# Loading work.ReadWriteSmem(fast)
# Loading work.ram_256x8(fast)
# Loading work.ReadWriteSmem_32(fast)
# Loading work.ram_64x21(fast)
# Loading work.Arbiter2_AXI_request_Q_entry(fast)
# Loading work.Arbiter2_backend_memory_response(fast)
# Loading work.AXI_debug_printer(fast)
# Loading work.axi_interconnect_2x2(fast)
# Loading work.axi_interconnect_wrap_2x2(fast)
# Loading work.axi_interconnect(fast)
# Loading work.arbiter(fast)
# Loading work.priority_encoder(fast)
# Loading /home/hakam/Repos/ChaosCore/venv/lib/python3.12/site-packages/cocotb/libs/libcocotbvpi_modelsim.so
#      -.--ns INFO     gpi                                ..mbed/gpi_embed.cpp:105  in set_program_name_in_venv        Using Python virtual environment interpreter at /home/hakam/Repos/ChaosCore/venv/bin/python
#      -.--ns INFO     gpi                                ../gpi/GpiCommon.cpp:101  in gpi_print_registered_impl       VPI registered
#      0.00ns INFO     cocotb                             Running on ModelSim for QuestaIntel Starter FPGA Edition-64 version 2024.1 2024.04
#      0.00ns INFO     cocotb                             Running tests with cocotb v1.8.1 from /home/hakam/Repos/ChaosCore/venv/lib/python3.12/site-packages/cocotb
#      0.00ns INFO     cocotb                             Seeding Python random module with 1726718076
#      0.00ns INFO     cocotb.regression                  Found test SOC_cocotb.test_reset
#      0.00ns INFO     cocotb.regression                  running test_reset (1/1)
#      0.00ns INFO     cocotb.SOC.m_axi                   AXI slave model (write)
#      0.00ns INFO     cocotb.SOC.m_axi                   cocotbext-axi version 0.1.24
#      0.00ns INFO     cocotb.SOC.m_axi                   Copyright (c) 2021 Alex Forencich
#      0.00ns INFO     cocotb.SOC.m_axi                   https://github.com/alexforencich/cocotbext-axi
#      0.00ns INFO     cocotb.SOC.m_axi                   Reset de-asserted
#      0.00ns INFO     cocotb.SOC.m_axi                   Reset de-asserted
#      0.00ns INFO     cocotb.SOC.m_axi                   Reset de-asserted
#      0.00ns INFO     cocotb.SOC.m_axi                   AXI slave model configuration:
#      0.00ns INFO     cocotb.SOC.m_axi                     Address width: 32 bits
#      0.00ns INFO     cocotb.SOC.m_axi                     ID width: 8 bits
#      0.00ns INFO     cocotb.SOC.m_axi                     Byte size: 8 bits
#      0.00ns INFO     cocotb.SOC.m_axi                     Data width: 32 bits (4 bytes)
#      0.00ns INFO     cocotb.SOC.m_axi                   AXI slave model signals:
#      0.00ns INFO     cocotb.SOC.m_axi                     awaddr width: 32 bits
#      0.00ns INFO     cocotb.SOC.m_axi                     awburst width: 2 bits
#      0.00ns INFO     cocotb.SOC.m_axi                     awcache width: 4 bits
#      0.00ns INFO     cocotb.SOC.m_axi                     awid width: 8 bits
#      0.00ns INFO     cocotb.SOC.m_axi                     awlen width: 8 bits
#      0.00ns INFO     cocotb.SOC.m_axi                     awlock width: 1 bits
#      0.00ns INFO     cocotb.SOC.m_axi                     awprot width: 3 bits
#      0.00ns INFO     cocotb.SOC.m_axi                     awqos width: 4 bits
#      0.00ns INFO     cocotb.SOC.m_axi                     awready width: 1 bits
#      0.00ns INFO     cocotb.SOC.m_axi                     awregion width: 4 bits
#      0.00ns INFO     cocotb.SOC.m_axi                     awsize width: 3 bits
#      0.00ns INFO     cocotb.SOC.m_axi                     awuser width: 1 bits
#      0.00ns INFO     cocotb.SOC.m_axi                     awvalid width: 1 bits
#      0.00ns INFO     cocotb.SOC.m_axi                     wdata width: 32 bits
#      0.00ns INFO     cocotb.SOC.m_axi                     wlast width: 1 bits
#      0.00ns INFO     cocotb.SOC.m_axi                     wready width: 1 bits
#      0.00ns INFO     cocotb.SOC.m_axi                     wstrb width: 4 bits
#      0.00ns INFO     cocotb.SOC.m_axi                     wuser width: 1 bits
#      0.00ns INFO     cocotb.SOC.m_axi                     wvalid width: 1 bits
#      0.00ns INFO     cocotb.SOC.m_axi                     bid width: 8 bits
#      0.00ns INFO     cocotb.SOC.m_axi                     bready width: 1 bits
#      0.00ns INFO     cocotb.SOC.m_axi                     bresp width: 2 bits
#      0.00ns INFO     cocotb.SOC.m_axi                     buser width: 1 bits
#      0.00ns INFO     cocotb.SOC.m_axi                     bvalid width: 1 bits
#      0.00ns INFO     cocotb.SOC.m_axi                   Reset de-asserted
#      0.00ns INFO     cocotb.SOC.m_axi                   AXI slave model (read)
#      0.00ns INFO     cocotb.SOC.m_axi                   cocotbext-axi version 0.1.24
#      0.00ns INFO     cocotb.SOC.m_axi                   Copyright (c) 2021 Alex Forencich
#      0.00ns INFO     cocotb.SOC.m_axi                   https://github.com/alexforencich/cocotbext-axi
#      0.00ns INFO     cocotb.SOC.m_axi                   Reset de-asserted
#      0.00ns INFO     cocotb.SOC.m_axi                   Reset de-asserted
#      0.00ns INFO     cocotb.SOC.m_axi                   AXI slave model configuration:
#      0.00ns INFO     cocotb.SOC.m_axi                     Address width: 32 bits
#      0.00ns INFO     cocotb.SOC.m_axi                     ID width: 8 bits
#      0.00ns INFO     cocotb.SOC.m_axi                     Byte size: 8 bits
#      0.00ns INFO     cocotb.SOC.m_axi                     Data width: 32 bits (4 bytes)
#      0.00ns INFO     cocotb.SOC.m_axi                   AXI slave model signals:
#      0.00ns INFO     cocotb.SOC.m_axi                     araddr width: 32 bits
#      0.00ns INFO     cocotb.SOC.m_axi                     arburst width: 2 bits
#      0.00ns INFO     cocotb.SOC.m_axi                     arcache width: 4 bits
#      0.00ns INFO     cocotb.SOC.m_axi                     arid width: 8 bits
#      0.00ns INFO     cocotb.SOC.m_axi                     arlen width: 8 bits
#      0.00ns INFO     cocotb.SOC.m_axi                     arlock width: 1 bits
#      0.00ns INFO     cocotb.SOC.m_axi                     arprot width: 3 bits
#      0.00ns INFO     cocotb.SOC.m_axi                     arqos width: 4 bits
#      0.00ns INFO     cocotb.SOC.m_axi                     arready width: 1 bits
#      0.00ns INFO     cocotb.SOC.m_axi                     arregion width: 4 bits
#      0.00ns INFO     cocotb.SOC.m_axi                     arsize width: 3 bits
#      0.00ns INFO     cocotb.SOC.m_axi                     aruser width: 1 bits
#      0.00ns INFO     cocotb.SOC.m_axi                     arvalid width: 1 bits
#      0.00ns INFO     cocotb.SOC.m_axi                     rdata width: 32 bits
#      0.00ns INFO     cocotb.SOC.m_axi                     rid width: 8 bits
#      0.00ns INFO     cocotb.SOC.m_axi                     rlast width: 1 bits
#      0.00ns INFO     cocotb.SOC.m_axi                     rready width: 1 bits
#      0.00ns INFO     cocotb.SOC.m_axi                     rresp width: 2 bits
#      0.00ns INFO     cocotb.SOC.m_axi                     ruser width: 1 bits
#      0.00ns INFO     cocotb.SOC.m_axi                     rvalid width: 1 bits
#      0.00ns INFO     cocotb.SOC.m_axi                   Reset de-asserted
# RAM00000000: 13 00 00 00 93 00 00 00 13 01 00 00 93 01 00 00  ................
# RAM00000010: 13 02 00 00 93 02 00 00 13 03 00 00 93 03 00 00  ................
# RAM00000020: 13 04 00 00 93 04 00 00 13 05 00 00 93 05 00 00  ................
# RAM00000030: 13 06 00 00 93 06 00 00 13 07 00 00 93 07 00 00  ................
# RAM00000040: 13 08 00 00 93 08 00 00 13 09 00 00 93 09 00 00  ................
# RAM00000050: 13 0a 00 00 93 0a 00 00 13 0b 00 00 93 0b 00 00  ................
# RAM00000060: 13 0c 00 00 93 0c 00 00 13 0d 00 00 93 0d 00 00  ................
# RAM00000070: 13 0e 00 00 93 0e 00 00 13 0f 00 00 93 0f 00 00  ................
# RAM00000080: 37 01 10 80 97 02 00 00 93 82 82 5f 67 80 02 00  7.........._g...
# RAM00000090: b7 07 08 00 23 a0 a7 00 13 05 00 00 67 80 00 00  ....#.......g...
# RAM000000a0: b7 17 00 80 13 01 01 eb 93 87 47 3d 23 24 81 14  ..........G=#$..
# RAM000000b0: 23 22 91 13 23 20 a1 13 23 26 11 14 23 22 91 14  #"..#...#&..#"..
# RAM000000c0: 23 20 21 15 23 2a 51 13 23 28 61 13 23 24 81 13  #.!.#*Q.#(a.#$..
# RAM000000d0: 23 2e b1 11 13 04 05 00 23 24 b1 00 93 0c 50 02  #.......#$....P.
# RAM000000e0: 37 0d 08 00 23 26 f1 00 6f 00 00 01 63 8c 07 04  7...#&..o...c...
# RAM000000f0: 13 04 14 00 23 20 fd 00 83 47 04 00 e3 98 97 ff  ....#....G......
# RAM00000100: 83 45 14 00 93 08 14 00 13 86 08 00 13 0c 00 02  .E..............
# RAM00000110: 93 06 f0 ff 13 0b f0 ff 13 03 00 00 93 87 d5 fd  ................
# RAM00000120: 93 f7 f7 0f 13 07 50 05 13 04 16 00 63 64 f7 06  ......P.....cd..
# RAM00000130: 03 27 c1 00 93 97 27 00 b3 87 e7 00 83 a7 07 00  .'....'.........
# RAM00000140: 67 80 07 00 83 20 c1 14 03 24 81 14 83 24 41 14  g........$...$A.
# RAM00000150: 03 29 01 14 83 2a 41 13 03 2b 01 13 03 2c 81 12  .)...*A..+...,..
# RAM00000160: 83 2c 41 12 03 2d 01 12 83 2d c1 11 13 01 01 15  .,A..-...-......
# RAM00000170: 67 80 00 00 13 8c 05 00 83 45 16 00 13 07 50 05  g........E....P.
# RAM00000180: 13 06 04 00 93 87 d5 fd 93 f7 f7 0f 13 04 16 00  ................
# RAM00000190: e3 70 f7 fa b7 07 08 00 93 06 50 02 23 a0 d7 00  .p........P.#...
# RAM000001a0: 13 84 08 00 6f f0 5f f5 03 45 16 00 93 07 90 00  ....o._..E......
# RAM000001b0: 93 86 05 fd 13 06 05 fd 93 05 05 00 63 e4 c7 3a  ............c..:
# RAM000001c0: 13 06 04 00 13 0e 90 00 93 97 26 00 b3 87 d7 00  ..........&.....
# RAM000001d0: 13 06 16 00 93 97 17 00 b3 87 a7 00 03 45 06 00  .............E..
# RAM000001e0: 93 86 07 fd 93 07 05 fd 93 05 05 00 e3 7e fe fc  .............~..
# RAM000001f0: e3 56 0b f2 13 8b 06 00 93 06 f0 ff 6f f0 1f f2  .V..........o...
# RAM00000200: 83 45 16 00 13 06 04 00 6f f0 5f f1 b7 07 08 00  .E......o._.....
# RAM00000210: 93 06 50 02 23 a0 d7 00 6f f0 1f ee 83 27 81 00  ..P.#...o....'..
# RAM00000220: 83 45 16 00 13 06 04 00 83 a6 07 00 93 87 47 00  .E............G.
# RAM00000230: 23 24 f1 00 6f f0 df fb b7 07 08 00 23 2e 31 13  #$..o.......#.1.
# RAM00000240: 23 2c 41 13 93 06 00 03 23 a0 d7 00 93 06 80 07  #,A.....#.......
# RAM00000250: 23 a0 d7 00 83 27 81 00 93 0a 00 01 93 0d 00 00  #....'..........
# RAM00000260: 93 87 47 00 03 27 81 00 93 04 00 00 03 29 07 00  ..G..'.......)..
# RAM00000270: 23 24 f1 00 13 86 0a 00 93 06 00 00 13 05 09 00  #$..............
# RAM00000280: 93 85 04 00 ef 00 50 4f 23 28 a1 00 63 8e 9d 24  ......PO#(..c..$
# RAM00000290: 23 26 71 13 13 0a 10 00 93 0b 41 01 13 86 0a 00  #&q.......A.....
# RAM000002a0: 93 06 00 00 13 05 09 00 93 85 04 00 ef 00 d0 09  ................
# RAM000002b0: 13 86 0a 00 93 06 00 00 13 09 05 00 93 84 05 00  ................
# RAM000002c0: ef 00 90 4b 23 a0 ab 00 93 09 0a 00 93 8b 4b 00  ...K#.........K.
# RAM000002d0: 13 0a 1a 00 e3 94 9d fc e3 72 59 fd 83 2b c1 12  .........rY..+..
# RAM000002e0: 93 07 fb ff 13 06 fa ff b7 06 08 00 63 58 6a 01  ............cXj.
# RAM000002f0: 23 a0 86 01 93 87 f7 ff e3 9c c7 fe 13 06 01 01  #...............
# RAM00000300: 93 99 29 00 b3 09 36 01 13 05 90 00 b7 05 08 00  ..)...6.........
# RAM00000310: 6f 00 80 00 93 89 07 00 83 a7 09 00 93 06 00 03  o...............
# RAM00000320: 63 74 f5 00 93 06 70 05 b3 87 d7 00 23 a0 f5 00  ct....p.....#...
# RAM00000330: 93 87 c9 ff e3 10 36 ff 83 29 c1 13 03 2a 81 13  ......6..)...*..
# RAM00000340: 6f f0 9f db 23 2e 31 13 23 2c 41 13 93 07 10 00  o...#.1.#,A.....
# RAM00000350: 63 c4 67 1a 83 27 81 00 03 a9 07 00 93 87 47 00  c.g..'........G.
# RAM00000360: 23 24 f1 00 93 54 f9 41 63 d0 04 02 b3 37 20 01  #$...T.Ac....7..
# RAM00000370: b3 04 90 40 b7 06 08 00 13 06 d0 02 23 a0 c6 00  ...@........#...
# RAM00000380: 33 09 20 41 b3 84 f4 40 93 0a a0 00 93 0d 00 00  3..A...@........
# RAM00000390: 6f f0 5f ee 83 45 16 00 13 03 13 00 13 06 04 00  o._..E..........
# RAM000003a0: 6f f0 df d7 23 2e 31 13 23 2c 41 13 93 0a 00 01  o...#.1.#,A.....
# RAM000003b0: 93 0d 00 00 93 07 10 00 63 c4 67 10 83 27 81 00  ........c.g..'..
# RAM000003c0: 93 87 47 00 6f f0 1f ea 03 27 81 00 23 26 71 13  ..G.o....'..#&q.
# RAM000003d0: 83 27 07 00 93 0b 47 00 63 88 07 16 63 5e 60 05  .'....G.c...c^`.
# RAM000003e0: 13 06 d0 02 63 1c cc 00 03 c6 07 00 63 1a 06 04  ....c.......c...
# RAM000003f0: 6f 00 c0 07 b7 17 00 80 93 87 c7 35 13 86 07 00  o..........5....
# RAM00000400: 33 85 d7 00 63 98 06 00 6f 00 00 02 13 06 16 00  3...c...o.......
# RAM00000410: 63 06 a6 00 83 45 06 00 e3 9a 05 fe 33 06 f6 40  c....E......3..@
# RAM00000420: 33 0b cb 40 63 5a 60 01 37 06 08 00 23 20 86 01  3..@cZ`.7...#...
# RAM00000430: 13 0b fb ff e3 1c 0b fe 03 c6 07 00 63 02 06 04  ............c...
# RAM00000440: 13 05 f0 ff b7 05 08 00 63 c6 06 00 93 86 f6 ff  ........c.......
# RAM00000450: 63 8c a6 00 23 a0 c5 00 03 c6 17 00 13 0b fb ff  c...#...........
# RAM00000460: 93 87 17 00 e3 12 06 fe 63 5c 60 01 b7 06 08 00  ........c\`.....
# RAM00000470: 93 07 00 02 23 a0 f6 00 13 0b fb ff e3 1c 0b fe  ....#...........
# RAM00000480: 23 24 71 01 83 2b c1 12 6f f0 1f c7 93 47 fb ff  #$q..+..o....G..
# RAM00000490: 93 d7 f7 41 83 45 16 00 33 7b fb 00 13 06 04 00  ...A.E..3{......
# RAM000004a0: 6f f0 df c7 83 27 81 00 83 a6 07 00 93 87 47 00  o....'........G.
# RAM000004b0: 23 24 f1 00 b7 07 08 00 23 a0 d7 00 6f f0 df c3  #$......#...o...
# RAM000004c0: 83 27 81 00 23 26 71 13 93 8b 77 00 93 fb 8b ff  .'..#&q...w.....
# RAM000004d0: 93 87 8b 00 03 a9 0b 00 83 a4 4b 00 23 24 f1 00  ..........K.#$..
# RAM000004e0: 83 2b c1 12 6f f0 1f d9 e3 74 59 db 93 09 00 00  .+..o....tY.....
# RAM000004f0: 13 0a 10 00 6f f0 df de 83 27 81 00 23 26 71 13  ....o....'..#&q.
# RAM00000500: 93 8b 77 00 93 fb 8b ff 93 87 8b 00 03 a9 0b 00  ..w.............
# RAM00000510: 83 a4 4b 00 23 24 f1 00 83 2b c1 12 6f f0 df e4  ..K.#$...+..o...
# RAM00000520: 23 2e 31 13 23 2c 41 13 93 0a a0 00 93 0d 00 00  #.1.#,A.........
# RAM00000530: 6f f0 5f e8 23 2e 31 13 23 2c 41 13 93 0a 80 00  o._.#.1.#,A.....
# RAM00000540: 93 0d 00 00 6f f0 1f e7 63 56 60 01 93 07 d0 02  ....o...cV`.....
# RAM00000550: e3 12 fc ea b7 17 00 80 93 87 c7 35 13 06 80 02  ...........5....
# RAM00000560: 6f f0 1f ee 13 06 04 00 6f f0 9f c8 83 47 05 00  o.......o....G..
# RAM00000570: 63 8e 07 00 93 07 05 00 03 c7 17 00 93 87 17 00  c...............
# RAM00000580: e3 1c 07 fe 33 85 a7 40 67 80 00 00 13 05 00 00  ....3..@g.......
# RAM00000590: 67 80 00 00 b3 06 b5 00 93 07 05 00 63 98 05 00  g...........c...
# RAM000005a0: 6f 00 40 02 93 87 17 00 63 8a f6 00 03 c7 07 00  o.@.....c.......
# RAM000005b0: e3 1a 07 fe 33 85 a7 40 67 80 00 00 33 85 a6 40  ....3..@g...3..@
# RAM000005c0: 67 80 00 00 13 05 00 00 67 80 00 00 13 01 01 fc  g.......g.......
# RAM000005d0: 13 03 41 02 23 22 b1 02 93 05 03 00 23 2e 11 00  ..A.#"......#...
# RAM000005e0: 23 24 c1 02 23 26 d1 02 23 28 e1 02 23 2a f1 02  #$..#&..#(..#*..
# RAM000005f0: 23 2c 01 03 23 2e 11 03 23 26 61 00 ef f0 5f aa  #,..#...#&a..._.
# RAM00000600: 83 20 c1 01 13 05 00 00 13 01 01 04 67 80 00 00  ............g...
# RAM00000610: b3 67 c5 00 93 f7 37 00 33 06 c5 00 63 80 07 02  .g....7.3...c...
# RAM00000620: 93 f5 f5 0f 93 07 05 00 63 70 c5 04 93 87 17 00  ........cp......
# RAM00000630: a3 8f b7 fe e3 1c f6 fe 67 80 00 00 93 f5 f5 0f  ........g.......
# RAM00000640: 13 97 85 00 33 07 b7 00 93 17 07 01 33 07 f7 00  ....3.......3...
# RAM00000650: e3 74 c5 fe 93 07 05 00 93 87 47 00 23 ae e7 fe  .t........G.#...
# RAM00000660: e3 ec c7 fe 67 80 00 00 67 80 00 00 73 25 20 c0  ....g...g...s%..
# RAM00000670: 67 80 00 00 73 25 00 c0 67 80 00 00 37 15 00 80  g...s%..g...7...
# RAM00000680: 13 01 01 fe 13 05 45 36 23 2e 11 00 23 2c 81 00  ......E6#...#,..
# RAM00000690: 23 2a 91 00 23 28 21 01 23 26 31 01 ef f0 1f f3  #*..#(!.#&1.....
# RAM000006a0: 73 24 20 c0 73 29 00 c0 f3 24 20 c0 f3 29 00 c0  s$..s)...$...)..
# RAM000006b0: 37 15 00 80 93 05 04 00 13 05 05 37 ef f0 1f f1  7..........7....
# RAM000006c0: 37 15 00 80 93 85 04 00 13 05 85 38 ef f0 1f f0  7..........8....
# RAM000006d0: 37 15 00 80 b3 85 84 40 13 05 c5 39 ef f0 1f ef  7......@...9....
# RAM000006e0: 37 15 00 80 b3 85 29 41 13 05 85 3b ef f0 1f ee  7.....)A...;....
# RAM000006f0: 37 15 00 80 93 05 10 00 13 05 85 3c ef f0 1f ed  7..........<....
# RAM00000700: 83 20 c1 01 03 24 81 01 83 24 41 01 03 29 01 01  .....$...$A..)..
# RAM00000710: 83 29 c1 00 13 05 00 00 13 01 01 02 67 80 00 00  .)..........g...
# RAM00000720: 13 8e 05 00 13 08 00 00 63 dc 05 00 b3 37 a0 00  ........c....7..
# RAM00000730: 33 0e b0 40 33 0e fe 40 33 05 a0 40 13 08 f0 ff  3..@3..@3..@....
# RAM00000740: 63 da 06 00 b3 37 c0 00 b3 06 d0 40 b3 86 f6 40  c....7.....@...@
# RAM00000750: 33 06 c0 40 93 08 06 00 93 07 05 00 93 05 0e 00  3..@............
# RAM00000760: 63 90 06 22 37 17 00 80 13 07 c7 52 63 76 ce 0e  c.."7......Rcv..
# RAM00000770: b7 06 01 00 63 78 d6 0c 93 36 06 10 93 b6 16 00  ....cx...6......
# RAM00000780: 93 96 36 00 33 53 d6 00 33 07 67 00 03 47 07 00  ..6.3S..3.g..G..
# RAM00000790: 33 07 d7 00 93 06 00 02 33 83 e6 40 63 8c e6 00  3.......3..@c...
# RAM000007a0: b3 15 6e 00 33 57 e5 00 b3 18 66 00 b3 65 b7 00  ..n.3W....f..e..
# RAM000007b0: b3 17 65 00 13 d6 08 01 b3 d6 c5 02 13 95 08 01  ..e.............
# RAM000007c0: 13 55 05 01 13 d7 07 01 b3 f5 c5 02 b3 86 a6 02  .U..............
# RAM000007d0: 93 95 05 01 33 67 b7 00 63 7a d7 00 33 87 e8 00  ....3g..cz..3...
# RAM000007e0: 63 66 17 01 63 74 d7 00 33 07 17 01 33 07 d7 40  cf..ct..3...3..@
# RAM000007f0: b3 56 c7 02 33 77 c7 02 b3 86 a6 02 93 97 07 01  .V..3w..........
# RAM00000800: 13 17 07 01 93 d7 07 01 b3 e7 e7 00 63 fa d7 00  ............c...
# RAM00000810: b3 87 f8 00 63 e6 17 01 63 f4 d7 00 b3 87 17 01  ....c...c.......
# RAM00000820: b3 87 d7 40 33 d5 67 00 93 05 00 00 63 0a 08 00  ...@3.g.....c...
# RAM00000830: b3 37 a0 00 b3 05 b0 40 b3 85 f5 40 33 05 a0 40  .7.....@...@3..@
# RAM00000840: 67 80 00 00 37 03 00 01 93 06 80 01 e3 7c 66 f2  g...7........|f.
# RAM00000850: 93 06 00 01 6f f0 1f f3 93 06 00 00 63 0c 06 00  ....o.......c...
# RAM00000860: b7 06 01 00 63 7e d6 06 93 36 06 10 93 b6 16 00  ....c~...6......
# RAM00000870: 93 96 36 00 b3 55 d6 00 33 07 b7 00 03 47 07 00  ..6..U..3....G..
# RAM00000880: 33 07 d7 00 93 06 00 02 33 83 e6 40 63 94 e6 06  3.......3..@c...
# RAM00000890: 33 07 ce 40 93 d5 08 01 33 56 b7 02 13 95 08 01  3..@....3V......
# RAM000008a0: 13 55 05 01 93 d6 07 01 33 77 b7 02 33 06 a6 02  .U......3w..3...
# RAM000008b0: 13 17 07 01 33 e7 e6 00 63 7a c7 00 33 87 e8 00  ....3...cz..3...
# RAM000008c0: 63 66 17 01 63 74 c7 00 33 07 17 01 33 07 c7 40  cf..ct..3...3..@
# RAM000008d0: b3 56 b7 02 33 77 b7 02 b3 86 a6 02 6f f0 1f f2  .V..3w......o...
# RAM000008e0: b7 05 00 01 93 06 80 01 e3 76 b6 f8 93 06 00 01  .........v......
# RAM000008f0: 6f f0 5f f8 b3 18 66 00 b3 56 ee 00 b3 17 65 00  o._...f..V....e.
# RAM00000900: 33 57 e5 00 13 d5 08 01 b3 d5 a6 02 33 1e 6e 00  3W..........3.n.
# RAM00000910: 33 67 c7 01 13 9e 08 01 13 5e 0e 01 b3 f6 a6 02  3g.......^......
# RAM00000920: b3 85 c5 03 13 96 06 01 93 56 07 01 b3 e6 c6 00  .........V......
# RAM00000930: 63 fa b6 00 b3 86 d8 00 63 e6 16 01 63 f4 b6 00  c.......c...c...
# RAM00000940: b3 86 16 01 b3 86 b6 40 33 d6 a6 02 13 17 07 01  .......@3.......
# RAM00000950: 13 57 07 01 b3 f6 a6 02 33 06 c6 03 93 96 06 01  .W......3.......
# RAM00000960: 33 67 d7 00 63 7a c7 00 33 87 e8 00 63 66 17 01  3g..cz..3...cf..
# RAM00000970: 63 74 c7 00 33 07 17 01 33 07 c7 40 6f f0 9f f1  ct..3...3..@o...
# RAM00000980: e3 66 de ea 37 07 01 00 63 fc e6 04 13 b7 06 10  .f..7...c.......
# RAM00000990: 13 37 17 00 13 17 37 00 b7 18 00 80 33 d3 e6 00  .7....7.....3...
# RAM000009a0: 93 88 c8 52 b3 88 68 00 83 c8 08 00 13 03 00 02  ...R..h.........
# RAM000009b0: b3 88 e8 00 33 07 13 41 63 1e 13 03 63 e4 c6 01  ....3..Ac...c...
# RAM000009c0: 63 6c c5 00 33 06 c5 40 b3 06 de 40 b3 35 c5 00  cl..3..@...@.5..
# RAM000009d0: 93 07 06 00 b3 85 b6 40 13 85 07 00 6f f0 1f e5  .......@....o...
# RAM000009e0: b7 08 00 01 13 07 80 01 e3 f8 16 fb 13 07 00 01  ................
# RAM000009f0: 6f f0 9f fa b3 96 e6 00 33 53 16 01 33 63 d3 00  o.......3S..3c..
# RAM00000a00: b3 57 1e 01 93 5e 03 01 b3 df d7 03 33 1e ee 00  .W...^......3...
# RAM00000a10: b3 55 15 01 b3 e5 c5 01 13 1e 03 01 13 5e 0e 01  .U...........^..
# RAM00000a20: 33 16 e6 00 33 15 e5 00 b3 f7 d7 03 33 0f fe 03  3...3.......3...
# RAM00000a30: 93 96 07 01 93 d7 05 01 b3 e7 d7 00 93 86 0f 00  ................
# RAM00000a40: 63 fe e7 01 b3 07 f3 00 93 86 ff ff 63 e8 67 00  c...........c.g.
# RAM00000a50: 63 f6 e7 01 93 86 ef ff b3 87 67 00 b3 87 e7 41  c.........g....A
# RAM00000a60: 33 df d7 03 93 95 05 01 93 d5 05 01 b3 f7 d7 03  3...............
# RAM00000a70: 33 0e ee 03 93 97 07 01 b3 e5 f5 00 93 07 0f 00  3...............
# RAM00000a80: 63 fe c5 01 b3 05 b3 00 93 07 ff ff 63 e8 65 00  c...........c.e.
# RAM00000a90: 63 f6 c5 01 93 07 ef ff b3 85 65 00 93 96 06 01  c.........e.....
# RAM00000aa0: b7 0f 01 00 b3 e6 f6 00 b3 85 c5 41 13 8e ff ff  ...........A....
# RAM00000ab0: b3 f7 c6 01 93 5e 06 01 93 d6 06 01 33 7e c6 01  .....^......3~..
# RAM00000ac0: 33 8f c7 03 33 8e c6 03 b3 87 d7 03 b3 86 d6 03  3...3...........
# RAM00000ad0: b3 8e c7 01 93 57 0f 01 b3 87 d7 01 63 f4 c7 01  .....W......c...
# RAM00000ae0: b3 86 f6 01 13 de 07 01 b3 06 de 00 37 0e 01 00  ............7...
# RAM00000af0: 13 0e fe ff b3 f7 c7 01 93 97 07 01 33 7f cf 01  ............3...
# RAM00000b00: b3 87 e7 01 63 e6 d5 00 63 9e d5 00 63 7c f5 00  ....c...c...c|..
# RAM00000b10: 33 86 c7 40 33 be c7 00 93 07 06 00 33 06 6e 00  3..@3.......3.n.
# RAM00000b20: b3 86 c6 40 b3 07 f5 40 33 35 f5 00 b3 85 d5 40  ...@...@35.....@
# RAM00000b30: b3 85 a5 40 b3 98 15 01 b3 d7 e7 00 33 e5 f8 00  ...@........3...
# RAM00000b40: b3 d5 e5 00 6f f0 9f ce 93 08 05 00 13 83 05 00  ....o...........
# RAM00000b50: 13 07 06 00 13 08 05 00 93 87 05 00 63 92 06 28  ............c..(
# RAM00000b60: b7 15 00 80 93 85 c5 52 63 76 c3 0e b7 06 01 00  .......Rcv......
# RAM00000b70: 63 78 d6 0c 93 36 06 10 93 b6 16 00 93 96 36 00  cx...6........6.
# RAM00000b80: 33 55 d6 00 b3 85 a5 00 83 c5 05 00 13 05 00 02  3U..............
# RAM00000b90: b3 86 d5 00 b3 05 d5 40 63 0c d5 00 b3 17 b3 00  .......@c.......
# RAM00000ba0: b3 d6 d8 00 33 17 b6 00 b3 e7 f6 00 33 98 b8 00  ....3.......3...
# RAM00000bb0: 93 55 07 01 33 d3 b7 02 13 16 07 01 13 56 06 01  .U..3........V..
# RAM00000bc0: b3 f7 b7 02 13 05 03 00 b3 08 66 02 93 96 07 01  ..........f.....
# RAM00000bd0: 93 57 08 01 b3 e7 d7 00 63 fe 17 01 b3 07 f7 00  .W......c.......
# RAM00000be0: 13 05 f3 ff 63 e8 e7 00 63 f6 17 01 13 05 e3 ff  ....c...c.......
# RAM00000bf0: b3 87 e7 00 b3 87 17 41 b3 d8 b7 02 13 18 08 01  .......A........
# RAM00000c00: 13 58 08 01 b3 f7 b7 02 b3 06 16 03 93 97 07 01  .X..............
# RAM00000c10: 33 68 f8 00 93 87 08 00 63 7c d8 00 33 08 07 01  3h......c|..3...
# RAM00000c20: 93 87 f8 ff 63 66 e8 00 63 74 d8 00 93 87 e8 ff  ....cf..ct......
# RAM00000c30: 13 15 05 01 33 65 f5 00 93 05 00 00 67 80 00 00  ....3e......g...
# RAM00000c40: 37 05 00 01 93 06 80 01 e3 7c a6 f2 93 06 00 01  7........|......
# RAM00000c50: 6f f0 1f f3 93 06 00 00 63 0c 06 00 b7 07 01 00  o.......c.......
# RAM00000c60: 63 70 f6 0c 93 36 06 10 93 b6 16 00 93 96 36 00  cp...6........6.
# RAM00000c70: b3 57 d6 00 b3 85 f5 00 83 c7 05 00 b3 87 d7 00  .W..............
# RAM00000c80: 93 06 00 02 b3 85 f6 40 63 96 f6 0a b3 07 c3 40  .......@c......@
# RAM00000c90: 93 05 10 00 93 58 07 01 33 de 17 03 13 16 07 01  .....X..3.......
# RAM00000ca0: 13 56 06 01 93 56 08 01 b3 f7 17 03 13 05 0e 00  .V...V..........
# RAM00000cb0: 33 03 c6 03 93 97 07 01 b3 e7 f6 00 63 fe 67 00  3...........c.g.
# RAM00000cc0: b3 07 f7 00 13 05 fe ff 63 e8 e7 00 63 f6 67 00  ........c...c.g.
# RAM00000cd0: 13 05 ee ff b3 87 e7 00 b3 87 67 40 33 d3 17 03  ..........g@3...
# RAM00000ce0: 13 18 08 01 13 58 08 01 b3 f7 17 03 b3 06 66 02  .....X........f.
# RAM00000cf0: 93 97 07 01 33 68 f8 00 93 07 03 00 63 7c d8 00  ....3h......c|..
# RAM00000d00: 33 08 07 01 93 07 f3 ff 63 66 e8 00 63 74 d8 00  3.......cf..ct..
# RAM00000d10: 93 07 e3 ff 13 15 05 01 33 65 f5 00 67 80 00 00  ........3e..g...
# RAM00000d20: b7 07 00 01 93 06 80 01 e3 74 f6 f4 93 06 00 01  .........t......
# RAM00000d30: 6f f0 1f f4 33 17 b6 00 b3 56 f3 00 13 55 07 01  o...3....V...U..
# RAM00000d40: 33 13 b3 00 b3 d7 f8 00 b3 e7 67 00 33 d3 a6 02  3.........g.3...
# RAM00000d50: 13 16 07 01 13 56 06 01 33 98 b8 00 b3 f6 a6 02  .....V..3.......
# RAM00000d60: b3 08 66 02 93 95 06 01 93 d6 07 01 b3 e6 b6 00  ..f.............
# RAM00000d70: 93 05 03 00 63 fe 16 01 b3 06 d7 00 93 05 f3 ff  ....c...........
# RAM00000d80: 63 e8 e6 00 63 f6 16 01 93 05 e3 ff b3 86 e6 00  c...c...........
# RAM00000d90: b3 86 16 41 b3 d8 a6 02 93 97 07 01 93 d7 07 01  ...A............
# RAM00000da0: b3 f6 a6 02 33 06 16 03 93 96 06 01 b3 e7 d7 00  ....3...........
# RAM00000db0: 93 86 08 00 63 fe c7 00 b3 07 f7 00 93 86 f8 ff  ....c...........
# RAM00000dc0: 63 e8 e7 00 63 f6 c7 00 93 86 e8 ff b3 87 e7 00  c...c...........
# RAM00000dd0: 93 95 05 01 b3 87 c7 40 b3 e5 d5 00 6f f0 9f eb  .......@....o...
# RAM00000de0: 63 e6 d5 18 b7 07 01 00 63 f4 f6 04 13 b7 06 10  c.......c.......
# RAM00000df0: 13 37 17 00 13 17 37 00 b7 17 00 80 b3 d5 e6 00  .7....7.........
# RAM00000e00: 93 87 c7 52 b3 87 b7 00 83 c7 07 00 b3 87 e7 00  ...R............
# RAM00000e10: 13 07 00 02 b3 05 f7 40 63 16 f7 02 13 05 10 00  .......@c.......
# RAM00000e20: e3 ee 66 e0 33 b5 c8 00 13 35 15 00 67 80 00 00  ..f.3....5..g...
# RAM00000e30: b7 07 00 01 13 07 80 01 e3 f0 f6 fc 13 07 00 01  ................
# RAM00000e40: 6f f0 9f fb 33 57 f6 00 b3 96 b6 00 b3 66 d7 00  o...3W.......f..
# RAM00000e50: 33 57 f3 00 33 13 b3 00 b3 d7 f8 00 b3 e7 67 00  3W..3.........g.
# RAM00000e60: 13 d3 06 01 b3 5e 67 02 13 98 06 01 13 58 08 01  .....^g......X..
# RAM00000e70: 33 16 b6 00 33 77 67 02 33 0e d8 03 13 15 07 01  3...3wg.3.......
# RAM00000e80: 13 d7 07 01 33 67 a7 00 13 85 0e 00 63 7e c7 01  ....3g......c~..
# RAM00000e90: 33 87 e6 00 13 85 fe ff 63 68 d7 00 63 76 c7 01  3.......ch..cv..
# RAM00000ea0: 13 85 ee ff 33 07 d7 00 33 07 c7 41 33 5e 67 02  ....3...3..A3^g.
# RAM00000eb0: 93 97 07 01 93 d7 07 01 33 77 67 02 33 08 c8 03  ........3wg.3...
# RAM00000ec0: 13 17 07 01 b3 e7 e7 00 13 07 0e 00 63 fe 07 01  ............c...
# RAM00000ed0: b3 87 f6 00 13 07 fe ff 63 e8 d7 00 63 f6 07 01  ........c...c...
# RAM00000ee0: 13 07 ee ff b3 87 d7 00 13 15 05 01 37 0e 01 00  ............7...
# RAM00000ef0: 33 65 e5 00 93 06 fe ff 33 77 d5 00 b3 87 07 41  3e......3w.....A
# RAM00000f00: b3 76 d6 00 13 58 05 01 13 56 06 01 33 03 d7 02  .v...X...V..3...
# RAM00000f10: b3 06 d8 02 33 07 c7 02 33 08 c8 02 33 06 d7 00  ....3...3...3...
# RAM00000f20: 13 57 03 01 33 07 c7 00 63 74 d7 00 33 08 c8 01  .W..3...ct..3...
# RAM00000f30: 93 56 07 01 b3 86 06 01 63 e6 d7 02 e3 9e d7 ce  .V......c.......
# RAM00000f40: b7 07 01 00 93 87 f7 ff 33 77 f7 00 13 17 07 01  ........3w......
# RAM00000f50: 33 73 f3 00 b3 98 b8 00 33 07 67 00 93 05 00 00  3s......3.g.....
# RAM00000f60: e3 fe e8 cc 13 05 f5 ff 6f f0 1f cd 93 05 00 00  ........o.......
# RAM00000f70: 13 05 00 00 67 80 00 00 13 08 06 00 93 07 05 00  ....g...........
# RAM00000f80: 13 87 05 00 63 96 06 20 b7 18 00 80 93 88 c8 52  ....c..........R
# RAM00000f90: 63 fc c5 0c b7 06 01 00 63 7e d6 0a 93 36 06 10  c.......c~...6..
# RAM00000fa0: 93 b6 16 00 93 96 36 00 33 53 d6 00 b3 88 68 00  ......6.3S....h.
# RAM00000fb0: 83 c8 08 00 13 03 00 02 b3 86 d8 00 b3 08 d3 40  ...............@
# RAM00000fc0: 63 0c d3 00 33 97 15 01 b3 56 d5 00 33 18 16 01  c...3....V..3...
# RAM00000fd0: 33 e7 e6 00 b3 17 15 01 13 56 08 01 b3 56 c7 02  3........V...V..
# RAM00000fe0: 13 15 08 01 13 55 05 01 33 77 c7 02 b3 86 a6 02  .....U..3w......
# RAM00000ff0: 93 15 07 01 13 d7 07 01 33 67 b7 00 63 7a d7 00  ........3g..cz..
# RAM00001000: 33 07 e8 00 63 66 07 01 63 74 d7 00 33 07 07 01  3...cf..ct..3...
# RAM00001010: 33 07 d7 40 b3 56 c7 02 33 77 c7 02 b3 86 a6 02  3..@.V..3w......
# RAM00001020: 93 97 07 01 13 17 07 01 93 d7 07 01 b3 e7 e7 00  ................
# RAM00001030: 63 fa d7 00 b3 07 f8 00 63 e6 07 01 63 f4 d7 00  c.......c...c...
# RAM00001040: b3 87 07 01 b3 87 d7 40 33 d5 17 01 93 05 00 00  .......@3.......
# RAM00001050: 67 80 00 00 37 03 00 01 93 06 80 01 e3 76 66 f4  g...7........vf.
# RAM00001060: 93 06 00 01 6f f0 5f f4 93 06 00 00 63 0c 06 00  ....o._.....c...
# RAM00001070: 37 07 01 00 63 7e e6 06 93 36 06 10 93 b6 16 00  7...c~...6......
# RAM00001080: 93 96 36 00 33 57 d6 00 b3 88 e8 00 03 c7 08 00  ..6.3W..........
# RAM00001090: 33 07 d7 00 93 06 00 02 b3 88 e6 40 63 94 e6 06  3..........@c...
# RAM000010a0: 33 87 c5 40 93 55 08 01 33 56 b7 02 13 15 08 01  3..@.U..3V......
# RAM000010b0: 13 55 05 01 93 d6 07 01 33 77 b7 02 33 06 a6 02  .U......3w..3...
# RAM000010c0: 13 17 07 01 33 e7 e6 00 63 7a c7 00 33 07 e8 00  ....3...cz..3...
# RAM000010d0: 63 66 07 01 63 74 c7 00 33 07 07 01 33 07 c7 40  cf..ct..3...3..@
# RAM000010e0: b3 56 b7 02 33 77 b7 02 b3 86 a6 02 6f f0 5f f3  .V..3w......o._.
# RAM000010f0: 37 07 00 01 93 06 80 01 e3 76 e6 f8 93 06 00 01  7........v......
# RAM00001100: 6f f0 5f f8 33 18 16 01 b3 d6 e5 00 b3 17 15 01  o._.3...........
# RAM00001110: b3 95 15 01 33 57 e5 00 13 55 08 01 33 67 b7 00  ....3W...U..3g..
# RAM00001120: b3 d5 a6 02 13 13 08 01 13 53 03 01 b3 f6 a6 02  .........S......
# RAM00001130: b3 85 65 02 13 96 06 01 93 56 07 01 b3 e6 c6 00  ..e......V......
# RAM00001140: 63 fa b6 00 b3 06 d8 00 63 e6 06 01 63 f4 b6 00  c.......c...c...
# RAM00001150: b3 86 06 01 b3 86 b6 40 33 d6 a6 02 13 17 07 01  .......@3.......
# RAM00001160: 13 57 07 01 b3 f6 a6 02 33 06 66 02 93 96 06 01  .W......3.f.....
# RAM00001170: 33 67 d7 00 63 7a c7 00 33 07 e8 00 63 66 07 01  3g..cz..3...cf..
# RAM00001180: 63 74 c7 00 33 07 07 01 33 07 c7 40 6f f0 9f f1  ct..3...3..@o...
# RAM00001190: 63 e4 d5 1c 37 08 01 00 63 fe 06 05 13 b8 06 10  c...7...c.......
# RAM000011a0: 13 38 18 00 13 18 38 00 b7 18 00 80 33 d3 06 01  .8....8.....3...
# RAM000011b0: 93 88 c8 52 b3 88 68 00 83 c8 08 00 13 03 00 02  ...R..h.........
# RAM000011c0: b3 88 08 01 33 08 13 41 63 10 13 05 63 e4 b6 00  ....3..Ac...c...
# RAM000011d0: 63 6c c5 00 33 06 c5 40 b3 86 d5 40 33 37 c5 00  cl..3..@...@37..
# RAM000011e0: 93 07 06 00 33 87 e6 40 13 85 07 00 93 05 07 00  ....3..@........
# RAM000011f0: 67 80 00 00 b7 08 00 01 13 08 80 01 e3 f6 16 fb  g...............
# RAM00001200: 13 08 00 01 6f f0 5f fa b3 57 16 01 b3 96 06 01  ....o._..W......
# RAM00001210: b3 e6 d7 00 33 d7 15 01 13 de 06 01 33 5f c7 03  ....3.......3_..
# RAM00001220: 13 93 06 01 13 53 03 01 b3 97 05 01 b3 55 15 01  .....S.......U..
# RAM00001230: b3 e5 f5 00 93 d7 05 01 33 16 06 01 33 15 05 01  ........3...3...
# RAM00001240: 33 77 c7 03 b3 0e e3 03 13 17 07 01 b3 e7 e7 00  3w..............
# RAM00001250: 13 07 0f 00 63 fe d7 01 b3 87 f6 00 13 07 ff ff  ....c...........
# RAM00001260: 63 e8 d7 00 63 f6 d7 01 13 07 ef ff b3 87 d7 00  c...c...........
# RAM00001270: b3 87 d7 41 b3 de c7 03 93 95 05 01 93 d5 05 01  ...A............
# RAM00001280: b3 f7 c7 03 13 8e 0e 00 33 03 d3 03 93 97 07 01  ........3.......
# RAM00001290: b3 e5 f5 00 63 fe 65 00 b3 85 b6 00 13 8e fe ff  ....c.e.........
# RAM000012a0: 63 e8 d5 00 63 f6 65 00 13 8e ee ff b3 85 d5 00  c...c.e.........
# RAM000012b0: 93 17 07 01 37 0f 01 00 b3 e7 c7 01 b3 85 65 40  ....7.........e@
# RAM000012c0: 13 03 ff ff 33 f7 67 00 13 5e 06 01 93 d7 07 01  ....3.g..^......
# RAM000012d0: 33 73 66 00 b3 0e 67 02 33 83 67 02 33 07 c7 03  3sf...g.3.g.3...
# RAM000012e0: b3 87 c7 03 33 0e 67 00 13 d7 0e 01 33 07 c7 01  ....3.g.....3...
# RAM000012f0: 63 74 67 00 b3 87 e7 01 13 53 07 01 b3 07 f3 00  ctg......S......
# RAM00001300: 37 03 01 00 13 03 f3 ff 33 77 67 00 13 17 07 01  7.......3wg.....
# RAM00001310: b3 fe 6e 00 33 07 d7 01 63 e6 f5 00 63 9e f5 00  ..n.3...c...c...
# RAM00001320: 63 7c e5 00 33 06 c7 40 33 33 c7 00 b3 06 d3 00  c|..3..@33......
# RAM00001330: 13 07 06 00 b3 87 d7 40 33 07 e5 40 33 35 e5 00  .......@3..@35..
# RAM00001340: b3 85 f5 40 b3 85 a5 40 b3 98 15 01 33 57 07 01  ...@...@....3W..
# RAM00001350: 33 e5 e8 00 b3 d5 05 01 67 80 00 00 28 6e 75 6c  3.......g...(nul
# RAM00001360: 6c 29 00 00 52 75 6e 6e 69 6e 67 0a 00 00 00 00  l)..Running.....
# RAM00001370: 49 6e 69 74 69 61 6c 20 69 6e 73 74 72 65 74 3a  Initial.instret:
# RAM00001380: 20 25 30 64 0a 00 00 00 4e 65 77 20 69 6e 73 74  .%0d....New.inst
# RAM00001390: 72 65 74 3a 20 25 30 64 0a 00 00 00 49 6e 73 74  ret:.%0d....Inst
# RAM000013a0: 72 75 63 74 69 6f 6e 73 20 72 65 74 69 72 65 64  ructions.retired
# RAM000013b0: 3a 20 25 30 64 0a 00 00 63 79 63 6c 65 73 3a 20  :.%0d...cycles:.
# RAM000013c0: 25 30 64 0a 00 00 00 00 61 3a 20 25 30 64 20 0a  %0d.....a:.%0d..
# RAM000013d0: 00 00 00 00 00 02 00 80 94 01 00 80 0c 02 00 80  ................
# RAM000013e0: 94 01 00 80 94 01 00 80 94 01 00 80 94 01 00 80  ................
# RAM000013f0: 1c 02 00 80 94 01 00 80 94 01 00 80 74 01 00 80  ............t...
# RAM00001400: 8c 04 00 80 94 01 00 80 74 01 00 80 a8 01 00 80  ........t.......
# RAM00001410: a8 01 00 80 a8 01 00 80 a8 01 00 80 a8 01 00 80  ................
# RAM00001420: a8 01 00 80 a8 01 00 80 a8 01 00 80 a8 01 00 80  ................
# RAM00001430: 94 01 00 80 94 01 00 80 94 01 00 80 94 01 00 80  ................
# RAM00001440: 94 01 00 80 94 01 00 80 94 01 00 80 94 01 00 80  ................
# RAM00001450: 94 01 00 80 94 01 00 80 94 01 00 80 94 01 00 80  ................
# RAM00001460: 94 01 00 80 94 01 00 80 94 01 00 80 94 01 00 80  ................
# RAM00001470: 94 01 00 80 94 01 00 80 94 01 00 80 94 01 00 80  ................
# RAM00001480: 94 01 00 80 94 01 00 80 94 01 00 80 94 01 00 80  ................
# RAM00001490: 94 01 00 80 94 01 00 80 94 01 00 80 94 01 00 80  ................
# RAM000014a0: 94 01 00 80 94 01 00 80 94 01 00 80 94 01 00 80  ................
# RAM000014b0: 94 01 00 80 94 01 00 80 94 01 00 80 94 01 00 80  ................
# RAM000014c0: 94 01 00 80 94 01 00 80 94 01 00 80 94 01 00 80  ................
# RAM000014d0: 94 01 00 80 a4 04 00 80 44 03 00 80 94 01 00 80  ........D.......
# RAM000014e0: 94 01 00 80 94 01 00 80 94 01 00 80 94 01 00 80  ................
# RAM000014f0: 94 01 00 80 94 01 00 80 94 03 00 80 94 01 00 80  ................
# RAM00001500: 94 01 00 80 34 05 00 80 38 02 00 80 94 01 00 80  ....4...8.......
# RAM00001510: 94 01 00 80 c8 03 00 80 94 01 00 80 20 05 00 80  ................
# RAM00001520: 94 01 00 80 94 01 00 80 a4 03 00 80 00 01 02 02  ................
# RAM00001530: 03 03 03 03 04 04 04 04 04 04 04 04 05 05 05 05  ................
# RAM00001540: 05 05 05 05 05 05 05 05 05 05 05 05 06 06 06 06  ................
# RAM00001550: 06 06 06 06 06 06 06 06 06 06 06 06 06 06 06 06  ................
# RAM00001560: 06 06 06 06 06 06 06 06 06 06 06 06 07 07 07 07  ................
# RAM00001570: 07 07 07 07 07 07 07 07 07 07 07 07 07 07 07 07  ................
# RAM00001580: 07 07 07 07 07 07 07 07 07 07 07 07 07 07 07 07  ................
# RAM00001590: 07 07 07 07 07 07 07 07 07 07 07 07 07 07 07 07  ................
# RAM000015a0: 07 07 07 07 07 07 07 07 07 07 07 07 08 08 08 08  ................
# RAM000015b0: 08 08 08 08 08 08 08 08 08 08 08 08 08 08 08 08  ................
# RAM000015c0: 08 08 08 08 08 08 08 08 08 08 08 08 08 08 08 08  ................
# RAM000015d0: 08 08 08 08 08 08 08 08 08 08 08 08 08 08 08 08  ................
# RAM000015e0: 08 08 08 08 08 08 08 08 08 08 08 08 08 08 08 08  ................
# RAM000015f0: 08 08 08 08 08 08 08 08 08 08 08 08 08 08 08 08  ................
# RAM00001600: 08 08 08 08 08 08 08 08 08 08 08 08 08 08 08 08  ................
# RAM00001610: 08 08 08 08 08 08 08 08 08 08 08 08 08 08 08 08  ................
# RAM00001620: 08 08 08 08 08 08 08 08 08 08 08 08 10 00 00 00  ................
# RAM00001630: 00 00 00 00 03 7a 52 00 01 7c 01 01 1b 0c 02 00  .....zR..|......
# RAM00001640: 10 00 00 00 18 00 00 00 d8 f0 ff ff 28 04 00 00  ............(...
# RAM00001650: 00 00 00 00 10 00 00 00 2c 00 00 00 ec f4 ff ff  ........,.......
# RAM00001660: 30 04 00 00 00 00 00 00 10 00 00 00 40 00 00 00  0...........@...
# RAM00001670: 08 f9 ff ff e4 03 00 00 00 00 00 00              ............
#      0.00ns INFO     test                               Hello from SOC mon
# Addressing configuration for axi_interconnect instance SOC.axi_interconnect.NOC.axi_interconnect_inst
#  0 ( 0): 80000000 / 24 -- 80000000-80ffffff
#  1 ( 0): 00080000 / 12 -- 00080000-00080fff
#   2017.00ns INFO     cocotb.regression                  test_reset failed
#                                                         Traceback (most recent call last):
#                                                           File "/home/hakam/Repos/ChaosCore/cocotb/tests/SOC/SOC_cocotb.py", line 45, in test_reset
#                                                             assert False
#                                                         AssertionError: assert False
#   2017.00ns INFO     cocotb.regression                  **************************************************************************************
#                                                         ** TEST                          STATUS  SIM TIME (ns)  REAL TIME (s)  RATIO (ns/s) **
#                                                         **************************************************************************************
#                                                         ** SOC_cocotb.test_reset          FAIL        2017.00           1.14       1767.07  **
#                                                         **************************************************************************************
#                                                         ** TESTS=1 PASS=0 FAIL=1 SKIP=0               2017.00           1.32       1529.84  **
#                                                         **************************************************************************************
#                                                         
# ** Note: $finish    : ../../../hw/verilog/axi_interconnect.v(239)
#    Time: 2017001 ps  Iteration: 0  Instance: /SOC
# End time: 23:54:37 on Sep 18,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 2
