
Cadence Innovus(TM) Implementation System.
Copyright 2018 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v18.10-p002_1, built Tue May 29 19:19:55 PDT 2018
Options:	
Date:		Tue Mar 21 13:18:47 2023
Host:		nodo38 (x86_64 w/Linux 2.6.32-696.el6.x86_64) (6cores*12cpus*Intel(R) Xeon(R) CPU E5-2630 v2 @ 2.60GHz 15360KB)
OS:		Red Hat Enterprise Linux Server release 6.9 (Santiago)

License:
		invs	Innovus Implementation System	18.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
The soft stacksize limit is either up to the hard limit or larger than 0.2%RAM. No change is needed.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> setPreference MinFPModuleSize 10
<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> suppressMessage TECHLIB-1173
<CMD> suppressMessage TECHLIB-1256
<CMD> win
<CMD> set init_lef_file {/cad/KITS/tsmc/tsmc_0.065/LP/Standard_Cell/tcbn65lp/FE/TSMCHOME/digital/Back_End/lef/tcbn65lp_200a/lef/tcbn65lp_9lmT2.lef /cad/KITS/tsmc/tsmc_0.065/LP/IO/tpdn65lpnv2od3/FE/TSMCHOME/digital/Back_End/lef/tpdn65lpnv2od3_140b/mt/9lm/lef/antenna_9lm.lef /cad/KITS/tsmc/tsmc_0.065/LP/IO/tpdn65lpnv2od3/FE/TSMCHOME/digital/Back_End/lef/tpdn65lpnv2od3_140b/mt/9lm/lef/tpdn65lpnv2od3_9lm.lef}
<CMD> set init_gnd_net VSS
<CMD> set init_pwr_net VDD
<CMD> set init_verilog ../../synthesis/output/design.v
<CMD> set init_top_cell top
<CMD> set init_mmmc_file ../files/innovus_mmc.view
<CMD> init_design
#% Begin Load MMMC data ... (date=03/21 14:33:40, mem=399.6M)
#% End Load MMMC data ... (date=03/21 14:33:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=399.8M, current mem=399.8M)
rc_worst_corner rc_typ_corner rc_best_corner

Loading LEF file /cad/KITS/tsmc/tsmc_0.065/LP/Standard_Cell/tcbn65lp/FE/TSMCHOME/digital/Back_End/lef/tcbn65lp_200a/lef/tcbn65lp_9lmT2.lef ...
Set DBUPerIGU to M2 pitch 400.

Loading LEF file /cad/KITS/tsmc/tsmc_0.065/LP/IO/tpdn65lpnv2od3/FE/TSMCHOME/digital/Back_End/lef/tpdn65lpnv2od3_140b/mt/9lm/lef/antenna_9lm.lef ...
**WARN: (IMPLF-44):	Macro 'PCLAMP1ANA' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (IMPLF-44):	Macro 'PCLAMP2ANA' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (IMPLF-44):	Macro 'PDDW0204CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (IMPLF-44):	Macro 'PDDW0204SCDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (IMPLF-44):	Macro 'PDDW0408CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (IMPLF-44):	Macro 'PDDW0408SCDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (IMPLF-44):	Macro 'PDDW0812CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (IMPLF-44):	Macro 'PDDW0812SCDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (IMPLF-44):	Macro 'PDDW1216CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (IMPLF-44):	Macro 'PDDW1216SCDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (IMPLF-44):	Macro 'PDUW0204CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (IMPLF-44):	Macro 'PDUW0204SCDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (IMPLF-44):	Macro 'PDUW0408CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (IMPLF-44):	Macro 'PDUW0408SCDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (IMPLF-44):	Macro 'PDUW0812CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (IMPLF-44):	Macro 'PDUW0812SCDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (IMPLF-44):	Macro 'PDUW1216CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (IMPLF-44):	Macro 'PDUW1216SCDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (IMPLF-44):	Macro 'PRDW0204CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (IMPLF-44):	Macro 'PRDW0204SCDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (EMS-27):	Message (IMPLF-44) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /cad/KITS/tsmc/tsmc_0.065/LP/IO/tpdn65lpnv2od3/FE/TSMCHOME/digital/Back_End/lef/tpdn65lpnv2od3_140b/mt/9lm/lef/antenna_9lm.lef at line 10521.

Loading LEF file /cad/KITS/tsmc/tsmc_0.065/LP/IO/tpdn65lpnv2od3/FE/TSMCHOME/digital/Back_End/lef/tpdn65lpnv2od3_140b/mt/9lm/lef/tpdn65lpnv2od3_9lm.lef ...
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /cad/KITS/tsmc/tsmc_0.065/LP/IO/tpdn65lpnv2od3/FE/TSMCHOME/digital/Back_End/lef/tpdn65lpnv2od3_140b/mt/9lm/lef/tpdn65lpnv2od3_9lm.lef at line 13707.
**WARN: (IMPLF-201):	Pin 'XO' in macro 'PXOE2CDG' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'XI' in macro 'PXOE2CDG' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'XE' in macro 'PXOE2CDG' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'XC' in macro 'PXOE2CDG' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'XO' in macro 'PXOE1CDG' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'XI' in macro 'PXOE1CDG' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'XE' in macro 'PXOE1CDG' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'XC' in macro 'PXOE1CDG' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'VSSPST' in macro 'PVSS2CDG' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'VSSPST' in macro 'PVSS2CDG' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'AVSS' in macro 'PVSS2ANA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'AVSS' in macro 'PVSS2ANA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'AVSS' in macro 'PVSS1ANA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'AVSS' in macro 'PVSS1ANA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'VDDPST' in macro 'PVDD2POC' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'VDDPST' in macro 'PVDD2POC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'VDDPST' in macro 'PVDD2CDG' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'VDDPST' in macro 'PVDD2CDG' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'AVDD' in macro 'PVDD2ANA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'AVDD' in macro 'PVDD2ANA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'AVDD' in macro 'PVDD1ANA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'AVDD' in macro 'PVDD1ANA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PE' in macro 'PRUW1216SCDG' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'PRUW1216SCDG' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'PRUW1216SCDG' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'OEN' in macro 'PRUW1216SCDG' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'IE' in macro 'PRUW1216SCDG' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'I' in macro 'PRUW1216SCDG' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'DS' in macro 'PRUW1216SCDG' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'C' in macro 'PRUW1216SCDG' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'PE' in macro 'PRUW1216CDG' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'PRUW1216CDG' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'PRUW1216CDG' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'OEN' in macro 'PRUW1216CDG' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPLF-201):	Pin 'C' in macro 'PRUW1216CDG' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'PRUW0812SCDG' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'C' in macro 'PRUW0812SCDG' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'PRUW0812CDG' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'C' in macro 'PRUW0812CDG' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'PRUW0408SCDG' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

viaInitial starts at Tue Mar 21 14:33:40 2023
viaInitial ends at Tue Mar 21 14:33:40 2023
Loading view definition file from ../files/innovus_mmc.view
Reading libsWC timing library '/lustre/cad/KITS/tsmc/tsmc_0.065/LP/Standard_Cell/tcbn65lp/FE/TSMCHOME/digital/Front_End/timing_power_noise/ECSM/tcbn65lp_200a/tcbn65lpwc_ecsm.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0' is not defined in the library. (File /lustre/cad/KITS/tsmc/tsmc_0.065/LP/Standard_Cell/tcbn65lp/FE/TSMCHOME/digital/Front_End/timing_power_noise/ECSM/tcbn65lp_200a/tcbn65lpwc_ecsm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D1' is not defined in the library. (File /lustre/cad/KITS/tsmc/tsmc_0.065/LP/Standard_Cell/tcbn65lp/FE/TSMCHOME/digital/Front_End/timing_power_noise/ECSM/tcbn65lp_200a/tcbn65lpwc_ecsm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D2' is not defined in the library. (File /lustre/cad/KITS/tsmc/tsmc_0.065/LP/Standard_Cell/tcbn65lp/FE/TSMCHOME/digital/Front_End/timing_power_noise/ECSM/tcbn65lp_200a/tcbn65lpwc_ecsm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D4' is not defined in the library. (File /lustre/cad/KITS/tsmc/tsmc_0.065/LP/Standard_Cell/tcbn65lp/FE/TSMCHOME/digital/Front_End/timing_power_noise/ECSM/tcbn65lp_200a/tcbn65lpwc_ecsm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D8' is not defined in the library. (File /lustre/cad/KITS/tsmc/tsmc_0.065/LP/Standard_Cell/tcbn65lp/FE/TSMCHOME/digital/Front_End/timing_power_noise/ECSM/tcbn65lp_200a/tcbn65lpwc_ecsm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2XD1' is not defined in the library. (File /lustre/cad/KITS/tsmc/tsmc_0.065/LP/Standard_Cell/tcbn65lp/FE/TSMCHOME/digital/Front_End/timing_power_noise/ECSM/tcbn65lp_200a/tcbn65lpwc_ecsm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D0' is not defined in the library. (File /lustre/cad/KITS/tsmc/tsmc_0.065/LP/Standard_Cell/tcbn65lp/FE/TSMCHOME/digital/Front_End/timing_power_noise/ECSM/tcbn65lp_200a/tcbn65lpwc_ecsm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D1' is not defined in the library. (File /lustre/cad/KITS/tsmc/tsmc_0.065/LP/Standard_Cell/tcbn65lp/FE/TSMCHOME/digital/Front_End/timing_power_noise/ECSM/tcbn65lp_200a/tcbn65lpwc_ecsm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D2' is not defined in the library. (File /lustre/cad/KITS/tsmc/tsmc_0.065/LP/Standard_Cell/tcbn65lp/FE/TSMCHOME/digital/Front_End/timing_power_noise/ECSM/tcbn65lp_200a/tcbn65lpwc_ecsm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D4' is not defined in the library. (File /lustre/cad/KITS/tsmc/tsmc_0.065/LP/Standard_Cell/tcbn65lp/FE/TSMCHOME/digital/Front_End/timing_power_noise/ECSM/tcbn65lp_200a/tcbn65lpwc_ecsm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D8' is not defined in the library. (File /lustre/cad/KITS/tsmc/tsmc_0.065/LP/Standard_Cell/tcbn65lp/FE/TSMCHOME/digital/Front_End/timing_power_noise/ECSM/tcbn65lp_200a/tcbn65lpwc_ecsm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3XD1' is not defined in the library. (File /lustre/cad/KITS/tsmc/tsmc_0.065/LP/Standard_Cell/tcbn65lp/FE/TSMCHOME/digital/Front_End/timing_power_noise/ECSM/tcbn65lp_200a/tcbn65lpwc_ecsm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0' is not defined in the library. (File /lustre/cad/KITS/tsmc/tsmc_0.065/LP/Standard_Cell/tcbn65lp/FE/TSMCHOME/digital/Front_End/timing_power_noise/ECSM/tcbn65lp_200a/tcbn65lpwc_ecsm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D1' is not defined in the library. (File /lustre/cad/KITS/tsmc/tsmc_0.065/LP/Standard_Cell/tcbn65lp/FE/TSMCHOME/digital/Front_End/timing_power_noise/ECSM/tcbn65lp_200a/tcbn65lpwc_ecsm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D2' is not defined in the library. (File /lustre/cad/KITS/tsmc/tsmc_0.065/LP/Standard_Cell/tcbn65lp/FE/TSMCHOME/digital/Front_End/timing_power_noise/ECSM/tcbn65lp_200a/tcbn65lpwc_ecsm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D4' is not defined in the library. (File /lustre/cad/KITS/tsmc/tsmc_0.065/LP/Standard_Cell/tcbn65lp/FE/TSMCHOME/digital/Front_End/timing_power_noise/ECSM/tcbn65lp_200a/tcbn65lpwc_ecsm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D8' is not defined in the library. (File /lustre/cad/KITS/tsmc/tsmc_0.065/LP/Standard_Cell/tcbn65lp/FE/TSMCHOME/digital/Front_End/timing_power_noise/ECSM/tcbn65lp_200a/tcbn65lpwc_ecsm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4XD1' is not defined in the library. (File /lustre/cad/KITS/tsmc/tsmc_0.065/LP/Standard_Cell/tcbn65lp/FE/TSMCHOME/digital/Front_End/timing_power_noise/ECSM/tcbn65lp_200a/tcbn65lpwc_ecsm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D0' is not defined in the library. (File /lustre/cad/KITS/tsmc/tsmc_0.065/LP/Standard_Cell/tcbn65lp/FE/TSMCHOME/digital/Front_End/timing_power_noise/ECSM/tcbn65lp_200a/tcbn65lpwc_ecsm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D1' is not defined in the library. (File /lustre/cad/KITS/tsmc/tsmc_0.065/LP/Standard_Cell/tcbn65lp/FE/TSMCHOME/digital/Front_End/timing_power_noise/ECSM/tcbn65lp_200a/tcbn65lpwc_ecsm.lib)
Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
**WARN: (TECHLIB-302):	No function defined for cell 'OD25DCAP64'. The cell will only be used for analysis. (File /lustre/cad/KITS/tsmc/tsmc_0.065/LP/Standard_Cell/tcbn65lp/FE/TSMCHOME/digital/Front_End/timing_power_noise/ECSM/tcbn65lp_200a/tcbn65lpwc_ecsm.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'OD25DCAP32'. The cell will only be used for analysis. (File /lustre/cad/KITS/tsmc/tsmc_0.065/LP/Standard_Cell/tcbn65lp/FE/TSMCHOME/digital/Front_End/timing_power_noise/ECSM/tcbn65lp_200a/tcbn65lpwc_ecsm.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'OD25DCAP16'. The cell will only be used for analysis. (File /lustre/cad/KITS/tsmc/tsmc_0.065/LP/Standard_Cell/tcbn65lp/FE/TSMCHOME/digital/Front_End/timing_power_noise/ECSM/tcbn65lp_200a/tcbn65lpwc_ecsm.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP8'. The cell will only be used for analysis. (File /lustre/cad/KITS/tsmc/tsmc_0.065/LP/Standard_Cell/tcbn65lp/FE/TSMCHOME/digital/Front_End/timing_power_noise/ECSM/tcbn65lp_200a/tcbn65lpwc_ecsm.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP64'. The cell will only be used for analysis. (File /lustre/cad/KITS/tsmc/tsmc_0.065/LP/Standard_Cell/tcbn65lp/FE/TSMCHOME/digital/Front_End/timing_power_noise/ECSM/tcbn65lp_200a/tcbn65lpwc_ecsm.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP4'. The cell will only be used for analysis. (File /lustre/cad/KITS/tsmc/tsmc_0.065/LP/Standard_Cell/tcbn65lp/FE/TSMCHOME/digital/Front_End/timing_power_noise/ECSM/tcbn65lp_200a/tcbn65lpwc_ecsm.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP32'. The cell will only be used for analysis. (File /lustre/cad/KITS/tsmc/tsmc_0.065/LP/Standard_Cell/tcbn65lp/FE/TSMCHOME/digital/Front_End/timing_power_noise/ECSM/tcbn65lp_200a/tcbn65lpwc_ecsm.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP16'. The cell will only be used for analysis. (File /lustre/cad/KITS/tsmc/tsmc_0.065/LP/Standard_Cell/tcbn65lp/FE/TSMCHOME/digital/Front_End/timing_power_noise/ECSM/tcbn65lp_200a/tcbn65lpwc_ecsm.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP'. The cell will only be used for analysis. (File /lustre/cad/KITS/tsmc/tsmc_0.065/LP/Standard_Cell/tcbn65lp/FE/TSMCHOME/digital/Front_End/timing_power_noise/ECSM/tcbn65lp_200a/tcbn65lpwc_ecsm.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /lustre/cad/KITS/tsmc/tsmc_0.065/LP/Standard_Cell/tcbn65lp/FE/TSMCHOME/digital/Front_End/timing_power_noise/ECSM/tcbn65lp_200a/tcbn65lpwc_ecsm.lib)
Read 816 cells in library 'tcbn65lpwc_ecsm' 
Reading libsWC timing library '/lustre/cad/KITS/tsmc/tsmc_0.065/LP/IO/tpdn65lpnv2od3/FE/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpdn65lpnv2od3_200a/tpdn65lpnv2od3wc.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'PVSS3CDG'. The cell will only be used for analysis. (File /lustre/cad/KITS/tsmc/tsmc_0.065/LP/IO/tpdn65lpnv2od3/FE/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpdn65lpnv2od3_200a/tpdn65lpnv2od3wc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PVSS2CDG'. The cell will only be used for analysis. (File /lustre/cad/KITS/tsmc/tsmc_0.065/LP/IO/tpdn65lpnv2od3/FE/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpdn65lpnv2od3_200a/tpdn65lpnv2od3wc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PVSS2ANA'. The cell will only be used for analysis. (File /lustre/cad/KITS/tsmc/tsmc_0.065/LP/IO/tpdn65lpnv2od3/FE/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpdn65lpnv2od3_200a/tpdn65lpnv2od3wc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PVSS1CDG'. The cell will only be used for analysis. (File /lustre/cad/KITS/tsmc/tsmc_0.065/LP/IO/tpdn65lpnv2od3/FE/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpdn65lpnv2od3_200a/tpdn65lpnv2od3wc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PVSS1ANA'. The cell will only be used for analysis. (File /lustre/cad/KITS/tsmc/tsmc_0.065/LP/IO/tpdn65lpnv2od3/FE/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpdn65lpnv2od3_200a/tpdn65lpnv2od3wc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PVDD2POC'. The cell will only be used for analysis. (File /lustre/cad/KITS/tsmc/tsmc_0.065/LP/IO/tpdn65lpnv2od3/FE/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpdn65lpnv2od3_200a/tpdn65lpnv2od3wc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PVDD2CDG'. The cell will only be used for analysis. (File /lustre/cad/KITS/tsmc/tsmc_0.065/LP/IO/tpdn65lpnv2od3/FE/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpdn65lpnv2od3_200a/tpdn65lpnv2od3wc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PVDD2ANA'. The cell will only be used for analysis. (File /lustre/cad/KITS/tsmc/tsmc_0.065/LP/IO/tpdn65lpnv2od3/FE/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpdn65lpnv2od3_200a/tpdn65lpnv2od3wc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PVDD1CDG'. The cell will only be used for analysis. (File /lustre/cad/KITS/tsmc/tsmc_0.065/LP/IO/tpdn65lpnv2od3/FE/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpdn65lpnv2od3_200a/tpdn65lpnv2od3wc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PVDD1ANA'. The cell will only be used for analysis. (File /lustre/cad/KITS/tsmc/tsmc_0.065/LP/IO/tpdn65lpnv2od3/FE/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpdn65lpnv2od3_200a/tpdn65lpnv2od3wc.lib)
Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Read 47 cells in library 'tpdn65lpnv2od3wc' 
Reading libsBC timing library '/lustre/cad/KITS/tsmc/tsmc_0.065/LP/Standard_Cell/tcbn65lp/FE/TSMCHOME/digital/Front_End/timing_power_noise/ECSM/tcbn65lp_200a/tcbn65lpbc_ecsm.lib' ...
Read 816 cells in library 'tcbn65lpbc_ecsm' 
Reading libsBC timing library '/lustre/cad/KITS/tsmc/tsmc_0.065/LP/IO/tpdn65lpnv2od3/FE/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpdn65lpnv2od3_200a/tpdn65lpnv2od3bc.lib' ...
Read 47 cells in library 'tpdn65lpnv2od3bc' 
*** End library_loading (cpu=0.34min, real=0.35min, mem=82.0M, fe_cpu=4.84min, fe_real=75.23min, fe_mem=607.8M) ***
#% Begin Load netlist data ... (date=03/21 14:34:01, mem=465.7M)
*** Begin netlist parsing (mem=607.8M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Pin 'VSS' of cell 'PVSS3CDG' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VSS' of cell 'PVSS1CDG' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'PVDD1CDG' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Created 863 new cells from 4 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../../synthesis/output/design.v'

*** Memory Usage v#1 (Current mem = 607.809M, initial mem = 230.215M) ***
*** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=607.8M) ***
#% End Load netlist data ... (date=03/21 14:34:01, total cpu=0:00:00.1, real=0:00:00.0, peak res=488.5M, current mem=488.5M)
Set top cell to top.
**WARN: (IMPTS-282):	Cell 'PCLAMP1ANA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'PCLAMP1ANA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
Hooked 1726 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell top ...
*** Netlist is unique.
** info: there are 1777 modules.
** info: there are 4163 stdCell insts.

*** Memory Usage v#1 (Current mem = 672.266M, initial mem = 230.215M) ***
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /cad/KITS/tsmc/tsmc_0.065/LP/Standard_Cell/tcbn65lp/FE/TSMCHOME/digital/Back_End/lef/tcbn65lp_200a/techfiles/captable/cln65lp_1p09m+alrdl_top2_rcworst.captable ...
Reading Capacitance Table File /cad/KITS/tsmc/tsmc_0.065/LP/Standard_Cell/tcbn65lp/FE/TSMCHOME/digital/Back_End/lef/tcbn65lp_200a/techfiles/captable/cln65lp_1p09m+alrdl_top2_rcbest.captable ...
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: func_view_wc
    RC-Corner Name        : rc_worst_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/cad/KITS/tsmc/tsmc_0.065/LP/Standard_Cell/tcbn65lp/FE/TSMCHOME/digital/Back_End/lef/tcbn65lp_200a/techfiles/captable/cln65lp_1p09m+alrdl_top2_rcworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: func_view_bc
    RC-Corner Name        : rc_best_corner
    RC-Corner Index       : 1
    RC-Corner Temperature : 0 Celsius
    RC-Corner Cap Table   : '/cad/KITS/tsmc/tsmc_0.065/LP/Standard_Cell/tcbn65lp/FE/TSMCHOME/digital/Back_End/lef/tcbn65lp_200a/techfiles/captable/cln65lp_1p09m+alrdl_top2_rcbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file '../sdc/func.ideal.bc.tcl' ...
Current (total cpu=0:04:52, real=1:15:18, peak res=837.7M, current mem=702.8M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=718.3M, current mem=718.3M)
Current (total cpu=0:04:52, real=1:15:18, peak res=837.7M, current mem=718.3M)
Reading timing constraints file '../sdc/func.ideal.wc.tcl' ...
Current (total cpu=0:04:52, real=1:15:18, peak res=837.7M, current mem=718.4M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=718.7M, current mem=718.7M)
Current (total cpu=0:04:52, real=1:15:18, peak res=837.7M, current mem=718.7M)
**WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
Total number of combinational cells: 502
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD12 BUFFD16 BUFFD3 BUFFD4 BUFFD6 BUFFD8 CKBD1 CKBD0 CKBD2 CKBD12 CKBD16 CKBD3 CKBD4 CKBD6 CKBD8
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND12 CKND16 CKND3 CKND4 CKND6 CKND8 INVD1 INVD0 INVD2 INVD12 INVD16 INVD3 INVD4 INVD6 INVD8
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified usable delay cells: 9
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-44            43  Macro '%s' has no SIZE statement or a ze...
WARNING   IMPLF-200          208  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPLF-201           79  Pin '%s' in macro '%s' has no ANTENNADIF...
WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
WARNING   IMPTS-282            2  Cell '%s' is not a level shifter cell bu...
WARNING   IMPVL-159         1632  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   TA-976               1  Path groups asserted by the group_path c...
WARNING   TECHLIB-302         20  No function defined for cell '%s'. The c...
WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
*** Message Summary: 2009 warning(s), 0 error(s)

<CMD> timeDesign -prePlace
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
AAE DB initialization (MEM=892.781 CPU=0:00:00.1 REAL=0:00:01.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=909.914)
AAE_INFO: Cdb files are: 
 	/cad/KITS/tsmc/tsmc_0.065/LP/Standard_Cell/tcbn65lp/FE/TSMCHOME/digital/Back_End/celtic/tcbn65lp_200c/tcbn65lpwc.cdb
	/cad/KITS/tsmc/tsmc_0.065/LP/IO/tpdn65lpnv2od3/FE/TSMCHOME/digital/Back_End/celtic/tpdn65lpnv2od3_200a/tpdn65lpnv2od3wc.cdb
	/cad/KITS/tsmc/tsmc_0.065/LP/Standard_Cell/tcbn65lp/FE/TSMCHOME/digital/Back_End/celtic/tcbn65lp_200c/tcbn65lpbc.cdb
	/cad/KITS/tsmc/tsmc_0.065/LP/IO/tpdn65lpnv2od3/FE/TSMCHOME/digital/Back_End/celtic/tpdn65lpnv2od3_200a/tpdn65lpnv2od3bc.cdb
 
**WARN: (IMPESI-3192):	Could not find exact match of the timing model file (.lib) for cell PCLAMP1ANA of noise library file /cad/KITS/tsmc/tsmc_0.065/LP/IO/tpdn65lpnv2od3/FE/TSMCHOME/digital/Back_End/celtic/tpdn65lpnv2od3_200a/tpdn65lpnv2od3wc.cdb, and timing model library tpdn65lpnv2od3wc will be used for binding.
Type 'man IMPESI-3192' for more detail.
**WARN: (IMPESI-3192):	Could not find exact match of the timing model file (.lib) for cell PCLAMP1ANA of noise library file /cad/KITS/tsmc/tsmc_0.065/LP/IO/tpdn65lpnv2od3/FE/TSMCHOME/digital/Back_End/celtic/tpdn65lpnv2od3_200a/tpdn65lpnv2od3wc.cdb, and timing model library tpdn65lpnv2od3wc will be used for binding.
Type 'man IMPESI-3192' for more detail.
**WARN: (IMPESI-3192):	Could not find exact match of the timing model file (.lib) for cell PCLAMP2ANA of noise library file /cad/KITS/tsmc/tsmc_0.065/LP/IO/tpdn65lpnv2od3/FE/TSMCHOME/digital/Back_End/celtic/tpdn65lpnv2od3_200a/tpdn65lpnv2od3wc.cdb, and timing model library tpdn65lpnv2od3wc will be used for binding.
Type 'man IMPESI-3192' for more detail.
**WARN: (IMPESI-3192):	Could not find exact match of the timing model file (.lib) for cell PCLAMP2ANA of noise library file /cad/KITS/tsmc/tsmc_0.065/LP/IO/tpdn65lpnv2od3/FE/TSMCHOME/digital/Back_End/celtic/tpdn65lpnv2od3_200a/tpdn65lpnv2od3wc.cdb, and timing model library tpdn65lpnv2od3wc will be used for binding.
Type 'man IMPESI-3192' for more detail.
**WARN: (IMPESI-3311):	Pin DS of Cell PDDW0204CDG for timing library tpdn65lpnv2od3wc has different voltage for the vivo between CDB(3) and timing library(1.08). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin DS of Cell PDDW0204CDG for timing library tpdn65lpnv2od3wc has different voltage for the vivo between CDB(3) and timing library(1.08). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin DS of Cell PDDW0204CDG for timing library tpdn65lpnv2od3wc has different voltage for the vivo between CDB(3) and timing library(1.08). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin DS of Cell PDDW0204CDG for timing library tpdn65lpnv2od3wc has different voltage for the vivo between CDB(3) and timing library(1.08). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin IE of Cell PDDW0204CDG for timing library tpdn65lpnv2od3wc has different voltage for the vivo between CDB(3) and timing library(1.08). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin IE of Cell PDDW0204CDG for timing library tpdn65lpnv2od3wc has different voltage for the vivo between CDB(3) and timing library(1.08). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin IE of Cell PDDW0204CDG for timing library tpdn65lpnv2od3wc has different voltage for the vivo between CDB(3) and timing library(1.08). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin IE of Cell PDDW0204CDG for timing library tpdn65lpnv2od3wc has different voltage for the vivo between CDB(3) and timing library(1.08). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin PE of Cell PDDW0204CDG for timing library tpdn65lpnv2od3wc has different voltage for the vivo between CDB(3) and timing library(1.08). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin PE of Cell PDDW0204CDG for timing library tpdn65lpnv2od3wc has different voltage for the vivo between CDB(3) and timing library(1.08). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin PE of Cell PDDW0204CDG for timing library tpdn65lpnv2od3wc has different voltage for the vivo between CDB(3) and timing library(1.08). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin PE of Cell PDDW0204CDG for timing library tpdn65lpnv2od3wc has different voltage for the vivo between CDB(3) and timing library(1.08). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin DS of Cell PDDW0204CDG for timing library tpdn65lpnv2od3wc has different voltage for the vivo between CDB(3) and timing library(1.08). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin DS of Cell PDDW0204CDG for timing library tpdn65lpnv2od3wc has different voltage for the vivo between CDB(3) and timing library(1.08). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin DS of Cell PDDW0204CDG for timing library tpdn65lpnv2od3wc has different voltage for the vivo between CDB(3) and timing library(1.08). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin DS of Cell PDDW0204CDG for timing library tpdn65lpnv2od3wc has different voltage for the vivo between CDB(3) and timing library(1.08). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin IE of Cell PDDW0204CDG for timing library tpdn65lpnv2od3wc has different voltage for the vivo between CDB(3) and timing library(1.08). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin IE of Cell PDDW0204CDG for timing library tpdn65lpnv2od3wc has different voltage for the vivo between CDB(3) and timing library(1.08). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin IE of Cell PDDW0204CDG for timing library tpdn65lpnv2od3wc has different voltage for the vivo between CDB(3) and timing library(1.08). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin IE of Cell PDDW0204CDG for timing library tpdn65lpnv2od3wc has different voltage for the vivo between CDB(3) and timing library(1.08). This vivo will be ignored.
**WARN: (EMS-27):	Message (IMPESI-3311) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPESI-3192):	Could not find exact match of the timing model file (.lib) for cell PVDD1ANA of noise library file /cad/KITS/tsmc/tsmc_0.065/LP/IO/tpdn65lpnv2od3/FE/TSMCHOME/digital/Back_End/celtic/tpdn65lpnv2od3_200a/tpdn65lpnv2od3wc.cdb, and timing model library tpdn65lpnv2od3wc will be used for binding.
Type 'man IMPESI-3192' for more detail.
**WARN: (IMPESI-3192):	Could not find exact match of the timing model file (.lib) for cell PVDD1ANA of noise library file /cad/KITS/tsmc/tsmc_0.065/LP/IO/tpdn65lpnv2od3/FE/TSMCHOME/digital/Back_End/celtic/tpdn65lpnv2od3_200a/tpdn65lpnv2od3wc.cdb, and timing model library tpdn65lpnv2od3wc will be used for binding.
Type 'man IMPESI-3192' for more detail.
**WARN: (IMPESI-3192):	Could not find exact match of the timing model file (.lib) for cell PVDD1CDG of noise library file /cad/KITS/tsmc/tsmc_0.065/LP/IO/tpdn65lpnv2od3/FE/TSMCHOME/digital/Back_End/celtic/tpdn65lpnv2od3_200a/tpdn65lpnv2od3wc.cdb, and timing model library tpdn65lpnv2od3wc will be used for binding.
Type 'man IMPESI-3192' for more detail.
**WARN: (IMPESI-3192):	Could not find exact match of the timing model file (.lib) for cell PVDD1CDG of noise library file /cad/KITS/tsmc/tsmc_0.065/LP/IO/tpdn65lpnv2od3/FE/TSMCHOME/digital/Back_End/celtic/tpdn65lpnv2od3_200a/tpdn65lpnv2od3wc.cdb, and timing model library tpdn65lpnv2od3wc will be used for binding.
Type 'man IMPESI-3192' for more detail.
**WARN: (IMPESI-3192):	Could not find exact match of the timing model file (.lib) for cell PVDD2ANA of noise library file /cad/KITS/tsmc/tsmc_0.065/LP/IO/tpdn65lpnv2od3/FE/TSMCHOME/digital/Back_End/celtic/tpdn65lpnv2od3_200a/tpdn65lpnv2od3wc.cdb, and timing model library tpdn65lpnv2od3wc will be used for binding.
Type 'man IMPESI-3192' for more detail.
**WARN: (IMPESI-3192):	Could not find exact match of the timing model file (.lib) for cell PVDD2ANA of noise library file /cad/KITS/tsmc/tsmc_0.065/LP/IO/tpdn65lpnv2od3/FE/TSMCHOME/digital/Back_End/celtic/tpdn65lpnv2od3_200a/tpdn65lpnv2od3wc.cdb, and timing model library tpdn65lpnv2od3wc will be used for binding.
Type 'man IMPESI-3192' for more detail.
**WARN: (IMPESI-3192):	Could not find exact match of the timing model file (.lib) for cell PVDD2CDG of noise library file /cad/KITS/tsmc/tsmc_0.065/LP/IO/tpdn65lpnv2od3/FE/TSMCHOME/digital/Back_End/celtic/tpdn65lpnv2od3_200a/tpdn65lpnv2od3wc.cdb, and timing model library tpdn65lpnv2od3wc will be used for binding.
Type 'man IMPESI-3192' for more detail.
**WARN: (IMPESI-3192):	Could not find exact match of the timing model file (.lib) for cell PVDD2CDG of noise library file /cad/KITS/tsmc/tsmc_0.065/LP/IO/tpdn65lpnv2od3/FE/TSMCHOME/digital/Back_End/celtic/tpdn65lpnv2od3_200a/tpdn65lpnv2od3wc.cdb, and timing model library tpdn65lpnv2od3wc will be used for binding.
Type 'man IMPESI-3192' for more detail.
**WARN: (IMPESI-3192):	Could not find exact match of the timing model file (.lib) for cell PVDD2POC of noise library file /cad/KITS/tsmc/tsmc_0.065/LP/IO/tpdn65lpnv2od3/FE/TSMCHOME/digital/Back_End/celtic/tpdn65lpnv2od3_200a/tpdn65lpnv2od3wc.cdb, and timing model library tpdn65lpnv2od3wc will be used for binding.
Type 'man IMPESI-3192' for more detail.
**WARN: (IMPESI-3192):	Could not find exact match of the timing model file (.lib) for cell PVDD2POC of noise library file /cad/KITS/tsmc/tsmc_0.065/LP/IO/tpdn65lpnv2od3/FE/TSMCHOME/digital/Back_End/celtic/tpdn65lpnv2od3_200a/tpdn65lpnv2od3wc.cdb, and timing model library tpdn65lpnv2od3wc will be used for binding.
Type 'man IMPESI-3192' for more detail.
**WARN: (IMPESI-3192):	Could not find exact match of the timing model file (.lib) for cell PXOE1CDG of noise library file /cad/KITS/tsmc/tsmc_0.065/LP/IO/tpdn65lpnv2od3/FE/TSMCHOME/digital/Back_End/celtic/tpdn65lpnv2od3_200a/tpdn65lpnv2od3wc.cdb, and timing model library tpdn65lpnv2od3wc will be used for binding.
Type 'man IMPESI-3192' for more detail.
**WARN: (IMPESI-3192):	Could not find exact match of the timing model file (.lib) for cell PXOE1CDG of noise library file /cad/KITS/tsmc/tsmc_0.065/LP/IO/tpdn65lpnv2od3/FE/TSMCHOME/digital/Back_End/celtic/tpdn65lpnv2od3_200a/tpdn65lpnv2od3wc.cdb, and timing model library tpdn65lpnv2od3wc will be used for binding.
Type 'man IMPESI-3192' for more detail.
**WARN: (IMPESI-3192):	Could not find exact match of the timing model file (.lib) for cell PXOE2CDG of noise library file /cad/KITS/tsmc/tsmc_0.065/LP/IO/tpdn65lpnv2od3/FE/TSMCHOME/digital/Back_End/celtic/tpdn65lpnv2od3_200a/tpdn65lpnv2od3wc.cdb, and timing model library tpdn65lpnv2od3wc will be used for binding.
Type 'man IMPESI-3192' for more detail.
**WARN: (IMPESI-3192):	Could not find exact match of the timing model file (.lib) for cell PXOE2CDG of noise library file /cad/KITS/tsmc/tsmc_0.065/LP/IO/tpdn65lpnv2od3/FE/TSMCHOME/digital/Back_End/celtic/tpdn65lpnv2od3_200a/tpdn65lpnv2od3wc.cdb, and timing model library tpdn65lpnv2od3wc will be used for binding.
Type 'man IMPESI-3192' for more detail.
**WARN: (IMPESI-3192):	Could not find exact match of the timing model file (.lib) for cell PCLAMP1ANA of noise library file /cad/KITS/tsmc/tsmc_0.065/LP/IO/tpdn65lpnv2od3/FE/TSMCHOME/digital/Back_End/celtic/tpdn65lpnv2od3_200a/tpdn65lpnv2od3bc.cdb, and timing model library tpdn65lpnv2od3bc will be used for binding.
Type 'man IMPESI-3192' for more detail.
**WARN: (IMPESI-3192):	Could not find exact match of the timing model file (.lib) for cell PCLAMP1ANA of noise library file /cad/KITS/tsmc/tsmc_0.065/LP/IO/tpdn65lpnv2od3/FE/TSMCHOME/digital/Back_End/celtic/tpdn65lpnv2od3_200a/tpdn65lpnv2od3bc.cdb, and timing model library tpdn65lpnv2od3bc will be used for binding.
Type 'man IMPESI-3192' for more detail.
**WARN: (EMS-27):	Message (IMPESI-3192) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 4285
End delay calculation. (MEM=1141.82 CPU=0:00:01.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1111.2 CPU=0:00:05.5 REAL=0:00:08.0)
*** Done Building Timing Graph (cpu=0:00:05.9 real=0:00:09.0 totSessionCpu=0:04:58 mem=1111.2M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.309  | -0.698  | -3.309  |
|           TNS (ns):|-337.301 |-137.825 |-204.029 |
|    Violating Paths:|   455   |   387   |   138   |
|          All Paths:|   606   |   440   |   241   |
+--------------------+---------+---------+---------+

Density: 0.000%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ./timingReports
Total CPU time: 6.45 sec
Total Real time: 10.0 sec
Total Memory Usage: 1032.167969 Mbytes
<CMD> loadIoFile ../files/HLS4ML_Aba_case1.save.io
Reading IO assignment file "../files/HLS4ML_Aba_case1.save.io" ...
<CMD> floorPlan -site core -r 1 0.5 70.0 70.0 70.0 70.0
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> addIoFiller -cell PFILLER0005 PFILLER05 PFILLER1 PFILLER5 PFILLER10 PFILLER20 -prefix FILLER
Added 9 of filler cell 'PFILLER20' on top side.
Added 0 of filler cell 'PFILLER10' on top side.
Added 3 of filler cell 'PFILLER5' on top side.
Added 6 of filler cell 'PFILLER1' on top side.
Added 0 of filler cell 'PFILLER05' on top side.
Added 40 of filler cell 'PFILLER0005' on top side.
Added 9 of filler cell 'PFILLER20' on left side.
Added 0 of filler cell 'PFILLER10' on left side.
Added 3 of filler cell 'PFILLER5' on left side.
Added 3 of filler cell 'PFILLER1' on left side.
Added 3 of filler cell 'PFILLER05' on left side.
Added 140 of filler cell 'PFILLER0005' on left side.
Added 9 of filler cell 'PFILLER20' on bottom side.
Added 0 of filler cell 'PFILLER10' on bottom side.
Added 3 of filler cell 'PFILLER5' on bottom side.
Added 6 of filler cell 'PFILLER1' on bottom side.
Added 0 of filler cell 'PFILLER05' on bottom side.
Added 40 of filler cell 'PFILLER0005' on bottom side.
Added 9 of filler cell 'PFILLER20' on right side.
Added 0 of filler cell 'PFILLER10' on right side.
Added 3 of filler cell 'PFILLER5' on right side.
Added 3 of filler cell 'PFILLER1' on right side.
Added 3 of filler cell 'PFILLER05' on right side.
Added 140 of filler cell 'PFILLER0005' on right side.
<CMD> clearGlobalNets
net ignore based on current view = 0
<CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename *
<CMD> globalNetConnect VDD -type tiehi -pin VDD -instanceBasename *
<CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename *
<CMD> globalNetConnect VSS -type tielo -pin VSS -instanceBasename *
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer AP -stacked_via_bottom_layer M1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top M7 bottom M7 left M8 right M8} -width {top 5 bottom 5 left 5 right 5} -spacing {top 3.1 bottom 3.1 left 3.1 right 3.1} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
#% Begin addRing (date=03/21 14:34:17, mem=951.1M)

Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M7   |        4       |       NA       |
|  VIA7  |        8       |        0       |
|   M8   |        4       |       NA       |
+--------+----------------+----------------+
#% End addRing (date=03/21 14:34:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=954.3M, current mem=954.3M)
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer AP -stacked_via_bottom_layer M1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VDD VSS} -layer M8 -direction vertical -width 5 -spacing 3.1 -set_to_set_distance 90 -start_from left -start 215.9605 -stop 332.7725 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit AP -padcore_ring_bottom_layer_limit M1 -block_ring_top_layer_limit AP -block_ring_bottom_layer_limit M1 -use_wire_group 0 -snap_wire_center_to_grid None
#% Begin addStripe (date=03/21 14:34:17, mem=954.3M)

**WARN: (IMPPP-151):	-start (215.960500) is not multiple of manufacturing grid (0.005000), setting to 215.965000.
**WARN: (IMPPP-151):	-stop (332.772500) is not multiple of manufacturing grid (0.005000), setting to 332.775000.
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 4 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  VIA7  |        8       |        0       |
|   M8   |        4       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=03/21 14:34:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=954.9M, current mem=954.9M)
<CMD> setSrouteMode -viaConnectToShape { ring stripe blockring }
<CMD> sroute -connect { blockPin padPin corePin floatingStripe } -layerChangeRange { M1(1) M8(8) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { M1(1) AP(10) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { M1(1) AP(10) }
#% Begin sroute (date=03/21 14:34:17, mem=954.9M)
*** Begin SPECIAL ROUTE on Tue Mar 21 14:34:17 2023 ***
SPECIAL ROUTE ran on directory: /mnt/cnm/linares/RTL_MLP_all/implementation/work
SPECIAL ROUTE ran on machine: nodo38 (Linux 2.6.32-696.el6.x86_64 Xeon 2.60Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 10
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring blockpin coverpin noshape blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 8
srouteTopTargetLayerLimit set to 10
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2105.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
**WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
Read in 21 layers, 10 routing layers, 1 overlap layer
Read in 866 macros, 183 used
Read in 616 components
  172 core components: 172 unplaced, 0 placed, 0 fixed
  440 pad components: 0 unplaced, 432 placed, 8 fixed
  4 other components: 0 unplaced, 0 placed, 4 fixed
Read in 148 logical pins
Read in 148 nets
Read in 2 special nets, 2 routed
Read in 348 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-554):	The specified top target layer is beyond top routing layer. Set top target layer to 8.
**WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 4
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 180
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 90
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2172.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 8 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished


sroute post-processing starts at Tue Mar 21 14:34:18 2023
The viaGen is rebuilding shadow vias for net VSS.
sroute post-processing ends at Tue Mar 21 14:34:18 2023
sroute created 282 wires.
ViaGen created 2487 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |       281      |       NA       |
|  VIA1  |       357      |        0       |
|   M2   |        1       |       NA       |
|  VIA2  |       355      |        0       |
|  VIA3  |       355      |        0       |
|  VIA4  |       355      |        0       |
|  VIA5  |       355      |        0       |
|  VIA6  |       355      |        0       |
|  VIA7  |       355      |        0       |
+--------+----------------+----------------+
#% End sroute (date=03/21 14:34:18, total cpu=0:00:00.6, real=0:00:01.0, peak res=1024.0M, current mem=1024.0M)
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 0.8 -pin {{addr_port1[0]} {addr_port1[1]} {addr_port1[2]} {addr_port1[3]} {addr_port1[4]} {addr_port1[5]} {addr_port1[6]} {addr_port1[7]} {addr_port1[8]} {addr_port1[9]} {addr_port1[10]} {addr_port1[11]} {addr_port1[12]} {addr_port1[13]} {addr_port1[14]} {addr_port1[15]} {addr_port1[16]} {addr_port2[0]} {addr_port2[1]} {addr_port2[2]} {addr_port2[3]} {addr_port2[4]} {addr_port2[5]} {addr_port2[6]} {addr_port2[7]} {addr_port2[8]} {addr_port2[9]} {addr_port2[10]} {addr_port2[11]} {addr_port2[12]} {addr_port2[13]} {addr_port2[14]} {addr_port2[15]} {addr_port2[16]} {cavier_in[0]} {cavier_in[1]} {cavier_in[2]} {cavier_in[3]} {cavier_in[4]} {cavier_in[5]} {cavier_in[6]} {cavier_in[7]} {cavier_in[8]} {cavier_in[9]} {cavier_in[10]} {cavier_in[11]} {cavier_in[12]} {cavier_in[13]} {cavier_in[14]} {cavier_in[15]} {cavier_in[16]} {cavier_in[17]} {cavier_in[18]} cavier_in_vld cen clk {current_timestamp[0]} {current_timestamp[1]} {current_timestamp[2]} {current_timestamp[3]} {current_timestamp[4]} {current_timestamp[5]} {current_timestamp[6]} {current_timestamp[7]} {current_timestamp[8]} {current_timestamp[9]} {current_timestamp[10]} {current_timestamp[11]} {current_timestamp[12]} {current_timestamp[13]} {current_timestamp[14]} {current_timestamp[15]} current_timestamp_vld {read_data1_mem[0]} {read_data1_mem[1]} {read_data1_mem[2]} {read_data1_mem[3]} {read_data1_mem[4]} {read_data1_mem[5]} {read_data1_mem[6]} {read_data1_mem[7]} {read_data1_mem[8]} {read_data1_mem[9]} {read_data1_mem[10]} {read_data1_mem[11]} {read_data1_mem[12]} {read_data1_mem[13]} {read_data1_mem[14]} {read_data1_mem[15]} {read_data1_mem[16]} {read_data1_mem[17]} {read_data2_mem[0]} {read_data2_mem[1]} {read_data2_mem[2]} {read_data2_mem[3]} {read_data2_mem[4]} {read_data2_mem[5]} {read_data2_mem[6]} {read_data2_mem[7]} {read_data2_mem[8]} {read_data2_mem[9]} {read_data2_mem[10]} {read_data2_mem[11]} {read_data2_mem[12]} {read_data2_mem[13]} {read_data2_mem[14]} {read_data2_mem[15]} {read_data2_mem[16]} {read_data2_mem[17]} read_data_mem_vld1 read_data_mem_vld2 rst_n rw {write_data_mem[0]} {write_data_mem[1]} {write_data_mem[2]} {write_data_mem[3]} {write_data_mem[4]} {write_data_mem[5]} {write_data_mem[6]} {write_data_mem[7]} {write_data_mem[8]} {write_data_mem[9]} {write_data_mem[10]} {write_data_mem[11]} {write_data_mem[12]} {write_data_mem[13]} {write_data_mem[14]} {write_data_mem[15]} {write_data_mem[16]} {write_data_mem[17]}}
Successfully spread [131] pins.
editPin : finished (cpu = 0:00:01.3 real = 0:00:01.0, mem = 1084.7M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 3 -spreadType center -spacing 0.8 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} out_vld}
Successfully spread [17] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1084.7M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> saveDesign floorplan.enc
#% Begin save design ... (date=03/21 14:34:20, mem=1008.2M)
% Begin Save ccopt configuration ... (date=03/21 14:34:20, mem=1008.2M)
% End Save ccopt configuration ... (date=03/21 14:34:21, total cpu=0:00:00.0, real=0:00:01.0, peak res=1009.0M, current mem=1009.0M)
% Begin Save netlist data ... (date=03/21 14:34:21, mem=1009.0M)
Writing Binary DB to floorplan.enc.dat/top.v.bin in single-threaded mode...
% End Save netlist data ... (date=03/21 14:34:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=1015.1M, current mem=1015.1M)
Saving congestion map file floorplan.enc.dat/top.route.congmap.gz ...
% Begin Save AAE data ... (date=03/21 14:34:21, mem=1015.2M)
Saving AAE Data ...
% End Save AAE data ... (date=03/21 14:34:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=1015.3M, current mem=1015.3M)
% Begin Save clock tree data ... (date=03/21 14:34:21, mem=1015.6M)
% End Save clock tree data ... (date=03/21 14:34:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=1015.7M, current mem=1015.7M)
Saving preference file floorplan.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=03/21 14:34:22, mem=1015.8M)
Saving floorplan file ...
% End Save floorplan data ... (date=03/21 14:34:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=1015.9M, current mem=1015.9M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=03/21 14:34:22, mem=1015.9M)
** Saving stdCellPlacement_binary (version# 2) ...
% End Save placement data ... (date=03/21 14:34:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=1016.0M, current mem=1016.0M)
% Begin Save routing data ... (date=03/21 14:34:22, mem=1016.0M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1092.7M) ***
% End Save routing data ... (date=03/21 14:34:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=1016.0M, current mem=1016.0M)
Saving property file floorplan.enc.dat/top.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1092.7M) ***
% Begin Save power constraints data ... (date=03/21 14:34:22, mem=1016.3M)
% End Save power constraints data ... (date=03/21 14:34:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=1016.4M, current mem=1016.4M)
rc_worst_corner rc_typ_corner rc_best_corner
Generated self-contained design floorplan.enc.dat
#% End save design ... (date=03/21 14:34:23, total cpu=0:00:00.5, real=0:00:03.0, peak res=1016.4M, current mem=1000.1M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setPlaceMode -timingDriven true -reorderScan false -congEffort medium -modulePlan false
**WARN: (IMPTCM-125):	Option "-modulePlan" for command setPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setOptMode -effort high -powerEffort high -leakageToDynamicRatio 0.5 -fixFanoutLoad true -restruct true -verbose true
<CMD> place_opt_design
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
**INFO: user set placement options
setPlaceMode -place_global_cong_effort medium -place_global_reorder_scan false -timingDriven true
**INFO: user set opt options
setOptMode -effort high -fixFanoutLoad true -leakageToDynamicRatio 0.5 -powerEffort high -restruct true -verbose true
Estimated cell power/ground rail width = 0.365 um
*** Start deleteBufferTree ***
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 always on instances dont touch
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

Cleanup ECO timing graph ...
Cleanup RC data ...
Cleanup routing data ...
*summary: 425 instances (buffers/inverters) removed
*       :      2 instances of type 'INVD8' removed
*       :      7 instances of type 'INVD6' removed
*       :      4 instances of type 'INVD4' removed
*       :     12 instances of type 'INVD3' removed
*       :     55 instances of type 'INVD2' removed
*       :     63 instances of type 'INVD1' removed
*       :     17 instances of type 'INVD0' removed
*       :      3 instances of type 'CKND6' removed
*       :      9 instances of type 'CKND4' removed
*       :     10 instances of type 'CKND3' removed
*       :     66 instances of type 'CKND2' removed
*       :     43 instances of type 'CKND1' removed
*       :      3 instances of type 'CKND0' removed
*       :      5 instances of type 'CKBD4' removed
*       :      1 instance  of type 'CKBD2' removed
*       :     22 instances of type 'CKBD1' removed
*       :     12 instances of type 'CKBD0' removed
*       :      1 instance  of type 'BUFFD8' removed
*       :     12 instances of type 'BUFFD2' removed
*       :     68 instances of type 'BUFFD16' removed
*       :      7 instances of type 'BUFFD1' removed
*       :      3 instances of type 'BUFFD0' removed
*** Finish deleteBufferTree (0:00:00.3) ***
**INFO: No dynamic/leakage power view specified, setting up the setup view "func_view_wc" as power view
** WARN:  (VOLTUS_POWR-3212): The 'set_power_analysis_mode -leakage_power_view |-dynamic_power_view|-analysis_view' will be obsolete in 18.20 release. Use 'set_analysis_view -leakage <> | -dynamic <>' to set leakage and dynamic power views.

-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private

Power Net Detected:
    Voltage	    Name
    0.00V	    VSS
    1.08V	    VDD
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
    0.00V	    VSS
    1.08V	    VDD
master_clock(2000MHz) 
Starting Levelizing
2023-Mar-21 14:34:25 (2023-Mar-21 13:34:25 GMT)
2023-Mar-21 14:34:25 (2023-Mar-21 13:34:25 GMT): 10%
2023-Mar-21 14:34:25 (2023-Mar-21 13:34:25 GMT): 20%
2023-Mar-21 14:34:25 (2023-Mar-21 13:34:25 GMT): 30%
2023-Mar-21 14:34:25 (2023-Mar-21 13:34:25 GMT): 40%
2023-Mar-21 14:34:25 (2023-Mar-21 13:34:25 GMT): 50%
2023-Mar-21 14:34:25 (2023-Mar-21 13:34:25 GMT): 60%
2023-Mar-21 14:34:25 (2023-Mar-21 13:34:25 GMT): 70%
2023-Mar-21 14:34:25 (2023-Mar-21 13:34:25 GMT): 80%
2023-Mar-21 14:34:25 (2023-Mar-21 13:34:25 GMT): 90%

Finished Levelizing
2023-Mar-21 14:34:25 (2023-Mar-21 13:34:25 GMT)

Starting Activity Propagation
2023-Mar-21 14:34:25 (2023-Mar-21 13:34:25 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2023-Mar-21 14:34:25 (2023-Mar-21 13:34:25 GMT): 10%
2023-Mar-21 14:34:25 (2023-Mar-21 13:34:25 GMT): 20%

Finished Activity Propagation
2023-Mar-21 14:34:25 (2023-Mar-21 13:34:25 GMT)
**Info: max transition density of cached activity is: 4e+09

Deleted 0 physical inst  (cell - / prefix -).
No user-set net weight.
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
Scan chains were not defined.
#std cell=3790 (0 fixed + 3790 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=444 #net=3898 #term=12609 #term/net=3.23, #fixedIo=444, #floatIo=0, #fixedPin=0, #floatPin=119
stdCell: 3790 single + 0 double + 0 multi
Total standard cell length = 6.5130 (mm), area = 0.0117 (mm^2)
Average module density = 0.468.
Density for the design = 0.468.
       = stdcell_area 32565 sites (11723 um^2) / alloc_area 69578 sites (25048 um^2).
Pin Density = 0.1758.
            = total # of pins 12609 / total area 71734.
=== lastAutoLevel = 8 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 5.741e+04 (4.96e+04 7.84e+03)
              Est.  stn bbox = 6.126e+04 (5.29e+04 8.36e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1128.6M
Iteration  2: Total net bbox = 5.741e+04 (4.96e+04 7.84e+03)
              Est.  stn bbox = 6.126e+04 (5.29e+04 8.36e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1128.6M
Iteration  3: Total net bbox = 3.544e+04 (2.86e+04 6.84e+03)
              Est.  stn bbox = 3.857e+04 (3.08e+04 7.74e+03)
              cpu = 0:00:10.9 real = 0:00:11.0 mem = 1297.3M
Iteration  4: Total net bbox = 5.566e+04 (3.79e+04 1.78e+04)
              Est.  stn bbox = 6.096e+04 (4.10e+04 2.00e+04)
              cpu = 0:00:02.8 real = 0:00:03.0 mem = 1297.3M
Iteration  5: Total net bbox = 5.566e+04 (3.79e+04 1.78e+04)
              Est.  stn bbox = 6.096e+04 (4.10e+04 2.00e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1297.3M
Iteration  6: Total net bbox = 6.043e+04 (4.03e+04 2.01e+04)
              Est.  stn bbox = 6.718e+04 (4.40e+04 2.31e+04)
              cpu = 0:00:01.8 real = 0:00:02.0 mem = 1298.3M
Iteration  7: Total net bbox = 6.178e+04 (4.15e+04 2.03e+04)
              Est.  stn bbox = 6.888e+04 (4.54e+04 2.35e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1300.3M
Iteration  8: Total net bbox = 6.178e+04 (4.15e+04 2.03e+04)
              Est.  stn bbox = 6.888e+04 (4.54e+04 2.35e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1300.3M
Iteration  9: Total net bbox = 6.292e+04 (4.21e+04 2.08e+04)
              Est.  stn bbox = 7.015e+04 (4.60e+04 2.41e+04)
              cpu = 0:00:01.4 real = 0:00:02.0 mem = 1302.3M
Iteration 10: Total net bbox = 6.292e+04 (4.21e+04 2.08e+04)
              Est.  stn bbox = 7.015e+04 (4.60e+04 2.41e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1302.3M
Iteration 11: Total net bbox = 6.473e+04 (4.30e+04 2.18e+04)
              Est.  stn bbox = 7.188e+04 (4.69e+04 2.50e+04)
              cpu = 0:00:03.3 real = 0:00:03.0 mem = 1303.3M
Iteration 12: Total net bbox = 6.473e+04 (4.30e+04 2.18e+04)
              Est.  stn bbox = 7.188e+04 (4.69e+04 2.50e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1303.3M
Finished Global Placement (cpu=0:00:20.4, real=0:00:22.0, mem=1303.3M)
0 delay mode for cte disabled.
*** Free Virtual Timing Model ...(mem=1289.2M)
SKP cleared!
Info: 0 clock gating cells identified, 0 (on average) moved 0/5
*** Starting refinePlace (0:05:23 mem=1289.2M) ***
Total net bbox length = 6.473e+04 (4.296e+04 2.176e+04) (ext = 2.615e+04)
Move report: Detail placement moves 3790 insts, mean move: 0.87 um, max move: 9.17 um
	Max move on inst (CREATE_ACT/read_data1_mem_reg_reg[1]): (199.06, 277.50) --> (190.60, 278.20)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1289.2MB
Summary Report:
Instances move: 3790 (out of 3790 movable)
Instances flipped: 0
Mean displacement: 0.87 um
Max displacement: 9.17 um (Instance: CREATE_ACT/read_data1_mem_reg_reg[1]) (199.062, 277.495) -> (190.6, 278.2)
	Length: 38 sites, height: 1 rows, site name: core, cell type: SEDFCNQD1
Total net bbox length = 6.341e+04 (4.155e+04 2.186e+04) (ext = 2.610e+04)
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1289.2MB
*** Finished refinePlace (0:05:24 mem=1289.2M) ***
*** Finished Initial Placement (cpu=0:00:21.6, real=0:00:24.0, mem=1289.2M) ***
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] AP has single uniform track structure
[NR-eGR] Read 4662 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=3636 numPGBlocks=4662 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=3898  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 3898 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 3898 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.48% V. EstWL: 6.899040e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-6)            (7-12)           (13-18)           (19-24)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         5( 0.02%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9  (9)         8( 0.03%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]      AP (10)        52( 0.21%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.21%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total               65( 0.03%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.13% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.21% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 12490
[NR-eGR]     M2  (2V) length: 2.023020e+04um, number of vias: 17347
[NR-eGR]     M3  (3H) length: 3.441720e+04um, number of vias: 972
[NR-eGR]     M4  (4V) length: 5.344464e+03um, number of vias: 235
[NR-eGR]     M5  (5H) length: 7.491400e+03um, number of vias: 62
[NR-eGR]     M6  (6V) length: 3.642000e+02um, number of vias: 36
[NR-eGR]     M7  (7H) length: 5.947000e+02um, number of vias: 30
[NR-eGR]     M8  (8V) length: 2.526000e+02um, number of vias: 30
[NR-eGR]     M9  (9H) length: 2.185400e+03um, number of vias: 18
[NR-eGR]     AP (10V) length: 3.832000e+02um, number of vias: 0
[NR-eGR] Total length: 7.126336e+04um, number of vias: 31220
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.859700e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1235.1 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.40 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
**placeDesign ... cpu = 0: 0:23, real = 0: 0:25, mem = 1235.1M **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcoreExt.
	Cell FILL_NW_FA_LL, site bcoreExt.
	Cell FILL_NW_HH, site bcoreExt.
	Cell FILL_NW_LL, site bcoreExt.
	Cell LVLLHCD1, site bcoreExt.
	Cell LVLLHCD2, site bcoreExt.
	Cell LVLLHCD4, site bcoreExt.
	Cell LVLLHCD8, site bcoreExt.
	Cell LVLLHD1, site bcoreExt.
	Cell LVLLHD2, site bcoreExt.
	Cell LVLLHD4, site bcoreExt.
	Cell LVLLHD8, site bcoreExt.
.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**INFO: Total number of preCTS skewing points will be limited in power flows.
Initializing cpe interface
cleaningup cpe interface
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1065.5M, totSessionCpu=0:06:09 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1245.4 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] AP has single uniform track structure
[NR-eGR] Read 4662 PG shapes in 0.010 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=3636 numPGBlocks=4662 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=3898  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 3898 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 3898 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.46% V. EstWL: 6.935040e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-6)            (7-12)           (13-18)           (19-24)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         1( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         7( 0.02%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9  (9)         9( 0.03%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]      AP (10)        51( 0.21%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.21%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total               68( 0.03%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.12% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.20% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 12490
[NR-eGR]     M2  (2V) length: 2.009846e+04um, number of vias: 17361
[NR-eGR]     M3  (3H) length: 3.483240e+04um, number of vias: 996
[NR-eGR]     M4  (4V) length: 5.394649e+03um, number of vias: 243
[NR-eGR]     M5  (5H) length: 7.364600e+03um, number of vias: 52
[NR-eGR]     M6  (6V) length: 3.410000e+02um, number of vias: 38
[NR-eGR]     M7  (7H) length: 8.199000e+02um, number of vias: 30
[NR-eGR]     M8  (8V) length: 2.118000e+02um, number of vias: 30
[NR-eGR]     M9  (9H) length: 2.141000e+03um, number of vias: 18
[NR-eGR]     AP (10V) length: 3.744000e+02um, number of vias: 0
[NR-eGR] Total length: 7.157821e+04um, number of vias: 31258
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.049300e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1245.4 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.42 seconds
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Extraction called for design 'top' of instances=4234 and nets=4518 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1245.410M)
** Profile ** Start :  cpu=0:00:00.0, mem=1245.4M
** Profile ** Other data :  cpu=0:00:00.0, mem=1245.4M
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1269.08)
Total number of fetched objects 3912
End delay calculation. (MEM=1317.79 CPU=0:00:00.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1317.79 CPU=0:00:01.2 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.5 real=0:00:01.0 totSessionCpu=0:06:11 mem=1317.8M)
** Profile ** Overall slacks :  cpu=0:00:01.5, mem=1317.8M
** Profile ** DRVs :  cpu=0:00:00.1, mem=1317.8M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -93.621 |
|           TNS (ns):| -2095.8 |
|    Violating Paths:|   458   |
|          All Paths:|   606   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     70 (70)      |   -5.015   |     70 (70)      |
|   max_tran     |     71 (128)     |  -159.901  |     71 (128)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 45.397%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1317.8M
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1134.9M, totSessionCpu=0:06:11 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1272.1M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1272.1M) ***
FDS started ...
Using Power View: func_view_wc.

Begin Power Analysis

    0.00V	    VSS
    1.08V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1136.38MB/2344.34MB/1186.22MB)

Begin Processing Timing Window Data for Power Calculation

master_clock(2000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1136.40MB/2344.34MB/1186.22MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1136.40MB/2344.34MB/1186.22MB)

Begin Processing Signal Activity


Starting Activity Propagation
2023-Mar-21 14:35:37 (2023-Mar-21 13:35:37 GMT)
2023-Mar-21 14:35:37 (2023-Mar-21 13:35:37 GMT): 10%
2023-Mar-21 14:35:37 (2023-Mar-21 13:35:37 GMT): 20%

Finished Activity Propagation
2023-Mar-21 14:35:37 (2023-Mar-21 13:35:37 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1136.42MB/2344.34MB/1186.22MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2023-Mar-21 14:35:37 (2023-Mar-21 13:35:37 GMT)
 ... Calculating switching power
2023-Mar-21 14:35:37 (2023-Mar-21 13:35:37 GMT): 10%
2023-Mar-21 14:35:37 (2023-Mar-21 13:35:37 GMT): 20%
2023-Mar-21 14:35:37 (2023-Mar-21 13:35:37 GMT): 30%
2023-Mar-21 14:35:37 (2023-Mar-21 13:35:37 GMT): 40%
2023-Mar-21 14:35:37 (2023-Mar-21 13:35:37 GMT): 50%
 ... Calculating internal and leakage power
2023-Mar-21 14:35:37 (2023-Mar-21 13:35:37 GMT): 60%
2023-Mar-21 14:35:37 (2023-Mar-21 13:35:37 GMT): 70%
2023-Mar-21 14:35:37 (2023-Mar-21 13:35:37 GMT): 80%
2023-Mar-21 14:35:37 (2023-Mar-21 13:35:37 GMT): 90%

Finished Calculating power
2023-Mar-21 14:35:37 (2023-Mar-21 13:35:37 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1136.75MB/2344.34MB/1186.22MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1136.76MB/2344.34MB/1186.22MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1136.76MB/2344.34MB/1186.22MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 18.10-p002_1 (64bit) 05/29/2018 19:19 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2023-Mar-21 14:35:37 (2023-Mar-21 13:35:37 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: top
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       11.13701866 	    4.9867%
Total Switching Power:     212.18727681 	   95.0096%
Total Leakage Power:         0.00816429 	    0.0037%
Total Power:               223.33245983
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         7.574       4.253    0.001268       11.83       5.296
Macro                                  0           0    0.004063    0.004063    0.001819
IO                                     0           0           0           0           0
Combinational                      3.563       207.9    0.002834       211.5        94.7
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              11.14       212.2    0.008164       223.3         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                      1.08      11.14       212.2    0.004102       223.3         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:                      g144 (ND2D2):            7.797
*              Highest Leakage Power:                  fopt5216 (INVD16):        7.782e-06
*                Total Cap:      3.64238e-10 F
*                Total instances in design:  3798
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     8
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1138.10MB/2344.42MB/1186.22MB)

**Info: max transition density of cached activity is: 4e+09

Initializing cpe interface
**Info: max transition density of cached activity is: 4e+09

**Info: maxTranDen: 4e+09, FlopMeanTranDen: 4e+08, FlopCount: 386, scaledTranDenForUnitPwr: 2e+07

Completed delay/power caching ...
Finished cut-off ROI computation ...
midInvLkgPwrDelayAreaRatio=0.141, midInvIntPwrDelayAreaRatio=794.198, midInvDynPwrDelayAreaRatio=2593.368
Completed resizing move eval ...
Committed moves ...
FDS :: Updated timing
FDS :: Design WNS: -93.876 ns

 215 instances changed cell type

                       UpSize    DownSize   SameSize   Total
                       ------    --------   --------   -----
    Sequential            0        156          0        156
 Combinational            0         58          1         59

 215 instances resized during new FDS.

Number of insts committed for which the initial cell was dont use = 0

*** FDS finished (cpu=0:00:03.6 real=0:00:04.0 mem=1314.5M) ***

The useful skew maximum allowed delay is: 0.15
#InfoCS: Num dontuse cells 79, Num usable cells 835
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 79, Num usable cells 835
Info: 1 clock net  excluded from IPO operation.
cleaningup cpe interface

Footprint cell information for calculating maxBufDist
*info: There are 18 candidate Buffer cells
*info: There are 18 candidate Inverter cells


Netlist preparation processing... 

Constant propagation run...
CPU of constant propagation run : 0:00:00.0 (mem :1441.4M)

Dangling output instance removal run...
CPU of dangling output instance removal run : 0:00:00.0 (mem :1441.4M)

Dont care observability instance removal run...
CPU of dont care observability instance removal run : 0:00:00.0 (mem :1441.4M)

Removed instances... 

Replaced instances... 

Removed 0 instance
	CPU for removing db instances : 0:00:00.0 (mem :1441.4M)
	CPU for removing timing graph nodes : 0:00:00.0 (mem :1441.4M)
CPU of: netlist preparation :0:00:00.0 (mem :1441.4M)

Mark undriven nets with IPOIgnored run...
CPU of marking undriven nets with IPOIgnored run : 0:00:00.0 (mem :1441.4M)
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
#InfoCS: Num dontuse cells 79, Num usable cells 835
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 79, Num usable cells 835
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -93.876  TNS Slack -2337.258 Density 43.33
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    43.33%|        -| -93.876|-2337.258|   0:00:00.0| 1374.6M|
|    43.33%|        1| -93.876|-2337.233|   0:00:01.0| 1414.2M|
|    43.30%|        4| -93.876|-2337.445|   0:00:00.0| 1414.2M|
|    43.30%|        0| -93.876|-2337.445|   0:00:00.0| 1414.2M|
|    42.04%|      430| -93.838|-2323.522|   0:00:04.0| 1414.2M|
|    42.02%|        6| -93.838|-2323.513|   0:00:00.0| 1414.2M|
|    42.02%|        0| -93.838|-2323.513|   0:00:00.0| 1414.2M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -93.838  TNS Slack -2323.513 Density 42.02
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:06.2) (real = 0:00:06.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:06, real=0:00:06, mem=1355.49M, totSessionCpu=0:06:25).
skipped the cell partition in DRV
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 86, Num usable cells 828
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 86, Num usable cells 828
Begin: GigaOpt high fanout net optimization
Info: 1 clock net  excluded from IPO operation.
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    42.02%|        -| -93.838|-2323.513|   0:00:00.0| 1374.6M|
|    42.02%|        -| -93.838|-2323.513|   0:00:00.0| 1374.6M|
+----------+---------+--------+---------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1374.6M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    79|   269|  -160.03|    76|    76|    -5.02|     0|     0|     0|     0|   -93.84| -2323.51|       0|       0|       0|  42.02|          |         |
|    71|    91|   -65.11|    71|    71|    -5.00|     0|     0|     0|     0|   -51.96| -1022.38|       9|       0|      68|  43.76| 0:00:05.0|  1422.3M|
|    69|    71|   -65.11|    69|    69|    -5.00|     0|     0|     0|     0|   -51.96| -1019.66|       1|       0|       1|  43.77| 0:00:01.0|  1422.3M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 69 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:    69 net(s): Could not be fixed because there is no usable buffer or delay cell for buffering.


*** Finish DRV Fixing (cpu=0:00:05.9 real=0:00:06.0 mem=1422.3M) ***

End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
**optDesign ... cpu = 0:00:25, real = 0:00:26, mem = 1233.6M, totSessionCpu=0:06:34 **

Active setup views:
 func_view_wc
  Dominating endpoints: 0
  Dominating TNS: -0.000

Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 86, Num usable cells 828
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 86, Num usable cells 828
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 579 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -51.961  TNS Slack -1019.660 
+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------+
|  WNS   |   TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup|                  End Point                   |
+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------+
| -51.961|-1019.660|    43.77%|   0:00:00.0| 1386.1M|func_view_wc|  default| CREATE_ACT/cen_reg_reg/SI                    |
| -51.961| -963.611|    44.05%|   0:00:05.0| 1425.8M|func_view_wc|  default| CREATE_ACT/cen_reg_reg/SI                    |
|  -9.736| -565.123|    45.37%|   0:00:02.0| 1425.8M|func_view_wc|  default| out[2]                                       |
|  -9.736| -565.123|    45.37%|   0:00:00.0| 1425.8M|func_view_wc|  default| out[2]                                       |
|  -9.552| -524.623|    45.84%|   0:00:07.0| 1435.3M|func_view_wc|  default| out[2]                                       |
|  -9.552| -519.980|    46.13%|   0:00:05.0| 1435.3M|func_view_wc|  default| out[2]                                       |
|  -7.269| -507.378|    46.21%|   0:00:02.0| 1435.3M|func_view_wc|  default| out[10]                                      |
|  -7.269| -507.378|    46.21%|   0:00:00.0| 1435.3M|func_view_wc|  default| out[10]                                      |
|  -7.265| -486.025|    46.48%|   0:00:01.0| 1435.3M|func_view_wc|  default| out[10]                                      |
|  -7.265| -483.291|    46.54%|   0:00:03.0| 1435.3M|func_view_wc|  default| out[10]                                      |
|  -5.611| -476.750|    46.58%|   0:00:00.0| 1435.3M|func_view_wc|  default| write_data_mem[11]                           |
|  -5.611| -476.750|    46.58%|   0:00:01.0| 1435.3M|func_view_wc|  default| write_data_mem[11]                           |
|  -5.611| -473.651|    46.73%|   0:00:01.0| 1435.3M|func_view_wc|  default| write_data_mem[11]                           |
|  -5.611| -473.559|    46.80%|   0:00:01.0| 1435.3M|func_view_wc|  default| write_data_mem[11]                           |
|  -5.597| -471.120|    46.81%|   0:00:00.0| 1435.3M|func_view_wc|  default| write_data_mem[3]                            |
|  -5.597| -471.120|    46.81%|   0:00:01.0| 1435.3M|func_view_wc|  default| write_data_mem[3]                            |
|  -5.597| -468.908|    46.90%|   0:00:00.0| 1435.3M|func_view_wc|  default| write_data_mem[3]                            |
|  -5.597| -468.754|    46.94%|   0:00:01.0| 1435.3M|func_view_wc|  default| write_data_mem[3]                            |
|  -5.577| -466.303|    46.97%|   0:00:01.0| 1435.3M|func_view_wc|  default| write_data_mem[4]                            |
|  -5.577| -466.303|    46.97%|   0:00:00.0| 1435.3M|func_view_wc|  default| write_data_mem[4]                            |
|  -5.577| -465.319|    47.05%|   0:00:01.0| 1435.3M|func_view_wc|  default| write_data_mem[4]                            |
|  -5.577| -465.123|    47.00%|   0:00:01.0| 1435.3M|func_view_wc|  default| write_data_mem[4]                            |
|  -5.556| -462.689|    47.01%|   0:00:00.0| 1435.3M|func_view_wc|  default| write_data_mem[0]                            |
|  -5.556| -462.689|    47.01%|   0:00:01.0| 1435.3M|func_view_wc|  default| write_data_mem[0]                            |
|  -5.556| -462.423|    47.03%|   0:00:00.0| 1435.3M|func_view_wc|  default| write_data_mem[0]                            |
|  -5.556| -462.307|    47.04%|   0:00:02.0| 1435.3M|func_view_wc|  default| write_data_mem[0]                            |
+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:35.2 real=0:00:36.0 mem=1435.3M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:35.2 real=0:00:36.0 mem=1435.3M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack -5.556  TNS Slack -462.307 
End: GigaOpt Global Optimization
Leakage Power Opt: resetting the buf/inv selection
*** Timing NOT met, worst failing slack is -5.556
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 79, Num usable cells 835
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 79, Num usable cells 835
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -5.556  TNS Slack -462.307 Density 47.04
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    47.04%|        -|  -5.556|-462.307|   0:00:00.0| 1395.7M|
|    46.96%|       10|  -5.556|-462.267|   0:00:01.0| 1436.8M|
|    46.96%|        0|  -5.556|-462.267|   0:00:00.0| 1436.8M|
|    46.93%|        3|  -5.556|-462.395|   0:00:01.0| 1436.8M|
|    46.93%|        0|  -5.556|-462.395|   0:00:00.0| 1436.8M|
|    46.53%|      162|  -5.524|-462.587|   0:00:02.0| 1436.8M|
|    46.53%|        2|  -5.524|-462.572|   0:00:00.0| 1436.8M|
|    46.53%|        0|  -5.524|-462.572|   0:00:00.0| 1436.8M|
|    46.53%|        0|  -5.524|-462.572|   0:00:00.0| 1436.8M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -5.524  TNS Slack -462.572 Density 46.53
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:06.2) (real = 0:00:06.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:06, real=0:00:06, mem=1379.57M, totSessionCpu=0:07:22).

*** Start incrementalPlace ***
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] AP has single uniform track structure
[NR-eGR] Read 4662 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=3636 numPGBlocks=4662 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=3991  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 3991 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 3991 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.47% V. EstWL: 6.955740e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-6)            (7-12)           (13-18)           (19-24)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         3( 0.01%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M3  (3)         2( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M4  (4)        11( 0.04%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9  (9)         6( 0.02%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      AP (10)        51( 0.21%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.21%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total               73( 0.03%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.14% V
[NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.19% V
Early Global Route congestion estimation runtime: 0.30 seconds, mem = 1383.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
SKP inited!
Iteration  6: Total net bbox = 5.804e+04 (3.96e+04 1.84e+04)
              Est.  stn bbox = 6.365e+04 (4.28e+04 2.08e+04)
              cpu = 0:00:01.5 real = 0:00:01.0 mem = 1521.4M
Iteration  7: Total net bbox = 5.920e+04 (4.01e+04 1.91e+04)
              Est.  stn bbox = 6.504e+04 (4.33e+04 2.17e+04)
              cpu = 0:00:01.0 real = 0:00:01.0 mem = 1522.4M
Iteration  8: Total net bbox = 5.927e+04 (4.01e+04 1.92e+04)
              Est.  stn bbox = 6.511e+04 (4.33e+04 2.18e+04)
              cpu = 0:00:00.9 real = 0:00:00.0 mem = 1524.4M
Iteration  9: Total net bbox = 6.175e+04 (4.14e+04 2.04e+04)
              Est.  stn bbox = 6.761e+04 (4.46e+04 2.30e+04)
              cpu = 0:00:01.5 real = 0:00:01.0 mem = 1532.9M
Iteration 10: Total net bbox = 6.298e+04 (4.21e+04 2.09e+04)
              Est.  stn bbox = 6.889e+04 (4.53e+04 2.36e+04)
              cpu = 0:00:00.9 real = 0:00:00.0 mem = 1534.9M
0 delay mode for cte disabled.
*** Free Virtual Timing Model ...(mem=1520.8M)
SKP cleared!

*** Starting refinePlace (0:07:36 mem=1512.8M) ***
Total net bbox length = 6.425e+04 (4.317e+04 2.109e+04) (ext = 2.542e+04)
Move report: Detail placement moves 3883 insts, mean move: 0.79 um, max move: 16.75 um
	Max move on inst (FE_OFC105_addr_port1_12): (199.71, 190.06) --> (216.40, 190.00)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1512.8MB
Summary Report:
Instances move: 3883 (out of 3883 movable)
Instances flipped: 0
Mean displacement: 0.79 um
Max displacement: 16.75 um (Instance: FE_OFC105_addr_port1_12) (199.705, 190.055) -> (216.4, 190)
	Length: 29 sites, height: 1 rows, site name: core, cell type: BUFFD16
Total net bbox length = 6.292e+04 (4.154e+04 2.138e+04) (ext = 2.541e+04)
Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1512.8MB
*** Finished refinePlace (0:07:36 mem=1512.8M) ***
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] AP has single uniform track structure
[NR-eGR] Read 4662 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=3636 numPGBlocks=4662 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=3991  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 3991 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 3991 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.47% V. EstWL: 6.795720e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-8)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         1( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         6( 0.02%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9  (9)         7( 0.03%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]      AP (10)        28( 0.11%)        19( 0.08%)         0( 0.00%)         0( 0.00%)   ( 0.19%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total               42( 0.02%)        19( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.12% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.17% V
Early Global Route congestion estimation runtime: 0.30 seconds, mem = 1512.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 2 ===
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 12667
[NR-eGR]     M2  (2V) length: 1.963573e+04um, number of vias: 17600
[NR-eGR]     M3  (3H) length: 3.558290e+04um, number of vias: 1009
[NR-eGR]     M4  (4V) length: 5.349265e+03um, number of vias: 211
[NR-eGR]     M5  (5H) length: 6.320100e+03um, number of vias: 61
[NR-eGR]     M6  (6V) length: 4.202000e+02um, number of vias: 32
[NR-eGR]     M7  (7H) length: 8.489000e+02um, number of vias: 24
[NR-eGR]     M8  (8V) length: 2.036000e+02um, number of vias: 24
[NR-eGR]     M9  (9H) length: 1.668600e+03um, number of vias: 14
[NR-eGR]     AP (10V) length: 2.848000e+02um, number of vias: 0
[NR-eGR] Total length: 7.031410e+04um, number of vias: 31642
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.871900e+03um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.12 seconds, mem = 1435.2M

*** Finished incrementalPlace (cpu=0:00:14.3, real=0:00:14.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1435.2M)
Extraction called for design 'top' of instances=4327 and nets=4612 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1435.152M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:01:28, real = 0:01:29, mem = 1222.0M, totSessionCpu=0:07:37 **
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1455.31)
Total number of fetched objects 4005
End delay calculation. (MEM=1495.46 CPU=0:00:01.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1495.46 CPU=0:00:01.4 REAL=0:00:01.0)
*** Timing NOT met, worst failing slack is -5.564
*** Check timing (0:00:01.7)
#InfoCS: Num dontuse cells 79, Num usable cells 835
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 79, Num usable cells 835
Begin: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 580 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -5.564 TNS Slack -463.448 Density 46.53
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                  End Point                   |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------+
|  -1.177|   -5.564|-202.211| -463.448|    46.53%|   0:00:00.0| 1514.5M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][7][3]/D               |
|  -1.104|   -5.564|-201.794| -463.031|    46.54%|   0:00:00.0| 1535.6M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][7][3]/D               |
|  -1.091|   -5.564|-200.757| -461.995|    46.58%|   0:00:02.0| 1535.6M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][7][3]/D               |
|  -1.091|   -5.564|-199.626| -460.863|    46.62%|   0:00:01.0| 1554.7M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][7][3]/D               |
|  -1.077|   -5.564|-198.983| -460.220|    46.67%|   0:00:00.0| 1554.7M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][7][3]/D               |
|  -1.073|   -5.564|-198.420| -459.658|    46.69%|   0:00:01.0| 1554.7M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][3][3]/D               |
|  -1.073|   -5.564|-197.925| -459.162|    46.70%|   0:00:01.0| 1554.7M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][3][3]/D               |
|  -1.073|   -5.564|-197.921| -459.159|    46.70%|   0:00:00.0| 1554.7M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][3][3]/D               |
|  -1.064|   -5.564|-196.765| -458.003|    46.75%|   0:00:00.0| 1554.7M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][7][3]/D               |
|  -1.064|   -5.564|-196.347| -457.585|    46.75%|   0:00:02.0| 1554.7M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][7][3]/D               |
|  -1.063|   -5.564|-195.529| -456.766|    46.83%|   0:00:00.0| 1554.7M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][3][3]/D               |
|  -1.063|   -5.564|-195.472| -456.709|    46.84%|   0:00:00.0| 1554.7M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][3][3]/D               |
|  -1.063|   -5.564|-195.361| -456.598|    46.85%|   0:00:00.0| 1554.7M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][3][3]/D               |
|  -1.063|   -5.564|-195.344| -456.582|    46.88%|   0:00:01.0| 1554.7M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][3][3]/D               |
|  -1.062|   -5.564|-194.484| -455.722|    46.94%|   0:00:02.0| 1554.7M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][3][3]/D               |
|  -1.063|   -5.564|-194.199| -455.437|    47.03%|   0:00:00.0| 1554.7M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][3][3]/D               |
|  -1.063|   -5.564|-194.165| -455.403|    47.04%|   0:00:00.0| 1554.7M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][3][3]/D               |
|  -1.063|   -5.564|-193.623| -454.860|    47.09%|   0:00:02.0| 1537.6M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][0][3]/D               |
|  -1.063|   -5.564|-193.266| -454.503|    47.18%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][0][3]/D               |
|  -1.063|   -5.564|-193.149| -454.386|    47.18%|   0:00:01.0| 1537.6M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][0][3]/D               |
|  -1.063|   -5.564|-192.922| -454.159|    47.26%|   0:00:01.0| 1537.6M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][3][1]/D               |
|  -1.063|   -5.564|-192.374| -453.611|    47.27%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][3][1]/D               |
|  -1.063|   -5.564|-192.273| -453.510|    47.33%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][3][1]/D               |
|  -1.062|   -5.564|-192.352| -453.589|    47.41%|   0:00:01.0| 1537.6M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][3][1]/D               |
|  -1.062|   -5.564|-192.264| -453.502|    47.42%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][3][1]/D               |
|  -1.062|   -5.564|-192.255| -453.493|    47.44%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][3][1]/D               |
|  -1.062|   -5.564|-191.868| -453.106|    47.49%|   0:00:01.0| 1537.6M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][0][3]/D               |
|  -1.051|   -5.564|-191.686| -452.923|    47.58%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][9][3]/D               |
|  -1.051|   -5.564|-191.675| -452.913|    47.58%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][9][3]/D               |
|  -1.051|   -5.564|-191.635| -452.872|    47.60%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][9][3]/D               |
|  -1.051|   -5.564|-191.305| -452.542|    47.63%|   0:00:01.0| 1537.6M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][8][2]/D               |
|  -1.051|   -5.564|-191.010| -452.247|    47.67%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][4][2]/D               |
|  -1.051|   -5.564|-190.978| -452.215|    47.68%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][4][2]/D               |
|  -1.051|   -5.564|-190.569| -451.806|    47.71%|   0:00:01.0| 1537.6M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][2][1]/D               |
|  -1.051|   -5.564|-190.425| -451.663|    47.72%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][2][1]/D               |
|  -1.051|   -5.564|-190.176| -451.414|    47.80%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][2][1]/D               |
|  -1.051|   -5.564|-190.021| -451.258|    47.81%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][2][1]/D               |
|  -1.051|   -5.564|-190.007| -451.244|    47.81%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][2][1]/D               |
|  -1.051|   -5.564|-189.428| -450.666|    47.88%|   0:00:01.0| 1537.6M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][0][2]/CN              |
|  -1.051|   -5.564|-189.235| -450.472|    47.92%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][7][2]/D               |
|  -1.051|   -5.564|-189.184| -450.422|    47.94%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][7][2]/D               |
|  -1.051|   -5.564|-188.944| -450.181|    47.98%|   0:00:01.0| 1537.6M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][9][2]/CN              |
|  -1.051|   -5.564|-188.792| -450.030|    48.02%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][9][2]/CN              |
|  -1.051|   -5.564|-188.771| -450.009|    48.02%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][9][2]/CN              |
|  -1.051|   -5.564|-188.399| -449.636|    48.13%|   0:00:01.0| 1537.6M|func_view_wc|  reg2reg| CREATE_ACT/addr_calc_inst/addr1_y_reg[8]/D   |
|  -1.051|   -5.564|-188.374| -449.611|    48.29%|   0:00:01.0| 1537.6M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[0][3][0]/D               |
|  -1.051|   -5.564|-188.352| -449.589|    48.30%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[0][3][0]/D               |
|  -1.051|   -5.564|-188.040| -449.277|    48.36%|   0:00:01.0| 1537.6M|func_view_wc|  reg2reg| CREATE_ACT/addr_calc_inst/addr1_y_reg[8]/D   |
|  -1.051|   -5.564|-187.992| -449.230|    48.36%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| CREATE_ACT/addr_calc_inst/addr1_y_reg[8]/D   |
|  -1.051|   -5.564|-187.907| -449.144|    48.42%|   0:00:01.0| 1537.6M|func_view_wc|  reg2reg| CREATE_ACT/addr_calc_inst/addr1_y_reg[8]/D   |
|  -1.051|   -5.564|-187.848| -449.086|    48.43%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| CREATE_ACT/addr_calc_inst/addr1_y_reg[8]/D   |
|  -1.051|   -5.564|-187.844| -449.081|    48.45%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| CREATE_ACT/addr_calc_inst/addr1_y_reg[8]/D   |
|  -1.051|   -5.564|-187.825| -449.062|    48.44%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| CREATE_ACT/addr_calc_inst/addr1_y_reg[8]/D   |
|  -1.051|   -5.564|-187.775| -449.012|    48.46%|   0:00:01.0| 1537.6M|func_view_wc|  reg2reg| CREATE_ACT/addr_calc_inst/addr1_y_reg[8]/D   |
|  -1.051|   -5.564|-187.715| -448.953|    48.47%|   0:00:01.0| 1537.6M|func_view_wc|  reg2reg| CREATE_ACT/addr_calc_inst/addr1_x_reg[8]/D   |
|  -1.051|   -5.564|-187.656| -448.894|    48.55%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| CREATE_ACT/addr_calc_inst/addr1_y_reg[4]/D   |
|  -1.051|   -5.564|-187.651| -448.888|    48.56%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][2][0]/D               |
|  -1.051|   -5.564|-187.597| -448.834|    48.56%|   0:00:01.0| 1537.6M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][2][0]/D               |
|  -1.051|   -5.564|-187.480| -448.717|    48.67%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][5][0]/D               |
|  -1.051|   -5.564|-187.458| -448.696|    48.68%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][5][0]/D               |
|  -1.051|   -5.564|-187.423| -448.660|    48.69%|   0:00:01.0| 1537.6M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][5][0]/D               |
|  -1.051|   -5.564|-187.401| -448.638|    48.72%|   0:00:01.0| 1537.6M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][5][0]/D               |
|  -1.051|   -5.564|-187.294| -448.531|    48.73%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| CREATE_ACT/addr_calc_inst/addr1_x_reg[8]/D   |
|  -1.051|   -5.564|-187.212| -448.449|    48.78%|   0:00:01.0| 1537.6M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[0][4][0]/D               |
|  -1.051|   -5.564|-187.149| -448.387|    48.79%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[0][4][1]/D               |
|  -1.051|   -5.564|-187.143| -448.381|    48.79%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[0][4][1]/D               |
|  -1.051|   -5.564|-187.027| -448.264|    48.82%|   0:00:01.0| 1537.6M|func_view_wc|  reg2reg| CREATE_ACT/addr_calc_inst/addr2_y_reg[6]/D   |
|  -1.051|   -5.564|-186.919| -448.156|    48.87%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[0][2][1]/D               |
|  -1.051|   -5.564|-186.911| -448.148|    48.87%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[0][2][1]/D               |
|  -1.051|   -5.564|-186.894| -448.131|    48.93%|   0:00:01.0| 1537.6M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[0][2][1]/D               |
|  -1.051|   -5.564|-186.871| -448.108|    48.94%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[0][2][1]/D               |
|  -1.051|   -5.564|-186.818| -448.055|    48.97%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[0][3][2]/CN              |
|  -1.051|   -5.564|-186.779| -448.016|    49.00%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[0][3][2]/CN              |
|  -1.051|   -5.564|-186.759| -447.996|    49.02%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[0][3][2]/CN              |
|  -1.051|   -5.564|-186.630| -447.868|    49.07%|   0:00:01.0| 1537.6M|func_view_wc|  reg2reg| MLP/fc1_out_reg[9][3]/D                      |
|  -1.051|   -5.564|-186.606| -447.843|    49.09%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| MLP/fc1_out_reg[9][3]/D                      |
|  -1.051|   -5.564|-186.599| -447.836|    49.10%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[0][2][1]/D               |
|  -1.051|   -5.564|-186.592| -447.829|    49.11%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[0][2][1]/D               |
|  -1.051|   -5.564|-186.578| -447.815|    49.12%|   0:00:01.0| 1537.6M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][7][1]/D               |
|  -1.051|   -5.564|-186.569| -447.806|    49.16%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][7][1]/D               |
|  -1.051|   -5.564|-186.569| -447.806|    49.17%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][7][1]/D               |
|  -1.051|   -5.564|-186.518| -447.756|    49.19%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[0][3][1]/CN              |
|  -1.051|   -5.564|-186.496| -447.733|    49.21%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[0][3][1]/CN              |
|  -1.051|   -5.564|-186.455| -447.692|    49.22%|   0:00:01.0| 1537.6M|func_view_wc|  reg2reg| MLP/fc1_out_reg[7][2]/D                      |
|  -1.051|   -5.564|-186.434| -447.671|    49.34%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| MLP/fc1_out_reg[8][2]/D                      |
|  -1.051|   -5.564|-186.402| -447.639|    49.36%|   0:00:01.0| 1537.6M|func_view_wc|  reg2reg| MLP/fc1_out_reg[8][2]/D                      |
|  -1.051|   -5.564|-186.340| -447.577|    49.39%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][8][1]/CN              |
|  -1.051|   -5.564|-186.340| -447.577|    49.39%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][8][1]/CN              |
|  -1.051|   -5.564|-186.112| -447.349|    49.43%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| MLP/fc1_out_reg[2][2]/D                      |
|  -1.051|   -5.564|-185.915| -447.152|    49.43%|   0:00:01.0| 1537.6M|func_view_wc|  reg2reg| MLP/fc1_out_reg[3][1]/D                      |
|  -1.051|   -5.564|-185.824| -447.061|    49.45%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| MLP/fc1_out_reg[3][1]/D                      |
|  -1.051|   -5.564|-185.811| -447.048|    49.46%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| MLP/fc1_out_reg[3][1]/D                      |
|  -1.051|   -5.564|-185.748| -446.985|    49.46%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][1][0]/CN              |
|  -1.051|   -5.564|-185.744| -446.982|    49.48%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][1][0]/CN              |
|  -1.051|   -5.565|-185.419| -446.665|    49.50%|   0:00:01.0| 1518.6M|func_view_wc|  reg2reg| CREATE_ACT/addr_calc_inst/addr1_x_reg[0]/SA  |
|  -1.051|   -5.565|-185.389| -446.635|    49.50%|   0:00:00.0| 1518.6M|func_view_wc|  reg2reg| CREATE_ACT/addr_calc_inst/addr1_x_reg[0]/SA  |
|  -1.051|   -5.565|-185.157| -446.403|    49.52%|   0:00:00.0| 1518.6M|func_view_wc|  reg2reg| CREATE_ACT/addr_calc_inst/addr1_x_reg[0]/SA  |
|  -1.051|   -5.565|-184.920| -446.167|    49.54%|   0:00:01.0| 1518.6M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][0][0]/D               |
|  -1.051|   -5.565|-184.859| -446.105|    49.55%|   0:00:01.0| 1537.6M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][0][0]/D               |
|  -1.051|   -5.565|-184.776| -446.023|    49.55%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][0][0]/D               |
|  -1.051|   -5.565|-184.759| -446.005|    49.55%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][0][0]/D               |
|  -1.051|   -5.565|-184.603| -445.850|    49.56%|   0:00:01.0| 1537.6M|func_view_wc|  reg2reg| MLP/FC2_MAG/tree_reg[0][0][0][3]/D           |
|  -1.051|   -5.565|-184.511| -445.757|    49.58%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][0][0]/D               |
|  -1.051|   -5.565|-184.508| -445.755|    49.65%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][8][1]/D               |
|  -1.051|   -5.565|-184.484| -445.731|    49.67%|   0:00:01.0| 1537.6M|func_view_wc|  reg2reg| CREATE_ACT/addr_calc_inst/addr1_y_reg[0]/SA  |
|  -1.051|   -5.565|-184.476| -445.723|    49.68%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| CREATE_ACT/addr_calc_inst/addr1_y_reg[0]/SA  |
|  -1.051|   -5.565|-184.466| -445.713|    49.69%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| CREATE_ACT/addr_calc_inst/addr1_y_reg[0]/SA  |
|  -1.051|   -5.565|-184.290| -445.537|    49.70%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| CREATE_ACT/addr_calc_inst/addr2_x_reg[0]/DB  |
|  -1.051|   -5.565|-184.242| -445.489|    49.74%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| CREATE_ACT/addr_calc_inst/addr1_y_reg[8]/SN  |
|  -1.051|   -5.565|-183.329| -444.576|    49.76%|   0:00:01.0| 1537.6M|func_view_wc|  reg2reg| CREATE_ACT/addr_calc_inst/addr1_y_reg[8]/SN  |
|  -1.051|   -5.565|-183.137| -444.384|    49.77%|   0:00:01.0| 1537.6M|func_view_wc|  reg2reg| MLP/fc1_out_reg[8][0]/D                      |
|  -1.051|   -5.565|-183.109| -444.356|    49.78%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| MLP/fc1_out_reg[8][0]/D                      |
|  -1.051|   -5.565|-182.520| -443.968|    49.82%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| CREATE_ACT/addr_calc_inst/addr2_x_reg[0]/DA  |
|  -1.051|   -5.565|-182.479| -443.927|    49.84%|   0:00:01.0| 1537.6M|func_view_wc|  reg2reg| CREATE_ACT/addr_calc_inst/addr2_x_reg[0]/DA  |
|  -1.051|   -5.565|-181.750| -443.924|    49.81%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| MLP/fc1_out_reg[2][0]/D                      |
|  -1.051|   -5.565|-181.472| -443.708|    49.83%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| MLP/fc1_out_reg[2][0]/D                      |
|  -1.051|   -5.565|-181.264| -443.500|    49.86%|   0:00:01.0| 1537.6M|func_view_wc|  reg2reg| MLP/fc1_out_reg[1][0]/D                      |
|  -1.051|   -5.565|-181.023| -443.258|    49.88%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| MLP/fc1_out_reg[1][0]/D                      |
|  -1.051|   -5.565|-180.966| -443.202|    49.90%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| MLP/fc1_out_reg[9][0]/D                      |
|  -1.051|   -5.565|-180.752| -442.988|    49.92%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| MLP/FC2_MAG/tree_reg[0][3][0][3]/D           |
|  -1.051|   -5.565|-180.613| -442.849|    49.95%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| MLP/FC2_MAG/tree_reg[0][3][0][3]/D           |
|  -1.051|   -5.565|-180.577| -442.812|    49.95%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| MLP/FC2_MAG/tree_reg[0][3][0][3]/D           |
|  -1.051|   -5.565|-180.484| -442.720|    49.96%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| MLP/FC2_MAG/tree_reg[0][3][0][3]/D           |
|  -1.051|   -5.565|-180.268| -442.504|    49.99%|   0:00:01.0| 1537.6M|func_view_wc|  reg2reg| CREATE_ACT/addr_port1_y_reg[4]/SA            |
|  -1.051|   -5.565|-180.257| -442.493|    49.99%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| CREATE_ACT/addr_port1_y_reg[4]/SA            |
|  -1.051|   -5.565|-180.152| -442.388|    50.04%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| MLP/fc1_out_reg[1][0]/D                      |
|  -1.051|   -5.565|-180.099| -442.335|    50.08%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| MLP/fc1_out_reg[1][0]/D                      |
|  -1.051|   -5.565|-179.859| -442.095|    50.07%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[0][8][1]/D               |
|  -1.051|   -5.565|-179.799| -442.035|    50.09%|   0:00:01.0| 1537.6M|func_view_wc|  reg2reg| MLP/FC2_MAG/tree_reg[0][2][1][3]/D           |
|  -1.051|   -5.565|-179.769| -442.004|    50.10%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| MLP/FC2_MAG/tree_reg[0][0][9][1]/D           |
|  -1.051|   -5.565|-179.722| -441.958|    50.10%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| MLP/FC2_MAG/tree_reg[0][0][9][1]/D           |
|  -1.051|   -5.565|-179.660| -441.896|    50.12%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| MLP/FC2_MAG/tree_reg[0][0][9][1]/D           |
|  -1.051|   -5.565|-179.609| -441.845|    50.13%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| MLP/FC2_MAG/tree_reg[0][0][9][1]/D           |
|  -1.051|   -5.565|-179.571| -441.807|    50.15%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| MLP/FC2_MAG/tree_reg[0][0][7][2]/D           |
|  -1.051|   -5.565|-179.566| -441.802|    50.15%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| MLP/FC2_MAG/tree_reg[0][0][7][2]/D           |
|  -1.051|   -5.565|-179.500| -441.736|    50.17%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| MLP/FC2_MAG/tree_reg[0][3][0][2]/D           |
|  -1.051|   -5.565|-179.489| -441.724|    50.17%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| MLP/FC2_MAG/tree_reg[0][3][0][2]/D           |
|  -1.051|   -5.565|-179.435| -441.671|    50.20%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| CREATE_ACT/addr_calc_inst/addr1_y_reg[1]/SA  |
|  -1.051|   -5.565|-179.427| -441.663|    50.19%|   0:00:01.0| 1537.6M|func_view_wc|  reg2reg| CREATE_ACT/addr_calc_inst/addr1_y_reg[1]/SA  |
|  -1.051|   -5.565|-179.409| -441.645|    50.20%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| CREATE_ACT/addr_calc_inst/addr1_y_reg[1]/SA  |
|  -1.051|   -5.565|-179.386| -441.952|    50.21%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| CREATE_ACT/addr_port1_x_reg[8]/SA            |
|  -1.051|   -5.565|-179.303| -441.922|    50.19%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| CREATE_ACT/addr_port1_x_reg[8]/SA            |
|  -1.051|   -5.565|-179.283| -441.902|    50.19%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| CREATE_ACT/addr_port1_x_reg[8]/SA            |
|  -1.051|   -5.565|-178.928| -441.547|    50.23%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| MLP/FC2_MAG/tree_reg[0][4][0][2]/D           |
|  -1.051|   -5.565|-178.913| -441.532|    50.23%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| MLP/FC2_MAG/tree_reg[0][4][0][2]/D           |
|  -1.051|   -5.565|-178.898| -441.517|    50.23%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| MLP/FC2_MAG/tree_reg[0][4][0][2]/D           |
|  -1.051|   -5.565|-178.622| -441.241|    50.26%|   0:00:01.0| 1537.6M|func_view_wc|  reg2reg| CREATE_ACT/MLPvld_reg_reg/D                  |
|  -1.051|   -5.565|-178.286| -440.905|    50.30%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| CREATE_ACT/cen_reg_reg/D                     |
|  -1.051|   -5.565|-178.270| -440.889|    50.30%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| CREATE_ACT/cen_reg_reg/D                     |
|  -1.051|   -5.565|-178.148| -440.767|    50.31%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| MLP/FC2_MAG/tree_reg[0][1][3][1]/CN          |
|  -1.051|   -5.565|-178.141| -440.761|    50.31%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| MLP/FC2_MAG/tree_reg[0][1][3][1]/CN          |
|  -1.051|   -5.565|-177.932| -440.551|    50.32%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| MLP/FC2_MAG/tree_reg[0][2][0][0]/SN          |
|  -1.051|   -5.565|-177.917| -440.536|    50.34%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| MLP/FC2_MAG/tree_reg[0][2][0][0]/SN          |
|  -1.051|   -5.565|-177.701| -440.320|    50.36%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| MLP/FC2_MAG/tree_reg[0][0][2][2]/D           |
|  -1.051|   -5.565|-177.687| -440.307|    50.36%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| MLP/FC2_MAG/tree_reg[0][0][2][2]/D           |
|  -1.051|   -5.565|-177.471| -440.102|    50.40%|   0:00:01.0| 1537.6M|func_view_wc|  reg2reg| CREATE_ACT/addr_port1_y_reg[3]/DB            |
|  -1.051|   -5.565|-177.339| -439.982|    50.46%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| CREATE_ACT/addr_port1_y_reg[3]/DB            |
|  -1.051|   -5.565|-177.283| -439.939|    50.49%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| CREATE_ACT/addr_port1_y_reg[3]/DB            |
|  -1.051|   -5.565|-177.253| -439.909|    50.50%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| CREATE_ACT/addr_port1_x_reg[6]/DA            |
|  -1.051|   -5.565|-177.187| -439.843|    50.53%|   0:00:01.0| 1537.6M|func_view_wc|  reg2reg| CREATE_ACT/current_timestamp_reg_reg[0]/D    |
|  -1.051|   -5.565|-177.151| -439.808|    50.55%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| CREATE_ACT/current_timestamp_reg_reg[4]/D    |
|  -1.051|   -5.565|-177.045| -439.701|    50.61%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| MLP/FC2_MAG/tree_reg[0][1][3][1]/D           |
|  -1.051|   -5.565|-177.040| -439.708|    50.61%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| MLP/FC2_MAG/tree_reg[0][1][3][1]/D           |
|  -1.051|   -5.565|-177.035| -439.736|    50.62%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| MLP/FC2_MAG/tree_reg[0][1][3][1]/D           |
|  -1.051|   -5.565|-177.035| -439.736|    50.62%|   0:00:00.0| 1537.6M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][7][3]/D               |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:51.9 real=0:00:52.0 mem=1537.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:51.9 real=0:00:52.0 mem=1537.6M) ***
** GigaOpt Optimizer WNS Slack -5.565 TNS Slack -439.736 Density 50.62
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -5.565  TNS Slack -439.736 Density 50.62
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    50.62%|        -|  -5.565|-439.736|   0:00:00.0| 1537.6M|
|    50.48%|       16|  -5.565|-440.111|   0:00:00.0| 1537.6M|
|    50.48%|        0|  -5.565|-440.111|   0:00:00.0| 1537.6M|
|    50.04%|      223|  -5.565|-441.489|   0:00:02.0| 1537.6M|
|    50.04%|        0|  -5.565|-441.489|   0:00:00.0| 1537.6M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -5.565  TNS Slack -441.489 Density 50.04
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:03.3) (real = 0:00:03.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=1518.55M, totSessionCpu=0:08:42).
** GigaOpt Optimizer WNS Slack -5.565 TNS Slack -441.489 Density 50.04
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:55.5 real=0:00:56.0 mem=1518.6M) ***

End: GigaOpt Optimization in TNS mode

*** Start incrementalPlace ***
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] AP has single uniform track structure
[NR-eGR] Read 4662 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=3636 numPGBlocks=4662 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=4144  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 4142 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 4142 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.47% V. EstWL: 6.934320e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-8)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         1( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         1( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         6( 0.02%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9  (9)         7( 0.03%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]      AP (10)        28( 0.11%)        19( 0.08%)         0( 0.00%)         0( 0.00%)   ( 0.19%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total               43( 0.02%)        19( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.12% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.17% V
Early Global Route congestion estimation runtime: 0.30 seconds, mem = 1459.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
SKP inited!
Iteration  6: Total net bbox = 6.022e+04 (4.01e+04 2.01e+04)
              Est.  stn bbox = 6.586e+04 (4.32e+04 2.27e+04)
              cpu = 0:00:00.8 real = 0:00:00.0 mem = 1519.5M
Iteration  7: Total net bbox = 6.105e+04 (4.07e+04 2.04e+04)
              Est.  stn bbox = 6.687e+04 (4.38e+04 2.31e+04)
              cpu = 0:00:01.1 real = 0:00:01.0 mem = 1521.5M
Iteration  8: Total net bbox = 6.132e+04 (4.08e+04 2.05e+04)
              Est.  stn bbox = 6.716e+04 (4.39e+04 2.32e+04)
              cpu = 0:00:01.0 real = 0:00:00.0 mem = 1523.5M
Iteration  9: Total net bbox = 6.413e+04 (4.24e+04 2.18e+04)
              Est.  stn bbox = 7.001e+04 (4.55e+04 2.45e+04)
              cpu = 0:00:01.8 real = 0:00:02.0 mem = 1531.4M
Iteration 10: Total net bbox = 6.523e+04 (4.30e+04 2.23e+04)
              Est.  stn bbox = 7.114e+04 (4.62e+04 2.50e+04)
              cpu = 0:00:00.9 real = 0:00:01.0 mem = 1532.4M
0 delay mode for cte disabled.
*** Free Virtual Timing Model ...(mem=1518.3M)
SKP cleared!

*** Starting refinePlace (0:08:55 mem=1518.3M) ***
Total net bbox length = 6.648e+04 (4.409e+04 2.239e+04) (ext = 2.546e+04)
Move report: Detail placement moves 4036 insts, mean move: 0.79 um, max move: 10.22 um
	Max move on inst (MLP/FC2_MAG/tree_reg[0][3][0][1]): (334.16, 248.58) --> (343.40, 247.60)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1518.3MB
Summary Report:
Instances move: 4036 (out of 4036 movable)
Instances flipped: 0
Mean displacement: 0.79 um
Max displacement: 10.22 um (Instance: MLP/FC2_MAG/tree_reg[0][3][0][1]) (334.164, 248.583) -> (343.4, 247.6)
	Length: 29 sites, height: 1 rows, site name: core, cell type: SDFQD4
Total net bbox length = 6.509e+04 (4.239e+04 2.270e+04) (ext = 2.544e+04)
Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1518.3MB
*** Finished refinePlace (0:08:56 mem=1518.3M) ***
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] AP has single uniform track structure
[NR-eGR] Read 4662 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=3636 numPGBlocks=4662 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=4144  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 4144 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 4144 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.46% V. EstWL: 7.000740e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-6)            (7-12)           (13-18)           (19-24)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         1( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         9( 0.03%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9  (9)        10( 0.04%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]      AP (10)        52( 0.21%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.21%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total               72( 0.03%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.13% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.23% V
Early Global Route congestion estimation runtime: 0.29 seconds, mem = 1518.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 2 ===
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 12985
[NR-eGR]     M2  (2V) length: 2.086610e+04um, number of vias: 17941
[NR-eGR]     M3  (3H) length: 3.624270e+04um, number of vias: 953
[NR-eGR]     M4  (4V) length: 5.133510e+03um, number of vias: 221
[NR-eGR]     M5  (5H) length: 5.785900e+03um, number of vias: 60
[NR-eGR]     M6  (6V) length: 4.072000e+02um, number of vias: 40
[NR-eGR]     M7  (7H) length: 9.069000e+02um, number of vias: 32
[NR-eGR]     M8  (8V) length: 2.280000e+02um, number of vias: 32
[NR-eGR]     M9  (9H) length: 2.301600e+03um, number of vias: 20
[NR-eGR]     AP (10V) length: 4.080000e+02um, number of vias: 0
[NR-eGR] Total length: 7.227991e+04um, number of vias: 32284
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.933300e+03um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.12 seconds, mem = 1476.3M

*** Finished incrementalPlace (cpu=0:00:14.2, real=0:00:14.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1476.3M)
Extraction called for design 'top' of instances=4480 and nets=4765 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1476.277M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:02:47, real = 0:02:48, mem = 1246.2M, totSessionCpu=0:08:56 **
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1492.42)
Total number of fetched objects 4158
End delay calculation. (MEM=1540.11 CPU=0:00:01.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1540.11 CPU=0:00:01.4 REAL=0:00:02.0)
skipped the cell partition in DRV
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 86, Num usable cells 828
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 86, Num usable cells 828
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    69|    69|   -16.07|    69|    69|    -4.86|     0|     0|     0|     0|    -5.56|  -443.75|       0|       0|       0|  50.04|          |         |
|    69|    69|    -8.27|    69|    69|    -4.66|     0|     0|     0|     0|    -4.32|  -422.33|      17|       0|       0|  50.04| 0:00:01.0|  1559.2M|
|    69|    69|    -3.74|    69|    69|    -4.37|     0|     0|     0|     0|    -4.32|  -422.33|       0|       0|       1|  50.05| 0:00:00.0|  1559.2M|
|    69|    69|    -3.74|    69|    69|    -4.37|     0|     0|     0|     0|    -4.32|  -422.33|       0|       0|       0|  50.05| 0:00:01.0|  1559.2M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 69 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:    49 net(s): Could not be fixed because the solution degraded timing.
*info:    20 net(s): Could not be fixed because there is no usable buffer or delay cell for buffering.


*** Finish DRV Fixing (cpu=0:00:01.9 real=0:00:02.0 mem=1559.2M) ***

*** Starting refinePlace (0:09:03 mem=1559.2M) ***
Total net bbox length = 6.514e+04 (4.244e+04 2.270e+04) (ext = 2.534e+04)
Move report: Detail placement moves 36 insts, mean move: 3.29 um, max move: 9.20 um
	Max move on inst (FE_OFC7711_write_data_mem_6): (196.40, 344.80) --> (200.20, 339.40)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1559.2MB
Summary Report:
Instances move: 36 (out of 4053 movable)
Instances flipped: 0
Mean displacement: 3.29 um
Max displacement: 9.20 um (Instance: FE_OFC7711_write_data_mem_6) (196.4, 344.8) -> (200.2, 339.4)
	Length: 28 sites, height: 1 rows, site name: core, cell type: CKBD16
Total net bbox length = 6.526e+04 (4.253e+04 2.273e+04) (ext = 2.540e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1559.2MB
*** Finished refinePlace (0:09:03 mem=1559.2M) ***
Finished re-routing un-routed nets (0:00:00.0 1559.2M)


Density : 0.5070
Max route overflow : 0.0023


*** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1559.2M) ***
End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=1496.4M
** Profile ** Other data :  cpu=0:00:00.0, mem=1496.4M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1504.4M
** Profile ** DRVs :  cpu=0:00:00.1, mem=1504.4M

------------------------------------------------------------
     Summary (cpu=0.08min real=0.08min mem=1496.4M)                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -4.321  | -1.035  | -4.321  |
|           TNS (ns):|-422.335 |-181.024 |-248.364 |
|    Violating Paths:|   456   |   388   |   143   |
|          All Paths:|   606   |   440   |   241   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     69 (69)      |   -4.200   |     69 (69)      |
|   max_tran     |     69 (69)      |   -3.585   |     69 (69)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.700%
Routing Overflow: 0.00% H and 0.23% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1504.4M
**optDesign ... cpu = 0:02:55, real = 0:02:55, mem = 1275.4M, totSessionCpu=0:09:04 **
*** Timing NOT met, worst failing slack is -4.321
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 79, Num usable cells 835
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 79, Num usable cells 835
Begin: GigaOpt Optimization in WNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 580 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -4.321 TNS Slack -422.334 Density 50.70
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                  End Point                   |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------+
|  -1.035|   -4.321|-181.023| -422.334|    50.70%|   0:00:00.0| 1509.5M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][3][3]/D               |
|  -1.017|   -4.321|-179.887| -421.198|    50.70%|   0:00:00.0| 1547.6M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][9][3]/D               |
|  -1.016|   -4.321|-179.093| -420.405|    50.72%|   0:00:01.0| 1566.7M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][3][3]/D               |
|  -1.005|   -4.321|-178.957| -420.269|    50.73%|   0:00:01.0| 1566.7M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][7][3]/D               |
|  -1.001|   -4.321|-179.093| -420.405|    50.76%|   0:00:02.0| 1566.7M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][7][3]/D               |
|  -0.985|   -4.321|-178.949| -420.261|    50.78%|   0:00:01.0| 1566.7M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][7][3]/D               |
|  -0.982|   -4.321|-178.689| -420.001|    50.83%|   0:00:02.0| 1566.7M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][7][3]/D               |
|  -0.982|   -4.321|-178.542| -419.854|    50.84%|   0:00:03.0| 1566.7M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][7][3]/D               |
|  -0.982|   -4.321|-178.488| -419.800|    50.84%|   0:00:00.0| 1566.7M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][7][3]/D               |
|  -0.969|   -4.321|-178.495| -419.806|    50.88%|   0:00:00.0| 1566.7M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][9][3]/D               |
|  -0.968|   -4.321|-178.389| -419.700|    50.89%|   0:00:04.0| 1566.7M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][7][3]/D               |
|  -0.963|   -4.321|-178.431| -419.743|    50.88%|   0:00:01.0| 1566.7M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][7][3]/D               |
|  -0.963|   -4.321|-178.189| -419.501|    50.87%|   0:00:08.0| 1576.3M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][7][3]/D               |
|  -0.956|   -4.321|-178.011| -419.323|    50.93%|   0:00:00.0| 1576.3M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][7][3]/D               |
|  -0.956|   -4.321|-177.926| -419.238|    50.94%|   0:00:02.0| 1576.3M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][7][3]/D               |
|  -0.958|   -4.321|-177.742| -419.053|    50.99%|   0:00:00.0| 1576.3M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][7][3]/D               |
|  -0.946|   -4.321|-177.577| -418.889|    51.03%|   0:00:00.0| 1576.3M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][3][3]/D               |
|  -0.946|   -4.321|-177.418| -418.729|    51.03%|   0:00:06.0| 1557.2M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][3][3]/D               |
|  -0.946|   -4.321|-177.337| -418.649|    51.03%|   0:00:00.0| 1557.2M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][3][3]/D               |
|  -0.934|   -4.321|-177.379| -418.690|    51.08%|   0:00:00.0| 1557.2M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][9][3]/D               |
|  -0.933|   -4.321|-177.315| -418.627|    51.23%|   0:00:03.0| 1557.2M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][0][3]/D               |
|  -0.929|   -4.321|-176.975| -418.287|    51.28%|   0:00:00.0| 1557.2M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][7][3]/D               |
|  -0.919|   -4.321|-176.204| -417.515|    51.34%|   0:00:01.0| 1557.2M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][0][3]/D               |
|  -0.916|   -4.321|-176.187| -417.498|    51.36%|   0:00:00.0| 1557.2M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][0][3]/D               |
|  -0.920|   -4.321|-175.922| -417.233|    51.41%|   0:00:01.0| 1557.2M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][0][3]/D               |
|  -0.916|   -4.321|-175.905| -417.216|    51.42%|   0:00:00.0| 1557.2M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][0][3]/D               |
|  -0.914|   -4.321|-175.865| -417.177|    51.43%|   0:00:01.0| 1576.3M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][3][3]/D               |
|  -0.914|   -4.321|-175.850| -417.161|    51.43%|   0:00:00.0| 1576.3M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][3][3]/D               |
|  -0.904|   -4.321|-175.541| -416.852|    51.50%|   0:00:00.0| 1576.3M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][6][2]/D               |
|  -0.902|   -4.321|-175.328| -416.640|    51.52%|   0:00:01.0| 1576.3M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][9][3]/D               |
|  -0.902|   -4.321|-175.276| -416.588|    51.52%|   0:00:00.0| 1576.3M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][9][3]/D               |
|  -0.899|   -4.321|-174.568| -415.880|    51.61%|   0:00:02.0| 1576.3M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][0][3]/D               |
|  -0.899|   -4.321|-174.511| -415.822|    51.61%|   0:00:00.0| 1576.3M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][0][3]/D               |
|  -0.896|   -4.321|-174.310| -415.621|    51.69%|   0:00:01.0| 1576.3M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][3][3]/D               |
|  -0.896|   -4.321|-174.184| -415.496|    51.70%|   0:00:00.0| 1576.3M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][3][3]/D               |
|  -0.893|   -4.321|-174.036| -415.347|    51.73%|   0:00:01.0| 1576.3M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][9][3]/D               |
|  -0.893|   -4.321|-173.657| -414.968|    51.79%|   0:00:03.0| 1576.3M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][7][3]/D               |
|  -0.889|   -4.321|-173.808| -415.120|    51.82%|   0:00:00.0| 1576.3M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][4][2]/D               |
|  -0.889|   -4.321|-173.736| -415.048|    51.82%|   0:00:01.0| 1557.2M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][4][2]/D               |
|  -0.885|   -4.321|-174.281| -415.593|    51.85%|   0:00:01.0| 1557.2M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][3][3]/D               |
|  -0.885|   -4.321|-174.265| -415.577|    51.85%|   0:00:01.0| 1557.2M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][3][3]/D               |
|  -0.883|   -4.321|-174.266| -415.578|    51.88%|   0:00:02.0| 1576.3M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][0][3]/D               |
|  -0.880|   -4.321|-174.010| -415.322|    51.92%|   0:00:01.0| 1576.3M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][0][3]/D               |
|  -0.878|   -4.321|-174.035| -415.347|    51.94%|   0:00:01.0| 1576.3M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][3][3]/D               |
|  -0.878|   -4.321|-173.915| -415.226|    51.97%|   0:00:01.0| 1576.3M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][7][3]/D               |
|  -0.871|   -4.321|-173.882| -415.193|    51.98%|   0:00:00.0| 1576.3M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[0][0][3]/D               |
|  -0.871|   -4.321|-173.674| -414.986|    51.99%|   0:00:01.0| 1557.2M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[0][0][3]/D               |
|  -0.868|   -4.321|-173.535| -414.847|    52.03%|   0:00:01.0| 1557.2M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][3][3]/D               |
|  -0.868|   -4.321|-173.400| -414.712|    52.04%|   0:00:02.0| 1557.2M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][3][3]/D               |
|  -0.868|   -4.321|-173.380| -414.691|    52.05%|   0:00:00.0| 1557.2M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][7][3]/D               |
|  -0.865|   -4.321|-173.126| -414.438|    52.07%|   0:00:01.0| 1576.3M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[0][3][3]/D               |
|  -0.865|   -4.321|-172.841| -414.153|    52.07%|   0:00:01.0| 1576.3M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[0][3][3]/D               |
|  -0.863|   -4.321|-173.053| -414.364|    52.12%|   0:00:01.0| 1576.3M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][7][3]/D               |
|  -0.860|   -4.321|-173.036| -414.348|    52.16%|   0:00:01.0| 1576.3M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][9][3]/D               |
|  -0.860|   -4.321|-172.994| -414.306|    52.16%|   0:00:01.0| 1576.3M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][9][3]/D               |
|  -0.858|   -4.321|-172.952| -414.263|    52.18%|   0:00:02.0| 1557.2M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][4][2]/D               |
|  -0.858|   -4.321|-172.870| -414.182|    52.18%|   0:00:01.0| 1557.2M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][4][2]/D               |
|  -0.859|   -4.321|-172.821| -414.132|    52.21%|   0:00:00.0| 1557.2M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][9][3]/D               |
|  -0.857|   -4.321|-172.804| -414.116|    52.22%|   0:00:01.0| 1576.3M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][9][3]/D               |
|  -0.855|   -4.321|-172.930| -414.242|    52.23%|   0:00:01.0| 1576.3M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][3][3]/D               |
|  -0.855|   -4.321|-172.864| -414.176|    52.23%|   0:00:00.0| 1576.3M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][3][3]/D               |
|  -0.855|   -4.321|-172.734| -414.045|    52.28%|   0:00:05.0| 1576.3M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][0][3]/D               |
|  -0.855|   -4.321|-172.573| -413.884|    52.30%|   0:00:00.0| 1576.3M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][0][3]/D               |
|  -0.855|   -4.321|-172.291| -413.603|    52.42%|   0:00:03.0| 1576.3M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][0][3]/D               |
|  -0.854|   -4.321|-172.097| -413.409|    52.50%|   0:00:01.0| 1576.3M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][0][3]/D               |
|  -0.854|   -4.321|-172.094| -413.406|    52.50%|   0:00:00.0| 1576.3M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][0][3]/D               |
|  -0.855|   -4.321|-172.062| -413.374|    52.52%|   0:00:01.0| 1576.3M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][0][3]/D               |
|  -0.855|   -4.321|-172.044| -413.355|    52.54%|   0:00:01.0| 1576.3M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][0][3]/D               |
|  -0.855|   -4.321|-172.011| -413.322|    52.54%|   0:00:00.0| 1576.3M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][0][3]/D               |
|  -0.854|   -4.321|-171.964| -413.276|    52.55%|   0:00:00.0| 1576.3M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][0][3]/D               |
|  -0.854|   -4.321|-171.963| -413.275|    52.55%|   0:00:01.0| 1576.3M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][0][3]/D               |
|  -0.854|   -4.321|-171.963| -413.275|    52.55%|   0:00:00.0| 1576.3M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][0][3]/D               |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:19 real=0:01:19 mem=1576.3M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                  End Point                   |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------+
|  -4.321|   -4.321|-248.364| -413.275|    52.55%|   0:00:00.0| 1576.3M|func_view_wc|  default| addr_port1[13]                               |
|  -4.248|   -4.248|-247.997| -412.907|    52.56%|   0:00:00.0| 1576.3M|func_view_wc|  default| addr_port1[13]                               |
|  -4.229|   -4.229|-247.838| -412.748|    52.54%|   0:00:00.0| 1576.3M|func_view_wc|  default| addr_port1[13]                               |
|  -4.223|   -4.223|-247.809| -412.719|    52.53%|   0:00:00.0| 1576.3M|func_view_wc|  default| addr_port1[12]                               |
|  -4.211|   -4.211|-247.793| -412.704|    52.55%|   0:00:01.0| 1576.3M|func_view_wc|  default| addr_port1[9]                                |
|  -4.209|   -4.209|-247.706| -412.712|    52.53%|   0:00:03.0| 1576.3M|func_view_wc|  default| addr_port1[13]                               |
|  -4.201|   -4.201|-247.562| -412.568|    52.55%|   0:00:00.0| 1576.3M|func_view_wc|  default| addr_port1[13]                               |
|  -4.191|   -4.191|-247.306| -412.406|    52.57%|   0:00:01.0| 1576.3M|func_view_wc|  default| addr_port1[13]                               |
|  -4.176|   -4.176|-247.079| -412.275|    52.58%|   0:00:00.0| 1576.3M|func_view_wc|  default| addr_port1[16]                               |
|  -4.168|   -4.168|-246.906| -412.293|    52.58%|   0:00:02.0| 1576.3M|func_view_wc|  default| addr_port1[16]                               |
|  -4.168|   -4.168|-246.892| -412.279|    52.58%|   0:00:01.0| 1576.3M|func_view_wc|  default| addr_port1[16]                               |
|  -4.161|   -4.161|-246.850| -412.237|    52.59%|   0:00:00.0| 1576.3M|func_view_wc|  default| addr_port1[13]                               |
|  -4.151|   -4.151|-246.744| -412.111|    52.62%|   0:00:02.0| 1557.2M|func_view_wc|  default| addr_port1[13]                               |
|  -4.150|   -4.150|-246.589| -411.956|    52.64%|   0:00:02.0| 1557.2M|func_view_wc|  default| addr_port1[13]                               |
|  -4.150|   -4.150|-246.570| -412.044|    52.65%|   0:00:01.0| 1557.2M|func_view_wc|  default| addr_port1[13]                               |
|  -4.146|   -4.146|-246.524| -412.105|    52.65%|   0:00:00.0| 1557.2M|func_view_wc|  default| addr_port1[16]                               |
|  -4.143|   -4.143|-246.492| -412.073|    52.65%|   0:00:02.0| 1557.2M|func_view_wc|  default| addr_port1[13]                               |
|  -4.135|   -4.135|-246.316| -412.098|    52.67%|   0:00:01.0| 1557.2M|func_view_wc|  default| addr_port2[16]                               |
|  -4.133|   -4.133|-246.166| -411.927|    52.69%|   0:00:00.0| 1557.2M|func_view_wc|  default| addr_port1[13]                               |
|  -4.120|   -4.120|-246.092| -411.948|    52.70%|   0:00:01.0| 1557.2M|func_view_wc|  default| addr_port1[13]                               |
|  -4.120|   -4.120|-246.209| -412.252|    52.76%|   0:00:06.0| 1557.2M|func_view_wc|  default| addr_port1[13]                               |
|  -4.116|   -4.116|-246.077| -412.100|    52.81%|   0:00:00.0| 1557.2M|func_view_wc|  default| addr_port1[12]                               |
|  -4.113|   -4.113|-246.021| -412.044|    52.81%|   0:00:02.0| 1557.2M|func_view_wc|  default| addr_port1[12]                               |
|  -4.105|   -4.105|-245.976| -411.999|    52.81%|   0:00:00.0| 1557.2M|func_view_wc|  default| addr_port1[12]                               |
|  -4.105|   -4.105|-245.966| -411.989|    52.81%|   0:00:01.0| 1557.2M|func_view_wc|  default| addr_port1[12]                               |
|  -4.090|   -4.090|-245.740| -411.743|    52.85%|   0:00:01.0| 1557.2M|func_view_wc|  default| addr_port2[16]                               |
|  -4.088|   -4.088|-245.638| -411.641|    52.88%|   0:00:02.0| 1557.2M|func_view_wc|  default| addr_port1[12]                               |
|  -4.087|   -4.087|-245.584| -411.587|    52.86%|   0:00:01.0| 1557.2M|func_view_wc|  default| addr_port1[12]                               |
|  -4.084|   -4.084|-245.524| -411.622|    52.88%|   0:00:01.0| 1557.2M|func_view_wc|  default| addr_port1[12]                               |
|  -4.081|   -4.081|-245.377| -411.475|    52.90%|   0:00:01.0| 1557.2M|func_view_wc|  default| addr_port1[13]                               |
|  -4.080|   -4.080|-245.355| -411.548|    52.91%|   0:00:01.0| 1557.2M|func_view_wc|  default| addr_port1[13]                               |
|  -4.075|   -4.075|-245.274| -411.562|    52.92%|   0:00:00.0| 1557.2M|func_view_wc|  default| addr_port1[13]                               |
|  -4.075|   -4.075|-245.257| -411.545|    52.92%|   0:00:01.0| 1557.2M|func_view_wc|  default| addr_port1[13]                               |
|  -4.074|   -4.074|-245.182| -411.470|    52.95%|   0:00:00.0| 1557.2M|func_view_wc|  default| addr_port1[12]                               |
|  -4.060|   -4.060|-245.086| -411.373|    52.98%|   0:00:01.0| 1557.2M|func_view_wc|  default| addr_port2[16]                               |
|  -4.058|   -4.058|-245.031| -411.318|    52.98%|   0:00:02.0| 1557.2M|func_view_wc|  default| addr_port1[13]                               |
|  -4.056|   -4.056|-245.011| -411.298|    52.98%|   0:00:03.0| 1557.2M|func_view_wc|  default| addr_port1[13]                               |
|  -4.056|   -4.056|-245.008| -411.295|    52.99%|   0:00:01.0| 1557.2M|func_view_wc|  default| addr_port1[13]                               |
|  -4.055|   -4.055|-244.939| -411.227|    53.00%|   0:00:01.0| 1557.2M|func_view_wc|  default| addr_port2[16]                               |
|  -4.049|   -4.049|-244.998| -411.285|    53.01%|   0:00:00.0| 1557.2M|func_view_wc|  default| addr_port1[13]                               |
|  -4.049|   -4.049|-244.993| -411.281|    53.02%|   0:00:01.0| 1557.2M|func_view_wc|  default| addr_port1[13]                               |
|  -4.040|   -4.040|-244.836| -411.124|    53.08%|   0:00:00.0| 1557.2M|func_view_wc|  default| addr_port1[13]                               |
|  -4.037|   -4.037|-244.815| -411.103|    53.09%|   0:00:01.0| 1557.2M|func_view_wc|  default| addr_port2[16]                               |
|  -4.037|   -4.037|-244.804| -411.092|    53.10%|   0:00:09.0| 1557.2M|func_view_wc|  default| addr_port2[16]                               |
|  -4.034|   -4.034|-244.729| -411.017|    53.15%|   0:00:01.0| 1557.2M|func_view_wc|  default| addr_port1[12]                               |
|  -4.030|   -4.030|-244.660| -410.948|    53.15%|   0:00:01.0| 1557.2M|func_view_wc|  default| addr_port2[16]                               |
|  -4.030|   -4.030|-244.649| -410.937|    53.15%|   0:00:02.0| 1557.2M|func_view_wc|  default| addr_port2[16]                               |
|  -4.026|   -4.026|-244.581| -410.869|    53.18%|   0:00:00.0| 1557.2M|func_view_wc|  default| addr_port1[13]                               |
|  -4.023|   -4.023|-244.511| -410.799|    53.20%|   0:00:01.0| 1557.2M|func_view_wc|  default| addr_port2[16]                               |
|  -4.023|   -4.023|-244.509| -410.797|    53.21%|   0:00:01.0| 1557.2M|func_view_wc|  default| addr_port2[16]                               |
|  -4.025|   -4.025|-244.424| -410.712|    53.25%|   0:00:01.0| 1557.2M|func_view_wc|  default| addr_port2[16]                               |
|  -4.025|   -4.025|-244.426| -410.714|    53.27%|   0:00:01.0| 1557.2M|func_view_wc|  default| addr_port2[16]                               |
|  -4.025|   -4.025|-244.426| -410.714|    53.27%|   0:00:00.0| 1557.2M|func_view_wc|  default| addr_port2[16]                               |
|  -4.025|   -4.025|-244.426| -410.714|    53.27%|   0:00:00.0| 1557.2M|func_view_wc|  default| addr_port2[16]                               |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:01 real=0:01:01 mem=1557.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:20 real=0:02:20 mem=1557.2M) ***
** GigaOpt Optimizer WNS Slack -4.025 TNS Slack -410.714 Density 53.27
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -4.025  TNS Slack -410.714 Density 53.27
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    53.27%|        -|  -4.025|-410.714|   0:00:00.0| 1557.2M|
|    53.10%|       17|  -4.025|-410.550|   0:00:01.0| 1557.2M|
|    53.10%|        0|  -4.025|-410.550|   0:00:00.0| 1557.2M|
|    52.33%|      201|  -4.019|-409.570|   0:00:01.0| 1557.2M|
|    52.33%|        0|  -4.019|-409.570|   0:00:01.0| 1557.2M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -4.019  TNS Slack -409.570 Density 52.33
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:02.9) (real = 0:00:03.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=1557.18M, totSessionCpu=0:11:34).
*** Starting refinePlace (0:11:34 mem=1557.2M) ***
Total net bbox length = 6.634e+04 (4.328e+04 2.306e+04) (ext = 2.539e+04)
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1557.2MB
Move report: Detail placement moves 1028 insts, mean move: 0.65 um, max move: 4.20 um
	Max move on inst (MLP/g30699): (293.80, 265.60) --> (291.40, 267.40)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1557.2MB
Summary Report:
Instances move: 1028 (out of 4133 movable)
Instances flipped: 0
Mean displacement: 0.65 um
Max displacement: 4.20 um (Instance: MLP/g30699) (293.8, 265.6) -> (291.4, 267.4)
	Length: 15 sites, height: 1 rows, site name: core, cell type: MUX3ND0
Total net bbox length = 6.665e+04 (4.349e+04 2.316e+04) (ext = 2.539e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1557.2MB
*** Finished refinePlace (0:11:34 mem=1557.2M) ***
Finished re-routing un-routed nets (0:00:00.0 1557.2M)


Density : 0.5251
Max route overflow : 0.0023


*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=1557.2M) ***
** GigaOpt Optimizer WNS Slack -4.019 TNS Slack -409.570 Density 52.51
Optimizer WNS Pass 1
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                  End Point                   |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------+
|  -0.851|   -4.019|-173.577| -409.570|    52.51%|   0:00:00.0| 1557.2M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][0][3]/D               |
|  -0.848|   -4.019|-172.880| -408.872|    52.67%|   0:00:25.0| 1576.3M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][7][3]/D               |
|  -0.848|   -4.019|-172.811| -408.804|    52.68%|   0:00:07.0| 1576.3M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][7][3]/D               |
|  -0.846|   -4.019|-172.770| -408.762|    52.77%|   0:00:01.0| 1576.3M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][7][3]/D               |
|  -0.838|   -4.019|-172.491| -408.484|    52.92%|   0:00:05.0| 1576.3M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][7][3]/D               |
|  -0.838|   -4.019|-172.201| -408.194|    52.91%|   0:00:16.0| 1557.2M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][7][3]/D               |
|  -0.835|   -4.019|-172.122| -408.115|    53.07%|   0:00:00.0| 1576.3M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][0][3]/D               |
|  -0.835|   -4.019|-171.923| -407.915|    53.05%|   0:00:10.0| 1576.3M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][0][3]/D               |
|  -0.834|   -4.019|-171.915| -407.908|    53.14%|   0:00:01.0| 1576.3M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][0][3]/D               |
|  -0.829|   -4.019|-171.821| -407.814|    53.27%|   0:00:04.0| 1576.3M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][7][3]/D               |
|  -0.829|   -4.019|-171.803| -407.796|    53.28%|   0:00:14.0| 1576.3M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][7][3]/D               |
|  -0.828|   -4.019|-171.498| -407.491|    53.47%|   0:00:02.0| 1576.3M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][7][3]/D               |
|  -0.825|   -4.019|-171.542| -407.535|    53.53%|   0:00:02.0| 1576.3M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][0][3]/D               |
|  -0.825|   -4.019|-171.442| -407.435|    53.52%|   0:00:07.0| 1576.3M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][0][3]/D               |
|  -0.825|   -4.019|-171.387| -407.380|    53.52%|   0:00:01.0| 1576.3M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][0][3]/D               |
|  -0.820|   -4.019|-171.284| -407.276|    53.59%|   0:00:00.0| 1576.3M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][0][3]/D               |
|  -0.820|   -4.019|-171.126| -407.119|    53.62%|   0:00:10.0| 1576.3M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][0][3]/D               |
|  -0.820|   -4.019|-171.114| -407.107|    53.62%|   0:00:02.0| 1576.3M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][0][3]/D               |
|  -0.820|   -4.019|-171.107| -407.100|    53.63%|   0:00:00.0| 1576.3M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][0][3]/D               |
|  -0.815|   -4.019|-170.954| -406.947|    53.80%|   0:00:01.0| 1576.3M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][0][3]/D               |
|  -0.815|   -4.019|-170.916| -406.909|    53.80%|   0:00:12.0| 1557.2M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][0][3]/D               |
|  -0.815|   -4.019|-170.896| -406.889|    53.80%|   0:00:00.0| 1557.2M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][0][3]/D               |
|  -0.811|   -4.019|-170.865| -406.858|    53.95%|   0:00:01.0| 1557.2M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][7][3]/D               |
|  -0.811|   -4.019|-170.751| -406.744|    53.93%|   0:00:20.0| 1576.3M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][7][3]/D               |
|  -0.813|   -4.019|-170.707| -406.700|    54.07%|   0:00:02.0| 1576.3M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][9][3]/D               |
|  -0.810|   -4.019|-170.591| -406.583|    54.14%|   0:00:02.0| 1576.3M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][0][3]/D               |
|  -0.810|   -4.019|-170.569| -406.562|    54.14%|   0:00:05.0| 1576.3M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][0][3]/D               |
|  -0.809|   -4.019|-170.396| -406.388|    54.19%|   0:00:00.0| 1576.3M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][0][3]/D               |
|  -0.808|   -4.019|-170.397| -406.390|    54.24%|   0:00:02.0| 1576.3M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][0][3]/D               |
|  -0.807|   -4.019|-170.308| -406.301|    54.32%|   0:00:03.0| 1576.3M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][0][3]/D               |
|  -0.805|   -4.019|-170.370| -406.362|    54.35%|   0:00:00.0| 1557.2M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][3][3]/D               |
|  -0.805|   -4.019|-170.352| -406.345|    54.35%|   0:00:06.0| 1576.3M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][3][3]/D               |
|  -0.806|   -4.019|-170.318| -406.311|    54.41%|   0:00:01.0| 1576.3M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][3][3]/D               |
|  -0.806|   -4.019|-170.263| -406.256|    54.41%|   0:00:00.0| 1576.3M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][3][3]/D               |
|  -0.804|   -4.019|-170.249| -406.242|    54.45%|   0:00:01.0| 1576.3M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][7][3]/D               |
|  -0.804|   -4.019|-170.152| -406.145|    54.45%|   0:00:04.0| 1576.3M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][9][3]/D               |
|  -0.804|   -4.019|-169.940| -405.933|    54.49%|   0:00:00.0| 1576.3M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][3][3]/D               |
|  -0.803|   -4.019|-170.595| -406.588|    54.56%|   0:00:02.0| 1576.3M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][3][3]/D               |
|  -0.804|   -4.019|-169.981| -405.974|    54.76%|   0:00:05.0| 1557.2M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][3][3]/D               |
|  -0.804|   -4.019|-169.788| -405.780|    54.85%|   0:00:01.0| 1557.2M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][3][3]/D               |
|  -0.804|   -4.019|-169.782| -405.775|    54.85%|   0:00:00.0| 1557.2M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][3][3]/D               |
|  -0.804|   -4.019|-169.733| -405.726|    54.92%|   0:00:01.0| 1557.2M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][3][3]/D               |
|  -0.804|   -4.019|-169.723| -405.716|    54.93%|   0:00:01.0| 1557.2M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][3][3]/D               |
|  -0.804|   -4.019|-169.728| -405.721|    54.93%|   0:00:00.0| 1557.2M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][3][3]/D               |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:57 real=0:02:57 mem=1557.2M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                  End Point                   |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------+
|  -4.019|   -4.019|-242.951| -405.721|    54.93%|   0:00:00.0| 1557.2M|func_view_wc|  default| addr_port1[13]                               |
|  -4.000|   -4.000|-242.530| -405.473|    55.06%|   0:00:25.0| 1557.2M|func_view_wc|  default| addr_port1[15]                               |
|  -4.000|   -4.000|-242.509| -405.451|    55.07%|   0:00:01.0| 1557.2M|func_view_wc|  default| addr_port1[15]                               |
|  -3.992|   -3.992|-242.391| -405.334|    55.15%|   0:00:01.0| 1557.2M|func_view_wc|  default| addr_port1[16]                               |
|  -3.993|   -3.993|-242.355| -405.298|    55.15%|   0:00:08.0| 1557.2M|func_view_wc|  default| addr_port1[16]                               |
|  -3.993|   -3.993|-242.333| -405.275|    55.14%|   0:00:00.0| 1557.2M|func_view_wc|  default| addr_port1[16]                               |
|  -3.988|   -3.988|-242.349| -405.292|    55.21%|   0:00:01.0| 1557.2M|func_view_wc|  default| addr_port2[16]                               |
|  -3.986|   -3.986|-242.305| -405.248|    55.20%|   0:00:06.0| 1557.2M|func_view_wc|  default| addr_port1[16]                               |
|  -3.987|   -3.987|-242.294| -405.247|    55.29%|   0:00:04.0| 1557.2M|func_view_wc|  default| addr_port2[16]                               |
|  -3.982|   -3.982|-242.297| -405.250|    55.29%|   0:00:00.0| 1557.2M|func_view_wc|  default| addr_port2[16]                               |
|  -3.981|   -3.981|-242.297| -405.250|    55.30%|   0:00:06.0| 1557.2M|func_view_wc|  default| addr_port2[16]                               |
|  -3.978|   -3.978|-242.365| -405.318|    55.38%|   0:00:02.0| 1557.2M|func_view_wc|  default| addr_port2[16]                               |
|  -3.976|   -3.976|-242.350| -405.302|    55.42%|   0:00:04.0| 1576.3M|func_view_wc|  default| addr_port2[16]                               |
|  -3.971|   -3.971|-242.398| -405.351|    55.49%|   0:00:02.0| 1576.3M|func_view_wc|  default| addr_port1[16]                               |
|  -3.971|   -3.971|-242.386| -405.339|    55.50%|   0:00:02.0| 1576.3M|func_view_wc|  default| addr_port1[16]                               |
|  -3.971|   -3.971|-242.379| -405.332|    55.50%|   0:00:01.0| 1576.3M|func_view_wc|  default| addr_port1[16]                               |
|  -3.967|   -3.967|-242.305| -405.258|    55.56%|   0:00:00.0| 1576.3M|func_view_wc|  default| addr_port1[16]                               |
|  -3.968|   -3.968|-242.261| -405.214|    55.60%|   0:00:03.0| 1576.3M|func_view_wc|  default| addr_port1[16]                               |
|  -3.968|   -3.968|-242.257| -405.210|    55.61%|   0:00:00.0| 1576.3M|func_view_wc|  default| addr_port1[16]                               |
|  -3.967|   -3.967|-242.254| -405.207|    55.71%|   0:00:01.0| 1576.3M|func_view_wc|  default| addr_port1[16]                               |
|  -3.967|   -3.967|-242.245| -405.198|    55.75%|   0:00:01.0| 1576.3M|func_view_wc|  default| addr_port1[16]                               |
|  -3.967|   -3.967|-242.242| -405.195|    55.76%|   0:00:00.0| 1576.3M|func_view_wc|  default| addr_port1[16]                               |
|  -3.967|   -3.967|-242.242| -405.195|    55.77%|   0:00:00.0| 1576.3M|func_view_wc|  default| addr_port1[16]                               |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:09 real=0:01:08 mem=1576.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:04:05 real=0:04:05 mem=1576.3M) ***
** GigaOpt Optimizer WNS Slack -3.967 TNS Slack -405.195 Density 55.77
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -3.967  TNS Slack -405.195 Density 55.77
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    55.77%|        -|  -3.967|-405.195|   0:00:00.0| 1576.3M|
|    55.71%|        9|  -3.967|-405.063|   0:00:01.0| 1576.3M|
|    55.71%|        0|  -3.967|-405.063|   0:00:00.0| 1576.3M|
|    55.29%|      195|  -3.961|-405.359|   0:00:02.0| 1576.3M|
|    55.29%|        0|  -3.961|-405.359|   0:00:00.0| 1576.3M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -3.962  TNS Slack -405.359 Density 55.29
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:02.9) (real = 0:00:03.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=1557.18M, totSessionCpu=0:15:42).
*** Starting refinePlace (0:15:42 mem=1557.2M) ***
Total net bbox length = 6.786e+04 (4.421e+04 2.365e+04) (ext = 2.539e+04)
Move report: Timing Driven Placement moves 1697 insts, mean move: 5.68 um, max move: 35.60 um
	Max move on inst (MLP/FE_OCPC530_FE_RN_7): (277.20, 301.60) --> (303.80, 310.60)
	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 1557.2MB
Move report: Detail placement moves 870 insts, mean move: 0.51 um, max move: 3.60 um
	Max move on inst (FE_OCPC506_addr_port1_y_1): (204.00, 215.20) --> (202.20, 213.40)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1557.2MB
Summary Report:
Instances move: 2229 (out of 4249 movable)
Instances flipped: 12
Mean displacement: 4.48 um
Max displacement: 35.60 um (Instance: MLP/FE_OCPC530_FE_RN_7) (277.2, 301.6) -> (303.8, 310.6)
	Length: 9 sites, height: 1 rows, site name: core, cell type: CKND6
Total net bbox length = 6.851e+04 (4.457e+04 2.394e+04) (ext = 2.539e+04)
Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 1557.2MB
*** Finished refinePlace (0:15:44 mem=1557.2M) ***
Finished re-routing un-routed nets (0:00:00.0 1557.2M)


Density : 0.5576
Max route overflow : 0.0023


*** Finish Physical Update (cpu=0:00:01.7 real=0:00:02.0 mem=1557.2M) ***
** GigaOpt Optimizer WNS Slack -3.962 TNS Slack -405.998 Density 55.76
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 2
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                  End Point                   |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------+
|  -0.827|   -3.962|-170.748| -405.998|    55.76%|   0:00:00.0| 1557.2M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][9][3]/D               |
|  -0.799|   -3.961|-170.078| -405.328|    55.90%|   0:00:48.0| 1576.3M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][8][2]/D               |
|  -0.795|   -3.961|-169.592| -404.842|    56.05%|   0:00:03.0| 1576.3M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][9][3]/D               |
|  -0.796|   -3.961|-169.549| -404.799|    56.05%|   0:00:11.0| 1576.3M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][0][3]/D               |
|  -0.792|   -3.961|-169.562| -404.811|    56.11%|   0:00:03.0| 1576.3M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][6][2]/D               |
|  -0.792|   -3.961|-169.498| -404.747|    56.12%|   0:00:10.0| 1576.3M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][6][2]/D               |
|  -0.792|   -3.961|-169.484| -404.733|    56.13%|   0:00:00.0| 1576.3M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][6][2]/D               |
|  -0.791|   -3.961|-169.476| -404.726|    56.24%|   0:00:01.0| 1576.3M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][6][2]/D               |
|  -0.790|   -3.961|-169.439| -404.688|    56.34%|   0:00:08.0| 1576.3M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][9][3]/D               |
|  -0.790|   -3.961|-169.315| -404.564|    56.34%|   0:00:05.0| 1576.3M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][9][3]/D               |
|  -0.791|   -3.961|-169.311| -404.560|    56.43%|   0:00:04.0| 1576.3M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][9][3]/D               |
|  -0.791|   -3.961|-169.295| -404.544|    56.46%|   0:00:03.0| 1576.3M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][9][3]/D               |
|  -0.788|   -3.961|-169.303| -404.552|    56.51%|   0:00:00.0| 1576.3M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][9][3]/D               |
|  -0.788|   -3.961|-169.267| -404.517|    56.51%|   0:00:10.0| 1579.2M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][9][3]/D               |
|  -0.788|   -3.961|-169.249| -404.498|    56.51%|   0:00:00.0| 1579.2M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][9][3]/D               |
|  -0.785|   -3.961|-169.107| -404.357|    56.67%|   0:00:02.0| 1579.2M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][9][3]/D               |
|  -0.785|   -3.961|-168.982| -404.232|    56.73%|   0:00:04.0| 1579.2M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][0][3]/D               |
|  -0.785|   -3.961|-168.980| -404.230|    56.79%|   0:00:07.0| 1579.2M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][0][3]/D               |
|  -0.785|   -3.961|-168.886| -404.136|    56.88%|   0:00:06.0| 1560.1M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][8][2]/D               |
|  -0.783|   -3.961|-168.780| -404.030|    56.91%|   0:00:01.0| 1560.1M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][9][3]/D               |
|  -0.783|   -3.961|-168.770| -404.020|    56.91%|   0:00:00.0| 1560.1M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][9][3]/D               |
|  -0.783|   -3.961|-168.749| -403.999|    56.96%|   0:00:04.0| 1579.2M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][4][2]/D               |
|  -0.784|   -3.961|-168.337| -403.586|    57.17%|   0:00:09.0| 1579.2M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][3][3]/D               |
|  -0.784|   -3.961|-168.179| -403.429|    57.31%|   0:00:02.0| 1560.1M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][3][3]/D               |
|  -0.784|   -3.961|-168.431| -403.681|    57.43%|   0:00:03.0| 1560.1M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][3][3]/D               |
|  -0.784|   -3.961|-168.240| -403.490|    57.51%|   0:00:01.0| 1560.1M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][3][3]/D               |
|  -0.784|   -3.962|-168.315| -403.565|    57.51%|   0:00:01.0| 1579.2M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][3][3]/D               |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:26 real=0:02:26 mem=1579.2M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                  End Point                   |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------+
|  -3.962|   -3.962|-242.286| -403.565|    57.51%|   0:00:00.0| 1579.2M|func_view_wc|  default| addr_port2[16]                               |
|  -3.948|   -3.948|-242.243| -403.523|    57.72%|   0:00:48.0| 1569.6M|func_view_wc|  default| addr_port2[16]                               |
|  -3.945|   -3.945|-242.381| -403.661|    57.81%|   0:00:02.0| 1569.6M|func_view_wc|  default| addr_port2[16]                               |
|  -3.945|   -3.945|-242.369| -403.648|    57.81%|   0:00:06.0| 1569.6M|func_view_wc|  default| addr_port2[16]                               |
|  -3.943|   -3.943|-242.337| -403.617|    57.88%|   0:00:03.0| 1569.6M|func_view_wc|  default| addr_port1[16]                               |
|  -3.943|   -3.943|-242.337| -403.616|    57.89%|   0:00:06.0| 1569.6M|func_view_wc|  default| addr_port1[16]                               |
|  -3.941|   -3.941|-242.357| -403.637|    58.01%|   0:00:01.0| 1569.6M|func_view_wc|  default| addr_port2[16]                               |
|  -3.941|   -3.941|-242.292| -403.571|    58.00%|   0:00:06.0| 1569.6M|func_view_wc|  default| addr_port2[16]                               |
|  -3.941|   -3.941|-242.239| -403.519|    58.03%|   0:00:01.0| 1569.6M|func_view_wc|  default| addr_port2[16]                               |
|  -3.940|   -3.940|-242.213| -403.492|    58.10%|   0:00:03.0| 1569.6M|func_view_wc|  default| addr_port2[16]                               |
|  -3.940|   -3.940|-242.207| -403.487|    58.15%|   0:00:02.0| 1569.6M|func_view_wc|  default| addr_port2[16]                               |
|  -3.940|   -3.940|-242.182| -403.462|    58.15%|   0:00:01.0| 1569.6M|func_view_wc|  default| addr_port2[16]                               |
|  -3.937|   -3.937|-242.179| -403.459|    58.15%|   0:00:00.0| 1569.6M|func_view_wc|  default| addr_port2[16]                               |
|  -3.937|   -3.937|-242.164| -403.443|    58.20%|   0:00:04.0| 1569.6M|func_view_wc|  default| addr_port2[16]                               |
|  -3.937|   -3.937|-242.145| -403.425|    58.32%|   0:00:06.0| 1569.6M|func_view_wc|  default| addr_port2[16]                               |
|  -3.937|   -3.937|-242.141| -403.420|    58.37%|   0:00:03.0| 1569.6M|func_view_wc|  default| addr_port2[16]                               |
|  -3.936|   -3.936|-242.137| -403.417|    58.41%|   0:00:01.0| 1569.6M|func_view_wc|  default| addr_port2[16]                               |
|  -3.936|   -3.936|-242.134| -403.413|    58.44%|   0:00:01.0| 1569.6M|func_view_wc|  default| addr_port2[16]                               |
|  -3.936|   -3.936|-242.131| -403.411|    58.46%|   0:00:01.0| 1569.6M|func_view_wc|  default| addr_port2[16]                               |
|  -3.936|   -3.936|-242.131| -403.411|    58.46%|   0:00:00.0| 1569.6M|func_view_wc|  default| addr_port2[16]                               |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:35 real=0:01:35 mem=1569.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:04:01 real=0:04:01 mem=1569.6M) ***
** GigaOpt Optimizer WNS Slack -3.936 TNS Slack -403.411 Density 58.46
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -3.936  TNS Slack -403.411 Density 58.46
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    58.46%|        -|  -3.936|-403.411|   0:00:00.0| 1569.6M|
|    58.33%|       18|  -3.936|-403.302|   0:00:01.0| 1569.6M|
|    58.33%|        0|  -3.936|-403.302|   0:00:00.0| 1569.6M|
|    57.73%|      227|  -3.936|-403.853|   0:00:02.0| 1569.6M|
|    57.73%|        0|  -3.936|-403.853|   0:00:00.0| 1569.6M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -3.936  TNS Slack -403.853 Density 57.73
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:03.2) (real = 0:00:03.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=1569.65M, totSessionCpu=0:19:48).
*** Starting refinePlace (0:19:49 mem=1569.6M) ***
Total net bbox length = 6.950e+04 (4.508e+04 2.442e+04) (ext = 2.539e+04)
Move report: Timing Driven Placement moves 1299 insts, mean move: 3.26 um, max move: 19.60 um
	Max move on inst (MLP/FE_OCPC556_n_8461): (266.80, 314.20) --> (268.40, 296.20)
	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1569.6MB
Move report: Detail placement moves 1143 insts, mean move: 0.55 um, max move: 3.40 um
	Max move on inst (MLP/fc1_mag_mul_reg[1][6][2]): (306.80, 294.40) --> (305.20, 292.60)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1569.6MB
Summary Report:
Instances move: 2089 (out of 4303 movable)
Instances flipped: 8
Mean displacement: 2.27 um
Max displacement: 19.60 um (Instance: MLP/FE_OCPC556_n_8461) (266.8, 314.2) -> (268.4, 296.2)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKND2
Total net bbox length = 7.012e+04 (4.565e+04 2.448e+04) (ext = 2.538e+04)
Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1569.6MB
*** Finished refinePlace (0:19:49 mem=1569.6M) ***
Finished re-routing un-routed nets (0:00:00.0 1569.6M)


Density : 0.5804
Max route overflow : 0.0023


*** Finish Physical Update (cpu=0:00:01.1 real=0:00:01.0 mem=1569.6M) ***
** GigaOpt Optimizer WNS Slack -3.936 TNS Slack -404.503 Density 58.04
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 3
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                  End Point                   |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------+
|  -0.796|   -3.936|-169.400| -404.503|    58.04%|   0:00:00.0| 1569.6M|func_view_wc|  reg2reg| CREATE_ACT/addr_calc_inst/addr1_x_reg[7]/D   |
|  -0.782|   -3.936|-169.103| -404.206|    58.56%|   0:01:02.0| 1588.7M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][9][3]/D               |
|  -0.782|   -3.936|-168.992| -404.095|    58.66%|   0:00:05.0| 1588.7M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][9][3]/D               |
|  -0.782|   -3.936|-168.942| -404.045|    58.71%|   0:00:00.0| 1588.7M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][9][3]/D               |
|  -0.782|   -3.936|-168.770| -403.872|    58.92%|   0:00:17.0| 1588.7M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][9][3]/D               |
|  -0.780|   -3.936|-168.492| -403.595|    59.10%|   0:00:05.0| 1588.7M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][3][3]/D               |
|  -0.780|   -3.936|-168.396| -403.499|    59.10%|   0:00:06.0| 1588.7M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][3][3]/D               |
|  -0.779|   -3.936|-168.471| -403.574|    59.20%|   0:00:00.0| 1588.7M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][0][3]/D               |
|  -0.775|   -3.936|-168.565| -403.668|    59.25%|   0:00:02.0| 1588.7M|func_view_wc|  reg2reg| CREATE_ACT/addr_calc_inst/addr1_x_reg[5]/D   |
|  -0.774|   -3.936|-168.553| -403.656|    59.28%|   0:00:14.0| 1569.6M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][9][3]/D               |
|  -0.774|   -3.936|-168.464| -403.567|    59.27%|   0:00:04.0| 1569.6M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][9][3]/D               |
|  -0.774|   -3.936|-168.216| -403.319|    59.40%|   0:00:01.0| 1569.6M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][9][3]/D               |
|  -0.774|   -3.936|-168.118| -403.221|    59.49%|   0:00:03.0| 1569.6M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][9][3]/D               |
|  -0.774|   -3.936|-168.113| -403.216|    59.83%|   0:00:20.0| 1588.7M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][9][3]/D               |
|  -0.774|   -3.936|-168.110| -403.213|    59.83%|   0:00:00.0| 1588.7M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][9][3]/D               |
|  -0.774|   -3.936|-168.063| -403.166|    59.94%|   0:00:03.0| 1588.7M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][9][3]/D               |
|  -0.775|   -3.936|-167.971| -403.074|    59.98%|   0:00:02.0| 1588.7M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][9][3]/D               |
|  -0.775|   -3.936|-167.976| -403.079|    60.00%|   0:00:00.0| 1588.7M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][9][3]/D               |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:24 real=0:02:24 mem=1588.7M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                  End Point                   |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------+
|  -3.936|   -3.936|-242.115| -403.079|    60.00%|   0:00:00.0| 1588.7M|func_view_wc|  default| addr_port2[16]                               |
|  -3.931|   -3.931|-242.033| -402.996|    60.08%|   0:00:26.0| 1569.6M|func_view_wc|  default| addr_port2[16]                               |
|  -3.934|   -3.934|-242.018| -402.981|    60.13%|   0:00:07.0| 1569.6M|func_view_wc|  default| addr_port2[16]                               |
|  -3.934|   -3.934|-242.018| -402.982|    60.18%|   0:00:03.0| 1569.6M|func_view_wc|  default| addr_port2[16]                               |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:36.1 real=0:00:36.0 mem=1569.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:03:00 real=0:03:00 mem=1569.6M) ***
** GigaOpt Optimizer WNS Slack -3.934 TNS Slack -402.982 Density 60.18
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -3.934  TNS Slack -402.982 Density 60.18
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    60.18%|        -|  -3.934|-402.982|   0:00:00.0| 1569.6M|
|    60.10%|       10|  -3.934|-403.586|   0:00:01.0| 1569.6M|
|    60.10%|        0|  -3.934|-403.586|   0:00:00.0| 1569.6M|
|    59.49%|      251|  -3.932|-403.723|   0:00:02.0| 1569.6M|
|    59.49%|        2|  -3.932|-403.723|   0:00:00.0| 1569.6M|
|    59.49%|        0|  -3.932|-403.723|   0:00:00.0| 1569.6M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -3.932  TNS Slack -403.723 Density 59.49
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:03.4) (real = 0:00:03.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=1569.65M, totSessionCpu=0:22:53).
*** Starting refinePlace (0:22:53 mem=1569.6M) ***
Total net bbox length = 7.072e+04 (4.600e+04 2.473e+04) (ext = 2.538e+04)
Move report: Timing Driven Placement moves 1762 insts, mean move: 5.40 um, max move: 22.80 um
	Max move on inst (MLP/FE_OCPC567_FE_OFN73_n_7876): (258.40, 274.60) --> (274.00, 267.40)
	Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 1569.6MB
Move report: Detail placement moves 862 insts, mean move: 0.50 um, max move: 3.60 um
	Max move on inst (CREATE_ACT/addr_calc_inst/addr2_y_reg[7]): (244.40, 244.00) --> (244.40, 240.40)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1569.6MB
Summary Report:
Instances move: 2303 (out of 4341 movable)
Instances flipped: 3
Mean displacement: 4.27 um
Max displacement: 22.80 um (Instance: MLP/FE_OCPC567_FE_OFN73_n_7876) (258.4, 274.6) -> (274, 267.4)
	Length: 9 sites, height: 1 rows, site name: core, cell type: BUFFD4
Total net bbox length = 7.158e+04 (4.638e+04 2.520e+04) (ext = 2.538e+04)
Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 1569.6MB
*** Finished refinePlace (0:22:54 mem=1569.6M) ***
Finished re-routing un-routed nets (0:00:00.0 1569.6M)


Density : 0.5965
Max route overflow : 0.0023


*** Finish Physical Update (cpu=0:00:01.9 real=0:00:02.0 mem=1569.6M) ***
** GigaOpt Optimizer WNS Slack -3.932 TNS Slack -404.069 Density 59.65
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 4
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                  End Point                   |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------+
|  -0.793|   -3.932|-169.166| -404.069|    59.65%|   0:00:00.0| 1569.6M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][3][3]/D               |
|  -0.782|   -3.932|-169.235| -404.138|    59.92%|   0:00:42.0| 1569.6M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][3][3]/D               |
|  -0.779|   -3.932|-169.322| -404.225|    59.97%|   0:00:01.0| 1588.7M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][7][3]/D               |
|  -0.778|   -3.932|-169.357| -404.260|    60.01%|   0:00:03.0| 1588.7M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][7][3]/D               |
|  -0.778|   -3.932|-169.062| -403.965|    60.32%|   0:00:23.0| 1588.7M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][7][3]/D               |
|  -0.778|   -3.932|-169.019| -403.922|    60.55%|   0:00:05.0| 1588.7M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][7][3]/D               |
|  -0.778|   -3.932|-169.055| -403.958|    60.56%|   0:00:01.0| 1588.7M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][7][3]/D               |
|  -0.778|   -3.932|-169.027| -403.931|    60.57%|   0:00:01.0| 1588.7M|func_view_wc|  reg2reg| MLP/n_beats_reg[0]/CP                        |
|  -0.778|   -3.932|-168.965| -403.868|    60.58%|   0:00:00.0| 1588.7M|func_view_wc|  reg2reg| MLP/n_beats_reg[0]/CP                        |
Analyzing useful skew in preCTS mode ...
The view delay ratios are: (func_view_wc 1) (func_view_bc 0.450833)
 ** Useful skew failure reasons **
The sequential element MLP/n_beats_reg[0] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[3] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.764|   -3.932|-167.335| -402.238|    60.59%|   0:00:09.0| 1588.7M|func_view_wc|  reg2reg| CREATE_ACT/addr_calc_inst/addr1_x_reg[6]/D   |
|  -0.764|   -3.932|-167.322| -402.225|    60.59%|   0:00:09.0| 1569.6M|func_view_wc|  reg2reg| CREATE_ACT/addr_calc_inst/addr1_x_reg[6]/D   |
|  -0.760|   -3.932|-167.094| -401.997|    60.73%|   0:00:01.0| 1569.6M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][9][3]/D               |
|  -0.758|   -3.932|-166.922| -401.826|    60.70%|   0:00:10.0| 1588.7M|func_view_wc|  reg2reg| CREATE_ACT/addr_calc_inst/addr1_x_reg[7]/D   |
|  -0.758|   -3.932|-166.901| -401.804|    60.70%|   0:00:07.0| 1588.7M|func_view_wc|  reg2reg| CREATE_ACT/addr_calc_inst/addr1_x_reg[7]/D   |
|  -0.758|   -3.932|-166.901| -401.804|    60.84%|   0:00:01.0| 1588.7M|func_view_wc|  reg2reg| CREATE_ACT/addr_calc_inst/addr1_y_reg[7]/D   |
|  -0.758|   -3.932|-166.789| -401.692|    61.06%|   0:00:11.0| 1569.6M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][7][3]/D               |
|  -0.758|   -3.932|-166.736| -401.639|    61.17%|   0:00:05.0| 1569.6M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][7][3]/D               |
Analyzing useful skew in preCTS mode ...
|  -0.751|   -3.932|-161.842| -396.745|    61.18%|   0:00:08.0| 1584.2M|func_view_wc|  reg2reg| CREATE_ACT/addr_calc_inst/addr1_x_reg[7]/D   |
|  -0.743|   -3.932|-161.729| -396.632|    61.21%|   0:00:00.0| 1584.2M|func_view_wc|  reg2reg| CREATE_ACT/addr_calc_inst/addr1_x_reg[7]/D   |
|  -0.743|   -3.932|-161.495| -396.398|    61.21%|   0:00:04.0| 1584.2M|func_view_wc|  reg2reg| CREATE_ACT/addr_calc_inst/addr1_x_reg[7]/D   |
|  -0.743|   -3.932|-161.481| -396.384|    61.22%|   0:00:01.0| 1584.2M|func_view_wc|  reg2reg| CREATE_ACT/addr_calc_inst/addr1_x_reg[7]/D   |
|  -0.743|   -3.932|-161.393| -396.296|    61.25%|   0:00:01.0| 1584.2M|func_view_wc|  reg2reg| CREATE_ACT/addr_calc_inst/addr1_x_reg[7]/D   |
|  -0.743|   -3.932|-161.336| -396.240|    61.29%|   0:00:06.0| 1584.2M|func_view_wc|  reg2reg| CREATE_ACT/addr_calc_inst/addr1_x_reg[7]/D   |
|  -0.742|   -3.932|-161.388| -396.291|    61.37%|   0:00:02.0| 1584.2M|func_view_wc|  reg2reg| CREATE_ACT/addr_calc_inst/addr1_x_reg[7]/D   |
|  -0.742|   -3.932|-161.304| -396.207|    61.38%|   0:00:00.0| 1584.2M|func_view_wc|  reg2reg| CREATE_ACT/addr_calc_inst/addr1_x_reg[7]/D   |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element MLP/n_beats_reg[0] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[3] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[2] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[1] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element MLP/n_beats_reg[0] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[3] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[2] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[1] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element MLP/n_beats_reg[0] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[3] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[2] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[1] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[3] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[1] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.730|   -3.932|-160.750| -395.653|    61.39%|   0:00:01.0| 1584.2M|func_view_wc|  reg2reg| CREATE_ACT/addr_calc_inst/addr1_x_reg[7]/D   |
|  -0.723|   -3.932|-160.809| -395.712|    61.41%|   0:00:00.0| 1584.2M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][7][3]/D               |
|  -0.723|   -3.932|-160.716| -395.619|    61.42%|   0:00:01.0| 1584.2M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][7][3]/D               |
|  -0.723|   -3.932|-160.624| -395.527|    61.50%|   0:00:02.0| 1584.2M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][7][3]/D               |
|  -0.723|   -3.932|-160.502| -395.405|    61.55%|   0:00:00.0| 1584.2M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][7][3]/D               |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element MLP/n_beats_reg[0] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[3] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[1] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[2] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[3] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[1] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element MLP/n_beats_reg[0] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[3] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[1] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[2] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[3] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[1] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element MLP/n_beats_reg[0] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[3] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[1] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[2] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[3] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[1] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.723|   -3.932|-160.476| -395.379|    61.59%|   0:00:01.0| 1584.2M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][7][3]/D               |
|  -0.723|   -3.932|-160.409| -395.313|    61.61%|   0:00:00.0| 1584.2M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][7][3]/D               |
|  -0.723|   -3.932|-160.409| -395.313|    61.61%|   0:00:00.0| 1584.2M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][7][3]/D               |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:36 real=0:02:36 mem=1584.2M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                  End Point                   |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------+
|  -3.932|   -3.932|-242.615| -395.313|    61.61%|   0:00:00.0| 1584.2M|func_view_wc|  default| addr_port2[16]                               |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element CREATE_ACT/addr_port1_y_reg[1] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/addr_port1_y_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[0] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[3] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[1] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[2] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[3] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[1] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element CREATE_ACT/addr_port1_y_reg[1] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/addr_port1_y_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[0] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[3] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[1] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[2] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[3] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[1] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element CREATE_ACT/addr_port1_y_reg[1] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/addr_port1_y_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/addr_port2_y_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[0] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[3] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[1] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[2] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[3] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[1] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -3.928|   -3.928|-242.492| -395.189|    61.72%|   0:00:27.0| 1579.2M|func_view_wc|  default| addr_port1[16]                               |
|  -3.926|   -3.926|-242.480| -395.178|    61.83%|   0:00:08.0| 1579.2M|func_view_wc|  default| addr_port1[16]                               |
|  -3.927|   -3.927|-242.440| -395.138|    61.86%|   0:00:03.0| 1579.2M|func_view_wc|  default| addr_port1[16]                               |
|  -3.927|   -3.927|-242.439| -395.137|    61.92%|   0:00:01.0| 1579.2M|func_view_wc|  default| addr_port1[16]                               |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element CREATE_ACT/addr_port1_y_reg[1] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/addr_port1_y_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/addr_port2_y_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[0] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[3] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[1] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[2] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[3] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[1] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element CREATE_ACT/addr_port1_y_reg[1] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/addr_port1_y_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/addr_port2_y_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[0] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[3] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[1] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[2] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[3] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[1] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element CREATE_ACT/addr_port1_y_reg[1] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/addr_port1_y_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/addr_port2_y_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[0] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[3] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[1] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[2] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[3] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[1] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -3.927|   -3.927|-242.440| -395.137|    61.93%|   0:00:00.0| 1579.2M|func_view_wc|  default| addr_port1[16]                               |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:39.2 real=0:00:39.0 mem=1579.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:03:15 real=0:03:15 mem=1579.2M) ***
** GigaOpt Optimizer WNS Slack -3.927 TNS Slack -395.137 Density 61.93
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -3.927  TNS Slack -395.137 Density 61.93
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    61.93%|        -|  -3.927|-395.137|   0:00:00.0| 1579.2M|
|    61.85%|       10|  -3.927|-395.004|   0:00:01.0| 1579.2M|
|    61.85%|        0|  -3.927|-395.004|   0:00:00.0| 1579.2M|
|    61.06%|      287|  -3.926|-394.908|   0:00:02.0| 1579.2M|
|    61.06%|        1|  -3.926|-394.892|   0:00:00.0| 1579.2M|
|    61.06%|        0|  -3.926|-394.892|   0:00:00.0| 1579.2M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -3.926  TNS Slack -394.892 Density 61.06
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:03.7) (real = 0:00:04.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:04, real=0:00:04, mem=1579.19M, totSessionCpu=0:26:14).
*** Starting refinePlace (0:26:14 mem=1579.2M) ***
Total net bbox length = 7.220e+04 (4.672e+04 2.548e+04) (ext = 2.538e+04)
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1579.2MB
Move report: Detail placement moves 1246 insts, mean move: 0.63 um, max move: 3.80 um
	Max move on inst (CREATE_ACT/addr_calc_inst/FE_OCPC618_n_473): (222.40, 238.60) --> (224.40, 236.80)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1579.2MB
Summary Report:
Instances move: 1246 (out of 4382 movable)
Instances flipped: 0
Mean displacement: 0.63 um
Max displacement: 3.80 um (Instance: CREATE_ACT/addr_calc_inst/FE_OCPC618_n_473) (222.4, 238.6) -> (224.4, 236.8)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKBD1
Total net bbox length = 7.257e+04 (4.693e+04 2.564e+04) (ext = 2.538e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1579.2MB
*** Finished refinePlace (0:26:14 mem=1579.2M) ***
Finished re-routing un-routed nets (0:00:00.0 1579.2M)


Density : 0.6122
Max route overflow : 0.0023


*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=1579.2M) ***
** GigaOpt Optimizer WNS Slack -3.926 TNS Slack -395.015 Density 61.22
Optimizer WNS Pass 5
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                  End Point                   |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------+
|  -0.717|   -3.926|-160.263| -395.015|    61.22%|   0:00:00.0| 1579.2M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][7][3]/D               |
|  -0.717|   -3.926|-159.715| -394.467|    61.28%|   0:00:25.0| 1579.2M|func_view_wc|  reg2reg| CREATE_ACT/addr_calc_inst/addr1_x_reg[7]/D   |
|  -0.717|   -3.926|-159.616| -394.368|    61.28%|   0:00:02.0| 1579.2M|func_view_wc|  reg2reg| CREATE_ACT/addr_calc_inst/addr1_x_reg[7]/D   |
|  -0.717|   -3.926|-159.633| -394.385|    61.46%|   0:00:03.0| 1579.2M|func_view_wc|  reg2reg| CREATE_ACT/addr_calc_inst/addr1_x_reg[7]/D   |
|  -0.717|   -3.926|-159.628| -394.380|    61.47%|   0:00:01.0| 1579.2M|func_view_wc|  reg2reg| CREATE_ACT/addr_calc_inst/addr1_x_reg[7]/D   |
|  -0.718|   -3.926|-159.562| -394.315|    61.57%|   0:00:08.0| 1579.2M|func_view_wc|  reg2reg| CREATE_ACT/addr_calc_inst/addr1_x_reg[7]/D   |
|  -0.718|   -3.926|-159.486| -394.238|    61.61%|   0:00:03.0| 1579.2M|func_view_wc|  reg2reg| CREATE_ACT/addr_calc_inst/addr1_x_reg[7]/D   |
|  -0.714|   -3.926|-159.475| -394.227|    61.64%|   0:00:01.0| 1579.2M|func_view_wc|  reg2reg| CREATE_ACT/addr_calc_inst/addr1_x_reg[7]/D   |
|  -0.711|   -3.926|-159.387| -394.139|    61.77%|   0:00:05.0| 1579.2M|func_view_wc|  reg2reg| CREATE_ACT/addr_calc_inst/addr2_x_reg[7]/D   |
|  -0.710|   -3.926|-159.350| -394.102|    61.76%|   0:00:08.0| 1579.2M|func_view_wc|  reg2reg| CREATE_ACT/addr_calc_inst/addr1_y_reg[8]/D   |
|  -0.710|   -3.926|-159.337| -394.089|    61.77%|   0:00:04.0| 1579.2M|func_view_wc|  reg2reg| CREATE_ACT/addr_calc_inst/addr1_y_reg[8]/D   |
|  -0.710|   -3.926|-159.132| -393.884|    61.86%|   0:00:01.0| 1579.2M|func_view_wc|  reg2reg| CREATE_ACT/addr_calc_inst/addr1_y_reg[8]/D   |
|  -0.710|   -3.926|-159.171| -393.923|    62.02%|   0:00:07.0| 1579.2M|func_view_wc|  reg2reg| CREATE_ACT/addr_calc_inst/addr1_y_reg[8]/D   |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element CREATE_ACT/addr_port2_y_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[1] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[2] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[3] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[1] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element CREATE_ACT/addr_port2_y_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[1] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[2] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[3] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[1] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element CREATE_ACT/addr_port2_y_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[0] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[3] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[1] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[2] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[3] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[1] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[2] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.697|   -3.926|-156.933| -391.685|    62.15%|   0:00:09.0| 1584.2M|func_view_wc|  reg2reg| CREATE_ACT/addr_calc_inst/addr1_y_reg[8]/D   |
|  -0.697|   -3.926|-156.874| -391.627|    62.15%|   0:00:01.0| 1584.2M|func_view_wc|  reg2reg| CREATE_ACT/addr_calc_inst/addr1_y_reg[8]/D   |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element CREATE_ACT/addr_port2_y_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[0] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[3] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[1] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[2] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[3] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[1] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[2] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element CREATE_ACT/addr_port2_y_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[0] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[3] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[1] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[2] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[3] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[1] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[2] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element CREATE_ACT/addr_port2_y_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[0] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[3] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[1] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[2] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[3] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[1] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[2] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[0] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.690|   -3.926|-153.517| -388.270|    62.27%|   0:00:16.0| 1579.2M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][0][3]/D               |
|  -0.687|   -3.926|-153.379| -388.131|    62.38%|   0:00:00.0| 1579.2M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][4][2]/D               |
|  -0.687|   -3.926|-153.318| -388.070|    62.33%|   0:00:10.0| 1598.3M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][7][3]/D               |
|  -0.686|   -3.926|-153.232| -387.984|    62.30%|   0:00:06.0| 1598.3M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][0][3]/D               |
|  -0.686|   -3.926|-153.170| -387.922|    62.27%|   0:00:03.0| 1598.3M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][0][3]/D               |
|  -0.685|   -3.926|-153.097| -387.849|    62.38%|   0:00:01.0| 1598.3M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][0][3]/D               |
|  -0.683|   -3.926|-152.899| -387.651|    62.43%|   0:00:02.0| 1598.3M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][0][3]/D               |
|  -0.683|   -3.926|-152.889| -387.641|    62.43%|   0:00:04.0| 1598.3M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][0][3]/D               |
|  -0.683|   -3.926|-152.815| -387.567|    62.47%|   0:00:00.0| 1598.3M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][0][3]/D               |
|  -0.685|   -3.926|-152.336| -387.088|    62.76%|   0:00:21.0| 1598.3M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][0][3]/D               |
|  -0.684|   -3.926|-152.057| -386.810|    62.91%|   0:00:06.0| 1598.3M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][0][3]/D               |
|  -0.685|   -3.926|-151.946| -386.698|    63.00%|   0:00:01.0| 1598.3M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][0][3]/D               |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element CREATE_ACT/addr_port2_y_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[1] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[2] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[3] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[1] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[2] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[0] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element CREATE_ACT/addr_port2_y_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[1] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[2] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[3] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[1] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[2] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[0] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element CREATE_ACT/addr_port2_y_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[1] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[2] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[3] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[1] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[2] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[0] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.674|   -3.926|-148.460| -383.212|    63.03%|   0:00:03.0| 1598.3M|func_view_wc|  reg2reg| MLP/fc1_out_reg[9][3]/D                      |
|  -0.672|   -3.926|-148.444| -383.196|    63.06%|   0:00:00.0| 1598.3M|func_view_wc|  reg2reg| MLP/fc1_out_reg[9][3]/D                      |
|  -0.672|   -3.926|-148.141| -382.893|    63.07%|   0:00:00.0| 1598.3M|func_view_wc|  reg2reg| MLP/fc1_out_reg[9][3]/D                      |
|  -0.663|   -3.926|-148.169| -382.921|    63.12%|   0:00:00.0| 1598.3M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][9][2]/CN              |
|  -0.663|   -3.926|-148.160| -382.912|    63.12%|   0:00:02.0| 1598.3M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][9][2]/CN              |
|  -0.660|   -3.926|-148.107| -382.859|    63.15%|   0:00:00.0| 1598.3M|func_view_wc|  reg2reg| MLP/fc1_out_reg[0][3]/D                      |
|  -0.659|   -3.926|-148.096| -382.848|    63.15%|   0:00:03.0| 1579.2M|func_view_wc|  reg2reg| MLP/fc1_out_reg[9][3]/D                      |
|  -0.654|   -3.926|-148.054| -382.806|    63.21%|   0:00:01.0| 1579.2M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][0][3]/D               |
|  -0.654|   -3.926|-148.005| -382.757|    63.25%|   0:00:01.0| 1579.2M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][0][3]/D               |
|  -0.654|   -3.926|-147.987| -382.739|    63.26%|   0:00:00.0| 1579.2M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][0][3]/D               |
|  -0.654|   -3.926|-147.824| -382.576|    63.32%|   0:00:02.0| 1579.2M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][0][3]/D               |
|  -0.654|   -3.926|-147.720| -382.472|    63.38%|   0:00:01.0| 1579.2M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][0][3]/D               |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element CREATE_ACT/addr_port2_y_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[0] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[3] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[1] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[2] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[3] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[1] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[2] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[0] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element CREATE_ACT/addr_port2_y_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[0] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[3] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[1] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[2] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[3] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[1] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[2] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[0] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element CREATE_ACT/addr_port2_y_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[0] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[3] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[1] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[2] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[3] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[1] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[2] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[0] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.654|   -3.926|-147.608| -382.360|    63.44%|   0:00:01.0| 1579.2M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][0][3]/D               |
|  -0.654|   -3.926|-147.604| -382.357|    63.45%|   0:00:00.0| 1579.2M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][0][3]/D               |
|  -0.654|   -3.926|-147.604| -382.356|    63.45%|   0:00:00.0| 1579.2M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][0][3]/D               |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:43 real=0:02:42 mem=1579.2M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                  End Point                   |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------+
|  -3.926|   -3.926|-242.656| -382.356|    63.45%|   0:00:00.0| 1579.2M|func_view_wc|  default| addr_port1[16]                               |
|  -3.923|   -3.923|-242.556| -382.258|    63.56%|   0:00:20.0| 1579.2M|func_view_wc|  default| addr_port1[16]                               |
|  -3.924|   -3.924|-242.540| -382.243|    63.63%|   0:00:07.0| 1579.2M|func_view_wc|  default| addr_port1[16]                               |
|  -3.924|   -3.924|-242.535| -382.239|    63.68%|   0:00:01.0| 1579.2M|func_view_wc|  default| addr_port1[16]                               |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element CREATE_ACT/addr_port1_y_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/addr_port2_y_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[0] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[3] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[1] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[2] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[3] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[1] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[2] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[0] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element CREATE_ACT/addr_port1_y_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/addr_port2_y_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[0] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[3] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[1] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[2] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[3] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[1] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[2] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[0] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element CREATE_ACT/addr_port1_y_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/addr_port2_y_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[0] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[3] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[1] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[2] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[3] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[1] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[2] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[0] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -3.924|   -3.924|-242.524| -382.228|    63.70%|   0:00:01.0| 1579.2M|func_view_wc|  default| addr_port1[16]                               |
|  -3.924|   -3.924|-242.524| -382.228|    63.70%|   0:00:00.0| 1579.2M|func_view_wc|  default| addr_port1[16]                               |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:28.9 real=0:00:29.0 mem=1579.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:03:12 real=0:03:11 mem=1579.2M) ***
** GigaOpt Optimizer WNS Slack -3.924 TNS Slack -382.228 Density 63.70
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -3.924  TNS Slack -382.228 Density 63.70
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    63.70%|        -|  -3.924|-382.228|   0:00:00.0| 1579.2M|
|    63.56%|       16|  -3.924|-382.019|   0:00:01.0| 1579.2M|
|    63.56%|        0|  -3.924|-382.019|   0:00:00.0| 1579.2M|
|    62.65%|      290|  -3.924|-381.613|   0:00:02.0| 1579.2M|
|    62.65%|        2|  -3.924|-381.596|   0:00:00.0| 1579.2M|
|    62.65%|        0|  -3.924|-381.596|   0:00:00.0| 1579.2M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -3.924  TNS Slack -381.596 Density 62.65
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:03.9) (real = 0:00:04.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:04, real=0:00:04, mem=1579.19M, totSessionCpu=0:29:30).
*** Starting refinePlace (0:29:30 mem=1579.2M) ***
Total net bbox length = 7.318e+04 (4.723e+04 2.596e+04) (ext = 2.538e+04)
Move report: Timing Driven Placement moves 1216 insts, mean move: 4.72 um, max move: 22.00 um
	Max move on inst (MLP/FE_OCPC454_n_6534): (242.40, 290.80) --> (259.00, 296.20)
	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 1579.2MB
Move report: Detail placement moves 1359 insts, mean move: 0.62 um, max move: 6.20 um
	Max move on inst (CREATE_ACT/addr_calc_inst/g6655__4296): (217.80, 256.60) --> (222.20, 254.80)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1579.2MB
Summary Report:
Instances move: 2334 (out of 4420 movable)
Instances flipped: 8
Mean displacement: 2.79 um
Max displacement: 21.80 um (Instance: MLP/FE_OCPC454_n_6534) (242.4, 290.8) -> (258.8, 296.2)
	Length: 9 sites, height: 1 rows, site name: core, cell type: BUFFD4
Total net bbox length = 7.329e+04 (4.745e+04 2.584e+04) (ext = 2.538e+04)
Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 1579.2MB
*** Finished refinePlace (0:29:31 mem=1579.2M) ***
Finished re-routing un-routed nets (0:00:00.0 1579.2M)


Density : 0.6274
Max route overflow : 0.0023


*** Finish Physical Update (cpu=0:00:01.5 real=0:00:02.0 mem=1579.2M) ***
** GigaOpt Optimizer WNS Slack -3.924 TNS Slack -382.163 Density 62.74
Optimizer WNS Pass 6
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                  End Point                   |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------+
|  -0.653|   -3.924|-147.486| -382.163|    62.74%|   0:00:00.0| 1579.2M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][4][2]/D               |
|  -0.647|   -3.924|-146.603| -381.280|    63.38%|   0:00:57.0| 1579.2M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][0][3]/D               |
|  -0.647|   -3.924|-146.488| -381.165|    63.55%|   0:00:07.0| 1579.2M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][0][3]/D               |
|  -0.647|   -3.924|-146.472| -381.149|    63.59%|   0:00:01.0| 1579.2M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][0][3]/D               |
|  -0.647|   -3.924|-146.456| -381.133|    63.61%|   0:00:04.0| 1579.2M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][0][3]/D               |
|  -0.647|   -3.924|-146.445| -381.123|    63.64%|   0:00:01.0| 1579.2M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][0][3]/D               |
|  -0.647|   -3.924|-146.439| -381.117|    63.65%|   0:00:00.0| 1579.2M|func_view_wc|  reg2reg| MLP/n_beats_reg[0]/CP                        |
|  -0.647|   -3.924|-146.283| -380.960|    63.63%|   0:00:01.0| 1598.3M|func_view_wc|  reg2reg| MLP/n_beats_reg[0]/CP                        |
|  -0.647|   -3.924|-146.256| -380.933|    63.63%|   0:00:00.0| 1579.2M|func_view_wc|  reg2reg| MLP/n_beats_reg[0]/CP                        |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element CREATE_ACT/addr_port2_y_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[3] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[2] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[1] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[3] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[1] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[2] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[0] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element CREATE_ACT/addr_port2_y_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[3] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[2] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[1] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[3] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[1] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[2] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[0] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element CREATE_ACT/addr_port2_y_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[3] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[2] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[1] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[0] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[3] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[1] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[2] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[0] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.638|   -3.924|-144.977| -379.655|    63.63%|   0:00:06.0| 1584.2M|func_view_wc|  reg2reg| MLP/fc1_out_reg[0][3]/D                      |
|  -0.638|   -3.924|-144.854| -379.531|    63.69%|   0:00:01.0| 1584.2M|func_view_wc|  reg2reg| MLP/fc1_out_reg[0][2]/D                      |
|  -0.633|   -3.924|-144.820| -379.497|    63.74%|   0:00:01.0| 1584.2M|func_view_wc|  reg2reg| MLP/fc1_out_reg[0][3]/D                      |
|  -0.633|   -3.924|-144.630| -379.307|    63.80%|   0:00:07.0| 1584.2M|func_view_wc|  reg2reg| MLP/fc1_out_reg[0][3]/D                      |
|  -0.632|   -3.924|-144.633| -379.310|    63.84%|   0:00:02.0| 1584.2M|func_view_wc|  reg2reg| MLP/fc1_out_reg[0][3]/D                      |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element CREATE_ACT/addr_port2_y_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[2] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[3] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[0] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[1] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[3] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[1] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[2] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[0] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element CREATE_ACT/addr_port2_y_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[2] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[3] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[0] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[1] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[3] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[1] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[2] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[0] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element CREATE_ACT/addr_port2_y_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[2] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[3] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[0] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[1] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[3] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[1] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[2] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[0] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/fc1_pol_mul_reg[1][0][2] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.628|   -3.924|-144.622| -379.300|    63.94%|   0:00:10.0| 1603.3M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][7][3]/D               |
|  -0.627|   -3.924|-144.542| -379.219|    64.08%|   0:00:01.0| 1603.3M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][0][3]/D               |
|  -0.627|   -3.924|-144.416| -379.093|    64.14%|   0:00:03.0| 1579.2M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][0][3]/D               |
|  -0.627|   -3.924|-144.410| -379.087|    64.15%|   0:00:01.0| 1579.2M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][0][3]/D               |
|  -0.627|   -3.924|-144.274| -378.952|    64.26%|   0:00:02.0| 1579.2M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][0][3]/D               |
|  -0.627|   -3.924|-144.273| -378.951|    64.36%|   0:00:04.0| 1579.2M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][0][3]/D               |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element CREATE_ACT/addr_port2_y_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[0] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[3] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[1] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/fc1_pol_mul_reg[1][0][2] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[2] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[3] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[1] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[2] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[0] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element CREATE_ACT/addr_port2_y_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[0] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[3] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[1] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/fc1_pol_mul_reg[1][0][2] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[2] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[3] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[1] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[2] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[0] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element CREATE_ACT/addr_port2_y_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[0] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[3] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[1] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/fc1_pol_mul_reg[1][0][2] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[2] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[3] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[1] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[2] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[0] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.627|   -3.924|-144.272| -378.949|    64.36%|   0:00:01.0| 1579.2M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][0][3]/D               |
|  -0.627|   -3.924|-144.262| -378.940|    64.37%|   0:00:01.0| 1579.2M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][0][3]/D               |
|  -0.627|   -3.924|-144.254| -378.931|    64.39%|   0:00:00.0| 1579.2M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][0][3]/D               |
|  -0.627|   -3.924|-144.254| -378.931|    64.39%|   0:00:00.0| 1579.2M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][0][3]/D               |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:51 real=0:01:51 mem=1579.2M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                  End Point                   |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------+
|  -3.924|   -3.924|-242.753| -378.931|    64.39%|   0:00:00.0| 1579.2M|func_view_wc|  default| addr_port1[16]                               |
|  -3.919|   -3.919|-242.781| -378.960|    64.50%|   0:00:33.0| 1579.2M|func_view_wc|  default| addr_port1[16]                               |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element CREATE_ACT/addr_port2_y_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[0] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[3] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[1] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/fc1_pol_mul_reg[1][0][2] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[2] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[3] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[1] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[2] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[0] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element CREATE_ACT/addr_port2_y_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[0] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[3] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[1] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/fc1_pol_mul_reg[1][0][2] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[2] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[3] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[1] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[2] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[0] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element CREATE_ACT/addr_port2_y_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[0] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[3] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[1] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/fc1_pol_mul_reg[1][0][2] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[2] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[3] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[1] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[2] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[0] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -3.919|   -3.919|-242.784| -378.962|    64.53%|   0:00:02.0| 1579.2M|func_view_wc|  default| addr_port1[16]                               |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:34.8 real=0:00:35.0 mem=1579.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:26 real=0:02:26 mem=1579.2M) ***
** GigaOpt Optimizer WNS Slack -3.919 TNS Slack -378.962 Density 64.53
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -3.919  TNS Slack -378.962 Density 64.53
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    64.53%|        -|  -3.919|-378.962|   0:00:00.0| 1579.2M|
|    64.42%|       14|  -3.919|-378.925|   0:00:01.0| 1579.2M|
|    64.42%|        0|  -3.919|-378.925|   0:00:00.0| 1579.2M|
|    63.79%|      241|  -3.919|-378.899|   0:00:02.0| 1579.2M|
|    63.79%|        0|  -3.919|-378.899|   0:00:00.0| 1579.2M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -3.919  TNS Slack -378.899 Density 63.79
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:03.6) (real = 0:00:03.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:04, real=0:00:03, mem=1579.19M, totSessionCpu=0:32:01).
*** Starting refinePlace (0:32:01 mem=1579.2M) ***
Total net bbox length = 7.383e+04 (4.771e+04 2.612e+04) (ext = 2.538e+04)
Move report: Timing Driven Placement moves 1971 insts, mean move: 4.47 um, max move: 37.40 um
	Max move on inst (MLP/FE_RC_570_0): (278.00, 290.80) --> (311.80, 294.40)
	Runtime: CPU: 0:00:01.4 REAL: 0:00:02.0 MEM: 1579.2MB
Move report: Detail placement moves 740 insts, mean move: 0.50 um, max move: 3.60 um
	Max move on inst (MLP/g29961): (222.40, 312.40) --> (220.60, 314.20)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1579.2MB
Summary Report:
Instances move: 2308 (out of 4466 movable)
Instances flipped: 5
Mean displacement: 3.92 um
Max displacement: 37.40 um (Instance: MLP/FE_RC_570_0) (278, 290.8) -> (311.8, 294.4)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 7.397e+04 (4.782e+04 2.615e+04) (ext = 2.538e+04)
Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 1579.2MB
*** Finished refinePlace (0:32:03 mem=1579.2M) ***
Finished re-routing un-routed nets (0:00:00.0 1579.2M)


Density : 0.6389
Max route overflow : 0.0023


*** Finish Physical Update (cpu=0:00:01.8 real=0:00:02.0 mem=1579.2M) ***
** GigaOpt Optimizer WNS Slack -3.919 TNS Slack -379.622 Density 63.89
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 7
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                  End Point                   |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------+
|  -0.640|   -3.919|-144.894| -379.622|    63.89%|   0:00:00.0| 1579.2M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][3][3]/D               |
|  -0.622|   -3.919|-144.310| -379.038|    64.18%|   0:01:01.0| 1598.3M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][9][3]/D               |
|  -0.623|   -3.919|-144.159| -378.887|    64.54%|   0:00:22.0| 1579.2M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][7][3]/D               |
|  -0.623|   -3.919|-143.748| -378.476|    64.77%|   0:00:22.0| 1598.3M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][7][3]/D               |
|  -0.623|   -3.919|-143.839| -378.567|    64.95%|   0:00:06.0| 1598.3M|func_view_wc|  default| MLP/fc1_pol_mul_reg[1][7][3]/CP              |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element CREATE_ACT/addr_port2_y_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[0] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[2] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[1] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[3] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/fc1_pol_mul_reg[1][0][2] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[3] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[1] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[2] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[0] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element CREATE_ACT/addr_port2_y_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[0] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[2] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[1] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[3] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/fc1_pol_mul_reg[1][0][2] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[3] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[1] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[2] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[0] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element CREATE_ACT/addr_port2_y_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[0] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[2] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[1] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[3] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/fc1_pol_mul_reg[1][0][2] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[3] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[1] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[2] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[0] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.623|   -3.919|-143.776| -378.504|    65.08%|   0:00:04.0| 1598.3M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][7][3]/D               |
|  -0.623|   -3.919|-143.602| -378.330|    65.24%|   0:00:07.0| 1598.3M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][7][3]/D               |
|  -0.623|   -3.919|-143.621| -378.349|    65.36%|   0:00:03.0| 1598.3M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][7][3]/D               |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:05 real=0:02:05 mem=1598.3M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                  End Point                   |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------+
|  -3.919|   -3.919|-242.776| -378.349|    65.36%|   0:00:00.0| 1598.3M|func_view_wc|  default| addr_port1[16]                               |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element CREATE_ACT/addr_port2_y_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[0] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[2] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[1] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[3] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/fc1_pol_mul_reg[1][0][2] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[3] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[1] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[2] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[0] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element CREATE_ACT/addr_port2_y_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[0] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[2] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[1] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[3] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/fc1_pol_mul_reg[1][0][2] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[3] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[1] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[2] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[0] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element CREATE_ACT/addr_port2_y_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[0] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[2] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[1] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[3] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/n_beats_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element MLP/fc1_pol_mul_reg[1][0][2] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[3] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[1] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[4] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[2] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element CREATE_ACT/count_reg_reg[0] could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -3.919|   -3.919|-242.846| -378.419|    65.57%|   0:00:45.0| 1579.2M|func_view_wc|  default| addr_port1[16]                               |
|  -3.919|   -3.919|-242.846| -378.419|    65.60%|   0:00:02.0| 1579.2M|func_view_wc|  default| addr_port1[16]                               |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:46.8 real=0:00:47.0 mem=1579.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:52 real=0:02:52 mem=1579.2M) ***
** GigaOpt Optimizer WNS Slack -3.919 TNS Slack -378.419 Density 65.60
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -3.919  TNS Slack -378.419 Density 65.60
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    65.60%|        -|  -3.919|-378.419|   0:00:00.0| 1579.2M|
|    65.52%|       10|  -3.919|-378.296|   0:00:01.0| 1579.2M|
|    65.52%|        0|  -3.919|-378.296|   0:00:00.0| 1579.2M|
|    64.93%|      247|  -3.919|-378.408|   0:00:03.0| 1579.2M|
|    64.93%|        1|  -3.919|-378.408|   0:00:00.0| 1579.2M|
|    64.93%|        0|  -3.919|-378.408|   0:00:00.0| 1579.2M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -3.919  TNS Slack -378.408 Density 64.93
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:03.7) (real = 0:00:04.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:04, real=0:00:04, mem=1579.19M, totSessionCpu=0:34:59).
*** Starting refinePlace (0:34:59 mem=1579.2M) ***
Total net bbox length = 7.469e+04 (4.817e+04 2.652e+04) (ext = 2.538e+04)
Move report: Timing Driven Placement moves 571 insts, mean move: 4.55 um, max move: 38.20 um
	Max move on inst (MLP/FE_OCPC650_n_924): (255.20, 323.20) --> (254.80, 285.40)
	Runtime: CPU: 0:00:00.8 REAL: 0:00:00.0 MEM: 1579.2MB
Move report: Detail placement moves 1607 insts, mean move: 1.56 um, max move: 8.80 um
	Max move on inst (CREATE_ACT/addr_calc_inst/FE_RC_283_0): (216.80, 256.60) --> (225.60, 256.60)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1579.2MB
Summary Report:
Instances move: 1979 (out of 4505 movable)
Instances flipped: 1390
Mean displacement: 2.47 um
Max displacement: 39.40 um (Instance: MLP/FE_OCPC650_n_924) (255.2, 323.2) -> (253.6, 285.4)
	Length: 6 sites, height: 1 rows, site name: core, cell type: CKBD2
Total net bbox length = 7.298e+04 (4.635e+04 2.663e+04) (ext = 2.537e+04)
Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 1579.2MB
*** Finished refinePlace (0:35:00 mem=1579.2M) ***
Finished re-routing un-routed nets (0:00:00.0 1579.2M)


Density : 0.6504
Max route overflow : 0.0023


*** Finish Physical Update (cpu=0:00:01.5 real=0:00:01.0 mem=1579.2M) ***
** GigaOpt Optimizer WNS Slack -3.919 TNS Slack -379.059 Density 65.04
Recovering Place ECO bump
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                  End Point                   |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------+
|  -0.646|   -3.919|-144.328| -379.059|    65.04%|   0:00:01.0| 1579.2M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][7][3]/D               |
|  -0.625|   -3.919|-144.639| -379.370|    65.09%|   0:00:50.0| 1582.2M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][7][3]/D               |
|  -0.625|   -3.919|-144.622| -379.352|    65.07%|   0:00:06.0| 1582.2M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][7][3]/D               |
|  -0.625|   -3.919|-144.856| -379.586|    65.05%|   0:00:01.0| 1582.2M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][7][3]/D               |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:57.1 real=0:00:58.0 mem=1582.2M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                  End Point                   |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------+
|  -3.919|   -3.919|-242.875| -379.586|    65.05%|   0:00:00.0| 1582.2M|func_view_wc|  default| addr_port1[16]                               |
|  -3.918|   -3.918|-243.009| -379.721|    65.09%|   0:00:31.0| 1582.2M|func_view_wc|  default| addr_port2[16]                               |
|  -3.918|   -3.918|-243.009| -379.721|    65.09%|   0:00:00.0| 1582.2M|func_view_wc|  default| addr_port2[16]                               |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:31.6 real=0:00:31.0 mem=1582.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:29 real=0:01:29 mem=1582.2M) ***
*** Starting refinePlace (0:36:29 mem=1582.2M) ***
Total net bbox length = 7.336e+04 (4.655e+04 2.681e+04) (ext = 2.537e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1582.2MB
Summary Report:
Instances move: 0 (out of 4528 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 7.336e+04 (4.655e+04 2.681e+04) (ext = 2.537e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1582.2MB
*** Finished refinePlace (0:36:29 mem=1582.2M) ***
Finished re-routing un-routed nets (0:00:00.0 1582.2M)


Density : 0.6529
Max route overflow : 0.0023


*** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1582.2M) ***
** GigaOpt Optimizer WNS Slack -3.918 TNS Slack -379.721 Density 65.29
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:27:19 real=0:27:18 mem=1582.2M) ***

End: GigaOpt Optimization in WNS mode
*** Timing NOT met, worst failing slack is -3.918
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 79, Num usable cells 835
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 79, Num usable cells 835
Begin: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 580 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -3.918 TNS Slack -379.721 Density 65.29
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                  End Point                   |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------+
|  -0.625|   -3.918|-144.857| -379.721|    65.29%|   0:00:00.0| 1536.2M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][7][3]/D               |
|  -0.621|   -3.918|-143.757| -378.621|    65.59%|   0:01:09.0| 1599.1M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][6][2]/D               |
|  -0.621|   -3.918|-143.679| -378.543|    65.58%|   0:00:15.0| 1599.1M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][6][2]/D               |
|  -0.621|   -3.918|-143.639| -378.503|    65.58%|   0:00:01.0| 1599.1M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][6][2]/D               |
|  -0.621|   -3.918|-143.421| -378.285|    65.77%|   0:00:03.0| 1599.1M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][6][2]/D               |
|  -0.621|   -3.918|-143.385| -378.249|    65.79%|   0:00:00.0| 1599.1M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][6][2]/D               |
|  -0.621|   -3.918|-143.359| -378.223|    65.78%|   0:00:01.0| 1599.1M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][6][2]/D               |
|  -0.621|   -3.918|-143.265| -378.129|    65.84%|   0:00:01.0| 1599.1M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][6][2]/D               |
|  -0.621|   -3.918|-142.610| -377.474|    65.94%|   0:00:15.0| 1599.1M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][4][2]/D               |
|  -0.621|   -3.918|-142.608| -377.472|    65.94%|   0:00:00.0| 1599.1M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][4][2]/D               |
|  -0.621|   -3.918|-142.351| -377.215|    66.17%|   0:00:03.0| 1599.1M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][4][2]/D               |
|  -0.621|   -3.918|-142.332| -377.196|    66.19%|   0:00:01.0| 1599.1M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][4][2]/D               |
|  -0.621|   -3.918|-142.262| -377.126|    66.19%|   0:00:02.0| 1599.1M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][4][2]/D               |
|  -0.621|   -3.918|-142.256| -377.120|    66.27%|   0:00:00.0| 1599.1M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][4][2]/D               |
|  -0.621|   -3.918|-141.924| -376.788|    66.41%|   0:00:25.0| 1599.1M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][7][2]/D               |
|  -0.621|   -3.918|-141.861| -376.725|    66.42%|   0:00:01.0| 1599.1M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][7][2]/D               |
|  -0.622|   -3.918|-141.566| -376.430|    66.64%|   0:00:07.0| 1599.1M|func_view_wc|  reg2reg| MLP/fc1_out_reg[4][2]/D                      |
|  -0.622|   -3.918|-141.560| -376.424|    66.63%|   0:00:00.0| 1599.1M|func_view_wc|  reg2reg| MLP/fc1_out_reg[4][2]/D                      |
|  -0.622|   -3.918|-141.554| -376.418|    66.64%|   0:00:01.0| 1599.1M|func_view_wc|  reg2reg| MLP/fc1_out_reg[4][2]/D                      |
|  -0.622|   -3.918|-141.422| -376.286|    66.72%|   0:00:00.0| 1599.1M|func_view_wc|  reg2reg| MLP/fc1_out_reg[4][2]/D                      |
|  -0.622|   -3.918|-141.221| -376.085|    66.77%|   0:00:04.0| 1580.0M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][0][1]/D               |
|  -0.622|   -3.918|-141.201| -376.065|    66.78%|   0:00:02.0| 1580.0M|func_view_wc|  reg2reg| CREATE_ACT/addr_calc_inst/addr2_y_reg[4]/D   |
|  -0.622|   -3.918|-141.170| -376.034|    66.78%|   0:00:02.0| 1580.0M|func_view_wc|  reg2reg| CREATE_ACT/addr_calc_inst/addr2_y_reg[4]/D   |
|  -0.622|   -3.918|-141.027| -375.891|    66.89%|   0:00:00.0| 1580.0M|func_view_wc|  reg2reg| CREATE_ACT/addr_calc_inst/addr2_y_reg[4]/D   |
|  -0.622|   -3.918|-140.959| -375.823|    66.90%|   0:00:00.0| 1580.0M|func_view_wc|  reg2reg| CREATE_ACT/addr_calc_inst/addr2_y_reg[4]/D   |
|  -0.622|   -3.918|-140.956| -375.820|    66.90%|   0:00:00.0| 1580.0M|func_view_wc|  reg2reg| CREATE_ACT/addr_calc_inst/addr2_y_reg[4]/D   |
|  -0.622|   -3.918|-140.954| -375.818|    66.95%|   0:00:01.0| 1580.0M|func_view_wc|  reg2reg| CREATE_ACT/addr_calc_inst/addr2_y_reg[7]/D   |
|  -0.622|   -3.918|-140.939| -375.803|    66.95%|   0:00:00.0| 1580.0M|func_view_wc|  reg2reg| CREATE_ACT/addr_calc_inst/addr2_y_reg[7]/D   |
|  -0.622|   -3.918|-140.934| -375.798|    66.97%|   0:00:00.0| 1580.0M|func_view_wc|  reg2reg| CREATE_ACT/addr_calc_inst/addr2_y_reg[7]/D   |
|  -0.622|   -3.918|-140.917| -375.781|    66.97%|   0:00:00.0| 1580.0M|func_view_wc|  reg2reg| CREATE_ACT/addr_calc_inst/addr2_y_reg[7]/D   |
|  -0.622|   -3.918|-140.562| -375.426|    66.99%|   0:00:04.0| 1580.0M|func_view_wc|  reg2reg| CREATE_ACT/addr_calc_inst/addr1_y_reg[1]/DB  |
|  -0.622|   -3.918|-140.507| -375.371|    67.07%|   0:00:01.0| 1580.0M|func_view_wc|  reg2reg| CREATE_ACT/addr_calc_inst/addr1_x_reg[4]/D   |
|  -0.622|   -3.918|-140.503| -375.367|    67.07%|   0:00:00.0| 1580.0M|func_view_wc|  reg2reg| CREATE_ACT/addr_calc_inst/addr1_x_reg[4]/D   |
|  -0.622|   -3.918|-140.408| -375.272|    67.06%|   0:00:01.0| 1580.0M|func_view_wc|  reg2reg| CREATE_ACT/addr_calc_inst/addr1_x_reg[4]/D   |
|  -0.622|   -3.918|-140.406| -375.270|    67.07%|   0:00:00.0| 1580.0M|func_view_wc|  reg2reg| CREATE_ACT/addr_calc_inst/addr1_x_reg[4]/D   |
|  -0.622|   -3.918|-140.374| -375.237|    67.09%|   0:00:00.0| 1580.0M|func_view_wc|  reg2reg| CREATE_ACT/addr_calc_inst/addr1_x_reg[4]/D   |
|  -0.622|   -3.918|-140.114| -374.978|    67.12%|   0:00:01.0| 1580.0M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[0][9][3]/D               |
|  -0.622|   -3.918|-140.046| -374.910|    67.14%|   0:00:01.0| 1580.0M|func_view_wc|  reg2reg| CREATE_ACT/addr_calc_inst/addr1_x_reg[3]/D   |
|  -0.622|   -3.918|-140.040| -374.904|    67.14%|   0:00:00.0| 1580.0M|func_view_wc|  reg2reg| CREATE_ACT/addr_calc_inst/addr1_x_reg[3]/D   |
|  -0.622|   -3.918|-139.851| -374.715|    67.16%|   0:00:01.0| 1580.0M|func_view_wc|  reg2reg| MLP/fc1_out_reg[7][1]/D                      |
|  -0.622|   -3.918|-139.832| -374.696|    67.16%|   0:00:00.0| 1580.0M|func_view_wc|  reg2reg| MLP/fc1_out_reg[7][1]/D                      |
|  -0.622|   -3.918|-139.823| -374.687|    67.20%|   0:00:01.0| 1580.0M|func_view_wc|  reg2reg| MLP/fc1_out_reg[7][1]/D                      |
|  -0.622|   -3.918|-139.770| -374.634|    67.20%|   0:00:00.0| 1580.0M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[0][7][1]/CN              |
|  -0.622|   -3.918|-139.730| -374.594|    67.24%|   0:00:00.0| 1580.0M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[0][7][1]/CN              |
|  -0.622|   -3.918|-139.730| -374.594|    67.25%|   0:00:00.0| 1580.0M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[0][7][1]/CN              |
|  -0.622|   -3.918|-139.728| -374.592|    67.25%|   0:00:01.0| 1580.0M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[0][7][1]/CN              |
|  -0.622|   -3.918|-139.400| -374.263|    67.29%|   0:00:01.0| 1580.0M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][4][0]/D               |
|  -0.622|   -3.918|-139.359| -374.223|    67.32%|   0:00:03.0| 1604.8M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][4][0]/D               |
|  -0.622|   -3.918|-139.349| -374.213|    67.36%|   0:00:00.0| 1604.8M|func_view_wc|  reg2reg| CREATE_ACT/addr_calc_inst/addr2_y_reg[0]/DA  |
|  -0.622|   -3.918|-139.166| -374.030|    67.36%|   0:00:00.0| 1604.8M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][1][0]/CN              |
|  -0.622|   -3.918|-139.117| -373.981|    67.36%|   0:00:03.0| 1604.8M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][1][0]/CN              |
|  -0.622|   -3.918|-139.054| -373.918|    67.37%|   0:00:00.0| 1604.8M|func_view_wc|  reg2reg| MLP/fc1_pol_mul_reg[1][1][0]/CN              |
|  -0.622|   -3.918|-138.941| -373.805|    67.39%|   0:00:01.0| 1604.8M|func_view_wc|  reg2reg| MLP/fc1_out_reg[6][0]/D                      |
|  -0.622|   -3.918|-138.357| -373.221|    67.39%|   0:00:01.0| 1604.8M|func_view_wc|  reg2reg| MLP/fc1_out_reg[6][0]/D                      |
|  -0.622|   -3.918|-138.336| -373.200|    67.39%|   0:00:00.0| 1604.8M|func_view_wc|  reg2reg| CREATE_ACT/addr_calc_inst/addr1_y_reg[7]/SN  |
|  -0.622|   -3.918|-138.286| -373.150|    67.40%|   0:00:01.0| 1604.8M|func_view_wc|  reg2reg| CREATE_ACT/addr_calc_inst/addr2_y_reg[0]/DA  |
|  -0.622|   -3.918|-138.204| -373.068|    67.41%|   0:00:01.0| 1604.8M|func_view_wc|  reg2reg| MLP/fc1_out_reg[6][0]/D                      |
|  -0.622|   -3.918|-138.197| -373.061|    67.41%|   0:00:00.0| 1604.8M|func_view_wc|  reg2reg| MLP/FC2_MAG/tree_reg[0][0][7][3]/D           |
|  -0.622|   -3.918|-138.179| -373.043|    67.43%|   0:00:01.0| 1604.8M|func_view_wc|  reg2reg| MLP/FC2_MAG/tree_reg[0][0][7][3]/D           |
|  -0.622|   -3.918|-138.079| -372.943|    67.46%|   0:00:01.0| 1604.8M|func_view_wc|  reg2reg| CREATE_ACT/addr_calc_inst/addr1_y_reg[8]/SN  |
|  -0.622|   -3.918|-138.072| -372.936|    67.46%|   0:00:00.0| 1604.8M|func_view_wc|  reg2reg| CREATE_ACT/addr_calc_inst/addr1_y_reg[8]/SN  |
|  -0.622|   -3.918|-138.021| -372.885|    67.47%|   0:00:06.0| 1604.8M|func_view_wc|  reg2reg| MLP/fc1_out_reg[2][0]/D                      |
|  -0.622|   -3.918|-137.695| -372.559|    67.54%|   0:00:00.0| 1604.8M|func_view_wc|  reg2reg| MLP/n_beats_reg[0]/DA                        |
|  -0.622|   -3.918|-137.624| -372.488|    67.55%|   0:00:00.0| 1604.8M|func_view_wc|  reg2reg| MLP/FC2_MAG/tree_reg[0][0][3][3]/D           |
|  -0.622|   -3.918|-137.608| -372.472|    67.58%|   0:00:01.0| 1604.8M|func_view_wc|  reg2reg| MLP/FC2_MAG/tree_reg[0][0][3][3]/D           |
|  -0.622|   -3.918|-137.524| -372.388|    67.60%|   0:00:01.0| 1604.8M|func_view_wc|  reg2reg| MLP/FC2_MAG/tree_reg[0][0][3][2]/D           |
|  -0.622|   -3.918|-137.281| -372.191|    67.61%|   0:00:00.0| 1604.8M|func_view_wc|  reg2reg| MLP/FC2_MAG/tree_reg[0][0][3][2]/D           |
|  -0.622|   -3.918|-137.241| -372.151|    67.63%|   0:00:00.0| 1604.8M|func_view_wc|  reg2reg| MLP/fc1_out_reg[2][0]/D                      |
|  -0.622|   -3.918|-137.120| -372.030|    67.64%|   0:00:00.0| 1604.8M|func_view_wc|  reg2reg| MLP/n_beats_reg[0]/SA                        |
|  -0.623|   -3.918|-137.186| -372.096|    67.68%|   0:00:03.0| 1604.8M|func_view_wc|  reg2reg| MLP/FC2_MAG/tree_reg[0][0][1][3]/D           |
|  -0.623|   -3.918|-137.175| -372.086|    67.70%|   0:00:00.0| 1604.8M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[0][0][1]/D               |
|  -0.623|   -3.918|-137.118| -372.028|    67.71%|   0:00:00.0| 1604.8M|func_view_wc|  reg2reg| MLP/FC2_MAG/tree_reg[0][0][1][3]/D           |
|  -0.623|   -3.918|-137.100| -372.010|    67.70%|   0:00:00.0| 1604.8M|func_view_wc|  reg2reg| MLP/FC2_MAG/tree_reg[0][0][1][3]/D           |
|  -0.623|   -3.918|-137.096| -372.006|    67.71%|   0:00:00.0| 1604.8M|func_view_wc|  reg2reg| MLP/n_beats_reg[0]/SA                        |
|  -0.623|   -3.918|-137.090| -372.001|    67.71%|   0:00:01.0| 1604.8M|func_view_wc|  reg2reg| MLP/n_beats_reg[0]/SA                        |
|  -0.623|   -3.918|-137.068| -371.978|    67.72%|   0:00:00.0| 1604.8M|func_view_wc|  reg2reg| MLP/n_beats_reg[0]/SA                        |
|  -0.623|   -3.918|-137.051| -371.961|    67.73%|   0:00:00.0| 1604.8M|func_view_wc|  reg2reg| MLP/n_beats_reg[0]/SA                        |
|  -0.623|   -3.918|-137.037| -371.947|    67.74%|   0:00:03.0| 1623.9M|func_view_wc|  reg2reg| CREATE_ACT/addr_port1_x_reg[0]/D             |
|  -0.623|   -3.918|-137.022| -371.933|    67.78%|   0:00:01.0| 1623.9M|func_view_wc|  reg2reg| MLP/FC2_MAG/tree_reg[0][3][0][1]/D           |
|  -0.623|   -3.918|-137.008| -371.918|    67.80%|   0:00:00.0| 1623.9M|func_view_wc|  reg2reg| MLP/FC2_MAG/tree_reg[0][3][0][1]/D           |
|  -0.623|   -3.918|-136.989| -371.900|    67.80%|   0:00:00.0| 1623.9M|func_view_wc|  reg2reg| MLP/FC2_MAG/tree_reg[0][3][0][1]/D           |
|  -0.623|   -3.918|-136.958| -371.868|    67.80%|   0:00:00.0| 1623.9M|func_view_wc|  reg2reg| MLP/FC2_MAG/tree_reg[0][3][0][1]/D           |
|  -0.623|   -3.918|-136.935| -371.845|    67.80%|   0:00:00.0| 1623.9M|func_view_wc|  reg2reg| MLP/FC2_MAG/tree_reg[0][3][0][1]/D           |
|  -0.623|   -3.918|-136.925| -371.836|    67.80%|   0:00:00.0| 1623.9M|func_view_wc|  reg2reg| MLP/FC2_MAG/tree_reg[0][3][0][1]/D           |
|  -0.623|   -3.918|-136.917| -371.827|    67.80%|   0:00:00.0| 1623.9M|func_view_wc|  reg2reg| MLP/FC2_MAG/tree_reg[0][3][0][1]/D           |
|  -0.623|   -3.918|-136.794| -371.704|    67.84%|   0:00:01.0| 1623.9M|func_view_wc|  reg2reg| CREATE_ACT/addr_calc_inst/addr1_y_reg[0]/DB  |
|  -0.623|   -3.918|-136.918| -371.828|    67.90%|   0:00:03.0| 1623.9M|func_view_wc|  reg2reg| MLP/FC2_MAG/tree_reg[0][1][1][2]/D           |
|  -0.623|   -3.918|-136.899| -371.809|    67.90%|   0:00:00.0| 1623.9M|func_view_wc|  reg2reg| MLP/FC2_MAG/tree_reg[0][4][0][2]/D           |
|  -0.623|   -3.918|-136.891| -371.802|    67.90%|   0:00:00.0| 1623.9M|func_view_wc|  reg2reg| MLP/FC2_MAG/tree_reg[0][2][1][1]/D           |
|  -0.623|   -3.918|-136.781| -371.688|    67.91%|   0:00:01.0| 1623.9M|func_view_wc|  reg2reg| MLP/FC2_MAG/tree_reg[0][0][6][1]/D           |
|  -0.623|   -3.918|-136.766| -371.673|    67.91%|   0:00:00.0| 1604.8M|func_view_wc|  reg2reg| MLP/FC2_MAG/tree_reg[0][0][5][3]/D           |
|  -0.623|   -3.918|-136.723| -371.630|    67.92%|   0:00:01.0| 1604.8M|func_view_wc|  reg2reg| MLP/FC2_MAG/tree_reg[0][0][4][2]/D           |
|  -0.623|   -3.918|-136.720| -371.627|    67.92%|   0:00:00.0| 1604.8M|func_view_wc|  reg2reg| MLP/FC2_MAG/tree_reg[0][0][4][2]/D           |
|  -0.623|   -3.918|-136.718| -371.625|    67.93%|   0:00:00.0| 1604.8M|func_view_wc|  reg2reg| CREATE_ACT/addr_port1_y_reg[3]/DB            |
|  -0.623|   -3.918|-136.347| -371.254|    67.95%|   0:00:00.0| 1604.8M|func_view_wc|  reg2reg| MLP/FC2_MAG/tree_reg[0][2][2][3]/DB          |
|  -0.623|   -3.918|-136.321| -371.227|    67.97%|   0:00:01.0| 1604.8M|func_view_wc|  reg2reg| MLP/FC2_MAG/tree_reg[0][2][2][3]/DB          |
|  -0.623|   -3.918|-136.259| -371.195|    67.97%|   0:00:00.0| 1604.8M|func_view_wc|  reg2reg| MLP/FC2_MAG/tree_reg[0][2][2][3]/DB          |
|  -0.623|   -3.918|-136.128| -371.064|    68.01%|   0:00:00.0| 1604.8M|func_view_wc|  reg2reg| MLP/FC2_MAG/tree_reg[0][2][2][3]/DB          |
|  -0.623|   -3.918|-136.093| -371.030|    68.02%|   0:00:00.0| 1604.8M|func_view_wc|  reg2reg| MLP/FC2_MAG/tree_reg[0][2][2][3]/DB          |
|  -0.623|   -3.918|-135.974| -370.910|    68.02%|   0:00:03.0| 1604.8M|func_view_wc|  reg2reg| CREATE_ACT/cavier_in_reg_reg[5]/D            |
|  -0.623|   -3.918|-135.952| -370.888|    68.03%|   0:00:01.0| 1604.8M|func_view_wc|  reg2reg| CREATE_ACT/cavier_in_reg_reg[17]/D           |
|  -0.623|   -3.918|-135.840| -370.776|    68.08%|   0:00:00.0| 1604.8M|func_view_wc|  reg2reg| CREATE_ACT/cavier_in_reg_reg[17]/D           |
|  -0.623|   -3.918|-135.823| -370.760|    68.09%|   0:00:00.0| 1604.8M|func_view_wc|  reg2reg| CREATE_ACT/addr_port1_y_reg[7]/DA            |
|  -0.623|   -3.918|-135.732| -370.684|    68.14%|   0:00:00.0| 1604.8M|func_view_wc|  reg2reg| CREATE_ACT/addr_port1_y_reg[7]/DA            |
|  -0.623|   -3.918|-135.717| -370.668|    68.14%|   0:00:00.0| 1604.8M|func_view_wc|  reg2reg| CREATE_ACT/current_timestamp_reg_reg[9]/D    |
|  -0.623|   -3.918|-135.710| -370.675|    68.15%|   0:00:00.0| 1604.8M|func_view_wc|  reg2reg| CREATE_ACT/current_timestamp_reg_reg[9]/D    |
|  -0.623|   -3.918|-135.685| -370.684|    68.18%|   0:00:00.0| 1604.8M|func_view_wc|  reg2reg| CREATE_ACT/current_timestamp_reg_reg[14]/D   |
|  -0.623|   -3.918|-135.677| -370.680|    68.18%|   0:00:01.0| 1604.8M|func_view_wc|  reg2reg| CREATE_ACT/current_timestamp_reg_reg[14]/D   |
|  -0.623|   -3.918|-135.671| -370.690|    68.19%|   0:00:00.0| 1604.8M|func_view_wc|  reg2reg| CREATE_ACT/current_timestamp_reg_reg[1]/D    |
|  -0.623|   -3.918|-135.665| -370.690|    68.20%|   0:00:01.0| 1604.8M|func_view_wc|  reg2reg| CREATE_ACT/current_timestamp_reg_reg[1]/D    |
|  -0.623|   -3.918|-135.650| -370.709|    68.21%|   0:00:00.0| 1604.8M|func_view_wc|  reg2reg| CREATE_ACT/current_timestamp_reg_reg[1]/D    |
|  -0.623|   -3.918|-135.646| -370.715|    68.21%|   0:00:00.0| 1604.8M|func_view_wc|  reg2reg| CREATE_ACT/current_timestamp_reg_reg[1]/D    |
|  -0.623|   -3.918|-135.632| -370.729|    68.23%|   0:00:01.0| 1604.8M|func_view_wc|  reg2reg| CREATE_ACT/current_timestamp_reg_reg[1]/D    |
|  -0.623|   -3.918|-135.626| -370.730|    68.23%|   0:00:00.0| 1604.8M|func_view_wc|  reg2reg| CREATE_ACT/current_timestamp_reg_reg[1]/D    |
|  -0.623|   -3.918|-135.614| -370.765|    68.25%|   0:00:00.0| 1604.8M|func_view_wc|  reg2reg| CREATE_ACT/current_timestamp_reg_reg[6]/D    |
|  -0.623|   -3.918|-135.609| -370.776|    68.25%|   0:00:00.0| 1604.8M|func_view_wc|  reg2reg| CREATE_ACT/current_timestamp_reg_reg[6]/D    |
|  -0.623|   -3.918|-135.596| -370.840|    68.27%|   0:00:00.0| 1604.8M|func_view_wc|  reg2reg| MLP/FC2_MAG/tree_reg[0][2][2][2]/D           |
|  -0.623|   -3.918|-135.591| -370.858|    68.27%|   0:00:01.0| 1604.8M|func_view_wc|  reg2reg| MLP/FC2_MAG/tree_reg[0][2][2][2]/D           |
|  -0.623|   -3.918|-135.579| -370.918|    68.28%|   0:00:00.0| 1604.8M|func_view_wc|  reg2reg| MLP/FC2_MAG/tree_reg[0][2][2][2]/D           |
|  -0.623|   -3.918|-135.574| -370.937|    68.28%|   0:00:00.0| 1604.8M|func_view_wc|  reg2reg| MLP/FC2_MAG/tree_reg[0][2][2][2]/D           |
|  -0.623|   -3.918|-135.600| -371.217|    68.30%|   0:00:00.0| 1604.8M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][7][3]/D               |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------+

*** Finish Core Optimize Step (cpu=0:03:29 real=0:03:29 mem=1604.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:03:29 real=0:03:29 mem=1604.8M) ***
** GigaOpt Optimizer WNS Slack -3.918 TNS Slack -371.217 Density 68.30
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -3.918  TNS Slack -371.217 Density 68.30
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    68.30%|        -|  -3.918|-371.217|   0:00:00.0| 1604.8M|
|    68.10%|       24|  -3.918|-371.068|   0:00:01.0| 1604.8M|
|    68.10%|        0|  -3.918|-371.068|   0:00:00.0| 1604.8M|
|    67.24%|      372|  -3.917|-372.634|   0:00:03.0| 1604.8M|
|    67.24%|        0|  -3.917|-372.634|   0:00:00.0| 1604.8M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -3.917  TNS Slack -372.634 Density 67.24
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:04.2) (real = 0:00:05.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:04, real=0:00:05, mem=1585.76M, totSessionCpu=0:40:10).
*** Starting refinePlace (0:40:10 mem=1585.8M) ***
Total net bbox length = 7.445e+04 (4.715e+04 2.730e+04) (ext = 2.537e+04)
Move report: Timing Driven Placement moves 1910 insts, mean move: 4.50 um, max move: 63.20 um
	Max move on inst (MLP/FE_OCPC569_FE_OFN73_n_7876): (271.40, 274.60) --> (284.20, 325.00)
	Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 1585.8MB
Move report: Detail placement moves 1527 insts, mean move: 1.16 um, max move: 8.40 um
	Max move on inst (CREATE_ACT/FE_RC_946_0): (190.60, 272.80) --> (199.00, 272.80)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1585.8MB
Summary Report:
Instances move: 2627 (out of 4594 movable)
Instances flipped: 109
Mean displacement: 3.64 um
Max displacement: 63.20 um (Instance: MLP/FE_OCPC569_FE_OFN73_n_7876) (271.4, 274.6) -> (284.2, 325)
	Length: 9 sites, height: 1 rows, site name: core, cell type: INVD6
Total net bbox length = 7.437e+04 (4.676e+04 2.761e+04) (ext = 2.536e+04)
Runtime: CPU: 0:00:02.3 REAL: 0:00:02.0 MEM: 1585.8MB
*** Finished refinePlace (0:40:12 mem=1585.8M) ***
Finished re-routing un-routed nets (0:00:00.0 1585.8M)


Density : 0.6725
Max route overflow : 0.0023


*** Finish Physical Update (cpu=0:00:02.6 real=0:00:02.0 mem=1585.8M) ***
** GigaOpt Optimizer WNS Slack -3.917 TNS Slack -373.592 Density 67.25
Recovering Place ECO bump
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                  End Point                   |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------+
|  -0.665|   -3.917|-138.582| -373.592|    67.25%|   0:00:00.0| 1585.8M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][0][3]/D               |
|  -0.646|   -3.917|-138.811| -373.821|    67.27%|   0:00:21.0| 1588.8M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][9][3]/D               |
|  -0.641|   -3.917|-138.786| -373.797|    67.26%|   0:00:00.0| 1588.8M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][9][3]/D               |
|  -0.641|   -3.917|-138.712| -373.722|    67.26%|   0:00:03.0| 1588.8M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][9][3]/D               |
|  -0.636|   -3.917|-138.786| -373.796|    67.28%|   0:00:01.0| 1588.8M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][9][3]/D               |
|  -0.635|   -3.917|-139.327| -374.337|    67.31%|   0:00:31.0| 1588.8M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][9][3]/D               |
|  -0.635|   -3.917|-139.309| -374.319|    67.29%|   0:00:08.0| 1588.8M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][9][3]/D               |
|  -0.635|   -3.917|-139.509| -374.519|    67.28%|   0:00:02.0| 1588.8M|func_view_wc|  reg2reg| MLP/fc1_mag_mul_reg[1][9][3]/D               |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:07 real=0:01:06 mem=1588.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:07 real=0:01:06 mem=1588.8M) ***
** GigaOpt Optimizer WNS Slack -3.917 TNS Slack -374.519 Density 67.28
*** Starting refinePlace (0:41:20 mem=1588.8M) ***
Total net bbox length = 7.470e+04 (4.697e+04 2.773e+04) (ext = 2.536e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1588.8MB
Summary Report:
Instances move: 0 (out of 4618 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 7.470e+04 (4.697e+04 2.773e+04) (ext = 2.536e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1588.8MB
*** Finished refinePlace (0:41:20 mem=1588.8M) ***
Finished re-routing un-routed nets (0:00:00.0 1588.8M)


Density : 0.6745
Max route overflow : 0.0023


*** Finish Physical Update (cpu=0:00:00.3 real=0:00:01.0 mem=1588.8M) ***
** GigaOpt Optimizer WNS Slack -3.917 TNS Slack -374.528 Density 67.45
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:04:44 real=0:04:44 mem=1588.8M) ***

End: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -3.917  TNS Slack -374.528 Density 67.45
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    67.45%|        -|  -3.917|-374.528|   0:00:00.0| 1534.2M|
|    67.45%|        0|  -3.917|-374.528|   0:00:00.0| 1534.2M|
|    67.45%|        0|  -3.917|-374.528|   0:00:00.0| 1553.2M|
|    67.45%|        2|  -3.917|-374.528|   0:00:00.0| 1572.3M|
|    67.45%|        0|  -3.917|-374.528|   0:00:00.0| 1572.3M|
|    67.45%|        0|  -3.917|-374.528|   0:00:00.0| 1572.3M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -3.917  TNS Slack -374.528 Density 67.45
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:00.6) (real = 0:00:00.0) **
*** Starting refinePlace (0:41:21 mem=1572.3M) ***
Total net bbox length = 7.470e+04 (4.697e+04 2.773e+04) (ext = 2.536e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1572.3MB
Summary Report:
Instances move: 0 (out of 4618 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 7.470e+04 (4.697e+04 2.773e+04) (ext = 2.536e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1572.3MB
*** Finished refinePlace (0:41:21 mem=1572.3M) ***
Finished re-routing un-routed nets (0:00:00.0 1572.3M)


Density : 0.6745
Max route overflow : 0.0023


*** Finish Physical Update (cpu=0:00:00.3 real=0:00:01.0 mem=1572.3M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1515.08M, totSessionCpu=0:41:21).
**optDesign ... cpu = 0:35:12, real = 0:35:12, mem = 1371.5M, totSessionCpu=0:41:21 **
**optDesign ... cpu = 0:35:12, real = 0:35:12, mem = 1371.6M, totSessionCpu=0:41:21 **
** Profile ** Start :  cpu=0:00:00.0, mem=1515.1M
** Profile ** Other data :  cpu=0:00:00.0, mem=1515.1M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1525.1M
** Profile ** DRVs :  cpu=0:00:00.1, mem=1525.1M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.917  | -0.635  | -3.917  |
|           TNS (ns):|-374.527 |-139.517 |-242.911 |
|    Violating Paths:|   456   |   388   |   142   |
|          All Paths:|   606   |   440   |   241   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     69 (69)      |   -4.200   |     69 (69)      |
|   max_tran     |     69 (69)      |   -3.585   |     69 (69)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 67.448%
Routing Overflow: 0.00% H and 0.23% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1525.1M
Info: 1 clock net  excluded from IPO operation.
**INFO: (EXP) setting TAT mode for Power Optimization
Using Power View: func_view_wc.

Begin Power Analysis

    0.00V	    VSS
    1.08V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1374.43MB/2597.45MB/1498.03MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1374.43MB/2597.45MB/1498.03MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1374.43MB/2597.45MB/1498.03MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-21 15:10:46 (2023-Mar-21 14:10:46 GMT)
2023-Mar-21 15:10:46 (2023-Mar-21 14:10:46 GMT): 10%
2023-Mar-21 15:10:46 (2023-Mar-21 14:10:46 GMT): 20%
2023-Mar-21 15:10:46 (2023-Mar-21 14:10:46 GMT): 30%
2023-Mar-21 15:10:46 (2023-Mar-21 14:10:46 GMT): 40%
2023-Mar-21 15:10:46 (2023-Mar-21 14:10:46 GMT): 50%
2023-Mar-21 15:10:46 (2023-Mar-21 14:10:46 GMT): 60%
2023-Mar-21 15:10:46 (2023-Mar-21 14:10:46 GMT): 70%
2023-Mar-21 15:10:46 (2023-Mar-21 14:10:46 GMT): 80%
2023-Mar-21 15:10:46 (2023-Mar-21 14:10:46 GMT): 90%

Finished Levelizing
2023-Mar-21 15:10:46 (2023-Mar-21 14:10:46 GMT)

Starting Activity Propagation
2023-Mar-21 15:10:46 (2023-Mar-21 14:10:46 GMT)
2023-Mar-21 15:10:46 (2023-Mar-21 14:10:46 GMT): 10%
2023-Mar-21 15:10:46 (2023-Mar-21 14:10:46 GMT): 20%
2023-Mar-21 15:10:46 (2023-Mar-21 14:10:46 GMT): 30%

Finished Activity Propagation
2023-Mar-21 15:10:46 (2023-Mar-21 14:10:46 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1374.45MB/2597.45MB/1498.03MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2023-Mar-21 15:10:46 (2023-Mar-21 14:10:46 GMT)
 ... Calculating switching power
2023-Mar-21 15:10:46 (2023-Mar-21 14:10:46 GMT): 10%
2023-Mar-21 15:10:46 (2023-Mar-21 14:10:46 GMT): 20%
2023-Mar-21 15:10:46 (2023-Mar-21 14:10:46 GMT): 30%
2023-Mar-21 15:10:46 (2023-Mar-21 14:10:46 GMT): 40%
2023-Mar-21 15:10:46 (2023-Mar-21 14:10:46 GMT): 50%
 ... Calculating internal and leakage power
2023-Mar-21 15:10:47 (2023-Mar-21 14:10:47 GMT): 60%
2023-Mar-21 15:10:47 (2023-Mar-21 14:10:47 GMT): 70%
2023-Mar-21 15:10:47 (2023-Mar-21 14:10:47 GMT): 80%
2023-Mar-21 15:10:47 (2023-Mar-21 14:10:47 GMT): 90%

Finished Calculating power
2023-Mar-21 15:10:47 (2023-Mar-21 14:10:47 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1374.48MB/2597.45MB/1498.03MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1374.48MB/2597.45MB/1498.03MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1374.48MB/2597.45MB/1498.03MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 18.10-p002_1 (64bit) 05/29/2018 19:19 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2023-Mar-21 15:10:47 (2023-Mar-21 14:10:47 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: top
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       15.29253624 	    6.6357%
Total Switching Power:     215.15326530 	   93.3590%
Total Leakage Power:         0.01218854 	    0.0053%
Total Power:               230.45799025
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                          7.83      0.7757    0.001406       8.607       3.735
Macro                                  0           0    0.004063    0.004063    0.001763
IO                                     0           0           0           0           0
Combinational                      7.462       214.4     0.00672       221.8       96.26
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              15.29       215.2     0.01219       230.5         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                      1.08      15.29       215.2    0.008126       230.5         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:    FE_OFC98_addr_port1_13 (BUFFD16):            7.869
*              Highest Leakage Power:     MLP/FE_OCPC328_n_7537 (BUFFD16):        1.064e-05
*                Total Cap:      3.73538e-10 F
*                Total instances in design:  4626
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     8
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1375.87MB/2597.45MB/1498.03MB)

**Info: max transition density of cached activity is: 4e+09

Initializing cpe interface

Phase 1 finished in (cpu = 0:00:00.7) (real = 0:00:01.0) **
Finished Timing Update in (cpu = 0:00:01.3) (real = 0:00:02.0) **
OPT: Doing preprocessing before recovery...
Checking setup slack degradation ...
*** Starting refinePlace (0:41:24 mem=1582.3M) ***
Total net bbox length = 7.470e+04 (4.697e+04 2.773e+04) (ext = 2.536e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1582.3MB
Summary Report:
Instances move: 0 (out of 4618 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 7.470e+04 (4.697e+04 2.773e+04) (ext = 2.536e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1582.3MB
*** Finished refinePlace (0:41:24 mem=1582.3M) ***
Finished re-routing un-routed nets (0:00:00.0 1582.3M)


Density : 0.6741
Max route overflow : 0.0023

Begin: Power Optimization
Reclaim Optimization WNS Slack -3.917  TNS Slack -374.672 Density 67.41
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    67.41%|        -|  -3.917|-374.672|   0:00:00.0| 1582.3M|
|    67.41%|        0|  -3.917|-374.672|   0:00:00.0| 1582.3M|
|    67.41%|       47|  -3.917|-374.597|   0:00:01.0| 1620.5M|
|    67.31%|       24|  -3.917|-374.563|   0:00:07.0| 1612.8M|
|    67.31%|        0|  -3.917|-374.563|   0:00:01.0| 1612.8M|
|    67.31%|        0|  -3.917|-374.563|   0:00:02.0| 1612.8M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -3.917  TNS Slack -374.563 Density 67.31
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
** Finished Core Power Optimization (cpu = 0:00:11.6) (real = 0:00:12.0) **
Checking setup slack degradation ...
Info: 1 clock net  excluded from IPO operation.
cleaningup cpe interface
Info: 1 clock net  excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                  End Point                   |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------+
|  -3.917|   -3.917|-374.563| -374.563|    67.31%|   0:00:00.0| 1624.3M|func_view_wc|  default| addr_port1[16]                               |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------+

*** Finish pre-CTS Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=1643.4M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1643.4M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
Executing incremental physical updates
*** Starting refinePlace (0:41:41 mem=1633.8M) ***
Total net bbox length = 7.450e+04 (4.692e+04 2.758e+04) (ext = 2.535e+04)
Move report: Detail placement moves 137 insts, mean move: 2.01 um, max move: 6.60 um
	Max move on inst (CREATE_ACT/addr_calc_inst/g6632): (238.40, 251.20) --> (241.40, 247.60)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1633.8MB
Summary Report:
Instances move: 137 (out of 4590 movable)
Instances flipped: 12
Mean displacement: 2.01 um
Max displacement: 6.60 um (Instance: CREATE_ACT/addr_calc_inst/g6632) (238.4, 251.2) -> (241.4, 247.6)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 7.476e+04 (4.704e+04 2.772e+04) (ext = 2.536e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1633.8MB
*** Finished refinePlace (0:41:42 mem=1633.8M) ***
Finished re-routing un-routed nets (0:00:00.0 1633.8M)


Density : 0.6731
Max route overflow : 0.0023


*** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1633.8M) ***
Using Power View: func_view_wc.

Begin Power Analysis

    0.00V	    VSS
    1.08V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1415.42MB/2706.20MB/1498.03MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1415.42MB/2706.20MB/1498.03MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1415.42MB/2706.20MB/1498.03MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-21 15:11:06 (2023-Mar-21 14:11:06 GMT)
2023-Mar-21 15:11:06 (2023-Mar-21 14:11:06 GMT): 10%
2023-Mar-21 15:11:06 (2023-Mar-21 14:11:06 GMT): 20%
2023-Mar-21 15:11:06 (2023-Mar-21 14:11:06 GMT): 30%
2023-Mar-21 15:11:06 (2023-Mar-21 14:11:06 GMT): 40%
2023-Mar-21 15:11:06 (2023-Mar-21 14:11:06 GMT): 50%
2023-Mar-21 15:11:06 (2023-Mar-21 14:11:06 GMT): 60%
2023-Mar-21 15:11:06 (2023-Mar-21 14:11:06 GMT): 70%
2023-Mar-21 15:11:06 (2023-Mar-21 14:11:06 GMT): 80%
2023-Mar-21 15:11:06 (2023-Mar-21 14:11:06 GMT): 90%

Finished Levelizing
2023-Mar-21 15:11:06 (2023-Mar-21 14:11:06 GMT)

Starting Activity Propagation
2023-Mar-21 15:11:06 (2023-Mar-21 14:11:06 GMT)
2023-Mar-21 15:11:06 (2023-Mar-21 14:11:06 GMT): 10%
2023-Mar-21 15:11:06 (2023-Mar-21 14:11:06 GMT): 20%
2023-Mar-21 15:11:07 (2023-Mar-21 14:11:07 GMT): 30%

Finished Activity Propagation
2023-Mar-21 15:11:07 (2023-Mar-21 14:11:07 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1415.42MB/2706.20MB/1498.03MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2023-Mar-21 15:11:07 (2023-Mar-21 14:11:07 GMT)
 ... Calculating switching power
2023-Mar-21 15:11:07 (2023-Mar-21 14:11:07 GMT): 10%
2023-Mar-21 15:11:07 (2023-Mar-21 14:11:07 GMT): 20%
2023-Mar-21 15:11:07 (2023-Mar-21 14:11:07 GMT): 30%
2023-Mar-21 15:11:07 (2023-Mar-21 14:11:07 GMT): 40%
2023-Mar-21 15:11:07 (2023-Mar-21 14:11:07 GMT): 50%
 ... Calculating internal and leakage power
2023-Mar-21 15:11:07 (2023-Mar-21 14:11:07 GMT): 60%
2023-Mar-21 15:11:07 (2023-Mar-21 14:11:07 GMT): 70%
2023-Mar-21 15:11:07 (2023-Mar-21 14:11:07 GMT): 80%
2023-Mar-21 15:11:07 (2023-Mar-21 14:11:07 GMT): 90%

Finished Calculating power
2023-Mar-21 15:11:07 (2023-Mar-21 14:11:07 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1415.43MB/2706.20MB/1498.03MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1415.43MB/2706.20MB/1498.03MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1415.43MB/2706.20MB/1498.03MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 18.10-p002_1 (64bit) 05/29/2018 19:19 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2023-Mar-21 15:11:07 (2023-Mar-21 14:11:07 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: top
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       15.27280384 	    6.6370%
Total Switching Power:     214.83186314 	   93.3577%
Total Leakage Power:         0.01216758 	    0.0053%
Total Power:               230.11683459
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         7.827       0.776    0.001402       8.604       3.739
Macro                                  0           0    0.004063    0.004063    0.001766
IO                                     0           0           0           0           0
Combinational                      7.446       214.1    0.006703       221.5       96.26
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              15.27       214.8     0.01217       230.1         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                      1.08      15.27       214.8    0.008105       230.1         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:    FE_OFC98_addr_port1_13 (BUFFD16):            7.869
*              Highest Leakage Power:     MLP/FE_OCPC328_n_7537 (BUFFD16):        1.064e-05
*                Total Cap:      3.73436e-10 F
*                Total instances in design:  4598
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     8
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1416.21MB/2706.20MB/1498.03MB)

**Info: max transition density of cached activity is: 4e+09

*** Finished Power Optimization (cpu=0:00:20, real=0:00:20, mem=1517.37M, totSessionCpu=0:41:43).
**optDesign ... cpu = 0:35:34, real = 0:35:33, mem = 1385.2M, totSessionCpu=0:41:43 **

Active setup views:
 func_view_wc
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'top' of instances=5034 and nets=5319 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1496.895M)
cleaningup cpe interface
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:12   (Analysis view: func_view_wc)
 Advancing count:12, Max:-150.0(ps) Min:-13.9(ps) Total:-1559.6(ps)
 Delaying  count:0
--------------------------------------------------
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] AP has single uniform track structure
[NR-eGR] Read 4662 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=3636 numPGBlocks=4662 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=4698  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 4698 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 4698 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.46% V. EstWL: 7.980300e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-8)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         3( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M3  (3)         1( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         5( 0.02%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9  (9)         9( 0.03%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]      AP (10)        13( 0.05%)        39( 0.16%)         0( 0.00%)         0( 0.00%)   ( 0.21%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total               31( 0.01%)        39( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.12% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.20% V
[NR-eGR] End Peak syMemory usage = 1506.5 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.31 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
<optDesign CMD> Restore Using all VT Cells
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1518.67)
Total number of fetched objects 4712
End delay calculation. (MEM=1566.43 CPU=0:00:01.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1566.43 CPU=0:00:01.3 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:01.6 real=0:00:02.0 totSessionCpu=0:41:45 mem=1566.4M)
cleaningup cpe interface
Using Power View: func_view_wc.

Begin Power Analysis

    0.00V	    VSS
    1.08V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1401.70MB/2638.79MB/1498.03MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1401.70MB/2638.79MB/1498.03MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1401.70MB/2638.79MB/1498.03MB)

Begin Processing Signal Activity


Starting Activity Propagation
2023-Mar-21 15:11:10 (2023-Mar-21 14:11:10 GMT)
2023-Mar-21 15:11:10 (2023-Mar-21 14:11:10 GMT): 10%
2023-Mar-21 15:11:10 (2023-Mar-21 14:11:10 GMT): 20%
2023-Mar-21 15:11:10 (2023-Mar-21 14:11:10 GMT): 30%

Finished Activity Propagation
2023-Mar-21 15:11:10 (2023-Mar-21 14:11:10 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1401.70MB/2638.79MB/1498.03MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2023-Mar-21 15:11:10 (2023-Mar-21 14:11:10 GMT)
 ... Calculating switching power
2023-Mar-21 15:11:10 (2023-Mar-21 14:11:10 GMT): 10%
2023-Mar-21 15:11:10 (2023-Mar-21 14:11:10 GMT): 20%
2023-Mar-21 15:11:10 (2023-Mar-21 14:11:10 GMT): 30%
2023-Mar-21 15:11:10 (2023-Mar-21 14:11:10 GMT): 40%
2023-Mar-21 15:11:10 (2023-Mar-21 14:11:10 GMT): 50%
 ... Calculating internal and leakage power
2023-Mar-21 15:11:10 (2023-Mar-21 14:11:10 GMT): 60%
2023-Mar-21 15:11:10 (2023-Mar-21 14:11:10 GMT): 70%
2023-Mar-21 15:11:11 (2023-Mar-21 14:11:11 GMT): 80%
2023-Mar-21 15:11:11 (2023-Mar-21 14:11:11 GMT): 90%

Finished Calculating power
2023-Mar-21 15:11:11 (2023-Mar-21 14:11:11 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1401.70MB/2638.79MB/1498.03MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1401.70MB/2638.79MB/1498.03MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1401.70MB/2638.79MB/1498.03MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 18.10-p002_1 (64bit) 05/29/2018 19:19 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2023-Mar-21 15:11:11 (2023-Mar-21 14:11:11 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: top

*

*	Power Domain used: 

*              Rail:        VDD      Voltage:       1.08 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/top_preCTS.power

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       15.27281163 	    6.6370%
Total Switching Power:     214.83186314 	   93.3577%
Total Leakage Power:         0.01216758 	    0.0053%
Total Power:               230.11684131
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         7.827       0.776    0.001402       8.604       3.739
Macro                                  0           0    0.004063    0.004063    0.001766
IO                                     0           0           0           0           0
Combinational                      7.446       214.1    0.006703       221.5       96.26
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              15.27       214.8     0.01217       230.1         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                      1.08      15.27       214.8    0.008105       230.1         100
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1402.92MB/2638.79MB/1498.03MB)


Output file is ./timingReports/top_preCTS.power.
**optDesign ... cpu = 0:35:37, real = 0:35:37, mem = 1386.1M, totSessionCpu=0:41:46 **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:35:37, real = 0:35:37, mem = 1386.1M, totSessionCpu=0:41:46 **
** Profile ** Start :  cpu=0:00:00.0, mem=1515.1M
** Profile ** Other data :  cpu=0:00:00.0, mem=1516.1M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1526.1M
** Profile ** Total reports :  cpu=0:00:00.3, mem=1518.1M
** Profile ** DRVs :  cpu=0:00:00.1, mem=1518.1M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.919  | -0.634  | -3.919  |
|           TNS (ns):|-374.496 |-139.432 |-243.117 |
|    Violating Paths:|   456   |   388   |   143   |
|          All Paths:|   606   |   440   |   241   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     69 (69)      |   -4.200   |     69 (69)      |
|   max_tran     |     69 (69)      |   -3.585   |     69 (69)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 67.308%
Routing Overflow: 0.00% H and 0.20% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1518.1M
**optDesign ... cpu = 0:35:38, real = 0:35:38, mem = 1385.1M, totSessionCpu=0:41:47 **
*** Finished optDesign ***
cleaningup cpe interface
 *** Writing scheduling file: 'scheduling_file.cts.1231' ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
cleaningup cpe interface
**place_opt_design ... cpu = 0:36:46, real = 0:36:49, mem = 1439.2M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          4  The process node is not set. Use the com...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
*** Message Summary: 5 warning(s), 0 error(s)

<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DEL4 DEL3 DEL2 DEL1 DEL02 DEL015 DEL01 DEL005 DEL0 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD16 CKBD12 CKBD1 CKBD0 BUFFD8 BUFFD6 BUFFD4 BUFFD3 BUFFD2 BUFFD16 BUFFD12 BUFFD1 BUFFD0 INVD8 INVD6 INVD4 INVD3 INVD2 INVD16 INVD12 INVD1 INVD0 CKND8 CKND6 CKND4 CKND3 CKND2 CKND16 CKND12 CKND1 CKND0} -maxAllowedDelay 1
<CMD> setTieHiLoMode -reset
<CMD> setTieHiLoMode -cell {TIEL TIEH} -maxFanOut 10 -honorDontTouch false -createHierPort false
<CMD> addTieHiLo -cell {TIEL TIEH} -prefix LTIE
Options: No distance constraint, Max Fan-out = 10.
Re-routed 41 nets
INFO: Total Number of Tie Cells (TIEL) placed: 41  
Re-routed 1 nets
INFO: Total Number of Tie Cells (TIEH) placed: 1  
<CMD> scanTrace
*info: no scan chain specified!
<CMD> setRouteMode -earlyGlobalMinRouteLayer 1 -earlyGlobalMaxRouteLayer 5 -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> earlyGlobalRoute
#% Begin earlyGlobalRoute (date=03/21 15:11:13, mem=1383.2M)
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1598.9 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 5
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] Read 3481 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=29089 numPGBlocks=3481 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=4740  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 4740 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 4740 net(s) in layer range [1, 5]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 3.47% H + 0.00% V. EstWL: 8.210340e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-8)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         3( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M2  (2)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         1( 0.00%)         1( 0.00%)         2( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M4  (4)         2( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M5  (5)         4( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total               10( 0.01%)         1( 0.00%)         2( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.02% H + 0.01% V
[NR-eGR] Overflow after earlyGlobalRoute 0.03% H + 0.01% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1H) length: 7.801159e+03um, number of vias: 14719
[NR-eGR]     M2  (2V) length: 2.686080e+04um, number of vias: 8884
[NR-eGR]     M3  (3H) length: 3.372061e+04um, number of vias: 782
[NR-eGR]     M4  (4V) length: 4.626199e+03um, number of vias: 249
[NR-eGR]     M5  (5H) length: 1.145020e+04um, number of vias: 0
[NR-eGR] Total length: 8.445897e+04um, number of vias: 24634
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.989300e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1487.7 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.32 seconds
#% End earlyGlobalRoute (date=03/21 15:11:13, total cpu=0:00:00.4, real=0:00:00.0, peak res=1383.2M, current mem=1341.1M)
<CMD> set_timing_derate -data -delay_corner delay_cornerWC -cell_delay -cell_check -early 0.95
<CMD> set_timing_derate -data -delay_corner delay_cornerWC -net_delay -early 0.97
<CMD> set_timing_derate -data -delay_corner delay_cornerBC -cell_delay -cell_check -late 1.10
<CMD> set_timing_derate -data -delay_corner delay_cornerBC -net_delay -late 1.03
**WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
<CMD> setNanoRouteMode -drouteUseMultiCutViaEffort medium -routeWithLithoDriven false
**WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
<CMD> set_analysis_view -setup {func_view_wc} -hold {func_view_bc}
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /cad/KITS/tsmc/tsmc_0.065/LP/Standard_Cell/tcbn65lp/FE/TSMCHOME/digital/Back_End/lef/tcbn65lp_200a/techfiles/captable/cln65lp_1p09m+alrdl_top2_rcworst.captable ...
Reading Capacitance Table File /cad/KITS/tsmc/tsmc_0.065/LP/Standard_Cell/tcbn65lp/FE/TSMCHOME/digital/Back_End/lef/tcbn65lp_200a/techfiles/captable/cln65lp_1p09m+alrdl_top2_rcbest.captable ...
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: func_view_wc
    RC-Corner Name        : rc_worst_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/cad/KITS/tsmc/tsmc_0.065/LP/Standard_Cell/tcbn65lp/FE/TSMCHOME/digital/Back_End/lef/tcbn65lp_200a/techfiles/captable/cln65lp_1p09m+alrdl_top2_rcworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: func_view_bc
    RC-Corner Name        : rc_best_corner
    RC-Corner Index       : 1
    RC-Corner Temperature : 0 Celsius
    RC-Corner Cap Table   : '/cad/KITS/tsmc/tsmc_0.065/LP/Standard_Cell/tcbn65lp/FE/TSMCHOME/digital/Back_End/lef/tcbn65lp_200a/techfiles/captable/cln65lp_1p09m+alrdl_top2_rcbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Reading timing constraints file '/tmp/innovus_temp_1231_nodo38_linares_VhOHWb/.mmmcxNZ3U0/modes/func_mode_ideal_bc/func_mode_ideal_bc.sdc' ...
Current (total cpu=0:41:48, real=1:52:27, peak res=1498.0M, current mem=1180.1M)
top
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1189.6M, current mem=1189.6M)
Current (total cpu=0:41:48, real=1:52:27, peak res=1498.0M, current mem=1189.6M)
Reading timing constraints file '/tmp/innovus_temp_1231_nodo38_linares_VhOHWb/.mmmcxNZ3U0/modes/func_mode_ideal_wc/func_mode_ideal_wc.sdc' ...
Current (total cpu=0:41:48, real=1:52:27, peak res=1498.0M, current mem=1189.6M)
top
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:01.0, peak res=1190.0M, current mem=1190.0M)
Current (total cpu=0:41:49, real=1:52:28, peak res=1498.0M, current mem=1190.0M)
Reading latency file '/tmp/innovus_temp_1231_nodo38_linares_VhOHWb/.mmmcxNZ3U0/views/func_view_wc/latency.sdc' ...
Reading latency file '/tmp/innovus_temp_1231_nodo38_linares_VhOHWb/.mmmcxNZ3U0/views/func_view_bc/latency.sdc' ...
Current (total cpu=0:41:49, real=1:52:28, peak res=1498.0M, current mem=1193.0M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1193.3M, current mem=1193.3M)
Current (total cpu=0:41:49, real=1:52:28, peak res=1498.0M, current mem=1193.3M)
Total number of combinational cells: 502
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD12 BUFFD16 BUFFD3 BUFFD4 BUFFD6 BUFFD8 CKBD1 CKBD0 CKBD2 CKBD12 CKBD16 CKBD3 CKBD4 CKBD6 CKBD8
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND12 CKND16 CKND3 CKND4 CKND6 CKND8 INVD1 INVD0 INVD2 INVD12 INVD16 INVD3 INVD4 INVD6 INVD8
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified usable delay cells: 9
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
<CMD> getPlaceMode -doneQuickCTS -quiet
<CMD> set_ccopt_mode -integration native
<CMD> update_constraint_mode -name func_mode_prop -sdc_files [list ../sdc/func.prop.tcl]
<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> set_ccopt_property buffer_cells CKBD*
<CMD> set_ccopt_property inverter_cells CKND*
<CMD> set_ccopt_property clock_gating_cells CKL*
<CMD> set_ccopt_property primary_delay_corner delay_cornerWC
<CMD> set_ccopt_property -delay_corner delay_cornerBC -late target_skew auto
<CMD> set_ccopt_property -delay_corner delay_cornerBC -early target_skew auto
<CMD> set_ccopt_property target_skew 0.1
<CMD> set_ccopt_property update_io_latency true
<CMD> setNanoRouteMode -drouteUseMultiCutViaEffort high
**WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
**WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
**WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
**WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
**WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
**WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
**WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
<CMD> create_ccopt_clock_tree_spec -file ccopt_native.spec
Creating clock tree spec for modes (timing configs): func_mode_ideal_wc func_mode_ideal_bc
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Wrote: ccopt_native.spec
<CMD> get_ccopt_clock_trees
<CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
<CMD> set_ccopt_property insertion_delay -pin {CREATE_ACT/addr_port2_y_reg[4]/CP} 0.053
<CMD> set_ccopt_property insertion_delay -pin {CREATE_ACT/count_reg_reg[0]/CP} 0.150
<CMD> set_ccopt_property insertion_delay -pin {CREATE_ACT/count_reg_reg[1]/CP} 0.150
<CMD> set_ccopt_property insertion_delay -pin {CREATE_ACT/count_reg_reg[2]/CP} 0.150
<CMD> set_ccopt_property insertion_delay -pin {CREATE_ACT/count_reg_reg[3]/CP} 0.150
<CMD> set_ccopt_property insertion_delay -pin {CREATE_ACT/count_reg_reg[4]/CP} 0.150
<CMD> set_ccopt_property insertion_delay -pin {MLP/fc1_pol_mul_reg[1][0][2]/CP} 0.014
<CMD> set_ccopt_property insertion_delay -pin {MLP/n_beats_reg[0]/CP} 0.150
<CMD> set_ccopt_property insertion_delay -pin {MLP/n_beats_reg[1]/CP} 0.150
<CMD> set_ccopt_property insertion_delay -pin {MLP/n_beats_reg[2]/CP} 0.146
<CMD> set_ccopt_property insertion_delay -pin {MLP/n_beats_reg[3]/CP} 0.147
<CMD> set_ccopt_property insertion_delay -pin {MLP/n_beats_reg[4]/CP} 0.150
<CMD> create_ccopt_clock_tree -name master_clock -source clk -no_skew_group
Extracting original clock gating for master_clock...
  clock_tree master_clock contains 379 sinks and 0 clock gates.
  Extraction for master_clock complete.
Extracting original clock gating for master_clock done.
<CMD> set_ccopt_property target_max_trans_sdc -delay_corner delay_cornerWC -early -clock_tree master_clock 0.005
<CMD> set_ccopt_property target_max_trans_sdc -delay_corner delay_cornerWC -late -clock_tree master_clock 0.040
<CMD> set_ccopt_property source_output_max_trans -delay_corner delay_cornerWC -early -clock_tree master_clock 0.005
<CMD> set_ccopt_property source_output_max_trans -delay_corner delay_cornerWC -late -clock_tree master_clock 0.060
<CMD> set_ccopt_property source_output_max_trans -delay_corner delay_cornerBC -early -clock_tree master_clock 0.005
<CMD> set_ccopt_property source_output_max_trans -delay_corner delay_cornerBC -late -clock_tree master_clock 0.060
<CMD> set_ccopt_property clock_period -pin clk 0.5
<CMD> create_ccopt_skew_group -name master_clock/func_mode_ideal_wc -sources clk -auto_sinks
The skew group master_clock/func_mode_ideal_wc was created. It contains 379 sinks and 1 sources.
<CMD> set_ccopt_property include_source_latency -skew_group master_clock/func_mode_ideal_wc true
<CMD> set_ccopt_property target_insertion_delay -skew_group master_clock/func_mode_ideal_wc 0.200
<CMD> set_ccopt_property extracted_from_clock_name -skew_group master_clock/func_mode_ideal_wc master_clock
<CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group master_clock/func_mode_ideal_wc func_mode_ideal_wc
<CMD> set_ccopt_property extracted_from_delay_corners -skew_group master_clock/func_mode_ideal_wc delay_cornerWC
<CMD> create_ccopt_skew_group -name master_clock/func_mode_ideal_bc -sources clk -auto_sinks
The skew group master_clock/func_mode_ideal_bc was created. It contains 379 sinks and 1 sources.
<CMD> set_ccopt_property include_source_latency -skew_group master_clock/func_mode_ideal_bc true
<CMD> set_ccopt_property extracted_from_clock_name -skew_group master_clock/func_mode_ideal_bc master_clock
<CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group master_clock/func_mode_ideal_bc func_mode_ideal_bc
<CMD> set_ccopt_property extracted_from_delay_corners -skew_group master_clock/func_mode_ideal_bc delay_cornerBC
<CMD> check_ccopt_clock_tree_convergence
Checking clock tree convergence...
Checking clock tree convergence done.
<CMD> get_ccopt_property auto_design_state_for_ilms
<CMD> ccopt_design
#% Begin ccopt_design (date=03/21 15:11:16, mem=1233.6M)
Runtime...
(ccopt_design): CTS Engine: ccopt. Used Spec: pre-existing CCOPT spec.
Preferred extra space for top nets is 0
Preferred extra space for trunk nets is 1
Preferred extra space for leaf nets is 1
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=1423.5M, init mem=1423.5M)
*info: Placed = 4632          
*info: Unplaced = 0           
Placement Density:67.48%(17427/25824)
Placement Density (including fixed std cells):67.48%(17427/25824)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1423.5M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.1)
Validating CTS configuration...
Checking module port directions...
Leaving CCOpt scope...
Leaving CCOpt scope done. (took cpu=0:00:00.0 real=0:00:00.0)
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
buffer_cells is set for at least one key
clock_gating_cells is set for at least one key
inverter_cells is set for at least one key
preferred_extra_space is set for at least one key
primary_delay_corner: delay_cornerWC (default: )
route_type is set for at least one key
source_output_max_trans is set for at least one key
target_insertion_delay is set for at least one key
target_max_trans_sdc is set for at least one key
target_skew is set for at least one key
Using cell based legalization.
Route type trimming info:
  No route type modifications were made.
Rebuilding timing graph...
Rebuilding timing graph done.
AAE DB initialization (MEM=1468.03 CPU=0:00:00.1 REAL=0:00:00.0) 
AAE_INFO: Cdb files are: 
 	/cad/KITS/tsmc/tsmc_0.065/LP/Standard_Cell/tcbn65lp/FE/TSMCHOME/digital/Back_End/celtic/tcbn65lp_200c/tcbn65lpwc.cdb
	/cad/KITS/tsmc/tsmc_0.065/LP/IO/tpdn65lpnv2od3/FE/TSMCHOME/digital/Back_End/celtic/tpdn65lpnv2od3_200a/tpdn65lpnv2od3wc.cdb
	/cad/KITS/tsmc/tsmc_0.065/LP/Standard_Cell/tcbn65lp/FE/TSMCHOME/digital/Back_End/celtic/tcbn65lp_200c/tcbn65lpbc.cdb
	/cad/KITS/tsmc/tsmc_0.065/LP/IO/tpdn65lpnv2od3/FE/TSMCHOME/digital/Back_End/celtic/tpdn65lpnv2od3_200a/tpdn65lpnv2od3bc.cdb
 
**WARN: (IMPESI-3192):	Could not find exact match of the timing model file (.lib) for cell PCLAMP1ANA of noise library file /cad/KITS/tsmc/tsmc_0.065/LP/IO/tpdn65lpnv2od3/FE/TSMCHOME/digital/Back_End/celtic/tpdn65lpnv2od3_200a/tpdn65lpnv2od3wc.cdb, and timing model library tpdn65lpnv2od3wc will be used for binding.
Type 'man IMPESI-3192' for more detail.
**WARN: (IMPESI-3192):	Could not find exact match of the timing model file (.lib) for cell PCLAMP1ANA of noise library file /cad/KITS/tsmc/tsmc_0.065/LP/IO/tpdn65lpnv2od3/FE/TSMCHOME/digital/Back_End/celtic/tpdn65lpnv2od3_200a/tpdn65lpnv2od3wc.cdb, and timing model library tpdn65lpnv2od3wc will be used for binding.
Type 'man IMPESI-3192' for more detail.
**WARN: (IMPESI-3192):	Could not find exact match of the timing model file (.lib) for cell PCLAMP2ANA of noise library file /cad/KITS/tsmc/tsmc_0.065/LP/IO/tpdn65lpnv2od3/FE/TSMCHOME/digital/Back_End/celtic/tpdn65lpnv2od3_200a/tpdn65lpnv2od3wc.cdb, and timing model library tpdn65lpnv2od3wc will be used for binding.
Type 'man IMPESI-3192' for more detail.
**WARN: (IMPESI-3192):	Could not find exact match of the timing model file (.lib) for cell PCLAMP2ANA of noise library file /cad/KITS/tsmc/tsmc_0.065/LP/IO/tpdn65lpnv2od3/FE/TSMCHOME/digital/Back_End/celtic/tpdn65lpnv2od3_200a/tpdn65lpnv2od3wc.cdb, and timing model library tpdn65lpnv2od3wc will be used for binding.
Type 'man IMPESI-3192' for more detail.
**WARN: (IMPESI-3311):	Pin DS of Cell PDDW0204CDG for timing library tpdn65lpnv2od3wc has different voltage for the vivo between CDB(3) and timing library(1.08). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin DS of Cell PDDW0204CDG for timing library tpdn65lpnv2od3wc has different voltage for the vivo between CDB(3) and timing library(1.08). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin DS of Cell PDDW0204CDG for timing library tpdn65lpnv2od3wc has different voltage for the vivo between CDB(3) and timing library(1.08). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin DS of Cell PDDW0204CDG for timing library tpdn65lpnv2od3wc has different voltage for the vivo between CDB(3) and timing library(1.08). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin IE of Cell PDDW0204CDG for timing library tpdn65lpnv2od3wc has different voltage for the vivo between CDB(3) and timing library(1.08). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin IE of Cell PDDW0204CDG for timing library tpdn65lpnv2od3wc has different voltage for the vivo between CDB(3) and timing library(1.08). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin IE of Cell PDDW0204CDG for timing library tpdn65lpnv2od3wc has different voltage for the vivo between CDB(3) and timing library(1.08). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin IE of Cell PDDW0204CDG for timing library tpdn65lpnv2od3wc has different voltage for the vivo between CDB(3) and timing library(1.08). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin PE of Cell PDDW0204CDG for timing library tpdn65lpnv2od3wc has different voltage for the vivo between CDB(3) and timing library(1.08). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin PE of Cell PDDW0204CDG for timing library tpdn65lpnv2od3wc has different voltage for the vivo between CDB(3) and timing library(1.08). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin PE of Cell PDDW0204CDG for timing library tpdn65lpnv2od3wc has different voltage for the vivo between CDB(3) and timing library(1.08). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin PE of Cell PDDW0204CDG for timing library tpdn65lpnv2od3wc has different voltage for the vivo between CDB(3) and timing library(1.08). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin DS of Cell PDDW0204CDG for timing library tpdn65lpnv2od3wc has different voltage for the vivo between CDB(3) and timing library(1.08). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin DS of Cell PDDW0204CDG for timing library tpdn65lpnv2od3wc has different voltage for the vivo between CDB(3) and timing library(1.08). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin DS of Cell PDDW0204CDG for timing library tpdn65lpnv2od3wc has different voltage for the vivo between CDB(3) and timing library(1.08). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin DS of Cell PDDW0204CDG for timing library tpdn65lpnv2od3wc has different voltage for the vivo between CDB(3) and timing library(1.08). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin IE of Cell PDDW0204CDG for timing library tpdn65lpnv2od3wc has different voltage for the vivo between CDB(3) and timing library(1.08). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin IE of Cell PDDW0204CDG for timing library tpdn65lpnv2od3wc has different voltage for the vivo between CDB(3) and timing library(1.08). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin IE of Cell PDDW0204CDG for timing library tpdn65lpnv2od3wc has different voltage for the vivo between CDB(3) and timing library(1.08). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin IE of Cell PDDW0204CDG for timing library tpdn65lpnv2od3wc has different voltage for the vivo between CDB(3) and timing library(1.08). This vivo will be ignored.
**WARN: (IMPESI-3192):	Could not find exact match of the timing model file (.lib) for cell PVDD1ANA of noise library file /cad/KITS/tsmc/tsmc_0.065/LP/IO/tpdn65lpnv2od3/FE/TSMCHOME/digital/Back_End/celtic/tpdn65lpnv2od3_200a/tpdn65lpnv2od3wc.cdb, and timing model library tpdn65lpnv2od3wc will be used for binding.
Type 'man IMPESI-3192' for more detail.
**WARN: (IMPESI-3192):	Could not find exact match of the timing model file (.lib) for cell PVDD1ANA of noise library file /cad/KITS/tsmc/tsmc_0.065/LP/IO/tpdn65lpnv2od3/FE/TSMCHOME/digital/Back_End/celtic/tpdn65lpnv2od3_200a/tpdn65lpnv2od3wc.cdb, and timing model library tpdn65lpnv2od3wc will be used for binding.
Type 'man IMPESI-3192' for more detail.
**WARN: (IMPESI-3192):	Could not find exact match of the timing model file (.lib) for cell PVDD1CDG of noise library file /cad/KITS/tsmc/tsmc_0.065/LP/IO/tpdn65lpnv2od3/FE/TSMCHOME/digital/Back_End/celtic/tpdn65lpnv2od3_200a/tpdn65lpnv2od3wc.cdb, and timing model library tpdn65lpnv2od3wc will be used for binding.
Type 'man IMPESI-3192' for more detail.
**WARN: (IMPESI-3192):	Could not find exact match of the timing model file (.lib) for cell PVDD1CDG of noise library file /cad/KITS/tsmc/tsmc_0.065/LP/IO/tpdn65lpnv2od3/FE/TSMCHOME/digital/Back_End/celtic/tpdn65lpnv2od3_200a/tpdn65lpnv2od3wc.cdb, and timing model library tpdn65lpnv2od3wc will be used for binding.
Type 'man IMPESI-3192' for more detail.
**WARN: (IMPESI-3192):	Could not find exact match of the timing model file (.lib) for cell PVDD2ANA of noise library file /cad/KITS/tsmc/tsmc_0.065/LP/IO/tpdn65lpnv2od3/FE/TSMCHOME/digital/Back_End/celtic/tpdn65lpnv2od3_200a/tpdn65lpnv2od3wc.cdb, and timing model library tpdn65lpnv2od3wc will be used for binding.
Type 'man IMPESI-3192' for more detail.
**WARN: (IMPESI-3192):	Could not find exact match of the timing model file (.lib) for cell PVDD2ANA of noise library file /cad/KITS/tsmc/tsmc_0.065/LP/IO/tpdn65lpnv2od3/FE/TSMCHOME/digital/Back_End/celtic/tpdn65lpnv2od3_200a/tpdn65lpnv2od3wc.cdb, and timing model library tpdn65lpnv2od3wc will be used for binding.
Type 'man IMPESI-3192' for more detail.
**WARN: (IMPESI-3192):	Could not find exact match of the timing model file (.lib) for cell PVDD2CDG of noise library file /cad/KITS/tsmc/tsmc_0.065/LP/IO/tpdn65lpnv2od3/FE/TSMCHOME/digital/Back_End/celtic/tpdn65lpnv2od3_200a/tpdn65lpnv2od3wc.cdb, and timing model library tpdn65lpnv2od3wc will be used for binding.
Type 'man IMPESI-3192' for more detail.
**WARN: (IMPESI-3192):	Could not find exact match of the timing model file (.lib) for cell PVDD2CDG of noise library file /cad/KITS/tsmc/tsmc_0.065/LP/IO/tpdn65lpnv2od3/FE/TSMCHOME/digital/Back_End/celtic/tpdn65lpnv2od3_200a/tpdn65lpnv2od3wc.cdb, and timing model library tpdn65lpnv2od3wc will be used for binding.
Type 'man IMPESI-3192' for more detail.
**WARN: (IMPESI-3192):	Could not find exact match of the timing model file (.lib) for cell PVDD2POC of noise library file /cad/KITS/tsmc/tsmc_0.065/LP/IO/tpdn65lpnv2od3/FE/TSMCHOME/digital/Back_End/celtic/tpdn65lpnv2od3_200a/tpdn65lpnv2od3wc.cdb, and timing model library tpdn65lpnv2od3wc will be used for binding.
Type 'man IMPESI-3192' for more detail.
**WARN: (IMPESI-3192):	Could not find exact match of the timing model file (.lib) for cell PVDD2POC of noise library file /cad/KITS/tsmc/tsmc_0.065/LP/IO/tpdn65lpnv2od3/FE/TSMCHOME/digital/Back_End/celtic/tpdn65lpnv2od3_200a/tpdn65lpnv2od3wc.cdb, and timing model library tpdn65lpnv2od3wc will be used for binding.
Type 'man IMPESI-3192' for more detail.
**WARN: (IMPESI-3192):	Could not find exact match of the timing model file (.lib) for cell PXOE1CDG of noise library file /cad/KITS/tsmc/tsmc_0.065/LP/IO/tpdn65lpnv2od3/FE/TSMCHOME/digital/Back_End/celtic/tpdn65lpnv2od3_200a/tpdn65lpnv2od3wc.cdb, and timing model library tpdn65lpnv2od3wc will be used for binding.
Type 'man IMPESI-3192' for more detail.
**WARN: (IMPESI-3192):	Could not find exact match of the timing model file (.lib) for cell PXOE1CDG of noise library file /cad/KITS/tsmc/tsmc_0.065/LP/IO/tpdn65lpnv2od3/FE/TSMCHOME/digital/Back_End/celtic/tpdn65lpnv2od3_200a/tpdn65lpnv2od3wc.cdb, and timing model library tpdn65lpnv2od3wc will be used for binding.
Type 'man IMPESI-3192' for more detail.
**WARN: (IMPESI-3192):	Could not find exact match of the timing model file (.lib) for cell PXOE2CDG of noise library file /cad/KITS/tsmc/tsmc_0.065/LP/IO/tpdn65lpnv2od3/FE/TSMCHOME/digital/Back_End/celtic/tpdn65lpnv2od3_200a/tpdn65lpnv2od3wc.cdb, and timing model library tpdn65lpnv2od3wc will be used for binding.
Type 'man IMPESI-3192' for more detail.
**WARN: (IMPESI-3192):	Could not find exact match of the timing model file (.lib) for cell PXOE2CDG of noise library file /cad/KITS/tsmc/tsmc_0.065/LP/IO/tpdn65lpnv2od3/FE/TSMCHOME/digital/Back_End/celtic/tpdn65lpnv2od3_200a/tpdn65lpnv2od3wc.cdb, and timing model library tpdn65lpnv2od3wc will be used for binding.
Type 'man IMPESI-3192' for more detail.
**WARN: (IMPESI-3192):	Could not find exact match of the timing model file (.lib) for cell PCLAMP1ANA of noise library file /cad/KITS/tsmc/tsmc_0.065/LP/IO/tpdn65lpnv2od3/FE/TSMCHOME/digital/Back_End/celtic/tpdn65lpnv2od3_200a/tpdn65lpnv2od3bc.cdb, and timing model library tpdn65lpnv2od3bc will be used for binding.
Type 'man IMPESI-3192' for more detail.
**WARN: (IMPESI-3192):	Could not find exact match of the timing model file (.lib) for cell PCLAMP1ANA of noise library file /cad/KITS/tsmc/tsmc_0.065/LP/IO/tpdn65lpnv2od3/FE/TSMCHOME/digital/Back_End/celtic/tpdn65lpnv2od3_200a/tpdn65lpnv2od3bc.cdb, and timing model library tpdn65lpnv2od3bc will be used for binding.
Type 'man IMPESI-3192' for more detail.
**ERROR: (IMPCCOPT-1209):	Non-leaf slew time target of 0.040ns is too low on both rising and falling edges. The largest clock gate is unable to drive the largest buffer or inverter in power_domain auto-default. To adhere to the given slope target, you will need to select a stronger clock gate, increase the slew target to at least 0.087ns or remove these driver cells from the CTS cell lists: CKBD0 CKBD1 CKBD12 CKBD16 CKBD2 CKBD20 CKBD24 CKBD3 CKBD4 CKBD6 CKBD8 CKND0 CKND1 CKND12 CKND16 CKND2 CKND20 CKND24 CKND3 CKND4 CKND6 CKND8.
Type 'man IMPCCOPT-1209' for more detail.
Clock tree balancer configuration for clock_tree master_clock:
Non-default CCOpt properties:
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
For power domain auto-default:
  Buffers:     CKBD24 CKBD20 CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
  Inverters:   CKND24 CKND20 CKND16 CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
  Clock gates: CKLNQD24 CKLNQD20 CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  Neg edge clock gates: CKLHQD24 CKLHQD20 CKLHQD16 CKLHQD12 CKLHQD8 CKLHQD6 CKLHQD4 CKLHQD3 CKLHQD2 CKLHQD1 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 25824.240um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M6/M4; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M6/M4; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M5/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner delay_cornerWC:setup, late and power domain auto-default:
  Slew time target (leaf):    0.040ns (Too low; min: 0.088ns)
  Slew time target (trunk):   0.040ns (Too low; min: 0.088ns)
  Slew time target (top):     0.040ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.070ns
  Buffer max distance: 157.895um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CKBD24, fastest_considered_half_corner=delay_cornerWC:setup.late, optimalDrivingDistance=157.895um, saturatedSlew=0.038ns, speed=1848.888um per ns, cellArea=88.920um^2 per 1000um}
  Inverter  : {lib_cell:CKND24, fastest_considered_half_corner=delay_cornerWC:setup.late, optimalDrivingDistance=145.455um, saturatedSlew=0.038ns, speed=3782.965um per ns, cellArea=79.200um^2 per 1000um}
  Clock gate: {lib_cell:CKLNQD24, fastest_considered_half_corner=delay_cornerWC:setup.late, optimalDrivingDistance=0.000um, saturatedSlew=0.040ns, speed=0.000um per ns, cellArea=0.000um^2 per 1000um}

**ERROR: (IMPCCOPT-1013):	The target_max_trans is too low for at least one clock tree, net type and timing corner. Search the log for the string 'Too low;' to find the minimum acceptable targets for each combination. CTS will now terminate.
Type 'man IMPCCOPT-1013' for more detail.

Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree timing engine global stage delay update for delay_cornerWC:setup.late...
Clock tree timing engine global stage delay update for delay_cornerWC:setup.late done. (took cpu=0:00:00.0 real=0:00:00.1)
Clock tree balancer configuration for skew_group master_clock/func_mode_ideal_bc:
  Sources:                     pin clk
  Total number of sinks:       379
  Delay constrained sinks:     379
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner delay_cornerWC:setup.late:
  Skew target:                 0.100ns
 Timing corner delay_cornerBC:hold.early:
  Skew target:                 0.000ns
 Timing corner delay_cornerBC:hold.late:
  Skew target:                 0.000ns
Clock tree balancer configuration for skew_group master_clock/func_mode_ideal_wc:
  Sources:                     pin clk
  Total number of sinks:       379
  Delay constrained sinks:     379
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner delay_cornerWC:setup.late:
  Skew target:                 0.100ns
  Insertion delay target:      0.200ns
 Timing corner delay_cornerBC:hold.early:
  Skew target:                 0.000ns
 Timing corner delay_cornerBC:hold.late:
  Skew target:                 0.000ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree master_clock: preferred layers M4-M6 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree master_clock: preferred layers M4-M6 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree master_clock: preferred layers M3-M5 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew group is skew_group master_clock/func_mode_ideal_bc with 379 clock sinks.

Via Selection for Estimated Routes (rule default):

---------------------------------------------------------------
Layer    Via Cell       Res.     Cap.     RC       Top of Stack
Range                   (Ohm)    (fF)     (fs)     Only
---------------------------------------------------------------
M1-M2    VIA12_1cut     3.157    0.014    0.045    false
M2-M3    VIA23_1cut     3.157    0.013    0.041    false
M3-M4    VIA34_1cut     3.157    0.013    0.041    false
M4-M5    VIA45_1cut     3.157    0.013    0.041    false
M5-M6    VIA56_1cut     3.157    0.013    0.041    false
M6-M7    VIA67_1cut     3.157    0.012    0.038    false
M7-M8    VIA78_1cut     0.415    0.062    0.026    false
M8-M9    VIA89_1cut     0.415    0.054    0.022    false
M9-AP    VIA9AP_1cut    0.082    1.760    0.145    false
---------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:05.5 real=0:00:09.1)

CCOpt configuration status: cannot run ccopt_design.
Check the log for details of problem(s) found:

---------------------------------------------------
Design configuration problems
---------------------------------------------------
One or more clock trees have configuration problems
---------------------------------------------------

Clock tree configuration problems:

--------------------------------------------------------
Clock tree      Problem
--------------------------------------------------------
master_clock    The maximum transition target is too low
--------------------------------------------------------


Check Prerequisites done. (took cpu=0:00:05.6 real=0:00:09.2)
CCOpt::Phase::Initialization done. (took cpu=0:00:05.6 real=0:00:09.2)
**ERROR: (IMPCCOPT-2196):	Cannot run ccopt_design because the command prerequisites were not met. Review the previous error messages for more details about the failure.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPESI-3192         36  Could not find exact match of the timing...
WARNING   IMPESI-3311       1568  Pin %s of Cell %s for timing library %s ...
WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
ERROR     IMPCCOPT-2196        1  Cannot run ccopt_design because the comm...
ERROR     IMPCCOPT-1209        1  Non-leaf slew time target of %s%s is too...
ERROR     IMPCCOPT-1013        1  The target_max_trans is too low for at l...
*** Message Summary: 1607 warning(s), 3 error(s)

#% End ccopt_design (date=03/21 15:11:25, total cpu=0:00:05.7, real=0:00:09.0, peak res=1559.1M, current mem=1530.7M)

<CMD> selectInst CornerCell4
<CMD> deselectAll
<CMD> selectInst FILLER_S_1
<CMD> fit
<CMD> deselectAll
<CMD> uiSetTool ruler
<CMD> getIoFlowFlag
<CMD> man floorPlan
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix top_postRoute -outDir timingReports
Switching SI Aware to true by default in postroute mode   
**WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
Extraction called for design 'top' of instances=5076 and nets=5361 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design top.
RC Extraction called in multi-corner(2) mode.
Process corner(s) are loaded.
 Corner: rc_worst_corner
 Corner: rc_best_corner
extractDetailRC Option : -outfile /tmp/innovus_temp_1231_nodo38_linares_VhOHWb/top_1231_6uEr8F.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1579.9M)
Extracted 10.007% (CPU Time= 0:00:00.2  MEM= 1623.6M)
Extracted 20.0057% (CPU Time= 0:00:00.2  MEM= 1623.6M)
Extracted 30.0045% (CPU Time= 0:00:00.2  MEM= 1623.6M)
Extracted 40.0074% (CPU Time= 0:00:00.2  MEM= 1623.6M)
Extracted 50.0061% (CPU Time= 0:00:00.3  MEM= 1623.6M)
Extracted 60.0049% (CPU Time= 0:00:00.3  MEM= 1623.6M)
Extracted 70.0078% (CPU Time= 0:00:00.3  MEM= 1623.6M)
Extracted 80.0066% (CPU Time= 0:00:00.4  MEM= 1623.6M)
Extracted 90.0053% (CPU Time= 0:00:00.4  MEM= 1623.6M)
Extracted 100% (CPU Time= 0:00:00.6  MEM= 1623.6M)
Number of Extracted Resistors     : 49088
Number of Extracted Ground Cap.   : 53828
Number of Extracted Coupling Cap. : 0
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 1619.598M)
** Profile ** Start :  cpu=0:00:00.0, mem=1601.3M
** Profile ** Other data :  cpu=0:00:00.1, mem=1602.3M
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
Extraction called for design 'top' of instances=5076 and nets=5361 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design top.
RC Extraction called in multi-corner(2) mode.
Process corner(s) are loaded.
 Corner: rc_worst_corner
 Corner: rc_best_corner
extractDetailRC Option : -outfile /tmp/innovus_temp_1231_nodo38_linares_VhOHWb/top_1231_6uEr8F.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1602.3M)
Extracted 10.007% (CPU Time= 0:00:00.2  MEM= 1629.9M)
Extracted 20.0057% (CPU Time= 0:00:00.2  MEM= 1629.9M)
Extracted 30.0045% (CPU Time= 0:00:00.2  MEM= 1629.9M)
Extracted 40.0074% (CPU Time= 0:00:00.3  MEM= 1629.9M)
Extracted 50.0061% (CPU Time= 0:00:00.3  MEM= 1629.9M)
Extracted 60.0049% (CPU Time= 0:00:00.3  MEM= 1629.9M)
Extracted 70.0078% (CPU Time= 0:00:00.4  MEM= 1629.9M)
Extracted 80.0066% (CPU Time= 0:00:00.4  MEM= 1629.9M)
Extracted 90.0053% (CPU Time= 0:00:00.5  MEM= 1629.9M)
Extracted 100% (CPU Time= 0:00:00.6  MEM= 1629.9M)
Number of Extracted Resistors     : 49088
Number of Extracted Ground Cap.   : 53828
Number of Extracted Coupling Cap. : 81220
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: rc_worst_corner
 Corner: rc_best_corner
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1637.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 1637.918M)
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1652.07)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
**WARN: (IMPESI-3140):	Bumpy transitions may exist in the design which may lead to inaccurate delay computation. To report/analyze the nets having bumpy transition, please enable delay report and use command 'report_noise -bumpy_waveform' after timing analysis. Delay report is enabled by setting 'set_si_mode -enable_delay_report true' before timing analysis.
Total number of fetched objects 4754
AAE_INFO-618: Total number of nets in the design is 5361,  90.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=1736.37 CPU=0:00:02.1 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1696.21 CPU=0:00:02.7 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1696.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1696.2M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1640.58)
Glitch Analysis: View func_view_wc -- Total Number of Nets Skipped = 1. 
Glitch Analysis: View func_view_wc -- Total Number of Nets Analyzed = 4754. 
Total number of fetched objects 4754
AAE_INFO-618: Total number of nets in the design is 5361,  21.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=1678.74 CPU=0:00:00.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1678.74 CPU=0:00:00.8 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:04.4 real=0:00:05.0 totSessionCpu=0:43:48 mem=1678.7M)
** Profile ** Overall slacks :  cpu=0:00:05.3, mem=1678.7M
** Profile ** Total reports :  cpu=0:00:00.3, mem=1642.6M
** Profile ** DRVs :  cpu=0:00:00.1, mem=1642.6M

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -4.047  | -0.711  | -4.047  |
|           TNS (ns):|-382.962 |-150.524 |-241.672 |
|    Violating Paths:|   459   |   391   |   143   |
|          All Paths:|   606   |   440   |   241   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     75 (75)      |   -5.005   |     75 (75)      |
|   max_tran     |     69 (69)      |   -3.854   |     69 (69)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 67.484%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1642.6M
Reported timing to dir timingReports
Total CPU time: 6.75 sec
Total Real time: 9.0 sec
Total Memory Usage: 1639.582031 Mbytes
<CMD> set_power_analysis_mode -reset
** WARN:  (VOLTUS_POWR-3212): The 'set_power_analysis_mode -leakage_power_view |-dynamic_power_view|-analysis_view' will be obsolete in 18.20 release. Use 'set_analysis_view -leakage <> | -dynamic <>' to set leakage and dynamic power views.

<CMD> set_power_analysis_mode -method static -corner max -create_binary_db true -write_static_currents true -honor_negative_energy true -ignore_control_signals true
<CMD> set_power_output_dir -reset
<CMD> set_power_output_dir ./power
<CMD> set_default_switching_activity -reset
<CMD> set_default_switching_activity -input_activity 0.2 -period 10.0
** INFO:  (VOLTUS_POWR-2054): Setting default frequency to the dominant frequency 100MHz.

	To force set default frequency/period. Use either of the following command options:
		set_power_analysis_mode        -default_frequency <frequency value>
		set_default_switching_activity -period            <period value>.

** INFO:  (VOLTUS_POWR-3229): Using user defined default frequency 100MHz for power calculation.

'set_default_switching_activity' finished successfully.
<CMD> read_activity_file -reset
<CMD> set_power -reset
<CMD> set_powerup_analysis -reset
<CMD> set_dynamic_power_simulation -reset
<CMD> report_power -rail_analysis_format VS -outfile ./power/top.rpt
Using Power View: func_view_wc.

Begin Power Analysis

    0.00V	    VSS
    1.08V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1448.99MB/2741.44MB/1532.70MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1449.06MB/2741.44MB/1532.70MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1449.12MB/2741.44MB/1532.70MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-21 15:50:14 (2023-Mar-21 14:50:14 GMT)
2023-Mar-21 15:50:14 (2023-Mar-21 14:50:14 GMT): 10%
2023-Mar-21 15:50:14 (2023-Mar-21 14:50:14 GMT): 20%
2023-Mar-21 15:50:14 (2023-Mar-21 14:50:14 GMT): 30%
2023-Mar-21 15:50:14 (2023-Mar-21 14:50:14 GMT): 40%
2023-Mar-21 15:50:14 (2023-Mar-21 14:50:14 GMT): 50%
2023-Mar-21 15:50:14 (2023-Mar-21 14:50:14 GMT): 60%
2023-Mar-21 15:50:14 (2023-Mar-21 14:50:14 GMT): 70%
2023-Mar-21 15:50:14 (2023-Mar-21 14:50:14 GMT): 80%
2023-Mar-21 15:50:14 (2023-Mar-21 14:50:14 GMT): 90%

Finished Levelizing
2023-Mar-21 15:50:14 (2023-Mar-21 14:50:14 GMT)

Starting Activity Propagation
2023-Mar-21 15:50:14 (2023-Mar-21 14:50:14 GMT)
2023-Mar-21 15:50:14 (2023-Mar-21 14:50:14 GMT): 10%
2023-Mar-21 15:50:14 (2023-Mar-21 14:50:14 GMT): 20%
2023-Mar-21 15:50:14 (2023-Mar-21 14:50:14 GMT): 30%
2023-Mar-21 15:50:14 (2023-Mar-21 14:50:14 GMT): 40%
2023-Mar-21 15:50:14 (2023-Mar-21 14:50:14 GMT): 50%
2023-Mar-21 15:50:14 (2023-Mar-21 14:50:14 GMT): 60%
2023-Mar-21 15:50:14 (2023-Mar-21 14:50:14 GMT): 70%
2023-Mar-21 15:50:14 (2023-Mar-21 14:50:14 GMT): 80%
2023-Mar-21 15:50:14 (2023-Mar-21 14:50:14 GMT): 90%

Finished Activity Propagation
2023-Mar-21 15:50:14 (2023-Mar-21 14:50:14 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1449.48MB/2741.44MB/1532.70MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEH                                      internal power, 
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-21 15:50:14 (2023-Mar-21 14:50:14 GMT)
 ... Calculating switching power
2023-Mar-21 15:50:14 (2023-Mar-21 14:50:14 GMT): 10%
2023-Mar-21 15:50:14 (2023-Mar-21 14:50:14 GMT): 20%
2023-Mar-21 15:50:14 (2023-Mar-21 14:50:14 GMT): 30%
2023-Mar-21 15:50:14 (2023-Mar-21 14:50:14 GMT): 40%
2023-Mar-21 15:50:14 (2023-Mar-21 14:50:14 GMT): 50%
 ... Calculating internal and leakage power
2023-Mar-21 15:50:14 (2023-Mar-21 14:50:14 GMT): 60%
2023-Mar-21 15:50:15 (2023-Mar-21 14:50:15 GMT): 70%
2023-Mar-21 15:50:15 (2023-Mar-21 14:50:15 GMT): 80%
2023-Mar-21 15:50:15 (2023-Mar-21 14:50:15 GMT): 90%

Finished Calculating power
2023-Mar-21 15:50:15 (2023-Mar-21 14:50:15 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1452.34MB/2741.44MB/1532.70MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1452.35MB/2741.44MB/1532.70MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1452.38MB/2741.44MB/1532.70MB)

Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       23.93833422 	    6.1107%
Total Switching Power:     367.79429083 	   93.8862%
Total Leakage Power:         0.01207193 	    0.0031%
Total Power:               391.74469896
-----------------------------------------------------------------------------------------
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1453.09MB/2741.44MB/1532.70MB)

Begin Creating Binary Database
Ended Creating Binary Database: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1453.48MB/2741.44MB/1532.70MB)

Output file is ./power/top.rpt.

--------------------------------------------------------------------------------
Exiting Innovus on Tue Mar 21 17:15:57 2023
  Total CPU time:     0:49:25
  Total real time:    3:57:21
  Peak memory (main): 1532.70MB


*** Memory Usage v#1 (Current mem = 1640.090M, initial mem = 230.215M) ***
*** Message Summary: 5248 warning(s), 3 error(s)

--- Ending "Innovus" (totcpu=0:49:23, real=3:57:11, mem=1640.1M) ---
