Qflow synthesis logfile created on Thu Feb 27 19:51:20 KST 2025
Running yosys for verilog parsing and synthesis
yosys  -s cordic_element.ys

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.50+0 (git sha1 6f9c515a2, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)

-- Executing script file `cordic_element.ys' --

1. Executing Liberty frontend: /usr/local/share/qflow/tech/etri050/etri05_stdcells.lib
Imported 39 cell types from liberty file.

2. Executing Verilog-2005 frontend: /home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v
Parsing Verilog input from `/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v' to AST representation.
Generating RTLIL representation for module `\cordic_element'.
Successfully finished Verilog frontend.

3. Executing SYNTH pass.

3.1. Executing HIERARCHY pass (managing design hierarchy).

3.1.1. Analyzing design hierarchy..
Top module:  \cordic_element

3.1.2. Analyzing design hierarchy..
Top module:  \cordic_element
Removed 0 unused modules.

3.2. Executing PROC pass (convert processes to netlists).

3.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 6 switch rules as full_case in process $proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:107$23 in module cordic_element.
Marked 3 switch rules as full_case in process $proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:76$6 in module cordic_element.
Removed 1 dead cases from process $proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:57$5 in module cordic_element.
Marked 1 switch rules as full_case in process $proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:57$5 in module cordic_element.
Marked 5 switch rules as full_case in process $proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:45$4 in module cordic_element.
Removed a total of 1 dead cases.

3.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 21 assignments to connections.

3.2.4. Executing PROC_INIT pass (extract init attributes).

3.2.5. Executing PROC_ARST pass (detect async resets in processes).

3.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~18 debug messages>

3.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\cordic_element.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:24$32'.
Creating decoders for process `\cordic_element.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:23$31'.
Creating decoders for process `\cordic_element.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:22$30'.
Creating decoders for process `\cordic_element.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:21$29'.
Creating decoders for process `\cordic_element.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:20$28'.
Creating decoders for process `\cordic_element.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:19$27'.
Creating decoders for process `\cordic_element.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:18$26'.
Creating decoders for process `\cordic_element.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:17$25'.
Creating decoders for process `\cordic_element.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:16$24'.
Creating decoders for process `\cordic_element.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:107$23'.
     1/18: $6\A_[1:0]
     2/18: $6\Y_[1:0]
     3/18: $6\X_[1:0]
     4/18: $5\A_[1:0]
     5/18: $5\Y_[1:0]
     6/18: $5\X_[1:0]
     7/18: $4\A_[1:0]
     8/18: $4\Y_[1:0]
     9/18: $4\X_[1:0]
    10/18: $3\A_[1:0]
    11/18: $3\Y_[1:0]
    12/18: $3\X_[1:0]
    13/18: $2\A_[1:0]
    14/18: $2\Y_[1:0]
    15/18: $2\X_[1:0]
    16/18: $1\A_[1:0]
    17/18: $1\Y_[1:0]
    18/18: $1\X_[1:0]
Creating decoders for process `\cordic_element.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:76$6'.
     1/3: $0\Acalc[11:0]
     2/3: $0\Ycalc[11:0]
     3/3: $0\Xcalc[11:0]
Creating decoders for process `\cordic_element.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:57$5'.
     1/1: $1\atan[11:0]
Creating decoders for process `\cordic_element.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:45$4'.
     1/18: $0\Ain0[1:0]
     2/18: $0\Ain1[1:0]
     3/18: $0\Ain2[1:0]
     4/18: $0\Ain3[1:0]
     5/18: $0\Ain4[1:0]
     6/18: $0\Ain5[1:0]
     7/18: $0\Yin0[1:0]
     8/18: $0\Yin1[1:0]
     9/18: $0\Yin2[1:0]
    10/18: $0\Yin3[1:0]
    11/18: $0\Yin4[1:0]
    12/18: $0\Yin5[1:0]
    13/18: $0\Xin0[1:0]
    14/18: $0\Xin1[1:0]
    15/18: $0\Xin2[1:0]
    16/18: $0\Xin3[1:0]
    17/18: $0\Xin4[1:0]
    18/18: $0\Xin5[1:0]
Creating decoders for process `\cordic_element.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:38$3'.
     1/1: $0\ISout[0:0]
Creating decoders for process `\cordic_element.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:29$2'.

3.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\cordic_element.\atan7' from process `\cordic_element.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:24$32'.
No latch inferred for signal `\cordic_element.\atan6' from process `\cordic_element.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:23$31'.
No latch inferred for signal `\cordic_element.\atan5' from process `\cordic_element.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:22$30'.
No latch inferred for signal `\cordic_element.\atan4' from process `\cordic_element.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:21$29'.
No latch inferred for signal `\cordic_element.\atan3' from process `\cordic_element.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:20$28'.
No latch inferred for signal `\cordic_element.\atan2' from process `\cordic_element.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:19$27'.
No latch inferred for signal `\cordic_element.\atan1' from process `\cordic_element.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:18$26'.
No latch inferred for signal `\cordic_element.\atan0' from process `\cordic_element.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:17$25'.
No latch inferred for signal `\cordic_element.\oneOverK' from process `\cordic_element.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:16$24'.
No latch inferred for signal `\cordic_element.\X_' from process `\cordic_element.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:107$23'.
No latch inferred for signal `\cordic_element.\Y_' from process `\cordic_element.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:107$23'.
No latch inferred for signal `\cordic_element.\A_' from process `\cordic_element.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:107$23'.
No latch inferred for signal `\cordic_element.\atan' from process `\cordic_element.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:57$5'.

3.2.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\cordic_element.\Xcalc' using process `\cordic_element.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:76$6'.
  created $dff cell `$procdff$451' with positive edge clock.
Creating register for signal `\cordic_element.\Ycalc' using process `\cordic_element.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:76$6'.
  created $dff cell `$procdff$452' with positive edge clock.
Creating register for signal `\cordic_element.\Acalc' using process `\cordic_element.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:76$6'.
  created $dff cell `$procdff$453' with positive edge clock.
Creating register for signal `\cordic_element.\Xin5' using process `\cordic_element.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:45$4'.
  created $dff cell `$procdff$454' with positive edge clock.
Creating register for signal `\cordic_element.\Xin4' using process `\cordic_element.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:45$4'.
  created $dff cell `$procdff$455' with positive edge clock.
Creating register for signal `\cordic_element.\Xin3' using process `\cordic_element.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:45$4'.
  created $dff cell `$procdff$456' with positive edge clock.
Creating register for signal `\cordic_element.\Xin2' using process `\cordic_element.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:45$4'.
  created $dff cell `$procdff$457' with positive edge clock.
Creating register for signal `\cordic_element.\Xin1' using process `\cordic_element.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:45$4'.
  created $dff cell `$procdff$458' with positive edge clock.
Creating register for signal `\cordic_element.\Xin0' using process `\cordic_element.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:45$4'.
  created $dff cell `$procdff$459' with positive edge clock.
Creating register for signal `\cordic_element.\Yin5' using process `\cordic_element.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:45$4'.
  created $dff cell `$procdff$460' with positive edge clock.
Creating register for signal `\cordic_element.\Yin4' using process `\cordic_element.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:45$4'.
  created $dff cell `$procdff$461' with positive edge clock.
Creating register for signal `\cordic_element.\Yin3' using process `\cordic_element.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:45$4'.
  created $dff cell `$procdff$462' with positive edge clock.
Creating register for signal `\cordic_element.\Yin2' using process `\cordic_element.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:45$4'.
  created $dff cell `$procdff$463' with positive edge clock.
Creating register for signal `\cordic_element.\Yin1' using process `\cordic_element.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:45$4'.
  created $dff cell `$procdff$464' with positive edge clock.
Creating register for signal `\cordic_element.\Yin0' using process `\cordic_element.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:45$4'.
  created $dff cell `$procdff$465' with positive edge clock.
Creating register for signal `\cordic_element.\Ain5' using process `\cordic_element.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:45$4'.
  created $dff cell `$procdff$466' with positive edge clock.
Creating register for signal `\cordic_element.\Ain4' using process `\cordic_element.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:45$4'.
  created $dff cell `$procdff$467' with positive edge clock.
Creating register for signal `\cordic_element.\Ain3' using process `\cordic_element.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:45$4'.
  created $dff cell `$procdff$468' with positive edge clock.
Creating register for signal `\cordic_element.\Ain2' using process `\cordic_element.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:45$4'.
  created $dff cell `$procdff$469' with positive edge clock.
Creating register for signal `\cordic_element.\Ain1' using process `\cordic_element.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:45$4'.
  created $dff cell `$procdff$470' with positive edge clock.
Creating register for signal `\cordic_element.\Ain0' using process `\cordic_element.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:45$4'.
  created $dff cell `$procdff$471' with positive edge clock.
Creating register for signal `\cordic_element.\ISout' using process `\cordic_element.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:38$3'.
  created $dff cell `$procdff$472' with positive edge clock.
Creating register for signal `\cordic_element.\i' using process `\cordic_element.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:29$2'.
  created $dff cell `$procdff$473' with positive edge clock.
Creating register for signal `\cordic_element.\LoadCtl' using process `\cordic_element.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:29$2'.
  created $dff cell `$procdff$474' with positive edge clock.

3.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `cordic_element.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:24$32'.
Removing empty process `cordic_element.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:23$31'.
Removing empty process `cordic_element.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:22$30'.
Removing empty process `cordic_element.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:21$29'.
Removing empty process `cordic_element.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:20$28'.
Removing empty process `cordic_element.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:19$27'.
Removing empty process `cordic_element.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:18$26'.
Removing empty process `cordic_element.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:17$25'.
Removing empty process `cordic_element.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:16$24'.
Found and cleaned up 6 empty switches in `\cordic_element.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:107$23'.
Removing empty process `cordic_element.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:107$23'.
Found and cleaned up 4 empty switches in `\cordic_element.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:76$6'.
Removing empty process `cordic_element.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:76$6'.
Found and cleaned up 1 empty switch in `\cordic_element.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:57$5'.
Removing empty process `cordic_element.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:57$5'.
Found and cleaned up 6 empty switches in `\cordic_element.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:45$4'.
Removing empty process `cordic_element.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:45$4'.
Found and cleaned up 1 empty switch in `\cordic_element.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:38$3'.
Removing empty process `cordic_element.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:38$3'.
Removing empty process `cordic_element.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:29$2'.
Cleaned up 18 empty switches.

3.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module cordic_element.
<suppressed ~10 debug messages>

3.3. Executing OPT_EXPR pass (perform const folding).
Optimizing module cordic_element.

3.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cordic_element..
Removed 3 unused cells and 202 unused wires.
<suppressed ~5 debug messages>

3.5. Executing CHECK pass (checking for obvious problems).
Checking module cordic_element...
Found and reported 0 problems.

3.6. Executing OPT pass (performing simple optimizations).

3.6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cordic_element.

3.6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cordic_element'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

3.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cordic_element..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$100.
    dead port 1/2 on $mux $procmux$106.
    dead port 1/2 on $mux $procmux$109.
    dead port 1/2 on $mux $procmux$112.
    dead port 1/2 on $mux $procmux$115.
    dead port 1/2 on $mux $procmux$121.
    dead port 1/2 on $mux $procmux$124.
    dead port 1/2 on $mux $procmux$127.
    dead port 1/2 on $mux $procmux$130.
    dead port 1/2 on $mux $procmux$136.
    dead port 1/2 on $mux $procmux$139.
    dead port 1/2 on $mux $procmux$142.
    dead port 1/2 on $mux $procmux$148.
    dead port 1/2 on $mux $procmux$151.
    dead port 1/2 on $mux $procmux$154.
    dead port 1/2 on $mux $procmux$160.
    dead port 1/2 on $mux $procmux$163.
    dead port 1/2 on $mux $procmux$166.
    dead port 1/2 on $mux $procmux$172.
    dead port 1/2 on $mux $procmux$175.
    dead port 1/2 on $mux $procmux$181.
    dead port 1/2 on $mux $procmux$184.
    dead port 1/2 on $mux $procmux$190.
    dead port 1/2 on $mux $procmux$193.
    dead port 1/2 on $mux $procmux$199.
    dead port 1/2 on $mux $procmux$205.
    dead port 1/2 on $mux $procmux$211.
    dead port 1/2 on $mux $procmux$37.
    dead port 1/2 on $mux $procmux$40.
    dead port 1/2 on $mux $procmux$43.
    dead port 1/2 on $mux $procmux$46.
    dead port 1/2 on $mux $procmux$49.
    dead port 1/2 on $mux $procmux$55.
    dead port 1/2 on $mux $procmux$58.
    dead port 1/2 on $mux $procmux$61.
    dead port 1/2 on $mux $procmux$64.
    dead port 1/2 on $mux $procmux$67.
    dead port 1/2 on $mux $procmux$73.
    dead port 1/2 on $mux $procmux$76.
    dead port 1/2 on $mux $procmux$79.
    dead port 1/2 on $mux $procmux$82.
    dead port 1/2 on $mux $procmux$85.
    dead port 1/2 on $mux $procmux$91.
    dead port 1/2 on $mux $procmux$94.
    dead port 1/2 on $mux $procmux$97.
Removed 45 multiplexer ports.
<suppressed ~26 debug messages>

3.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cordic_element.
Performed a total of 0 changes.

3.6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cordic_element'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

3.6.6. Executing OPT_DFF pass (perform DFF optimizations).

3.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cordic_element..
Removed 0 unused cells and 50 unused wires.
<suppressed ~1 debug messages>

3.6.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module cordic_element.
<suppressed ~1 debug messages>

3.6.9. Rerunning OPT passes. (Maybe there is more to do..)

3.6.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cordic_element..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~26 debug messages>

3.6.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cordic_element.
Performed a total of 0 changes.

3.6.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cordic_element'.
Removed a total of 0 cells.

3.6.13. Executing OPT_DFF pass (perform DFF optimizations).

3.6.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cordic_element..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

3.6.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module cordic_element.

3.6.16. Rerunning OPT passes. (Maybe there is more to do..)

3.6.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cordic_element..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~26 debug messages>

3.6.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cordic_element.
Performed a total of 0 changes.

3.6.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cordic_element'.
Removed a total of 0 cells.

3.6.20. Executing OPT_DFF pass (perform DFF optimizations).

3.6.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cordic_element..

3.6.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module cordic_element.

3.6.23. Finished OPT passes. (There is nothing left to do.)

3.7. Executing FSM pass (extract and optimize FSM).

3.7.1. Executing FSM_DETECT pass (finding FSMs in design).

3.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).

3.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).

3.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cordic_element..

3.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).

3.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

3.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

3.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

3.8. Executing OPT pass (performing simple optimizations).

3.8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cordic_element.

3.8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cordic_element'.
Removed a total of 0 cells.

3.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cordic_element..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~26 debug messages>

3.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cordic_element.
Performed a total of 0 changes.

3.8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cordic_element'.
Removed a total of 0 cells.

3.8.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$472 ($dff) from module cordic_element (D = \ISin, Q = \ISout).
Adding EN signal on $procdff$471 ($dff) from module cordic_element (D = \Ain, Q = \Ain0).
Adding EN signal on $procdff$470 ($dff) from module cordic_element (D = \Ain, Q = \Ain1).
Adding EN signal on $procdff$469 ($dff) from module cordic_element (D = \Ain, Q = \Ain2).
Adding EN signal on $procdff$468 ($dff) from module cordic_element (D = \Ain, Q = \Ain3).
Adding EN signal on $procdff$467 ($dff) from module cordic_element (D = \Ain, Q = \Ain4).
Adding EN signal on $procdff$466 ($dff) from module cordic_element (D = \Ain, Q = \Ain5).
Adding EN signal on $procdff$465 ($dff) from module cordic_element (D = \Yin, Q = \Yin0).
Adding EN signal on $procdff$464 ($dff) from module cordic_element (D = \Yin, Q = \Yin1).
Adding EN signal on $procdff$463 ($dff) from module cordic_element (D = \Yin, Q = \Yin2).
Adding EN signal on $procdff$462 ($dff) from module cordic_element (D = \Yin, Q = \Yin3).
Adding EN signal on $procdff$461 ($dff) from module cordic_element (D = \Yin, Q = \Yin4).
Adding EN signal on $procdff$460 ($dff) from module cordic_element (D = \Yin, Q = \Yin5).
Adding EN signal on $procdff$459 ($dff) from module cordic_element (D = \Xin, Q = \Xin0).
Adding EN signal on $procdff$458 ($dff) from module cordic_element (D = \Xin, Q = \Xin1).
Adding EN signal on $procdff$457 ($dff) from module cordic_element (D = \Xin, Q = \Xin2).
Adding EN signal on $procdff$456 ($dff) from module cordic_element (D = \Xin, Q = \Xin3).
Adding EN signal on $procdff$455 ($dff) from module cordic_element (D = \Xin, Q = \Xin4).
Adding EN signal on $procdff$454 ($dff) from module cordic_element (D = \Xin, Q = \Xin5).
Adding EN signal on $procdff$453 ($dff) from module cordic_element (D = $procmux$223_Y, Q = \Acalc).
Adding EN signal on $procdff$452 ($dff) from module cordic_element (D = $procmux$240_Y, Q = \Ycalc).
Adding EN signal on $procdff$451 ($dff) from module cordic_element (D = $procmux$250_Y, Q = \Xcalc).
Adding SRST signal on $auto$ff.cc:266:slice$616 ($dffe) from module cordic_element (D = $procmux$248_Y, Q = \Xcalc, rval = 12'010011011010).

3.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cordic_element..
Removed 68 unused cells and 68 unused wires.
<suppressed ~69 debug messages>

3.8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module cordic_element.

3.8.9. Rerunning OPT passes. (Maybe there is more to do..)

3.8.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cordic_element..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

3.8.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cordic_element.
Performed a total of 0 changes.

3.8.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cordic_element'.
<suppressed ~150 debug messages>
Removed a total of 50 cells.

3.8.13. Executing OPT_DFF pass (perform DFF optimizations).

3.8.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cordic_element..
Removed 0 unused cells and 50 unused wires.
<suppressed ~1 debug messages>

3.8.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module cordic_element.

3.8.16. Rerunning OPT passes. (Maybe there is more to do..)

3.8.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cordic_element..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

3.8.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cordic_element.
Performed a total of 0 changes.

3.8.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cordic_element'.
Removed a total of 0 cells.

3.8.20. Executing OPT_DFF pass (perform DFF optimizations).

3.8.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cordic_element..

3.8.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module cordic_element.

3.8.23. Finished OPT passes. (There is nothing left to do.)

3.9. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 3) from port B of cell cordic_element.$procmux$259_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell cordic_element.$procmux$260_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell cordic_element.$procmux$261_CMP0 ($eq).

3.10. Executing PEEPOPT pass (run peephole optimizers).

3.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cordic_element..

3.12. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module cordic_element:
  creating $macc model for $add$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:81$12 ($add).
  creating $macc model for $add$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:85$15 ($add).
  creating $macc model for $add$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:87$18 ($add).
  creating $macc model for $sub$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:80$10 ($sub).
  creating $macc model for $sub$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:82$13 ($sub).
  creating $macc model for $sub$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:86$17 ($sub).
  creating $alu model for $macc $sub$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:86$17.
  creating $alu model for $macc $sub$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:82$13.
  creating $alu model for $macc $sub$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:80$10.
  creating $alu model for $macc $add$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:87$18.
  creating $alu model for $macc $add$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:85$15.
  creating $alu model for $macc $add$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:81$12.
  creating $alu cell for $add$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:81$12: $auto$alumacc.cc:495:replace_alu$618
  creating $alu cell for $add$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:85$15: $auto$alumacc.cc:495:replace_alu$621
  creating $alu cell for $add$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:87$18: $auto$alumacc.cc:495:replace_alu$624
  creating $alu cell for $sub$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:80$10: $auto$alumacc.cc:495:replace_alu$627
  creating $alu cell for $sub$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:82$13: $auto$alumacc.cc:495:replace_alu$630
  creating $alu cell for $sub$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:86$17: $auto$alumacc.cc:495:replace_alu$633
  created 6 $alu and 0 $macc cells.

3.13. Executing SHARE pass (SAT-based resource sharing).
Found 2 cells in module cordic_element that may be considered for resource sharing.
  Analyzing resource sharing options for $sshr$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:81$11 ($sshr):
    Found 1 activation_patterns using ctrl signal $ne$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:78$7_Y.
    Found 1 candidates: $sshr$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:80$9
    Analyzing resource sharing with $sshr$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/source/cordic_element.v:80$9 ($sshr):
      Cell is always active. Therefore no sharing is possible.

3.14. Executing OPT pass (performing simple optimizations).

3.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cordic_element.

3.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cordic_element'.
Removed a total of 0 cells.

3.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cordic_element..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

3.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cordic_element.
Performed a total of 0 changes.

3.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cordic_element'.
Removed a total of 0 cells.

3.14.6. Executing OPT_DFF pass (perform DFF optimizations).

3.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cordic_element..

3.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module cordic_element.

3.14.9. Finished OPT passes. (There is nothing left to do.)

3.15. Executing MEMORY pass.

3.15.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

3.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

3.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

3.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

3.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

3.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cordic_element..

3.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

3.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

3.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cordic_element..

3.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).

3.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cordic_element..

3.17. Executing OPT pass (performing simple optimizations).

3.17.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cordic_element.
<suppressed ~4 debug messages>

3.17.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cordic_element'.
Removed a total of 0 cells.

3.17.3. Executing OPT_DFF pass (perform DFF optimizations).

3.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cordic_element..
Removed 1 unused cells and 4 unused wires.
<suppressed ~2 debug messages>

3.17.5. Finished fast OPT passes.

3.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

3.19. Executing OPT pass (performing simple optimizations).

3.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cordic_element.

3.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cordic_element'.
Removed a total of 0 cells.

3.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cordic_element..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

3.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cordic_element.
    Consolidated identical input bits for $mux cell $procmux$234:
      Old ports: A=12'010011011010, B=12'101100100110, Y=$procmux$234_Y
      New ports: A=2'10, B=2'01, Y=$procmux$234_Y [3:2]
      New connections: { $procmux$234_Y [11:4] $procmux$234_Y [1:0] } = { $procmux$234_Y [2] $procmux$234_Y [3:2] $procmux$234_Y [2] $procmux$234_Y [3] $procmux$234_Y [3:2] $procmux$234_Y [3] 2'10 }
    Consolidated identical input bits for $pmux cell $procmux$254:
      Old ports: A=12'000111111111, B=84'000100101101000010011111000001010000000000101000000000010011000000001001000000000100, Y=\atan
      New ports: A=9'111111111, B=63'100101101010011111001010000000101000000010011000001001000000100, Y=\atan [8:0]
      New connections: \atan [11:9] = 3'000
  Optimizing cells in module \cordic_element.
Performed a total of 2 changes.

3.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cordic_element'.
Removed a total of 0 cells.

3.19.6. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $mux $procmux$223 in front of them:
        $auto$alumacc.cc:495:replace_alu$624
        $auto$alumacc.cc:495:replace_alu$630

    Found cells that share an operand and can be merged by moving the $mux $procmux$238 in front of them:
        $auto$alumacc.cc:495:replace_alu$633
        $auto$alumacc.cc:495:replace_alu$618

    Found cells that share an operand and can be merged by moving the $mux $procmux$248 in front of them:
        $auto$alumacc.cc:495:replace_alu$621
        $auto$alumacc.cc:495:replace_alu$627

3.19.7. Executing OPT_DFF pass (perform DFF optimizations).

3.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cordic_element..
Removed 0 unused cells and 18 unused wires.
<suppressed ~1 debug messages>

3.19.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module cordic_element.
<suppressed ~3 debug messages>

3.19.10. Rerunning OPT passes. (Maybe there is more to do..)

3.19.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cordic_element..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

3.19.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cordic_element.
Performed a total of 0 changes.

3.19.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cordic_element'.
Removed a total of 0 cells.

3.19.14. Executing OPT_SHARE pass.

3.19.15. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$615 ($dffe) from module cordic_element (D = $procmux$238_Y [1:0], Q = \Ycalc [1:0], rval = 2'10).

3.19.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cordic_element..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

3.19.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module cordic_element.

3.19.18. Rerunning OPT passes. (Maybe there is more to do..)

3.19.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cordic_element..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

3.19.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cordic_element.
Performed a total of 0 changes.

3.19.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cordic_element'.
Removed a total of 0 cells.

3.19.22. Executing OPT_SHARE pass.

3.19.23. Executing OPT_DFF pass (perform DFF optimizations).

3.19.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cordic_element..

3.19.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module cordic_element.

3.19.26. Finished OPT passes. (There is nothing left to do.)

3.20. Executing TECHMAP pass (map to technology primitives).

3.20.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.20.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $reduce_bool.
Using template $paramod$constmap:f9b6782ecb1cfaac3b994aacc84bde4649a18fa8$paramod$29d4a7a819467ae7cf2f32196c8b84ce04653660\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshr.
Using template $paramod$ee1a6f885509cf323a6820ff1379ff6e5dc2e005\_90_alu for cells of type $alu.
Running "alumacc" on wrapper $extern:wrap:$neg:A_SIGNED=1:A_WIDTH=12:Y_WIDTH=12:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$neg:A_SIGNED=1:A_WIDTH=12:Y_WIDTH=12:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$neg:A_SIGNED=1:A_WIDTH=12:Y_WIDTH=12:394426c56d1a028ba8fdd5469b163e04011def47.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $sdffce.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$54b5b56f4359a73f4e91ebc5405f79b059a0eeaf\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $and.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000001100 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod$ce6e0bffdb8605e70c2145339a50927e2d751e17\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $or.
No more expansions possible.
<suppressed ~868 debug messages>

3.21. Executing OPT pass (performing simple optimizations).

3.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cordic_element.
<suppressed ~385 debug messages>

3.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cordic_element'.
<suppressed ~78 debug messages>
Removed a total of 26 cells.

3.21.3. Executing OPT_DFF pass (perform DFF optimizations).

3.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cordic_element..
Removed 57 unused cells and 373 unused wires.
<suppressed ~58 debug messages>

3.21.5. Finished fast OPT passes.

3.22. Executing ABC pass (technology mapping using ABC).

3.22.1. Extracting gate netlist of module `\cordic_element' to `<abc-temp-dir>/input.blif'..
Extracted 529 gates and 612 wires to a netlist network with 81 inputs and 48 outputs.

3.22.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.22.1.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        5
ABC RESULTS:            ANDNOT cells:      101
ABC RESULTS:               MUX cells:      136
ABC RESULTS:              NAND cells:       13
ABC RESULTS:               NOR cells:       37
ABC RESULTS:               NOT cells:       36
ABC RESULTS:                OR cells:       56
ABC RESULTS:             ORNOT cells:       21
ABC RESULTS:              XNOR cells:       20
ABC RESULTS:               XOR cells:       77
ABC RESULTS:        internal signals:      483
ABC RESULTS:           input signals:       81
ABC RESULTS:          output signals:       48
Removing temp directory.

3.23. Executing OPT pass (performing simple optimizations).

3.23.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cordic_element.
<suppressed ~45 debug messages>

3.23.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cordic_element'.
Removed a total of 0 cells.

3.23.3. Executing OPT_DFF pass (perform DFF optimizations).

3.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cordic_element..
Removed 2 unused cells and 283 unused wires.
<suppressed ~3 debug messages>

3.23.5. Finished fast OPT passes.

3.24. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `cordic_element'. Setting top module to cordic_element.

3.24.1. Analyzing design hierarchy..
Top module:  \cordic_element

3.24.2. Analyzing design hierarchy..
Top module:  \cordic_element
Removed 0 unused modules.

3.25. Printing statistics.

=== cordic_element ===

   Number of wires:                523
   Number of wire bits:            789
   Number of public wires:          50
   Number of public wire bits:     261
   Number of ports:                 12
   Number of port bits:             20
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                580
     $_ANDNOT_                     101
     $_AND_                          5
     $_DFFE_PP_                     59
     $_DFF_P_                        7
     $_MUX_                        136
     $_NAND_                        13
     $_NOR_                         37
     $_NOT_                         34
     $_ORNOT_                       21
     $_OR_                          56
     $_SDFFCE_PP0P_                  7
     $_SDFFCE_PP1P_                  7
     $_XNOR_                        20
     $_XOR_                         77

3.26. Executing CHECK pass (checking for obvious problems).
Checking module cordic_element...
Found and reported 0 problems.

4. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell DFFNEGX1 (noninv, pins=3, area=864.00) is a direct match for cell type $_DFF_N_.
  cell DFFPOSX1 (noninv, pins=3, area=864.00) is a direct match for cell type $_DFF_P_.
  cell DFFSR (noninv, pins=5, area=1584.00) is a direct match for cell type $_DFFSR_PNN_.
  final dff cell mappings:
    \DFFNEGX1 _DFF_N_ (.CLK( C), .D( D), .Q( Q));
    \DFFPOSX1 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    unmapped dff cell: $_DFF_PN0_
    unmapped dff cell: $_DFF_PN1_
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    unmapped dff cell: $_DFFE_NN_
    unmapped dff cell: $_DFFE_NP_
    unmapped dff cell: $_DFFE_PN_
    unmapped dff cell: $_DFFE_PP_
    unmapped dff cell: $_DFFSR_NNN_
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    \DFFSR _DFFSR_PNN_ (.CLK( C), .D( D), .Q( Q), .R( R), .S( S));
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

4.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\cordic_element':
  mapped 80 $_DFF_P_ cells to \DFFPOSX1 cells.

5. Executing OPT pass (performing simple optimizations).

5.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cordic_element.

5.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cordic_element'.
Removed a total of 0 cells.

5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cordic_element..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cordic_element.
Performed a total of 0 changes.

5.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cordic_element'.
Removed a total of 0 cells.

5.6. Executing OPT_DFF pass (perform DFF optimizations).

5.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cordic_element..

5.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module cordic_element.

5.9. Finished OPT passes. (There is nothing left to do.)

6. Executing ABC pass (technology mapping using ABC).

6.1. Extracting gate netlist of module `\cordic_element' to `<abc-temp-dir>/input.blif'..
Extracted 587 gates and 679 wires to a netlist network with 90 inputs and 79 outputs.

6.1.1. Executing ABC.
Running ABC command: "/usr/local/share/qflow/bin/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /usr/local/share/qflow/tech/etri050/etri05_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped cell "FAX1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "HAX1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "PADINOUT".
ABC: Scl_LibertyReadGenlib() skipped cell "TBUFX1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "TBUFX2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "XNOR2X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "XOR2X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "PADFC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADNC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADVDD" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADGND" without logic function.
ABC: Library "etri05_stdcells" from "/usr/local/share/qflow/tech/etri050/etri05_stdcells.lib" has 24 cells (9 skipped: 4 seq; 1 tri-state; 4 no func; 6 dont_use).  Time =     0.00 sec
ABC: Memory =    0.51 MB. Time =     0.00 sec
ABC: + strash 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + ifraig 
ABC: + retime 
ABC: + strash 
ABC: + dch -f 
ABC: + map -M 1 
ABC: + write_blif <abc-temp-dir>/output.blif 

6.1.2. Re-integrating ABC results.
ABC RESULTS:            AND2X2 cells:       27
ABC RESULTS:           AOI21X1 cells:       66
ABC RESULTS:           AOI22X1 cells:       17
ABC RESULTS:             INVX1 cells:      153
ABC RESULTS:            MUX2X1 cells:       27
ABC RESULTS:           NAND2X1 cells:      193
ABC RESULTS:           NAND3X1 cells:       70
ABC RESULTS:            NOR2X1 cells:       55
ABC RESULTS:            NOR3X1 cells:        5
ABC RESULTS:           OAI21X1 cells:      222
ABC RESULTS:           OAI22X1 cells:       10
ABC RESULTS:             OR2X2 cells:       20
ABC RESULTS:        internal signals:      510
ABC RESULTS:           input signals:       90
ABC RESULTS:          output signals:       79
Removing temp directory.

7. Executing FLATTEN pass (flatten design).

8. Executing SETUNDEF pass (replace undef values with defined constants).
Removed 0 unused cells and 681 unused wires.

9. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Don't map input port cordic_element.Ain: Missing option -inpad.
Mapping port cordic_element.Aout using BUFX2.
Don't map input port cordic_element.ISin: Missing option -inpad.
Mapping port cordic_element.ISout using BUFX2.
Don't map input port cordic_element.Rdy: Missing option -inpad.
Don't map input port cordic_element.Stg: Missing option -inpad.
Mapping port cordic_element.Vld using BUFX2.
Don't map input port cordic_element.Xin: Missing option -inpad.
Mapping port cordic_element.Xout using BUFX2.
Don't map input port cordic_element.Yin: Missing option -inpad.
Mapping port cordic_element.Yout using BUFX2.
Don't map input port cordic_element.clk: Missing option -inpad.

10. Executing OPT pass (performing simple optimizations).

10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cordic_element.

10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cordic_element'.
Removed a total of 0 cells.

10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cordic_element..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cordic_element.
Performed a total of 0 changes.

10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cordic_element'.
Removed a total of 0 cells.

10.6. Executing OPT_DFF pass (perform DFF optimizations).

10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cordic_element..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module cordic_element.

10.9. Rerunning OPT passes. (Maybe there is more to do..)

10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cordic_element..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cordic_element.
Performed a total of 0 changes.

10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cordic_element'.
Removed a total of 0 cells.

10.13. Executing OPT_DFF pass (perform DFF optimizations).

10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cordic_element..

10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module cordic_element.

10.16. Finished OPT passes. (There is nothing left to do.)

11. Executing Verilog backend.

11.1. Executing BMUXMAP pass.

11.2. Executing DEMUXMAP pass.
Dumping module `\cordic_element'.

12. Printing statistics.

=== cordic_element ===

   Number of wires:                888
   Number of wire bits:            977
   Number of public wires:         888
   Number of public wire bits:     977
   Number of ports:                 12
   Number of port bits:             20
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                953
     AND2X2                         27
     AOI21X1                        66
     AOI22X1                        17
     BUFX2                           8
     DFFPOSX1                       80
     INVX1                         153
     MUX2X1                         27
     NAND2X1                       193
     NAND3X1                        70
     NOR2X1                         55
     NOR3X1                          5
     OAI21X1                       222
     OAI22X1                        10
     OR2X2                          20

End of script. Logfile hash: 9e61aa8430, CPU: user 0.19s system 0.03s, MEM: 20.70 MB peak
Yosys 0.50+0 (git sha1 6f9c515a2, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
Time spent: 43% 2x abc (0 sec), 12% 28x opt_expr (0 sec), ...
Running getpowerground to determine power and ground net names.
getpowerground.tcl  /usr/local/share/qflow/tech/etri050/etri050_stdcells.lef
Running vlogFanout
vlogFanout -l 300 -c 75 -I cordic_element_nofanout -s nullstring -p /usr/local/share/qflow/tech/etri050/etri05_stdcells.lib -b BUFX2,CLKBUF1 -i A,A -o Y,Y cordic_element_mapped.v cordic_element_sized.v

vlogFanout for qflow 1.4.100
Parsing library "etri05_stdcells"
End of library at line 6613
Lib Read:  Processed 6615 lines.
Top internal fanout is 49 (load 1288.4) from node _201_,
driven by INVX1 with strength 166.776 (fF driven at latency 300)
Top fanout load-to-strength ratio is 7.72537 (latency = 2317.61 ps)
Top input node fanout is 80 (load 3994.32) from node clk.
0 gates exceed specified minimum load.
59 buffers were added.
Warning 1: load of 212.546 is 1.12198 times greater than strongest gate MUX2X1
This warning will only be repeated for larger overload ratios.  Warning count reflects
the total number of overloaded nets.
Warning 2: load of 366.468 is 1.96099 times greater than strongest gate NOR2X1
Warning 4: load of 372.025 is 1.99073 times greater than strongest gate NOR2X1
Warning 8: load of 1097.46 is 1.99627 times greater than strongest gate DFFPOSX1
Warning 14: load of 471.343 is 2.52218 times greater than strongest gate NOR2X1
10 gates were changed.

Gate counts by drive strength:

	"1" gates	In: 906    	Out: 896    	-10
	"2" gates	In: 106    	Out: 112    	+6

16 gates exceed specified minimum load.
0 buffers were added.
0 gates were changed.

Gate counts by drive strength:

	"1" gates	In: 906    	Out: 896    	-10
	"2" gates	In: 106    	Out: 112    	+6

Number of gates changed: 0
Running vlog2Verilog for antenna cell mapping.
vlog2Verilog -c -p -v vdd -g gnd  -l /usr/local/share/qflow/tech/etri050/etri050_stdcells.lef 
   -o cordic_element.v cordic_element_sized.v

Generating RTL verilog and SPICE netlist file in directory
	 /home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/synthesis
Files:
   Verilog: /home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/synthesis/cordic_element.rtl.v
   Verilog: /home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/synthesis/cordic_element.rtlnopwr.v
   Verilog: /home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/synthesis/cordic_element.rtlbb.v
   Spice:   /home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/DDFS/2_Splited_IO/2_2_Cordic_Element/synthesis/cordic_element.spc

Running vlog2Verilog.
vlog2Verilog -c -v vdd -g gnd  -l /usr/local/share/qflow/tech/etri050/etri050_stdcells.lef 
	-o cordic_element.rtl.v
   cordic_element.v
vlog2Verilog -c -p -v vdd -g gnd  -l /usr/local/share/qflow/tech/etri050/etri050_stdcells.lef 
	-o cordic_element.rtlnopwr.v
   cordic_element.v
/usr/local/share/qflow/bin/vlog2Verilog -c -p -b -n -v vdd -g gnd  -l /usr/local/share/qflow/tech/etri050/etri050_stdcells.lef
   -o cordic_element.rtlbb.v
Running vlog2Spice.
vlog2Spice -i -l  /usr/local/share/qflow/tech/etri050/etri050_stdcells.sp -o cordic_element.spc cordic_element.rtl.v
Running spi2xspice.py
spi2xspice.py "/usr/local/share/qflow/tech/etri050/etri05_stdcells.lib" cordic_element.spc cordic_element.xspice

Synthesis script ended on Thu Feb 27 19:51:21 KST 2025
