\hypertarget{group___a_d_c___external__trigger___source___regular}{}\doxysection{ADC External Trigger Source Regular}
\label{group___a_d_c___external__trigger___source___regular}\index{ADC External Trigger Source Regular@{ADC External Trigger Source Regular}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___a_d_c___external__trigger___source___regular_ga7d49b9a93e2452633d650a5bfd2cce23}{ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T1\+\_\+\+CC1}}~((uint32\+\_\+t)0x00000000U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___external__trigger___source___regular_gaf40cf21366c12d956241193bca60b1f9}{ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T1\+\_\+\+CC2}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___a_d_c___external__trigger___source___regular_ga3f562fb50959d72533aecd761175521a}{ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T1\+\_\+\+CC3}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+1}})
\item 
\#define \mbox{\hyperlink{group___a_d_c___external__trigger___source___regular_ga0b64a9b8ac627c2ca770622c8ada41e6}{ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T2\+\_\+\+CC2}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+0}}))
\item 
\#define \mbox{\hyperlink{group___a_d_c___external__trigger___source___regular_ga402da1a3d3089ae86b2a566befd1f99c}{ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T5\+\_\+\+TRGO}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+2}})
\item 
\#define \mbox{\hyperlink{group___a_d_c___external__trigger___source___regular_gae0e57ccf3d178e6819ce32c0124e4f0f}{ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T4\+\_\+\+CC4}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+0}}))
\item 
\#define \mbox{\hyperlink{group___a_d_c___external__trigger___source___regular_ga6038a99cb89e2f6a7a626b79ea9820ea}{ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T3\+\_\+\+CC4}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+1}}))
\item 
\#define \mbox{\hyperlink{group___a_d_c___external__trigger___source___regular_ga2f028c039bf5b5ec1859698cca758a77}{ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T8\+\_\+\+TRGO}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+0}}))
\item 
\#define \mbox{\hyperlink{group___a_d_c___external__trigger___source___regular_gaef533c4f1dad8495d6722fa4e091a45e}{ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T8\+\_\+\+TRGO2}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387de6160834197888efa43e164c2db9}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+3}})
\item 
\#define \mbox{\hyperlink{group___a_d_c___external__trigger___source___regular_gabd4ea0756910a3cdd6942254473a40b3}{ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T1\+\_\+\+TRGO}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387de6160834197888efa43e164c2db9}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+0}}))
\item 
\#define \mbox{\hyperlink{group___a_d_c___external__trigger___source___regular_ga2ef7850a4b88454f2f974d0229828284}{ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T1\+\_\+\+TRGO2}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387de6160834197888efa43e164c2db9}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+1}}))
\item 
\#define \mbox{\hyperlink{group___a_d_c___external__trigger___source___regular_gaa964f17f527400095888ca28c65507c4}{ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T2\+\_\+\+TRGO}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387de6160834197888efa43e164c2db9}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+0}}))
\item 
\#define \mbox{\hyperlink{group___a_d_c___external__trigger___source___regular_gaec1f9d0b9040535e70ba9e26d07df768}{ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T4\+\_\+\+TRGO}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387de6160834197888efa43e164c2db9}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+2}}))
\item 
\#define \mbox{\hyperlink{group___a_d_c___external__trigger___source___regular_gae0a4be77c45699e79a820768a3184886}{ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T6\+\_\+\+TRGO}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387de6160834197888efa43e164c2db9}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+0}}))
\item 
\#define \mbox{\hyperlink{group___a_d_c___external__trigger___source___regular_gaded75d5ddcb64cf735044cdc753571a9}{ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+EXT\+\_\+\+IT11}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d1054d6cd017e305cf6e8a864ce96c8}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL}})
\item 
\#define \mbox{\hyperlink{group___a_d_c___external__trigger___source___regular_ga349ec6a1c2a362fba718cbfd068e50dc}{ADC\+\_\+\+SOFTWARE\+\_\+\+START}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d1054d6cd017e305cf6e8a864ce96c8}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL}} + 1)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___a_d_c___external__trigger___source___regular_gaded75d5ddcb64cf735044cdc753571a9}\label{group___a_d_c___external__trigger___source___regular_gaded75d5ddcb64cf735044cdc753571a9}} 
\index{ADC External Trigger Source Regular@{ADC External Trigger Source Regular}!ADC\_EXTERNALTRIGCONV\_EXT\_IT11@{ADC\_EXTERNALTRIGCONV\_EXT\_IT11}}
\index{ADC\_EXTERNALTRIGCONV\_EXT\_IT11@{ADC\_EXTERNALTRIGCONV\_EXT\_IT11}!ADC External Trigger Source Regular@{ADC External Trigger Source Regular}}
\doxysubsubsection{\texorpdfstring{ADC\_EXTERNALTRIGCONV\_EXT\_IT11}{ADC\_EXTERNALTRIGCONV\_EXT\_IT11}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+EXT\+\_\+\+IT11~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d1054d6cd017e305cf6e8a864ce96c8}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source_l00347}{347}} of file \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___external__trigger___source___regular_ga7d49b9a93e2452633d650a5bfd2cce23}\label{group___a_d_c___external__trigger___source___regular_ga7d49b9a93e2452633d650a5bfd2cce23}} 
\index{ADC External Trigger Source Regular@{ADC External Trigger Source Regular}!ADC\_EXTERNALTRIGCONV\_T1\_CC1@{ADC\_EXTERNALTRIGCONV\_T1\_CC1}}
\index{ADC\_EXTERNALTRIGCONV\_T1\_CC1@{ADC\_EXTERNALTRIGCONV\_T1\_CC1}!ADC External Trigger Source Regular@{ADC External Trigger Source Regular}}
\doxysubsubsection{\texorpdfstring{ADC\_EXTERNALTRIGCONV\_T1\_CC1}{ADC\_EXTERNALTRIGCONV\_T1\_CC1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T1\+\_\+\+CC1~((uint32\+\_\+t)0x00000000U)}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source_l00332}{332}} of file \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___external__trigger___source___regular_gaf40cf21366c12d956241193bca60b1f9}\label{group___a_d_c___external__trigger___source___regular_gaf40cf21366c12d956241193bca60b1f9}} 
\index{ADC External Trigger Source Regular@{ADC External Trigger Source Regular}!ADC\_EXTERNALTRIGCONV\_T1\_CC2@{ADC\_EXTERNALTRIGCONV\_T1\_CC2}}
\index{ADC\_EXTERNALTRIGCONV\_T1\_CC2@{ADC\_EXTERNALTRIGCONV\_T1\_CC2}!ADC External Trigger Source Regular@{ADC External Trigger Source Regular}}
\doxysubsubsection{\texorpdfstring{ADC\_EXTERNALTRIGCONV\_T1\_CC2}{ADC\_EXTERNALTRIGCONV\_T1\_CC2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T1\+\_\+\+CC2~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+0}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source_l00333}{333}} of file \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___external__trigger___source___regular_ga3f562fb50959d72533aecd761175521a}\label{group___a_d_c___external__trigger___source___regular_ga3f562fb50959d72533aecd761175521a}} 
\index{ADC External Trigger Source Regular@{ADC External Trigger Source Regular}!ADC\_EXTERNALTRIGCONV\_T1\_CC3@{ADC\_EXTERNALTRIGCONV\_T1\_CC3}}
\index{ADC\_EXTERNALTRIGCONV\_T1\_CC3@{ADC\_EXTERNALTRIGCONV\_T1\_CC3}!ADC External Trigger Source Regular@{ADC External Trigger Source Regular}}
\doxysubsubsection{\texorpdfstring{ADC\_EXTERNALTRIGCONV\_T1\_CC3}{ADC\_EXTERNALTRIGCONV\_T1\_CC3}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T1\+\_\+\+CC3~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+1}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source_l00334}{334}} of file \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___external__trigger___source___regular_gabd4ea0756910a3cdd6942254473a40b3}\label{group___a_d_c___external__trigger___source___regular_gabd4ea0756910a3cdd6942254473a40b3}} 
\index{ADC External Trigger Source Regular@{ADC External Trigger Source Regular}!ADC\_EXTERNALTRIGCONV\_T1\_TRGO@{ADC\_EXTERNALTRIGCONV\_T1\_TRGO}}
\index{ADC\_EXTERNALTRIGCONV\_T1\_TRGO@{ADC\_EXTERNALTRIGCONV\_T1\_TRGO}!ADC External Trigger Source Regular@{ADC External Trigger Source Regular}}
\doxysubsubsection{\texorpdfstring{ADC\_EXTERNALTRIGCONV\_T1\_TRGO}{ADC\_EXTERNALTRIGCONV\_T1\_TRGO}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T1\+\_\+\+TRGO~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387de6160834197888efa43e164c2db9}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+0}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source_l00341}{341}} of file \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___external__trigger___source___regular_ga2ef7850a4b88454f2f974d0229828284}\label{group___a_d_c___external__trigger___source___regular_ga2ef7850a4b88454f2f974d0229828284}} 
\index{ADC External Trigger Source Regular@{ADC External Trigger Source Regular}!ADC\_EXTERNALTRIGCONV\_T1\_TRGO2@{ADC\_EXTERNALTRIGCONV\_T1\_TRGO2}}
\index{ADC\_EXTERNALTRIGCONV\_T1\_TRGO2@{ADC\_EXTERNALTRIGCONV\_T1\_TRGO2}!ADC External Trigger Source Regular@{ADC External Trigger Source Regular}}
\doxysubsubsection{\texorpdfstring{ADC\_EXTERNALTRIGCONV\_T1\_TRGO2}{ADC\_EXTERNALTRIGCONV\_T1\_TRGO2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T1\+\_\+\+TRGO2~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387de6160834197888efa43e164c2db9}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+1}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source_l00342}{342}} of file \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___external__trigger___source___regular_ga0b64a9b8ac627c2ca770622c8ada41e6}\label{group___a_d_c___external__trigger___source___regular_ga0b64a9b8ac627c2ca770622c8ada41e6}} 
\index{ADC External Trigger Source Regular@{ADC External Trigger Source Regular}!ADC\_EXTERNALTRIGCONV\_T2\_CC2@{ADC\_EXTERNALTRIGCONV\_T2\_CC2}}
\index{ADC\_EXTERNALTRIGCONV\_T2\_CC2@{ADC\_EXTERNALTRIGCONV\_T2\_CC2}!ADC External Trigger Source Regular@{ADC External Trigger Source Regular}}
\doxysubsubsection{\texorpdfstring{ADC\_EXTERNALTRIGCONV\_T2\_CC2}{ADC\_EXTERNALTRIGCONV\_T2\_CC2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T2\+\_\+\+CC2~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+0}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source_l00335}{335}} of file \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___external__trigger___source___regular_gaa964f17f527400095888ca28c65507c4}\label{group___a_d_c___external__trigger___source___regular_gaa964f17f527400095888ca28c65507c4}} 
\index{ADC External Trigger Source Regular@{ADC External Trigger Source Regular}!ADC\_EXTERNALTRIGCONV\_T2\_TRGO@{ADC\_EXTERNALTRIGCONV\_T2\_TRGO}}
\index{ADC\_EXTERNALTRIGCONV\_T2\_TRGO@{ADC\_EXTERNALTRIGCONV\_T2\_TRGO}!ADC External Trigger Source Regular@{ADC External Trigger Source Regular}}
\doxysubsubsection{\texorpdfstring{ADC\_EXTERNALTRIGCONV\_T2\_TRGO}{ADC\_EXTERNALTRIGCONV\_T2\_TRGO}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T2\+\_\+\+TRGO~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387de6160834197888efa43e164c2db9}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+0}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source_l00343}{343}} of file \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___external__trigger___source___regular_ga6038a99cb89e2f6a7a626b79ea9820ea}\label{group___a_d_c___external__trigger___source___regular_ga6038a99cb89e2f6a7a626b79ea9820ea}} 
\index{ADC External Trigger Source Regular@{ADC External Trigger Source Regular}!ADC\_EXTERNALTRIGCONV\_T3\_CC4@{ADC\_EXTERNALTRIGCONV\_T3\_CC4}}
\index{ADC\_EXTERNALTRIGCONV\_T3\_CC4@{ADC\_EXTERNALTRIGCONV\_T3\_CC4}!ADC External Trigger Source Regular@{ADC External Trigger Source Regular}}
\doxysubsubsection{\texorpdfstring{ADC\_EXTERNALTRIGCONV\_T3\_CC4}{ADC\_EXTERNALTRIGCONV\_T3\_CC4}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T3\+\_\+\+CC4~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+1}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source_l00338}{338}} of file \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___external__trigger___source___regular_gae0e57ccf3d178e6819ce32c0124e4f0f}\label{group___a_d_c___external__trigger___source___regular_gae0e57ccf3d178e6819ce32c0124e4f0f}} 
\index{ADC External Trigger Source Regular@{ADC External Trigger Source Regular}!ADC\_EXTERNALTRIGCONV\_T4\_CC4@{ADC\_EXTERNALTRIGCONV\_T4\_CC4}}
\index{ADC\_EXTERNALTRIGCONV\_T4\_CC4@{ADC\_EXTERNALTRIGCONV\_T4\_CC4}!ADC External Trigger Source Regular@{ADC External Trigger Source Regular}}
\doxysubsubsection{\texorpdfstring{ADC\_EXTERNALTRIGCONV\_T4\_CC4}{ADC\_EXTERNALTRIGCONV\_T4\_CC4}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T4\+\_\+\+CC4~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+0}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source_l00337}{337}} of file \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___external__trigger___source___regular_gaec1f9d0b9040535e70ba9e26d07df768}\label{group___a_d_c___external__trigger___source___regular_gaec1f9d0b9040535e70ba9e26d07df768}} 
\index{ADC External Trigger Source Regular@{ADC External Trigger Source Regular}!ADC\_EXTERNALTRIGCONV\_T4\_TRGO@{ADC\_EXTERNALTRIGCONV\_T4\_TRGO}}
\index{ADC\_EXTERNALTRIGCONV\_T4\_TRGO@{ADC\_EXTERNALTRIGCONV\_T4\_TRGO}!ADC External Trigger Source Regular@{ADC External Trigger Source Regular}}
\doxysubsubsection{\texorpdfstring{ADC\_EXTERNALTRIGCONV\_T4\_TRGO}{ADC\_EXTERNALTRIGCONV\_T4\_TRGO}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T4\+\_\+\+TRGO~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387de6160834197888efa43e164c2db9}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+2}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source_l00344}{344}} of file \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___external__trigger___source___regular_ga402da1a3d3089ae86b2a566befd1f99c}\label{group___a_d_c___external__trigger___source___regular_ga402da1a3d3089ae86b2a566befd1f99c}} 
\index{ADC External Trigger Source Regular@{ADC External Trigger Source Regular}!ADC\_EXTERNALTRIGCONV\_T5\_TRGO@{ADC\_EXTERNALTRIGCONV\_T5\_TRGO}}
\index{ADC\_EXTERNALTRIGCONV\_T5\_TRGO@{ADC\_EXTERNALTRIGCONV\_T5\_TRGO}!ADC External Trigger Source Regular@{ADC External Trigger Source Regular}}
\doxysubsubsection{\texorpdfstring{ADC\_EXTERNALTRIGCONV\_T5\_TRGO}{ADC\_EXTERNALTRIGCONV\_T5\_TRGO}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T5\+\_\+\+TRGO~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+2}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source_l00336}{336}} of file \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___external__trigger___source___regular_gae0a4be77c45699e79a820768a3184886}\label{group___a_d_c___external__trigger___source___regular_gae0a4be77c45699e79a820768a3184886}} 
\index{ADC External Trigger Source Regular@{ADC External Trigger Source Regular}!ADC\_EXTERNALTRIGCONV\_T6\_TRGO@{ADC\_EXTERNALTRIGCONV\_T6\_TRGO}}
\index{ADC\_EXTERNALTRIGCONV\_T6\_TRGO@{ADC\_EXTERNALTRIGCONV\_T6\_TRGO}!ADC External Trigger Source Regular@{ADC External Trigger Source Regular}}
\doxysubsubsection{\texorpdfstring{ADC\_EXTERNALTRIGCONV\_T6\_TRGO}{ADC\_EXTERNALTRIGCONV\_T6\_TRGO}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T6\+\_\+\+TRGO~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387de6160834197888efa43e164c2db9}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+0}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source_l00345}{345}} of file \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___external__trigger___source___regular_ga2f028c039bf5b5ec1859698cca758a77}\label{group___a_d_c___external__trigger___source___regular_ga2f028c039bf5b5ec1859698cca758a77}} 
\index{ADC External Trigger Source Regular@{ADC External Trigger Source Regular}!ADC\_EXTERNALTRIGCONV\_T8\_TRGO@{ADC\_EXTERNALTRIGCONV\_T8\_TRGO}}
\index{ADC\_EXTERNALTRIGCONV\_T8\_TRGO@{ADC\_EXTERNALTRIGCONV\_T8\_TRGO}!ADC External Trigger Source Regular@{ADC External Trigger Source Regular}}
\doxysubsubsection{\texorpdfstring{ADC\_EXTERNALTRIGCONV\_T8\_TRGO}{ADC\_EXTERNALTRIGCONV\_T8\_TRGO}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T8\+\_\+\+TRGO~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+0}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source_l00339}{339}} of file \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___external__trigger___source___regular_gaef533c4f1dad8495d6722fa4e091a45e}\label{group___a_d_c___external__trigger___source___regular_gaef533c4f1dad8495d6722fa4e091a45e}} 
\index{ADC External Trigger Source Regular@{ADC External Trigger Source Regular}!ADC\_EXTERNALTRIGCONV\_T8\_TRGO2@{ADC\_EXTERNALTRIGCONV\_T8\_TRGO2}}
\index{ADC\_EXTERNALTRIGCONV\_T8\_TRGO2@{ADC\_EXTERNALTRIGCONV\_T8\_TRGO2}!ADC External Trigger Source Regular@{ADC External Trigger Source Regular}}
\doxysubsubsection{\texorpdfstring{ADC\_EXTERNALTRIGCONV\_T8\_TRGO2}{ADC\_EXTERNALTRIGCONV\_T8\_TRGO2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T8\+\_\+\+TRGO2~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387de6160834197888efa43e164c2db9}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+3}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source_l00340}{340}} of file \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___external__trigger___source___regular_ga349ec6a1c2a362fba718cbfd068e50dc}\label{group___a_d_c___external__trigger___source___regular_ga349ec6a1c2a362fba718cbfd068e50dc}} 
\index{ADC External Trigger Source Regular@{ADC External Trigger Source Regular}!ADC\_SOFTWARE\_START@{ADC\_SOFTWARE\_START}}
\index{ADC\_SOFTWARE\_START@{ADC\_SOFTWARE\_START}!ADC External Trigger Source Regular@{ADC External Trigger Source Regular}}
\doxysubsubsection{\texorpdfstring{ADC\_SOFTWARE\_START}{ADC\_SOFTWARE\_START}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SOFTWARE\+\_\+\+START~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d1054d6cd017e305cf6e8a864ce96c8}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL}} + 1)}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source_l00348}{348}} of file \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}.

