<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx-mdbwx-defs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>cvmx-mdbwx-defs.h</h1><a href="cvmx-mdbwx-defs_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/***********************license start***************</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2003-2015  Cavium Inc. (support@cavium.com). All rights</span>
<a name="l00003"></a>00003 <span class="comment"> * reserved.</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> *</span>
<a name="l00006"></a>00006 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00007"></a>00007 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00008"></a>00008 <span class="comment"> * met:</span>
<a name="l00009"></a>00009 <span class="comment"> *</span>
<a name="l00010"></a>00010 <span class="comment"> *   * Redistributions of source code must retain the above copyright</span>
<a name="l00011"></a>00011 <span class="comment"> *     notice, this list of conditions and the following disclaimer.</span>
<a name="l00012"></a>00012 <span class="comment"> *</span>
<a name="l00013"></a>00013 <span class="comment"> *   * Redistributions in binary form must reproduce the above</span>
<a name="l00014"></a>00014 <span class="comment"> *     copyright notice, this list of conditions and the following</span>
<a name="l00015"></a>00015 <span class="comment"> *     disclaimer in the documentation and/or other materials provided</span>
<a name="l00016"></a>00016 <span class="comment"> *     with the distribution.</span>
<a name="l00017"></a>00017 <span class="comment"></span>
<a name="l00018"></a>00018 <span class="comment"> *   * Neither the name of Cavium Inc. nor the names of</span>
<a name="l00019"></a>00019 <span class="comment"> *     its contributors may be used to endorse or promote products</span>
<a name="l00020"></a>00020 <span class="comment"> *     derived from this software without specific prior written</span>
<a name="l00021"></a>00021 <span class="comment"> *     permission.</span>
<a name="l00022"></a>00022 <span class="comment"></span>
<a name="l00023"></a>00023 <span class="comment"> * This Software, including technical data, may be subject to U.S. export  control</span>
<a name="l00024"></a>00024 <span class="comment"> * laws, including the U.S. Export Administration Act and its  associated</span>
<a name="l00025"></a>00025 <span class="comment"> * regulations, and may be subject to export or import  regulations in other</span>
<a name="l00026"></a>00026 <span class="comment"> * countries.</span>
<a name="l00027"></a>00027 <span class="comment"></span>
<a name="l00028"></a>00028 <span class="comment"> * TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED &quot;AS IS&quot;</span>
<a name="l00029"></a>00029 <span class="comment"> * AND WITH ALL FAULTS AND CAVIUM INC. MAKES NO PROMISES, REPRESENTATIONS OR</span>
<a name="l00030"></a>00030 <span class="comment"> * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO</span>
<a name="l00031"></a>00031 <span class="comment"> * THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY REPRESENTATION OR</span>
<a name="l00032"></a>00032 <span class="comment"> * DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT DEFECTS, AND CAVIUM</span>
<a name="l00033"></a>00033 <span class="comment"> * SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES OF TITLE,</span>
<a name="l00034"></a>00034 <span class="comment"> * MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF</span>
<a name="l00035"></a>00035 <span class="comment"> * VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR</span>
<a name="l00036"></a>00036 <span class="comment"> * CORRESPONDENCE TO DESCRIPTION. THE ENTIRE  RISK ARISING OUT OF USE OR</span>
<a name="l00037"></a>00037 <span class="comment"> * PERFORMANCE OF THE SOFTWARE LIES WITH YOU.</span>
<a name="l00038"></a>00038 <span class="comment"> ***********************license end**************************************/</span>
<a name="l00039"></a>00039 
<a name="l00040"></a>00040 <span class="comment"></span>
<a name="l00041"></a>00041 <span class="comment">/**</span>
<a name="l00042"></a>00042 <span class="comment"> * cvmx-mdbwx-defs.h</span>
<a name="l00043"></a>00043 <span class="comment"> *</span>
<a name="l00044"></a>00044 <span class="comment"> * Configuration and status register (CSR) type definitions for</span>
<a name="l00045"></a>00045 <span class="comment"> * Octeon mdbwx.</span>
<a name="l00046"></a>00046 <span class="comment"> *</span>
<a name="l00047"></a>00047 <span class="comment"> * This file is auto generated. Do not edit.</span>
<a name="l00048"></a>00048 <span class="comment"> *</span>
<a name="l00049"></a>00049 <span class="comment"> * &lt;hr&gt;$Revision$&lt;hr&gt;</span>
<a name="l00050"></a>00050 <span class="comment"> *</span>
<a name="l00051"></a>00051 <span class="comment"> */</span>
<a name="l00052"></a>00052 <span class="preprocessor">#ifndef __CVMX_MDBWX_DEFS_H__</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span><span class="preprocessor">#define __CVMX_MDBWX_DEFS_H__</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span>
<a name="l00055"></a>00055 <span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdbwx-defs_8h.html#a5c12499c631f323ccb037e8bc173bf5b" title="cvmx-mdbwx-defs.h">CVMX_MDBWX_AB_SLTX_CDERR_OFLOW_JTAG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00057"></a>00057 {
<a name="l00058"></a>00058     <span class="keywordflow">if</span> (!(
<a name="l00059"></a>00059           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 17))))))
<a name="l00060"></a>00060         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDBWX_AB_SLTX_CDERR_OFLOW_JTAG(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00061"></a>00061     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F01F40ull) + (((offset) &amp; 1) + ((block_id) &amp; 31) * 0x800ull) * 8;
<a name="l00062"></a>00062 }
<a name="l00063"></a>00063 <span class="preprocessor">#else</span>
<a name="l00064"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#a5c12499c631f323ccb037e8bc173bf5b">00064</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDBWX_AB_SLTX_CDERR_OFLOW_JTAG(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800B4F01F40ull) + (((offset) &amp; 1) + ((block_id) &amp; 31) * 0x800ull) * 8)</span>
<a name="l00065"></a>00065 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00066"></a>00066 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00067"></a>00067 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdbwx-defs_8h.html#a1011748de8c70eb3f0779bbac1548d67">CVMX_MDBWX_AB_SLTX_CDERR_UFLOW_JTAG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00068"></a>00068 {
<a name="l00069"></a>00069     <span class="keywordflow">if</span> (!(
<a name="l00070"></a>00070           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 17))))))
<a name="l00071"></a>00071         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDBWX_AB_SLTX_CDERR_UFLOW_JTAG(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00072"></a>00072     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F01F50ull) + (((offset) &amp; 1) + ((block_id) &amp; 31) * 0x800ull) * 8;
<a name="l00073"></a>00073 }
<a name="l00074"></a>00074 <span class="preprocessor">#else</span>
<a name="l00075"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#a1011748de8c70eb3f0779bbac1548d67">00075</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDBWX_AB_SLTX_CDERR_UFLOW_JTAG(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800B4F01F50ull) + (((offset) &amp; 1) + ((block_id) &amp; 31) * 0x800ull) * 8)</span>
<a name="l00076"></a>00076 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00077"></a>00077 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00078"></a>00078 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdbwx-defs_8h.html#aefe992de74e6a1c463398cf7f70d477b">CVMX_MDBWX_AB_SLTX_CP_FAT_JTAG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00079"></a>00079 {
<a name="l00080"></a>00080     <span class="keywordflow">if</span> (!(
<a name="l00081"></a>00081           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 17))))))
<a name="l00082"></a>00082         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDBWX_AB_SLTX_CP_FAT_JTAG(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00083"></a>00083     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F02900ull) + (((offset) &amp; 1) + ((block_id) &amp; 31) * 0x400ull) * 16;
<a name="l00084"></a>00084 }
<a name="l00085"></a>00085 <span class="preprocessor">#else</span>
<a name="l00086"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#aefe992de74e6a1c463398cf7f70d477b">00086</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDBWX_AB_SLTX_CP_FAT_JTAG(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800B4F02900ull) + (((offset) &amp; 1) + ((block_id) &amp; 31) * 0x400ull) * 16)</span>
<a name="l00087"></a>00087 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00088"></a>00088 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00089"></a>00089 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdbwx-defs_8h.html#ad56d9c0aaf21d01ed752d5e954cc50a0">CVMX_MDBWX_AB_SLTX_CP_NFAT_JTAG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00090"></a>00090 {
<a name="l00091"></a>00091     <span class="keywordflow">if</span> (!(
<a name="l00092"></a>00092           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 17))))))
<a name="l00093"></a>00093         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDBWX_AB_SLTX_CP_NFAT_JTAG(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00094"></a>00094     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F03000ull) + (((offset) &amp; 1) + ((block_id) &amp; 31) * 0x400ull) * 16;
<a name="l00095"></a>00095 }
<a name="l00096"></a>00096 <span class="preprocessor">#else</span>
<a name="l00097"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#ad56d9c0aaf21d01ed752d5e954cc50a0">00097</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDBWX_AB_SLTX_CP_NFAT_JTAG(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800B4F03000ull) + (((offset) &amp; 1) + ((block_id) &amp; 31) * 0x400ull) * 16)</span>
<a name="l00098"></a>00098 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00099"></a>00099 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00100"></a>00100 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdbwx-defs_8h.html#a1e1bbe5c7053603202401857aca0ac65">CVMX_MDBWX_AB_SLTX_DEBUG0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00101"></a>00101 {
<a name="l00102"></a>00102     <span class="keywordflow">if</span> (!(
<a name="l00103"></a>00103           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 17))))))
<a name="l00104"></a>00104         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDBWX_AB_SLTX_DEBUG0(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00105"></a>00105     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F03230ull) + (((offset) &amp; 1) + ((block_id) &amp; 31) * 0x800ull) * 8;
<a name="l00106"></a>00106 }
<a name="l00107"></a>00107 <span class="preprocessor">#else</span>
<a name="l00108"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#a1e1bbe5c7053603202401857aca0ac65">00108</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDBWX_AB_SLTX_DEBUG0(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800B4F03230ull) + (((offset) &amp; 1) + ((block_id) &amp; 31) * 0x800ull) * 8)</span>
<a name="l00109"></a>00109 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00110"></a>00110 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00111"></a>00111 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdbwx-defs_8h.html#afd7e0307f476a391eb2e1782e23a46e0">CVMX_MDBWX_AB_SLTX_DERR_ENA_W1C</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00112"></a>00112 {
<a name="l00113"></a>00113     <span class="keywordflow">if</span> (!(
<a name="l00114"></a>00114           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 17))))))
<a name="l00115"></a>00115         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDBWX_AB_SLTX_DERR_ENA_W1C(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00116"></a>00116     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F02100ull) + (((offset) &amp; 1) + ((block_id) &amp; 31) * 0x400ull) * 16;
<a name="l00117"></a>00117 }
<a name="l00118"></a>00118 <span class="preprocessor">#else</span>
<a name="l00119"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#afd7e0307f476a391eb2e1782e23a46e0">00119</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDBWX_AB_SLTX_DERR_ENA_W1C(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800B4F02100ull) + (((offset) &amp; 1) + ((block_id) &amp; 31) * 0x400ull) * 16)</span>
<a name="l00120"></a>00120 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00121"></a>00121 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00122"></a>00122 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdbwx-defs_8h.html#aad20f122f63191d92cc853126321fa19">CVMX_MDBWX_AB_SLTX_DERR_ENA_W1S</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00123"></a>00123 {
<a name="l00124"></a>00124     <span class="keywordflow">if</span> (!(
<a name="l00125"></a>00125           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 17))))))
<a name="l00126"></a>00126         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDBWX_AB_SLTX_DERR_ENA_W1S(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00127"></a>00127     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F02000ull) + (((offset) &amp; 1) + ((block_id) &amp; 31) * 0x400ull) * 16;
<a name="l00128"></a>00128 }
<a name="l00129"></a>00129 <span class="preprocessor">#else</span>
<a name="l00130"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#aad20f122f63191d92cc853126321fa19">00130</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDBWX_AB_SLTX_DERR_ENA_W1S(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800B4F02000ull) + (((offset) &amp; 1) + ((block_id) &amp; 31) * 0x400ull) * 16)</span>
<a name="l00131"></a>00131 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00132"></a>00132 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00133"></a>00133 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdbwx-defs_8h.html#a97be6f03ca4b5702ff3765d2d3ea1774">CVMX_MDBWX_AB_SLTX_DERR_INT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00134"></a>00134 {
<a name="l00135"></a>00135     <span class="keywordflow">if</span> (!(
<a name="l00136"></a>00136           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 17))))))
<a name="l00137"></a>00137         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDBWX_AB_SLTX_DERR_INT(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00138"></a>00138     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F01E00ull) + (((offset) &amp; 1) + ((block_id) &amp; 31) * 0x400ull) * 16;
<a name="l00139"></a>00139 }
<a name="l00140"></a>00140 <span class="preprocessor">#else</span>
<a name="l00141"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#a97be6f03ca4b5702ff3765d2d3ea1774">00141</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDBWX_AB_SLTX_DERR_INT(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800B4F01E00ull) + (((offset) &amp; 1) + ((block_id) &amp; 31) * 0x400ull) * 16)</span>
<a name="l00142"></a>00142 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00143"></a>00143 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00144"></a>00144 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdbwx-defs_8h.html#accf80ea6e1d06df7bca4e965044fc6cd">CVMX_MDBWX_AB_SLTX_DERR_INT_W1S</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00145"></a>00145 {
<a name="l00146"></a>00146     <span class="keywordflow">if</span> (!(
<a name="l00147"></a>00147           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 17))))))
<a name="l00148"></a>00148         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDBWX_AB_SLTX_DERR_INT_W1S(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00149"></a>00149     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F02200ull) + (((offset) &amp; 1) + ((block_id) &amp; 31) * 0x400ull) * 16;
<a name="l00150"></a>00150 }
<a name="l00151"></a>00151 <span class="preprocessor">#else</span>
<a name="l00152"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#accf80ea6e1d06df7bca4e965044fc6cd">00152</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDBWX_AB_SLTX_DERR_INT_W1S(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800B4F02200ull) + (((offset) &amp; 1) + ((block_id) &amp; 31) * 0x400ull) * 16)</span>
<a name="l00153"></a>00153 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00154"></a>00154 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00155"></a>00155 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdbwx-defs_8h.html#a4e118bad31f67401d7dff1d882657d7a">CVMX_MDBWX_AB_SLTX_FAT_ERR_ENA_W1C</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00156"></a>00156 {
<a name="l00157"></a>00157     <span class="keywordflow">if</span> (!(
<a name="l00158"></a>00158           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 17))))))
<a name="l00159"></a>00159         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDBWX_AB_SLTX_FAT_ERR_ENA_W1C(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00160"></a>00160     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F02500ull) + (((offset) &amp; 1) + ((block_id) &amp; 31) * 0x400ull) * 16;
<a name="l00161"></a>00161 }
<a name="l00162"></a>00162 <span class="preprocessor">#else</span>
<a name="l00163"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#a4e118bad31f67401d7dff1d882657d7a">00163</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDBWX_AB_SLTX_FAT_ERR_ENA_W1C(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800B4F02500ull) + (((offset) &amp; 1) + ((block_id) &amp; 31) * 0x400ull) * 16)</span>
<a name="l00164"></a>00164 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00165"></a>00165 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00166"></a>00166 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdbwx-defs_8h.html#a6cfe9d3d7eae98c04f3d3ff98372ccda">CVMX_MDBWX_AB_SLTX_FAT_ERR_ENA_W1S</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00167"></a>00167 {
<a name="l00168"></a>00168     <span class="keywordflow">if</span> (!(
<a name="l00169"></a>00169           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 17))))))
<a name="l00170"></a>00170         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDBWX_AB_SLTX_FAT_ERR_ENA_W1S(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00171"></a>00171     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F02400ull) + (((offset) &amp; 1) + ((block_id) &amp; 31) * 0x400ull) * 16;
<a name="l00172"></a>00172 }
<a name="l00173"></a>00173 <span class="preprocessor">#else</span>
<a name="l00174"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#a6cfe9d3d7eae98c04f3d3ff98372ccda">00174</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDBWX_AB_SLTX_FAT_ERR_ENA_W1S(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800B4F02400ull) + (((offset) &amp; 1) + ((block_id) &amp; 31) * 0x400ull) * 16)</span>
<a name="l00175"></a>00175 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00176"></a>00176 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00177"></a>00177 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdbwx-defs_8h.html#a2c01a6e69b45a1aaf69abafe3677c5e1">CVMX_MDBWX_AB_SLTX_FAT_ERR_INT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00178"></a>00178 {
<a name="l00179"></a>00179     <span class="keywordflow">if</span> (!(
<a name="l00180"></a>00180           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 17))))))
<a name="l00181"></a>00181         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDBWX_AB_SLTX_FAT_ERR_INT(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00182"></a>00182     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F02300ull) + (((offset) &amp; 1) + ((block_id) &amp; 31) * 0x400ull) * 16;
<a name="l00183"></a>00183 }
<a name="l00184"></a>00184 <span class="preprocessor">#else</span>
<a name="l00185"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#a2c01a6e69b45a1aaf69abafe3677c5e1">00185</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDBWX_AB_SLTX_FAT_ERR_INT(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800B4F02300ull) + (((offset) &amp; 1) + ((block_id) &amp; 31) * 0x400ull) * 16)</span>
<a name="l00186"></a>00186 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00187"></a>00187 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00188"></a>00188 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdbwx-defs_8h.html#a515639177421b2622dced36c51f31263">CVMX_MDBWX_AB_SLTX_FAT_ERR_INT_W1S</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00189"></a>00189 {
<a name="l00190"></a>00190     <span class="keywordflow">if</span> (!(
<a name="l00191"></a>00191           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 17))))))
<a name="l00192"></a>00192         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDBWX_AB_SLTX_FAT_ERR_INT_W1S(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00193"></a>00193     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F02600ull) + (((offset) &amp; 1) + ((block_id) &amp; 31) * 0x400ull) * 16;
<a name="l00194"></a>00194 }
<a name="l00195"></a>00195 <span class="preprocessor">#else</span>
<a name="l00196"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#a515639177421b2622dced36c51f31263">00196</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDBWX_AB_SLTX_FAT_ERR_INT_W1S(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800B4F02600ull) + (((offset) &amp; 1) + ((block_id) &amp; 31) * 0x400ull) * 16)</span>
<a name="l00197"></a>00197 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00198"></a>00198 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00199"></a>00199 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdbwx-defs_8h.html#a43e9a5519f365d63889c48be38fa63db">CVMX_MDBWX_AB_SLTX_NFAT_ERR_ENA_W1C</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00200"></a>00200 {
<a name="l00201"></a>00201     <span class="keywordflow">if</span> (!(
<a name="l00202"></a>00202           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 17))))))
<a name="l00203"></a>00203         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDBWX_AB_SLTX_NFAT_ERR_ENA_W1C(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00204"></a>00204     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F02C00ull) + (((offset) &amp; 1) + ((block_id) &amp; 31) * 0x400ull) * 16;
<a name="l00205"></a>00205 }
<a name="l00206"></a>00206 <span class="preprocessor">#else</span>
<a name="l00207"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#a43e9a5519f365d63889c48be38fa63db">00207</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDBWX_AB_SLTX_NFAT_ERR_ENA_W1C(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800B4F02C00ull) + (((offset) &amp; 1) + ((block_id) &amp; 31) * 0x400ull) * 16)</span>
<a name="l00208"></a>00208 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00209"></a>00209 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00210"></a>00210 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdbwx-defs_8h.html#a65489f98a11d651dc779e219fd136a41">CVMX_MDBWX_AB_SLTX_NFAT_ERR_ENA_W1S</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00211"></a>00211 {
<a name="l00212"></a>00212     <span class="keywordflow">if</span> (!(
<a name="l00213"></a>00213           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 17))))))
<a name="l00214"></a>00214         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDBWX_AB_SLTX_NFAT_ERR_ENA_W1S(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00215"></a>00215     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F02B00ull) + (((offset) &amp; 1) + ((block_id) &amp; 31) * 0x400ull) * 16;
<a name="l00216"></a>00216 }
<a name="l00217"></a>00217 <span class="preprocessor">#else</span>
<a name="l00218"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#a65489f98a11d651dc779e219fd136a41">00218</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDBWX_AB_SLTX_NFAT_ERR_ENA_W1S(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800B4F02B00ull) + (((offset) &amp; 1) + ((block_id) &amp; 31) * 0x400ull) * 16)</span>
<a name="l00219"></a>00219 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00220"></a>00220 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00221"></a>00221 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdbwx-defs_8h.html#a20d13ab2a171032f2c74383355157dd1">CVMX_MDBWX_AB_SLTX_NFAT_ERR_INT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00222"></a>00222 {
<a name="l00223"></a>00223     <span class="keywordflow">if</span> (!(
<a name="l00224"></a>00224           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 17))))))
<a name="l00225"></a>00225         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDBWX_AB_SLTX_NFAT_ERR_INT(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00226"></a>00226     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F02A00ull) + (((offset) &amp; 1) + ((block_id) &amp; 31) * 0x400ull) * 16;
<a name="l00227"></a>00227 }
<a name="l00228"></a>00228 <span class="preprocessor">#else</span>
<a name="l00229"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#a20d13ab2a171032f2c74383355157dd1">00229</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDBWX_AB_SLTX_NFAT_ERR_INT(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800B4F02A00ull) + (((offset) &amp; 1) + ((block_id) &amp; 31) * 0x400ull) * 16)</span>
<a name="l00230"></a>00230 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00231"></a>00231 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00232"></a>00232 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdbwx-defs_8h.html#a814073841118532cb8c4ff262be74997">CVMX_MDBWX_AB_SLTX_NFAT_ERR_INT_W1S</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00233"></a>00233 {
<a name="l00234"></a>00234     <span class="keywordflow">if</span> (!(
<a name="l00235"></a>00235           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 17))))))
<a name="l00236"></a>00236         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDBWX_AB_SLTX_NFAT_ERR_INT_W1S(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00237"></a>00237     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F02D00ull) + (((offset) &amp; 1) + ((block_id) &amp; 31) * 0x400ull) * 16;
<a name="l00238"></a>00238 }
<a name="l00239"></a>00239 <span class="preprocessor">#else</span>
<a name="l00240"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#a814073841118532cb8c4ff262be74997">00240</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDBWX_AB_SLTX_NFAT_ERR_INT_W1S(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800B4F02D00ull) + (((offset) &amp; 1) + ((block_id) &amp; 31) * 0x400ull) * 16)</span>
<a name="l00241"></a>00241 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00242"></a>00242 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00243"></a>00243 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdbwx-defs_8h.html#aaecbe90b9587fe9d5618090513a2b275">CVMX_MDBWX_AB_SLTX_RDERR_OFLOW_JTAG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00244"></a>00244 {
<a name="l00245"></a>00245     <span class="keywordflow">if</span> (!(
<a name="l00246"></a>00246           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 17))))))
<a name="l00247"></a>00247         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDBWX_AB_SLTX_RDERR_OFLOW_JTAG(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00248"></a>00248     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F01F00ull) + (((offset) &amp; 1) + ((block_id) &amp; 31) * 0x800ull) * 8;
<a name="l00249"></a>00249 }
<a name="l00250"></a>00250 <span class="preprocessor">#else</span>
<a name="l00251"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#aaecbe90b9587fe9d5618090513a2b275">00251</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDBWX_AB_SLTX_RDERR_OFLOW_JTAG(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800B4F01F00ull) + (((offset) &amp; 1) + ((block_id) &amp; 31) * 0x800ull) * 8)</span>
<a name="l00252"></a>00252 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00253"></a>00253 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00254"></a>00254 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdbwx-defs_8h.html#a6e260c8fc8e7f095f395731666a7a07c">CVMX_MDBWX_AB_SLTX_RDERR_UFLOW_JTAG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00255"></a>00255 {
<a name="l00256"></a>00256     <span class="keywordflow">if</span> (!(
<a name="l00257"></a>00257           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 17))))))
<a name="l00258"></a>00258         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDBWX_AB_SLTX_RDERR_UFLOW_JTAG(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00259"></a>00259     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F01F10ull) + (((offset) &amp; 1) + ((block_id) &amp; 31) * 0x800ull) * 8;
<a name="l00260"></a>00260 }
<a name="l00261"></a>00261 <span class="preprocessor">#else</span>
<a name="l00262"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#a6e260c8fc8e7f095f395731666a7a07c">00262</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDBWX_AB_SLTX_RDERR_UFLOW_JTAG(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800B4F01F10ull) + (((offset) &amp; 1) + ((block_id) &amp; 31) * 0x800ull) * 8)</span>
<a name="l00263"></a>00263 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00264"></a>00264 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00265"></a>00265 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdbwx-defs_8h.html#a96ccf16f8450c2f81a94bb9128e1f96d">CVMX_MDBWX_AB_SLTX_RD_FAT_JTAG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00266"></a>00266 {
<a name="l00267"></a>00267     <span class="keywordflow">if</span> (!(
<a name="l00268"></a>00268           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 17))))))
<a name="l00269"></a>00269         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDBWX_AB_SLTX_RD_FAT_JTAG(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00270"></a>00270     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F02700ull) + (((offset) &amp; 1) + ((block_id) &amp; 31) * 0x400ull) * 16;
<a name="l00271"></a>00271 }
<a name="l00272"></a>00272 <span class="preprocessor">#else</span>
<a name="l00273"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#a96ccf16f8450c2f81a94bb9128e1f96d">00273</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDBWX_AB_SLTX_RD_FAT_JTAG(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800B4F02700ull) + (((offset) &amp; 1) + ((block_id) &amp; 31) * 0x400ull) * 16)</span>
<a name="l00274"></a>00274 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00275"></a>00275 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00276"></a>00276 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdbwx-defs_8h.html#a29f0dddebb09e775fd549f9469528e66">CVMX_MDBWX_AB_SLTX_RD_NFAT_JTAG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00277"></a>00277 {
<a name="l00278"></a>00278     <span class="keywordflow">if</span> (!(
<a name="l00279"></a>00279           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 17))))))
<a name="l00280"></a>00280         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDBWX_AB_SLTX_RD_NFAT_JTAG(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00281"></a>00281     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F02E00ull) + (((offset) &amp; 1) + ((block_id) &amp; 31) * 0x400ull) * 16;
<a name="l00282"></a>00282 }
<a name="l00283"></a>00283 <span class="preprocessor">#else</span>
<a name="l00284"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#a29f0dddebb09e775fd549f9469528e66">00284</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDBWX_AB_SLTX_RD_NFAT_JTAG(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800B4F02E00ull) + (((offset) &amp; 1) + ((block_id) &amp; 31) * 0x400ull) * 16)</span>
<a name="l00285"></a>00285 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00286"></a>00286 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00287"></a>00287 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdbwx-defs_8h.html#afe2594b1110189d68aabb47d70d98de2">CVMX_MDBWX_AB_SLTX_WDERR_OFLOW_JTAG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00288"></a>00288 {
<a name="l00289"></a>00289     <span class="keywordflow">if</span> (!(
<a name="l00290"></a>00290           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 17))))))
<a name="l00291"></a>00291         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDBWX_AB_SLTX_WDERR_OFLOW_JTAG(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00292"></a>00292     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F01F20ull) + (((offset) &amp; 1) + ((block_id) &amp; 31) * 0x800ull) * 8;
<a name="l00293"></a>00293 }
<a name="l00294"></a>00294 <span class="preprocessor">#else</span>
<a name="l00295"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#afe2594b1110189d68aabb47d70d98de2">00295</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDBWX_AB_SLTX_WDERR_OFLOW_JTAG(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800B4F01F20ull) + (((offset) &amp; 1) + ((block_id) &amp; 31) * 0x800ull) * 8)</span>
<a name="l00296"></a>00296 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00297"></a>00297 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00298"></a>00298 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdbwx-defs_8h.html#af7c8c8b03921df80052634ca79ebd498">CVMX_MDBWX_AB_SLTX_WDERR_UFLOW_JTAG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00299"></a>00299 {
<a name="l00300"></a>00300     <span class="keywordflow">if</span> (!(
<a name="l00301"></a>00301           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 17))))))
<a name="l00302"></a>00302         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDBWX_AB_SLTX_WDERR_UFLOW_JTAG(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00303"></a>00303     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F01F30ull) + (((offset) &amp; 1) + ((block_id) &amp; 31) * 0x800ull) * 8;
<a name="l00304"></a>00304 }
<a name="l00305"></a>00305 <span class="preprocessor">#else</span>
<a name="l00306"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#af7c8c8b03921df80052634ca79ebd498">00306</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDBWX_AB_SLTX_WDERR_UFLOW_JTAG(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800B4F01F30ull) + (((offset) &amp; 1) + ((block_id) &amp; 31) * 0x800ull) * 8)</span>
<a name="l00307"></a>00307 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00308"></a>00308 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00309"></a>00309 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdbwx-defs_8h.html#af45ec2ea9224db257ad348af1d963cfc">CVMX_MDBWX_AB_SLTX_WR_FAT_JTAG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00310"></a>00310 {
<a name="l00311"></a>00311     <span class="keywordflow">if</span> (!(
<a name="l00312"></a>00312           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 17))))))
<a name="l00313"></a>00313         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDBWX_AB_SLTX_WR_FAT_JTAG(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00314"></a>00314     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F02800ull) + (((offset) &amp; 1) + ((block_id) &amp; 31) * 0x400ull) * 16;
<a name="l00315"></a>00315 }
<a name="l00316"></a>00316 <span class="preprocessor">#else</span>
<a name="l00317"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#af45ec2ea9224db257ad348af1d963cfc">00317</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDBWX_AB_SLTX_WR_FAT_JTAG(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800B4F02800ull) + (((offset) &amp; 1) + ((block_id) &amp; 31) * 0x400ull) * 16)</span>
<a name="l00318"></a>00318 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00319"></a>00319 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00320"></a>00320 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdbwx-defs_8h.html#a928dfdd36fa07b40cd074f4088fa7e09">CVMX_MDBWX_AB_SLTX_WR_NFAT_JTAG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00321"></a>00321 {
<a name="l00322"></a>00322     <span class="keywordflow">if</span> (!(
<a name="l00323"></a>00323           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 17))))))
<a name="l00324"></a>00324         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDBWX_AB_SLTX_WR_NFAT_JTAG(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00325"></a>00325     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F02F00ull) + (((offset) &amp; 1) + ((block_id) &amp; 31) * 0x400ull) * 16;
<a name="l00326"></a>00326 }
<a name="l00327"></a>00327 <span class="preprocessor">#else</span>
<a name="l00328"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#a928dfdd36fa07b40cd074f4088fa7e09">00328</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDBWX_AB_SLTX_WR_NFAT_JTAG(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800B4F02F00ull) + (((offset) &amp; 1) + ((block_id) &amp; 31) * 0x400ull) * 16)</span>
<a name="l00329"></a>00329 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00330"></a>00330 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00331"></a>00331 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdbwx-defs_8h.html#a691e633ff744761d5e8d3355d9060d09">CVMX_MDBWX_CFG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00332"></a>00332 {
<a name="l00333"></a>00333     <span class="keywordflow">if</span> (!(
<a name="l00334"></a>00334           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 17)))))
<a name="l00335"></a>00335         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDBWX_CFG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00336"></a>00336     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F01000ull) + ((offset) &amp; 31) * 16384;
<a name="l00337"></a>00337 }
<a name="l00338"></a>00338 <span class="preprocessor">#else</span>
<a name="l00339"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#a691e633ff744761d5e8d3355d9060d09">00339</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDBWX_CFG(offset) (CVMX_ADD_IO_SEG(0x00011800B4F01000ull) + ((offset) &amp; 31) * 16384)</span>
<a name="l00340"></a>00340 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00341"></a>00341 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00342"></a>00342 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdbwx-defs_8h.html#a283f4ab9b4b0bbb1f965971d8e52a741">CVMX_MDBWX_DEBUG1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00343"></a>00343 {
<a name="l00344"></a>00344     <span class="keywordflow">if</span> (!(
<a name="l00345"></a>00345           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 17)))))
<a name="l00346"></a>00346         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDBWX_DEBUG1(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00347"></a>00347     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F03240ull) + ((offset) &amp; 31) * 16384;
<a name="l00348"></a>00348 }
<a name="l00349"></a>00349 <span class="preprocessor">#else</span>
<a name="l00350"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#a283f4ab9b4b0bbb1f965971d8e52a741">00350</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDBWX_DEBUG1(offset) (CVMX_ADD_IO_SEG(0x00011800B4F03240ull) + ((offset) &amp; 31) * 16384)</span>
<a name="l00351"></a>00351 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00352"></a>00352 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00353"></a>00353 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdbwx-defs_8h.html#ae1b8536f1c1fedc82304e0961d90f119">CVMX_MDBWX_DMA_ERROR_JCE_W0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00354"></a>00354 {
<a name="l00355"></a>00355     <span class="keywordflow">if</span> (!(
<a name="l00356"></a>00356           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 17)))))
<a name="l00357"></a>00357         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDBWX_DMA_ERROR_JCE_W0(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00358"></a>00358     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F01028ull) + ((offset) &amp; 31) * 16384;
<a name="l00359"></a>00359 }
<a name="l00360"></a>00360 <span class="preprocessor">#else</span>
<a name="l00361"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#ae1b8536f1c1fedc82304e0961d90f119">00361</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDBWX_DMA_ERROR_JCE_W0(offset) (CVMX_ADD_IO_SEG(0x00011800B4F01028ull) + ((offset) &amp; 31) * 16384)</span>
<a name="l00362"></a>00362 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00363"></a>00363 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00364"></a>00364 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdbwx-defs_8h.html#a7063a28517bb6e8f76c83266668659cc">CVMX_MDBWX_DMA_ERROR_JCE_W1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00365"></a>00365 {
<a name="l00366"></a>00366     <span class="keywordflow">if</span> (!(
<a name="l00367"></a>00367           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 17)))))
<a name="l00368"></a>00368         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDBWX_DMA_ERROR_JCE_W1(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00369"></a>00369     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F01030ull) + ((offset) &amp; 31) * 16384;
<a name="l00370"></a>00370 }
<a name="l00371"></a>00371 <span class="preprocessor">#else</span>
<a name="l00372"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#a7063a28517bb6e8f76c83266668659cc">00372</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDBWX_DMA_ERROR_JCE_W1(offset) (CVMX_ADD_IO_SEG(0x00011800B4F01030ull) + ((offset) &amp; 31) * 16384)</span>
<a name="l00373"></a>00373 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00374"></a>00374 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00375"></a>00375 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdbwx-defs_8h.html#a0f40556671933e95130ca28d63e15cae">CVMX_MDBWX_DV_SCRATCH</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00376"></a>00376 {
<a name="l00377"></a>00377     <span class="keywordflow">if</span> (!(
<a name="l00378"></a>00378           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 17)))))
<a name="l00379"></a>00379         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDBWX_DV_SCRATCH(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00380"></a>00380     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F03F10ull) + ((offset) &amp; 31) * 16384;
<a name="l00381"></a>00381 }
<a name="l00382"></a>00382 <span class="preprocessor">#else</span>
<a name="l00383"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#a0f40556671933e95130ca28d63e15cae">00383</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDBWX_DV_SCRATCH(offset) (CVMX_ADD_IO_SEG(0x00011800B4F03F10ull) + ((offset) &amp; 31) * 16384)</span>
<a name="l00384"></a>00384 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00385"></a>00385 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00386"></a>00386 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdbwx-defs_8h.html#add63c8426b5354f25b651332e40c4df1">CVMX_MDBWX_ECO</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00387"></a>00387 {
<a name="l00388"></a>00388     <span class="keywordflow">if</span> (!(
<a name="l00389"></a>00389           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 17)))))
<a name="l00390"></a>00390         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDBWX_ECO(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00391"></a>00391     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F03F00ull) + ((offset) &amp; 31) * 16384;
<a name="l00392"></a>00392 }
<a name="l00393"></a>00393 <span class="preprocessor">#else</span>
<a name="l00394"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#add63c8426b5354f25b651332e40c4df1">00394</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDBWX_ECO(offset) (CVMX_ADD_IO_SEG(0x00011800B4F03F00ull) + ((offset) &amp; 31) * 16384)</span>
<a name="l00395"></a>00395 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00396"></a>00396 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00397"></a>00397 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdbwx-defs_8h.html#a59eb27e6f8747e29c5ea42813d052864">CVMX_MDBWX_ERR_STAT0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00398"></a>00398 {
<a name="l00399"></a>00399     <span class="keywordflow">if</span> (!(
<a name="l00400"></a>00400           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 17)))))
<a name="l00401"></a>00401         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDBWX_ERR_STAT0(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00402"></a>00402     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F03218ull) + ((offset) &amp; 31) * 16384;
<a name="l00403"></a>00403 }
<a name="l00404"></a>00404 <span class="preprocessor">#else</span>
<a name="l00405"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#a59eb27e6f8747e29c5ea42813d052864">00405</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDBWX_ERR_STAT0(offset) (CVMX_ADD_IO_SEG(0x00011800B4F03218ull) + ((offset) &amp; 31) * 16384)</span>
<a name="l00406"></a>00406 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00407"></a>00407 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00408"></a>00408 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdbwx-defs_8h.html#a91970356cc5a3b91a0f9119ba7eef95d">CVMX_MDBWX_ERR_STAT1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00409"></a>00409 {
<a name="l00410"></a>00410     <span class="keywordflow">if</span> (!(
<a name="l00411"></a>00411           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 17)))))
<a name="l00412"></a>00412         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDBWX_ERR_STAT1(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00413"></a>00413     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F03220ull) + ((offset) &amp; 31) * 16384;
<a name="l00414"></a>00414 }
<a name="l00415"></a>00415 <span class="preprocessor">#else</span>
<a name="l00416"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#a91970356cc5a3b91a0f9119ba7eef95d">00416</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDBWX_ERR_STAT1(offset) (CVMX_ADD_IO_SEG(0x00011800B4F03220ull) + ((offset) &amp; 31) * 16384)</span>
<a name="l00417"></a>00417 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00418"></a>00418 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00419"></a>00419 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdbwx-defs_8h.html#a538e544c150e6a42beaa60c6ffae46db">CVMX_MDBWX_FATAL_ERROR_JCE_W0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00420"></a>00420 {
<a name="l00421"></a>00421     <span class="keywordflow">if</span> (!(
<a name="l00422"></a>00422           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 17)))))
<a name="l00423"></a>00423         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDBWX_FATAL_ERROR_JCE_W0(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00424"></a>00424     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F01038ull) + ((offset) &amp; 31) * 16384;
<a name="l00425"></a>00425 }
<a name="l00426"></a>00426 <span class="preprocessor">#else</span>
<a name="l00427"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#a538e544c150e6a42beaa60c6ffae46db">00427</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDBWX_FATAL_ERROR_JCE_W0(offset) (CVMX_ADD_IO_SEG(0x00011800B4F01038ull) + ((offset) &amp; 31) * 16384)</span>
<a name="l00428"></a>00428 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00429"></a>00429 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00430"></a>00430 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdbwx-defs_8h.html#a997aa717b28cf019380016b0f1515662">CVMX_MDBWX_FATAL_ERROR_JCE_W1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00431"></a>00431 {
<a name="l00432"></a>00432     <span class="keywordflow">if</span> (!(
<a name="l00433"></a>00433           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 17)))))
<a name="l00434"></a>00434         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDBWX_FATAL_ERROR_JCE_W1(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00435"></a>00435     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F01040ull) + ((offset) &amp; 31) * 16384;
<a name="l00436"></a>00436 }
<a name="l00437"></a>00437 <span class="preprocessor">#else</span>
<a name="l00438"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#a997aa717b28cf019380016b0f1515662">00438</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDBWX_FATAL_ERROR_JCE_W1(offset) (CVMX_ADD_IO_SEG(0x00011800B4F01040ull) + ((offset) &amp; 31) * 16384)</span>
<a name="l00439"></a>00439 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00440"></a>00440 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00441"></a>00441 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdbwx-defs_8h.html#ac239bb2504aa4967db187cf8c83cade7">CVMX_MDBWX_FYI</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00442"></a>00442 {
<a name="l00443"></a>00443     <span class="keywordflow">if</span> (!(
<a name="l00444"></a>00444           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 17)))))
<a name="l00445"></a>00445         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDBWX_FYI(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00446"></a>00446     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F01100ull) + ((offset) &amp; 31) * 16384;
<a name="l00447"></a>00447 }
<a name="l00448"></a>00448 <span class="preprocessor">#else</span>
<a name="l00449"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#ac239bb2504aa4967db187cf8c83cade7">00449</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDBWX_FYI(offset) (CVMX_ADD_IO_SEG(0x00011800B4F01100ull) + ((offset) &amp; 31) * 16384)</span>
<a name="l00450"></a>00450 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00451"></a>00451 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00452"></a>00452 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdbwx-defs_8h.html#a586b07a6dc434a3602dadc9a1196f23e">CVMX_MDBWX_JD_CFG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00453"></a>00453 {
<a name="l00454"></a>00454     <span class="keywordflow">if</span> (!(
<a name="l00455"></a>00455           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 17)))))
<a name="l00456"></a>00456         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDBWX_JD_CFG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00457"></a>00457     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F01008ull) + ((offset) &amp; 31) * 16384;
<a name="l00458"></a>00458 }
<a name="l00459"></a>00459 <span class="preprocessor">#else</span>
<a name="l00460"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#a586b07a6dc434a3602dadc9a1196f23e">00460</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDBWX_JD_CFG(offset) (CVMX_ADD_IO_SEG(0x00011800B4F01008ull) + ((offset) &amp; 31) * 16384)</span>
<a name="l00461"></a>00461 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00462"></a>00462 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00463"></a>00463 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdbwx-defs_8h.html#ae526e61547cfc61f612df95e03136934">CVMX_MDBWX_JOB_COMPL_STAT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00464"></a>00464 {
<a name="l00465"></a>00465     <span class="keywordflow">if</span> (!(
<a name="l00466"></a>00466           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 17)))))
<a name="l00467"></a>00467         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDBWX_JOB_COMPL_STAT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00468"></a>00468     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F03208ull) + ((offset) &amp; 31) * 16384;
<a name="l00469"></a>00469 }
<a name="l00470"></a>00470 <span class="preprocessor">#else</span>
<a name="l00471"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#ae526e61547cfc61f612df95e03136934">00471</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDBWX_JOB_COMPL_STAT(offset) (CVMX_ADD_IO_SEG(0x00011800B4F03208ull) + ((offset) &amp; 31) * 16384)</span>
<a name="l00472"></a>00472 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00473"></a>00473 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00474"></a>00474 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdbwx-defs_8h.html#ad743eee7cd4c0f8dc54882218884e8cf">CVMX_MDBWX_JOB_DROP_STAT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00475"></a>00475 {
<a name="l00476"></a>00476     <span class="keywordflow">if</span> (!(
<a name="l00477"></a>00477           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 17)))))
<a name="l00478"></a>00478         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDBWX_JOB_DROP_STAT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00479"></a>00479     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F03210ull) + ((offset) &amp; 31) * 16384;
<a name="l00480"></a>00480 }
<a name="l00481"></a>00481 <span class="preprocessor">#else</span>
<a name="l00482"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#ad743eee7cd4c0f8dc54882218884e8cf">00482</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDBWX_JOB_DROP_STAT(offset) (CVMX_ADD_IO_SEG(0x00011800B4F03210ull) + ((offset) &amp; 31) * 16384)</span>
<a name="l00483"></a>00483 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00484"></a>00484 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00485"></a>00485 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdbwx-defs_8h.html#acb4ce66fcf314e15d341a48b40f95cad">CVMX_MDBWX_JOB_ENQUEUE_STAT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00486"></a>00486 {
<a name="l00487"></a>00487     <span class="keywordflow">if</span> (!(
<a name="l00488"></a>00488           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 17)))))
<a name="l00489"></a>00489         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDBWX_JOB_ENQUEUE_STAT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00490"></a>00490     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F03100ull) + ((offset) &amp; 31) * 16384;
<a name="l00491"></a>00491 }
<a name="l00492"></a>00492 <span class="preprocessor">#else</span>
<a name="l00493"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#acb4ce66fcf314e15d341a48b40f95cad">00493</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDBWX_JOB_ENQUEUE_STAT(offset) (CVMX_ADD_IO_SEG(0x00011800B4F03100ull) + ((offset) &amp; 31) * 16384)</span>
<a name="l00494"></a>00494 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00495"></a>00495 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00496"></a>00496 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdbwx-defs_8h.html#ab94ed4dda8eebf6fcb3c6288bc3f6c87">CVMX_MDBWX_MEM_BIST_STATUS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00497"></a>00497 {
<a name="l00498"></a>00498     <span class="keywordflow">if</span> (!(
<a name="l00499"></a>00499           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 17)))))
<a name="l00500"></a>00500         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDBWX_MEM_BIST_STATUS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00501"></a>00501     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F01200ull) + ((offset) &amp; 31) * 16384;
<a name="l00502"></a>00502 }
<a name="l00503"></a>00503 <span class="preprocessor">#else</span>
<a name="l00504"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#ab94ed4dda8eebf6fcb3c6288bc3f6c87">00504</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDBWX_MEM_BIST_STATUS(offset) (CVMX_ADD_IO_SEG(0x00011800B4F01200ull) + ((offset) &amp; 31) * 16384)</span>
<a name="l00505"></a>00505 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00506"></a>00506 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00507"></a>00507 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdbwx-defs_8h.html#a304ba1706108c2612098524ca4e633fb">CVMX_MDBWX_MEM_COR_DIS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00508"></a>00508 {
<a name="l00509"></a>00509     <span class="keywordflow">if</span> (!(
<a name="l00510"></a>00510           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 17)))))
<a name="l00511"></a>00511         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDBWX_MEM_COR_DIS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00512"></a>00512     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F01800ull) + ((offset) &amp; 31) * 16384;
<a name="l00513"></a>00513 }
<a name="l00514"></a>00514 <span class="preprocessor">#else</span>
<a name="l00515"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#a304ba1706108c2612098524ca4e633fb">00515</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDBWX_MEM_COR_DIS(offset) (CVMX_ADD_IO_SEG(0x00011800B4F01800ull) + ((offset) &amp; 31) * 16384)</span>
<a name="l00516"></a>00516 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00517"></a>00517 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00518"></a>00518 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdbwx-defs_8h.html#a3739682853bd85aa71d82f5b1c6e0c42">CVMX_MDBWX_MEM_DBE_ENA_W1C</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00519"></a>00519 {
<a name="l00520"></a>00520     <span class="keywordflow">if</span> (!(
<a name="l00521"></a>00521           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 17)))))
<a name="l00522"></a>00522         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDBWX_MEM_DBE_ENA_W1C(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00523"></a>00523     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F01410ull) + ((offset) &amp; 31) * 16384;
<a name="l00524"></a>00524 }
<a name="l00525"></a>00525 <span class="preprocessor">#else</span>
<a name="l00526"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#a3739682853bd85aa71d82f5b1c6e0c42">00526</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDBWX_MEM_DBE_ENA_W1C(offset) (CVMX_ADD_IO_SEG(0x00011800B4F01410ull) + ((offset) &amp; 31) * 16384)</span>
<a name="l00527"></a>00527 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00528"></a>00528 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00529"></a>00529 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdbwx-defs_8h.html#a6549879007942614d996e50850ad60ef">CVMX_MDBWX_MEM_DBE_ENA_W1S</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00530"></a>00530 {
<a name="l00531"></a>00531     <span class="keywordflow">if</span> (!(
<a name="l00532"></a>00532           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 17)))))
<a name="l00533"></a>00533         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDBWX_MEM_DBE_ENA_W1S(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00534"></a>00534     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F01408ull) + ((offset) &amp; 31) * 16384;
<a name="l00535"></a>00535 }
<a name="l00536"></a>00536 <span class="preprocessor">#else</span>
<a name="l00537"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#a6549879007942614d996e50850ad60ef">00537</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDBWX_MEM_DBE_ENA_W1S(offset) (CVMX_ADD_IO_SEG(0x00011800B4F01408ull) + ((offset) &amp; 31) * 16384)</span>
<a name="l00538"></a>00538 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00539"></a>00539 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00540"></a>00540 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdbwx-defs_8h.html#abc0b01d373532f6b72cee14247c20f6e">CVMX_MDBWX_MEM_DBE_INT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00541"></a>00541 {
<a name="l00542"></a>00542     <span class="keywordflow">if</span> (!(
<a name="l00543"></a>00543           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 17)))))
<a name="l00544"></a>00544         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDBWX_MEM_DBE_INT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00545"></a>00545     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F01400ull) + ((offset) &amp; 31) * 16384;
<a name="l00546"></a>00546 }
<a name="l00547"></a>00547 <span class="preprocessor">#else</span>
<a name="l00548"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#abc0b01d373532f6b72cee14247c20f6e">00548</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDBWX_MEM_DBE_INT(offset) (CVMX_ADD_IO_SEG(0x00011800B4F01400ull) + ((offset) &amp; 31) * 16384)</span>
<a name="l00549"></a>00549 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00550"></a>00550 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00551"></a>00551 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdbwx-defs_8h.html#a63d82c6b84d8f3a95b8a94105706907d">CVMX_MDBWX_MEM_DBE_INT_W1S</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00552"></a>00552 {
<a name="l00553"></a>00553     <span class="keywordflow">if</span> (!(
<a name="l00554"></a>00554           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 17)))))
<a name="l00555"></a>00555         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDBWX_MEM_DBE_INT_W1S(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00556"></a>00556     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F01418ull) + ((offset) &amp; 31) * 16384;
<a name="l00557"></a>00557 }
<a name="l00558"></a>00558 <span class="preprocessor">#else</span>
<a name="l00559"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#a63d82c6b84d8f3a95b8a94105706907d">00559</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDBWX_MEM_DBE_INT_W1S(offset) (CVMX_ADD_IO_SEG(0x00011800B4F01418ull) + ((offset) &amp; 31) * 16384)</span>
<a name="l00560"></a>00560 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00561"></a>00561 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00562"></a>00562 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdbwx-defs_8h.html#ad9d0d8fc1ab05e69c38df748bd78c662">CVMX_MDBWX_MEM_FLIP_SYND</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00563"></a>00563 {
<a name="l00564"></a>00564     <span class="keywordflow">if</span> (!(
<a name="l00565"></a>00565           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 17)))))
<a name="l00566"></a>00566         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDBWX_MEM_FLIP_SYND(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00567"></a>00567     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F01A00ull) + ((offset) &amp; 31) * 16384;
<a name="l00568"></a>00568 }
<a name="l00569"></a>00569 <span class="preprocessor">#else</span>
<a name="l00570"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#ad9d0d8fc1ab05e69c38df748bd78c662">00570</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDBWX_MEM_FLIP_SYND(offset) (CVMX_ADD_IO_SEG(0x00011800B4F01A00ull) + ((offset) &amp; 31) * 16384)</span>
<a name="l00571"></a>00571 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00572"></a>00572 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00573"></a>00573 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdbwx-defs_8h.html#aa8b67c53c0715935b9295b35d372d8d5">CVMX_MDBWX_MEM_SBE_ENA_W1C</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00574"></a>00574 {
<a name="l00575"></a>00575     <span class="keywordflow">if</span> (!(
<a name="l00576"></a>00576           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 17)))))
<a name="l00577"></a>00577         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDBWX_MEM_SBE_ENA_W1C(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00578"></a>00578     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F01610ull) + ((offset) &amp; 31) * 16384;
<a name="l00579"></a>00579 }
<a name="l00580"></a>00580 <span class="preprocessor">#else</span>
<a name="l00581"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#aa8b67c53c0715935b9295b35d372d8d5">00581</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDBWX_MEM_SBE_ENA_W1C(offset) (CVMX_ADD_IO_SEG(0x00011800B4F01610ull) + ((offset) &amp; 31) * 16384)</span>
<a name="l00582"></a>00582 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00583"></a>00583 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00584"></a>00584 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdbwx-defs_8h.html#a509a300d204ef4fc9a8e8b3931c69864">CVMX_MDBWX_MEM_SBE_ENA_W1S</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00585"></a>00585 {
<a name="l00586"></a>00586     <span class="keywordflow">if</span> (!(
<a name="l00587"></a>00587           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 17)))))
<a name="l00588"></a>00588         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDBWX_MEM_SBE_ENA_W1S(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00589"></a>00589     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F01608ull) + ((offset) &amp; 31) * 16384;
<a name="l00590"></a>00590 }
<a name="l00591"></a>00591 <span class="preprocessor">#else</span>
<a name="l00592"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#a509a300d204ef4fc9a8e8b3931c69864">00592</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDBWX_MEM_SBE_ENA_W1S(offset) (CVMX_ADD_IO_SEG(0x00011800B4F01608ull) + ((offset) &amp; 31) * 16384)</span>
<a name="l00593"></a>00593 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00594"></a>00594 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00595"></a>00595 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdbwx-defs_8h.html#ae29ffb751284d7241165a368925d5461">CVMX_MDBWX_MEM_SBE_INT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00596"></a>00596 {
<a name="l00597"></a>00597     <span class="keywordflow">if</span> (!(
<a name="l00598"></a>00598           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 17)))))
<a name="l00599"></a>00599         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDBWX_MEM_SBE_INT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00600"></a>00600     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F01600ull) + ((offset) &amp; 31) * 16384;
<a name="l00601"></a>00601 }
<a name="l00602"></a>00602 <span class="preprocessor">#else</span>
<a name="l00603"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#ae29ffb751284d7241165a368925d5461">00603</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDBWX_MEM_SBE_INT(offset) (CVMX_ADD_IO_SEG(0x00011800B4F01600ull) + ((offset) &amp; 31) * 16384)</span>
<a name="l00604"></a>00604 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00605"></a>00605 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00606"></a>00606 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdbwx-defs_8h.html#a43654dffa1013babe332aa4dee349ed1">CVMX_MDBWX_MEM_SBE_INT_W1S</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00607"></a>00607 {
<a name="l00608"></a>00608     <span class="keywordflow">if</span> (!(
<a name="l00609"></a>00609           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 17)))))
<a name="l00610"></a>00610         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDBWX_MEM_SBE_INT_W1S(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00611"></a>00611     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F01618ull) + ((offset) &amp; 31) * 16384;
<a name="l00612"></a>00612 }
<a name="l00613"></a>00613 <span class="preprocessor">#else</span>
<a name="l00614"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#a43654dffa1013babe332aa4dee349ed1">00614</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDBWX_MEM_SBE_INT_W1S(offset) (CVMX_ADD_IO_SEG(0x00011800B4F01618ull) + ((offset) &amp; 31) * 16384)</span>
<a name="l00615"></a>00615 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00616"></a>00616 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00617"></a>00617 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdbwx-defs_8h.html#a48c47d7a62a06ead3fd2d6f0e2f32bc9">CVMX_MDBWX_NON_FATAL_ERROR_JCE_W0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00618"></a>00618 {
<a name="l00619"></a>00619     <span class="keywordflow">if</span> (!(
<a name="l00620"></a>00620           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 17)))))
<a name="l00621"></a>00621         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDBWX_NON_FATAL_ERROR_JCE_W0(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00622"></a>00622     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F01050ull) + ((offset) &amp; 31) * 16384;
<a name="l00623"></a>00623 }
<a name="l00624"></a>00624 <span class="preprocessor">#else</span>
<a name="l00625"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#a48c47d7a62a06ead3fd2d6f0e2f32bc9">00625</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDBWX_NON_FATAL_ERROR_JCE_W0(offset) (CVMX_ADD_IO_SEG(0x00011800B4F01050ull) + ((offset) &amp; 31) * 16384)</span>
<a name="l00626"></a>00626 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00627"></a>00627 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00628"></a>00628 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdbwx-defs_8h.html#a55f2bd93181053cf57d43dfb734c38d3">CVMX_MDBWX_NON_FATAL_ERROR_JCE_W1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00629"></a>00629 {
<a name="l00630"></a>00630     <span class="keywordflow">if</span> (!(
<a name="l00631"></a>00631           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 17)))))
<a name="l00632"></a>00632         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDBWX_NON_FATAL_ERROR_JCE_W1(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00633"></a>00633     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F01058ull) + ((offset) &amp; 31) * 16384;
<a name="l00634"></a>00634 }
<a name="l00635"></a>00635 <span class="preprocessor">#else</span>
<a name="l00636"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#a55f2bd93181053cf57d43dfb734c38d3">00636</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDBWX_NON_FATAL_ERROR_JCE_W1(offset) (CVMX_ADD_IO_SEG(0x00011800B4F01058ull) + ((offset) &amp; 31) * 16384)</span>
<a name="l00637"></a>00637 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00638"></a>00638 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00639"></a>00639 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdbwx-defs_8h.html#a7fc05a16c45f3e4a4d9fa7c7c9535939">CVMX_MDBWX_TIMEOUT_JCE_W0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00640"></a>00640 {
<a name="l00641"></a>00641     <span class="keywordflow">if</span> (!(
<a name="l00642"></a>00642           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 17)))))
<a name="l00643"></a>00643         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDBWX_TIMEOUT_JCE_W0(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00644"></a>00644     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F01068ull) + ((offset) &amp; 31) * 16384;
<a name="l00645"></a>00645 }
<a name="l00646"></a>00646 <span class="preprocessor">#else</span>
<a name="l00647"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#a7fc05a16c45f3e4a4d9fa7c7c9535939">00647</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDBWX_TIMEOUT_JCE_W0(offset) (CVMX_ADD_IO_SEG(0x00011800B4F01068ull) + ((offset) &amp; 31) * 16384)</span>
<a name="l00648"></a>00648 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00649"></a>00649 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00650"></a>00650 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdbwx-defs_8h.html#a330ebab5dfad2cc8300bfae253abf94b">CVMX_MDBWX_TIMEOUT_JCE_W1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00651"></a>00651 {
<a name="l00652"></a>00652     <span class="keywordflow">if</span> (!(
<a name="l00653"></a>00653           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 17)))))
<a name="l00654"></a>00654         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDBWX_TIMEOUT_JCE_W1(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00655"></a>00655     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F01070ull) + ((offset) &amp; 31) * 16384;
<a name="l00656"></a>00656 }
<a name="l00657"></a>00657 <span class="preprocessor">#else</span>
<a name="l00658"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#a330ebab5dfad2cc8300bfae253abf94b">00658</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDBWX_TIMEOUT_JCE_W1(offset) (CVMX_ADD_IO_SEG(0x00011800B4F01070ull) + ((offset) &amp; 31) * 16384)</span>
<a name="l00659"></a>00659 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00660"></a>00660 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00661"></a>00661 <span class="comment">/**</span>
<a name="l00662"></a>00662 <span class="comment"> * cvmx_mdbw#_ab_slt#_cderr_oflow_jtag</span>
<a name="l00663"></a>00663 <span class="comment"> *</span>
<a name="l00664"></a>00664 <span class="comment"> * This register set, specifies the config DMA overflow error logging of job tag</span>
<a name="l00665"></a>00665 <span class="comment"> * corresponding to the interrupt message per MDBW per job slot.</span>
<a name="l00666"></a>00666 <span class="comment"> */</span>
<a name="l00667"></a><a class="code" href="unioncvmx__mdbwx__ab__sltx__cderr__oflow__jtag.html">00667</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__ab__sltx__cderr__oflow__jtag.html" title="cvmx_mdbw::_ab_slt::_cderr_oflow_jtag">cvmx_mdbwx_ab_sltx_cderr_oflow_jtag</a> {
<a name="l00668"></a><a class="code" href="unioncvmx__mdbwx__ab__sltx__cderr__oflow__jtag.html#ab370159f074ae8e25db034df1f205deb">00668</a>     uint64_t <a class="code" href="unioncvmx__mdbwx__ab__sltx__cderr__oflow__jtag.html#ab370159f074ae8e25db034df1f205deb">u64</a>;
<a name="l00669"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__cderr__oflow__jtag_1_1cvmx__mdbwx__ab__sltx__cderr__oflow__jtag__s.html">00669</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__ab__sltx__cderr__oflow__jtag_1_1cvmx__mdbwx__ab__sltx__cderr__oflow__jtag__s.html">cvmx_mdbwx_ab_sltx_cderr_oflow_jtag_s</a> {
<a name="l00670"></a>00670 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00671"></a>00671 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__cderr__oflow__jtag_1_1cvmx__mdbwx__ab__sltx__cderr__oflow__jtag__s.html#aaecd5934be74a342777c25abe2c56835">reserved_16_63</a>               : 48;
<a name="l00672"></a>00672     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__cderr__oflow__jtag_1_1cvmx__mdbwx__ab__sltx__cderr__oflow__jtag__s.html#a2939ab8dc0af95fb1fe7ac87667cc20a">port0</a>                        : 16; <span class="comment">/**&lt; This set of bits, specifies the DMA port 0 job tag. */</span>
<a name="l00673"></a>00673 <span class="preprocessor">#else</span>
<a name="l00674"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__cderr__oflow__jtag_1_1cvmx__mdbwx__ab__sltx__cderr__oflow__jtag__s.html#a2939ab8dc0af95fb1fe7ac87667cc20a">00674</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__cderr__oflow__jtag_1_1cvmx__mdbwx__ab__sltx__cderr__oflow__jtag__s.html#a2939ab8dc0af95fb1fe7ac87667cc20a">port0</a>                        : 16;
<a name="l00675"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__cderr__oflow__jtag_1_1cvmx__mdbwx__ab__sltx__cderr__oflow__jtag__s.html#aaecd5934be74a342777c25abe2c56835">00675</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__cderr__oflow__jtag_1_1cvmx__mdbwx__ab__sltx__cderr__oflow__jtag__s.html#aaecd5934be74a342777c25abe2c56835">reserved_16_63</a>               : 48;
<a name="l00676"></a>00676 <span class="preprocessor">#endif</span>
<a name="l00677"></a>00677 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdbwx__ab__sltx__cderr__oflow__jtag.html#ad05628f75af3560e2bb436d6757140ec">s</a>;
<a name="l00678"></a><a class="code" href="unioncvmx__mdbwx__ab__sltx__cderr__oflow__jtag.html#a8c49d1bccefe840661d9cc49d69b1099">00678</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__ab__sltx__cderr__oflow__jtag_1_1cvmx__mdbwx__ab__sltx__cderr__oflow__jtag__s.html">cvmx_mdbwx_ab_sltx_cderr_oflow_jtag_s</a> <a class="code" href="unioncvmx__mdbwx__ab__sltx__cderr__oflow__jtag.html#a8c49d1bccefe840661d9cc49d69b1099">cnf75xx</a>;
<a name="l00679"></a>00679 };
<a name="l00680"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#a3c19a1306155aa9c37c9bda9018ec937">00680</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__ab__sltx__cderr__oflow__jtag.html" title="cvmx_mdbw::_ab_slt::_cderr_oflow_jtag">cvmx_mdbwx_ab_sltx_cderr_oflow_jtag</a> <a class="code" href="unioncvmx__mdbwx__ab__sltx__cderr__oflow__jtag.html" title="cvmx_mdbw::_ab_slt::_cderr_oflow_jtag">cvmx_mdbwx_ab_sltx_cderr_oflow_jtag_t</a>;
<a name="l00681"></a>00681 <span class="comment"></span>
<a name="l00682"></a>00682 <span class="comment">/**</span>
<a name="l00683"></a>00683 <span class="comment"> * cvmx_mdbw#_ab_slt#_cderr_uflow_jtag</span>
<a name="l00684"></a>00684 <span class="comment"> *</span>
<a name="l00685"></a>00685 <span class="comment"> * This register set, specifies the config DMA underflow error logging of job tag</span>
<a name="l00686"></a>00686 <span class="comment"> * corresponding to the interrupt message per MDBW per job slot.</span>
<a name="l00687"></a>00687 <span class="comment"> */</span>
<a name="l00688"></a><a class="code" href="unioncvmx__mdbwx__ab__sltx__cderr__uflow__jtag.html">00688</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__ab__sltx__cderr__uflow__jtag.html" title="cvmx_mdbw::_ab_slt::_cderr_uflow_jtag">cvmx_mdbwx_ab_sltx_cderr_uflow_jtag</a> {
<a name="l00689"></a><a class="code" href="unioncvmx__mdbwx__ab__sltx__cderr__uflow__jtag.html#a5ade4b7acfdd6feabb8e329797a187a4">00689</a>     uint64_t <a class="code" href="unioncvmx__mdbwx__ab__sltx__cderr__uflow__jtag.html#a5ade4b7acfdd6feabb8e329797a187a4">u64</a>;
<a name="l00690"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__cderr__uflow__jtag_1_1cvmx__mdbwx__ab__sltx__cderr__uflow__jtag__s.html">00690</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__ab__sltx__cderr__uflow__jtag_1_1cvmx__mdbwx__ab__sltx__cderr__uflow__jtag__s.html">cvmx_mdbwx_ab_sltx_cderr_uflow_jtag_s</a> {
<a name="l00691"></a>00691 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00692"></a>00692 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__cderr__uflow__jtag_1_1cvmx__mdbwx__ab__sltx__cderr__uflow__jtag__s.html#aeace9132d718357e01bbf7e5c7e66dc2">reserved_16_63</a>               : 48;
<a name="l00693"></a>00693     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__cderr__uflow__jtag_1_1cvmx__mdbwx__ab__sltx__cderr__uflow__jtag__s.html#a3e1936196b4394c12730d7110f87c5c4">port0</a>                        : 16; <span class="comment">/**&lt; This set of bits, specifies the DMA port 0 job tag. */</span>
<a name="l00694"></a>00694 <span class="preprocessor">#else</span>
<a name="l00695"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__cderr__uflow__jtag_1_1cvmx__mdbwx__ab__sltx__cderr__uflow__jtag__s.html#a3e1936196b4394c12730d7110f87c5c4">00695</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__cderr__uflow__jtag_1_1cvmx__mdbwx__ab__sltx__cderr__uflow__jtag__s.html#a3e1936196b4394c12730d7110f87c5c4">port0</a>                        : 16;
<a name="l00696"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__cderr__uflow__jtag_1_1cvmx__mdbwx__ab__sltx__cderr__uflow__jtag__s.html#aeace9132d718357e01bbf7e5c7e66dc2">00696</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__cderr__uflow__jtag_1_1cvmx__mdbwx__ab__sltx__cderr__uflow__jtag__s.html#aeace9132d718357e01bbf7e5c7e66dc2">reserved_16_63</a>               : 48;
<a name="l00697"></a>00697 <span class="preprocessor">#endif</span>
<a name="l00698"></a>00698 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdbwx__ab__sltx__cderr__uflow__jtag.html#ada0379078ca506411133bc1c7df01855">s</a>;
<a name="l00699"></a><a class="code" href="unioncvmx__mdbwx__ab__sltx__cderr__uflow__jtag.html#a4057be6b58b660da96873cb101568edd">00699</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__ab__sltx__cderr__uflow__jtag_1_1cvmx__mdbwx__ab__sltx__cderr__uflow__jtag__s.html">cvmx_mdbwx_ab_sltx_cderr_uflow_jtag_s</a> <a class="code" href="unioncvmx__mdbwx__ab__sltx__cderr__uflow__jtag.html#a4057be6b58b660da96873cb101568edd">cnf75xx</a>;
<a name="l00700"></a>00700 };
<a name="l00701"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#a72f86ece30f06797b6f2497447d9f1f8">00701</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__ab__sltx__cderr__uflow__jtag.html" title="cvmx_mdbw::_ab_slt::_cderr_uflow_jtag">cvmx_mdbwx_ab_sltx_cderr_uflow_jtag</a> <a class="code" href="unioncvmx__mdbwx__ab__sltx__cderr__uflow__jtag.html" title="cvmx_mdbw::_ab_slt::_cderr_uflow_jtag">cvmx_mdbwx_ab_sltx_cderr_uflow_jtag_t</a>;
<a name="l00702"></a>00702 <span class="comment"></span>
<a name="l00703"></a>00703 <span class="comment">/**</span>
<a name="l00704"></a>00704 <span class="comment"> * cvmx_mdbw#_ab_slt#_cp_fat_jtag</span>
<a name="l00705"></a>00705 <span class="comment"> *</span>
<a name="l00706"></a>00706 <span class="comment"> * This register set, specifies the control path (JMGR, AB) fatal error event logging of the job</span>
<a name="l00707"></a>00707 <span class="comment"> * tag, corresponding to the interrupt message per MDBW per job slot.</span>
<a name="l00708"></a>00708 <span class="comment"> */</span>
<a name="l00709"></a><a class="code" href="unioncvmx__mdbwx__ab__sltx__cp__fat__jtag.html">00709</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__ab__sltx__cp__fat__jtag.html" title="cvmx_mdbw::_ab_slt::_cp_fat_jtag">cvmx_mdbwx_ab_sltx_cp_fat_jtag</a> {
<a name="l00710"></a><a class="code" href="unioncvmx__mdbwx__ab__sltx__cp__fat__jtag.html#ab831155fa4df62cdf4286bb8898f8fae">00710</a>     uint64_t <a class="code" href="unioncvmx__mdbwx__ab__sltx__cp__fat__jtag.html#ab831155fa4df62cdf4286bb8898f8fae">u64</a>;
<a name="l00711"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__cp__fat__jtag_1_1cvmx__mdbwx__ab__sltx__cp__fat__jtag__s.html">00711</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__ab__sltx__cp__fat__jtag_1_1cvmx__mdbwx__ab__sltx__cp__fat__jtag__s.html">cvmx_mdbwx_ab_sltx_cp_fat_jtag_s</a> {
<a name="l00712"></a>00712 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00713"></a>00713 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__cp__fat__jtag_1_1cvmx__mdbwx__ab__sltx__cp__fat__jtag__s.html#ab4dc5e9160b98e0f2cc08ca11c98abad">reserved_48_63</a>               : 16;
<a name="l00714"></a>00714     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__cp__fat__jtag_1_1cvmx__mdbwx__ab__sltx__cp__fat__jtag__s.html#a37347a76235b9604d0daa86f0019c466">ab</a>                           : 16; <span class="comment">/**&lt; This set of bits, specifies the AB (DAC) error job tag. */</span>
<a name="l00715"></a>00715     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__cp__fat__jtag_1_1cvmx__mdbwx__ab__sltx__cp__fat__jtag__s.html#a36387600d96ce6def7d8054aa96bb7b2">jd_fetch</a>                     : 16; <span class="comment">/**&lt; This set of bits, specifies the job descriptor fetch, had a GHB response with a fatal</span>
<a name="l00716"></a>00716 <span class="comment">                                                         error. */</span>
<a name="l00717"></a>00717     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__cp__fat__jtag_1_1cvmx__mdbwx__ab__sltx__cp__fat__jtag__s.html#a276ad72a202dddc11859c3894b366217">job_sd_fetch</a>                 : 16; <span class="comment">/**&lt; This set of bits, the job subdescriptor fetch, had a GHB response with a fatal error. */</span>
<a name="l00718"></a>00718 <span class="preprocessor">#else</span>
<a name="l00719"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__cp__fat__jtag_1_1cvmx__mdbwx__ab__sltx__cp__fat__jtag__s.html#a276ad72a202dddc11859c3894b366217">00719</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__cp__fat__jtag_1_1cvmx__mdbwx__ab__sltx__cp__fat__jtag__s.html#a276ad72a202dddc11859c3894b366217">job_sd_fetch</a>                 : 16;
<a name="l00720"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__cp__fat__jtag_1_1cvmx__mdbwx__ab__sltx__cp__fat__jtag__s.html#a36387600d96ce6def7d8054aa96bb7b2">00720</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__cp__fat__jtag_1_1cvmx__mdbwx__ab__sltx__cp__fat__jtag__s.html#a36387600d96ce6def7d8054aa96bb7b2">jd_fetch</a>                     : 16;
<a name="l00721"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__cp__fat__jtag_1_1cvmx__mdbwx__ab__sltx__cp__fat__jtag__s.html#a37347a76235b9604d0daa86f0019c466">00721</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__cp__fat__jtag_1_1cvmx__mdbwx__ab__sltx__cp__fat__jtag__s.html#a37347a76235b9604d0daa86f0019c466">ab</a>                           : 16;
<a name="l00722"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__cp__fat__jtag_1_1cvmx__mdbwx__ab__sltx__cp__fat__jtag__s.html#ab4dc5e9160b98e0f2cc08ca11c98abad">00722</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__cp__fat__jtag_1_1cvmx__mdbwx__ab__sltx__cp__fat__jtag__s.html#ab4dc5e9160b98e0f2cc08ca11c98abad">reserved_48_63</a>               : 16;
<a name="l00723"></a>00723 <span class="preprocessor">#endif</span>
<a name="l00724"></a>00724 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdbwx__ab__sltx__cp__fat__jtag.html#ab904035b711134d92db0199a3a05523a">s</a>;
<a name="l00725"></a><a class="code" href="unioncvmx__mdbwx__ab__sltx__cp__fat__jtag.html#a482804aa1c5475305950c659631d4576">00725</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__ab__sltx__cp__fat__jtag_1_1cvmx__mdbwx__ab__sltx__cp__fat__jtag__s.html">cvmx_mdbwx_ab_sltx_cp_fat_jtag_s</a> <a class="code" href="unioncvmx__mdbwx__ab__sltx__cp__fat__jtag.html#a482804aa1c5475305950c659631d4576">cnf75xx</a>;
<a name="l00726"></a>00726 };
<a name="l00727"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#a2523ae3d58c0a0447869bc530f850d66">00727</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__ab__sltx__cp__fat__jtag.html" title="cvmx_mdbw::_ab_slt::_cp_fat_jtag">cvmx_mdbwx_ab_sltx_cp_fat_jtag</a> <a class="code" href="unioncvmx__mdbwx__ab__sltx__cp__fat__jtag.html" title="cvmx_mdbw::_ab_slt::_cp_fat_jtag">cvmx_mdbwx_ab_sltx_cp_fat_jtag_t</a>;
<a name="l00728"></a>00728 <span class="comment"></span>
<a name="l00729"></a>00729 <span class="comment">/**</span>
<a name="l00730"></a>00730 <span class="comment"> * cvmx_mdbw#_ab_slt#_cp_nfat_jtag</span>
<a name="l00731"></a>00731 <span class="comment"> *</span>
<a name="l00732"></a>00732 <span class="comment"> * This register set, specifies the control Path (JMGR, AB) non-fatal error event logging of the</span>
<a name="l00733"></a>00733 <span class="comment"> * job tag, corresponding to the interrupt message register per MDBW per job slot.</span>
<a name="l00734"></a>00734 <span class="comment"> */</span>
<a name="l00735"></a><a class="code" href="unioncvmx__mdbwx__ab__sltx__cp__nfat__jtag.html">00735</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__ab__sltx__cp__nfat__jtag.html" title="cvmx_mdbw::_ab_slt::_cp_nfat_jtag">cvmx_mdbwx_ab_sltx_cp_nfat_jtag</a> {
<a name="l00736"></a><a class="code" href="unioncvmx__mdbwx__ab__sltx__cp__nfat__jtag.html#a1428ad78aeba1f95c45641cf486fef1b">00736</a>     uint64_t <a class="code" href="unioncvmx__mdbwx__ab__sltx__cp__nfat__jtag.html#a1428ad78aeba1f95c45641cf486fef1b">u64</a>;
<a name="l00737"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__cp__nfat__jtag_1_1cvmx__mdbwx__ab__sltx__cp__nfat__jtag__s.html">00737</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__ab__sltx__cp__nfat__jtag_1_1cvmx__mdbwx__ab__sltx__cp__nfat__jtag__s.html">cvmx_mdbwx_ab_sltx_cp_nfat_jtag_s</a> {
<a name="l00738"></a>00738 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00739"></a>00739 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__cp__nfat__jtag_1_1cvmx__mdbwx__ab__sltx__cp__nfat__jtag__s.html#a30423bbf5875e7d674e5a3d982cdd584">reserved_48_63</a>               : 16;
<a name="l00740"></a>00740     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__cp__nfat__jtag_1_1cvmx__mdbwx__ab__sltx__cp__nfat__jtag__s.html#a7920ce0e8e23f1171b4f046afec16ca2">ab</a>                           : 16; <span class="comment">/**&lt; This set of bits, specifies the AB (DAC) error job tag. */</span>
<a name="l00741"></a>00741     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__cp__nfat__jtag_1_1cvmx__mdbwx__ab__sltx__cp__nfat__jtag__s.html#aa2dd4b9a66de9b3d844577a974e698de">jd_fetch</a>                     : 16; <span class="comment">/**&lt; This set of bits, specifies the job descriptor fetch, had a GHB response with a fatal</span>
<a name="l00742"></a>00742 <span class="comment">                                                         error. */</span>
<a name="l00743"></a>00743     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__cp__nfat__jtag_1_1cvmx__mdbwx__ab__sltx__cp__nfat__jtag__s.html#a10f4bba853d87254696db5bb43e1ebe1">job_sd_fetch</a>                 : 16; <span class="comment">/**&lt; This set of bits, the job subdescriptor fetch, had a GHB response with a fatal error. */</span>
<a name="l00744"></a>00744 <span class="preprocessor">#else</span>
<a name="l00745"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__cp__nfat__jtag_1_1cvmx__mdbwx__ab__sltx__cp__nfat__jtag__s.html#a10f4bba853d87254696db5bb43e1ebe1">00745</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__cp__nfat__jtag_1_1cvmx__mdbwx__ab__sltx__cp__nfat__jtag__s.html#a10f4bba853d87254696db5bb43e1ebe1">job_sd_fetch</a>                 : 16;
<a name="l00746"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__cp__nfat__jtag_1_1cvmx__mdbwx__ab__sltx__cp__nfat__jtag__s.html#aa2dd4b9a66de9b3d844577a974e698de">00746</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__cp__nfat__jtag_1_1cvmx__mdbwx__ab__sltx__cp__nfat__jtag__s.html#aa2dd4b9a66de9b3d844577a974e698de">jd_fetch</a>                     : 16;
<a name="l00747"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__cp__nfat__jtag_1_1cvmx__mdbwx__ab__sltx__cp__nfat__jtag__s.html#a7920ce0e8e23f1171b4f046afec16ca2">00747</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__cp__nfat__jtag_1_1cvmx__mdbwx__ab__sltx__cp__nfat__jtag__s.html#a7920ce0e8e23f1171b4f046afec16ca2">ab</a>                           : 16;
<a name="l00748"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__cp__nfat__jtag_1_1cvmx__mdbwx__ab__sltx__cp__nfat__jtag__s.html#a30423bbf5875e7d674e5a3d982cdd584">00748</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__cp__nfat__jtag_1_1cvmx__mdbwx__ab__sltx__cp__nfat__jtag__s.html#a30423bbf5875e7d674e5a3d982cdd584">reserved_48_63</a>               : 16;
<a name="l00749"></a>00749 <span class="preprocessor">#endif</span>
<a name="l00750"></a>00750 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdbwx__ab__sltx__cp__nfat__jtag.html#a2985452a5f4999f3be29164182eb90ea">s</a>;
<a name="l00751"></a><a class="code" href="unioncvmx__mdbwx__ab__sltx__cp__nfat__jtag.html#aea947dfd5da265a1475b508b2286dd0c">00751</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__ab__sltx__cp__nfat__jtag_1_1cvmx__mdbwx__ab__sltx__cp__nfat__jtag__s.html">cvmx_mdbwx_ab_sltx_cp_nfat_jtag_s</a> <a class="code" href="unioncvmx__mdbwx__ab__sltx__cp__nfat__jtag.html#aea947dfd5da265a1475b508b2286dd0c">cnf75xx</a>;
<a name="l00752"></a>00752 };
<a name="l00753"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#aba1c3db98b2daf971f4cd5a73ac1f342">00753</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__ab__sltx__cp__nfat__jtag.html" title="cvmx_mdbw::_ab_slt::_cp_nfat_jtag">cvmx_mdbwx_ab_sltx_cp_nfat_jtag</a> <a class="code" href="unioncvmx__mdbwx__ab__sltx__cp__nfat__jtag.html" title="cvmx_mdbw::_ab_slt::_cp_nfat_jtag">cvmx_mdbwx_ab_sltx_cp_nfat_jtag_t</a>;
<a name="l00754"></a>00754 <span class="comment"></span>
<a name="l00755"></a>00755 <span class="comment">/**</span>
<a name="l00756"></a>00756 <span class="comment"> * cvmx_mdbw#_ab_slt#_debug0</span>
<a name="l00757"></a>00757 <span class="comment"> */</span>
<a name="l00758"></a><a class="code" href="unioncvmx__mdbwx__ab__sltx__debug0.html">00758</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__ab__sltx__debug0.html" title="cvmx_mdbw::_ab_slt::_debug0">cvmx_mdbwx_ab_sltx_debug0</a> {
<a name="l00759"></a><a class="code" href="unioncvmx__mdbwx__ab__sltx__debug0.html#a5fbcd4a13f4756c5763e25677b6c5a4e">00759</a>     uint64_t <a class="code" href="unioncvmx__mdbwx__ab__sltx__debug0.html#a5fbcd4a13f4756c5763e25677b6c5a4e">u64</a>;
<a name="l00760"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__debug0_1_1cvmx__mdbwx__ab__sltx__debug0__s.html">00760</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__ab__sltx__debug0_1_1cvmx__mdbwx__ab__sltx__debug0__s.html">cvmx_mdbwx_ab_sltx_debug0_s</a> {
<a name="l00761"></a>00761 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00762"></a>00762 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__debug0_1_1cvmx__mdbwx__ab__sltx__debug0__s.html#a1f46ea91b91f2d9114d85ffff6cc8d2a">ferr</a>                         : 1;  <span class="comment">/**&lt; N/A */</span>
<a name="l00763"></a>00763     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__debug0_1_1cvmx__mdbwx__ab__sltx__debug0__s.html#a41bf60de18287b428c60b9d468e3eee4">nferr</a>                        : 1;  <span class="comment">/**&lt; N/A */</span>
<a name="l00764"></a>00764     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__debug0_1_1cvmx__mdbwx__ab__sltx__debug0__s.html#a51cc6467add692ceec1eb28c2a41c834">derr</a>                         : 1;  <span class="comment">/**&lt; N/A */</span>
<a name="l00765"></a>00765     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__debug0_1_1cvmx__mdbwx__ab__sltx__debug0__s.html#a5657fcd8efaaa91f547d682062d185d7">dberr</a>                        : 1;  <span class="comment">/**&lt; N/A */</span>
<a name="l00766"></a>00766     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__debug0_1_1cvmx__mdbwx__ab__sltx__debug0__s.html#aa1a22d1963357824d7cd7ba5edbe915d">reserved_59_59</a>               : 1;
<a name="l00767"></a>00767     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__debug0_1_1cvmx__mdbwx__ab__sltx__debug0__s.html#a31e02251af2fa29cec9c5609c7437961">sberr</a>                        : 1;  <span class="comment">/**&lt; N/A */</span>
<a name="l00768"></a>00768     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__debug0_1_1cvmx__mdbwx__ab__sltx__debug0__s.html#ada682bb83aa2d34a8590457244eb2be3">reserved_16_57</a>               : 42;
<a name="l00769"></a>00769     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__debug0_1_1cvmx__mdbwx__ab__sltx__debug0__s.html#abbfd7671031e1b747d8122b0e67d1e79">job_id</a>                       : 16; <span class="comment">/**&lt; N/A */</span>
<a name="l00770"></a>00770 <span class="preprocessor">#else</span>
<a name="l00771"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__debug0_1_1cvmx__mdbwx__ab__sltx__debug0__s.html#abbfd7671031e1b747d8122b0e67d1e79">00771</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__debug0_1_1cvmx__mdbwx__ab__sltx__debug0__s.html#abbfd7671031e1b747d8122b0e67d1e79">job_id</a>                       : 16;
<a name="l00772"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__debug0_1_1cvmx__mdbwx__ab__sltx__debug0__s.html#ada682bb83aa2d34a8590457244eb2be3">00772</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__debug0_1_1cvmx__mdbwx__ab__sltx__debug0__s.html#ada682bb83aa2d34a8590457244eb2be3">reserved_16_57</a>               : 42;
<a name="l00773"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__debug0_1_1cvmx__mdbwx__ab__sltx__debug0__s.html#a31e02251af2fa29cec9c5609c7437961">00773</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__debug0_1_1cvmx__mdbwx__ab__sltx__debug0__s.html#a31e02251af2fa29cec9c5609c7437961">sberr</a>                        : 1;
<a name="l00774"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__debug0_1_1cvmx__mdbwx__ab__sltx__debug0__s.html#aa1a22d1963357824d7cd7ba5edbe915d">00774</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__debug0_1_1cvmx__mdbwx__ab__sltx__debug0__s.html#aa1a22d1963357824d7cd7ba5edbe915d">reserved_59_59</a>               : 1;
<a name="l00775"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__debug0_1_1cvmx__mdbwx__ab__sltx__debug0__s.html#a5657fcd8efaaa91f547d682062d185d7">00775</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__debug0_1_1cvmx__mdbwx__ab__sltx__debug0__s.html#a5657fcd8efaaa91f547d682062d185d7">dberr</a>                        : 1;
<a name="l00776"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__debug0_1_1cvmx__mdbwx__ab__sltx__debug0__s.html#a51cc6467add692ceec1eb28c2a41c834">00776</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__debug0_1_1cvmx__mdbwx__ab__sltx__debug0__s.html#a51cc6467add692ceec1eb28c2a41c834">derr</a>                         : 1;
<a name="l00777"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__debug0_1_1cvmx__mdbwx__ab__sltx__debug0__s.html#a41bf60de18287b428c60b9d468e3eee4">00777</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__debug0_1_1cvmx__mdbwx__ab__sltx__debug0__s.html#a41bf60de18287b428c60b9d468e3eee4">nferr</a>                        : 1;
<a name="l00778"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__debug0_1_1cvmx__mdbwx__ab__sltx__debug0__s.html#a1f46ea91b91f2d9114d85ffff6cc8d2a">00778</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__debug0_1_1cvmx__mdbwx__ab__sltx__debug0__s.html#a1f46ea91b91f2d9114d85ffff6cc8d2a">ferr</a>                         : 1;
<a name="l00779"></a>00779 <span class="preprocessor">#endif</span>
<a name="l00780"></a>00780 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdbwx__ab__sltx__debug0.html#a6ba94c03d207224c29c7c23299cf720b">s</a>;
<a name="l00781"></a><a class="code" href="unioncvmx__mdbwx__ab__sltx__debug0.html#ab2bb61c7dd1d7178b21da007f89a0c8a">00781</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__ab__sltx__debug0_1_1cvmx__mdbwx__ab__sltx__debug0__s.html">cvmx_mdbwx_ab_sltx_debug0_s</a>    <a class="code" href="unioncvmx__mdbwx__ab__sltx__debug0.html#ab2bb61c7dd1d7178b21da007f89a0c8a">cnf75xx</a>;
<a name="l00782"></a>00782 };
<a name="l00783"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#a5f757e107abca6c7751e493c840bfacc">00783</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__ab__sltx__debug0.html" title="cvmx_mdbw::_ab_slt::_debug0">cvmx_mdbwx_ab_sltx_debug0</a> <a class="code" href="unioncvmx__mdbwx__ab__sltx__debug0.html" title="cvmx_mdbw::_ab_slt::_debug0">cvmx_mdbwx_ab_sltx_debug0_t</a>;
<a name="l00784"></a>00784 <span class="comment"></span>
<a name="l00785"></a>00785 <span class="comment">/**</span>
<a name="l00786"></a>00786 <span class="comment"> * cvmx_mdbw#_ab_slt#_derr_ena_w1c</span>
<a name="l00787"></a>00787 <span class="comment"> */</span>
<a name="l00788"></a><a class="code" href="unioncvmx__mdbwx__ab__sltx__derr__ena__w1c.html">00788</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__ab__sltx__derr__ena__w1c.html" title="cvmx_mdbw::_ab_slt::_derr_ena_w1c">cvmx_mdbwx_ab_sltx_derr_ena_w1c</a> {
<a name="l00789"></a><a class="code" href="unioncvmx__mdbwx__ab__sltx__derr__ena__w1c.html#a69a7f5b18147b18a68bb461dcc49b186">00789</a>     uint64_t <a class="code" href="unioncvmx__mdbwx__ab__sltx__derr__ena__w1c.html#a69a7f5b18147b18a68bb461dcc49b186">u64</a>;
<a name="l00790"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__derr__ena__w1c_1_1cvmx__mdbwx__ab__sltx__derr__ena__w1c__s.html">00790</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__ab__sltx__derr__ena__w1c_1_1cvmx__mdbwx__ab__sltx__derr__ena__w1c__s.html">cvmx_mdbwx_ab_sltx_derr_ena_w1c_s</a> {
<a name="l00791"></a>00791 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00792"></a>00792 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__derr__ena__w1c_1_1cvmx__mdbwx__ab__sltx__derr__ena__w1c__s.html#acb603ac392695d6c22a47ba6ba65e37b">reserved_27_63</a>               : 37;
<a name="l00793"></a>00793     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__derr__ena__w1c_1_1cvmx__mdbwx__ab__sltx__derr__ena__w1c__s.html#a81e46fcdd787489ba22631aa06870bea">cfg_dma_uflow</a>                : 1;  <span class="comment">/**&lt; This bit specifies the config DMA underflow error. */</span>
<a name="l00794"></a>00794     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__derr__ena__w1c_1_1cvmx__mdbwx__ab__sltx__derr__ena__w1c__s.html#a995eacc17e543d1bdc9bc9685f86e953">cfg_dma_oflow</a>                : 1;  <span class="comment">/**&lt; This bit specifies the config DMA overflow error. */</span>
<a name="l00795"></a>00795     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__derr__ena__w1c_1_1cvmx__mdbwx__ab__sltx__derr__ena__w1c__s.html#a0dea4adfea353b5359b1679b51e58197">reserved_13_24</a>               : 12;
<a name="l00796"></a>00796     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__derr__ena__w1c_1_1cvmx__mdbwx__ab__sltx__derr__ena__w1c__s.html#ac2e13bc0dfe20e4c21341640d74fe810">wr_dma_uflow_port0</a>           : 1;  <span class="comment">/**&lt; This bit specifies the write DMA port underflow error. */</span>
<a name="l00797"></a>00797     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__derr__ena__w1c_1_1cvmx__mdbwx__ab__sltx__derr__ena__w1c__s.html#a1d05845a62cb5f096577f970435519de">reserved_9_11</a>                : 3;
<a name="l00798"></a>00798     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__derr__ena__w1c_1_1cvmx__mdbwx__ab__sltx__derr__ena__w1c__s.html#ae25469463350f04569ee17d78053ab39">wr_dma_oflow_port0</a>           : 1;  <span class="comment">/**&lt; This bit specifies the write DMA port overflow error. */</span>
<a name="l00799"></a>00799     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__derr__ena__w1c_1_1cvmx__mdbwx__ab__sltx__derr__ena__w1c__s.html#aca216aa47b4fe2d8643e40106d9767d5">reserved_5_7</a>                 : 3;
<a name="l00800"></a>00800     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__derr__ena__w1c_1_1cvmx__mdbwx__ab__sltx__derr__ena__w1c__s.html#a07328ef7dcb726bd0a775d7da06bd75a">rd_dma_uflow_port0</a>           : 1;  <span class="comment">/**&lt; This bit specifies the read DMA port 0 underflow error. */</span>
<a name="l00801"></a>00801     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__derr__ena__w1c_1_1cvmx__mdbwx__ab__sltx__derr__ena__w1c__s.html#afd408d283fe1404ea9c79f9360d78fee">reserved_1_3</a>                 : 3;
<a name="l00802"></a>00802     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__derr__ena__w1c_1_1cvmx__mdbwx__ab__sltx__derr__ena__w1c__s.html#abf5f0aabf9f0c2233e26d87b0b516054">rd_dma_oflow_port0</a>           : 1;  <span class="comment">/**&lt; This bit specifies the read DMA port overflow error. */</span>
<a name="l00803"></a>00803 <span class="preprocessor">#else</span>
<a name="l00804"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__derr__ena__w1c_1_1cvmx__mdbwx__ab__sltx__derr__ena__w1c__s.html#abf5f0aabf9f0c2233e26d87b0b516054">00804</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__derr__ena__w1c_1_1cvmx__mdbwx__ab__sltx__derr__ena__w1c__s.html#abf5f0aabf9f0c2233e26d87b0b516054">rd_dma_oflow_port0</a>           : 1;
<a name="l00805"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__derr__ena__w1c_1_1cvmx__mdbwx__ab__sltx__derr__ena__w1c__s.html#afd408d283fe1404ea9c79f9360d78fee">00805</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__derr__ena__w1c_1_1cvmx__mdbwx__ab__sltx__derr__ena__w1c__s.html#afd408d283fe1404ea9c79f9360d78fee">reserved_1_3</a>                 : 3;
<a name="l00806"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__derr__ena__w1c_1_1cvmx__mdbwx__ab__sltx__derr__ena__w1c__s.html#a07328ef7dcb726bd0a775d7da06bd75a">00806</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__derr__ena__w1c_1_1cvmx__mdbwx__ab__sltx__derr__ena__w1c__s.html#a07328ef7dcb726bd0a775d7da06bd75a">rd_dma_uflow_port0</a>           : 1;
<a name="l00807"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__derr__ena__w1c_1_1cvmx__mdbwx__ab__sltx__derr__ena__w1c__s.html#aca216aa47b4fe2d8643e40106d9767d5">00807</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__derr__ena__w1c_1_1cvmx__mdbwx__ab__sltx__derr__ena__w1c__s.html#aca216aa47b4fe2d8643e40106d9767d5">reserved_5_7</a>                 : 3;
<a name="l00808"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__derr__ena__w1c_1_1cvmx__mdbwx__ab__sltx__derr__ena__w1c__s.html#ae25469463350f04569ee17d78053ab39">00808</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__derr__ena__w1c_1_1cvmx__mdbwx__ab__sltx__derr__ena__w1c__s.html#ae25469463350f04569ee17d78053ab39">wr_dma_oflow_port0</a>           : 1;
<a name="l00809"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__derr__ena__w1c_1_1cvmx__mdbwx__ab__sltx__derr__ena__w1c__s.html#a1d05845a62cb5f096577f970435519de">00809</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__derr__ena__w1c_1_1cvmx__mdbwx__ab__sltx__derr__ena__w1c__s.html#a1d05845a62cb5f096577f970435519de">reserved_9_11</a>                : 3;
<a name="l00810"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__derr__ena__w1c_1_1cvmx__mdbwx__ab__sltx__derr__ena__w1c__s.html#ac2e13bc0dfe20e4c21341640d74fe810">00810</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__derr__ena__w1c_1_1cvmx__mdbwx__ab__sltx__derr__ena__w1c__s.html#ac2e13bc0dfe20e4c21341640d74fe810">wr_dma_uflow_port0</a>           : 1;
<a name="l00811"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__derr__ena__w1c_1_1cvmx__mdbwx__ab__sltx__derr__ena__w1c__s.html#a0dea4adfea353b5359b1679b51e58197">00811</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__derr__ena__w1c_1_1cvmx__mdbwx__ab__sltx__derr__ena__w1c__s.html#a0dea4adfea353b5359b1679b51e58197">reserved_13_24</a>               : 12;
<a name="l00812"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__derr__ena__w1c_1_1cvmx__mdbwx__ab__sltx__derr__ena__w1c__s.html#a995eacc17e543d1bdc9bc9685f86e953">00812</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__derr__ena__w1c_1_1cvmx__mdbwx__ab__sltx__derr__ena__w1c__s.html#a995eacc17e543d1bdc9bc9685f86e953">cfg_dma_oflow</a>                : 1;
<a name="l00813"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__derr__ena__w1c_1_1cvmx__mdbwx__ab__sltx__derr__ena__w1c__s.html#a81e46fcdd787489ba22631aa06870bea">00813</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__derr__ena__w1c_1_1cvmx__mdbwx__ab__sltx__derr__ena__w1c__s.html#a81e46fcdd787489ba22631aa06870bea">cfg_dma_uflow</a>                : 1;
<a name="l00814"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__derr__ena__w1c_1_1cvmx__mdbwx__ab__sltx__derr__ena__w1c__s.html#acb603ac392695d6c22a47ba6ba65e37b">00814</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__derr__ena__w1c_1_1cvmx__mdbwx__ab__sltx__derr__ena__w1c__s.html#acb603ac392695d6c22a47ba6ba65e37b">reserved_27_63</a>               : 37;
<a name="l00815"></a>00815 <span class="preprocessor">#endif</span>
<a name="l00816"></a>00816 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdbwx__ab__sltx__derr__ena__w1c.html#aec0fe321c50695d04700ffbf29d6c05b">s</a>;
<a name="l00817"></a><a class="code" href="unioncvmx__mdbwx__ab__sltx__derr__ena__w1c.html#a0b0c58389dd0332c70bd2e0d4e47692a">00817</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__ab__sltx__derr__ena__w1c_1_1cvmx__mdbwx__ab__sltx__derr__ena__w1c__s.html">cvmx_mdbwx_ab_sltx_derr_ena_w1c_s</a> <a class="code" href="unioncvmx__mdbwx__ab__sltx__derr__ena__w1c.html#a0b0c58389dd0332c70bd2e0d4e47692a">cnf75xx</a>;
<a name="l00818"></a>00818 };
<a name="l00819"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#ac0c76f06a3b594ffbe538410331a3563">00819</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__ab__sltx__derr__ena__w1c.html" title="cvmx_mdbw::_ab_slt::_derr_ena_w1c">cvmx_mdbwx_ab_sltx_derr_ena_w1c</a> <a class="code" href="unioncvmx__mdbwx__ab__sltx__derr__ena__w1c.html" title="cvmx_mdbw::_ab_slt::_derr_ena_w1c">cvmx_mdbwx_ab_sltx_derr_ena_w1c_t</a>;
<a name="l00820"></a>00820 <span class="comment"></span>
<a name="l00821"></a>00821 <span class="comment">/**</span>
<a name="l00822"></a>00822 <span class="comment"> * cvmx_mdbw#_ab_slt#_derr_ena_w1s</span>
<a name="l00823"></a>00823 <span class="comment"> */</span>
<a name="l00824"></a><a class="code" href="unioncvmx__mdbwx__ab__sltx__derr__ena__w1s.html">00824</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__ab__sltx__derr__ena__w1s.html" title="cvmx_mdbw::_ab_slt::_derr_ena_w1s">cvmx_mdbwx_ab_sltx_derr_ena_w1s</a> {
<a name="l00825"></a><a class="code" href="unioncvmx__mdbwx__ab__sltx__derr__ena__w1s.html#a7d26474797ebfeb8b9a6f46b9e1ccd3b">00825</a>     uint64_t <a class="code" href="unioncvmx__mdbwx__ab__sltx__derr__ena__w1s.html#a7d26474797ebfeb8b9a6f46b9e1ccd3b">u64</a>;
<a name="l00826"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__derr__ena__w1s_1_1cvmx__mdbwx__ab__sltx__derr__ena__w1s__s.html">00826</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__ab__sltx__derr__ena__w1s_1_1cvmx__mdbwx__ab__sltx__derr__ena__w1s__s.html">cvmx_mdbwx_ab_sltx_derr_ena_w1s_s</a> {
<a name="l00827"></a>00827 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00828"></a>00828 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__derr__ena__w1s_1_1cvmx__mdbwx__ab__sltx__derr__ena__w1s__s.html#abd277a41f8632b8f399f61bb687fce67">reserved_27_63</a>               : 37;
<a name="l00829"></a>00829     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__derr__ena__w1s_1_1cvmx__mdbwx__ab__sltx__derr__ena__w1s__s.html#a43db6ce6a1fbce6c33d3165f4b239bd0">cfg_dma_uflow</a>                : 1;  <span class="comment">/**&lt; This bit specifies the config DMA underflow error. */</span>
<a name="l00830"></a>00830     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__derr__ena__w1s_1_1cvmx__mdbwx__ab__sltx__derr__ena__w1s__s.html#a3c928bc09a5853694df43d1825a6d666">cfg_dma_oflow</a>                : 1;  <span class="comment">/**&lt; This bit specifies the config DMA overflow error. */</span>
<a name="l00831"></a>00831     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__derr__ena__w1s_1_1cvmx__mdbwx__ab__sltx__derr__ena__w1s__s.html#afea161f8c8fb28b0af7b70cbf817878d">reserved_13_24</a>               : 12;
<a name="l00832"></a>00832     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__derr__ena__w1s_1_1cvmx__mdbwx__ab__sltx__derr__ena__w1s__s.html#a3de41793a826dafa2f2cf92bb9300c1c">wr_dma_uflow_port0</a>           : 1;  <span class="comment">/**&lt; This bit specifies the write DMA port underflow error. */</span>
<a name="l00833"></a>00833     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__derr__ena__w1s_1_1cvmx__mdbwx__ab__sltx__derr__ena__w1s__s.html#ab6b09d10e98fcbecf5aa01fda00b467d">reserved_9_11</a>                : 3;
<a name="l00834"></a>00834     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__derr__ena__w1s_1_1cvmx__mdbwx__ab__sltx__derr__ena__w1s__s.html#a9e53b92ee5d42534b1a472364e778835">wr_dma_oflow_port0</a>           : 1;  <span class="comment">/**&lt; This bit specifies the write DMA port overflow error. */</span>
<a name="l00835"></a>00835     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__derr__ena__w1s_1_1cvmx__mdbwx__ab__sltx__derr__ena__w1s__s.html#a37527797018e796eef406054830bac73">reserved_5_7</a>                 : 3;
<a name="l00836"></a>00836     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__derr__ena__w1s_1_1cvmx__mdbwx__ab__sltx__derr__ena__w1s__s.html#a7eac844e15aa727f190aa6c1c1cdd3dd">rd_dma_uflow_port0</a>           : 1;  <span class="comment">/**&lt; This bit specifies the read DMA port 0 underflow error. */</span>
<a name="l00837"></a>00837     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__derr__ena__w1s_1_1cvmx__mdbwx__ab__sltx__derr__ena__w1s__s.html#a6e2feb47a6f2a85ff36d9b65de895d4b">reserved_1_3</a>                 : 3;
<a name="l00838"></a>00838     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__derr__ena__w1s_1_1cvmx__mdbwx__ab__sltx__derr__ena__w1s__s.html#a9ced6ea46c63453f395e0293a43619ce">rd_dma_oflow_port0</a>           : 1;  <span class="comment">/**&lt; This bit specifies the read DMA port overflow error. */</span>
<a name="l00839"></a>00839 <span class="preprocessor">#else</span>
<a name="l00840"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__derr__ena__w1s_1_1cvmx__mdbwx__ab__sltx__derr__ena__w1s__s.html#a9ced6ea46c63453f395e0293a43619ce">00840</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__derr__ena__w1s_1_1cvmx__mdbwx__ab__sltx__derr__ena__w1s__s.html#a9ced6ea46c63453f395e0293a43619ce">rd_dma_oflow_port0</a>           : 1;
<a name="l00841"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__derr__ena__w1s_1_1cvmx__mdbwx__ab__sltx__derr__ena__w1s__s.html#a6e2feb47a6f2a85ff36d9b65de895d4b">00841</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__derr__ena__w1s_1_1cvmx__mdbwx__ab__sltx__derr__ena__w1s__s.html#a6e2feb47a6f2a85ff36d9b65de895d4b">reserved_1_3</a>                 : 3;
<a name="l00842"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__derr__ena__w1s_1_1cvmx__mdbwx__ab__sltx__derr__ena__w1s__s.html#a7eac844e15aa727f190aa6c1c1cdd3dd">00842</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__derr__ena__w1s_1_1cvmx__mdbwx__ab__sltx__derr__ena__w1s__s.html#a7eac844e15aa727f190aa6c1c1cdd3dd">rd_dma_uflow_port0</a>           : 1;
<a name="l00843"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__derr__ena__w1s_1_1cvmx__mdbwx__ab__sltx__derr__ena__w1s__s.html#a37527797018e796eef406054830bac73">00843</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__derr__ena__w1s_1_1cvmx__mdbwx__ab__sltx__derr__ena__w1s__s.html#a37527797018e796eef406054830bac73">reserved_5_7</a>                 : 3;
<a name="l00844"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__derr__ena__w1s_1_1cvmx__mdbwx__ab__sltx__derr__ena__w1s__s.html#a9e53b92ee5d42534b1a472364e778835">00844</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__derr__ena__w1s_1_1cvmx__mdbwx__ab__sltx__derr__ena__w1s__s.html#a9e53b92ee5d42534b1a472364e778835">wr_dma_oflow_port0</a>           : 1;
<a name="l00845"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__derr__ena__w1s_1_1cvmx__mdbwx__ab__sltx__derr__ena__w1s__s.html#ab6b09d10e98fcbecf5aa01fda00b467d">00845</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__derr__ena__w1s_1_1cvmx__mdbwx__ab__sltx__derr__ena__w1s__s.html#ab6b09d10e98fcbecf5aa01fda00b467d">reserved_9_11</a>                : 3;
<a name="l00846"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__derr__ena__w1s_1_1cvmx__mdbwx__ab__sltx__derr__ena__w1s__s.html#a3de41793a826dafa2f2cf92bb9300c1c">00846</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__derr__ena__w1s_1_1cvmx__mdbwx__ab__sltx__derr__ena__w1s__s.html#a3de41793a826dafa2f2cf92bb9300c1c">wr_dma_uflow_port0</a>           : 1;
<a name="l00847"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__derr__ena__w1s_1_1cvmx__mdbwx__ab__sltx__derr__ena__w1s__s.html#afea161f8c8fb28b0af7b70cbf817878d">00847</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__derr__ena__w1s_1_1cvmx__mdbwx__ab__sltx__derr__ena__w1s__s.html#afea161f8c8fb28b0af7b70cbf817878d">reserved_13_24</a>               : 12;
<a name="l00848"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__derr__ena__w1s_1_1cvmx__mdbwx__ab__sltx__derr__ena__w1s__s.html#a3c928bc09a5853694df43d1825a6d666">00848</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__derr__ena__w1s_1_1cvmx__mdbwx__ab__sltx__derr__ena__w1s__s.html#a3c928bc09a5853694df43d1825a6d666">cfg_dma_oflow</a>                : 1;
<a name="l00849"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__derr__ena__w1s_1_1cvmx__mdbwx__ab__sltx__derr__ena__w1s__s.html#a43db6ce6a1fbce6c33d3165f4b239bd0">00849</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__derr__ena__w1s_1_1cvmx__mdbwx__ab__sltx__derr__ena__w1s__s.html#a43db6ce6a1fbce6c33d3165f4b239bd0">cfg_dma_uflow</a>                : 1;
<a name="l00850"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__derr__ena__w1s_1_1cvmx__mdbwx__ab__sltx__derr__ena__w1s__s.html#abd277a41f8632b8f399f61bb687fce67">00850</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__derr__ena__w1s_1_1cvmx__mdbwx__ab__sltx__derr__ena__w1s__s.html#abd277a41f8632b8f399f61bb687fce67">reserved_27_63</a>               : 37;
<a name="l00851"></a>00851 <span class="preprocessor">#endif</span>
<a name="l00852"></a>00852 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdbwx__ab__sltx__derr__ena__w1s.html#ad4edfd5c2d131e5eb3ca2236765599d6">s</a>;
<a name="l00853"></a><a class="code" href="unioncvmx__mdbwx__ab__sltx__derr__ena__w1s.html#ae00186aa3e023aa102bd813aacacd48b">00853</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__ab__sltx__derr__ena__w1s_1_1cvmx__mdbwx__ab__sltx__derr__ena__w1s__s.html">cvmx_mdbwx_ab_sltx_derr_ena_w1s_s</a> <a class="code" href="unioncvmx__mdbwx__ab__sltx__derr__ena__w1s.html#ae00186aa3e023aa102bd813aacacd48b">cnf75xx</a>;
<a name="l00854"></a>00854 };
<a name="l00855"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#aa0d1fd1e1593c4928e7bb10e7133b630">00855</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__ab__sltx__derr__ena__w1s.html" title="cvmx_mdbw::_ab_slt::_derr_ena_w1s">cvmx_mdbwx_ab_sltx_derr_ena_w1s</a> <a class="code" href="unioncvmx__mdbwx__ab__sltx__derr__ena__w1s.html" title="cvmx_mdbw::_ab_slt::_derr_ena_w1s">cvmx_mdbwx_ab_sltx_derr_ena_w1s_t</a>;
<a name="l00856"></a>00856 <span class="comment"></span>
<a name="l00857"></a>00857 <span class="comment">/**</span>
<a name="l00858"></a>00858 <span class="comment"> * cvmx_mdbw#_ab_slt#_derr_int</span>
<a name="l00859"></a>00859 <span class="comment"> *</span>
<a name="l00860"></a>00860 <span class="comment"> * This register set, specifies the DMA overflow/underflow error interrupt vector per MDBW per</span>
<a name="l00861"></a>00861 <span class="comment"> * job slot. These generate DMA error interrupts to the PSM, which drives this signal to the CIU.</span>
<a name="l00862"></a>00862 <span class="comment"> */</span>
<a name="l00863"></a><a class="code" href="unioncvmx__mdbwx__ab__sltx__derr__int.html">00863</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__ab__sltx__derr__int.html" title="cvmx_mdbw::_ab_slt::_derr_int">cvmx_mdbwx_ab_sltx_derr_int</a> {
<a name="l00864"></a><a class="code" href="unioncvmx__mdbwx__ab__sltx__derr__int.html#a662cbee550a41bb6f167ba4635337102">00864</a>     uint64_t <a class="code" href="unioncvmx__mdbwx__ab__sltx__derr__int.html#a662cbee550a41bb6f167ba4635337102">u64</a>;
<a name="l00865"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__derr__int_1_1cvmx__mdbwx__ab__sltx__derr__int__s.html">00865</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__ab__sltx__derr__int_1_1cvmx__mdbwx__ab__sltx__derr__int__s.html">cvmx_mdbwx_ab_sltx_derr_int_s</a> {
<a name="l00866"></a>00866 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00867"></a>00867 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__derr__int_1_1cvmx__mdbwx__ab__sltx__derr__int__s.html#a67600bf88ef17315ae2300f985e0d4b8">reserved_27_63</a>               : 37;
<a name="l00868"></a>00868     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__derr__int_1_1cvmx__mdbwx__ab__sltx__derr__int__s.html#ad0ed89c086dc82cdfe753fa986dd9c5d">cfg_dma_uflow</a>                : 1;  <span class="comment">/**&lt; This bit specifies the config DMA underflow error. */</span>
<a name="l00869"></a>00869     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__derr__int_1_1cvmx__mdbwx__ab__sltx__derr__int__s.html#a5fe3a3d25e78279cc6155e74d166bdc7">cfg_dma_oflow</a>                : 1;  <span class="comment">/**&lt; This bit specifies the config DMA overflow error. */</span>
<a name="l00870"></a>00870     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__derr__int_1_1cvmx__mdbwx__ab__sltx__derr__int__s.html#a63c7a29bd23a9243e1dd5ac6498de163">reserved_13_24</a>               : 12;
<a name="l00871"></a>00871     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__derr__int_1_1cvmx__mdbwx__ab__sltx__derr__int__s.html#acd10ba6bfe7cc47e1067c6d8725bb937">wr_dma_uflow_port0</a>           : 1;  <span class="comment">/**&lt; This bit specifies the write DMA port underflow error. */</span>
<a name="l00872"></a>00872     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__derr__int_1_1cvmx__mdbwx__ab__sltx__derr__int__s.html#a48b234038db0885d62854f476957de1f">reserved_9_11</a>                : 3;
<a name="l00873"></a>00873     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__derr__int_1_1cvmx__mdbwx__ab__sltx__derr__int__s.html#a5798fd4ccd1a5701c4299db9d0f78719">wr_dma_oflow_port0</a>           : 1;  <span class="comment">/**&lt; This bit specifies the write DMA port overflow error. */</span>
<a name="l00874"></a>00874     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__derr__int_1_1cvmx__mdbwx__ab__sltx__derr__int__s.html#aaaccae1c8304414dcf54930f4663054c">reserved_5_7</a>                 : 3;
<a name="l00875"></a>00875     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__derr__int_1_1cvmx__mdbwx__ab__sltx__derr__int__s.html#a80e8c71f8f5adee6608b67dd8d54aa47">rd_dma_uflow_port0</a>           : 1;  <span class="comment">/**&lt; This bit specifies the read DMA port 0 underflow error. */</span>
<a name="l00876"></a>00876     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__derr__int_1_1cvmx__mdbwx__ab__sltx__derr__int__s.html#ab5a85afc6f2bf8771c32f3d63410b905">reserved_1_3</a>                 : 3;
<a name="l00877"></a>00877     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__derr__int_1_1cvmx__mdbwx__ab__sltx__derr__int__s.html#ae9c524901dff268cb2d11e8470574e7d">rd_dma_oflow_port0</a>           : 1;  <span class="comment">/**&lt; This bit specifies the read DMA port overflow error. */</span>
<a name="l00878"></a>00878 <span class="preprocessor">#else</span>
<a name="l00879"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__derr__int_1_1cvmx__mdbwx__ab__sltx__derr__int__s.html#ae9c524901dff268cb2d11e8470574e7d">00879</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__derr__int_1_1cvmx__mdbwx__ab__sltx__derr__int__s.html#ae9c524901dff268cb2d11e8470574e7d">rd_dma_oflow_port0</a>           : 1;
<a name="l00880"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__derr__int_1_1cvmx__mdbwx__ab__sltx__derr__int__s.html#ab5a85afc6f2bf8771c32f3d63410b905">00880</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__derr__int_1_1cvmx__mdbwx__ab__sltx__derr__int__s.html#ab5a85afc6f2bf8771c32f3d63410b905">reserved_1_3</a>                 : 3;
<a name="l00881"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__derr__int_1_1cvmx__mdbwx__ab__sltx__derr__int__s.html#a80e8c71f8f5adee6608b67dd8d54aa47">00881</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__derr__int_1_1cvmx__mdbwx__ab__sltx__derr__int__s.html#a80e8c71f8f5adee6608b67dd8d54aa47">rd_dma_uflow_port0</a>           : 1;
<a name="l00882"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__derr__int_1_1cvmx__mdbwx__ab__sltx__derr__int__s.html#aaaccae1c8304414dcf54930f4663054c">00882</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__derr__int_1_1cvmx__mdbwx__ab__sltx__derr__int__s.html#aaaccae1c8304414dcf54930f4663054c">reserved_5_7</a>                 : 3;
<a name="l00883"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__derr__int_1_1cvmx__mdbwx__ab__sltx__derr__int__s.html#a5798fd4ccd1a5701c4299db9d0f78719">00883</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__derr__int_1_1cvmx__mdbwx__ab__sltx__derr__int__s.html#a5798fd4ccd1a5701c4299db9d0f78719">wr_dma_oflow_port0</a>           : 1;
<a name="l00884"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__derr__int_1_1cvmx__mdbwx__ab__sltx__derr__int__s.html#a48b234038db0885d62854f476957de1f">00884</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__derr__int_1_1cvmx__mdbwx__ab__sltx__derr__int__s.html#a48b234038db0885d62854f476957de1f">reserved_9_11</a>                : 3;
<a name="l00885"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__derr__int_1_1cvmx__mdbwx__ab__sltx__derr__int__s.html#acd10ba6bfe7cc47e1067c6d8725bb937">00885</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__derr__int_1_1cvmx__mdbwx__ab__sltx__derr__int__s.html#acd10ba6bfe7cc47e1067c6d8725bb937">wr_dma_uflow_port0</a>           : 1;
<a name="l00886"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__derr__int_1_1cvmx__mdbwx__ab__sltx__derr__int__s.html#a63c7a29bd23a9243e1dd5ac6498de163">00886</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__derr__int_1_1cvmx__mdbwx__ab__sltx__derr__int__s.html#a63c7a29bd23a9243e1dd5ac6498de163">reserved_13_24</a>               : 12;
<a name="l00887"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__derr__int_1_1cvmx__mdbwx__ab__sltx__derr__int__s.html#a5fe3a3d25e78279cc6155e74d166bdc7">00887</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__derr__int_1_1cvmx__mdbwx__ab__sltx__derr__int__s.html#a5fe3a3d25e78279cc6155e74d166bdc7">cfg_dma_oflow</a>                : 1;
<a name="l00888"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__derr__int_1_1cvmx__mdbwx__ab__sltx__derr__int__s.html#ad0ed89c086dc82cdfe753fa986dd9c5d">00888</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__derr__int_1_1cvmx__mdbwx__ab__sltx__derr__int__s.html#ad0ed89c086dc82cdfe753fa986dd9c5d">cfg_dma_uflow</a>                : 1;
<a name="l00889"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__derr__int_1_1cvmx__mdbwx__ab__sltx__derr__int__s.html#a67600bf88ef17315ae2300f985e0d4b8">00889</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__derr__int_1_1cvmx__mdbwx__ab__sltx__derr__int__s.html#a67600bf88ef17315ae2300f985e0d4b8">reserved_27_63</a>               : 37;
<a name="l00890"></a>00890 <span class="preprocessor">#endif</span>
<a name="l00891"></a>00891 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdbwx__ab__sltx__derr__int.html#a88d74b0d452f3be59d0bc311000ce6a8">s</a>;
<a name="l00892"></a><a class="code" href="unioncvmx__mdbwx__ab__sltx__derr__int.html#a468a43a7047e2b36445626d3525eada2">00892</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__ab__sltx__derr__int_1_1cvmx__mdbwx__ab__sltx__derr__int__s.html">cvmx_mdbwx_ab_sltx_derr_int_s</a>  <a class="code" href="unioncvmx__mdbwx__ab__sltx__derr__int.html#a468a43a7047e2b36445626d3525eada2">cnf75xx</a>;
<a name="l00893"></a>00893 };
<a name="l00894"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#abc48951ef9e327ede843e6934903e7e2">00894</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__ab__sltx__derr__int.html" title="cvmx_mdbw::_ab_slt::_derr_int">cvmx_mdbwx_ab_sltx_derr_int</a> <a class="code" href="unioncvmx__mdbwx__ab__sltx__derr__int.html" title="cvmx_mdbw::_ab_slt::_derr_int">cvmx_mdbwx_ab_sltx_derr_int_t</a>;
<a name="l00895"></a>00895 <span class="comment"></span>
<a name="l00896"></a>00896 <span class="comment">/**</span>
<a name="l00897"></a>00897 <span class="comment"> * cvmx_mdbw#_ab_slt#_derr_int_w1s</span>
<a name="l00898"></a>00898 <span class="comment"> */</span>
<a name="l00899"></a><a class="code" href="unioncvmx__mdbwx__ab__sltx__derr__int__w1s.html">00899</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__ab__sltx__derr__int__w1s.html" title="cvmx_mdbw::_ab_slt::_derr_int_w1s">cvmx_mdbwx_ab_sltx_derr_int_w1s</a> {
<a name="l00900"></a><a class="code" href="unioncvmx__mdbwx__ab__sltx__derr__int__w1s.html#a6e7088905a334079fe0cf22dbb03ad68">00900</a>     uint64_t <a class="code" href="unioncvmx__mdbwx__ab__sltx__derr__int__w1s.html#a6e7088905a334079fe0cf22dbb03ad68">u64</a>;
<a name="l00901"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__derr__int__w1s_1_1cvmx__mdbwx__ab__sltx__derr__int__w1s__s.html">00901</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__ab__sltx__derr__int__w1s_1_1cvmx__mdbwx__ab__sltx__derr__int__w1s__s.html">cvmx_mdbwx_ab_sltx_derr_int_w1s_s</a> {
<a name="l00902"></a>00902 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00903"></a>00903 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__derr__int__w1s_1_1cvmx__mdbwx__ab__sltx__derr__int__w1s__s.html#ac3ee72186913b6b4e6e28d542a8022ae">reserved_27_63</a>               : 37;
<a name="l00904"></a>00904     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__derr__int__w1s_1_1cvmx__mdbwx__ab__sltx__derr__int__w1s__s.html#a6f23cd0c612313369f743e491cd62267">cfg_dma_uflow</a>                : 1;  <span class="comment">/**&lt; This bit specifies the config DMA underflow error. */</span>
<a name="l00905"></a>00905     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__derr__int__w1s_1_1cvmx__mdbwx__ab__sltx__derr__int__w1s__s.html#a6587fd6b8eee27171367cfa62f3f2ef7">cfg_dma_oflow</a>                : 1;  <span class="comment">/**&lt; This bit specifies the config DMA overflow error. */</span>
<a name="l00906"></a>00906     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__derr__int__w1s_1_1cvmx__mdbwx__ab__sltx__derr__int__w1s__s.html#a510efb3fbeac8f3df7719a6cc2cce9f8">reserved_13_24</a>               : 12;
<a name="l00907"></a>00907     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__derr__int__w1s_1_1cvmx__mdbwx__ab__sltx__derr__int__w1s__s.html#ae3a22d4787626c8d2693567bf86fcc2d">wr_dma_uflow_port0</a>           : 1;  <span class="comment">/**&lt; This bit specifies the write DMA port underflow error. */</span>
<a name="l00908"></a>00908     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__derr__int__w1s_1_1cvmx__mdbwx__ab__sltx__derr__int__w1s__s.html#afa4d8b562c94e3d18b07dd7c52bd96db">reserved_9_11</a>                : 3;
<a name="l00909"></a>00909     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__derr__int__w1s_1_1cvmx__mdbwx__ab__sltx__derr__int__w1s__s.html#a42315e6ee33b9b1bce8df4f92cc56a11">wr_dma_oflow_port0</a>           : 1;  <span class="comment">/**&lt; This bit specifies the write DMA port overflow error. */</span>
<a name="l00910"></a>00910     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__derr__int__w1s_1_1cvmx__mdbwx__ab__sltx__derr__int__w1s__s.html#a0cbbc4fea9813b6cc1bcef39a0cb589f">reserved_5_7</a>                 : 3;
<a name="l00911"></a>00911     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__derr__int__w1s_1_1cvmx__mdbwx__ab__sltx__derr__int__w1s__s.html#a5d1b306343dee703458e79dfaa5db115">rd_dma_uflow_port0</a>           : 1;  <span class="comment">/**&lt; This bit specifies the read DMA port 0 underflow error. */</span>
<a name="l00912"></a>00912     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__derr__int__w1s_1_1cvmx__mdbwx__ab__sltx__derr__int__w1s__s.html#a062f598380efd59e5d31d8e4d603ec65">reserved_1_3</a>                 : 3;
<a name="l00913"></a>00913     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__derr__int__w1s_1_1cvmx__mdbwx__ab__sltx__derr__int__w1s__s.html#ad0e782acbc5c0919965e85b02b507533">rd_dma_oflow_port0</a>           : 1;  <span class="comment">/**&lt; This bit specifies the read DMA port overflow error. */</span>
<a name="l00914"></a>00914 <span class="preprocessor">#else</span>
<a name="l00915"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__derr__int__w1s_1_1cvmx__mdbwx__ab__sltx__derr__int__w1s__s.html#ad0e782acbc5c0919965e85b02b507533">00915</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__derr__int__w1s_1_1cvmx__mdbwx__ab__sltx__derr__int__w1s__s.html#ad0e782acbc5c0919965e85b02b507533">rd_dma_oflow_port0</a>           : 1;
<a name="l00916"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__derr__int__w1s_1_1cvmx__mdbwx__ab__sltx__derr__int__w1s__s.html#a062f598380efd59e5d31d8e4d603ec65">00916</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__derr__int__w1s_1_1cvmx__mdbwx__ab__sltx__derr__int__w1s__s.html#a062f598380efd59e5d31d8e4d603ec65">reserved_1_3</a>                 : 3;
<a name="l00917"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__derr__int__w1s_1_1cvmx__mdbwx__ab__sltx__derr__int__w1s__s.html#a5d1b306343dee703458e79dfaa5db115">00917</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__derr__int__w1s_1_1cvmx__mdbwx__ab__sltx__derr__int__w1s__s.html#a5d1b306343dee703458e79dfaa5db115">rd_dma_uflow_port0</a>           : 1;
<a name="l00918"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__derr__int__w1s_1_1cvmx__mdbwx__ab__sltx__derr__int__w1s__s.html#a0cbbc4fea9813b6cc1bcef39a0cb589f">00918</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__derr__int__w1s_1_1cvmx__mdbwx__ab__sltx__derr__int__w1s__s.html#a0cbbc4fea9813b6cc1bcef39a0cb589f">reserved_5_7</a>                 : 3;
<a name="l00919"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__derr__int__w1s_1_1cvmx__mdbwx__ab__sltx__derr__int__w1s__s.html#a42315e6ee33b9b1bce8df4f92cc56a11">00919</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__derr__int__w1s_1_1cvmx__mdbwx__ab__sltx__derr__int__w1s__s.html#a42315e6ee33b9b1bce8df4f92cc56a11">wr_dma_oflow_port0</a>           : 1;
<a name="l00920"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__derr__int__w1s_1_1cvmx__mdbwx__ab__sltx__derr__int__w1s__s.html#afa4d8b562c94e3d18b07dd7c52bd96db">00920</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__derr__int__w1s_1_1cvmx__mdbwx__ab__sltx__derr__int__w1s__s.html#afa4d8b562c94e3d18b07dd7c52bd96db">reserved_9_11</a>                : 3;
<a name="l00921"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__derr__int__w1s_1_1cvmx__mdbwx__ab__sltx__derr__int__w1s__s.html#ae3a22d4787626c8d2693567bf86fcc2d">00921</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__derr__int__w1s_1_1cvmx__mdbwx__ab__sltx__derr__int__w1s__s.html#ae3a22d4787626c8d2693567bf86fcc2d">wr_dma_uflow_port0</a>           : 1;
<a name="l00922"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__derr__int__w1s_1_1cvmx__mdbwx__ab__sltx__derr__int__w1s__s.html#a510efb3fbeac8f3df7719a6cc2cce9f8">00922</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__derr__int__w1s_1_1cvmx__mdbwx__ab__sltx__derr__int__w1s__s.html#a510efb3fbeac8f3df7719a6cc2cce9f8">reserved_13_24</a>               : 12;
<a name="l00923"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__derr__int__w1s_1_1cvmx__mdbwx__ab__sltx__derr__int__w1s__s.html#a6587fd6b8eee27171367cfa62f3f2ef7">00923</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__derr__int__w1s_1_1cvmx__mdbwx__ab__sltx__derr__int__w1s__s.html#a6587fd6b8eee27171367cfa62f3f2ef7">cfg_dma_oflow</a>                : 1;
<a name="l00924"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__derr__int__w1s_1_1cvmx__mdbwx__ab__sltx__derr__int__w1s__s.html#a6f23cd0c612313369f743e491cd62267">00924</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__derr__int__w1s_1_1cvmx__mdbwx__ab__sltx__derr__int__w1s__s.html#a6f23cd0c612313369f743e491cd62267">cfg_dma_uflow</a>                : 1;
<a name="l00925"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__derr__int__w1s_1_1cvmx__mdbwx__ab__sltx__derr__int__w1s__s.html#ac3ee72186913b6b4e6e28d542a8022ae">00925</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__derr__int__w1s_1_1cvmx__mdbwx__ab__sltx__derr__int__w1s__s.html#ac3ee72186913b6b4e6e28d542a8022ae">reserved_27_63</a>               : 37;
<a name="l00926"></a>00926 <span class="preprocessor">#endif</span>
<a name="l00927"></a>00927 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdbwx__ab__sltx__derr__int__w1s.html#aa45601c69f80c640df265a291c1b8cdd">s</a>;
<a name="l00928"></a><a class="code" href="unioncvmx__mdbwx__ab__sltx__derr__int__w1s.html#aa054bae8a54174f0198a7a9354f06e8c">00928</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__ab__sltx__derr__int__w1s_1_1cvmx__mdbwx__ab__sltx__derr__int__w1s__s.html">cvmx_mdbwx_ab_sltx_derr_int_w1s_s</a> <a class="code" href="unioncvmx__mdbwx__ab__sltx__derr__int__w1s.html#aa054bae8a54174f0198a7a9354f06e8c">cnf75xx</a>;
<a name="l00929"></a>00929 };
<a name="l00930"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#a37a71a87209330a4b8b8b3423a85ecd2">00930</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__ab__sltx__derr__int__w1s.html" title="cvmx_mdbw::_ab_slt::_derr_int_w1s">cvmx_mdbwx_ab_sltx_derr_int_w1s</a> <a class="code" href="unioncvmx__mdbwx__ab__sltx__derr__int__w1s.html" title="cvmx_mdbw::_ab_slt::_derr_int_w1s">cvmx_mdbwx_ab_sltx_derr_int_w1s_t</a>;
<a name="l00931"></a>00931 <span class="comment"></span>
<a name="l00932"></a>00932 <span class="comment">/**</span>
<a name="l00933"></a>00933 <span class="comment"> * cvmx_mdbw#_ab_slt#_fat_err_ena_w1c</span>
<a name="l00934"></a>00934 <span class="comment"> */</span>
<a name="l00935"></a><a class="code" href="unioncvmx__mdbwx__ab__sltx__fat__err__ena__w1c.html">00935</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__ab__sltx__fat__err__ena__w1c.html" title="cvmx_mdbw::_ab_slt::_fat_err_ena_w1c">cvmx_mdbwx_ab_sltx_fat_err_ena_w1c</a> {
<a name="l00936"></a><a class="code" href="unioncvmx__mdbwx__ab__sltx__fat__err__ena__w1c.html#ae54bb4ae229d70a42d441f20c7b1a82a">00936</a>     uint64_t <a class="code" href="unioncvmx__mdbwx__ab__sltx__fat__err__ena__w1c.html#ae54bb4ae229d70a42d441f20c7b1a82a">u64</a>;
<a name="l00937"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__ena__w1c_1_1cvmx__mdbwx__ab__sltx__fat__err__ena__w1c__s.html">00937</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__ena__w1c_1_1cvmx__mdbwx__ab__sltx__fat__err__ena__w1c__s.html">cvmx_mdbwx_ab_sltx_fat_err_ena_w1c_s</a> {
<a name="l00938"></a>00938 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00939"></a>00939 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__ena__w1c_1_1cvmx__mdbwx__ab__sltx__fat__err__ena__w1c__s.html#aca773f07b3a6d899fc983911ce7be8c1">reserved_19_63</a>               : 45;
<a name="l00940"></a>00940     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__ena__w1c_1_1cvmx__mdbwx__ab__sltx__fat__err__ena__w1c__s.html#a4d49bde805e984f209c60df8a2e6401a">ab</a>                           : 1;  <span class="comment">/**&lt; This bit specifies that the AB (DAC) had a fatal error. */</span>
<a name="l00941"></a>00941     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__ena__w1c_1_1cvmx__mdbwx__ab__sltx__fat__err__ena__w1c__s.html#a43c0cacce4a220ef9d0d07e92a28b189">jd_fetch</a>                     : 1;  <span class="comment">/**&lt; This bit specifies the job descriptor fetch, had a GHB response with a fatal error. */</span>
<a name="l00942"></a>00942     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__ena__w1c_1_1cvmx__mdbwx__ab__sltx__fat__err__ena__w1c__s.html#ae35d57a49061a9ce1bffc81dd2d1c71b">job_sd_fetch</a>                 : 1;  <span class="comment">/**&lt; This bit specifies the job subdescriptor fetch, had a GHB response with a fatal error. */</span>
<a name="l00943"></a>00943     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__ena__w1c_1_1cvmx__mdbwx__ab__sltx__fat__err__ena__w1c__s.html#a62cb96197a12be45ca827acd13e9fcad">reserved_9_15</a>                : 7;
<a name="l00944"></a>00944     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__ena__w1c_1_1cvmx__mdbwx__ab__sltx__fat__err__ena__w1c__s.html#a183306c9bac33fc5d42d2cb1a9b14863">wr_dma_port0</a>                 : 1;  <span class="comment">/**&lt; This bit specifies the write DMA port 0 has a fatal error. */</span>
<a name="l00945"></a>00945     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__ena__w1c_1_1cvmx__mdbwx__ab__sltx__fat__err__ena__w1c__s.html#a0f11384e74330964ba6d2154920be0bd">reserved_1_7</a>                 : 7;
<a name="l00946"></a>00946     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__ena__w1c_1_1cvmx__mdbwx__ab__sltx__fat__err__ena__w1c__s.html#af3d6a3c544501d59d37b7474a76df5cb">rd_dma_port0</a>                 : 1;  <span class="comment">/**&lt; This bit specifies the read DMA port 0 has a fatal error. */</span>
<a name="l00947"></a>00947 <span class="preprocessor">#else</span>
<a name="l00948"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__ena__w1c_1_1cvmx__mdbwx__ab__sltx__fat__err__ena__w1c__s.html#af3d6a3c544501d59d37b7474a76df5cb">00948</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__ena__w1c_1_1cvmx__mdbwx__ab__sltx__fat__err__ena__w1c__s.html#af3d6a3c544501d59d37b7474a76df5cb">rd_dma_port0</a>                 : 1;
<a name="l00949"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__ena__w1c_1_1cvmx__mdbwx__ab__sltx__fat__err__ena__w1c__s.html#a0f11384e74330964ba6d2154920be0bd">00949</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__ena__w1c_1_1cvmx__mdbwx__ab__sltx__fat__err__ena__w1c__s.html#a0f11384e74330964ba6d2154920be0bd">reserved_1_7</a>                 : 7;
<a name="l00950"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__ena__w1c_1_1cvmx__mdbwx__ab__sltx__fat__err__ena__w1c__s.html#a183306c9bac33fc5d42d2cb1a9b14863">00950</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__ena__w1c_1_1cvmx__mdbwx__ab__sltx__fat__err__ena__w1c__s.html#a183306c9bac33fc5d42d2cb1a9b14863">wr_dma_port0</a>                 : 1;
<a name="l00951"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__ena__w1c_1_1cvmx__mdbwx__ab__sltx__fat__err__ena__w1c__s.html#a62cb96197a12be45ca827acd13e9fcad">00951</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__ena__w1c_1_1cvmx__mdbwx__ab__sltx__fat__err__ena__w1c__s.html#a62cb96197a12be45ca827acd13e9fcad">reserved_9_15</a>                : 7;
<a name="l00952"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__ena__w1c_1_1cvmx__mdbwx__ab__sltx__fat__err__ena__w1c__s.html#ae35d57a49061a9ce1bffc81dd2d1c71b">00952</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__ena__w1c_1_1cvmx__mdbwx__ab__sltx__fat__err__ena__w1c__s.html#ae35d57a49061a9ce1bffc81dd2d1c71b">job_sd_fetch</a>                 : 1;
<a name="l00953"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__ena__w1c_1_1cvmx__mdbwx__ab__sltx__fat__err__ena__w1c__s.html#a43c0cacce4a220ef9d0d07e92a28b189">00953</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__ena__w1c_1_1cvmx__mdbwx__ab__sltx__fat__err__ena__w1c__s.html#a43c0cacce4a220ef9d0d07e92a28b189">jd_fetch</a>                     : 1;
<a name="l00954"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__ena__w1c_1_1cvmx__mdbwx__ab__sltx__fat__err__ena__w1c__s.html#a4d49bde805e984f209c60df8a2e6401a">00954</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__ena__w1c_1_1cvmx__mdbwx__ab__sltx__fat__err__ena__w1c__s.html#a4d49bde805e984f209c60df8a2e6401a">ab</a>                           : 1;
<a name="l00955"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__ena__w1c_1_1cvmx__mdbwx__ab__sltx__fat__err__ena__w1c__s.html#aca773f07b3a6d899fc983911ce7be8c1">00955</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__ena__w1c_1_1cvmx__mdbwx__ab__sltx__fat__err__ena__w1c__s.html#aca773f07b3a6d899fc983911ce7be8c1">reserved_19_63</a>               : 45;
<a name="l00956"></a>00956 <span class="preprocessor">#endif</span>
<a name="l00957"></a>00957 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdbwx__ab__sltx__fat__err__ena__w1c.html#aac7bdcf6160d29ce33e3256c35c9a12f">s</a>;
<a name="l00958"></a><a class="code" href="unioncvmx__mdbwx__ab__sltx__fat__err__ena__w1c.html#aea3a8bfc73e4d594025a064cba5e2254">00958</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__ena__w1c_1_1cvmx__mdbwx__ab__sltx__fat__err__ena__w1c__s.html">cvmx_mdbwx_ab_sltx_fat_err_ena_w1c_s</a> <a class="code" href="unioncvmx__mdbwx__ab__sltx__fat__err__ena__w1c.html#aea3a8bfc73e4d594025a064cba5e2254">cnf75xx</a>;
<a name="l00959"></a>00959 };
<a name="l00960"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#a7c11ccd74223ebedb85292e48beb9c85">00960</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__ab__sltx__fat__err__ena__w1c.html" title="cvmx_mdbw::_ab_slt::_fat_err_ena_w1c">cvmx_mdbwx_ab_sltx_fat_err_ena_w1c</a> <a class="code" href="unioncvmx__mdbwx__ab__sltx__fat__err__ena__w1c.html" title="cvmx_mdbw::_ab_slt::_fat_err_ena_w1c">cvmx_mdbwx_ab_sltx_fat_err_ena_w1c_t</a>;
<a name="l00961"></a>00961 <span class="comment"></span>
<a name="l00962"></a>00962 <span class="comment">/**</span>
<a name="l00963"></a>00963 <span class="comment"> * cvmx_mdbw#_ab_slt#_fat_err_ena_w1s</span>
<a name="l00964"></a>00964 <span class="comment"> */</span>
<a name="l00965"></a><a class="code" href="unioncvmx__mdbwx__ab__sltx__fat__err__ena__w1s.html">00965</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__ab__sltx__fat__err__ena__w1s.html" title="cvmx_mdbw::_ab_slt::_fat_err_ena_w1s">cvmx_mdbwx_ab_sltx_fat_err_ena_w1s</a> {
<a name="l00966"></a><a class="code" href="unioncvmx__mdbwx__ab__sltx__fat__err__ena__w1s.html#ab36ccc8a7c1fc327c554f6d7dc4f331e">00966</a>     uint64_t <a class="code" href="unioncvmx__mdbwx__ab__sltx__fat__err__ena__w1s.html#ab36ccc8a7c1fc327c554f6d7dc4f331e">u64</a>;
<a name="l00967"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__ena__w1s_1_1cvmx__mdbwx__ab__sltx__fat__err__ena__w1s__s.html">00967</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__ena__w1s_1_1cvmx__mdbwx__ab__sltx__fat__err__ena__w1s__s.html">cvmx_mdbwx_ab_sltx_fat_err_ena_w1s_s</a> {
<a name="l00968"></a>00968 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00969"></a>00969 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__ena__w1s_1_1cvmx__mdbwx__ab__sltx__fat__err__ena__w1s__s.html#a017d45f4e3dff1907fa7cda4a8a3b41a">reserved_19_63</a>               : 45;
<a name="l00970"></a>00970     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__ena__w1s_1_1cvmx__mdbwx__ab__sltx__fat__err__ena__w1s__s.html#aed82c1dd235c1939d1c99a94a45f6777">ab</a>                           : 1;  <span class="comment">/**&lt; This bit specifies that the AB (DAC) had a fatal error. */</span>
<a name="l00971"></a>00971     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__ena__w1s_1_1cvmx__mdbwx__ab__sltx__fat__err__ena__w1s__s.html#ad27bceb24cc1a090e72409d0305f5240">jd_fetch</a>                     : 1;  <span class="comment">/**&lt; This bit specifies the job descriptor fetch, had a GHB response with a fatal error. */</span>
<a name="l00972"></a>00972     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__ena__w1s_1_1cvmx__mdbwx__ab__sltx__fat__err__ena__w1s__s.html#ad25d18f5c92df0e12df002a2e73f0d81">job_sd_fetch</a>                 : 1;  <span class="comment">/**&lt; This bit specifies the job subdescriptor fetch, had a GHB response with a fatal error. */</span>
<a name="l00973"></a>00973     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__ena__w1s_1_1cvmx__mdbwx__ab__sltx__fat__err__ena__w1s__s.html#ae94e427285774475eab512c773867a2b">reserved_9_15</a>                : 7;
<a name="l00974"></a>00974     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__ena__w1s_1_1cvmx__mdbwx__ab__sltx__fat__err__ena__w1s__s.html#a0341be9360f8dd376e18dac491202a4b">wr_dma_port0</a>                 : 1;  <span class="comment">/**&lt; This bit specifies the write DMA port 0 has a fatal error. */</span>
<a name="l00975"></a>00975     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__ena__w1s_1_1cvmx__mdbwx__ab__sltx__fat__err__ena__w1s__s.html#a8a9fd58dc0b1297e09d7fc8cd608e23a">reserved_1_7</a>                 : 7;
<a name="l00976"></a>00976     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__ena__w1s_1_1cvmx__mdbwx__ab__sltx__fat__err__ena__w1s__s.html#a990bbb24840d2a0ecffe53d01a682879">rd_dma_port0</a>                 : 1;  <span class="comment">/**&lt; This bit specifies the read DMA port 0 has a fatal error. */</span>
<a name="l00977"></a>00977 <span class="preprocessor">#else</span>
<a name="l00978"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__ena__w1s_1_1cvmx__mdbwx__ab__sltx__fat__err__ena__w1s__s.html#a990bbb24840d2a0ecffe53d01a682879">00978</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__ena__w1s_1_1cvmx__mdbwx__ab__sltx__fat__err__ena__w1s__s.html#a990bbb24840d2a0ecffe53d01a682879">rd_dma_port0</a>                 : 1;
<a name="l00979"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__ena__w1s_1_1cvmx__mdbwx__ab__sltx__fat__err__ena__w1s__s.html#a8a9fd58dc0b1297e09d7fc8cd608e23a">00979</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__ena__w1s_1_1cvmx__mdbwx__ab__sltx__fat__err__ena__w1s__s.html#a8a9fd58dc0b1297e09d7fc8cd608e23a">reserved_1_7</a>                 : 7;
<a name="l00980"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__ena__w1s_1_1cvmx__mdbwx__ab__sltx__fat__err__ena__w1s__s.html#a0341be9360f8dd376e18dac491202a4b">00980</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__ena__w1s_1_1cvmx__mdbwx__ab__sltx__fat__err__ena__w1s__s.html#a0341be9360f8dd376e18dac491202a4b">wr_dma_port0</a>                 : 1;
<a name="l00981"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__ena__w1s_1_1cvmx__mdbwx__ab__sltx__fat__err__ena__w1s__s.html#ae94e427285774475eab512c773867a2b">00981</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__ena__w1s_1_1cvmx__mdbwx__ab__sltx__fat__err__ena__w1s__s.html#ae94e427285774475eab512c773867a2b">reserved_9_15</a>                : 7;
<a name="l00982"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__ena__w1s_1_1cvmx__mdbwx__ab__sltx__fat__err__ena__w1s__s.html#ad25d18f5c92df0e12df002a2e73f0d81">00982</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__ena__w1s_1_1cvmx__mdbwx__ab__sltx__fat__err__ena__w1s__s.html#ad25d18f5c92df0e12df002a2e73f0d81">job_sd_fetch</a>                 : 1;
<a name="l00983"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__ena__w1s_1_1cvmx__mdbwx__ab__sltx__fat__err__ena__w1s__s.html#ad27bceb24cc1a090e72409d0305f5240">00983</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__ena__w1s_1_1cvmx__mdbwx__ab__sltx__fat__err__ena__w1s__s.html#ad27bceb24cc1a090e72409d0305f5240">jd_fetch</a>                     : 1;
<a name="l00984"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__ena__w1s_1_1cvmx__mdbwx__ab__sltx__fat__err__ena__w1s__s.html#aed82c1dd235c1939d1c99a94a45f6777">00984</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__ena__w1s_1_1cvmx__mdbwx__ab__sltx__fat__err__ena__w1s__s.html#aed82c1dd235c1939d1c99a94a45f6777">ab</a>                           : 1;
<a name="l00985"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__ena__w1s_1_1cvmx__mdbwx__ab__sltx__fat__err__ena__w1s__s.html#a017d45f4e3dff1907fa7cda4a8a3b41a">00985</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__ena__w1s_1_1cvmx__mdbwx__ab__sltx__fat__err__ena__w1s__s.html#a017d45f4e3dff1907fa7cda4a8a3b41a">reserved_19_63</a>               : 45;
<a name="l00986"></a>00986 <span class="preprocessor">#endif</span>
<a name="l00987"></a>00987 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdbwx__ab__sltx__fat__err__ena__w1s.html#abd5fcb96510402b49d4928e36f9b1cef">s</a>;
<a name="l00988"></a><a class="code" href="unioncvmx__mdbwx__ab__sltx__fat__err__ena__w1s.html#a5b11175ba68324c3546a0a2f0cbaa22b">00988</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__ena__w1s_1_1cvmx__mdbwx__ab__sltx__fat__err__ena__w1s__s.html">cvmx_mdbwx_ab_sltx_fat_err_ena_w1s_s</a> <a class="code" href="unioncvmx__mdbwx__ab__sltx__fat__err__ena__w1s.html#a5b11175ba68324c3546a0a2f0cbaa22b">cnf75xx</a>;
<a name="l00989"></a>00989 };
<a name="l00990"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#ab2cf424a9f2e609413408cb09f0a097e">00990</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__ab__sltx__fat__err__ena__w1s.html" title="cvmx_mdbw::_ab_slt::_fat_err_ena_w1s">cvmx_mdbwx_ab_sltx_fat_err_ena_w1s</a> <a class="code" href="unioncvmx__mdbwx__ab__sltx__fat__err__ena__w1s.html" title="cvmx_mdbw::_ab_slt::_fat_err_ena_w1s">cvmx_mdbwx_ab_sltx_fat_err_ena_w1s_t</a>;
<a name="l00991"></a>00991 <span class="comment"></span>
<a name="l00992"></a>00992 <span class="comment">/**</span>
<a name="l00993"></a>00993 <span class="comment"> * cvmx_mdbw#_ab_slt#_fat_err_int</span>
<a name="l00994"></a>00994 <span class="comment"> *</span>
<a name="l00995"></a>00995 <span class="comment"> * This register set, specfies the fatal error interrupt vector per MDBW per job slot. These</span>
<a name="l00996"></a>00996 <span class="comment"> * generate fatal error interrupts to the PSM, which drives this signal to the CIU.</span>
<a name="l00997"></a>00997 <span class="comment"> */</span>
<a name="l00998"></a><a class="code" href="unioncvmx__mdbwx__ab__sltx__fat__err__int.html">00998</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__ab__sltx__fat__err__int.html" title="cvmx_mdbw::_ab_slt::_fat_err_int">cvmx_mdbwx_ab_sltx_fat_err_int</a> {
<a name="l00999"></a><a class="code" href="unioncvmx__mdbwx__ab__sltx__fat__err__int.html#a9a3cb76243f99aaa06899a072d886266">00999</a>     uint64_t <a class="code" href="unioncvmx__mdbwx__ab__sltx__fat__err__int.html#a9a3cb76243f99aaa06899a072d886266">u64</a>;
<a name="l01000"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__int_1_1cvmx__mdbwx__ab__sltx__fat__err__int__s.html">01000</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__int_1_1cvmx__mdbwx__ab__sltx__fat__err__int__s.html">cvmx_mdbwx_ab_sltx_fat_err_int_s</a> {
<a name="l01001"></a>01001 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01002"></a>01002 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__int_1_1cvmx__mdbwx__ab__sltx__fat__err__int__s.html#a1c7d964c610544ac8a7313f390fec36d">reserved_19_63</a>               : 45;
<a name="l01003"></a>01003     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__int_1_1cvmx__mdbwx__ab__sltx__fat__err__int__s.html#a7b20caa977761b75c3e0b9a00f0b3d95">ab</a>                           : 1;  <span class="comment">/**&lt; This bit specifies that the AB (DAC) had a fatal error. */</span>
<a name="l01004"></a>01004     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__int_1_1cvmx__mdbwx__ab__sltx__fat__err__int__s.html#a8a0f7df999101509e076b2f3c0a600a3">jd_fetch</a>                     : 1;  <span class="comment">/**&lt; This bit specifies the job descriptor fetch, had a GHB response with a fatal error. */</span>
<a name="l01005"></a>01005     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__int_1_1cvmx__mdbwx__ab__sltx__fat__err__int__s.html#a7fd7d62570b2eedc2c531a9efe7890a3">job_sd_fetch</a>                 : 1;  <span class="comment">/**&lt; This bit specifies the job subdescriptor fetch, had a GHB response with a fatal error. */</span>
<a name="l01006"></a>01006     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__int_1_1cvmx__mdbwx__ab__sltx__fat__err__int__s.html#af71966366724df278643198a40be5c89">reserved_9_15</a>                : 7;
<a name="l01007"></a>01007     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__int_1_1cvmx__mdbwx__ab__sltx__fat__err__int__s.html#aa128834b13996e12ed94369d1a5c0c2d">wr_dma_port0</a>                 : 1;  <span class="comment">/**&lt; This bit specifies the write DMA port 0 has a fatal error. */</span>
<a name="l01008"></a>01008     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__int_1_1cvmx__mdbwx__ab__sltx__fat__err__int__s.html#a410188c5669a89d683e179adef63e398">reserved_1_7</a>                 : 7;
<a name="l01009"></a>01009     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__int_1_1cvmx__mdbwx__ab__sltx__fat__err__int__s.html#a1588bb1d3d9167c3d020b0514e63af15">rd_dma_port0</a>                 : 1;  <span class="comment">/**&lt; This bit specifies the read DMA port 0 has a fatal error. */</span>
<a name="l01010"></a>01010 <span class="preprocessor">#else</span>
<a name="l01011"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__int_1_1cvmx__mdbwx__ab__sltx__fat__err__int__s.html#a1588bb1d3d9167c3d020b0514e63af15">01011</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__int_1_1cvmx__mdbwx__ab__sltx__fat__err__int__s.html#a1588bb1d3d9167c3d020b0514e63af15">rd_dma_port0</a>                 : 1;
<a name="l01012"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__int_1_1cvmx__mdbwx__ab__sltx__fat__err__int__s.html#a410188c5669a89d683e179adef63e398">01012</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__int_1_1cvmx__mdbwx__ab__sltx__fat__err__int__s.html#a410188c5669a89d683e179adef63e398">reserved_1_7</a>                 : 7;
<a name="l01013"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__int_1_1cvmx__mdbwx__ab__sltx__fat__err__int__s.html#aa128834b13996e12ed94369d1a5c0c2d">01013</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__int_1_1cvmx__mdbwx__ab__sltx__fat__err__int__s.html#aa128834b13996e12ed94369d1a5c0c2d">wr_dma_port0</a>                 : 1;
<a name="l01014"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__int_1_1cvmx__mdbwx__ab__sltx__fat__err__int__s.html#af71966366724df278643198a40be5c89">01014</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__int_1_1cvmx__mdbwx__ab__sltx__fat__err__int__s.html#af71966366724df278643198a40be5c89">reserved_9_15</a>                : 7;
<a name="l01015"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__int_1_1cvmx__mdbwx__ab__sltx__fat__err__int__s.html#a7fd7d62570b2eedc2c531a9efe7890a3">01015</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__int_1_1cvmx__mdbwx__ab__sltx__fat__err__int__s.html#a7fd7d62570b2eedc2c531a9efe7890a3">job_sd_fetch</a>                 : 1;
<a name="l01016"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__int_1_1cvmx__mdbwx__ab__sltx__fat__err__int__s.html#a8a0f7df999101509e076b2f3c0a600a3">01016</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__int_1_1cvmx__mdbwx__ab__sltx__fat__err__int__s.html#a8a0f7df999101509e076b2f3c0a600a3">jd_fetch</a>                     : 1;
<a name="l01017"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__int_1_1cvmx__mdbwx__ab__sltx__fat__err__int__s.html#a7b20caa977761b75c3e0b9a00f0b3d95">01017</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__int_1_1cvmx__mdbwx__ab__sltx__fat__err__int__s.html#a7b20caa977761b75c3e0b9a00f0b3d95">ab</a>                           : 1;
<a name="l01018"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__int_1_1cvmx__mdbwx__ab__sltx__fat__err__int__s.html#a1c7d964c610544ac8a7313f390fec36d">01018</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__int_1_1cvmx__mdbwx__ab__sltx__fat__err__int__s.html#a1c7d964c610544ac8a7313f390fec36d">reserved_19_63</a>               : 45;
<a name="l01019"></a>01019 <span class="preprocessor">#endif</span>
<a name="l01020"></a>01020 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdbwx__ab__sltx__fat__err__int.html#a23fb58da83d506c3c02a4e8aa10bb688">s</a>;
<a name="l01021"></a><a class="code" href="unioncvmx__mdbwx__ab__sltx__fat__err__int.html#a297ef362a62629874a7672f46907a981">01021</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__int_1_1cvmx__mdbwx__ab__sltx__fat__err__int__s.html">cvmx_mdbwx_ab_sltx_fat_err_int_s</a> <a class="code" href="unioncvmx__mdbwx__ab__sltx__fat__err__int.html#a297ef362a62629874a7672f46907a981">cnf75xx</a>;
<a name="l01022"></a>01022 };
<a name="l01023"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#a36de094f19abb87b6a5605bf52028b95">01023</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__ab__sltx__fat__err__int.html" title="cvmx_mdbw::_ab_slt::_fat_err_int">cvmx_mdbwx_ab_sltx_fat_err_int</a> <a class="code" href="unioncvmx__mdbwx__ab__sltx__fat__err__int.html" title="cvmx_mdbw::_ab_slt::_fat_err_int">cvmx_mdbwx_ab_sltx_fat_err_int_t</a>;
<a name="l01024"></a>01024 <span class="comment"></span>
<a name="l01025"></a>01025 <span class="comment">/**</span>
<a name="l01026"></a>01026 <span class="comment"> * cvmx_mdbw#_ab_slt#_fat_err_int_w1s</span>
<a name="l01027"></a>01027 <span class="comment"> */</span>
<a name="l01028"></a><a class="code" href="unioncvmx__mdbwx__ab__sltx__fat__err__int__w1s.html">01028</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__ab__sltx__fat__err__int__w1s.html" title="cvmx_mdbw::_ab_slt::_fat_err_int_w1s">cvmx_mdbwx_ab_sltx_fat_err_int_w1s</a> {
<a name="l01029"></a><a class="code" href="unioncvmx__mdbwx__ab__sltx__fat__err__int__w1s.html#a23d8ba152ad4fdbd115ee59444441880">01029</a>     uint64_t <a class="code" href="unioncvmx__mdbwx__ab__sltx__fat__err__int__w1s.html#a23d8ba152ad4fdbd115ee59444441880">u64</a>;
<a name="l01030"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__int__w1s_1_1cvmx__mdbwx__ab__sltx__fat__err__int__w1s__s.html">01030</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__int__w1s_1_1cvmx__mdbwx__ab__sltx__fat__err__int__w1s__s.html">cvmx_mdbwx_ab_sltx_fat_err_int_w1s_s</a> {
<a name="l01031"></a>01031 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01032"></a>01032 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__int__w1s_1_1cvmx__mdbwx__ab__sltx__fat__err__int__w1s__s.html#a84ff0599cf534add9295aaa438190ad4">reserved_19_63</a>               : 45;
<a name="l01033"></a>01033     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__int__w1s_1_1cvmx__mdbwx__ab__sltx__fat__err__int__w1s__s.html#ab531ad4b7b10acc6c3f26ea15740d591">ab</a>                           : 1;  <span class="comment">/**&lt; This bit specifies that the AB (DAC) had a fatal error. */</span>
<a name="l01034"></a>01034     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__int__w1s_1_1cvmx__mdbwx__ab__sltx__fat__err__int__w1s__s.html#a5430a8af318e3f5b0f40f2cafb3e7e57">jd_fetch</a>                     : 1;  <span class="comment">/**&lt; This bit specifies the job descriptor fetch, had a GHB response with a fatal error. */</span>
<a name="l01035"></a>01035     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__int__w1s_1_1cvmx__mdbwx__ab__sltx__fat__err__int__w1s__s.html#a5a6aac28b6bfb688b4d34969e84327ce">job_sd_fetch</a>                 : 1;  <span class="comment">/**&lt; This bit specifies the job subdescriptor fetch, had a GHB response with a fatal error. */</span>
<a name="l01036"></a>01036     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__int__w1s_1_1cvmx__mdbwx__ab__sltx__fat__err__int__w1s__s.html#aee0f5a92e4e38f6df1197d933f03f7af">reserved_9_15</a>                : 7;
<a name="l01037"></a>01037     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__int__w1s_1_1cvmx__mdbwx__ab__sltx__fat__err__int__w1s__s.html#a37c4abf8e55831a925a450774fa29250">wr_dma_port0</a>                 : 1;  <span class="comment">/**&lt; This bit specifies the write DMA port 0 has a fatal error. */</span>
<a name="l01038"></a>01038     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__int__w1s_1_1cvmx__mdbwx__ab__sltx__fat__err__int__w1s__s.html#a0fb4918e84fd6b33255fdf21d3c90f1c">reserved_1_7</a>                 : 7;
<a name="l01039"></a>01039     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__int__w1s_1_1cvmx__mdbwx__ab__sltx__fat__err__int__w1s__s.html#a077a11efee50ac51859aef1d0639c79d">rd_dma_port0</a>                 : 1;  <span class="comment">/**&lt; This bit specifies the read DMA port 0 has a fatal error. */</span>
<a name="l01040"></a>01040 <span class="preprocessor">#else</span>
<a name="l01041"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__int__w1s_1_1cvmx__mdbwx__ab__sltx__fat__err__int__w1s__s.html#a077a11efee50ac51859aef1d0639c79d">01041</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__int__w1s_1_1cvmx__mdbwx__ab__sltx__fat__err__int__w1s__s.html#a077a11efee50ac51859aef1d0639c79d">rd_dma_port0</a>                 : 1;
<a name="l01042"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__int__w1s_1_1cvmx__mdbwx__ab__sltx__fat__err__int__w1s__s.html#a0fb4918e84fd6b33255fdf21d3c90f1c">01042</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__int__w1s_1_1cvmx__mdbwx__ab__sltx__fat__err__int__w1s__s.html#a0fb4918e84fd6b33255fdf21d3c90f1c">reserved_1_7</a>                 : 7;
<a name="l01043"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__int__w1s_1_1cvmx__mdbwx__ab__sltx__fat__err__int__w1s__s.html#a37c4abf8e55831a925a450774fa29250">01043</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__int__w1s_1_1cvmx__mdbwx__ab__sltx__fat__err__int__w1s__s.html#a37c4abf8e55831a925a450774fa29250">wr_dma_port0</a>                 : 1;
<a name="l01044"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__int__w1s_1_1cvmx__mdbwx__ab__sltx__fat__err__int__w1s__s.html#aee0f5a92e4e38f6df1197d933f03f7af">01044</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__int__w1s_1_1cvmx__mdbwx__ab__sltx__fat__err__int__w1s__s.html#aee0f5a92e4e38f6df1197d933f03f7af">reserved_9_15</a>                : 7;
<a name="l01045"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__int__w1s_1_1cvmx__mdbwx__ab__sltx__fat__err__int__w1s__s.html#a5a6aac28b6bfb688b4d34969e84327ce">01045</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__int__w1s_1_1cvmx__mdbwx__ab__sltx__fat__err__int__w1s__s.html#a5a6aac28b6bfb688b4d34969e84327ce">job_sd_fetch</a>                 : 1;
<a name="l01046"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__int__w1s_1_1cvmx__mdbwx__ab__sltx__fat__err__int__w1s__s.html#a5430a8af318e3f5b0f40f2cafb3e7e57">01046</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__int__w1s_1_1cvmx__mdbwx__ab__sltx__fat__err__int__w1s__s.html#a5430a8af318e3f5b0f40f2cafb3e7e57">jd_fetch</a>                     : 1;
<a name="l01047"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__int__w1s_1_1cvmx__mdbwx__ab__sltx__fat__err__int__w1s__s.html#ab531ad4b7b10acc6c3f26ea15740d591">01047</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__int__w1s_1_1cvmx__mdbwx__ab__sltx__fat__err__int__w1s__s.html#ab531ad4b7b10acc6c3f26ea15740d591">ab</a>                           : 1;
<a name="l01048"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__int__w1s_1_1cvmx__mdbwx__ab__sltx__fat__err__int__w1s__s.html#a84ff0599cf534add9295aaa438190ad4">01048</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__int__w1s_1_1cvmx__mdbwx__ab__sltx__fat__err__int__w1s__s.html#a84ff0599cf534add9295aaa438190ad4">reserved_19_63</a>               : 45;
<a name="l01049"></a>01049 <span class="preprocessor">#endif</span>
<a name="l01050"></a>01050 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdbwx__ab__sltx__fat__err__int__w1s.html#a49d65022c19642f1565c7b6e6ee1d319">s</a>;
<a name="l01051"></a><a class="code" href="unioncvmx__mdbwx__ab__sltx__fat__err__int__w1s.html#a2e3c2e6864225a3ec7811c6472e1f227">01051</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__ab__sltx__fat__err__int__w1s_1_1cvmx__mdbwx__ab__sltx__fat__err__int__w1s__s.html">cvmx_mdbwx_ab_sltx_fat_err_int_w1s_s</a> <a class="code" href="unioncvmx__mdbwx__ab__sltx__fat__err__int__w1s.html#a2e3c2e6864225a3ec7811c6472e1f227">cnf75xx</a>;
<a name="l01052"></a>01052 };
<a name="l01053"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#a6f5544511e877ea890011572fea54ce3">01053</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__ab__sltx__fat__err__int__w1s.html" title="cvmx_mdbw::_ab_slt::_fat_err_int_w1s">cvmx_mdbwx_ab_sltx_fat_err_int_w1s</a> <a class="code" href="unioncvmx__mdbwx__ab__sltx__fat__err__int__w1s.html" title="cvmx_mdbw::_ab_slt::_fat_err_int_w1s">cvmx_mdbwx_ab_sltx_fat_err_int_w1s_t</a>;
<a name="l01054"></a>01054 <span class="comment"></span>
<a name="l01055"></a>01055 <span class="comment">/**</span>
<a name="l01056"></a>01056 <span class="comment"> * cvmx_mdbw#_ab_slt#_nfat_err_ena_w1c</span>
<a name="l01057"></a>01057 <span class="comment"> */</span>
<a name="l01058"></a><a class="code" href="unioncvmx__mdbwx__ab__sltx__nfat__err__ena__w1c.html">01058</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__ab__sltx__nfat__err__ena__w1c.html" title="cvmx_mdbw::_ab_slt::_nfat_err_ena_w1c">cvmx_mdbwx_ab_sltx_nfat_err_ena_w1c</a> {
<a name="l01059"></a><a class="code" href="unioncvmx__mdbwx__ab__sltx__nfat__err__ena__w1c.html#ac6b8cdd109415675850cb0158d24c9eb">01059</a>     uint64_t <a class="code" href="unioncvmx__mdbwx__ab__sltx__nfat__err__ena__w1c.html#ac6b8cdd109415675850cb0158d24c9eb">u64</a>;
<a name="l01060"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__ena__w1c_1_1cvmx__mdbwx__ab__sltx__nfat__err__ena__w1c__s.html">01060</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__ena__w1c_1_1cvmx__mdbwx__ab__sltx__nfat__err__ena__w1c__s.html">cvmx_mdbwx_ab_sltx_nfat_err_ena_w1c_s</a> {
<a name="l01061"></a>01061 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01062"></a>01062 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__ena__w1c_1_1cvmx__mdbwx__ab__sltx__nfat__err__ena__w1c__s.html#a7940cd7f533ca8f9f61c064128870929">reserved_19_63</a>               : 45;
<a name="l01063"></a>01063     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__ena__w1c_1_1cvmx__mdbwx__ab__sltx__nfat__err__ena__w1c__s.html#aace3be85ce49222fe3ce6a22f199ceaf">ab</a>                           : 1;  <span class="comment">/**&lt; This bit specifies the AB (DAC) had a non-fatal error. */</span>
<a name="l01064"></a>01064     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__ena__w1c_1_1cvmx__mdbwx__ab__sltx__nfat__err__ena__w1c__s.html#a289fb0d2866f0b223b407b4357e2ef31">jd_fetch</a>                     : 1;  <span class="comment">/**&lt; This bit specifies the job descriptor fetch, had a GHB response with a fatal error. */</span>
<a name="l01065"></a>01065     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__ena__w1c_1_1cvmx__mdbwx__ab__sltx__nfat__err__ena__w1c__s.html#af976a394dd20642eeb11fd2dd9b040d2">job_sd_fetch</a>                 : 1;  <span class="comment">/**&lt; This bit specifies the job subdescriptor fetch, had a GHB response with a fatal error. */</span>
<a name="l01066"></a>01066     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__ena__w1c_1_1cvmx__mdbwx__ab__sltx__nfat__err__ena__w1c__s.html#aa80397ff1b8ae5998ac5101602f72424">reserved_9_15</a>                : 7;
<a name="l01067"></a>01067     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__ena__w1c_1_1cvmx__mdbwx__ab__sltx__nfat__err__ena__w1c__s.html#a01426a5a4da908b3c2b68ba4685fa5eb">wr_dma_port0</a>                 : 1;  <span class="comment">/**&lt; This bit specifies that the write DMA port 0 has a non-fatal Error . */</span>
<a name="l01068"></a>01068     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__ena__w1c_1_1cvmx__mdbwx__ab__sltx__nfat__err__ena__w1c__s.html#ac3f413f3137d912bb52e53efea1fd684">reserved_1_7</a>                 : 7;
<a name="l01069"></a>01069     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__ena__w1c_1_1cvmx__mdbwx__ab__sltx__nfat__err__ena__w1c__s.html#af1851756036d907cdf107026fd6963d4">rd_dma_port0</a>                 : 1;  <span class="comment">/**&lt; This bit specifies that the read DMA port 0 has a non-fatal error . */</span>
<a name="l01070"></a>01070 <span class="preprocessor">#else</span>
<a name="l01071"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__ena__w1c_1_1cvmx__mdbwx__ab__sltx__nfat__err__ena__w1c__s.html#af1851756036d907cdf107026fd6963d4">01071</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__ena__w1c_1_1cvmx__mdbwx__ab__sltx__nfat__err__ena__w1c__s.html#af1851756036d907cdf107026fd6963d4">rd_dma_port0</a>                 : 1;
<a name="l01072"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__ena__w1c_1_1cvmx__mdbwx__ab__sltx__nfat__err__ena__w1c__s.html#ac3f413f3137d912bb52e53efea1fd684">01072</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__ena__w1c_1_1cvmx__mdbwx__ab__sltx__nfat__err__ena__w1c__s.html#ac3f413f3137d912bb52e53efea1fd684">reserved_1_7</a>                 : 7;
<a name="l01073"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__ena__w1c_1_1cvmx__mdbwx__ab__sltx__nfat__err__ena__w1c__s.html#a01426a5a4da908b3c2b68ba4685fa5eb">01073</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__ena__w1c_1_1cvmx__mdbwx__ab__sltx__nfat__err__ena__w1c__s.html#a01426a5a4da908b3c2b68ba4685fa5eb">wr_dma_port0</a>                 : 1;
<a name="l01074"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__ena__w1c_1_1cvmx__mdbwx__ab__sltx__nfat__err__ena__w1c__s.html#aa80397ff1b8ae5998ac5101602f72424">01074</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__ena__w1c_1_1cvmx__mdbwx__ab__sltx__nfat__err__ena__w1c__s.html#aa80397ff1b8ae5998ac5101602f72424">reserved_9_15</a>                : 7;
<a name="l01075"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__ena__w1c_1_1cvmx__mdbwx__ab__sltx__nfat__err__ena__w1c__s.html#af976a394dd20642eeb11fd2dd9b040d2">01075</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__ena__w1c_1_1cvmx__mdbwx__ab__sltx__nfat__err__ena__w1c__s.html#af976a394dd20642eeb11fd2dd9b040d2">job_sd_fetch</a>                 : 1;
<a name="l01076"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__ena__w1c_1_1cvmx__mdbwx__ab__sltx__nfat__err__ena__w1c__s.html#a289fb0d2866f0b223b407b4357e2ef31">01076</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__ena__w1c_1_1cvmx__mdbwx__ab__sltx__nfat__err__ena__w1c__s.html#a289fb0d2866f0b223b407b4357e2ef31">jd_fetch</a>                     : 1;
<a name="l01077"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__ena__w1c_1_1cvmx__mdbwx__ab__sltx__nfat__err__ena__w1c__s.html#aace3be85ce49222fe3ce6a22f199ceaf">01077</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__ena__w1c_1_1cvmx__mdbwx__ab__sltx__nfat__err__ena__w1c__s.html#aace3be85ce49222fe3ce6a22f199ceaf">ab</a>                           : 1;
<a name="l01078"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__ena__w1c_1_1cvmx__mdbwx__ab__sltx__nfat__err__ena__w1c__s.html#a7940cd7f533ca8f9f61c064128870929">01078</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__ena__w1c_1_1cvmx__mdbwx__ab__sltx__nfat__err__ena__w1c__s.html#a7940cd7f533ca8f9f61c064128870929">reserved_19_63</a>               : 45;
<a name="l01079"></a>01079 <span class="preprocessor">#endif</span>
<a name="l01080"></a>01080 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdbwx__ab__sltx__nfat__err__ena__w1c.html#ac1cf55fa537142025dcb1155af7a38d5">s</a>;
<a name="l01081"></a><a class="code" href="unioncvmx__mdbwx__ab__sltx__nfat__err__ena__w1c.html#a11f35988eba74a6915a9c458bf9be684">01081</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__ena__w1c_1_1cvmx__mdbwx__ab__sltx__nfat__err__ena__w1c__s.html">cvmx_mdbwx_ab_sltx_nfat_err_ena_w1c_s</a> <a class="code" href="unioncvmx__mdbwx__ab__sltx__nfat__err__ena__w1c.html#a11f35988eba74a6915a9c458bf9be684">cnf75xx</a>;
<a name="l01082"></a>01082 };
<a name="l01083"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#a3722a2dcf18aaddc4c89a9b1e1a816fa">01083</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__ab__sltx__nfat__err__ena__w1c.html" title="cvmx_mdbw::_ab_slt::_nfat_err_ena_w1c">cvmx_mdbwx_ab_sltx_nfat_err_ena_w1c</a> <a class="code" href="unioncvmx__mdbwx__ab__sltx__nfat__err__ena__w1c.html" title="cvmx_mdbw::_ab_slt::_nfat_err_ena_w1c">cvmx_mdbwx_ab_sltx_nfat_err_ena_w1c_t</a>;
<a name="l01084"></a>01084 <span class="comment"></span>
<a name="l01085"></a>01085 <span class="comment">/**</span>
<a name="l01086"></a>01086 <span class="comment"> * cvmx_mdbw#_ab_slt#_nfat_err_ena_w1s</span>
<a name="l01087"></a>01087 <span class="comment"> */</span>
<a name="l01088"></a><a class="code" href="unioncvmx__mdbwx__ab__sltx__nfat__err__ena__w1s.html">01088</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__ab__sltx__nfat__err__ena__w1s.html" title="cvmx_mdbw::_ab_slt::_nfat_err_ena_w1s">cvmx_mdbwx_ab_sltx_nfat_err_ena_w1s</a> {
<a name="l01089"></a><a class="code" href="unioncvmx__mdbwx__ab__sltx__nfat__err__ena__w1s.html#a15b0c2b86e2d805b515fa4423ffc36d5">01089</a>     uint64_t <a class="code" href="unioncvmx__mdbwx__ab__sltx__nfat__err__ena__w1s.html#a15b0c2b86e2d805b515fa4423ffc36d5">u64</a>;
<a name="l01090"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__ena__w1s_1_1cvmx__mdbwx__ab__sltx__nfat__err__ena__w1s__s.html">01090</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__ena__w1s_1_1cvmx__mdbwx__ab__sltx__nfat__err__ena__w1s__s.html">cvmx_mdbwx_ab_sltx_nfat_err_ena_w1s_s</a> {
<a name="l01091"></a>01091 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01092"></a>01092 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__ena__w1s_1_1cvmx__mdbwx__ab__sltx__nfat__err__ena__w1s__s.html#a1ed51dcdcc15d237cf984cd86e512bdc">reserved_19_63</a>               : 45;
<a name="l01093"></a>01093     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__ena__w1s_1_1cvmx__mdbwx__ab__sltx__nfat__err__ena__w1s__s.html#a1fc4e07b6a8081448494c98db3768074">ab</a>                           : 1;  <span class="comment">/**&lt; This bit specifies the AB (DAC) had a non-fatal error. */</span>
<a name="l01094"></a>01094     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__ena__w1s_1_1cvmx__mdbwx__ab__sltx__nfat__err__ena__w1s__s.html#ab5056204e8eb221e02f6f434fe7b7322">jd_fetch</a>                     : 1;  <span class="comment">/**&lt; This bit specifies the job descriptor fetch, had a GHB response with a fatal error. */</span>
<a name="l01095"></a>01095     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__ena__w1s_1_1cvmx__mdbwx__ab__sltx__nfat__err__ena__w1s__s.html#a4bf93167243367b63a0a1530c36a8874">job_sd_fetch</a>                 : 1;  <span class="comment">/**&lt; This bit specifies the job subdescriptor fetch, had a GHB response with a fatal error. */</span>
<a name="l01096"></a>01096     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__ena__w1s_1_1cvmx__mdbwx__ab__sltx__nfat__err__ena__w1s__s.html#af37207d9f1ca2aa318553d92ff30c632">reserved_9_15</a>                : 7;
<a name="l01097"></a>01097     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__ena__w1s_1_1cvmx__mdbwx__ab__sltx__nfat__err__ena__w1s__s.html#ab6907e3051e0febf628c4758bb69d323">wr_dma_port0</a>                 : 1;  <span class="comment">/**&lt; This bit specifies that the write DMA port 0 has a non-fatal Error . */</span>
<a name="l01098"></a>01098     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__ena__w1s_1_1cvmx__mdbwx__ab__sltx__nfat__err__ena__w1s__s.html#aad61db6e0c693531e07de4031d0e4d6f">reserved_1_7</a>                 : 7;
<a name="l01099"></a>01099     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__ena__w1s_1_1cvmx__mdbwx__ab__sltx__nfat__err__ena__w1s__s.html#a776b5e132defadf532c54692583fcaf5">rd_dma_port0</a>                 : 1;  <span class="comment">/**&lt; This bit specifies that the read DMA port 0 has a non-fatal error . */</span>
<a name="l01100"></a>01100 <span class="preprocessor">#else</span>
<a name="l01101"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__ena__w1s_1_1cvmx__mdbwx__ab__sltx__nfat__err__ena__w1s__s.html#a776b5e132defadf532c54692583fcaf5">01101</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__ena__w1s_1_1cvmx__mdbwx__ab__sltx__nfat__err__ena__w1s__s.html#a776b5e132defadf532c54692583fcaf5">rd_dma_port0</a>                 : 1;
<a name="l01102"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__ena__w1s_1_1cvmx__mdbwx__ab__sltx__nfat__err__ena__w1s__s.html#aad61db6e0c693531e07de4031d0e4d6f">01102</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__ena__w1s_1_1cvmx__mdbwx__ab__sltx__nfat__err__ena__w1s__s.html#aad61db6e0c693531e07de4031d0e4d6f">reserved_1_7</a>                 : 7;
<a name="l01103"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__ena__w1s_1_1cvmx__mdbwx__ab__sltx__nfat__err__ena__w1s__s.html#ab6907e3051e0febf628c4758bb69d323">01103</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__ena__w1s_1_1cvmx__mdbwx__ab__sltx__nfat__err__ena__w1s__s.html#ab6907e3051e0febf628c4758bb69d323">wr_dma_port0</a>                 : 1;
<a name="l01104"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__ena__w1s_1_1cvmx__mdbwx__ab__sltx__nfat__err__ena__w1s__s.html#af37207d9f1ca2aa318553d92ff30c632">01104</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__ena__w1s_1_1cvmx__mdbwx__ab__sltx__nfat__err__ena__w1s__s.html#af37207d9f1ca2aa318553d92ff30c632">reserved_9_15</a>                : 7;
<a name="l01105"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__ena__w1s_1_1cvmx__mdbwx__ab__sltx__nfat__err__ena__w1s__s.html#a4bf93167243367b63a0a1530c36a8874">01105</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__ena__w1s_1_1cvmx__mdbwx__ab__sltx__nfat__err__ena__w1s__s.html#a4bf93167243367b63a0a1530c36a8874">job_sd_fetch</a>                 : 1;
<a name="l01106"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__ena__w1s_1_1cvmx__mdbwx__ab__sltx__nfat__err__ena__w1s__s.html#ab5056204e8eb221e02f6f434fe7b7322">01106</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__ena__w1s_1_1cvmx__mdbwx__ab__sltx__nfat__err__ena__w1s__s.html#ab5056204e8eb221e02f6f434fe7b7322">jd_fetch</a>                     : 1;
<a name="l01107"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__ena__w1s_1_1cvmx__mdbwx__ab__sltx__nfat__err__ena__w1s__s.html#a1fc4e07b6a8081448494c98db3768074">01107</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__ena__w1s_1_1cvmx__mdbwx__ab__sltx__nfat__err__ena__w1s__s.html#a1fc4e07b6a8081448494c98db3768074">ab</a>                           : 1;
<a name="l01108"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__ena__w1s_1_1cvmx__mdbwx__ab__sltx__nfat__err__ena__w1s__s.html#a1ed51dcdcc15d237cf984cd86e512bdc">01108</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__ena__w1s_1_1cvmx__mdbwx__ab__sltx__nfat__err__ena__w1s__s.html#a1ed51dcdcc15d237cf984cd86e512bdc">reserved_19_63</a>               : 45;
<a name="l01109"></a>01109 <span class="preprocessor">#endif</span>
<a name="l01110"></a>01110 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdbwx__ab__sltx__nfat__err__ena__w1s.html#a43eb21847bc72d26473dd9e689063cd1">s</a>;
<a name="l01111"></a><a class="code" href="unioncvmx__mdbwx__ab__sltx__nfat__err__ena__w1s.html#adf9c325d585ac18cb332d570e0e2cda5">01111</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__ena__w1s_1_1cvmx__mdbwx__ab__sltx__nfat__err__ena__w1s__s.html">cvmx_mdbwx_ab_sltx_nfat_err_ena_w1s_s</a> <a class="code" href="unioncvmx__mdbwx__ab__sltx__nfat__err__ena__w1s.html#adf9c325d585ac18cb332d570e0e2cda5">cnf75xx</a>;
<a name="l01112"></a>01112 };
<a name="l01113"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#a85ed2eeafdb28a5cfd56baf18089db3d">01113</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__ab__sltx__nfat__err__ena__w1s.html" title="cvmx_mdbw::_ab_slt::_nfat_err_ena_w1s">cvmx_mdbwx_ab_sltx_nfat_err_ena_w1s</a> <a class="code" href="unioncvmx__mdbwx__ab__sltx__nfat__err__ena__w1s.html" title="cvmx_mdbw::_ab_slt::_nfat_err_ena_w1s">cvmx_mdbwx_ab_sltx_nfat_err_ena_w1s_t</a>;
<a name="l01114"></a>01114 <span class="comment"></span>
<a name="l01115"></a>01115 <span class="comment">/**</span>
<a name="l01116"></a>01116 <span class="comment"> * cvmx_mdbw#_ab_slt#_nfat_err_int</span>
<a name="l01117"></a>01117 <span class="comment"> *</span>
<a name="l01118"></a>01118 <span class="comment"> * This register set, specifies the non-fatal error interrupt vector per MDBW per job slot. These</span>
<a name="l01119"></a>01119 <span class="comment"> * generate non-fatal error interrupts to the PSM, which drives this signal to the CIU.</span>
<a name="l01120"></a>01120 <span class="comment"> */</span>
<a name="l01121"></a><a class="code" href="unioncvmx__mdbwx__ab__sltx__nfat__err__int.html">01121</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__ab__sltx__nfat__err__int.html" title="cvmx_mdbw::_ab_slt::_nfat_err_int">cvmx_mdbwx_ab_sltx_nfat_err_int</a> {
<a name="l01122"></a><a class="code" href="unioncvmx__mdbwx__ab__sltx__nfat__err__int.html#a68252121331a80f87c1f738ed5677de7">01122</a>     uint64_t <a class="code" href="unioncvmx__mdbwx__ab__sltx__nfat__err__int.html#a68252121331a80f87c1f738ed5677de7">u64</a>;
<a name="l01123"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__int_1_1cvmx__mdbwx__ab__sltx__nfat__err__int__s.html">01123</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__int_1_1cvmx__mdbwx__ab__sltx__nfat__err__int__s.html">cvmx_mdbwx_ab_sltx_nfat_err_int_s</a> {
<a name="l01124"></a>01124 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01125"></a>01125 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__int_1_1cvmx__mdbwx__ab__sltx__nfat__err__int__s.html#aa0d0bb3b5cdb2a00303dc5144055643a">reserved_19_63</a>               : 45;
<a name="l01126"></a>01126     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__int_1_1cvmx__mdbwx__ab__sltx__nfat__err__int__s.html#ae25fdb19af477e0e88910f3492aba082">ab</a>                           : 1;  <span class="comment">/**&lt; This bit specifies the AB (DAC) had a non-fatal error. */</span>
<a name="l01127"></a>01127     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__int_1_1cvmx__mdbwx__ab__sltx__nfat__err__int__s.html#ae7886b90bbec9ae8c1aedccb0c93da94">jd_fetch</a>                     : 1;  <span class="comment">/**&lt; This bit specifies the job descriptor fetch, had a GHB response with a fatal error. */</span>
<a name="l01128"></a>01128     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__int_1_1cvmx__mdbwx__ab__sltx__nfat__err__int__s.html#ae4b1b2f7a177b261a21aa4d187479bc1">job_sd_fetch</a>                 : 1;  <span class="comment">/**&lt; This bit specifies the job subdescriptor fetch, had a GHB response with a fatal error. */</span>
<a name="l01129"></a>01129     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__int_1_1cvmx__mdbwx__ab__sltx__nfat__err__int__s.html#ab58cf3e17968d82f1465dd57ec580531">reserved_9_15</a>                : 7;
<a name="l01130"></a>01130     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__int_1_1cvmx__mdbwx__ab__sltx__nfat__err__int__s.html#a8c97a872f76d8cb9fa78632d65e7ef5f">wr_dma_port0</a>                 : 1;  <span class="comment">/**&lt; This bit specifies that the write DMA port 0 has a non-fatal Error . */</span>
<a name="l01131"></a>01131     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__int_1_1cvmx__mdbwx__ab__sltx__nfat__err__int__s.html#a17d2908c9db742873e1f80b013816259">reserved_1_7</a>                 : 7;
<a name="l01132"></a>01132     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__int_1_1cvmx__mdbwx__ab__sltx__nfat__err__int__s.html#a0b13c96f261b0592c7b9674dd51b9314">rd_dma_port0</a>                 : 1;  <span class="comment">/**&lt; This bit specifies that the read DMA port 0 has a non-fatal error . */</span>
<a name="l01133"></a>01133 <span class="preprocessor">#else</span>
<a name="l01134"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__int_1_1cvmx__mdbwx__ab__sltx__nfat__err__int__s.html#a0b13c96f261b0592c7b9674dd51b9314">01134</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__int_1_1cvmx__mdbwx__ab__sltx__nfat__err__int__s.html#a0b13c96f261b0592c7b9674dd51b9314">rd_dma_port0</a>                 : 1;
<a name="l01135"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__int_1_1cvmx__mdbwx__ab__sltx__nfat__err__int__s.html#a17d2908c9db742873e1f80b013816259">01135</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__int_1_1cvmx__mdbwx__ab__sltx__nfat__err__int__s.html#a17d2908c9db742873e1f80b013816259">reserved_1_7</a>                 : 7;
<a name="l01136"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__int_1_1cvmx__mdbwx__ab__sltx__nfat__err__int__s.html#a8c97a872f76d8cb9fa78632d65e7ef5f">01136</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__int_1_1cvmx__mdbwx__ab__sltx__nfat__err__int__s.html#a8c97a872f76d8cb9fa78632d65e7ef5f">wr_dma_port0</a>                 : 1;
<a name="l01137"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__int_1_1cvmx__mdbwx__ab__sltx__nfat__err__int__s.html#ab58cf3e17968d82f1465dd57ec580531">01137</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__int_1_1cvmx__mdbwx__ab__sltx__nfat__err__int__s.html#ab58cf3e17968d82f1465dd57ec580531">reserved_9_15</a>                : 7;
<a name="l01138"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__int_1_1cvmx__mdbwx__ab__sltx__nfat__err__int__s.html#ae4b1b2f7a177b261a21aa4d187479bc1">01138</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__int_1_1cvmx__mdbwx__ab__sltx__nfat__err__int__s.html#ae4b1b2f7a177b261a21aa4d187479bc1">job_sd_fetch</a>                 : 1;
<a name="l01139"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__int_1_1cvmx__mdbwx__ab__sltx__nfat__err__int__s.html#ae7886b90bbec9ae8c1aedccb0c93da94">01139</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__int_1_1cvmx__mdbwx__ab__sltx__nfat__err__int__s.html#ae7886b90bbec9ae8c1aedccb0c93da94">jd_fetch</a>                     : 1;
<a name="l01140"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__int_1_1cvmx__mdbwx__ab__sltx__nfat__err__int__s.html#ae25fdb19af477e0e88910f3492aba082">01140</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__int_1_1cvmx__mdbwx__ab__sltx__nfat__err__int__s.html#ae25fdb19af477e0e88910f3492aba082">ab</a>                           : 1;
<a name="l01141"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__int_1_1cvmx__mdbwx__ab__sltx__nfat__err__int__s.html#aa0d0bb3b5cdb2a00303dc5144055643a">01141</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__int_1_1cvmx__mdbwx__ab__sltx__nfat__err__int__s.html#aa0d0bb3b5cdb2a00303dc5144055643a">reserved_19_63</a>               : 45;
<a name="l01142"></a>01142 <span class="preprocessor">#endif</span>
<a name="l01143"></a>01143 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdbwx__ab__sltx__nfat__err__int.html#ae6b21aecbf7ee605484eaa136267de79">s</a>;
<a name="l01144"></a><a class="code" href="unioncvmx__mdbwx__ab__sltx__nfat__err__int.html#a03229616533fd93701e32bf9ce763d7a">01144</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__int_1_1cvmx__mdbwx__ab__sltx__nfat__err__int__s.html">cvmx_mdbwx_ab_sltx_nfat_err_int_s</a> <a class="code" href="unioncvmx__mdbwx__ab__sltx__nfat__err__int.html#a03229616533fd93701e32bf9ce763d7a">cnf75xx</a>;
<a name="l01145"></a>01145 };
<a name="l01146"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#a121de3560c4bced609f186b1145e256c">01146</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__ab__sltx__nfat__err__int.html" title="cvmx_mdbw::_ab_slt::_nfat_err_int">cvmx_mdbwx_ab_sltx_nfat_err_int</a> <a class="code" href="unioncvmx__mdbwx__ab__sltx__nfat__err__int.html" title="cvmx_mdbw::_ab_slt::_nfat_err_int">cvmx_mdbwx_ab_sltx_nfat_err_int_t</a>;
<a name="l01147"></a>01147 <span class="comment"></span>
<a name="l01148"></a>01148 <span class="comment">/**</span>
<a name="l01149"></a>01149 <span class="comment"> * cvmx_mdbw#_ab_slt#_nfat_err_int_w1s</span>
<a name="l01150"></a>01150 <span class="comment"> */</span>
<a name="l01151"></a><a class="code" href="unioncvmx__mdbwx__ab__sltx__nfat__err__int__w1s.html">01151</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__ab__sltx__nfat__err__int__w1s.html" title="cvmx_mdbw::_ab_slt::_nfat_err_int_w1s">cvmx_mdbwx_ab_sltx_nfat_err_int_w1s</a> {
<a name="l01152"></a><a class="code" href="unioncvmx__mdbwx__ab__sltx__nfat__err__int__w1s.html#adfbeb7aa876683d2e2aadd98c95fbfd1">01152</a>     uint64_t <a class="code" href="unioncvmx__mdbwx__ab__sltx__nfat__err__int__w1s.html#adfbeb7aa876683d2e2aadd98c95fbfd1">u64</a>;
<a name="l01153"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__int__w1s_1_1cvmx__mdbwx__ab__sltx__nfat__err__int__w1s__s.html">01153</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__int__w1s_1_1cvmx__mdbwx__ab__sltx__nfat__err__int__w1s__s.html">cvmx_mdbwx_ab_sltx_nfat_err_int_w1s_s</a> {
<a name="l01154"></a>01154 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01155"></a>01155 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__int__w1s_1_1cvmx__mdbwx__ab__sltx__nfat__err__int__w1s__s.html#a59bb226c93b21f8d18e9d2dcc0ae8090">reserved_19_63</a>               : 45;
<a name="l01156"></a>01156     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__int__w1s_1_1cvmx__mdbwx__ab__sltx__nfat__err__int__w1s__s.html#a608414bd9961857b20a3ecc434838fdd">ab</a>                           : 1;  <span class="comment">/**&lt; This bit specifies the AB (DAC) had a non-fatal error. */</span>
<a name="l01157"></a>01157     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__int__w1s_1_1cvmx__mdbwx__ab__sltx__nfat__err__int__w1s__s.html#a9eb543ddf15bfc9eda8632109c036b60">jd_fetch</a>                     : 1;  <span class="comment">/**&lt; This bit specifies the job descriptor fetch, had a GHB response with a fatal error. */</span>
<a name="l01158"></a>01158     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__int__w1s_1_1cvmx__mdbwx__ab__sltx__nfat__err__int__w1s__s.html#aab179d2774de73f28c080609309b0c22">job_sd_fetch</a>                 : 1;  <span class="comment">/**&lt; This bit specifies the job subdescriptor fetch, had a GHB response with a fatal error. */</span>
<a name="l01159"></a>01159     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__int__w1s_1_1cvmx__mdbwx__ab__sltx__nfat__err__int__w1s__s.html#a0da123a8aaa62033c20acd522c9a4e72">reserved_9_15</a>                : 7;
<a name="l01160"></a>01160     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__int__w1s_1_1cvmx__mdbwx__ab__sltx__nfat__err__int__w1s__s.html#ac443ccf109c1098d12858c824b9bd18b">wr_dma_port0</a>                 : 1;  <span class="comment">/**&lt; This bit specifies that the write DMA port 0 has a non-fatal Error . */</span>
<a name="l01161"></a>01161     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__int__w1s_1_1cvmx__mdbwx__ab__sltx__nfat__err__int__w1s__s.html#a9723417a699e721f768c8fdf4d6840af">reserved_1_7</a>                 : 7;
<a name="l01162"></a>01162     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__int__w1s_1_1cvmx__mdbwx__ab__sltx__nfat__err__int__w1s__s.html#ae2a56677a16a427bd5ad75a2a363556e">rd_dma_port0</a>                 : 1;  <span class="comment">/**&lt; This bit specifies that the read DMA port 0 has a non-fatal error . */</span>
<a name="l01163"></a>01163 <span class="preprocessor">#else</span>
<a name="l01164"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__int__w1s_1_1cvmx__mdbwx__ab__sltx__nfat__err__int__w1s__s.html#ae2a56677a16a427bd5ad75a2a363556e">01164</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__int__w1s_1_1cvmx__mdbwx__ab__sltx__nfat__err__int__w1s__s.html#ae2a56677a16a427bd5ad75a2a363556e">rd_dma_port0</a>                 : 1;
<a name="l01165"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__int__w1s_1_1cvmx__mdbwx__ab__sltx__nfat__err__int__w1s__s.html#a9723417a699e721f768c8fdf4d6840af">01165</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__int__w1s_1_1cvmx__mdbwx__ab__sltx__nfat__err__int__w1s__s.html#a9723417a699e721f768c8fdf4d6840af">reserved_1_7</a>                 : 7;
<a name="l01166"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__int__w1s_1_1cvmx__mdbwx__ab__sltx__nfat__err__int__w1s__s.html#ac443ccf109c1098d12858c824b9bd18b">01166</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__int__w1s_1_1cvmx__mdbwx__ab__sltx__nfat__err__int__w1s__s.html#ac443ccf109c1098d12858c824b9bd18b">wr_dma_port0</a>                 : 1;
<a name="l01167"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__int__w1s_1_1cvmx__mdbwx__ab__sltx__nfat__err__int__w1s__s.html#a0da123a8aaa62033c20acd522c9a4e72">01167</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__int__w1s_1_1cvmx__mdbwx__ab__sltx__nfat__err__int__w1s__s.html#a0da123a8aaa62033c20acd522c9a4e72">reserved_9_15</a>                : 7;
<a name="l01168"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__int__w1s_1_1cvmx__mdbwx__ab__sltx__nfat__err__int__w1s__s.html#aab179d2774de73f28c080609309b0c22">01168</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__int__w1s_1_1cvmx__mdbwx__ab__sltx__nfat__err__int__w1s__s.html#aab179d2774de73f28c080609309b0c22">job_sd_fetch</a>                 : 1;
<a name="l01169"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__int__w1s_1_1cvmx__mdbwx__ab__sltx__nfat__err__int__w1s__s.html#a9eb543ddf15bfc9eda8632109c036b60">01169</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__int__w1s_1_1cvmx__mdbwx__ab__sltx__nfat__err__int__w1s__s.html#a9eb543ddf15bfc9eda8632109c036b60">jd_fetch</a>                     : 1;
<a name="l01170"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__int__w1s_1_1cvmx__mdbwx__ab__sltx__nfat__err__int__w1s__s.html#a608414bd9961857b20a3ecc434838fdd">01170</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__int__w1s_1_1cvmx__mdbwx__ab__sltx__nfat__err__int__w1s__s.html#a608414bd9961857b20a3ecc434838fdd">ab</a>                           : 1;
<a name="l01171"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__int__w1s_1_1cvmx__mdbwx__ab__sltx__nfat__err__int__w1s__s.html#a59bb226c93b21f8d18e9d2dcc0ae8090">01171</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__int__w1s_1_1cvmx__mdbwx__ab__sltx__nfat__err__int__w1s__s.html#a59bb226c93b21f8d18e9d2dcc0ae8090">reserved_19_63</a>               : 45;
<a name="l01172"></a>01172 <span class="preprocessor">#endif</span>
<a name="l01173"></a>01173 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdbwx__ab__sltx__nfat__err__int__w1s.html#a6540548cbae00c942ca1ed84c1adccf2">s</a>;
<a name="l01174"></a><a class="code" href="unioncvmx__mdbwx__ab__sltx__nfat__err__int__w1s.html#acbd99ff8b1e63f0e0c897adf84eb9a0e">01174</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__ab__sltx__nfat__err__int__w1s_1_1cvmx__mdbwx__ab__sltx__nfat__err__int__w1s__s.html">cvmx_mdbwx_ab_sltx_nfat_err_int_w1s_s</a> <a class="code" href="unioncvmx__mdbwx__ab__sltx__nfat__err__int__w1s.html#acbd99ff8b1e63f0e0c897adf84eb9a0e">cnf75xx</a>;
<a name="l01175"></a>01175 };
<a name="l01176"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#a6478a73acc02f816199ad5c54ea08c23">01176</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__ab__sltx__nfat__err__int__w1s.html" title="cvmx_mdbw::_ab_slt::_nfat_err_int_w1s">cvmx_mdbwx_ab_sltx_nfat_err_int_w1s</a> <a class="code" href="unioncvmx__mdbwx__ab__sltx__nfat__err__int__w1s.html" title="cvmx_mdbw::_ab_slt::_nfat_err_int_w1s">cvmx_mdbwx_ab_sltx_nfat_err_int_w1s_t</a>;
<a name="l01177"></a>01177 <span class="comment"></span>
<a name="l01178"></a>01178 <span class="comment">/**</span>
<a name="l01179"></a>01179 <span class="comment"> * cvmx_mdbw#_ab_slt#_rd_fat_jtag</span>
<a name="l01180"></a>01180 <span class="comment"> *</span>
<a name="l01181"></a>01181 <span class="comment"> * This register set, specfies the read DMA fatal error event logging of the job tag,</span>
<a name="l01182"></a>01182 <span class="comment"> * corresponding to the interrupt message register per MDBW per job slot.</span>
<a name="l01183"></a>01183 <span class="comment"> */</span>
<a name="l01184"></a><a class="code" href="unioncvmx__mdbwx__ab__sltx__rd__fat__jtag.html">01184</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__ab__sltx__rd__fat__jtag.html" title="cvmx_mdbw::_ab_slt::_rd_fat_jtag">cvmx_mdbwx_ab_sltx_rd_fat_jtag</a> {
<a name="l01185"></a><a class="code" href="unioncvmx__mdbwx__ab__sltx__rd__fat__jtag.html#a0b21231921e1e32dd308b0b9b7c3cce0">01185</a>     uint64_t <a class="code" href="unioncvmx__mdbwx__ab__sltx__rd__fat__jtag.html#a0b21231921e1e32dd308b0b9b7c3cce0">u64</a>;
<a name="l01186"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__rd__fat__jtag_1_1cvmx__mdbwx__ab__sltx__rd__fat__jtag__s.html">01186</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__ab__sltx__rd__fat__jtag_1_1cvmx__mdbwx__ab__sltx__rd__fat__jtag__s.html">cvmx_mdbwx_ab_sltx_rd_fat_jtag_s</a> {
<a name="l01187"></a>01187 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01188"></a>01188 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__rd__fat__jtag_1_1cvmx__mdbwx__ab__sltx__rd__fat__jtag__s.html#aa08a96cca16fa03790efc19a07ee8dde">reserved_16_63</a>               : 48;
<a name="l01189"></a>01189     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__rd__fat__jtag_1_1cvmx__mdbwx__ab__sltx__rd__fat__jtag__s.html#a74a886f96ed71deebcfd87220a8a3094">port0</a>                        : 16; <span class="comment">/**&lt; This set of bits, specifies the DMA port 0 job tag. */</span>
<a name="l01190"></a>01190 <span class="preprocessor">#else</span>
<a name="l01191"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__rd__fat__jtag_1_1cvmx__mdbwx__ab__sltx__rd__fat__jtag__s.html#a74a886f96ed71deebcfd87220a8a3094">01191</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__rd__fat__jtag_1_1cvmx__mdbwx__ab__sltx__rd__fat__jtag__s.html#a74a886f96ed71deebcfd87220a8a3094">port0</a>                        : 16;
<a name="l01192"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__rd__fat__jtag_1_1cvmx__mdbwx__ab__sltx__rd__fat__jtag__s.html#aa08a96cca16fa03790efc19a07ee8dde">01192</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__rd__fat__jtag_1_1cvmx__mdbwx__ab__sltx__rd__fat__jtag__s.html#aa08a96cca16fa03790efc19a07ee8dde">reserved_16_63</a>               : 48;
<a name="l01193"></a>01193 <span class="preprocessor">#endif</span>
<a name="l01194"></a>01194 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdbwx__ab__sltx__rd__fat__jtag.html#a2a602626800593d90ecf6ab6a61832d8">s</a>;
<a name="l01195"></a><a class="code" href="unioncvmx__mdbwx__ab__sltx__rd__fat__jtag.html#ad9ae2e6c2f0c59bac8cfd650a958b6bb">01195</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__ab__sltx__rd__fat__jtag_1_1cvmx__mdbwx__ab__sltx__rd__fat__jtag__s.html">cvmx_mdbwx_ab_sltx_rd_fat_jtag_s</a> <a class="code" href="unioncvmx__mdbwx__ab__sltx__rd__fat__jtag.html#ad9ae2e6c2f0c59bac8cfd650a958b6bb">cnf75xx</a>;
<a name="l01196"></a>01196 };
<a name="l01197"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#a8270f8d2b8bff47e873a0e7110f9312f">01197</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__ab__sltx__rd__fat__jtag.html" title="cvmx_mdbw::_ab_slt::_rd_fat_jtag">cvmx_mdbwx_ab_sltx_rd_fat_jtag</a> <a class="code" href="unioncvmx__mdbwx__ab__sltx__rd__fat__jtag.html" title="cvmx_mdbw::_ab_slt::_rd_fat_jtag">cvmx_mdbwx_ab_sltx_rd_fat_jtag_t</a>;
<a name="l01198"></a>01198 <span class="comment"></span>
<a name="l01199"></a>01199 <span class="comment">/**</span>
<a name="l01200"></a>01200 <span class="comment"> * cvmx_mdbw#_ab_slt#_rd_nfat_jtag</span>
<a name="l01201"></a>01201 <span class="comment"> *</span>
<a name="l01202"></a>01202 <span class="comment"> * This register set, specifies the read DMA non-fatal error event logging of the job tag,</span>
<a name="l01203"></a>01203 <span class="comment"> * corresponding to the interrupt register per MDBW per job slot.</span>
<a name="l01204"></a>01204 <span class="comment"> */</span>
<a name="l01205"></a><a class="code" href="unioncvmx__mdbwx__ab__sltx__rd__nfat__jtag.html">01205</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__ab__sltx__rd__nfat__jtag.html" title="cvmx_mdbw::_ab_slt::_rd_nfat_jtag">cvmx_mdbwx_ab_sltx_rd_nfat_jtag</a> {
<a name="l01206"></a><a class="code" href="unioncvmx__mdbwx__ab__sltx__rd__nfat__jtag.html#ad78d3b00998bdc27bbe02ec447d33509">01206</a>     uint64_t <a class="code" href="unioncvmx__mdbwx__ab__sltx__rd__nfat__jtag.html#ad78d3b00998bdc27bbe02ec447d33509">u64</a>;
<a name="l01207"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__rd__nfat__jtag_1_1cvmx__mdbwx__ab__sltx__rd__nfat__jtag__s.html">01207</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__ab__sltx__rd__nfat__jtag_1_1cvmx__mdbwx__ab__sltx__rd__nfat__jtag__s.html">cvmx_mdbwx_ab_sltx_rd_nfat_jtag_s</a> {
<a name="l01208"></a>01208 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01209"></a>01209 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__rd__nfat__jtag_1_1cvmx__mdbwx__ab__sltx__rd__nfat__jtag__s.html#a3f25f6d61df8eba9680c2b52ff22921f">reserved_16_63</a>               : 48;
<a name="l01210"></a>01210     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__rd__nfat__jtag_1_1cvmx__mdbwx__ab__sltx__rd__nfat__jtag__s.html#a3d08dc9ed8e6749bbdbe7122bcfc05cf">port0</a>                        : 16; <span class="comment">/**&lt; This set of bits, specifies the DMA port 0 job tag. */</span>
<a name="l01211"></a>01211 <span class="preprocessor">#else</span>
<a name="l01212"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__rd__nfat__jtag_1_1cvmx__mdbwx__ab__sltx__rd__nfat__jtag__s.html#a3d08dc9ed8e6749bbdbe7122bcfc05cf">01212</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__rd__nfat__jtag_1_1cvmx__mdbwx__ab__sltx__rd__nfat__jtag__s.html#a3d08dc9ed8e6749bbdbe7122bcfc05cf">port0</a>                        : 16;
<a name="l01213"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__rd__nfat__jtag_1_1cvmx__mdbwx__ab__sltx__rd__nfat__jtag__s.html#a3f25f6d61df8eba9680c2b52ff22921f">01213</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__rd__nfat__jtag_1_1cvmx__mdbwx__ab__sltx__rd__nfat__jtag__s.html#a3f25f6d61df8eba9680c2b52ff22921f">reserved_16_63</a>               : 48;
<a name="l01214"></a>01214 <span class="preprocessor">#endif</span>
<a name="l01215"></a>01215 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdbwx__ab__sltx__rd__nfat__jtag.html#a1a59a6b80c166675b057e20521052a31">s</a>;
<a name="l01216"></a><a class="code" href="unioncvmx__mdbwx__ab__sltx__rd__nfat__jtag.html#ab75b5c70c6c28aee5812ebe16df04d3a">01216</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__ab__sltx__rd__nfat__jtag_1_1cvmx__mdbwx__ab__sltx__rd__nfat__jtag__s.html">cvmx_mdbwx_ab_sltx_rd_nfat_jtag_s</a> <a class="code" href="unioncvmx__mdbwx__ab__sltx__rd__nfat__jtag.html#ab75b5c70c6c28aee5812ebe16df04d3a">cnf75xx</a>;
<a name="l01217"></a>01217 };
<a name="l01218"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#a0e24dae951f4e6bb9dd0fba81fae787f">01218</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__ab__sltx__rd__nfat__jtag.html" title="cvmx_mdbw::_ab_slt::_rd_nfat_jtag">cvmx_mdbwx_ab_sltx_rd_nfat_jtag</a> <a class="code" href="unioncvmx__mdbwx__ab__sltx__rd__nfat__jtag.html" title="cvmx_mdbw::_ab_slt::_rd_nfat_jtag">cvmx_mdbwx_ab_sltx_rd_nfat_jtag_t</a>;
<a name="l01219"></a>01219 <span class="comment"></span>
<a name="l01220"></a>01220 <span class="comment">/**</span>
<a name="l01221"></a>01221 <span class="comment"> * cvmx_mdbw#_ab_slt#_rderr_oflow_jtag</span>
<a name="l01222"></a>01222 <span class="comment"> *</span>
<a name="l01223"></a>01223 <span class="comment"> * This register set, specifies the read DMA overflow error logging of job tag</span>
<a name="l01224"></a>01224 <span class="comment"> * corresponding to the interrupt message per MDBW per job slot.</span>
<a name="l01225"></a>01225 <span class="comment"> */</span>
<a name="l01226"></a><a class="code" href="unioncvmx__mdbwx__ab__sltx__rderr__oflow__jtag.html">01226</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__ab__sltx__rderr__oflow__jtag.html" title="cvmx_mdbw::_ab_slt::_rderr_oflow_jtag">cvmx_mdbwx_ab_sltx_rderr_oflow_jtag</a> {
<a name="l01227"></a><a class="code" href="unioncvmx__mdbwx__ab__sltx__rderr__oflow__jtag.html#a3e580c9a7f575247a8342ec4c94077ae">01227</a>     uint64_t <a class="code" href="unioncvmx__mdbwx__ab__sltx__rderr__oflow__jtag.html#a3e580c9a7f575247a8342ec4c94077ae">u64</a>;
<a name="l01228"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__rderr__oflow__jtag_1_1cvmx__mdbwx__ab__sltx__rderr__oflow__jtag__s.html">01228</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__ab__sltx__rderr__oflow__jtag_1_1cvmx__mdbwx__ab__sltx__rderr__oflow__jtag__s.html">cvmx_mdbwx_ab_sltx_rderr_oflow_jtag_s</a> {
<a name="l01229"></a>01229 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01230"></a>01230 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__rderr__oflow__jtag_1_1cvmx__mdbwx__ab__sltx__rderr__oflow__jtag__s.html#a6869f9bf05a9246615feec3af99e0f0d">reserved_16_63</a>               : 48;
<a name="l01231"></a>01231     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__rderr__oflow__jtag_1_1cvmx__mdbwx__ab__sltx__rderr__oflow__jtag__s.html#a9a3dd98bd6cb4cd2ba6360282a69fbdb">port0</a>                        : 16; <span class="comment">/**&lt; This set of bits, specifies the DMA port 0 job tag. */</span>
<a name="l01232"></a>01232 <span class="preprocessor">#else</span>
<a name="l01233"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__rderr__oflow__jtag_1_1cvmx__mdbwx__ab__sltx__rderr__oflow__jtag__s.html#a9a3dd98bd6cb4cd2ba6360282a69fbdb">01233</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__rderr__oflow__jtag_1_1cvmx__mdbwx__ab__sltx__rderr__oflow__jtag__s.html#a9a3dd98bd6cb4cd2ba6360282a69fbdb">port0</a>                        : 16;
<a name="l01234"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__rderr__oflow__jtag_1_1cvmx__mdbwx__ab__sltx__rderr__oflow__jtag__s.html#a6869f9bf05a9246615feec3af99e0f0d">01234</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__rderr__oflow__jtag_1_1cvmx__mdbwx__ab__sltx__rderr__oflow__jtag__s.html#a6869f9bf05a9246615feec3af99e0f0d">reserved_16_63</a>               : 48;
<a name="l01235"></a>01235 <span class="preprocessor">#endif</span>
<a name="l01236"></a>01236 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdbwx__ab__sltx__rderr__oflow__jtag.html#a5bf7b2b692eb62eeb09a990acfce9df2">s</a>;
<a name="l01237"></a><a class="code" href="unioncvmx__mdbwx__ab__sltx__rderr__oflow__jtag.html#a7952578bef44eb2636c0049931500cb9">01237</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__ab__sltx__rderr__oflow__jtag_1_1cvmx__mdbwx__ab__sltx__rderr__oflow__jtag__s.html">cvmx_mdbwx_ab_sltx_rderr_oflow_jtag_s</a> <a class="code" href="unioncvmx__mdbwx__ab__sltx__rderr__oflow__jtag.html#a7952578bef44eb2636c0049931500cb9">cnf75xx</a>;
<a name="l01238"></a>01238 };
<a name="l01239"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#a805b4cdd33c69e983f0f1221f457198e">01239</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__ab__sltx__rderr__oflow__jtag.html" title="cvmx_mdbw::_ab_slt::_rderr_oflow_jtag">cvmx_mdbwx_ab_sltx_rderr_oflow_jtag</a> <a class="code" href="unioncvmx__mdbwx__ab__sltx__rderr__oflow__jtag.html" title="cvmx_mdbw::_ab_slt::_rderr_oflow_jtag">cvmx_mdbwx_ab_sltx_rderr_oflow_jtag_t</a>;
<a name="l01240"></a>01240 <span class="comment"></span>
<a name="l01241"></a>01241 <span class="comment">/**</span>
<a name="l01242"></a>01242 <span class="comment"> * cvmx_mdbw#_ab_slt#_rderr_uflow_jtag</span>
<a name="l01243"></a>01243 <span class="comment"> *</span>
<a name="l01244"></a>01244 <span class="comment"> * This register set, specifies the read DMA underflow error logging of job tag</span>
<a name="l01245"></a>01245 <span class="comment"> * corresponding to the interrupt message per MDBW per job slot.</span>
<a name="l01246"></a>01246 <span class="comment"> */</span>
<a name="l01247"></a><a class="code" href="unioncvmx__mdbwx__ab__sltx__rderr__uflow__jtag.html">01247</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__ab__sltx__rderr__uflow__jtag.html" title="cvmx_mdbw::_ab_slt::_rderr_uflow_jtag">cvmx_mdbwx_ab_sltx_rderr_uflow_jtag</a> {
<a name="l01248"></a><a class="code" href="unioncvmx__mdbwx__ab__sltx__rderr__uflow__jtag.html#acdeb53441bfeb84cca140c349a6fbbfc">01248</a>     uint64_t <a class="code" href="unioncvmx__mdbwx__ab__sltx__rderr__uflow__jtag.html#acdeb53441bfeb84cca140c349a6fbbfc">u64</a>;
<a name="l01249"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__rderr__uflow__jtag_1_1cvmx__mdbwx__ab__sltx__rderr__uflow__jtag__s.html">01249</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__ab__sltx__rderr__uflow__jtag_1_1cvmx__mdbwx__ab__sltx__rderr__uflow__jtag__s.html">cvmx_mdbwx_ab_sltx_rderr_uflow_jtag_s</a> {
<a name="l01250"></a>01250 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01251"></a>01251 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__rderr__uflow__jtag_1_1cvmx__mdbwx__ab__sltx__rderr__uflow__jtag__s.html#a7f7d10e53e5d028cf63d09fca9434943">reserved_16_63</a>               : 48;
<a name="l01252"></a>01252     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__rderr__uflow__jtag_1_1cvmx__mdbwx__ab__sltx__rderr__uflow__jtag__s.html#ab288ed33d0364af90fc4e41c7c7619a1">port0</a>                        : 16; <span class="comment">/**&lt; This set of bits, specifies the DMA port 0 job tag. */</span>
<a name="l01253"></a>01253 <span class="preprocessor">#else</span>
<a name="l01254"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__rderr__uflow__jtag_1_1cvmx__mdbwx__ab__sltx__rderr__uflow__jtag__s.html#ab288ed33d0364af90fc4e41c7c7619a1">01254</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__rderr__uflow__jtag_1_1cvmx__mdbwx__ab__sltx__rderr__uflow__jtag__s.html#ab288ed33d0364af90fc4e41c7c7619a1">port0</a>                        : 16;
<a name="l01255"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__rderr__uflow__jtag_1_1cvmx__mdbwx__ab__sltx__rderr__uflow__jtag__s.html#a7f7d10e53e5d028cf63d09fca9434943">01255</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__rderr__uflow__jtag_1_1cvmx__mdbwx__ab__sltx__rderr__uflow__jtag__s.html#a7f7d10e53e5d028cf63d09fca9434943">reserved_16_63</a>               : 48;
<a name="l01256"></a>01256 <span class="preprocessor">#endif</span>
<a name="l01257"></a>01257 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdbwx__ab__sltx__rderr__uflow__jtag.html#a438a5f21273a839ada40935f63c420ed">s</a>;
<a name="l01258"></a><a class="code" href="unioncvmx__mdbwx__ab__sltx__rderr__uflow__jtag.html#a4c8393435c3ec5377d22a14f75eec237">01258</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__ab__sltx__rderr__uflow__jtag_1_1cvmx__mdbwx__ab__sltx__rderr__uflow__jtag__s.html">cvmx_mdbwx_ab_sltx_rderr_uflow_jtag_s</a> <a class="code" href="unioncvmx__mdbwx__ab__sltx__rderr__uflow__jtag.html#a4c8393435c3ec5377d22a14f75eec237">cnf75xx</a>;
<a name="l01259"></a>01259 };
<a name="l01260"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#a0facbeb5f031509f841bab114394d8ea">01260</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__ab__sltx__rderr__uflow__jtag.html" title="cvmx_mdbw::_ab_slt::_rderr_uflow_jtag">cvmx_mdbwx_ab_sltx_rderr_uflow_jtag</a> <a class="code" href="unioncvmx__mdbwx__ab__sltx__rderr__uflow__jtag.html" title="cvmx_mdbw::_ab_slt::_rderr_uflow_jtag">cvmx_mdbwx_ab_sltx_rderr_uflow_jtag_t</a>;
<a name="l01261"></a>01261 <span class="comment"></span>
<a name="l01262"></a>01262 <span class="comment">/**</span>
<a name="l01263"></a>01263 <span class="comment"> * cvmx_mdbw#_ab_slt#_wderr_oflow_jtag</span>
<a name="l01264"></a>01264 <span class="comment"> *</span>
<a name="l01265"></a>01265 <span class="comment"> * This register set, specfies the write DMA overflow error event logging of the job</span>
<a name="l01266"></a>01266 <span class="comment"> * tag, corresponding to the interrupt per MDBW per job slot.</span>
<a name="l01267"></a>01267 <span class="comment"> */</span>
<a name="l01268"></a><a class="code" href="unioncvmx__mdbwx__ab__sltx__wderr__oflow__jtag.html">01268</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__ab__sltx__wderr__oflow__jtag.html" title="cvmx_mdbw::_ab_slt::_wderr_oflow_jtag">cvmx_mdbwx_ab_sltx_wderr_oflow_jtag</a> {
<a name="l01269"></a><a class="code" href="unioncvmx__mdbwx__ab__sltx__wderr__oflow__jtag.html#ae2733d11234b3a387a66bb3efd8ad0a6">01269</a>     uint64_t <a class="code" href="unioncvmx__mdbwx__ab__sltx__wderr__oflow__jtag.html#ae2733d11234b3a387a66bb3efd8ad0a6">u64</a>;
<a name="l01270"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__wderr__oflow__jtag_1_1cvmx__mdbwx__ab__sltx__wderr__oflow__jtag__s.html">01270</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__ab__sltx__wderr__oflow__jtag_1_1cvmx__mdbwx__ab__sltx__wderr__oflow__jtag__s.html">cvmx_mdbwx_ab_sltx_wderr_oflow_jtag_s</a> {
<a name="l01271"></a>01271 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01272"></a>01272 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__wderr__oflow__jtag_1_1cvmx__mdbwx__ab__sltx__wderr__oflow__jtag__s.html#af6e106a8f1ae042d1367d6f3491001cd">reserved_16_63</a>               : 48;
<a name="l01273"></a>01273     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__wderr__oflow__jtag_1_1cvmx__mdbwx__ab__sltx__wderr__oflow__jtag__s.html#aff84b84cbcb307581438e87903aea4ae">port0</a>                        : 16; <span class="comment">/**&lt; This set of bits, specifies the DMA port 0 job tag. */</span>
<a name="l01274"></a>01274 <span class="preprocessor">#else</span>
<a name="l01275"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__wderr__oflow__jtag_1_1cvmx__mdbwx__ab__sltx__wderr__oflow__jtag__s.html#aff84b84cbcb307581438e87903aea4ae">01275</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__wderr__oflow__jtag_1_1cvmx__mdbwx__ab__sltx__wderr__oflow__jtag__s.html#aff84b84cbcb307581438e87903aea4ae">port0</a>                        : 16;
<a name="l01276"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__wderr__oflow__jtag_1_1cvmx__mdbwx__ab__sltx__wderr__oflow__jtag__s.html#af6e106a8f1ae042d1367d6f3491001cd">01276</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__wderr__oflow__jtag_1_1cvmx__mdbwx__ab__sltx__wderr__oflow__jtag__s.html#af6e106a8f1ae042d1367d6f3491001cd">reserved_16_63</a>               : 48;
<a name="l01277"></a>01277 <span class="preprocessor">#endif</span>
<a name="l01278"></a>01278 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdbwx__ab__sltx__wderr__oflow__jtag.html#ad9abeb02684d4e1b1e5908e1401c04fe">s</a>;
<a name="l01279"></a><a class="code" href="unioncvmx__mdbwx__ab__sltx__wderr__oflow__jtag.html#abcf5df17c6cbc7ae3e8745b6b8956931">01279</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__ab__sltx__wderr__oflow__jtag_1_1cvmx__mdbwx__ab__sltx__wderr__oflow__jtag__s.html">cvmx_mdbwx_ab_sltx_wderr_oflow_jtag_s</a> <a class="code" href="unioncvmx__mdbwx__ab__sltx__wderr__oflow__jtag.html#abcf5df17c6cbc7ae3e8745b6b8956931">cnf75xx</a>;
<a name="l01280"></a>01280 };
<a name="l01281"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#a8a221bd568f748f1738fe247a0411e83">01281</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__ab__sltx__wderr__oflow__jtag.html" title="cvmx_mdbw::_ab_slt::_wderr_oflow_jtag">cvmx_mdbwx_ab_sltx_wderr_oflow_jtag</a> <a class="code" href="unioncvmx__mdbwx__ab__sltx__wderr__oflow__jtag.html" title="cvmx_mdbw::_ab_slt::_wderr_oflow_jtag">cvmx_mdbwx_ab_sltx_wderr_oflow_jtag_t</a>;
<a name="l01282"></a>01282 <span class="comment"></span>
<a name="l01283"></a>01283 <span class="comment">/**</span>
<a name="l01284"></a>01284 <span class="comment"> * cvmx_mdbw#_ab_slt#_wderr_uflow_jtag</span>
<a name="l01285"></a>01285 <span class="comment"> *</span>
<a name="l01286"></a>01286 <span class="comment"> * This register set, specfies the write DMA underflow error event logging of the job</span>
<a name="l01287"></a>01287 <span class="comment"> * tag, corresponding to the interrupt per MDBW per job slot.</span>
<a name="l01288"></a>01288 <span class="comment"> */</span>
<a name="l01289"></a><a class="code" href="unioncvmx__mdbwx__ab__sltx__wderr__uflow__jtag.html">01289</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__ab__sltx__wderr__uflow__jtag.html" title="cvmx_mdbw::_ab_slt::_wderr_uflow_jtag">cvmx_mdbwx_ab_sltx_wderr_uflow_jtag</a> {
<a name="l01290"></a><a class="code" href="unioncvmx__mdbwx__ab__sltx__wderr__uflow__jtag.html#a468d9c74f9d77c26d8d2f16f5d834d32">01290</a>     uint64_t <a class="code" href="unioncvmx__mdbwx__ab__sltx__wderr__uflow__jtag.html#a468d9c74f9d77c26d8d2f16f5d834d32">u64</a>;
<a name="l01291"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__wderr__uflow__jtag_1_1cvmx__mdbwx__ab__sltx__wderr__uflow__jtag__s.html">01291</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__ab__sltx__wderr__uflow__jtag_1_1cvmx__mdbwx__ab__sltx__wderr__uflow__jtag__s.html">cvmx_mdbwx_ab_sltx_wderr_uflow_jtag_s</a> {
<a name="l01292"></a>01292 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01293"></a>01293 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__wderr__uflow__jtag_1_1cvmx__mdbwx__ab__sltx__wderr__uflow__jtag__s.html#a9cedf3c844f9034ab50b49e828b8b52d">reserved_16_63</a>               : 48;
<a name="l01294"></a>01294     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__wderr__uflow__jtag_1_1cvmx__mdbwx__ab__sltx__wderr__uflow__jtag__s.html#ab8207d99dfd1ef55b4ca8619df2dbb8b">port0</a>                        : 16; <span class="comment">/**&lt; This set of bits, specifies the DMA port 0 job tag. */</span>
<a name="l01295"></a>01295 <span class="preprocessor">#else</span>
<a name="l01296"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__wderr__uflow__jtag_1_1cvmx__mdbwx__ab__sltx__wderr__uflow__jtag__s.html#ab8207d99dfd1ef55b4ca8619df2dbb8b">01296</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__wderr__uflow__jtag_1_1cvmx__mdbwx__ab__sltx__wderr__uflow__jtag__s.html#ab8207d99dfd1ef55b4ca8619df2dbb8b">port0</a>                        : 16;
<a name="l01297"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__wderr__uflow__jtag_1_1cvmx__mdbwx__ab__sltx__wderr__uflow__jtag__s.html#a9cedf3c844f9034ab50b49e828b8b52d">01297</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__wderr__uflow__jtag_1_1cvmx__mdbwx__ab__sltx__wderr__uflow__jtag__s.html#a9cedf3c844f9034ab50b49e828b8b52d">reserved_16_63</a>               : 48;
<a name="l01298"></a>01298 <span class="preprocessor">#endif</span>
<a name="l01299"></a>01299 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdbwx__ab__sltx__wderr__uflow__jtag.html#a776c1e0b361b8cbc928d9f2666a582f1">s</a>;
<a name="l01300"></a><a class="code" href="unioncvmx__mdbwx__ab__sltx__wderr__uflow__jtag.html#a8c7ecbd895646fe3107efc1027d81e26">01300</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__ab__sltx__wderr__uflow__jtag_1_1cvmx__mdbwx__ab__sltx__wderr__uflow__jtag__s.html">cvmx_mdbwx_ab_sltx_wderr_uflow_jtag_s</a> <a class="code" href="unioncvmx__mdbwx__ab__sltx__wderr__uflow__jtag.html#a8c7ecbd895646fe3107efc1027d81e26">cnf75xx</a>;
<a name="l01301"></a>01301 };
<a name="l01302"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#acabd6c2fb33eaec2644a2f5c625aa13c">01302</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__ab__sltx__wderr__uflow__jtag.html" title="cvmx_mdbw::_ab_slt::_wderr_uflow_jtag">cvmx_mdbwx_ab_sltx_wderr_uflow_jtag</a> <a class="code" href="unioncvmx__mdbwx__ab__sltx__wderr__uflow__jtag.html" title="cvmx_mdbw::_ab_slt::_wderr_uflow_jtag">cvmx_mdbwx_ab_sltx_wderr_uflow_jtag_t</a>;
<a name="l01303"></a>01303 <span class="comment"></span>
<a name="l01304"></a>01304 <span class="comment">/**</span>
<a name="l01305"></a>01305 <span class="comment"> * cvmx_mdbw#_ab_slt#_wr_fat_jtag</span>
<a name="l01306"></a>01306 <span class="comment"> *</span>
<a name="l01307"></a>01307 <span class="comment"> * This register set, specifies the write DMA fatal error event logging of the job tag,</span>
<a name="l01308"></a>01308 <span class="comment"> * corresponding to the interrupt message per MDBW per job slot.</span>
<a name="l01309"></a>01309 <span class="comment"> * register.</span>
<a name="l01310"></a>01310 <span class="comment"> */</span>
<a name="l01311"></a><a class="code" href="unioncvmx__mdbwx__ab__sltx__wr__fat__jtag.html">01311</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__ab__sltx__wr__fat__jtag.html" title="cvmx_mdbw::_ab_slt::_wr_fat_jtag">cvmx_mdbwx_ab_sltx_wr_fat_jtag</a> {
<a name="l01312"></a><a class="code" href="unioncvmx__mdbwx__ab__sltx__wr__fat__jtag.html#a3ee887493b0c4e92b6964b36ada26604">01312</a>     uint64_t <a class="code" href="unioncvmx__mdbwx__ab__sltx__wr__fat__jtag.html#a3ee887493b0c4e92b6964b36ada26604">u64</a>;
<a name="l01313"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__wr__fat__jtag_1_1cvmx__mdbwx__ab__sltx__wr__fat__jtag__s.html">01313</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__ab__sltx__wr__fat__jtag_1_1cvmx__mdbwx__ab__sltx__wr__fat__jtag__s.html">cvmx_mdbwx_ab_sltx_wr_fat_jtag_s</a> {
<a name="l01314"></a>01314 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01315"></a>01315 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__wr__fat__jtag_1_1cvmx__mdbwx__ab__sltx__wr__fat__jtag__s.html#a06dd7e39892779d26cb49ac4becfe107">reserved_16_63</a>               : 48;
<a name="l01316"></a>01316     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__wr__fat__jtag_1_1cvmx__mdbwx__ab__sltx__wr__fat__jtag__s.html#a4f6852e22707fccd562aa59b169e7033">port0</a>                        : 16; <span class="comment">/**&lt; This set of bits, specifies the DMA port 0 job tag. */</span>
<a name="l01317"></a>01317 <span class="preprocessor">#else</span>
<a name="l01318"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__wr__fat__jtag_1_1cvmx__mdbwx__ab__sltx__wr__fat__jtag__s.html#a4f6852e22707fccd562aa59b169e7033">01318</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__wr__fat__jtag_1_1cvmx__mdbwx__ab__sltx__wr__fat__jtag__s.html#a4f6852e22707fccd562aa59b169e7033">port0</a>                        : 16;
<a name="l01319"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__wr__fat__jtag_1_1cvmx__mdbwx__ab__sltx__wr__fat__jtag__s.html#a06dd7e39892779d26cb49ac4becfe107">01319</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__wr__fat__jtag_1_1cvmx__mdbwx__ab__sltx__wr__fat__jtag__s.html#a06dd7e39892779d26cb49ac4becfe107">reserved_16_63</a>               : 48;
<a name="l01320"></a>01320 <span class="preprocessor">#endif</span>
<a name="l01321"></a>01321 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdbwx__ab__sltx__wr__fat__jtag.html#a49cdbb5949e3f3bec5119e08ea2e1b81">s</a>;
<a name="l01322"></a><a class="code" href="unioncvmx__mdbwx__ab__sltx__wr__fat__jtag.html#aad865487a26279603d3e5b7153c77fbf">01322</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__ab__sltx__wr__fat__jtag_1_1cvmx__mdbwx__ab__sltx__wr__fat__jtag__s.html">cvmx_mdbwx_ab_sltx_wr_fat_jtag_s</a> <a class="code" href="unioncvmx__mdbwx__ab__sltx__wr__fat__jtag.html#aad865487a26279603d3e5b7153c77fbf">cnf75xx</a>;
<a name="l01323"></a>01323 };
<a name="l01324"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#a2845e1d2685a913b1c6d5c4f504b4968">01324</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__ab__sltx__wr__fat__jtag.html" title="cvmx_mdbw::_ab_slt::_wr_fat_jtag">cvmx_mdbwx_ab_sltx_wr_fat_jtag</a> <a class="code" href="unioncvmx__mdbwx__ab__sltx__wr__fat__jtag.html" title="cvmx_mdbw::_ab_slt::_wr_fat_jtag">cvmx_mdbwx_ab_sltx_wr_fat_jtag_t</a>;
<a name="l01325"></a>01325 <span class="comment"></span>
<a name="l01326"></a>01326 <span class="comment">/**</span>
<a name="l01327"></a>01327 <span class="comment"> * cvmx_mdbw#_ab_slt#_wr_nfat_jtag</span>
<a name="l01328"></a>01328 <span class="comment"> *</span>
<a name="l01329"></a>01329 <span class="comment"> * This register set, specifies the write DMA non-fatal error logging of the job tag,</span>
<a name="l01330"></a>01330 <span class="comment"> * corresponding to the interrupt message register per MDBW per job slot.</span>
<a name="l01331"></a>01331 <span class="comment"> */</span>
<a name="l01332"></a><a class="code" href="unioncvmx__mdbwx__ab__sltx__wr__nfat__jtag.html">01332</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__ab__sltx__wr__nfat__jtag.html" title="cvmx_mdbw::_ab_slt::_wr_nfat_jtag">cvmx_mdbwx_ab_sltx_wr_nfat_jtag</a> {
<a name="l01333"></a><a class="code" href="unioncvmx__mdbwx__ab__sltx__wr__nfat__jtag.html#a43d82bb093508eaca709ef4f1d3fa6dc">01333</a>     uint64_t <a class="code" href="unioncvmx__mdbwx__ab__sltx__wr__nfat__jtag.html#a43d82bb093508eaca709ef4f1d3fa6dc">u64</a>;
<a name="l01334"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__wr__nfat__jtag_1_1cvmx__mdbwx__ab__sltx__wr__nfat__jtag__s.html">01334</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__ab__sltx__wr__nfat__jtag_1_1cvmx__mdbwx__ab__sltx__wr__nfat__jtag__s.html">cvmx_mdbwx_ab_sltx_wr_nfat_jtag_s</a> {
<a name="l01335"></a>01335 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01336"></a>01336 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__wr__nfat__jtag_1_1cvmx__mdbwx__ab__sltx__wr__nfat__jtag__s.html#a8f45e87b0c15bfaed5e2ec8a56b5773c">reserved_16_63</a>               : 48;
<a name="l01337"></a>01337     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__wr__nfat__jtag_1_1cvmx__mdbwx__ab__sltx__wr__nfat__jtag__s.html#a6f74be3bcf4f9bd5f9270cddee79e532">port0</a>                        : 16; <span class="comment">/**&lt; This set of bits, specifies the DMA port 0 job tag. */</span>
<a name="l01338"></a>01338 <span class="preprocessor">#else</span>
<a name="l01339"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__wr__nfat__jtag_1_1cvmx__mdbwx__ab__sltx__wr__nfat__jtag__s.html#a6f74be3bcf4f9bd5f9270cddee79e532">01339</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__wr__nfat__jtag_1_1cvmx__mdbwx__ab__sltx__wr__nfat__jtag__s.html#a6f74be3bcf4f9bd5f9270cddee79e532">port0</a>                        : 16;
<a name="l01340"></a><a class="code" href="structcvmx__mdbwx__ab__sltx__wr__nfat__jtag_1_1cvmx__mdbwx__ab__sltx__wr__nfat__jtag__s.html#a8f45e87b0c15bfaed5e2ec8a56b5773c">01340</a>     uint64_t <a class="code" href="structcvmx__mdbwx__ab__sltx__wr__nfat__jtag_1_1cvmx__mdbwx__ab__sltx__wr__nfat__jtag__s.html#a8f45e87b0c15bfaed5e2ec8a56b5773c">reserved_16_63</a>               : 48;
<a name="l01341"></a>01341 <span class="preprocessor">#endif</span>
<a name="l01342"></a>01342 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdbwx__ab__sltx__wr__nfat__jtag.html#aacec368396814770f835201ab55305eb">s</a>;
<a name="l01343"></a><a class="code" href="unioncvmx__mdbwx__ab__sltx__wr__nfat__jtag.html#a29cec751637c1219a10ef49c9099ec17">01343</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__ab__sltx__wr__nfat__jtag_1_1cvmx__mdbwx__ab__sltx__wr__nfat__jtag__s.html">cvmx_mdbwx_ab_sltx_wr_nfat_jtag_s</a> <a class="code" href="unioncvmx__mdbwx__ab__sltx__wr__nfat__jtag.html#a29cec751637c1219a10ef49c9099ec17">cnf75xx</a>;
<a name="l01344"></a>01344 };
<a name="l01345"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#a70ae9dc323c3769669412dd48b76fe10">01345</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__ab__sltx__wr__nfat__jtag.html" title="cvmx_mdbw::_ab_slt::_wr_nfat_jtag">cvmx_mdbwx_ab_sltx_wr_nfat_jtag</a> <a class="code" href="unioncvmx__mdbwx__ab__sltx__wr__nfat__jtag.html" title="cvmx_mdbw::_ab_slt::_wr_nfat_jtag">cvmx_mdbwx_ab_sltx_wr_nfat_jtag_t</a>;
<a name="l01346"></a>01346 <span class="comment"></span>
<a name="l01347"></a>01347 <span class="comment">/**</span>
<a name="l01348"></a>01348 <span class="comment"> * cvmx_mdbw#_cfg</span>
<a name="l01349"></a>01349 <span class="comment"> *</span>
<a name="l01350"></a>01350 <span class="comment"> * This register set, specifies the configuration for each MDBW globally in terms of reset, clock</span>
<a name="l01351"></a>01351 <span class="comment"> * and priority levels.</span>
<a name="l01352"></a>01352 <span class="comment"> */</span>
<a name="l01353"></a><a class="code" href="unioncvmx__mdbwx__cfg.html">01353</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__cfg.html" title="cvmx_mdbw::_cfg">cvmx_mdbwx_cfg</a> {
<a name="l01354"></a><a class="code" href="unioncvmx__mdbwx__cfg.html#ae30c4191229461c2e753f7c3e63d4f4c">01354</a>     uint64_t <a class="code" href="unioncvmx__mdbwx__cfg.html#ae30c4191229461c2e753f7c3e63d4f4c">u64</a>;
<a name="l01355"></a><a class="code" href="structcvmx__mdbwx__cfg_1_1cvmx__mdbwx__cfg__s.html">01355</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__cfg_1_1cvmx__mdbwx__cfg__s.html">cvmx_mdbwx_cfg_s</a> {
<a name="l01356"></a>01356 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01357"></a>01357 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__cfg_1_1cvmx__mdbwx__cfg__s.html#af540262b23fe509502ff25dc847ac029">reserved_51_63</a>               : 13;
<a name="l01358"></a>01358     uint64_t <a class="code" href="structcvmx__mdbwx__cfg_1_1cvmx__mdbwx__cfg__s.html#a9e6ffec58d06a3e21b75ed93b12371a8">mdbw_done</a>                    : 1;  <span class="comment">/**&lt; This bit is set, after this register&apos;s [ENA] bit = 0, and indicates the MDBW has completed</span>
<a name="l01359"></a>01359 <span class="comment">                                                         clearing internal states corresponding to PSM Jobs. This bit must be set, before software</span>
<a name="l01360"></a>01360 <span class="comment">                                                         reenables the MDBW by setting [ENA] = 1. */</span>
<a name="l01361"></a>01361     uint64_t <a class="code" href="structcvmx__mdbwx__cfg_1_1cvmx__mdbwx__cfg__s.html#a8b6aab47f32041ae038c36e8eb1805c7">ab_done</a>                      : 1;  <span class="comment">/**&lt; This bit is used to indicate the MDBW has completed clearing internal states corresponding</span>
<a name="l01362"></a>01362 <span class="comment">                                                         to</span>
<a name="l01363"></a>01363 <span class="comment">                                                         an AB. This bit is reset by hardware after a MDBW is reenabled. */</span>
<a name="l01364"></a>01364     uint64_t <a class="code" href="structcvmx__mdbwx__cfg_1_1cvmx__mdbwx__cfg__s.html#a6937aeec1396c49a10155ce6c6bbd074">reserved_29_48</a>               : 20;
<a name="l01365"></a>01365     uint64_t <a class="code" href="structcvmx__mdbwx__cfg_1_1cvmx__mdbwx__cfg__s.html#a559050b5928cc561e117b0645a0bee39">mdbw_stopped</a>                 : 1;  <span class="comment">/**&lt; This bit is set, after this register&apos;s [ENA] bit = 0, and indicates the MDBW is busy</span>
<a name="l01366"></a>01366 <span class="comment">                                                         clearing internal states corresponding to PSM Jobs. This bit must be equal to 0, before</span>
<a name="l01367"></a>01367 <span class="comment">                                                         software reenables the MDBW by setting [ENA] = 1. */</span>
<a name="l01368"></a>01368     uint64_t <a class="code" href="structcvmx__mdbwx__cfg_1_1cvmx__mdbwx__cfg__s.html#a6b26ebee2ad41509895903e8b2d0b59e">reserved_25_27</a>               : 3;
<a name="l01369"></a>01369     uint64_t <a class="code" href="structcvmx__mdbwx__cfg_1_1cvmx__mdbwx__cfg__s.html#a0490f274c00464933a5090245ce088b0">ab_stopped</a>                   : 1;  <span class="comment">/**&lt; This bit is set indicates the MDBW is busy clearing internal states corresponding to an</span>
<a name="l01370"></a>01370 <span class="comment">                                                         AB. This bit must be equal to 0, before software reenables the AB by setting [AB_ENA] =</span>
<a name="l01371"></a>01371 <span class="comment">                                                         1. */</span>
<a name="l01372"></a>01372     uint64_t <a class="code" href="structcvmx__mdbwx__cfg_1_1cvmx__mdbwx__cfg__s.html#a7f10d9f33218f125011c07149768881c">reserved_21_23</a>               : 3;
<a name="l01373"></a>01373     uint64_t <a class="code" href="structcvmx__mdbwx__cfg_1_1cvmx__mdbwx__cfg__s.html#a82b6301e83c70f7e712f3aa4643befeb">ab_busy</a>                      : 1;  <span class="comment">/**&lt; This bit is set indicates the AB is busy processing a job. */</span>
<a name="l01374"></a>01374     uint64_t <a class="code" href="structcvmx__mdbwx__cfg_1_1cvmx__mdbwx__cfg__s.html#aeb75385fd803346eb7d08c3ee56396ec">reserved_17_19</a>               : 3;
<a name="l01375"></a>01375     uint64_t <a class="code" href="structcvmx__mdbwx__cfg_1_1cvmx__mdbwx__cfg__s.html#a5b72e03473e6769458d2be3f4c814af5">ab_ena</a>                       : 1;  <span class="comment">/**&lt; This bit defines the enable corresponding to the AB within the MDBW. */</span>
<a name="l01376"></a>01376     uint64_t <a class="code" href="structcvmx__mdbwx__cfg_1_1cvmx__mdbwx__cfg__s.html#a3ad688355a268bff97702f0e29ad7261">reserved_13_15</a>               : 3;
<a name="l01377"></a>01377     uint64_t <a class="code" href="structcvmx__mdbwx__cfg_1_1cvmx__mdbwx__cfg__s.html#a55faaaf42e3dc6ed38dec79e3256ee59">ab_clk_gating_ena</a>            : 1;  <span class="comment">/**&lt; Enables automatic clock gating to the MDBW data path. When enabled,</span>
<a name="l01378"></a>01378 <span class="comment">                                                         the MDBW clock is disabled when the DSP core is waiting on a WAITI</span>
<a name="l01379"></a>01379 <span class="comment">                                                         instruction and no DMA transfers in progress. When cleared to zero,</span>
<a name="l01380"></a>01380 <span class="comment">                                                         the clock is never gated. */</span>
<a name="l01381"></a>01381     uint64_t <a class="code" href="structcvmx__mdbwx__cfg_1_1cvmx__mdbwx__cfg__s.html#a413913d3ecdc46cb03a9a754b7397de0">reserved_5_11</a>                : 7;
<a name="l01382"></a>01382     uint64_t <a class="code" href="structcvmx__mdbwx__cfg_1_1cvmx__mdbwx__cfg__s.html#a292c4353c08cb03102f1c97c76ffdce1">ab_clk_ena</a>                   : 1;  <span class="comment">/**&lt; This bit specifies the enable for the conditional clock to the AB within the MDBW. */</span>
<a name="l01383"></a>01383     uint64_t <a class="code" href="structcvmx__mdbwx__cfg_1_1cvmx__mdbwx__cfg__s.html#a30e7feb58ea6f3f704e97c90f05e428e">reserved_3_3</a>                 : 1;
<a name="l01384"></a>01384     uint64_t <a class="code" href="structcvmx__mdbwx__cfg_1_1cvmx__mdbwx__cfg__s.html#ac9789f4da517a3dc198bf074bc403768">job_slot_ena</a>                 : 1;  <span class="comment">/**&lt; This bit enables MDBW job slot scheduling. Setting this bit = 0, all AB&apos;s will use slot 0</span>
<a name="l01385"></a>01385 <span class="comment">                                                         for all subsequent</span>
<a name="l01386"></a>01386 <span class="comment">                                                         jobs. Software must ensure the MDBW is in an idle state, i.e., without any active or</span>
<a name="l01387"></a>01387 <span class="comment">                                                         pending jobs enqueued, before setting this bit. */</span>
<a name="l01388"></a>01388     uint64_t <a class="code" href="structcvmx__mdbwx__cfg_1_1cvmx__mdbwx__cfg__s.html#aaa41d1358ba4d56ffd0249214a9aaf20">ena</a>                          : 1;  <span class="comment">/**&lt; This bit enables the MDBW. Setting this bit = 0, does not reset any MDBW CSR</span>
<a name="l01389"></a>01389 <span class="comment">                                                         setting or stats; it only resets the jmgr, amm logic. */</span>
<a name="l01390"></a>01390     uint64_t <a class="code" href="structcvmx__mdbwx__cfg_1_1cvmx__mdbwx__cfg__s.html#a072a53ac5fb7e4c5ad696c374dd72af4">clk_ena</a>                      : 1;  <span class="comment">/**&lt; This bit specifies the MDBW conditional clock enable. */</span>
<a name="l01391"></a>01391 <span class="preprocessor">#else</span>
<a name="l01392"></a><a class="code" href="structcvmx__mdbwx__cfg_1_1cvmx__mdbwx__cfg__s.html#a072a53ac5fb7e4c5ad696c374dd72af4">01392</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__cfg_1_1cvmx__mdbwx__cfg__s.html#a072a53ac5fb7e4c5ad696c374dd72af4">clk_ena</a>                      : 1;
<a name="l01393"></a><a class="code" href="structcvmx__mdbwx__cfg_1_1cvmx__mdbwx__cfg__s.html#aaa41d1358ba4d56ffd0249214a9aaf20">01393</a>     uint64_t <a class="code" href="structcvmx__mdbwx__cfg_1_1cvmx__mdbwx__cfg__s.html#aaa41d1358ba4d56ffd0249214a9aaf20">ena</a>                          : 1;
<a name="l01394"></a><a class="code" href="structcvmx__mdbwx__cfg_1_1cvmx__mdbwx__cfg__s.html#ac9789f4da517a3dc198bf074bc403768">01394</a>     uint64_t <a class="code" href="structcvmx__mdbwx__cfg_1_1cvmx__mdbwx__cfg__s.html#ac9789f4da517a3dc198bf074bc403768">job_slot_ena</a>                 : 1;
<a name="l01395"></a><a class="code" href="structcvmx__mdbwx__cfg_1_1cvmx__mdbwx__cfg__s.html#a30e7feb58ea6f3f704e97c90f05e428e">01395</a>     uint64_t <a class="code" href="structcvmx__mdbwx__cfg_1_1cvmx__mdbwx__cfg__s.html#a30e7feb58ea6f3f704e97c90f05e428e">reserved_3_3</a>                 : 1;
<a name="l01396"></a><a class="code" href="structcvmx__mdbwx__cfg_1_1cvmx__mdbwx__cfg__s.html#a292c4353c08cb03102f1c97c76ffdce1">01396</a>     uint64_t <a class="code" href="structcvmx__mdbwx__cfg_1_1cvmx__mdbwx__cfg__s.html#a292c4353c08cb03102f1c97c76ffdce1">ab_clk_ena</a>                   : 1;
<a name="l01397"></a><a class="code" href="structcvmx__mdbwx__cfg_1_1cvmx__mdbwx__cfg__s.html#a413913d3ecdc46cb03a9a754b7397de0">01397</a>     uint64_t <a class="code" href="structcvmx__mdbwx__cfg_1_1cvmx__mdbwx__cfg__s.html#a413913d3ecdc46cb03a9a754b7397de0">reserved_5_11</a>                : 7;
<a name="l01398"></a><a class="code" href="structcvmx__mdbwx__cfg_1_1cvmx__mdbwx__cfg__s.html#a55faaaf42e3dc6ed38dec79e3256ee59">01398</a>     uint64_t <a class="code" href="structcvmx__mdbwx__cfg_1_1cvmx__mdbwx__cfg__s.html#a55faaaf42e3dc6ed38dec79e3256ee59">ab_clk_gating_ena</a>            : 1;
<a name="l01399"></a><a class="code" href="structcvmx__mdbwx__cfg_1_1cvmx__mdbwx__cfg__s.html#a3ad688355a268bff97702f0e29ad7261">01399</a>     uint64_t <a class="code" href="structcvmx__mdbwx__cfg_1_1cvmx__mdbwx__cfg__s.html#a3ad688355a268bff97702f0e29ad7261">reserved_13_15</a>               : 3;
<a name="l01400"></a><a class="code" href="structcvmx__mdbwx__cfg_1_1cvmx__mdbwx__cfg__s.html#a5b72e03473e6769458d2be3f4c814af5">01400</a>     uint64_t <a class="code" href="structcvmx__mdbwx__cfg_1_1cvmx__mdbwx__cfg__s.html#a5b72e03473e6769458d2be3f4c814af5">ab_ena</a>                       : 1;
<a name="l01401"></a><a class="code" href="structcvmx__mdbwx__cfg_1_1cvmx__mdbwx__cfg__s.html#aeb75385fd803346eb7d08c3ee56396ec">01401</a>     uint64_t <a class="code" href="structcvmx__mdbwx__cfg_1_1cvmx__mdbwx__cfg__s.html#aeb75385fd803346eb7d08c3ee56396ec">reserved_17_19</a>               : 3;
<a name="l01402"></a><a class="code" href="structcvmx__mdbwx__cfg_1_1cvmx__mdbwx__cfg__s.html#a82b6301e83c70f7e712f3aa4643befeb">01402</a>     uint64_t <a class="code" href="structcvmx__mdbwx__cfg_1_1cvmx__mdbwx__cfg__s.html#a82b6301e83c70f7e712f3aa4643befeb">ab_busy</a>                      : 1;
<a name="l01403"></a><a class="code" href="structcvmx__mdbwx__cfg_1_1cvmx__mdbwx__cfg__s.html#a7f10d9f33218f125011c07149768881c">01403</a>     uint64_t <a class="code" href="structcvmx__mdbwx__cfg_1_1cvmx__mdbwx__cfg__s.html#a7f10d9f33218f125011c07149768881c">reserved_21_23</a>               : 3;
<a name="l01404"></a><a class="code" href="structcvmx__mdbwx__cfg_1_1cvmx__mdbwx__cfg__s.html#a0490f274c00464933a5090245ce088b0">01404</a>     uint64_t <a class="code" href="structcvmx__mdbwx__cfg_1_1cvmx__mdbwx__cfg__s.html#a0490f274c00464933a5090245ce088b0">ab_stopped</a>                   : 1;
<a name="l01405"></a><a class="code" href="structcvmx__mdbwx__cfg_1_1cvmx__mdbwx__cfg__s.html#a6b26ebee2ad41509895903e8b2d0b59e">01405</a>     uint64_t <a class="code" href="structcvmx__mdbwx__cfg_1_1cvmx__mdbwx__cfg__s.html#a6b26ebee2ad41509895903e8b2d0b59e">reserved_25_27</a>               : 3;
<a name="l01406"></a><a class="code" href="structcvmx__mdbwx__cfg_1_1cvmx__mdbwx__cfg__s.html#a559050b5928cc561e117b0645a0bee39">01406</a>     uint64_t <a class="code" href="structcvmx__mdbwx__cfg_1_1cvmx__mdbwx__cfg__s.html#a559050b5928cc561e117b0645a0bee39">mdbw_stopped</a>                 : 1;
<a name="l01407"></a><a class="code" href="structcvmx__mdbwx__cfg_1_1cvmx__mdbwx__cfg__s.html#a6937aeec1396c49a10155ce6c6bbd074">01407</a>     uint64_t <a class="code" href="structcvmx__mdbwx__cfg_1_1cvmx__mdbwx__cfg__s.html#a6937aeec1396c49a10155ce6c6bbd074">reserved_29_48</a>               : 20;
<a name="l01408"></a><a class="code" href="structcvmx__mdbwx__cfg_1_1cvmx__mdbwx__cfg__s.html#a8b6aab47f32041ae038c36e8eb1805c7">01408</a>     uint64_t <a class="code" href="structcvmx__mdbwx__cfg_1_1cvmx__mdbwx__cfg__s.html#a8b6aab47f32041ae038c36e8eb1805c7">ab_done</a>                      : 1;
<a name="l01409"></a><a class="code" href="structcvmx__mdbwx__cfg_1_1cvmx__mdbwx__cfg__s.html#a9e6ffec58d06a3e21b75ed93b12371a8">01409</a>     uint64_t <a class="code" href="structcvmx__mdbwx__cfg_1_1cvmx__mdbwx__cfg__s.html#a9e6ffec58d06a3e21b75ed93b12371a8">mdbw_done</a>                    : 1;
<a name="l01410"></a><a class="code" href="structcvmx__mdbwx__cfg_1_1cvmx__mdbwx__cfg__s.html#af540262b23fe509502ff25dc847ac029">01410</a>     uint64_t <a class="code" href="structcvmx__mdbwx__cfg_1_1cvmx__mdbwx__cfg__s.html#af540262b23fe509502ff25dc847ac029">reserved_51_63</a>               : 13;
<a name="l01411"></a>01411 <span class="preprocessor">#endif</span>
<a name="l01412"></a>01412 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdbwx__cfg.html#a96f7db32cebbf24ca5cba8e2061c162e">s</a>;
<a name="l01413"></a><a class="code" href="unioncvmx__mdbwx__cfg.html#af5c753531bc6616b34356d09b59f7fc9">01413</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__cfg_1_1cvmx__mdbwx__cfg__s.html">cvmx_mdbwx_cfg_s</a>               <a class="code" href="unioncvmx__mdbwx__cfg.html#af5c753531bc6616b34356d09b59f7fc9">cnf75xx</a>;
<a name="l01414"></a>01414 };
<a name="l01415"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#a4df5c13aa9aea810f99673ca8433dff6">01415</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__cfg.html" title="cvmx_mdbw::_cfg">cvmx_mdbwx_cfg</a> <a class="code" href="unioncvmx__mdbwx__cfg.html" title="cvmx_mdbw::_cfg">cvmx_mdbwx_cfg_t</a>;
<a name="l01416"></a>01416 <span class="comment"></span>
<a name="l01417"></a>01417 <span class="comment">/**</span>
<a name="l01418"></a>01418 <span class="comment"> * cvmx_mdbw#_debug1</span>
<a name="l01419"></a>01419 <span class="comment"> */</span>
<a name="l01420"></a><a class="code" href="unioncvmx__mdbwx__debug1.html">01420</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__debug1.html" title="cvmx_mdbw::_debug1">cvmx_mdbwx_debug1</a> {
<a name="l01421"></a><a class="code" href="unioncvmx__mdbwx__debug1.html#ab75038489d0783f5b12f5da14fb55c7c">01421</a>     uint64_t <a class="code" href="unioncvmx__mdbwx__debug1.html#ab75038489d0783f5b12f5da14fb55c7c">u64</a>;
<a name="l01422"></a><a class="code" href="structcvmx__mdbwx__debug1_1_1cvmx__mdbwx__debug1__s.html">01422</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__debug1_1_1cvmx__mdbwx__debug1__s.html">cvmx_mdbwx_debug1_s</a> {
<a name="l01423"></a>01423 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01424"></a>01424 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__debug1_1_1cvmx__mdbwx__debug1__s.html#a782976d7afcac8a3e4671a8ccce7ae54">master_reset_n</a>               : 1;  <span class="comment">/**&lt; N/A */</span>
<a name="l01425"></a>01425     uint64_t <a class="code" href="structcvmx__mdbwx__debug1_1_1cvmx__mdbwx__debug1__s.html#a4ed9317dcce15f226b771b06983c8727">cfg_arb_sel</a>                  : 1;  <span class="comment">/**&lt; N/A */</span>
<a name="l01426"></a>01426     uint64_t <a class="code" href="structcvmx__mdbwx__debug1_1_1cvmx__mdbwx__debug1__s.html#a34fa82425027334370b7e8c7da22f831">reserved_1_61</a>                : 61;
<a name="l01427"></a>01427     uint64_t <a class="code" href="structcvmx__mdbwx__debug1_1_1cvmx__mdbwx__debug1__s.html#ab975caa4d4dd42fbbbffd449f8cea00a">amm_dbg_en</a>                   : 1;  <span class="comment">/**&lt; Enables the AMM debug mux data on the bus. As this muxs data from SRAM and flp_fif&apos;s, this</span>
<a name="l01428"></a>01428 <span class="comment">                                                         bit gates unqualified data. */</span>
<a name="l01429"></a>01429 <span class="preprocessor">#else</span>
<a name="l01430"></a><a class="code" href="structcvmx__mdbwx__debug1_1_1cvmx__mdbwx__debug1__s.html#ab975caa4d4dd42fbbbffd449f8cea00a">01430</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__debug1_1_1cvmx__mdbwx__debug1__s.html#ab975caa4d4dd42fbbbffd449f8cea00a">amm_dbg_en</a>                   : 1;
<a name="l01431"></a><a class="code" href="structcvmx__mdbwx__debug1_1_1cvmx__mdbwx__debug1__s.html#a34fa82425027334370b7e8c7da22f831">01431</a>     uint64_t <a class="code" href="structcvmx__mdbwx__debug1_1_1cvmx__mdbwx__debug1__s.html#a34fa82425027334370b7e8c7da22f831">reserved_1_61</a>                : 61;
<a name="l01432"></a><a class="code" href="structcvmx__mdbwx__debug1_1_1cvmx__mdbwx__debug1__s.html#a4ed9317dcce15f226b771b06983c8727">01432</a>     uint64_t <a class="code" href="structcvmx__mdbwx__debug1_1_1cvmx__mdbwx__debug1__s.html#a4ed9317dcce15f226b771b06983c8727">cfg_arb_sel</a>                  : 1;
<a name="l01433"></a><a class="code" href="structcvmx__mdbwx__debug1_1_1cvmx__mdbwx__debug1__s.html#a782976d7afcac8a3e4671a8ccce7ae54">01433</a>     uint64_t <a class="code" href="structcvmx__mdbwx__debug1_1_1cvmx__mdbwx__debug1__s.html#a782976d7afcac8a3e4671a8ccce7ae54">master_reset_n</a>               : 1;
<a name="l01434"></a>01434 <span class="preprocessor">#endif</span>
<a name="l01435"></a>01435 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdbwx__debug1.html#a027e8b38c225ac0ddfeda673eb056b02">s</a>;
<a name="l01436"></a><a class="code" href="unioncvmx__mdbwx__debug1.html#a1d46cba0c6d2518ec0ad63e36e1d1e35">01436</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__debug1_1_1cvmx__mdbwx__debug1__s.html">cvmx_mdbwx_debug1_s</a>            <a class="code" href="unioncvmx__mdbwx__debug1.html#a1d46cba0c6d2518ec0ad63e36e1d1e35">cnf75xx</a>;
<a name="l01437"></a>01437 };
<a name="l01438"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#ab00e6a0b738955106bdaf196ff1a237d">01438</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__debug1.html" title="cvmx_mdbw::_debug1">cvmx_mdbwx_debug1</a> <a class="code" href="unioncvmx__mdbwx__debug1.html" title="cvmx_mdbw::_debug1">cvmx_mdbwx_debug1_t</a>;
<a name="l01439"></a>01439 <span class="comment"></span>
<a name="l01440"></a>01440 <span class="comment">/**</span>
<a name="l01441"></a>01441 <span class="comment"> * cvmx_mdbw#_dma_error_jce_w0</span>
<a name="l01442"></a>01442 <span class="comment"> *</span>
<a name="l01443"></a>01443 <span class="comment"> * This register set, specifies the DMA error job completion message word 0 per MDBW.</span>
<a name="l01444"></a>01444 <span class="comment"> *</span>
<a name="l01445"></a>01445 <span class="comment"> */</span>
<a name="l01446"></a><a class="code" href="unioncvmx__mdbwx__dma__error__jce__w0.html">01446</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__dma__error__jce__w0.html" title="cvmx_mdbw::_dma_error_jce_w0">cvmx_mdbwx_dma_error_jce_w0</a> {
<a name="l01447"></a><a class="code" href="unioncvmx__mdbwx__dma__error__jce__w0.html#ae2fb9523f3513aa8e95302ca4d702572">01447</a>     uint64_t <a class="code" href="unioncvmx__mdbwx__dma__error__jce__w0.html#ae2fb9523f3513aa8e95302ca4d702572">u64</a>;
<a name="l01448"></a><a class="code" href="structcvmx__mdbwx__dma__error__jce__w0_1_1cvmx__mdbwx__dma__error__jce__w0__s.html">01448</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__dma__error__jce__w0_1_1cvmx__mdbwx__dma__error__jce__w0__s.html">cvmx_mdbwx_dma_error_jce_w0_s</a> {
<a name="l01449"></a>01449 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01450"></a>01450 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__dma__error__jce__w0_1_1cvmx__mdbwx__dma__error__jce__w0__s.html#a0f1fc8b6138836edbf06ab2d41cc367c">ls_word</a>                      : 64; <span class="comment">/**&lt; This set of bits, specifies the word 0 for a DMA error job completion status to send to</span>
<a name="l01451"></a>01451 <span class="comment">                                                         PSM &lt;w1,w0&gt;. */</span>
<a name="l01452"></a>01452 <span class="preprocessor">#else</span>
<a name="l01453"></a><a class="code" href="structcvmx__mdbwx__dma__error__jce__w0_1_1cvmx__mdbwx__dma__error__jce__w0__s.html#a0f1fc8b6138836edbf06ab2d41cc367c">01453</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__dma__error__jce__w0_1_1cvmx__mdbwx__dma__error__jce__w0__s.html#a0f1fc8b6138836edbf06ab2d41cc367c">ls_word</a>                      : 64;
<a name="l01454"></a>01454 <span class="preprocessor">#endif</span>
<a name="l01455"></a>01455 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdbwx__dma__error__jce__w0.html#a649ebfd5d587444f0d80b820b67c14e0">s</a>;
<a name="l01456"></a><a class="code" href="unioncvmx__mdbwx__dma__error__jce__w0.html#a29ea1121ea990334185aba7187be4e13">01456</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__dma__error__jce__w0_1_1cvmx__mdbwx__dma__error__jce__w0__s.html">cvmx_mdbwx_dma_error_jce_w0_s</a>  <a class="code" href="unioncvmx__mdbwx__dma__error__jce__w0.html#a29ea1121ea990334185aba7187be4e13">cnf75xx</a>;
<a name="l01457"></a>01457 };
<a name="l01458"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#a2852dd603ed1769fb37095caf88f3448">01458</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__dma__error__jce__w0.html" title="cvmx_mdbw::_dma_error_jce_w0">cvmx_mdbwx_dma_error_jce_w0</a> <a class="code" href="unioncvmx__mdbwx__dma__error__jce__w0.html" title="cvmx_mdbw::_dma_error_jce_w0">cvmx_mdbwx_dma_error_jce_w0_t</a>;
<a name="l01459"></a>01459 <span class="comment"></span>
<a name="l01460"></a>01460 <span class="comment">/**</span>
<a name="l01461"></a>01461 <span class="comment"> * cvmx_mdbw#_dma_error_jce_w1</span>
<a name="l01462"></a>01462 <span class="comment"> *</span>
<a name="l01463"></a>01463 <span class="comment"> * This register set, specifies the DMA error job completion message word 1 per MDBW.</span>
<a name="l01464"></a>01464 <span class="comment"> *</span>
<a name="l01465"></a>01465 <span class="comment"> */</span>
<a name="l01466"></a><a class="code" href="unioncvmx__mdbwx__dma__error__jce__w1.html">01466</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__dma__error__jce__w1.html" title="cvmx_mdbw::_dma_error_jce_w1">cvmx_mdbwx_dma_error_jce_w1</a> {
<a name="l01467"></a><a class="code" href="unioncvmx__mdbwx__dma__error__jce__w1.html#a0c0ec3524a1c8efde4b80b315d87b0f7">01467</a>     uint64_t <a class="code" href="unioncvmx__mdbwx__dma__error__jce__w1.html#a0c0ec3524a1c8efde4b80b315d87b0f7">u64</a>;
<a name="l01468"></a><a class="code" href="structcvmx__mdbwx__dma__error__jce__w1_1_1cvmx__mdbwx__dma__error__jce__w1__s.html">01468</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__dma__error__jce__w1_1_1cvmx__mdbwx__dma__error__jce__w1__s.html">cvmx_mdbwx_dma_error_jce_w1_s</a> {
<a name="l01469"></a>01469 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01470"></a>01470 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__dma__error__jce__w1_1_1cvmx__mdbwx__dma__error__jce__w1__s.html#aea672c38ed7485a52a909fb27167f11e">ls_word</a>                      : 64; <span class="comment">/**&lt; This set of bits defines the word 1 for a DMA error job completion status to send to PSM &lt;w1,w0&gt;. */</span>
<a name="l01471"></a>01471 <span class="preprocessor">#else</span>
<a name="l01472"></a><a class="code" href="structcvmx__mdbwx__dma__error__jce__w1_1_1cvmx__mdbwx__dma__error__jce__w1__s.html#aea672c38ed7485a52a909fb27167f11e">01472</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__dma__error__jce__w1_1_1cvmx__mdbwx__dma__error__jce__w1__s.html#aea672c38ed7485a52a909fb27167f11e">ls_word</a>                      : 64;
<a name="l01473"></a>01473 <span class="preprocessor">#endif</span>
<a name="l01474"></a>01474 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdbwx__dma__error__jce__w1.html#a5fb6d2f99acd06aa7450ad7a96025395">s</a>;
<a name="l01475"></a><a class="code" href="unioncvmx__mdbwx__dma__error__jce__w1.html#a55e70f041fea5084fea4dbf44353f320">01475</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__dma__error__jce__w1_1_1cvmx__mdbwx__dma__error__jce__w1__s.html">cvmx_mdbwx_dma_error_jce_w1_s</a>  <a class="code" href="unioncvmx__mdbwx__dma__error__jce__w1.html#a55e70f041fea5084fea4dbf44353f320">cnf75xx</a>;
<a name="l01476"></a>01476 };
<a name="l01477"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#afc3b359e54bbd771865098e95a062fd1">01477</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__dma__error__jce__w1.html" title="cvmx_mdbw::_dma_error_jce_w1">cvmx_mdbwx_dma_error_jce_w1</a> <a class="code" href="unioncvmx__mdbwx__dma__error__jce__w1.html" title="cvmx_mdbw::_dma_error_jce_w1">cvmx_mdbwx_dma_error_jce_w1_t</a>;
<a name="l01478"></a>01478 <span class="comment"></span>
<a name="l01479"></a>01479 <span class="comment">/**</span>
<a name="l01480"></a>01480 <span class="comment"> * cvmx_mdbw#_dv_scratch</span>
<a name="l01481"></a>01481 <span class="comment"> */</span>
<a name="l01482"></a><a class="code" href="unioncvmx__mdbwx__dv__scratch.html">01482</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__dv__scratch.html" title="cvmx_mdbw::_dv_scratch">cvmx_mdbwx_dv_scratch</a> {
<a name="l01483"></a><a class="code" href="unioncvmx__mdbwx__dv__scratch.html#abded6da96af03ff0c3ae61bb927838b2">01483</a>     uint64_t <a class="code" href="unioncvmx__mdbwx__dv__scratch.html#abded6da96af03ff0c3ae61bb927838b2">u64</a>;
<a name="l01484"></a><a class="code" href="structcvmx__mdbwx__dv__scratch_1_1cvmx__mdbwx__dv__scratch__s.html">01484</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__dv__scratch_1_1cvmx__mdbwx__dv__scratch__s.html">cvmx_mdbwx_dv_scratch_s</a> {
<a name="l01485"></a>01485 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01486"></a>01486 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__dv__scratch_1_1cvmx__mdbwx__dv__scratch__s.html#a2ba577f538f82321a7fc715a843ec262">it</a>                           : 64; <span class="comment">/**&lt; N/A */</span>
<a name="l01487"></a>01487 <span class="preprocessor">#else</span>
<a name="l01488"></a><a class="code" href="structcvmx__mdbwx__dv__scratch_1_1cvmx__mdbwx__dv__scratch__s.html#a2ba577f538f82321a7fc715a843ec262">01488</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__dv__scratch_1_1cvmx__mdbwx__dv__scratch__s.html#a2ba577f538f82321a7fc715a843ec262">it</a>                           : 64;
<a name="l01489"></a>01489 <span class="preprocessor">#endif</span>
<a name="l01490"></a>01490 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdbwx__dv__scratch.html#ac23dc0295712c57e7aacee75b17c799f">s</a>;
<a name="l01491"></a><a class="code" href="unioncvmx__mdbwx__dv__scratch.html#a4a813ffed04cd4ac9fe31f14f080fdcc">01491</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__dv__scratch_1_1cvmx__mdbwx__dv__scratch__s.html">cvmx_mdbwx_dv_scratch_s</a>        <a class="code" href="unioncvmx__mdbwx__dv__scratch.html#a4a813ffed04cd4ac9fe31f14f080fdcc">cnf75xx</a>;
<a name="l01492"></a>01492 };
<a name="l01493"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#a16999999b2156f067f27c218e772f700">01493</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__dv__scratch.html" title="cvmx_mdbw::_dv_scratch">cvmx_mdbwx_dv_scratch</a> <a class="code" href="unioncvmx__mdbwx__dv__scratch.html" title="cvmx_mdbw::_dv_scratch">cvmx_mdbwx_dv_scratch_t</a>;
<a name="l01494"></a>01494 <span class="comment"></span>
<a name="l01495"></a>01495 <span class="comment">/**</span>
<a name="l01496"></a>01496 <span class="comment"> * cvmx_mdbw#_eco</span>
<a name="l01497"></a>01497 <span class="comment"> */</span>
<a name="l01498"></a><a class="code" href="unioncvmx__mdbwx__eco.html">01498</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__eco.html" title="cvmx_mdbw::_eco">cvmx_mdbwx_eco</a> {
<a name="l01499"></a><a class="code" href="unioncvmx__mdbwx__eco.html#a4988490f40b8d101e050d1ce7576a5c8">01499</a>     uint64_t <a class="code" href="unioncvmx__mdbwx__eco.html#a4988490f40b8d101e050d1ce7576a5c8">u64</a>;
<a name="l01500"></a><a class="code" href="structcvmx__mdbwx__eco_1_1cvmx__mdbwx__eco__s.html">01500</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__eco_1_1cvmx__mdbwx__eco__s.html">cvmx_mdbwx_eco_s</a> {
<a name="l01501"></a>01501 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01502"></a>01502 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__eco_1_1cvmx__mdbwx__eco__s.html#a6a7ae5c76df7a19fc93041e830c03cbd">eco_rw</a>                       : 64; <span class="comment">/**&lt; N/A */</span>
<a name="l01503"></a>01503 <span class="preprocessor">#else</span>
<a name="l01504"></a><a class="code" href="structcvmx__mdbwx__eco_1_1cvmx__mdbwx__eco__s.html#a6a7ae5c76df7a19fc93041e830c03cbd">01504</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__eco_1_1cvmx__mdbwx__eco__s.html#a6a7ae5c76df7a19fc93041e830c03cbd">eco_rw</a>                       : 64;
<a name="l01505"></a>01505 <span class="preprocessor">#endif</span>
<a name="l01506"></a>01506 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdbwx__eco.html#a52cc056825a37c1854e2a652a7ccaf29">s</a>;
<a name="l01507"></a><a class="code" href="unioncvmx__mdbwx__eco.html#a86706ae9d8ddc77058e47c2ab9329a91">01507</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__eco_1_1cvmx__mdbwx__eco__s.html">cvmx_mdbwx_eco_s</a>               <a class="code" href="unioncvmx__mdbwx__eco.html#a86706ae9d8ddc77058e47c2ab9329a91">cnf75xx</a>;
<a name="l01508"></a>01508 };
<a name="l01509"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#a2edd29a902fb7bd550ad234f9d159365">01509</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__eco.html" title="cvmx_mdbw::_eco">cvmx_mdbwx_eco</a> <a class="code" href="unioncvmx__mdbwx__eco.html" title="cvmx_mdbw::_eco">cvmx_mdbwx_eco_t</a>;
<a name="l01510"></a>01510 <span class="comment"></span>
<a name="l01511"></a>01511 <span class="comment">/**</span>
<a name="l01512"></a>01512 <span class="comment"> * cvmx_mdbw#_err_stat0</span>
<a name="l01513"></a>01513 <span class="comment"> *</span>
<a name="l01514"></a>01514 <span class="comment"> * This register set, specifies the statistic for the number of errors (except SBE&apos;s and</span>
<a name="l01515"></a>01515 <span class="comment"> * DBE&apos;s) per MDBW.</span>
<a name="l01516"></a>01516 <span class="comment"> */</span>
<a name="l01517"></a><a class="code" href="unioncvmx__mdbwx__err__stat0.html">01517</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__err__stat0.html" title="cvmx_mdbw::_err_stat0">cvmx_mdbwx_err_stat0</a> {
<a name="l01518"></a><a class="code" href="unioncvmx__mdbwx__err__stat0.html#abd854c9a154eca1083ee3f2203352903">01518</a>     uint64_t <a class="code" href="unioncvmx__mdbwx__err__stat0.html#abd854c9a154eca1083ee3f2203352903">u64</a>;
<a name="l01519"></a><a class="code" href="structcvmx__mdbwx__err__stat0_1_1cvmx__mdbwx__err__stat0__s.html">01519</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__err__stat0_1_1cvmx__mdbwx__err__stat0__s.html">cvmx_mdbwx_err_stat0_s</a> {
<a name="l01520"></a>01520 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01521"></a>01521 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__err__stat0_1_1cvmx__mdbwx__err__stat0__s.html#a24d042d895a2b7e022ab418605801175">nfat_err_stat</a>                : 32; <span class="comment">/**&lt; This set of bits, specifies the statistic counter value of non-fatal errors. */</span>
<a name="l01522"></a>01522     uint64_t <a class="code" href="structcvmx__mdbwx__err__stat0_1_1cvmx__mdbwx__err__stat0__s.html#a1574938ce0fdbb7e26791897c9e0cddd">fat_err_stat</a>                 : 32; <span class="comment">/**&lt; This set of bits, specifies the statistic counter value of fatal errors. */</span>
<a name="l01523"></a>01523 <span class="preprocessor">#else</span>
<a name="l01524"></a><a class="code" href="structcvmx__mdbwx__err__stat0_1_1cvmx__mdbwx__err__stat0__s.html#a1574938ce0fdbb7e26791897c9e0cddd">01524</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__err__stat0_1_1cvmx__mdbwx__err__stat0__s.html#a1574938ce0fdbb7e26791897c9e0cddd">fat_err_stat</a>                 : 32;
<a name="l01525"></a><a class="code" href="structcvmx__mdbwx__err__stat0_1_1cvmx__mdbwx__err__stat0__s.html#a24d042d895a2b7e022ab418605801175">01525</a>     uint64_t <a class="code" href="structcvmx__mdbwx__err__stat0_1_1cvmx__mdbwx__err__stat0__s.html#a24d042d895a2b7e022ab418605801175">nfat_err_stat</a>                : 32;
<a name="l01526"></a>01526 <span class="preprocessor">#endif</span>
<a name="l01527"></a>01527 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdbwx__err__stat0.html#a7783a523d729be015630a99d524f3ddf">s</a>;
<a name="l01528"></a><a class="code" href="unioncvmx__mdbwx__err__stat0.html#a90b303f200085f4b613234d9aa07b40a">01528</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__err__stat0_1_1cvmx__mdbwx__err__stat0__s.html">cvmx_mdbwx_err_stat0_s</a>         <a class="code" href="unioncvmx__mdbwx__err__stat0.html#a90b303f200085f4b613234d9aa07b40a">cnf75xx</a>;
<a name="l01529"></a>01529 };
<a name="l01530"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#ad2205974d247f6a3614c18850916aae6">01530</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__err__stat0.html" title="cvmx_mdbw::_err_stat0">cvmx_mdbwx_err_stat0</a> <a class="code" href="unioncvmx__mdbwx__err__stat0.html" title="cvmx_mdbw::_err_stat0">cvmx_mdbwx_err_stat0_t</a>;
<a name="l01531"></a>01531 <span class="comment"></span>
<a name="l01532"></a>01532 <span class="comment">/**</span>
<a name="l01533"></a>01533 <span class="comment"> * cvmx_mdbw#_err_stat1</span>
<a name="l01534"></a>01534 <span class="comment"> *</span>
<a name="l01535"></a>01535 <span class="comment"> * This register set, specifies the statistic for the number of DMA errors per MDBW.</span>
<a name="l01536"></a>01536 <span class="comment"> *</span>
<a name="l01537"></a>01537 <span class="comment"> */</span>
<a name="l01538"></a><a class="code" href="unioncvmx__mdbwx__err__stat1.html">01538</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__err__stat1.html" title="cvmx_mdbw::_err_stat1">cvmx_mdbwx_err_stat1</a> {
<a name="l01539"></a><a class="code" href="unioncvmx__mdbwx__err__stat1.html#af998f26e3c778fb167757ac90d955b55">01539</a>     uint64_t <a class="code" href="unioncvmx__mdbwx__err__stat1.html#af998f26e3c778fb167757ac90d955b55">u64</a>;
<a name="l01540"></a><a class="code" href="structcvmx__mdbwx__err__stat1_1_1cvmx__mdbwx__err__stat1__s.html">01540</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__err__stat1_1_1cvmx__mdbwx__err__stat1__s.html">cvmx_mdbwx_err_stat1_s</a> {
<a name="l01541"></a>01541 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01542"></a>01542 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__err__stat1_1_1cvmx__mdbwx__err__stat1__s.html#afc16c358aae8333b91a1e1a33831f596">reserved_32_63</a>               : 32;
<a name="l01543"></a>01543     uint64_t <a class="code" href="structcvmx__mdbwx__err__stat1_1_1cvmx__mdbwx__err__stat1__s.html#ae10b0901c134674882c70d6e2325b26f">dma_err_stat</a>                 : 32; <span class="comment">/**&lt; This set of bits, specifies the number of DMA errors. */</span>
<a name="l01544"></a>01544 <span class="preprocessor">#else</span>
<a name="l01545"></a><a class="code" href="structcvmx__mdbwx__err__stat1_1_1cvmx__mdbwx__err__stat1__s.html#ae10b0901c134674882c70d6e2325b26f">01545</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__err__stat1_1_1cvmx__mdbwx__err__stat1__s.html#ae10b0901c134674882c70d6e2325b26f">dma_err_stat</a>                 : 32;
<a name="l01546"></a><a class="code" href="structcvmx__mdbwx__err__stat1_1_1cvmx__mdbwx__err__stat1__s.html#afc16c358aae8333b91a1e1a33831f596">01546</a>     uint64_t <a class="code" href="structcvmx__mdbwx__err__stat1_1_1cvmx__mdbwx__err__stat1__s.html#afc16c358aae8333b91a1e1a33831f596">reserved_32_63</a>               : 32;
<a name="l01547"></a>01547 <span class="preprocessor">#endif</span>
<a name="l01548"></a>01548 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdbwx__err__stat1.html#ab547cd863f42695d5c83ecb7eb07640d">s</a>;
<a name="l01549"></a><a class="code" href="unioncvmx__mdbwx__err__stat1.html#a08532b7710e25d9273b4190d1bc3239b">01549</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__err__stat1_1_1cvmx__mdbwx__err__stat1__s.html">cvmx_mdbwx_err_stat1_s</a>         <a class="code" href="unioncvmx__mdbwx__err__stat1.html#a08532b7710e25d9273b4190d1bc3239b">cnf75xx</a>;
<a name="l01550"></a>01550 };
<a name="l01551"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#a01594174924100e7f3f3643525dbdfbc">01551</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__err__stat1.html" title="cvmx_mdbw::_err_stat1">cvmx_mdbwx_err_stat1</a> <a class="code" href="unioncvmx__mdbwx__err__stat1.html" title="cvmx_mdbw::_err_stat1">cvmx_mdbwx_err_stat1_t</a>;
<a name="l01552"></a>01552 <span class="comment"></span>
<a name="l01553"></a>01553 <span class="comment">/**</span>
<a name="l01554"></a>01554 <span class="comment"> * cvmx_mdbw#_fatal_error_jce_w0</span>
<a name="l01555"></a>01555 <span class="comment"> *</span>
<a name="l01556"></a>01556 <span class="comment"> * This register set, specifies fatal error job completion message word 0 per MDBW.</span>
<a name="l01557"></a>01557 <span class="comment"> *</span>
<a name="l01558"></a>01558 <span class="comment"> */</span>
<a name="l01559"></a><a class="code" href="unioncvmx__mdbwx__fatal__error__jce__w0.html">01559</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__fatal__error__jce__w0.html" title="cvmx_mdbw::_fatal_error_jce_w0">cvmx_mdbwx_fatal_error_jce_w0</a> {
<a name="l01560"></a><a class="code" href="unioncvmx__mdbwx__fatal__error__jce__w0.html#a3bb0ff45029903d8b7e541915a96abf7">01560</a>     uint64_t <a class="code" href="unioncvmx__mdbwx__fatal__error__jce__w0.html#a3bb0ff45029903d8b7e541915a96abf7">u64</a>;
<a name="l01561"></a><a class="code" href="structcvmx__mdbwx__fatal__error__jce__w0_1_1cvmx__mdbwx__fatal__error__jce__w0__s.html">01561</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__fatal__error__jce__w0_1_1cvmx__mdbwx__fatal__error__jce__w0__s.html">cvmx_mdbwx_fatal_error_jce_w0_s</a> {
<a name="l01562"></a>01562 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01563"></a>01563 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__fatal__error__jce__w0_1_1cvmx__mdbwx__fatal__error__jce__w0__s.html#ae0502893a347ac30ec73415c1c86ccfe">ls_word</a>                      : 64; <span class="comment">/**&lt; This set of bits, specifies the word 0 for a fatal error job completion status to send to</span>
<a name="l01564"></a>01564 <span class="comment">                                                         PSM &lt;w1,w0&gt;. */</span>
<a name="l01565"></a>01565 <span class="preprocessor">#else</span>
<a name="l01566"></a><a class="code" href="structcvmx__mdbwx__fatal__error__jce__w0_1_1cvmx__mdbwx__fatal__error__jce__w0__s.html#ae0502893a347ac30ec73415c1c86ccfe">01566</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__fatal__error__jce__w0_1_1cvmx__mdbwx__fatal__error__jce__w0__s.html#ae0502893a347ac30ec73415c1c86ccfe">ls_word</a>                      : 64;
<a name="l01567"></a>01567 <span class="preprocessor">#endif</span>
<a name="l01568"></a>01568 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdbwx__fatal__error__jce__w0.html#a9bc68117138dee5c9348660a5b34f240">s</a>;
<a name="l01569"></a><a class="code" href="unioncvmx__mdbwx__fatal__error__jce__w0.html#a99297744e03d0881e1ee9205a12f58b8">01569</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__fatal__error__jce__w0_1_1cvmx__mdbwx__fatal__error__jce__w0__s.html">cvmx_mdbwx_fatal_error_jce_w0_s</a> <a class="code" href="unioncvmx__mdbwx__fatal__error__jce__w0.html#a99297744e03d0881e1ee9205a12f58b8">cnf75xx</a>;
<a name="l01570"></a>01570 };
<a name="l01571"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#a3c3e36f771e740c01326bd0918753adb">01571</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__fatal__error__jce__w0.html" title="cvmx_mdbw::_fatal_error_jce_w0">cvmx_mdbwx_fatal_error_jce_w0</a> <a class="code" href="unioncvmx__mdbwx__fatal__error__jce__w0.html" title="cvmx_mdbw::_fatal_error_jce_w0">cvmx_mdbwx_fatal_error_jce_w0_t</a>;
<a name="l01572"></a>01572 <span class="comment"></span>
<a name="l01573"></a>01573 <span class="comment">/**</span>
<a name="l01574"></a>01574 <span class="comment"> * cvmx_mdbw#_fatal_error_jce_w1</span>
<a name="l01575"></a>01575 <span class="comment"> *</span>
<a name="l01576"></a>01576 <span class="comment"> * This register set, specifies the fatal error job completion message word 1 per MDBW.</span>
<a name="l01577"></a>01577 <span class="comment"> *</span>
<a name="l01578"></a>01578 <span class="comment"> */</span>
<a name="l01579"></a><a class="code" href="unioncvmx__mdbwx__fatal__error__jce__w1.html">01579</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__fatal__error__jce__w1.html" title="cvmx_mdbw::_fatal_error_jce_w1">cvmx_mdbwx_fatal_error_jce_w1</a> {
<a name="l01580"></a><a class="code" href="unioncvmx__mdbwx__fatal__error__jce__w1.html#a253f3e97ed7a814e40509b2721472f72">01580</a>     uint64_t <a class="code" href="unioncvmx__mdbwx__fatal__error__jce__w1.html#a253f3e97ed7a814e40509b2721472f72">u64</a>;
<a name="l01581"></a><a class="code" href="structcvmx__mdbwx__fatal__error__jce__w1_1_1cvmx__mdbwx__fatal__error__jce__w1__s.html">01581</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__fatal__error__jce__w1_1_1cvmx__mdbwx__fatal__error__jce__w1__s.html">cvmx_mdbwx_fatal_error_jce_w1_s</a> {
<a name="l01582"></a>01582 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01583"></a>01583 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__fatal__error__jce__w1_1_1cvmx__mdbwx__fatal__error__jce__w1__s.html#a05ff569bacac93808ef976924ad4449b">ms_word</a>                      : 64; <span class="comment">/**&lt; This set of bits, specifies the word 1 for a fatal error job completion status to send to</span>
<a name="l01584"></a>01584 <span class="comment">                                                         PSM &lt;w1,w0&gt;. */</span>
<a name="l01585"></a>01585 <span class="preprocessor">#else</span>
<a name="l01586"></a><a class="code" href="structcvmx__mdbwx__fatal__error__jce__w1_1_1cvmx__mdbwx__fatal__error__jce__w1__s.html#a05ff569bacac93808ef976924ad4449b">01586</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__fatal__error__jce__w1_1_1cvmx__mdbwx__fatal__error__jce__w1__s.html#a05ff569bacac93808ef976924ad4449b">ms_word</a>                      : 64;
<a name="l01587"></a>01587 <span class="preprocessor">#endif</span>
<a name="l01588"></a>01588 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdbwx__fatal__error__jce__w1.html#a424245f892675ff826a6694aa656bc38">s</a>;
<a name="l01589"></a><a class="code" href="unioncvmx__mdbwx__fatal__error__jce__w1.html#a285280cadecd7ee27d93a35551086bcb">01589</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__fatal__error__jce__w1_1_1cvmx__mdbwx__fatal__error__jce__w1__s.html">cvmx_mdbwx_fatal_error_jce_w1_s</a> <a class="code" href="unioncvmx__mdbwx__fatal__error__jce__w1.html#a285280cadecd7ee27d93a35551086bcb">cnf75xx</a>;
<a name="l01590"></a>01590 };
<a name="l01591"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#adf874c2e88be8ff6635a9f0232cf5120">01591</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__fatal__error__jce__w1.html" title="cvmx_mdbw::_fatal_error_jce_w1">cvmx_mdbwx_fatal_error_jce_w1</a> <a class="code" href="unioncvmx__mdbwx__fatal__error__jce__w1.html" title="cvmx_mdbw::_fatal_error_jce_w1">cvmx_mdbwx_fatal_error_jce_w1_t</a>;
<a name="l01592"></a>01592 <span class="comment"></span>
<a name="l01593"></a>01593 <span class="comment">/**</span>
<a name="l01594"></a>01594 <span class="comment"> * cvmx_mdbw#_fyi</span>
<a name="l01595"></a>01595 <span class="comment"> *</span>
<a name="l01596"></a>01596 <span class="comment"> * This register set, specifies the hardware specifications per MDBW.</span>
<a name="l01597"></a>01597 <span class="comment"> *</span>
<a name="l01598"></a>01598 <span class="comment"> */</span>
<a name="l01599"></a><a class="code" href="unioncvmx__mdbwx__fyi.html">01599</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__fyi.html" title="cvmx_mdbw::_fyi">cvmx_mdbwx_fyi</a> {
<a name="l01600"></a><a class="code" href="unioncvmx__mdbwx__fyi.html#a6056b52d60f68eb73cec2e5579ceb5e2">01600</a>     uint64_t <a class="code" href="unioncvmx__mdbwx__fyi.html#a6056b52d60f68eb73cec2e5579ceb5e2">u64</a>;
<a name="l01601"></a><a class="code" href="structcvmx__mdbwx__fyi_1_1cvmx__mdbwx__fyi__s.html">01601</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__fyi_1_1cvmx__mdbwx__fyi__s.html">cvmx_mdbwx_fyi_s</a> {
<a name="l01602"></a>01602 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01603"></a>01603 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__fyi_1_1cvmx__mdbwx__fyi__s.html#a055c638c4ca18a78ac313e1df11a7a6f">psm_did</a>                      : 6;  <span class="comment">/**&lt; This set of bits, specifies the PSM bus device ID for the MDBW. */</span>
<a name="l01604"></a>01604     uint64_t <a class="code" href="structcvmx__mdbwx__fyi_1_1cvmx__mdbwx__fyi__s.html#a5f7e62f323a7cbbd31e1143771e10d53">mdb_did</a>                      : 5;  <span class="comment">/**&lt; This set of bits, specifies the Mega-DSP accelerator block device ID for this MDBW. */</span>
<a name="l01605"></a>01605     uint64_t <a class="code" href="structcvmx__mdbwx__fyi_1_1cvmx__mdbwx__fyi__s.html#ab8a2b5560aa532320db5ca6757e8ec24">clk_type</a>                     : 1;  <span class="comment">/**&lt; This bits specifies the clk that is used by the AB interface, 0 corresponds to clk and 1</span>
<a name="l01606"></a>01606 <span class="comment">                                                         correpsonds to clk/2. */</span>
<a name="l01607"></a>01607     uint64_t <a class="code" href="structcvmx__mdbwx__fyi_1_1cvmx__mdbwx__fyi__s.html#a7ec772db3c7a17f16d70067dbc994511">reserved_40_51</a>               : 12;
<a name="l01608"></a>01608     uint64_t <a class="code" href="structcvmx__mdbwx__fyi_1_1cvmx__mdbwx__fyi__s.html#ac44a85366c3e28c309d542e93641de5e">ab_cores</a>                     : 2;  <span class="comment">/**&lt; This set of bits, specifies the number of AB cores present in the MDBW;</span>
<a name="l01609"></a>01609 <span class="comment">                                                         where the number of cores =  MDBW()_FYI[AB_CORES] + 1. */</span>
<a name="l01610"></a>01610     uint64_t <a class="code" href="structcvmx__mdbwx__fyi_1_1cvmx__mdbwx__fyi__s.html#a7e019e8c2ad1e4c2f4205accbca04f3a">ab_cfg_credit_ena</a>            : 1;  <span class="comment">/**&lt; This bit specifies, if the AB config interface uses credit based access. */</span>
<a name="l01611"></a>01611     uint64_t <a class="code" href="structcvmx__mdbwx__fyi_1_1cvmx__mdbwx__fyi__s.html#a600cf3f782d10bb02ab08193ff03c80a">num_ab_rd_ports</a>              : 2;  <span class="comment">/**&lt; This set of bits, specifies the number of AB read ports; where the number of RD ports =</span>
<a name="l01612"></a>01612 <span class="comment">                                                         MDBW()_FYI[NUM_AB_RD_PORTS] + 1. */</span>
<a name="l01613"></a>01613     uint64_t <a class="code" href="structcvmx__mdbwx__fyi_1_1cvmx__mdbwx__fyi__s.html#a1b3e3101e78bf9d8b6b044b66325d482">num_ab_wr_ports</a>              : 2;  <span class="comment">/**&lt; This set of bits, specifies the number of AB write ports; where the number of WR ports =</span>
<a name="l01614"></a>01614 <span class="comment">                                                         MDBW()_FYI[NUM_AB_WR_PORTS] + 1. */</span>
<a name="l01615"></a>01615     uint64_t <a class="code" href="structcvmx__mdbwx__fyi_1_1cvmx__mdbwx__fyi__s.html#acacdc9bb08e877570ffc98c99e8fa33b">num_ab_job_slots</a>             : 2;  <span class="comment">/**&lt; This set of bits, specifies the number of AB job slots; where the number of job slots =</span>
<a name="l01616"></a>01616 <span class="comment">                                                         MDBW()_FYI[NUM_AB_JOB_SLOTS] + 1. */</span>
<a name="l01617"></a>01617     uint64_t <a class="code" href="structcvmx__mdbwx__fyi_1_1cvmx__mdbwx__fyi__s.html#a8bcce7debe9921a93bc2b258a8e69ff3">ab_rd_port_0</a>                 : 2;  <span class="comment">/**&lt; This set of bits, specifies the read port 0 width if defined for the AB, enumerated with</span>
<a name="l01618"></a>01618 <span class="comment">                                                         MDBW_AB_PORT_WIDTH_E. */</span>
<a name="l01619"></a>01619     uint64_t <a class="code" href="structcvmx__mdbwx__fyi_1_1cvmx__mdbwx__fyi__s.html#ade5c1661944da6dffb7b1698588b4e01">ab_rd_port_1</a>                 : 2;  <span class="comment">/**&lt; This set of bits, specifies the read port 1 width if defined for the AB, enumerated with</span>
<a name="l01620"></a>01620 <span class="comment">                                                         MDBW_AB_PORT_WIDTH_E. */</span>
<a name="l01621"></a>01621     uint64_t <a class="code" href="structcvmx__mdbwx__fyi_1_1cvmx__mdbwx__fyi__s.html#ae6706115147060b95131ac14f5d70c75">ab_rd_port_2</a>                 : 2;  <span class="comment">/**&lt; This set of bits, specifies the read port 2 width if defined for the AB, enumerated with</span>
<a name="l01622"></a>01622 <span class="comment">                                                         MDBW_AB_PORT_WIDTH_E. */</span>
<a name="l01623"></a>01623     uint64_t <a class="code" href="structcvmx__mdbwx__fyi_1_1cvmx__mdbwx__fyi__s.html#a1c998b8092e73e3d15ed07f15c2ac0cb">ab_rd_port_3</a>                 : 2;  <span class="comment">/**&lt; This set of bits, specifies the read port 3 width if defined for the AB, enumerated with</span>
<a name="l01624"></a>01624 <span class="comment">                                                         MDBW_AB_PORT_WIDTH_E. */</span>
<a name="l01625"></a>01625     uint64_t <a class="code" href="structcvmx__mdbwx__fyi_1_1cvmx__mdbwx__fyi__s.html#a9e0c045e211f0d8d08f581fe371f539c">ab_wr_port_0</a>                 : 2;  <span class="comment">/**&lt; This set of bits, specifies the write port 0 width if defined for the AB, enumerated with</span>
<a name="l01626"></a>01626 <span class="comment">                                                         MDBW_AB_PORT_WIDTH_E. */</span>
<a name="l01627"></a>01627     uint64_t <a class="code" href="structcvmx__mdbwx__fyi_1_1cvmx__mdbwx__fyi__s.html#a5086d7b16f8c26898bd8dc5ae41c6833">ab_wr_port_1</a>                 : 2;  <span class="comment">/**&lt; This set of bits, specifies the write port 1 width if defined for the AB, enumerated with</span>
<a name="l01628"></a>01628 <span class="comment">                                                         MDBW_AB_PORT_WIDTH_E. */</span>
<a name="l01629"></a>01629     uint64_t <a class="code" href="structcvmx__mdbwx__fyi_1_1cvmx__mdbwx__fyi__s.html#ad02e27fd20809f41e8243858608ecdad">ab_wr_port_2</a>                 : 2;  <span class="comment">/**&lt; This set of bits, specifies the write port 2 width if defined for the AB, enumerated with</span>
<a name="l01630"></a>01630 <span class="comment">                                                         MDBW_AB_PORT_WIDTH_E. */</span>
<a name="l01631"></a>01631     uint64_t <a class="code" href="structcvmx__mdbwx__fyi_1_1cvmx__mdbwx__fyi__s.html#a0caaf583d28727a27470d91c898b79c9">ab_wr_port_3</a>                 : 2;  <span class="comment">/**&lt; This set of bits, specifies the write port 3 width if defined for the AB, enumerated with</span>
<a name="l01632"></a>01632 <span class="comment">                                                         MDBW_AB_PORT_WIDTH_E. */</span>
<a name="l01633"></a>01633     uint64_t <a class="code" href="structcvmx__mdbwx__fyi_1_1cvmx__mdbwx__fyi__s.html#acc644ca1f09ef5234d3e9d19725bb070">reserved_0_14</a>                : 15;
<a name="l01634"></a>01634 <span class="preprocessor">#else</span>
<a name="l01635"></a><a class="code" href="structcvmx__mdbwx__fyi_1_1cvmx__mdbwx__fyi__s.html#acc644ca1f09ef5234d3e9d19725bb070">01635</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__fyi_1_1cvmx__mdbwx__fyi__s.html#acc644ca1f09ef5234d3e9d19725bb070">reserved_0_14</a>                : 15;
<a name="l01636"></a><a class="code" href="structcvmx__mdbwx__fyi_1_1cvmx__mdbwx__fyi__s.html#a0caaf583d28727a27470d91c898b79c9">01636</a>     uint64_t <a class="code" href="structcvmx__mdbwx__fyi_1_1cvmx__mdbwx__fyi__s.html#a0caaf583d28727a27470d91c898b79c9">ab_wr_port_3</a>                 : 2;
<a name="l01637"></a><a class="code" href="structcvmx__mdbwx__fyi_1_1cvmx__mdbwx__fyi__s.html#ad02e27fd20809f41e8243858608ecdad">01637</a>     uint64_t <a class="code" href="structcvmx__mdbwx__fyi_1_1cvmx__mdbwx__fyi__s.html#ad02e27fd20809f41e8243858608ecdad">ab_wr_port_2</a>                 : 2;
<a name="l01638"></a><a class="code" href="structcvmx__mdbwx__fyi_1_1cvmx__mdbwx__fyi__s.html#a5086d7b16f8c26898bd8dc5ae41c6833">01638</a>     uint64_t <a class="code" href="structcvmx__mdbwx__fyi_1_1cvmx__mdbwx__fyi__s.html#a5086d7b16f8c26898bd8dc5ae41c6833">ab_wr_port_1</a>                 : 2;
<a name="l01639"></a><a class="code" href="structcvmx__mdbwx__fyi_1_1cvmx__mdbwx__fyi__s.html#a9e0c045e211f0d8d08f581fe371f539c">01639</a>     uint64_t <a class="code" href="structcvmx__mdbwx__fyi_1_1cvmx__mdbwx__fyi__s.html#a9e0c045e211f0d8d08f581fe371f539c">ab_wr_port_0</a>                 : 2;
<a name="l01640"></a><a class="code" href="structcvmx__mdbwx__fyi_1_1cvmx__mdbwx__fyi__s.html#a1c998b8092e73e3d15ed07f15c2ac0cb">01640</a>     uint64_t <a class="code" href="structcvmx__mdbwx__fyi_1_1cvmx__mdbwx__fyi__s.html#a1c998b8092e73e3d15ed07f15c2ac0cb">ab_rd_port_3</a>                 : 2;
<a name="l01641"></a><a class="code" href="structcvmx__mdbwx__fyi_1_1cvmx__mdbwx__fyi__s.html#ae6706115147060b95131ac14f5d70c75">01641</a>     uint64_t <a class="code" href="structcvmx__mdbwx__fyi_1_1cvmx__mdbwx__fyi__s.html#ae6706115147060b95131ac14f5d70c75">ab_rd_port_2</a>                 : 2;
<a name="l01642"></a><a class="code" href="structcvmx__mdbwx__fyi_1_1cvmx__mdbwx__fyi__s.html#ade5c1661944da6dffb7b1698588b4e01">01642</a>     uint64_t <a class="code" href="structcvmx__mdbwx__fyi_1_1cvmx__mdbwx__fyi__s.html#ade5c1661944da6dffb7b1698588b4e01">ab_rd_port_1</a>                 : 2;
<a name="l01643"></a><a class="code" href="structcvmx__mdbwx__fyi_1_1cvmx__mdbwx__fyi__s.html#a8bcce7debe9921a93bc2b258a8e69ff3">01643</a>     uint64_t <a class="code" href="structcvmx__mdbwx__fyi_1_1cvmx__mdbwx__fyi__s.html#a8bcce7debe9921a93bc2b258a8e69ff3">ab_rd_port_0</a>                 : 2;
<a name="l01644"></a><a class="code" href="structcvmx__mdbwx__fyi_1_1cvmx__mdbwx__fyi__s.html#acacdc9bb08e877570ffc98c99e8fa33b">01644</a>     uint64_t <a class="code" href="structcvmx__mdbwx__fyi_1_1cvmx__mdbwx__fyi__s.html#acacdc9bb08e877570ffc98c99e8fa33b">num_ab_job_slots</a>             : 2;
<a name="l01645"></a><a class="code" href="structcvmx__mdbwx__fyi_1_1cvmx__mdbwx__fyi__s.html#a1b3e3101e78bf9d8b6b044b66325d482">01645</a>     uint64_t <a class="code" href="structcvmx__mdbwx__fyi_1_1cvmx__mdbwx__fyi__s.html#a1b3e3101e78bf9d8b6b044b66325d482">num_ab_wr_ports</a>              : 2;
<a name="l01646"></a><a class="code" href="structcvmx__mdbwx__fyi_1_1cvmx__mdbwx__fyi__s.html#a600cf3f782d10bb02ab08193ff03c80a">01646</a>     uint64_t <a class="code" href="structcvmx__mdbwx__fyi_1_1cvmx__mdbwx__fyi__s.html#a600cf3f782d10bb02ab08193ff03c80a">num_ab_rd_ports</a>              : 2;
<a name="l01647"></a><a class="code" href="structcvmx__mdbwx__fyi_1_1cvmx__mdbwx__fyi__s.html#a7e019e8c2ad1e4c2f4205accbca04f3a">01647</a>     uint64_t <a class="code" href="structcvmx__mdbwx__fyi_1_1cvmx__mdbwx__fyi__s.html#a7e019e8c2ad1e4c2f4205accbca04f3a">ab_cfg_credit_ena</a>            : 1;
<a name="l01648"></a><a class="code" href="structcvmx__mdbwx__fyi_1_1cvmx__mdbwx__fyi__s.html#ac44a85366c3e28c309d542e93641de5e">01648</a>     uint64_t <a class="code" href="structcvmx__mdbwx__fyi_1_1cvmx__mdbwx__fyi__s.html#ac44a85366c3e28c309d542e93641de5e">ab_cores</a>                     : 2;
<a name="l01649"></a><a class="code" href="structcvmx__mdbwx__fyi_1_1cvmx__mdbwx__fyi__s.html#a7ec772db3c7a17f16d70067dbc994511">01649</a>     uint64_t <a class="code" href="structcvmx__mdbwx__fyi_1_1cvmx__mdbwx__fyi__s.html#a7ec772db3c7a17f16d70067dbc994511">reserved_40_51</a>               : 12;
<a name="l01650"></a><a class="code" href="structcvmx__mdbwx__fyi_1_1cvmx__mdbwx__fyi__s.html#ab8a2b5560aa532320db5ca6757e8ec24">01650</a>     uint64_t <a class="code" href="structcvmx__mdbwx__fyi_1_1cvmx__mdbwx__fyi__s.html#ab8a2b5560aa532320db5ca6757e8ec24">clk_type</a>                     : 1;
<a name="l01651"></a><a class="code" href="structcvmx__mdbwx__fyi_1_1cvmx__mdbwx__fyi__s.html#a5f7e62f323a7cbbd31e1143771e10d53">01651</a>     uint64_t <a class="code" href="structcvmx__mdbwx__fyi_1_1cvmx__mdbwx__fyi__s.html#a5f7e62f323a7cbbd31e1143771e10d53">mdb_did</a>                      : 5;
<a name="l01652"></a><a class="code" href="structcvmx__mdbwx__fyi_1_1cvmx__mdbwx__fyi__s.html#a055c638c4ca18a78ac313e1df11a7a6f">01652</a>     uint64_t <a class="code" href="structcvmx__mdbwx__fyi_1_1cvmx__mdbwx__fyi__s.html#a055c638c4ca18a78ac313e1df11a7a6f">psm_did</a>                      : 6;
<a name="l01653"></a>01653 <span class="preprocessor">#endif</span>
<a name="l01654"></a>01654 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdbwx__fyi.html#a2b264f9df49b9fbd84961185281293e6">s</a>;
<a name="l01655"></a><a class="code" href="unioncvmx__mdbwx__fyi.html#ac84b3939919f4b5d0c8ebd3c86daaf2f">01655</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__fyi_1_1cvmx__mdbwx__fyi__s.html">cvmx_mdbwx_fyi_s</a>               <a class="code" href="unioncvmx__mdbwx__fyi.html#ac84b3939919f4b5d0c8ebd3c86daaf2f">cnf75xx</a>;
<a name="l01656"></a>01656 };
<a name="l01657"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#a3f0979daea67af05cf19fff9631ebe0a">01657</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__fyi.html" title="cvmx_mdbw::_fyi">cvmx_mdbwx_fyi</a> <a class="code" href="unioncvmx__mdbwx__fyi.html" title="cvmx_mdbw::_fyi">cvmx_mdbwx_fyi_t</a>;
<a name="l01658"></a>01658 <span class="comment"></span>
<a name="l01659"></a>01659 <span class="comment">/**</span>
<a name="l01660"></a>01660 <span class="comment"> * cvmx_mdbw#_jd_cfg</span>
<a name="l01661"></a>01661 <span class="comment"> *</span>
<a name="l01662"></a>01662 <span class="comment"> * This register set, specifies per job configuration parameters per MDBW.</span>
<a name="l01663"></a>01663 <span class="comment"> *</span>
<a name="l01664"></a>01664 <span class="comment"> */</span>
<a name="l01665"></a><a class="code" href="unioncvmx__mdbwx__jd__cfg.html">01665</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__jd__cfg.html" title="cvmx_mdbw::_jd_cfg">cvmx_mdbwx_jd_cfg</a> {
<a name="l01666"></a><a class="code" href="unioncvmx__mdbwx__jd__cfg.html#a575212f2361465838cbb9be65cf4fe1f">01666</a>     uint64_t <a class="code" href="unioncvmx__mdbwx__jd__cfg.html#a575212f2361465838cbb9be65cf4fe1f">u64</a>;
<a name="l01667"></a><a class="code" href="structcvmx__mdbwx__jd__cfg_1_1cvmx__mdbwx__jd__cfg__s.html">01667</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__jd__cfg_1_1cvmx__mdbwx__jd__cfg__s.html">cvmx_mdbwx_jd_cfg_s</a> {
<a name="l01668"></a>01668 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01669"></a>01669 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__jd__cfg_1_1cvmx__mdbwx__jd__cfg__s.html#a027139ac1396f49550e48c91f8aaeeac">reserved_38_63</a>               : 26;
<a name="l01670"></a>01670     uint64_t <a class="code" href="structcvmx__mdbwx__jd__cfg_1_1cvmx__mdbwx__jd__cfg__s.html#adade302d576695aebee66c44833e9aec">ghb_rd_wrr_val</a>               : 6;  <span class="comment">/**&lt; This set of bits, specifies the MDBW weight used for weighted round-robin arbitration of</span>
<a name="l01671"></a>01671 <span class="comment">                                                         read requests. The weighted round-robin quantum is a 6-bit unsigned value. A value of zero</span>
<a name="l01672"></a>01672 <span class="comment">                                                         will only allow requests from the given MDBW when there are no requests from other</span>
<a name="l01673"></a>01673 <span class="comment">                                                         competing MDBWs in the GHB, or when all</span>
<a name="l01674"></a>01674 <span class="comment">                                                         competing MDBWs have consumed all of their weight in the current quantum. */</span>
<a name="l01675"></a>01675     uint64_t <a class="code" href="structcvmx__mdbwx__jd__cfg_1_1cvmx__mdbwx__jd__cfg__s.html#a6d167a2f56a9f1093ca3b671e58db0a5">reserved_30_31</a>               : 2;
<a name="l01676"></a>01676     uint64_t <a class="code" href="structcvmx__mdbwx__jd__cfg_1_1cvmx__mdbwx__jd__cfg__s.html#a2b97926b3885db25641a66a17d82b334">ghb_wr_wrr_val</a>               : 6;  <span class="comment">/**&lt; This set of bits, specifies the MDBW weight used for weighted round-robin arbitration of</span>
<a name="l01677"></a>01677 <span class="comment">                                                         write requests. The</span>
<a name="l01678"></a>01678 <span class="comment">                                                         weighted round-robin</span>
<a name="l01679"></a>01679 <span class="comment">                                                         quantum is a 6-bit unsigned value. A value of zero will only allow requests from the</span>
<a name="l01680"></a>01680 <span class="comment">                                                         given MDBW when there are no requests from other competing MDBWs in the GHB, or when all</span>
<a name="l01681"></a>01681 <span class="comment">                                                         competing MDBWs have consumed all of their weight in the current quantum. */</span>
<a name="l01682"></a>01682     uint64_t <a class="code" href="structcvmx__mdbwx__jd__cfg_1_1cvmx__mdbwx__jd__cfg__s.html#aab533187ad8bc10b12cd4bb8d500b421">reserved_17_23</a>               : 7;
<a name="l01683"></a>01683     uint64_t <a class="code" href="structcvmx__mdbwx__jd__cfg_1_1cvmx__mdbwx__jd__cfg__s.html#a00536fb17bdf2ae5758a44fa0224f4e5">dac_fetch_cmd_type</a>           : 1;  <span class="comment">/**&lt; This set of bits, specifies the command type to use for all DAC orginating read requests</span>
<a name="l01684"></a>01684 <span class="comment">                                                         to L2C/DDR; as enumerated in MDBW_DAC_PNB_RD_CMD_E. */</span>
<a name="l01685"></a>01685     uint64_t <a class="code" href="structcvmx__mdbwx__jd__cfg_1_1cvmx__mdbwx__jd__cfg__s.html#ad70cb8f5d4be255a9cd4f811188c3f62">reserved_10_15</a>               : 6;
<a name="l01686"></a>01686     uint64_t <a class="code" href="structcvmx__mdbwx__jd__cfg_1_1cvmx__mdbwx__jd__cfg__s.html#a66ae9999f60aa55a0e88338921dd49a3">ghb_wr_priority</a>              : 1;  <span class="comment">/**&lt; This bit specifies the MDBW priority level for GHB write transactions enumerated in</span>
<a name="l01687"></a>01687 <span class="comment">                                                         MDBW_GHB_JOB_PRIORITY_E. */</span>
<a name="l01688"></a>01688     uint64_t <a class="code" href="structcvmx__mdbwx__jd__cfg_1_1cvmx__mdbwx__jd__cfg__s.html#a09398b81134f5094e094baa2dd5635dd">ghb_rd_priority</a>              : 1;  <span class="comment">/**&lt; This bit specifies the MDBW priority level for GHB read transactions enumerated in</span>
<a name="l01689"></a>01689 <span class="comment">                                                         MDBW_GHB_JOB_PRIORITY_E. */</span>
<a name="l01690"></a>01690     uint64_t <a class="code" href="structcvmx__mdbwx__jd__cfg_1_1cvmx__mdbwx__jd__cfg__s.html#a8d9af881b79503dc2fb377c60b95e140">timeout_mult</a>                 : 4;  <span class="comment">/**&lt; This set of bits, specifies the timeout multiplier value to be used along with the</span>
<a name="l01691"></a>01691 <span class="comment">                                                         MDBW_HDR_WORD_0_S[TOTH_TICK]</span>
<a name="l01692"></a>01692 <span class="comment">                                                         and MDBW_HDR_WORD_0_S[TOTH] field; to determine the the job timeout value. */</span>
<a name="l01693"></a>01693     uint64_t <a class="code" href="structcvmx__mdbwx__jd__cfg_1_1cvmx__mdbwx__jd__cfg__s.html#adc77904bc06fbd59a12856c52304ce92">dsp_tto</a>                      : 1;  <span class="comment">/**&lt; This bit specifies when the MDBW starts counting for a job timeout specified in</span>
<a name="l01694"></a>01694 <span class="comment">                                                         MDBW_JD_HDR_WORD_0_S[TOTH]. This bit is = 0; indicates that the specified timeout</span>
<a name="l01695"></a>01695 <span class="comment">                                                         commences based on when the dsp is busy. This bit is = 1; indicates that the specified</span>
<a name="l01696"></a>01696 <span class="comment">                                                         timeout commences based on when the job commences internally within the MDBW. Thereby, the</span>
<a name="l01697"></a>01697 <span class="comment">                                                         timeout is an aggregate sum of all the internal system latencies. */</span>
<a name="l01698"></a>01698     uint64_t <a class="code" href="structcvmx__mdbwx__jd__cfg_1_1cvmx__mdbwx__jd__cfg__s.html#ad31680bc3a2515ee7733110a0bcc2706">reserved_2_2</a>                 : 1;
<a name="l01699"></a>01699     uint64_t <a class="code" href="structcvmx__mdbwx__jd__cfg_1_1cvmx__mdbwx__jd__cfg__s.html#ae014ed90a7c4a3897d3d9b57716e73bc">jd_fetch_cmd_type</a>            : 2;  <span class="comment">/**&lt; This set of bits, specifies the command type to use for all the job descriptor,</span>
<a name="l01700"></a>01700 <span class="comment">                                                         subdescriptor fetches made by the MDBW as enumerated in MDBW_PNB_RD_CMD_E.</span>
<a name="l01701"></a>01701 <span class="comment">                                                          * If the MHBW_PNB_RD_CMD_E=LDWB, then the MHBW will issue an LDT for all non full</span>
<a name="l01702"></a>01702 <span class="comment">                                                         cacheline requests. */</span>
<a name="l01703"></a>01703 <span class="preprocessor">#else</span>
<a name="l01704"></a><a class="code" href="structcvmx__mdbwx__jd__cfg_1_1cvmx__mdbwx__jd__cfg__s.html#ae014ed90a7c4a3897d3d9b57716e73bc">01704</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__jd__cfg_1_1cvmx__mdbwx__jd__cfg__s.html#ae014ed90a7c4a3897d3d9b57716e73bc">jd_fetch_cmd_type</a>            : 2;
<a name="l01705"></a><a class="code" href="structcvmx__mdbwx__jd__cfg_1_1cvmx__mdbwx__jd__cfg__s.html#ad31680bc3a2515ee7733110a0bcc2706">01705</a>     uint64_t <a class="code" href="structcvmx__mdbwx__jd__cfg_1_1cvmx__mdbwx__jd__cfg__s.html#ad31680bc3a2515ee7733110a0bcc2706">reserved_2_2</a>                 : 1;
<a name="l01706"></a><a class="code" href="structcvmx__mdbwx__jd__cfg_1_1cvmx__mdbwx__jd__cfg__s.html#adc77904bc06fbd59a12856c52304ce92">01706</a>     uint64_t <a class="code" href="structcvmx__mdbwx__jd__cfg_1_1cvmx__mdbwx__jd__cfg__s.html#adc77904bc06fbd59a12856c52304ce92">dsp_tto</a>                      : 1;
<a name="l01707"></a><a class="code" href="structcvmx__mdbwx__jd__cfg_1_1cvmx__mdbwx__jd__cfg__s.html#a8d9af881b79503dc2fb377c60b95e140">01707</a>     uint64_t <a class="code" href="structcvmx__mdbwx__jd__cfg_1_1cvmx__mdbwx__jd__cfg__s.html#a8d9af881b79503dc2fb377c60b95e140">timeout_mult</a>                 : 4;
<a name="l01708"></a><a class="code" href="structcvmx__mdbwx__jd__cfg_1_1cvmx__mdbwx__jd__cfg__s.html#a09398b81134f5094e094baa2dd5635dd">01708</a>     uint64_t <a class="code" href="structcvmx__mdbwx__jd__cfg_1_1cvmx__mdbwx__jd__cfg__s.html#a09398b81134f5094e094baa2dd5635dd">ghb_rd_priority</a>              : 1;
<a name="l01709"></a><a class="code" href="structcvmx__mdbwx__jd__cfg_1_1cvmx__mdbwx__jd__cfg__s.html#a66ae9999f60aa55a0e88338921dd49a3">01709</a>     uint64_t <a class="code" href="structcvmx__mdbwx__jd__cfg_1_1cvmx__mdbwx__jd__cfg__s.html#a66ae9999f60aa55a0e88338921dd49a3">ghb_wr_priority</a>              : 1;
<a name="l01710"></a><a class="code" href="structcvmx__mdbwx__jd__cfg_1_1cvmx__mdbwx__jd__cfg__s.html#ad70cb8f5d4be255a9cd4f811188c3f62">01710</a>     uint64_t <a class="code" href="structcvmx__mdbwx__jd__cfg_1_1cvmx__mdbwx__jd__cfg__s.html#ad70cb8f5d4be255a9cd4f811188c3f62">reserved_10_15</a>               : 6;
<a name="l01711"></a><a class="code" href="structcvmx__mdbwx__jd__cfg_1_1cvmx__mdbwx__jd__cfg__s.html#a00536fb17bdf2ae5758a44fa0224f4e5">01711</a>     uint64_t <a class="code" href="structcvmx__mdbwx__jd__cfg_1_1cvmx__mdbwx__jd__cfg__s.html#a00536fb17bdf2ae5758a44fa0224f4e5">dac_fetch_cmd_type</a>           : 1;
<a name="l01712"></a><a class="code" href="structcvmx__mdbwx__jd__cfg_1_1cvmx__mdbwx__jd__cfg__s.html#aab533187ad8bc10b12cd4bb8d500b421">01712</a>     uint64_t <a class="code" href="structcvmx__mdbwx__jd__cfg_1_1cvmx__mdbwx__jd__cfg__s.html#aab533187ad8bc10b12cd4bb8d500b421">reserved_17_23</a>               : 7;
<a name="l01713"></a><a class="code" href="structcvmx__mdbwx__jd__cfg_1_1cvmx__mdbwx__jd__cfg__s.html#a2b97926b3885db25641a66a17d82b334">01713</a>     uint64_t <a class="code" href="structcvmx__mdbwx__jd__cfg_1_1cvmx__mdbwx__jd__cfg__s.html#a2b97926b3885db25641a66a17d82b334">ghb_wr_wrr_val</a>               : 6;
<a name="l01714"></a><a class="code" href="structcvmx__mdbwx__jd__cfg_1_1cvmx__mdbwx__jd__cfg__s.html#a6d167a2f56a9f1093ca3b671e58db0a5">01714</a>     uint64_t <a class="code" href="structcvmx__mdbwx__jd__cfg_1_1cvmx__mdbwx__jd__cfg__s.html#a6d167a2f56a9f1093ca3b671e58db0a5">reserved_30_31</a>               : 2;
<a name="l01715"></a><a class="code" href="structcvmx__mdbwx__jd__cfg_1_1cvmx__mdbwx__jd__cfg__s.html#adade302d576695aebee66c44833e9aec">01715</a>     uint64_t <a class="code" href="structcvmx__mdbwx__jd__cfg_1_1cvmx__mdbwx__jd__cfg__s.html#adade302d576695aebee66c44833e9aec">ghb_rd_wrr_val</a>               : 6;
<a name="l01716"></a><a class="code" href="structcvmx__mdbwx__jd__cfg_1_1cvmx__mdbwx__jd__cfg__s.html#a027139ac1396f49550e48c91f8aaeeac">01716</a>     uint64_t <a class="code" href="structcvmx__mdbwx__jd__cfg_1_1cvmx__mdbwx__jd__cfg__s.html#a027139ac1396f49550e48c91f8aaeeac">reserved_38_63</a>               : 26;
<a name="l01717"></a>01717 <span class="preprocessor">#endif</span>
<a name="l01718"></a>01718 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdbwx__jd__cfg.html#acfb3b56d6bc8520813d1d304fc65c9b6">s</a>;
<a name="l01719"></a><a class="code" href="unioncvmx__mdbwx__jd__cfg.html#a50bb006ec8810d78da321d56c98287ae">01719</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__jd__cfg_1_1cvmx__mdbwx__jd__cfg__s.html">cvmx_mdbwx_jd_cfg_s</a>            <a class="code" href="unioncvmx__mdbwx__jd__cfg.html#a50bb006ec8810d78da321d56c98287ae">cnf75xx</a>;
<a name="l01720"></a>01720 };
<a name="l01721"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#a1e00c8bfd20b667dc5b88b7947193eef">01721</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__jd__cfg.html" title="cvmx_mdbw::_jd_cfg">cvmx_mdbwx_jd_cfg</a> <a class="code" href="unioncvmx__mdbwx__jd__cfg.html" title="cvmx_mdbw::_jd_cfg">cvmx_mdbwx_jd_cfg_t</a>;
<a name="l01722"></a>01722 <span class="comment"></span>
<a name="l01723"></a>01723 <span class="comment">/**</span>
<a name="l01724"></a>01724 <span class="comment"> * cvmx_mdbw#_job_compl_stat</span>
<a name="l01725"></a>01725 <span class="comment"> *</span>
<a name="l01726"></a>01726 <span class="comment"> * This register set, specifies the statistic for the number of jobs that have been completed per</span>
<a name="l01727"></a>01727 <span class="comment"> * MDBW.</span>
<a name="l01728"></a>01728 <span class="comment"> */</span>
<a name="l01729"></a><a class="code" href="unioncvmx__mdbwx__job__compl__stat.html">01729</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__job__compl__stat.html" title="cvmx_mdbw::_job_compl_stat">cvmx_mdbwx_job_compl_stat</a> {
<a name="l01730"></a><a class="code" href="unioncvmx__mdbwx__job__compl__stat.html#abefbc957e14dd7a3af4dc9b7e1a81d8a">01730</a>     uint64_t <a class="code" href="unioncvmx__mdbwx__job__compl__stat.html#abefbc957e14dd7a3af4dc9b7e1a81d8a">u64</a>;
<a name="l01731"></a><a class="code" href="structcvmx__mdbwx__job__compl__stat_1_1cvmx__mdbwx__job__compl__stat__s.html">01731</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__job__compl__stat_1_1cvmx__mdbwx__job__compl__stat__s.html">cvmx_mdbwx_job_compl_stat_s</a> {
<a name="l01732"></a>01732 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01733"></a>01733 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__job__compl__stat_1_1cvmx__mdbwx__job__compl__stat__s.html#aeca0b321393181b547c8a3f911f6520d">reserved_48_63</a>               : 16;
<a name="l01734"></a>01734     uint64_t <a class="code" href="structcvmx__mdbwx__job__compl__stat_1_1cvmx__mdbwx__job__compl__stat__s.html#a636dd2a74f68f3be99089339ad734daa">stat</a>                         : 48; <span class="comment">/**&lt; This set of bits, specifies the statistic counter value. */</span>
<a name="l01735"></a>01735 <span class="preprocessor">#else</span>
<a name="l01736"></a><a class="code" href="structcvmx__mdbwx__job__compl__stat_1_1cvmx__mdbwx__job__compl__stat__s.html#a636dd2a74f68f3be99089339ad734daa">01736</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__job__compl__stat_1_1cvmx__mdbwx__job__compl__stat__s.html#a636dd2a74f68f3be99089339ad734daa">stat</a>                         : 48;
<a name="l01737"></a><a class="code" href="structcvmx__mdbwx__job__compl__stat_1_1cvmx__mdbwx__job__compl__stat__s.html#aeca0b321393181b547c8a3f911f6520d">01737</a>     uint64_t <a class="code" href="structcvmx__mdbwx__job__compl__stat_1_1cvmx__mdbwx__job__compl__stat__s.html#aeca0b321393181b547c8a3f911f6520d">reserved_48_63</a>               : 16;
<a name="l01738"></a>01738 <span class="preprocessor">#endif</span>
<a name="l01739"></a>01739 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdbwx__job__compl__stat.html#a50f947baffdbfa8eedaca6ef79168255">s</a>;
<a name="l01740"></a><a class="code" href="unioncvmx__mdbwx__job__compl__stat.html#af4368660bf584541cda222afe14d5cc9">01740</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__job__compl__stat_1_1cvmx__mdbwx__job__compl__stat__s.html">cvmx_mdbwx_job_compl_stat_s</a>    <a class="code" href="unioncvmx__mdbwx__job__compl__stat.html#af4368660bf584541cda222afe14d5cc9">cnf75xx</a>;
<a name="l01741"></a>01741 };
<a name="l01742"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#a41907fab733169e7c98240173a7254a7">01742</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__job__compl__stat.html" title="cvmx_mdbw::_job_compl_stat">cvmx_mdbwx_job_compl_stat</a> <a class="code" href="unioncvmx__mdbwx__job__compl__stat.html" title="cvmx_mdbw::_job_compl_stat">cvmx_mdbwx_job_compl_stat_t</a>;
<a name="l01743"></a>01743 <span class="comment"></span>
<a name="l01744"></a>01744 <span class="comment">/**</span>
<a name="l01745"></a>01745 <span class="comment"> * cvmx_mdbw#_job_drop_stat</span>
<a name="l01746"></a>01746 <span class="comment"> *</span>
<a name="l01747"></a>01747 <span class="comment"> * This register set, specifies the statistic for the number of jobs that have been</span>
<a name="l01748"></a>01748 <span class="comment"> * dropped per MDBW. This</span>
<a name="l01749"></a>01749 <span class="comment"> * indicates jobs that are dropped after the MDBW is disabled.</span>
<a name="l01750"></a>01750 <span class="comment"> */</span>
<a name="l01751"></a><a class="code" href="unioncvmx__mdbwx__job__drop__stat.html">01751</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__job__drop__stat.html" title="cvmx_mdbw::_job_drop_stat">cvmx_mdbwx_job_drop_stat</a> {
<a name="l01752"></a><a class="code" href="unioncvmx__mdbwx__job__drop__stat.html#a88ed91bfe2ea1a5cf7ae20be2db50580">01752</a>     uint64_t <a class="code" href="unioncvmx__mdbwx__job__drop__stat.html#a88ed91bfe2ea1a5cf7ae20be2db50580">u64</a>;
<a name="l01753"></a><a class="code" href="structcvmx__mdbwx__job__drop__stat_1_1cvmx__mdbwx__job__drop__stat__s.html">01753</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__job__drop__stat_1_1cvmx__mdbwx__job__drop__stat__s.html">cvmx_mdbwx_job_drop_stat_s</a> {
<a name="l01754"></a>01754 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01755"></a>01755 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__job__drop__stat_1_1cvmx__mdbwx__job__drop__stat__s.html#a1644d98baddb3459049e2c4baa124e06">reserved_32_63</a>               : 32;
<a name="l01756"></a>01756     uint64_t <a class="code" href="structcvmx__mdbwx__job__drop__stat_1_1cvmx__mdbwx__job__drop__stat__s.html#a22830a9da3875ef615fda7f46395f31c">stat</a>                         : 32; <span class="comment">/**&lt; This set of bits, specifies the statistic counter value. */</span>
<a name="l01757"></a>01757 <span class="preprocessor">#else</span>
<a name="l01758"></a><a class="code" href="structcvmx__mdbwx__job__drop__stat_1_1cvmx__mdbwx__job__drop__stat__s.html#a22830a9da3875ef615fda7f46395f31c">01758</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__job__drop__stat_1_1cvmx__mdbwx__job__drop__stat__s.html#a22830a9da3875ef615fda7f46395f31c">stat</a>                         : 32;
<a name="l01759"></a><a class="code" href="structcvmx__mdbwx__job__drop__stat_1_1cvmx__mdbwx__job__drop__stat__s.html#a1644d98baddb3459049e2c4baa124e06">01759</a>     uint64_t <a class="code" href="structcvmx__mdbwx__job__drop__stat_1_1cvmx__mdbwx__job__drop__stat__s.html#a1644d98baddb3459049e2c4baa124e06">reserved_32_63</a>               : 32;
<a name="l01760"></a>01760 <span class="preprocessor">#endif</span>
<a name="l01761"></a>01761 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdbwx__job__drop__stat.html#a5447de91be64e58f6b89f17111d5a7ef">s</a>;
<a name="l01762"></a><a class="code" href="unioncvmx__mdbwx__job__drop__stat.html#abf5c524c70f2371919668d1eb6dd380b">01762</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__job__drop__stat_1_1cvmx__mdbwx__job__drop__stat__s.html">cvmx_mdbwx_job_drop_stat_s</a>     <a class="code" href="unioncvmx__mdbwx__job__drop__stat.html#abf5c524c70f2371919668d1eb6dd380b">cnf75xx</a>;
<a name="l01763"></a>01763 };
<a name="l01764"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#aa4f22f24265854f72c8db21a5a43ed47">01764</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__job__drop__stat.html" title="cvmx_mdbw::_job_drop_stat">cvmx_mdbwx_job_drop_stat</a> <a class="code" href="unioncvmx__mdbwx__job__drop__stat.html" title="cvmx_mdbw::_job_drop_stat">cvmx_mdbwx_job_drop_stat_t</a>;
<a name="l01765"></a>01765 <span class="comment"></span>
<a name="l01766"></a>01766 <span class="comment">/**</span>
<a name="l01767"></a>01767 <span class="comment"> * cvmx_mdbw#_job_enqueue_stat</span>
<a name="l01768"></a>01768 <span class="comment"> *</span>
<a name="l01769"></a>01769 <span class="comment"> * This register set, specifies the statistic for the number of jobs that have been enqueued per MDBW.</span>
<a name="l01770"></a>01770 <span class="comment"> *</span>
<a name="l01771"></a>01771 <span class="comment"> */</span>
<a name="l01772"></a><a class="code" href="unioncvmx__mdbwx__job__enqueue__stat.html">01772</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__job__enqueue__stat.html" title="cvmx_mdbw::_job_enqueue_stat">cvmx_mdbwx_job_enqueue_stat</a> {
<a name="l01773"></a><a class="code" href="unioncvmx__mdbwx__job__enqueue__stat.html#a91dd772c0b01b2c07b778ec347758286">01773</a>     uint64_t <a class="code" href="unioncvmx__mdbwx__job__enqueue__stat.html#a91dd772c0b01b2c07b778ec347758286">u64</a>;
<a name="l01774"></a><a class="code" href="structcvmx__mdbwx__job__enqueue__stat_1_1cvmx__mdbwx__job__enqueue__stat__s.html">01774</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__job__enqueue__stat_1_1cvmx__mdbwx__job__enqueue__stat__s.html">cvmx_mdbwx_job_enqueue_stat_s</a> {
<a name="l01775"></a>01775 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01776"></a>01776 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__job__enqueue__stat_1_1cvmx__mdbwx__job__enqueue__stat__s.html#a0e06497c175725ab5ffaae08b50dce64">reserved_48_63</a>               : 16;
<a name="l01777"></a>01777     uint64_t <a class="code" href="structcvmx__mdbwx__job__enqueue__stat_1_1cvmx__mdbwx__job__enqueue__stat__s.html#ab04fd7b7ce03285466e14acadbca051f">stat</a>                         : 48; <span class="comment">/**&lt; This set of bits, specifies the statistic counter value. */</span>
<a name="l01778"></a>01778 <span class="preprocessor">#else</span>
<a name="l01779"></a><a class="code" href="structcvmx__mdbwx__job__enqueue__stat_1_1cvmx__mdbwx__job__enqueue__stat__s.html#ab04fd7b7ce03285466e14acadbca051f">01779</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__job__enqueue__stat_1_1cvmx__mdbwx__job__enqueue__stat__s.html#ab04fd7b7ce03285466e14acadbca051f">stat</a>                         : 48;
<a name="l01780"></a><a class="code" href="structcvmx__mdbwx__job__enqueue__stat_1_1cvmx__mdbwx__job__enqueue__stat__s.html#a0e06497c175725ab5ffaae08b50dce64">01780</a>     uint64_t <a class="code" href="structcvmx__mdbwx__job__enqueue__stat_1_1cvmx__mdbwx__job__enqueue__stat__s.html#a0e06497c175725ab5ffaae08b50dce64">reserved_48_63</a>               : 16;
<a name="l01781"></a>01781 <span class="preprocessor">#endif</span>
<a name="l01782"></a>01782 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdbwx__job__enqueue__stat.html#afc8b62e196588c49c967e4d1602a1ea8">s</a>;
<a name="l01783"></a><a class="code" href="unioncvmx__mdbwx__job__enqueue__stat.html#a49d3d037604fb2177d02b9a8302abbee">01783</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__job__enqueue__stat_1_1cvmx__mdbwx__job__enqueue__stat__s.html">cvmx_mdbwx_job_enqueue_stat_s</a>  <a class="code" href="unioncvmx__mdbwx__job__enqueue__stat.html#a49d3d037604fb2177d02b9a8302abbee">cnf75xx</a>;
<a name="l01784"></a>01784 };
<a name="l01785"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#a607c1335726de8d849a646afe9df4ad2">01785</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__job__enqueue__stat.html" title="cvmx_mdbw::_job_enqueue_stat">cvmx_mdbwx_job_enqueue_stat</a> <a class="code" href="unioncvmx__mdbwx__job__enqueue__stat.html" title="cvmx_mdbw::_job_enqueue_stat">cvmx_mdbwx_job_enqueue_stat_t</a>;
<a name="l01786"></a>01786 <span class="comment"></span>
<a name="l01787"></a>01787 <span class="comment">/**</span>
<a name="l01788"></a>01788 <span class="comment"> * cvmx_mdbw#_mem_bist_status</span>
<a name="l01789"></a>01789 <span class="comment"> *</span>
<a name="l01790"></a>01790 <span class="comment"> * This register set, specifies the bist status for all memories; where a value 0</span>
<a name="l01791"></a>01791 <span class="comment"> * = pass or never run and 1 = fail per MDBW.</span>
<a name="l01792"></a>01792 <span class="comment"> */</span>
<a name="l01793"></a><a class="code" href="unioncvmx__mdbwx__mem__bist__status.html">01793</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__mem__bist__status.html" title="cvmx_mdbw::_mem_bist_status">cvmx_mdbwx_mem_bist_status</a> {
<a name="l01794"></a><a class="code" href="unioncvmx__mdbwx__mem__bist__status.html#a43c140f66504b1516307512d83af09bb">01794</a>     uint64_t <a class="code" href="unioncvmx__mdbwx__mem__bist__status.html#a43c140f66504b1516307512d83af09bb">u64</a>;
<a name="l01795"></a><a class="code" href="structcvmx__mdbwx__mem__bist__status_1_1cvmx__mdbwx__mem__bist__status__s.html">01795</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__mem__bist__status_1_1cvmx__mdbwx__mem__bist__status__s.html">cvmx_mdbwx_mem_bist_status_s</a> {
<a name="l01796"></a>01796 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01797"></a>01797 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__mem__bist__status_1_1cvmx__mdbwx__mem__bist__status__s.html#a2698eefab471c9b89c173bee6a6e0b98">blk2</a>                         : 56; <span class="comment">/**&lt; N/A */</span>
<a name="l01798"></a>01798     uint64_t <a class="code" href="structcvmx__mdbwx__mem__bist__status_1_1cvmx__mdbwx__mem__bist__status__s.html#a4e275a112c0052b9b5223162454cf8a1">blk1</a>                         : 8;  <span class="comment">/**&lt; N/A */</span>
<a name="l01799"></a>01799 <span class="preprocessor">#else</span>
<a name="l01800"></a><a class="code" href="structcvmx__mdbwx__mem__bist__status_1_1cvmx__mdbwx__mem__bist__status__s.html#a4e275a112c0052b9b5223162454cf8a1">01800</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__mem__bist__status_1_1cvmx__mdbwx__mem__bist__status__s.html#a4e275a112c0052b9b5223162454cf8a1">blk1</a>                         : 8;
<a name="l01801"></a><a class="code" href="structcvmx__mdbwx__mem__bist__status_1_1cvmx__mdbwx__mem__bist__status__s.html#a2698eefab471c9b89c173bee6a6e0b98">01801</a>     uint64_t <a class="code" href="structcvmx__mdbwx__mem__bist__status_1_1cvmx__mdbwx__mem__bist__status__s.html#a2698eefab471c9b89c173bee6a6e0b98">blk2</a>                         : 56;
<a name="l01802"></a>01802 <span class="preprocessor">#endif</span>
<a name="l01803"></a>01803 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdbwx__mem__bist__status.html#a85bcfc4e22928f11d613d49f2e97fdb4">s</a>;
<a name="l01804"></a><a class="code" href="unioncvmx__mdbwx__mem__bist__status.html#a40ef3d610ac91a2eafaf69a3e2eced78">01804</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__mem__bist__status_1_1cvmx__mdbwx__mem__bist__status__s.html">cvmx_mdbwx_mem_bist_status_s</a>   <a class="code" href="unioncvmx__mdbwx__mem__bist__status.html#a40ef3d610ac91a2eafaf69a3e2eced78">cnf75xx</a>;
<a name="l01805"></a>01805 };
<a name="l01806"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#ae309df2921c9707bf6069d5c5434324a">01806</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__mem__bist__status.html" title="cvmx_mdbw::_mem_bist_status">cvmx_mdbwx_mem_bist_status</a> <a class="code" href="unioncvmx__mdbwx__mem__bist__status.html" title="cvmx_mdbw::_mem_bist_status">cvmx_mdbwx_mem_bist_status_t</a>;
<a name="l01807"></a>01807 <span class="comment"></span>
<a name="l01808"></a>01808 <span class="comment">/**</span>
<a name="l01809"></a>01809 <span class="comment"> * cvmx_mdbw#_mem_cor_dis</span>
<a name="l01810"></a>01810 <span class="comment"> *</span>
<a name="l01811"></a>01811 <span class="comment"> * This register set, is used to to test the internal memory by disabling ECC correction, by</span>
<a name="l01812"></a>01812 <span class="comment"> * setting the corresponding bit per MDBW.</span>
<a name="l01813"></a>01813 <span class="comment"> */</span>
<a name="l01814"></a><a class="code" href="unioncvmx__mdbwx__mem__cor__dis.html">01814</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__mem__cor__dis.html" title="cvmx_mdbw::_mem_cor_dis">cvmx_mdbwx_mem_cor_dis</a> {
<a name="l01815"></a><a class="code" href="unioncvmx__mdbwx__mem__cor__dis.html#a0c8b571ffcca6d5f2e749d0c0fdf3450">01815</a>     uint64_t <a class="code" href="unioncvmx__mdbwx__mem__cor__dis.html#a0c8b571ffcca6d5f2e749d0c0fdf3450">u64</a>;
<a name="l01816"></a><a class="code" href="structcvmx__mdbwx__mem__cor__dis_1_1cvmx__mdbwx__mem__cor__dis__s.html">01816</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__mem__cor__dis_1_1cvmx__mdbwx__mem__cor__dis__s.html">cvmx_mdbwx_mem_cor_dis_s</a> {
<a name="l01817"></a>01817 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01818"></a>01818 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__mem__cor__dis_1_1cvmx__mdbwx__mem__cor__dis__s.html#abaf180dcda4dee219121cc864d54bcc0">blk2</a>                         : 56; <span class="comment">/**&lt; N/A */</span>
<a name="l01819"></a>01819     uint64_t <a class="code" href="structcvmx__mdbwx__mem__cor__dis_1_1cvmx__mdbwx__mem__cor__dis__s.html#a771767608e00105252f12534b53f0e1e">blk1</a>                         : 8;  <span class="comment">/**&lt; N/A */</span>
<a name="l01820"></a>01820 <span class="preprocessor">#else</span>
<a name="l01821"></a><a class="code" href="structcvmx__mdbwx__mem__cor__dis_1_1cvmx__mdbwx__mem__cor__dis__s.html#a771767608e00105252f12534b53f0e1e">01821</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__mem__cor__dis_1_1cvmx__mdbwx__mem__cor__dis__s.html#a771767608e00105252f12534b53f0e1e">blk1</a>                         : 8;
<a name="l01822"></a><a class="code" href="structcvmx__mdbwx__mem__cor__dis_1_1cvmx__mdbwx__mem__cor__dis__s.html#abaf180dcda4dee219121cc864d54bcc0">01822</a>     uint64_t <a class="code" href="structcvmx__mdbwx__mem__cor__dis_1_1cvmx__mdbwx__mem__cor__dis__s.html#abaf180dcda4dee219121cc864d54bcc0">blk2</a>                         : 56;
<a name="l01823"></a>01823 <span class="preprocessor">#endif</span>
<a name="l01824"></a>01824 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdbwx__mem__cor__dis.html#a3dc99cd38979d4101bdd89a18cb74ac2">s</a>;
<a name="l01825"></a><a class="code" href="unioncvmx__mdbwx__mem__cor__dis.html#aedb1acaec01aed62cd8ffeebebef1556">01825</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__mem__cor__dis_1_1cvmx__mdbwx__mem__cor__dis__s.html">cvmx_mdbwx_mem_cor_dis_s</a>       <a class="code" href="unioncvmx__mdbwx__mem__cor__dis.html#aedb1acaec01aed62cd8ffeebebef1556">cnf75xx</a>;
<a name="l01826"></a>01826 };
<a name="l01827"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#ad4cda591c4ee61f385769f6e12e8acc0">01827</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__mem__cor__dis.html" title="cvmx_mdbw::_mem_cor_dis">cvmx_mdbwx_mem_cor_dis</a> <a class="code" href="unioncvmx__mdbwx__mem__cor__dis.html" title="cvmx_mdbw::_mem_cor_dis">cvmx_mdbwx_mem_cor_dis_t</a>;
<a name="l01828"></a>01828 <span class="comment"></span>
<a name="l01829"></a>01829 <span class="comment">/**</span>
<a name="l01830"></a>01830 <span class="comment"> * cvmx_mdbw#_mem_dbe_ena_w1c</span>
<a name="l01831"></a>01831 <span class="comment"> */</span>
<a name="l01832"></a><a class="code" href="unioncvmx__mdbwx__mem__dbe__ena__w1c.html">01832</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__mem__dbe__ena__w1c.html" title="cvmx_mdbw::_mem_dbe_ena_w1c">cvmx_mdbwx_mem_dbe_ena_w1c</a> {
<a name="l01833"></a><a class="code" href="unioncvmx__mdbwx__mem__dbe__ena__w1c.html#a072b471520f78a409d6a6ed93b1a84d6">01833</a>     uint64_t <a class="code" href="unioncvmx__mdbwx__mem__dbe__ena__w1c.html#a072b471520f78a409d6a6ed93b1a84d6">u64</a>;
<a name="l01834"></a><a class="code" href="structcvmx__mdbwx__mem__dbe__ena__w1c_1_1cvmx__mdbwx__mem__dbe__ena__w1c__s.html">01834</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__mem__dbe__ena__w1c_1_1cvmx__mdbwx__mem__dbe__ena__w1c__s.html">cvmx_mdbwx_mem_dbe_ena_w1c_s</a> {
<a name="l01835"></a>01835 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01836"></a>01836 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__mem__dbe__ena__w1c_1_1cvmx__mdbwx__mem__dbe__ena__w1c__s.html#aba8104718388573057be0d0f0f7f4f33">reserved_63_63</a>               : 1;
<a name="l01837"></a>01837     uint64_t <a class="code" href="structcvmx__mdbwx__mem__dbe__ena__w1c_1_1cvmx__mdbwx__mem__dbe__ena__w1c__s.html#ad2eaf2f07899c8efabd03575a2c69130">blk2</a>                         : 55; <span class="comment">/**&lt; N/A */</span>
<a name="l01838"></a>01838     uint64_t <a class="code" href="structcvmx__mdbwx__mem__dbe__ena__w1c_1_1cvmx__mdbwx__mem__dbe__ena__w1c__s.html#a11bc5113d4725e7a125d58490c570d32">blk1</a>                         : 8;  <span class="comment">/**&lt; N/A */</span>
<a name="l01839"></a>01839 <span class="preprocessor">#else</span>
<a name="l01840"></a><a class="code" href="structcvmx__mdbwx__mem__dbe__ena__w1c_1_1cvmx__mdbwx__mem__dbe__ena__w1c__s.html#a11bc5113d4725e7a125d58490c570d32">01840</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__mem__dbe__ena__w1c_1_1cvmx__mdbwx__mem__dbe__ena__w1c__s.html#a11bc5113d4725e7a125d58490c570d32">blk1</a>                         : 8;
<a name="l01841"></a><a class="code" href="structcvmx__mdbwx__mem__dbe__ena__w1c_1_1cvmx__mdbwx__mem__dbe__ena__w1c__s.html#ad2eaf2f07899c8efabd03575a2c69130">01841</a>     uint64_t <a class="code" href="structcvmx__mdbwx__mem__dbe__ena__w1c_1_1cvmx__mdbwx__mem__dbe__ena__w1c__s.html#ad2eaf2f07899c8efabd03575a2c69130">blk2</a>                         : 55;
<a name="l01842"></a><a class="code" href="structcvmx__mdbwx__mem__dbe__ena__w1c_1_1cvmx__mdbwx__mem__dbe__ena__w1c__s.html#aba8104718388573057be0d0f0f7f4f33">01842</a>     uint64_t <a class="code" href="structcvmx__mdbwx__mem__dbe__ena__w1c_1_1cvmx__mdbwx__mem__dbe__ena__w1c__s.html#aba8104718388573057be0d0f0f7f4f33">reserved_63_63</a>               : 1;
<a name="l01843"></a>01843 <span class="preprocessor">#endif</span>
<a name="l01844"></a>01844 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdbwx__mem__dbe__ena__w1c.html#ade9cdec6398f79edc4a7076db2e93c7e">s</a>;
<a name="l01845"></a><a class="code" href="unioncvmx__mdbwx__mem__dbe__ena__w1c.html#ac0b0129760d31412ed565c4806192ef2">01845</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__mem__dbe__ena__w1c_1_1cvmx__mdbwx__mem__dbe__ena__w1c__s.html">cvmx_mdbwx_mem_dbe_ena_w1c_s</a>   <a class="code" href="unioncvmx__mdbwx__mem__dbe__ena__w1c.html#ac0b0129760d31412ed565c4806192ef2">cnf75xx</a>;
<a name="l01846"></a>01846 };
<a name="l01847"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#ae067bb960912e8ae5556018f4b197ffd">01847</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__mem__dbe__ena__w1c.html" title="cvmx_mdbw::_mem_dbe_ena_w1c">cvmx_mdbwx_mem_dbe_ena_w1c</a> <a class="code" href="unioncvmx__mdbwx__mem__dbe__ena__w1c.html" title="cvmx_mdbw::_mem_dbe_ena_w1c">cvmx_mdbwx_mem_dbe_ena_w1c_t</a>;
<a name="l01848"></a>01848 <span class="comment"></span>
<a name="l01849"></a>01849 <span class="comment">/**</span>
<a name="l01850"></a>01850 <span class="comment"> * cvmx_mdbw#_mem_dbe_ena_w1s</span>
<a name="l01851"></a>01851 <span class="comment"> */</span>
<a name="l01852"></a><a class="code" href="unioncvmx__mdbwx__mem__dbe__ena__w1s.html">01852</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__mem__dbe__ena__w1s.html" title="cvmx_mdbw::_mem_dbe_ena_w1s">cvmx_mdbwx_mem_dbe_ena_w1s</a> {
<a name="l01853"></a><a class="code" href="unioncvmx__mdbwx__mem__dbe__ena__w1s.html#a8e83a972f65498c566d8c205890d46dc">01853</a>     uint64_t <a class="code" href="unioncvmx__mdbwx__mem__dbe__ena__w1s.html#a8e83a972f65498c566d8c205890d46dc">u64</a>;
<a name="l01854"></a><a class="code" href="structcvmx__mdbwx__mem__dbe__ena__w1s_1_1cvmx__mdbwx__mem__dbe__ena__w1s__s.html">01854</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__mem__dbe__ena__w1s_1_1cvmx__mdbwx__mem__dbe__ena__w1s__s.html">cvmx_mdbwx_mem_dbe_ena_w1s_s</a> {
<a name="l01855"></a>01855 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01856"></a>01856 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__mem__dbe__ena__w1s_1_1cvmx__mdbwx__mem__dbe__ena__w1s__s.html#ab2513eeeec7d24fb2931a1bde7cbd267">reserved_63_63</a>               : 1;
<a name="l01857"></a>01857     uint64_t <a class="code" href="structcvmx__mdbwx__mem__dbe__ena__w1s_1_1cvmx__mdbwx__mem__dbe__ena__w1s__s.html#a72d58bc996c19cc0343f662723f9c3d5">blk2</a>                         : 55; <span class="comment">/**&lt; N/A */</span>
<a name="l01858"></a>01858     uint64_t <a class="code" href="structcvmx__mdbwx__mem__dbe__ena__w1s_1_1cvmx__mdbwx__mem__dbe__ena__w1s__s.html#a58e2dcc12a400a728967801a02ed02e9">blk1</a>                         : 8;  <span class="comment">/**&lt; N/A */</span>
<a name="l01859"></a>01859 <span class="preprocessor">#else</span>
<a name="l01860"></a><a class="code" href="structcvmx__mdbwx__mem__dbe__ena__w1s_1_1cvmx__mdbwx__mem__dbe__ena__w1s__s.html#a58e2dcc12a400a728967801a02ed02e9">01860</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__mem__dbe__ena__w1s_1_1cvmx__mdbwx__mem__dbe__ena__w1s__s.html#a58e2dcc12a400a728967801a02ed02e9">blk1</a>                         : 8;
<a name="l01861"></a><a class="code" href="structcvmx__mdbwx__mem__dbe__ena__w1s_1_1cvmx__mdbwx__mem__dbe__ena__w1s__s.html#a72d58bc996c19cc0343f662723f9c3d5">01861</a>     uint64_t <a class="code" href="structcvmx__mdbwx__mem__dbe__ena__w1s_1_1cvmx__mdbwx__mem__dbe__ena__w1s__s.html#a72d58bc996c19cc0343f662723f9c3d5">blk2</a>                         : 55;
<a name="l01862"></a><a class="code" href="structcvmx__mdbwx__mem__dbe__ena__w1s_1_1cvmx__mdbwx__mem__dbe__ena__w1s__s.html#ab2513eeeec7d24fb2931a1bde7cbd267">01862</a>     uint64_t <a class="code" href="structcvmx__mdbwx__mem__dbe__ena__w1s_1_1cvmx__mdbwx__mem__dbe__ena__w1s__s.html#ab2513eeeec7d24fb2931a1bde7cbd267">reserved_63_63</a>               : 1;
<a name="l01863"></a>01863 <span class="preprocessor">#endif</span>
<a name="l01864"></a>01864 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdbwx__mem__dbe__ena__w1s.html#a02e35baa31f737c1e66bb7fa42f5a60c">s</a>;
<a name="l01865"></a><a class="code" href="unioncvmx__mdbwx__mem__dbe__ena__w1s.html#a0a525c3587daf066168654d21c561844">01865</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__mem__dbe__ena__w1s_1_1cvmx__mdbwx__mem__dbe__ena__w1s__s.html">cvmx_mdbwx_mem_dbe_ena_w1s_s</a>   <a class="code" href="unioncvmx__mdbwx__mem__dbe__ena__w1s.html#a0a525c3587daf066168654d21c561844">cnf75xx</a>;
<a name="l01866"></a>01866 };
<a name="l01867"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#a52386aba5c2eb07c468abf4fd2a74a66">01867</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__mem__dbe__ena__w1s.html" title="cvmx_mdbw::_mem_dbe_ena_w1s">cvmx_mdbwx_mem_dbe_ena_w1s</a> <a class="code" href="unioncvmx__mdbwx__mem__dbe__ena__w1s.html" title="cvmx_mdbw::_mem_dbe_ena_w1s">cvmx_mdbwx_mem_dbe_ena_w1s_t</a>;
<a name="l01868"></a>01868 <span class="comment"></span>
<a name="l01869"></a>01869 <span class="comment">/**</span>
<a name="l01870"></a>01870 <span class="comment"> * cvmx_mdbw#_mem_dbe_int</span>
<a name="l01871"></a>01871 <span class="comment"> *</span>
<a name="l01872"></a>01872 <span class="comment"> * This register set, specifies the double-bit error status for all memories;</span>
<a name="l01873"></a>01873 <span class="comment"> * where a value 0 = pass or never run and 1 = fail per MDBW. These generate fatal error</span>
<a name="l01874"></a>01874 <span class="comment"> * interrupts to the PSM, which drives this signal to the CIU.</span>
<a name="l01875"></a>01875 <span class="comment"> */</span>
<a name="l01876"></a><a class="code" href="unioncvmx__mdbwx__mem__dbe__int.html">01876</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__mem__dbe__int.html" title="cvmx_mdbw::_mem_dbe_int">cvmx_mdbwx_mem_dbe_int</a> {
<a name="l01877"></a><a class="code" href="unioncvmx__mdbwx__mem__dbe__int.html#a568b7be7fcec181bcbf168f6677f4711">01877</a>     uint64_t <a class="code" href="unioncvmx__mdbwx__mem__dbe__int.html#a568b7be7fcec181bcbf168f6677f4711">u64</a>;
<a name="l01878"></a><a class="code" href="structcvmx__mdbwx__mem__dbe__int_1_1cvmx__mdbwx__mem__dbe__int__s.html">01878</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__mem__dbe__int_1_1cvmx__mdbwx__mem__dbe__int__s.html">cvmx_mdbwx_mem_dbe_int_s</a> {
<a name="l01879"></a>01879 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01880"></a>01880 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__mem__dbe__int_1_1cvmx__mdbwx__mem__dbe__int__s.html#a48e6403c0a5086d1799c451e1cce9b5a">reserved_63_63</a>               : 1;
<a name="l01881"></a>01881     uint64_t <a class="code" href="structcvmx__mdbwx__mem__dbe__int_1_1cvmx__mdbwx__mem__dbe__int__s.html#ac72adee135aa802656fd785bace27f65">blk2</a>                         : 55; <span class="comment">/**&lt; N/A */</span>
<a name="l01882"></a>01882     uint64_t <a class="code" href="structcvmx__mdbwx__mem__dbe__int_1_1cvmx__mdbwx__mem__dbe__int__s.html#adf7a7c69c204eafd475e697ac2b3fd87">blk1</a>                         : 8;  <span class="comment">/**&lt; N/A */</span>
<a name="l01883"></a>01883 <span class="preprocessor">#else</span>
<a name="l01884"></a><a class="code" href="structcvmx__mdbwx__mem__dbe__int_1_1cvmx__mdbwx__mem__dbe__int__s.html#adf7a7c69c204eafd475e697ac2b3fd87">01884</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__mem__dbe__int_1_1cvmx__mdbwx__mem__dbe__int__s.html#adf7a7c69c204eafd475e697ac2b3fd87">blk1</a>                         : 8;
<a name="l01885"></a><a class="code" href="structcvmx__mdbwx__mem__dbe__int_1_1cvmx__mdbwx__mem__dbe__int__s.html#ac72adee135aa802656fd785bace27f65">01885</a>     uint64_t <a class="code" href="structcvmx__mdbwx__mem__dbe__int_1_1cvmx__mdbwx__mem__dbe__int__s.html#ac72adee135aa802656fd785bace27f65">blk2</a>                         : 55;
<a name="l01886"></a><a class="code" href="structcvmx__mdbwx__mem__dbe__int_1_1cvmx__mdbwx__mem__dbe__int__s.html#a48e6403c0a5086d1799c451e1cce9b5a">01886</a>     uint64_t <a class="code" href="structcvmx__mdbwx__mem__dbe__int_1_1cvmx__mdbwx__mem__dbe__int__s.html#a48e6403c0a5086d1799c451e1cce9b5a">reserved_63_63</a>               : 1;
<a name="l01887"></a>01887 <span class="preprocessor">#endif</span>
<a name="l01888"></a>01888 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdbwx__mem__dbe__int.html#aa2ae1dfdeff4228a8ac0a57bfb9751c6">s</a>;
<a name="l01889"></a><a class="code" href="unioncvmx__mdbwx__mem__dbe__int.html#aff9210f4e5fa6964ba7177cbaa201904">01889</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__mem__dbe__int_1_1cvmx__mdbwx__mem__dbe__int__s.html">cvmx_mdbwx_mem_dbe_int_s</a>       <a class="code" href="unioncvmx__mdbwx__mem__dbe__int.html#aff9210f4e5fa6964ba7177cbaa201904">cnf75xx</a>;
<a name="l01890"></a>01890 };
<a name="l01891"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#a2b44dc50f674aa78abaef7953e46df9d">01891</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__mem__dbe__int.html" title="cvmx_mdbw::_mem_dbe_int">cvmx_mdbwx_mem_dbe_int</a> <a class="code" href="unioncvmx__mdbwx__mem__dbe__int.html" title="cvmx_mdbw::_mem_dbe_int">cvmx_mdbwx_mem_dbe_int_t</a>;
<a name="l01892"></a>01892 <span class="comment"></span>
<a name="l01893"></a>01893 <span class="comment">/**</span>
<a name="l01894"></a>01894 <span class="comment"> * cvmx_mdbw#_mem_dbe_int_w1s</span>
<a name="l01895"></a>01895 <span class="comment"> */</span>
<a name="l01896"></a><a class="code" href="unioncvmx__mdbwx__mem__dbe__int__w1s.html">01896</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__mem__dbe__int__w1s.html" title="cvmx_mdbw::_mem_dbe_int_w1s">cvmx_mdbwx_mem_dbe_int_w1s</a> {
<a name="l01897"></a><a class="code" href="unioncvmx__mdbwx__mem__dbe__int__w1s.html#acc9b1d7d19803272f9b9e8ca816e3dc2">01897</a>     uint64_t <a class="code" href="unioncvmx__mdbwx__mem__dbe__int__w1s.html#acc9b1d7d19803272f9b9e8ca816e3dc2">u64</a>;
<a name="l01898"></a><a class="code" href="structcvmx__mdbwx__mem__dbe__int__w1s_1_1cvmx__mdbwx__mem__dbe__int__w1s__s.html">01898</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__mem__dbe__int__w1s_1_1cvmx__mdbwx__mem__dbe__int__w1s__s.html">cvmx_mdbwx_mem_dbe_int_w1s_s</a> {
<a name="l01899"></a>01899 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01900"></a>01900 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__mem__dbe__int__w1s_1_1cvmx__mdbwx__mem__dbe__int__w1s__s.html#a95932dc6009aea021134013efc1926a8">reserved_63_63</a>               : 1;
<a name="l01901"></a>01901     uint64_t <a class="code" href="structcvmx__mdbwx__mem__dbe__int__w1s_1_1cvmx__mdbwx__mem__dbe__int__w1s__s.html#a5b01470af7c3862952c4ac09dc61b090">blk2</a>                         : 55; <span class="comment">/**&lt; N/A */</span>
<a name="l01902"></a>01902     uint64_t <a class="code" href="structcvmx__mdbwx__mem__dbe__int__w1s_1_1cvmx__mdbwx__mem__dbe__int__w1s__s.html#a9485c25cbe09784dd82cf61cbcedf1a5">blk1</a>                         : 8;  <span class="comment">/**&lt; N/A */</span>
<a name="l01903"></a>01903 <span class="preprocessor">#else</span>
<a name="l01904"></a><a class="code" href="structcvmx__mdbwx__mem__dbe__int__w1s_1_1cvmx__mdbwx__mem__dbe__int__w1s__s.html#a9485c25cbe09784dd82cf61cbcedf1a5">01904</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__mem__dbe__int__w1s_1_1cvmx__mdbwx__mem__dbe__int__w1s__s.html#a9485c25cbe09784dd82cf61cbcedf1a5">blk1</a>                         : 8;
<a name="l01905"></a><a class="code" href="structcvmx__mdbwx__mem__dbe__int__w1s_1_1cvmx__mdbwx__mem__dbe__int__w1s__s.html#a5b01470af7c3862952c4ac09dc61b090">01905</a>     uint64_t <a class="code" href="structcvmx__mdbwx__mem__dbe__int__w1s_1_1cvmx__mdbwx__mem__dbe__int__w1s__s.html#a5b01470af7c3862952c4ac09dc61b090">blk2</a>                         : 55;
<a name="l01906"></a><a class="code" href="structcvmx__mdbwx__mem__dbe__int__w1s_1_1cvmx__mdbwx__mem__dbe__int__w1s__s.html#a95932dc6009aea021134013efc1926a8">01906</a>     uint64_t <a class="code" href="structcvmx__mdbwx__mem__dbe__int__w1s_1_1cvmx__mdbwx__mem__dbe__int__w1s__s.html#a95932dc6009aea021134013efc1926a8">reserved_63_63</a>               : 1;
<a name="l01907"></a>01907 <span class="preprocessor">#endif</span>
<a name="l01908"></a>01908 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdbwx__mem__dbe__int__w1s.html#a841a36e04c30c932654f84cf0eaa7f0b">s</a>;
<a name="l01909"></a><a class="code" href="unioncvmx__mdbwx__mem__dbe__int__w1s.html#ac9a91963d0cfeba759fa64ae997e4de5">01909</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__mem__dbe__int__w1s_1_1cvmx__mdbwx__mem__dbe__int__w1s__s.html">cvmx_mdbwx_mem_dbe_int_w1s_s</a>   <a class="code" href="unioncvmx__mdbwx__mem__dbe__int__w1s.html#ac9a91963d0cfeba759fa64ae997e4de5">cnf75xx</a>;
<a name="l01910"></a>01910 };
<a name="l01911"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#acccc5c0a77576079326de6ed873e7a23">01911</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__mem__dbe__int__w1s.html" title="cvmx_mdbw::_mem_dbe_int_w1s">cvmx_mdbwx_mem_dbe_int_w1s</a> <a class="code" href="unioncvmx__mdbwx__mem__dbe__int__w1s.html" title="cvmx_mdbw::_mem_dbe_int_w1s">cvmx_mdbwx_mem_dbe_int_w1s_t</a>;
<a name="l01912"></a>01912 <span class="comment"></span>
<a name="l01913"></a>01913 <span class="comment">/**</span>
<a name="l01914"></a>01914 <span class="comment"> * cvmx_mdbw#_mem_flip_synd</span>
<a name="l01915"></a>01915 <span class="comment"> *</span>
<a name="l01916"></a>01916 <span class="comment"> * This register set, is used to to test the internal memory for single-bit or double-bit error</span>
<a name="l01917"></a>01917 <span class="comment"> * handling per MDBW.</span>
<a name="l01918"></a>01918 <span class="comment"> */</span>
<a name="l01919"></a><a class="code" href="unioncvmx__mdbwx__mem__flip__synd.html">01919</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__mem__flip__synd.html" title="cvmx_mdbw::_mem_flip_synd">cvmx_mdbwx_mem_flip_synd</a> {
<a name="l01920"></a><a class="code" href="unioncvmx__mdbwx__mem__flip__synd.html#aed552c3a45eef15c473980f87500a588">01920</a>     uint64_t <a class="code" href="unioncvmx__mdbwx__mem__flip__synd.html#aed552c3a45eef15c473980f87500a588">u64</a>;
<a name="l01921"></a><a class="code" href="structcvmx__mdbwx__mem__flip__synd_1_1cvmx__mdbwx__mem__flip__synd__s.html">01921</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__mem__flip__synd_1_1cvmx__mdbwx__mem__flip__synd__s.html">cvmx_mdbwx_mem_flip_synd_s</a> {
<a name="l01922"></a>01922 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01923"></a>01923 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__mem__flip__synd_1_1cvmx__mdbwx__mem__flip__synd__s.html#a27df4d06a57fa8891dc4b78508afa55b">blk2</a>                         : 56; <span class="comment">/**&lt; N/A */</span>
<a name="l01924"></a>01924     uint64_t <a class="code" href="structcvmx__mdbwx__mem__flip__synd_1_1cvmx__mdbwx__mem__flip__synd__s.html#a38b1a032a525189af981a9cd94201035">blk1</a>                         : 8;  <span class="comment">/**&lt; N/A */</span>
<a name="l01925"></a>01925 <span class="preprocessor">#else</span>
<a name="l01926"></a><a class="code" href="structcvmx__mdbwx__mem__flip__synd_1_1cvmx__mdbwx__mem__flip__synd__s.html#a38b1a032a525189af981a9cd94201035">01926</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__mem__flip__synd_1_1cvmx__mdbwx__mem__flip__synd__s.html#a38b1a032a525189af981a9cd94201035">blk1</a>                         : 8;
<a name="l01927"></a><a class="code" href="structcvmx__mdbwx__mem__flip__synd_1_1cvmx__mdbwx__mem__flip__synd__s.html#a27df4d06a57fa8891dc4b78508afa55b">01927</a>     uint64_t <a class="code" href="structcvmx__mdbwx__mem__flip__synd_1_1cvmx__mdbwx__mem__flip__synd__s.html#a27df4d06a57fa8891dc4b78508afa55b">blk2</a>                         : 56;
<a name="l01928"></a>01928 <span class="preprocessor">#endif</span>
<a name="l01929"></a>01929 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdbwx__mem__flip__synd.html#acf87aa816d2ed364c34d0045dad3e60a">s</a>;
<a name="l01930"></a><a class="code" href="unioncvmx__mdbwx__mem__flip__synd.html#ab9ee63fa2c2b8729aa36f8c2a94b65ce">01930</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__mem__flip__synd_1_1cvmx__mdbwx__mem__flip__synd__s.html">cvmx_mdbwx_mem_flip_synd_s</a>     <a class="code" href="unioncvmx__mdbwx__mem__flip__synd.html#ab9ee63fa2c2b8729aa36f8c2a94b65ce">cnf75xx</a>;
<a name="l01931"></a>01931 };
<a name="l01932"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#acbbd3ed205a573399e8ef2fab32b29ff">01932</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__mem__flip__synd.html" title="cvmx_mdbw::_mem_flip_synd">cvmx_mdbwx_mem_flip_synd</a> <a class="code" href="unioncvmx__mdbwx__mem__flip__synd.html" title="cvmx_mdbw::_mem_flip_synd">cvmx_mdbwx_mem_flip_synd_t</a>;
<a name="l01933"></a>01933 <span class="comment"></span>
<a name="l01934"></a>01934 <span class="comment">/**</span>
<a name="l01935"></a>01935 <span class="comment"> * cvmx_mdbw#_mem_sbe_ena_w1c</span>
<a name="l01936"></a>01936 <span class="comment"> */</span>
<a name="l01937"></a><a class="code" href="unioncvmx__mdbwx__mem__sbe__ena__w1c.html">01937</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__mem__sbe__ena__w1c.html" title="cvmx_mdbw::_mem_sbe_ena_w1c">cvmx_mdbwx_mem_sbe_ena_w1c</a> {
<a name="l01938"></a><a class="code" href="unioncvmx__mdbwx__mem__sbe__ena__w1c.html#a2be58b543fa231bfaa73d54ca8a758fa">01938</a>     uint64_t <a class="code" href="unioncvmx__mdbwx__mem__sbe__ena__w1c.html#a2be58b543fa231bfaa73d54ca8a758fa">u64</a>;
<a name="l01939"></a><a class="code" href="structcvmx__mdbwx__mem__sbe__ena__w1c_1_1cvmx__mdbwx__mem__sbe__ena__w1c__s.html">01939</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__mem__sbe__ena__w1c_1_1cvmx__mdbwx__mem__sbe__ena__w1c__s.html">cvmx_mdbwx_mem_sbe_ena_w1c_s</a> {
<a name="l01940"></a>01940 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01941"></a>01941 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__mem__sbe__ena__w1c_1_1cvmx__mdbwx__mem__sbe__ena__w1c__s.html#aa588dd345d5a8e95f2b7c7c32926a70e">reserved_63_63</a>               : 1;
<a name="l01942"></a>01942     uint64_t <a class="code" href="structcvmx__mdbwx__mem__sbe__ena__w1c_1_1cvmx__mdbwx__mem__sbe__ena__w1c__s.html#aee6406ecb6ba1e823b2016f201cee2be">blk2</a>                         : 55; <span class="comment">/**&lt; N/A */</span>
<a name="l01943"></a>01943     uint64_t <a class="code" href="structcvmx__mdbwx__mem__sbe__ena__w1c_1_1cvmx__mdbwx__mem__sbe__ena__w1c__s.html#a82a902f89f7178c1ffc5d90dc7d987ef">blk1</a>                         : 8;  <span class="comment">/**&lt; N/A */</span>
<a name="l01944"></a>01944 <span class="preprocessor">#else</span>
<a name="l01945"></a><a class="code" href="structcvmx__mdbwx__mem__sbe__ena__w1c_1_1cvmx__mdbwx__mem__sbe__ena__w1c__s.html#a82a902f89f7178c1ffc5d90dc7d987ef">01945</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__mem__sbe__ena__w1c_1_1cvmx__mdbwx__mem__sbe__ena__w1c__s.html#a82a902f89f7178c1ffc5d90dc7d987ef">blk1</a>                         : 8;
<a name="l01946"></a><a class="code" href="structcvmx__mdbwx__mem__sbe__ena__w1c_1_1cvmx__mdbwx__mem__sbe__ena__w1c__s.html#aee6406ecb6ba1e823b2016f201cee2be">01946</a>     uint64_t <a class="code" href="structcvmx__mdbwx__mem__sbe__ena__w1c_1_1cvmx__mdbwx__mem__sbe__ena__w1c__s.html#aee6406ecb6ba1e823b2016f201cee2be">blk2</a>                         : 55;
<a name="l01947"></a><a class="code" href="structcvmx__mdbwx__mem__sbe__ena__w1c_1_1cvmx__mdbwx__mem__sbe__ena__w1c__s.html#aa588dd345d5a8e95f2b7c7c32926a70e">01947</a>     uint64_t <a class="code" href="structcvmx__mdbwx__mem__sbe__ena__w1c_1_1cvmx__mdbwx__mem__sbe__ena__w1c__s.html#aa588dd345d5a8e95f2b7c7c32926a70e">reserved_63_63</a>               : 1;
<a name="l01948"></a>01948 <span class="preprocessor">#endif</span>
<a name="l01949"></a>01949 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdbwx__mem__sbe__ena__w1c.html#a407d578704523a63576206fa755c4676">s</a>;
<a name="l01950"></a><a class="code" href="unioncvmx__mdbwx__mem__sbe__ena__w1c.html#a8070cc0916b29c65fb013f855a037540">01950</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__mem__sbe__ena__w1c_1_1cvmx__mdbwx__mem__sbe__ena__w1c__s.html">cvmx_mdbwx_mem_sbe_ena_w1c_s</a>   <a class="code" href="unioncvmx__mdbwx__mem__sbe__ena__w1c.html#a8070cc0916b29c65fb013f855a037540">cnf75xx</a>;
<a name="l01951"></a>01951 };
<a name="l01952"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#a9cd9ebeb66f09780750dc867cd3d00c2">01952</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__mem__sbe__ena__w1c.html" title="cvmx_mdbw::_mem_sbe_ena_w1c">cvmx_mdbwx_mem_sbe_ena_w1c</a> <a class="code" href="unioncvmx__mdbwx__mem__sbe__ena__w1c.html" title="cvmx_mdbw::_mem_sbe_ena_w1c">cvmx_mdbwx_mem_sbe_ena_w1c_t</a>;
<a name="l01953"></a>01953 <span class="comment"></span>
<a name="l01954"></a>01954 <span class="comment">/**</span>
<a name="l01955"></a>01955 <span class="comment"> * cvmx_mdbw#_mem_sbe_ena_w1s</span>
<a name="l01956"></a>01956 <span class="comment"> */</span>
<a name="l01957"></a><a class="code" href="unioncvmx__mdbwx__mem__sbe__ena__w1s.html">01957</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__mem__sbe__ena__w1s.html" title="cvmx_mdbw::_mem_sbe_ena_w1s">cvmx_mdbwx_mem_sbe_ena_w1s</a> {
<a name="l01958"></a><a class="code" href="unioncvmx__mdbwx__mem__sbe__ena__w1s.html#adf2fa6e3bfeaa53ca4de8055680e0667">01958</a>     uint64_t <a class="code" href="unioncvmx__mdbwx__mem__sbe__ena__w1s.html#adf2fa6e3bfeaa53ca4de8055680e0667">u64</a>;
<a name="l01959"></a><a class="code" href="structcvmx__mdbwx__mem__sbe__ena__w1s_1_1cvmx__mdbwx__mem__sbe__ena__w1s__s.html">01959</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__mem__sbe__ena__w1s_1_1cvmx__mdbwx__mem__sbe__ena__w1s__s.html">cvmx_mdbwx_mem_sbe_ena_w1s_s</a> {
<a name="l01960"></a>01960 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01961"></a>01961 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__mem__sbe__ena__w1s_1_1cvmx__mdbwx__mem__sbe__ena__w1s__s.html#a4f81f49e5072380a0b437b55caecd9e6">reserved_63_63</a>               : 1;
<a name="l01962"></a>01962     uint64_t <a class="code" href="structcvmx__mdbwx__mem__sbe__ena__w1s_1_1cvmx__mdbwx__mem__sbe__ena__w1s__s.html#a915e6dc576deb04d418cb37a4a917771">blk2</a>                         : 55; <span class="comment">/**&lt; N/A */</span>
<a name="l01963"></a>01963     uint64_t <a class="code" href="structcvmx__mdbwx__mem__sbe__ena__w1s_1_1cvmx__mdbwx__mem__sbe__ena__w1s__s.html#a9813ad717cba8cfcbde1fb3e84f47952">blk1</a>                         : 8;  <span class="comment">/**&lt; N/A */</span>
<a name="l01964"></a>01964 <span class="preprocessor">#else</span>
<a name="l01965"></a><a class="code" href="structcvmx__mdbwx__mem__sbe__ena__w1s_1_1cvmx__mdbwx__mem__sbe__ena__w1s__s.html#a9813ad717cba8cfcbde1fb3e84f47952">01965</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__mem__sbe__ena__w1s_1_1cvmx__mdbwx__mem__sbe__ena__w1s__s.html#a9813ad717cba8cfcbde1fb3e84f47952">blk1</a>                         : 8;
<a name="l01966"></a><a class="code" href="structcvmx__mdbwx__mem__sbe__ena__w1s_1_1cvmx__mdbwx__mem__sbe__ena__w1s__s.html#a915e6dc576deb04d418cb37a4a917771">01966</a>     uint64_t <a class="code" href="structcvmx__mdbwx__mem__sbe__ena__w1s_1_1cvmx__mdbwx__mem__sbe__ena__w1s__s.html#a915e6dc576deb04d418cb37a4a917771">blk2</a>                         : 55;
<a name="l01967"></a><a class="code" href="structcvmx__mdbwx__mem__sbe__ena__w1s_1_1cvmx__mdbwx__mem__sbe__ena__w1s__s.html#a4f81f49e5072380a0b437b55caecd9e6">01967</a>     uint64_t <a class="code" href="structcvmx__mdbwx__mem__sbe__ena__w1s_1_1cvmx__mdbwx__mem__sbe__ena__w1s__s.html#a4f81f49e5072380a0b437b55caecd9e6">reserved_63_63</a>               : 1;
<a name="l01968"></a>01968 <span class="preprocessor">#endif</span>
<a name="l01969"></a>01969 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdbwx__mem__sbe__ena__w1s.html#a78bcda399c5f9ffc71c709a90ecd59dd">s</a>;
<a name="l01970"></a><a class="code" href="unioncvmx__mdbwx__mem__sbe__ena__w1s.html#a19800e4811db8b8f04411495bad53030">01970</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__mem__sbe__ena__w1s_1_1cvmx__mdbwx__mem__sbe__ena__w1s__s.html">cvmx_mdbwx_mem_sbe_ena_w1s_s</a>   <a class="code" href="unioncvmx__mdbwx__mem__sbe__ena__w1s.html#a19800e4811db8b8f04411495bad53030">cnf75xx</a>;
<a name="l01971"></a>01971 };
<a name="l01972"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#abfecbf56ac10131bd26d6b3022786457">01972</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__mem__sbe__ena__w1s.html" title="cvmx_mdbw::_mem_sbe_ena_w1s">cvmx_mdbwx_mem_sbe_ena_w1s</a> <a class="code" href="unioncvmx__mdbwx__mem__sbe__ena__w1s.html" title="cvmx_mdbw::_mem_sbe_ena_w1s">cvmx_mdbwx_mem_sbe_ena_w1s_t</a>;
<a name="l01973"></a>01973 <span class="comment"></span>
<a name="l01974"></a>01974 <span class="comment">/**</span>
<a name="l01975"></a>01975 <span class="comment"> * cvmx_mdbw#_mem_sbe_int</span>
<a name="l01976"></a>01976 <span class="comment"> *</span>
<a name="l01977"></a>01977 <span class="comment"> * This register set, handles the single-bit error status for all memories;</span>
<a name="l01978"></a>01978 <span class="comment"> * where a value 0 = pass or never run and 1 = fail per MDBW. These generate non-fatal error</span>
<a name="l01979"></a>01979 <span class="comment"> * interrupts to the PSM, which drives this signal to the CIU.</span>
<a name="l01980"></a>01980 <span class="comment"> */</span>
<a name="l01981"></a><a class="code" href="unioncvmx__mdbwx__mem__sbe__int.html">01981</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__mem__sbe__int.html" title="cvmx_mdbw::_mem_sbe_int">cvmx_mdbwx_mem_sbe_int</a> {
<a name="l01982"></a><a class="code" href="unioncvmx__mdbwx__mem__sbe__int.html#a959b2a2b736fd15f54724353833457d6">01982</a>     uint64_t <a class="code" href="unioncvmx__mdbwx__mem__sbe__int.html#a959b2a2b736fd15f54724353833457d6">u64</a>;
<a name="l01983"></a><a class="code" href="structcvmx__mdbwx__mem__sbe__int_1_1cvmx__mdbwx__mem__sbe__int__s.html">01983</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__mem__sbe__int_1_1cvmx__mdbwx__mem__sbe__int__s.html">cvmx_mdbwx_mem_sbe_int_s</a> {
<a name="l01984"></a>01984 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01985"></a>01985 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__mem__sbe__int_1_1cvmx__mdbwx__mem__sbe__int__s.html#a6ab6c5773ef032325fe14b2ab4eeb98f">reserved_63_63</a>               : 1;
<a name="l01986"></a>01986     uint64_t <a class="code" href="structcvmx__mdbwx__mem__sbe__int_1_1cvmx__mdbwx__mem__sbe__int__s.html#a1a8280d219c2deb7d978cb4c80c486a9">blk2</a>                         : 55; <span class="comment">/**&lt; N/A */</span>
<a name="l01987"></a>01987     uint64_t <a class="code" href="structcvmx__mdbwx__mem__sbe__int_1_1cvmx__mdbwx__mem__sbe__int__s.html#a7786bcd1e54f33f7adae62a8fc5acc4e">blk1</a>                         : 8;  <span class="comment">/**&lt; N/A */</span>
<a name="l01988"></a>01988 <span class="preprocessor">#else</span>
<a name="l01989"></a><a class="code" href="structcvmx__mdbwx__mem__sbe__int_1_1cvmx__mdbwx__mem__sbe__int__s.html#a7786bcd1e54f33f7adae62a8fc5acc4e">01989</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__mem__sbe__int_1_1cvmx__mdbwx__mem__sbe__int__s.html#a7786bcd1e54f33f7adae62a8fc5acc4e">blk1</a>                         : 8;
<a name="l01990"></a><a class="code" href="structcvmx__mdbwx__mem__sbe__int_1_1cvmx__mdbwx__mem__sbe__int__s.html#a1a8280d219c2deb7d978cb4c80c486a9">01990</a>     uint64_t <a class="code" href="structcvmx__mdbwx__mem__sbe__int_1_1cvmx__mdbwx__mem__sbe__int__s.html#a1a8280d219c2deb7d978cb4c80c486a9">blk2</a>                         : 55;
<a name="l01991"></a><a class="code" href="structcvmx__mdbwx__mem__sbe__int_1_1cvmx__mdbwx__mem__sbe__int__s.html#a6ab6c5773ef032325fe14b2ab4eeb98f">01991</a>     uint64_t <a class="code" href="structcvmx__mdbwx__mem__sbe__int_1_1cvmx__mdbwx__mem__sbe__int__s.html#a6ab6c5773ef032325fe14b2ab4eeb98f">reserved_63_63</a>               : 1;
<a name="l01992"></a>01992 <span class="preprocessor">#endif</span>
<a name="l01993"></a>01993 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdbwx__mem__sbe__int.html#a33593ee65323a3d16451dee5a8cfded4">s</a>;
<a name="l01994"></a><a class="code" href="unioncvmx__mdbwx__mem__sbe__int.html#a1fa105accc4ebeb34ba6813cd9ba4ff5">01994</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__mem__sbe__int_1_1cvmx__mdbwx__mem__sbe__int__s.html">cvmx_mdbwx_mem_sbe_int_s</a>       <a class="code" href="unioncvmx__mdbwx__mem__sbe__int.html#a1fa105accc4ebeb34ba6813cd9ba4ff5">cnf75xx</a>;
<a name="l01995"></a>01995 };
<a name="l01996"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#a4aede89b014920e91574370fe0bd2521">01996</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__mem__sbe__int.html" title="cvmx_mdbw::_mem_sbe_int">cvmx_mdbwx_mem_sbe_int</a> <a class="code" href="unioncvmx__mdbwx__mem__sbe__int.html" title="cvmx_mdbw::_mem_sbe_int">cvmx_mdbwx_mem_sbe_int_t</a>;
<a name="l01997"></a>01997 <span class="comment"></span>
<a name="l01998"></a>01998 <span class="comment">/**</span>
<a name="l01999"></a>01999 <span class="comment"> * cvmx_mdbw#_mem_sbe_int_w1s</span>
<a name="l02000"></a>02000 <span class="comment"> */</span>
<a name="l02001"></a><a class="code" href="unioncvmx__mdbwx__mem__sbe__int__w1s.html">02001</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__mem__sbe__int__w1s.html" title="cvmx_mdbw::_mem_sbe_int_w1s">cvmx_mdbwx_mem_sbe_int_w1s</a> {
<a name="l02002"></a><a class="code" href="unioncvmx__mdbwx__mem__sbe__int__w1s.html#a882ff9fca3bcadce1ec8108e60884f14">02002</a>     uint64_t <a class="code" href="unioncvmx__mdbwx__mem__sbe__int__w1s.html#a882ff9fca3bcadce1ec8108e60884f14">u64</a>;
<a name="l02003"></a><a class="code" href="structcvmx__mdbwx__mem__sbe__int__w1s_1_1cvmx__mdbwx__mem__sbe__int__w1s__s.html">02003</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__mem__sbe__int__w1s_1_1cvmx__mdbwx__mem__sbe__int__w1s__s.html">cvmx_mdbwx_mem_sbe_int_w1s_s</a> {
<a name="l02004"></a>02004 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02005"></a>02005 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__mem__sbe__int__w1s_1_1cvmx__mdbwx__mem__sbe__int__w1s__s.html#a15b397269abc456685d344d3d95a0b99">reserved_63_63</a>               : 1;
<a name="l02006"></a>02006     uint64_t <a class="code" href="structcvmx__mdbwx__mem__sbe__int__w1s_1_1cvmx__mdbwx__mem__sbe__int__w1s__s.html#aba3a73ca00060761461b32d11bbebb34">blk2</a>                         : 55; <span class="comment">/**&lt; N/A */</span>
<a name="l02007"></a>02007     uint64_t <a class="code" href="structcvmx__mdbwx__mem__sbe__int__w1s_1_1cvmx__mdbwx__mem__sbe__int__w1s__s.html#aec45177fe307ad14b555a8af84036a21">blk1</a>                         : 8;  <span class="comment">/**&lt; N/A */</span>
<a name="l02008"></a>02008 <span class="preprocessor">#else</span>
<a name="l02009"></a><a class="code" href="structcvmx__mdbwx__mem__sbe__int__w1s_1_1cvmx__mdbwx__mem__sbe__int__w1s__s.html#aec45177fe307ad14b555a8af84036a21">02009</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__mem__sbe__int__w1s_1_1cvmx__mdbwx__mem__sbe__int__w1s__s.html#aec45177fe307ad14b555a8af84036a21">blk1</a>                         : 8;
<a name="l02010"></a><a class="code" href="structcvmx__mdbwx__mem__sbe__int__w1s_1_1cvmx__mdbwx__mem__sbe__int__w1s__s.html#aba3a73ca00060761461b32d11bbebb34">02010</a>     uint64_t <a class="code" href="structcvmx__mdbwx__mem__sbe__int__w1s_1_1cvmx__mdbwx__mem__sbe__int__w1s__s.html#aba3a73ca00060761461b32d11bbebb34">blk2</a>                         : 55;
<a name="l02011"></a><a class="code" href="structcvmx__mdbwx__mem__sbe__int__w1s_1_1cvmx__mdbwx__mem__sbe__int__w1s__s.html#a15b397269abc456685d344d3d95a0b99">02011</a>     uint64_t <a class="code" href="structcvmx__mdbwx__mem__sbe__int__w1s_1_1cvmx__mdbwx__mem__sbe__int__w1s__s.html#a15b397269abc456685d344d3d95a0b99">reserved_63_63</a>               : 1;
<a name="l02012"></a>02012 <span class="preprocessor">#endif</span>
<a name="l02013"></a>02013 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdbwx__mem__sbe__int__w1s.html#a756e2bf125c13f2a8bc963f4ea791549">s</a>;
<a name="l02014"></a><a class="code" href="unioncvmx__mdbwx__mem__sbe__int__w1s.html#a3506c2eda9974c4cdee6df3cee5703a1">02014</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__mem__sbe__int__w1s_1_1cvmx__mdbwx__mem__sbe__int__w1s__s.html">cvmx_mdbwx_mem_sbe_int_w1s_s</a>   <a class="code" href="unioncvmx__mdbwx__mem__sbe__int__w1s.html#a3506c2eda9974c4cdee6df3cee5703a1">cnf75xx</a>;
<a name="l02015"></a>02015 };
<a name="l02016"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#a131091bcc59e3ce7e9e6144c7e67e8d9">02016</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__mem__sbe__int__w1s.html" title="cvmx_mdbw::_mem_sbe_int_w1s">cvmx_mdbwx_mem_sbe_int_w1s</a> <a class="code" href="unioncvmx__mdbwx__mem__sbe__int__w1s.html" title="cvmx_mdbw::_mem_sbe_int_w1s">cvmx_mdbwx_mem_sbe_int_w1s_t</a>;
<a name="l02017"></a>02017 <span class="comment"></span>
<a name="l02018"></a>02018 <span class="comment">/**</span>
<a name="l02019"></a>02019 <span class="comment"> * cvmx_mdbw#_non_fatal_error_jce_w0</span>
<a name="l02020"></a>02020 <span class="comment"> *</span>
<a name="l02021"></a>02021 <span class="comment"> * This register set, specifies the non-fatal error job completion message word 0 per MDBW.</span>
<a name="l02022"></a>02022 <span class="comment"> *</span>
<a name="l02023"></a>02023 <span class="comment"> */</span>
<a name="l02024"></a><a class="code" href="unioncvmx__mdbwx__non__fatal__error__jce__w0.html">02024</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__non__fatal__error__jce__w0.html" title="cvmx_mdbw::_non_fatal_error_jce_w0">cvmx_mdbwx_non_fatal_error_jce_w0</a> {
<a name="l02025"></a><a class="code" href="unioncvmx__mdbwx__non__fatal__error__jce__w0.html#ac3d713bf2f27ad35ec58fe39b82b349e">02025</a>     uint64_t <a class="code" href="unioncvmx__mdbwx__non__fatal__error__jce__w0.html#ac3d713bf2f27ad35ec58fe39b82b349e">u64</a>;
<a name="l02026"></a><a class="code" href="structcvmx__mdbwx__non__fatal__error__jce__w0_1_1cvmx__mdbwx__non__fatal__error__jce__w0__s.html">02026</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__non__fatal__error__jce__w0_1_1cvmx__mdbwx__non__fatal__error__jce__w0__s.html">cvmx_mdbwx_non_fatal_error_jce_w0_s</a> {
<a name="l02027"></a>02027 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02028"></a>02028 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__non__fatal__error__jce__w0_1_1cvmx__mdbwx__non__fatal__error__jce__w0__s.html#aa1280fd5225b65372cb60fa8305b8ded">ls_word</a>                      : 64; <span class="comment">/**&lt; This set of bits, specifies the word 0 for a non-fatal error job completion status to send</span>
<a name="l02029"></a>02029 <span class="comment">                                                         to</span>
<a name="l02030"></a>02030 <span class="comment">                                                         PSM &lt;w1,w0&gt;. */</span>
<a name="l02031"></a>02031 <span class="preprocessor">#else</span>
<a name="l02032"></a><a class="code" href="structcvmx__mdbwx__non__fatal__error__jce__w0_1_1cvmx__mdbwx__non__fatal__error__jce__w0__s.html#aa1280fd5225b65372cb60fa8305b8ded">02032</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__non__fatal__error__jce__w0_1_1cvmx__mdbwx__non__fatal__error__jce__w0__s.html#aa1280fd5225b65372cb60fa8305b8ded">ls_word</a>                      : 64;
<a name="l02033"></a>02033 <span class="preprocessor">#endif</span>
<a name="l02034"></a>02034 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdbwx__non__fatal__error__jce__w0.html#a19fe0c4ee4667412bf09b531575f424e">s</a>;
<a name="l02035"></a><a class="code" href="unioncvmx__mdbwx__non__fatal__error__jce__w0.html#ab4c71269629d0b6e66bd86b0c33ce554">02035</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__non__fatal__error__jce__w0_1_1cvmx__mdbwx__non__fatal__error__jce__w0__s.html">cvmx_mdbwx_non_fatal_error_jce_w0_s</a> <a class="code" href="unioncvmx__mdbwx__non__fatal__error__jce__w0.html#ab4c71269629d0b6e66bd86b0c33ce554">cnf75xx</a>;
<a name="l02036"></a>02036 };
<a name="l02037"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#afbee9e3fe5e3010f04949929fa9dbcc6">02037</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__non__fatal__error__jce__w0.html" title="cvmx_mdbw::_non_fatal_error_jce_w0">cvmx_mdbwx_non_fatal_error_jce_w0</a> <a class="code" href="unioncvmx__mdbwx__non__fatal__error__jce__w0.html" title="cvmx_mdbw::_non_fatal_error_jce_w0">cvmx_mdbwx_non_fatal_error_jce_w0_t</a>;
<a name="l02038"></a>02038 <span class="comment"></span>
<a name="l02039"></a>02039 <span class="comment">/**</span>
<a name="l02040"></a>02040 <span class="comment"> * cvmx_mdbw#_non_fatal_error_jce_w1</span>
<a name="l02041"></a>02041 <span class="comment"> *</span>
<a name="l02042"></a>02042 <span class="comment"> * This register set, specifies the non-fatal error job completion message word 1 per MDBW.</span>
<a name="l02043"></a>02043 <span class="comment"> *</span>
<a name="l02044"></a>02044 <span class="comment"> */</span>
<a name="l02045"></a><a class="code" href="unioncvmx__mdbwx__non__fatal__error__jce__w1.html">02045</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__non__fatal__error__jce__w1.html" title="cvmx_mdbw::_non_fatal_error_jce_w1">cvmx_mdbwx_non_fatal_error_jce_w1</a> {
<a name="l02046"></a><a class="code" href="unioncvmx__mdbwx__non__fatal__error__jce__w1.html#a9c7e3d35f04dd3811587bfb45bacfa60">02046</a>     uint64_t <a class="code" href="unioncvmx__mdbwx__non__fatal__error__jce__w1.html#a9c7e3d35f04dd3811587bfb45bacfa60">u64</a>;
<a name="l02047"></a><a class="code" href="structcvmx__mdbwx__non__fatal__error__jce__w1_1_1cvmx__mdbwx__non__fatal__error__jce__w1__s.html">02047</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__non__fatal__error__jce__w1_1_1cvmx__mdbwx__non__fatal__error__jce__w1__s.html">cvmx_mdbwx_non_fatal_error_jce_w1_s</a> {
<a name="l02048"></a>02048 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02049"></a>02049 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__non__fatal__error__jce__w1_1_1cvmx__mdbwx__non__fatal__error__jce__w1__s.html#a6b5ae95c18455fbf22cd6987493299dd">ms_word</a>                      : 64; <span class="comment">/**&lt; This set of bits, specifies the word 1 for a non-fatal error job completion status to send</span>
<a name="l02050"></a>02050 <span class="comment">                                                         to</span>
<a name="l02051"></a>02051 <span class="comment">                                                         PSM &lt;w1,w0&gt;. */</span>
<a name="l02052"></a>02052 <span class="preprocessor">#else</span>
<a name="l02053"></a><a class="code" href="structcvmx__mdbwx__non__fatal__error__jce__w1_1_1cvmx__mdbwx__non__fatal__error__jce__w1__s.html#a6b5ae95c18455fbf22cd6987493299dd">02053</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__non__fatal__error__jce__w1_1_1cvmx__mdbwx__non__fatal__error__jce__w1__s.html#a6b5ae95c18455fbf22cd6987493299dd">ms_word</a>                      : 64;
<a name="l02054"></a>02054 <span class="preprocessor">#endif</span>
<a name="l02055"></a>02055 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdbwx__non__fatal__error__jce__w1.html#a04fba068f56ddf8918bcbc239beafdc4">s</a>;
<a name="l02056"></a><a class="code" href="unioncvmx__mdbwx__non__fatal__error__jce__w1.html#a3c5400e064a2ec5a77b5681d84cab00c">02056</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__non__fatal__error__jce__w1_1_1cvmx__mdbwx__non__fatal__error__jce__w1__s.html">cvmx_mdbwx_non_fatal_error_jce_w1_s</a> <a class="code" href="unioncvmx__mdbwx__non__fatal__error__jce__w1.html#a3c5400e064a2ec5a77b5681d84cab00c">cnf75xx</a>;
<a name="l02057"></a>02057 };
<a name="l02058"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#a2aea55dd81e836f35055a7b3f23a71da">02058</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__non__fatal__error__jce__w1.html" title="cvmx_mdbw::_non_fatal_error_jce_w1">cvmx_mdbwx_non_fatal_error_jce_w1</a> <a class="code" href="unioncvmx__mdbwx__non__fatal__error__jce__w1.html" title="cvmx_mdbw::_non_fatal_error_jce_w1">cvmx_mdbwx_non_fatal_error_jce_w1_t</a>;
<a name="l02059"></a>02059 <span class="comment"></span>
<a name="l02060"></a>02060 <span class="comment">/**</span>
<a name="l02061"></a>02061 <span class="comment"> * cvmx_mdbw#_timeout_jce_w0</span>
<a name="l02062"></a>02062 <span class="comment"> *</span>
<a name="l02063"></a>02063 <span class="comment"> * This register set, specifies the timeout job completion message word 0 per MDBW.</span>
<a name="l02064"></a>02064 <span class="comment"> *</span>
<a name="l02065"></a>02065 <span class="comment"> */</span>
<a name="l02066"></a><a class="code" href="unioncvmx__mdbwx__timeout__jce__w0.html">02066</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__timeout__jce__w0.html" title="cvmx_mdbw::_timeout_jce_w0">cvmx_mdbwx_timeout_jce_w0</a> {
<a name="l02067"></a><a class="code" href="unioncvmx__mdbwx__timeout__jce__w0.html#a5b889feb3f9e75ce3c8a14f671f242be">02067</a>     uint64_t <a class="code" href="unioncvmx__mdbwx__timeout__jce__w0.html#a5b889feb3f9e75ce3c8a14f671f242be">u64</a>;
<a name="l02068"></a><a class="code" href="structcvmx__mdbwx__timeout__jce__w0_1_1cvmx__mdbwx__timeout__jce__w0__s.html">02068</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__timeout__jce__w0_1_1cvmx__mdbwx__timeout__jce__w0__s.html">cvmx_mdbwx_timeout_jce_w0_s</a> {
<a name="l02069"></a>02069 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02070"></a>02070 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__timeout__jce__w0_1_1cvmx__mdbwx__timeout__jce__w0__s.html#ad36742998c01d6ca7750919e12f1ebf4">ls_word</a>                      : 64; <span class="comment">/**&lt; This set of bits, specifies the word 0 for a timeout job completion status to send to PSM&lt;w1,w0&gt;. */</span>
<a name="l02071"></a>02071 <span class="preprocessor">#else</span>
<a name="l02072"></a><a class="code" href="structcvmx__mdbwx__timeout__jce__w0_1_1cvmx__mdbwx__timeout__jce__w0__s.html#ad36742998c01d6ca7750919e12f1ebf4">02072</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__timeout__jce__w0_1_1cvmx__mdbwx__timeout__jce__w0__s.html#ad36742998c01d6ca7750919e12f1ebf4">ls_word</a>                      : 64;
<a name="l02073"></a>02073 <span class="preprocessor">#endif</span>
<a name="l02074"></a>02074 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdbwx__timeout__jce__w0.html#a31d69020358ed305bbff2cf1dbfcac6f">s</a>;
<a name="l02075"></a><a class="code" href="unioncvmx__mdbwx__timeout__jce__w0.html#aab9206455f71bd365074cf30b3f5a3d0">02075</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__timeout__jce__w0_1_1cvmx__mdbwx__timeout__jce__w0__s.html">cvmx_mdbwx_timeout_jce_w0_s</a>    <a class="code" href="unioncvmx__mdbwx__timeout__jce__w0.html#aab9206455f71bd365074cf30b3f5a3d0">cnf75xx</a>;
<a name="l02076"></a>02076 };
<a name="l02077"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#ad744a029198086e2fb2729f0390f0549">02077</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__timeout__jce__w0.html" title="cvmx_mdbw::_timeout_jce_w0">cvmx_mdbwx_timeout_jce_w0</a> <a class="code" href="unioncvmx__mdbwx__timeout__jce__w0.html" title="cvmx_mdbw::_timeout_jce_w0">cvmx_mdbwx_timeout_jce_w0_t</a>;
<a name="l02078"></a>02078 <span class="comment"></span>
<a name="l02079"></a>02079 <span class="comment">/**</span>
<a name="l02080"></a>02080 <span class="comment"> * cvmx_mdbw#_timeout_jce_w1</span>
<a name="l02081"></a>02081 <span class="comment"> *</span>
<a name="l02082"></a>02082 <span class="comment"> * This register set, specifies the timeout job completion message word 1 per MDBW.</span>
<a name="l02083"></a>02083 <span class="comment"> *</span>
<a name="l02084"></a>02084 <span class="comment"> */</span>
<a name="l02085"></a><a class="code" href="unioncvmx__mdbwx__timeout__jce__w1.html">02085</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__timeout__jce__w1.html" title="cvmx_mdbw::_timeout_jce_w1">cvmx_mdbwx_timeout_jce_w1</a> {
<a name="l02086"></a><a class="code" href="unioncvmx__mdbwx__timeout__jce__w1.html#abee7389c386c941aa4efdb3117643682">02086</a>     uint64_t <a class="code" href="unioncvmx__mdbwx__timeout__jce__w1.html#abee7389c386c941aa4efdb3117643682">u64</a>;
<a name="l02087"></a><a class="code" href="structcvmx__mdbwx__timeout__jce__w1_1_1cvmx__mdbwx__timeout__jce__w1__s.html">02087</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__timeout__jce__w1_1_1cvmx__mdbwx__timeout__jce__w1__s.html">cvmx_mdbwx_timeout_jce_w1_s</a> {
<a name="l02088"></a>02088 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02089"></a>02089 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__timeout__jce__w1_1_1cvmx__mdbwx__timeout__jce__w1__s.html#a7d2cce2bc7aab3079a9b07e8c517d98d">ms_word</a>                      : 64; <span class="comment">/**&lt; This set of bits, specifies the word 1 for a timeout job completion status to send to PSM&lt;w1,w0&gt;. */</span>
<a name="l02090"></a>02090 <span class="preprocessor">#else</span>
<a name="l02091"></a><a class="code" href="structcvmx__mdbwx__timeout__jce__w1_1_1cvmx__mdbwx__timeout__jce__w1__s.html#a7d2cce2bc7aab3079a9b07e8c517d98d">02091</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdbwx__timeout__jce__w1_1_1cvmx__mdbwx__timeout__jce__w1__s.html#a7d2cce2bc7aab3079a9b07e8c517d98d">ms_word</a>                      : 64;
<a name="l02092"></a>02092 <span class="preprocessor">#endif</span>
<a name="l02093"></a>02093 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdbwx__timeout__jce__w1.html#afae38c238e385c86e351eeb19300a34a">s</a>;
<a name="l02094"></a><a class="code" href="unioncvmx__mdbwx__timeout__jce__w1.html#a64d994361c6c9709257d7b224fccb5e0">02094</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdbwx__timeout__jce__w1_1_1cvmx__mdbwx__timeout__jce__w1__s.html">cvmx_mdbwx_timeout_jce_w1_s</a>    <a class="code" href="unioncvmx__mdbwx__timeout__jce__w1.html#a64d994361c6c9709257d7b224fccb5e0">cnf75xx</a>;
<a name="l02095"></a>02095 };
<a name="l02096"></a><a class="code" href="cvmx-mdbwx-defs_8h.html#ace64b5e65ca849a3d9d56e20cc786436">02096</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdbwx__timeout__jce__w1.html" title="cvmx_mdbw::_timeout_jce_w1">cvmx_mdbwx_timeout_jce_w1</a> <a class="code" href="unioncvmx__mdbwx__timeout__jce__w1.html" title="cvmx_mdbw::_timeout_jce_w1">cvmx_mdbwx_timeout_jce_w1_t</a>;
<a name="l02097"></a>02097 
<a name="l02098"></a>02098 <span class="preprocessor">#endif</span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
