#include "argsort.cuh"
#include "top-k.cuh"

#include <climits>

#ifdef GGML_CUDA_USE_CUB
#    include <cub/cub.cuh>
#    if (CCCL_MAJOR_VERSION >= 3 && CCCL_MINOR_VERSION >= 2)
#        define CUB_TOP_K_AVAILABLE
#        include <cuda/iterator>
using namespace cub;
#    endif  // CCCL_MAJOR_VERSION >= 3 && CCCL_MINOR_VERSION >= 2
#endif      // GGML_CUDA_USE_CUB

#ifdef CUB_TOP_K_AVAILABLE

static void top_k_cub(ggml_cuda_pool & pool,
                      const float *    src,
                      int *            dst,
                      const int        ncols,
                      const int        k,
                      cudaStream_t     stream) {
    auto requirements = cuda::execution::require(cuda::execution::determinism::not_guaranteed,
                                                 cuda::execution::output_ordering::unsorted);
    auto stream_env   = cuda::stream_ref{ stream };
    auto env          = cuda::std::execution::env{ stream_env, requirements };

    auto indexes_in = cuda::make_counting_iterator(0);

    size_t temp_storage_bytes = 0;
    CUDA_CHECK(DeviceTopK::MaxPairs(nullptr, temp_storage_bytes, src, cuda::discard_iterator(), indexes_in, dst, ncols, k,
                         env));

    ggml_cuda_pool_alloc<uint8_t> temp_storage_alloc(pool, temp_storage_bytes);
    void *                        d_temp_storage = temp_storage_alloc.get();

    CUDA_CHECK(DeviceTopK::MaxPairs(d_temp_storage, temp_storage_bytes, src, cuda::discard_iterator(), indexes_in, dst,
                         ncols, k, env));
}

#elif defined(GGML_CUDA_USE_CUB)  // CUB_TOP_K_AVAILABLE

static int next_power_of_2(int x) {
    int n = 1;
    while (n < x) {
        n *= 2;
    }
    return n;
}

#endif                            // CUB_TOP_K_AVAILABLE

#if !defined(GGML_CUDA_USE_CUB) && defined(GGML_USE_HIP)

static __device__ __forceinline__ uint32_t top_k_float_to_ordered(float value) {
    const uint32_t bits = __float_as_uint(value);
    const uint32_t mask = (uint32_t) (-(int32_t) (bits >> 31)) | 0x80000000U;
    return bits ^ mask;
}

struct top_k_radix_state {
    uint32_t prefix;
    uint32_t prefix_mask;
    int rank;
    int greater_count;
    int equal_count;
};

static __global__ void top_k_radix_init(top_k_radix_state * states, int nrows, int k) {
    const int row = blockIdx.x * blockDim.x + threadIdx.x;
    if (row < nrows) {
        states[row] = {0, 0, k, 0, 0};
    }
}

template<int BLOCK_SIZE, int RADIX_BITS>
static __global__ void top_k_radix_histogram(
        const float * __restrict__ src,
        const top_k_radix_state * __restrict__ states,
        int * __restrict__ block_histograms,
        int ncols,
        int blocks_per_row,
        int shift) {
    constexpr int NBINS = 1 << RADIX_BITS;

    const int row = blockIdx.x / blocks_per_row;
    const int row_block = blockIdx.x % blocks_per_row;
    const int tid = threadIdx.x;
    const float * row_src = src + (size_t) row * ncols;
    __shared__ int histogram[NBINS];

    histogram[tid] = 0;
    __syncthreads();

    const top_k_radix_state state = states[row];
    for (int col = row_block * BLOCK_SIZE + tid;
         col < ncols;
         col += blocks_per_row * BLOCK_SIZE) {
        const uint32_t key = top_k_float_to_ordered(row_src[col]);
        if ((key & state.prefix_mask) == state.prefix) {
            atomicAdd(&histogram[(key >> shift) & (NBINS - 1)], 1);
        }
    }
    __syncthreads();

    const size_t histogram_offset =
        ((size_t) row * blocks_per_row + row_block) * NBINS;
    block_histograms[histogram_offset + tid] = histogram[tid];
}

template<int BLOCK_SIZE, int RADIX_BITS>
static __global__ void top_k_radix_select(
        const int * __restrict__ block_histograms,
        top_k_radix_state * __restrict__ states,
        int blocks_per_row,
        int shift) {
    constexpr int NBINS = 1 << RADIX_BITS;

    const int row = blockIdx.x;
    const int tid = threadIdx.x;
    __shared__ int histogram[NBINS];

    int count = 0;
    for (int row_block = 0; row_block < blocks_per_row; ++row_block) {
        const size_t offset = ((size_t) row * blocks_per_row + row_block) * NBINS;
        count += block_histograms[offset + tid];
    }
    histogram[tid] = count;
    __syncthreads();

    if (tid == 0) {
        top_k_radix_state state = states[row];
        int bin = NBINS - 1;
        while (bin > 0 && histogram[bin] < state.rank) {
            state.rank -= histogram[bin--];
        }
        state.prefix |= (uint32_t) bin << shift;
        state.prefix_mask |= (uint32_t) (NBINS - 1) << shift;
        states[row] = state;
    }
}

static __global__ void top_k_radix_reset_counters(top_k_radix_state * states, int nrows) {
    const int row = blockIdx.x * blockDim.x + threadIdx.x;
    if (row < nrows) {
        states[row].greater_count = 0;
        states[row].equal_count = 0;
    }
}

template<int BLOCK_SIZE>
static __global__ void top_k_radix_gather(
        const float * __restrict__ src,
        int * __restrict__ dst,
        top_k_radix_state * __restrict__ states,
        int ncols,
        int k,
        int blocks_per_row) {
    const int row = blockIdx.x / blocks_per_row;
    const int row_block = blockIdx.x % blocks_per_row;
    const int tid = threadIdx.x;
    const float * row_src = src + (size_t) row * ncols;
    int * row_dst = dst + (size_t) row * k;
    top_k_radix_state * state = &states[row];

    for (int col = row_block * BLOCK_SIZE + tid;
         col < ncols;
         col += blocks_per_row * BLOCK_SIZE) {
        const uint32_t key = top_k_float_to_ordered(row_src[col]);
        if (key > state->prefix) {
            const int pos = atomicAdd(&state->greater_count, 1);
            row_dst[pos] = col;
        } else if (key == state->prefix) {
            const int pos = atomicAdd(&state->equal_count, 1);
            if (pos < state->rank) {
                row_dst[k - state->rank + pos] = col;
            }
        }
    }
}

static void top_k_radix_cuda(
        ggml_cuda_pool & pool,
        const float * src, int * dst, int ncols, int nrows, int k, cudaStream_t stream) {
    constexpr int BLOCK_SIZE = 256;
    constexpr int RADIX_BITS = 8;
    constexpr int NBINS = 1 << RADIX_BITS;
    const int blocks_per_row = std::min((ncols + 1023) / 1024, 64);

    ggml_cuda_pool_alloc<top_k_radix_state> states_alloc(pool, nrows);
    ggml_cuda_pool_alloc<int> histograms_alloc(pool, (size_t) nrows * blocks_per_row * NBINS);
    top_k_radix_state * states = states_alloc.get();
    int * histograms = histograms_alloc.get();

    top_k_radix_init<<<(nrows + BLOCK_SIZE - 1) / BLOCK_SIZE, BLOCK_SIZE, 0, stream>>>(states, nrows, k);

    const dim3 row_grid(blocks_per_row * nrows);
    for (int shift = 32 - RADIX_BITS; shift >= 0; shift -= RADIX_BITS) {
        top_k_radix_histogram<BLOCK_SIZE, RADIX_BITS>
            <<<row_grid, BLOCK_SIZE, 0, stream>>>(
                src, states, histograms, ncols, blocks_per_row, shift);
        top_k_radix_select<BLOCK_SIZE, RADIX_BITS>
            <<<nrows, BLOCK_SIZE, 0, stream>>>(histograms, states, blocks_per_row, shift);
    }

    top_k_radix_reset_counters
        <<<(nrows + BLOCK_SIZE - 1) / BLOCK_SIZE, BLOCK_SIZE, 0, stream>>>(states, nrows);
    top_k_radix_gather<BLOCK_SIZE>
        <<<row_grid, BLOCK_SIZE, 0, stream>>>(
            src, dst, states, ncols, k, blocks_per_row);
}

#endif // !defined(GGML_CUDA_USE_CUB) && defined(GGML_USE_HIP)

// Partial selection for small k.  Where cub::DeviceTopK (CCCL >= 3.2) is unavailable, the
// caller below falls back to fully sorting the row and taking the first k -- but obtaining k
// elements does not require a sort.
//
// Comparisons use the same monotonic uint32 mapping cub uses, not float, and break ties toward
// the smaller index (cub's radix sort is stable, so the original order -- ascending index -- is
// preserved).  That reproduces the radix sort's ordering down to signed zeros and NaNs, so the
// replacement is bit-identical.
#define CUDA_TOP_K_BLOCK      256
#define CUDA_TOP_K_WARPS      (CUDA_TOP_K_BLOCK/32)
#define CUDA_TOP_K_MAX_K      16
#define CUDA_TOP_K_MAX_BLOCKS 128
#define CUDA_TOP_K_MIN_NCOLS  4096
#define CUDA_TOP_K_MAX_ELEMS  16
// Candidates held by one lane during the in-block merge (= ceil(WARPS*MAX_K / 32))
#define CUDA_TOP_K_MERGE      ((CUDA_TOP_K_WARPS*CUDA_TOP_K_MAX_K + 31)/32)

// Map a float to an order-preserving unsigned integer.  This is the mapping cub's radix sort uses
// internally, so signed zeros and NaNs order the same way.
static __device__ __forceinline__ uint32_t top_k_key(const float v) {
    const uint32_t b = __float_as_uint(v);
    return (b & 0x80000000u) ? ~b : (b | 0x80000000u);
}

// Pack the key into the high 32 bits and ~idx into the low 32.  A plain unsigned comparison then
// yields "key descending, index ascending" -- the same order as cub's stable radix sort -- and
// every comparison branch disappears.  For idx >= 0 the top bit of ~idx is always set, so a
// packed value of 0 can only mean "no candidate".
// Measured 2x faster than shuffling two 32-bit values and comparing with branches
// (stage 1: 22.5 -> 11.3 us).
static __device__ __forceinline__ uint64_t top_k_pack(const uint32_t k32, const int i32) {
    return ((uint64_t) k32 << 32) | (uint32_t) ~(uint32_t) i32;
}

// Broadcast the warp maximum to every lane.  Avoiding __syncthreads is the point: doing the same
// thing with a block-wide tree reduction makes the k rounds of barriers the bottleneck
// (70.9 us against 20.6 us at k = 10).
static __device__ __forceinline__ void top_k_warp_max(uint64_t & p) {
#pragma unroll
    for (int s = 16; s > 0; s >>= 1) {
        const uint64_t o = __shfl_xor_sync(0xffffffffu, p, s);
        p = o > p ? o : p;
    }
}

// Stage 1: each warp produces the top k of its own share, and warp 0 merges them within the block.
// The share stays in registers, so the k rounds never re-read memory.
template <int ELEMS>
static __global__ void __launch_bounds__(CUDA_TOP_K_BLOCK)
    k_top_k_stage1(const float * __restrict__ x, uint64_t * __restrict__ out,
                   const int ncols, const int k) {
    __shared__ uint64_t sp[CUDA_TOP_K_WARPS*CUDA_TOP_K_MAX_K];

    const int lane = threadIdx.x & 31;
    const int warp = threadIdx.x >> 5;

    const float * row   = x + (int64_t) blockIdx.y*ncols;
    const int     wbase = blockIdx.x*(CUDA_TOP_K_BLOCK*ELEMS) + warp*(32*ELEMS);

    uint64_t p[ELEMS];
#pragma unroll
    for (int e = 0; e < ELEMS; ++e) {
        const int i = wbase + e*32 + lane;
        p[e] = i < ncols ? top_k_pack(top_k_key(row[i]), i) : 0ull;
    }

    for (int r = 0; r < k; ++r) {
        uint64_t b = 0;
#pragma unroll
        for (int e = 0; e < ELEMS; ++e) { b = p[e] > b ? p[e] : b; }
        top_k_warp_max(b);
        if (lane == 0) {
            sp[warp*k + r] = b;
        }
        // Remove the selected element from this lane's share (indices are unique within a row, so
        // at most one matches)
#pragma unroll
        for (int e = 0; e < ELEMS; ++e) { if (p[e] == b) { p[e] = 0ull; } }
    }
    __syncthreads();

    if (warp != 0) {
        return;
    }
    const int M = CUDA_TOP_K_WARPS*k;
    uint64_t c[CUDA_TOP_K_MERGE];
#pragma unroll
    for (int e = 0; e < CUDA_TOP_K_MERGE; ++e) {
        const int i = e*32 + lane;
        c[e] = i < M ? sp[i] : 0ull;
    }
    uint64_t * o = out + ((int64_t) blockIdx.y*gridDim.x + blockIdx.x)*k;
    for (int r = 0; r < k; ++r) {
        uint64_t b = 0;
#pragma unroll
        for (int e = 0; e < CUDA_TOP_K_MERGE; ++e) { b = c[e] > b ? c[e] : b; }
        top_k_warp_max(b);
        if (lane == 0) {
            o[r] = b;
        }
#pragma unroll
        for (int e = 0; e < CUDA_TOP_K_MERGE; ++e) { if (c[e] == b) { c[e] = 0ull; } }
    }
}

// Stage 2: reduce stage 1's candidates (blocks x k of them) to the final top k.
// The candidates have distinct indices within a row, since stage 1's blocks partition the row.
template <int ELEMS>
static __global__ void __launch_bounds__(CUDA_TOP_K_BLOCK)
    k_top_k_stage2(const uint64_t * __restrict__ in, int * __restrict__ dst,
                   const int ncand, const int k) {
    __shared__ uint64_t sp[CUDA_TOP_K_WARPS*CUDA_TOP_K_MAX_K];

    const int lane = threadIdx.x & 31;
    const int warp = threadIdx.x >> 5;

    const uint64_t * cp = in + (int64_t) blockIdx.y*ncand;

    uint64_t p[ELEMS];
#pragma unroll
    for (int e = 0; e < ELEMS; ++e) {
        const int i = warp*(32*ELEMS) + e*32 + lane;
        p[e] = i < ncand ? cp[i] : 0ull;
    }

    for (int r = 0; r < k; ++r) {
        uint64_t b = 0;
#pragma unroll
        for (int e = 0; e < ELEMS; ++e) { b = p[e] > b ? p[e] : b; }
        top_k_warp_max(b);
        if (lane == 0) {
            sp[warp*k + r] = b;
        }
#pragma unroll
        for (int e = 0; e < ELEMS; ++e) { if (p[e] == b) { p[e] = 0ull; } }
    }
    __syncthreads();

    if (warp != 0) {
        return;
    }
    const int M = CUDA_TOP_K_WARPS*k;
    uint64_t c[CUDA_TOP_K_MERGE];
#pragma unroll
    for (int e = 0; e < CUDA_TOP_K_MERGE; ++e) {
        const int i = e*32 + lane;
        c[e] = i < M ? sp[i] : 0ull;
    }
    int * out = dst + (int64_t) blockIdx.y*k;
    for (int r = 0; r < k; ++r) {
        uint64_t b = 0;
#pragma unroll
        for (int e = 0; e < CUDA_TOP_K_MERGE; ++e) { b = c[e] > b ? c[e] : b; }
        top_k_warp_max(b);
        if (lane == 0) {
            out[r] = (int) ~(uint32_t) b;
        }
#pragma unroll
        for (int e = 0; e < CUDA_TOP_K_MERGE; ++e) { if (c[e] == b) { c[e] = 0ull; } }
    }
}

static bool top_k_partial_cuda(ggml_cuda_pool & pool, const float * src, int * dst,
                               const int ncols, const int nrows, const int k, cudaStream_t stream) {
    if (k < 1 || k > CUDA_TOP_K_MAX_K || ncols < CUDA_TOP_K_MIN_NCOLS || nrows < 1) {
        return false;
    }

    // Give each thread a larger share to keep the block count down: candidates = blocks x k, so
    // too many blocks makes stage 2 expensive
    int elems = 1;
    while (elems < CUDA_TOP_K_MAX_ELEMS &&
           (int64_t) ncols > (int64_t) CUDA_TOP_K_BLOCK*elems*CUDA_TOP_K_MAX_BLOCKS) {
        elems *= 2;
    }
    if ((int64_t) ncols > (int64_t) CUDA_TOP_K_BLOCK*elems*CUDA_TOP_K_MAX_BLOCKS) {
        return false;   // leave anything larger to the existing sort
    }

    const int stripe = CUDA_TOP_K_BLOCK*elems;
    const int nb     = (ncols + stripe - 1) / stripe;
    const int ncand  = nb*k;

    int elems2 = 1;
    while (elems2 < CUDA_TOP_K_MAX_ELEMS && ncand > CUDA_TOP_K_BLOCK*elems2) {
        elems2 *= 2;
    }
    if (ncand > CUDA_TOP_K_BLOCK*elems2) {
        return false;
    }

    ggml_cuda_pool_alloc<uint64_t> cand_alloc(pool, (size_t) ncand*nrows);

    const dim3 g1(nb, nrows, 1);
    const dim3 g2(1,  nrows, 1);

#define CUDA_TOP_K_LAUNCH1(E)                                                                    \
    case E: k_top_k_stage1<E><<<g1, CUDA_TOP_K_BLOCK, 0, stream>>>(                              \
                src, cand_alloc.get(), ncols, k); break
    switch (elems) {
        CUDA_TOP_K_LAUNCH1(1);
        CUDA_TOP_K_LAUNCH1(2);
        CUDA_TOP_K_LAUNCH1(4);
        CUDA_TOP_K_LAUNCH1(8);
        CUDA_TOP_K_LAUNCH1(16);
        default: return false;
    }
#undef CUDA_TOP_K_LAUNCH1

#define CUDA_TOP_K_LAUNCH2(E)                                                                    \
    case E: k_top_k_stage2<E><<<g2, CUDA_TOP_K_BLOCK, 0, stream>>>(                              \
                cand_alloc.get(), dst, ncand, k); break
    switch (elems2) {
        CUDA_TOP_K_LAUNCH2(1);
        CUDA_TOP_K_LAUNCH2(2);
        CUDA_TOP_K_LAUNCH2(4);
        CUDA_TOP_K_LAUNCH2(8);
        CUDA_TOP_K_LAUNCH2(16);
        default: return false;
    }
#undef CUDA_TOP_K_LAUNCH2

    return true;
}

void ggml_cuda_op_top_k(ggml_backend_cuda_context & ctx, ggml_tensor * dst) {
    const ggml_tensor * src0   = dst->src[0];
    const float *       src0_d = (const float *) src0->data;
    int *               dst_d  = (int *) dst->data;
    cudaStream_t        stream = ctx.stream();

    // are these asserts truly necessary?
    GGML_ASSERT(src0->type == GGML_TYPE_F32);
    GGML_ASSERT(dst->type == GGML_TYPE_I32);
    GGML_ASSERT(ggml_is_contiguous(src0));

    const int64_t    ncols = src0->ne[0];
    const int64_t    nrows = ggml_nrows(src0);
    const int64_t    k     = dst->ne[0];
    ggml_cuda_pool & pool  = ctx.pool();
#ifndef CUB_TOP_K_AVAILABLE
    // without cub::DeviceTopK, selecting a few elements out of a wide row is much cheaper than sorting it:
    // 3.7 ms -> 0.09 ms for 4 rows x 248k on a P100 (k = 16)
    if (ncols <= INT_MAX && nrows <= INT_MAX && k <= INT_MAX &&
        top_k_partial_cuda(pool, src0_d, dst_d, (int) ncols, (int) nrows, (int) k, stream)) {
        return;
    }
#endif // CUB_TOP_K_AVAILABLE
#ifdef CUB_TOP_K_AVAILABLE
    // TODO: Switch to `DeviceSegmentedTopK` for multi-row TopK once implemented
    // https://github.com/NVIDIA/cccl/issues/6391
    // TODO: investigate if there exists a point where parallelized argsort is faster than sequential top-k
    for (int i = 0; i < nrows; i++) {
        top_k_cub(pool, src0_d + i * ncols, dst_d + i * k, ncols, k, stream);
    }
#elif defined(GGML_CUDA_USE_CUB)  // CUB_TOP_K_AVAILABLE
    // Fall back to argsort + copy
    const int    ncols_pad      = next_power_of_2(ncols);
    const size_t shared_mem     = ncols_pad * sizeof(int);
    const size_t max_shared_mem = ggml_cuda_info().devices[ggml_cuda_get_device()].smpb;
    const bool   use_bitonic    = shared_mem <= max_shared_mem && ncols <= 1024;
    const int    chunk_nrows    = argsort_f32_i32_cuda_cub_chunk_nrows(src0->nb[1], nrows);

    ggml_cuda_pool_alloc<int> temp_dst_alloc(pool, ncols * chunk_nrows);
    int *                     tmp_dst = temp_dst_alloc.get();

    for (int64_t i = 0; i < nrows; i += chunk_nrows) {
        int iter_nrows = std::min((int64_t) chunk_nrows, nrows - i);

        if (use_bitonic) {
            argsort_f32_i32_cuda_bitonic(src0_d, tmp_dst, ncols, iter_nrows, GGML_SORT_ORDER_DESC, stream);
        } else {
            argsort_f32_i32_cuda_cub(pool, src0_d, tmp_dst, ncols, iter_nrows, GGML_SORT_ORDER_DESC, stream);
        }
        CUDA_CHECK(cudaMemcpy2DAsync(dst_d, k * sizeof(int), tmp_dst, ncols * sizeof(int), k * sizeof(int), iter_nrows,
                                     cudaMemcpyDeviceToDevice, stream));

        src0_d += ncols * iter_nrows;
        dst_d  += k     * iter_nrows;
    }
#else                             // GGML_CUDA_USE_CUB
#if defined(GGML_USE_HIP)
    if (ncols > 1024) {
        top_k_radix_cuda(pool, src0_d, dst_d, ncols, nrows, k, stream);
    } else {
#endif // defined(GGML_USE_HIP)
        ggml_cuda_pool_alloc<int> temp_dst_alloc(pool, ncols * nrows);
        int *                     tmp_dst = temp_dst_alloc.get();
        argsort_f32_i32_cuda_bitonic(src0_d, tmp_dst, ncols, nrows, GGML_SORT_ORDER_DESC, stream);
        CUDA_CHECK(cudaMemcpy2DAsync(dst_d, k * sizeof(int), tmp_dst, ncols * sizeof(int), k * sizeof(int), nrows,
                                     cudaMemcpyDeviceToDevice, stream));
#if defined(GGML_USE_HIP)
    }
#endif // defined(GGML_USE_HIP)
#endif
}
