

================================================================
== Vitis HLS Report for 'backProp_64_8_4_Pipeline_VITIS_LOOP_208_3'
================================================================
* Date:           Sat Apr 12 12:19:12 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        top
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.040 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       10|       10|  0.100 us|  0.100 us|    9|    9|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_208_3  |        8|        8|         2|          1|          1|     8|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     26|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    1|       0|     49|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     36|    -|
|Register         |        -|    -|      10|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|      10|    111|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+---------------------+---------+----+---+----+-----+
    |         Instance         |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+---------------------+---------+----+---+----+-----+
    |mul_18ns_25s_42_1_1_U640  |mul_18ns_25s_42_1_1  |        0|   1|  0|  49|    0|
    +--------------------------+---------------------+---------+----+---+----+-----+
    |Total                     |                     |        0|   1|  0|  49|    0|
    +--------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln208_fu_84_p2   |         +|   0|  0|  12|           4|           1|
    |icmp_ln208_fu_78_p2  |      icmp|   0|  0|  12|           4|           5|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  26|           9|           8|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_ii_2    |   9|          2|    4|          8|
    |ii_fu_36                 |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   10|         20|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+---+----+-----+-----------+
    |            Name           | FF| LUT| Bits| Const Bits|
    +---------------------------+---+----+-----+-----------+
    |agg_result_0_addr_reg_141  |  3|   0|    3|          0|
    |ap_CS_fsm                  |  1|   0|    1|          0|
    |ap_done_reg                |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1    |  1|   0|    1|          0|
    |ii_fu_36                   |  4|   0|    4|          0|
    +---------------------------+---+----+-----+-----------+
    |Total                      | 10|   0|   10|          0|
    +---------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                 Source Object                |    C Type    |
+-------------------------+-----+-----+------------+----------------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  backProp<64, 8, 4>_Pipeline_VITIS_LOOP_208_3|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  backProp<64, 8, 4>_Pipeline_VITIS_LOOP_208_3|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  backProp<64, 8, 4>_Pipeline_VITIS_LOOP_208_3|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  backProp<64, 8, 4>_Pipeline_VITIS_LOOP_208_3|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  backProp<64, 8, 4>_Pipeline_VITIS_LOOP_208_3|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  backProp<64, 8, 4>_Pipeline_VITIS_LOOP_208_3|  return value|
|d_activation_0_address0  |  out|    3|   ap_memory|                                d_activation_0|         array|
|d_activation_0_ce0       |  out|    1|   ap_memory|                                d_activation_0|         array|
|d_activation_0_q0        |   in|   18|   ap_memory|                                d_activation_0|         array|
|agg_result_0_address0    |  out|    3|   ap_memory|                                  agg_result_0|         array|
|agg_result_0_ce0         |  out|    1|   ap_memory|                                  agg_result_0|         array|
|agg_result_0_we0         |  out|    1|   ap_memory|                                  agg_result_0|         array|
|agg_result_0_d0          |  out|   25|   ap_memory|                                  agg_result_0|         array|
|agg_result_0_address1    |  out|    3|   ap_memory|                                  agg_result_0|         array|
|agg_result_0_ce1         |  out|    1|   ap_memory|                                  agg_result_0|         array|
|agg_result_0_q1          |   in|   25|   ap_memory|                                  agg_result_0|         array|
+-------------------------+-----+-----+------------+----------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.84>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%ii = alloca i32 1" [../layer.h:208]   --->   Operation 5 'alloca' 'ii' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.48ns)   --->   "%store_ln208 = store i4 0, i4 %ii" [../layer.h:208]   --->   Operation 6 'store' 'store_ln208' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_209_4"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%ii_2 = load i4 %ii" [../layer.h:208]   --->   Operation 8 'load' 'ii_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.86ns)   --->   "%icmp_ln208 = icmp_eq  i4 %ii_2, i4 8" [../layer.h:208]   --->   Operation 9 'icmp' 'icmp_ln208' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.86ns)   --->   "%add_ln208 = add i4 %ii_2, i4 1" [../layer.h:208]   --->   Operation 10 'add' 'add_ln208' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln208 = br i1 %icmp_ln208, void %VITIS_LOOP_209_4.split, void %for.end39.exitStub" [../layer.h:208]   --->   Operation 11 'br' 'br_ln208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln208 = zext i4 %ii_2" [../layer.h:208]   --->   Operation 12 'zext' 'zext_ln208' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%d_activation_0_addr = getelementptr i18 %d_activation_0, i64 0, i64 %zext_ln208" [../layer.h:208]   --->   Operation 13 'getelementptr' 'd_activation_0_addr' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%agg_result_0_addr = getelementptr i25 %agg_result_0, i64 0, i64 %zext_ln208" [../layer.h:208]   --->   Operation 14 'getelementptr' 'agg_result_0_addr' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (0.79ns)   --->   "%agg_result_0_load = load i3 %agg_result_0_addr" [../layer.h:211]   --->   Operation 15 'load' 'agg_result_0_load' <Predicate = (!icmp_ln208)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 16 [2/2] (0.79ns)   --->   "%d_activation_0_load = load i3 %d_activation_0_addr" [../layer.h:211]   --->   Operation 16 'load' 'd_activation_0_load' <Predicate = (!icmp_ln208)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 8> <RAM>
ST_1 : Operation 17 [1/1] (0.48ns)   --->   "%store_ln208 = store i4 %add_ln208, i4 %ii" [../layer.h:208]   --->   Operation 17 'store' 'store_ln208' <Predicate = (!icmp_ln208)> <Delay = 0.48>
ST_1 : Operation 29 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 29 'ret' 'ret_ln0' <Predicate = (icmp_ln208)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 5.04>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln208 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_75" [../layer.h:208]   --->   Operation 18 'specpipeline' 'specpipeline_ln208' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%speclooptripcount_ln208 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [../layer.h:208]   --->   Operation 19 'speclooptripcount' 'speclooptripcount_ln208' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln208 = specloopname void @_ssdm_op_SpecLoopName, void @empty_90" [../layer.h:208]   --->   Operation 20 'specloopname' 'specloopname_ln208' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/2] (0.79ns)   --->   "%agg_result_0_load = load i3 %agg_result_0_addr" [../layer.h:211]   --->   Operation 21 'load' 'agg_result_0_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln211 = sext i25 %agg_result_0_load" [../layer.h:211]   --->   Operation 22 'sext' 'sext_ln211' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/2] (0.79ns)   --->   "%d_activation_0_load = load i3 %d_activation_0_addr" [../layer.h:211]   --->   Operation 23 'load' 'd_activation_0_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 8> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln211 = zext i18 %d_activation_0_load" [../layer.h:211]   --->   Operation 24 'zext' 'zext_ln211' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (3.46ns)   --->   "%mul_ln211 = mul i42 %zext_ln211, i42 %sext_ln211" [../layer.h:211]   --->   Operation 25 'mul' 'mul_ln211' <Predicate = true> <Delay = 3.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %mul_ln211, i32 17, i32 41" [../layer.h:211]   --->   Operation 26 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.79ns)   --->   "%store_ln211 = store i25 %trunc_ln, i3 %agg_result_0_addr" [../layer.h:211]   --->   Operation 27 'store' 'store_ln211' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln208 = br void %VITIS_LOOP_209_4" [../layer.h:208]   --->   Operation 28 'br' 'br_ln208' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ d_activation_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ agg_result_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ii                      (alloca           ) [ 010]
store_ln208             (store            ) [ 000]
br_ln0                  (br               ) [ 000]
ii_2                    (load             ) [ 000]
icmp_ln208              (icmp             ) [ 010]
add_ln208               (add              ) [ 000]
br_ln208                (br               ) [ 000]
zext_ln208              (zext             ) [ 000]
d_activation_0_addr     (getelementptr    ) [ 011]
agg_result_0_addr       (getelementptr    ) [ 011]
store_ln208             (store            ) [ 000]
specpipeline_ln208      (specpipeline     ) [ 000]
speclooptripcount_ln208 (speclooptripcount) [ 000]
specloopname_ln208      (specloopname     ) [ 000]
agg_result_0_load       (load             ) [ 000]
sext_ln211              (sext             ) [ 000]
d_activation_0_load     (load             ) [ 000]
zext_ln211              (zext             ) [ 000]
mul_ln211               (mul              ) [ 000]
trunc_ln                (partselect       ) [ 000]
store_ln211             (store            ) [ 000]
br_ln208                (br               ) [ 000]
ret_ln0                 (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="d_activation_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_activation_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="agg_result_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agg_result_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_75"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_90"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i25.i42.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="ii_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ii/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="d_activation_0_addr_gep_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="18" slack="0"/>
<pin id="42" dir="0" index="1" bw="1" slack="0"/>
<pin id="43" dir="0" index="2" bw="4" slack="0"/>
<pin id="44" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_activation_0_addr/1 "/>
</bind>
</comp>

<comp id="47" class="1004" name="agg_result_0_addr_gep_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="25" slack="0"/>
<pin id="49" dir="0" index="1" bw="1" slack="0"/>
<pin id="50" dir="0" index="2" bw="4" slack="0"/>
<pin id="51" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="agg_result_0_addr/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="grp_access_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="3" slack="1"/>
<pin id="56" dir="0" index="1" bw="25" slack="0"/>
<pin id="57" dir="0" index="2" bw="0" slack="0"/>
<pin id="59" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="60" dir="0" index="5" bw="25" slack="2147483647"/>
<pin id="61" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="58" dir="1" index="3" bw="25" slack="2147483647"/>
<pin id="62" dir="1" index="7" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="agg_result_0_load/1 store_ln211/2 "/>
</bind>
</comp>

<comp id="64" class="1004" name="grp_access_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="3" slack="0"/>
<pin id="66" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="67" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="68" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="d_activation_0_load/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="store_ln208_store_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="0" index="1" bw="4" slack="0"/>
<pin id="73" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln208/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="ii_2_load_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="4" slack="0"/>
<pin id="77" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ii_2/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="icmp_ln208_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="4" slack="0"/>
<pin id="80" dir="0" index="1" bw="4" slack="0"/>
<pin id="81" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln208/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="add_ln208_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="4" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln208/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="zext_ln208_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="4" slack="0"/>
<pin id="92" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln208/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="store_ln208_store_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="4" slack="0"/>
<pin id="98" dir="0" index="1" bw="4" slack="0"/>
<pin id="99" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln208/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="sext_ln211_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="25" slack="0"/>
<pin id="103" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln211/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="zext_ln211_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="18" slack="0"/>
<pin id="107" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln211/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="mul_ln211_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="18" slack="0"/>
<pin id="111" dir="0" index="1" bw="25" slack="0"/>
<pin id="112" dir="1" index="2" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln211/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="trunc_ln_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="25" slack="0"/>
<pin id="117" dir="0" index="1" bw="42" slack="0"/>
<pin id="118" dir="0" index="2" bw="6" slack="0"/>
<pin id="119" dir="0" index="3" bw="7" slack="0"/>
<pin id="120" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="126" class="1005" name="ii_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="4" slack="0"/>
<pin id="128" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="ii "/>
</bind>
</comp>

<comp id="136" class="1005" name="d_activation_0_addr_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="3" slack="1"/>
<pin id="138" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="d_activation_0_addr "/>
</bind>
</comp>

<comp id="141" class="1005" name="agg_result_0_addr_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="3" slack="1"/>
<pin id="143" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_0_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="39"><net_src comp="4" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="45"><net_src comp="0" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="46"><net_src comp="12" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="52"><net_src comp="2" pin="0"/><net_sink comp="47" pin=0"/></net>

<net id="53"><net_src comp="12" pin="0"/><net_sink comp="47" pin=1"/></net>

<net id="63"><net_src comp="47" pin="3"/><net_sink comp="54" pin=2"/></net>

<net id="69"><net_src comp="40" pin="3"/><net_sink comp="64" pin=0"/></net>

<net id="74"><net_src comp="6" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="82"><net_src comp="75" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="75" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="10" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="93"><net_src comp="75" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="94"><net_src comp="90" pin="1"/><net_sink comp="40" pin=2"/></net>

<net id="95"><net_src comp="90" pin="1"/><net_sink comp="47" pin=2"/></net>

<net id="100"><net_src comp="84" pin="2"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="54" pin="7"/><net_sink comp="101" pin=0"/></net>

<net id="108"><net_src comp="64" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="113"><net_src comp="105" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="101" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="30" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="122"><net_src comp="109" pin="2"/><net_sink comp="115" pin=1"/></net>

<net id="123"><net_src comp="32" pin="0"/><net_sink comp="115" pin=2"/></net>

<net id="124"><net_src comp="34" pin="0"/><net_sink comp="115" pin=3"/></net>

<net id="125"><net_src comp="115" pin="4"/><net_sink comp="54" pin=1"/></net>

<net id="129"><net_src comp="36" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="70" pin=1"/></net>

<net id="131"><net_src comp="126" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="132"><net_src comp="126" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="139"><net_src comp="40" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="140"><net_src comp="136" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="144"><net_src comp="47" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="146"><net_src comp="141" pin="1"/><net_sink comp="54" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: agg_result_0 | {2 }
 - Input state : 
	Port: backProp<64, 8, 4>_Pipeline_VITIS_LOOP_208_3 : d_activation_0 | {1 2 }
	Port: backProp<64, 8, 4>_Pipeline_VITIS_LOOP_208_3 : agg_result_0 | {1 2 }
  - Chain level:
	State 1
		store_ln208 : 1
		ii_2 : 1
		icmp_ln208 : 2
		add_ln208 : 2
		br_ln208 : 3
		zext_ln208 : 2
		d_activation_0_addr : 3
		agg_result_0_addr : 3
		agg_result_0_load : 4
		d_activation_0_load : 4
		store_ln208 : 3
	State 2
		sext_ln211 : 1
		zext_ln211 : 1
		mul_ln211 : 2
		trunc_ln : 3
		store_ln211 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|---------|
| Operation|  Functional Unit  |   DSP   |    FF   |   LUT   |
|----------|-------------------|---------|---------|---------|
|    mul   |  mul_ln211_fu_109 |    1    |    0    |    49   |
|----------|-------------------|---------|---------|---------|
|   icmp   |  icmp_ln208_fu_78 |    0    |    0    |    12   |
|----------|-------------------|---------|---------|---------|
|    add   |  add_ln208_fu_84  |    0    |    0    |    12   |
|----------|-------------------|---------|---------|---------|
|   zext   |  zext_ln208_fu_90 |    0    |    0    |    0    |
|          | zext_ln211_fu_105 |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   sext   | sext_ln211_fu_101 |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|partselect|  trunc_ln_fu_115  |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   Total  |                   |    1    |    0    |    73   |
|----------|-------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
| agg_result_0_addr_reg_141 |    3   |
|d_activation_0_addr_reg_136|    3   |
|         ii_reg_126        |    4   |
+---------------------------+--------+
|           Total           |   10   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_54 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
| grp_access_fu_64 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |    6   ||  0.978  ||    0    ||    18   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   73   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    0   |   18   |
|  Register |    -   |    -   |   10   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    0   |   10   |   91   |
+-----------+--------+--------+--------+--------+
