# GUI App user guide
This doument explains the GUI based version of the HDL Converter.

## How to use
You can find the GUI App in the latest release as "HDL_Converter_GUI.exe" or build the GUI app in visual studio. When starting the app you are greeted by the window shown bellow.

 ![Main Menu with HDL](/Documentation/1_Images/GUI/guiOverview.PNG)
 
| Number | Name                      | Description                                                                        |
|--------|---------------------------|------------------------------------------------------------------------------------|
| 1      | HDL Input                 | Used to input the HDL modules to convert                                           |
| 2 - 4  | Settings                  | Configurations that can be made to modify the output format and input language     |
| 5      | Generate Instantiation    | Used to generate a module instance from the given header in "1"                    |
| 6      | Generate Wire Declaration | Used to generate the declaration code for all wires contained in the module in "1" |
| 7      | Status output             | Shows succesful completion of generates, errors and warnings                       |
 
 
 ### Settings
 The following settings can be made to affect the generated output and select the input language.
 
| Number | Name                   | Description                                                                                                                                                                                                          |
|--------|------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 2      | HDL Language           | The HDL Language your header uses and output will be in.                                                                                     |
| 3      | Emptiy IOs             | When set to `true` an instantiation will not contain any wires e.g. '.mySignal()'. If set to `false` (default) the instantiated module will be passed wires of the same name as the port e.g. '.mySignal(mySignal)'. |
| 4      | Include input comments | If enabled user comments that were included in the HDL input will be added to the wire instantiation and declaration.                                                                                                |
| 4      | Add direction comments | If enabled every signal will contain a comment about the data direction of the wire (if it is an input or output) as well as (in case of a vector) the vector size.                                                  |

If both comment settings are enabled a combined output will be generated e.g. `//output [7:0] | my user comment`

### Available Functions 
In the current verison two types of outputs can be generated by the module. The Outputs are generated by pressing the buttons 5 & 6.

The "Generate Instance" Function will turn the modul header inserted into "1" into an instanciation of this module tipe e.g.

The "Generate Wire Declaration" Function will generate the code needed for declaring all wires (excluding parameters) in the module provided in "1".

Any output created by these functions will be copied to the clipboard of the user.

### Example Outputs
Bellow is a demo module thet can be inserted into into the Field "1" for conversion.
Input:
```verilog
module test
#(
parameter myParam1 = 12,
parameter myParam2 = 2
)
(
input wire clock,
input wire reset, //Comment
output wire [7:0] busOut,
inout wire someSignal //Comment
);
```
Generate Instance Output:
```verilog
test inst_test
#(
	.myParam1(myParam1),
	.myParam2(myParam2)
)(
	.clock(clock),
	.reset(reset),
	.busOut(busOut),
	.someSignal(someSignal)
);
```
Generate Wire Declaration Output:
```verilog
wire clock;
wire reset;
wire [7:0] busOut;
wire someSignal;
```

### Exceptions
The following Exceptions may be shown in the status output.

| Exception                                                            | Cause                                                                                       | Solution                                                                                                                                                |
|----------------------------------------------------------------------|---------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------|
| The configuration you selected is currently not suported             | Comes from selecting `VHDL` as input language in versions befor 1.2.0 supported                    | Select Input Language `Verilog` or update to newer version                                                                                                                         |
| No HDL Code provided! Please Insert HDL Code to convert into Textbox | Tried to use a generate function but did not provide HDL input                              | Insert a HDL module header in "1"                                                                                                                       |
| Uneven Parenteses                                                    | Module header provided did not have a matching numer of `(` and `)`                         | Please check your HDL input for correct syntax. The problem may also occure if parts of the RTL code with uneven parenteses  are contained in the input |
| Wire had invalid data direction                                      | something went wrong with a data direction detection (can be `input`, `output` or `inout`)  | Please check the data directions used.                                                                                                                  |

