Total Cycles:                              219159 (0.438318 msec)
Execution Cycles:                          204703 ( 93.40%)
Stall Cycles:                               14456 (  6.60%)
Nops:                                           7 (  0.00%)
Executed operations:                       110913

Executed branches:                           3951 (  3.56% ops)( 1.93% insts)
Not taken branches:                          1249 (  1.13% ops)( 0.61% insts)(31.61% br)
Taken branches:                              2702 (  2.44% ops)( 1.32% insts)(68.39% br)
  Taken uncond branches:                      996 (  0.90% ops)( 0.49% insts)(25.21% br)
  Taken cond branches:                       1706 (  1.54% ops)( 0.83% insts)(43.18% br)
Size of Loaded Code:                        11968 Bytes

Instruction Memory Operations:
  Accesses:                                205985
    Hits (Hit Rate):                       205859 ( 99.94%)
    Misses (Miss Rate):                       126 (  0.06%)
Instruction Memory Stall Cycles
  Total (in cycles):                         5670 (100.00%)
    Due to Misses:                           5670 (100.00%)
    Due to Bus Conflicts:                       0 (  0.00%)

Data Memory Operations:                     Cache          
  Accesses:                                 47497 (100.00%)
    Hits (Hit Rate):                        47328 ( 99.64%)
    Misses (Miss Rate):                       169 (  0.36%)
Data Memory Stall Cycles
  Total (in cycles):                         6084 (100.00%)
    Due to Misses:                           6084 (100.00%)
    Due to Bus Conflicts:                       0 (  0.00%)

Percentage Bus Bandwidth Consumed:           5.36%


Avg. IPC (no stalls):   0.54
Avg. IPC (with stalls): 0.51

  cycle counter =       204703
  total ops     =       110913
   width[ 0] =       117372
   width[ 1] =        66367
   width[ 2] =        18326
   width[ 3] =         2630
   width[ 4] =            1

Flat profile (cycles)
       Total   Total%        Insts   Insts%       Dcache  Dcache%       Icache  Icache% Function
         267     0.12           22     0.01          108     0.05          135     0.06 exit
      218892          5976          5535  (others not profiled)

Simulation time  =     0.0170 s
Simulation speed =     6.5393 MOPS


ta_init using default

	CoreCkFreq           500
	BusCkFreq            200
	lg2CacheSize         15	# (CacheSize            = 32768)
	lg2Sets              2	# (Sets                 = 4)
	lg2LineSize          5	# (LineSize             = 32)
	MissPenalty          36
	WBPenalty            33
	lg2StrSize           9	# (StrSize              = 512)
	lg2StrSets           4	# (StrSets              = 16)
	lg2StrLineSize       5	# (StrLineSize          = 32)
	StrMissPenalty       36
	StrWBPenalty         33
	lg2ICacheSize        15	# (ICacheSize           = 32768)
	lg2ICacheSets        0	# (ICacheSets           = 1)
	lg2ICacheLineSize    6	# (ICacheLineSize       = 64)
	ICachePenalty        45
	NumCaches            1
	BranchStall          1
	StreamEnable         FALSE
	PrefetchEnable       TRUE
	LockEnable           FALSE
	ProfGranularity      AUTO


