$date
  Wed Nov 10 15:33:14 2021
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module andgate_tb $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # c $end
$var reg 1 $ d $end
$scope module and_g $end
$var reg 1 % input1 $end
$var reg 1 & input2 $end
$var reg 1 ' input3 $end
$var reg 1 ( and_result $end
$var reg 1 ) and_gate $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
0%
0&
0'
0(
0)
#10000000
1#
1'
#20000000
1"
0#
1&
0'
#30000000
1!
0"
1%
0&
#40000000
1#
1'
#50000000
1"
0#
1&
0'
#60000000
1#
1$
1'
1(
1)
#70000000
