Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Mar 10 01:06:26 2021
| Host         : Jianning-XPS-15 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: clk381Hz/new_clk_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: clk3Hz/new_clk_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: clk50Hz/new_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 59 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.670        0.000                      0                  540        0.236        0.000                      0                  540        4.500        0.000                       0                   265  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.670        0.000                      0                  540        0.236        0.000                      0                  540        4.500        0.000                       0                   265  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.670ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.236ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.670ns  (required time - arrival time)
  Source:                 count_10p74s_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_10p74s_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.844ns  (logic 0.952ns (19.654%)  route 3.892ns (80.346%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.556     5.077    CLOCK_IBUF_BUFG
    SLICE_X36Y17         FDRE                                         r  count_10p74s_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y17         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  count_10p74s_reg[10]/Q
                         net (fo=2, routed)           1.288     6.822    count_10p74s[10]
    SLICE_X37Y17         LUT5 (Prop_lut5_I0_O)        0.124     6.946 r  FSM_sequential_TASK[3]_i_19/O
                         net (fo=1, routed)           0.401     7.347    FSM_sequential_TASK[3]_i_19_n_0
    SLICE_X37Y16         LUT6 (Prop_lut6_I0_O)        0.124     7.471 f  FSM_sequential_TASK[3]_i_9/O
                         net (fo=1, routed)           0.756     8.227    FSM_sequential_TASK[3]_i_9_n_0
    SLICE_X37Y22         LUT4 (Prop_lut4_I1_O)        0.124     8.351 r  FSM_sequential_TASK[3]_i_4/O
                         net (fo=2, routed)           0.445     8.795    FSM_sequential_TASK[3]_i_4_n_0
    SLICE_X37Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.919 r  count_10p74s[31]_i_1/O
                         net (fo=32, routed)          1.002     9.921    count_10p74s[31]_i_1_n_0
    SLICE_X36Y15         FDRE                                         r  count_10p74s_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.439    14.780    CLOCK_IBUF_BUFG
    SLICE_X36Y15         FDRE                                         r  count_10p74s_reg[1]/C
                         clock pessimism              0.275    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X36Y15         FDRE (Setup_fdre_C_R)       -0.429    14.591    count_10p74s_reg[1]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -9.921    
  -------------------------------------------------------------------
                         slack                                  4.670    

Slack (MET) :             4.670ns  (required time - arrival time)
  Source:                 count_10p74s_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_10p74s_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.844ns  (logic 0.952ns (19.654%)  route 3.892ns (80.346%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.556     5.077    CLOCK_IBUF_BUFG
    SLICE_X36Y17         FDRE                                         r  count_10p74s_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y17         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  count_10p74s_reg[10]/Q
                         net (fo=2, routed)           1.288     6.822    count_10p74s[10]
    SLICE_X37Y17         LUT5 (Prop_lut5_I0_O)        0.124     6.946 r  FSM_sequential_TASK[3]_i_19/O
                         net (fo=1, routed)           0.401     7.347    FSM_sequential_TASK[3]_i_19_n_0
    SLICE_X37Y16         LUT6 (Prop_lut6_I0_O)        0.124     7.471 f  FSM_sequential_TASK[3]_i_9/O
                         net (fo=1, routed)           0.756     8.227    FSM_sequential_TASK[3]_i_9_n_0
    SLICE_X37Y22         LUT4 (Prop_lut4_I1_O)        0.124     8.351 r  FSM_sequential_TASK[3]_i_4/O
                         net (fo=2, routed)           0.445     8.795    FSM_sequential_TASK[3]_i_4_n_0
    SLICE_X37Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.919 r  count_10p74s[31]_i_1/O
                         net (fo=32, routed)          1.002     9.921    count_10p74s[31]_i_1_n_0
    SLICE_X36Y15         FDRE                                         r  count_10p74s_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.439    14.780    CLOCK_IBUF_BUFG
    SLICE_X36Y15         FDRE                                         r  count_10p74s_reg[2]/C
                         clock pessimism              0.275    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X36Y15         FDRE (Setup_fdre_C_R)       -0.429    14.591    count_10p74s_reg[2]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -9.921    
  -------------------------------------------------------------------
                         slack                                  4.670    

Slack (MET) :             4.670ns  (required time - arrival time)
  Source:                 count_10p74s_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_10p74s_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.844ns  (logic 0.952ns (19.654%)  route 3.892ns (80.346%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.556     5.077    CLOCK_IBUF_BUFG
    SLICE_X36Y17         FDRE                                         r  count_10p74s_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y17         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  count_10p74s_reg[10]/Q
                         net (fo=2, routed)           1.288     6.822    count_10p74s[10]
    SLICE_X37Y17         LUT5 (Prop_lut5_I0_O)        0.124     6.946 r  FSM_sequential_TASK[3]_i_19/O
                         net (fo=1, routed)           0.401     7.347    FSM_sequential_TASK[3]_i_19_n_0
    SLICE_X37Y16         LUT6 (Prop_lut6_I0_O)        0.124     7.471 f  FSM_sequential_TASK[3]_i_9/O
                         net (fo=1, routed)           0.756     8.227    FSM_sequential_TASK[3]_i_9_n_0
    SLICE_X37Y22         LUT4 (Prop_lut4_I1_O)        0.124     8.351 r  FSM_sequential_TASK[3]_i_4/O
                         net (fo=2, routed)           0.445     8.795    FSM_sequential_TASK[3]_i_4_n_0
    SLICE_X37Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.919 r  count_10p74s[31]_i_1/O
                         net (fo=32, routed)          1.002     9.921    count_10p74s[31]_i_1_n_0
    SLICE_X36Y15         FDRE                                         r  count_10p74s_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.439    14.780    CLOCK_IBUF_BUFG
    SLICE_X36Y15         FDRE                                         r  count_10p74s_reg[3]/C
                         clock pessimism              0.275    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X36Y15         FDRE (Setup_fdre_C_R)       -0.429    14.591    count_10p74s_reg[3]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -9.921    
  -------------------------------------------------------------------
                         slack                                  4.670    

Slack (MET) :             4.670ns  (required time - arrival time)
  Source:                 count_10p74s_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_10p74s_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.844ns  (logic 0.952ns (19.654%)  route 3.892ns (80.346%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.556     5.077    CLOCK_IBUF_BUFG
    SLICE_X36Y17         FDRE                                         r  count_10p74s_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y17         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  count_10p74s_reg[10]/Q
                         net (fo=2, routed)           1.288     6.822    count_10p74s[10]
    SLICE_X37Y17         LUT5 (Prop_lut5_I0_O)        0.124     6.946 r  FSM_sequential_TASK[3]_i_19/O
                         net (fo=1, routed)           0.401     7.347    FSM_sequential_TASK[3]_i_19_n_0
    SLICE_X37Y16         LUT6 (Prop_lut6_I0_O)        0.124     7.471 f  FSM_sequential_TASK[3]_i_9/O
                         net (fo=1, routed)           0.756     8.227    FSM_sequential_TASK[3]_i_9_n_0
    SLICE_X37Y22         LUT4 (Prop_lut4_I1_O)        0.124     8.351 r  FSM_sequential_TASK[3]_i_4/O
                         net (fo=2, routed)           0.445     8.795    FSM_sequential_TASK[3]_i_4_n_0
    SLICE_X37Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.919 r  count_10p74s[31]_i_1/O
                         net (fo=32, routed)          1.002     9.921    count_10p74s[31]_i_1_n_0
    SLICE_X36Y15         FDRE                                         r  count_10p74s_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.439    14.780    CLOCK_IBUF_BUFG
    SLICE_X36Y15         FDRE                                         r  count_10p74s_reg[4]/C
                         clock pessimism              0.275    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X36Y15         FDRE (Setup_fdre_C_R)       -0.429    14.591    count_10p74s_reg[4]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -9.921    
  -------------------------------------------------------------------
                         slack                                  4.670    

Slack (MET) :             4.674ns  (required time - arrival time)
  Source:                 count_10p74s_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_10p74s_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.840ns  (logic 0.952ns (19.671%)  route 3.888ns (80.329%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.556     5.077    CLOCK_IBUF_BUFG
    SLICE_X36Y17         FDRE                                         r  count_10p74s_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y17         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  count_10p74s_reg[10]/Q
                         net (fo=2, routed)           1.288     6.822    count_10p74s[10]
    SLICE_X37Y17         LUT5 (Prop_lut5_I0_O)        0.124     6.946 r  FSM_sequential_TASK[3]_i_19/O
                         net (fo=1, routed)           0.401     7.347    FSM_sequential_TASK[3]_i_19_n_0
    SLICE_X37Y16         LUT6 (Prop_lut6_I0_O)        0.124     7.471 f  FSM_sequential_TASK[3]_i_9/O
                         net (fo=1, routed)           0.756     8.227    FSM_sequential_TASK[3]_i_9_n_0
    SLICE_X37Y22         LUT4 (Prop_lut4_I1_O)        0.124     8.351 r  FSM_sequential_TASK[3]_i_4/O
                         net (fo=2, routed)           0.445     8.795    FSM_sequential_TASK[3]_i_4_n_0
    SLICE_X37Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.919 r  count_10p74s[31]_i_1/O
                         net (fo=32, routed)          0.997     9.917    count_10p74s[31]_i_1_n_0
    SLICE_X37Y15         FDRE                                         r  count_10p74s_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.439    14.780    CLOCK_IBUF_BUFG
    SLICE_X37Y15         FDRE                                         r  count_10p74s_reg[0]/C
                         clock pessimism              0.275    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X37Y15         FDRE (Setup_fdre_C_R)       -0.429    14.591    count_10p74s_reg[0]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -9.917    
  -------------------------------------------------------------------
                         slack                                  4.674    

Slack (MET) :             4.791ns  (required time - arrival time)
  Source:                 count_10p74s_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_10p74s_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.721ns  (logic 0.952ns (20.164%)  route 3.769ns (79.836%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.556     5.077    CLOCK_IBUF_BUFG
    SLICE_X36Y17         FDRE                                         r  count_10p74s_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y17         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  count_10p74s_reg[10]/Q
                         net (fo=2, routed)           1.288     6.822    count_10p74s[10]
    SLICE_X37Y17         LUT5 (Prop_lut5_I0_O)        0.124     6.946 r  FSM_sequential_TASK[3]_i_19/O
                         net (fo=1, routed)           0.401     7.347    FSM_sequential_TASK[3]_i_19_n_0
    SLICE_X37Y16         LUT6 (Prop_lut6_I0_O)        0.124     7.471 f  FSM_sequential_TASK[3]_i_9/O
                         net (fo=1, routed)           0.756     8.227    FSM_sequential_TASK[3]_i_9_n_0
    SLICE_X37Y22         LUT4 (Prop_lut4_I1_O)        0.124     8.351 r  FSM_sequential_TASK[3]_i_4/O
                         net (fo=2, routed)           0.445     8.795    FSM_sequential_TASK[3]_i_4_n_0
    SLICE_X37Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.919 r  count_10p74s[31]_i_1/O
                         net (fo=32, routed)          0.879     9.799    count_10p74s[31]_i_1_n_0
    SLICE_X36Y16         FDRE                                         r  count_10p74s_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.438    14.779    CLOCK_IBUF_BUFG
    SLICE_X36Y16         FDRE                                         r  count_10p74s_reg[5]/C
                         clock pessimism              0.275    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X36Y16         FDRE (Setup_fdre_C_R)       -0.429    14.590    count_10p74s_reg[5]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                          -9.799    
  -------------------------------------------------------------------
                         slack                                  4.791    

Slack (MET) :             4.791ns  (required time - arrival time)
  Source:                 count_10p74s_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_10p74s_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.721ns  (logic 0.952ns (20.164%)  route 3.769ns (79.836%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.556     5.077    CLOCK_IBUF_BUFG
    SLICE_X36Y17         FDRE                                         r  count_10p74s_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y17         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  count_10p74s_reg[10]/Q
                         net (fo=2, routed)           1.288     6.822    count_10p74s[10]
    SLICE_X37Y17         LUT5 (Prop_lut5_I0_O)        0.124     6.946 r  FSM_sequential_TASK[3]_i_19/O
                         net (fo=1, routed)           0.401     7.347    FSM_sequential_TASK[3]_i_19_n_0
    SLICE_X37Y16         LUT6 (Prop_lut6_I0_O)        0.124     7.471 f  FSM_sequential_TASK[3]_i_9/O
                         net (fo=1, routed)           0.756     8.227    FSM_sequential_TASK[3]_i_9_n_0
    SLICE_X37Y22         LUT4 (Prop_lut4_I1_O)        0.124     8.351 r  FSM_sequential_TASK[3]_i_4/O
                         net (fo=2, routed)           0.445     8.795    FSM_sequential_TASK[3]_i_4_n_0
    SLICE_X37Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.919 r  count_10p74s[31]_i_1/O
                         net (fo=32, routed)          0.879     9.799    count_10p74s[31]_i_1_n_0
    SLICE_X36Y16         FDRE                                         r  count_10p74s_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.438    14.779    CLOCK_IBUF_BUFG
    SLICE_X36Y16         FDRE                                         r  count_10p74s_reg[6]/C
                         clock pessimism              0.275    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X36Y16         FDRE (Setup_fdre_C_R)       -0.429    14.590    count_10p74s_reg[6]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                          -9.799    
  -------------------------------------------------------------------
                         slack                                  4.791    

Slack (MET) :             4.791ns  (required time - arrival time)
  Source:                 count_10p74s_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_10p74s_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.721ns  (logic 0.952ns (20.164%)  route 3.769ns (79.836%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.556     5.077    CLOCK_IBUF_BUFG
    SLICE_X36Y17         FDRE                                         r  count_10p74s_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y17         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  count_10p74s_reg[10]/Q
                         net (fo=2, routed)           1.288     6.822    count_10p74s[10]
    SLICE_X37Y17         LUT5 (Prop_lut5_I0_O)        0.124     6.946 r  FSM_sequential_TASK[3]_i_19/O
                         net (fo=1, routed)           0.401     7.347    FSM_sequential_TASK[3]_i_19_n_0
    SLICE_X37Y16         LUT6 (Prop_lut6_I0_O)        0.124     7.471 f  FSM_sequential_TASK[3]_i_9/O
                         net (fo=1, routed)           0.756     8.227    FSM_sequential_TASK[3]_i_9_n_0
    SLICE_X37Y22         LUT4 (Prop_lut4_I1_O)        0.124     8.351 r  FSM_sequential_TASK[3]_i_4/O
                         net (fo=2, routed)           0.445     8.795    FSM_sequential_TASK[3]_i_4_n_0
    SLICE_X37Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.919 r  count_10p74s[31]_i_1/O
                         net (fo=32, routed)          0.879     9.799    count_10p74s[31]_i_1_n_0
    SLICE_X36Y16         FDRE                                         r  count_10p74s_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.438    14.779    CLOCK_IBUF_BUFG
    SLICE_X36Y16         FDRE                                         r  count_10p74s_reg[7]/C
                         clock pessimism              0.275    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X36Y16         FDRE (Setup_fdre_C_R)       -0.429    14.590    count_10p74s_reg[7]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                          -9.799    
  -------------------------------------------------------------------
                         slack                                  4.791    

Slack (MET) :             4.791ns  (required time - arrival time)
  Source:                 count_10p74s_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_10p74s_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.721ns  (logic 0.952ns (20.164%)  route 3.769ns (79.836%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.556     5.077    CLOCK_IBUF_BUFG
    SLICE_X36Y17         FDRE                                         r  count_10p74s_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y17         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  count_10p74s_reg[10]/Q
                         net (fo=2, routed)           1.288     6.822    count_10p74s[10]
    SLICE_X37Y17         LUT5 (Prop_lut5_I0_O)        0.124     6.946 r  FSM_sequential_TASK[3]_i_19/O
                         net (fo=1, routed)           0.401     7.347    FSM_sequential_TASK[3]_i_19_n_0
    SLICE_X37Y16         LUT6 (Prop_lut6_I0_O)        0.124     7.471 f  FSM_sequential_TASK[3]_i_9/O
                         net (fo=1, routed)           0.756     8.227    FSM_sequential_TASK[3]_i_9_n_0
    SLICE_X37Y22         LUT4 (Prop_lut4_I1_O)        0.124     8.351 r  FSM_sequential_TASK[3]_i_4/O
                         net (fo=2, routed)           0.445     8.795    FSM_sequential_TASK[3]_i_4_n_0
    SLICE_X37Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.919 r  count_10p74s[31]_i_1/O
                         net (fo=32, routed)          0.879     9.799    count_10p74s[31]_i_1_n_0
    SLICE_X36Y16         FDRE                                         r  count_10p74s_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.438    14.779    CLOCK_IBUF_BUFG
    SLICE_X36Y16         FDRE                                         r  count_10p74s_reg[8]/C
                         clock pessimism              0.275    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X36Y16         FDRE (Setup_fdre_C_R)       -0.429    14.590    count_10p74s_reg[8]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                          -9.799    
  -------------------------------------------------------------------
                         slack                                  4.791    

Slack (MET) :             4.840ns  (required time - arrival time)
  Source:                 count_10p74s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_10p74s_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 1.182ns (25.315%)  route 3.487ns (74.685%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.558     5.079    CLOCK_IBUF_BUFG
    SLICE_X36Y15         FDRE                                         r  count_10p74s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  count_10p74s_reg[3]/Q
                         net (fo=2, routed)           0.860     6.395    count_10p74s[3]
    SLICE_X37Y15         LUT4 (Prop_lut4_I2_O)        0.152     6.547 f  FSM_sequential_TASK[3]_i_20/O
                         net (fo=1, routed)           0.577     7.124    FSM_sequential_TASK[3]_i_20_n_0
    SLICE_X37Y16         LUT6 (Prop_lut6_I4_O)        0.326     7.450 f  FSM_sequential_TASK[3]_i_9/O
                         net (fo=1, routed)           0.756     8.205    FSM_sequential_TASK[3]_i_9_n_0
    SLICE_X37Y22         LUT4 (Prop_lut4_I1_O)        0.124     8.329 r  FSM_sequential_TASK[3]_i_4/O
                         net (fo=2, routed)           0.445     8.774    FSM_sequential_TASK[3]_i_4_n_0
    SLICE_X37Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.898 r  count_10p74s[31]_i_1/O
                         net (fo=32, routed)          0.850     9.748    count_10p74s[31]_i_1_n_0
    SLICE_X36Y17         FDRE                                         r  count_10p74s_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.437    14.778    CLOCK_IBUF_BUFG
    SLICE_X36Y17         FDRE                                         r  count_10p74s_reg[10]/C
                         clock pessimism              0.275    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X36Y17         FDRE (Setup_fdre_C_R)       -0.429    14.589    count_10p74s_reg[10]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -9.749    
  -------------------------------------------------------------------
                         slack                                  4.840    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 count_3s_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_3s_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.538%)  route 0.175ns (48.462%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.557     1.440    CLOCK_IBUF_BUFG
    SLICE_X45Y18         FDRE                                         r  count_3s_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y18         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  count_3s_reg[6]/Q
                         net (fo=12, routed)          0.175     1.756    count_3s_reg_n_0_[6]
    SLICE_X43Y18         LUT6 (Prop_lut6_I3_O)        0.045     1.801 r  count_3s[13]_i_1/O
                         net (fo=1, routed)           0.000     1.801    count_3s[13]_i_1_n_0
    SLICE_X43Y18         FDRE                                         r  count_3s_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.824     1.951    CLOCK_IBUF_BUFG
    SLICE_X43Y18         FDRE                                         r  count_3s_reg[13]/C
                         clock pessimism             -0.478     1.473    
    SLICE_X43Y18         FDRE (Hold_fdre_C_D)         0.092     1.565    count_3s_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 count_3s_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_3s_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.682%)  route 0.174ns (48.318%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.557     1.440    CLOCK_IBUF_BUFG
    SLICE_X45Y18         FDRE                                         r  count_3s_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y18         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  count_3s_reg[6]/Q
                         net (fo=12, routed)          0.174     1.755    count_3s_reg_n_0_[6]
    SLICE_X43Y18         LUT6 (Prop_lut6_I3_O)        0.045     1.800 r  count_3s[8]_i_1/O
                         net (fo=1, routed)           0.000     1.800    count_3s[8]_i_1_n_0
    SLICE_X43Y18         FDRE                                         r  count_3s_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.824     1.951    CLOCK_IBUF_BUFG
    SLICE_X43Y18         FDRE                                         r  count_3s_reg[8]/C
                         clock pessimism             -0.478     1.473    
    SLICE_X43Y18         FDRE (Hold_fdre_C_D)         0.091     1.564    count_3s_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 blink_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blink_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.551     1.434    CLOCK_IBUF_BUFG
    SLICE_X45Y24         FDRE                                         r  blink_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y24         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  blink_reg[1]/Q
                         net (fo=2, routed)           0.168     1.743    data6[1]
    SLICE_X45Y24         LUT5 (Prop_lut5_I4_O)        0.045     1.788 r  blink[1]_i_1/O
                         net (fo=1, routed)           0.000     1.788    blink[1]_i_1_n_0
    SLICE_X45Y24         FDRE                                         r  blink_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.818     1.945    CLOCK_IBUF_BUFG
    SLICE_X45Y24         FDRE                                         r  blink_reg[1]/C
                         clock pessimism             -0.511     1.434    
    SLICE_X45Y24         FDRE (Hold_fdre_C_D)         0.091     1.525    blink_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 count_3s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_3s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.553     1.436    CLOCK_IBUF_BUFG
    SLICE_X43Y21         FDRE                                         r  count_3s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  count_3s_reg[0]/Q
                         net (fo=4, routed)           0.168     1.745    count_3s_reg_n_0_[0]
    SLICE_X43Y21         LUT6 (Prop_lut6_I5_O)        0.045     1.790 r  count_3s[0]_i_1/O
                         net (fo=1, routed)           0.000     1.790    count_3s[0]_i_1_n_0
    SLICE_X43Y21         FDRE                                         r  count_3s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.821     1.948    CLOCK_IBUF_BUFG
    SLICE_X43Y21         FDRE                                         r  count_3s_reg[0]/C
                         clock pessimism             -0.512     1.436    
    SLICE_X43Y21         FDRE (Hold_fdre_C_D)         0.091     1.527    count_3s_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 blink_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blink_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.552     1.435    CLOCK_IBUF_BUFG
    SLICE_X45Y23         FDRE                                         r  blink_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y23         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  blink_reg[3]/Q
                         net (fo=2, routed)           0.168     1.744    p_0_in
    SLICE_X45Y23         LUT6 (Prop_lut6_I5_O)        0.045     1.789 r  blink[3]_i_2/O
                         net (fo=1, routed)           0.000     1.789    blink[3]_i_2_n_0
    SLICE_X45Y23         FDRE                                         r  blink_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.819     1.946    CLOCK_IBUF_BUFG
    SLICE_X45Y23         FDRE                                         r  blink_reg[3]/C
                         clock pessimism             -0.511     1.435    
    SLICE_X45Y23         FDRE (Hold_fdre_C_D)         0.091     1.526    blink_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 count_10p74s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_10p74s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.559     1.442    CLOCK_IBUF_BUFG
    SLICE_X37Y15         FDRE                                         r  count_10p74s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  count_10p74s_reg[0]/Q
                         net (fo=3, routed)           0.168     1.751    count_10p74s[0]
    SLICE_X37Y15         LUT1 (Prop_lut1_I0_O)        0.045     1.796 r  count_10p74s[0]_i_1/O
                         net (fo=1, routed)           0.000     1.796    count_10p74s[0]_i_1_n_0
    SLICE_X37Y15         FDRE                                         r  count_10p74s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.826     1.953    CLOCK_IBUF_BUFG
    SLICE_X37Y15         FDRE                                         r  count_10p74s_reg[0]/C
                         clock pessimism             -0.511     1.442    
    SLICE_X37Y15         FDRE (Hold_fdre_C_D)         0.091     1.533    count_10p74s_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk3Hz/new_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk3Hz/new_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.550     1.433    clk3Hz/CLOCK_IBUF_BUFG
    SLICE_X34Y26         FDRE                                         r  clk3Hz/new_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.164     1.597 r  clk3Hz/new_clk_reg/Q
                         net (fo=8, routed)           0.175     1.772    clk3Hz/COUNT_reg[6]
    SLICE_X34Y26         LUT3 (Prop_lut3_I2_O)        0.045     1.817 r  clk3Hz/new_clk_i_1/O
                         net (fo=1, routed)           0.000     1.817    clk3Hz/new_clk_i_1_n_0
    SLICE_X34Y26         FDRE                                         r  clk3Hz/new_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.816     1.943    clk3Hz/CLOCK_IBUF_BUFG
    SLICE_X34Y26         FDRE                                         r  clk3Hz/new_clk_reg/C
                         clock pessimism             -0.510     1.433    
    SLICE_X34Y26         FDRE (Hold_fdre_C_D)         0.120     1.553    clk3Hz/new_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk50Hz/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk50Hz/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.551     1.434    clk50Hz/CLOCK_IBUF_BUFG
    SLICE_X33Y23         FDRE                                         r  clk50Hz/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  clk50Hz/count_reg[23]/Q
                         net (fo=2, routed)           0.120     1.695    clk50Hz/count_reg[23]
    SLICE_X33Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.803 r  clk50Hz/count_reg[20]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.803    clk50Hz/count_reg[20]_i_1__1_n_4
    SLICE_X33Y23         FDRE                                         r  clk50Hz/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.817     1.944    clk50Hz/CLOCK_IBUF_BUFG
    SLICE_X33Y23         FDRE                                         r  clk50Hz/count_reg[23]/C
                         clock pessimism             -0.510     1.434    
    SLICE_X33Y23         FDRE (Hold_fdre_C_D)         0.105     1.539    clk50Hz/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk50Hz/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk50Hz/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.553     1.436    clk50Hz/CLOCK_IBUF_BUFG
    SLICE_X33Y22         FDRE                                         r  clk50Hz/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  clk50Hz/count_reg[19]/Q
                         net (fo=3, routed)           0.120     1.697    clk50Hz/count_reg[19]
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.805 r  clk50Hz/count_reg[16]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.805    clk50Hz/count_reg[16]_i_1__1_n_4
    SLICE_X33Y22         FDRE                                         r  clk50Hz/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.819     1.946    clk50Hz/CLOCK_IBUF_BUFG
    SLICE_X33Y22         FDRE                                         r  clk50Hz/count_reg[19]/C
                         clock pessimism             -0.510     1.436    
    SLICE_X33Y22         FDRE (Hold_fdre_C_D)         0.105     1.541    clk50Hz/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk50Hz/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk50Hz/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.550     1.433    clk50Hz/CLOCK_IBUF_BUFG
    SLICE_X33Y24         FDRE                                         r  clk50Hz/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  clk50Hz/count_reg[27]/Q
                         net (fo=2, routed)           0.120     1.694    clk50Hz/count_reg[27]
    SLICE_X33Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.802 r  clk50Hz/count_reg[24]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.802    clk50Hz/count_reg[24]_i_1__1_n_4
    SLICE_X33Y24         FDRE                                         r  clk50Hz/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.816     1.943    clk50Hz/CLOCK_IBUF_BUFG
    SLICE_X33Y24         FDRE                                         r  clk50Hz/count_reg[27]/C
                         clock pessimism             -0.510     1.433    
    SLICE_X33Y24         FDRE (Hold_fdre_C_D)         0.105     1.538    clk50Hz/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLOCK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y27   clk381Hz/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y27   clk381Hz/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y28   clk381Hz/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y28   clk381Hz/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y28   clk381Hz/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y28   clk381Hz/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y29   clk381Hz/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y29   clk381Hz/count_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y29   clk381Hz/count_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y29   clk381Hz/count_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y29   clk381Hz/count_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y29   clk381Hz/count_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y29   clk381Hz/count_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y25   clk381Hz/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y25   clk381Hz/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y26   clk381Hz/count_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y26   clk381Hz/count_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y26   clk381Hz/count_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y26   clk381Hz/count_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y27   clk381Hz/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y27   clk381Hz/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y32   clk381Hz/count_reg[29]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y25   clk381Hz/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y32   clk381Hz/count_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y32   clk381Hz/count_reg[31]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y25   clk381Hz/count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y26   clk381Hz/count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y26   clk381Hz/count_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y26   clk381Hz/count_reg[6]/C



