User-defined configuration file (/Users/sudo/CodeProjects/Tufts/EECE0193/Final_Project/EXPERIMENTS/Input/NVSim/iso_area/LeakagePower/SRAM/16KB/16KB.cfg) is loaded

Memory Cell: SRAM
Cell Area (F^2)    : 146.000 (14.600Fx10.000F)
Cell Aspect Ratio  : 1.460
SRAM Cell Access Transistor Width: 1.310F
SRAM Cell NMOS Width: 2.080F
SRAM Cell PMOS Width: 1.230F
[WARNING] Associativity setting is ignored for non-cache designs

====================
DESIGN SPECIFICATION
====================
Design Target: Random Access Memory
Capacity   : 16KB
Data Width : 128Bits (16Bytes)

Searching for the best solution that is optimized for leakage power ...

=============
CONFIGURATION
=============
Bank Organization: 1 x 1
 - Row Activation   : 1 / 1
 - Column Activation: 1 / 1
Mat Organization: 2 x 2
 - Row Activation   : 2 / 2
 - Column Activation: 2 / 2
 - Subarray Size    : 64 Rows x 512 Columns
Mux Level:
 - Senseamp Mux      : 4
 - Output Level-1 Mux: 2
 - Output Level-2 Mux: 2
Local Wire:
 - Wire Type : Local Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Global Wire:
 - Wire Type : Global Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Buffer Design Style: Latency-Optimized
=============
   RESULT
=============
Area:
 - Total Area = 44.843um x 240.858um = 10800.700um^2
 |--- Mat Area      = 44.843um x 240.858um = 10800.700um^2   (85.754%)
 |--- Subarray Area = 22.421um x 118.077um = 2647.433um^2   (87.463%)
 - Area Efficiency = 85.754%
Timing:
 -  Read Latency = 759.852ps
 |--- H-Tree Latency = 0.000ps
 |--- Mat Latency    = 759.852ps
    |--- Predecoder Latency = 150.867ps
    |--- Subarray Latency   = 608.985ps
       |--- Row Decoder Latency = 382.334ps
       |--- Bitline Latency     = 184.650ps
       |--- Senseamp Latency    = 3.988ps
       |--- Mux Latency         = 38.013ps
       |--- Precharge Latency   = 175.485ps
 - Write Latency = 759.852ps
 |--- H-Tree Latency = 0.000ps
 |--- Mat Latency    = 759.852ps
    |--- Predecoder Latency = 150.867ps
    |--- Subarray Latency   = 608.985ps
       |--- Row Decoder Latency = 382.334ps
       |--- Charge Latency      = 171.210ps
 - Read Bandwidth  = 39.788GB/s
 - Write Bandwidth = 26.273GB/s
Power:
 -  Read Dynamic Energy = 4.140pJ
 |--- H-Tree Dynamic Energy = 0.000pJ
 |--- Mat Dynamic Energy    = 4.140pJ per mat
    |--- Predecoder Dynamic Energy = 0.067pJ
    |--- Subarray Dynamic Energy   = 1.018pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.052pJ
       |--- Mux Decoder Dynamic Energy = 0.120pJ
       |--- Senseamp Dynamic Energy    = 0.047pJ
       |--- Mux Dynamic Energy         = 0.038pJ
       |--- Precharge Dynamic Energy   = 0.202pJ
 - Write Dynamic Energy = 1.045pJ
 |--- H-Tree Dynamic Energy = 0.000pJ
 |--- Mat Dynamic Energy    = 1.045pJ per mat
    |--- Predecoder Dynamic Energy = 0.067pJ
    |--- Subarray Dynamic Energy   = 0.244pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.052pJ
       |--- Mux Decoder Dynamic Energy = 0.120pJ
       |--- Mux Dynamic Energy         = 0.038pJ
 - Leakage Power = 1.446uW
 |--- H-Tree Leakage Power = 0.000pW
 |--- Mat Leakage Power    = 1.446uW per mat

Finished!
