Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Dec 19 08:03:22 2018
| Host         : DESKTOP-ECK2RKS running 64-bit major release  (build 9200)
| Command      : report_timing -file ./report/convolve_timing_synth.rpt
| Design       : convolve
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.728ns  (required time - arrival time)
  Source:                 in_load_8_reg_749_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            convolve_mac_muladEe_U11/convolve_mac_muladEe_DSP48_1_U/p/C[0]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.955ns  (logic 4.356ns (73.143%)  route 1.599ns (26.857%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=550, unset)          0.973     0.973    ap_clk
                         FDRE                                         r  in_load_8_reg_749_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.340     1.313 r  in_load_8_reg_749_reg[15]/Q
                         net (fo=15, unplaced)        0.800     2.113    convolve_mul_mul_cud_U9/convolve_mul_mul_cud_DSP48_0_U/b_cvt[15]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[0])
                                                      4.016     6.129 r  convolve_mul_mul_cud_U9/convolve_mul_mul_cud_DSP48_0_U/in00/P[0]
                         net (fo=1, unplaced)         0.800     6.928    convolve_mac_muladEe_U11/convolve_mac_muladEe_DSP48_1_U/out[0]
                         DSP48E1                                      r  convolve_mac_muladEe_U11/convolve_mac_muladEe_DSP48_1_U/p/C[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=550, unset)          0.924     8.924    convolve_mac_muladEe_U11/convolve_mac_muladEe_DSP48_1_U/ap_clk
                         DSP48E1                                      r  convolve_mac_muladEe_U11/convolve_mac_muladEe_DSP48_1_U/p/CLK
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
                         DSP48E1 (Setup_dsp48e1_CLK_C[0])
                                                     -0.233     8.656    convolve_mac_muladEe_U11/convolve_mac_muladEe_DSP48_1_U/p
  -------------------------------------------------------------------
                         required time                          8.656    
                         arrival time                          -6.928    
  -------------------------------------------------------------------
                         slack                                  1.728    




