digraph "CFG for '_Z12compute_absvjPKfS0_S0_Pf' function" {
	label="CFG for '_Z12compute_absvjPKfS0_S0_Pf' function";

	Node0x4d34890 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%5:\l  %6 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %7 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %8 = getelementptr i8, i8 addrspace(4)* %7, i64 4\l  %9 = bitcast i8 addrspace(4)* %8 to i16 addrspace(4)*\l  %10 = load i16, i16 addrspace(4)* %9, align 4, !range !4, !invariant.load !5\l  %11 = zext i16 %10 to i32\l  %12 = mul i32 %6, %11\l  %13 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %14 = add i32 %12, %13\l  %15 = icmp ult i32 %14, %0\l  br i1 %15, label %16, label %51\l|{<s0>T|<s1>F}}"];
	Node0x4d34890:s0 -> Node0x4d36750;
	Node0x4d34890:s1 -> Node0x4d367e0;
	Node0x4d36750 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%16:\l16:                                               \l  %17 = zext i32 %14 to i64\l  %18 = getelementptr inbounds float, float addrspace(1)* %1, i64 %17\l  %19 = load float, float addrspace(1)* %18, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %20 = getelementptr inbounds float, float addrspace(1)* %2, i64 %17\l  %21 = load float, float addrspace(1)* %20, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %22 = getelementptr inbounds float, float addrspace(1)* %3, i64 %17\l  %23 = load float, float addrspace(1)* %22, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %24 = fmul contract float %19, %19\l  %25 = fmul contract float %21, %21\l  %26 = fadd contract float %24, %25\l  %27 = fmul contract float %23, %23\l  %28 = fadd contract float %26, %27\l  %29 = fcmp olt float %28, 0x39F0000000000000\l  %30 = select i1 %29, float 0x41F0000000000000, float 1.000000e+00\l  %31 = fmul float %28, %30\l  %32 = tail call float @llvm.sqrt.f32(float %31)\l  %33 = bitcast float %32 to i32\l  %34 = add nsw i32 %33, -1\l  %35 = bitcast i32 %34 to float\l  %36 = add nsw i32 %33, 1\l  %37 = bitcast i32 %36 to float\l  %38 = tail call i1 @llvm.amdgcn.class.f32(float %31, i32 608)\l  %39 = select i1 %29, float 0x3EF0000000000000, float 1.000000e+00\l  %40 = fneg float %37\l  %41 = tail call float @llvm.fma.f32(float %40, float %32, float %31)\l  %42 = fcmp ogt float %41, 0.000000e+00\l  %43 = fneg float %35\l  %44 = tail call float @llvm.fma.f32(float %43, float %32, float %31)\l  %45 = fcmp ole float %44, 0.000000e+00\l  %46 = select i1 %45, float %35, float %32\l  %47 = select i1 %42, float %37, float %46\l  %48 = fmul float %39, %47\l  %49 = select i1 %38, float %31, float %48\l  %50 = getelementptr inbounds float, float addrspace(1)* %4, i64 %17\l  store float %49, float addrspace(1)* %50, align 4, !tbaa !7\l  br label %51\l}"];
	Node0x4d36750 -> Node0x4d367e0;
	Node0x4d367e0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%51:\l51:                                               \l  ret void\l}"];
}
