Return-Path: <amd-gfx-bounces@lists.freedesktop.org>
Delivered-To: lists+amd-gfx@lfdr.de
Received: from mail.lfdr.de
	by lfdr with LMTP
	id SBVJJzXF6Gl+QAIAu9opvQ
	(envelope-from <amd-gfx-bounces@lists.freedesktop.org>)
	for <lists+amd-gfx@lfdr.de>; Wed, 22 Apr 2026 14:55:17 +0200
X-Original-To: lists+amd-gfx@lfdr.de
Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177])
	by mail.lfdr.de (Postfix) with ESMTPS id EB704446447
	for <lists+amd-gfx@lfdr.de>; Wed, 22 Apr 2026 14:55:16 +0200 (CEST)
Received: from gabe.freedesktop.org (localhost [127.0.0.1])
	by gabe.freedesktop.org (Postfix) with ESMTP id 7B0D210E9F8;
	Wed, 22 Apr 2026 12:55:15 +0000 (UTC)
Authentication-Results: gabe.freedesktop.org;
	dkim=pass (2048-bit key; unprotected) header.d=gmail.com header.i=@gmail.com header.b="sAoY57fO";
	dkim-atps=neutral
X-Original-To: amd-gfx@lists.freedesktop.org
Delivered-To: amd-gfx@lists.freedesktop.org
Received: from mail-dy1-f177.google.com (mail-dy1-f177.google.com
 [74.125.82.177])
 by gabe.freedesktop.org (Postfix) with ESMTPS id 2CC5B10E9F8
 for <amd-gfx@lists.freedesktop.org>; Wed, 22 Apr 2026 12:55:14 +0000 (UTC)
Received: by mail-dy1-f177.google.com with SMTP id
 5a478bee46e88-2d935b4b15aso323282eec.2
 for <amd-gfx@lists.freedesktop.org>; Wed, 22 Apr 2026 05:55:14 -0700 (PDT)
ARC-Seal: i=1; a=rsa-sha256; t=1776862513; cv=none;
 d=google.com; s=arc-20240605;
 b=YYT9GDEKt09026jPJ2miejIzrAPHKqepmQDXGYJYEa/Fep921QVxKjIWdiwJ+tJAR1
 n/yoq5GpCf+1yvPaPY0+BarZ/CWCOdqOju3duu1HKDUJ4mq6K+t4V9oTbdypk+Vd957Z
 pRIHlaZNZ6UDmFUBiMmQockAaVYms0uwlHJT2PKflH2HVlvjOOWRuo54p+35Roa2XUg3
 uoXNhQUrMPUpR8EdAwCiCXus/2i+/hM/Fs9OE1GWi47iRLOUiV8k+enP6VeJTc+iQZ6Y
 599E5cTE0FoV36gwEsrMI7NTo9mcFncTkBocYFRDq8+d0AEEWy6+qkTCogSVjZvZzV4r
 PbTg==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com;
 s=arc-20240605; 
 h=content-transfer-encoding:cc:to:subject:message-id:date:from
 :in-reply-to:references:mime-version:dkim-signature;
 bh=XMA2IAQFuEAQkvlYVwoA50CqQYEHirECMjZyFrAmng4=;
 fh=aKG+XNCar8wAEOqLrjKNcSFRb6wbhhzrzi/QdXk9psU=;
 b=hCaYK+9zwYFIq1C7AAlBjVNarKtNUO7/FylGYrvF51+UXUY0SNMfYTccZmvucU73gP
 yBAP9C2ORT60P/twaRsNkt1G+2z4W/jXTPm1hbli7qv+iWn58heuyLzXgCBc4Nr4VlQN
 9MmNz4y7gPxp3PPI2i9QZI4Z4cvIqIVkR9XbTuuTkEoV8DstHWOIXn0sQ9e+/lNM04aH
 aw/8FgS141VS+9Pcw7tDSPDMZpbyG1iZ0OqGIuShtVv4KGNFS67JOTJgTy7tbtYYrrq+
 XX12YHiOwQPk5T4zBjzReihrJQECTgMJYXLwJGSNzpOy9fFc7QDDVByqBXNHZZLbJACo
 MQcw==; darn=lists.freedesktop.org
ARC-Authentication-Results: i=1; mx.google.com; arc=none
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=gmail.com; s=20251104; t=1776862513; x=1777467313; darn=lists.freedesktop.org;
 h=content-transfer-encoding:cc:to:subject:message-id:date:from
 :in-reply-to:references:mime-version:from:to:cc:subject:date
 :message-id:reply-to;
 bh=XMA2IAQFuEAQkvlYVwoA50CqQYEHirECMjZyFrAmng4=;
 b=sAoY57fO/MrBuqVO9ufPFcAofApeCALPEfdYxKcJeV4CX5PT9w9arIXwge9BUUhU0B
 cfOFv3RHG8GHlGHlYk//bLOq0uIUu90DUttNNiGnA84quSjrouwCC3jeJmaszgOeMeYB
 obKzHUwyU29/MGv4ej9+/yyL9u86mOAycFZ0y4z00Yl/q3WpzSBattu34in9XwGzgVI3
 253iEzmqmemnhq47bygtf7i34lvjC6S8paWHD3GIzRLtO0uCx196zRksaptWeTaD0rdk
 kdesArS0dVPT4+QCnUVg10eJglbOJFiYFtorQPo/OsjZTwY55bfLYE6Ty57tUy0CCUE7
 JQYA==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20251104; t=1776862513; x=1777467313;
 h=content-transfer-encoding:cc:to:subject:message-id:date:from
 :in-reply-to:references:mime-version:x-gm-gg:x-gm-message-state:from
 :to:cc:subject:date:message-id:reply-to;
 bh=XMA2IAQFuEAQkvlYVwoA50CqQYEHirECMjZyFrAmng4=;
 b=WtAW2JV2tD3HqiZXQNAf+8OY7BeLkGbEslkYybr+sCRNltVkwFTy/rAzu442lvP/65
 mFmqBAXe5EvFmIER8/ZJLJ/6fzlTkXFqQmO6+ghBsBN6h4mjk1DUAkf3IcQPxolA6feb
 fzPGpxdG6e52/U+NaBo1rdhtLC3PKu+L5Y3Qp4ONJK6yeZ+luEvhh3bIdL6lChOggID7
 Q/Ob8vzjg+NozKz5U8GVBoSnm/cM74s0qTzesiX4CooKyUIXRy5ViZomsc4gZ04RmzhH
 UiJ9v+jlaneH036rRytMUTHywmxuPX+hW1d5aM4vz/AJxDUlYdE/LKkhxcCPiI1mI+kP
 pvFA==
X-Forwarded-Encrypted: i=1;
 AFNElJ+PE1LtA5SzdqQWAxu2ZKo54TnIKLRw5/0Of2BWCqpTncGyyCd/zhjx0r/XMgBDJ7BeTvuzLRF/@lists.freedesktop.org
X-Gm-Message-State: AOJu0YwaoOvphapoazll7Y8Va0jQEVpnxZhiqEiqKOMpQ2KxajlwVxID
 EOgGqT/Y8+OC7PlpcBfmKu4qUsUvsxZ9qsxytuu6SMD6DD7UGTiEH75AiM/i3QUrPbkgIzcPuNW
 XStjHX/XdBModnEiykIRKSWMEWF0nHL0=
X-Gm-Gg: AeBDiesqe8b8uKmraB8A2HldVxEVVqoQ0Kbbl8+OBQGsEkudhTEW4ev91t+ezYYdR57
 Yolalv7wJUg2LPQk/qMagzPqLF7cS5Mdnd+PPcnUK8DVNkvGow2bbLry3nYpdVEnzbJJIJkimCH
 TvxDQIAFuWgy7h9KQ+7V2M7a0QJZpKVbSlg2AbBoT8YV6stDRS69JwzPObNzUEchurJINXsuXAa
 cN2jq+sfW1KZtkpjBO8M0vG0b/f1zww3n150BflnjDogB/EujxR49G10Fi3N0I+uenw5nggU1Be
 lABs2odGD4IpEy9G9++Gu3NWNKmxF7v1yHF9ujF9rv3MY0TCHORppU2uWR/hjgv/DYHc4M1BTC+
 yZFt8
X-Received: by 2002:a05:7022:f9b:b0:12c:8cd7:d459 with SMTP id
 a92af1059eb24-12c8cd7dc44mr2878688c88.3.1776862513180; Wed, 22 Apr 2026
 05:55:13 -0700 (PDT)
MIME-Version: 1.0
References: <20260421200311.15624-1-leonardocesar@usp.br>
 <59b686c6-42f5-4cde-8199-dae64722bfd1@amd.com>
In-Reply-To: <59b686c6-42f5-4cde-8199-dae64722bfd1@amd.com>
From: Alex Deucher <alexdeucher@gmail.com>
Date: Wed, 22 Apr 2026 08:55:01 -0400
X-Gm-Features: AQROBzBAGJ9G3CKNhIQVOisYvCS4hNJF1UCNu6or3WIMQcUxLHvEM2bdJiObLDw
Message-ID: <CADnq5_MGRpNE8Ge_5=w5mQDJivdS2Wt_2LD=dR-mrWH89Yc-0A@mail.gmail.com>
Subject: Re: [PATCH] drm/amdgpu: deduplicate ring preempt ib function
To: =?UTF-8?Q?Christian_K=C3=B6nig?= <christian.koenig@amd.com>
Cc: Leonardo Cesar <leonardocesar@usp.br>, alexander.deucher@amd.com,
 airlied@gmail.com, simona@ffwll.ch, amd-gfx@lists.freedesktop.org, 
 dri-devel@lists.freedesktop.org
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
X-BeenThere: amd-gfx@lists.freedesktop.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: Discussion list for AMD gfx <amd-gfx.lists.freedesktop.org>
List-Unsubscribe: <https://lists.freedesktop.org/mailman/options/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <https://lists.freedesktop.org/archives/amd-gfx>
List-Post: <mailto:amd-gfx@lists.freedesktop.org>
List-Help: <mailto:amd-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <https://lists.freedesktop.org/mailman/listinfo/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=subscribe>
Errors-To: amd-gfx-bounces@lists.freedesktop.org
Sender: "amd-gfx" <amd-gfx-bounces@lists.freedesktop.org>
X-Spamd-Result: default: False [-2.31 / 15.00];
	ARC_ALLOW(-1.00)[google.com:s=arc-20240605:i=1];
	DMARC_POLICY_ALLOW(-0.50)[gmail.com,none];
	MAILLIST(-0.20)[mailman];
	R_DKIM_ALLOW(-0.20)[gmail.com:s=20251104];
	R_SPF_ALLOW(-0.20)[+ip4:131.252.210.177:c];
	RWL_MAILSPIKE_GOOD(-0.10)[131.252.210.177:from];
	MIME_GOOD(-0.10)[text/plain];
	HAS_LIST_UNSUB(-0.01)[];
	RCVD_TLS_LAST(0.00)[];
	FORGED_RECIPIENTS(0.00)[m:christian.koenig@amd.com,m:leonardocesar@usp.br,m:alexander.deucher@amd.com,m:airlied@gmail.com,m:simona@ffwll.ch,m:dri-devel@lists.freedesktop.org,s:lists@lfdr.de];
	RCVD_COUNT_THREE(0.00)[3];
	FORGED_SENDER(0.00)[alexdeucher@gmail.com,amd-gfx-bounces@lists.freedesktop.org];
	FORGED_SENDER_MAILLIST(0.00)[];
	TO_DN_SOME(0.00)[];
	FREEMAIL_CC(0.00)[usp.br,amd.com,gmail.com,ffwll.ch,lists.freedesktop.org];
	MIME_TRACE(0.00)[0:+];
	FORWARDED(0.00)[amd-gfx@lists.freedesktop.org];
	FROM_HAS_DN(0.00)[];
	MISSING_XM_UA(0.00)[];
	FORGED_RECIPIENTS_MAILLIST(0.00)[];
	PREVIOUSLY_DELIVERED(0.00)[amd-gfx@lists.freedesktop.org];
	NEURAL_HAM(-0.00)[-1.000];
	FORGED_SENDER_FORWARDING(0.00)[];
	FROM_NEQ_ENVFROM(0.00)[alexdeucher@gmail.com,amd-gfx-bounces@lists.freedesktop.org];
	DKIM_TRACE(0.00)[gmail.com:+];
	MID_RHS_MATCH_FROMTLD(0.00)[];
	FORGED_RECIPIENTS_FORWARDING(0.00)[];
	FREEMAIL_FROM(0.00)[gmail.com];
	RCPT_COUNT_SEVEN(0.00)[7];
	ASN(0.00)[asn:6366, ipnet:131.252.0.0/16, country:US];
	TAGGED_RCPT(0.00)[amd-gfx];
	DBL_BLOCKED_OPENRESOLVER(0.00)[amd.com:email,mail.gmail.com:mid,gabe.freedesktop.org:helo,gabe.freedesktop.org:rdns]
X-Rspamd-Queue-Id: EB704446447
X-Rspamd-Action: no action
X-Rspamd-Server: lfdr

On Wed, Apr 22, 2026 at 3:09=E2=80=AFAM Christian K=C3=B6nig
<christian.koenig@amd.com> wrote:
>
> On 4/21/26 22:03, Leonardo Cesar wrote:
> > The ring preemption function is identical for both gfx_v11_0 and
> > gfx_v12_0. This patch refactors the code by moving the core logic
> > into a generic function inside amdgpu_gfx.c to reduce code
> > duplication and simplify future maintenance.
>
> Yeah that one looks reasonable. As far as I can see there isn't anything =
HW generation specific in the function.
>
> Question is rather why we have that for gfx12 in the first place. @Alex I=
IRC we support preemption only for a very narrow use case on gfx11, could t=
hat just be accidentially be copied over?
>

Yeah, probably just copy and pasted over when we brought up gfx12.

Alex

> >
> > Signed-off-by: Leonardo Cesar <leonardocesar@usp.br>
> >
> > ---
> > v1 -> v2:
> > - Removed wrapper functions for gfx_v11 and gfx_v12 and updated call si=
tes directly.
> >
> >  drivers/gpu/drm/amd/amdgpu/amdgpu_gfx.c | ...
> > ---
> >  drivers/gpu/drm/amd/amdgpu/amdgpu_gfx.c | 51 ++++++++++++++++++++++++
> >  drivers/gpu/drm/amd/amdgpu/amdgpu_gfx.h |  2 +
> >  drivers/gpu/drm/amd/amdgpu/gfx_v11_0.c  | 52 +------------------------
> >  drivers/gpu/drm/amd/amdgpu/gfx_v12_0.c  | 52 +------------------------
> >  4 files changed, 55 insertions(+), 102 deletions(-)
> >
> > diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu_gfx.c b/drivers/gpu/drm/=
amd/amdgpu/amdgpu_gfx.c
> > index 2956e45c9..a157cbd8e 100644
> > --- a/drivers/gpu/drm/amd/amdgpu/amdgpu_gfx.c
> > +++ b/drivers/gpu/drm/amd/amdgpu/amdgpu_gfx.c
> > @@ -2684,3 +2684,54 @@ void amdgpu_debugfs_compute_sched_mask_init(stru=
ct amdgpu_device *adev)
> >  #endif
> >  }
> >
> > +int amdgpu_gfx_ring_preempt_ib(struct amdgpu_ring *ring)
> > +{
> > +       int i, r =3D 0;
>
> Just a style nit: Variables like "i" or "r" last please and don't initial=
ize vairables like "r" while defining it.
>
> Regards,
> Christian.
>
> > +       struct amdgpu_device *adev =3D ring->adev;
> > +       struct amdgpu_kiq *kiq =3D &adev->gfx.kiq[0];
> > +       struct amdgpu_ring *kiq_ring =3D &kiq->ring;
> > +       unsigned long flags;
> > +
> > +       if (adev->enable_mes)
> > +               return -EINVAL;
> > +
> > +       if (!kiq->pmf || !kiq->pmf->kiq_unmap_queues)
> > +               return -EINVAL;
> > +
> > +       spin_lock_irqsave(&kiq->ring_lock, flags);
> > +
> > +       if (amdgpu_ring_alloc(kiq_ring, kiq->pmf->unmap_queues_size)) {
> > +               spin_unlock_irqrestore(&kiq->ring_lock, flags);
> > +               return -ENOMEM;
> > +       }
> > +
> > +       /* assert preemption condition */
> > +       amdgpu_ring_set_preempt_cond_exec(ring, false);
> > +
> > +       /* assert IB preemption, emit the trailing fence */
> > +       kiq->pmf->kiq_unmap_queues(kiq_ring, ring, PREEMPT_QUEUES_NO_UN=
MAP,
> > +                                       ring->trail_fence_gpu_addr,
> > +                                       ++ring->trail_seq);
> > +       amdgpu_ring_commit(kiq_ring);
> > +
> > +       spin_unlock_irqrestore(&kiq->ring_lock, flags);
> > +
> > +       /* poll the trailing fence */
> > +       for (i =3D 0; i < adev->usec_timeout; i++) {
> > +               if (ring->trail_seq =3D=3D
> > +                       le32_to_cpu(*(ring->trail_fence_cpu_addr)))
> > +                       break;
> > +               udelay(1);
> > +       }
> > +
> > +       if (i >=3D adev->usec_timeout) {
> > +               r =3D -EINVAL;
> > +               DRM_ERROR("ring %d failed to preempt ib\n", ring->idx);
> > +       }
> > +
> > +       /* deassert preemption condition */
> > +       amdgpu_ring_set_preempt_cond_exec(ring, true);
> > +       return r;
> > +}
> > +
> > +
> > diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu_gfx.h b/drivers/gpu/drm/=
amd/amdgpu/amdgpu_gfx.h
> > index a0cf0a3b4..77050f988 100644
> > --- a/drivers/gpu/drm/amd/amdgpu/amdgpu_gfx.h
> > +++ b/drivers/gpu/drm/amd/amdgpu/amdgpu_gfx.h
> > @@ -664,6 +664,8 @@ void amdgpu_gfx_csb_preamble_end(u32 *buffer, u32 c=
ount);
> >  void amdgpu_debugfs_gfx_sched_mask_init(struct amdgpu_device *adev);
> >  void amdgpu_debugfs_compute_sched_mask_init(struct amdgpu_device *adev=
);
> >
> > +int amdgpu_gfx_ring_preempt_ib(struct amdgpu_ring *ring);
> > +
> >  static inline const char *amdgpu_gfx_compute_mode_desc(int mode)
> >  {
> >         switch (mode) {
> > diff --git a/drivers/gpu/drm/amd/amdgpu/gfx_v11_0.c b/drivers/gpu/drm/a=
md/amdgpu/gfx_v11_0.c
> > index 5097de940..1ba848bfa 100644
> > --- a/drivers/gpu/drm/amd/amdgpu/gfx_v11_0.c
> > +++ b/drivers/gpu/drm/amd/amdgpu/gfx_v11_0.c
> > @@ -6206,56 +6206,6 @@ static void gfx_v11_0_ring_emit_gfx_shadow(struc=
t amdgpu_ring *ring,
> >         ring->set_q_mode_offs =3D offs;
> >  }
> >
> > -static int gfx_v11_0_ring_preempt_ib(struct amdgpu_ring *ring)
> > -{
> > -       int i, r =3D 0;
> > -       struct amdgpu_device *adev =3D ring->adev;
> > -       struct amdgpu_kiq *kiq =3D &adev->gfx.kiq[0];
> > -       struct amdgpu_ring *kiq_ring =3D &kiq->ring;
> > -       unsigned long flags;
> > -
> > -       if (adev->enable_mes)
> > -               return -EINVAL;
> > -
> > -       if (!kiq->pmf || !kiq->pmf->kiq_unmap_queues)
> > -               return -EINVAL;
> > -
> > -       spin_lock_irqsave(&kiq->ring_lock, flags);
> > -
> > -       if (amdgpu_ring_alloc(kiq_ring, kiq->pmf->unmap_queues_size)) {
> > -               spin_unlock_irqrestore(&kiq->ring_lock, flags);
> > -               return -ENOMEM;
> > -       }
> > -
> > -       /* assert preemption condition */
> > -       amdgpu_ring_set_preempt_cond_exec(ring, false);
> > -
> > -       /* assert IB preemption, emit the trailing fence */
> > -       kiq->pmf->kiq_unmap_queues(kiq_ring, ring, PREEMPT_QUEUES_NO_UN=
MAP,
> > -                                  ring->trail_fence_gpu_addr,
> > -                                  ++ring->trail_seq);
> > -       amdgpu_ring_commit(kiq_ring);
> > -
> > -       spin_unlock_irqrestore(&kiq->ring_lock, flags);
> > -
> > -       /* poll the trailing fence */
> > -       for (i =3D 0; i < adev->usec_timeout; i++) {
> > -               if (ring->trail_seq =3D=3D
> > -                   le32_to_cpu(*(ring->trail_fence_cpu_addr)))
> > -                       break;
> > -               udelay(1);
> > -       }
> > -
> > -       if (i >=3D adev->usec_timeout) {
> > -               r =3D -EINVAL;
> > -               DRM_ERROR("ring %d failed to preempt ib\n", ring->idx);
> > -       }
> > -
> > -       /* deassert preemption condition */
> > -       amdgpu_ring_set_preempt_cond_exec(ring, true);
> > -       return r;
> > -}
> > -
> >  static void gfx_v11_0_ring_emit_de_meta(struct amdgpu_ring *ring, bool=
 resume)
> >  {
> >         struct amdgpu_device *adev =3D ring->adev;
> > @@ -7295,7 +7245,7 @@ static const struct amdgpu_ring_funcs gfx_v11_0_r=
ing_funcs_gfx =3D {
> >         .emit_cntxcntl =3D gfx_v11_0_ring_emit_cntxcntl,
> >         .emit_gfx_shadow =3D gfx_v11_0_ring_emit_gfx_shadow,
> >         .init_cond_exec =3D gfx_v11_0_ring_emit_init_cond_exec,
> > -       .preempt_ib =3D gfx_v11_0_ring_preempt_ib,
> > +       .preempt_ib =3D amdgpu_gfx_ring_preempt_ib,
> >         .emit_frame_cntl =3D gfx_v11_0_ring_emit_frame_cntl,
> >         .emit_wreg =3D gfx_v11_0_ring_emit_wreg,
> >         .emit_reg_wait =3D gfx_v11_0_ring_emit_reg_wait,
> > diff --git a/drivers/gpu/drm/amd/amdgpu/gfx_v12_0.c b/drivers/gpu/drm/a=
md/amdgpu/gfx_v12_0.c
> > index 65c33823a..6cf244349 100644
> > --- a/drivers/gpu/drm/amd/amdgpu/gfx_v12_0.c
> > +++ b/drivers/gpu/drm/amd/amdgpu/gfx_v12_0.c
> > @@ -4611,56 +4611,6 @@ static unsigned gfx_v12_0_ring_emit_init_cond_ex=
ec(struct amdgpu_ring *ring,
> >         return ret;
> >  }
> >
> > -static int gfx_v12_0_ring_preempt_ib(struct amdgpu_ring *ring)
> > -{
> > -       int i, r =3D 0;
> > -       struct amdgpu_device *adev =3D ring->adev;
> > -       struct amdgpu_kiq *kiq =3D &adev->gfx.kiq[0];
> > -       struct amdgpu_ring *kiq_ring =3D &kiq->ring;
> > -       unsigned long flags;
> > -
> > -       if (adev->enable_mes)
> > -               return -EINVAL;
> > -
> > -       if (!kiq->pmf || !kiq->pmf->kiq_unmap_queues)
> > -               return -EINVAL;
> > -
> > -       spin_lock_irqsave(&kiq->ring_lock, flags);
> > -
> > -       if (amdgpu_ring_alloc(kiq_ring, kiq->pmf->unmap_queues_size)) {
> > -               spin_unlock_irqrestore(&kiq->ring_lock, flags);
> > -               return -ENOMEM;
> > -       }
> > -
> > -       /* assert preemption condition */
> > -       amdgpu_ring_set_preempt_cond_exec(ring, false);
> > -
> > -       /* assert IB preemption, emit the trailing fence */
> > -       kiq->pmf->kiq_unmap_queues(kiq_ring, ring, PREEMPT_QUEUES_NO_UN=
MAP,
> > -                                  ring->trail_fence_gpu_addr,
> > -                                  ++ring->trail_seq);
> > -       amdgpu_ring_commit(kiq_ring);
> > -
> > -       spin_unlock_irqrestore(&kiq->ring_lock, flags);
> > -
> > -       /* poll the trailing fence */
> > -       for (i =3D 0; i < adev->usec_timeout; i++) {
> > -               if (ring->trail_seq =3D=3D
> > -                   le32_to_cpu(*(ring->trail_fence_cpu_addr)))
> > -                       break;
> > -               udelay(1);
> > -       }
> > -
> > -       if (i >=3D adev->usec_timeout) {
> > -               r =3D -EINVAL;
> > -               DRM_ERROR("ring %d failed to preempt ib\n", ring->idx);
> > -       }
> > -
> > -       /* deassert preemption condition */
> > -       amdgpu_ring_set_preempt_cond_exec(ring, true);
> > -       return r;
> > -}
> > -
> >  static void gfx_v12_0_ring_emit_rreg(struct amdgpu_ring *ring, uint32_=
t reg,
> >                                      uint32_t reg_val_offs)
> >  {
> > @@ -5539,7 +5489,7 @@ static const struct amdgpu_ring_funcs gfx_v12_0_r=
ing_funcs_gfx =3D {
> >         .pad_ib =3D amdgpu_ring_generic_pad_ib,
> >         .emit_cntxcntl =3D gfx_v12_0_ring_emit_cntxcntl,
> >         .init_cond_exec =3D gfx_v12_0_ring_emit_init_cond_exec,
> > -       .preempt_ib =3D gfx_v12_0_ring_preempt_ib,
> > +       .preempt_ib =3D amdgpu_gfx_ring_preempt_ib,
> >         .emit_wreg =3D gfx_v12_0_ring_emit_wreg,
> >         .emit_reg_wait =3D gfx_v12_0_ring_emit_reg_wait,
> >         .emit_reg_write_reg_wait =3D gfx_v12_0_ring_emit_reg_write_reg_=
wait,
> > --
> > 2.43.0
> >
>
