{"Source Block": ["verilog-ethernet/example/fb2CG/fpga_10g/rtl/fpga_core.v@355:365@HdlStmAssign", "assign led_red = led_reg;\nassign led_green = led_reg;\nassign led_bmc = 2'b00;\nassign led_exp = 2'b11;\n\nassign phy_reset_n = !rst;\n\nassign qsfp_0_txd_1 = 64'h0707070707070707;\nassign qsfp_0_txc_1 = 8'hff;\nassign qsfp_0_txd_2 = 64'h0707070707070707;\nassign qsfp_0_txc_2 = 8'hff;\n"], "Clone Blocks": [["verilog-ethernet/example/fb2CG/fpga_10g/rtl/fpga_core.v@352:362", "    end\nend\n\nassign led_red = led_reg;\nassign led_green = led_reg;\nassign led_bmc = 2'b00;\nassign led_exp = 2'b11;\n\nassign phy_reset_n = !rst;\n\nassign qsfp_0_txd_1 = 64'h0707070707070707;\n"], ["verilog-ethernet/example/fb2CG/fpga_10g/rtl/fpga_core.v@357:367", "assign led_bmc = 2'b00;\nassign led_exp = 2'b11;\n\nassign phy_reset_n = !rst;\n\nassign qsfp_0_txd_1 = 64'h0707070707070707;\nassign qsfp_0_txc_1 = 8'hff;\nassign qsfp_0_txd_2 = 64'h0707070707070707;\nassign qsfp_0_txc_2 = 8'hff;\nassign qsfp_0_txd_3 = 64'h0707070707070707;\nassign qsfp_0_txc_3 = 8'hff;\n"], ["verilog-ethernet/example/fb2CG/fpga_10g/rtl/fpga_core.v@353:363", "end\n\nassign led_red = led_reg;\nassign led_green = led_reg;\nassign led_bmc = 2'b00;\nassign led_exp = 2'b11;\n\nassign phy_reset_n = !rst;\n\nassign qsfp_0_txd_1 = 64'h0707070707070707;\nassign qsfp_0_txc_1 = 8'hff;\n"]], "Diff Content": {"Delete": [[360, "assign phy_reset_n = !rst;\n"]], "Add": []}}