1208|6116|Public
5|$|Reconfigurable {{computing}} {{is the use}} of a <b>field-programmable</b> <b>gate</b> <b>array</b> (FPGA) as a co-processor to a general-purpose computer. An FPGA is, in essence, {{a computer}} chip that can rewire itself for a given task.|$|E
25|$|Earlier in 2011 {{the company}} {{announced}} that {{by the use of}} supercomputers, the time taken to assess risk had been greatly reduced, from arriving at a conclusion within hours to what is now minutes. The banking corporation uses for this calculation <b>Field-Programmable</b> <b>Gate</b> <b>Array</b> technology.|$|E
25|$|As of July 2013, five {{companies}} were using Intel's fabs via the Intel Custom Foundry division: Achronix, Tabula, Netronome, Microsemi, and Panasonic most are <b>field-programmable</b> <b>gate</b> <b>array</b> (FPGA) makers, but Netronome designs network processors. Only Achronix began shipping chips made by Intel using the 22-nm Tri-Gate process. Several other customers also exist {{but were not}} announced at the time.|$|E
5000|$|... #Subtitle level 5: Reconfigurable {{computing}} with <b>field-programmable</b> <b>gate</b> <b>arrays</b> ...|$|R
5000|$|<b>Field-programmable</b> <b>gate</b> <b>arrays</b> (FPGA) - {{common for}} soft microprocessors, and {{more or less}} {{required}} for reconfigurable computing ...|$|R
3000|$|A {{high-speed}} hardware architecture {{based on}} Rainbow signature on <b>Field-Programmable</b> <b>Gate</b> <b>Arrays</b> (FPGAs) was proposed in [38]; [...]...|$|R
25|$|By {{introducing}} an asymmetric {{field effect}} along the nanochannel, a field-effect reconfigurable nanofluidic diode is feasible, which features post-fabrication reconfiguration of the diode functions, {{such as the}} forward/reverse directions and the rectification degrees. Unlike the nanofluidic field-effect transistor, where only the amount of ions/molecules is regulated by an electrostatic potential, the field-effect reconfigurable diode {{can be used to}} control both directions and magnitudes of ion/molecule transport. This device could be deemed as the building blocks for ionic counterpart of the electronic <b>field-programmable</b> <b>gate</b> <b>array.</b>|$|E
2500|$|Since 1988, he {{has been}} {{employed}} at Xilinx, a fabless semiconductor company in San Jose, Silicon Valley, CA. [...] He {{was a member of}} the architecture definition group for the Xilinx XC4000 <b>Field-Programmable</b> <b>Gate</b> <b>Array</b> (FPGA), the first FPGA with dedicated arithmetic and memory. [...] At the same time, he was the technical leader for the XC4000 design automation software. [...] He led the architecture definition group for the Xilinx XC4000X device families. [...] He developed a Time-Multiplexed FPGA and software to map to it in the 1990s, long before Tabula commercialized the time-folded FPGA. [...] He is an inventor on approximately thirty patents in this area. [...] In the early 1990s, he edited and co-wrote <b>Field-Programmable</b> <b>Gate</b> <b>Array</b> Technology, introducing the first generation of academic researchers to the industrial side of programmable-logic architecture, tools and design.|$|E
5000|$|Altera, <b>field-programmable</b> <b>gate</b> <b>array</b> (FPGA) {{manufacturer}} now Intel ...|$|E
50|$|<b>Field-programmable</b> <b>gate</b> <b>arrays</b> {{have become}} a common {{measurement}} point for logic analyzers and are also used to debug the logic circuit.|$|R
50|$|Instead of FPGAs (<b>field-programmable</b> <b>gate</b> <b>arrays)</b> having {{single bit}} {{configurable}} logic blocks (CLBs), rDPAs have multiple bits wide (for instance, 32 bit path width) reconfigurable datapath units (rDPUs).|$|R
40|$|Abstract—This letter {{proposes a}} {{classification}} algorithm {{to discriminate between}} recoverable and not recoverable faults occurring in {{static random access memory}} (SRAM) -based <b>field-programmable</b> <b>gate</b> <b>arrays</b> (FPGAs), with the final aim of devising a methodology to enable the exploitation of these devices also in space applications, typically characterized by long mission times, where permanent faults become an issue. By starting from a characterization of the radiation effects and aging mechanisms, we define a controller able to classify such faults and consequently to apply the appropriate mitigation strategy. Index Terms—Fault tolerant systems, <b>field-programmable</b> <b>gate</b> <b>arrays</b> (FPGA). I...|$|R
5000|$|Floating-point {{acceleration}} in {{embedded systems}} based on <b>field-programmable</b> <b>gate</b> <b>array</b> architectures.|$|E
5000|$|Fully {{reprogrammable}} software/firmware functionality {{by using}} <b>field-programmable</b> <b>gate</b> <b>array</b> (FPGA) technology.|$|E
5000|$|Minimig - a re-implementation of an Amiga 500 using a <b>field-programmable</b> <b>gate</b> <b>array</b> (FPGA).|$|E
5000|$|In {{addition}} to CPLDs & SPLDs, Lattice also manufactures <b>field-programmable</b> <b>gate</b> <b>arrays</b> (FPGAs), programmable mixed-signal and interconnect products, related software and intellectual property (IP). Lattice's main products are the ECP and XP series of FPGAs (<b>field-programmable</b> <b>gate</b> <b>arrays),</b> the Mach series of CPLDs (complex programmable logic devices), the ispPAC POWR series of programmable power management products (programmable mixed signal FPAA) and Lattice Diamond design software. [...] At the 90 nm node, Lattice {{offers a variety}} of FPGA devices. Products are used in a variety of end uses, such as flat-panel televisions and laptops.|$|R
25|$|Deep {{learning}} frameworks {{are still}} evolving, {{making it hard}} to design custom hardware. Reconfigurable devices like <b>field-programmable</b> <b>gate</b> <b>arrays</b> (FPGA) make it easier to evolve hardware, frameworks and software alongside each other.|$|R
50|$|Actel Corporation (formerly NASDAQ:ACTL) (now Microsemi) was a {{manufacturer}} of nonvolatile, low-power <b>field-programmable</b> <b>gate</b> <b>arrays</b> (FPGAs), mixed-signal FPGAs, and programmable logic solutions. It was headquartered in Mountain View, California, with offices worldwide.|$|R
50|$|Flow to HDL {{tools and}} methods convert flow-based system design into a {{hardware}} description language (HDL) such as VHDL or Verilog. Typically {{this is a}} method of creating designs for <b>field-programmable</b> <b>gate</b> <b>array,</b> application-specific integrated circuit prototyping and digital signal processing (DSP) design. Flow-based system design is well-suited to <b>field-programmable</b> <b>gate</b> <b>array</b> design as {{it is easier to}} specify the innate parallelism of the architecture.|$|E
5000|$|Minimig is a {{hardware}} compatible open source re-implementation of an Amiga 500 using a <b>field-programmable</b> <b>gate</b> <b>array</b> (FPGA).|$|E
50|$|Generally, DSPs are {{dedicated}} integrated circuits; however DSP functionality {{can also be}} produced by using <b>field-programmable</b> <b>gate</b> <b>array</b> chips (FPGAs).|$|E
50|$|Its {{most recent}} product, RTX64, focuses on 64-bit and {{symmetric}} multiprocessing (SMP) to replace dedicated hardware based {{systems such as}} digital signal processors (DSPs) or <b>field-programmable</b> <b>gate</b> <b>arrays</b> (FPGAs) with multicore PCs.|$|R
5000|$|Using FPGA (<b>field-programmable</b> <b>gate</b> <b>arrays),</b> custom coprocessors can {{be created}} for {{acceleration}} of particular processing tasks such as digital signal processing. (e.g. Zynq, combines ARM cores with FPGA on a single die) ...|$|R
50|$|In {{combination}} with XCore processors, XC {{is used to}} build embedded systems with levels of I/O, real-time performance and computational ability usually attributed to <b>field-programmable</b> <b>gate</b> <b>arrays</b> (FPGAs) or application-specific integrated circuit (ASIC) devices.|$|R
50|$|Minimig (short for Mini Amiga) is an {{open source}} re-implementation of an Amiga 500 using a <b>field-programmable</b> <b>gate</b> <b>array</b> (FPGA).|$|E
50|$|High-Performance Reconfigurable Computing (HPRC) is a {{computer}} architecture combining reconfigurable computing-based accelerators like <b>field-programmable</b> <b>gate</b> <b>array</b> with CPUs or multi-core processors.|$|E
50|$|A <b>field-programmable</b> <b>gate</b> <b>array</b> (FPGA) is an {{integrated}} circuit {{designed to be}} configured by a customer or a designer after manufacturing.|$|E
50|$|In {{addition}} to ASICs, placement retains its prime importance in <b>gate</b> <b>array</b> {{structures such as}} <b>field-programmable</b> <b>gate</b> <b>arrays</b> (FPGAs). In FPGAs, placement maps the circuit’s subcircuits into programmable FPGA logic blocks {{in a manner that}} guarantees the completion of the subsequent stage of routing.|$|R
5000|$|The F-35 uses Software-defined radio systems, where common {{middleware}} controls <b>Field-programmable</b> <b>gate</b> <b>arrays.</b> Col. Arthur Tomassetti {{has said}} that the F-35 is a [...] "software intensive airplane and software is easy to upgrade, as opposed to hardware." ...|$|R
40|$|Current {{high-performance}} {{applications are}} typically implemented on large-scale general-purpose distributed or multiprocessing systems {{often based on}} commodity microprocessors. <b>Field-Programmable</b> <b>Gate</b> <b>Arrays</b> (FPGAs) have now reached a level of sophistication that they too {{could be used for}} such applications...|$|R
50|$|The ZPU is a {{microprocessor}} stack machine designed by Norwegian company Zylin AS to run supervisory code in electronic systems {{that include a}} <b>field-programmable</b> <b>gate</b> <b>array</b> (FPGA).|$|E
5000|$|... {{no known}} {{hardware}} implementations of the MMIX instruction set architecture exist. However, the fpgammix project implements MMIX in Verilog, {{making it possible}} to implement using a <b>field-programmable</b> <b>gate</b> <b>array.</b>|$|E
50|$|Scott Hauck {{from the}} University of Washington, Seattle, WA was named Fellow of the Institute of Electrical and Electronics Engineers (IEEE) in 2016 for {{contributions}} to <b>Field-Programmable</b> <b>Gate</b> <b>Array</b> based systems.|$|E
5000|$|Programming The Unprogrammable (PTU) {{involving}} the automatic creation of computer programs for unconventional computing {{devices such as}} cellular automata, multi-agent systems, parallel systems, <b>field-programmable</b> <b>gate</b> <b>arrays,</b> <b>field-programmable</b> analog arrays, ant colonies, swarm intelligence, distributed systems, and the like.|$|R
50|$|Lola is {{designed}} to be a simple hardware description language for describing synchronous, digital circuits. Niklaus Wirth developed the language to teach digital design on <b>field-programmable</b> <b>gate</b> <b>arrays</b> (FPGAs) to computer science students while a professor at ETH Zürich.|$|R
40|$|The recent {{introduction}} of partially-reconfigurable-field-programmable <b>gate</b> <b>arrays</b> (PRFPGAs) {{has led to}} the need for new algorithms suited for use with these devices. Although algorithms developed for use with <b>field-programmable</b> <b>gate</b> <b>arrays</b> can be applied to PRFPGAs, these algorithms do not take advantage of features available in these new devices. This paper examines the applicability of PRFPGAs in hardware emulation sys-tems. A partitioning algorithm known as temporal partitioning is introduced for use with PRFPGA-based hardware emulation systems. Partitioning for <b>field-programmable</b> <b>gate</b> <b>arrays</b> (FPGAs) refers to the process of splitting a large circuit into smaller sub-circuits. The goal of partitioning is the cre-ation of sub-circuits suitable for implementation in a single FPGA. These single FPGAs are interconnected in a way that allows the sub-circuits to communicate al...|$|R
