library verilog;
use verilog.vl_types.all;
entity Incre_Decre is
    port(
        clk             : in     vl_logic;
        res             : in     vl_logic;
        incre_bit       : in     vl_logic_vector(7 downto 0);
        decre_bit       : in     vl_logic_vector(7 downto 0);
        incre_en        : in     vl_logic;
        decre_en        : in     vl_logic;
        mux             : in     vl_logic_vector(7 downto 0);
        incre_decre_output: out    vl_logic_vector(8 downto 0)
    );
end Incre_Decre;
