0.7
2020.2
May 22 2025
00:13:55
C:/Users/hkngu/Documents/Vivado/C1.2503.E1/Lab_12_Shift_Register_Display_0_PYNQ_Z2/digit_driver.v,1758023575,verilog,,C:/Users/hkngu/Documents/Vivado/VLSI_Verify/project_exam_adca_alu_4bit_shift_register_pynq_z2/project_exam_adca_alu_4bit_shift_register_pynq_z2.srcs/sources_1/imports/Lab_12_Shift_Register_Display_0_PYNQ_Z2/digit_scan.v,,digit_driver,,uvm,../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/hkngu/Documents/Vivado/C1.2503.E1/Lab_12_Shift_Register_Display_0_PYNQ_Z2/digit_selector.v,1758023575,verilog,,C:/Users/hkngu/Documents/Vivado/C1.2503.E1/Lab_12_Shift_Register_Display_0_PYNQ_Z2/shift_74hc595.v,,digit_selector,,uvm,../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/hkngu/Documents/Vivado/C1.2503.E1/Lab_12_Shift_Register_Display_0_PYNQ_Z2/shift_74hc595.v,1759386451,verilog,,,,shift_74hc595,,uvm,../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/hkngu/Documents/Vivado/VLSI_Verify/project_exam_adca_alu_4bit_shift_register_pynq_z2/project_exam_adca_alu_4bit_shift_register_pynq_z2.sim/sim_1/behav/xsim/glbl.v,1741209010,verilog,,,,glbl,,uvm,,,,,,
C:/Users/hkngu/Documents/Vivado/VLSI_Verify/project_exam_adca_alu_4bit_shift_register_pynq_z2/project_exam_adca_alu_4bit_shift_register_pynq_z2.srcs/sim_1/imports/new/top_tb.sv,1759843242,systemVerilog,,,,top_tb,,uvm,../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/hkngu/Documents/Vivado/VLSI_Verify/project_exam_adca_alu_4bit_shift_register_pynq_z2/project_exam_adca_alu_4bit_shift_register_pynq_z2.srcs/sources_1/imports/Lab_12_Shift_Register_Display_0_PYNQ_Z2/Hex_to_7Seg.v,1759841758,verilog,,C:/Users/hkngu/Documents/Vivado/VLSI_Verify/project_exam_adca_alu_4bit_shift_register_pynq_z2/project_exam_adca_alu_4bit_shift_register_pynq_z2.srcs/sources_1/imports/new/alu.v,,hex7seg,,uvm,../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/hkngu/Documents/Vivado/VLSI_Verify/project_exam_adca_alu_4bit_shift_register_pynq_z2/project_exam_adca_alu_4bit_shift_register_pynq_z2.srcs/sources_1/imports/Lab_12_Shift_Register_Display_0_PYNQ_Z2/digit_scan.v,1759843048,verilog,,C:/Users/hkngu/Documents/Vivado/C1.2503.E1/Lab_12_Shift_Register_Display_0_PYNQ_Z2/digit_selector.v,,digit_scan,,uvm,../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/hkngu/Documents/Vivado/VLSI_Verify/project_exam_adca_alu_4bit_shift_register_pynq_z2/project_exam_adca_alu_4bit_shift_register_pynq_z2.srcs/sources_1/imports/new/alu.v,1759579542,verilog,,C:/Users/hkngu/Documents/Vivado/VLSI_Verify/project_exam_adca_alu_4bit_shift_register_pynq_z2/project_exam_adca_alu_4bit_shift_register_pynq_z2.srcs/sources_1/new/alu_display_top.v,,alu,,uvm,../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/hkngu/Documents/Vivado/VLSI_Verify/project_exam_adca_alu_4bit_shift_register_pynq_z2/project_exam_adca_alu_4bit_shift_register_pynq_z2.srcs/sources_1/new/alu_display_top.v,1759842899,verilog,,C:/Users/hkngu/Documents/Vivado/C1.2503.E1/Lab_12_Shift_Register_Display_0_PYNQ_Z2/digit_driver.v,,alu_display_top,,uvm,../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
