
lora_tester_stm32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00019240  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00003b1c  08019410  08019410  0001a410  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801cf2c  0801cf2c  0001e214  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0801cf2c  0801cf2c  0001df2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801cf34  0801cf34  0001e214  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801cf34  0801cf34  0001df34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801cf38  0801cf38  0001df38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000d4  20000000  0801cf3c  0001e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  200000d4  0801d010  0001e0d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  20000174  0801d0b0  0001e174  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          000120b0  20000220  0801d150  0001e220  2**5
                  ALLOC
 12 ._user_heap_stack 00000600  200122d0  0801d150  0001e2d0  2**0
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  0001e214  2**0
                  CONTENTS, READONLY
 14 .debug_info   00042b5b  00000000  00000000  0001e244  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000091ba  00000000  00000000  00060d9f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000037f8  00000000  00000000  00069f60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00002bc0  00000000  00000000  0006d758  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00037efa  00000000  00000000  00070318  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0004bea9  00000000  00000000  000a8212  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    0012e336  00000000  00000000  000f40bb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  002223f1  2**0
                  CONTENTS, READONLY
 22 .debug_frame  0000fa24  00000000  00000000  00222434  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000082  00000000  00000000  00231e58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000220 	.word	0x20000220
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080193f8 	.word	0x080193f8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000224 	.word	0x20000224
 800020c:	080193f8 	.word	0x080193f8

08000210 <strcmp>:
 8000210:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000214:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000218:	2a01      	cmp	r2, #1
 800021a:	bf28      	it	cs
 800021c:	429a      	cmpcs	r2, r3
 800021e:	d0f7      	beq.n	8000210 <strcmp>
 8000220:	1ad0      	subs	r0, r2, r3
 8000222:	4770      	bx	lr

08000224 <strlen>:
 8000224:	4603      	mov	r3, r0
 8000226:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022a:	2a00      	cmp	r2, #0
 800022c:	d1fb      	bne.n	8000226 <strlen+0x2>
 800022e:	1a18      	subs	r0, r3, r0
 8000230:	3801      	subs	r0, #1
 8000232:	4770      	bx	lr
	...

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_uldivmod>:
 80002e0:	b953      	cbnz	r3, 80002f8 <__aeabi_uldivmod+0x18>
 80002e2:	b94a      	cbnz	r2, 80002f8 <__aeabi_uldivmod+0x18>
 80002e4:	2900      	cmp	r1, #0
 80002e6:	bf08      	it	eq
 80002e8:	2800      	cmpeq	r0, #0
 80002ea:	bf1c      	itt	ne
 80002ec:	f04f 31ff 	movne.w	r1, #4294967295
 80002f0:	f04f 30ff 	movne.w	r0, #4294967295
 80002f4:	f000 b988 	b.w	8000608 <__aeabi_idiv0>
 80002f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000300:	f000 f806 	bl	8000310 <__udivmoddi4>
 8000304:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000308:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800030c:	b004      	add	sp, #16
 800030e:	4770      	bx	lr

08000310 <__udivmoddi4>:
 8000310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000314:	9d08      	ldr	r5, [sp, #32]
 8000316:	468e      	mov	lr, r1
 8000318:	4604      	mov	r4, r0
 800031a:	4688      	mov	r8, r1
 800031c:	2b00      	cmp	r3, #0
 800031e:	d14a      	bne.n	80003b6 <__udivmoddi4+0xa6>
 8000320:	428a      	cmp	r2, r1
 8000322:	4617      	mov	r7, r2
 8000324:	d962      	bls.n	80003ec <__udivmoddi4+0xdc>
 8000326:	fab2 f682 	clz	r6, r2
 800032a:	b14e      	cbz	r6, 8000340 <__udivmoddi4+0x30>
 800032c:	f1c6 0320 	rsb	r3, r6, #32
 8000330:	fa01 f806 	lsl.w	r8, r1, r6
 8000334:	fa20 f303 	lsr.w	r3, r0, r3
 8000338:	40b7      	lsls	r7, r6
 800033a:	ea43 0808 	orr.w	r8, r3, r8
 800033e:	40b4      	lsls	r4, r6
 8000340:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000344:	fa1f fc87 	uxth.w	ip, r7
 8000348:	fbb8 f1fe 	udiv	r1, r8, lr
 800034c:	0c23      	lsrs	r3, r4, #16
 800034e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000352:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000356:	fb01 f20c 	mul.w	r2, r1, ip
 800035a:	429a      	cmp	r2, r3
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0x62>
 800035e:	18fb      	adds	r3, r7, r3
 8000360:	f101 30ff 	add.w	r0, r1, #4294967295
 8000364:	f080 80ea 	bcs.w	800053c <__udivmoddi4+0x22c>
 8000368:	429a      	cmp	r2, r3
 800036a:	f240 80e7 	bls.w	800053c <__udivmoddi4+0x22c>
 800036e:	3902      	subs	r1, #2
 8000370:	443b      	add	r3, r7
 8000372:	1a9a      	subs	r2, r3, r2
 8000374:	b2a3      	uxth	r3, r4
 8000376:	fbb2 f0fe 	udiv	r0, r2, lr
 800037a:	fb0e 2210 	mls	r2, lr, r0, r2
 800037e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000382:	fb00 fc0c 	mul.w	ip, r0, ip
 8000386:	459c      	cmp	ip, r3
 8000388:	d909      	bls.n	800039e <__udivmoddi4+0x8e>
 800038a:	18fb      	adds	r3, r7, r3
 800038c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000390:	f080 80d6 	bcs.w	8000540 <__udivmoddi4+0x230>
 8000394:	459c      	cmp	ip, r3
 8000396:	f240 80d3 	bls.w	8000540 <__udivmoddi4+0x230>
 800039a:	443b      	add	r3, r7
 800039c:	3802      	subs	r0, #2
 800039e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003a2:	eba3 030c 	sub.w	r3, r3, ip
 80003a6:	2100      	movs	r1, #0
 80003a8:	b11d      	cbz	r5, 80003b2 <__udivmoddi4+0xa2>
 80003aa:	40f3      	lsrs	r3, r6
 80003ac:	2200      	movs	r2, #0
 80003ae:	e9c5 3200 	strd	r3, r2, [r5]
 80003b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d905      	bls.n	80003c6 <__udivmoddi4+0xb6>
 80003ba:	b10d      	cbz	r5, 80003c0 <__udivmoddi4+0xb0>
 80003bc:	e9c5 0100 	strd	r0, r1, [r5]
 80003c0:	2100      	movs	r1, #0
 80003c2:	4608      	mov	r0, r1
 80003c4:	e7f5      	b.n	80003b2 <__udivmoddi4+0xa2>
 80003c6:	fab3 f183 	clz	r1, r3
 80003ca:	2900      	cmp	r1, #0
 80003cc:	d146      	bne.n	800045c <__udivmoddi4+0x14c>
 80003ce:	4573      	cmp	r3, lr
 80003d0:	d302      	bcc.n	80003d8 <__udivmoddi4+0xc8>
 80003d2:	4282      	cmp	r2, r0
 80003d4:	f200 8105 	bhi.w	80005e2 <__udivmoddi4+0x2d2>
 80003d8:	1a84      	subs	r4, r0, r2
 80003da:	eb6e 0203 	sbc.w	r2, lr, r3
 80003de:	2001      	movs	r0, #1
 80003e0:	4690      	mov	r8, r2
 80003e2:	2d00      	cmp	r5, #0
 80003e4:	d0e5      	beq.n	80003b2 <__udivmoddi4+0xa2>
 80003e6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ea:	e7e2      	b.n	80003b2 <__udivmoddi4+0xa2>
 80003ec:	2a00      	cmp	r2, #0
 80003ee:	f000 8090 	beq.w	8000512 <__udivmoddi4+0x202>
 80003f2:	fab2 f682 	clz	r6, r2
 80003f6:	2e00      	cmp	r6, #0
 80003f8:	f040 80a4 	bne.w	8000544 <__udivmoddi4+0x234>
 80003fc:	1a8a      	subs	r2, r1, r2
 80003fe:	0c03      	lsrs	r3, r0, #16
 8000400:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000404:	b280      	uxth	r0, r0
 8000406:	b2bc      	uxth	r4, r7
 8000408:	2101      	movs	r1, #1
 800040a:	fbb2 fcfe 	udiv	ip, r2, lr
 800040e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000412:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000416:	fb04 f20c 	mul.w	r2, r4, ip
 800041a:	429a      	cmp	r2, r3
 800041c:	d907      	bls.n	800042e <__udivmoddi4+0x11e>
 800041e:	18fb      	adds	r3, r7, r3
 8000420:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000424:	d202      	bcs.n	800042c <__udivmoddi4+0x11c>
 8000426:	429a      	cmp	r2, r3
 8000428:	f200 80e0 	bhi.w	80005ec <__udivmoddi4+0x2dc>
 800042c:	46c4      	mov	ip, r8
 800042e:	1a9b      	subs	r3, r3, r2
 8000430:	fbb3 f2fe 	udiv	r2, r3, lr
 8000434:	fb0e 3312 	mls	r3, lr, r2, r3
 8000438:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800043c:	fb02 f404 	mul.w	r4, r2, r4
 8000440:	429c      	cmp	r4, r3
 8000442:	d907      	bls.n	8000454 <__udivmoddi4+0x144>
 8000444:	18fb      	adds	r3, r7, r3
 8000446:	f102 30ff 	add.w	r0, r2, #4294967295
 800044a:	d202      	bcs.n	8000452 <__udivmoddi4+0x142>
 800044c:	429c      	cmp	r4, r3
 800044e:	f200 80ca 	bhi.w	80005e6 <__udivmoddi4+0x2d6>
 8000452:	4602      	mov	r2, r0
 8000454:	1b1b      	subs	r3, r3, r4
 8000456:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800045a:	e7a5      	b.n	80003a8 <__udivmoddi4+0x98>
 800045c:	f1c1 0620 	rsb	r6, r1, #32
 8000460:	408b      	lsls	r3, r1
 8000462:	fa22 f706 	lsr.w	r7, r2, r6
 8000466:	431f      	orrs	r7, r3
 8000468:	fa0e f401 	lsl.w	r4, lr, r1
 800046c:	fa20 f306 	lsr.w	r3, r0, r6
 8000470:	fa2e fe06 	lsr.w	lr, lr, r6
 8000474:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000478:	4323      	orrs	r3, r4
 800047a:	fa00 f801 	lsl.w	r8, r0, r1
 800047e:	fa1f fc87 	uxth.w	ip, r7
 8000482:	fbbe f0f9 	udiv	r0, lr, r9
 8000486:	0c1c      	lsrs	r4, r3, #16
 8000488:	fb09 ee10 	mls	lr, r9, r0, lr
 800048c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000490:	fb00 fe0c 	mul.w	lr, r0, ip
 8000494:	45a6      	cmp	lr, r4
 8000496:	fa02 f201 	lsl.w	r2, r2, r1
 800049a:	d909      	bls.n	80004b0 <__udivmoddi4+0x1a0>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f100 3aff 	add.w	sl, r0, #4294967295
 80004a2:	f080 809c 	bcs.w	80005de <__udivmoddi4+0x2ce>
 80004a6:	45a6      	cmp	lr, r4
 80004a8:	f240 8099 	bls.w	80005de <__udivmoddi4+0x2ce>
 80004ac:	3802      	subs	r0, #2
 80004ae:	443c      	add	r4, r7
 80004b0:	eba4 040e 	sub.w	r4, r4, lr
 80004b4:	fa1f fe83 	uxth.w	lr, r3
 80004b8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004bc:	fb09 4413 	mls	r4, r9, r3, r4
 80004c0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004c4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004c8:	45a4      	cmp	ip, r4
 80004ca:	d908      	bls.n	80004de <__udivmoddi4+0x1ce>
 80004cc:	193c      	adds	r4, r7, r4
 80004ce:	f103 3eff 	add.w	lr, r3, #4294967295
 80004d2:	f080 8082 	bcs.w	80005da <__udivmoddi4+0x2ca>
 80004d6:	45a4      	cmp	ip, r4
 80004d8:	d97f      	bls.n	80005da <__udivmoddi4+0x2ca>
 80004da:	3b02      	subs	r3, #2
 80004dc:	443c      	add	r4, r7
 80004de:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004e2:	eba4 040c 	sub.w	r4, r4, ip
 80004e6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ea:	4564      	cmp	r4, ip
 80004ec:	4673      	mov	r3, lr
 80004ee:	46e1      	mov	r9, ip
 80004f0:	d362      	bcc.n	80005b8 <__udivmoddi4+0x2a8>
 80004f2:	d05f      	beq.n	80005b4 <__udivmoddi4+0x2a4>
 80004f4:	b15d      	cbz	r5, 800050e <__udivmoddi4+0x1fe>
 80004f6:	ebb8 0203 	subs.w	r2, r8, r3
 80004fa:	eb64 0409 	sbc.w	r4, r4, r9
 80004fe:	fa04 f606 	lsl.w	r6, r4, r6
 8000502:	fa22 f301 	lsr.w	r3, r2, r1
 8000506:	431e      	orrs	r6, r3
 8000508:	40cc      	lsrs	r4, r1
 800050a:	e9c5 6400 	strd	r6, r4, [r5]
 800050e:	2100      	movs	r1, #0
 8000510:	e74f      	b.n	80003b2 <__udivmoddi4+0xa2>
 8000512:	fbb1 fcf2 	udiv	ip, r1, r2
 8000516:	0c01      	lsrs	r1, r0, #16
 8000518:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800051c:	b280      	uxth	r0, r0
 800051e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000522:	463b      	mov	r3, r7
 8000524:	4638      	mov	r0, r7
 8000526:	463c      	mov	r4, r7
 8000528:	46b8      	mov	r8, r7
 800052a:	46be      	mov	lr, r7
 800052c:	2620      	movs	r6, #32
 800052e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000532:	eba2 0208 	sub.w	r2, r2, r8
 8000536:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800053a:	e766      	b.n	800040a <__udivmoddi4+0xfa>
 800053c:	4601      	mov	r1, r0
 800053e:	e718      	b.n	8000372 <__udivmoddi4+0x62>
 8000540:	4610      	mov	r0, r2
 8000542:	e72c      	b.n	800039e <__udivmoddi4+0x8e>
 8000544:	f1c6 0220 	rsb	r2, r6, #32
 8000548:	fa2e f302 	lsr.w	r3, lr, r2
 800054c:	40b7      	lsls	r7, r6
 800054e:	40b1      	lsls	r1, r6
 8000550:	fa20 f202 	lsr.w	r2, r0, r2
 8000554:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000558:	430a      	orrs	r2, r1
 800055a:	fbb3 f8fe 	udiv	r8, r3, lr
 800055e:	b2bc      	uxth	r4, r7
 8000560:	fb0e 3318 	mls	r3, lr, r8, r3
 8000564:	0c11      	lsrs	r1, r2, #16
 8000566:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800056a:	fb08 f904 	mul.w	r9, r8, r4
 800056e:	40b0      	lsls	r0, r6
 8000570:	4589      	cmp	r9, r1
 8000572:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000576:	b280      	uxth	r0, r0
 8000578:	d93e      	bls.n	80005f8 <__udivmoddi4+0x2e8>
 800057a:	1879      	adds	r1, r7, r1
 800057c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000580:	d201      	bcs.n	8000586 <__udivmoddi4+0x276>
 8000582:	4589      	cmp	r9, r1
 8000584:	d81f      	bhi.n	80005c6 <__udivmoddi4+0x2b6>
 8000586:	eba1 0109 	sub.w	r1, r1, r9
 800058a:	fbb1 f9fe 	udiv	r9, r1, lr
 800058e:	fb09 f804 	mul.w	r8, r9, r4
 8000592:	fb0e 1119 	mls	r1, lr, r9, r1
 8000596:	b292      	uxth	r2, r2
 8000598:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800059c:	4542      	cmp	r2, r8
 800059e:	d229      	bcs.n	80005f4 <__udivmoddi4+0x2e4>
 80005a0:	18ba      	adds	r2, r7, r2
 80005a2:	f109 31ff 	add.w	r1, r9, #4294967295
 80005a6:	d2c4      	bcs.n	8000532 <__udivmoddi4+0x222>
 80005a8:	4542      	cmp	r2, r8
 80005aa:	d2c2      	bcs.n	8000532 <__udivmoddi4+0x222>
 80005ac:	f1a9 0102 	sub.w	r1, r9, #2
 80005b0:	443a      	add	r2, r7
 80005b2:	e7be      	b.n	8000532 <__udivmoddi4+0x222>
 80005b4:	45f0      	cmp	r8, lr
 80005b6:	d29d      	bcs.n	80004f4 <__udivmoddi4+0x1e4>
 80005b8:	ebbe 0302 	subs.w	r3, lr, r2
 80005bc:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005c0:	3801      	subs	r0, #1
 80005c2:	46e1      	mov	r9, ip
 80005c4:	e796      	b.n	80004f4 <__udivmoddi4+0x1e4>
 80005c6:	eba7 0909 	sub.w	r9, r7, r9
 80005ca:	4449      	add	r1, r9
 80005cc:	f1a8 0c02 	sub.w	ip, r8, #2
 80005d0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d4:	fb09 f804 	mul.w	r8, r9, r4
 80005d8:	e7db      	b.n	8000592 <__udivmoddi4+0x282>
 80005da:	4673      	mov	r3, lr
 80005dc:	e77f      	b.n	80004de <__udivmoddi4+0x1ce>
 80005de:	4650      	mov	r0, sl
 80005e0:	e766      	b.n	80004b0 <__udivmoddi4+0x1a0>
 80005e2:	4608      	mov	r0, r1
 80005e4:	e6fd      	b.n	80003e2 <__udivmoddi4+0xd2>
 80005e6:	443b      	add	r3, r7
 80005e8:	3a02      	subs	r2, #2
 80005ea:	e733      	b.n	8000454 <__udivmoddi4+0x144>
 80005ec:	f1ac 0c02 	sub.w	ip, ip, #2
 80005f0:	443b      	add	r3, r7
 80005f2:	e71c      	b.n	800042e <__udivmoddi4+0x11e>
 80005f4:	4649      	mov	r1, r9
 80005f6:	e79c      	b.n	8000532 <__udivmoddi4+0x222>
 80005f8:	eba1 0109 	sub.w	r1, r1, r9
 80005fc:	46c4      	mov	ip, r8
 80005fe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000602:	fb09 f804 	mul.w	r8, r9, r4
 8000606:	e7c4      	b.n	8000592 <__udivmoddi4+0x282>

08000608 <__aeabi_idiv0>:
 8000608:	4770      	bx	lr
 800060a:	bf00      	nop

0800060c <CommandSender_Send>:
#include <stddef.h>
#include <string.h>
#include <stdio.h>

void CommandSender_Send(const char* command)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	b096      	sub	sp, #88	@ 0x58
 8000610:	af00      	add	r7, sp, #0
 8000612:	6078      	str	r0, [r7, #4]
    if (command != NULL) {
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	2b00      	cmp	r3, #0
 8000618:	d051      	beq.n	80006be <CommandSender_Send+0xb2>
        int len = strlen(command);
 800061a:	6878      	ldr	r0, [r7, #4]
 800061c:	f7ff fe02 	bl	8000224 <strlen>
 8000620:	4603      	mov	r3, r0
 8000622:	653b      	str	r3, [r7, #80]	@ 0x50
        
        // Ï†ÑÏÜ°Ìï† Î™ÖÎ†πÏñ¥Î•º Î™ÖÌôïÌûà Î°úÍπÖ (ÌäπÏàò Î¨∏ÏûêÎèÑ ÌëúÏãú)
        LOG_INFO("üì§ TX: '%s' (%d bytes)", command, len);
 8000624:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000626:	687a      	ldr	r2, [r7, #4]
 8000628:	4929      	ldr	r1, [pc, #164]	@ (80006d0 <CommandSender_Send+0xc4>)
 800062a:	2001      	movs	r0, #1
 800062c:	f005 f860 	bl	80056f0 <LOGGER_SendFormatted>
        
        // Ìó•Ïä§ Îç§ÌîÑÎèÑ ÌëúÏãú (Ï≤òÏùå 20Î∞îÏù¥Ìä∏ÍπåÏßÄ)
        if (len > 0) {
 8000630:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000632:	2b00      	cmp	r3, #0
 8000634:	dd2c      	ble.n	8000690 <CommandSender_Send+0x84>
            char hex_dump[64] = {0};
 8000636:	f107 0308 	add.w	r3, r7, #8
 800063a:	2240      	movs	r2, #64	@ 0x40
 800063c:	2100      	movs	r1, #0
 800063e:	4618      	mov	r0, r3
 8000640:	f017 fb08 	bl	8017c54 <memset>
            int dump_len = (len > 20) ? 20 : len;
 8000644:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000646:	2b14      	cmp	r3, #20
 8000648:	bfa8      	it	ge
 800064a:	2314      	movge	r3, #20
 800064c:	64fb      	str	r3, [r7, #76]	@ 0x4c
            for (int i = 0; i < dump_len; i++) {
 800064e:	2300      	movs	r3, #0
 8000650:	657b      	str	r3, [r7, #84]	@ 0x54
 8000652:	e012      	b.n	800067a <CommandSender_Send+0x6e>
                snprintf(hex_dump + i*3, 4, "%02X ", (unsigned char)command[i]);
 8000654:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8000656:	4613      	mov	r3, r2
 8000658:	005b      	lsls	r3, r3, #1
 800065a:	4413      	add	r3, r2
 800065c:	461a      	mov	r2, r3
 800065e:	f107 0308 	add.w	r3, r7, #8
 8000662:	1898      	adds	r0, r3, r2
 8000664:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000666:	687a      	ldr	r2, [r7, #4]
 8000668:	4413      	add	r3, r2
 800066a:	781b      	ldrb	r3, [r3, #0]
 800066c:	4a19      	ldr	r2, [pc, #100]	@ (80006d4 <CommandSender_Send+0xc8>)
 800066e:	2104      	movs	r1, #4
 8000670:	f017 f9ea 	bl	8017a48 <sniprintf>
            for (int i = 0; i < dump_len; i++) {
 8000674:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000676:	3301      	adds	r3, #1
 8000678:	657b      	str	r3, [r7, #84]	@ 0x54
 800067a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800067c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800067e:	429a      	cmp	r2, r3
 8000680:	dbe8      	blt.n	8000654 <CommandSender_Send+0x48>
            }
            LOG_DEBUG("[CommandSender] Hex: %s", hex_dump);
 8000682:	f107 0308 	add.w	r3, r7, #8
 8000686:	461a      	mov	r2, r3
 8000688:	4913      	ldr	r1, [pc, #76]	@ (80006d8 <CommandSender_Send+0xcc>)
 800068a:	2000      	movs	r0, #0
 800068c:	f005 f830 	bl	80056f0 <LOGGER_SendFormatted>
        }
        
        UartStatus status = UART_Send(command);
 8000690:	6878      	ldr	r0, [r7, #4]
 8000692:	f005 fa25 	bl	8005ae0 <UART_Send>
 8000696:	4603      	mov	r3, r0
 8000698:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
        
        if (status == UART_STATUS_OK) {
 800069c:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 80006a0:	2b00      	cmp	r3, #0
 80006a2:	d104      	bne.n	80006ae <CommandSender_Send+0xa2>
            LOG_DEBUG("[CommandSender] ‚úì Command sent successfully");
 80006a4:	490d      	ldr	r1, [pc, #52]	@ (80006dc <CommandSender_Send+0xd0>)
 80006a6:	2000      	movs	r0, #0
 80006a8:	f005 f822 	bl	80056f0 <LOGGER_SendFormatted>
            LOG_ERROR("[CommandSender] ‚úó Failed to send command (status: %d)", status);
        }
    } else {
        LOG_WARN("[CommandSender] Attempted to send NULL command");
    }
}
 80006ac:	e00b      	b.n	80006c6 <CommandSender_Send+0xba>
            LOG_ERROR("[CommandSender] ‚úó Failed to send command (status: %d)", status);
 80006ae:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 80006b2:	461a      	mov	r2, r3
 80006b4:	490a      	ldr	r1, [pc, #40]	@ (80006e0 <CommandSender_Send+0xd4>)
 80006b6:	2003      	movs	r0, #3
 80006b8:	f005 f81a 	bl	80056f0 <LOGGER_SendFormatted>
}
 80006bc:	e003      	b.n	80006c6 <CommandSender_Send+0xba>
        LOG_WARN("[CommandSender] Attempted to send NULL command");
 80006be:	4909      	ldr	r1, [pc, #36]	@ (80006e4 <CommandSender_Send+0xd8>)
 80006c0:	2002      	movs	r0, #2
 80006c2:	f005 f815 	bl	80056f0 <LOGGER_SendFormatted>
}
 80006c6:	bf00      	nop
 80006c8:	3758      	adds	r7, #88	@ 0x58
 80006ca:	46bd      	mov	sp, r7
 80006cc:	bd80      	pop	{r7, pc}
 80006ce:	bf00      	nop
 80006d0:	08019410 	.word	0x08019410
 80006d4:	0801942c 	.word	0x0801942c
 80006d8:	08019434 	.word	0x08019434
 80006dc:	0801944c 	.word	0x0801944c
 80006e0:	0801947c 	.word	0x0801947c
 80006e4:	080194b4 	.word	0x080194b4

080006e8 <get_state_name>:
};

const int LORA_DEFAULT_INIT_COMMANDS_COUNT = sizeof(LORA_DEFAULT_INIT_COMMANDS) / sizeof(LORA_DEFAULT_INIT_COMMANDS[0]);

// ÏÉÅÌÉú Ïù¥Î¶ÑÏùÑ Î¨∏ÏûêÏó¥Î°ú Î≥ÄÌôòÌïòÎäî Ìó¨Ìçº Ìï®Ïàò
static const char* get_state_name(LoraState state) {
 80006e8:	b480      	push	{r7}
 80006ea:	b083      	sub	sp, #12
 80006ec:	af00      	add	r7, sp, #0
 80006ee:	4603      	mov	r3, r0
 80006f0:	71fb      	strb	r3, [r7, #7]
    switch(state) {
 80006f2:	79fb      	ldrb	r3, [r7, #7]
 80006f4:	2b0f      	cmp	r3, #15
 80006f6:	d843      	bhi.n	8000780 <get_state_name+0x98>
 80006f8:	a201      	add	r2, pc, #4	@ (adr r2, 8000700 <get_state_name+0x18>)
 80006fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80006fe:	bf00      	nop
 8000700:	08000741 	.word	0x08000741
 8000704:	08000745 	.word	0x08000745
 8000708:	08000749 	.word	0x08000749
 800070c:	0800074d 	.word	0x0800074d
 8000710:	08000751 	.word	0x08000751
 8000714:	08000755 	.word	0x08000755
 8000718:	08000759 	.word	0x08000759
 800071c:	0800075d 	.word	0x0800075d
 8000720:	08000761 	.word	0x08000761
 8000724:	08000765 	.word	0x08000765
 8000728:	08000769 	.word	0x08000769
 800072c:	0800076d 	.word	0x0800076d
 8000730:	08000771 	.word	0x08000771
 8000734:	08000775 	.word	0x08000775
 8000738:	08000779 	.word	0x08000779
 800073c:	0800077d 	.word	0x0800077d
        case LORA_STATE_INIT: return "INIT";
 8000740:	4b13      	ldr	r3, [pc, #76]	@ (8000790 <get_state_name+0xa8>)
 8000742:	e01e      	b.n	8000782 <get_state_name+0x9a>
        case LORA_STATE_SEND_CMD: return "SEND_CMD";
 8000744:	4b13      	ldr	r3, [pc, #76]	@ (8000794 <get_state_name+0xac>)
 8000746:	e01c      	b.n	8000782 <get_state_name+0x9a>
        case LORA_STATE_WAIT_OK: return "WAIT_OK";
 8000748:	4b13      	ldr	r3, [pc, #76]	@ (8000798 <get_state_name+0xb0>)
 800074a:	e01a      	b.n	8000782 <get_state_name+0x9a>
        case LORA_STATE_SEND_JOIN: return "SEND_JOIN";
 800074c:	4b13      	ldr	r3, [pc, #76]	@ (800079c <get_state_name+0xb4>)
 800074e:	e018      	b.n	8000782 <get_state_name+0x9a>
        case LORA_STATE_WAIT_JOIN_OK: return "WAIT_JOIN_OK";
 8000750:	4b13      	ldr	r3, [pc, #76]	@ (80007a0 <get_state_name+0xb8>)
 8000752:	e016      	b.n	8000782 <get_state_name+0x9a>
        case LORA_STATE_SEND_TIMEREQ: return "SEND_TIMEREQ";
 8000754:	4b13      	ldr	r3, [pc, #76]	@ (80007a4 <get_state_name+0xbc>)
 8000756:	e014      	b.n	8000782 <get_state_name+0x9a>
        case LORA_STATE_WAIT_TIMEREQ_OK: return "WAIT_TIMEREQ_OK";
 8000758:	4b13      	ldr	r3, [pc, #76]	@ (80007a8 <get_state_name+0xc0>)
 800075a:	e012      	b.n	8000782 <get_state_name+0x9a>
        case LORA_STATE_WAIT_TIME_SYNC: return "WAIT_TIME_SYNC";
 800075c:	4b13      	ldr	r3, [pc, #76]	@ (80007ac <get_state_name+0xc4>)
 800075e:	e010      	b.n	8000782 <get_state_name+0x9a>
        case LORA_STATE_SEND_LTIME: return "SEND_LTIME";
 8000760:	4b13      	ldr	r3, [pc, #76]	@ (80007b0 <get_state_name+0xc8>)
 8000762:	e00e      	b.n	8000782 <get_state_name+0x9a>
        case LORA_STATE_WAIT_LTIME_RESPONSE: return "WAIT_LTIME_RESPONSE";
 8000764:	4b13      	ldr	r3, [pc, #76]	@ (80007b4 <get_state_name+0xcc>)
 8000766:	e00c      	b.n	8000782 <get_state_name+0x9a>
        case LORA_STATE_SEND_PERIODIC: return "SEND_PERIODIC";
 8000768:	4b13      	ldr	r3, [pc, #76]	@ (80007b8 <get_state_name+0xd0>)
 800076a:	e00a      	b.n	8000782 <get_state_name+0x9a>
        case LORA_STATE_WAIT_SEND_RESPONSE: return "WAIT_SEND_RESPONSE";
 800076c:	4b13      	ldr	r3, [pc, #76]	@ (80007bc <get_state_name+0xd4>)
 800076e:	e008      	b.n	8000782 <get_state_name+0x9a>
        case LORA_STATE_WAIT_SEND_INTERVAL: return "WAIT_SEND_INTERVAL";
 8000770:	4b13      	ldr	r3, [pc, #76]	@ (80007c0 <get_state_name+0xd8>)
 8000772:	e006      	b.n	8000782 <get_state_name+0x9a>
        case LORA_STATE_JOIN_RETRY: return "JOIN_RETRY";
 8000774:	4b13      	ldr	r3, [pc, #76]	@ (80007c4 <get_state_name+0xdc>)
 8000776:	e004      	b.n	8000782 <get_state_name+0x9a>
        case LORA_STATE_DONE: return "DONE";
 8000778:	4b13      	ldr	r3, [pc, #76]	@ (80007c8 <get_state_name+0xe0>)
 800077a:	e002      	b.n	8000782 <get_state_name+0x9a>
        case LORA_STATE_ERROR: return "ERROR";
 800077c:	4b13      	ldr	r3, [pc, #76]	@ (80007cc <get_state_name+0xe4>)
 800077e:	e000      	b.n	8000782 <get_state_name+0x9a>
        default: return "UNKNOWN";
 8000780:	4b13      	ldr	r3, [pc, #76]	@ (80007d0 <get_state_name+0xe8>)
    }
}
 8000782:	4618      	mov	r0, r3
 8000784:	370c      	adds	r7, #12
 8000786:	46bd      	mov	sp, r7
 8000788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800078c:	4770      	bx	lr
 800078e:	bf00      	nop
 8000790:	08019520 	.word	0x08019520
 8000794:	08019528 	.word	0x08019528
 8000798:	08019534 	.word	0x08019534
 800079c:	0801953c 	.word	0x0801953c
 80007a0:	08019548 	.word	0x08019548
 80007a4:	08019558 	.word	0x08019558
 80007a8:	08019568 	.word	0x08019568
 80007ac:	08019578 	.word	0x08019578
 80007b0:	08019588 	.word	0x08019588
 80007b4:	08019594 	.word	0x08019594
 80007b8:	080195a8 	.word	0x080195a8
 80007bc:	080195b8 	.word	0x080195b8
 80007c0:	080195cc 	.word	0x080195cc
 80007c4:	080195e0 	.word	0x080195e0
 80007c8:	080195ec 	.word	0x080195ec
 80007cc:	080195f4 	.word	0x080195f4
 80007d0:	080195fc 	.word	0x080195fc

080007d4 <LoraStarter_InitWithDefaults>:
    UART_Connect(port);
    LOG_INFO("[LoRa] UART connected to %s", port);
}

void LoraStarter_InitWithDefaults(LoraStarterContext* ctx, const char* send_message)
{
 80007d4:	b580      	push	{r7, lr}
 80007d6:	b082      	sub	sp, #8
 80007d8:	af00      	add	r7, sp, #0
 80007da:	6078      	str	r0, [r7, #4]
 80007dc:	6039      	str	r1, [r7, #0]
    if (ctx == NULL) return;
 80007de:	687b      	ldr	r3, [r7, #4]
 80007e0:	2b00      	cmp	r3, #0
 80007e2:	d032      	beq.n	800084a <LoraStarter_InitWithDefaults+0x76>
    
    ctx->state = LORA_STATE_INIT;
 80007e4:	687b      	ldr	r3, [r7, #4]
 80007e6:	2200      	movs	r2, #0
 80007e8:	701a      	strb	r2, [r3, #0]
    ctx->cmd_index = 0;
 80007ea:	687b      	ldr	r3, [r7, #4]
 80007ec:	2200      	movs	r2, #0
 80007ee:	605a      	str	r2, [r3, #4]
    ctx->commands = LORA_DEFAULT_INIT_COMMANDS;
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	4a18      	ldr	r2, [pc, #96]	@ (8000854 <LoraStarter_InitWithDefaults+0x80>)
 80007f4:	609a      	str	r2, [r3, #8]
    ctx->num_commands = LORA_DEFAULT_INIT_COMMANDS_COUNT;
 80007f6:	2205      	movs	r2, #5
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	60da      	str	r2, [r3, #12]
    ctx->send_message = (send_message != NULL) ? send_message : "TEST";
 80007fc:	683b      	ldr	r3, [r7, #0]
 80007fe:	2b00      	cmp	r3, #0
 8000800:	d001      	beq.n	8000806 <LoraStarter_InitWithDefaults+0x32>
 8000802:	683b      	ldr	r3, [r7, #0]
 8000804:	e000      	b.n	8000808 <LoraStarter_InitWithDefaults+0x34>
 8000806:	4b14      	ldr	r3, [pc, #80]	@ (8000858 <LoraStarter_InitWithDefaults+0x84>)
 8000808:	687a      	ldr	r2, [r7, #4]
 800080a:	61d3      	str	r3, [r2, #28]
    ctx->max_retry_count = 3;
 800080c:	687b      	ldr	r3, [r7, #4]
 800080e:	2203      	movs	r2, #3
 8000810:	625a      	str	r2, [r3, #36]	@ 0x24
    ctx->send_interval_ms = 300000;  // 5Î∂Ñ Í∞ÑÍ≤©
 8000812:	687b      	ldr	r3, [r7, #4]
 8000814:	4a11      	ldr	r2, [pc, #68]	@ (800085c <LoraStarter_InitWithDefaults+0x88>)
 8000816:	615a      	str	r2, [r3, #20]
    ctx->last_send_time = 0;
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	2200      	movs	r2, #0
 800081c:	611a      	str	r2, [r3, #16]
    ctx->send_count = 0;
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	2200      	movs	r2, #0
 8000822:	619a      	str	r2, [r3, #24]
    ctx->error_count = 0;
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	2200      	movs	r2, #0
 8000828:	621a      	str	r2, [r3, #32]
    ctx->last_retry_time = 0;
 800082a:	687b      	ldr	r3, [r7, #4]
 800082c:	2200      	movs	r2, #0
 800082e:	629a      	str	r2, [r3, #40]	@ 0x28
    ctx->retry_delay_ms = 1000;  // 1Ï¥à Ï¥àÍ∏∞ ÏßÄÏó∞
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000836:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    LOG_INFO("[LoRa] Initialized with defaults - Commands: %d, Message: %s", 
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	68da      	ldr	r2, [r3, #12]
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	69db      	ldr	r3, [r3, #28]
 8000840:	4907      	ldr	r1, [pc, #28]	@ (8000860 <LoraStarter_InitWithDefaults+0x8c>)
 8000842:	2001      	movs	r0, #1
 8000844:	f004 ff54 	bl	80056f0 <LOGGER_SendFormatted>
 8000848:	e000      	b.n	800084c <LoraStarter_InitWithDefaults+0x78>
    if (ctx == NULL) return;
 800084a:	bf00      	nop
             ctx->num_commands, ctx->send_message);
}
 800084c:	3708      	adds	r7, #8
 800084e:	46bd      	mov	sp, r7
 8000850:	bd80      	pop	{r7, pc}
 8000852:	bf00      	nop
 8000854:	20000000 	.word	0x20000000
 8000858:	08019620 	.word	0x08019620
 800085c:	000493e0 	.word	0x000493e0
 8000860:	08019628 	.word	0x08019628

08000864 <LoraStarter_Process>:

void LoraStarter_Process(LoraStarterContext* ctx, const char* uart_rx)
{
 8000864:	b590      	push	{r4, r7, lr}
 8000866:	b0c1      	sub	sp, #260	@ 0x104
 8000868:	af02      	add	r7, sp, #8
 800086a:	6078      	str	r0, [r7, #4]
 800086c:	6039      	str	r1, [r7, #0]
    if (ctx == NULL) return;
 800086e:	687b      	ldr	r3, [r7, #4]
 8000870:	2b00      	cmp	r3, #0
 8000872:	f000 835e 	beq.w	8000f32 <LoraStarter_Process+0x6ce>

    LoraState old_state = ctx->state;
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	781b      	ldrb	r3, [r3, #0]
 800087a:	f887 30f3 	strb.w	r3, [r7, #243]	@ 0xf3

    switch(ctx->state) {
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	781b      	ldrb	r3, [r3, #0]
 8000882:	2b0d      	cmp	r3, #13
 8000884:	f200 8308 	bhi.w	8000e98 <LoraStarter_Process+0x634>
 8000888:	a201      	add	r2, pc, #4	@ (adr r2, 8000890 <LoraStarter_Process+0x2c>)
 800088a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800088e:	bf00      	nop
 8000890:	080008c9 	.word	0x080008c9
 8000894:	08000917 	.word	0x08000917
 8000898:	0800096d 	.word	0x0800096d
 800089c:	08000a27 	.word	0x08000a27
 80008a0:	08000a3d 	.word	0x08000a3d
 80008a4:	08000a85 	.word	0x08000a85
 80008a8:	08000a9b 	.word	0x08000a9b
 80008ac:	08000acb 	.word	0x08000acb
 80008b0:	08000b1f 	.word	0x08000b1f
 80008b4:	08000b35 	.word	0x08000b35
 80008b8:	08000c07 	.word	0x08000c07
 80008bc:	08000cc5 	.word	0x08000cc5
 80008c0:	08000dbf 	.word	0x08000dbf
 80008c4:	08000e25 	.word	0x08000e25
        case LORA_STATE_INIT:
            ctx->cmd_index = 0;
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	2200      	movs	r2, #0
 80008cc:	605a      	str	r2, [r3, #4]
            ctx->error_count = 0;
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	2200      	movs	r2, #0
 80008d2:	621a      	str	r2, [r3, #32]
            ctx->state = LORA_STATE_SEND_CMD;
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	2201      	movs	r2, #1
 80008d8:	701a      	strb	r2, [r3, #0]
            // Í∏∞Î≥∏Í∞í ÏÑ§Ï†ï
            if (ctx->max_retry_count == 0) ctx->max_retry_count = 0; // 0Ïù¥Î©¥ Î¨¥Ï†úÌïú
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80008de:	2b00      	cmp	r3, #0
 80008e0:	d102      	bne.n	80008e8 <LoraStarter_Process+0x84>
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	2200      	movs	r2, #0
 80008e6:	625a      	str	r2, [r3, #36]	@ 0x24
            if (ctx->send_message == NULL) ctx->send_message = "Hello";
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	69db      	ldr	r3, [r3, #28]
 80008ec:	2b00      	cmp	r3, #0
 80008ee:	d102      	bne.n	80008f6 <LoraStarter_Process+0x92>
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	4aa9      	ldr	r2, [pc, #676]	@ (8000b98 <LoraStarter_Process+0x334>)
 80008f4:	61da      	str	r2, [r3, #28]
            ctx->last_retry_time = 0;
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	2200      	movs	r2, #0
 80008fa:	629a      	str	r2, [r3, #40]	@ 0x28
            ctx->retry_delay_ms = 1000; // Ï¥àÍ∏∞ Ïû¨ÏãúÎèÑ ÏßÄÏó∞: 1Ï¥à
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000902:	62da      	str	r2, [r3, #44]	@ 0x2c
            LOG_INFO("[LoRa] Initialized with message: %s, max_retries: %d", 
 8000904:	687b      	ldr	r3, [r7, #4]
 8000906:	69da      	ldr	r2, [r3, #28]
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800090c:	49a3      	ldr	r1, [pc, #652]	@ (8000b9c <LoraStarter_Process+0x338>)
 800090e:	2001      	movs	r0, #1
 8000910:	f004 feee 	bl	80056f0 <LOGGER_SendFormatted>
                    ctx->send_message, ctx->max_retry_count);
            break;
 8000914:	e2f5      	b.n	8000f02 <LoraStarter_Process+0x69e>
        case LORA_STATE_SEND_CMD:
            if (ctx->cmd_index < ctx->num_commands) {
 8000916:	687b      	ldr	r3, [r7, #4]
 8000918:	685a      	ldr	r2, [r3, #4]
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	68db      	ldr	r3, [r3, #12]
 800091e:	429a      	cmp	r2, r3
 8000920:	da20      	bge.n	8000964 <LoraStarter_Process+0x100>
                LOG_DEBUG("[LoRa] Sending command %d/%d: %s", 
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	685b      	ldr	r3, [r3, #4]
 8000926:	1c59      	adds	r1, r3, #1
 8000928:	687b      	ldr	r3, [r7, #4]
 800092a:	68d8      	ldr	r0, [r3, #12]
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	689a      	ldr	r2, [r3, #8]
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	685b      	ldr	r3, [r3, #4]
 8000934:	009b      	lsls	r3, r3, #2
 8000936:	4413      	add	r3, r2
 8000938:	681b      	ldr	r3, [r3, #0]
 800093a:	9300      	str	r3, [sp, #0]
 800093c:	4603      	mov	r3, r0
 800093e:	460a      	mov	r2, r1
 8000940:	4997      	ldr	r1, [pc, #604]	@ (8000ba0 <LoraStarter_Process+0x33c>)
 8000942:	2000      	movs	r0, #0
 8000944:	f004 fed4 	bl	80056f0 <LOGGER_SendFormatted>
                         ctx->cmd_index + 1, ctx->num_commands, ctx->commands[ctx->cmd_index]);
                CommandSender_Send(ctx->commands[ctx->cmd_index]);
 8000948:	687b      	ldr	r3, [r7, #4]
 800094a:	689a      	ldr	r2, [r3, #8]
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	685b      	ldr	r3, [r3, #4]
 8000950:	009b      	lsls	r3, r3, #2
 8000952:	4413      	add	r3, r2
 8000954:	681b      	ldr	r3, [r3, #0]
 8000956:	4618      	mov	r0, r3
 8000958:	f7ff fe58 	bl	800060c <CommandSender_Send>
                ctx->state = LORA_STATE_WAIT_OK;
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	2202      	movs	r2, #2
 8000960:	701a      	strb	r2, [r3, #0]
            } else {
                ctx->state = LORA_STATE_SEND_JOIN;
            }
            break;
 8000962:	e2ce      	b.n	8000f02 <LoraStarter_Process+0x69e>
                ctx->state = LORA_STATE_SEND_JOIN;
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	2203      	movs	r2, #3
 8000968:	701a      	strb	r2, [r3, #0]
            break;
 800096a:	e2ca      	b.n	8000f02 <LoraStarter_Process+0x69e>
        case LORA_STATE_WAIT_OK:
            if (uart_rx) {
 800096c:	683b      	ldr	r3, [r7, #0]
 800096e:	2b00      	cmp	r3, #0
 8000970:	f000 8294 	beq.w	8000e9c <LoraStarter_Process+0x638>
                if (is_response_ok(uart_rx)) {
 8000974:	6838      	ldr	r0, [r7, #0]
 8000976:	f000 fae3 	bl	8000f40 <is_response_ok>
 800097a:	4603      	mov	r3, r0
 800097c:	2b00      	cmp	r3, #0
 800097e:	d010      	beq.n	80009a2 <LoraStarter_Process+0x13e>
                    LOG_DEBUG("[LoRa] Command %d OK received", ctx->cmd_index + 1);
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	685b      	ldr	r3, [r3, #4]
 8000984:	3301      	adds	r3, #1
 8000986:	461a      	mov	r2, r3
 8000988:	4986      	ldr	r1, [pc, #536]	@ (8000ba4 <LoraStarter_Process+0x340>)
 800098a:	2000      	movs	r0, #0
 800098c:	f004 feb0 	bl	80056f0 <LOGGER_SendFormatted>
                    ctx->cmd_index++;
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	685b      	ldr	r3, [r3, #4]
 8000994:	1c5a      	adds	r2, r3, #1
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	605a      	str	r2, [r3, #4]
                    ctx->state = LORA_STATE_SEND_CMD;
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	2201      	movs	r2, #1
 800099e:	701a      	strb	r2, [r3, #0]
                        ctx->error_count = 0; // ÏóêÎü¨ Ïπ¥Ïö¥ÌÑ∞ Î¶¨ÏÖã
                        ctx->state = LORA_STATE_SEND_CMD;
                    }
                }
            }
            break;
 80009a0:	e27c      	b.n	8000e9c <LoraStarter_Process+0x638>
                } else if (strstr(uart_rx, "ERROR") || strstr(uart_rx, "AT_COMMAND_NOT_FOUND")) {
 80009a2:	4981      	ldr	r1, [pc, #516]	@ (8000ba8 <LoraStarter_Process+0x344>)
 80009a4:	6838      	ldr	r0, [r7, #0]
 80009a6:	f017 f97d 	bl	8017ca4 <strstr>
 80009aa:	4603      	mov	r3, r0
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	d107      	bne.n	80009c0 <LoraStarter_Process+0x15c>
 80009b0:	497e      	ldr	r1, [pc, #504]	@ (8000bac <LoraStarter_Process+0x348>)
 80009b2:	6838      	ldr	r0, [r7, #0]
 80009b4:	f017 f976 	bl	8017ca4 <strstr>
 80009b8:	4603      	mov	r3, r0
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	f000 826e 	beq.w	8000e9c <LoraStarter_Process+0x638>
                    LOG_WARN("[LoRa] Command %d failed: %s", ctx->cmd_index + 1, uart_rx);
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	685b      	ldr	r3, [r3, #4]
 80009c4:	1c5a      	adds	r2, r3, #1
 80009c6:	683b      	ldr	r3, [r7, #0]
 80009c8:	4979      	ldr	r1, [pc, #484]	@ (8000bb0 <LoraStarter_Process+0x34c>)
 80009ca:	2002      	movs	r0, #2
 80009cc:	f004 fe90 	bl	80056f0 <LOGGER_SendFormatted>
                    ctx->error_count++;
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	6a1b      	ldr	r3, [r3, #32]
 80009d4:	1c5a      	adds	r2, r3, #1
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	621a      	str	r2, [r3, #32]
                    if (ctx->error_count < 3) {
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	6a1b      	ldr	r3, [r3, #32]
 80009de:	2b02      	cmp	r3, #2
 80009e0:	dc0d      	bgt.n	80009fe <LoraStarter_Process+0x19a>
                        LOG_INFO("[LoRa] Retrying command %d (attempt %d/3)", ctx->cmd_index + 1, ctx->error_count + 1);
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	685b      	ldr	r3, [r3, #4]
 80009e6:	1c5a      	adds	r2, r3, #1
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	6a1b      	ldr	r3, [r3, #32]
 80009ec:	3301      	adds	r3, #1
 80009ee:	4971      	ldr	r1, [pc, #452]	@ (8000bb4 <LoraStarter_Process+0x350>)
 80009f0:	2001      	movs	r0, #1
 80009f2:	f004 fe7d 	bl	80056f0 <LOGGER_SendFormatted>
                        ctx->state = LORA_STATE_SEND_CMD; // Í∞ôÏùÄ Î™ÖÎ†π Ïû¨ÏãúÎèÑ
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	2201      	movs	r2, #1
 80009fa:	701a      	strb	r2, [r3, #0]
            break;
 80009fc:	e24e      	b.n	8000e9c <LoraStarter_Process+0x638>
                        LOG_WARN("[LoRa] Command %d failed after 3 attempts, skipping to next", ctx->cmd_index + 1);
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	685b      	ldr	r3, [r3, #4]
 8000a02:	3301      	adds	r3, #1
 8000a04:	461a      	mov	r2, r3
 8000a06:	496c      	ldr	r1, [pc, #432]	@ (8000bb8 <LoraStarter_Process+0x354>)
 8000a08:	2002      	movs	r0, #2
 8000a0a:	f004 fe71 	bl	80056f0 <LOGGER_SendFormatted>
                        ctx->cmd_index++; // Îã§Ïùå Î™ÖÎ†πÏúºÎ°ú Í±¥ÎÑàÎõ∞Í∏∞
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	685b      	ldr	r3, [r3, #4]
 8000a12:	1c5a      	adds	r2, r3, #1
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	605a      	str	r2, [r3, #4]
                        ctx->error_count = 0; // ÏóêÎü¨ Ïπ¥Ïö¥ÌÑ∞ Î¶¨ÏÖã
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	621a      	str	r2, [r3, #32]
                        ctx->state = LORA_STATE_SEND_CMD;
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	2201      	movs	r2, #1
 8000a22:	701a      	strb	r2, [r3, #0]
            break;
 8000a24:	e23a      	b.n	8000e9c <LoraStarter_Process+0x638>
        case LORA_STATE_SEND_JOIN:
            LORA_LOG_JOIN_ATTEMPT();
 8000a26:	4965      	ldr	r1, [pc, #404]	@ (8000bbc <LoraStarter_Process+0x358>)
 8000a28:	2002      	movs	r0, #2
 8000a2a:	f004 fe61 	bl	80056f0 <LOGGER_SendFormatted>
            CommandSender_Send("AT+JOIN\r\n");
 8000a2e:	4864      	ldr	r0, [pc, #400]	@ (8000bc0 <LoraStarter_Process+0x35c>)
 8000a30:	f7ff fdec 	bl	800060c <CommandSender_Send>
            ctx->state = LORA_STATE_WAIT_JOIN_OK;
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	2204      	movs	r2, #4
 8000a38:	701a      	strb	r2, [r3, #0]
            break;
 8000a3a:	e262      	b.n	8000f02 <LoraStarter_Process+0x69e>
        case LORA_STATE_WAIT_JOIN_OK:
            if (uart_rx && is_join_response_ok(uart_rx)) {
 8000a3c:	683b      	ldr	r3, [r7, #0]
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	f000 822e 	beq.w	8000ea0 <LoraStarter_Process+0x63c>
 8000a44:	6838      	ldr	r0, [r7, #0]
 8000a46:	f000 fae3 	bl	8001010 <is_join_response_ok>
 8000a4a:	4603      	mov	r3, r0
 8000a4c:	2b00      	cmp	r3, #0
 8000a4e:	f000 8227 	beq.w	8000ea0 <LoraStarter_Process+0x63c>
                LORA_LOG_JOIN_SUCCESS();
 8000a52:	495c      	ldr	r1, [pc, #368]	@ (8000bc4 <LoraStarter_Process+0x360>)
 8000a54:	2002      	movs	r0, #2
 8000a56:	f004 fe4b 	bl	80056f0 <LOGGER_SendFormatted>
                ctx->state = LORA_STATE_SEND_TIMEREQ; // JOIN ÌõÑ ÏãúÍ∞Ñ ÎèôÍ∏∞Ìôî ÌôúÏÑ±ÌôîÎ°ú Ï†ÑÌôò
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	2205      	movs	r2, #5
 8000a5e:	701a      	strb	r2, [r3, #0]
                ctx->send_count = 0;
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	2200      	movs	r2, #0
 8000a64:	619a      	str	r2, [r3, #24]
                ctx->error_count = 0; // JOIN ÏÑ±Í≥µ Ïãú ÏóêÎü¨ Ïπ¥Ïö¥ÌÑ∞ Î¶¨ÏÖã
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	2200      	movs	r2, #0
 8000a6a:	621a      	str	r2, [r3, #32]
                ctx->retry_delay_ms = 1000; // Ïû¨ÏãúÎèÑ ÏßÄÏó∞ ÏãúÍ∞Ñ Î¶¨ÏÖã
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000a72:	62da      	str	r2, [r3, #44]	@ 0x2c
                ctx->last_retry_time = 0; // Ïû¨ÏãúÎèÑ ÏãúÍ∞Ñ Î¶¨ÏÖã
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	2200      	movs	r2, #0
 8000a78:	629a      	str	r2, [r3, #40]	@ 0x28
                LOG_INFO("[LoRa] JOIN successful, requesting time synchronization...");
 8000a7a:	4953      	ldr	r1, [pc, #332]	@ (8000bc8 <LoraStarter_Process+0x364>)
 8000a7c:	2001      	movs	r0, #1
 8000a7e:	f004 fe37 	bl	80056f0 <LOGGER_SendFormatted>
            }
            break;
 8000a82:	e20d      	b.n	8000ea0 <LoraStarter_Process+0x63c>
        case LORA_STATE_SEND_TIMEREQ:
            LOG_INFO("[LoRa] Sending time synchronization request...");
 8000a84:	4951      	ldr	r1, [pc, #324]	@ (8000bcc <LoraStarter_Process+0x368>)
 8000a86:	2001      	movs	r0, #1
 8000a88:	f004 fe32 	bl	80056f0 <LOGGER_SendFormatted>
            CommandSender_Send("AT+TIMEREQ=1\r\n");
 8000a8c:	4850      	ldr	r0, [pc, #320]	@ (8000bd0 <LoraStarter_Process+0x36c>)
 8000a8e:	f7ff fdbd 	bl	800060c <CommandSender_Send>
            ctx->state = LORA_STATE_WAIT_TIMEREQ_OK;
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	2206      	movs	r2, #6
 8000a96:	701a      	strb	r2, [r3, #0]
            break;
 8000a98:	e233      	b.n	8000f02 <LoraStarter_Process+0x69e>
        case LORA_STATE_WAIT_TIMEREQ_OK:
            if (uart_rx && is_response_ok(uart_rx)) {
 8000a9a:	683b      	ldr	r3, [r7, #0]
 8000a9c:	2b00      	cmp	r3, #0
 8000a9e:	f000 8201 	beq.w	8000ea4 <LoraStarter_Process+0x640>
 8000aa2:	6838      	ldr	r0, [r7, #0]
 8000aa4:	f000 fa4c 	bl	8000f40 <is_response_ok>
 8000aa8:	4603      	mov	r3, r0
 8000aaa:	2b00      	cmp	r3, #0
 8000aac:	f000 81fa 	beq.w	8000ea4 <LoraStarter_Process+0x640>
                LOG_WARN("[LoRa] ‚úÖ Time synchronization enabled");
 8000ab0:	4948      	ldr	r1, [pc, #288]	@ (8000bd4 <LoraStarter_Process+0x370>)
 8000ab2:	2002      	movs	r0, #2
 8000ab4:	f004 fe1c 	bl	80056f0 <LOGGER_SendFormatted>
                ctx->state = LORA_STATE_WAIT_TIME_SYNC;
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	2207      	movs	r2, #7
 8000abc:	701a      	strb	r2, [r3, #0]
                ctx->last_retry_time = TIME_GetCurrentMs(); // 5Ï¥à ÏßÄÏó∞ ÏãúÏûë ÏãúÏ†ê Í∏∞Î°ù
 8000abe:	f004 fd7d 	bl	80055bc <TIME_GetCurrentMs>
 8000ac2:	4602      	mov	r2, r0
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	629a      	str	r2, [r3, #40]	@ 0x28
            }
            break;
 8000ac8:	e1ec      	b.n	8000ea4 <LoraStarter_Process+0x640>
        case LORA_STATE_WAIT_TIME_SYNC:
            {
                uint32_t current_time = TIME_GetCurrentMs();
 8000aca:	f004 fd77 	bl	80055bc <TIME_GetCurrentMs>
 8000ace:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
                const uint32_t TIME_SYNC_DELAY_MS = 5000; // 5Ï¥à ÎåÄÍ∏∞
 8000ad2:	f241 3388 	movw	r3, #5000	@ 0x1388
 8000ad6:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
                
                if (ctx->last_retry_time == 0) {
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000ade:	2b00      	cmp	r3, #0
 8000ae0:	d108      	bne.n	8000af4 <LoraStarter_Process+0x290>
                    // Ï≤òÏùå ÏßÑÏûÖ Ïãú ÏãúÏûë ÏãúÍ∞Ñ Í∏∞Î°ù
                    ctx->last_retry_time = current_time;
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8000ae8:	629a      	str	r2, [r3, #40]	@ 0x28
                    LOG_INFO("[LoRa] ‚è≥ Waiting 5 seconds for time synchronization...");
 8000aea:	493b      	ldr	r1, [pc, #236]	@ (8000bd8 <LoraStarter_Process+0x374>)
 8000aec:	2001      	movs	r0, #1
 8000aee:	f004 fdff 	bl	80056f0 <LOGGER_SendFormatted>
                    LOG_INFO("[LoRa] ‚úÖ Time sync delay completed, requesting network time");
                    ctx->state = LORA_STATE_SEND_LTIME;
                    ctx->last_retry_time = 0; // ÌÉÄÏù¥Î®∏ Î¶¨ÏÖã
                }
            }
            break;
 8000af2:	e1d9      	b.n	8000ea8 <LoraStarter_Process+0x644>
                } else if ((current_time - ctx->last_retry_time) >= TIME_SYNC_DELAY_MS) {
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000af8:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8000afc:	1ad3      	subs	r3, r2, r3
 8000afe:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 8000b02:	429a      	cmp	r2, r3
 8000b04:	f200 81d0 	bhi.w	8000ea8 <LoraStarter_Process+0x644>
                    LOG_INFO("[LoRa] ‚úÖ Time sync delay completed, requesting network time");
 8000b08:	4934      	ldr	r1, [pc, #208]	@ (8000bdc <LoraStarter_Process+0x378>)
 8000b0a:	2001      	movs	r0, #1
 8000b0c:	f004 fdf0 	bl	80056f0 <LOGGER_SendFormatted>
                    ctx->state = LORA_STATE_SEND_LTIME;
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	2208      	movs	r2, #8
 8000b14:	701a      	strb	r2, [r3, #0]
                    ctx->last_retry_time = 0; // ÌÉÄÏù¥Î®∏ Î¶¨ÏÖã
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	2200      	movs	r2, #0
 8000b1a:	629a      	str	r2, [r3, #40]	@ 0x28
            break;
 8000b1c:	e1c4      	b.n	8000ea8 <LoraStarter_Process+0x644>
        case LORA_STATE_SEND_LTIME:
            LOG_INFO("[LoRa] Requesting network time...");
 8000b1e:	4930      	ldr	r1, [pc, #192]	@ (8000be0 <LoraStarter_Process+0x37c>)
 8000b20:	2001      	movs	r0, #1
 8000b22:	f004 fde5 	bl	80056f0 <LOGGER_SendFormatted>
            CommandSender_Send("AT+LTIME=?\r\n");
 8000b26:	482f      	ldr	r0, [pc, #188]	@ (8000be4 <LoraStarter_Process+0x380>)
 8000b28:	f7ff fd70 	bl	800060c <CommandSender_Send>
            ctx->state = LORA_STATE_WAIT_LTIME_RESPONSE;
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	2209      	movs	r2, #9
 8000b30:	701a      	strb	r2, [r3, #0]
            break;
 8000b32:	e1e6      	b.n	8000f02 <LoraStarter_Process+0x69e>
        case LORA_STATE_WAIT_LTIME_RESPONSE:
            if (uart_rx) {
 8000b34:	683b      	ldr	r3, [r7, #0]
 8000b36:	2b00      	cmp	r3, #0
 8000b38:	d060      	beq.n	8000bfc <LoraStarter_Process+0x398>
                LOG_DEBUG("[LoRa] LTIME response received: '%s'", uart_rx);
 8000b3a:	683a      	ldr	r2, [r7, #0]
 8000b3c:	492a      	ldr	r1, [pc, #168]	@ (8000be8 <LoraStarter_Process+0x384>)
 8000b3e:	2000      	movs	r0, #0
 8000b40:	f004 fdd6 	bl	80056f0 <LOGGER_SendFormatted>
                
                // ResponseHandlerÏóêÏÑú ÏãúÍ∞Ñ ÏùëÎãµ ÌååÏã± Ï≤òÎ¶¨
                if (ResponseHandler_IsTimeResponse(uart_rx)) {
 8000b44:	6838      	ldr	r0, [r7, #0]
 8000b46:	f000 fb49 	bl	80011dc <ResponseHandler_IsTimeResponse>
 8000b4a:	4603      	mov	r3, r0
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	d01d      	beq.n	8000b8c <LoraStarter_Process+0x328>
                    ResponseHandler_ParseTimeResponse(uart_rx);
 8000b50:	6838      	ldr	r0, [r7, #0]
 8000b52:	f000 fbf3 	bl	800133c <ResponseHandler_ParseTimeResponse>
                    
                    // ÌòÑÏû¨ ÏÉÅÌÉúÏóê Îî∞Îùº Îã§Î•∏ ÎèôÏûë
                    if (ctx->send_count == 0) {
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	699b      	ldr	r3, [r3, #24]
 8000b5a:	2b00      	cmp	r3, #0
 8000b5c:	d10e      	bne.n	8000b7c <LoraStarter_Process+0x318>
                        // Ï≤´ Î≤àÏß∏ ÏãúÍ∞Ñ ÎèôÍ∏∞Ìôî (JOIN ÌõÑ) - Ï£ºÍ∏∞Ï†Å Ï†ÑÏÜ° ÏãúÏûë
                        LOG_WARN("[LoRa] üïê Initial time synchronized, starting periodic transmission");
 8000b5e:	4923      	ldr	r1, [pc, #140]	@ (8000bec <LoraStarter_Process+0x388>)
 8000b60:	2002      	movs	r0, #2
 8000b62:	f004 fdc5 	bl	80056f0 <LOGGER_SendFormatted>
                        ctx->state = LORA_STATE_SEND_PERIODIC;
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	220a      	movs	r2, #10
 8000b6a:	701a      	strb	r2, [r3, #0]
                        LOG_WARN("[LoRa] üöÄ PERIODIC SEND STARTED with message: %s", ctx->send_message);
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	69db      	ldr	r3, [r3, #28]
 8000b70:	461a      	mov	r2, r3
 8000b72:	491f      	ldr	r1, [pc, #124]	@ (8000bf0 <LoraStarter_Process+0x38c>)
 8000b74:	2002      	movs	r0, #2
 8000b76:	f004 fdbb 	bl	80056f0 <LOGGER_SendFormatted>
                    LOG_DEBUG("[LoRa] Waiting for LTIME response, got: '%s'", uart_rx);
                }
            } else {
                LOG_DEBUG("[LoRa] WAIT_LTIME_RESPONSE: No uart_rx data received");
            }
            break;
 8000b7a:	e1c2      	b.n	8000f02 <LoraStarter_Process+0x69e>
                        LOG_WARN("[LoRa] üïê Time synchronized, proceeding to SEND");
 8000b7c:	491d      	ldr	r1, [pc, #116]	@ (8000bf4 <LoraStarter_Process+0x390>)
 8000b7e:	2002      	movs	r0, #2
 8000b80:	f004 fdb6 	bl	80056f0 <LOGGER_SendFormatted>
                        ctx->state = LORA_STATE_SEND_PERIODIC;
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	220a      	movs	r2, #10
 8000b88:	701a      	strb	r2, [r3, #0]
            break;
 8000b8a:	e1ba      	b.n	8000f02 <LoraStarter_Process+0x69e>
                    LOG_DEBUG("[LoRa] Waiting for LTIME response, got: '%s'", uart_rx);
 8000b8c:	683a      	ldr	r2, [r7, #0]
 8000b8e:	491a      	ldr	r1, [pc, #104]	@ (8000bf8 <LoraStarter_Process+0x394>)
 8000b90:	2000      	movs	r0, #0
 8000b92:	f004 fdad 	bl	80056f0 <LOGGER_SendFormatted>
            break;
 8000b96:	e1b4      	b.n	8000f02 <LoraStarter_Process+0x69e>
 8000b98:	08019668 	.word	0x08019668
 8000b9c:	08019670 	.word	0x08019670
 8000ba0:	080196a8 	.word	0x080196a8
 8000ba4:	080196cc 	.word	0x080196cc
 8000ba8:	080195f4 	.word	0x080195f4
 8000bac:	080196ec 	.word	0x080196ec
 8000bb0:	08019704 	.word	0x08019704
 8000bb4:	08019724 	.word	0x08019724
 8000bb8:	08019750 	.word	0x08019750
 8000bbc:	0801978c 	.word	0x0801978c
 8000bc0:	080197b0 	.word	0x080197b0
 8000bc4:	080197bc 	.word	0x080197bc
 8000bc8:	080197d8 	.word	0x080197d8
 8000bcc:	08019814 	.word	0x08019814
 8000bd0:	08019844 	.word	0x08019844
 8000bd4:	08019854 	.word	0x08019854
 8000bd8:	0801987c 	.word	0x0801987c
 8000bdc:	080198b8 	.word	0x080198b8
 8000be0:	080198f8 	.word	0x080198f8
 8000be4:	0801991c 	.word	0x0801991c
 8000be8:	0801992c 	.word	0x0801992c
 8000bec:	08019954 	.word	0x08019954
 8000bf0:	0801999c 	.word	0x0801999c
 8000bf4:	080199d0 	.word	0x080199d0
 8000bf8:	08019a04 	.word	0x08019a04
                LOG_DEBUG("[LoRa] WAIT_LTIME_RESPONSE: No uart_rx data received");
 8000bfc:	49ab      	ldr	r1, [pc, #684]	@ (8000eac <LoraStarter_Process+0x648>)
 8000bfe:	2000      	movs	r0, #0
 8000c00:	f004 fd76 	bl	80056f0 <LOGGER_SendFormatted>
            break;
 8000c04:	e17d      	b.n	8000f02 <LoraStarter_Process+0x69e>
        case LORA_STATE_SEND_PERIODIC:
            {
                char send_cmd[128];
                char hex_data[64];
                const char* message = (ctx->send_message != NULL) ? ctx->send_message : "Hello";
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	69db      	ldr	r3, [r3, #28]
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	d002      	beq.n	8000c14 <LoraStarter_Process+0x3b0>
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	69db      	ldr	r3, [r3, #28]
 8000c12:	e000      	b.n	8000c16 <LoraStarter_Process+0x3b2>
 8000c14:	4ba6      	ldr	r3, [pc, #664]	@ (8000eb0 <LoraStarter_Process+0x64c>)
 8000c16:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
                
                // Î¨∏ÏûêÏó¥ÏùÑ Ìó•ÏÇ¨ Î¨∏ÏûêÏó¥Î°ú Î≥ÄÌôò
                int len = strlen(message);
 8000c1a:	f8d7 00d8 	ldr.w	r0, [r7, #216]	@ 0xd8
 8000c1e:	f7ff fb01 	bl	8000224 <strlen>
 8000c22:	4603      	mov	r3, r0
 8000c24:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
                for (int i = 0; i < len && i < 31; i++) {  // ÏµúÎåÄ 31Ïûê (62 hex chars)
 8000c28:	2300      	movs	r3, #0
 8000c2a:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8000c2e:	e014      	b.n	8000c5a <LoraStarter_Process+0x3f6>
                    sprintf(&hex_data[i*2], "%02X", (unsigned char)message[i]);
 8000c30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8000c34:	005b      	lsls	r3, r3, #1
 8000c36:	f107 020c 	add.w	r2, r7, #12
 8000c3a:	18d0      	adds	r0, r2, r3
 8000c3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8000c40:	f8d7 20d8 	ldr.w	r2, [r7, #216]	@ 0xd8
 8000c44:	4413      	add	r3, r2
 8000c46:	781b      	ldrb	r3, [r3, #0]
 8000c48:	461a      	mov	r2, r3
 8000c4a:	499a      	ldr	r1, [pc, #616]	@ (8000eb4 <LoraStarter_Process+0x650>)
 8000c4c:	f016 ff32 	bl	8017ab4 <siprintf>
                for (int i = 0; i < len && i < 31; i++) {  // ÏµúÎåÄ 31Ïûê (62 hex chars)
 8000c50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8000c54:	3301      	adds	r3, #1
 8000c56:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8000c5a:	f8d7 20f4 	ldr.w	r2, [r7, #244]	@ 0xf4
 8000c5e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8000c62:	429a      	cmp	r2, r3
 8000c64:	da03      	bge.n	8000c6e <LoraStarter_Process+0x40a>
 8000c66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8000c6a:	2b1e      	cmp	r3, #30
 8000c6c:	dde0      	ble.n	8000c30 <LoraStarter_Process+0x3cc>
                }
                hex_data[len*2] = '\0';
 8000c6e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8000c72:	005b      	lsls	r3, r3, #1
 8000c74:	33f8      	adds	r3, #248	@ 0xf8
 8000c76:	443b      	add	r3, r7
 8000c78:	2200      	movs	r2, #0
 8000c7a:	f803 2cec 	strb.w	r2, [r3, #-236]
                
                snprintf(send_cmd, sizeof(send_cmd), "AT+SEND=1:%s\r\n", hex_data);
 8000c7e:	f107 030c 	add.w	r3, r7, #12
 8000c82:	f107 004c 	add.w	r0, r7, #76	@ 0x4c
 8000c86:	4a8c      	ldr	r2, [pc, #560]	@ (8000eb8 <LoraStarter_Process+0x654>)
 8000c88:	2180      	movs	r1, #128	@ 0x80
 8000c8a:	f016 fedd 	bl	8017a48 <sniprintf>
                LORA_LOG_SEND_ATTEMPT(message);
 8000c8e:	f8d7 20d8 	ldr.w	r2, [r7, #216]	@ 0xd8
 8000c92:	498a      	ldr	r1, [pc, #552]	@ (8000ebc <LoraStarter_Process+0x658>)
 8000c94:	2002      	movs	r0, #2
 8000c96:	f004 fd2b 	bl	80056f0 <LOGGER_SendFormatted>
                CommandSender_Send(send_cmd);
 8000c9a:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8000c9e:	4618      	mov	r0, r3
 8000ca0:	f7ff fcb4 	bl	800060c <CommandSender_Send>
                ctx->state = LORA_STATE_WAIT_SEND_RESPONSE;
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	220b      	movs	r2, #11
 8000ca8:	701a      	strb	r2, [r3, #0]
                ctx->send_count++;
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	699b      	ldr	r3, [r3, #24]
 8000cae:	1c5a      	adds	r2, r3, #1
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	619a      	str	r2, [r3, #24]
                LOG_DEBUG("[LoRa] Send count: %d", ctx->send_count);
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	699b      	ldr	r3, [r3, #24]
 8000cb8:	461a      	mov	r2, r3
 8000cba:	4981      	ldr	r1, [pc, #516]	@ (8000ec0 <LoraStarter_Process+0x65c>)
 8000cbc:	2000      	movs	r0, #0
 8000cbe:	f004 fd17 	bl	80056f0 <LOGGER_SendFormatted>
            }
            break;
 8000cc2:	e11e      	b.n	8000f02 <LoraStarter_Process+0x69e>
        case LORA_STATE_WAIT_SEND_RESPONSE:
            if (uart_rx) {
 8000cc4:	683b      	ldr	r3, [r7, #0]
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	f000 811a 	beq.w	8000f00 <LoraStarter_Process+0x69c>
                ResponseType response_type = ResponseHandler_ParseSendResponse(uart_rx);
 8000ccc:	6838      	ldr	r0, [r7, #0]
 8000cce:	f000 fa2f 	bl	8001130 <ResponseHandler_ParseSendResponse>
 8000cd2:	4603      	mov	r3, r0
 8000cd4:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
                switch(response_type) {
 8000cd8:	f897 30df 	ldrb.w	r3, [r7, #223]	@ 0xdf
 8000cdc:	2b02      	cmp	r3, #2
 8000cde:	d01e      	beq.n	8000d1e <LoraStarter_Process+0x4ba>
 8000ce0:	2b02      	cmp	r3, #2
 8000ce2:	dc65      	bgt.n	8000db0 <LoraStarter_Process+0x54c>
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	d002      	beq.n	8000cee <LoraStarter_Process+0x48a>
 8000ce8:	2b01      	cmp	r3, #1
 8000cea:	d02c      	beq.n	8000d46 <LoraStarter_Process+0x4e2>
 8000cec:	e060      	b.n	8000db0 <LoraStarter_Process+0x54c>
                    case RESPONSE_OK:
                        LORA_LOG_SEND_SUCCESS();
 8000cee:	4975      	ldr	r1, [pc, #468]	@ (8000ec4 <LoraStarter_Process+0x660>)
 8000cf0:	2002      	movs	r0, #2
 8000cf2:	f004 fcfd 	bl	80056f0 <LOGGER_SendFormatted>
                        // SEND ÏÑ±Í≥µ ÌõÑ Îã§Ïùå Ï†ÑÏÜ° ÎåÄÍ∏∞ ÏÉÅÌÉúÎ°ú Ï†ÑÌôò
                        ctx->state = LORA_STATE_WAIT_SEND_INTERVAL;
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	220c      	movs	r2, #12
 8000cfa:	701a      	strb	r2, [r3, #0]
                        ctx->error_count = 0; // ÏÑ±Í≥µ Ïãú ÏóêÎü¨ Ïπ¥Ïö¥ÌÑ∞ Î¶¨ÏÖã
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	2200      	movs	r2, #0
 8000d00:	621a      	str	r2, [r3, #32]
                        ctx->retry_delay_ms = 1000; // Ïû¨ÏãúÎèÑ ÏßÄÏó∞ ÏãúÍ∞Ñ Î¶¨ÏÖã
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000d08:	62da      	str	r2, [r3, #44]	@ 0x2c
                        ctx->last_send_time = TIME_GetCurrentMs(); // ÏÜ°Ïã† ÏôÑÎ£å ÏãúÍ∞Ñ Ï†ÄÏû•
 8000d0a:	f004 fc57 	bl	80055bc <TIME_GetCurrentMs>
 8000d0e:	4602      	mov	r2, r0
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	611a      	str	r2, [r3, #16]
                        LOG_INFO("[LoRa] SEND successful, waiting for next interval...");
 8000d14:	496c      	ldr	r1, [pc, #432]	@ (8000ec8 <LoraStarter_Process+0x664>)
 8000d16:	2001      	movs	r0, #1
 8000d18:	f004 fcea 	bl	80056f0 <LOGGER_SendFormatted>
                        break;
 8000d1c:	e04e      	b.n	8000dbc <LoraStarter_Process+0x558>
                    case RESPONSE_TIMEOUT:
                        LOG_WARN("[LoRa] SEND timeout - waiting for next interval");
 8000d1e:	496b      	ldr	r1, [pc, #428]	@ (8000ecc <LoraStarter_Process+0x668>)
 8000d20:	2002      	movs	r0, #2
 8000d22:	f004 fce5 	bl	80056f0 <LOGGER_SendFormatted>
                        ctx->state = LORA_STATE_WAIT_SEND_INTERVAL; // ÌÉÄÏûÑÏïÑÏõÉ Ïãú ÎåÄÍ∏∞ ÏÉÅÌÉúÎ°ú Ï†ÑÌôò
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	220c      	movs	r2, #12
 8000d2a:	701a      	strb	r2, [r3, #0]
                        ctx->error_count = 0; 
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	2200      	movs	r2, #0
 8000d30:	621a      	str	r2, [r3, #32]
                        ctx->retry_delay_ms = 1000;
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000d38:	62da      	str	r2, [r3, #44]	@ 0x2c
                        ctx->last_send_time = TIME_GetCurrentMs(); // ÌÉÄÏûÑÏïÑÏõÉ ÏãúÍ∞Ñ Ï†ÄÏû•
 8000d3a:	f004 fc3f 	bl	80055bc <TIME_GetCurrentMs>
 8000d3e:	4602      	mov	r2, r0
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	611a      	str	r2, [r3, #16]
                        break;
 8000d44:	e03a      	b.n	8000dbc <LoraStarter_Process+0x558>
                    case RESPONSE_ERROR:
                        LORA_LOG_SEND_FAILED("Network error");
 8000d46:	4a62      	ldr	r2, [pc, #392]	@ (8000ed0 <LoraStarter_Process+0x66c>)
 8000d48:	4962      	ldr	r1, [pc, #392]	@ (8000ed4 <LoraStarter_Process+0x670>)
 8000d4a:	2002      	movs	r0, #2
 8000d4c:	f004 fcd0 	bl	80056f0 <LOGGER_SendFormatted>
                        ctx->error_count++;
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	6a1b      	ldr	r3, [r3, #32]
 8000d54:	1c5a      	adds	r2, r3, #1
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	621a      	str	r2, [r3, #32]
                        LORA_LOG_ERROR_COUNT(ctx->error_count);
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	6a1b      	ldr	r3, [r3, #32]
 8000d5e:	461a      	mov	r2, r3
 8000d60:	495d      	ldr	r1, [pc, #372]	@ (8000ed8 <LoraStarter_Process+0x674>)
 8000d62:	2002      	movs	r0, #2
 8000d64:	f004 fcc4 	bl	80056f0 <LOGGER_SendFormatted>
                        // Î¨¥Ï†úÌïú Ïû¨ÏãúÎèÑ (max_retry_countÍ∞Ä 0Ïù¥Í±∞ÎÇò ÏïÑÏßÅ Ï†úÌïúÏóê ÎèÑÎã¨ÌïòÏßÄ ÏïäÏùÄ Í≤ΩÏö∞)
                        if (ctx->max_retry_count == 0 || ctx->error_count < ctx->max_retry_count) {
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d005      	beq.n	8000d7c <LoraStarter_Process+0x518>
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	6a1a      	ldr	r2, [r3, #32]
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000d78:	429a      	cmp	r2, r3
 8000d7a:	da11      	bge.n	8000da0 <LoraStarter_Process+0x53c>
                            LORA_LOG_RETRY_ATTEMPT(ctx->error_count, ctx->max_retry_count);
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	6a1a      	ldr	r2, [r3, #32]
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000d84:	2b00      	cmp	r3, #0
 8000d86:	d002      	beq.n	8000d8e <LoraStarter_Process+0x52a>
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000d8c:	e000      	b.n	8000d90 <LoraStarter_Process+0x52c>
 8000d8e:	4b53      	ldr	r3, [pc, #332]	@ (8000edc <LoraStarter_Process+0x678>)
 8000d90:	4953      	ldr	r1, [pc, #332]	@ (8000ee0 <LoraStarter_Process+0x67c>)
 8000d92:	2002      	movs	r0, #2
 8000d94:	f004 fcac 	bl	80056f0 <LOGGER_SendFormatted>
                            ctx->state = LORA_STATE_JOIN_RETRY; // JOIN Ïû¨ÏãúÎèÑ
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	220d      	movs	r2, #13
 8000d9c:	701a      	strb	r2, [r3, #0]
                        } else {
                            LORA_LOG_MAX_RETRIES_REACHED();
                            ctx->state = LORA_STATE_ERROR; // ÏµúÎåÄ Ïû¨ÏãúÎèÑ ÌöüÏàò Ï¥àÍ≥º
                        }
                        break;
 8000d9e:	e00d      	b.n	8000dbc <LoraStarter_Process+0x558>
                            LORA_LOG_MAX_RETRIES_REACHED();
 8000da0:	4950      	ldr	r1, [pc, #320]	@ (8000ee4 <LoraStarter_Process+0x680>)
 8000da2:	2003      	movs	r0, #3
 8000da4:	f004 fca4 	bl	80056f0 <LOGGER_SendFormatted>
                            ctx->state = LORA_STATE_ERROR; // ÏµúÎåÄ Ïû¨ÏãúÎèÑ ÌöüÏàò Ï¥àÍ≥º
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	220f      	movs	r2, #15
 8000dac:	701a      	strb	r2, [r3, #0]
                        break;
 8000dae:	e005      	b.n	8000dbc <LoraStarter_Process+0x558>
                    default:
                        // Ïïå Ïàò ÏóÜÎäî ÏùëÎãµÏùÄ Î¨¥ÏãúÌïòÍ≥† Í≥ÑÏÜç ÎåÄÍ∏∞
                        LOG_DEBUG("[LoRa] Unknown response: %s", uart_rx);
 8000db0:	683a      	ldr	r2, [r7, #0]
 8000db2:	494d      	ldr	r1, [pc, #308]	@ (8000ee8 <LoraStarter_Process+0x684>)
 8000db4:	2000      	movs	r0, #0
 8000db6:	f004 fc9b 	bl	80056f0 <LOGGER_SendFormatted>
                        break;
 8000dba:	bf00      	nop
                }
            }
            break;
 8000dbc:	e0a0      	b.n	8000f00 <LoraStarter_Process+0x69c>
        case LORA_STATE_WAIT_SEND_INTERVAL:
            {
                uint32_t current_time = TIME_GetCurrentMs();
 8000dbe:	f004 fbfd 	bl	80055bc <TIME_GetCurrentMs>
 8000dc2:	f8c7 00e8 	str.w	r0, [r7, #232]	@ 0xe8
                uint32_t interval_ms = (ctx->send_interval_ms > 0) ? ctx->send_interval_ms : 30000; // Í∏∞Î≥∏Í∞í 30Ï¥à
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	695b      	ldr	r3, [r3, #20]
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d002      	beq.n	8000dd4 <LoraStarter_Process+0x570>
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	695b      	ldr	r3, [r3, #20]
 8000dd2:	e001      	b.n	8000dd8 <LoraStarter_Process+0x574>
 8000dd4:	f247 5330 	movw	r3, #30000	@ 0x7530
 8000dd8:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
                
                if ((current_time - ctx->last_send_time) >= interval_ms) {
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	691b      	ldr	r3, [r3, #16]
 8000de0:	f8d7 20e8 	ldr.w	r2, [r7, #232]	@ 0xe8
 8000de4:	1ad3      	subs	r3, r2, r3
 8000de6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8000dea:	429a      	cmp	r2, r3
 8000dec:	d809      	bhi.n	8000e02 <LoraStarter_Process+0x59e>
                    LOG_DEBUG("[LoRa] Send interval passed (%u ms), requesting time before next send", interval_ms);
 8000dee:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8000df2:	493e      	ldr	r1, [pc, #248]	@ (8000eec <LoraStarter_Process+0x688>)
 8000df4:	2000      	movs	r0, #0
 8000df6:	f004 fc7b 	bl	80056f0 <LOGGER_SendFormatted>
                    // Îã§Ïùå Ï£ºÍ∏∞Ï†Å Ï†ÑÏÜ° Ï†Ñ ÏãúÍ∞Ñ ÎèôÍ∏∞Ìôî Ïã§Ìñâ (LTIME ‚Üí SEND ÏàúÏÑú)
                    ctx->state = LORA_STATE_SEND_LTIME;
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	2208      	movs	r2, #8
 8000dfe:	701a      	strb	r2, [r3, #0]
                    // ÏïÑÏßÅ ÎåÄÍ∏∞ ÏãúÍ∞ÑÏù¥ ÎÇ®ÏïòÏúºÎØÄÎ°ú ÏÉÅÌÉú Ïú†ÏßÄ
                    uint32_t remaining_ms = interval_ms - (current_time - ctx->last_send_time);
                    LOG_DEBUG("[LoRa] Waiting for send interval (%u ms remaining)", remaining_ms);
                }
            }
            break;
 8000e00:	e07f      	b.n	8000f02 <LoraStarter_Process+0x69e>
                    uint32_t remaining_ms = interval_ms - (current_time - ctx->last_send_time);
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	691a      	ldr	r2, [r3, #16]
 8000e06:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8000e0a:	1ad3      	subs	r3, r2, r3
 8000e0c:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8000e10:	4413      	add	r3, r2
 8000e12:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
                    LOG_DEBUG("[LoRa] Waiting for send interval (%u ms remaining)", remaining_ms);
 8000e16:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8000e1a:	4935      	ldr	r1, [pc, #212]	@ (8000ef0 <LoraStarter_Process+0x68c>)
 8000e1c:	2000      	movs	r0, #0
 8000e1e:	f004 fc67 	bl	80056f0 <LOGGER_SendFormatted>
            break;
 8000e22:	e06e      	b.n	8000f02 <LoraStarter_Process+0x69e>
        case LORA_STATE_JOIN_RETRY:
            {
                uint32_t current_time = TIME_GetCurrentMs();
 8000e24:	f004 fbca 	bl	80055bc <TIME_GetCurrentMs>
 8000e28:	f8c7 00ec 	str.w	r0, [r7, #236]	@ 0xec
                
                if (ctx->last_retry_time == 0) {
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d10b      	bne.n	8000e4c <LoraStarter_Process+0x5e8>
                    // Ï≤´ Ïû¨ÏãúÎèÑ: Î∞îÎ°ú SEND_JOIN
                    LOG_DEBUG("[LoRa] First JOIN retry");
 8000e34:	492f      	ldr	r1, [pc, #188]	@ (8000ef4 <LoraStarter_Process+0x690>)
 8000e36:	2000      	movs	r0, #0
 8000e38:	f004 fc5a 	bl	80056f0 <LOGGER_SendFormatted>
                    ctx->last_retry_time = current_time;
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	f8d7 20ec 	ldr.w	r2, [r7, #236]	@ 0xec
 8000e42:	629a      	str	r2, [r3, #40]	@ 0x28
                    ctx->state = LORA_STATE_SEND_JOIN;
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	2203      	movs	r2, #3
 8000e48:	701a      	strb	r2, [r3, #0]
                    LOG_DEBUG("[LoRa] Waiting for retry delay (%lu ms remaining)", 
                             ctx->retry_delay_ms - (current_time - ctx->last_retry_time));
                    // ÏïÑÎ¨¥Í≤ÉÎèÑ ÌïòÏßÄ ÏïäÏùå
                }
            }
            break;
 8000e4a:	e05a      	b.n	8000f02 <LoraStarter_Process+0x69e>
                } else if ((current_time - ctx->last_retry_time) >= ctx->retry_delay_ms) {
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000e50:	f8d7 20ec 	ldr.w	r2, [r7, #236]	@ 0xec
 8000e54:	1ad2      	subs	r2, r2, r3
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000e5a:	429a      	cmp	r2, r3
 8000e5c:	d30e      	bcc.n	8000e7c <LoraStarter_Process+0x618>
                    LOG_DEBUG("[LoRa] JOIN retry after %lu ms delay", ctx->retry_delay_ms);
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000e62:	461a      	mov	r2, r3
 8000e64:	4924      	ldr	r1, [pc, #144]	@ (8000ef8 <LoraStarter_Process+0x694>)
 8000e66:	2000      	movs	r0, #0
 8000e68:	f004 fc42 	bl	80056f0 <LOGGER_SendFormatted>
                    ctx->last_retry_time = current_time;
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	f8d7 20ec 	ldr.w	r2, [r7, #236]	@ 0xec
 8000e72:	629a      	str	r2, [r3, #40]	@ 0x28
                    ctx->state = LORA_STATE_SEND_JOIN;
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	2203      	movs	r2, #3
 8000e78:	701a      	strb	r2, [r3, #0]
            break;
 8000e7a:	e042      	b.n	8000f02 <LoraStarter_Process+0x69e>
                    LOG_DEBUG("[LoRa] Waiting for retry delay (%lu ms remaining)", 
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8000e84:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8000e88:	1acb      	subs	r3, r1, r3
 8000e8a:	4413      	add	r3, r2
 8000e8c:	461a      	mov	r2, r3
 8000e8e:	491b      	ldr	r1, [pc, #108]	@ (8000efc <LoraStarter_Process+0x698>)
 8000e90:	2000      	movs	r0, #0
 8000e92:	f004 fc2d 	bl	80056f0 <LOGGER_SendFormatted>
            break;
 8000e96:	e034      	b.n	8000f02 <LoraStarter_Process+0x69e>
        case LORA_STATE_DONE:
        case LORA_STATE_ERROR:
        default:
            // Ïù¥ÎØ∏ ÏôÑÎ£åÎêú ÏÉÅÌÉúÏù¥ÎØÄÎ°ú ÏïÑÎ¨¥Í≤ÉÎèÑ ÌïòÏßÄ ÏïäÏùå
            break;
 8000e98:	bf00      	nop
 8000e9a:	e032      	b.n	8000f02 <LoraStarter_Process+0x69e>
            break;
 8000e9c:	bf00      	nop
 8000e9e:	e030      	b.n	8000f02 <LoraStarter_Process+0x69e>
            break;
 8000ea0:	bf00      	nop
 8000ea2:	e02e      	b.n	8000f02 <LoraStarter_Process+0x69e>
            break;
 8000ea4:	bf00      	nop
 8000ea6:	e02c      	b.n	8000f02 <LoraStarter_Process+0x69e>
            break;
 8000ea8:	bf00      	nop
 8000eaa:	e02a      	b.n	8000f02 <LoraStarter_Process+0x69e>
 8000eac:	08019a34 	.word	0x08019a34
 8000eb0:	08019668 	.word	0x08019668
 8000eb4:	08019a6c 	.word	0x08019a6c
 8000eb8:	08019a74 	.word	0x08019a74
 8000ebc:	08019a84 	.word	0x08019a84
 8000ec0:	08019aa4 	.word	0x08019aa4
 8000ec4:	08019abc 	.word	0x08019abc
 8000ec8:	08019ad8 	.word	0x08019ad8
 8000ecc:	08019b10 	.word	0x08019b10
 8000ed0:	08019b40 	.word	0x08019b40
 8000ed4:	08019b50 	.word	0x08019b50
 8000ed8:	08019b68 	.word	0x08019b68
 8000edc:	08019b80 	.word	0x08019b80
 8000ee0:	08019b84 	.word	0x08019b84
 8000ee4:	08019ba0 	.word	0x08019ba0
 8000ee8:	08019bc4 	.word	0x08019bc4
 8000eec:	08019be0 	.word	0x08019be0
 8000ef0:	08019c28 	.word	0x08019c28
 8000ef4:	08019c5c 	.word	0x08019c5c
 8000ef8:	08019c74 	.word	0x08019c74
 8000efc:	08019c9c 	.word	0x08019c9c
            break;
 8000f00:	bf00      	nop
    }

    // ÏÉÅÌÉú Î≥ÄÍ≤Ω Î°úÍπÖ
    if (old_state != ctx->state) {
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	781b      	ldrb	r3, [r3, #0]
 8000f06:	f897 20f3 	ldrb.w	r2, [r7, #243]	@ 0xf3
 8000f0a:	429a      	cmp	r2, r3
 8000f0c:	d012      	beq.n	8000f34 <LoraStarter_Process+0x6d0>
        LORA_LOG_STATE_CHANGE(get_state_name(old_state), get_state_name(ctx->state));
 8000f0e:	f897 30f3 	ldrb.w	r3, [r7, #243]	@ 0xf3
 8000f12:	4618      	mov	r0, r3
 8000f14:	f7ff fbe8 	bl	80006e8 <get_state_name>
 8000f18:	4604      	mov	r4, r0
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	781b      	ldrb	r3, [r3, #0]
 8000f1e:	4618      	mov	r0, r3
 8000f20:	f7ff fbe2 	bl	80006e8 <get_state_name>
 8000f24:	4603      	mov	r3, r0
 8000f26:	4622      	mov	r2, r4
 8000f28:	4904      	ldr	r1, [pc, #16]	@ (8000f3c <LoraStarter_Process+0x6d8>)
 8000f2a:	2000      	movs	r0, #0
 8000f2c:	f004 fbe0 	bl	80056f0 <LOGGER_SendFormatted>
 8000f30:	e000      	b.n	8000f34 <LoraStarter_Process+0x6d0>
    if (ctx == NULL) return;
 8000f32:	bf00      	nop
    }
}
 8000f34:	37fc      	adds	r7, #252	@ 0xfc
 8000f36:	46bd      	mov	sp, r7
 8000f38:	bd90      	pop	{r4, r7, pc}
 8000f3a:	bf00      	nop
 8000f3c:	08019cd0 	.word	0x08019cd0

08000f40 <is_response_ok>:
// Ï†ÑÏó≠ Î≥ÄÏàò: ÎÑ§Ìä∏ÏõåÌÅ¨ÏóêÏÑú ÏàòÏã†Ìïú ÏãúÍ∞Ñ Ï†ïÎ≥¥ Ï†ÄÏû•
static char g_network_time[64] = {0};
static bool g_time_synchronized = false;

bool is_response_ok(const char* response)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b082      	sub	sp, #8
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	6078      	str	r0, [r7, #4]
    if (response == NULL) {
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d105      	bne.n	8000f5a <is_response_ok+0x1a>
        LOG_DEBUG("[ResponseHandler] is_response_ok: NULL response");
 8000f4e:	4925      	ldr	r1, [pc, #148]	@ (8000fe4 <is_response_ok+0xa4>)
 8000f50:	2000      	movs	r0, #0
 8000f52:	f004 fbcd 	bl	80056f0 <LOGGER_SendFormatted>
        return false;
 8000f56:	2300      	movs	r3, #0
 8000f58:	e03f      	b.n	8000fda <is_response_ok+0x9a>
    }
    
    LOG_DEBUG("[ResponseHandler] Checking OK response: '%s'", response);
 8000f5a:	687a      	ldr	r2, [r7, #4]
 8000f5c:	4922      	ldr	r1, [pc, #136]	@ (8000fe8 <is_response_ok+0xa8>)
 8000f5e:	2000      	movs	r0, #0
 8000f60:	f004 fbc6 	bl	80056f0 <LOGGER_SendFormatted>
    
    // OK ÎòêÎäî OK\r\n, OK\n Îì± ÌóàÏö©
    if (strcmp(response, "OK") == 0) {
 8000f64:	4921      	ldr	r1, [pc, #132]	@ (8000fec <is_response_ok+0xac>)
 8000f66:	6878      	ldr	r0, [r7, #4]
 8000f68:	f7ff f952 	bl	8000210 <strcmp>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d105      	bne.n	8000f7e <is_response_ok+0x3e>
        LOG_DEBUG("[ResponseHandler] OK response confirmed");
 8000f72:	491f      	ldr	r1, [pc, #124]	@ (8000ff0 <is_response_ok+0xb0>)
 8000f74:	2000      	movs	r0, #0
 8000f76:	f004 fbbb 	bl	80056f0 <LOGGER_SendFormatted>
        return true;
 8000f7a:	2301      	movs	r3, #1
 8000f7c:	e02d      	b.n	8000fda <is_response_ok+0x9a>
    }
    if (strcmp(response, "OK\r\n") == 0) {
 8000f7e:	491d      	ldr	r1, [pc, #116]	@ (8000ff4 <is_response_ok+0xb4>)
 8000f80:	6878      	ldr	r0, [r7, #4]
 8000f82:	f7ff f945 	bl	8000210 <strcmp>
 8000f86:	4603      	mov	r3, r0
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d105      	bne.n	8000f98 <is_response_ok+0x58>
        LOG_DEBUG("[ResponseHandler] OK response confirmed (with CRLF)");
 8000f8c:	491a      	ldr	r1, [pc, #104]	@ (8000ff8 <is_response_ok+0xb8>)
 8000f8e:	2000      	movs	r0, #0
 8000f90:	f004 fbae 	bl	80056f0 <LOGGER_SendFormatted>
        return true;
 8000f94:	2301      	movs	r3, #1
 8000f96:	e020      	b.n	8000fda <is_response_ok+0x9a>
    }
    if (strcmp(response, "OK\n") == 0) {
 8000f98:	4918      	ldr	r1, [pc, #96]	@ (8000ffc <is_response_ok+0xbc>)
 8000f9a:	6878      	ldr	r0, [r7, #4]
 8000f9c:	f7ff f938 	bl	8000210 <strcmp>
 8000fa0:	4603      	mov	r3, r0
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d105      	bne.n	8000fb2 <is_response_ok+0x72>
        LOG_DEBUG("[ResponseHandler] OK response confirmed (with LF)");
 8000fa6:	4916      	ldr	r1, [pc, #88]	@ (8001000 <is_response_ok+0xc0>)
 8000fa8:	2000      	movs	r0, #0
 8000faa:	f004 fba1 	bl	80056f0 <LOGGER_SendFormatted>
        return true;
 8000fae:	2301      	movs	r3, #1
 8000fb0:	e013      	b.n	8000fda <is_response_ok+0x9a>
    }
    
    // AT+VER Î≤ÑÏ†Ñ ÏùëÎãµÎèÑ ÏÑ±Í≥µÏúºÎ°ú Í∞ÑÏ£º (RUI_Î°ú ÏãúÏûëÌïòÎäî ÏùëÎãµ)
    if (strstr(response, "RUI_") != NULL) {
 8000fb2:	4914      	ldr	r1, [pc, #80]	@ (8001004 <is_response_ok+0xc4>)
 8000fb4:	6878      	ldr	r0, [r7, #4]
 8000fb6:	f016 fe75 	bl	8017ca4 <strstr>
 8000fba:	4603      	mov	r3, r0
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d006      	beq.n	8000fce <is_response_ok+0x8e>
        LOG_DEBUG("[ResponseHandler] Version response confirmed: %s", response);
 8000fc0:	687a      	ldr	r2, [r7, #4]
 8000fc2:	4911      	ldr	r1, [pc, #68]	@ (8001008 <is_response_ok+0xc8>)
 8000fc4:	2000      	movs	r0, #0
 8000fc6:	f004 fb93 	bl	80056f0 <LOGGER_SendFormatted>
        return true;
 8000fca:	2301      	movs	r3, #1
 8000fcc:	e005      	b.n	8000fda <is_response_ok+0x9a>
    }
    
    LOG_DEBUG("[ResponseHandler] Not an OK response: '%s'", response);
 8000fce:	687a      	ldr	r2, [r7, #4]
 8000fd0:	490e      	ldr	r1, [pc, #56]	@ (800100c <is_response_ok+0xcc>)
 8000fd2:	2000      	movs	r0, #0
 8000fd4:	f004 fb8c 	bl	80056f0 <LOGGER_SendFormatted>
    return false;
 8000fd8:	2300      	movs	r3, #0
}
 8000fda:	4618      	mov	r0, r3
 8000fdc:	3708      	adds	r7, #8
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	bd80      	pop	{r7, pc}
 8000fe2:	bf00      	nop
 8000fe4:	08019cf0 	.word	0x08019cf0
 8000fe8:	08019d20 	.word	0x08019d20
 8000fec:	08019d50 	.word	0x08019d50
 8000ff0:	08019d54 	.word	0x08019d54
 8000ff4:	08019d7c 	.word	0x08019d7c
 8000ff8:	08019d84 	.word	0x08019d84
 8000ffc:	08019db8 	.word	0x08019db8
 8001000:	08019dbc 	.word	0x08019dbc
 8001004:	08019df0 	.word	0x08019df0
 8001008:	08019df8 	.word	0x08019df8
 800100c:	08019e2c 	.word	0x08019e2c

08001010 <is_join_response_ok>:

bool is_join_response_ok(const char* response)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	f5ad 7d04 	sub.w	sp, sp, #528	@ 0x210
 8001016:	af00      	add	r7, sp, #0
 8001018:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 800101c:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 8001020:	6018      	str	r0, [r3, #0]
    if (response == NULL) {
 8001022:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8001026:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	2b00      	cmp	r3, #0
 800102e:	d105      	bne.n	800103c <is_join_response_ok+0x2c>
        LOG_DEBUG("[ResponseHandler] is_join_response_ok: NULL response");
 8001030:	4938      	ldr	r1, [pc, #224]	@ (8001114 <is_join_response_ok+0x104>)
 8001032:	2000      	movs	r0, #0
 8001034:	f004 fb5c 	bl	80056f0 <LOGGER_SendFormatted>
        return false;
 8001038:	2300      	movs	r3, #0
 800103a:	e066      	b.n	800110a <is_join_response_ok+0xfa>
    }
    
    LOG_DEBUG("[ResponseHandler] Checking JOIN response: '%s'", response);
 800103c:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8001040:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 8001044:	681a      	ldr	r2, [r3, #0]
 8001046:	4934      	ldr	r1, [pc, #208]	@ (8001118 <is_join_response_ok+0x108>)
 8001048:	2000      	movs	r0, #0
 800104a:	f004 fb51 	bl	80056f0 <LOGGER_SendFormatted>
    
    // Í∞úÌñâ Î¨∏Ïûê Ï†úÍ±∞ÌïòÏó¨ ÎπÑÍµê
    char clean_response[512];
    strncpy(clean_response, response, sizeof(clean_response) - 1);
 800104e:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8001052:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 8001056:	f107 0008 	add.w	r0, r7, #8
 800105a:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800105e:	6819      	ldr	r1, [r3, #0]
 8001060:	f016 fe0d 	bl	8017c7e <strncpy>
    clean_response[sizeof(clean_response) - 1] = '\0';
 8001064:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8001068:	f5a3 7302 	sub.w	r3, r3, #520	@ 0x208
 800106c:	2200      	movs	r2, #0
 800106e:	f883 21ff 	strb.w	r2, [r3, #511]	@ 0x1ff
    
    // Í∞úÌñâ Î¨∏Ïûê Ï†úÍ±∞
    char* pos = clean_response;
 8001072:	f107 0308 	add.w	r3, r7, #8
 8001076:	f8c7 320c 	str.w	r3, [r7, #524]	@ 0x20c
    while (*pos) {
 800107a:	e013      	b.n	80010a4 <is_join_response_ok+0x94>
        if (*pos == '\r' || *pos == '\n') {
 800107c:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 8001080:	781b      	ldrb	r3, [r3, #0]
 8001082:	2b0d      	cmp	r3, #13
 8001084:	d004      	beq.n	8001090 <is_join_response_ok+0x80>
 8001086:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 800108a:	781b      	ldrb	r3, [r3, #0]
 800108c:	2b0a      	cmp	r3, #10
 800108e:	d104      	bne.n	800109a <is_join_response_ok+0x8a>
            *pos = '\0';
 8001090:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 8001094:	2200      	movs	r2, #0
 8001096:	701a      	strb	r2, [r3, #0]
            break;
 8001098:	e009      	b.n	80010ae <is_join_response_ok+0x9e>
        }
        pos++;
 800109a:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 800109e:	3301      	adds	r3, #1
 80010a0:	f8c7 320c 	str.w	r3, [r7, #524]	@ 0x20c
    while (*pos) {
 80010a4:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 80010a8:	781b      	ldrb	r3, [r3, #0]
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d1e6      	bne.n	800107c <is_join_response_ok+0x6c>
    }
    
    bool result = (strcmp(clean_response, "+EVT:JOINED") == 0);
 80010ae:	f107 0308 	add.w	r3, r7, #8
 80010b2:	491a      	ldr	r1, [pc, #104]	@ (800111c <is_join_response_ok+0x10c>)
 80010b4:	4618      	mov	r0, r3
 80010b6:	f7ff f8ab 	bl	8000210 <strcmp>
 80010ba:	4603      	mov	r3, r0
 80010bc:	2b00      	cmp	r3, #0
 80010be:	bf0c      	ite	eq
 80010c0:	2301      	moveq	r3, #1
 80010c2:	2300      	movne	r3, #0
 80010c4:	f887 320b 	strb.w	r3, [r7, #523]	@ 0x20b
    
    if (result) {
 80010c8:	f897 320b 	ldrb.w	r3, [r7, #523]	@ 0x20b
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d011      	beq.n	80010f4 <is_join_response_ok+0xe4>
        LOG_WARN("[ResponseHandler] ‚úÖ JOIN SUCCESS: %s", response);
 80010d0:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 80010d4:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 80010d8:	681a      	ldr	r2, [r3, #0]
 80010da:	4911      	ldr	r1, [pc, #68]	@ (8001120 <is_join_response_ok+0x110>)
 80010dc:	2002      	movs	r0, #2
 80010de:	f004 fb07 	bl	80056f0 <LOGGER_SendFormatted>
        LOG_WARN("[LoRa] üåê Network joined successfully - SD logging active");
 80010e2:	4910      	ldr	r1, [pc, #64]	@ (8001124 <is_join_response_ok+0x114>)
 80010e4:	2002      	movs	r0, #2
 80010e6:	f004 fb03 	bl	80056f0 <LOGGER_SendFormatted>
        
        // JOIN ÏÑ±Í≥µ ÌõÑ ÏãúÍ∞Ñ Ï°∞Ìöå ÏöîÏ≤≠ (ÎÑ§Ìä∏ÏõåÌÅ¨ ÎèôÍ∏∞Ìôî ÎåÄÍ∏∞ ÌõÑ)
        LOG_INFO("[ResponseHandler] Requesting network time after JOIN success...");
 80010ea:	490f      	ldr	r1, [pc, #60]	@ (8001128 <is_join_response_ok+0x118>)
 80010ec:	2001      	movs	r0, #1
 80010ee:	f004 faff 	bl	80056f0 <LOGGER_SendFormatted>
 80010f2:	e008      	b.n	8001106 <is_join_response_ok+0xf6>
        // ÏßßÏùÄ ÎåÄÍ∏∞ ÌõÑ ÏãúÍ∞Ñ Ï°∞Ìöå (Î©îÏù∏ Î£®ÌîÑÏóêÏÑú Ï≤òÎ¶¨Îê† ÏòàÏ†ï)
    } else {
        LOG_DEBUG("[ResponseHandler] Not a JOIN response: '%s'", response);
 80010f4:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 80010f8:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 80010fc:	681a      	ldr	r2, [r3, #0]
 80010fe:	490b      	ldr	r1, [pc, #44]	@ (800112c <is_join_response_ok+0x11c>)
 8001100:	2000      	movs	r0, #0
 8001102:	f004 faf5 	bl	80056f0 <LOGGER_SendFormatted>
    }
    
    return result;
 8001106:	f897 320b 	ldrb.w	r3, [r7, #523]	@ 0x20b
}
 800110a:	4618      	mov	r0, r3
 800110c:	f507 7704 	add.w	r7, r7, #528	@ 0x210
 8001110:	46bd      	mov	sp, r7
 8001112:	bd80      	pop	{r7, pc}
 8001114:	08019e58 	.word	0x08019e58
 8001118:	08019e90 	.word	0x08019e90
 800111c:	08019ec0 	.word	0x08019ec0
 8001120:	08019ecc 	.word	0x08019ecc
 8001124:	08019ef4 	.word	0x08019ef4
 8001128:	08019f30 	.word	0x08019f30
 800112c:	08019f70 	.word	0x08019f70

08001130 <ResponseHandler_ParseSendResponse>:

ResponseType ResponseHandler_ParseSendResponse(const char* response)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	b082      	sub	sp, #8
 8001134:	af00      	add	r7, sp, #0
 8001136:	6078      	str	r0, [r7, #4]
    if (response == NULL) {
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	2b00      	cmp	r3, #0
 800113c:	d105      	bne.n	800114a <ResponseHandler_ParseSendResponse+0x1a>
        LOG_DEBUG("[ResponseHandler] ParseSendResponse: NULL response");
 800113e:	491e      	ldr	r1, [pc, #120]	@ (80011b8 <ResponseHandler_ParseSendResponse+0x88>)
 8001140:	2000      	movs	r0, #0
 8001142:	f004 fad5 	bl	80056f0 <LOGGER_SendFormatted>
        return RESPONSE_UNKNOWN;
 8001146:	2303      	movs	r3, #3
 8001148:	e031      	b.n	80011ae <ResponseHandler_ParseSendResponse+0x7e>
    }
    
    LOG_DEBUG("[ResponseHandler] Parsing SEND response: '%s'", response);
 800114a:	687a      	ldr	r2, [r7, #4]
 800114c:	491b      	ldr	r1, [pc, #108]	@ (80011bc <ResponseHandler_ParseSendResponse+0x8c>)
 800114e:	2000      	movs	r0, #0
 8001150:	f004 face 	bl	80056f0 <LOGGER_SendFormatted>
    
    if (strstr(response, "+EVT:SEND_CONFIRMED_OK") != NULL) {
 8001154:	491a      	ldr	r1, [pc, #104]	@ (80011c0 <ResponseHandler_ParseSendResponse+0x90>)
 8001156:	6878      	ldr	r0, [r7, #4]
 8001158:	f016 fda4 	bl	8017ca4 <strstr>
 800115c:	4603      	mov	r3, r0
 800115e:	2b00      	cmp	r3, #0
 8001160:	d005      	beq.n	800116e <ResponseHandler_ParseSendResponse+0x3e>
        LOG_WARN("[ResponseHandler] ‚úÖ SEND SUCCESS: CONFIRMED_OK");
 8001162:	4918      	ldr	r1, [pc, #96]	@ (80011c4 <ResponseHandler_ParseSendResponse+0x94>)
 8001164:	2002      	movs	r0, #2
 8001166:	f004 fac3 	bl	80056f0 <LOGGER_SendFormatted>
        return RESPONSE_OK;
 800116a:	2300      	movs	r3, #0
 800116c:	e01f      	b.n	80011ae <ResponseHandler_ParseSendResponse+0x7e>
    }
    if (strstr(response, "+EVT:SEND_CONFIRMED_FAILED") != NULL) {
 800116e:	4916      	ldr	r1, [pc, #88]	@ (80011c8 <ResponseHandler_ParseSendResponse+0x98>)
 8001170:	6878      	ldr	r0, [r7, #4]
 8001172:	f016 fd97 	bl	8017ca4 <strstr>
 8001176:	4603      	mov	r3, r0
 8001178:	2b00      	cmp	r3, #0
 800117a:	d005      	beq.n	8001188 <ResponseHandler_ParseSendResponse+0x58>
        LOG_WARN("[ResponseHandler] SEND response: CONFIRMED_FAILED");
 800117c:	4913      	ldr	r1, [pc, #76]	@ (80011cc <ResponseHandler_ParseSendResponse+0x9c>)
 800117e:	2002      	movs	r0, #2
 8001180:	f004 fab6 	bl	80056f0 <LOGGER_SendFormatted>
        return RESPONSE_ERROR;
 8001184:	2301      	movs	r3, #1
 8001186:	e012      	b.n	80011ae <ResponseHandler_ParseSendResponse+0x7e>
    }
    if (strcmp(response, "TIMEOUT") == 0) {
 8001188:	4911      	ldr	r1, [pc, #68]	@ (80011d0 <ResponseHandler_ParseSendResponse+0xa0>)
 800118a:	6878      	ldr	r0, [r7, #4]
 800118c:	f7ff f840 	bl	8000210 <strcmp>
 8001190:	4603      	mov	r3, r0
 8001192:	2b00      	cmp	r3, #0
 8001194:	d105      	bne.n	80011a2 <ResponseHandler_ParseSendResponse+0x72>
        LOG_WARN("[ResponseHandler] SEND response: TIMEOUT");
 8001196:	490f      	ldr	r1, [pc, #60]	@ (80011d4 <ResponseHandler_ParseSendResponse+0xa4>)
 8001198:	2002      	movs	r0, #2
 800119a:	f004 faa9 	bl	80056f0 <LOGGER_SendFormatted>
        return RESPONSE_TIMEOUT;
 800119e:	2302      	movs	r3, #2
 80011a0:	e005      	b.n	80011ae <ResponseHandler_ParseSendResponse+0x7e>
    }
    
    LOG_DEBUG("[ResponseHandler] Unknown SEND response: '%s'", response);
 80011a2:	687a      	ldr	r2, [r7, #4]
 80011a4:	490c      	ldr	r1, [pc, #48]	@ (80011d8 <ResponseHandler_ParseSendResponse+0xa8>)
 80011a6:	2000      	movs	r0, #0
 80011a8:	f004 faa2 	bl	80056f0 <LOGGER_SendFormatted>
    return RESPONSE_UNKNOWN;
 80011ac:	2303      	movs	r3, #3
}
 80011ae:	4618      	mov	r0, r3
 80011b0:	3708      	adds	r7, #8
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bd80      	pop	{r7, pc}
 80011b6:	bf00      	nop
 80011b8:	08019f9c 	.word	0x08019f9c
 80011bc:	08019fd0 	.word	0x08019fd0
 80011c0:	0801a000 	.word	0x0801a000
 80011c4:	0801a018 	.word	0x0801a018
 80011c8:	0801a04c 	.word	0x0801a04c
 80011cc:	0801a068 	.word	0x0801a068
 80011d0:	0801a09c 	.word	0x0801a09c
 80011d4:	0801a0a4 	.word	0x0801a0a4
 80011d8:	0801a0d0 	.word	0x0801a0d0

080011dc <ResponseHandler_IsTimeResponse>:

// ÏãúÍ∞Ñ ÏùëÎãµ ÌôïÏù∏ Ìï®Ïàò
bool ResponseHandler_IsTimeResponse(const char* response)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b082      	sub	sp, #8
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	6078      	str	r0, [r7, #4]
    if (response == NULL) {
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d101      	bne.n	80011ee <ResponseHandler_IsTimeResponse+0x12>
        return false;
 80011ea:	2300      	movs	r3, #0
 80011ec:	e013      	b.n	8001216 <ResponseHandler_IsTimeResponse+0x3a>
    }
    
    return (strstr(response, "LTIME:") != NULL || strstr(response, "LTIME=") != NULL);
 80011ee:	490c      	ldr	r1, [pc, #48]	@ (8001220 <ResponseHandler_IsTimeResponse+0x44>)
 80011f0:	6878      	ldr	r0, [r7, #4]
 80011f2:	f016 fd57 	bl	8017ca4 <strstr>
 80011f6:	4603      	mov	r3, r0
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d106      	bne.n	800120a <ResponseHandler_IsTimeResponse+0x2e>
 80011fc:	4909      	ldr	r1, [pc, #36]	@ (8001224 <ResponseHandler_IsTimeResponse+0x48>)
 80011fe:	6878      	ldr	r0, [r7, #4]
 8001200:	f016 fd50 	bl	8017ca4 <strstr>
 8001204:	4603      	mov	r3, r0
 8001206:	2b00      	cmp	r3, #0
 8001208:	d001      	beq.n	800120e <ResponseHandler_IsTimeResponse+0x32>
 800120a:	2301      	movs	r3, #1
 800120c:	e000      	b.n	8001210 <ResponseHandler_IsTimeResponse+0x34>
 800120e:	2300      	movs	r3, #0
 8001210:	f003 0301 	and.w	r3, r3, #1
 8001214:	b2db      	uxtb	r3, r3
}
 8001216:	4618      	mov	r0, r3
 8001218:	3708      	adds	r7, #8
 800121a:	46bd      	mov	sp, r7
 800121c:	bd80      	pop	{r7, pc}
 800121e:	bf00      	nop
 8001220:	0801a100 	.word	0x0801a100
 8001224:	0801a108 	.word	0x0801a108

08001228 <ConvertUTCToKST>:

// ÌïúÍµ≠ ÏãúÍ∞ÑÎåÄ(UTC+9) Î≥¥Ï†ï Ìï®Ïàò
static void ConvertUTCToKST(char* time_str) {
 8001228:	b5b0      	push	{r4, r5, r7, lr}
 800122a:	b09a      	sub	sp, #104	@ 0x68
 800122c:	af06      	add	r7, sp, #24
 800122e:	6078      	str	r0, [r7, #4]
    int hour, min, sec, month, day, year;
    
    // "01h51m37s on 07/29/2025" ÌòïÏãùÏóêÏÑú ÏãúÍ∞Ñ Ï∂îÏ∂ú
    if (sscanf(time_str, "%dh%dm%ds on %d/%d/%d", 
 8001230:	f107 0148 	add.w	r1, r7, #72	@ 0x48
 8001234:	f107 024c 	add.w	r2, r7, #76	@ 0x4c
 8001238:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800123c:	9303      	str	r3, [sp, #12]
 800123e:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8001242:	9302      	str	r3, [sp, #8]
 8001244:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001248:	9301      	str	r3, [sp, #4]
 800124a:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 800124e:	9300      	str	r3, [sp, #0]
 8001250:	460b      	mov	r3, r1
 8001252:	4936      	ldr	r1, [pc, #216]	@ (800132c <ConvertUTCToKST+0x104>)
 8001254:	6878      	ldr	r0, [r7, #4]
 8001256:	f016 fc4f 	bl	8017af8 <siscanf>
 800125a:	4603      	mov	r3, r0
 800125c:	2b06      	cmp	r3, #6
 800125e:	d161      	bne.n	8001324 <ConvertUTCToKST+0xfc>
               &hour, &min, &sec, &month, &day, &year) == 6) {
        
        // ÌïúÍµ≠ ÏãúÍ∞ÑÎåÄÎ°ú Î≥¥Ï†ï (UTC+9)
        hour += 9;
 8001260:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001262:	3309      	adds	r3, #9
 8001264:	64fb      	str	r3, [r7, #76]	@ 0x4c
        
        // ÎÇ†Ïßú ÎÑòÏñ¥Í∞ÄÎäî Í≤ΩÏö∞ Ï≤òÎ¶¨
        if (hour >= 24) {
 8001266:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001268:	2b17      	cmp	r3, #23
 800126a:	dd4a      	ble.n	8001302 <ConvertUTCToKST+0xda>
            hour -= 24;
 800126c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800126e:	3b18      	subs	r3, #24
 8001270:	64fb      	str	r3, [r7, #76]	@ 0x4c
            day += 1;
 8001272:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001274:	3301      	adds	r3, #1
 8001276:	63fb      	str	r3, [r7, #60]	@ 0x3c
            
            // ÏõîÎßê Ï≤òÎ¶¨ (Í∞ÑÎã®Ìïú Î≤ÑÏ†Ñ)
            int days_in_month[] = {31, 28, 31, 30, 31, 30, 31, 31, 30, 31, 30, 31};
 8001278:	4b2d      	ldr	r3, [pc, #180]	@ (8001330 <ConvertUTCToKST+0x108>)
 800127a:	f107 0408 	add.w	r4, r7, #8
 800127e:	461d      	mov	r5, r3
 8001280:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001282:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001284:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001286:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001288:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800128c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
            if (year % 4 == 0 && (year % 100 != 0 || year % 400 == 0)) {
 8001290:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001292:	f003 0303 	and.w	r3, r3, #3
 8001296:	2b00      	cmp	r3, #0
 8001298:	d11c      	bne.n	80012d4 <ConvertUTCToKST+0xac>
 800129a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800129c:	4b25      	ldr	r3, [pc, #148]	@ (8001334 <ConvertUTCToKST+0x10c>)
 800129e:	fb83 1302 	smull	r1, r3, r3, r2
 80012a2:	1159      	asrs	r1, r3, #5
 80012a4:	17d3      	asrs	r3, r2, #31
 80012a6:	1acb      	subs	r3, r1, r3
 80012a8:	2164      	movs	r1, #100	@ 0x64
 80012aa:	fb01 f303 	mul.w	r3, r1, r3
 80012ae:	1ad3      	subs	r3, r2, r3
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d10d      	bne.n	80012d0 <ConvertUTCToKST+0xa8>
 80012b4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80012b6:	4b1f      	ldr	r3, [pc, #124]	@ (8001334 <ConvertUTCToKST+0x10c>)
 80012b8:	fb83 1302 	smull	r1, r3, r3, r2
 80012bc:	11d9      	asrs	r1, r3, #7
 80012be:	17d3      	asrs	r3, r2, #31
 80012c0:	1acb      	subs	r3, r1, r3
 80012c2:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 80012c6:	fb01 f303 	mul.w	r3, r1, r3
 80012ca:	1ad3      	subs	r3, r2, r3
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d101      	bne.n	80012d4 <ConvertUTCToKST+0xac>
                days_in_month[1] = 29; // Ïú§ÎÖÑ
 80012d0:	231d      	movs	r3, #29
 80012d2:	60fb      	str	r3, [r7, #12]
            }
            
            if (day > days_in_month[month - 1]) {
 80012d4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80012d6:	3b01      	subs	r3, #1
 80012d8:	009b      	lsls	r3, r3, #2
 80012da:	3350      	adds	r3, #80	@ 0x50
 80012dc:	443b      	add	r3, r7
 80012de:	f853 2c48 	ldr.w	r2, [r3, #-72]
 80012e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80012e4:	429a      	cmp	r2, r3
 80012e6:	da0c      	bge.n	8001302 <ConvertUTCToKST+0xda>
                day = 1;
 80012e8:	2301      	movs	r3, #1
 80012ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
                month += 1;
 80012ec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80012ee:	3301      	adds	r3, #1
 80012f0:	643b      	str	r3, [r7, #64]	@ 0x40
                if (month > 12) {
 80012f2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80012f4:	2b0c      	cmp	r3, #12
 80012f6:	dd04      	ble.n	8001302 <ConvertUTCToKST+0xda>
                    month = 1;
 80012f8:	2301      	movs	r3, #1
 80012fa:	643b      	str	r3, [r7, #64]	@ 0x40
                    year += 1;
 80012fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80012fe:	3301      	adds	r3, #1
 8001300:	63bb      	str	r3, [r7, #56]	@ 0x38
                }
            }
        }
        
        // ÌïúÍµ≠ ÏãúÍ∞ÑÏúºÎ°ú ÏàòÏ†ïÎêú ÏãúÍ∞Ñ Î¨∏ÏûêÏó¥ Ïû¨Íµ¨ÏÑ±
        snprintf(time_str, 64, "%02dh%02dm%02ds on %02d/%02d/%d (KST)", 
 8001302:	6cfd      	ldr	r5, [r7, #76]	@ 0x4c
 8001304:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001306:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001308:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800130a:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800130c:	6bbc      	ldr	r4, [r7, #56]	@ 0x38
 800130e:	9404      	str	r4, [sp, #16]
 8001310:	9003      	str	r0, [sp, #12]
 8001312:	9102      	str	r1, [sp, #8]
 8001314:	9201      	str	r2, [sp, #4]
 8001316:	9300      	str	r3, [sp, #0]
 8001318:	462b      	mov	r3, r5
 800131a:	4a07      	ldr	r2, [pc, #28]	@ (8001338 <ConvertUTCToKST+0x110>)
 800131c:	2140      	movs	r1, #64	@ 0x40
 800131e:	6878      	ldr	r0, [r7, #4]
 8001320:	f016 fb92 	bl	8017a48 <sniprintf>
                 hour, min, sec, month, day, year);
    }
}
 8001324:	bf00      	nop
 8001326:	3750      	adds	r7, #80	@ 0x50
 8001328:	46bd      	mov	sp, r7
 800132a:	bdb0      	pop	{r4, r5, r7, pc}
 800132c:	0801a110 	.word	0x0801a110
 8001330:	0801a150 	.word	0x0801a150
 8001334:	51eb851f 	.word	0x51eb851f
 8001338:	0801a128 	.word	0x0801a128

0800133c <ResponseHandler_ParseTimeResponse>:

// ÏãúÍ∞Ñ ÏùëÎãµ ÌååÏã± Î∞è Ï†ÄÏû• Ìï®Ïàò
void ResponseHandler_ParseTimeResponse(const char* response)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b084      	sub	sp, #16
 8001340:	af00      	add	r7, sp, #0
 8001342:	6078      	str	r0, [r7, #4]
    if (response == NULL || !ResponseHandler_IsTimeResponse(response)) {
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	2b00      	cmp	r3, #0
 8001348:	d05f      	beq.n	800140a <ResponseHandler_ParseTimeResponse+0xce>
 800134a:	6878      	ldr	r0, [r7, #4]
 800134c:	f7ff ff46 	bl	80011dc <ResponseHandler_IsTimeResponse>
 8001350:	4603      	mov	r3, r0
 8001352:	f083 0301 	eor.w	r3, r3, #1
 8001356:	b2db      	uxtb	r3, r3
 8001358:	2b00      	cmp	r3, #0
 800135a:	d156      	bne.n	800140a <ResponseHandler_ParseTimeResponse+0xce>
        return;
    }
    
    LOG_DEBUG("[ResponseHandler] Parsing time response: '%s'", response);
 800135c:	687a      	ldr	r2, [r7, #4]
 800135e:	492d      	ldr	r1, [pc, #180]	@ (8001414 <ResponseHandler_ParseTimeResponse+0xd8>)
 8001360:	2000      	movs	r0, #0
 8001362:	f004 f9c5 	bl	80056f0 <LOGGER_SendFormatted>
    
    // LTIME ÏùëÎãµÏóêÏÑú ÏãúÍ∞Ñ Ï†ïÎ≥¥ Ï∂îÏ∂ú (LTIME: ÎòêÎäî LTIME= ÌòïÏãù Î™®Îëê ÏßÄÏõê)
    const char* time_start = strstr(response, "LTIME:");
 8001366:	492c      	ldr	r1, [pc, #176]	@ (8001418 <ResponseHandler_ParseTimeResponse+0xdc>)
 8001368:	6878      	ldr	r0, [r7, #4]
 800136a:	f016 fc9b 	bl	8017ca4 <strstr>
 800136e:	60f8      	str	r0, [r7, #12]
    if (time_start != NULL) {
 8001370:	68fb      	ldr	r3, [r7, #12]
 8001372:	2b00      	cmp	r3, #0
 8001374:	d003      	beq.n	800137e <ResponseHandler_ParseTimeResponse+0x42>
        // "LTIME: 14h25m30s on 01/29/2025" ÌòïÌÉúÏóêÏÑú ÏãúÍ∞Ñ Î∂ÄÎ∂Ñ Ï∂îÏ∂ú
        time_start += 6; // "LTIME:" Î∂ÄÎ∂Ñ Í±¥ÎÑàÎõ∞Í∏∞
 8001376:	68fb      	ldr	r3, [r7, #12]
 8001378:	3306      	adds	r3, #6
 800137a:	60fb      	str	r3, [r7, #12]
 800137c:	e00a      	b.n	8001394 <ResponseHandler_ParseTimeResponse+0x58>
    } else {
        time_start = strstr(response, "LTIME=");
 800137e:	4927      	ldr	r1, [pc, #156]	@ (800141c <ResponseHandler_ParseTimeResponse+0xe0>)
 8001380:	6878      	ldr	r0, [r7, #4]
 8001382:	f016 fc8f 	bl	8017ca4 <strstr>
 8001386:	60f8      	str	r0, [r7, #12]
        if (time_start != NULL) {
 8001388:	68fb      	ldr	r3, [r7, #12]
 800138a:	2b00      	cmp	r3, #0
 800138c:	d002      	beq.n	8001394 <ResponseHandler_ParseTimeResponse+0x58>
            // "AT+LTIME=00h00m28s on 01/01/19" ÌòïÌÉúÏóêÏÑú ÏãúÍ∞Ñ Î∂ÄÎ∂Ñ Ï∂îÏ∂ú
            time_start += 6; // "LTIME=" Î∂ÄÎ∂Ñ Í±¥ÎÑàÎõ∞Í∏∞
 800138e:	68fb      	ldr	r3, [r7, #12]
 8001390:	3306      	adds	r3, #6
 8001392:	60fb      	str	r3, [r7, #12]
        }
    }
    
    if (time_start != NULL) {
 8001394:	68fb      	ldr	r3, [r7, #12]
 8001396:	2b00      	cmp	r3, #0
 8001398:	d038      	beq.n	800140c <ResponseHandler_ParseTimeResponse+0xd0>
        
        // ÏïûÏ™Ω Í≥µÎ∞± Ï†úÍ±∞
        while (*time_start == ' ') {
 800139a:	e002      	b.n	80013a2 <ResponseHandler_ParseTimeResponse+0x66>
            time_start++;
 800139c:	68fb      	ldr	r3, [r7, #12]
 800139e:	3301      	adds	r3, #1
 80013a0:	60fb      	str	r3, [r7, #12]
        while (*time_start == ' ') {
 80013a2:	68fb      	ldr	r3, [r7, #12]
 80013a4:	781b      	ldrb	r3, [r3, #0]
 80013a6:	2b20      	cmp	r3, #32
 80013a8:	d0f8      	beq.n	800139c <ResponseHandler_ParseTimeResponse+0x60>
        }
        
        // Ï†ÑÏó≠ Î≥ÄÏàòÏóê ÏãúÍ∞Ñ Ï†ïÎ≥¥ Ï†ÄÏû• (Í∞úÌñâ Î¨∏Ïûê Ï†úÍ±∞)
        strncpy(g_network_time, time_start, sizeof(g_network_time) - 1);
 80013aa:	223f      	movs	r2, #63	@ 0x3f
 80013ac:	68f9      	ldr	r1, [r7, #12]
 80013ae:	481c      	ldr	r0, [pc, #112]	@ (8001420 <ResponseHandler_ParseTimeResponse+0xe4>)
 80013b0:	f016 fc65 	bl	8017c7e <strncpy>
        g_network_time[sizeof(g_network_time) - 1] = '\0';
 80013b4:	4b1a      	ldr	r3, [pc, #104]	@ (8001420 <ResponseHandler_ParseTimeResponse+0xe4>)
 80013b6:	2200      	movs	r2, #0
 80013b8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
        
        // Í∞úÌñâ Î¨∏Ïûê Ï†úÍ±∞
        char* newline = strchr(g_network_time, '\r');
 80013bc:	210d      	movs	r1, #13
 80013be:	4818      	ldr	r0, [pc, #96]	@ (8001420 <ResponseHandler_ParseTimeResponse+0xe4>)
 80013c0:	f016 fc50 	bl	8017c64 <strchr>
 80013c4:	60b8      	str	r0, [r7, #8]
        if (newline) *newline = '\0';
 80013c6:	68bb      	ldr	r3, [r7, #8]
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d002      	beq.n	80013d2 <ResponseHandler_ParseTimeResponse+0x96>
 80013cc:	68bb      	ldr	r3, [r7, #8]
 80013ce:	2200      	movs	r2, #0
 80013d0:	701a      	strb	r2, [r3, #0]
        newline = strchr(g_network_time, '\n');
 80013d2:	210a      	movs	r1, #10
 80013d4:	4812      	ldr	r0, [pc, #72]	@ (8001420 <ResponseHandler_ParseTimeResponse+0xe4>)
 80013d6:	f016 fc45 	bl	8017c64 <strchr>
 80013da:	60b8      	str	r0, [r7, #8]
        if (newline) *newline = '\0';
 80013dc:	68bb      	ldr	r3, [r7, #8]
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d002      	beq.n	80013e8 <ResponseHandler_ParseTimeResponse+0xac>
 80013e2:	68bb      	ldr	r3, [r7, #8]
 80013e4:	2200      	movs	r2, #0
 80013e6:	701a      	strb	r2, [r3, #0]
        
        // ÌïúÍµ≠ ÏãúÍ∞ÑÎåÄÎ°ú Î≥¥Ï†ï
        ConvertUTCToKST(g_network_time);
 80013e8:	480d      	ldr	r0, [pc, #52]	@ (8001420 <ResponseHandler_ParseTimeResponse+0xe4>)
 80013ea:	f7ff ff1d 	bl	8001228 <ConvertUTCToKST>
        
        g_time_synchronized = true;
 80013ee:	4b0d      	ldr	r3, [pc, #52]	@ (8001424 <ResponseHandler_ParseTimeResponse+0xe8>)
 80013f0:	2201      	movs	r2, #1
 80013f2:	701a      	strb	r2, [r3, #0]
        
        LOG_WARN("[LoRa] üïê Network time synchronized (KST): %s", g_network_time);
 80013f4:	4a0a      	ldr	r2, [pc, #40]	@ (8001420 <ResponseHandler_ParseTimeResponse+0xe4>)
 80013f6:	490c      	ldr	r1, [pc, #48]	@ (8001428 <ResponseHandler_ParseTimeResponse+0xec>)
 80013f8:	2002      	movs	r0, #2
 80013fa:	f004 f979 	bl	80056f0 <LOGGER_SendFormatted>
        LOG_WARN("[TIMESTAMP] Korean time: %s", g_network_time);
 80013fe:	4a08      	ldr	r2, [pc, #32]	@ (8001420 <ResponseHandler_ParseTimeResponse+0xe4>)
 8001400:	490a      	ldr	r1, [pc, #40]	@ (800142c <ResponseHandler_ParseTimeResponse+0xf0>)
 8001402:	2002      	movs	r0, #2
 8001404:	f004 f974 	bl	80056f0 <LOGGER_SendFormatted>
 8001408:	e000      	b.n	800140c <ResponseHandler_ParseTimeResponse+0xd0>
        return;
 800140a:	bf00      	nop
    }
}
 800140c:	3710      	adds	r7, #16
 800140e:	46bd      	mov	sp, r7
 8001410:	bd80      	pop	{r7, pc}
 8001412:	bf00      	nop
 8001414:	0801a180 	.word	0x0801a180
 8001418:	0801a100 	.word	0x0801a100
 800141c:	0801a108 	.word	0x0801a108
 8001420:	2000023c 	.word	0x2000023c
 8001424:	2000027c 	.word	0x2000027c
 8001428:	0801a1b0 	.word	0x0801a1b0
 800142c:	0801a1e0 	.word	0x0801a1e0

08001430 <ResponseHandler_GetNetworkTime>:

// ÌòÑÏû¨ Ï†ÄÏû•Îêú ÎÑ§Ìä∏ÏõåÌÅ¨ ÏãúÍ∞Ñ Î∞òÌôò
const char* ResponseHandler_GetNetworkTime(void)
{
 8001430:	b480      	push	{r7}
 8001432:	af00      	add	r7, sp, #0
    if (g_time_synchronized) {
 8001434:	4b05      	ldr	r3, [pc, #20]	@ (800144c <ResponseHandler_GetNetworkTime+0x1c>)
 8001436:	781b      	ldrb	r3, [r3, #0]
 8001438:	2b00      	cmp	r3, #0
 800143a:	d001      	beq.n	8001440 <ResponseHandler_GetNetworkTime+0x10>
        return g_network_time;
 800143c:	4b04      	ldr	r3, [pc, #16]	@ (8001450 <ResponseHandler_GetNetworkTime+0x20>)
 800143e:	e000      	b.n	8001442 <ResponseHandler_GetNetworkTime+0x12>
    }
    return NULL;
 8001440:	2300      	movs	r3, #0
}
 8001442:	4618      	mov	r0, r3
 8001444:	46bd      	mov	sp, r7
 8001446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144a:	4770      	bx	lr
 800144c:	2000027c 	.word	0x2000027c
 8001450:	2000023c 	.word	0x2000023c

08001454 <ResponseHandler_IsTimeSynchronized>:

// ÏãúÍ∞Ñ ÎèôÍ∏∞Ìôî ÏÉÅÌÉú ÌôïÏù∏
bool ResponseHandler_IsTimeSynchronized(void)
{
 8001454:	b480      	push	{r7}
 8001456:	af00      	add	r7, sp, #0
    return g_time_synchronized;
 8001458:	4b03      	ldr	r3, [pc, #12]	@ (8001468 <ResponseHandler_IsTimeSynchronized+0x14>)
 800145a:	781b      	ldrb	r3, [r3, #0]
}
 800145c:	4618      	mov	r0, r3
 800145e:	46bd      	mov	sp, r7
 8001460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001464:	4770      	bx	lr
 8001466:	bf00      	nop
 8001468:	2000027c 	.word	0x2000027c

0800146c <SCB_CleanInvalidateDCache>:
/**
  \brief   Clean & Invalidate D-Cache
  \details Cleans and Invalidates D-Cache
  */
__STATIC_INLINE void SCB_CleanInvalidateDCache (void)
{
 800146c:	b480      	push	{r7}
 800146e:	b085      	sub	sp, #20
 8001470:	af00      	add	r7, sp, #0
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 8001472:	4b1b      	ldr	r3, [pc, #108]	@ (80014e0 <SCB_CleanInvalidateDCache+0x74>)
 8001474:	2200      	movs	r2, #0
 8001476:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800147a:	f3bf 8f4f 	dsb	sy
}
 800147e:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 8001480:	4b17      	ldr	r3, [pc, #92]	@ (80014e0 <SCB_CleanInvalidateDCache+0x74>)
 8001482:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001486:	607b      	str	r3, [r7, #4]

                                            /* clean & invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	0b5b      	lsrs	r3, r3, #13
 800148c:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8001490:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	08db      	lsrs	r3, r3, #3
 8001496:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800149a:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) |
 800149c:	68fb      	ldr	r3, [r7, #12]
 800149e:	015a      	lsls	r2, r3, #5
 80014a0:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
 80014a4:	4013      	ands	r3, r2
                       ((ways << SCB_DCCISW_WAY_Pos) & SCB_DCCISW_WAY_Msk)  );
 80014a6:	68ba      	ldr	r2, [r7, #8]
 80014a8:	0792      	lsls	r2, r2, #30
        SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) |
 80014aa:	490d      	ldr	r1, [pc, #52]	@ (80014e0 <SCB_CleanInvalidateDCache+0x74>)
 80014ac:	4313      	orrs	r3, r2
 80014ae:	f8c1 3274 	str.w	r3, [r1, #628]	@ 0x274
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 80014b2:	68bb      	ldr	r3, [r7, #8]
 80014b4:	1e5a      	subs	r2, r3, #1
 80014b6:	60ba      	str	r2, [r7, #8]
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d1ef      	bne.n	800149c <SCB_CleanInvalidateDCache+0x30>
    } while(sets-- != 0U);
 80014bc:	68fb      	ldr	r3, [r7, #12]
 80014be:	1e5a      	subs	r2, r3, #1
 80014c0:	60fa      	str	r2, [r7, #12]
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d1e5      	bne.n	8001492 <SCB_CleanInvalidateDCache+0x26>
  __ASM volatile ("dsb 0xF":::"memory");
 80014c6:	f3bf 8f4f 	dsb	sy
}
 80014ca:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80014cc:	f3bf 8f6f 	isb	sy
}
 80014d0:	bf00      	nop

    __DSB();
    __ISB();
  #endif
}
 80014d2:	bf00      	nop
 80014d4:	3714      	adds	r7, #20
 80014d6:	46bd      	mov	sp, r7
 80014d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014dc:	4770      	bx	lr
 80014de:	bf00      	nop
 80014e0:	e000ed00 	.word	0xe000ed00

080014e4 <_generate_log_filename>:
#endif

// ÎÇ¥Î∂Ä Ìï®Ïàò Íµ¨ÌòÑ - Ìï®Ïàò Ìò∏Ï∂ú ÏàúÏÑúÏóê ÎßûÍ≤å Î∞∞Ïπò
#ifdef STM32F746xx
static int _generate_log_filename(char* filename, size_t max_len)
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	f5ad 7d50 	sub.w	sp, sp, #832	@ 0x340
 80014ea:	af00      	add	r7, sp, #0
 80014ec:	f507 7350 	add.w	r3, r7, #832	@ 0x340
 80014f0:	f5a3 734f 	sub.w	r3, r3, #828	@ 0x33c
 80014f4:	6018      	str	r0, [r3, #0]
 80014f6:	f507 7350 	add.w	r3, r7, #832	@ 0x340
 80014fa:	f5a3 7350 	sub.w	r3, r3, #832	@ 0x340
 80014fe:	6019      	str	r1, [r3, #0]
    // 8.3 ÌòïÏãù ÌååÏùºÎ™Ö ÏÉùÏÑ± - Í∏∞Ï°¥ ÌååÏùº ÌôïÏù∏ÌïòÏó¨ Ï§ëÎ≥µ Î∞©ÏßÄ
    static int file_counter = 0;  // 0Î∂ÄÌÑ∞ ÏãúÏûëÌïòÏó¨ Ï≤´ Î≤àÏß∏ Ìò∏Ï∂úÏóêÏÑú 1Î°ú ÏÑ§Ï†ï
    
    // Ï≤´ Î≤àÏß∏ Ìò∏Ï∂úÏóêÏÑúÎßå Í∏∞Ï°¥ ÌååÏùº ÌôïÏù∏
    if (file_counter == 0) {
 8001500:	4b48      	ldr	r3, [pc, #288]	@ (8001624 <_generate_log_filename+0x140>)
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	2b00      	cmp	r3, #0
 8001506:	d14a      	bne.n	800159e <_generate_log_filename+0xba>
        file_counter = 1;
 8001508:	4b46      	ldr	r3, [pc, #280]	@ (8001624 <_generate_log_filename+0x140>)
 800150a:	2201      	movs	r2, #1
 800150c:	601a      	str	r2, [r3, #0]
        
        // Í∏∞Ï°¥ ÌååÏùºÎì§ ÌôïÏù∏ÌïòÏó¨ Îã§Ïùå Î≤àÌò∏ Ï∞æÍ∏∞
        for (int i = 1; i <= 9999; i++) {
 800150e:	2301      	movs	r3, #1
 8001510:	f8c7 333c 	str.w	r3, [r7, #828]	@ 0x33c
 8001514:	e034      	b.n	8001580 <_generate_log_filename+0x9c>
            char test_filename[256];
            FIL test_file;
            
            if (g_directory_available) {
 8001516:	4b44      	ldr	r3, [pc, #272]	@ (8001628 <_generate_log_filename+0x144>)
 8001518:	781b      	ldrb	r3, [r3, #0]
 800151a:	2b00      	cmp	r3, #0
 800151c:	d009      	beq.n	8001532 <_generate_log_filename+0x4e>
                snprintf(test_filename, sizeof(test_filename), "lora_logs/LORA%04d.TXT", i);
 800151e:	f107 0008 	add.w	r0, r7, #8
 8001522:	f8d7 333c 	ldr.w	r3, [r7, #828]	@ 0x33c
 8001526:	4a41      	ldr	r2, [pc, #260]	@ (800162c <_generate_log_filename+0x148>)
 8001528:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800152c:	f016 fa8c 	bl	8017a48 <sniprintf>
 8001530:	e008      	b.n	8001544 <_generate_log_filename+0x60>
            } else {
                snprintf(test_filename, sizeof(test_filename), "LORA%04d.TXT", i);
 8001532:	f107 0008 	add.w	r0, r7, #8
 8001536:	f8d7 333c 	ldr.w	r3, [r7, #828]	@ 0x33c
 800153a:	4a3d      	ldr	r2, [pc, #244]	@ (8001630 <_generate_log_filename+0x14c>)
 800153c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001540:	f016 fa82 	bl	8017a48 <sniprintf>
            }
            
            // ÌååÏùºÏù¥ Ï°¥Ïû¨ÌïòÎäîÏßÄ ÌôïÏù∏
            FRESULT test_result = f_open(&test_file, test_filename, FA_READ);
 8001544:	f107 0108 	add.w	r1, r7, #8
 8001548:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800154c:	2201      	movs	r2, #1
 800154e:	4618      	mov	r0, r3
 8001550:	f012 fb8a 	bl	8013c68 <f_open>
 8001554:	4603      	mov	r3, r0
 8001556:	f887 3337 	strb.w	r3, [r7, #823]	@ 0x337
            if (test_result == FR_OK) {
 800155a:	f897 3337 	ldrb.w	r3, [r7, #823]	@ 0x337
 800155e:	2b00      	cmp	r3, #0
 8001560:	d115      	bne.n	800158e <_generate_log_filename+0xaa>
                f_close(&test_file);
 8001562:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8001566:	4618      	mov	r0, r3
 8001568:	f012 fefc 	bl	8014364 <f_close>
                file_counter = i + 1;  // Îã§Ïùå Î≤àÌò∏Î°ú ÏÑ§Ï†ï
 800156c:	f8d7 333c 	ldr.w	r3, [r7, #828]	@ 0x33c
 8001570:	3301      	adds	r3, #1
 8001572:	4a2c      	ldr	r2, [pc, #176]	@ (8001624 <_generate_log_filename+0x140>)
 8001574:	6013      	str	r3, [r2, #0]
        for (int i = 1; i <= 9999; i++) {
 8001576:	f8d7 333c 	ldr.w	r3, [r7, #828]	@ 0x33c
 800157a:	3301      	adds	r3, #1
 800157c:	f8c7 333c 	str.w	r3, [r7, #828]	@ 0x33c
 8001580:	f8d7 333c 	ldr.w	r3, [r7, #828]	@ 0x33c
 8001584:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001588:	4293      	cmp	r3, r2
 800158a:	ddc4      	ble.n	8001516 <_generate_log_filename+0x32>
 800158c:	e000      	b.n	8001590 <_generate_log_filename+0xac>
            } else {
                break;  // ÌååÏùºÏù¥ ÏóÜÏúºÎ©¥ ÌòÑÏû¨ Î≤àÌò∏ ÏÇ¨Ïö©
 800158e:	bf00      	nop
            }
        }
        
        LOG_DEBUG("[SDStorage] Auto-detected next log file number: %d", file_counter);
 8001590:	4b24      	ldr	r3, [pc, #144]	@ (8001624 <_generate_log_filename+0x140>)
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	461a      	mov	r2, r3
 8001596:	4927      	ldr	r1, [pc, #156]	@ (8001634 <_generate_log_filename+0x150>)
 8001598:	2000      	movs	r0, #0
 800159a:	f004 f8a9 	bl	80056f0 <LOGGER_SendFormatted>
    }
    
    // ÎîîÎ†âÌÜ†Î¶¨ ÏÇ¨Ïö© Í∞ÄÎä• Ïó¨Î∂ÄÏóê Îî∞Îùº Í≤ΩÎ°ú Í≤∞Ï†ï
    int result;
    if (g_directory_available) {
 800159e:	4b22      	ldr	r3, [pc, #136]	@ (8001628 <_generate_log_filename+0x144>)
 80015a0:	781b      	ldrb	r3, [r3, #0]
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d011      	beq.n	80015ca <_generate_log_filename+0xe6>
        // lora_logs ÎîîÎ†âÌÜ†Î¶¨Ïóê ÌååÏùº ÏÉùÏÑ± (TXT ÌòïÏãù)
        result = snprintf(filename, max_len, "lora_logs/LORA%04d.TXT", file_counter);
 80015a6:	4b1f      	ldr	r3, [pc, #124]	@ (8001624 <_generate_log_filename+0x140>)
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	f507 7250 	add.w	r2, r7, #832	@ 0x340
 80015ae:	f5a2 7150 	sub.w	r1, r2, #832	@ 0x340
 80015b2:	f507 7250 	add.w	r2, r7, #832	@ 0x340
 80015b6:	f5a2 704f 	sub.w	r0, r2, #828	@ 0x33c
 80015ba:	4a1c      	ldr	r2, [pc, #112]	@ (800162c <_generate_log_filename+0x148>)
 80015bc:	6809      	ldr	r1, [r1, #0]
 80015be:	6800      	ldr	r0, [r0, #0]
 80015c0:	f016 fa42 	bl	8017a48 <sniprintf>
 80015c4:	f8c7 0338 	str.w	r0, [r7, #824]	@ 0x338
 80015c8:	e010      	b.n	80015ec <_generate_log_filename+0x108>
    } else {
        // Î£®Ìä∏ ÎîîÎ†âÌÜ†Î¶¨Ïóê ÌååÏùº ÏÉùÏÑ± (TXT ÌòïÏãù)
        result = snprintf(filename, max_len, "LORA%04d.TXT", file_counter);
 80015ca:	4b16      	ldr	r3, [pc, #88]	@ (8001624 <_generate_log_filename+0x140>)
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	f507 7250 	add.w	r2, r7, #832	@ 0x340
 80015d2:	f5a2 7150 	sub.w	r1, r2, #832	@ 0x340
 80015d6:	f507 7250 	add.w	r2, r7, #832	@ 0x340
 80015da:	f5a2 704f 	sub.w	r0, r2, #828	@ 0x33c
 80015de:	4a14      	ldr	r2, [pc, #80]	@ (8001630 <_generate_log_filename+0x14c>)
 80015e0:	6809      	ldr	r1, [r1, #0]
 80015e2:	6800      	ldr	r0, [r0, #0]
 80015e4:	f016 fa30 	bl	8017a48 <sniprintf>
 80015e8:	f8c7 0338 	str.w	r0, [r7, #824]	@ 0x338
    }
    
    file_counter++;
 80015ec:	4b0d      	ldr	r3, [pc, #52]	@ (8001624 <_generate_log_filename+0x140>)
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	3301      	adds	r3, #1
 80015f2:	4a0c      	ldr	r2, [pc, #48]	@ (8001624 <_generate_log_filename+0x140>)
 80015f4:	6013      	str	r3, [r2, #0]
    
    if (result < 0 || (size_t)result >= max_len) {
 80015f6:	f8d7 3338 	ldr.w	r3, [r7, #824]	@ 0x338
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	db08      	blt.n	8001610 <_generate_log_filename+0x12c>
 80015fe:	f8d7 3338 	ldr.w	r3, [r7, #824]	@ 0x338
 8001602:	f507 7250 	add.w	r2, r7, #832	@ 0x340
 8001606:	f5a2 7250 	sub.w	r2, r2, #832	@ 0x340
 800160a:	6812      	ldr	r2, [r2, #0]
 800160c:	429a      	cmp	r2, r3
 800160e:	d802      	bhi.n	8001616 <_generate_log_filename+0x132>
        return SDSTORAGE_ERROR;
 8001610:	f04f 33ff 	mov.w	r3, #4294967295
 8001614:	e000      	b.n	8001618 <_generate_log_filename+0x134>
    }
    
    return SDSTORAGE_OK;
 8001616:	2300      	movs	r3, #0
}
 8001618:	4618      	mov	r0, r3
 800161a:	f507 7750 	add.w	r7, r7, #832	@ 0x340
 800161e:	46bd      	mov	sp, r7
 8001620:	bd80      	pop	{r7, pc}
 8001622:	bf00      	nop
 8001624:	200005b8 	.word	0x200005b8
 8001628:	20000384 	.word	0x20000384
 800162c:	0801a1fc 	.word	0x0801a1fc
 8001630:	0801a214 	.word	0x0801a214
 8001634:	0801a224 	.word	0x0801a224

08001638 <_ensure_persistent_file_open>:

// ÏßÄÏÜçÏ†Å ÌååÏùº Ìï∏Îì§ Í¥ÄÎ¶¨ Ìï®ÏàòÎì§
static void _ensure_persistent_file_open(void) {
 8001638:	b580      	push	{r7, lr}
 800163a:	b082      	sub	sp, #8
 800163c:	af00      	add	r7, sp, #0
    if (!g_file_is_open || strlen(g_current_log_file) == 0) {
 800163e:	4b22      	ldr	r3, [pc, #136]	@ (80016c8 <_ensure_persistent_file_open+0x90>)
 8001640:	781b      	ldrb	r3, [r3, #0]
 8001642:	f083 0301 	eor.w	r3, r3, #1
 8001646:	b2db      	uxtb	r3, r3
 8001648:	2b00      	cmp	r3, #0
 800164a:	d103      	bne.n	8001654 <_ensure_persistent_file_open+0x1c>
 800164c:	4b1f      	ldr	r3, [pc, #124]	@ (80016cc <_ensure_persistent_file_open+0x94>)
 800164e:	781b      	ldrb	r3, [r3, #0]
 8001650:	2b00      	cmp	r3, #0
 8001652:	d135      	bne.n	80016c0 <_ensure_persistent_file_open+0x88>
        // ÌååÏùºÏù¥ Ïó¥Î†§ÏûàÏßÄ ÏïäÍ±∞ÎÇò ÌååÏùºÎ™ÖÏù¥ ÏóÜÏúºÎ©¥ ÏÉàÎ°ú Ïó¥Í∏∞
        if (g_file_is_open) {
 8001654:	4b1c      	ldr	r3, [pc, #112]	@ (80016c8 <_ensure_persistent_file_open+0x90>)
 8001656:	781b      	ldrb	r3, [r3, #0]
 8001658:	2b00      	cmp	r3, #0
 800165a:	d005      	beq.n	8001668 <_ensure_persistent_file_open+0x30>
            f_close(&g_persistent_log_file);
 800165c:	481c      	ldr	r0, [pc, #112]	@ (80016d0 <_ensure_persistent_file_open+0x98>)
 800165e:	f012 fe81 	bl	8014364 <f_close>
            g_file_is_open = false;
 8001662:	4b19      	ldr	r3, [pc, #100]	@ (80016c8 <_ensure_persistent_file_open+0x90>)
 8001664:	2200      	movs	r2, #0
 8001666:	701a      	strb	r2, [r3, #0]
        }
        
        // ÌååÏùºÎ™Ö ÏÉùÏÑ± (ÌïÑÏöîÏãú)
        if (strlen(g_current_log_file) == 0) {
 8001668:	4b18      	ldr	r3, [pc, #96]	@ (80016cc <_ensure_persistent_file_open+0x94>)
 800166a:	781b      	ldrb	r3, [r3, #0]
 800166c:	2b00      	cmp	r3, #0
 800166e:	d104      	bne.n	800167a <_ensure_persistent_file_open+0x42>
            _generate_log_filename(g_current_log_file, sizeof(g_current_log_file));
 8001670:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001674:	4815      	ldr	r0, [pc, #84]	@ (80016cc <_ensure_persistent_file_open+0x94>)
 8001676:	f7ff ff35 	bl	80014e4 <_generate_log_filename>
        }
        
        // ÌååÏùº Ïó¥Í∏∞ (append Î™®Îìú)
        FRESULT open_result = f_open(&g_persistent_log_file, g_current_log_file, FA_OPEN_APPEND | FA_WRITE);
 800167a:	2232      	movs	r2, #50	@ 0x32
 800167c:	4913      	ldr	r1, [pc, #76]	@ (80016cc <_ensure_persistent_file_open+0x94>)
 800167e:	4814      	ldr	r0, [pc, #80]	@ (80016d0 <_ensure_persistent_file_open+0x98>)
 8001680:	f012 faf2 	bl	8013c68 <f_open>
 8001684:	4603      	mov	r3, r0
 8001686:	71fb      	strb	r3, [r7, #7]
        if (open_result != FR_OK) {
 8001688:	79fb      	ldrb	r3, [r7, #7]
 800168a:	2b00      	cmp	r3, #0
 800168c:	d006      	beq.n	800169c <_ensure_persistent_file_open+0x64>
            // ÌååÏùºÏù¥ ÏóÜÏúºÎ©¥ ÏÉùÏÑ±
            open_result = f_open(&g_persistent_log_file, g_current_log_file, FA_CREATE_ALWAYS | FA_WRITE);
 800168e:	220a      	movs	r2, #10
 8001690:	490e      	ldr	r1, [pc, #56]	@ (80016cc <_ensure_persistent_file_open+0x94>)
 8001692:	480f      	ldr	r0, [pc, #60]	@ (80016d0 <_ensure_persistent_file_open+0x98>)
 8001694:	f012 fae8 	bl	8013c68 <f_open>
 8001698:	4603      	mov	r3, r0
 800169a:	71fb      	strb	r3, [r7, #7]
        }
        
        if (open_result == FR_OK) {
 800169c:	79fb      	ldrb	r3, [r7, #7]
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d108      	bne.n	80016b4 <_ensure_persistent_file_open+0x7c>
            g_file_is_open = true;
 80016a2:	4b09      	ldr	r3, [pc, #36]	@ (80016c8 <_ensure_persistent_file_open+0x90>)
 80016a4:	2201      	movs	r2, #1
 80016a6:	701a      	strb	r2, [r3, #0]
            LOG_DEBUG("[SDStorage] Persistent file opened: %s", g_current_log_file);
 80016a8:	4a08      	ldr	r2, [pc, #32]	@ (80016cc <_ensure_persistent_file_open+0x94>)
 80016aa:	490a      	ldr	r1, [pc, #40]	@ (80016d4 <_ensure_persistent_file_open+0x9c>)
 80016ac:	2000      	movs	r0, #0
 80016ae:	f004 f81f 	bl	80056f0 <LOGGER_SendFormatted>
        } else {
            LOG_ERROR("[SDStorage] Failed to open persistent file: %d", open_result);
        }
    }
}
 80016b2:	e005      	b.n	80016c0 <_ensure_persistent_file_open+0x88>
            LOG_ERROR("[SDStorage] Failed to open persistent file: %d", open_result);
 80016b4:	79fb      	ldrb	r3, [r7, #7]
 80016b6:	461a      	mov	r2, r3
 80016b8:	4907      	ldr	r1, [pc, #28]	@ (80016d8 <_ensure_persistent_file_open+0xa0>)
 80016ba:	2003      	movs	r0, #3
 80016bc:	f004 f818 	bl	80056f0 <LOGGER_SendFormatted>
}
 80016c0:	bf00      	nop
 80016c2:	3708      	adds	r7, #8
 80016c4:	46bd      	mov	sp, r7
 80016c6:	bd80      	pop	{r7, pc}
 80016c8:	200005b4 	.word	0x200005b4
 80016cc:	20000280 	.word	0x20000280
 80016d0:	20000388 	.word	0x20000388
 80016d4:	0801a258 	.word	0x0801a258
 80016d8:	0801a280 	.word	0x0801a280

080016dc <_close_persistent_file>:

static void _close_persistent_file(void) {
 80016dc:	b580      	push	{r7, lr}
 80016de:	af00      	add	r7, sp, #0
    if (g_file_is_open) {
 80016e0:	4b08      	ldr	r3, [pc, #32]	@ (8001704 <_close_persistent_file+0x28>)
 80016e2:	781b      	ldrb	r3, [r3, #0]
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d00a      	beq.n	80016fe <_close_persistent_file+0x22>
        f_close(&g_persistent_log_file);
 80016e8:	4807      	ldr	r0, [pc, #28]	@ (8001708 <_close_persistent_file+0x2c>)
 80016ea:	f012 fe3b 	bl	8014364 <f_close>
        g_file_is_open = false;
 80016ee:	4b05      	ldr	r3, [pc, #20]	@ (8001704 <_close_persistent_file+0x28>)
 80016f0:	2200      	movs	r2, #0
 80016f2:	701a      	strb	r2, [r3, #0]
        LOG_DEBUG("[SDStorage] Persistent file closed: %s", g_current_log_file);
 80016f4:	4a05      	ldr	r2, [pc, #20]	@ (800170c <_close_persistent_file+0x30>)
 80016f6:	4906      	ldr	r1, [pc, #24]	@ (8001710 <_close_persistent_file+0x34>)
 80016f8:	2000      	movs	r0, #0
 80016fa:	f003 fff9 	bl	80056f0 <LOGGER_SendFormatted>
    }
}
 80016fe:	bf00      	nop
 8001700:	bd80      	pop	{r7, pc}
 8001702:	bf00      	nop
 8001704:	200005b4 	.word	0x200005b4
 8001708:	20000388 	.word	0x20000388
 800170c:	20000280 	.word	0x20000280
 8001710:	0801a2b0 	.word	0x0801a2b0

08001714 <SDStorage_Init>:
static int _create_log_directory(void);
static void _close_persistent_file(void);
// static uint32_t _get_current_timestamp(void); - unused function removed

int SDStorage_Init(void)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	b088      	sub	sp, #32
 8001718:	af02      	add	r7, sp, #8
#ifdef STM32F746xx
    // STM32 ÌôòÍ≤Ω: FatFs Ï¥àÍ∏∞Ìôî Î∞è ÏßÑÎã®
    LOG_INFO("[SDStorage] Starting SD card initialization...");
 800171a:	49b0      	ldr	r1, [pc, #704]	@ (80019dc <SDStorage_Init+0x2c8>)
 800171c:	2001      	movs	r0, #1
 800171e:	f003 ffe7 	bl	80056f0 <LOGGER_SendFormatted>
    
    // Ï¥àÍ∏∞Ìôî Ïãú ÏßÄÏÜçÏ†Å ÌååÏùº Îã´Í∏∞
    _close_persistent_file();
 8001722:	f7ff ffdb 	bl	80016dc <_close_persistent_file>
    
    // 1. ÌïòÎìúÏõ®Ïñ¥ ÏÉÅÌÉú ÏßÑÎã® Î∞è TRANSFER ÏÉÅÌÉúÍπåÏßÄ ÎåÄÍ∏∞
    extern SD_HandleTypeDef hsd1;
    HAL_SD_CardStateTypeDef card_state = HAL_SD_GetCardState(&hsd1);
 8001726:	48ae      	ldr	r0, [pc, #696]	@ (80019e0 <SDStorage_Init+0x2cc>)
 8001728:	f00c f82c 	bl	800d784 <HAL_SD_GetCardState>
 800172c:	6178      	str	r0, [r7, #20]
    LOG_INFO("[SDStorage] Initial SD card state: %d", card_state);
 800172e:	697a      	ldr	r2, [r7, #20]
 8001730:	49ac      	ldr	r1, [pc, #688]	@ (80019e4 <SDStorage_Init+0x2d0>)
 8001732:	2001      	movs	r0, #1
 8001734:	f003 ffdc 	bl	80056f0 <LOGGER_SendFormatted>
    
    // SD Ïπ¥ÎìúÍ∞Ä TRANSFER ÏÉÅÌÉúÍ∞Ä Îê† ÎïåÍπåÏßÄ ÎåÄÍ∏∞ (ÏÑ±Í≥µ ÌîÑÎ°úÏ†ùÌä∏ Ìå®ÌÑ¥)
    int wait_count = 0;
 8001738:	2300      	movs	r3, #0
 800173a:	613b      	str	r3, [r7, #16]
    while (card_state != HAL_SD_CARD_TRANSFER && wait_count < 50) {  // ÏµúÎåÄ 5Ï¥à ÎåÄÍ∏∞
 800173c:	e010      	b.n	8001760 <SDStorage_Init+0x4c>
        LOG_INFO("[SDStorage] Waiting for SD card TRANSFER state... (attempt %d)", wait_count + 1);
 800173e:	693b      	ldr	r3, [r7, #16]
 8001740:	3301      	adds	r3, #1
 8001742:	461a      	mov	r2, r3
 8001744:	49a8      	ldr	r1, [pc, #672]	@ (80019e8 <SDStorage_Init+0x2d4>)
 8001746:	2001      	movs	r0, #1
 8001748:	f003 ffd2 	bl	80056f0 <LOGGER_SendFormatted>
        HAL_Delay(100);
 800174c:	2064      	movs	r0, #100	@ 0x64
 800174e:	f004 fe83 	bl	8006458 <HAL_Delay>
        card_state = HAL_SD_GetCardState(&hsd1);
 8001752:	48a3      	ldr	r0, [pc, #652]	@ (80019e0 <SDStorage_Init+0x2cc>)
 8001754:	f00c f816 	bl	800d784 <HAL_SD_GetCardState>
 8001758:	6178      	str	r0, [r7, #20]
        wait_count++;
 800175a:	693b      	ldr	r3, [r7, #16]
 800175c:	3301      	adds	r3, #1
 800175e:	613b      	str	r3, [r7, #16]
    while (card_state != HAL_SD_CARD_TRANSFER && wait_count < 50) {  // ÏµúÎåÄ 5Ï¥à ÎåÄÍ∏∞
 8001760:	697b      	ldr	r3, [r7, #20]
 8001762:	2b04      	cmp	r3, #4
 8001764:	d002      	beq.n	800176c <SDStorage_Init+0x58>
 8001766:	693b      	ldr	r3, [r7, #16]
 8001768:	2b31      	cmp	r3, #49	@ 0x31
 800176a:	dde8      	ble.n	800173e <SDStorage_Init+0x2a>
    }
    
    if (card_state == HAL_SD_CARD_TRANSFER) {
 800176c:	697b      	ldr	r3, [r7, #20]
 800176e:	2b04      	cmp	r3, #4
 8001770:	d128      	bne.n	80017c4 <SDStorage_Init+0xb0>
        LOG_INFO("[SDStorage] ‚úÖ SD card reached TRANSFER state successfully");
 8001772:	499e      	ldr	r1, [pc, #632]	@ (80019ec <SDStorage_Init+0x2d8>)
 8001774:	2001      	movs	r0, #1
 8001776:	f003 ffbb 	bl	80056f0 <LOGGER_SendFormatted>
        
        // SDMMC ÏóêÎü¨ ÏΩîÎìú ÏÉÅÏÑ∏ Ï≤¥ÌÅ¨ (ÏÑ±Í≥µ ÌîÑÎ°úÏ†ùÌä∏ Ìå®ÌÑ¥)
        if (hsd1.ErrorCode != HAL_SD_ERROR_NONE) {
 800177a:	4b99      	ldr	r3, [pc, #612]	@ (80019e0 <SDStorage_Init+0x2cc>)
 800177c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800177e:	2b00      	cmp	r3, #0
 8001780:	d02f      	beq.n	80017e2 <SDStorage_Init+0xce>
            LOG_WARN("[SDStorage] SDMMC ErrorCode detected: 0x%08X", hsd1.ErrorCode);
 8001782:	4b97      	ldr	r3, [pc, #604]	@ (80019e0 <SDStorage_Init+0x2cc>)
 8001784:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001786:	461a      	mov	r2, r3
 8001788:	4999      	ldr	r1, [pc, #612]	@ (80019f0 <SDStorage_Init+0x2dc>)
 800178a:	2002      	movs	r0, #2
 800178c:	f003 ffb0 	bl	80056f0 <LOGGER_SendFormatted>
            
            if (hsd1.ErrorCode & SDMMC_ERROR_TX_UNDERRUN) {
 8001790:	4b93      	ldr	r3, [pc, #588]	@ (80019e0 <SDStorage_Init+0x2cc>)
 8001792:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001794:	f003 0310 	and.w	r3, r3, #16
 8001798:	2b00      	cmp	r3, #0
 800179a:	d003      	beq.n	80017a4 <SDStorage_Init+0x90>
                LOG_WARN("[SDStorage] TX_UNDERRUN detected - clock may be too fast");
 800179c:	4995      	ldr	r1, [pc, #596]	@ (80019f4 <SDStorage_Init+0x2e0>)
 800179e:	2002      	movs	r0, #2
 80017a0:	f003 ffa6 	bl	80056f0 <LOGGER_SendFormatted>
            }
            if (hsd1.ErrorCode & SDMMC_ERROR_DATA_CRC_FAIL) {
 80017a4:	4b8e      	ldr	r3, [pc, #568]	@ (80019e0 <SDStorage_Init+0x2cc>)
 80017a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80017a8:	f003 0302 	and.w	r3, r3, #2
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d005      	beq.n	80017bc <SDStorage_Init+0xa8>
                LOG_WARN("[SDStorage] CRC_FAIL detected - cache issue possible");
 80017b0:	4991      	ldr	r1, [pc, #580]	@ (80019f8 <SDStorage_Init+0x2e4>)
 80017b2:	2002      	movs	r0, #2
 80017b4:	f003 ff9c 	bl	80056f0 <LOGGER_SendFormatted>
                SCB_CleanInvalidateDCache();
 80017b8:	f7ff fe58 	bl	800146c <SCB_CleanInvalidateDCache>
            }
            
            // ÏóêÎü¨ ÏΩîÎìú ÌÅ¥Î¶¨Ïñ¥
            hsd1.ErrorCode = HAL_SD_ERROR_NONE;
 80017bc:	4b88      	ldr	r3, [pc, #544]	@ (80019e0 <SDStorage_Init+0x2cc>)
 80017be:	2200      	movs	r2, #0
 80017c0:	639a      	str	r2, [r3, #56]	@ 0x38
 80017c2:	e00e      	b.n	80017e2 <SDStorage_Init+0xce>
        }
    } else {
        LOG_ERROR("[SDStorage] ‚ùå SD card failed to reach TRANSFER state (state: %d)", card_state);
 80017c4:	697a      	ldr	r2, [r7, #20]
 80017c6:	498d      	ldr	r1, [pc, #564]	@ (80019fc <SDStorage_Init+0x2e8>)
 80017c8:	2003      	movs	r0, #3
 80017ca:	f003 ff91 	bl	80056f0 <LOGGER_SendFormatted>
        LOG_ERROR("[SDStorage] SDMMC ErrorCode: 0x%08X", hsd1.ErrorCode);
 80017ce:	4b84      	ldr	r3, [pc, #528]	@ (80019e0 <SDStorage_Init+0x2cc>)
 80017d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80017d2:	461a      	mov	r2, r3
 80017d4:	498a      	ldr	r1, [pc, #552]	@ (8001a00 <SDStorage_Init+0x2ec>)
 80017d6:	2003      	movs	r0, #3
 80017d8:	f003 ff8a 	bl	80056f0 <LOGGER_SendFormatted>
        return SDSTORAGE_ERROR;
 80017dc:	f04f 33ff 	mov.w	r3, #4294967295
 80017e0:	e1a9      	b.n	8001b36 <SDStorage_Init+0x422>
    }
    
    DSTATUS disk_status = disk_initialize(0);
 80017e2:	2000      	movs	r0, #0
 80017e4:	f010 fe4c 	bl	8012480 <disk_initialize>
 80017e8:	4603      	mov	r3, r0
 80017ea:	71fb      	strb	r3, [r7, #7]
    LOG_INFO("[SDStorage] disk_initialize result: 0x%02X", disk_status);
 80017ec:	79fb      	ldrb	r3, [r7, #7]
 80017ee:	461a      	mov	r2, r3
 80017f0:	4984      	ldr	r1, [pc, #528]	@ (8001a04 <SDStorage_Init+0x2f0>)
 80017f2:	2001      	movs	r0, #1
 80017f4:	f003 ff7c 	bl	80056f0 <LOGGER_SendFormatted>
    
    // disk_initialize Ïã§Ìå® Ïãú Ï°∞Í∏∞ Ï¢ÖÎ£å (Î∏îÎ°úÌÇπ Î∞©ÏßÄ)
    if (disk_status != 0) {
 80017f8:	79fb      	ldrb	r3, [r7, #7]
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d00a      	beq.n	8001814 <SDStorage_Init+0x100>
        LOG_ERROR("[SDStorage] disk_initialize failed - SD card not ready");
 80017fe:	4982      	ldr	r1, [pc, #520]	@ (8001a08 <SDStorage_Init+0x2f4>)
 8001800:	2003      	movs	r0, #3
 8001802:	f003 ff75 	bl	80056f0 <LOGGER_SendFormatted>
        LOG_ERROR("[SDStorage] Possible causes: write-protected, bad card, or BSP/HAL conflict");
 8001806:	4981      	ldr	r1, [pc, #516]	@ (8001a0c <SDStorage_Init+0x2f8>)
 8001808:	2003      	movs	r0, #3
 800180a:	f003 ff71 	bl	80056f0 <LOGGER_SendFormatted>
        return SDSTORAGE_ERROR;
 800180e:	f04f 33ff 	mov.w	r3, #4294967295
 8001812:	e190      	b.n	8001b36 <SDStorage_Init+0x422>
    }
    
    // 2. ÌååÏùºÏãúÏä§ÌÖú ÎßàÏö¥Ìä∏ ÏãúÎèÑ (ÏßÄÏó∞ ÎßàÏö¥Ìä∏Î°ú Î≥ÄÍ≤Ω - Î∏îÎ°úÌÇπ Î∞©ÏßÄ)
    LOG_INFO("[SDStorage] Using deferred mount (flag=0) to avoid blocking...");
 8001814:	497e      	ldr	r1, [pc, #504]	@ (8001a10 <SDStorage_Init+0x2fc>)
 8001816:	2001      	movs	r0, #1
 8001818:	f003 ff6a 	bl	80056f0 <LOGGER_SendFormatted>
    
    // f_mount Ìò∏Ï∂ú Ï†ÑÏóê Ï∂©Î∂ÑÌïú ÏßÄÏó∞ (SD Ïπ¥Îìú ÏïàÏ†ïÌôî)
    #ifdef STM32F746xx
    LOG_INFO("[SDStorage] Waiting for SD card stabilization (500ms)...");
 800181c:	497d      	ldr	r1, [pc, #500]	@ (8001a14 <SDStorage_Init+0x300>)
 800181e:	2001      	movs	r0, #1
 8001820:	f003 ff66 	bl	80056f0 <LOGGER_SendFormatted>
    HAL_Delay(500);
 8001824:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001828:	f004 fe16 	bl	8006458 <HAL_Delay>
    #endif
    
    // f_mount Î∏îÎ°úÌÇπ Î¨∏Ï†ú - ÏôÑÏ†Ñ Ïö∞Ìöå ÏãúÎèÑ
    LOG_WARN("[SDStorage] f_mount consistently blocks despite all fixes");
 800182c:	497a      	ldr	r1, [pc, #488]	@ (8001a18 <SDStorage_Init+0x304>)
 800182e:	2002      	movs	r0, #2
 8001830:	f003 ff5e 	bl	80056f0 <LOGGER_SendFormatted>
    LOG_INFO("[SDStorage] Attempting direct file operations without f_mount...");
 8001834:	4979      	ldr	r1, [pc, #484]	@ (8001a1c <SDStorage_Init+0x308>)
 8001836:	2001      	movs	r0, #1
 8001838:	f003 ff5a 	bl	80056f0 <LOGGER_SendFormatted>
    LOG_INFO("[SDStorage] Some FatFs implementations support auto-mount on first file access");
 800183c:	4978      	ldr	r1, [pc, #480]	@ (8001a20 <SDStorage_Init+0x30c>)
 800183e:	2001      	movs	r0, #1
 8001840:	f003 ff56 	bl	80056f0 <LOGGER_SendFormatted>
    
    // f_mount Ïó¨Îü¨ Î≤à Ïû¨ÏãúÎèÑ (ÏÑ±Í≥µ ÌîÑÎ°úÏ†ùÌä∏ Ìå®ÌÑ¥)
    LOG_INFO("[SDStorage] Attempting f_mount with retry logic...");
 8001844:	4977      	ldr	r1, [pc, #476]	@ (8001a24 <SDStorage_Init+0x310>)
 8001846:	2001      	movs	r0, #1
 8001848:	f003 ff52 	bl	80056f0 <LOGGER_SendFormatted>
    FRESULT mount_result = FR_DISK_ERR;  // Ï¥àÍ∏∞Í∞í
 800184c:	2301      	movs	r3, #1
 800184e:	73fb      	strb	r3, [r7, #15]
    
    for (int retry = 0; retry < 3; retry++) {
 8001850:	2300      	movs	r3, #0
 8001852:	60bb      	str	r3, [r7, #8]
 8001854:	e035      	b.n	80018c2 <SDStorage_Init+0x1ae>
        LOG_INFO("[SDStorage] f_mount attempt %d/3...", retry + 1);
 8001856:	68bb      	ldr	r3, [r7, #8]
 8001858:	3301      	adds	r3, #1
 800185a:	461a      	mov	r2, r3
 800185c:	4972      	ldr	r1, [pc, #456]	@ (8001a28 <SDStorage_Init+0x314>)
 800185e:	2001      	movs	r0, #1
 8001860:	f003 ff46 	bl	80056f0 <LOGGER_SendFormatted>
        mount_result = f_mount(&SDFatFS, SDPath, 1);  // Ï¶âÏãú ÎßàÏö¥Ìä∏
 8001864:	2201      	movs	r2, #1
 8001866:	4971      	ldr	r1, [pc, #452]	@ (8001a2c <SDStorage_Init+0x318>)
 8001868:	4871      	ldr	r0, [pc, #452]	@ (8001a30 <SDStorage_Init+0x31c>)
 800186a:	f012 f9b9 	bl	8013be0 <f_mount>
 800186e:	4603      	mov	r3, r0
 8001870:	73fb      	strb	r3, [r7, #15]
        LOG_INFO("[SDStorage] f_mount result: %d", mount_result);
 8001872:	7bfb      	ldrb	r3, [r7, #15]
 8001874:	461a      	mov	r2, r3
 8001876:	496f      	ldr	r1, [pc, #444]	@ (8001a34 <SDStorage_Init+0x320>)
 8001878:	2001      	movs	r0, #1
 800187a:	f003 ff39 	bl	80056f0 <LOGGER_SendFormatted>
        
        if (mount_result == FR_OK) {
 800187e:	7bfb      	ldrb	r3, [r7, #15]
 8001880:	2b00      	cmp	r3, #0
 8001882:	d107      	bne.n	8001894 <SDStorage_Init+0x180>
            LOG_INFO("[SDStorage] ‚úÖ f_mount successful on attempt %d", retry + 1);
 8001884:	68bb      	ldr	r3, [r7, #8]
 8001886:	3301      	adds	r3, #1
 8001888:	461a      	mov	r2, r3
 800188a:	496b      	ldr	r1, [pc, #428]	@ (8001a38 <SDStorage_Init+0x324>)
 800188c:	2001      	movs	r0, #1
 800188e:	f003 ff2f 	bl	80056f0 <LOGGER_SendFormatted>
            break;
 8001892:	e019      	b.n	80018c8 <SDStorage_Init+0x1b4>
        } else {
            LOG_WARN("[SDStorage] f_mount failed on attempt %d, retrying in 1000ms...", retry + 1);
 8001894:	68bb      	ldr	r3, [r7, #8]
 8001896:	3301      	adds	r3, #1
 8001898:	461a      	mov	r2, r3
 800189a:	4968      	ldr	r1, [pc, #416]	@ (8001a3c <SDStorage_Init+0x328>)
 800189c:	2002      	movs	r0, #2
 800189e:	f003 ff27 	bl	80056f0 <LOGGER_SendFormatted>
            if (retry < 2) {  // ÎßàÏßÄÎßâ ÏãúÎèÑÍ∞Ä ÏïÑÎãàÎ©¥ ÎåÄÍ∏∞
 80018a2:	68bb      	ldr	r3, [r7, #8]
 80018a4:	2b01      	cmp	r3, #1
 80018a6:	dc09      	bgt.n	80018bc <SDStorage_Init+0x1a8>
                // STM32F7 D-Cache ÌÅ¥Î¶¨Ïñ¥ (ÏÑ±Í≥µ ÌîÑÎ°úÏ†ùÌä∏ Ìå®ÌÑ¥)
                LOG_INFO("[SDStorage] Clearing D-Cache for STM32F7 compatibility...");
 80018a8:	4965      	ldr	r1, [pc, #404]	@ (8001a40 <SDStorage_Init+0x32c>)
 80018aa:	2001      	movs	r0, #1
 80018ac:	f003 ff20 	bl	80056f0 <LOGGER_SendFormatted>
                SCB_CleanInvalidateDCache();
 80018b0:	f7ff fddc 	bl	800146c <SCB_CleanInvalidateDCache>
                HAL_Delay(1000);
 80018b4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80018b8:	f004 fdce 	bl	8006458 <HAL_Delay>
    for (int retry = 0; retry < 3; retry++) {
 80018bc:	68bb      	ldr	r3, [r7, #8]
 80018be:	3301      	adds	r3, #1
 80018c0:	60bb      	str	r3, [r7, #8]
 80018c2:	68bb      	ldr	r3, [r7, #8]
 80018c4:	2b02      	cmp	r3, #2
 80018c6:	ddc6      	ble.n	8001856 <SDStorage_Init+0x142>
            }
        }
    }
    
    // Ï¶âÏãú ÎßàÏö¥Ìä∏ ÏÑ±Í≥µ Ïãú Ïì∞Í∏∞ Ï§ÄÎπÑ ÏôÑÎ£å
    if (mount_result == FR_OK) {
 80018c8:	7bfb      	ldrb	r3, [r7, #15]
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d103      	bne.n	80018d6 <SDStorage_Init+0x1c2>
        LOG_INFO("[SDStorage] Immediate mount successful - SD ready for write operations");
 80018ce:	495d      	ldr	r1, [pc, #372]	@ (8001a44 <SDStorage_Init+0x330>)
 80018d0:	2001      	movs	r0, #1
 80018d2:	f003 ff0d 	bl	80056f0 <LOGGER_SendFormatted>
    }
    
    if (mount_result != FR_OK) {
 80018d6:	7bfb      	ldrb	r3, [r7, #15]
 80018d8:	2b00      	cmp	r3, #0
 80018da:	f000 80f8 	beq.w	8001ace <SDStorage_Init+0x3ba>
        LOG_WARN("[SDStorage] f_mount failed with result: %d", mount_result);
 80018de:	7bfb      	ldrb	r3, [r7, #15]
 80018e0:	461a      	mov	r2, r3
 80018e2:	4959      	ldr	r1, [pc, #356]	@ (8001a48 <SDStorage_Init+0x334>)
 80018e4:	2002      	movs	r0, #2
 80018e6:	f003 ff03 	bl	80056f0 <LOGGER_SendFormatted>
        
        // SD Ïπ¥ÎìúÍ∞Ä Ïù¥ÎØ∏ Ìè¨Îß∑ÎêòÏñ¥ ÏûàÎã§Î©¥ f_mkfs ÏãúÎèÑÌïòÏßÄ ÏïäÍ≥† Îã§Î•∏ Ï†ëÍ∑ºÎ≤ï ÏÇ¨Ïö©
        if (mount_result == FR_DISK_ERR) {
 80018ea:	7bfb      	ldrb	r3, [r7, #15]
 80018ec:	2b01      	cmp	r3, #1
 80018ee:	d12f      	bne.n	8001950 <SDStorage_Init+0x23c>
            LOG_WARN("[SDStorage] FR_DISK_ERR detected - SD card may be formatted but incompatible");
 80018f0:	4956      	ldr	r1, [pc, #344]	@ (8001a4c <SDStorage_Init+0x338>)
 80018f2:	2002      	movs	r0, #2
 80018f4:	f003 fefc 	bl	80056f0 <LOGGER_SendFormatted>
            LOG_INFO("[SDStorage] Skipping f_mkfs since SD card is already FAT32 formatted");
 80018f8:	4955      	ldr	r1, [pc, #340]	@ (8001a50 <SDStorage_Init+0x33c>)
 80018fa:	2001      	movs	r0, #1
 80018fc:	f003 fef8 	bl	80056f0 <LOGGER_SendFormatted>
            LOG_INFO("[SDStorage] Trying alternative mount approach...");
 8001900:	4954      	ldr	r1, [pc, #336]	@ (8001a54 <SDStorage_Init+0x340>)
 8001902:	2001      	movs	r0, #1
 8001904:	f003 fef4 	bl	80056f0 <LOGGER_SendFormatted>
            
            // Îã§Î•∏ ÎßàÏö¥Ìä∏ Î∞©Ïãù ÏãúÎèÑ (ÏßÄÏó∞ ÎßàÏö¥Ìä∏)
            LOG_INFO("[SDStorage] Attempting deferred mount (flag=0)...");
 8001908:	4953      	ldr	r1, [pc, #332]	@ (8001a58 <SDStorage_Init+0x344>)
 800190a:	2001      	movs	r0, #1
 800190c:	f003 fef0 	bl	80056f0 <LOGGER_SendFormatted>
            mount_result = f_mount(&SDFatFS, SDPath, 0);
 8001910:	2200      	movs	r2, #0
 8001912:	4946      	ldr	r1, [pc, #280]	@ (8001a2c <SDStorage_Init+0x318>)
 8001914:	4846      	ldr	r0, [pc, #280]	@ (8001a30 <SDStorage_Init+0x31c>)
 8001916:	f012 f963 	bl	8013be0 <f_mount>
 800191a:	4603      	mov	r3, r0
 800191c:	73fb      	strb	r3, [r7, #15]
            LOG_INFO("[SDStorage] Deferred mount result: %d", mount_result);
 800191e:	7bfb      	ldrb	r3, [r7, #15]
 8001920:	461a      	mov	r2, r3
 8001922:	494e      	ldr	r1, [pc, #312]	@ (8001a5c <SDStorage_Init+0x348>)
 8001924:	2001      	movs	r0, #1
 8001926:	f003 fee3 	bl	80056f0 <LOGGER_SendFormatted>
            
            if (mount_result == FR_OK) {
 800192a:	7bfb      	ldrb	r3, [r7, #15]
 800192c:	2b00      	cmp	r3, #0
 800192e:	d104      	bne.n	800193a <SDStorage_Init+0x226>
                LOG_INFO("[SDStorage] Deferred mount successful!");
 8001930:	494b      	ldr	r1, [pc, #300]	@ (8001a60 <SDStorage_Init+0x34c>)
 8001932:	2001      	movs	r0, #1
 8001934:	f003 fedc 	bl	80056f0 <LOGGER_SendFormatted>
 8001938:	e0c9      	b.n	8001ace <SDStorage_Init+0x3ba>
            } else {
                LOG_ERROR("[SDStorage] Both immediate and deferred mount failed");
 800193a:	494a      	ldr	r1, [pc, #296]	@ (8001a64 <SDStorage_Init+0x350>)
 800193c:	2003      	movs	r0, #3
 800193e:	f003 fed7 	bl	80056f0 <LOGGER_SendFormatted>
                LOG_ERROR("[SDStorage] SD card may have hardware compatibility issues");
 8001942:	4949      	ldr	r1, [pc, #292]	@ (8001a68 <SDStorage_Init+0x354>)
 8001944:	2003      	movs	r0, #3
 8001946:	f003 fed3 	bl	80056f0 <LOGGER_SendFormatted>
                return SDSTORAGE_ERROR;
 800194a:	f04f 33ff 	mov.w	r3, #4294967295
 800194e:	e0f2      	b.n	8001b36 <SDStorage_Init+0x422>
            }
        }
        else if (mount_result == FR_NOT_READY || mount_result == FR_NO_FILESYSTEM) {
 8001950:	7bfb      	ldrb	r3, [r7, #15]
 8001952:	2b03      	cmp	r3, #3
 8001954:	d003      	beq.n	800195e <SDStorage_Init+0x24a>
 8001956:	7bfb      	ldrb	r3, [r7, #15]
 8001958:	2b0d      	cmp	r3, #13
 800195a:	f040 80ae 	bne.w	8001aba <SDStorage_Init+0x3a6>
            // ÏûëÏóÖ Î≤ÑÌçº Ìï†Îãπ (Ï†ÑÏó≠ ÎòêÎäî Ïä§ÌÉù)
            static BYTE work[_MAX_SS];
            
            // Ïã§Ï†ú f_mkfs ÏãúÎèÑ
            LOG_INFO("[SDStorage] Attempting to create filesystem with f_mkfs...");
 800195e:	4943      	ldr	r1, [pc, #268]	@ (8001a6c <SDStorage_Init+0x358>)
 8001960:	2001      	movs	r0, #1
 8001962:	f003 fec5 	bl	80056f0 <LOGGER_SendFormatted>
            FRESULT mkfs_result = f_mkfs(SDPath, FM_ANY, 0, work, sizeof(work));
 8001966:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800196a:	9300      	str	r3, [sp, #0]
 800196c:	4b40      	ldr	r3, [pc, #256]	@ (8001a70 <SDStorage_Init+0x35c>)
 800196e:	2200      	movs	r2, #0
 8001970:	2107      	movs	r1, #7
 8001972:	482e      	ldr	r0, [pc, #184]	@ (8001a2c <SDStorage_Init+0x318>)
 8001974:	f012 fe1e 	bl	80145b4 <f_mkfs>
 8001978:	4603      	mov	r3, r0
 800197a:	71bb      	strb	r3, [r7, #6]
            LOG_INFO("[SDStorage] f_mkfs(FM_ANY) result: %d", mkfs_result);
 800197c:	79bb      	ldrb	r3, [r7, #6]
 800197e:	461a      	mov	r2, r3
 8001980:	493c      	ldr	r1, [pc, #240]	@ (8001a74 <SDStorage_Init+0x360>)
 8001982:	2001      	movs	r0, #1
 8001984:	f003 feb4 	bl	80056f0 <LOGGER_SendFormatted>
            
            if (mkfs_result != FR_OK) {
 8001988:	79bb      	ldrb	r3, [r7, #6]
 800198a:	2b00      	cmp	r3, #0
 800198c:	d07c      	beq.n	8001a88 <SDStorage_Init+0x374>
                // FAT32Î°ú Îã§Ïãú ÏãúÎèÑ
                LOG_INFO("[SDStorage] Retrying with explicit FAT32 format...");
 800198e:	493a      	ldr	r1, [pc, #232]	@ (8001a78 <SDStorage_Init+0x364>)
 8001990:	2001      	movs	r0, #1
 8001992:	f003 fead 	bl	80056f0 <LOGGER_SendFormatted>
                mkfs_result = f_mkfs(SDPath, FM_FAT32, 4096, work, sizeof(work));
 8001996:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800199a:	9300      	str	r3, [sp, #0]
 800199c:	4b34      	ldr	r3, [pc, #208]	@ (8001a70 <SDStorage_Init+0x35c>)
 800199e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80019a2:	2102      	movs	r1, #2
 80019a4:	4821      	ldr	r0, [pc, #132]	@ (8001a2c <SDStorage_Init+0x318>)
 80019a6:	f012 fe05 	bl	80145b4 <f_mkfs>
 80019aa:	4603      	mov	r3, r0
 80019ac:	71bb      	strb	r3, [r7, #6]
                LOG_INFO("[SDStorage] f_mkfs(FM_FAT32) result: %d", mkfs_result);
 80019ae:	79bb      	ldrb	r3, [r7, #6]
 80019b0:	461a      	mov	r2, r3
 80019b2:	4932      	ldr	r1, [pc, #200]	@ (8001a7c <SDStorage_Init+0x368>)
 80019b4:	2001      	movs	r0, #1
 80019b6:	f003 fe9b 	bl	80056f0 <LOGGER_SendFormatted>
                
                if (mkfs_result != FR_OK) {
 80019ba:	79bb      	ldrb	r3, [r7, #6]
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d063      	beq.n	8001a88 <SDStorage_Init+0x374>
                    LOG_ERROR("[SDStorage] File system creation failed: %d", mkfs_result);
 80019c0:	79bb      	ldrb	r3, [r7, #6]
 80019c2:	461a      	mov	r2, r3
 80019c4:	492e      	ldr	r1, [pc, #184]	@ (8001a80 <SDStorage_Init+0x36c>)
 80019c6:	2003      	movs	r0, #3
 80019c8:	f003 fe92 	bl	80056f0 <LOGGER_SendFormatted>
                    LOG_ERROR("[SDStorage] Possible SD card hardware issue - try different card");
 80019cc:	492d      	ldr	r1, [pc, #180]	@ (8001a84 <SDStorage_Init+0x370>)
 80019ce:	2003      	movs	r0, #3
 80019d0:	f003 fe8e 	bl	80056f0 <LOGGER_SendFormatted>
                    return SDSTORAGE_ERROR;
 80019d4:	f04f 33ff 	mov.w	r3, #4294967295
 80019d8:	e0ad      	b.n	8001b36 <SDStorage_Init+0x422>
 80019da:	bf00      	nop
 80019dc:	0801a2d8 	.word	0x0801a2d8
 80019e0:	20000ebc 	.word	0x20000ebc
 80019e4:	0801a308 	.word	0x0801a308
 80019e8:	0801a330 	.word	0x0801a330
 80019ec:	0801a370 	.word	0x0801a370
 80019f0:	0801a3ac 	.word	0x0801a3ac
 80019f4:	0801a3dc 	.word	0x0801a3dc
 80019f8:	0801a418 	.word	0x0801a418
 80019fc:	0801a450 	.word	0x0801a450
 8001a00:	0801a494 	.word	0x0801a494
 8001a04:	0801a4b8 	.word	0x0801a4b8
 8001a08:	0801a4e4 	.word	0x0801a4e4
 8001a0c:	0801a51c 	.word	0x0801a51c
 8001a10:	0801a568 	.word	0x0801a568
 8001a14:	0801a5a8 	.word	0x0801a5a8
 8001a18:	0801a5e4 	.word	0x0801a5e4
 8001a1c:	0801a620 	.word	0x0801a620
 8001a20:	0801a664 	.word	0x0801a664
 8001a24:	0801a6b4 	.word	0x0801a6b4
 8001a28:	0801a6e8 	.word	0x0801a6e8
 8001a2c:	20001800 	.word	0x20001800
 8001a30:	20001804 	.word	0x20001804
 8001a34:	0801a70c 	.word	0x0801a70c
 8001a38:	0801a72c 	.word	0x0801a72c
 8001a3c:	0801a760 	.word	0x0801a760
 8001a40:	0801a7a0 	.word	0x0801a7a0
 8001a44:	0801a7dc 	.word	0x0801a7dc
 8001a48:	0801a824 	.word	0x0801a824
 8001a4c:	0801a850 	.word	0x0801a850
 8001a50:	0801a8a0 	.word	0x0801a8a0
 8001a54:	0801a8e8 	.word	0x0801a8e8
 8001a58:	0801a91c 	.word	0x0801a91c
 8001a5c:	0801a950 	.word	0x0801a950
 8001a60:	0801a978 	.word	0x0801a978
 8001a64:	0801a9a0 	.word	0x0801a9a0
 8001a68:	0801a9d8 	.word	0x0801a9d8
 8001a6c:	0801aa14 	.word	0x0801aa14
 8001a70:	200005bc 	.word	0x200005bc
 8001a74:	0801aa50 	.word	0x0801aa50
 8001a78:	0801aa78 	.word	0x0801aa78
 8001a7c:	0801aaac 	.word	0x0801aaac
 8001a80:	0801aad4 	.word	0x0801aad4
 8001a84:	0801ab00 	.word	0x0801ab00
                }
            }
            
            // ÌååÏùºÏãúÏä§ÌÖú ÏÉùÏÑ± ÌõÑ Ïû¨ÎßàÏö¥Ìä∏ ÏãúÎèÑ
            mount_result = f_mount(&SDFatFS, SDPath, 1);
 8001a88:	2201      	movs	r2, #1
 8001a8a:	492d      	ldr	r1, [pc, #180]	@ (8001b40 <SDStorage_Init+0x42c>)
 8001a8c:	482d      	ldr	r0, [pc, #180]	@ (8001b44 <SDStorage_Init+0x430>)
 8001a8e:	f012 f8a7 	bl	8013be0 <f_mount>
 8001a92:	4603      	mov	r3, r0
 8001a94:	73fb      	strb	r3, [r7, #15]
            LOG_INFO("[SDStorage] Re-mount after mkfs result: %d", mount_result);
 8001a96:	7bfb      	ldrb	r3, [r7, #15]
 8001a98:	461a      	mov	r2, r3
 8001a9a:	492b      	ldr	r1, [pc, #172]	@ (8001b48 <SDStorage_Init+0x434>)
 8001a9c:	2001      	movs	r0, #1
 8001a9e:	f003 fe27 	bl	80056f0 <LOGGER_SendFormatted>
            
            if (mount_result != FR_OK) {
 8001aa2:	7bfb      	ldrb	r3, [r7, #15]
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d011      	beq.n	8001acc <SDStorage_Init+0x3b8>
                LOG_ERROR("[SDStorage] Re-mount failed after mkfs: %d", mount_result);
 8001aa8:	7bfb      	ldrb	r3, [r7, #15]
 8001aaa:	461a      	mov	r2, r3
 8001aac:	4927      	ldr	r1, [pc, #156]	@ (8001b4c <SDStorage_Init+0x438>)
 8001aae:	2003      	movs	r0, #3
 8001ab0:	f003 fe1e 	bl	80056f0 <LOGGER_SendFormatted>
                return SDSTORAGE_ERROR;
 8001ab4:	f04f 33ff 	mov.w	r3, #4294967295
 8001ab8:	e03d      	b.n	8001b36 <SDStorage_Init+0x422>
            }
        } else {
            LOG_ERROR("[SDStorage] Mount failed with unrecoverable error: %d", mount_result);
 8001aba:	7bfb      	ldrb	r3, [r7, #15]
 8001abc:	461a      	mov	r2, r3
 8001abe:	4924      	ldr	r1, [pc, #144]	@ (8001b50 <SDStorage_Init+0x43c>)
 8001ac0:	2003      	movs	r0, #3
 8001ac2:	f003 fe15 	bl	80056f0 <LOGGER_SendFormatted>
            return SDSTORAGE_ERROR;
 8001ac6:	f04f 33ff 	mov.w	r3, #4294967295
 8001aca:	e034      	b.n	8001b36 <SDStorage_Init+0x422>
        else if (mount_result == FR_NOT_READY || mount_result == FR_NO_FILESYSTEM) {
 8001acc:	bf00      	nop
        }
    }
    
    LOG_INFO("[SDStorage] File system mount successful");
 8001ace:	4921      	ldr	r1, [pc, #132]	@ (8001b54 <SDStorage_Init+0x440>)
 8001ad0:	2001      	movs	r0, #1
 8001ad2:	f003 fe0d 	bl	80056f0 <LOGGER_SendFormatted>
#endif

    // FatFs ÎßàÏö¥Ìä∏ ÏÑ±Í≥µ ÌôïÏù∏Îê®
    
    // ÎîîÎ†âÌÜ†Î¶¨ ÏÉùÏÑ± ÏãúÎèÑ
    LOG_INFO("[SDStorage] Creating log directory...");
 8001ad6:	4920      	ldr	r1, [pc, #128]	@ (8001b58 <SDStorage_Init+0x444>)
 8001ad8:	2001      	movs	r0, #1
 8001ada:	f003 fe09 	bl	80056f0 <LOGGER_SendFormatted>
    int dir_result = _create_log_directory();
 8001ade:	f000 f9e5 	bl	8001eac <_create_log_directory>
 8001ae2:	6038      	str	r0, [r7, #0]
    g_directory_available = (dir_result == SDSTORAGE_OK);
 8001ae4:	683b      	ldr	r3, [r7, #0]
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	bf0c      	ite	eq
 8001aea:	2301      	moveq	r3, #1
 8001aec:	2300      	movne	r3, #0
 8001aee:	b2da      	uxtb	r2, r3
 8001af0:	4b1a      	ldr	r3, [pc, #104]	@ (8001b5c <SDStorage_Init+0x448>)
 8001af2:	701a      	strb	r2, [r3, #0]
    
    g_sd_ready = true;
 8001af4:	4b1a      	ldr	r3, [pc, #104]	@ (8001b60 <SDStorage_Init+0x44c>)
 8001af6:	2201      	movs	r2, #1
 8001af8:	701a      	strb	r2, [r3, #0]
    
    // Í∏∞Ï°¥ Î°úÍ∑∏ ÌååÏùºÎ™ÖÏù¥ ÏûàÏúºÎ©¥ Î≥¥Ï°¥, ÌÅ¨Í∏∞Îäî Î¶¨ÏÖãÌïòÏßÄ ÏïäÏùå
    if (strlen(g_current_log_file) > 0) {
 8001afa:	4b1a      	ldr	r3, [pc, #104]	@ (8001b64 <SDStorage_Init+0x450>)
 8001afc:	781b      	ldrb	r3, [r3, #0]
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d007      	beq.n	8001b12 <SDStorage_Init+0x3fe>
        LOG_INFO("[SDStorage] Preserving existing log file: %s (size: %d bytes)", 
 8001b02:	4b19      	ldr	r3, [pc, #100]	@ (8001b68 <SDStorage_Init+0x454>)
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	4a17      	ldr	r2, [pc, #92]	@ (8001b64 <SDStorage_Init+0x450>)
 8001b08:	4918      	ldr	r1, [pc, #96]	@ (8001b6c <SDStorage_Init+0x458>)
 8001b0a:	2001      	movs	r0, #1
 8001b0c:	f003 fdf0 	bl	80056f0 <LOGGER_SendFormatted>
 8001b10:	e00c      	b.n	8001b2c <SDStorage_Init+0x418>
                 g_current_log_file, g_current_log_size);
    } else {
        // Ï≤´ Ï¥àÍ∏∞ÌôîÏù∏ Í≤ΩÏö∞ÏóêÎßå ÌÅ¨Í∏∞ÏôÄ ÌååÏùºÎ™Ö Ï¥àÍ∏∞Ìôî
        g_current_log_size = 0;
 8001b12:	4b15      	ldr	r3, [pc, #84]	@ (8001b68 <SDStorage_Init+0x454>)
 8001b14:	2200      	movs	r2, #0
 8001b16:	601a      	str	r2, [r3, #0]
        memset(g_current_log_file, 0, sizeof(g_current_log_file));
 8001b18:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001b1c:	2100      	movs	r1, #0
 8001b1e:	4811      	ldr	r0, [pc, #68]	@ (8001b64 <SDStorage_Init+0x450>)
 8001b20:	f016 f898 	bl	8017c54 <memset>
        LOG_INFO("[SDStorage] First initialization - log file will be created on first write");
 8001b24:	4912      	ldr	r1, [pc, #72]	@ (8001b70 <SDStorage_Init+0x45c>)
 8001b26:	2001      	movs	r0, #1
 8001b28:	f003 fde2 	bl	80056f0 <LOGGER_SendFormatted>
    }
    
    LOG_INFO("[SDStorage] Initialization completed successfully");
 8001b2c:	4911      	ldr	r1, [pc, #68]	@ (8001b74 <SDStorage_Init+0x460>)
 8001b2e:	2001      	movs	r0, #1
 8001b30:	f003 fdde 	bl	80056f0 <LOGGER_SendFormatted>
    return SDSTORAGE_OK;
 8001b34:	2300      	movs	r3, #0
}
 8001b36:	4618      	mov	r0, r3
 8001b38:	3718      	adds	r7, #24
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bd80      	pop	{r7, pc}
 8001b3e:	bf00      	nop
 8001b40:	20001800 	.word	0x20001800
 8001b44:	20001804 	.word	0x20001804
 8001b48:	0801ab44 	.word	0x0801ab44
 8001b4c:	0801ab70 	.word	0x0801ab70
 8001b50:	0801ab9c 	.word	0x0801ab9c
 8001b54:	0801abd4 	.word	0x0801abd4
 8001b58:	0801ac00 	.word	0x0801ac00
 8001b5c:	20000384 	.word	0x20000384
 8001b60:	2000027d 	.word	0x2000027d
 8001b64:	20000280 	.word	0x20000280
 8001b68:	20000380 	.word	0x20000380
 8001b6c:	0801ac28 	.word	0x0801ac28
 8001b70:	0801ac68 	.word	0x0801ac68
 8001b74:	0801acb4 	.word	0x0801acb4

08001b78 <SDStorage_WriteLog>:

int SDStorage_WriteLog(const void* data, size_t size)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	f5ad 6d83 	sub.w	sp, sp, #1048	@ 0x418
 8001b7e:	af02      	add	r7, sp, #8
 8001b80:	f507 6382 	add.w	r3, r7, #1040	@ 0x410
 8001b84:	f2a3 430c 	subw	r3, r3, #1036	@ 0x40c
 8001b88:	6018      	str	r0, [r3, #0]
 8001b8a:	f507 6382 	add.w	r3, r7, #1040	@ 0x410
 8001b8e:	f5a3 6382 	sub.w	r3, r3, #1040	@ 0x410
 8001b92:	6019      	str	r1, [r3, #0]
    if (!g_sd_ready) {
 8001b94:	4b63      	ldr	r3, [pc, #396]	@ (8001d24 <SDStorage_WriteLog+0x1ac>)
 8001b96:	781b      	ldrb	r3, [r3, #0]
 8001b98:	f083 0301 	eor.w	r3, r3, #1
 8001b9c:	b2db      	uxtb	r3, r3
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d002      	beq.n	8001ba8 <SDStorage_WriteLog+0x30>
        return SDSTORAGE_NOT_READY;
 8001ba2:	f06f 0301 	mvn.w	r3, #1
 8001ba6:	e0b8      	b.n	8001d1a <SDStorage_WriteLog+0x1a2>
    }
    
    if (data == NULL || size == 0) {
 8001ba8:	f507 6382 	add.w	r3, r7, #1040	@ 0x410
 8001bac:	f2a3 430c 	subw	r3, r3, #1036	@ 0x40c
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d006      	beq.n	8001bc4 <SDStorage_WriteLog+0x4c>
 8001bb6:	f507 6382 	add.w	r3, r7, #1040	@ 0x410
 8001bba:	f5a3 6382 	sub.w	r3, r3, #1040	@ 0x410
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d102      	bne.n	8001bca <SDStorage_WriteLog+0x52>
        return SDSTORAGE_INVALID_PARAM;
 8001bc4:	f06f 0304 	mvn.w	r3, #4
 8001bc8:	e0a7      	b.n	8001d1a <SDStorage_WriteLog+0x1a2>
    }
    
    // ÏÉà Î°úÍ∑∏ ÌååÏùºÏù¥ ÌïÑÏöîÌïú Í≤ΩÏö∞ ÏÉùÏÑ± (ÌååÏùº ÌÅ¨Í∏∞ Ï≤¥ÌÅ¨Îäî ÏùºÎã® ÏÉùÎûµ)
    if (strlen(g_current_log_file) == 0) {
 8001bca:	4b57      	ldr	r3, [pc, #348]	@ (8001d28 <SDStorage_WriteLog+0x1b0>)
 8001bcc:	781b      	ldrb	r3, [r3, #0]
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d107      	bne.n	8001be2 <SDStorage_WriteLog+0x6a>
        if (SDStorage_CreateNewLogFile() != SDSTORAGE_OK) {
 8001bd2:	f000 f8c5 	bl	8001d60 <SDStorage_CreateNewLogFile>
 8001bd6:	4603      	mov	r3, r0
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d002      	beq.n	8001be2 <SDStorage_WriteLog+0x6a>
            return SDSTORAGE_FILE_ERROR;
 8001bdc:	f06f 0302 	mvn.w	r3, #2
 8001be0:	e09b      	b.n	8001d1a <SDStorage_WriteLog+0x1a2>
        }
    }

#ifdef STM32F746xx
    // ÏÉàÎ°úÏö¥ Î∞©Ïãù: ÏßÄÏÜçÏ†Å ÌååÏùº Ìï∏Îì§ ÏÇ¨Ïö© (Ìïú Î≤à Ïó¥Ïñ¥ÎëêÍ≥† Í≥ÑÏÜç Ïì∞Í∏∞)
    _ensure_persistent_file_open();
 8001be2:	f7ff fd29 	bl	8001638 <_ensure_persistent_file_open>
    
    if (!g_file_is_open) {
 8001be6:	4b51      	ldr	r3, [pc, #324]	@ (8001d2c <SDStorage_WriteLog+0x1b4>)
 8001be8:	781b      	ldrb	r3, [r3, #0]
 8001bea:	f083 0301 	eor.w	r3, r3, #1
 8001bee:	b2db      	uxtb	r3, r3
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d006      	beq.n	8001c02 <SDStorage_WriteLog+0x8a>
        LOG_ERROR("[SDStorage] Cannot open persistent file");
 8001bf4:	494e      	ldr	r1, [pc, #312]	@ (8001d30 <SDStorage_WriteLog+0x1b8>)
 8001bf6:	2003      	movs	r0, #3
 8001bf8:	f003 fd7a 	bl	80056f0 <LOGGER_SendFormatted>
        return SDSTORAGE_FILE_ERROR;
 8001bfc:	f06f 0302 	mvn.w	r3, #2
 8001c00:	e08b      	b.n	8001d1a <SDStorage_WriteLog+0x1a2>
    }
    
    // Îç∞Ïù¥ÌÑ∞ + Ï§ÑÎ∞îÍøà Ï∂îÍ∞ÄÌïòÏó¨ Ïì∞Í∏∞
    char write_buffer[1024];  // Ï∂©Î∂ÑÌïú Î≤ÑÌçº ÌÅ¨Í∏∞
    if (size + 2 < sizeof(write_buffer)) {
 8001c02:	f507 6382 	add.w	r3, r7, #1040	@ 0x410
 8001c06:	f5a3 6382 	sub.w	r3, r3, #1040	@ 0x410
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	3302      	adds	r3, #2
 8001c0e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001c12:	d277      	bcs.n	8001d04 <SDStorage_WriteLog+0x18c>
        // ÏõêÎ≥∏ Îç∞Ïù¥ÌÑ∞ Î≥µÏÇ¨
        memcpy(write_buffer, data, size);
 8001c14:	f507 6382 	add.w	r3, r7, #1040	@ 0x410
 8001c18:	f5a3 6282 	sub.w	r2, r3, #1040	@ 0x410
 8001c1c:	f507 6382 	add.w	r3, r7, #1040	@ 0x410
 8001c20:	f2a3 430c 	subw	r3, r3, #1036	@ 0x40c
 8001c24:	f107 000c 	add.w	r0, r7, #12
 8001c28:	6812      	ldr	r2, [r2, #0]
 8001c2a:	6819      	ldr	r1, [r3, #0]
 8001c2c:	f016 f8d3 	bl	8017dd6 <memcpy>
        // Ï§ÑÎ∞îÍøà Ï∂îÍ∞Ä
        write_buffer[size] = '\r';
 8001c30:	f507 6382 	add.w	r3, r7, #1040	@ 0x410
 8001c34:	f2a3 4204 	subw	r2, r3, #1028	@ 0x404
 8001c38:	f507 6382 	add.w	r3, r7, #1040	@ 0x410
 8001c3c:	f5a3 6382 	sub.w	r3, r3, #1040	@ 0x410
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	4413      	add	r3, r2
 8001c44:	220d      	movs	r2, #13
 8001c46:	701a      	strb	r2, [r3, #0]
        write_buffer[size + 1] = '\n';
 8001c48:	f507 6382 	add.w	r3, r7, #1040	@ 0x410
 8001c4c:	f5a3 6382 	sub.w	r3, r3, #1040	@ 0x410
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	3301      	adds	r3, #1
 8001c54:	f507 6282 	add.w	r2, r7, #1040	@ 0x410
 8001c58:	f2a2 4204 	subw	r2, r2, #1028	@ 0x404
 8001c5c:	210a      	movs	r1, #10
 8001c5e:	54d1      	strb	r1, [r2, r3]
        
        // ÌååÏùºÏóê Ïì∞Í∏∞ (ÌååÏùºÏùÄ Ïù¥ÎØ∏ Ïó¥Î†§ÏûàÏùå)
        UINT bytes_written;
        FRESULT write_result = f_write(&g_persistent_log_file, write_buffer, size + 2, &bytes_written);
 8001c60:	f507 6382 	add.w	r3, r7, #1040	@ 0x410
 8001c64:	f5a3 6382 	sub.w	r3, r3, #1040	@ 0x410
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	1c9a      	adds	r2, r3, #2
 8001c6c:	f107 0308 	add.w	r3, r7, #8
 8001c70:	f107 010c 	add.w	r1, r7, #12
 8001c74:	482f      	ldr	r0, [pc, #188]	@ (8001d34 <SDStorage_WriteLog+0x1bc>)
 8001c76:	f012 f982 	bl	8013f7e <f_write>
 8001c7a:	4603      	mov	r3, r0
 8001c7c:	f887 340f 	strb.w	r3, [r7, #1039]	@ 0x40f
        
        if (write_result == FR_OK && bytes_written == size + 2) {
 8001c80:	f897 340f 	ldrb.w	r3, [r7, #1039]	@ 0x40f
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d125      	bne.n	8001cd4 <SDStorage_WriteLog+0x15c>
 8001c88:	f507 6382 	add.w	r3, r7, #1040	@ 0x410
 8001c8c:	f5a3 6382 	sub.w	r3, r3, #1040	@ 0x410
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	1c9a      	adds	r2, r3, #2
 8001c94:	f507 6382 	add.w	r3, r7, #1040	@ 0x410
 8001c98:	f5a3 6381 	sub.w	r3, r3, #1032	@ 0x408
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	429a      	cmp	r2, r3
 8001ca0:	d118      	bne.n	8001cd4 <SDStorage_WriteLog+0x15c>
            // Ï¶âÏãú ÎèôÍ∏∞Ìôî (ÌååÏùºÏùÄ Ïó¥Î¶∞ ÏÉÅÌÉúÎ°ú Ïú†ÏßÄ)
            f_sync(&g_persistent_log_file);
 8001ca2:	4824      	ldr	r0, [pc, #144]	@ (8001d34 <SDStorage_WriteLog+0x1bc>)
 8001ca4:	f012 fae0 	bl	8014268 <f_sync>
            g_current_log_size += bytes_written;
 8001ca8:	4b23      	ldr	r3, [pc, #140]	@ (8001d38 <SDStorage_WriteLog+0x1c0>)
 8001caa:	681a      	ldr	r2, [r3, #0]
 8001cac:	f507 6382 	add.w	r3, r7, #1040	@ 0x410
 8001cb0:	f5a3 6381 	sub.w	r3, r3, #1032	@ 0x408
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	4413      	add	r3, r2
 8001cb8:	4a1f      	ldr	r2, [pc, #124]	@ (8001d38 <SDStorage_WriteLog+0x1c0>)
 8001cba:	6013      	str	r3, [r2, #0]
            LOG_DEBUG("[SDStorage] Persistent write successful: %d bytes", bytes_written);
 8001cbc:	f507 6382 	add.w	r3, r7, #1040	@ 0x410
 8001cc0:	f5a3 6381 	sub.w	r3, r3, #1032	@ 0x408
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	461a      	mov	r2, r3
 8001cc8:	491c      	ldr	r1, [pc, #112]	@ (8001d3c <SDStorage_WriteLog+0x1c4>)
 8001cca:	2000      	movs	r0, #0
 8001ccc:	f003 fd10 	bl	80056f0 <LOGGER_SendFormatted>
            return SDSTORAGE_OK;
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	e022      	b.n	8001d1a <SDStorage_WriteLog+0x1a2>
        } else {
            LOG_ERROR("[SDStorage] Persistent write failed: %d, written: %d/%d", write_result, bytes_written, size + 2);
 8001cd4:	f897 240f 	ldrb.w	r2, [r7, #1039]	@ 0x40f
 8001cd8:	f507 6382 	add.w	r3, r7, #1040	@ 0x410
 8001cdc:	f5a3 6381 	sub.w	r3, r3, #1032	@ 0x408
 8001ce0:	6819      	ldr	r1, [r3, #0]
 8001ce2:	f507 6382 	add.w	r3, r7, #1040	@ 0x410
 8001ce6:	f5a3 6382 	sub.w	r3, r3, #1040	@ 0x410
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	3302      	adds	r3, #2
 8001cee:	9300      	str	r3, [sp, #0]
 8001cf0:	460b      	mov	r3, r1
 8001cf2:	4913      	ldr	r1, [pc, #76]	@ (8001d40 <SDStorage_WriteLog+0x1c8>)
 8001cf4:	2003      	movs	r0, #3
 8001cf6:	f003 fcfb 	bl	80056f0 <LOGGER_SendFormatted>
            // Ïì∞Í∏∞ Ïã§Ìå® Ïãú ÌååÏùº Îã§Ïãú Ïó¥Í∏∞ ÏãúÎèÑ
            _close_persistent_file();
 8001cfa:	f7ff fcef 	bl	80016dc <_close_persistent_file>
            return SDSTORAGE_FILE_ERROR;
 8001cfe:	f06f 0302 	mvn.w	r3, #2
 8001d02:	e00a      	b.n	8001d1a <SDStorage_WriteLog+0x1a2>
        }
    } else {
        LOG_ERROR("[SDStorage] Data too large for write buffer: %d bytes", size);
 8001d04:	f507 6382 	add.w	r3, r7, #1040	@ 0x410
 8001d08:	f5a3 6382 	sub.w	r3, r3, #1040	@ 0x410
 8001d0c:	681a      	ldr	r2, [r3, #0]
 8001d0e:	490d      	ldr	r1, [pc, #52]	@ (8001d44 <SDStorage_WriteLog+0x1cc>)
 8001d10:	2003      	movs	r0, #3
 8001d12:	f003 fced 	bl	80056f0 <LOGGER_SendFormatted>
        return SDSTORAGE_INVALID_PARAM;
 8001d16:	f06f 0304 	mvn.w	r3, #4
    // Ïã§Ï†ú ÌååÏùº Ïì∞Í∏∞ ÏóÜÏù¥ ÏÑ±Í≥µÏúºÎ°ú Ï≤òÎ¶¨
#endif

    g_current_log_size += size;
    return SDSTORAGE_OK;
}
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	f507 6782 	add.w	r7, r7, #1040	@ 0x410
 8001d20:	46bd      	mov	sp, r7
 8001d22:	bd80      	pop	{r7, pc}
 8001d24:	2000027d 	.word	0x2000027d
 8001d28:	20000280 	.word	0x20000280
 8001d2c:	200005b4 	.word	0x200005b4
 8001d30:	0801ace8 	.word	0x0801ace8
 8001d34:	20000388 	.word	0x20000388
 8001d38:	20000380 	.word	0x20000380
 8001d3c:	0801ad10 	.word	0x0801ad10
 8001d40:	0801ad44 	.word	0x0801ad44
 8001d44:	0801ad7c 	.word	0x0801ad7c

08001d48 <SDStorage_IsReady>:

bool SDStorage_IsReady(void)
{
 8001d48:	b480      	push	{r7}
 8001d4a:	af00      	add	r7, sp, #0
    return g_sd_ready;
 8001d4c:	4b03      	ldr	r3, [pc, #12]	@ (8001d5c <SDStorage_IsReady+0x14>)
 8001d4e:	781b      	ldrb	r3, [r3, #0]
}
 8001d50:	4618      	mov	r0, r3
 8001d52:	46bd      	mov	sp, r7
 8001d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d58:	4770      	bx	lr
 8001d5a:	bf00      	nop
 8001d5c:	2000027d 	.word	0x2000027d

08001d60 <SDStorage_CreateNewLogFile>:
        memset(g_current_log_file, 0, sizeof(g_current_log_file));
    }
}

int SDStorage_CreateNewLogFile(void)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	f5ad 7d0c 	sub.w	sp, sp, #560	@ 0x230
 8001d66:	af00      	add	r7, sp, #0
    if (!g_sd_ready) {
 8001d68:	4b43      	ldr	r3, [pc, #268]	@ (8001e78 <SDStorage_CreateNewLogFile+0x118>)
 8001d6a:	781b      	ldrb	r3, [r3, #0]
 8001d6c:	f083 0301 	eor.w	r3, r3, #1
 8001d70:	b2db      	uxtb	r3, r3
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d002      	beq.n	8001d7c <SDStorage_CreateNewLogFile+0x1c>
        return SDSTORAGE_NOT_READY;
 8001d76:	f06f 0301 	mvn.w	r3, #1
 8001d7a:	e077      	b.n	8001e6c <SDStorage_CreateNewLogFile+0x10c>
    }
    
    // Ï†ÑÏó≠ ÌååÏùº Í∞ùÏ≤¥ Ï†úÍ±∞Îê® - Î≥ÑÎèÑ Ï≤òÎ¶¨ Î∂àÌïÑÏöî
    
    // ÏÉà ÌååÏùºÎ™Ö ÏÉùÏÑ±
    if (_generate_log_filename(g_current_log_file, sizeof(g_current_log_file)) != SDSTORAGE_OK) {
 8001d7c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001d80:	483e      	ldr	r0, [pc, #248]	@ (8001e7c <SDStorage_CreateNewLogFile+0x11c>)
 8001d82:	f7ff fbaf 	bl	80014e4 <_generate_log_filename>
 8001d86:	4603      	mov	r3, r0
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d002      	beq.n	8001d92 <SDStorage_CreateNewLogFile+0x32>
        return SDSTORAGE_ERROR;
 8001d8c:	f04f 33ff 	mov.w	r3, #4294967295
 8001d90:	e06c      	b.n	8001e6c <SDStorage_CreateNewLogFile+0x10c>
    }
    
    // ÌååÏùº ÏÉùÏÑ± ÌÖåÏä§Ìä∏ (Í∞ÑÎã®Ìïú Î∞©Ïãù)
#ifdef STM32F746xx
    LOG_INFO("[SDStorage] Testing file creation: %s", g_current_log_file);
 8001d92:	4a3a      	ldr	r2, [pc, #232]	@ (8001e7c <SDStorage_CreateNewLogFile+0x11c>)
 8001d94:	493a      	ldr	r1, [pc, #232]	@ (8001e80 <SDStorage_CreateNewLogFile+0x120>)
 8001d96:	2001      	movs	r0, #1
 8001d98:	f003 fcaa 	bl	80056f0 <LOGGER_SendFormatted>
    
    // ÏßÄÏó≠ Î≥ÄÏàòÎ°ú ÌååÏùº Í∞ùÏ≤¥ ÏÉùÏÑ±
    FIL test_file;
    memset(&test_file, 0, sizeof(test_file));
 8001d9c:	463b      	mov	r3, r7
 8001d9e:	f44f 720b 	mov.w	r2, #556	@ 0x22c
 8001da2:	2100      	movs	r1, #0
 8001da4:	4618      	mov	r0, r3
 8001da6:	f015 ff55 	bl	8017c54 <memset>
    
    // SD Ïπ¥Îìú ÏÉÅÌÉú Ïû¨ÌôïÏù∏
    DSTATUS current_disk_status = disk_status(0);
 8001daa:	2000      	movs	r0, #0
 8001dac:	f010 fb4e 	bl	801244c <disk_status>
 8001db0:	4603      	mov	r3, r0
 8001db2:	f887 322f 	strb.w	r3, [r7, #559]	@ 0x22f
    LOG_INFO("[SDStorage] Current disk status: 0x%02X", current_disk_status);
 8001db6:	f897 322f 	ldrb.w	r3, [r7, #559]	@ 0x22f
 8001dba:	461a      	mov	r2, r3
 8001dbc:	4931      	ldr	r1, [pc, #196]	@ (8001e84 <SDStorage_CreateNewLogFile+0x124>)
 8001dbe:	2001      	movs	r0, #1
 8001dc0:	f003 fc96 	bl	80056f0 <LOGGER_SendFormatted>
    
    // ÌååÏùº ÏÉùÏÑ± ÌÖåÏä§Ìä∏
    FRESULT open_result = f_open(&test_file, g_current_log_file, FA_CREATE_ALWAYS | FA_WRITE);
 8001dc4:	463b      	mov	r3, r7
 8001dc6:	220a      	movs	r2, #10
 8001dc8:	492c      	ldr	r1, [pc, #176]	@ (8001e7c <SDStorage_CreateNewLogFile+0x11c>)
 8001dca:	4618      	mov	r0, r3
 8001dcc:	f011 ff4c 	bl	8013c68 <f_open>
 8001dd0:	4603      	mov	r3, r0
 8001dd2:	f887 322e 	strb.w	r3, [r7, #558]	@ 0x22e
    LOG_INFO("[SDStorage] f_open result: %d", open_result);
 8001dd6:	f897 322e 	ldrb.w	r3, [r7, #558]	@ 0x22e
 8001dda:	461a      	mov	r2, r3
 8001ddc:	492a      	ldr	r1, [pc, #168]	@ (8001e88 <SDStorage_CreateNewLogFile+0x128>)
 8001dde:	2001      	movs	r0, #1
 8001de0:	f003 fc86 	bl	80056f0 <LOGGER_SendFormatted>
    
    if (open_result != FR_OK) {
 8001de4:	f897 322e 	ldrb.w	r3, [r7, #558]	@ 0x22e
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d032      	beq.n	8001e52 <SDStorage_CreateNewLogFile+0xf2>
        LOG_ERROR("[SDStorage] f_open failed: %d", open_result);
 8001dec:	f897 322e 	ldrb.w	r3, [r7, #558]	@ 0x22e
 8001df0:	461a      	mov	r2, r3
 8001df2:	4926      	ldr	r1, [pc, #152]	@ (8001e8c <SDStorage_CreateNewLogFile+0x12c>)
 8001df4:	2003      	movs	r0, #3
 8001df6:	f003 fc7b 	bl	80056f0 <LOGGER_SendFormatted>
        
        // ÏÉÅÏÑ∏ ÏóêÎü¨ Î∂ÑÏÑù
        switch (open_result) {
 8001dfa:	f897 322e 	ldrb.w	r3, [r7, #558]	@ 0x22e
 8001dfe:	2b10      	cmp	r3, #16
 8001e00:	d006      	beq.n	8001e10 <SDStorage_CreateNewLogFile+0xb0>
 8001e02:	2b10      	cmp	r3, #16
 8001e04:	dc13      	bgt.n	8001e2e <SDStorage_CreateNewLogFile+0xce>
 8001e06:	2b03      	cmp	r3, #3
 8001e08:	d00c      	beq.n	8001e24 <SDStorage_CreateNewLogFile+0xc4>
 8001e0a:	2b09      	cmp	r3, #9
 8001e0c:	d005      	beq.n	8001e1a <SDStorage_CreateNewLogFile+0xba>
 8001e0e:	e00e      	b.n	8001e2e <SDStorage_CreateNewLogFile+0xce>
            case 16: // FR_INVALID_OBJECT
                LOG_ERROR("[SDStorage] FR_INVALID_OBJECT - File object initialization issue");
 8001e10:	491f      	ldr	r1, [pc, #124]	@ (8001e90 <SDStorage_CreateNewLogFile+0x130>)
 8001e12:	2003      	movs	r0, #3
 8001e14:	f003 fc6c 	bl	80056f0 <LOGGER_SendFormatted>
                break;
 8001e18:	e011      	b.n	8001e3e <SDStorage_CreateNewLogFile+0xde>
            case 9: // FR_WRITE_PROTECTED  
                LOG_ERROR("[SDStorage] FR_WRITE_PROTECTED - SD card is write protected");
 8001e1a:	491e      	ldr	r1, [pc, #120]	@ (8001e94 <SDStorage_CreateNewLogFile+0x134>)
 8001e1c:	2003      	movs	r0, #3
 8001e1e:	f003 fc67 	bl	80056f0 <LOGGER_SendFormatted>
                break;
 8001e22:	e00c      	b.n	8001e3e <SDStorage_CreateNewLogFile+0xde>
            case 3: // FR_NOT_READY
                LOG_ERROR("[SDStorage] FR_NOT_READY - Disk not ready");
 8001e24:	491c      	ldr	r1, [pc, #112]	@ (8001e98 <SDStorage_CreateNewLogFile+0x138>)
 8001e26:	2003      	movs	r0, #3
 8001e28:	f003 fc62 	bl	80056f0 <LOGGER_SendFormatted>
                break;
 8001e2c:	e007      	b.n	8001e3e <SDStorage_CreateNewLogFile+0xde>
            default:
                LOG_ERROR("[SDStorage] Unknown f_open error: %d", open_result);
 8001e2e:	f897 322e 	ldrb.w	r3, [r7, #558]	@ 0x22e
 8001e32:	461a      	mov	r2, r3
 8001e34:	4919      	ldr	r1, [pc, #100]	@ (8001e9c <SDStorage_CreateNewLogFile+0x13c>)
 8001e36:	2003      	movs	r0, #3
 8001e38:	f003 fc5a 	bl	80056f0 <LOGGER_SendFormatted>
                break;
 8001e3c:	bf00      	nop
        }
        
        LOG_WARN("[SDStorage] Disabling SD logging due to file creation failure");
 8001e3e:	4918      	ldr	r1, [pc, #96]	@ (8001ea0 <SDStorage_CreateNewLogFile+0x140>)
 8001e40:	2002      	movs	r0, #2
 8001e42:	f003 fc55 	bl	80056f0 <LOGGER_SendFormatted>
        g_sd_ready = false;  // SD Î°úÍπÖ ÎπÑÌôúÏÑ±Ìôî
 8001e46:	4b0c      	ldr	r3, [pc, #48]	@ (8001e78 <SDStorage_CreateNewLogFile+0x118>)
 8001e48:	2200      	movs	r2, #0
 8001e4a:	701a      	strb	r2, [r3, #0]
        return SDSTORAGE_FILE_ERROR;
 8001e4c:	f06f 0302 	mvn.w	r3, #2
 8001e50:	e00c      	b.n	8001e6c <SDStorage_CreateNewLogFile+0x10c>
    }
    
    // ÌååÏùº ÏÉùÏÑ± ÌôïÏù∏ ÌõÑ Ï¶âÏãú Îã´Í∏∞ (Ï∂îÏ†Å Îì±Î°ù ÏóÜÏù¥)
    f_close(&test_file);
 8001e52:	463b      	mov	r3, r7
 8001e54:	4618      	mov	r0, r3
 8001e56:	f012 fa85 	bl	8014364 <f_close>
    LOG_INFO("[SDStorage] File created and ready for logging: %s", g_current_log_file);
 8001e5a:	4a08      	ldr	r2, [pc, #32]	@ (8001e7c <SDStorage_CreateNewLogFile+0x11c>)
 8001e5c:	4911      	ldr	r1, [pc, #68]	@ (8001ea4 <SDStorage_CreateNewLogFile+0x144>)
 8001e5e:	2001      	movs	r0, #1
 8001e60:	f003 fc46 	bl	80056f0 <LOGGER_SendFormatted>
#else
    // PC/ÌÖåÏä§Ìä∏ ÌôòÍ≤Ω: ÌååÏùº ÏÉùÏÑ± ÏãúÎÆ¨Î†àÏù¥ÏÖò (Ìï≠ÏÉÅ ÏÑ±Í≥µ)
    LOG_INFO("[SDStorage] Test environment - file creation simulated");
#endif
    
    g_current_log_size = 0;
 8001e64:	4b10      	ldr	r3, [pc, #64]	@ (8001ea8 <SDStorage_CreateNewLogFile+0x148>)
 8001e66:	2200      	movs	r2, #0
 8001e68:	601a      	str	r2, [r3, #0]
    return SDSTORAGE_OK;
 8001e6a:	2300      	movs	r3, #0
}
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	f507 770c 	add.w	r7, r7, #560	@ 0x230
 8001e72:	46bd      	mov	sp, r7
 8001e74:	bd80      	pop	{r7, pc}
 8001e76:	bf00      	nop
 8001e78:	2000027d 	.word	0x2000027d
 8001e7c:	20000280 	.word	0x20000280
 8001e80:	0801adb4 	.word	0x0801adb4
 8001e84:	0801addc 	.word	0x0801addc
 8001e88:	0801ae04 	.word	0x0801ae04
 8001e8c:	0801ae24 	.word	0x0801ae24
 8001e90:	0801ae44 	.word	0x0801ae44
 8001e94:	0801ae88 	.word	0x0801ae88
 8001e98:	0801aec4 	.word	0x0801aec4
 8001e9c:	0801aef0 	.word	0x0801aef0
 8001ea0:	0801af18 	.word	0x0801af18
 8001ea4:	0801af58 	.word	0x0801af58
 8001ea8:	20000380 	.word	0x20000380

08001eac <_create_log_directory>:
    return g_current_log_size;
}

// ÎÇ¥Î∂Ä Ìï®Ïàò Íµ¨ÌòÑ
static int _create_log_directory(void)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b082      	sub	sp, #8
 8001eb0:	af00      	add	r7, sp, #0
#ifdef STM32F746xx
    // FatFsÍ∞Ä Ïù¥ÎØ∏ Ï†ïÏÉÅ ÎèôÏûëÌïòÎØÄÎ°ú HAL ÌÖåÏä§Ìä∏ Î∂àÌïÑÏöî
    
    // f_mkdir Ï†ÑÏóê Î≥ºÎ•® ÏÉÅÌÉú Ïû¨ÌôïÏù∏ (ÏóêÎü¨ 6 Î∞©ÏßÄ)
    LOG_INFO("[SDStorage] Verifying volume state before f_mkdir...");
 8001eb2:	4924      	ldr	r1, [pc, #144]	@ (8001f44 <_create_log_directory+0x98>)
 8001eb4:	2001      	movs	r0, #1
 8001eb6:	f003 fc1b 	bl	80056f0 <LOGGER_SendFormatted>
    
    // Î≥ºÎ•® Ïû¨ÎßàÏö¥Ìä∏ ÏãúÎèÑ (ÏÉÅÌÉú ÏïàÏ†ïÌôî)
    FRESULT remount_result = f_mount(&SDFatFS, SDPath, 1);
 8001eba:	2201      	movs	r2, #1
 8001ebc:	4922      	ldr	r1, [pc, #136]	@ (8001f48 <_create_log_directory+0x9c>)
 8001ebe:	4823      	ldr	r0, [pc, #140]	@ (8001f4c <_create_log_directory+0xa0>)
 8001ec0:	f011 fe8e 	bl	8013be0 <f_mount>
 8001ec4:	4603      	mov	r3, r0
 8001ec6:	71bb      	strb	r3, [r7, #6]
    LOG_INFO("[SDStorage] Volume re-mount result: %d", remount_result);
 8001ec8:	79bb      	ldrb	r3, [r7, #6]
 8001eca:	461a      	mov	r2, r3
 8001ecc:	4920      	ldr	r1, [pc, #128]	@ (8001f50 <_create_log_directory+0xa4>)
 8001ece:	2001      	movs	r0, #1
 8001ed0:	f003 fc0e 	bl	80056f0 <LOGGER_SendFormatted>
    
    FRESULT mkdir_result = FR_NOT_ENABLED;  // Ï¥àÍ∏∞Í∞í ÏÑ§Ï†ï
 8001ed4:	230c      	movs	r3, #12
 8001ed6:	71fb      	strb	r3, [r7, #7]
    
    if (remount_result == FR_OK) {
 8001ed8:	79bb      	ldrb	r3, [r7, #6]
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d10f      	bne.n	8001efe <_create_log_directory+0x52>
        LOG_INFO("[SDStorage] Volume ready - attempting f_mkdir...");
 8001ede:	491d      	ldr	r1, [pc, #116]	@ (8001f54 <_create_log_directory+0xa8>)
 8001ee0:	2001      	movs	r0, #1
 8001ee2:	f003 fc05 	bl	80056f0 <LOGGER_SendFormatted>
        mkdir_result = f_mkdir("lora_logs");
 8001ee6:	481c      	ldr	r0, [pc, #112]	@ (8001f58 <_create_log_directory+0xac>)
 8001ee8:	f012 fa5c 	bl	80143a4 <f_mkdir>
 8001eec:	4603      	mov	r3, r0
 8001eee:	71fb      	strb	r3, [r7, #7]
        LOG_INFO("[SDStorage] f_mkdir result: %d", mkdir_result);
 8001ef0:	79fb      	ldrb	r3, [r7, #7]
 8001ef2:	461a      	mov	r2, r3
 8001ef4:	4919      	ldr	r1, [pc, #100]	@ (8001f5c <_create_log_directory+0xb0>)
 8001ef6:	2001      	movs	r0, #1
 8001ef8:	f003 fbfa 	bl	80056f0 <LOGGER_SendFormatted>
 8001efc:	e005      	b.n	8001f0a <_create_log_directory+0x5e>
    } else {
        LOG_ERROR("[SDStorage] Volume re-mount failed: %d", remount_result);
 8001efe:	79bb      	ldrb	r3, [r7, #6]
 8001f00:	461a      	mov	r2, r3
 8001f02:	4917      	ldr	r1, [pc, #92]	@ (8001f60 <_create_log_directory+0xb4>)
 8001f04:	2003      	movs	r0, #3
 8001f06:	f003 fbf3 	bl	80056f0 <LOGGER_SendFormatted>
    }
    
    // FR_EXIST(9)Îäî Ïù¥ÎØ∏ Ï°¥Ïû¨Ìï®ÏùÑ ÏùòÎØ∏ÌïòÎØÄÎ°ú ÏÑ±Í≥µÏúºÎ°ú Ï≤òÎ¶¨
    if (mkdir_result == FR_OK || mkdir_result == FR_EXIST) {
 8001f0a:	79fb      	ldrb	r3, [r7, #7]
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d002      	beq.n	8001f16 <_create_log_directory+0x6a>
 8001f10:	79fb      	ldrb	r3, [r7, #7]
 8001f12:	2b08      	cmp	r3, #8
 8001f14:	d105      	bne.n	8001f22 <_create_log_directory+0x76>
        LOG_INFO("[SDStorage] Directory ready (created or already exists)");
 8001f16:	4913      	ldr	r1, [pc, #76]	@ (8001f64 <_create_log_directory+0xb8>)
 8001f18:	2001      	movs	r0, #1
 8001f1a:	f003 fbe9 	bl	80056f0 <LOGGER_SendFormatted>
        return SDSTORAGE_OK;  // ÎîîÎ†âÌÜ†Î¶¨ ÏÑ±Í≥µ
 8001f1e:	2300      	movs	r3, #0
 8001f20:	e00b      	b.n	8001f3a <_create_log_directory+0x8e>
    } else {
        LOG_ERROR("[SDStorage] f_mkdir failed: %d - FatFs level problem", mkdir_result);
 8001f22:	79fb      	ldrb	r3, [r7, #7]
 8001f24:	461a      	mov	r2, r3
 8001f26:	4910      	ldr	r1, [pc, #64]	@ (8001f68 <_create_log_directory+0xbc>)
 8001f28:	2003      	movs	r0, #3
 8001f2a:	f003 fbe1 	bl	80056f0 <LOGGER_SendFormatted>
        LOG_INFO("[SDStorage] Will try direct file creation without directory");
 8001f2e:	490f      	ldr	r1, [pc, #60]	@ (8001f6c <_create_log_directory+0xc0>)
 8001f30:	2001      	movs	r0, #1
 8001f32:	f003 fbdd 	bl	80056f0 <LOGGER_SendFormatted>
        return SDSTORAGE_ERROR;  // ÎîîÎ†âÌÜ†Î¶¨ Ïã§Ìå®
 8001f36:	f04f 33ff 	mov.w	r3, #4294967295
#else
    // PC: mkdir ÏãúÎÆ¨Î†àÏù¥ÏÖò (ÌÖåÏä§Ìä∏ÏóêÏÑúÎäî ÏÑ±Í≥µÏúºÎ°ú Í∞ÄÏ†ï)
    LOG_INFO("[SDStorage] Test environment - directory creation simulated");
    return SDSTORAGE_OK;
#endif
}
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	3708      	adds	r7, #8
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	bd80      	pop	{r7, pc}
 8001f42:	bf00      	nop
 8001f44:	0801af8c 	.word	0x0801af8c
 8001f48:	20001800 	.word	0x20001800
 8001f4c:	20001804 	.word	0x20001804
 8001f50:	0801afc4 	.word	0x0801afc4
 8001f54:	0801afec 	.word	0x0801afec
 8001f58:	0801b020 	.word	0x0801b020
 8001f5c:	0801b02c 	.word	0x0801b02c
 8001f60:	0801b04c 	.word	0x0801b04c
 8001f64:	0801b074 	.word	0x0801b074
 8001f68:	0801b0ac 	.word	0x0801b0ac
 8001f6c:	0801b0e4 	.word	0x0801b0e4

08001f70 <vApplicationIdleHook>:
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName);
void vApplicationMallocFailedHook(void);

/* USER CODE BEGIN 2 */
__weak void vApplicationIdleHook( void )
{
 8001f70:	b480      	push	{r7}
 8001f72:	af00      	add	r7, sp, #0
   specified, or call vTaskDelay()). If the application makes use of the
   vTaskDelete() API function (as this demo application does) then it is also
   important that vApplicationIdleHook() is permitted to return to its calling
   function, because it is the responsibility of the idle task to clean up
   memory allocated by the kernel to any task that has since been deleted. */
}
 8001f74:	bf00      	nop
 8001f76:	46bd      	mov	sp, r7
 8001f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7c:	4770      	bx	lr

08001f7e <vApplicationStackOverflowHook>:
/* USER CODE END 2 */

/* USER CODE BEGIN 4 */
__weak void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName)
{
 8001f7e:	b480      	push	{r7}
 8001f80:	b083      	sub	sp, #12
 8001f82:	af00      	add	r7, sp, #0
 8001f84:	6078      	str	r0, [r7, #4]
 8001f86:	6039      	str	r1, [r7, #0]
   /* Run time stack overflow checking is performed if
   configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
   called if a stack overflow is detected. */
}
 8001f88:	bf00      	nop
 8001f8a:	370c      	adds	r7, #12
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f92:	4770      	bx	lr

08001f94 <vApplicationMallocFailedHook>:
/* USER CODE END 4 */

/* USER CODE BEGIN 5 */
__weak void vApplicationMallocFailedHook(void)
{
 8001f94:	b480      	push	{r7}
 8001f96:	af00      	add	r7, sp, #0
   demo application. If heap_1.c or heap_2.c are used, then the size of the
   heap available to pvPortMalloc() is defined by configTOTAL_HEAP_SIZE in
   FreeRTOSConfig.h, and the xPortGetFreeHeapSize() API function can be used
   to query the size of free heap space that remains (although it does not
   provide information on how the remaining heap might be fragmented). */
}
 8001f98:	bf00      	nop
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa0:	4770      	bx	lr
	...

08001fa4 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001fa4:	b480      	push	{r7}
 8001fa6:	b085      	sub	sp, #20
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	60f8      	str	r0, [r7, #12]
 8001fac:	60b9      	str	r1, [r7, #8]
 8001fae:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	4a07      	ldr	r2, [pc, #28]	@ (8001fd0 <vApplicationGetIdleTaskMemory+0x2c>)
 8001fb4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8001fb6:	68bb      	ldr	r3, [r7, #8]
 8001fb8:	4a06      	ldr	r2, [pc, #24]	@ (8001fd4 <vApplicationGetIdleTaskMemory+0x30>)
 8001fba:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	2280      	movs	r2, #128	@ 0x80
 8001fc0:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8001fc2:	bf00      	nop
 8001fc4:	3714      	adds	r7, #20
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fcc:	4770      	bx	lr
 8001fce:	bf00      	nop
 8001fd0:	200007bc 	.word	0x200007bc
 8001fd4:	20000814 	.word	0x20000814

08001fd8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001fd8:	b5b0      	push	{r4, r5, r7, lr}
 8001fda:	b09a      	sub	sp, #104	@ 0x68
 8001fdc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
  // Î¶¨ÏÖã Ïπ¥Ïö¥ÌÑ∞ Ï∂îÍ∞Ä
  static uint32_t reset_count = 0;
  reset_count++;
 8001fde:	4b96      	ldr	r3, [pc, #600]	@ (8002238 <main+0x260>)
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	3301      	adds	r3, #1
 8001fe4:	4a94      	ldr	r2, [pc, #592]	@ (8002238 <main+0x260>)
 8001fe6:	6013      	str	r3, [r2, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001fe8:	f004 fa09 	bl	80063fe <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001fec:	f000 f966 	bl	80022bc <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8001ff0:	f000 f9d6 	bl	80023a0 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001ff4:	f001 f9a0 	bl	8003338 <MX_GPIO_Init>
  MX_DMA_Init();  // DMAÎäî UARTÎ≥¥Îã§ Î®ºÏ†Ä Ï¥àÍ∏∞Ìôî
 8001ff8:	f002 f842 	bl	8004080 <MX_DMA_Init>
  MX_USART6_DMA_Init();  // USART6 DMA Ï¥àÍ∏∞Ìôî (UARTÎ≥¥Îã§ Î®ºÏ†Ä)
 8001ffc:	f002 f866 	bl	80040cc <MX_USART6_DMA_Init>
  MX_ADC3_Init();
 8002000:	f000 fa00 	bl	8002404 <MX_ADC3_Init>
  MX_CRC_Init();
 8002004:	f000 fa50 	bl	80024a8 <MX_CRC_Init>
  MX_DCMI_Init();
 8002008:	f000 fa70 	bl	80024ec <MX_DCMI_Init>
  MX_DMA2D_Init();
 800200c:	f000 faa2 	bl	8002554 <MX_DMA2D_Init>
  MX_ETH_Init();
 8002010:	f000 fad2 	bl	80025b8 <MX_ETH_Init>
  MX_FMC_Init();
 8002014:	f001 f940 	bl	8003298 <MX_FMC_Init>
  MX_I2C1_Init();
 8002018:	f000 fb1c 	bl	8002654 <MX_I2C1_Init>
  MX_I2C3_Init();
 800201c:	f000 fb5a 	bl	80026d4 <MX_I2C3_Init>
  MX_LTDC_Init();
 8002020:	f000 fb98 	bl	8002754 <MX_LTDC_Init>
  MX_QUADSPI_Init();
 8002024:	f000 fc18 	bl	8002858 <MX_QUADSPI_Init>
  MX_RTC_Init();
 8002028:	f000 fc42 	bl	80028b0 <MX_RTC_Init>
  MX_SAI2_Init();
 800202c:	f000 fce4 	bl	80029f8 <MX_SAI2_Init>
  MX_SDMMC1_SD_Init();
 8002030:	f000 fd8a 	bl	8002b48 <MX_SDMMC1_SD_Init>
  MX_SPDIFRX_Init();
 8002034:	f000 fdb6 	bl	8002ba4 <MX_SPDIFRX_Init>
  MX_SPI2_Init();
 8002038:	f000 fde4 	bl	8002c04 <MX_SPI2_Init>
  MX_TIM1_Init();
 800203c:	f000 fe20 	bl	8002c80 <MX_TIM1_Init>
  MX_TIM2_Init();
 8002040:	f000 feca 	bl	8002dd8 <MX_TIM2_Init>
  MX_TIM3_Init();
 8002044:	f000 ff3e 	bl	8002ec4 <MX_TIM3_Init>
  MX_TIM5_Init();
 8002048:	f000 ffb4 	bl	8002fb4 <MX_TIM5_Init>
  MX_TIM8_Init();
 800204c:	f001 f82a 	bl	80030a4 <MX_TIM8_Init>
  MX_TIM12_Init();
 8002050:	f001 f87c 	bl	800314c <MX_TIM12_Init>
  MX_USART1_UART_Init();
 8002054:	f001 f8c0 	bl	80031d8 <MX_USART1_UART_Init>
  MX_USART6_UART_Init();
 8002058:	f001 f8ee 	bl	8003238 <MX_USART6_UART_Init>
  
  // UART Ï¥àÍ∏∞Ìôî ÌõÑ DMA Ìï∏Îì§ Îã§Ïãú Ïó∞Í≤∞ (HAL_UART_InitÏóêÏÑú Î¶¨ÏÖãÎê† Ïàò ÏûàÏùå)
  __HAL_LINKDMA(&huart6, hdmarx, hdma_usart6_rx);
 800205c:	4b77      	ldr	r3, [pc, #476]	@ (800223c <main+0x264>)
 800205e:	4a78      	ldr	r2, [pc, #480]	@ (8002240 <main+0x268>)
 8002060:	675a      	str	r2, [r3, #116]	@ 0x74
 8002062:	4b77      	ldr	r3, [pc, #476]	@ (8002240 <main+0x268>)
 8002064:	4a75      	ldr	r2, [pc, #468]	@ (800223c <main+0x264>)
 8002066:	639a      	str	r2, [r3, #56]	@ 0x38
  
  // UART IDLE Ïù∏ÌÑ∞ÎüΩÌä∏ ÌôúÏÑ±Ìôî (DMA Í∏∞Î∞ò ÏàòÏã†ÏùÑ ÏúÑÌï¥)
  __HAL_UART_ENABLE_IT(&huart6, UART_IT_IDLE);
 8002068:	4b74      	ldr	r3, [pc, #464]	@ (800223c <main+0x264>)
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	681a      	ldr	r2, [r3, #0]
 800206e:	4b73      	ldr	r3, [pc, #460]	@ (800223c <main+0x264>)
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	f042 0210 	orr.w	r2, r2, #16
 8002076:	601a      	str	r2, [r3, #0]
  MX_FATFS_Init();
 8002078:	f00f fdf0 	bl	8011c5c <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */
  
  // Logger Ï¥àÍ∏∞Ìôî (ÌÑ∞ÎØ∏ÎÑê Ï∂úÎ†•Îßå ÏÇ¨Ïö©)
  LOGGER_Connect("STM32", 0);
 800207c:	2100      	movs	r1, #0
 800207e:	4871      	ldr	r0, [pc, #452]	@ (8002244 <main+0x26c>)
 8002080:	f003 faaa 	bl	80055d8 <LOGGER_Connect>
  
  // Î¶¨ÏÖã ÏõêÏù∏ ÌôïÏù∏
  LOG_INFO("=== SYSTEM START (Reset #%lu) ===", reset_count);
 8002084:	4b6c      	ldr	r3, [pc, #432]	@ (8002238 <main+0x260>)
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	461a      	mov	r2, r3
 800208a:	496f      	ldr	r1, [pc, #444]	@ (8002248 <main+0x270>)
 800208c:	2001      	movs	r0, #1
 800208e:	f003 fb2f 	bl	80056f0 <LOGGER_SendFormatted>
  
  // RCC Î¶¨ÏÖã ÌîåÎûòÍ∑∏ ÌôïÏù∏
  if (__HAL_RCC_GET_FLAG(RCC_FLAG_BORRST)) LOG_WARN("Reset: BOR (Brown-out)");
 8002092:	4b6e      	ldr	r3, [pc, #440]	@ (800224c <main+0x274>)
 8002094:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002096:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800209a:	2b00      	cmp	r3, #0
 800209c:	d003      	beq.n	80020a6 <main+0xce>
 800209e:	496c      	ldr	r1, [pc, #432]	@ (8002250 <main+0x278>)
 80020a0:	2002      	movs	r0, #2
 80020a2:	f003 fb25 	bl	80056f0 <LOGGER_SendFormatted>
  if (__HAL_RCC_GET_FLAG(RCC_FLAG_PINRST)) LOG_WARN("Reset: PIN (External)");
 80020a6:	4b69      	ldr	r3, [pc, #420]	@ (800224c <main+0x274>)
 80020a8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80020aa:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d003      	beq.n	80020ba <main+0xe2>
 80020b2:	4968      	ldr	r1, [pc, #416]	@ (8002254 <main+0x27c>)
 80020b4:	2002      	movs	r0, #2
 80020b6:	f003 fb1b 	bl	80056f0 <LOGGER_SendFormatted>
  if (__HAL_RCC_GET_FLAG(RCC_FLAG_PORRST)) LOG_WARN("Reset: POR (Power-on)");
 80020ba:	4b64      	ldr	r3, [pc, #400]	@ (800224c <main+0x274>)
 80020bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80020be:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d003      	beq.n	80020ce <main+0xf6>
 80020c6:	4964      	ldr	r1, [pc, #400]	@ (8002258 <main+0x280>)
 80020c8:	2002      	movs	r0, #2
 80020ca:	f003 fb11 	bl	80056f0 <LOGGER_SendFormatted>
  if (__HAL_RCC_GET_FLAG(RCC_FLAG_SFTRST)) LOG_WARN("Reset: SOFTWARE");
 80020ce:	4b5f      	ldr	r3, [pc, #380]	@ (800224c <main+0x274>)
 80020d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80020d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d003      	beq.n	80020e2 <main+0x10a>
 80020da:	4960      	ldr	r1, [pc, #384]	@ (800225c <main+0x284>)
 80020dc:	2002      	movs	r0, #2
 80020de:	f003 fb07 	bl	80056f0 <LOGGER_SendFormatted>
  if (__HAL_RCC_GET_FLAG(RCC_FLAG_IWDGRST)) LOG_WARN("Reset: IWDG (Watchdog)");
 80020e2:	4b5a      	ldr	r3, [pc, #360]	@ (800224c <main+0x274>)
 80020e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80020e6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d003      	beq.n	80020f6 <main+0x11e>
 80020ee:	495c      	ldr	r1, [pc, #368]	@ (8002260 <main+0x288>)
 80020f0:	2002      	movs	r0, #2
 80020f2:	f003 fafd 	bl	80056f0 <LOGGER_SendFormatted>
  if (__HAL_RCC_GET_FLAG(RCC_FLAG_WWDGRST)) LOG_WARN("Reset: WWDG (Window Watchdog)");
 80020f6:	4b55      	ldr	r3, [pc, #340]	@ (800224c <main+0x274>)
 80020f8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80020fa:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d003      	beq.n	800210a <main+0x132>
 8002102:	4958      	ldr	r1, [pc, #352]	@ (8002264 <main+0x28c>)
 8002104:	2002      	movs	r0, #2
 8002106:	f003 faf3 	bl	80056f0 <LOGGER_SendFormatted>
  if (__HAL_RCC_GET_FLAG(RCC_FLAG_LPWRRST)) LOG_WARN("Reset: LPWR (Low Power)");
 800210a:	4b50      	ldr	r3, [pc, #320]	@ (800224c <main+0x274>)
 800210c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800210e:	2b00      	cmp	r3, #0
 8002110:	da03      	bge.n	800211a <main+0x142>
 8002112:	4955      	ldr	r1, [pc, #340]	@ (8002268 <main+0x290>)
 8002114:	2002      	movs	r0, #2
 8002116:	f003 faeb 	bl	80056f0 <LOGGER_SendFormatted>
  
  // ÌîåÎûòÍ∑∏ ÌÅ¥Î¶¨Ïñ¥
  __HAL_RCC_CLEAR_RESET_FLAGS();
 800211a:	4b4c      	ldr	r3, [pc, #304]	@ (800224c <main+0x274>)
 800211c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800211e:	4a4b      	ldr	r2, [pc, #300]	@ (800224c <main+0x274>)
 8002120:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002124:	6753      	str	r3, [r2, #116]	@ 0x74
  
  // ===== ÌïòÎìúÏõ®Ïñ¥ Ï¥àÍ∏∞ÌôîÎßå main()ÏóêÏÑú ÏàòÌñâ =====
  
  // SDÏπ¥Îìú Ï¥àÍ∏∞ÌôîÎäî FreeRTOS ÌÉúÏä§ÌÅ¨ÏóêÏÑú ÏàòÌñâ (Ïª§ÎÑê ÏãúÏûë ÌõÑ)
  LOG_INFO("üîÑ SD card initialization will be performed in FreeRTOS task");
 8002126:	4951      	ldr	r1, [pc, #324]	@ (800226c <main+0x294>)
 8002128:	2001      	movs	r0, #1
 800212a:	f003 fae1 	bl	80056f0 <LOGGER_SendFormatted>
  g_sd_initialization_result = -1;  // Ï¥àÍ∏∞Ìôî ÏïàÎê® ÏÉÅÌÉú
 800212e:	4b50      	ldr	r3, [pc, #320]	@ (8002270 <main+0x298>)
 8002130:	f04f 32ff 	mov.w	r2, #4294967295
 8002134:	601a      	str	r2, [r3, #0]
  
  // UART6 DMA Ï¥àÍ∏∞Ìôî Í±¥ÎÑàÎõ∞Í∏∞ (Ïù¥ÎØ∏ main Ï¥àÍ∏∞ÌôîÏóêÏÑú ÏôÑÎ£åÎê®)
  LOG_INFO("üì§ UART DMA already initialized in main() - skipping");
 8002136:	494f      	ldr	r1, [pc, #316]	@ (8002274 <main+0x29c>)
 8002138:	2001      	movs	r0, #1
 800213a:	f003 fad9 	bl	80056f0 <LOGGER_SendFormatted>
  
  // IDLE Ïù∏ÌÑ∞ÎüΩÌä∏Îßå ÌôúÏÑ±Ìôî (Î©îÏãúÏßÄ ÎÅù Í∞êÏßÄÏö©)
  LOG_INFO("üì§ Enabling UART IDLE interrupt...");
 800213e:	494e      	ldr	r1, [pc, #312]	@ (8002278 <main+0x2a0>)
 8002140:	2001      	movs	r0, #1
 8002142:	f003 fad5 	bl	80056f0 <LOGGER_SendFormatted>
  __HAL_UART_ENABLE_IT(&huart6, UART_IT_IDLE);
 8002146:	4b3d      	ldr	r3, [pc, #244]	@ (800223c <main+0x264>)
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	681a      	ldr	r2, [r3, #0]
 800214c:	4b3b      	ldr	r3, [pc, #236]	@ (800223c <main+0x264>)
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	f042 0210 	orr.w	r2, r2, #16
 8002154:	601a      	str	r2, [r3, #0]
  LOG_INFO("‚úÖ UART setup completed");
 8002156:	4949      	ldr	r1, [pc, #292]	@ (800227c <main+0x2a4>)
 8002158:	2001      	movs	r0, #1
 800215a:	f003 fac9 	bl	80056f0 <LOGGER_SendFormatted>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
  // SD Î°úÍπÖ ÌÅê ÏÉùÏÑ± (ÏïàÏ†ÑÏÑ± Ï≤¥ÌÅ¨ Ìè¨Ìï®)
  LOG_INFO("üì§ Creating SD logging queue (size: %d, item: %d bytes)", 
 800215e:	2388      	movs	r3, #136	@ 0x88
 8002160:	220a      	movs	r2, #10
 8002162:	4947      	ldr	r1, [pc, #284]	@ (8002280 <main+0x2a8>)
 8002164:	2001      	movs	r0, #1
 8002166:	f003 fac3 	bl	80056f0 <LOGGER_SendFormatted>
           SD_LOG_QUEUE_SIZE, sizeof(SDLogEntry_t));
  
  osMessageQDef(sdLogQueue, SD_LOG_QUEUE_SIZE, SDLogEntry_t);
 800216a:	4b46      	ldr	r3, [pc, #280]	@ (8002284 <main+0x2ac>)
 800216c:	f107 0458 	add.w	r4, r7, #88	@ 0x58
 8002170:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002172:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  sdLogQueueHandle = osMessageCreate(osMessageQ(sdLogQueue), NULL);
 8002176:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800217a:	2100      	movs	r1, #0
 800217c:	4618      	mov	r0, r3
 800217e:	f012 ff4d 	bl	801501c <osMessageCreate>
 8002182:	4603      	mov	r3, r0
 8002184:	4a40      	ldr	r2, [pc, #256]	@ (8002288 <main+0x2b0>)
 8002186:	6013      	str	r3, [r2, #0]
  
  if (sdLogQueueHandle == NULL) {
 8002188:	4b3f      	ldr	r3, [pc, #252]	@ (8002288 <main+0x2b0>)
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	2b00      	cmp	r3, #0
 800218e:	d104      	bne.n	800219a <main+0x1c2>
    LOG_ERROR("‚ùå SD logging queue creation FAILED - insufficient memory");
 8002190:	493e      	ldr	r1, [pc, #248]	@ (800228c <main+0x2b4>)
 8002192:	2003      	movs	r0, #3
 8002194:	f003 faac 	bl	80056f0 <LOGGER_SendFormatted>
 8002198:	e003      	b.n	80021a2 <main+0x1ca>
  } else {
    LOG_INFO("‚úÖ SD logging queue created successfully");
 800219a:	493d      	ldr	r1, [pc, #244]	@ (8002290 <main+0x2b8>)
 800219c:	2001      	movs	r0, #1
 800219e:	f003 faa7 	bl	80056f0 <LOGGER_SendFormatted>
  }
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 8192);
 80021a2:	4b3c      	ldr	r3, [pc, #240]	@ (8002294 <main+0x2bc>)
 80021a4:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 80021a8:	461d      	mov	r5, r3
 80021aa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80021ac:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80021ae:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80021b2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80021b6:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80021ba:	2100      	movs	r1, #0
 80021bc:	4618      	mov	r0, r3
 80021be:	f012 fecd 	bl	8014f5c <osThreadCreate>
 80021c2:	4603      	mov	r3, r0
 80021c4:	4a34      	ldr	r2, [pc, #208]	@ (8002298 <main+0x2c0>)
 80021c6:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* ÏàòÏã† ÌÉúÏä§ÌÅ¨ ÌôúÏÑ±Ìôî - LoRa ÌÜµÏã†ÏùÑ ÏúÑÌï¥ ÌïÑÏàò */
  osThreadDef(receiveTask, StartReceiveTask, osPriorityNormal, 0, 4096);
 80021c8:	4b34      	ldr	r3, [pc, #208]	@ (800229c <main+0x2c4>)
 80021ca:	f107 0420 	add.w	r4, r7, #32
 80021ce:	461d      	mov	r5, r3
 80021d0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80021d2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80021d4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80021d8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  receiveTaskHandle = osThreadCreate(osThread(receiveTask), NULL);
 80021dc:	f107 0320 	add.w	r3, r7, #32
 80021e0:	2100      	movs	r1, #0
 80021e2:	4618      	mov	r0, r3
 80021e4:	f012 feba 	bl	8014f5c <osThreadCreate>
 80021e8:	4603      	mov	r3, r0
 80021ea:	4a2d      	ldr	r2, [pc, #180]	@ (80022a0 <main+0x2c8>)
 80021ec:	6013      	str	r3, [r2, #0]
  LOG_INFO("üì§ Receive Task enabled for LoRa communication");
 80021ee:	492d      	ldr	r1, [pc, #180]	@ (80022a4 <main+0x2cc>)
 80021f0:	2001      	movs	r0, #1
 80021f2:	f003 fa7d 	bl	80056f0 <LOGGER_SendFormatted>
  
  /* SD Î°úÍπÖ ÌÉúÏä§ÌÅ¨ ÌôúÏÑ±Ìôî - SD Ïπ¥Îìú Î°úÍπÖÏùÑ ÏúÑÌï¥ */
  osThreadDef(sdLoggingTask, StartSDLoggingTask, osPriorityLow, 0, 4096);
 80021f6:	4b2c      	ldr	r3, [pc, #176]	@ (80022a8 <main+0x2d0>)
 80021f8:	1d3c      	adds	r4, r7, #4
 80021fa:	461d      	mov	r5, r3
 80021fc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80021fe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002200:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002204:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  sdLoggingTaskHandle = osThreadCreate(osThread(sdLoggingTask), NULL);
 8002208:	1d3b      	adds	r3, r7, #4
 800220a:	2100      	movs	r1, #0
 800220c:	4618      	mov	r0, r3
 800220e:	f012 fea5 	bl	8014f5c <osThreadCreate>
 8002212:	4603      	mov	r3, r0
 8002214:	4a25      	ldr	r2, [pc, #148]	@ (80022ac <main+0x2d4>)
 8002216:	6013      	str	r3, [r2, #0]
  LOG_INFO("üì§ SD Logging Task enabled");
 8002218:	4925      	ldr	r1, [pc, #148]	@ (80022b0 <main+0x2d8>)
 800221a:	2001      	movs	r0, #1
 800221c:	f003 fa68 	bl	80056f0 <LOGGER_SendFormatted>
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  LOG_INFO("üöÄ Starting FreeRTOS scheduler...");
 8002220:	4924      	ldr	r1, [pc, #144]	@ (80022b4 <main+0x2dc>)
 8002222:	2001      	movs	r0, #1
 8002224:	f003 fa64 	bl	80056f0 <LOGGER_SendFormatted>
  osKernelStart();
 8002228:	f012 fe75 	bl	8014f16 <osKernelStart>
  
  // Ïù¥ Î∂ÄÎ∂ÑÏùÄ Ï†àÎåÄ Ïã§ÌñâÎêòÎ©¥ ÏïàÎê® (Ïä§ÏºÄÏ§ÑÎü¨Í∞Ä Ï†úÏñ¥Î•º Í∞ÄÏ†∏Í∞ÄÏïº Ìï®)
  LOG_ERROR("‚ùå FATAL: Scheduler failed to start - system halted");
 800222c:	4922      	ldr	r1, [pc, #136]	@ (80022b8 <main+0x2e0>)
 800222e:	2003      	movs	r0, #3
 8002230:	f003 fa5e 	bl	80056f0 <LOGGER_SendFormatted>

  /* We should never get here as control is now taken by the scheduler */
  
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002234:	bf00      	nop
 8002236:	e7fd      	b.n	8002234 <main+0x25c>
 8002238:	2000157c 	.word	0x2000157c
 800223c:	20001240 	.word	0x20001240
 8002240:	20001518 	.word	0x20001518
 8002244:	0801b120 	.word	0x0801b120
 8002248:	0801b128 	.word	0x0801b128
 800224c:	40023800 	.word	0x40023800
 8002250:	0801b14c 	.word	0x0801b14c
 8002254:	0801b164 	.word	0x0801b164
 8002258:	0801b17c 	.word	0x0801b17c
 800225c:	0801b194 	.word	0x0801b194
 8002260:	0801b1a4 	.word	0x0801b1a4
 8002264:	0801b1bc 	.word	0x0801b1bc
 8002268:	0801b1dc 	.word	0x0801b1dc
 800226c:	0801b1f4 	.word	0x0801b1f4
 8002270:	20000014 	.word	0x20000014
 8002274:	0801b234 	.word	0x0801b234
 8002278:	0801b26c 	.word	0x0801b26c
 800227c:	0801b294 	.word	0x0801b294
 8002280:	0801b2b0 	.word	0x0801b2b0
 8002284:	0801b404 	.word	0x0801b404
 8002288:	20001308 	.word	0x20001308
 800228c:	0801b2ec 	.word	0x0801b2ec
 8002290:	0801b328 	.word	0x0801b328
 8002294:	0801b420 	.word	0x0801b420
 8002298:	200012fc 	.word	0x200012fc
 800229c:	0801b448 	.word	0x0801b448
 80022a0:	20001300 	.word	0x20001300
 80022a4:	0801b354 	.word	0x0801b354
 80022a8:	0801b474 	.word	0x0801b474
 80022ac:	20001304 	.word	0x20001304
 80022b0:	0801b388 	.word	0x0801b388
 80022b4:	0801b3a8 	.word	0x0801b3a8
 80022b8:	0801b3cc 	.word	0x0801b3cc

080022bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80022bc:	b580      	push	{r7, lr}
 80022be:	b094      	sub	sp, #80	@ 0x50
 80022c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80022c2:	f107 0320 	add.w	r3, r7, #32
 80022c6:	2230      	movs	r2, #48	@ 0x30
 80022c8:	2100      	movs	r1, #0
 80022ca:	4618      	mov	r0, r3
 80022cc:	f015 fcc2 	bl	8017c54 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80022d0:	f107 030c 	add.w	r3, r7, #12
 80022d4:	2200      	movs	r2, #0
 80022d6:	601a      	str	r2, [r3, #0]
 80022d8:	605a      	str	r2, [r3, #4]
 80022da:	609a      	str	r2, [r3, #8]
 80022dc:	60da      	str	r2, [r3, #12]
 80022de:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80022e0:	f008 fb3c 	bl	800a95c <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80022e4:	4b2c      	ldr	r3, [pc, #176]	@ (8002398 <SystemClock_Config+0xdc>)
 80022e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022e8:	4a2b      	ldr	r2, [pc, #172]	@ (8002398 <SystemClock_Config+0xdc>)
 80022ea:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80022ee:	6413      	str	r3, [r2, #64]	@ 0x40
 80022f0:	4b29      	ldr	r3, [pc, #164]	@ (8002398 <SystemClock_Config+0xdc>)
 80022f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022f4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80022f8:	60bb      	str	r3, [r7, #8]
 80022fa:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80022fc:	4b27      	ldr	r3, [pc, #156]	@ (800239c <SystemClock_Config+0xe0>)
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	4a26      	ldr	r2, [pc, #152]	@ (800239c <SystemClock_Config+0xe0>)
 8002302:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002306:	6013      	str	r3, [r2, #0]
 8002308:	4b24      	ldr	r3, [pc, #144]	@ (800239c <SystemClock_Config+0xe0>)
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002310:	607b      	str	r3, [r7, #4]
 8002312:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8002314:	2309      	movs	r3, #9
 8002316:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002318:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800231c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800231e:	2301      	movs	r3, #1
 8002320:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002322:	2302      	movs	r3, #2
 8002324:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002326:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800232a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 800232c:	2319      	movs	r3, #25
 800232e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 400;
 8002330:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 8002334:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002336:	2302      	movs	r3, #2
 8002338:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 9;
 800233a:	2309      	movs	r3, #9
 800233c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800233e:	f107 0320 	add.w	r3, r7, #32
 8002342:	4618      	mov	r0, r3
 8002344:	f008 fc2c 	bl	800aba0 <HAL_RCC_OscConfig>
 8002348:	4603      	mov	r3, r0
 800234a:	2b00      	cmp	r3, #0
 800234c:	d001      	beq.n	8002352 <SystemClock_Config+0x96>
  {
    Error_Handler();
 800234e:	f001 fe91 	bl	8004074 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8002352:	f008 fb13 	bl	800a97c <HAL_PWREx_EnableOverDrive>
 8002356:	4603      	mov	r3, r0
 8002358:	2b00      	cmp	r3, #0
 800235a:	d001      	beq.n	8002360 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 800235c:	f001 fe8a 	bl	8004074 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002360:	230f      	movs	r3, #15
 8002362:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002364:	2302      	movs	r3, #2
 8002366:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002368:	2300      	movs	r3, #0
 800236a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800236c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002370:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002372:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002376:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 8002378:	f107 030c 	add.w	r3, r7, #12
 800237c:	2106      	movs	r1, #6
 800237e:	4618      	mov	r0, r3
 8002380:	f008 feb2 	bl	800b0e8 <HAL_RCC_ClockConfig>
 8002384:	4603      	mov	r3, r0
 8002386:	2b00      	cmp	r3, #0
 8002388:	d001      	beq.n	800238e <SystemClock_Config+0xd2>
  {
    Error_Handler();
 800238a:	f001 fe73 	bl	8004074 <Error_Handler>
  }
}
 800238e:	bf00      	nop
 8002390:	3750      	adds	r7, #80	@ 0x50
 8002392:	46bd      	mov	sp, r7
 8002394:	bd80      	pop	{r7, pc}
 8002396:	bf00      	nop
 8002398:	40023800 	.word	0x40023800
 800239c:	40007000 	.word	0x40007000

080023a0 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 80023a0:	b580      	push	{r7, lr}
 80023a2:	b0a2      	sub	sp, #136	@ 0x88
 80023a4:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80023a6:	1d3b      	adds	r3, r7, #4
 80023a8:	2284      	movs	r2, #132	@ 0x84
 80023aa:	2100      	movs	r1, #0
 80023ac:	4618      	mov	r0, r3
 80023ae:	f015 fc51 	bl	8017c54 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC|RCC_PERIPHCLK_SAI2
 80023b2:	4b13      	ldr	r3, [pc, #76]	@ (8002400 <PeriphCommonClock_Config+0x60>)
 80023b4:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_SDMMC1|RCC_PERIPHCLK_CLK48;
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 384;
 80023b6:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 80023ba:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 5;
 80023bc:	2305      	movs	r3, #5
 80023be:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 80023c0:	2302      	movs	r3, #2
 80023c2:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV8;
 80023c4:	2303      	movs	r3, #3
 80023c6:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInitStruct.PLLSAIDivQ = 1;
 80023c8:	2301      	movs	r3, #1
 80023ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 80023cc:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80023d0:	633b      	str	r3, [r7, #48]	@ 0x30
  PeriphClkInitStruct.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLSAI;
 80023d2:	2300      	movs	r3, #0
 80023d4:	647b      	str	r3, [r7, #68]	@ 0x44
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLLSAIP;
 80023d6:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80023da:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  PeriphClkInitStruct.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_CLK48;
 80023de:	2300      	movs	r3, #0
 80023e0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80023e4:	1d3b      	adds	r3, r7, #4
 80023e6:	4618      	mov	r0, r3
 80023e8:	f009 f896 	bl	800b518 <HAL_RCCEx_PeriphCLKConfig>
 80023ec:	4603      	mov	r3, r0
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d001      	beq.n	80023f6 <PeriphCommonClock_Config+0x56>
  {
    Error_Handler();
 80023f2:	f001 fe3f 	bl	8004074 <Error_Handler>
  }
}
 80023f6:	bf00      	nop
 80023f8:	3788      	adds	r7, #136	@ 0x88
 80023fa:	46bd      	mov	sp, r7
 80023fc:	bd80      	pop	{r7, pc}
 80023fe:	bf00      	nop
 8002400:	00b00008 	.word	0x00b00008

08002404 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 8002404:	b580      	push	{r7, lr}
 8002406:	b084      	sub	sp, #16
 8002408:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800240a:	463b      	mov	r3, r7
 800240c:	2200      	movs	r2, #0
 800240e:	601a      	str	r2, [r3, #0]
 8002410:	605a      	str	r2, [r3, #4]
 8002412:	609a      	str	r2, [r3, #8]
 8002414:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC3_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 8002416:	4b21      	ldr	r3, [pc, #132]	@ (800249c <MX_ADC3_Init+0x98>)
 8002418:	4a21      	ldr	r2, [pc, #132]	@ (80024a0 <MX_ADC3_Init+0x9c>)
 800241a:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800241c:	4b1f      	ldr	r3, [pc, #124]	@ (800249c <MX_ADC3_Init+0x98>)
 800241e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002422:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8002424:	4b1d      	ldr	r3, [pc, #116]	@ (800249c <MX_ADC3_Init+0x98>)
 8002426:	2200      	movs	r2, #0
 8002428:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800242a:	4b1c      	ldr	r3, [pc, #112]	@ (800249c <MX_ADC3_Init+0x98>)
 800242c:	2200      	movs	r2, #0
 800242e:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8002430:	4b1a      	ldr	r3, [pc, #104]	@ (800249c <MX_ADC3_Init+0x98>)
 8002432:	2200      	movs	r2, #0
 8002434:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8002436:	4b19      	ldr	r3, [pc, #100]	@ (800249c <MX_ADC3_Init+0x98>)
 8002438:	2200      	movs	r2, #0
 800243a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800243e:	4b17      	ldr	r3, [pc, #92]	@ (800249c <MX_ADC3_Init+0x98>)
 8002440:	2200      	movs	r2, #0
 8002442:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002444:	4b15      	ldr	r3, [pc, #84]	@ (800249c <MX_ADC3_Init+0x98>)
 8002446:	4a17      	ldr	r2, [pc, #92]	@ (80024a4 <MX_ADC3_Init+0xa0>)
 8002448:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800244a:	4b14      	ldr	r3, [pc, #80]	@ (800249c <MX_ADC3_Init+0x98>)
 800244c:	2200      	movs	r2, #0
 800244e:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 8002450:	4b12      	ldr	r3, [pc, #72]	@ (800249c <MX_ADC3_Init+0x98>)
 8002452:	2201      	movs	r2, #1
 8002454:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8002456:	4b11      	ldr	r3, [pc, #68]	@ (800249c <MX_ADC3_Init+0x98>)
 8002458:	2200      	movs	r2, #0
 800245a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800245e:	4b0f      	ldr	r3, [pc, #60]	@ (800249c <MX_ADC3_Init+0x98>)
 8002460:	2201      	movs	r2, #1
 8002462:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8002464:	480d      	ldr	r0, [pc, #52]	@ (800249c <MX_ADC3_Init+0x98>)
 8002466:	f004 f81b 	bl	80064a0 <HAL_ADC_Init>
 800246a:	4603      	mov	r3, r0
 800246c:	2b00      	cmp	r3, #0
 800246e:	d001      	beq.n	8002474 <MX_ADC3_Init+0x70>
  {
    Error_Handler();
 8002470:	f001 fe00 	bl	8004074 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8002474:	2304      	movs	r3, #4
 8002476:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002478:	2301      	movs	r3, #1
 800247a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800247c:	2300      	movs	r3, #0
 800247e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8002480:	463b      	mov	r3, r7
 8002482:	4619      	mov	r1, r3
 8002484:	4805      	ldr	r0, [pc, #20]	@ (800249c <MX_ADC3_Init+0x98>)
 8002486:	f004 f84f 	bl	8006528 <HAL_ADC_ConfigChannel>
 800248a:	4603      	mov	r3, r0
 800248c:	2b00      	cmp	r3, #0
 800248e:	d001      	beq.n	8002494 <MX_ADC3_Init+0x90>
  {
    Error_Handler();
 8002490:	f001 fdf0 	bl	8004074 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8002494:	bf00      	nop
 8002496:	3710      	adds	r7, #16
 8002498:	46bd      	mov	sp, r7
 800249a:	bd80      	pop	{r7, pc}
 800249c:	20000a4c 	.word	0x20000a4c
 80024a0:	40012200 	.word	0x40012200
 80024a4:	0f000001 	.word	0x0f000001

080024a8 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 80024ac:	4b0d      	ldr	r3, [pc, #52]	@ (80024e4 <MX_CRC_Init+0x3c>)
 80024ae:	4a0e      	ldr	r2, [pc, #56]	@ (80024e8 <MX_CRC_Init+0x40>)
 80024b0:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 80024b2:	4b0c      	ldr	r3, [pc, #48]	@ (80024e4 <MX_CRC_Init+0x3c>)
 80024b4:	2200      	movs	r2, #0
 80024b6:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 80024b8:	4b0a      	ldr	r3, [pc, #40]	@ (80024e4 <MX_CRC_Init+0x3c>)
 80024ba:	2200      	movs	r2, #0
 80024bc:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 80024be:	4b09      	ldr	r3, [pc, #36]	@ (80024e4 <MX_CRC_Init+0x3c>)
 80024c0:	2200      	movs	r2, #0
 80024c2:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 80024c4:	4b07      	ldr	r3, [pc, #28]	@ (80024e4 <MX_CRC_Init+0x3c>)
 80024c6:	2200      	movs	r2, #0
 80024c8:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 80024ca:	4b06      	ldr	r3, [pc, #24]	@ (80024e4 <MX_CRC_Init+0x3c>)
 80024cc:	2201      	movs	r2, #1
 80024ce:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80024d0:	4804      	ldr	r0, [pc, #16]	@ (80024e4 <MX_CRC_Init+0x3c>)
 80024d2:	f004 fb5f 	bl	8006b94 <HAL_CRC_Init>
 80024d6:	4603      	mov	r3, r0
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d001      	beq.n	80024e0 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 80024dc:	f001 fdca 	bl	8004074 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 80024e0:	bf00      	nop
 80024e2:	bd80      	pop	{r7, pc}
 80024e4:	20000a94 	.word	0x20000a94
 80024e8:	40023000 	.word	0x40023000

080024ec <MX_DCMI_Init>:
  * @brief DCMI Initialization Function
  * @param None
  * @retval None
  */
static void MX_DCMI_Init(void)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	af00      	add	r7, sp, #0
  /* USER CODE END DCMI_Init 0 */

  /* USER CODE BEGIN DCMI_Init 1 */

  /* USER CODE END DCMI_Init 1 */
  hdcmi.Instance = DCMI;
 80024f0:	4b16      	ldr	r3, [pc, #88]	@ (800254c <MX_DCMI_Init+0x60>)
 80024f2:	4a17      	ldr	r2, [pc, #92]	@ (8002550 <MX_DCMI_Init+0x64>)
 80024f4:	601a      	str	r2, [r3, #0]
  hdcmi.Init.SynchroMode = DCMI_SYNCHRO_HARDWARE;
 80024f6:	4b15      	ldr	r3, [pc, #84]	@ (800254c <MX_DCMI_Init+0x60>)
 80024f8:	2200      	movs	r2, #0
 80024fa:	605a      	str	r2, [r3, #4]
  hdcmi.Init.PCKPolarity = DCMI_PCKPOLARITY_FALLING;
 80024fc:	4b13      	ldr	r3, [pc, #76]	@ (800254c <MX_DCMI_Init+0x60>)
 80024fe:	2200      	movs	r2, #0
 8002500:	609a      	str	r2, [r3, #8]
  hdcmi.Init.VSPolarity = DCMI_VSPOLARITY_LOW;
 8002502:	4b12      	ldr	r3, [pc, #72]	@ (800254c <MX_DCMI_Init+0x60>)
 8002504:	2200      	movs	r2, #0
 8002506:	60da      	str	r2, [r3, #12]
  hdcmi.Init.HSPolarity = DCMI_HSPOLARITY_LOW;
 8002508:	4b10      	ldr	r3, [pc, #64]	@ (800254c <MX_DCMI_Init+0x60>)
 800250a:	2200      	movs	r2, #0
 800250c:	611a      	str	r2, [r3, #16]
  hdcmi.Init.CaptureRate = DCMI_CR_ALL_FRAME;
 800250e:	4b0f      	ldr	r3, [pc, #60]	@ (800254c <MX_DCMI_Init+0x60>)
 8002510:	2200      	movs	r2, #0
 8002512:	615a      	str	r2, [r3, #20]
  hdcmi.Init.ExtendedDataMode = DCMI_EXTEND_DATA_8B;
 8002514:	4b0d      	ldr	r3, [pc, #52]	@ (800254c <MX_DCMI_Init+0x60>)
 8002516:	2200      	movs	r2, #0
 8002518:	619a      	str	r2, [r3, #24]
  hdcmi.Init.JPEGMode = DCMI_JPEG_DISABLE;
 800251a:	4b0c      	ldr	r3, [pc, #48]	@ (800254c <MX_DCMI_Init+0x60>)
 800251c:	2200      	movs	r2, #0
 800251e:	621a      	str	r2, [r3, #32]
  hdcmi.Init.ByteSelectMode = DCMI_BSM_ALL;
 8002520:	4b0a      	ldr	r3, [pc, #40]	@ (800254c <MX_DCMI_Init+0x60>)
 8002522:	2200      	movs	r2, #0
 8002524:	625a      	str	r2, [r3, #36]	@ 0x24
  hdcmi.Init.ByteSelectStart = DCMI_OEBS_ODD;
 8002526:	4b09      	ldr	r3, [pc, #36]	@ (800254c <MX_DCMI_Init+0x60>)
 8002528:	2200      	movs	r2, #0
 800252a:	629a      	str	r2, [r3, #40]	@ 0x28
  hdcmi.Init.LineSelectMode = DCMI_LSM_ALL;
 800252c:	4b07      	ldr	r3, [pc, #28]	@ (800254c <MX_DCMI_Init+0x60>)
 800252e:	2200      	movs	r2, #0
 8002530:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdcmi.Init.LineSelectStart = DCMI_OELS_ODD;
 8002532:	4b06      	ldr	r3, [pc, #24]	@ (800254c <MX_DCMI_Init+0x60>)
 8002534:	2200      	movs	r2, #0
 8002536:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_DCMI_Init(&hdcmi) != HAL_OK)
 8002538:	4804      	ldr	r0, [pc, #16]	@ (800254c <MX_DCMI_Init+0x60>)
 800253a:	f004 fc1d 	bl	8006d78 <HAL_DCMI_Init>
 800253e:	4603      	mov	r3, r0
 8002540:	2b00      	cmp	r3, #0
 8002542:	d001      	beq.n	8002548 <MX_DCMI_Init+0x5c>
  {
    Error_Handler();
 8002544:	f001 fd96 	bl	8004074 <Error_Handler>
  }
  /* USER CODE BEGIN DCMI_Init 2 */

  /* USER CODE END DCMI_Init 2 */

}
 8002548:	bf00      	nop
 800254a:	bd80      	pop	{r7, pc}
 800254c:	20000ab8 	.word	0x20000ab8
 8002550:	50050000 	.word	0x50050000

08002554 <MX_DMA2D_Init>:
  * @brief DMA2D Initialization Function
  * @param None
  * @retval None
  */
static void MX_DMA2D_Init(void)
{
 8002554:	b580      	push	{r7, lr}
 8002556:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2D_Init 0 */

  /* USER CODE BEGIN DMA2D_Init 1 */

  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 8002558:	4b15      	ldr	r3, [pc, #84]	@ (80025b0 <MX_DMA2D_Init+0x5c>)
 800255a:	4a16      	ldr	r2, [pc, #88]	@ (80025b4 <MX_DMA2D_Init+0x60>)
 800255c:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 800255e:	4b14      	ldr	r3, [pc, #80]	@ (80025b0 <MX_DMA2D_Init+0x5c>)
 8002560:	2200      	movs	r2, #0
 8002562:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 8002564:	4b12      	ldr	r3, [pc, #72]	@ (80025b0 <MX_DMA2D_Init+0x5c>)
 8002566:	2200      	movs	r2, #0
 8002568:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 800256a:	4b11      	ldr	r3, [pc, #68]	@ (80025b0 <MX_DMA2D_Init+0x5c>)
 800256c:	2200      	movs	r2, #0
 800256e:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 8002570:	4b0f      	ldr	r3, [pc, #60]	@ (80025b0 <MX_DMA2D_Init+0x5c>)
 8002572:	2200      	movs	r2, #0
 8002574:	629a      	str	r2, [r3, #40]	@ 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 8002576:	4b0e      	ldr	r3, [pc, #56]	@ (80025b0 <MX_DMA2D_Init+0x5c>)
 8002578:	2200      	movs	r2, #0
 800257a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 800257c:	4b0c      	ldr	r3, [pc, #48]	@ (80025b0 <MX_DMA2D_Init+0x5c>)
 800257e:	2200      	movs	r2, #0
 8002580:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0;
 8002582:	4b0b      	ldr	r3, [pc, #44]	@ (80025b0 <MX_DMA2D_Init+0x5c>)
 8002584:	2200      	movs	r2, #0
 8002586:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 8002588:	4809      	ldr	r0, [pc, #36]	@ (80025b0 <MX_DMA2D_Init+0x5c>)
 800258a:	f005 f8e3 	bl	8007754 <HAL_DMA2D_Init>
 800258e:	4603      	mov	r3, r0
 8002590:	2b00      	cmp	r3, #0
 8002592:	d001      	beq.n	8002598 <MX_DMA2D_Init+0x44>
  {
    Error_Handler();
 8002594:	f001 fd6e 	bl	8004074 <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 8002598:	2101      	movs	r1, #1
 800259a:	4805      	ldr	r0, [pc, #20]	@ (80025b0 <MX_DMA2D_Init+0x5c>)
 800259c:	f005 fa34 	bl	8007a08 <HAL_DMA2D_ConfigLayer>
 80025a0:	4603      	mov	r3, r0
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d001      	beq.n	80025aa <MX_DMA2D_Init+0x56>
  {
    Error_Handler();
 80025a6:	f001 fd65 	bl	8004074 <Error_Handler>
  }
  /* USER CODE BEGIN DMA2D_Init 2 */

  /* USER CODE END DMA2D_Init 2 */

}
 80025aa:	bf00      	nop
 80025ac:	bd80      	pop	{r7, pc}
 80025ae:	bf00      	nop
 80025b0:	20000b08 	.word	0x20000b08
 80025b4:	4002b000 	.word	0x4002b000

080025b8 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 80025bc:	4b1f      	ldr	r3, [pc, #124]	@ (800263c <MX_ETH_Init+0x84>)
 80025be:	4a20      	ldr	r2, [pc, #128]	@ (8002640 <MX_ETH_Init+0x88>)
 80025c0:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 80025c2:	4b20      	ldr	r3, [pc, #128]	@ (8002644 <MX_ETH_Init+0x8c>)
 80025c4:	2200      	movs	r2, #0
 80025c6:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 80025c8:	4b1e      	ldr	r3, [pc, #120]	@ (8002644 <MX_ETH_Init+0x8c>)
 80025ca:	2280      	movs	r2, #128	@ 0x80
 80025cc:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 80025ce:	4b1d      	ldr	r3, [pc, #116]	@ (8002644 <MX_ETH_Init+0x8c>)
 80025d0:	22e1      	movs	r2, #225	@ 0xe1
 80025d2:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 80025d4:	4b1b      	ldr	r3, [pc, #108]	@ (8002644 <MX_ETH_Init+0x8c>)
 80025d6:	2200      	movs	r2, #0
 80025d8:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 80025da:	4b1a      	ldr	r3, [pc, #104]	@ (8002644 <MX_ETH_Init+0x8c>)
 80025dc:	2200      	movs	r2, #0
 80025de:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 80025e0:	4b18      	ldr	r3, [pc, #96]	@ (8002644 <MX_ETH_Init+0x8c>)
 80025e2:	2200      	movs	r2, #0
 80025e4:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 80025e6:	4b15      	ldr	r3, [pc, #84]	@ (800263c <MX_ETH_Init+0x84>)
 80025e8:	4a16      	ldr	r2, [pc, #88]	@ (8002644 <MX_ETH_Init+0x8c>)
 80025ea:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 80025ec:	4b13      	ldr	r3, [pc, #76]	@ (800263c <MX_ETH_Init+0x84>)
 80025ee:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80025f2:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 80025f4:	4b11      	ldr	r3, [pc, #68]	@ (800263c <MX_ETH_Init+0x84>)
 80025f6:	4a14      	ldr	r2, [pc, #80]	@ (8002648 <MX_ETH_Init+0x90>)
 80025f8:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 80025fa:	4b10      	ldr	r3, [pc, #64]	@ (800263c <MX_ETH_Init+0x84>)
 80025fc:	4a13      	ldr	r2, [pc, #76]	@ (800264c <MX_ETH_Init+0x94>)
 80025fe:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8002600:	4b0e      	ldr	r3, [pc, #56]	@ (800263c <MX_ETH_Init+0x84>)
 8002602:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 8002606:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8002608:	480c      	ldr	r0, [pc, #48]	@ (800263c <MX_ETH_Init+0x84>)
 800260a:	f005 fa8f 	bl	8007b2c <HAL_ETH_Init>
 800260e:	4603      	mov	r3, r0
 8002610:	2b00      	cmp	r3, #0
 8002612:	d001      	beq.n	8002618 <MX_ETH_Init+0x60>
  {
    Error_Handler();
 8002614:	f001 fd2e 	bl	8004074 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8002618:	2238      	movs	r2, #56	@ 0x38
 800261a:	2100      	movs	r1, #0
 800261c:	480c      	ldr	r0, [pc, #48]	@ (8002650 <MX_ETH_Init+0x98>)
 800261e:	f015 fb19 	bl	8017c54 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8002622:	4b0b      	ldr	r3, [pc, #44]	@ (8002650 <MX_ETH_Init+0x98>)
 8002624:	2221      	movs	r2, #33	@ 0x21
 8002626:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8002628:	4b09      	ldr	r3, [pc, #36]	@ (8002650 <MX_ETH_Init+0x98>)
 800262a:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 800262e:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8002630:	4b07      	ldr	r3, [pc, #28]	@ (8002650 <MX_ETH_Init+0x98>)
 8002632:	2200      	movs	r2, #0
 8002634:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8002636:	bf00      	nop
 8002638:	bd80      	pop	{r7, pc}
 800263a:	bf00      	nop
 800263c:	20000b48 	.word	0x20000b48
 8002640:	40028000 	.word	0x40028000
 8002644:	20001580 	.word	0x20001580
 8002648:	20000174 	.word	0x20000174
 800264c:	200000d4 	.word	0x200000d4
 8002650:	20000a14 	.word	0x20000a14

08002654 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002654:	b580      	push	{r7, lr}
 8002656:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002658:	4b1b      	ldr	r3, [pc, #108]	@ (80026c8 <MX_I2C1_Init+0x74>)
 800265a:	4a1c      	ldr	r2, [pc, #112]	@ (80026cc <MX_I2C1_Init+0x78>)
 800265c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00C0EAFF;
 800265e:	4b1a      	ldr	r3, [pc, #104]	@ (80026c8 <MX_I2C1_Init+0x74>)
 8002660:	4a1b      	ldr	r2, [pc, #108]	@ (80026d0 <MX_I2C1_Init+0x7c>)
 8002662:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002664:	4b18      	ldr	r3, [pc, #96]	@ (80026c8 <MX_I2C1_Init+0x74>)
 8002666:	2200      	movs	r2, #0
 8002668:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800266a:	4b17      	ldr	r3, [pc, #92]	@ (80026c8 <MX_I2C1_Init+0x74>)
 800266c:	2201      	movs	r2, #1
 800266e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002670:	4b15      	ldr	r3, [pc, #84]	@ (80026c8 <MX_I2C1_Init+0x74>)
 8002672:	2200      	movs	r2, #0
 8002674:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002676:	4b14      	ldr	r3, [pc, #80]	@ (80026c8 <MX_I2C1_Init+0x74>)
 8002678:	2200      	movs	r2, #0
 800267a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800267c:	4b12      	ldr	r3, [pc, #72]	@ (80026c8 <MX_I2C1_Init+0x74>)
 800267e:	2200      	movs	r2, #0
 8002680:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002682:	4b11      	ldr	r3, [pc, #68]	@ (80026c8 <MX_I2C1_Init+0x74>)
 8002684:	2200      	movs	r2, #0
 8002686:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002688:	4b0f      	ldr	r3, [pc, #60]	@ (80026c8 <MX_I2C1_Init+0x74>)
 800268a:	2200      	movs	r2, #0
 800268c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800268e:	480e      	ldr	r0, [pc, #56]	@ (80026c8 <MX_I2C1_Init+0x74>)
 8002690:	f007 fd1e 	bl	800a0d0 <HAL_I2C_Init>
 8002694:	4603      	mov	r3, r0
 8002696:	2b00      	cmp	r3, #0
 8002698:	d001      	beq.n	800269e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800269a:	f001 fceb 	bl	8004074 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800269e:	2100      	movs	r1, #0
 80026a0:	4809      	ldr	r0, [pc, #36]	@ (80026c8 <MX_I2C1_Init+0x74>)
 80026a2:	f007 fdb1 	bl	800a208 <HAL_I2CEx_ConfigAnalogFilter>
 80026a6:	4603      	mov	r3, r0
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d001      	beq.n	80026b0 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80026ac:	f001 fce2 	bl	8004074 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80026b0:	2100      	movs	r1, #0
 80026b2:	4805      	ldr	r0, [pc, #20]	@ (80026c8 <MX_I2C1_Init+0x74>)
 80026b4:	f007 fdf3 	bl	800a29e <HAL_I2CEx_ConfigDigitalFilter>
 80026b8:	4603      	mov	r3, r0
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d001      	beq.n	80026c2 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80026be:	f001 fcd9 	bl	8004074 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80026c2:	bf00      	nop
 80026c4:	bd80      	pop	{r7, pc}
 80026c6:	bf00      	nop
 80026c8:	20000bf8 	.word	0x20000bf8
 80026cc:	40005400 	.word	0x40005400
 80026d0:	00c0eaff 	.word	0x00c0eaff

080026d4 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 80026d8:	4b1b      	ldr	r3, [pc, #108]	@ (8002748 <MX_I2C3_Init+0x74>)
 80026da:	4a1c      	ldr	r2, [pc, #112]	@ (800274c <MX_I2C3_Init+0x78>)
 80026dc:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x00C0EAFF;
 80026de:	4b1a      	ldr	r3, [pc, #104]	@ (8002748 <MX_I2C3_Init+0x74>)
 80026e0:	4a1b      	ldr	r2, [pc, #108]	@ (8002750 <MX_I2C3_Init+0x7c>)
 80026e2:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 80026e4:	4b18      	ldr	r3, [pc, #96]	@ (8002748 <MX_I2C3_Init+0x74>)
 80026e6:	2200      	movs	r2, #0
 80026e8:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80026ea:	4b17      	ldr	r3, [pc, #92]	@ (8002748 <MX_I2C3_Init+0x74>)
 80026ec:	2201      	movs	r2, #1
 80026ee:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80026f0:	4b15      	ldr	r3, [pc, #84]	@ (8002748 <MX_I2C3_Init+0x74>)
 80026f2:	2200      	movs	r2, #0
 80026f4:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 80026f6:	4b14      	ldr	r3, [pc, #80]	@ (8002748 <MX_I2C3_Init+0x74>)
 80026f8:	2200      	movs	r2, #0
 80026fa:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80026fc:	4b12      	ldr	r3, [pc, #72]	@ (8002748 <MX_I2C3_Init+0x74>)
 80026fe:	2200      	movs	r2, #0
 8002700:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002702:	4b11      	ldr	r3, [pc, #68]	@ (8002748 <MX_I2C3_Init+0x74>)
 8002704:	2200      	movs	r2, #0
 8002706:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002708:	4b0f      	ldr	r3, [pc, #60]	@ (8002748 <MX_I2C3_Init+0x74>)
 800270a:	2200      	movs	r2, #0
 800270c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 800270e:	480e      	ldr	r0, [pc, #56]	@ (8002748 <MX_I2C3_Init+0x74>)
 8002710:	f007 fcde 	bl	800a0d0 <HAL_I2C_Init>
 8002714:	4603      	mov	r3, r0
 8002716:	2b00      	cmp	r3, #0
 8002718:	d001      	beq.n	800271e <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 800271a:	f001 fcab 	bl	8004074 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800271e:	2100      	movs	r1, #0
 8002720:	4809      	ldr	r0, [pc, #36]	@ (8002748 <MX_I2C3_Init+0x74>)
 8002722:	f007 fd71 	bl	800a208 <HAL_I2CEx_ConfigAnalogFilter>
 8002726:	4603      	mov	r3, r0
 8002728:	2b00      	cmp	r3, #0
 800272a:	d001      	beq.n	8002730 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 800272c:	f001 fca2 	bl	8004074 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8002730:	2100      	movs	r1, #0
 8002732:	4805      	ldr	r0, [pc, #20]	@ (8002748 <MX_I2C3_Init+0x74>)
 8002734:	f007 fdb3 	bl	800a29e <HAL_I2CEx_ConfigDigitalFilter>
 8002738:	4603      	mov	r3, r0
 800273a:	2b00      	cmp	r3, #0
 800273c:	d001      	beq.n	8002742 <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 800273e:	f001 fc99 	bl	8004074 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8002742:	bf00      	nop
 8002744:	bd80      	pop	{r7, pc}
 8002746:	bf00      	nop
 8002748:	20000c4c 	.word	0x20000c4c
 800274c:	40005c00 	.word	0x40005c00
 8002750:	00c0eaff 	.word	0x00c0eaff

08002754 <MX_LTDC_Init>:
  * @brief LTDC Initialization Function
  * @param None
  * @retval None
  */
static void MX_LTDC_Init(void)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	b08e      	sub	sp, #56	@ 0x38
 8002758:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 800275a:	1d3b      	adds	r3, r7, #4
 800275c:	2234      	movs	r2, #52	@ 0x34
 800275e:	2100      	movs	r1, #0
 8002760:	4618      	mov	r0, r3
 8002762:	f015 fa77 	bl	8017c54 <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 8002766:	4b3a      	ldr	r3, [pc, #232]	@ (8002850 <MX_LTDC_Init+0xfc>)
 8002768:	4a3a      	ldr	r2, [pc, #232]	@ (8002854 <MX_LTDC_Init+0x100>)
 800276a:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 800276c:	4b38      	ldr	r3, [pc, #224]	@ (8002850 <MX_LTDC_Init+0xfc>)
 800276e:	2200      	movs	r2, #0
 8002770:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8002772:	4b37      	ldr	r3, [pc, #220]	@ (8002850 <MX_LTDC_Init+0xfc>)
 8002774:	2200      	movs	r2, #0
 8002776:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8002778:	4b35      	ldr	r3, [pc, #212]	@ (8002850 <MX_LTDC_Init+0xfc>)
 800277a:	2200      	movs	r2, #0
 800277c:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 800277e:	4b34      	ldr	r3, [pc, #208]	@ (8002850 <MX_LTDC_Init+0xfc>)
 8002780:	2200      	movs	r2, #0
 8002782:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 40;
 8002784:	4b32      	ldr	r3, [pc, #200]	@ (8002850 <MX_LTDC_Init+0xfc>)
 8002786:	2228      	movs	r2, #40	@ 0x28
 8002788:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 9;
 800278a:	4b31      	ldr	r3, [pc, #196]	@ (8002850 <MX_LTDC_Init+0xfc>)
 800278c:	2209      	movs	r2, #9
 800278e:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 53;
 8002790:	4b2f      	ldr	r3, [pc, #188]	@ (8002850 <MX_LTDC_Init+0xfc>)
 8002792:	2235      	movs	r2, #53	@ 0x35
 8002794:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 11;
 8002796:	4b2e      	ldr	r3, [pc, #184]	@ (8002850 <MX_LTDC_Init+0xfc>)
 8002798:	220b      	movs	r2, #11
 800279a:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 533;
 800279c:	4b2c      	ldr	r3, [pc, #176]	@ (8002850 <MX_LTDC_Init+0xfc>)
 800279e:	f240 2215 	movw	r2, #533	@ 0x215
 80027a2:	625a      	str	r2, [r3, #36]	@ 0x24
  hltdc.Init.AccumulatedActiveH = 283;
 80027a4:	4b2a      	ldr	r3, [pc, #168]	@ (8002850 <MX_LTDC_Init+0xfc>)
 80027a6:	f240 121b 	movw	r2, #283	@ 0x11b
 80027aa:	629a      	str	r2, [r3, #40]	@ 0x28
  hltdc.Init.TotalWidth = 565;
 80027ac:	4b28      	ldr	r3, [pc, #160]	@ (8002850 <MX_LTDC_Init+0xfc>)
 80027ae:	f240 2235 	movw	r2, #565	@ 0x235
 80027b2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc.Init.TotalHeigh = 285;
 80027b4:	4b26      	ldr	r3, [pc, #152]	@ (8002850 <MX_LTDC_Init+0xfc>)
 80027b6:	f240 121d 	movw	r2, #285	@ 0x11d
 80027ba:	631a      	str	r2, [r3, #48]	@ 0x30
  hltdc.Init.Backcolor.Blue = 0;
 80027bc:	4b24      	ldr	r3, [pc, #144]	@ (8002850 <MX_LTDC_Init+0xfc>)
 80027be:	2200      	movs	r2, #0
 80027c0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hltdc.Init.Backcolor.Green = 0;
 80027c4:	4b22      	ldr	r3, [pc, #136]	@ (8002850 <MX_LTDC_Init+0xfc>)
 80027c6:	2200      	movs	r2, #0
 80027c8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  hltdc.Init.Backcolor.Red = 0;
 80027cc:	4b20      	ldr	r3, [pc, #128]	@ (8002850 <MX_LTDC_Init+0xfc>)
 80027ce:	2200      	movs	r2, #0
 80027d0:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 80027d4:	481e      	ldr	r0, [pc, #120]	@ (8002850 <MX_LTDC_Init+0xfc>)
 80027d6:	f007 fdae 	bl	800a336 <HAL_LTDC_Init>
 80027da:	4603      	mov	r3, r0
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d001      	beq.n	80027e4 <MX_LTDC_Init+0x90>
  {
    Error_Handler();
 80027e0:	f001 fc48 	bl	8004074 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 80027e4:	2300      	movs	r3, #0
 80027e6:	607b      	str	r3, [r7, #4]
  pLayerCfg.WindowX1 = 480;
 80027e8:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 80027ec:	60bb      	str	r3, [r7, #8]
  pLayerCfg.WindowY0 = 0;
 80027ee:	2300      	movs	r3, #0
 80027f0:	60fb      	str	r3, [r7, #12]
  pLayerCfg.WindowY1 = 272;
 80027f2:	f44f 7388 	mov.w	r3, #272	@ 0x110
 80027f6:	613b      	str	r3, [r7, #16]
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 80027f8:	2302      	movs	r3, #2
 80027fa:	617b      	str	r3, [r7, #20]
  pLayerCfg.Alpha = 255;
 80027fc:	23ff      	movs	r3, #255	@ 0xff
 80027fe:	61bb      	str	r3, [r7, #24]
  pLayerCfg.Alpha0 = 0;
 8002800:	2300      	movs	r3, #0
 8002802:	61fb      	str	r3, [r7, #28]
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8002804:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002808:	623b      	str	r3, [r7, #32]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 800280a:	2307      	movs	r3, #7
 800280c:	627b      	str	r3, [r7, #36]	@ 0x24
  pLayerCfg.FBStartAdress = 0xC0000000;
 800280e:	f04f 4340 	mov.w	r3, #3221225472	@ 0xc0000000
 8002812:	62bb      	str	r3, [r7, #40]	@ 0x28
  pLayerCfg.ImageWidth = 480;
 8002814:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 8002818:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pLayerCfg.ImageHeight = 272;
 800281a:	f44f 7388 	mov.w	r3, #272	@ 0x110
 800281e:	633b      	str	r3, [r7, #48]	@ 0x30
  pLayerCfg.Backcolor.Blue = 0;
 8002820:	2300      	movs	r3, #0
 8002822:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
  pLayerCfg.Backcolor.Green = 0;
 8002826:	2300      	movs	r3, #0
 8002828:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  pLayerCfg.Backcolor.Red = 0;
 800282c:	2300      	movs	r3, #0
 800282e:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 8002832:	1d3b      	adds	r3, r7, #4
 8002834:	2200      	movs	r2, #0
 8002836:	4619      	mov	r1, r3
 8002838:	4805      	ldr	r0, [pc, #20]	@ (8002850 <MX_LTDC_Init+0xfc>)
 800283a:	f007 fedb 	bl	800a5f4 <HAL_LTDC_ConfigLayer>
 800283e:	4603      	mov	r3, r0
 8002840:	2b00      	cmp	r3, #0
 8002842:	d001      	beq.n	8002848 <MX_LTDC_Init+0xf4>
  {
    Error_Handler();
 8002844:	f001 fc16 	bl	8004074 <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 8002848:	bf00      	nop
 800284a:	3738      	adds	r7, #56	@ 0x38
 800284c:	46bd      	mov	sp, r7
 800284e:	bd80      	pop	{r7, pc}
 8002850:	20000ca0 	.word	0x20000ca0
 8002854:	40016800 	.word	0x40016800

08002858 <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 8002858:	b580      	push	{r7, lr}
 800285a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 800285c:	4b12      	ldr	r3, [pc, #72]	@ (80028a8 <MX_QUADSPI_Init+0x50>)
 800285e:	4a13      	ldr	r2, [pc, #76]	@ (80028ac <MX_QUADSPI_Init+0x54>)
 8002860:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 1;
 8002862:	4b11      	ldr	r3, [pc, #68]	@ (80028a8 <MX_QUADSPI_Init+0x50>)
 8002864:	2201      	movs	r2, #1
 8002866:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 4;
 8002868:	4b0f      	ldr	r3, [pc, #60]	@ (80028a8 <MX_QUADSPI_Init+0x50>)
 800286a:	2204      	movs	r2, #4
 800286c:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 800286e:	4b0e      	ldr	r3, [pc, #56]	@ (80028a8 <MX_QUADSPI_Init+0x50>)
 8002870:	2210      	movs	r2, #16
 8002872:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 24;
 8002874:	4b0c      	ldr	r3, [pc, #48]	@ (80028a8 <MX_QUADSPI_Init+0x50>)
 8002876:	2218      	movs	r2, #24
 8002878:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_6_CYCLE;
 800287a:	4b0b      	ldr	r3, [pc, #44]	@ (80028a8 <MX_QUADSPI_Init+0x50>)
 800287c:	f44f 62a0 	mov.w	r2, #1280	@ 0x500
 8002880:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8002882:	4b09      	ldr	r3, [pc, #36]	@ (80028a8 <MX_QUADSPI_Init+0x50>)
 8002884:	2200      	movs	r2, #0
 8002886:	619a      	str	r2, [r3, #24]
  hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 8002888:	4b07      	ldr	r3, [pc, #28]	@ (80028a8 <MX_QUADSPI_Init+0x50>)
 800288a:	2200      	movs	r2, #0
 800288c:	61da      	str	r2, [r3, #28]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 800288e:	4b06      	ldr	r3, [pc, #24]	@ (80028a8 <MX_QUADSPI_Init+0x50>)
 8002890:	2200      	movs	r2, #0
 8002892:	621a      	str	r2, [r3, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8002894:	4804      	ldr	r0, [pc, #16]	@ (80028a8 <MX_QUADSPI_Init+0x50>)
 8002896:	f008 f8c1 	bl	800aa1c <HAL_QSPI_Init>
 800289a:	4603      	mov	r3, r0
 800289c:	2b00      	cmp	r3, #0
 800289e:	d001      	beq.n	80028a4 <MX_QUADSPI_Init+0x4c>
  {
    Error_Handler();
 80028a0:	f001 fbe8 	bl	8004074 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 80028a4:	bf00      	nop
 80028a6:	bd80      	pop	{r7, pc}
 80028a8:	20000d48 	.word	0x20000d48
 80028ac:	a0001000 	.word	0xa0001000

080028b0 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	b090      	sub	sp, #64	@ 0x40
 80028b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80028b6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80028ba:	2200      	movs	r2, #0
 80028bc:	601a      	str	r2, [r3, #0]
 80028be:	605a      	str	r2, [r3, #4]
 80028c0:	609a      	str	r2, [r3, #8]
 80028c2:	60da      	str	r2, [r3, #12]
 80028c4:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 80028c6:	2300      	movs	r3, #0
 80028c8:	62bb      	str	r3, [r7, #40]	@ 0x28
  RTC_AlarmTypeDef sAlarm = {0};
 80028ca:	463b      	mov	r3, r7
 80028cc:	2228      	movs	r2, #40	@ 0x28
 80028ce:	2100      	movs	r1, #0
 80028d0:	4618      	mov	r0, r3
 80028d2:	f015 f9bf 	bl	8017c54 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80028d6:	4b46      	ldr	r3, [pc, #280]	@ (80029f0 <MX_RTC_Init+0x140>)
 80028d8:	4a46      	ldr	r2, [pc, #280]	@ (80029f4 <MX_RTC_Init+0x144>)
 80028da:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80028dc:	4b44      	ldr	r3, [pc, #272]	@ (80029f0 <MX_RTC_Init+0x140>)
 80028de:	2200      	movs	r2, #0
 80028e0:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80028e2:	4b43      	ldr	r3, [pc, #268]	@ (80029f0 <MX_RTC_Init+0x140>)
 80028e4:	227f      	movs	r2, #127	@ 0x7f
 80028e6:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80028e8:	4b41      	ldr	r3, [pc, #260]	@ (80029f0 <MX_RTC_Init+0x140>)
 80028ea:	22ff      	movs	r2, #255	@ 0xff
 80028ec:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80028ee:	4b40      	ldr	r3, [pc, #256]	@ (80029f0 <MX_RTC_Init+0x140>)
 80028f0:	2200      	movs	r2, #0
 80028f2:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80028f4:	4b3e      	ldr	r3, [pc, #248]	@ (80029f0 <MX_RTC_Init+0x140>)
 80028f6:	2200      	movs	r2, #0
 80028f8:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80028fa:	4b3d      	ldr	r3, [pc, #244]	@ (80029f0 <MX_RTC_Init+0x140>)
 80028fc:	2200      	movs	r2, #0
 80028fe:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002900:	483b      	ldr	r0, [pc, #236]	@ (80029f0 <MX_RTC_Init+0x140>)
 8002902:	f009 fb39 	bl	800bf78 <HAL_RTC_Init>
 8002906:	4603      	mov	r3, r0
 8002908:	2b00      	cmp	r3, #0
 800290a:	d001      	beq.n	8002910 <MX_RTC_Init+0x60>
  {
    Error_Handler();
 800290c:	f001 fbb2 	bl	8004074 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8002910:	2300      	movs	r3, #0
 8002912:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  sTime.Minutes = 0x0;
 8002916:	2300      	movs	r3, #0
 8002918:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  sTime.Seconds = 0x0;
 800291c:	2300      	movs	r3, #0
 800291e:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002922:	2300      	movs	r3, #0
 8002924:	63bb      	str	r3, [r7, #56]	@ 0x38
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002926:	2300      	movs	r3, #0
 8002928:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 800292a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800292e:	2201      	movs	r2, #1
 8002930:	4619      	mov	r1, r3
 8002932:	482f      	ldr	r0, [pc, #188]	@ (80029f0 <MX_RTC_Init+0x140>)
 8002934:	f009 fba2 	bl	800c07c <HAL_RTC_SetTime>
 8002938:	4603      	mov	r3, r0
 800293a:	2b00      	cmp	r3, #0
 800293c:	d001      	beq.n	8002942 <MX_RTC_Init+0x92>
  {
    Error_Handler();
 800293e:	f001 fb99 	bl	8004074 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8002942:	2301      	movs	r3, #1
 8002944:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
  sDate.Month = RTC_MONTH_JANUARY;
 8002948:	2301      	movs	r3, #1
 800294a:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
  sDate.Date = 0x1;
 800294e:	2301      	movs	r3, #1
 8002950:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  sDate.Year = 0x0;
 8002954:	2300      	movs	r3, #0
 8002956:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 800295a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800295e:	2201      	movs	r2, #1
 8002960:	4619      	mov	r1, r3
 8002962:	4823      	ldr	r0, [pc, #140]	@ (80029f0 <MX_RTC_Init+0x140>)
 8002964:	f009 fc24 	bl	800c1b0 <HAL_RTC_SetDate>
 8002968:	4603      	mov	r3, r0
 800296a:	2b00      	cmp	r3, #0
 800296c:	d001      	beq.n	8002972 <MX_RTC_Init+0xc2>
  {
    Error_Handler();
 800296e:	f001 fb81 	bl	8004074 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 8002972:	2300      	movs	r3, #0
 8002974:	703b      	strb	r3, [r7, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 8002976:	2300      	movs	r3, #0
 8002978:	707b      	strb	r3, [r7, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 800297a:	2300      	movs	r3, #0
 800297c:	70bb      	strb	r3, [r7, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 800297e:	2300      	movs	r3, #0
 8002980:	607b      	str	r3, [r7, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002982:	2300      	movs	r3, #0
 8002984:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002986:	2300      	movs	r3, #0
 8002988:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 800298a:	2300      	movs	r3, #0
 800298c:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 800298e:	2300      	movs	r3, #0
 8002990:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8002992:	2300      	movs	r3, #0
 8002994:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 8002996:	2301      	movs	r3, #1
 8002998:	f887 3020 	strb.w	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 800299c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80029a0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 80029a2:	463b      	mov	r3, r7
 80029a4:	2201      	movs	r2, #1
 80029a6:	4619      	mov	r1, r3
 80029a8:	4811      	ldr	r0, [pc, #68]	@ (80029f0 <MX_RTC_Init+0x140>)
 80029aa:	f009 fc85 	bl	800c2b8 <HAL_RTC_SetAlarm>
 80029ae:	4603      	mov	r3, r0
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d001      	beq.n	80029b8 <MX_RTC_Init+0x108>
  {
    Error_Handler();
 80029b4:	f001 fb5e 	bl	8004074 <Error_Handler>
  }

  /** Enable the Alarm B
  */
  sAlarm.Alarm = RTC_ALARM_B;
 80029b8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80029bc:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 80029be:	463b      	mov	r3, r7
 80029c0:	2201      	movs	r2, #1
 80029c2:	4619      	mov	r1, r3
 80029c4:	480a      	ldr	r0, [pc, #40]	@ (80029f0 <MX_RTC_Init+0x140>)
 80029c6:	f009 fc77 	bl	800c2b8 <HAL_RTC_SetAlarm>
 80029ca:	4603      	mov	r3, r0
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d001      	beq.n	80029d4 <MX_RTC_Init+0x124>
  {
    Error_Handler();
 80029d0:	f001 fb50 	bl	8004074 <Error_Handler>
  }

  /** Enable the TimeStamp
  */
  if (HAL_RTCEx_SetTimeStamp(&hrtc, RTC_TIMESTAMPEDGE_RISING, RTC_TIMESTAMPPIN_POS1) != HAL_OK)
 80029d4:	2202      	movs	r2, #2
 80029d6:	2100      	movs	r1, #0
 80029d8:	4805      	ldr	r0, [pc, #20]	@ (80029f0 <MX_RTC_Init+0x140>)
 80029da:	f009 fe37 	bl	800c64c <HAL_RTCEx_SetTimeStamp>
 80029de:	4603      	mov	r3, r0
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d001      	beq.n	80029e8 <MX_RTC_Init+0x138>
  {
    Error_Handler();
 80029e4:	f001 fb46 	bl	8004074 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80029e8:	bf00      	nop
 80029ea:	3740      	adds	r7, #64	@ 0x40
 80029ec:	46bd      	mov	sp, r7
 80029ee:	bd80      	pop	{r7, pc}
 80029f0:	20000d94 	.word	0x20000d94
 80029f4:	40002800 	.word	0x40002800

080029f8 <MX_SAI2_Init>:
  * @brief SAI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SAI2_Init(void)
{
 80029f8:	b580      	push	{r7, lr}
 80029fa:	af00      	add	r7, sp, #0
  /* USER CODE END SAI2_Init 0 */

  /* USER CODE BEGIN SAI2_Init 1 */

  /* USER CODE END SAI2_Init 1 */
  hsai_BlockA2.Instance = SAI2_Block_A;
 80029fc:	4b4d      	ldr	r3, [pc, #308]	@ (8002b34 <MX_SAI2_Init+0x13c>)
 80029fe:	4a4e      	ldr	r2, [pc, #312]	@ (8002b38 <MX_SAI2_Init+0x140>)
 8002a00:	601a      	str	r2, [r3, #0]
  hsai_BlockA2.Init.Protocol = SAI_FREE_PROTOCOL;
 8002a02:	4b4c      	ldr	r3, [pc, #304]	@ (8002b34 <MX_SAI2_Init+0x13c>)
 8002a04:	2200      	movs	r2, #0
 8002a06:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockA2.Init.AudioMode = SAI_MODEMASTER_TX;
 8002a08:	4b4a      	ldr	r3, [pc, #296]	@ (8002b34 <MX_SAI2_Init+0x13c>)
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	605a      	str	r2, [r3, #4]
  hsai_BlockA2.Init.DataSize = SAI_DATASIZE_8;
 8002a0e:	4b49      	ldr	r3, [pc, #292]	@ (8002b34 <MX_SAI2_Init+0x13c>)
 8002a10:	2240      	movs	r2, #64	@ 0x40
 8002a12:	635a      	str	r2, [r3, #52]	@ 0x34
  hsai_BlockA2.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8002a14:	4b47      	ldr	r3, [pc, #284]	@ (8002b34 <MX_SAI2_Init+0x13c>)
 8002a16:	2200      	movs	r2, #0
 8002a18:	639a      	str	r2, [r3, #56]	@ 0x38
  hsai_BlockA2.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 8002a1a:	4b46      	ldr	r3, [pc, #280]	@ (8002b34 <MX_SAI2_Init+0x13c>)
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai_BlockA2.Init.Synchro = SAI_ASYNCHRONOUS;
 8002a20:	4b44      	ldr	r3, [pc, #272]	@ (8002b34 <MX_SAI2_Init+0x13c>)
 8002a22:	2200      	movs	r2, #0
 8002a24:	609a      	str	r2, [r3, #8]
  hsai_BlockA2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8002a26:	4b43      	ldr	r3, [pc, #268]	@ (8002b34 <MX_SAI2_Init+0x13c>)
 8002a28:	2200      	movs	r2, #0
 8002a2a:	611a      	str	r2, [r3, #16]
  hsai_BlockA2.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8002a2c:	4b41      	ldr	r3, [pc, #260]	@ (8002b34 <MX_SAI2_Init+0x13c>)
 8002a2e:	2200      	movs	r2, #0
 8002a30:	615a      	str	r2, [r3, #20]
  hsai_BlockA2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8002a32:	4b40      	ldr	r3, [pc, #256]	@ (8002b34 <MX_SAI2_Init+0x13c>)
 8002a34:	2200      	movs	r2, #0
 8002a36:	619a      	str	r2, [r3, #24]
  hsai_BlockA2.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 8002a38:	4b3e      	ldr	r3, [pc, #248]	@ (8002b34 <MX_SAI2_Init+0x13c>)
 8002a3a:	4a40      	ldr	r2, [pc, #256]	@ (8002b3c <MX_SAI2_Init+0x144>)
 8002a3c:	61da      	str	r2, [r3, #28]
  hsai_BlockA2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8002a3e:	4b3d      	ldr	r3, [pc, #244]	@ (8002b34 <MX_SAI2_Init+0x13c>)
 8002a40:	2200      	movs	r2, #0
 8002a42:	60da      	str	r2, [r3, #12]
  hsai_BlockA2.Init.MonoStereoMode = SAI_STEREOMODE;
 8002a44:	4b3b      	ldr	r3, [pc, #236]	@ (8002b34 <MX_SAI2_Init+0x13c>)
 8002a46:	2200      	movs	r2, #0
 8002a48:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockA2.Init.CompandingMode = SAI_NOCOMPANDING;
 8002a4a:	4b3a      	ldr	r3, [pc, #232]	@ (8002b34 <MX_SAI2_Init+0x13c>)
 8002a4c:	2200      	movs	r2, #0
 8002a4e:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8002a50:	4b38      	ldr	r3, [pc, #224]	@ (8002b34 <MX_SAI2_Init+0x13c>)
 8002a52:	2200      	movs	r2, #0
 8002a54:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockA2.FrameInit.FrameLength = 8;
 8002a56:	4b37      	ldr	r3, [pc, #220]	@ (8002b34 <MX_SAI2_Init+0x13c>)
 8002a58:	2208      	movs	r2, #8
 8002a5a:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai_BlockA2.FrameInit.ActiveFrameLength = 1;
 8002a5c:	4b35      	ldr	r3, [pc, #212]	@ (8002b34 <MX_SAI2_Init+0x13c>)
 8002a5e:	2201      	movs	r2, #1
 8002a60:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai_BlockA2.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 8002a62:	4b34      	ldr	r3, [pc, #208]	@ (8002b34 <MX_SAI2_Init+0x13c>)
 8002a64:	2200      	movs	r2, #0
 8002a66:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai_BlockA2.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8002a68:	4b32      	ldr	r3, [pc, #200]	@ (8002b34 <MX_SAI2_Init+0x13c>)
 8002a6a:	2200      	movs	r2, #0
 8002a6c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai_BlockA2.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 8002a6e:	4b31      	ldr	r3, [pc, #196]	@ (8002b34 <MX_SAI2_Init+0x13c>)
 8002a70:	2200      	movs	r2, #0
 8002a72:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai_BlockA2.SlotInit.FirstBitOffset = 0;
 8002a74:	4b2f      	ldr	r3, [pc, #188]	@ (8002b34 <MX_SAI2_Init+0x13c>)
 8002a76:	2200      	movs	r2, #0
 8002a78:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai_BlockA2.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8002a7a:	4b2e      	ldr	r3, [pc, #184]	@ (8002b34 <MX_SAI2_Init+0x13c>)
 8002a7c:	2200      	movs	r2, #0
 8002a7e:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai_BlockA2.SlotInit.SlotNumber = 1;
 8002a80:	4b2c      	ldr	r3, [pc, #176]	@ (8002b34 <MX_SAI2_Init+0x13c>)
 8002a82:	2201      	movs	r2, #1
 8002a84:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai_BlockA2.SlotInit.SlotActive = 0x00000000;
 8002a86:	4b2b      	ldr	r3, [pc, #172]	@ (8002b34 <MX_SAI2_Init+0x13c>)
 8002a88:	2200      	movs	r2, #0
 8002a8a:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SAI_Init(&hsai_BlockA2) != HAL_OK)
 8002a8c:	4829      	ldr	r0, [pc, #164]	@ (8002b34 <MX_SAI2_Init+0x13c>)
 8002a8e:	f009 fe45 	bl	800c71c <HAL_SAI_Init>
 8002a92:	4603      	mov	r3, r0
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d001      	beq.n	8002a9c <MX_SAI2_Init+0xa4>
  {
    Error_Handler();
 8002a98:	f001 faec 	bl	8004074 <Error_Handler>
  }
  hsai_BlockB2.Instance = SAI2_Block_B;
 8002a9c:	4b28      	ldr	r3, [pc, #160]	@ (8002b40 <MX_SAI2_Init+0x148>)
 8002a9e:	4a29      	ldr	r2, [pc, #164]	@ (8002b44 <MX_SAI2_Init+0x14c>)
 8002aa0:	601a      	str	r2, [r3, #0]
  hsai_BlockB2.Init.Protocol = SAI_FREE_PROTOCOL;
 8002aa2:	4b27      	ldr	r3, [pc, #156]	@ (8002b40 <MX_SAI2_Init+0x148>)
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockB2.Init.AudioMode = SAI_MODESLAVE_RX;
 8002aa8:	4b25      	ldr	r3, [pc, #148]	@ (8002b40 <MX_SAI2_Init+0x148>)
 8002aaa:	2203      	movs	r2, #3
 8002aac:	605a      	str	r2, [r3, #4]
  hsai_BlockB2.Init.DataSize = SAI_DATASIZE_8;
 8002aae:	4b24      	ldr	r3, [pc, #144]	@ (8002b40 <MX_SAI2_Init+0x148>)
 8002ab0:	2240      	movs	r2, #64	@ 0x40
 8002ab2:	635a      	str	r2, [r3, #52]	@ 0x34
  hsai_BlockB2.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8002ab4:	4b22      	ldr	r3, [pc, #136]	@ (8002b40 <MX_SAI2_Init+0x148>)
 8002ab6:	2200      	movs	r2, #0
 8002ab8:	639a      	str	r2, [r3, #56]	@ 0x38
  hsai_BlockB2.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 8002aba:	4b21      	ldr	r3, [pc, #132]	@ (8002b40 <MX_SAI2_Init+0x148>)
 8002abc:	2200      	movs	r2, #0
 8002abe:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai_BlockB2.Init.Synchro = SAI_SYNCHRONOUS;
 8002ac0:	4b1f      	ldr	r3, [pc, #124]	@ (8002b40 <MX_SAI2_Init+0x148>)
 8002ac2:	2201      	movs	r2, #1
 8002ac4:	609a      	str	r2, [r3, #8]
  hsai_BlockB2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8002ac6:	4b1e      	ldr	r3, [pc, #120]	@ (8002b40 <MX_SAI2_Init+0x148>)
 8002ac8:	2200      	movs	r2, #0
 8002aca:	611a      	str	r2, [r3, #16]
  hsai_BlockB2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8002acc:	4b1c      	ldr	r3, [pc, #112]	@ (8002b40 <MX_SAI2_Init+0x148>)
 8002ace:	2200      	movs	r2, #0
 8002ad0:	619a      	str	r2, [r3, #24]
  hsai_BlockB2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8002ad2:	4b1b      	ldr	r3, [pc, #108]	@ (8002b40 <MX_SAI2_Init+0x148>)
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	60da      	str	r2, [r3, #12]
  hsai_BlockB2.Init.MonoStereoMode = SAI_STEREOMODE;
 8002ad8:	4b19      	ldr	r3, [pc, #100]	@ (8002b40 <MX_SAI2_Init+0x148>)
 8002ada:	2200      	movs	r2, #0
 8002adc:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockB2.Init.CompandingMode = SAI_NOCOMPANDING;
 8002ade:	4b18      	ldr	r3, [pc, #96]	@ (8002b40 <MX_SAI2_Init+0x148>)
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockB2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8002ae4:	4b16      	ldr	r3, [pc, #88]	@ (8002b40 <MX_SAI2_Init+0x148>)
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockB2.FrameInit.FrameLength = 8;
 8002aea:	4b15      	ldr	r3, [pc, #84]	@ (8002b40 <MX_SAI2_Init+0x148>)
 8002aec:	2208      	movs	r2, #8
 8002aee:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai_BlockB2.FrameInit.ActiveFrameLength = 1;
 8002af0:	4b13      	ldr	r3, [pc, #76]	@ (8002b40 <MX_SAI2_Init+0x148>)
 8002af2:	2201      	movs	r2, #1
 8002af4:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai_BlockB2.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 8002af6:	4b12      	ldr	r3, [pc, #72]	@ (8002b40 <MX_SAI2_Init+0x148>)
 8002af8:	2200      	movs	r2, #0
 8002afa:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai_BlockB2.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8002afc:	4b10      	ldr	r3, [pc, #64]	@ (8002b40 <MX_SAI2_Init+0x148>)
 8002afe:	2200      	movs	r2, #0
 8002b00:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai_BlockB2.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 8002b02:	4b0f      	ldr	r3, [pc, #60]	@ (8002b40 <MX_SAI2_Init+0x148>)
 8002b04:	2200      	movs	r2, #0
 8002b06:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai_BlockB2.SlotInit.FirstBitOffset = 0;
 8002b08:	4b0d      	ldr	r3, [pc, #52]	@ (8002b40 <MX_SAI2_Init+0x148>)
 8002b0a:	2200      	movs	r2, #0
 8002b0c:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai_BlockB2.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8002b0e:	4b0c      	ldr	r3, [pc, #48]	@ (8002b40 <MX_SAI2_Init+0x148>)
 8002b10:	2200      	movs	r2, #0
 8002b12:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai_BlockB2.SlotInit.SlotNumber = 1;
 8002b14:	4b0a      	ldr	r3, [pc, #40]	@ (8002b40 <MX_SAI2_Init+0x148>)
 8002b16:	2201      	movs	r2, #1
 8002b18:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai_BlockB2.SlotInit.SlotActive = 0x00000000;
 8002b1a:	4b09      	ldr	r3, [pc, #36]	@ (8002b40 <MX_SAI2_Init+0x148>)
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SAI_Init(&hsai_BlockB2) != HAL_OK)
 8002b20:	4807      	ldr	r0, [pc, #28]	@ (8002b40 <MX_SAI2_Init+0x148>)
 8002b22:	f009 fdfb 	bl	800c71c <HAL_SAI_Init>
 8002b26:	4603      	mov	r3, r0
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d001      	beq.n	8002b30 <MX_SAI2_Init+0x138>
  {
    Error_Handler();
 8002b2c:	f001 faa2 	bl	8004074 <Error_Handler>
  }
  /* USER CODE BEGIN SAI2_Init 2 */

  /* USER CODE END SAI2_Init 2 */

}
 8002b30:	bf00      	nop
 8002b32:	bd80      	pop	{r7, pc}
 8002b34:	20000db4 	.word	0x20000db4
 8002b38:	40015c04 	.word	0x40015c04
 8002b3c:	0002ee00 	.word	0x0002ee00
 8002b40:	20000e38 	.word	0x20000e38
 8002b44:	40015c24 	.word	0x40015c24

08002b48 <MX_SDMMC1_SD_Init>:
  * @brief SDMMC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDMMC1_SD_Init(void)
{
 8002b48:	b580      	push	{r7, lr}
 8002b4a:	b082      	sub	sp, #8
 8002b4c:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
 8002b4e:	4b13      	ldr	r3, [pc, #76]	@ (8002b9c <MX_SDMMC1_SD_Init+0x54>)
 8002b50:	4a13      	ldr	r2, [pc, #76]	@ (8002ba0 <MX_SDMMC1_SD_Init+0x58>)
 8002b52:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 8002b54:	4b11      	ldr	r3, [pc, #68]	@ (8002b9c <MX_SDMMC1_SD_Init+0x54>)
 8002b56:	2200      	movs	r2, #0
 8002b58:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockBypass = SDMMC_CLOCK_BYPASS_DISABLE;
 8002b5a:	4b10      	ldr	r3, [pc, #64]	@ (8002b9c <MX_SDMMC1_SD_Init+0x54>)
 8002b5c:	2200      	movs	r2, #0
 8002b5e:	609a      	str	r2, [r3, #8]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8002b60:	4b0e      	ldr	r3, [pc, #56]	@ (8002b9c <MX_SDMMC1_SD_Init+0x54>)
 8002b62:	2200      	movs	r2, #0
 8002b64:	60da      	str	r2, [r3, #12]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_1B;  // ST Ïª§ÎÆ§ÎãàÌã∞ Í∞ÄÏù¥Îìú: 1-bit Î™®ÎìúÎ°ú Î≥ÄÍ≤Ω
 8002b66:	4b0d      	ldr	r3, [pc, #52]	@ (8002b9c <MX_SDMMC1_SD_Init+0x54>)
 8002b68:	2200      	movs	r2, #0
 8002b6a:	611a      	str	r2, [r3, #16]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_ENABLE;  // ÌïòÎìúÏõ®Ïñ¥ ÌîåÎ°úÏö∞ Ïª®Ìä∏Î°§ ÌôúÏÑ±Ìôî (ÏïàÏ†ïÏÑ± Ìñ•ÏÉÅ)
 8002b6c:	4b0b      	ldr	r3, [pc, #44]	@ (8002b9c <MX_SDMMC1_SD_Init+0x54>)
 8002b6e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002b72:	615a      	str	r2, [r3, #20]
  hsd1.Init.ClockDiv = 8;  // ÌÅ¥Îü≠ Î∂ÑÏ£ºÎπÑ Ï¶ùÍ∞Ä (2‚Üí8, STM32F7 ÏïàÏ†ïÌôî Í∂åÏû•Í∞í)
 8002b74:	4b09      	ldr	r3, [pc, #36]	@ (8002b9c <MX_SDMMC1_SD_Init+0x54>)
 8002b76:	2208      	movs	r2, #8
 8002b78:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDMMC1_Init 2 */
  
  // Initialize SD card with HAL
  if (HAL_SD_Init(&hsd1) != HAL_OK)
 8002b7a:	4808      	ldr	r0, [pc, #32]	@ (8002b9c <MX_SDMMC1_SD_Init+0x54>)
 8002b7c:	f009 ff84 	bl	800ca88 <HAL_SD_Init>
 8002b80:	4603      	mov	r3, r0
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d001      	beq.n	8002b8a <MX_SDMMC1_SD_Init+0x42>
  {
    Error_Handler();
 8002b86:	f001 fa75 	bl	8004074 <Error_Handler>
  }
  
  // BSP Ï¥àÍ∏∞ÌôîÎèÑ Ìò∏Ï∂ú (FatFs Ìò∏ÌôòÏÑ±ÏùÑ ÏúÑÌï¥)
  uint8_t bsp_result = BSP_SD_Init();
 8002b8a:	f00f f881 	bl	8011c90 <BSP_SD_Init>
 8002b8e:	4603      	mov	r3, r0
 8002b90:	71fb      	strb	r3, [r7, #7]
    // Error_Handler() Ìò∏Ï∂úÌïòÏßÄ ÏïäÏùå
  }

  /* USER CODE END SDMMC1_Init 2 */

}
 8002b92:	bf00      	nop
 8002b94:	3708      	adds	r7, #8
 8002b96:	46bd      	mov	sp, r7
 8002b98:	bd80      	pop	{r7, pc}
 8002b9a:	bf00      	nop
 8002b9c:	20000ebc 	.word	0x20000ebc
 8002ba0:	40012c00 	.word	0x40012c00

08002ba4 <MX_SPDIFRX_Init>:
  * @brief SPDIFRX Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPDIFRX_Init(void)
{
 8002ba4:	b580      	push	{r7, lr}
 8002ba6:	af00      	add	r7, sp, #0
  /* USER CODE END SPDIFRX_Init 0 */

  /* USER CODE BEGIN SPDIFRX_Init 1 */

  /* USER CODE END SPDIFRX_Init 1 */
  hspdif.Instance = SPDIFRX;
 8002ba8:	4b15      	ldr	r3, [pc, #84]	@ (8002c00 <MX_SPDIFRX_Init+0x5c>)
 8002baa:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8002bae:	601a      	str	r2, [r3, #0]
  hspdif.Init.InputSelection = SPDIFRX_INPUT_IN0;
 8002bb0:	4b13      	ldr	r3, [pc, #76]	@ (8002c00 <MX_SPDIFRX_Init+0x5c>)
 8002bb2:	2200      	movs	r2, #0
 8002bb4:	605a      	str	r2, [r3, #4]
  hspdif.Init.Retries = SPDIFRX_MAXRETRIES_NONE;
 8002bb6:	4b12      	ldr	r3, [pc, #72]	@ (8002c00 <MX_SPDIFRX_Init+0x5c>)
 8002bb8:	2200      	movs	r2, #0
 8002bba:	609a      	str	r2, [r3, #8]
  hspdif.Init.WaitForActivity = SPDIFRX_WAITFORACTIVITY_OFF;
 8002bbc:	4b10      	ldr	r3, [pc, #64]	@ (8002c00 <MX_SPDIFRX_Init+0x5c>)
 8002bbe:	2200      	movs	r2, #0
 8002bc0:	60da      	str	r2, [r3, #12]
  hspdif.Init.ChannelSelection = SPDIFRX_CHANNEL_A;
 8002bc2:	4b0f      	ldr	r3, [pc, #60]	@ (8002c00 <MX_SPDIFRX_Init+0x5c>)
 8002bc4:	2200      	movs	r2, #0
 8002bc6:	611a      	str	r2, [r3, #16]
  hspdif.Init.DataFormat = SPDIFRX_DATAFORMAT_LSB;
 8002bc8:	4b0d      	ldr	r3, [pc, #52]	@ (8002c00 <MX_SPDIFRX_Init+0x5c>)
 8002bca:	2200      	movs	r2, #0
 8002bcc:	615a      	str	r2, [r3, #20]
  hspdif.Init.StereoMode = SPDIFRX_STEREOMODE_DISABLE;
 8002bce:	4b0c      	ldr	r3, [pc, #48]	@ (8002c00 <MX_SPDIFRX_Init+0x5c>)
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	619a      	str	r2, [r3, #24]
  hspdif.Init.PreambleTypeMask = SPDIFRX_PREAMBLETYPEMASK_OFF;
 8002bd4:	4b0a      	ldr	r3, [pc, #40]	@ (8002c00 <MX_SPDIFRX_Init+0x5c>)
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	61da      	str	r2, [r3, #28]
  hspdif.Init.ChannelStatusMask = SPDIFRX_CHANNELSTATUS_OFF;
 8002bda:	4b09      	ldr	r3, [pc, #36]	@ (8002c00 <MX_SPDIFRX_Init+0x5c>)
 8002bdc:	2200      	movs	r2, #0
 8002bde:	621a      	str	r2, [r3, #32]
  hspdif.Init.ValidityBitMask = SPDIFRX_VALIDITYMASK_OFF;
 8002be0:	4b07      	ldr	r3, [pc, #28]	@ (8002c00 <MX_SPDIFRX_Init+0x5c>)
 8002be2:	2200      	movs	r2, #0
 8002be4:	625a      	str	r2, [r3, #36]	@ 0x24
  hspdif.Init.ParityErrorMask = SPDIFRX_PARITYERRORMASK_OFF;
 8002be6:	4b06      	ldr	r3, [pc, #24]	@ (8002c00 <MX_SPDIFRX_Init+0x5c>)
 8002be8:	2200      	movs	r2, #0
 8002bea:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_SPDIFRX_Init(&hspdif) != HAL_OK)
 8002bec:	4804      	ldr	r0, [pc, #16]	@ (8002c00 <MX_SPDIFRX_Init+0x5c>)
 8002bee:	f00b f90b 	bl	800de08 <HAL_SPDIFRX_Init>
 8002bf2:	4603      	mov	r3, r0
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d001      	beq.n	8002bfc <MX_SPDIFRX_Init+0x58>
  {
    Error_Handler();
 8002bf8:	f001 fa3c 	bl	8004074 <Error_Handler>
  }
  /* USER CODE BEGIN SPDIFRX_Init 2 */

  /* USER CODE END SPDIFRX_Init 2 */

}
 8002bfc:	bf00      	nop
 8002bfe:	bd80      	pop	{r7, pc}
 8002c00:	20000f40 	.word	0x20000f40

08002c04 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8002c08:	4b1b      	ldr	r3, [pc, #108]	@ (8002c78 <MX_SPI2_Init+0x74>)
 8002c0a:	4a1c      	ldr	r2, [pc, #112]	@ (8002c7c <MX_SPI2_Init+0x78>)
 8002c0c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002c0e:	4b1a      	ldr	r3, [pc, #104]	@ (8002c78 <MX_SPI2_Init+0x74>)
 8002c10:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002c14:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002c16:	4b18      	ldr	r3, [pc, #96]	@ (8002c78 <MX_SPI2_Init+0x74>)
 8002c18:	2200      	movs	r2, #0
 8002c1a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8002c1c:	4b16      	ldr	r3, [pc, #88]	@ (8002c78 <MX_SPI2_Init+0x74>)
 8002c1e:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8002c22:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002c24:	4b14      	ldr	r3, [pc, #80]	@ (8002c78 <MX_SPI2_Init+0x74>)
 8002c26:	2200      	movs	r2, #0
 8002c28:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002c2a:	4b13      	ldr	r3, [pc, #76]	@ (8002c78 <MX_SPI2_Init+0x74>)
 8002c2c:	2200      	movs	r2, #0
 8002c2e:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002c30:	4b11      	ldr	r3, [pc, #68]	@ (8002c78 <MX_SPI2_Init+0x74>)
 8002c32:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002c36:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002c38:	4b0f      	ldr	r3, [pc, #60]	@ (8002c78 <MX_SPI2_Init+0x74>)
 8002c3a:	2200      	movs	r2, #0
 8002c3c:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002c3e:	4b0e      	ldr	r3, [pc, #56]	@ (8002c78 <MX_SPI2_Init+0x74>)
 8002c40:	2200      	movs	r2, #0
 8002c42:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002c44:	4b0c      	ldr	r3, [pc, #48]	@ (8002c78 <MX_SPI2_Init+0x74>)
 8002c46:	2200      	movs	r2, #0
 8002c48:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002c4a:	4b0b      	ldr	r3, [pc, #44]	@ (8002c78 <MX_SPI2_Init+0x74>)
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8002c50:	4b09      	ldr	r3, [pc, #36]	@ (8002c78 <MX_SPI2_Init+0x74>)
 8002c52:	2207      	movs	r2, #7
 8002c54:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002c56:	4b08      	ldr	r3, [pc, #32]	@ (8002c78 <MX_SPI2_Init+0x74>)
 8002c58:	2200      	movs	r2, #0
 8002c5a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002c5c:	4b06      	ldr	r3, [pc, #24]	@ (8002c78 <MX_SPI2_Init+0x74>)
 8002c5e:	2208      	movs	r2, #8
 8002c60:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002c62:	4805      	ldr	r0, [pc, #20]	@ (8002c78 <MX_SPI2_Init+0x74>)
 8002c64:	f00b f92c 	bl	800dec0 <HAL_SPI_Init>
 8002c68:	4603      	mov	r3, r0
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d001      	beq.n	8002c72 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8002c6e:	f001 fa01 	bl	8004074 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002c72:	bf00      	nop
 8002c74:	bd80      	pop	{r7, pc}
 8002c76:	bf00      	nop
 8002c78:	20000f8c 	.word	0x20000f8c
 8002c7c:	40003800 	.word	0x40003800

08002c80 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002c80:	b580      	push	{r7, lr}
 8002c82:	b09a      	sub	sp, #104	@ 0x68
 8002c84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002c86:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8002c8a:	2200      	movs	r2, #0
 8002c8c:	601a      	str	r2, [r3, #0]
 8002c8e:	605a      	str	r2, [r3, #4]
 8002c90:	609a      	str	r2, [r3, #8]
 8002c92:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002c94:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8002c98:	2200      	movs	r2, #0
 8002c9a:	601a      	str	r2, [r3, #0]
 8002c9c:	605a      	str	r2, [r3, #4]
 8002c9e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002ca0:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	601a      	str	r2, [r3, #0]
 8002ca8:	605a      	str	r2, [r3, #4]
 8002caa:	609a      	str	r2, [r3, #8]
 8002cac:	60da      	str	r2, [r3, #12]
 8002cae:	611a      	str	r2, [r3, #16]
 8002cb0:	615a      	str	r2, [r3, #20]
 8002cb2:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002cb4:	1d3b      	adds	r3, r7, #4
 8002cb6:	222c      	movs	r2, #44	@ 0x2c
 8002cb8:	2100      	movs	r1, #0
 8002cba:	4618      	mov	r0, r3
 8002cbc:	f014 ffca 	bl	8017c54 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002cc0:	4b43      	ldr	r3, [pc, #268]	@ (8002dd0 <MX_TIM1_Init+0x150>)
 8002cc2:	4a44      	ldr	r2, [pc, #272]	@ (8002dd4 <MX_TIM1_Init+0x154>)
 8002cc4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8002cc6:	4b42      	ldr	r3, [pc, #264]	@ (8002dd0 <MX_TIM1_Init+0x150>)
 8002cc8:	2200      	movs	r2, #0
 8002cca:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002ccc:	4b40      	ldr	r3, [pc, #256]	@ (8002dd0 <MX_TIM1_Init+0x150>)
 8002cce:	2200      	movs	r2, #0
 8002cd0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8002cd2:	4b3f      	ldr	r3, [pc, #252]	@ (8002dd0 <MX_TIM1_Init+0x150>)
 8002cd4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002cd8:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002cda:	4b3d      	ldr	r3, [pc, #244]	@ (8002dd0 <MX_TIM1_Init+0x150>)
 8002cdc:	2200      	movs	r2, #0
 8002cde:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002ce0:	4b3b      	ldr	r3, [pc, #236]	@ (8002dd0 <MX_TIM1_Init+0x150>)
 8002ce2:	2200      	movs	r2, #0
 8002ce4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002ce6:	4b3a      	ldr	r3, [pc, #232]	@ (8002dd0 <MX_TIM1_Init+0x150>)
 8002ce8:	2200      	movs	r2, #0
 8002cea:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002cec:	4838      	ldr	r0, [pc, #224]	@ (8002dd0 <MX_TIM1_Init+0x150>)
 8002cee:	f00b f992 	bl	800e016 <HAL_TIM_Base_Init>
 8002cf2:	4603      	mov	r3, r0
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d001      	beq.n	8002cfc <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8002cf8:	f001 f9bc 	bl	8004074 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002cfc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002d00:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002d02:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8002d06:	4619      	mov	r1, r3
 8002d08:	4831      	ldr	r0, [pc, #196]	@ (8002dd0 <MX_TIM1_Init+0x150>)
 8002d0a:	f00b fcc5 	bl	800e698 <HAL_TIM_ConfigClockSource>
 8002d0e:	4603      	mov	r3, r0
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d001      	beq.n	8002d18 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8002d14:	f001 f9ae 	bl	8004074 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002d18:	482d      	ldr	r0, [pc, #180]	@ (8002dd0 <MX_TIM1_Init+0x150>)
 8002d1a:	f00b fa4b 	bl	800e1b4 <HAL_TIM_PWM_Init>
 8002d1e:	4603      	mov	r3, r0
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d001      	beq.n	8002d28 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8002d24:	f001 f9a6 	bl	8004074 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002d28:	2300      	movs	r3, #0
 8002d2a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002d2c:	2300      	movs	r3, #0
 8002d2e:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002d30:	2300      	movs	r3, #0
 8002d32:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002d34:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8002d38:	4619      	mov	r1, r3
 8002d3a:	4825      	ldr	r0, [pc, #148]	@ (8002dd0 <MX_TIM1_Init+0x150>)
 8002d3c:	f00c f93c 	bl	800efb8 <HAL_TIMEx_MasterConfigSynchronization>
 8002d40:	4603      	mov	r3, r0
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d001      	beq.n	8002d4a <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8002d46:	f001 f995 	bl	8004074 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002d4a:	2360      	movs	r3, #96	@ 0x60
 8002d4c:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 8002d4e:	2300      	movs	r3, #0
 8002d50:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002d52:	2300      	movs	r3, #0
 8002d54:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002d56:	2300      	movs	r3, #0
 8002d58:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002d5a:	2300      	movs	r3, #0
 8002d5c:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002d5e:	2300      	movs	r3, #0
 8002d60:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002d62:	2300      	movs	r3, #0
 8002d64:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002d66:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002d6a:	2200      	movs	r2, #0
 8002d6c:	4619      	mov	r1, r3
 8002d6e:	4818      	ldr	r0, [pc, #96]	@ (8002dd0 <MX_TIM1_Init+0x150>)
 8002d70:	f00b fb7e 	bl	800e470 <HAL_TIM_PWM_ConfigChannel>
 8002d74:	4603      	mov	r3, r0
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d001      	beq.n	8002d7e <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 8002d7a:	f001 f97b 	bl	8004074 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002d7e:	2300      	movs	r3, #0
 8002d80:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002d82:	2300      	movs	r3, #0
 8002d84:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002d86:	2300      	movs	r3, #0
 8002d88:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002d8a:	2300      	movs	r3, #0
 8002d8c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002d8e:	2300      	movs	r3, #0
 8002d90:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002d92:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002d96:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8002d98:	2300      	movs	r3, #0
 8002d9a:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8002d9c:	2300      	movs	r3, #0
 8002d9e:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8002da0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002da4:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8002da6:	2300      	movs	r3, #0
 8002da8:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002daa:	2300      	movs	r3, #0
 8002dac:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002dae:	1d3b      	adds	r3, r7, #4
 8002db0:	4619      	mov	r1, r3
 8002db2:	4807      	ldr	r0, [pc, #28]	@ (8002dd0 <MX_TIM1_Init+0x150>)
 8002db4:	f00c f98e 	bl	800f0d4 <HAL_TIMEx_ConfigBreakDeadTime>
 8002db8:	4603      	mov	r3, r0
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d001      	beq.n	8002dc2 <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 8002dbe:	f001 f959 	bl	8004074 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002dc2:	4803      	ldr	r0, [pc, #12]	@ (8002dd0 <MX_TIM1_Init+0x150>)
 8002dc4:	f001 ffca 	bl	8004d5c <HAL_TIM_MspPostInit>

}
 8002dc8:	bf00      	nop
 8002dca:	3768      	adds	r7, #104	@ 0x68
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	bd80      	pop	{r7, pc}
 8002dd0:	20000ff0 	.word	0x20000ff0
 8002dd4:	40010000 	.word	0x40010000

08002dd8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	b08e      	sub	sp, #56	@ 0x38
 8002ddc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002dde:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002de2:	2200      	movs	r2, #0
 8002de4:	601a      	str	r2, [r3, #0]
 8002de6:	605a      	str	r2, [r3, #4]
 8002de8:	609a      	str	r2, [r3, #8]
 8002dea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002dec:	f107 031c 	add.w	r3, r7, #28
 8002df0:	2200      	movs	r2, #0
 8002df2:	601a      	str	r2, [r3, #0]
 8002df4:	605a      	str	r2, [r3, #4]
 8002df6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002df8:	463b      	mov	r3, r7
 8002dfa:	2200      	movs	r2, #0
 8002dfc:	601a      	str	r2, [r3, #0]
 8002dfe:	605a      	str	r2, [r3, #4]
 8002e00:	609a      	str	r2, [r3, #8]
 8002e02:	60da      	str	r2, [r3, #12]
 8002e04:	611a      	str	r2, [r3, #16]
 8002e06:	615a      	str	r2, [r3, #20]
 8002e08:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002e0a:	4b2d      	ldr	r3, [pc, #180]	@ (8002ec0 <MX_TIM2_Init+0xe8>)
 8002e0c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002e10:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002e12:	4b2b      	ldr	r3, [pc, #172]	@ (8002ec0 <MX_TIM2_Init+0xe8>)
 8002e14:	2200      	movs	r2, #0
 8002e16:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e18:	4b29      	ldr	r3, [pc, #164]	@ (8002ec0 <MX_TIM2_Init+0xe8>)
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8002e1e:	4b28      	ldr	r3, [pc, #160]	@ (8002ec0 <MX_TIM2_Init+0xe8>)
 8002e20:	f04f 32ff 	mov.w	r2, #4294967295
 8002e24:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002e26:	4b26      	ldr	r3, [pc, #152]	@ (8002ec0 <MX_TIM2_Init+0xe8>)
 8002e28:	2200      	movs	r2, #0
 8002e2a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002e2c:	4b24      	ldr	r3, [pc, #144]	@ (8002ec0 <MX_TIM2_Init+0xe8>)
 8002e2e:	2200      	movs	r2, #0
 8002e30:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002e32:	4823      	ldr	r0, [pc, #140]	@ (8002ec0 <MX_TIM2_Init+0xe8>)
 8002e34:	f00b f8ef 	bl	800e016 <HAL_TIM_Base_Init>
 8002e38:	4603      	mov	r3, r0
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d001      	beq.n	8002e42 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8002e3e:	f001 f919 	bl	8004074 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002e42:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002e46:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002e48:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002e4c:	4619      	mov	r1, r3
 8002e4e:	481c      	ldr	r0, [pc, #112]	@ (8002ec0 <MX_TIM2_Init+0xe8>)
 8002e50:	f00b fc22 	bl	800e698 <HAL_TIM_ConfigClockSource>
 8002e54:	4603      	mov	r3, r0
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d001      	beq.n	8002e5e <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8002e5a:	f001 f90b 	bl	8004074 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002e5e:	4818      	ldr	r0, [pc, #96]	@ (8002ec0 <MX_TIM2_Init+0xe8>)
 8002e60:	f00b f9a8 	bl	800e1b4 <HAL_TIM_PWM_Init>
 8002e64:	4603      	mov	r3, r0
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d001      	beq.n	8002e6e <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8002e6a:	f001 f903 	bl	8004074 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002e6e:	2300      	movs	r3, #0
 8002e70:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002e72:	2300      	movs	r3, #0
 8002e74:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002e76:	f107 031c 	add.w	r3, r7, #28
 8002e7a:	4619      	mov	r1, r3
 8002e7c:	4810      	ldr	r0, [pc, #64]	@ (8002ec0 <MX_TIM2_Init+0xe8>)
 8002e7e:	f00c f89b 	bl	800efb8 <HAL_TIMEx_MasterConfigSynchronization>
 8002e82:	4603      	mov	r3, r0
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d001      	beq.n	8002e8c <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8002e88:	f001 f8f4 	bl	8004074 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002e8c:	2360      	movs	r3, #96	@ 0x60
 8002e8e:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8002e90:	2300      	movs	r3, #0
 8002e92:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002e94:	2300      	movs	r3, #0
 8002e96:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002e98:	2300      	movs	r3, #0
 8002e9a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002e9c:	463b      	mov	r3, r7
 8002e9e:	2200      	movs	r2, #0
 8002ea0:	4619      	mov	r1, r3
 8002ea2:	4807      	ldr	r0, [pc, #28]	@ (8002ec0 <MX_TIM2_Init+0xe8>)
 8002ea4:	f00b fae4 	bl	800e470 <HAL_TIM_PWM_ConfigChannel>
 8002ea8:	4603      	mov	r3, r0
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d001      	beq.n	8002eb2 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8002eae:	f001 f8e1 	bl	8004074 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002eb2:	4803      	ldr	r0, [pc, #12]	@ (8002ec0 <MX_TIM2_Init+0xe8>)
 8002eb4:	f001 ff52 	bl	8004d5c <HAL_TIM_MspPostInit>

}
 8002eb8:	bf00      	nop
 8002eba:	3738      	adds	r7, #56	@ 0x38
 8002ebc:	46bd      	mov	sp, r7
 8002ebe:	bd80      	pop	{r7, pc}
 8002ec0:	2000103c 	.word	0x2000103c

08002ec4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	b08e      	sub	sp, #56	@ 0x38
 8002ec8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002eca:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002ece:	2200      	movs	r2, #0
 8002ed0:	601a      	str	r2, [r3, #0]
 8002ed2:	605a      	str	r2, [r3, #4]
 8002ed4:	609a      	str	r2, [r3, #8]
 8002ed6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002ed8:	f107 031c 	add.w	r3, r7, #28
 8002edc:	2200      	movs	r2, #0
 8002ede:	601a      	str	r2, [r3, #0]
 8002ee0:	605a      	str	r2, [r3, #4]
 8002ee2:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002ee4:	463b      	mov	r3, r7
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	601a      	str	r2, [r3, #0]
 8002eea:	605a      	str	r2, [r3, #4]
 8002eec:	609a      	str	r2, [r3, #8]
 8002eee:	60da      	str	r2, [r3, #12]
 8002ef0:	611a      	str	r2, [r3, #16]
 8002ef2:	615a      	str	r2, [r3, #20]
 8002ef4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002ef6:	4b2d      	ldr	r3, [pc, #180]	@ (8002fac <MX_TIM3_Init+0xe8>)
 8002ef8:	4a2d      	ldr	r2, [pc, #180]	@ (8002fb0 <MX_TIM3_Init+0xec>)
 8002efa:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8002efc:	4b2b      	ldr	r3, [pc, #172]	@ (8002fac <MX_TIM3_Init+0xe8>)
 8002efe:	2200      	movs	r2, #0
 8002f00:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f02:	4b2a      	ldr	r3, [pc, #168]	@ (8002fac <MX_TIM3_Init+0xe8>)
 8002f04:	2200      	movs	r2, #0
 8002f06:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8002f08:	4b28      	ldr	r3, [pc, #160]	@ (8002fac <MX_TIM3_Init+0xe8>)
 8002f0a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002f0e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002f10:	4b26      	ldr	r3, [pc, #152]	@ (8002fac <MX_TIM3_Init+0xe8>)
 8002f12:	2200      	movs	r2, #0
 8002f14:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002f16:	4b25      	ldr	r3, [pc, #148]	@ (8002fac <MX_TIM3_Init+0xe8>)
 8002f18:	2200      	movs	r2, #0
 8002f1a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002f1c:	4823      	ldr	r0, [pc, #140]	@ (8002fac <MX_TIM3_Init+0xe8>)
 8002f1e:	f00b f87a 	bl	800e016 <HAL_TIM_Base_Init>
 8002f22:	4603      	mov	r3, r0
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d001      	beq.n	8002f2c <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8002f28:	f001 f8a4 	bl	8004074 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002f2c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002f30:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002f32:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002f36:	4619      	mov	r1, r3
 8002f38:	481c      	ldr	r0, [pc, #112]	@ (8002fac <MX_TIM3_Init+0xe8>)
 8002f3a:	f00b fbad 	bl	800e698 <HAL_TIM_ConfigClockSource>
 8002f3e:	4603      	mov	r3, r0
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d001      	beq.n	8002f48 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8002f44:	f001 f896 	bl	8004074 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002f48:	4818      	ldr	r0, [pc, #96]	@ (8002fac <MX_TIM3_Init+0xe8>)
 8002f4a:	f00b f933 	bl	800e1b4 <HAL_TIM_PWM_Init>
 8002f4e:	4603      	mov	r3, r0
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d001      	beq.n	8002f58 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8002f54:	f001 f88e 	bl	8004074 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002f58:	2300      	movs	r3, #0
 8002f5a:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002f5c:	2300      	movs	r3, #0
 8002f5e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002f60:	f107 031c 	add.w	r3, r7, #28
 8002f64:	4619      	mov	r1, r3
 8002f66:	4811      	ldr	r0, [pc, #68]	@ (8002fac <MX_TIM3_Init+0xe8>)
 8002f68:	f00c f826 	bl	800efb8 <HAL_TIMEx_MasterConfigSynchronization>
 8002f6c:	4603      	mov	r3, r0
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d001      	beq.n	8002f76 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8002f72:	f001 f87f 	bl	8004074 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002f76:	2360      	movs	r3, #96	@ 0x60
 8002f78:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8002f7a:	2300      	movs	r3, #0
 8002f7c:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002f7e:	2300      	movs	r3, #0
 8002f80:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002f82:	2300      	movs	r3, #0
 8002f84:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002f86:	463b      	mov	r3, r7
 8002f88:	2200      	movs	r2, #0
 8002f8a:	4619      	mov	r1, r3
 8002f8c:	4807      	ldr	r0, [pc, #28]	@ (8002fac <MX_TIM3_Init+0xe8>)
 8002f8e:	f00b fa6f 	bl	800e470 <HAL_TIM_PWM_ConfigChannel>
 8002f92:	4603      	mov	r3, r0
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d001      	beq.n	8002f9c <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8002f98:	f001 f86c 	bl	8004074 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002f9c:	4803      	ldr	r0, [pc, #12]	@ (8002fac <MX_TIM3_Init+0xe8>)
 8002f9e:	f001 fedd 	bl	8004d5c <HAL_TIM_MspPostInit>

}
 8002fa2:	bf00      	nop
 8002fa4:	3738      	adds	r7, #56	@ 0x38
 8002fa6:	46bd      	mov	sp, r7
 8002fa8:	bd80      	pop	{r7, pc}
 8002faa:	bf00      	nop
 8002fac:	20001088 	.word	0x20001088
 8002fb0:	40000400 	.word	0x40000400

08002fb4 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8002fb4:	b580      	push	{r7, lr}
 8002fb6:	b08e      	sub	sp, #56	@ 0x38
 8002fb8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002fba:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	601a      	str	r2, [r3, #0]
 8002fc2:	605a      	str	r2, [r3, #4]
 8002fc4:	609a      	str	r2, [r3, #8]
 8002fc6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002fc8:	f107 031c 	add.w	r3, r7, #28
 8002fcc:	2200      	movs	r2, #0
 8002fce:	601a      	str	r2, [r3, #0]
 8002fd0:	605a      	str	r2, [r3, #4]
 8002fd2:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002fd4:	463b      	mov	r3, r7
 8002fd6:	2200      	movs	r2, #0
 8002fd8:	601a      	str	r2, [r3, #0]
 8002fda:	605a      	str	r2, [r3, #4]
 8002fdc:	609a      	str	r2, [r3, #8]
 8002fde:	60da      	str	r2, [r3, #12]
 8002fe0:	611a      	str	r2, [r3, #16]
 8002fe2:	615a      	str	r2, [r3, #20]
 8002fe4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002fe6:	4b2d      	ldr	r3, [pc, #180]	@ (800309c <MX_TIM5_Init+0xe8>)
 8002fe8:	4a2d      	ldr	r2, [pc, #180]	@ (80030a0 <MX_TIM5_Init+0xec>)
 8002fea:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8002fec:	4b2b      	ldr	r3, [pc, #172]	@ (800309c <MX_TIM5_Init+0xe8>)
 8002fee:	2200      	movs	r2, #0
 8002ff0:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002ff2:	4b2a      	ldr	r3, [pc, #168]	@ (800309c <MX_TIM5_Init+0xe8>)
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8002ff8:	4b28      	ldr	r3, [pc, #160]	@ (800309c <MX_TIM5_Init+0xe8>)
 8002ffa:	f04f 32ff 	mov.w	r2, #4294967295
 8002ffe:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003000:	4b26      	ldr	r3, [pc, #152]	@ (800309c <MX_TIM5_Init+0xe8>)
 8003002:	2200      	movs	r2, #0
 8003004:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003006:	4b25      	ldr	r3, [pc, #148]	@ (800309c <MX_TIM5_Init+0xe8>)
 8003008:	2200      	movs	r2, #0
 800300a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800300c:	4823      	ldr	r0, [pc, #140]	@ (800309c <MX_TIM5_Init+0xe8>)
 800300e:	f00b f802 	bl	800e016 <HAL_TIM_Base_Init>
 8003012:	4603      	mov	r3, r0
 8003014:	2b00      	cmp	r3, #0
 8003016:	d001      	beq.n	800301c <MX_TIM5_Init+0x68>
  {
    Error_Handler();
 8003018:	f001 f82c 	bl	8004074 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800301c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003020:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8003022:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003026:	4619      	mov	r1, r3
 8003028:	481c      	ldr	r0, [pc, #112]	@ (800309c <MX_TIM5_Init+0xe8>)
 800302a:	f00b fb35 	bl	800e698 <HAL_TIM_ConfigClockSource>
 800302e:	4603      	mov	r3, r0
 8003030:	2b00      	cmp	r3, #0
 8003032:	d001      	beq.n	8003038 <MX_TIM5_Init+0x84>
  {
    Error_Handler();
 8003034:	f001 f81e 	bl	8004074 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8003038:	4818      	ldr	r0, [pc, #96]	@ (800309c <MX_TIM5_Init+0xe8>)
 800303a:	f00b f8bb 	bl	800e1b4 <HAL_TIM_PWM_Init>
 800303e:	4603      	mov	r3, r0
 8003040:	2b00      	cmp	r3, #0
 8003042:	d001      	beq.n	8003048 <MX_TIM5_Init+0x94>
  {
    Error_Handler();
 8003044:	f001 f816 	bl	8004074 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003048:	2300      	movs	r3, #0
 800304a:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800304c:	2300      	movs	r3, #0
 800304e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8003050:	f107 031c 	add.w	r3, r7, #28
 8003054:	4619      	mov	r1, r3
 8003056:	4811      	ldr	r0, [pc, #68]	@ (800309c <MX_TIM5_Init+0xe8>)
 8003058:	f00b ffae 	bl	800efb8 <HAL_TIMEx_MasterConfigSynchronization>
 800305c:	4603      	mov	r3, r0
 800305e:	2b00      	cmp	r3, #0
 8003060:	d001      	beq.n	8003066 <MX_TIM5_Init+0xb2>
  {
    Error_Handler();
 8003062:	f001 f807 	bl	8004074 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003066:	2360      	movs	r3, #96	@ 0x60
 8003068:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800306a:	2300      	movs	r3, #0
 800306c:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800306e:	2300      	movs	r3, #0
 8003070:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003072:	2300      	movs	r3, #0
 8003074:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8003076:	463b      	mov	r3, r7
 8003078:	220c      	movs	r2, #12
 800307a:	4619      	mov	r1, r3
 800307c:	4807      	ldr	r0, [pc, #28]	@ (800309c <MX_TIM5_Init+0xe8>)
 800307e:	f00b f9f7 	bl	800e470 <HAL_TIM_PWM_ConfigChannel>
 8003082:	4603      	mov	r3, r0
 8003084:	2b00      	cmp	r3, #0
 8003086:	d001      	beq.n	800308c <MX_TIM5_Init+0xd8>
  {
    Error_Handler();
 8003088:	f000 fff4 	bl	8004074 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 800308c:	4803      	ldr	r0, [pc, #12]	@ (800309c <MX_TIM5_Init+0xe8>)
 800308e:	f001 fe65 	bl	8004d5c <HAL_TIM_MspPostInit>

}
 8003092:	bf00      	nop
 8003094:	3738      	adds	r7, #56	@ 0x38
 8003096:	46bd      	mov	sp, r7
 8003098:	bd80      	pop	{r7, pc}
 800309a:	bf00      	nop
 800309c:	200010d4 	.word	0x200010d4
 80030a0:	40000c00 	.word	0x40000c00

080030a4 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 80030a4:	b580      	push	{r7, lr}
 80030a6:	b088      	sub	sp, #32
 80030a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80030aa:	f107 0310 	add.w	r3, r7, #16
 80030ae:	2200      	movs	r2, #0
 80030b0:	601a      	str	r2, [r3, #0]
 80030b2:	605a      	str	r2, [r3, #4]
 80030b4:	609a      	str	r2, [r3, #8]
 80030b6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80030b8:	1d3b      	adds	r3, r7, #4
 80030ba:	2200      	movs	r2, #0
 80030bc:	601a      	str	r2, [r3, #0]
 80030be:	605a      	str	r2, [r3, #4]
 80030c0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80030c2:	4b20      	ldr	r3, [pc, #128]	@ (8003144 <MX_TIM8_Init+0xa0>)
 80030c4:	4a20      	ldr	r2, [pc, #128]	@ (8003148 <MX_TIM8_Init+0xa4>)
 80030c6:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 80030c8:	4b1e      	ldr	r3, [pc, #120]	@ (8003144 <MX_TIM8_Init+0xa0>)
 80030ca:	2200      	movs	r2, #0
 80030cc:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80030ce:	4b1d      	ldr	r3, [pc, #116]	@ (8003144 <MX_TIM8_Init+0xa0>)
 80030d0:	2200      	movs	r2, #0
 80030d2:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 80030d4:	4b1b      	ldr	r3, [pc, #108]	@ (8003144 <MX_TIM8_Init+0xa0>)
 80030d6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80030da:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80030dc:	4b19      	ldr	r3, [pc, #100]	@ (8003144 <MX_TIM8_Init+0xa0>)
 80030de:	2200      	movs	r2, #0
 80030e0:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80030e2:	4b18      	ldr	r3, [pc, #96]	@ (8003144 <MX_TIM8_Init+0xa0>)
 80030e4:	2200      	movs	r2, #0
 80030e6:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80030e8:	4b16      	ldr	r3, [pc, #88]	@ (8003144 <MX_TIM8_Init+0xa0>)
 80030ea:	2200      	movs	r2, #0
 80030ec:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 80030ee:	4815      	ldr	r0, [pc, #84]	@ (8003144 <MX_TIM8_Init+0xa0>)
 80030f0:	f00a ff91 	bl	800e016 <HAL_TIM_Base_Init>
 80030f4:	4603      	mov	r3, r0
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d001      	beq.n	80030fe <MX_TIM8_Init+0x5a>
  {
    Error_Handler();
 80030fa:	f000 ffbb 	bl	8004074 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80030fe:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003102:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8003104:	f107 0310 	add.w	r3, r7, #16
 8003108:	4619      	mov	r1, r3
 800310a:	480e      	ldr	r0, [pc, #56]	@ (8003144 <MX_TIM8_Init+0xa0>)
 800310c:	f00b fac4 	bl	800e698 <HAL_TIM_ConfigClockSource>
 8003110:	4603      	mov	r3, r0
 8003112:	2b00      	cmp	r3, #0
 8003114:	d001      	beq.n	800311a <MX_TIM8_Init+0x76>
  {
    Error_Handler();
 8003116:	f000 ffad 	bl	8004074 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800311a:	2300      	movs	r3, #0
 800311c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800311e:	2300      	movs	r3, #0
 8003120:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003122:	2300      	movs	r3, #0
 8003124:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8003126:	1d3b      	adds	r3, r7, #4
 8003128:	4619      	mov	r1, r3
 800312a:	4806      	ldr	r0, [pc, #24]	@ (8003144 <MX_TIM8_Init+0xa0>)
 800312c:	f00b ff44 	bl	800efb8 <HAL_TIMEx_MasterConfigSynchronization>
 8003130:	4603      	mov	r3, r0
 8003132:	2b00      	cmp	r3, #0
 8003134:	d001      	beq.n	800313a <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 8003136:	f000 ff9d 	bl	8004074 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 800313a:	bf00      	nop
 800313c:	3720      	adds	r7, #32
 800313e:	46bd      	mov	sp, r7
 8003140:	bd80      	pop	{r7, pc}
 8003142:	bf00      	nop
 8003144:	20001120 	.word	0x20001120
 8003148:	40010400 	.word	0x40010400

0800314c <MX_TIM12_Init>:
  * @brief TIM12 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM12_Init(void)
{
 800314c:	b580      	push	{r7, lr}
 800314e:	b088      	sub	sp, #32
 8003150:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8003152:	1d3b      	adds	r3, r7, #4
 8003154:	2200      	movs	r2, #0
 8003156:	601a      	str	r2, [r3, #0]
 8003158:	605a      	str	r2, [r3, #4]
 800315a:	609a      	str	r2, [r3, #8]
 800315c:	60da      	str	r2, [r3, #12]
 800315e:	611a      	str	r2, [r3, #16]
 8003160:	615a      	str	r2, [r3, #20]
 8003162:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 8003164:	4b1a      	ldr	r3, [pc, #104]	@ (80031d0 <MX_TIM12_Init+0x84>)
 8003166:	4a1b      	ldr	r2, [pc, #108]	@ (80031d4 <MX_TIM12_Init+0x88>)
 8003168:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 0;
 800316a:	4b19      	ldr	r3, [pc, #100]	@ (80031d0 <MX_TIM12_Init+0x84>)
 800316c:	2200      	movs	r2, #0
 800316e:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003170:	4b17      	ldr	r3, [pc, #92]	@ (80031d0 <MX_TIM12_Init+0x84>)
 8003172:	2200      	movs	r2, #0
 8003174:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 65535;
 8003176:	4b16      	ldr	r3, [pc, #88]	@ (80031d0 <MX_TIM12_Init+0x84>)
 8003178:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800317c:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800317e:	4b14      	ldr	r3, [pc, #80]	@ (80031d0 <MX_TIM12_Init+0x84>)
 8003180:	2200      	movs	r2, #0
 8003182:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003184:	4b12      	ldr	r3, [pc, #72]	@ (80031d0 <MX_TIM12_Init+0x84>)
 8003186:	2200      	movs	r2, #0
 8003188:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 800318a:	4811      	ldr	r0, [pc, #68]	@ (80031d0 <MX_TIM12_Init+0x84>)
 800318c:	f00b f812 	bl	800e1b4 <HAL_TIM_PWM_Init>
 8003190:	4603      	mov	r3, r0
 8003192:	2b00      	cmp	r3, #0
 8003194:	d001      	beq.n	800319a <MX_TIM12_Init+0x4e>
  {
    Error_Handler();
 8003196:	f000 ff6d 	bl	8004074 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800319a:	2360      	movs	r3, #96	@ 0x60
 800319c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800319e:	2300      	movs	r3, #0
 80031a0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80031a2:	2300      	movs	r3, #0
 80031a4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80031a6:	2300      	movs	r3, #0
 80031a8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80031aa:	1d3b      	adds	r3, r7, #4
 80031ac:	2200      	movs	r2, #0
 80031ae:	4619      	mov	r1, r3
 80031b0:	4807      	ldr	r0, [pc, #28]	@ (80031d0 <MX_TIM12_Init+0x84>)
 80031b2:	f00b f95d 	bl	800e470 <HAL_TIM_PWM_ConfigChannel>
 80031b6:	4603      	mov	r3, r0
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d001      	beq.n	80031c0 <MX_TIM12_Init+0x74>
  {
    Error_Handler();
 80031bc:	f000 ff5a 	bl	8004074 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 80031c0:	4803      	ldr	r0, [pc, #12]	@ (80031d0 <MX_TIM12_Init+0x84>)
 80031c2:	f001 fdcb 	bl	8004d5c <HAL_TIM_MspPostInit>

}
 80031c6:	bf00      	nop
 80031c8:	3720      	adds	r7, #32
 80031ca:	46bd      	mov	sp, r7
 80031cc:	bd80      	pop	{r7, pc}
 80031ce:	bf00      	nop
 80031d0:	2000116c 	.word	0x2000116c
 80031d4:	40001800 	.word	0x40001800

080031d8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80031d8:	b580      	push	{r7, lr}
 80031da:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80031dc:	4b14      	ldr	r3, [pc, #80]	@ (8003230 <MX_USART1_UART_Init+0x58>)
 80031de:	4a15      	ldr	r2, [pc, #84]	@ (8003234 <MX_USART1_UART_Init+0x5c>)
 80031e0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80031e2:	4b13      	ldr	r3, [pc, #76]	@ (8003230 <MX_USART1_UART_Init+0x58>)
 80031e4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80031e8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80031ea:	4b11      	ldr	r3, [pc, #68]	@ (8003230 <MX_USART1_UART_Init+0x58>)
 80031ec:	2200      	movs	r2, #0
 80031ee:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80031f0:	4b0f      	ldr	r3, [pc, #60]	@ (8003230 <MX_USART1_UART_Init+0x58>)
 80031f2:	2200      	movs	r2, #0
 80031f4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80031f6:	4b0e      	ldr	r3, [pc, #56]	@ (8003230 <MX_USART1_UART_Init+0x58>)
 80031f8:	2200      	movs	r2, #0
 80031fa:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80031fc:	4b0c      	ldr	r3, [pc, #48]	@ (8003230 <MX_USART1_UART_Init+0x58>)
 80031fe:	220c      	movs	r2, #12
 8003200:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003202:	4b0b      	ldr	r3, [pc, #44]	@ (8003230 <MX_USART1_UART_Init+0x58>)
 8003204:	2200      	movs	r2, #0
 8003206:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003208:	4b09      	ldr	r3, [pc, #36]	@ (8003230 <MX_USART1_UART_Init+0x58>)
 800320a:	2200      	movs	r2, #0
 800320c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800320e:	4b08      	ldr	r3, [pc, #32]	@ (8003230 <MX_USART1_UART_Init+0x58>)
 8003210:	2200      	movs	r2, #0
 8003212:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003214:	4b06      	ldr	r3, [pc, #24]	@ (8003230 <MX_USART1_UART_Init+0x58>)
 8003216:	2200      	movs	r2, #0
 8003218:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800321a:	4805      	ldr	r0, [pc, #20]	@ (8003230 <MX_USART1_UART_Init+0x58>)
 800321c:	f00b fff6 	bl	800f20c <HAL_UART_Init>
 8003220:	4603      	mov	r3, r0
 8003222:	2b00      	cmp	r3, #0
 8003224:	d001      	beq.n	800322a <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8003226:	f000 ff25 	bl	8004074 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800322a:	bf00      	nop
 800322c:	bd80      	pop	{r7, pc}
 800322e:	bf00      	nop
 8003230:	200011b8 	.word	0x200011b8
 8003234:	40011000 	.word	0x40011000

08003238 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8003238:	b580      	push	{r7, lr}
 800323a:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 800323c:	4b14      	ldr	r3, [pc, #80]	@ (8003290 <MX_USART6_UART_Init+0x58>)
 800323e:	4a15      	ldr	r2, [pc, #84]	@ (8003294 <MX_USART6_UART_Init+0x5c>)
 8003240:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8003242:	4b13      	ldr	r3, [pc, #76]	@ (8003290 <MX_USART6_UART_Init+0x58>)
 8003244:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003248:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800324a:	4b11      	ldr	r3, [pc, #68]	@ (8003290 <MX_USART6_UART_Init+0x58>)
 800324c:	2200      	movs	r2, #0
 800324e:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8003250:	4b0f      	ldr	r3, [pc, #60]	@ (8003290 <MX_USART6_UART_Init+0x58>)
 8003252:	2200      	movs	r2, #0
 8003254:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8003256:	4b0e      	ldr	r3, [pc, #56]	@ (8003290 <MX_USART6_UART_Init+0x58>)
 8003258:	2200      	movs	r2, #0
 800325a:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 800325c:	4b0c      	ldr	r3, [pc, #48]	@ (8003290 <MX_USART6_UART_Init+0x58>)
 800325e:	220c      	movs	r2, #12
 8003260:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003262:	4b0b      	ldr	r3, [pc, #44]	@ (8003290 <MX_USART6_UART_Init+0x58>)
 8003264:	2200      	movs	r2, #0
 8003266:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8003268:	4b09      	ldr	r3, [pc, #36]	@ (8003290 <MX_USART6_UART_Init+0x58>)
 800326a:	2200      	movs	r2, #0
 800326c:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800326e:	4b08      	ldr	r3, [pc, #32]	@ (8003290 <MX_USART6_UART_Init+0x58>)
 8003270:	2200      	movs	r2, #0
 8003272:	621a      	str	r2, [r3, #32]
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003274:	4b06      	ldr	r3, [pc, #24]	@ (8003290 <MX_USART6_UART_Init+0x58>)
 8003276:	2200      	movs	r2, #0
 8003278:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart6) != HAL_OK)
 800327a:	4805      	ldr	r0, [pc, #20]	@ (8003290 <MX_USART6_UART_Init+0x58>)
 800327c:	f00b ffc6 	bl	800f20c <HAL_UART_Init>
 8003280:	4603      	mov	r3, r0
 8003282:	2b00      	cmp	r3, #0
 8003284:	d001      	beq.n	800328a <MX_USART6_UART_Init+0x52>
  {
    Error_Handler();
 8003286:	f000 fef5 	bl	8004074 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 800328a:	bf00      	nop
 800328c:	bd80      	pop	{r7, pc}
 800328e:	bf00      	nop
 8003290:	20001240 	.word	0x20001240
 8003294:	40011400 	.word	0x40011400

08003298 <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 8003298:	b580      	push	{r7, lr}
 800329a:	b088      	sub	sp, #32
 800329c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 800329e:	1d3b      	adds	r3, r7, #4
 80032a0:	2200      	movs	r2, #0
 80032a2:	601a      	str	r2, [r3, #0]
 80032a4:	605a      	str	r2, [r3, #4]
 80032a6:	609a      	str	r2, [r3, #8]
 80032a8:	60da      	str	r2, [r3, #12]
 80032aa:	611a      	str	r2, [r3, #16]
 80032ac:	615a      	str	r2, [r3, #20]
 80032ae:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 80032b0:	4b1f      	ldr	r3, [pc, #124]	@ (8003330 <MX_FMC_Init+0x98>)
 80032b2:	4a20      	ldr	r2, [pc, #128]	@ (8003334 <MX_FMC_Init+0x9c>)
 80032b4:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
 80032b6:	4b1e      	ldr	r3, [pc, #120]	@ (8003330 <MX_FMC_Init+0x98>)
 80032b8:	2200      	movs	r2, #0
 80032ba:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 80032bc:	4b1c      	ldr	r3, [pc, #112]	@ (8003330 <MX_FMC_Init+0x98>)
 80032be:	2200      	movs	r2, #0
 80032c0:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 80032c2:	4b1b      	ldr	r3, [pc, #108]	@ (8003330 <MX_FMC_Init+0x98>)
 80032c4:	2204      	movs	r2, #4
 80032c6:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 80032c8:	4b19      	ldr	r3, [pc, #100]	@ (8003330 <MX_FMC_Init+0x98>)
 80032ca:	2210      	movs	r2, #16
 80032cc:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 80032ce:	4b18      	ldr	r3, [pc, #96]	@ (8003330 <MX_FMC_Init+0x98>)
 80032d0:	2240      	movs	r2, #64	@ 0x40
 80032d2:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 80032d4:	4b16      	ldr	r3, [pc, #88]	@ (8003330 <MX_FMC_Init+0x98>)
 80032d6:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 80032da:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 80032dc:	4b14      	ldr	r3, [pc, #80]	@ (8003330 <MX_FMC_Init+0x98>)
 80032de:	2200      	movs	r2, #0
 80032e0:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 80032e2:	4b13      	ldr	r3, [pc, #76]	@ (8003330 <MX_FMC_Init+0x98>)
 80032e4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80032e8:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
 80032ea:	4b11      	ldr	r3, [pc, #68]	@ (8003330 <MX_FMC_Init+0x98>)
 80032ec:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80032f0:	625a      	str	r2, [r3, #36]	@ 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 80032f2:	4b0f      	ldr	r3, [pc, #60]	@ (8003330 <MX_FMC_Init+0x98>)
 80032f4:	2200      	movs	r2, #0
 80032f6:	629a      	str	r2, [r3, #40]	@ 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 80032f8:	2302      	movs	r3, #2
 80032fa:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 7;
 80032fc:	2307      	movs	r3, #7
 80032fe:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 4;
 8003300:	2304      	movs	r3, #4
 8003302:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 7;
 8003304:	2307      	movs	r3, #7
 8003306:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 3;
 8003308:	2303      	movs	r3, #3
 800330a:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 2;
 800330c:	2302      	movs	r3, #2
 800330e:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 2;
 8003310:	2302      	movs	r3, #2
 8003312:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8003314:	1d3b      	adds	r3, r7, #4
 8003316:	4619      	mov	r1, r3
 8003318:	4805      	ldr	r0, [pc, #20]	@ (8003330 <MX_FMC_Init+0x98>)
 800331a:	f00a fd40 	bl	800dd9e <HAL_SDRAM_Init>
 800331e:	4603      	mov	r3, r0
 8003320:	2b00      	cmp	r3, #0
 8003322:	d001      	beq.n	8003328 <MX_FMC_Init+0x90>
  {
    Error_Handler( );
 8003324:	f000 fea6 	bl	8004074 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 8003328:	bf00      	nop
 800332a:	3720      	adds	r7, #32
 800332c:	46bd      	mov	sp, r7
 800332e:	bd80      	pop	{r7, pc}
 8003330:	200012c8 	.word	0x200012c8
 8003334:	a0000140 	.word	0xa0000140

08003338 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003338:	b580      	push	{r7, lr}
 800333a:	b090      	sub	sp, #64	@ 0x40
 800333c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800333e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003342:	2200      	movs	r2, #0
 8003344:	601a      	str	r2, [r3, #0]
 8003346:	605a      	str	r2, [r3, #4]
 8003348:	609a      	str	r2, [r3, #8]
 800334a:	60da      	str	r2, [r3, #12]
 800334c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800334e:	4bb0      	ldr	r3, [pc, #704]	@ (8003610 <MX_GPIO_Init+0x2d8>)
 8003350:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003352:	4aaf      	ldr	r2, [pc, #700]	@ (8003610 <MX_GPIO_Init+0x2d8>)
 8003354:	f043 0310 	orr.w	r3, r3, #16
 8003358:	6313      	str	r3, [r2, #48]	@ 0x30
 800335a:	4bad      	ldr	r3, [pc, #692]	@ (8003610 <MX_GPIO_Init+0x2d8>)
 800335c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800335e:	f003 0310 	and.w	r3, r3, #16
 8003362:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003364:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8003366:	4baa      	ldr	r3, [pc, #680]	@ (8003610 <MX_GPIO_Init+0x2d8>)
 8003368:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800336a:	4aa9      	ldr	r2, [pc, #676]	@ (8003610 <MX_GPIO_Init+0x2d8>)
 800336c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003370:	6313      	str	r3, [r2, #48]	@ 0x30
 8003372:	4ba7      	ldr	r3, [pc, #668]	@ (8003610 <MX_GPIO_Init+0x2d8>)
 8003374:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003376:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800337a:	627b      	str	r3, [r7, #36]	@ 0x24
 800337c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800337e:	4ba4      	ldr	r3, [pc, #656]	@ (8003610 <MX_GPIO_Init+0x2d8>)
 8003380:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003382:	4aa3      	ldr	r2, [pc, #652]	@ (8003610 <MX_GPIO_Init+0x2d8>)
 8003384:	f043 0302 	orr.w	r3, r3, #2
 8003388:	6313      	str	r3, [r2, #48]	@ 0x30
 800338a:	4ba1      	ldr	r3, [pc, #644]	@ (8003610 <MX_GPIO_Init+0x2d8>)
 800338c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800338e:	f003 0302 	and.w	r3, r3, #2
 8003392:	623b      	str	r3, [r7, #32]
 8003394:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003396:	4b9e      	ldr	r3, [pc, #632]	@ (8003610 <MX_GPIO_Init+0x2d8>)
 8003398:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800339a:	4a9d      	ldr	r2, [pc, #628]	@ (8003610 <MX_GPIO_Init+0x2d8>)
 800339c:	f043 0308 	orr.w	r3, r3, #8
 80033a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80033a2:	4b9b      	ldr	r3, [pc, #620]	@ (8003610 <MX_GPIO_Init+0x2d8>)
 80033a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033a6:	f003 0308 	and.w	r3, r3, #8
 80033aa:	61fb      	str	r3, [r7, #28]
 80033ac:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80033ae:	4b98      	ldr	r3, [pc, #608]	@ (8003610 <MX_GPIO_Init+0x2d8>)
 80033b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033b2:	4a97      	ldr	r2, [pc, #604]	@ (8003610 <MX_GPIO_Init+0x2d8>)
 80033b4:	f043 0304 	orr.w	r3, r3, #4
 80033b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80033ba:	4b95      	ldr	r3, [pc, #596]	@ (8003610 <MX_GPIO_Init+0x2d8>)
 80033bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033be:	f003 0304 	and.w	r3, r3, #4
 80033c2:	61bb      	str	r3, [r7, #24]
 80033c4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80033c6:	4b92      	ldr	r3, [pc, #584]	@ (8003610 <MX_GPIO_Init+0x2d8>)
 80033c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033ca:	4a91      	ldr	r2, [pc, #580]	@ (8003610 <MX_GPIO_Init+0x2d8>)
 80033cc:	f043 0301 	orr.w	r3, r3, #1
 80033d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80033d2:	4b8f      	ldr	r3, [pc, #572]	@ (8003610 <MX_GPIO_Init+0x2d8>)
 80033d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033d6:	f003 0301 	and.w	r3, r3, #1
 80033da:	617b      	str	r3, [r7, #20]
 80033dc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 80033de:	4b8c      	ldr	r3, [pc, #560]	@ (8003610 <MX_GPIO_Init+0x2d8>)
 80033e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033e2:	4a8b      	ldr	r2, [pc, #556]	@ (8003610 <MX_GPIO_Init+0x2d8>)
 80033e4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80033e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80033ea:	4b89      	ldr	r3, [pc, #548]	@ (8003610 <MX_GPIO_Init+0x2d8>)
 80033ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033ee:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80033f2:	613b      	str	r3, [r7, #16]
 80033f4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 80033f6:	4b86      	ldr	r3, [pc, #536]	@ (8003610 <MX_GPIO_Init+0x2d8>)
 80033f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033fa:	4a85      	ldr	r2, [pc, #532]	@ (8003610 <MX_GPIO_Init+0x2d8>)
 80033fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003400:	6313      	str	r3, [r2, #48]	@ 0x30
 8003402:	4b83      	ldr	r3, [pc, #524]	@ (8003610 <MX_GPIO_Init+0x2d8>)
 8003404:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003406:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800340a:	60fb      	str	r3, [r7, #12]
 800340c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 800340e:	4b80      	ldr	r3, [pc, #512]	@ (8003610 <MX_GPIO_Init+0x2d8>)
 8003410:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003412:	4a7f      	ldr	r2, [pc, #508]	@ (8003610 <MX_GPIO_Init+0x2d8>)
 8003414:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003418:	6313      	str	r3, [r2, #48]	@ 0x30
 800341a:	4b7d      	ldr	r3, [pc, #500]	@ (8003610 <MX_GPIO_Init+0x2d8>)
 800341c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800341e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003422:	60bb      	str	r3, [r7, #8]
 8003424:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003426:	4b7a      	ldr	r3, [pc, #488]	@ (8003610 <MX_GPIO_Init+0x2d8>)
 8003428:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800342a:	4a79      	ldr	r2, [pc, #484]	@ (8003610 <MX_GPIO_Init+0x2d8>)
 800342c:	f043 0320 	orr.w	r3, r3, #32
 8003430:	6313      	str	r3, [r2, #48]	@ 0x30
 8003432:	4b77      	ldr	r3, [pc, #476]	@ (8003610 <MX_GPIO_Init+0x2d8>)
 8003434:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003436:	f003 0320 	and.w	r3, r3, #32
 800343a:	607b      	str	r3, [r7, #4]
 800343c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800343e:	4b74      	ldr	r3, [pc, #464]	@ (8003610 <MX_GPIO_Init+0x2d8>)
 8003440:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003442:	4a73      	ldr	r2, [pc, #460]	@ (8003610 <MX_GPIO_Init+0x2d8>)
 8003444:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003448:	6313      	str	r3, [r2, #48]	@ 0x30
 800344a:	4b71      	ldr	r3, [pc, #452]	@ (8003610 <MX_GPIO_Init+0x2d8>)
 800344c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800344e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003452:	603b      	str	r3, [r7, #0]
 8003454:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8003456:	2201      	movs	r2, #1
 8003458:	2120      	movs	r1, #32
 800345a:	486e      	ldr	r0, [pc, #440]	@ (8003614 <MX_GPIO_Init+0x2dc>)
 800345c:	f005 f878 	bl	8008550 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, ARDUINO_D7_Pin|ARDUINO_D8_Pin, GPIO_PIN_RESET);
 8003460:	2200      	movs	r2, #0
 8003462:	210c      	movs	r1, #12
 8003464:	486c      	ldr	r0, [pc, #432]	@ (8003618 <MX_GPIO_Init+0x2e0>)
 8003466:	f005 f873 	bl	8008550 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_Port, LCD_BL_CTRL_Pin, GPIO_PIN_SET);
 800346a:	2201      	movs	r2, #1
 800346c:	2108      	movs	r1, #8
 800346e:	486b      	ldr	r0, [pc, #428]	@ (800361c <MX_GPIO_Init+0x2e4>)
 8003470:	f005 f86e 	bl	8008550 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_DISP_GPIO_Port, LCD_DISP_Pin, GPIO_PIN_SET);
 8003474:	2201      	movs	r2, #1
 8003476:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800347a:	4867      	ldr	r0, [pc, #412]	@ (8003618 <MX_GPIO_Init+0x2e0>)
 800347c:	f005 f868 	bl	8008550 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DCMI_PWR_EN_GPIO_Port, DCMI_PWR_EN_Pin, GPIO_PIN_RESET);
 8003480:	2200      	movs	r2, #0
 8003482:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8003486:	4866      	ldr	r0, [pc, #408]	@ (8003620 <MX_GPIO_Init+0x2e8>)
 8003488:	f005 f862 	bl	8008550 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin, GPIO_PIN_RESET);
 800348c:	2200      	movs	r2, #0
 800348e:	21c8      	movs	r1, #200	@ 0xc8
 8003490:	4864      	ldr	r0, [pc, #400]	@ (8003624 <MX_GPIO_Init+0x2ec>)
 8003492:	f005 f85d 	bl	8008550 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : OTG_HS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_HS_OverCurrent_Pin;
 8003496:	2308      	movs	r3, #8
 8003498:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800349a:	2300      	movs	r3, #0
 800349c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800349e:	2300      	movs	r3, #0
 80034a0:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OTG_HS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80034a2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80034a6:	4619      	mov	r1, r3
 80034a8:	485f      	ldr	r0, [pc, #380]	@ (8003628 <MX_GPIO_Init+0x2f0>)
 80034aa:	f004 fe8d 	bl	80081c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_D7_Pin ULPI_D6_Pin ULPI_D5_Pin ULPI_D3_Pin
                           ULPI_D2_Pin ULPI_D1_Pin ULPI_D4_Pin */
  GPIO_InitStruct.Pin = ULPI_D7_Pin|ULPI_D6_Pin|ULPI_D5_Pin|ULPI_D3_Pin
 80034ae:	f643 4323 	movw	r3, #15395	@ 0x3c23
 80034b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |ULPI_D2_Pin|ULPI_D1_Pin|ULPI_D4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034b4:	2302      	movs	r3, #2
 80034b6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034b8:	2300      	movs	r3, #0
 80034ba:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80034bc:	2303      	movs	r3, #3
 80034be:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 80034c0:	230a      	movs	r3, #10
 80034c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80034c4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80034c8:	4619      	mov	r1, r3
 80034ca:	4858      	ldr	r0, [pc, #352]	@ (800362c <MX_GPIO_Init+0x2f4>)
 80034cc:	f004 fe7c 	bl	80081c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = OTG_FS_VBUS_Pin;
 80034d0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80034d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80034d6:	2300      	movs	r3, #0
 80034d8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034da:	2300      	movs	r3, #0
 80034dc:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 80034de:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80034e2:	4619      	mov	r1, r3
 80034e4:	4852      	ldr	r0, [pc, #328]	@ (8003630 <MX_GPIO_Init+0x2f8>)
 80034e6:	f004 fe6f 	bl	80081c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : Audio_INT_Pin */
  GPIO_InitStruct.Pin = Audio_INT_Pin;
 80034ea:	2340      	movs	r3, #64	@ 0x40
 80034ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80034ee:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 80034f2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034f4:	2300      	movs	r3, #0
 80034f6:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(Audio_INT_GPIO_Port, &GPIO_InitStruct);
 80034f8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80034fc:	4619      	mov	r1, r3
 80034fe:	4845      	ldr	r0, [pc, #276]	@ (8003614 <MX_GPIO_Init+0x2dc>)
 8003500:	f004 fe62 	bl	80081c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8003504:	2320      	movs	r3, #32
 8003506:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003508:	2301      	movs	r3, #1
 800350a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800350c:	2300      	movs	r3, #0
 800350e:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003510:	2300      	movs	r3, #0
 8003512:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8003514:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003518:	4619      	mov	r1, r3
 800351a:	483e      	ldr	r0, [pc, #248]	@ (8003614 <MX_GPIO_Init+0x2dc>)
 800351c:	f004 fe54 	bl	80081c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_D7_Pin ARDUINO_D8_Pin LCD_DISP_Pin */
  GPIO_InitStruct.Pin = ARDUINO_D7_Pin|ARDUINO_D8_Pin|LCD_DISP_Pin;
 8003520:	f241 030c 	movw	r3, #4108	@ 0x100c
 8003524:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003526:	2301      	movs	r3, #1
 8003528:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800352a:	2300      	movs	r3, #0
 800352c:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800352e:	2300      	movs	r3, #0
 8003530:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8003532:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003536:	4619      	mov	r1, r3
 8003538:	4837      	ldr	r0, [pc, #220]	@ (8003618 <MX_GPIO_Init+0x2e0>)
 800353a:	f004 fe45 	bl	80081c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : uSD_Detect_Pin */
  GPIO_InitStruct.Pin = uSD_Detect_Pin;
 800353e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003542:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003544:	2300      	movs	r3, #0
 8003546:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003548:	2300      	movs	r3, #0
 800354a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(uSD_Detect_GPIO_Port, &GPIO_InitStruct);
 800354c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003550:	4619      	mov	r1, r3
 8003552:	4838      	ldr	r0, [pc, #224]	@ (8003634 <MX_GPIO_Init+0x2fc>)
 8003554:	f004 fe38 	bl	80081c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_BL_CTRL_Pin */
  GPIO_InitStruct.Pin = LCD_BL_CTRL_Pin;
 8003558:	2308      	movs	r3, #8
 800355a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800355c:	2301      	movs	r3, #1
 800355e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003560:	2300      	movs	r3, #0
 8003562:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003564:	2300      	movs	r3, #0
 8003566:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_Port, &GPIO_InitStruct);
 8003568:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800356c:	4619      	mov	r1, r3
 800356e:	482b      	ldr	r0, [pc, #172]	@ (800361c <MX_GPIO_Init+0x2e4>)
 8003570:	f004 fe2a 	bl	80081c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8003574:	2310      	movs	r3, #16
 8003576:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003578:	2300      	movs	r3, #0
 800357a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800357c:	2300      	movs	r3, #0
 800357e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8003580:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003584:	4619      	mov	r1, r3
 8003586:	4823      	ldr	r0, [pc, #140]	@ (8003614 <MX_GPIO_Init+0x2dc>)
 8003588:	f004 fe1e 	bl	80081c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : TP3_Pin NC2_Pin */
  GPIO_InitStruct.Pin = TP3_Pin|NC2_Pin;
 800358c:	f248 0304 	movw	r3, #32772	@ 0x8004
 8003590:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003592:	2300      	movs	r3, #0
 8003594:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003596:	2300      	movs	r3, #0
 8003598:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800359a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800359e:	4619      	mov	r1, r3
 80035a0:	481f      	ldr	r0, [pc, #124]	@ (8003620 <MX_GPIO_Init+0x2e8>)
 80035a2:	f004 fe11 	bl	80081c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : DCMI_PWR_EN_Pin */
  GPIO_InitStruct.Pin = DCMI_PWR_EN_Pin;
 80035a6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80035aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80035ac:	2301      	movs	r3, #1
 80035ae:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035b0:	2300      	movs	r3, #0
 80035b2:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80035b4:	2300      	movs	r3, #0
 80035b6:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(DCMI_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 80035b8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80035bc:	4619      	mov	r1, r3
 80035be:	4818      	ldr	r0, [pc, #96]	@ (8003620 <MX_GPIO_Init+0x2e8>)
 80035c0:	f004 fe02 	bl	80081c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_INT_Pin */
  GPIO_InitStruct.Pin = LCD_INT_Pin;
 80035c4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80035c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80035ca:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 80035ce:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035d0:	2300      	movs	r3, #0
 80035d2:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(LCD_INT_GPIO_Port, &GPIO_InitStruct);
 80035d4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80035d8:	4619      	mov	r1, r3
 80035da:	480f      	ldr	r0, [pc, #60]	@ (8003618 <MX_GPIO_Init+0x2e0>)
 80035dc:	f004 fdf4 	bl	80081c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : ULPI_NXT_Pin */
  GPIO_InitStruct.Pin = ULPI_NXT_Pin;
 80035e0:	2310      	movs	r3, #16
 80035e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035e4:	2302      	movs	r3, #2
 80035e6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035e8:	2300      	movs	r3, #0
 80035ea:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80035ec:	2303      	movs	r3, #3
 80035ee:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 80035f0:	230a      	movs	r3, #10
 80035f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(ULPI_NXT_GPIO_Port, &GPIO_InitStruct);
 80035f4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80035f8:	4619      	mov	r1, r3
 80035fa:	4809      	ldr	r0, [pc, #36]	@ (8003620 <MX_GPIO_Init+0x2e8>)
 80035fc:	f004 fde4 	bl	80081c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_D4_Pin ARDUINO_D2_Pin EXT_RST_Pin */
  GPIO_InitStruct.Pin = ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin;
 8003600:	23c8      	movs	r3, #200	@ 0xc8
 8003602:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003604:	2301      	movs	r3, #1
 8003606:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003608:	2300      	movs	r3, #0
 800360a:	637b      	str	r3, [r7, #52]	@ 0x34
 800360c:	e014      	b.n	8003638 <MX_GPIO_Init+0x300>
 800360e:	bf00      	nop
 8003610:	40023800 	.word	0x40023800
 8003614:	40020c00 	.word	0x40020c00
 8003618:	40022000 	.word	0x40022000
 800361c:	40022800 	.word	0x40022800
 8003620:	40021c00 	.word	0x40021c00
 8003624:	40021800 	.word	0x40021800
 8003628:	40021000 	.word	0x40021000
 800362c:	40020400 	.word	0x40020400
 8003630:	40022400 	.word	0x40022400
 8003634:	40020800 	.word	0x40020800
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003638:	2300      	movs	r3, #0
 800363a:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800363c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003640:	4619      	mov	r1, r3
 8003642:	4819      	ldr	r0, [pc, #100]	@ (80036a8 <MX_GPIO_Init+0x370>)
 8003644:	f004 fdc0 	bl	80081c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_STP_Pin ULPI_DIR_Pin */
  GPIO_InitStruct.Pin = ULPI_STP_Pin|ULPI_DIR_Pin;
 8003648:	2305      	movs	r3, #5
 800364a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800364c:	2302      	movs	r3, #2
 800364e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003650:	2300      	movs	r3, #0
 8003652:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003654:	2303      	movs	r3, #3
 8003656:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8003658:	230a      	movs	r3, #10
 800365a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800365c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003660:	4619      	mov	r1, r3
 8003662:	4812      	ldr	r0, [pc, #72]	@ (80036ac <MX_GPIO_Init+0x374>)
 8003664:	f004 fdb0 	bl	80081c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_RXER_Pin */
  GPIO_InitStruct.Pin = RMII_RXER_Pin;
 8003668:	2304      	movs	r3, #4
 800366a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800366c:	2300      	movs	r3, #0
 800366e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003670:	2300      	movs	r3, #0
 8003672:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(RMII_RXER_GPIO_Port, &GPIO_InitStruct);
 8003674:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003678:	4619      	mov	r1, r3
 800367a:	480b      	ldr	r0, [pc, #44]	@ (80036a8 <MX_GPIO_Init+0x370>)
 800367c:	f004 fda4 	bl	80081c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_CLK_Pin ULPI_D0_Pin */
  GPIO_InitStruct.Pin = ULPI_CLK_Pin|ULPI_D0_Pin;
 8003680:	2328      	movs	r3, #40	@ 0x28
 8003682:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003684:	2302      	movs	r3, #2
 8003686:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003688:	2300      	movs	r3, #0
 800368a:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800368c:	2303      	movs	r3, #3
 800368e:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8003690:	230a      	movs	r3, #10
 8003692:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003694:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003698:	4619      	mov	r1, r3
 800369a:	4805      	ldr	r0, [pc, #20]	@ (80036b0 <MX_GPIO_Init+0x378>)
 800369c:	f004 fd94 	bl	80081c8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80036a0:	bf00      	nop
 80036a2:	3740      	adds	r7, #64	@ 0x40
 80036a4:	46bd      	mov	sp, r7
 80036a6:	bd80      	pop	{r7, pc}
 80036a8:	40021800 	.word	0x40021800
 80036ac:	40020800 	.word	0x40020800
 80036b0:	40020000 	.word	0x40020000

080036b4 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80036b4:	b580      	push	{r7, lr}
 80036b6:	b096      	sub	sp, #88	@ 0x58
 80036b8:	af02      	add	r7, sp, #8
 80036ba:	6078      	str	r0, [r7, #4]
  /* init code for USB_HOST - ÏûÑÏãú ÎπÑÌôúÏÑ±Ìôî (SD Ïπ¥Îìú ÌÖåÏä§Ìä∏Ïö©) */
  LOG_WARN("USB Host initialization temporarily disabled to avoid RTOS task conflicts");
 80036bc:	49bb      	ldr	r1, [pc, #748]	@ (80039ac <StartDefaultTask+0x2f8>)
 80036be:	2002      	movs	r0, #2
 80036c0:	f002 f816 	bl	80056f0 <LOGGER_SendFormatted>
  LOG_INFO("This eliminates USBH_Thread vs defaultTask priority conflicts");
 80036c4:	49ba      	ldr	r1, [pc, #744]	@ (80039b0 <StartDefaultTask+0x2fc>)
 80036c6:	2001      	movs	r0, #1
 80036c8:	f002 f812 	bl	80056f0 <LOGGER_SendFormatted>
  // MX_USB_HOST_Init();  // SD Ïπ¥Îìú ÌÖåÏä§Ìä∏ ÏôÑÎ£å ÌõÑ Ïû¨ÌôúÏÑ±Ìôî ÏòàÏ†ï
  /* USER CODE BEGIN 5 */
  
  // SD Card Ï¥àÍ∏∞ÌôîÎäî Ïù¥ÎØ∏ main()ÏóêÏÑú Ïö∞ÏÑ† ÏôÑÎ£åÎê®
  LOG_INFO("üìã SD card initialization completed in main() - checking status...");
 80036cc:	49b9      	ldr	r1, [pc, #740]	@ (80039b4 <StartDefaultTask+0x300>)
 80036ce:	2001      	movs	r0, #1
 80036d0:	f002 f80e 	bl	80056f0 <LOGGER_SendFormatted>
  
  LOG_INFO("=== STM32F746G-DISCO UART6 Test Started ===");
 80036d4:	49b8      	ldr	r1, [pc, #736]	@ (80039b8 <StartDefaultTask+0x304>)
 80036d6:	2001      	movs	r0, #1
 80036d8:	f002 f80a 	bl	80056f0 <LOGGER_SendFormatted>
  LOG_INFO("System Clock: %lu MHz", SystemCoreClock / 1000000);
 80036dc:	4bb7      	ldr	r3, [pc, #732]	@ (80039bc <StartDefaultTask+0x308>)
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	4ab7      	ldr	r2, [pc, #732]	@ (80039c0 <StartDefaultTask+0x30c>)
 80036e2:	fba2 2303 	umull	r2, r3, r2, r3
 80036e6:	0c9b      	lsrs	r3, r3, #18
 80036e8:	461a      	mov	r2, r3
 80036ea:	49b6      	ldr	r1, [pc, #728]	@ (80039c4 <StartDefaultTask+0x310>)
 80036ec:	2001      	movs	r0, #1
 80036ee:	f001 ffff 	bl	80056f0 <LOGGER_SendFormatted>
  LOG_INFO("UART6 Configuration: 115200 baud, 8N1");
 80036f2:	49b5      	ldr	r1, [pc, #724]	@ (80039c8 <StartDefaultTask+0x314>)
 80036f4:	2001      	movs	r0, #1
 80036f6:	f001 fffb 	bl	80056f0 <LOGGER_SendFormatted>
  LOG_INFO("üìå CRITICAL: For loopback test, connect PC6(TX) to PC7(RX) with a wire!");
 80036fa:	49b4      	ldr	r1, [pc, #720]	@ (80039cc <StartDefaultTask+0x318>)
 80036fc:	2001      	movs	r0, #1
 80036fe:	f001 fff7 	bl	80056f0 <LOGGER_SendFormatted>
  LOG_INFO("üìå UART6 Pins: PC6(TX) = Arduino D1, PC7(RX) = Arduino D0");
 8003702:	49b3      	ldr	r1, [pc, #716]	@ (80039d0 <StartDefaultTask+0x31c>)
 8003704:	2001      	movs	r0, #1
 8003706:	f001 fff3 	bl	80056f0 <LOGGER_SendFormatted>
  
  // SD Ïπ¥Îìú Í∏∞Î≥∏ Í∏∞Îä• ÌÖåÏä§Ìä∏ (Default TaskÏóêÏÑú ÏàòÌñâ)
  LOG_INFO("üì§ [TX_TASK] Starting SD card basic functionality test...");
 800370a:	49b2      	ldr	r1, [pc, #712]	@ (80039d4 <StartDefaultTask+0x320>)
 800370c:	2001      	movs	r0, #1
 800370e:	f001 ffef 	bl	80056f0 <LOGGER_SendFormatted>
  
  // SD Ï¥àÍ∏∞Ìôî ÏãúÎèÑ
  LOG_INFO("üì§ [TX_TASK] Attempting SD card initialization...");
 8003712:	49b1      	ldr	r1, [pc, #708]	@ (80039d8 <StartDefaultTask+0x324>)
 8003714:	2001      	movs	r0, #1
 8003716:	f001 ffeb 	bl	80056f0 <LOGGER_SendFormatted>
  g_sd_initialization_result = SDStorage_Init();
 800371a:	f7fd fffb 	bl	8001714 <SDStorage_Init>
 800371e:	4603      	mov	r3, r0
 8003720:	4aae      	ldr	r2, [pc, #696]	@ (80039dc <StartDefaultTask+0x328>)
 8003722:	6013      	str	r3, [r2, #0]
  
  if (g_sd_initialization_result == SDSTORAGE_OK) {
 8003724:	4bad      	ldr	r3, [pc, #692]	@ (80039dc <StartDefaultTask+0x328>)
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	2b00      	cmp	r3, #0
 800372a:	d124      	bne.n	8003776 <StartDefaultTask+0xc2>
    LOG_INFO("‚úÖ [TX_TASK] SD card initialization SUCCESS");
 800372c:	49ac      	ldr	r1, [pc, #688]	@ (80039e0 <StartDefaultTask+0x32c>)
 800372e:	2001      	movs	r0, #1
 8003730:	f001 ffde 	bl	80056f0 <LOGGER_SendFormatted>
    
    // Í∏∞Î≥∏ Ïì∞Í∏∞ ÌÖåÏä§Ìä∏
    LOG_INFO("üì§ [TX_TASK] Testing SD card write operation...");
 8003734:	49ab      	ldr	r1, [pc, #684]	@ (80039e4 <StartDefaultTask+0x330>)
 8003736:	2001      	movs	r0, #1
 8003738:	f001 ffda 	bl	80056f0 <LOGGER_SendFormatted>
    const char* test_message = "SD Card Test - Hello World from FreeRTOS!\n";
 800373c:	4baa      	ldr	r3, [pc, #680]	@ (80039e8 <StartDefaultTask+0x334>)
 800373e:	647b      	str	r3, [r7, #68]	@ 0x44
    int write_result = SDStorage_WriteLog(test_message, strlen(test_message));
 8003740:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8003742:	f7fc fd6f 	bl	8000224 <strlen>
 8003746:	4603      	mov	r3, r0
 8003748:	4619      	mov	r1, r3
 800374a:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 800374c:	f7fe fa14 	bl	8001b78 <SDStorage_WriteLog>
 8003750:	6438      	str	r0, [r7, #64]	@ 0x40
    
    if (write_result == SDSTORAGE_OK) {
 8003752:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003754:	2b00      	cmp	r3, #0
 8003756:	d108      	bne.n	800376a <StartDefaultTask+0xb6>
      LOG_INFO("‚úÖ [TX_TASK] SD card write operation SUCCESS");
 8003758:	49a4      	ldr	r1, [pc, #656]	@ (80039ec <StartDefaultTask+0x338>)
 800375a:	2001      	movs	r0, #1
 800375c:	f001 ffc8 	bl	80056f0 <LOGGER_SendFormatted>
      LOG_INFO("üéâ [TX_TASK] SD card functionality confirmed - ready for long-term logging");
 8003760:	49a3      	ldr	r1, [pc, #652]	@ (80039f0 <StartDefaultTask+0x33c>)
 8003762:	2001      	movs	r0, #1
 8003764:	f001 ffc4 	bl	80056f0 <LOGGER_SendFormatted>
 8003768:	e010      	b.n	800378c <StartDefaultTask+0xd8>
    } else {
      LOG_ERROR("‚ùå [TX_TASK] SD card write operation FAILED (code: %d)", write_result);
 800376a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800376c:	49a1      	ldr	r1, [pc, #644]	@ (80039f4 <StartDefaultTask+0x340>)
 800376e:	2003      	movs	r0, #3
 8003770:	f001 ffbe 	bl	80056f0 <LOGGER_SendFormatted>
 8003774:	e00a      	b.n	800378c <StartDefaultTask+0xd8>
    }
  } else {
    LOG_ERROR("‚ùå [TX_TASK] SD card initialization FAILED (code: %d)", g_sd_initialization_result);
 8003776:	4b99      	ldr	r3, [pc, #612]	@ (80039dc <StartDefaultTask+0x328>)
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	461a      	mov	r2, r3
 800377c:	499e      	ldr	r1, [pc, #632]	@ (80039f8 <StartDefaultTask+0x344>)
 800377e:	2003      	movs	r0, #3
 8003780:	f001 ffb6 	bl	80056f0 <LOGGER_SendFormatted>
    LOG_INFO("üì∫ [TX_TASK] Continuing with terminal-only logging");
 8003784:	499d      	ldr	r1, [pc, #628]	@ (80039fc <StartDefaultTask+0x348>)
 8003786:	2001      	movs	r0, #1
 8003788:	f001 ffb2 	bl	80056f0 <LOGGER_SendFormatted>
  }

  // SD ÌÖåÏä§Ìä∏ Í±¥ÎÑàÎõ∞Í≥† Î∞îÎ°ú LoRa ÏãúÏûë
  
  LOG_INFO("üì§ [TX_TASK] Starting LoRa initialization and JOIN...");
 800378c:	499c      	ldr	r1, [pc, #624]	@ (8003a00 <StartDefaultTask+0x34c>)
 800378e:	2001      	movs	r0, #1
 8003790:	f001 ffae 	bl	80056f0 <LOGGER_SendFormatted>
  
  // UART Ïó∞Í≤∞ (LoRa ÌÜµÏã†ÏùÑ ÏúÑÌï¥ ÌïÑÏàò)
  LOG_INFO("üì§ [TX_TASK] Connecting to UART for LoRa communication...");
 8003794:	499b      	ldr	r1, [pc, #620]	@ (8003a04 <StartDefaultTask+0x350>)
 8003796:	2001      	movs	r0, #1
 8003798:	f001 ffaa 	bl	80056f0 <LOGGER_SendFormatted>
  UartStatus uart_status = UART_Connect("UART6");
 800379c:	489a      	ldr	r0, [pc, #616]	@ (8003a08 <StartDefaultTask+0x354>)
 800379e:	f002 f967 	bl	8005a70 <UART_Connect>
 80037a2:	4603      	mov	r3, r0
 80037a4:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  if (uart_status == UART_STATUS_OK) {
 80037a8:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d104      	bne.n	80037ba <StartDefaultTask+0x106>
    LOG_INFO("‚úÖ [TX_TASK] UART connection successful");
 80037b0:	4996      	ldr	r1, [pc, #600]	@ (8003a0c <StartDefaultTask+0x358>)
 80037b2:	2001      	movs	r0, #1
 80037b4:	f001 ff9c 	bl	80056f0 <LOGGER_SendFormatted>
 80037b8:	e006      	b.n	80037c8 <StartDefaultTask+0x114>
  } else {
    LOG_ERROR("‚ùå [TX_TASK] UART connection failed (status: %d)", uart_status);
 80037ba:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80037be:	461a      	mov	r2, r3
 80037c0:	4993      	ldr	r1, [pc, #588]	@ (8003a10 <StartDefaultTask+0x35c>)
 80037c2:	2003      	movs	r0, #3
 80037c4:	f001 ff94 	bl	80056f0 <LOGGER_SendFormatted>
  }
  
  LOG_INFO("üì§ [TX_TASK] Waiting for LoRa module boot-up (5 seconds - optimized for long-term test)...");
 80037c8:	4992      	ldr	r1, [pc, #584]	@ (8003a14 <StartDefaultTask+0x360>)
 80037ca:	2001      	movs	r0, #1
 80037cc:	f001 ff90 	bl	80056f0 <LOGGER_SendFormatted>
  osDelay(5000); // 5Ï¥à ÎåÄÍ∏∞ (Ïû•Í∏∞ ÌÖåÏä§Ìä∏Î•º ÏúÑÌï¥ Îã®Ï∂ï)
 80037d0:	f241 3088 	movw	r0, #5000	@ 0x1388
 80037d4:	f011 fc0e 	bl	8014ff4 <osDelay>
  
  // LoraStarter Ïª®ÌÖçÏä§Ìä∏ Ï¥àÍ∏∞Ìôî (TDD Í≤ÄÏ¶ùÎêú Í∏∞Î≥∏ ÏÑ§Ï†ï ÏÇ¨Ïö©)
  LoraStarterContext lora_ctx;
  LoraStarter_InitWithDefaults(&lora_ctx, "TEST");
 80037d8:	f107 030c 	add.w	r3, r7, #12
 80037dc:	498e      	ldr	r1, [pc, #568]	@ (8003a18 <StartDefaultTask+0x364>)
 80037de:	4618      	mov	r0, r3
 80037e0:	f7fc fff8 	bl	80007d4 <LoraStarter_InitWithDefaults>
  
  LOG_INFO("=== LoRa Initialization ===");
 80037e4:	498d      	ldr	r1, [pc, #564]	@ (8003a1c <StartDefaultTask+0x368>)
 80037e6:	2001      	movs	r0, #1
 80037e8:	f001 ff82 	bl	80056f0 <LOGGER_SendFormatted>
  LOG_INFO("üì§ Commands: %d, Message: %s, Max retries: %d", 
 80037ec:	69ba      	ldr	r2, [r7, #24]
 80037ee:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80037f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037f2:	9300      	str	r3, [sp, #0]
 80037f4:	460b      	mov	r3, r1
 80037f6:	498a      	ldr	r1, [pc, #552]	@ (8003a20 <StartDefaultTask+0x36c>)
 80037f8:	2001      	movs	r0, #1
 80037fa:	f001 ff79 	bl	80056f0 <LOGGER_SendFormatted>
           lora_ctx.num_commands, lora_ctx.send_message, lora_ctx.max_retry_count);
           
  // SD Ïπ¥Îìú Î°úÍπÖ ÏÑ§Ï†ï (Í∞ÑÎã®Ìïú Î∞©Ïãù)
  extern int g_sd_initialization_result; // main()ÏóêÏÑú ÏÑ§Ï†ïÎêú SD Í≤∞Í≥º
  if (g_sd_initialization_result == SDSTORAGE_OK) {
 80037fe:	4b77      	ldr	r3, [pc, #476]	@ (80039dc <StartDefaultTask+0x328>)
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	2b00      	cmp	r3, #0
 8003804:	d104      	bne.n	8003810 <StartDefaultTask+0x15c>
    LOG_INFO("üóÇÔ∏è LoRa logs will be saved to SD card: lora_logs/");
 8003806:	4987      	ldr	r1, [pc, #540]	@ (8003a24 <StartDefaultTask+0x370>)
 8003808:	2001      	movs	r0, #1
 800380a:	f001 ff71 	bl	80056f0 <LOGGER_SendFormatted>
 800380e:	e003      	b.n	8003818 <StartDefaultTask+0x164>
  } else {
    LOG_INFO("üì∫ LoRa logs will be displayed on terminal only (SD not available)");
 8003810:	4985      	ldr	r1, [pc, #532]	@ (8003a28 <StartDefaultTask+0x374>)
 8003812:	2001      	movs	r0, #1
 8003814:	f001 ff6c 	bl	80056f0 <LOGGER_SendFormatted>
  }
  
  // LoRa Î°úÍπÖ Î™®Îìú ÏÑ§Ï†ï - Ï¥àÍ∏∞Ìôî Îã®Í≥ÑÏóêÏÑúÎäî ÌÑ∞ÎØ∏ÎÑêÎßå ÏÇ¨Ïö©
  if (g_sd_initialization_result == SDSTORAGE_OK) {
 8003818:	4b70      	ldr	r3, [pc, #448]	@ (80039dc <StartDefaultTask+0x328>)
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	2b00      	cmp	r3, #0
 800381e:	d110      	bne.n	8003842 <StartDefaultTask+0x18e>
    LOGGER_SetMode(LOGGER_MODE_DUAL);  // ÌÑ∞ÎØ∏ÎÑê + SD ÎèôÏãú Ï∂úÎ†•
 8003820:	2002      	movs	r0, #2
 8003822:	f001 ff41 	bl	80056a8 <LOGGER_SetMode>
    LOGGER_SetFilterLevel(LOG_LEVEL_INFO);  // ÌÑ∞ÎØ∏ÎÑêÏóêÏÑú Î™®Îì† Î°úÍ∑∏ ÌôïÏù∏ Í∞ÄÎä•
 8003826:	2001      	movs	r0, #1
 8003828:	f001 ff02 	bl	8005630 <LOGGER_SetFilterLevel>
    LOGGER_SetSDFilterLevel(LOG_LEVEL_WARN);  // SD Ïπ¥ÎìúÏóêÎäî WARN Ïù¥ÏÉÅÎßå Ï†ÄÏû•
 800382c:	2002      	movs	r0, #2
 800382e:	f001 ff0f 	bl	8005650 <LOGGER_SetSDFilterLevel>
    LOGGER_EnableSDLogging(false);  // Ï¥àÍ∏∞Ìôî ÏôÑÎ£å Ï†ÑÍπåÏßÄ SD Î°úÍπÖ ÎπÑÌôúÏÑ±Ìôî
 8003832:	2000      	movs	r0, #0
 8003834:	f001 ff1c 	bl	8005670 <LOGGER_EnableSDLogging>
    LOG_WARN("‚úÖ LoRa logging mode: DUAL (Terminal + SD), SD logging will start from JOIN attempts");
 8003838:	497c      	ldr	r1, [pc, #496]	@ (8003a2c <StartDefaultTask+0x378>)
 800383a:	2002      	movs	r0, #2
 800383c:	f001 ff58 	bl	80056f0 <LOGGER_SendFormatted>
 8003840:	e009      	b.n	8003856 <StartDefaultTask+0x1a2>
  } else {
    LOGGER_SetMode(LOGGER_MODE_TERMINAL_ONLY);
 8003842:	2000      	movs	r0, #0
 8003844:	f001 ff30 	bl	80056a8 <LOGGER_SetMode>
    LOGGER_SetFilterLevel(LOG_LEVEL_INFO);
 8003848:	2001      	movs	r0, #1
 800384a:	f001 fef1 	bl	8005630 <LOGGER_SetFilterLevel>
    LOG_INFO("üì∫ LoRa logging mode: Terminal only");
 800384e:	4978      	ldr	r1, [pc, #480]	@ (8003a30 <StartDefaultTask+0x37c>)
 8003850:	2001      	movs	r0, #1
 8003852:	f001 ff4d 	bl	80056f0 <LOGGER_SendFormatted>
  }
  
  // LoRa ÌîÑÎ°úÏÑ∏Ïä§ Î£®ÌîÑ (Ï¥àÍ∏∞Ìôî ‚Üí JOIN ‚Üí Ï£ºÍ∏∞Ï†Å Ï†ÑÏÜ°)
  LOG_INFO("üì§ [TX_TASK] Starting LoRa process loop...");
 8003856:	4977      	ldr	r1, [pc, #476]	@ (8003a34 <StartDefaultTask+0x380>)
 8003858:	2001      	movs	r0, #1
 800385a:	f001 ff49 	bl	80056f0 <LOGGER_SendFormatted>
  
  for(;;)
  {
    // ÏàòÏã†Îêú ÏùëÎãµÏù¥ ÏûàÏúºÎ©¥ LoraStarterÏóê Ï†ÑÎã¨
    const char* rx_data = NULL;
 800385e:	2300      	movs	r3, #0
 8003860:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (lora_new_response) {
 8003862:	4b75      	ldr	r3, [pc, #468]	@ (8003a38 <StartDefaultTask+0x384>)
 8003864:	781b      	ldrb	r3, [r3, #0]
 8003866:	b2db      	uxtb	r3, r3
 8003868:	2b00      	cmp	r3, #0
 800386a:	d004      	beq.n	8003876 <StartDefaultTask+0x1c2>
      rx_data = lora_rx_response;
 800386c:	4b73      	ldr	r3, [pc, #460]	@ (8003a3c <StartDefaultTask+0x388>)
 800386e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      lora_new_response = false; // ÌîåÎûòÍ∑∏ ÌÅ¥Î¶¨Ïñ¥
 8003870:	4b71      	ldr	r3, [pc, #452]	@ (8003a38 <StartDefaultTask+0x384>)
 8003872:	2200      	movs	r2, #0
 8003874:	701a      	strb	r2, [r3, #0]
      // ÏùëÎãµ Ï≤òÎ¶¨ - Î°úÍ∑∏Îäî ResponseHandlerÏóêÏÑú Ïù¥ÎØ∏ Ï∂úÎ†•Îê®
    }
    
    // LoraStarter ÌîÑÎ°úÏÑ∏Ïä§ Ïã§Ìñâ
    LoraStarter_Process(&lora_ctx, rx_data);
 8003876:	f107 030c 	add.w	r3, r7, #12
 800387a:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800387c:	4618      	mov	r0, r3
 800387e:	f7fc fff1 	bl	8000864 <LoraStarter_Process>
    
    // JOIN ÏÑ±Í≥µ ÌõÑ ÏãúÍ∞Ñ Ï°∞ÌöåÎäî LoRa ÏÉÅÌÉú Î®∏Ïã†ÏóêÏÑú ÏûêÎèô Ï≤òÎ¶¨Îê® (TIMEREQ ‚Üí LTIME)
    
    // ÏÉÅÌÉúÎ≥Ñ Ï≤òÎ¶¨ Í∞ÑÍ≤© Î∞è ÎîîÎ≤ÑÍπÖ (Ï§ëÏöîÌïú ÏÉÅÌÉúÎßå)
    static int last_state = -1;
    if (lora_ctx.state != last_state) {
 8003882:	7b3b      	ldrb	r3, [r7, #12]
 8003884:	461a      	mov	r2, r3
 8003886:	4b6e      	ldr	r3, [pc, #440]	@ (8003a40 <StartDefaultTask+0x38c>)
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	429a      	cmp	r2, r3
 800388c:	d01a      	beq.n	80038c4 <StartDefaultTask+0x210>
      // JOIN, SEND, ERROR Îì± Ï§ëÏöîÌïú ÏÉÅÌÉú Î≥ÄÍ≤ΩÎßå Î°úÍ∑∏ Ï∂úÎ†•
      if (lora_ctx.state == LORA_STATE_SEND_JOIN || 
 800388e:	7b3b      	ldrb	r3, [r7, #12]
 8003890:	2b03      	cmp	r3, #3
 8003892:	d008      	beq.n	80038a6 <StartDefaultTask+0x1f2>
          lora_ctx.state == LORA_STATE_SEND_PERIODIC ||
 8003894:	7b3b      	ldrb	r3, [r7, #12]
      if (lora_ctx.state == LORA_STATE_SEND_JOIN || 
 8003896:	2b0a      	cmp	r3, #10
 8003898:	d005      	beq.n	80038a6 <StartDefaultTask+0x1f2>
          lora_ctx.state == LORA_STATE_DONE ||
 800389a:	7b3b      	ldrb	r3, [r7, #12]
          lora_ctx.state == LORA_STATE_SEND_PERIODIC ||
 800389c:	2b0e      	cmp	r3, #14
 800389e:	d002      	beq.n	80038a6 <StartDefaultTask+0x1f2>
          lora_ctx.state == LORA_STATE_ERROR) {
 80038a0:	7b3b      	ldrb	r3, [r7, #12]
          lora_ctx.state == LORA_STATE_DONE ||
 80038a2:	2b0f      	cmp	r3, #15
 80038a4:	d10a      	bne.n	80038bc <StartDefaultTask+0x208>
        LOG_INFO("[TX_TASK] ‚öôÔ∏è LoRa State: %d, cmd_index: %d/%d", 
 80038a6:	7b3b      	ldrb	r3, [r7, #12]
 80038a8:	4619      	mov	r1, r3
 80038aa:	693a      	ldr	r2, [r7, #16]
 80038ac:	69bb      	ldr	r3, [r7, #24]
 80038ae:	9300      	str	r3, [sp, #0]
 80038b0:	4613      	mov	r3, r2
 80038b2:	460a      	mov	r2, r1
 80038b4:	4963      	ldr	r1, [pc, #396]	@ (8003a44 <StartDefaultTask+0x390>)
 80038b6:	2001      	movs	r0, #1
 80038b8:	f001 ff1a 	bl	80056f0 <LOGGER_SendFormatted>
                  lora_ctx.state, lora_ctx.cmd_index, lora_ctx.num_commands);
      }
      last_state = lora_ctx.state;
 80038bc:	7b3b      	ldrb	r3, [r7, #12]
 80038be:	461a      	mov	r2, r3
 80038c0:	4b5f      	ldr	r3, [pc, #380]	@ (8003a40 <StartDefaultTask+0x38c>)
 80038c2:	601a      	str	r2, [r3, #0]
    }
    
    switch(lora_ctx.state) {
 80038c4:	7b3b      	ldrb	r3, [r7, #12]
 80038c6:	2b0f      	cmp	r3, #15
 80038c8:	f200 8108 	bhi.w	8003adc <StartDefaultTask+0x428>
 80038cc:	a201      	add	r2, pc, #4	@ (adr r2, 80038d4 <StartDefaultTask+0x220>)
 80038ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038d2:	bf00      	nop
 80038d4:	08003915 	.word	0x08003915
 80038d8:	0800391f 	.word	0x0800391f
 80038dc:	08003937 	.word	0x08003937
 80038e0:	08003941 	.word	0x08003941
 80038e4:	08003971 	.word	0x08003971
 80038e8:	080039a1 	.word	0x080039a1
 80038ec:	08003a8f 	.word	0x08003a8f
 80038f0:	08003a99 	.word	0x08003a99
 80038f4:	08003a55 	.word	0x08003a55
 80038f8:	08003a8f 	.word	0x08003a8f
 80038fc:	08003a5f 	.word	0x08003a5f
 8003900:	08003a8f 	.word	0x08003a8f
 8003904:	08003aa3 	.word	0x08003aa3
 8003908:	08003aad 	.word	0x08003aad
 800390c:	08003ab7 	.word	0x08003ab7
 8003910:	08003ab7 	.word	0x08003ab7
      case LORA_STATE_INIT:
        osDelay(500); // Ï¥àÍ∏∞Ìôî ÏÉÅÌÉúÎäî Îπ†Î•¥Í≤å
 8003914:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8003918:	f011 fb6c 	bl	8014ff4 <osDelay>
        break;
 800391c:	e0e3      	b.n	8003ae6 <StartDefaultTask+0x432>
      case LORA_STATE_SEND_CMD:
        LOG_INFO("[TX_TASK] üì§ Sending command %d/%d", 
 800391e:	693b      	ldr	r3, [r7, #16]
 8003920:	1c5a      	adds	r2, r3, #1
 8003922:	69bb      	ldr	r3, [r7, #24]
 8003924:	4948      	ldr	r1, [pc, #288]	@ (8003a48 <StartDefaultTask+0x394>)
 8003926:	2001      	movs	r0, #1
 8003928:	f001 fee2 	bl	80056f0 <LOGGER_SendFormatted>
                lora_ctx.cmd_index + 1, lora_ctx.num_commands);
        osDelay(1000); // Î™ÖÎ†πÏñ¥ Ï†ÑÏÜ° ÌõÑ 1Ï¥à ÎåÄÍ∏∞
 800392c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8003930:	f011 fb60 	bl	8014ff4 <osDelay>
        break;
 8003934:	e0d7      	b.n	8003ae6 <StartDefaultTask+0x432>
      case LORA_STATE_WAIT_OK:
        // OK ÏùëÎãµ ÎåÄÍ∏∞ Ï§ë - Ï°∞Ïö©Ìûà ÎåÄÍ∏∞
        osDelay(2000); // OK ÏùëÎãµ ÎåÄÍ∏∞ Ï§ë 2Ï¥à Í∞ÑÍ≤©
 8003936:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800393a:	f011 fb5b 	bl	8014ff4 <osDelay>
        break;
 800393e:	e0d2      	b.n	8003ae6 <StartDefaultTask+0x432>
      case LORA_STATE_SEND_JOIN:
        // JOIN ÏãúÎèÑ ÏãúÏûë - SD Î°úÍπÖ ÌôúÏÑ±Ìôî (ÏòÅÍµ¨Ï†Å)
        if (g_sd_initialization_result == SDSTORAGE_OK && !LOGGER_IsSDLoggingEnabled()) {
 8003940:	4b26      	ldr	r3, [pc, #152]	@ (80039dc <StartDefaultTask+0x328>)
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	2b00      	cmp	r3, #0
 8003946:	d10e      	bne.n	8003966 <StartDefaultTask+0x2b2>
 8003948:	f001 fea2 	bl	8005690 <LOGGER_IsSDLoggingEnabled>
 800394c:	4603      	mov	r3, r0
 800394e:	f083 0301 	eor.w	r3, r3, #1
 8003952:	b2db      	uxtb	r3, r3
 8003954:	2b00      	cmp	r3, #0
 8003956:	d006      	beq.n	8003966 <StartDefaultTask+0x2b2>
          LOGGER_EnableSDLogging(true);
 8003958:	2001      	movs	r0, #1
 800395a:	f001 fe89 	bl	8005670 <LOGGER_EnableSDLogging>
          LOG_WARN("üóÇÔ∏è SD logging enabled from JOIN attempts (WARN+ levels only)");
 800395e:	493b      	ldr	r1, [pc, #236]	@ (8003a4c <StartDefaultTask+0x398>)
 8003960:	2002      	movs	r0, #2
 8003962:	f001 fec5 	bl	80056f0 <LOGGER_SendFormatted>
        }
        osDelay(2000); // JOIN Î™ÖÎ†πÏñ¥ Ï†ÑÏÜ° ÌõÑ 2Ï¥à ÎåÄÍ∏∞
 8003966:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800396a:	f011 fb43 	bl	8014ff4 <osDelay>
        break;
 800396e:	e0ba      	b.n	8003ae6 <StartDefaultTask+0x432>
      case LORA_STATE_WAIT_JOIN_OK:
        // JOIN ÏÑ±Í≥µ ÌôïÏù∏ Ïãú SD Î°úÍπÖ ÏòÅÍµ¨ ÌôúÏÑ±Ìôî Î≥¥Ïû•
        if (g_sd_initialization_result == SDSTORAGE_OK && !LOGGER_IsSDLoggingEnabled()) {
 8003970:	4b1a      	ldr	r3, [pc, #104]	@ (80039dc <StartDefaultTask+0x328>)
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	2b00      	cmp	r3, #0
 8003976:	d10e      	bne.n	8003996 <StartDefaultTask+0x2e2>
 8003978:	f001 fe8a 	bl	8005690 <LOGGER_IsSDLoggingEnabled>
 800397c:	4603      	mov	r3, r0
 800397e:	f083 0301 	eor.w	r3, r3, #1
 8003982:	b2db      	uxtb	r3, r3
 8003984:	2b00      	cmp	r3, #0
 8003986:	d006      	beq.n	8003996 <StartDefaultTask+0x2e2>
          LOGGER_EnableSDLogging(true);
 8003988:	2001      	movs	r0, #1
 800398a:	f001 fe71 	bl	8005670 <LOGGER_EnableSDLogging>
          LOG_WARN("üóÇÔ∏è SD logging permanently enabled after JOIN success");
 800398e:	4930      	ldr	r1, [pc, #192]	@ (8003a50 <StartDefaultTask+0x39c>)
 8003990:	2002      	movs	r0, #2
 8003992:	f001 fead 	bl	80056f0 <LOGGER_SendFormatted>
        }
        osDelay(3000); // JOIN ÏùëÎãµ ÎåÄÍ∏∞ Ï§ë 3Ï¥à Í∞ÑÍ≤©
 8003996:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 800399a:	f011 fb2b 	bl	8014ff4 <osDelay>
        break;
 800399e:	e0a2      	b.n	8003ae6 <StartDefaultTask+0x432>
      case LORA_STATE_SEND_TIMEREQ:
        osDelay(1000); // TIMEREQ Î™ÖÎ†πÏñ¥ Ï†ÑÏÜ° ÌõÑ 1Ï¥à ÎåÄÍ∏∞
 80039a0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80039a4:	f011 fb26 	bl	8014ff4 <osDelay>
        break;
 80039a8:	e09d      	b.n	8003ae6 <StartDefaultTask+0x432>
 80039aa:	bf00      	nop
 80039ac:	0801b490 	.word	0x0801b490
 80039b0:	0801b4dc 	.word	0x0801b4dc
 80039b4:	0801b51c 	.word	0x0801b51c
 80039b8:	0801b564 	.word	0x0801b564
 80039bc:	2000001c 	.word	0x2000001c
 80039c0:	431bde83 	.word	0x431bde83
 80039c4:	0801b590 	.word	0x0801b590
 80039c8:	0801b5a8 	.word	0x0801b5a8
 80039cc:	0801b5d0 	.word	0x0801b5d0
 80039d0:	0801b61c 	.word	0x0801b61c
 80039d4:	0801b658 	.word	0x0801b658
 80039d8:	0801b694 	.word	0x0801b694
 80039dc:	20000014 	.word	0x20000014
 80039e0:	0801b6c8 	.word	0x0801b6c8
 80039e4:	0801b6f8 	.word	0x0801b6f8
 80039e8:	0801b72c 	.word	0x0801b72c
 80039ec:	0801b758 	.word	0x0801b758
 80039f0:	0801b788 	.word	0x0801b788
 80039f4:	0801b7d8 	.word	0x0801b7d8
 80039f8:	0801b810 	.word	0x0801b810
 80039fc:	0801b848 	.word	0x0801b848
 8003a00:	0801b880 	.word	0x0801b880
 8003a04:	0801b8b8 	.word	0x0801b8b8
 8003a08:	0801b8f4 	.word	0x0801b8f4
 8003a0c:	0801b8fc 	.word	0x0801b8fc
 8003a10:	0801b928 	.word	0x0801b928
 8003a14:	0801b95c 	.word	0x0801b95c
 8003a18:	0801b9bc 	.word	0x0801b9bc
 8003a1c:	0801b9c4 	.word	0x0801b9c4
 8003a20:	0801b9e0 	.word	0x0801b9e0
 8003a24:	0801ba10 	.word	0x0801ba10
 8003a28:	0801ba48 	.word	0x0801ba48
 8003a2c:	0801ba90 	.word	0x0801ba90
 8003a30:	0801bae8 	.word	0x0801bae8
 8003a34:	0801bb10 	.word	0x0801bb10
 8003a38:	20001514 	.word	0x20001514
 8003a3c:	20001314 	.word	0x20001314
 8003a40:	20000018 	.word	0x20000018
 8003a44:	0801bb40 	.word	0x0801bb40
 8003a48:	0801bb74 	.word	0x0801bb74
 8003a4c:	0801bb9c 	.word	0x0801bb9c
 8003a50:	0801bbe0 	.word	0x0801bbe0
      case LORA_STATE_SEND_LTIME:
        osDelay(1000); // LTIME Î™ÖÎ†πÏñ¥ Ï†ÑÏÜ° ÌõÑ 1Ï¥à ÎåÄÍ∏∞
 8003a54:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8003a58:	f011 facc 	bl	8014ff4 <osDelay>
        break;
 8003a5c:	e043      	b.n	8003ae6 <StartDefaultTask+0x432>
      case LORA_STATE_SEND_PERIODIC:
        // Ï£ºÍ∏∞Ï†Å SEND Ïãú SD Î°úÍπÖ ÏÉÅÌÉú ÌôïÏù∏ Î∞è ÌôúÏÑ±Ìôî
        if (g_sd_initialization_result == SDSTORAGE_OK && !LOGGER_IsSDLoggingEnabled()) {
 8003a5e:	4b2a      	ldr	r3, [pc, #168]	@ (8003b08 <StartDefaultTask+0x454>)
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d10e      	bne.n	8003a84 <StartDefaultTask+0x3d0>
 8003a66:	f001 fe13 	bl	8005690 <LOGGER_IsSDLoggingEnabled>
 8003a6a:	4603      	mov	r3, r0
 8003a6c:	f083 0301 	eor.w	r3, r3, #1
 8003a70:	b2db      	uxtb	r3, r3
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d006      	beq.n	8003a84 <StartDefaultTask+0x3d0>
          LOGGER_EnableSDLogging(true);
 8003a76:	2001      	movs	r0, #1
 8003a78:	f001 fdfa 	bl	8005670 <LOGGER_EnableSDLogging>
          LOG_WARN("üóÇÔ∏è SD logging re-enabled for periodic SEND");
 8003a7c:	4923      	ldr	r1, [pc, #140]	@ (8003b0c <StartDefaultTask+0x458>)
 8003a7e:	2002      	movs	r0, #2
 8003a80:	f001 fe36 	bl	80056f0 <LOGGER_SendFormatted>
        }
        osDelay(2000); // SEND Î™ÖÎ†πÏñ¥ Ï†ÑÏÜ° ÌõÑ 2Ï¥à ÎåÄÍ∏∞
 8003a84:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8003a88:	f011 fab4 	bl	8014ff4 <osDelay>
        break;
 8003a8c:	e02b      	b.n	8003ae6 <StartDefaultTask+0x432>
      case LORA_STATE_WAIT_TIMEREQ_OK:
      case LORA_STATE_WAIT_LTIME_RESPONSE:
      case LORA_STATE_WAIT_SEND_RESPONSE:
        osDelay(3000); // ÏùëÎãµ ÎåÄÍ∏∞ Ï§ë 3Ï¥à Í∞ÑÍ≤©
 8003a8e:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8003a92:	f011 faaf 	bl	8014ff4 <osDelay>
        break;
 8003a96:	e026      	b.n	8003ae6 <StartDefaultTask+0x432>
      case LORA_STATE_WAIT_TIME_SYNC:
        osDelay(1000); // ÏãúÍ∞Ñ ÎèôÍ∏∞Ìôî ÎåÄÍ∏∞ Ï§ë 1Ï¥à Í∞ÑÍ≤©ÏúºÎ°ú Ï≤¥ÌÅ¨
 8003a98:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8003a9c:	f011 faaa 	bl	8014ff4 <osDelay>
        break;
 8003aa0:	e021      	b.n	8003ae6 <StartDefaultTask+0x432>
      case LORA_STATE_WAIT_SEND_INTERVAL:
        // Ï£ºÍ∏∞Ï†Å Ï†ÑÏÜ° ÎåÄÍ∏∞ Ï§ë - Î°úÍ∑∏ Ï∂úÎ†• ÏóÜÏù¥ Ï°∞Ïö©Ìûà ÎåÄÍ∏∞
        osDelay(5000); // Ï£ºÍ∏∞Ï†Å Ï†ÑÏÜ° ÎåÄÍ∏∞ Ï§ë 5Ï¥à Í∞ÑÍ≤©ÏúºÎ°ú Ï≤¥ÌÅ¨
 8003aa2:	f241 3088 	movw	r0, #5000	@ 0x1388
 8003aa6:	f011 faa5 	bl	8014ff4 <osDelay>
        break;
 8003aaa:	e01c      	b.n	8003ae6 <StartDefaultTask+0x432>
      case LORA_STATE_JOIN_RETRY:
        osDelay(5000); // Ïû¨ÏãúÎèÑ ÎåÄÍ∏∞ 5Ï¥à
 8003aac:	f241 3088 	movw	r0, #5000	@ 0x1388
 8003ab0:	f011 faa0 	bl	8014ff4 <osDelay>
        break;
 8003ab4:	e017      	b.n	8003ae6 <StartDefaultTask+0x432>
      case LORA_STATE_DONE:
      case LORA_STATE_ERROR:
        LOG_INFO("üì§ [TX_TASK] LoRa process completed with state: %s", 
 8003ab6:	7b3b      	ldrb	r3, [r7, #12]
 8003ab8:	2b0e      	cmp	r3, #14
 8003aba:	d101      	bne.n	8003ac0 <StartDefaultTask+0x40c>
 8003abc:	4b14      	ldr	r3, [pc, #80]	@ (8003b10 <StartDefaultTask+0x45c>)
 8003abe:	e000      	b.n	8003ac2 <StartDefaultTask+0x40e>
 8003ac0:	4b14      	ldr	r3, [pc, #80]	@ (8003b14 <StartDefaultTask+0x460>)
 8003ac2:	461a      	mov	r2, r3
 8003ac4:	4914      	ldr	r1, [pc, #80]	@ (8003b18 <StartDefaultTask+0x464>)
 8003ac6:	2001      	movs	r0, #1
 8003ac8:	f001 fe12 	bl	80056f0 <LOGGER_SendFormatted>
                lora_ctx.state == LORA_STATE_DONE ? "DONE" : "ERROR");
        goto idle_loop;
 8003acc:	bf00      	nop
    }
  }

idle_loop:
  /* Infinite idle loop */
  LOG_INFO("üì§ [TX_TASK] Entering idle mode...");
 8003ace:	4913      	ldr	r1, [pc, #76]	@ (8003b1c <StartDefaultTask+0x468>)
 8003ad0:	2001      	movs	r0, #1
 8003ad2:	f001 fe0d 	bl	80056f0 <LOGGER_SendFormatted>
  uint32_t idle_counter = 0;
 8003ad6:	2300      	movs	r3, #0
 8003ad8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003ada:	e005      	b.n	8003ae8 <StartDefaultTask+0x434>
        osDelay(1000);
 8003adc:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8003ae0:	f011 fa88 	bl	8014ff4 <osDelay>
        break;
 8003ae4:	bf00      	nop
  {
 8003ae6:	e6ba      	b.n	800385e <StartDefaultTask+0x1aa>
  
  for(;;)
  {
    // 30Ï¥àÎßàÎã§ idle ÏÉÅÌÉú ÌëúÏãú
    osDelay(30000);
 8003ae8:	f247 5030 	movw	r0, #30000	@ 0x7530
 8003aec:	f011 fa82 	bl	8014ff4 <osDelay>
    idle_counter++;
 8003af0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003af2:	3301      	adds	r3, #1
 8003af4:	64bb      	str	r3, [r7, #72]	@ 0x48
    LOG_INFO("üì§ [TX_TASK] Idle mode: %lu minutes elapsed", idle_counter / 2);
 8003af6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003af8:	085b      	lsrs	r3, r3, #1
 8003afa:	461a      	mov	r2, r3
 8003afc:	4908      	ldr	r1, [pc, #32]	@ (8003b20 <StartDefaultTask+0x46c>)
 8003afe:	2001      	movs	r0, #1
 8003b00:	f001 fdf6 	bl	80056f0 <LOGGER_SendFormatted>
    osDelay(30000);
 8003b04:	bf00      	nop
 8003b06:	e7ef      	b.n	8003ae8 <StartDefaultTask+0x434>
 8003b08:	20000014 	.word	0x20000014
 8003b0c:	0801bc1c 	.word	0x0801bc1c
 8003b10:	0801bc4c 	.word	0x0801bc4c
 8003b14:	0801bc54 	.word	0x0801bc54
 8003b18:	0801bc5c 	.word	0x0801bc5c
 8003b1c:	0801bc94 	.word	0x0801bc94
 8003b20:	0801bcbc 	.word	0x0801bcbc

08003b24 <StartSDLoggingTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartSDLoggingTask */
void StartSDLoggingTask(void const * argument)
{
 8003b24:	b580      	push	{r7, lr}
 8003b26:	b0b4      	sub	sp, #208	@ 0xd0
 8003b28:	af02      	add	r7, sp, #8
 8003b2a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartSDLoggingTask */
  LOG_INFO("=== SD Logging Task Started ===");
 8003b2c:	4982      	ldr	r1, [pc, #520]	@ (8003d38 <StartSDLoggingTask+0x214>)
 8003b2e:	2001      	movs	r0, #1
 8003b30:	f001 fdde 	bl	80056f0 <LOGGER_SendFormatted>
  
  // ÏãúÏä§ÌÖú ÏïàÏ†ïÌôî ÎåÄÍ∏∞ (Îã§Î•∏ ÌÉúÏä§ÌÅ¨Îì§ Î®ºÏ†Ä ÏãúÏûë)
  osDelay(3000);
 8003b34:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8003b38:	f011 fa5c 	bl	8014ff4 <osDelay>
  
  // SD Ï¥àÍ∏∞Ìôî ÏãúÎèÑ (Ïù¥ÎØ∏ Ï†ïÏÉÅÏù¥Î©¥ Ïä§ÌÇµ)
  bool sd_init_needed = !SDStorage_IsReady();
 8003b3c:	f7fe f904 	bl	8001d48 <SDStorage_IsReady>
 8003b40:	4603      	mov	r3, r0
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	bf14      	ite	ne
 8003b46:	2301      	movne	r3, #1
 8003b48:	2300      	moveq	r3, #0
 8003b4a:	b2db      	uxtb	r3, r3
 8003b4c:	f083 0301 	eor.w	r3, r3, #1
 8003b50:	b2db      	uxtb	r3, r3
 8003b52:	f887 30bf 	strb.w	r3, [r7, #191]	@ 0xbf
 8003b56:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 8003b5a:	f003 0301 	and.w	r3, r3, #1
 8003b5e:	f887 30bf 	strb.w	r3, [r7, #191]	@ 0xbf
  int init_result = SDSTORAGE_OK; // Í∏∞Î≥∏Í∞í: ÏÑ±Í≥µ
 8003b62:	2300      	movs	r3, #0
 8003b64:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
  
  if (sd_init_needed) {
 8003b68:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d069      	beq.n	8003c44 <StartSDLoggingTask+0x120>
    LOG_INFO("[SD_TASK] üîÑ Attempting SD card initialization...");
 8003b70:	4972      	ldr	r1, [pc, #456]	@ (8003d3c <StartSDLoggingTask+0x218>)
 8003b72:	2001      	movs	r0, #1
 8003b74:	f001 fdbc 	bl	80056f0 <LOGGER_SendFormatted>
    
    // Îã®Í≥ÑÎ≥Ñ ÏïàÏ†ÑÌïú SD Ï¥àÍ∏∞Ìôî
    int init_attempts = 0;
 8003b78:	2300      	movs	r3, #0
 8003b7a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    const int MAX_INIT_ATTEMPTS = 3;
 8003b7e:	2303      	movs	r3, #3
 8003b80:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    
    for (init_attempts = 0; init_attempts < MAX_INIT_ATTEMPTS; init_attempts++) {
 8003b84:	2300      	movs	r3, #0
 8003b86:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003b8a:	e054      	b.n	8003c36 <StartSDLoggingTask+0x112>
    LOG_INFO("[SD_TASK] Initialization attempt %d/%d", init_attempts + 1, MAX_INIT_ATTEMPTS);
 8003b8c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003b90:	1c5a      	adds	r2, r3, #1
 8003b92:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003b96:	496a      	ldr	r1, [pc, #424]	@ (8003d40 <StartSDLoggingTask+0x21c>)
 8003b98:	2001      	movs	r0, #1
 8003b9a:	f001 fda9 	bl	80056f0 <LOGGER_SendFormatted>
    
    // SDStorage_InitÏùÑ ÌÉÄÏûÑÏïÑÏõÉÍ≥º Ìï®Íªò Ìò∏Ï∂ú
    uint32_t init_start_time = HAL_GetTick();
 8003b9e:	f002 fc4f 	bl	8006440 <HAL_GetTick>
 8003ba2:	f8c7 00b4 	str.w	r0, [r7, #180]	@ 0xb4
    const uint32_t INIT_TIMEOUT_MS = 10000;  // 10Ï¥à ÌÉÄÏûÑÏïÑÏõÉ
 8003ba6:	f242 7310 	movw	r3, #10000	@ 0x2710
 8003baa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    
    // TODO: Ïã§Ï†úÎ°úÎäî Î≥ÑÎèÑ ÌÉúÏä§ÌÅ¨ÏóêÏÑú SDStorage_Init Ìò∏Ï∂úÌïòÍ≥† Ïó¨Í∏∞ÏÑúÎäî Ìè¥ÎßÅ
    // ÌòÑÏû¨Îäî Í∞ÑÎã®Ìûà ÏßÅÏ†ë Ìò∏Ï∂úÌïòÎêò ÌÉÄÏûÑÏïÑÏõÉ Ï≤¥ÌÅ¨
    init_result = SDStorage_Init();
 8003bae:	f7fd fdb1 	bl	8001714 <SDStorage_Init>
 8003bb2:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4
    uint32_t init_duration = HAL_GetTick() - init_start_time;
 8003bb6:	f002 fc43 	bl	8006440 <HAL_GetTick>
 8003bba:	4602      	mov	r2, r0
 8003bbc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003bc0:	1ad3      	subs	r3, r2, r3
 8003bc2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    
    LOG_INFO("[SD_TASK] Init attempt %d took %lu ms, result: %d", 
 8003bc6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003bca:	1c5a      	adds	r2, r3, #1
 8003bcc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003bd0:	9300      	str	r3, [sp, #0]
 8003bd2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003bd6:	495b      	ldr	r1, [pc, #364]	@ (8003d44 <StartSDLoggingTask+0x220>)
 8003bd8:	2001      	movs	r0, #1
 8003bda:	f001 fd89 	bl	80056f0 <LOGGER_SendFormatted>
             init_attempts + 1, init_duration, init_result);
    
    if (init_result == SDSTORAGE_OK) {
 8003bde:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d10a      	bne.n	8003bfc <StartSDLoggingTask+0xd8>
      LOG_INFO("[SD_TASK] ‚úÖ SD initialization successful!");
 8003be6:	4958      	ldr	r1, [pc, #352]	@ (8003d48 <StartSDLoggingTask+0x224>)
 8003be8:	2001      	movs	r0, #1
 8003bea:	f001 fd81 	bl	80056f0 <LOGGER_SendFormatted>
      g_sd_initialization_result = SDSTORAGE_OK;
 8003bee:	4b57      	ldr	r3, [pc, #348]	@ (8003d4c <StartSDLoggingTask+0x228>)
 8003bf0:	2200      	movs	r2, #0
 8003bf2:	601a      	str	r2, [r3, #0]
      g_sd_logging_active = true;
 8003bf4:	4b56      	ldr	r3, [pc, #344]	@ (8003d50 <StartSDLoggingTask+0x22c>)
 8003bf6:	2201      	movs	r2, #1
 8003bf8:	701a      	strb	r2, [r3, #0]
      break;
 8003bfa:	e02d      	b.n	8003c58 <StartSDLoggingTask+0x134>
    } else {
      LOG_WARN("[SD_TASK] ‚ö†Ô∏è SD init attempt %d failed (code: %d)", 
 8003bfc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003c00:	1c5a      	adds	r2, r3, #1
 8003c02:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003c06:	4953      	ldr	r1, [pc, #332]	@ (8003d54 <StartSDLoggingTask+0x230>)
 8003c08:	2002      	movs	r0, #2
 8003c0a:	f001 fd71 	bl	80056f0 <LOGGER_SendFormatted>
               init_attempts + 1, init_result);
      
      if (init_attempts < MAX_INIT_ATTEMPTS - 1) {
 8003c0e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003c12:	3b01      	subs	r3, #1
 8003c14:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8003c18:	429a      	cmp	r2, r3
 8003c1a:	da07      	bge.n	8003c2c <StartSDLoggingTask+0x108>
        LOG_INFO("[SD_TASK] Waiting 5 seconds before retry...");
 8003c1c:	494e      	ldr	r1, [pc, #312]	@ (8003d58 <StartSDLoggingTask+0x234>)
 8003c1e:	2001      	movs	r0, #1
 8003c20:	f001 fd66 	bl	80056f0 <LOGGER_SendFormatted>
        osDelay(5000);
 8003c24:	f241 3088 	movw	r0, #5000	@ 0x1388
 8003c28:	f011 f9e4 	bl	8014ff4 <osDelay>
    for (init_attempts = 0; init_attempts < MAX_INIT_ATTEMPTS; init_attempts++) {
 8003c2c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003c30:	3301      	adds	r3, #1
 8003c32:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003c36:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8003c3a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003c3e:	429a      	cmp	r2, r3
 8003c40:	dba4      	blt.n	8003b8c <StartSDLoggingTask+0x68>
 8003c42:	e009      	b.n	8003c58 <StartSDLoggingTask+0x134>
      }
    }
    } // for loop Ï¢ÖÎ£å
  } else {
    // Ïù¥ÎØ∏ SDÍ∞Ä Ï§ÄÎπÑÎêú Í≤ΩÏö∞
    LOG_INFO("[SD_TASK] üìù SD card already ready, skipping initialization");
 8003c44:	4945      	ldr	r1, [pc, #276]	@ (8003d5c <StartSDLoggingTask+0x238>)
 8003c46:	2001      	movs	r0, #1
 8003c48:	f001 fd52 	bl	80056f0 <LOGGER_SendFormatted>
    g_sd_initialization_result = SDSTORAGE_OK;
 8003c4c:	4b3f      	ldr	r3, [pc, #252]	@ (8003d4c <StartSDLoggingTask+0x228>)
 8003c4e:	2200      	movs	r2, #0
 8003c50:	601a      	str	r2, [r3, #0]
    g_sd_logging_active = true;
 8003c52:	4b3f      	ldr	r3, [pc, #252]	@ (8003d50 <StartSDLoggingTask+0x22c>)
 8003c54:	2201      	movs	r2, #1
 8003c56:	701a      	strb	r2, [r3, #0]
  }
  
  // Ï¥àÍ∏∞Ìôî Í≤∞Í≥ºÏóê Îî∞Î•∏ ÌõÑÏÜç Ï≤òÎ¶¨
  if (init_result != SDSTORAGE_OK) {
 8003c58:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d00c      	beq.n	8003c7a <StartSDLoggingTask+0x156>
    LOG_ERROR("[SD_TASK] ‚ùå All SD initialization attempts failed");
 8003c60:	493f      	ldr	r1, [pc, #252]	@ (8003d60 <StartSDLoggingTask+0x23c>)
 8003c62:	2003      	movs	r0, #3
 8003c64:	f001 fd44 	bl	80056f0 <LOGGER_SendFormatted>
    LOG_INFO("[SD_TASK] Continuing with terminal-only logging");
 8003c68:	493e      	ldr	r1, [pc, #248]	@ (8003d64 <StartSDLoggingTask+0x240>)
 8003c6a:	2001      	movs	r0, #1
 8003c6c:	f001 fd40 	bl	80056f0 <LOGGER_SendFormatted>
    
    // SD Ïã§Ìå®Ìï¥ÎèÑ ÌÉúÏä§ÌÅ¨Îäî Í≥ÑÏÜç Ïã§Ìñâ (ÎÇòÏ§ëÏóê Ïû¨ÏãúÎèÑ Í∞ÄÎä•)
    for(;;) {
      osDelay(60000);  // 1Î∂ÑÎßàÎã§ Ïû¨ÏãúÎèÑ Ï≤¥ÌÅ¨ (Ìñ•ÌõÑ ÌôïÏû•)
 8003c70:	f64e 2060 	movw	r0, #60000	@ 0xea60
 8003c74:	f011 f9be 	bl	8014ff4 <osDelay>
 8003c78:	e7fa      	b.n	8003c70 <StartSDLoggingTask+0x14c>
    }
  }
  
  LOG_INFO("[SD_TASK] üóÇÔ∏è SD logging queue processing started");
 8003c7a:	493b      	ldr	r1, [pc, #236]	@ (8003d68 <StartSDLoggingTask+0x244>)
 8003c7c:	2001      	movs	r0, #1
 8003c7e:	f001 fd37 	bl	80056f0 <LOGGER_SendFormatted>
  
  // SD Î°úÍ∑∏ ÌÅê Ï≤òÎ¶¨ Î©îÏù∏ Î£®ÌîÑ
  for(;;)
  {
    SDLogEntry_t log_entry;
    osEvent event = osMessageGet(sdLogQueueHandle, 1000);  // 1Ï¥à ÌÉÄÏûÑÏïÑÏõÉ
 8003c82:	4b3a      	ldr	r3, [pc, #232]	@ (8003d6c <StartSDLoggingTask+0x248>)
 8003c84:	6819      	ldr	r1, [r3, #0]
 8003c86:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8003c8a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003c8e:	4618      	mov	r0, r3
 8003c90:	f011 fa2c 	bl	80150ec <osMessageGet>
    
    if (event.status == osEventMessage) {
 8003c94:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003c98:	2b10      	cmp	r3, #16
 8003c9a:	d12d      	bne.n	8003cf8 <StartSDLoggingTask+0x1d4>
      // ÌÅêÏóêÏÑú Î°úÍ∑∏ ÏóîÌä∏Î¶¨ ÏàòÏã†
      log_entry = *((SDLogEntry_t*)event.value.p);
 8003c9c:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8003ca0:	f107 030c 	add.w	r3, r7, #12
 8003ca4:	4611      	mov	r1, r2
 8003ca6:	2288      	movs	r2, #136	@ 0x88
 8003ca8:	4618      	mov	r0, r3
 8003caa:	f014 f894 	bl	8017dd6 <memcpy>
      
      // SDÏóê ÏïàÏ†ÑÌïòÍ≤å Ïì∞Í∏∞ (ÌÉÄÏûÑÏïÑÏõÉ Ìè¨Ìï®)
      uint32_t write_start = HAL_GetTick();
 8003cae:	f002 fbc7 	bl	8006440 <HAL_GetTick>
 8003cb2:	f8c7 00a8 	str.w	r0, [r7, #168]	@ 0xa8
      int write_result = SDStorage_WriteLog(log_entry.message, log_entry.length);
 8003cb6:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8003cba:	f107 030c 	add.w	r3, r7, #12
 8003cbe:	4611      	mov	r1, r2
 8003cc0:	4618      	mov	r0, r3
 8003cc2:	f7fd ff59 	bl	8001b78 <SDStorage_WriteLog>
 8003cc6:	f8c7 00a4 	str.w	r0, [r7, #164]	@ 0xa4
      uint32_t write_duration = HAL_GetTick() - write_start;
 8003cca:	f002 fbb9 	bl	8006440 <HAL_GetTick>
 8003cce:	4602      	mov	r2, r0
 8003cd0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003cd4:	1ad3      	subs	r3, r2, r3
 8003cd6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      
      if (write_result != SDSTORAGE_OK) {
 8003cda:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d00a      	beq.n	8003cf8 <StartSDLoggingTask+0x1d4>
        // SD Ïì∞Í∏∞ Ïã§Ìå® - ÌÑ∞ÎØ∏ÎÑêÏóêÎßå ÏóêÎü¨ Ï∂úÎ†• (Î¨¥ÌïúÎ£®ÌîÑ Î∞©ÏßÄ)
        printf("[SD_TASK] Write failed (duration: %lu ms, result: %d)\n", 
 8003ce2:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 8003ce6:	f8d7 10a0 	ldr.w	r1, [r7, #160]	@ 0xa0
 8003cea:	4821      	ldr	r0, [pc, #132]	@ (8003d70 <StartSDLoggingTask+0x24c>)
 8003cec:	f013 fe9a 	bl	8017a24 <iprintf>
               write_duration, write_result);
        
        // SD Ïì∞Í∏∞ Ïã§Ìå® Ïãú Ïû†Ïãú ÎåÄÍ∏∞ ÌõÑ Ïû¨ÏãúÎèÑ Ïó¨Î∂Ä Í≤∞Ï†ï
        osDelay(1000);
 8003cf0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8003cf4:	f011 f97e 	bl	8014ff4 <osDelay>
      }
    }
    
    // Ï£ºÍ∏∞Ï†ÅÏúºÎ°ú SD ÏÉÅÌÉú Ï≤¥ÌÅ¨ (1Î∂ÑÎßàÎã§)
    static uint32_t status_check_counter = 0;
    status_check_counter++;
 8003cf8:	4b1e      	ldr	r3, [pc, #120]	@ (8003d74 <StartSDLoggingTask+0x250>)
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	3301      	adds	r3, #1
 8003cfe:	4a1d      	ldr	r2, [pc, #116]	@ (8003d74 <StartSDLoggingTask+0x250>)
 8003d00:	6013      	str	r3, [r2, #0]
    if (status_check_counter % 60 == 0) {  // 60Ï¥àÎßàÎã§
 8003d02:	4b1c      	ldr	r3, [pc, #112]	@ (8003d74 <StartSDLoggingTask+0x250>)
 8003d04:	6819      	ldr	r1, [r3, #0]
 8003d06:	4b1c      	ldr	r3, [pc, #112]	@ (8003d78 <StartSDLoggingTask+0x254>)
 8003d08:	fba3 2301 	umull	r2, r3, r3, r1
 8003d0c:	095a      	lsrs	r2, r3, #5
 8003d0e:	4613      	mov	r3, r2
 8003d10:	011b      	lsls	r3, r3, #4
 8003d12:	1a9b      	subs	r3, r3, r2
 8003d14:	009b      	lsls	r3, r3, #2
 8003d16:	1aca      	subs	r2, r1, r3
 8003d18:	2a00      	cmp	r2, #0
 8003d1a:	d108      	bne.n	8003d2e <StartSDLoggingTask+0x20a>
      if (SDStorage_IsReady()) {
 8003d1c:	f7fe f814 	bl	8001d48 <SDStorage_IsReady>
 8003d20:	4603      	mov	r3, r0
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d103      	bne.n	8003d2e <StartSDLoggingTask+0x20a>
        // SD ÏÉÅÌÉú Ï†ïÏÉÅ
      } else {
        // SD ÏÉÅÌÉú Ïù¥ÏÉÅ - Ïû¨Ï¥àÍ∏∞Ìôî ÏãúÎèÑ (Ìñ•ÌõÑ ÌôïÏû•)
        LOG_WARN("[SD_TASK] SD card appears disconnected - monitoring");
 8003d26:	4915      	ldr	r1, [pc, #84]	@ (8003d7c <StartSDLoggingTask+0x258>)
 8003d28:	2002      	movs	r0, #2
 8003d2a:	f001 fce1 	bl	80056f0 <LOGGER_SendFormatted>
      }
    }
    
    osDelay(50);  // CPU Î∂ÄÌïò Î∞©ÏßÄ
 8003d2e:	2032      	movs	r0, #50	@ 0x32
 8003d30:	f011 f960 	bl	8014ff4 <osDelay>
  {
 8003d34:	e7a5      	b.n	8003c82 <StartSDLoggingTask+0x15e>
 8003d36:	bf00      	nop
 8003d38:	0801bcec 	.word	0x0801bcec
 8003d3c:	0801bd0c 	.word	0x0801bd0c
 8003d40:	0801bd40 	.word	0x0801bd40
 8003d44:	0801bd68 	.word	0x0801bd68
 8003d48:	0801bd9c 	.word	0x0801bd9c
 8003d4c:	20000014 	.word	0x20000014
 8003d50:	2000130c 	.word	0x2000130c
 8003d54:	0801bdc8 	.word	0x0801bdc8
 8003d58:	0801be00 	.word	0x0801be00
 8003d5c:	0801be2c 	.word	0x0801be2c
 8003d60:	0801be6c 	.word	0x0801be6c
 8003d64:	0801bea0 	.word	0x0801bea0
 8003d68:	0801bed0 	.word	0x0801bed0
 8003d6c:	20001308 	.word	0x20001308
 8003d70:	0801bf08 	.word	0x0801bf08
 8003d74:	20001588 	.word	0x20001588
 8003d78:	88888889 	.word	0x88888889
 8003d7c:	0801bf40 	.word	0x0801bf40

08003d80 <StartReceiveTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartReceiveTask */
void StartReceiveTask(void const * argument)
{
 8003d80:	b580      	push	{r7, lr}
 8003d82:	f5ad 7d06 	sub.w	sp, sp, #536	@ 0x218
 8003d86:	af02      	add	r7, sp, #8
 8003d88:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8003d8c:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 8003d90:	6018      	str	r0, [r3, #0]
  /* USER CODE BEGIN StartReceiveTask */
  LOG_INFO("=== DMA-based Receive Task Started ===");
 8003d92:	499b      	ldr	r1, [pc, #620]	@ (8004000 <StartReceiveTask+0x280>)
 8003d94:	2001      	movs	r0, #1
 8003d96:	f001 fcab 	bl	80056f0 <LOGGER_SendFormatted>
  
  // UART Ï¥àÍ∏∞Ìôî ÎåÄÍ∏∞
  osDelay(2000);
 8003d9a:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8003d9e:	f011 f929 	bl	8014ff4 <osDelay>
  
  // TDD Î™®ÎìàÎì§ÏùÑ ÏÇ¨Ïö©Ìïú DMA Í∏∞Î∞ò ÏàòÏã† ÌÉúÏä§ÌÅ¨
  char local_buffer[512];
  int local_bytes_received = 0;
 8003da2:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8003da6:	f5a3 7302 	sub.w	r3, r3, #520	@ 0x208
 8003daa:	2200      	movs	r2, #0
 8003dac:	601a      	str	r2, [r3, #0]
  
  for(;;)
  {
    // TDD UART Î™®ÎìàÏùÑ ÌÜµÌïú DMA Í∏∞Î∞ò ÏàòÏã† Ï≤¥ÌÅ¨
    UartStatus status = UART_Receive(local_buffer, sizeof(local_buffer), &local_bytes_received);
 8003dae:	f107 0208 	add.w	r2, r7, #8
 8003db2:	f107 030c 	add.w	r3, r7, #12
 8003db6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003dba:	4618      	mov	r0, r3
 8003dbc:	f001 fed4 	bl	8005b68 <UART_Receive>
 8003dc0:	4603      	mov	r3, r0
 8003dc2:	f887 320e 	strb.w	r3, [r7, #526]	@ 0x20e
    
    // ÎîîÎ≤ÑÍπÖÏö©: ÏàòÏã† ÏÉÅÌÉú Ï≤¥ÌÅ¨ (ÏóêÎü¨ ÏÉÅÌÉúÏùº ÎïåÎßå)
    static uint32_t debug_counter = 0;
    debug_counter++;
 8003dc6:	4b8f      	ldr	r3, [pc, #572]	@ (8004004 <StartReceiveTask+0x284>)
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	3301      	adds	r3, #1
 8003dcc:	4a8d      	ldr	r2, [pc, #564]	@ (8004004 <StartReceiveTask+0x284>)
 8003dce:	6013      	str	r3, [r2, #0]
    if (debug_counter % 1200 == 0 && status != UART_STATUS_TIMEOUT) {  // 1Î∂ÑÎßàÎã§, ÌÉÄÏûÑÏïÑÏõÉ Ï†úÏô∏
 8003dd0:	4b8c      	ldr	r3, [pc, #560]	@ (8004004 <StartReceiveTask+0x284>)
 8003dd2:	681a      	ldr	r2, [r3, #0]
 8003dd4:	4b8c      	ldr	r3, [pc, #560]	@ (8004008 <StartReceiveTask+0x288>)
 8003dd6:	fba3 1302 	umull	r1, r3, r3, r2
 8003dda:	09db      	lsrs	r3, r3, #7
 8003ddc:	f44f 6196 	mov.w	r1, #1200	@ 0x4b0
 8003de0:	fb01 f303 	mul.w	r3, r1, r3
 8003de4:	1ad3      	subs	r3, r2, r3
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d116      	bne.n	8003e18 <StartReceiveTask+0x98>
 8003dea:	f897 320e 	ldrb.w	r3, [r7, #526]	@ 0x20e
 8003dee:	2b02      	cmp	r3, #2
 8003df0:	d012      	beq.n	8003e18 <StartReceiveTask+0x98>
      LOG_DEBUG("[RX_TASK] Status check #%lu: status=%d, bytes=%d", 
 8003df2:	4b84      	ldr	r3, [pc, #528]	@ (8004004 <StartReceiveTask+0x284>)
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	4a84      	ldr	r2, [pc, #528]	@ (8004008 <StartReceiveTask+0x288>)
 8003df8:	fba2 2303 	umull	r2, r3, r2, r3
 8003dfc:	09da      	lsrs	r2, r3, #7
 8003dfe:	f897 120e 	ldrb.w	r1, [r7, #526]	@ 0x20e
 8003e02:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8003e06:	f5a3 7302 	sub.w	r3, r3, #520	@ 0x208
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	9300      	str	r3, [sp, #0]
 8003e0e:	460b      	mov	r3, r1
 8003e10:	497e      	ldr	r1, [pc, #504]	@ (800400c <StartReceiveTask+0x28c>)
 8003e12:	2000      	movs	r0, #0
 8003e14:	f001 fc6c 	bl	80056f0 <LOGGER_SendFormatted>
               debug_counter / 1200, status, local_bytes_received);
    }
    
    if (status == UART_STATUS_OK && local_bytes_received > 0) {
 8003e18:	f897 320e 	ldrb.w	r3, [r7, #526]	@ 0x20e
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	f040 80eb 	bne.w	8003ff8 <StartReceiveTask+0x278>
 8003e22:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8003e26:	f5a3 7302 	sub.w	r3, r3, #520	@ 0x208
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	f340 80e3 	ble.w	8003ff8 <StartReceiveTask+0x278>
      // ÏàòÏã† ÏôÑÎ£å - Í∞ÑÎã®Ìïú ÏàòÏã† Î°úÍ∑∏ + ResponseHandler Î∂ÑÏÑù
      LOG_INFO("üì• RECV: '%.30s%s' (%d bytes)", 
 8003e32:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8003e36:	f5a3 7302 	sub.w	r3, r3, #520	@ 0x208
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	2b1e      	cmp	r3, #30
 8003e3e:	dd01      	ble.n	8003e44 <StartReceiveTask+0xc4>
 8003e40:	4973      	ldr	r1, [pc, #460]	@ (8004010 <StartReceiveTask+0x290>)
 8003e42:	e000      	b.n	8003e46 <StartReceiveTask+0xc6>
 8003e44:	4973      	ldr	r1, [pc, #460]	@ (8004014 <StartReceiveTask+0x294>)
 8003e46:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8003e4a:	f5a3 7302 	sub.w	r3, r3, #520	@ 0x208
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f107 020c 	add.w	r2, r7, #12
 8003e54:	9300      	str	r3, [sp, #0]
 8003e56:	460b      	mov	r3, r1
 8003e58:	496f      	ldr	r1, [pc, #444]	@ (8004018 <StartReceiveTask+0x298>)
 8003e5a:	2001      	movs	r0, #1
 8003e5c:	f001 fc48 	bl	80056f0 <LOGGER_SendFormatted>
               local_buffer, 
               (local_bytes_received > 30) ? "..." : "", 
               local_bytes_received);
      
      // Í∏∞Î≥∏Ï†ÅÏù∏ ÏùëÎãµ ÌÉÄÏûÖ Ï≤¥ÌÅ¨ (ResponseHandlerÏóêÏÑú ÏÉÅÏÑ∏ Î°úÍ∑∏ Ï∂úÎ†•)
      if (strstr(local_buffer, "+EVT:JOINED") != NULL) {
 8003e60:	f107 030c 	add.w	r3, r7, #12
 8003e64:	496d      	ldr	r1, [pc, #436]	@ (800401c <StartReceiveTask+0x29c>)
 8003e66:	4618      	mov	r0, r3
 8003e68:	f013 ff1c 	bl	8017ca4 <strstr>
 8003e6c:	4603      	mov	r3, r0
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d009      	beq.n	8003e86 <StartReceiveTask+0x106>
        LOG_WARN("‚úÖ JOIN CONFIRMED - Network joined successfully");
 8003e72:	496b      	ldr	r1, [pc, #428]	@ (8004020 <StartReceiveTask+0x2a0>)
 8003e74:	2002      	movs	r0, #2
 8003e76:	f001 fc3b 	bl	80056f0 <LOGGER_SendFormatted>
        g_join_success_time = HAL_GetTick();  // JOIN ÏÑ±Í≥µ ÏãúÍ∞Ñ Í∏∞Î°ù
 8003e7a:	f002 fae1 	bl	8006440 <HAL_GetTick>
 8003e7e:	4603      	mov	r3, r0
 8003e80:	4a68      	ldr	r2, [pc, #416]	@ (8004024 <StartReceiveTask+0x2a4>)
 8003e82:	6013      	str	r3, [r2, #0]
 8003e84:	e01a      	b.n	8003ebc <StartReceiveTask+0x13c>
      } else if (strstr(local_buffer, "RAKwireless") != NULL) {
 8003e86:	f107 030c 	add.w	r3, r7, #12
 8003e8a:	4967      	ldr	r1, [pc, #412]	@ (8004028 <StartReceiveTask+0x2a8>)
 8003e8c:	4618      	mov	r0, r3
 8003e8e:	f013 ff09 	bl	8017ca4 <strstr>
 8003e92:	4603      	mov	r3, r0
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d004      	beq.n	8003ea2 <StartReceiveTask+0x122>
        LOG_DEBUG("üì° LoRa module boot message (ignored)");
 8003e98:	4964      	ldr	r1, [pc, #400]	@ (800402c <StartReceiveTask+0x2ac>)
 8003e9a:	2000      	movs	r0, #0
 8003e9c:	f001 fc28 	bl	80056f0 <LOGGER_SendFormatted>
 8003ea0:	e00c      	b.n	8003ebc <StartReceiveTask+0x13c>
      } else if (ResponseHandler_IsTimeResponse(local_buffer)) {
 8003ea2:	f107 030c 	add.w	r3, r7, #12
 8003ea6:	4618      	mov	r0, r3
 8003ea8:	f7fd f998 	bl	80011dc <ResponseHandler_IsTimeResponse>
 8003eac:	4603      	mov	r3, r0
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d004      	beq.n	8003ebc <StartReceiveTask+0x13c>
        // ÏãúÍ∞Ñ ÏùëÎãµ Ï≤òÎ¶¨
        ResponseHandler_ParseTimeResponse(local_buffer);
 8003eb2:	f107 030c 	add.w	r3, r7, #12
 8003eb6:	4618      	mov	r0, r3
 8003eb8:	f7fd fa40 	bl	800133c <ResponseHandler_ParseTimeResponse>
      }
      // ÎÇòÎ®∏ÏßÄ ÏùëÎãµ Î∂ÑÏÑùÏùÄ ÏïÑÎûò ÌïÑÌÑ∞ÎßÅ Î°úÏßÅÏóêÏÑú Ìïú Î≤àÎßå Ï≤òÎ¶¨
      
      // Ï†ÑÏó≠ Î≥ÄÏàòÏóê Î≥µÏÇ¨ (Îã§Î•∏ ÌÉúÏä§ÌÅ¨ÏóêÏÑú ÏÇ¨Ïö© Í∞ÄÎä•)
      memcpy(rx_buffer, local_buffer, local_bytes_received);
 8003ebc:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8003ec0:	f5a3 7302 	sub.w	r3, r3, #520	@ 0x208
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	461a      	mov	r2, r3
 8003ec8:	f107 030c 	add.w	r3, r7, #12
 8003ecc:	4619      	mov	r1, r3
 8003ece:	4858      	ldr	r0, [pc, #352]	@ (8004030 <StartReceiveTask+0x2b0>)
 8003ed0:	f013 ff81 	bl	8017dd6 <memcpy>
      rx_bytes_received = local_bytes_received;
 8003ed4:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8003ed8:	f5a3 7302 	sub.w	r3, r3, #520	@ 0x208
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	4a55      	ldr	r2, [pc, #340]	@ (8004034 <StartReceiveTask+0x2b4>)
 8003ee0:	6013      	str	r3, [r2, #0]
      
      // LoRa ÏÉÅÌÉú Î®∏Ïã†Ïóê Ï†ÑÎã¨Ìï† ÏùëÎãµÎßå ÌïÑÌÑ∞ÎßÅ
      bool is_lora_command_response = false;
 8003ee2:	2300      	movs	r3, #0
 8003ee4:	f887 320f 	strb.w	r3, [r7, #527]	@ 0x20f
      
      if (is_response_ok(local_buffer)) {
 8003ee8:	f107 030c 	add.w	r3, r7, #12
 8003eec:	4618      	mov	r0, r3
 8003eee:	f7fd f827 	bl	8000f40 <is_response_ok>
 8003ef2:	4603      	mov	r3, r0
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d003      	beq.n	8003f00 <StartReceiveTask+0x180>
        // OK ÏùëÎãµ - LoRa Î™ÖÎ†πÏóê ÎåÄÌïú ÏùëÎãµ
        is_lora_command_response = true;
 8003ef8:	2301      	movs	r3, #1
 8003efa:	f887 320f 	strb.w	r3, [r7, #527]	@ 0x20f
 8003efe:	e04b      	b.n	8003f98 <StartReceiveTask+0x218>
      } else if (strstr(local_buffer, "+EVT:JOINED") != NULL) {
 8003f00:	f107 030c 	add.w	r3, r7, #12
 8003f04:	4945      	ldr	r1, [pc, #276]	@ (800401c <StartReceiveTask+0x29c>)
 8003f06:	4618      	mov	r0, r3
 8003f08:	f013 fecc 	bl	8017ca4 <strstr>
 8003f0c:	4603      	mov	r3, r0
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d003      	beq.n	8003f1a <StartReceiveTask+0x19a>
        // JOIN ÏÑ±Í≥µ ÏùëÎãµ
        is_lora_command_response = true;
 8003f12:	2301      	movs	r3, #1
 8003f14:	f887 320f 	strb.w	r3, [r7, #527]	@ 0x20f
 8003f18:	e03e      	b.n	8003f98 <StartReceiveTask+0x218>
      } else if (ResponseHandler_IsTimeResponse(local_buffer)) {
 8003f1a:	f107 030c 	add.w	r3, r7, #12
 8003f1e:	4618      	mov	r0, r3
 8003f20:	f7fd f95c 	bl	80011dc <ResponseHandler_IsTimeResponse>
 8003f24:	4603      	mov	r3, r0
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d003      	beq.n	8003f32 <StartReceiveTask+0x1b2>
        // ÏãúÍ∞Ñ ÏùëÎãµ - LoRa ÏÉÅÌÉú Î®∏Ïã†ÏóêÎèÑ Ï†ÑÎã¨Ìï¥Ïïº Ìï® (ÏÉÅÌÉú Ï†ÑÌôòÏùÑ ÏúÑÌï¥)
        is_lora_command_response = true;
 8003f2a:	2301      	movs	r3, #1
 8003f2c:	f887 320f 	strb.w	r3, [r7, #527]	@ 0x20f
 8003f30:	e032      	b.n	8003f98 <StartReceiveTask+0x218>
      } else if (strstr(local_buffer, "+EVT:") != NULL) {
 8003f32:	f107 030c 	add.w	r3, r7, #12
 8003f36:	4940      	ldr	r1, [pc, #256]	@ (8004038 <StartReceiveTask+0x2b8>)
 8003f38:	4618      	mov	r0, r3
 8003f3a:	f013 feb3 	bl	8017ca4 <strstr>
 8003f3e:	4603      	mov	r3, r0
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d003      	beq.n	8003f4c <StartReceiveTask+0x1cc>
        // Í∏∞ÌÉÄ LoRa Ïù¥Î≤§Ìä∏ ÏùëÎãµÎì§
        is_lora_command_response = true;
 8003f44:	2301      	movs	r3, #1
 8003f46:	f887 320f 	strb.w	r3, [r7, #527]	@ 0x20f
 8003f4a:	e025      	b.n	8003f98 <StartReceiveTask+0x218>
      } else if (strstr(local_buffer, "RAKwireless") != NULL || strstr(local_buffer, "ORAKwireless") != NULL) {
 8003f4c:	f107 030c 	add.w	r3, r7, #12
 8003f50:	4935      	ldr	r1, [pc, #212]	@ (8004028 <StartReceiveTask+0x2a8>)
 8003f52:	4618      	mov	r0, r3
 8003f54:	f013 fea6 	bl	8017ca4 <strstr>
 8003f58:	4603      	mov	r3, r0
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d108      	bne.n	8003f70 <StartReceiveTask+0x1f0>
 8003f5e:	f107 030c 	add.w	r3, r7, #12
 8003f62:	4936      	ldr	r1, [pc, #216]	@ (800403c <StartReceiveTask+0x2bc>)
 8003f64:	4618      	mov	r0, r3
 8003f66:	f013 fe9d 	bl	8017ca4 <strstr>
 8003f6a:	4603      	mov	r3, r0
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d004      	beq.n	8003f7a <StartReceiveTask+0x1fa>
        // Î∂ÄÌä∏ Î©îÏãúÏßÄ - LoRa ÏÉÅÌÉú Î®∏Ïã†Ïóê Ï†ÑÎã¨ÌïòÏßÄ ÏïäÏùå
        LOG_DEBUG("[RX_TASK] Boot message filtered out from LoRa state machine");
 8003f70:	4933      	ldr	r1, [pc, #204]	@ (8004040 <StartReceiveTask+0x2c0>)
 8003f72:	2000      	movs	r0, #0
 8003f74:	f001 fbbc 	bl	80056f0 <LOGGER_SendFormatted>
 8003f78:	e00e      	b.n	8003f98 <StartReceiveTask+0x218>
      } else {
        // Í∏∞ÌÉÄ ÏùëÎãµÎì§ (ERROR, TIMEOUT Îì±)
        ResponseType response_type = ResponseHandler_ParseSendResponse(local_buffer);
 8003f7a:	f107 030c 	add.w	r3, r7, #12
 8003f7e:	4618      	mov	r0, r3
 8003f80:	f7fd f8d6 	bl	8001130 <ResponseHandler_ParseSendResponse>
 8003f84:	4603      	mov	r3, r0
 8003f86:	f887 320d 	strb.w	r3, [r7, #525]	@ 0x20d
        if (response_type != RESPONSE_UNKNOWN) {
 8003f8a:	f897 320d 	ldrb.w	r3, [r7, #525]	@ 0x20d
 8003f8e:	2b03      	cmp	r3, #3
 8003f90:	d002      	beq.n	8003f98 <StartReceiveTask+0x218>
          is_lora_command_response = true;
 8003f92:	2301      	movs	r3, #1
 8003f94:	f887 320f 	strb.w	r3, [r7, #527]	@ 0x20f
        }
      }
      
      // LoRa Î™ÖÎ†π ÏùëÎãµÎßå Ï†ÑÏó≠ Î≥ÄÏàòÏóê Î≥µÏÇ¨
      if (is_lora_command_response) {
 8003f98:	f897 320f 	ldrb.w	r3, [r7, #527]	@ 0x20f
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d01d      	beq.n	8003fdc <StartReceiveTask+0x25c>
        memcpy(lora_rx_response, local_buffer, local_bytes_received);
 8003fa0:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8003fa4:	f5a3 7302 	sub.w	r3, r3, #520	@ 0x208
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	461a      	mov	r2, r3
 8003fac:	f107 030c 	add.w	r3, r7, #12
 8003fb0:	4619      	mov	r1, r3
 8003fb2:	4824      	ldr	r0, [pc, #144]	@ (8004044 <StartReceiveTask+0x2c4>)
 8003fb4:	f013 ff0f 	bl	8017dd6 <memcpy>
        lora_rx_response[local_bytes_received] = '\0';
 8003fb8:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8003fbc:	f5a3 7302 	sub.w	r3, r3, #520	@ 0x208
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	4a20      	ldr	r2, [pc, #128]	@ (8004044 <StartReceiveTask+0x2c4>)
 8003fc4:	2100      	movs	r1, #0
 8003fc6:	54d1      	strb	r1, [r2, r3]
        lora_new_response = true;
 8003fc8:	4b1f      	ldr	r3, [pc, #124]	@ (8004048 <StartReceiveTask+0x2c8>)
 8003fca:	2201      	movs	r2, #1
 8003fcc:	701a      	strb	r2, [r3, #0]
        LOG_DEBUG("[RX_TASK] LoRa response forwarded to state machine: %.20s...", local_buffer);
 8003fce:	f107 030c 	add.w	r3, r7, #12
 8003fd2:	461a      	mov	r2, r3
 8003fd4:	491d      	ldr	r1, [pc, #116]	@ (800404c <StartReceiveTask+0x2cc>)
 8003fd6:	2000      	movs	r0, #0
 8003fd8:	f001 fb8a 	bl	80056f0 <LOGGER_SendFormatted>
      }
      
      // Î≤ÑÌçº ÌÅ¥Î¶¨Ïñ¥
      memset(local_buffer, 0, sizeof(local_buffer));
 8003fdc:	f107 030c 	add.w	r3, r7, #12
 8003fe0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003fe4:	2100      	movs	r1, #0
 8003fe6:	4618      	mov	r0, r3
 8003fe8:	f013 fe34 	bl	8017c54 <memset>
      local_bytes_received = 0;
 8003fec:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8003ff0:	f5a3 7302 	sub.w	r3, r3, #520	@ 0x208
 8003ff4:	2200      	movs	r2, #0
 8003ff6:	601a      	str	r2, [r3, #0]
    }
    
    // DMA Í∏∞Î∞òÏù¥ÎØÄÎ°ú Í∏¥ ÏßÄÏó∞ÏúºÎ°ú CPU ÏÇ¨Ïö©Î•† Í∞êÏÜå
    osDelay(50);  // 50ms ÏßÄÏó∞ (DMAÍ∞Ä Î∞±Í∑∏ÎùºÏö¥ÎìúÏóêÏÑú Ï≤òÎ¶¨ÌïòÎØÄÎ°ú Îπ†Î•∏ Ìè¥ÎßÅ Î∂àÌïÑÏöî)
 8003ff8:	2032      	movs	r0, #50	@ 0x32
 8003ffa:	f010 fffb 	bl	8014ff4 <osDelay>
  {
 8003ffe:	e6d6      	b.n	8003dae <StartReceiveTask+0x2e>
 8004000:	0801bf74 	.word	0x0801bf74
 8004004:	2000158c 	.word	0x2000158c
 8004008:	1b4e81b5 	.word	0x1b4e81b5
 800400c:	0801bf9c 	.word	0x0801bf9c
 8004010:	0801bfd0 	.word	0x0801bfd0
 8004014:	0801bfd4 	.word	0x0801bfd4
 8004018:	0801bfd8 	.word	0x0801bfd8
 800401c:	0801bff8 	.word	0x0801bff8
 8004020:	0801c004 	.word	0x0801c004
 8004024:	20001578 	.word	0x20001578
 8004028:	0801c038 	.word	0x0801c038
 800402c:	0801c044 	.word	0x0801c044
 8004030:	200015f4 	.word	0x200015f4
 8004034:	20001310 	.word	0x20001310
 8004038:	0801c06c 	.word	0x0801c06c
 800403c:	0801c074 	.word	0x0801c074
 8004040:	0801c084 	.word	0x0801c084
 8004044:	20001314 	.word	0x20001314
 8004048:	20001514 	.word	0x20001514
 800404c:	0801c0c0 	.word	0x0801c0c0

08004050 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004050:	b580      	push	{r7, lr}
 8004052:	b082      	sub	sp, #8
 8004054:	af00      	add	r7, sp, #0
 8004056:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	4a04      	ldr	r2, [pc, #16]	@ (8004070 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800405e:	4293      	cmp	r3, r2
 8004060:	d101      	bne.n	8004066 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8004062:	f002 f9d9 	bl	8006418 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8004066:	bf00      	nop
 8004068:	3708      	adds	r7, #8
 800406a:	46bd      	mov	sp, r7
 800406c:	bd80      	pop	{r7, pc}
 800406e:	bf00      	nop
 8004070:	40001000 	.word	0x40001000

08004074 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004074:	b480      	push	{r7}
 8004076:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8004078:	b672      	cpsid	i
}
 800407a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800407c:	bf00      	nop
 800407e:	e7fd      	b.n	800407c <Error_Handler+0x8>

08004080 <MX_DMA_Init>:
  * @brief DMA Initialization Function
  * @param None
  * @retval None
  */
static void MX_DMA_Init(void)
{
 8004080:	b580      	push	{r7, lr}
 8004082:	b082      	sub	sp, #8
 8004084:	af00      	add	r7, sp, #0
  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8004086:	4b10      	ldr	r3, [pc, #64]	@ (80040c8 <MX_DMA_Init+0x48>)
 8004088:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800408a:	4a0f      	ldr	r2, [pc, #60]	@ (80040c8 <MX_DMA_Init+0x48>)
 800408c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004090:	6313      	str	r3, [r2, #48]	@ 0x30
 8004092:	4b0d      	ldr	r3, [pc, #52]	@ (80040c8 <MX_DMA_Init+0x48>)
 8004094:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004096:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800409a:	607b      	str	r3, [r7, #4]
 800409c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream1_IRQn interrupt configuration - USART6_RX */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 5, 0);
 800409e:	2200      	movs	r2, #0
 80040a0:	2105      	movs	r1, #5
 80040a2:	2039      	movs	r0, #57	@ 0x39
 80040a4:	f002 fd4c 	bl	8006b40 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 80040a8:	2039      	movs	r0, #57	@ 0x39
 80040aa:	f002 fd65 	bl	8006b78 <HAL_NVIC_EnableIRQ>
  
  /* USART6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART6_IRQn, 5, 0);
 80040ae:	2200      	movs	r2, #0
 80040b0:	2105      	movs	r1, #5
 80040b2:	2047      	movs	r0, #71	@ 0x47
 80040b4:	f002 fd44 	bl	8006b40 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART6_IRQn);
 80040b8:	2047      	movs	r0, #71	@ 0x47
 80040ba:	f002 fd5d 	bl	8006b78 <HAL_NVIC_EnableIRQ>
}
 80040be:	bf00      	nop
 80040c0:	3708      	adds	r7, #8
 80040c2:	46bd      	mov	sp, r7
 80040c4:	bd80      	pop	{r7, pc}
 80040c6:	bf00      	nop
 80040c8:	40023800 	.word	0x40023800

080040cc <MX_USART6_DMA_Init>:
  * @brief DMA2 Stream1 DMA configuration for USART6 RX
  * @param None
  * @retval None
  */
void MX_USART6_DMA_Init(void)
{
 80040cc:	b580      	push	{r7, lr}
 80040ce:	b082      	sub	sp, #8
 80040d0:	af00      	add	r7, sp, #0
  // DMA Ïù¥ÎØ∏ Ï¥àÍ∏∞ÌôîÎêòÏóàÎäîÏßÄ Ï≤¥ÌÅ¨
  if (hdma_usart6_rx.Instance != NULL) {
 80040d2:	4b1e      	ldr	r3, [pc, #120]	@ (800414c <MX_USART6_DMA_Init+0x80>)
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d133      	bne.n	8004142 <MX_USART6_DMA_Init+0x76>
    return; // Ïù¥ÎØ∏ Ï¥àÍ∏∞ÌôîÎê®
  }
  
  /* Configure DMA for USART6 RX */
  hdma_usart6_rx.Instance = DMA2_Stream1;
 80040da:	4b1c      	ldr	r3, [pc, #112]	@ (800414c <MX_USART6_DMA_Init+0x80>)
 80040dc:	4a1c      	ldr	r2, [pc, #112]	@ (8004150 <MX_USART6_DMA_Init+0x84>)
 80040de:	601a      	str	r2, [r3, #0]
  hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 80040e0:	4b1a      	ldr	r3, [pc, #104]	@ (800414c <MX_USART6_DMA_Init+0x80>)
 80040e2:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 80040e6:	605a      	str	r2, [r3, #4]
  hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80040e8:	4b18      	ldr	r3, [pc, #96]	@ (800414c <MX_USART6_DMA_Init+0x80>)
 80040ea:	2200      	movs	r2, #0
 80040ec:	609a      	str	r2, [r3, #8]
  hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80040ee:	4b17      	ldr	r3, [pc, #92]	@ (800414c <MX_USART6_DMA_Init+0x80>)
 80040f0:	2200      	movs	r2, #0
 80040f2:	60da      	str	r2, [r3, #12]
  hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 80040f4:	4b15      	ldr	r3, [pc, #84]	@ (800414c <MX_USART6_DMA_Init+0x80>)
 80040f6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80040fa:	611a      	str	r2, [r3, #16]
  hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80040fc:	4b13      	ldr	r3, [pc, #76]	@ (800414c <MX_USART6_DMA_Init+0x80>)
 80040fe:	2200      	movs	r2, #0
 8004100:	615a      	str	r2, [r3, #20]
  hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004102:	4b12      	ldr	r3, [pc, #72]	@ (800414c <MX_USART6_DMA_Init+0x80>)
 8004104:	2200      	movs	r2, #0
 8004106:	619a      	str	r2, [r3, #24]
  hdma_usart6_rx.Init.Mode = DMA_NORMAL;    // ÏùºÎ∞ò Î™®ÎìúÎ°ú Î≥ÄÍ≤Ω
 8004108:	4b10      	ldr	r3, [pc, #64]	@ (800414c <MX_USART6_DMA_Init+0x80>)
 800410a:	2200      	movs	r2, #0
 800410c:	61da      	str	r2, [r3, #28]
  hdma_usart6_rx.Init.Priority = DMA_PRIORITY_HIGH;
 800410e:	4b0f      	ldr	r3, [pc, #60]	@ (800414c <MX_USART6_DMA_Init+0x80>)
 8004110:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004114:	621a      	str	r2, [r3, #32]
  hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004116:	4b0d      	ldr	r3, [pc, #52]	@ (800414c <MX_USART6_DMA_Init+0x80>)
 8004118:	2200      	movs	r2, #0
 800411a:	625a      	str	r2, [r3, #36]	@ 0x24
  
  HAL_StatusTypeDef dma_result = HAL_DMA_Init(&hdma_usart6_rx);
 800411c:	480b      	ldr	r0, [pc, #44]	@ (800414c <MX_USART6_DMA_Init+0x80>)
 800411e:	f002 fea5 	bl	8006e6c <HAL_DMA_Init>
 8004122:	4603      	mov	r3, r0
 8004124:	71fb      	strb	r3, [r7, #7]
  if (dma_result != HAL_OK)
 8004126:	79fb      	ldrb	r3, [r7, #7]
 8004128:	2b00      	cmp	r3, #0
 800412a:	d003      	beq.n	8004134 <MX_USART6_DMA_Init+0x68>
  {
    // ÏóêÎü¨ Ï≤òÎ¶¨ÌïòÎêò Error_Handler() Ìò∏Ï∂úÌïòÏßÄ ÏïäÏùå (ÏãúÏä§ÌÖú Ï§ëÎã® Î∞©ÏßÄ)
    hdma_usart6_rx.Instance = NULL; // Ïã§Ìå® ÌëúÏãú
 800412c:	4b07      	ldr	r3, [pc, #28]	@ (800414c <MX_USART6_DMA_Init+0x80>)
 800412e:	2200      	movs	r2, #0
 8004130:	601a      	str	r2, [r3, #0]
    return;
 8004132:	e007      	b.n	8004144 <MX_USART6_DMA_Init+0x78>
  }

  /* Associate the initialized DMA handle to the UART handle */
  __HAL_LINKDMA(&huart6, hdmarx, hdma_usart6_rx);
 8004134:	4b07      	ldr	r3, [pc, #28]	@ (8004154 <MX_USART6_DMA_Init+0x88>)
 8004136:	4a05      	ldr	r2, [pc, #20]	@ (800414c <MX_USART6_DMA_Init+0x80>)
 8004138:	675a      	str	r2, [r3, #116]	@ 0x74
 800413a:	4b04      	ldr	r3, [pc, #16]	@ (800414c <MX_USART6_DMA_Init+0x80>)
 800413c:	4a05      	ldr	r2, [pc, #20]	@ (8004154 <MX_USART6_DMA_Init+0x88>)
 800413e:	639a      	str	r2, [r3, #56]	@ 0x38
 8004140:	e000      	b.n	8004144 <MX_USART6_DMA_Init+0x78>
    return; // Ïù¥ÎØ∏ Ï¥àÍ∏∞ÌôîÎê®
 8004142:	bf00      	nop
}
 8004144:	3708      	adds	r7, #8
 8004146:	46bd      	mov	sp, r7
 8004148:	bd80      	pop	{r7, pc}
 800414a:	bf00      	nop
 800414c:	20001518 	.word	0x20001518
 8004150:	40026428 	.word	0x40026428
 8004154:	20001240 	.word	0x20001240

08004158 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004158:	b580      	push	{r7, lr}
 800415a:	b082      	sub	sp, #8
 800415c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800415e:	4b11      	ldr	r3, [pc, #68]	@ (80041a4 <HAL_MspInit+0x4c>)
 8004160:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004162:	4a10      	ldr	r2, [pc, #64]	@ (80041a4 <HAL_MspInit+0x4c>)
 8004164:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004168:	6413      	str	r3, [r2, #64]	@ 0x40
 800416a:	4b0e      	ldr	r3, [pc, #56]	@ (80041a4 <HAL_MspInit+0x4c>)
 800416c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800416e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004172:	607b      	str	r3, [r7, #4]
 8004174:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004176:	4b0b      	ldr	r3, [pc, #44]	@ (80041a4 <HAL_MspInit+0x4c>)
 8004178:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800417a:	4a0a      	ldr	r2, [pc, #40]	@ (80041a4 <HAL_MspInit+0x4c>)
 800417c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004180:	6453      	str	r3, [r2, #68]	@ 0x44
 8004182:	4b08      	ldr	r3, [pc, #32]	@ (80041a4 <HAL_MspInit+0x4c>)
 8004184:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004186:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800418a:	603b      	str	r3, [r7, #0]
 800418c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800418e:	2200      	movs	r2, #0
 8004190:	210f      	movs	r1, #15
 8004192:	f06f 0001 	mvn.w	r0, #1
 8004196:	f002 fcd3 	bl	8006b40 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800419a:	bf00      	nop
 800419c:	3708      	adds	r7, #8
 800419e:	46bd      	mov	sp, r7
 80041a0:	bd80      	pop	{r7, pc}
 80041a2:	bf00      	nop
 80041a4:	40023800 	.word	0x40023800

080041a8 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80041a8:	b580      	push	{r7, lr}
 80041aa:	b08a      	sub	sp, #40	@ 0x28
 80041ac:	af00      	add	r7, sp, #0
 80041ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80041b0:	f107 0314 	add.w	r3, r7, #20
 80041b4:	2200      	movs	r2, #0
 80041b6:	601a      	str	r2, [r3, #0]
 80041b8:	605a      	str	r2, [r3, #4]
 80041ba:	609a      	str	r2, [r3, #8]
 80041bc:	60da      	str	r2, [r3, #12]
 80041be:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC3)
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	4a21      	ldr	r2, [pc, #132]	@ (800424c <HAL_ADC_MspInit+0xa4>)
 80041c6:	4293      	cmp	r3, r2
 80041c8:	d13c      	bne.n	8004244 <HAL_ADC_MspInit+0x9c>
  {
    /* USER CODE BEGIN ADC3_MspInit 0 */

    /* USER CODE END ADC3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC3_CLK_ENABLE();
 80041ca:	4b21      	ldr	r3, [pc, #132]	@ (8004250 <HAL_ADC_MspInit+0xa8>)
 80041cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041ce:	4a20      	ldr	r2, [pc, #128]	@ (8004250 <HAL_ADC_MspInit+0xa8>)
 80041d0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80041d4:	6453      	str	r3, [r2, #68]	@ 0x44
 80041d6:	4b1e      	ldr	r3, [pc, #120]	@ (8004250 <HAL_ADC_MspInit+0xa8>)
 80041d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041da:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80041de:	613b      	str	r3, [r7, #16]
 80041e0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80041e2:	4b1b      	ldr	r3, [pc, #108]	@ (8004250 <HAL_ADC_MspInit+0xa8>)
 80041e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041e6:	4a1a      	ldr	r2, [pc, #104]	@ (8004250 <HAL_ADC_MspInit+0xa8>)
 80041e8:	f043 0320 	orr.w	r3, r3, #32
 80041ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80041ee:	4b18      	ldr	r3, [pc, #96]	@ (8004250 <HAL_ADC_MspInit+0xa8>)
 80041f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041f2:	f003 0320 	and.w	r3, r3, #32
 80041f6:	60fb      	str	r3, [r7, #12]
 80041f8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80041fa:	4b15      	ldr	r3, [pc, #84]	@ (8004250 <HAL_ADC_MspInit+0xa8>)
 80041fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041fe:	4a14      	ldr	r2, [pc, #80]	@ (8004250 <HAL_ADC_MspInit+0xa8>)
 8004200:	f043 0301 	orr.w	r3, r3, #1
 8004204:	6313      	str	r3, [r2, #48]	@ 0x30
 8004206:	4b12      	ldr	r3, [pc, #72]	@ (8004250 <HAL_ADC_MspInit+0xa8>)
 8004208:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800420a:	f003 0301 	and.w	r3, r3, #1
 800420e:	60bb      	str	r3, [r7, #8]
 8004210:	68bb      	ldr	r3, [r7, #8]
    PF10     ------> ADC3_IN8
    PF9     ------> ADC3_IN7
    PF8     ------> ADC3_IN6
    PA0/WKUP     ------> ADC3_IN0
    */
    GPIO_InitStruct.Pin = ARDUINO_A4_Pin|ARDUINO_A5_Pin|ARDUINO_A1_Pin|ARDUINO_A2_Pin
 8004212:	f44f 63f8 	mov.w	r3, #1984	@ 0x7c0
 8004216:	617b      	str	r3, [r7, #20]
                          |ARDUINO_A3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004218:	2303      	movs	r3, #3
 800421a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800421c:	2300      	movs	r3, #0
 800421e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8004220:	f107 0314 	add.w	r3, r7, #20
 8004224:	4619      	mov	r1, r3
 8004226:	480b      	ldr	r0, [pc, #44]	@ (8004254 <HAL_ADC_MspInit+0xac>)
 8004228:	f003 ffce 	bl	80081c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ARDUINO_A0_Pin;
 800422c:	2301      	movs	r3, #1
 800422e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004230:	2303      	movs	r3, #3
 8004232:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004234:	2300      	movs	r3, #0
 8004236:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(ARDUINO_A0_GPIO_Port, &GPIO_InitStruct);
 8004238:	f107 0314 	add.w	r3, r7, #20
 800423c:	4619      	mov	r1, r3
 800423e:	4806      	ldr	r0, [pc, #24]	@ (8004258 <HAL_ADC_MspInit+0xb0>)
 8004240:	f003 ffc2 	bl	80081c8 <HAL_GPIO_Init>

    /* USER CODE END ADC3_MspInit 1 */

  }

}
 8004244:	bf00      	nop
 8004246:	3728      	adds	r7, #40	@ 0x28
 8004248:	46bd      	mov	sp, r7
 800424a:	bd80      	pop	{r7, pc}
 800424c:	40012200 	.word	0x40012200
 8004250:	40023800 	.word	0x40023800
 8004254:	40021400 	.word	0x40021400
 8004258:	40020000 	.word	0x40020000

0800425c <HAL_CRC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 800425c:	b480      	push	{r7}
 800425e:	b085      	sub	sp, #20
 8004260:	af00      	add	r7, sp, #0
 8004262:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	4a0a      	ldr	r2, [pc, #40]	@ (8004294 <HAL_CRC_MspInit+0x38>)
 800426a:	4293      	cmp	r3, r2
 800426c:	d10b      	bne.n	8004286 <HAL_CRC_MspInit+0x2a>
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 800426e:	4b0a      	ldr	r3, [pc, #40]	@ (8004298 <HAL_CRC_MspInit+0x3c>)
 8004270:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004272:	4a09      	ldr	r2, [pc, #36]	@ (8004298 <HAL_CRC_MspInit+0x3c>)
 8004274:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004278:	6313      	str	r3, [r2, #48]	@ 0x30
 800427a:	4b07      	ldr	r3, [pc, #28]	@ (8004298 <HAL_CRC_MspInit+0x3c>)
 800427c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800427e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004282:	60fb      	str	r3, [r7, #12]
 8004284:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 8004286:	bf00      	nop
 8004288:	3714      	adds	r7, #20
 800428a:	46bd      	mov	sp, r7
 800428c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004290:	4770      	bx	lr
 8004292:	bf00      	nop
 8004294:	40023000 	.word	0x40023000
 8004298:	40023800 	.word	0x40023800

0800429c <HAL_DCMI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdcmi: DCMI handle pointer
  * @retval None
  */
void HAL_DCMI_MspInit(DCMI_HandleTypeDef* hdcmi)
{
 800429c:	b580      	push	{r7, lr}
 800429e:	b08e      	sub	sp, #56	@ 0x38
 80042a0:	af00      	add	r7, sp, #0
 80042a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80042a4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80042a8:	2200      	movs	r2, #0
 80042aa:	601a      	str	r2, [r3, #0]
 80042ac:	605a      	str	r2, [r3, #4]
 80042ae:	609a      	str	r2, [r3, #8]
 80042b0:	60da      	str	r2, [r3, #12]
 80042b2:	611a      	str	r2, [r3, #16]
  if(hdcmi->Instance==DCMI)
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	4a50      	ldr	r2, [pc, #320]	@ (80043fc <HAL_DCMI_MspInit+0x160>)
 80042ba:	4293      	cmp	r3, r2
 80042bc:	f040 809a 	bne.w	80043f4 <HAL_DCMI_MspInit+0x158>
  {
    /* USER CODE BEGIN DCMI_MspInit 0 */

    /* USER CODE END DCMI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DCMI_CLK_ENABLE();
 80042c0:	4b4f      	ldr	r3, [pc, #316]	@ (8004400 <HAL_DCMI_MspInit+0x164>)
 80042c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80042c4:	4a4e      	ldr	r2, [pc, #312]	@ (8004400 <HAL_DCMI_MspInit+0x164>)
 80042c6:	f043 0301 	orr.w	r3, r3, #1
 80042ca:	6353      	str	r3, [r2, #52]	@ 0x34
 80042cc:	4b4c      	ldr	r3, [pc, #304]	@ (8004400 <HAL_DCMI_MspInit+0x164>)
 80042ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80042d0:	f003 0301 	and.w	r3, r3, #1
 80042d4:	623b      	str	r3, [r7, #32]
 80042d6:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80042d8:	4b49      	ldr	r3, [pc, #292]	@ (8004400 <HAL_DCMI_MspInit+0x164>)
 80042da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042dc:	4a48      	ldr	r2, [pc, #288]	@ (8004400 <HAL_DCMI_MspInit+0x164>)
 80042de:	f043 0310 	orr.w	r3, r3, #16
 80042e2:	6313      	str	r3, [r2, #48]	@ 0x30
 80042e4:	4b46      	ldr	r3, [pc, #280]	@ (8004400 <HAL_DCMI_MspInit+0x164>)
 80042e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042e8:	f003 0310 	and.w	r3, r3, #16
 80042ec:	61fb      	str	r3, [r7, #28]
 80042ee:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80042f0:	4b43      	ldr	r3, [pc, #268]	@ (8004400 <HAL_DCMI_MspInit+0x164>)
 80042f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042f4:	4a42      	ldr	r2, [pc, #264]	@ (8004400 <HAL_DCMI_MspInit+0x164>)
 80042f6:	f043 0308 	orr.w	r3, r3, #8
 80042fa:	6313      	str	r3, [r2, #48]	@ 0x30
 80042fc:	4b40      	ldr	r3, [pc, #256]	@ (8004400 <HAL_DCMI_MspInit+0x164>)
 80042fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004300:	f003 0308 	and.w	r3, r3, #8
 8004304:	61bb      	str	r3, [r7, #24]
 8004306:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8004308:	4b3d      	ldr	r3, [pc, #244]	@ (8004400 <HAL_DCMI_MspInit+0x164>)
 800430a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800430c:	4a3c      	ldr	r2, [pc, #240]	@ (8004400 <HAL_DCMI_MspInit+0x164>)
 800430e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004312:	6313      	str	r3, [r2, #48]	@ 0x30
 8004314:	4b3a      	ldr	r3, [pc, #232]	@ (8004400 <HAL_DCMI_MspInit+0x164>)
 8004316:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004318:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800431c:	617b      	str	r3, [r7, #20]
 800431e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8004320:	4b37      	ldr	r3, [pc, #220]	@ (8004400 <HAL_DCMI_MspInit+0x164>)
 8004322:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004324:	4a36      	ldr	r2, [pc, #216]	@ (8004400 <HAL_DCMI_MspInit+0x164>)
 8004326:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800432a:	6313      	str	r3, [r2, #48]	@ 0x30
 800432c:	4b34      	ldr	r3, [pc, #208]	@ (8004400 <HAL_DCMI_MspInit+0x164>)
 800432e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004330:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004334:	613b      	str	r3, [r7, #16]
 8004336:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004338:	4b31      	ldr	r3, [pc, #196]	@ (8004400 <HAL_DCMI_MspInit+0x164>)
 800433a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800433c:	4a30      	ldr	r2, [pc, #192]	@ (8004400 <HAL_DCMI_MspInit+0x164>)
 800433e:	f043 0301 	orr.w	r3, r3, #1
 8004342:	6313      	str	r3, [r2, #48]	@ 0x30
 8004344:	4b2e      	ldr	r3, [pc, #184]	@ (8004400 <HAL_DCMI_MspInit+0x164>)
 8004346:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004348:	f003 0301 	and.w	r3, r3, #1
 800434c:	60fb      	str	r3, [r7, #12]
 800434e:	68fb      	ldr	r3, [r7, #12]
    PH9     ------> DCMI_D0
    PH11     ------> DCMI_D2
    PA6     ------> DCMI_PIXCLK
    PH10     ------> DCMI_D1
    */
    GPIO_InitStruct.Pin = DCMI_D6_Pin|DCMI_D7_Pin;
 8004350:	2360      	movs	r3, #96	@ 0x60
 8004352:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004354:	2302      	movs	r3, #2
 8004356:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004358:	2300      	movs	r3, #0
 800435a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800435c:	2300      	movs	r3, #0
 800435e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8004360:	230d      	movs	r3, #13
 8004362:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004364:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004368:	4619      	mov	r1, r3
 800436a:	4826      	ldr	r0, [pc, #152]	@ (8004404 <HAL_DCMI_MspInit+0x168>)
 800436c:	f003 ff2c 	bl	80081c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_D5_Pin;
 8004370:	2308      	movs	r3, #8
 8004372:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004374:	2302      	movs	r3, #2
 8004376:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004378:	2300      	movs	r3, #0
 800437a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800437c:	2300      	movs	r3, #0
 800437e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8004380:	230d      	movs	r3, #13
 8004382:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(DCMI_D5_GPIO_Port, &GPIO_InitStruct);
 8004384:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004388:	4619      	mov	r1, r3
 800438a:	481f      	ldr	r0, [pc, #124]	@ (8004408 <HAL_DCMI_MspInit+0x16c>)
 800438c:	f003 ff1c 	bl	80081c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_VSYNC_Pin;
 8004390:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004394:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004396:	2302      	movs	r3, #2
 8004398:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800439a:	2300      	movs	r3, #0
 800439c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800439e:	2300      	movs	r3, #0
 80043a0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 80043a2:	230d      	movs	r3, #13
 80043a4:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(DCMI_VSYNC_GPIO_Port, &GPIO_InitStruct);
 80043a6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80043aa:	4619      	mov	r1, r3
 80043ac:	4817      	ldr	r0, [pc, #92]	@ (800440c <HAL_DCMI_MspInit+0x170>)
 80043ae:	f003 ff0b 	bl	80081c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_D4_Pin|DCMI_D3_Pin|DCMI_D0_Pin|DCMI_D2_Pin
 80043b2:	f44f 43bc 	mov.w	r3, #24064	@ 0x5e00
 80043b6:	627b      	str	r3, [r7, #36]	@ 0x24
                          |DCMI_D1_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80043b8:	2302      	movs	r3, #2
 80043ba:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043bc:	2300      	movs	r3, #0
 80043be:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80043c0:	2300      	movs	r3, #0
 80043c2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 80043c4:	230d      	movs	r3, #13
 80043c6:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80043c8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80043cc:	4619      	mov	r1, r3
 80043ce:	4810      	ldr	r0, [pc, #64]	@ (8004410 <HAL_DCMI_MspInit+0x174>)
 80043d0:	f003 fefa 	bl	80081c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_HSYNC_Pin|GPIO_PIN_6;
 80043d4:	2350      	movs	r3, #80	@ 0x50
 80043d6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80043d8:	2302      	movs	r3, #2
 80043da:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043dc:	2300      	movs	r3, #0
 80043de:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80043e0:	2300      	movs	r3, #0
 80043e2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 80043e4:	230d      	movs	r3, #13
 80043e6:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80043e8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80043ec:	4619      	mov	r1, r3
 80043ee:	4809      	ldr	r0, [pc, #36]	@ (8004414 <HAL_DCMI_MspInit+0x178>)
 80043f0:	f003 feea 	bl	80081c8 <HAL_GPIO_Init>

    /* USER CODE END DCMI_MspInit 1 */

  }

}
 80043f4:	bf00      	nop
 80043f6:	3738      	adds	r7, #56	@ 0x38
 80043f8:	46bd      	mov	sp, r7
 80043fa:	bd80      	pop	{r7, pc}
 80043fc:	50050000 	.word	0x50050000
 8004400:	40023800 	.word	0x40023800
 8004404:	40021000 	.word	0x40021000
 8004408:	40020c00 	.word	0x40020c00
 800440c:	40021800 	.word	0x40021800
 8004410:	40021c00 	.word	0x40021c00
 8004414:	40020000 	.word	0x40020000

08004418 <HAL_DMA2D_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdma2d: DMA2D handle pointer
  * @retval None
  */
void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
 8004418:	b580      	push	{r7, lr}
 800441a:	b084      	sub	sp, #16
 800441c:	af00      	add	r7, sp, #0
 800441e:	6078      	str	r0, [r7, #4]
  if(hdma2d->Instance==DMA2D)
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	4a0d      	ldr	r2, [pc, #52]	@ (800445c <HAL_DMA2D_MspInit+0x44>)
 8004426:	4293      	cmp	r3, r2
 8004428:	d113      	bne.n	8004452 <HAL_DMA2D_MspInit+0x3a>
  {
    /* USER CODE BEGIN DMA2D_MspInit 0 */

    /* USER CODE END DMA2D_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 800442a:	4b0d      	ldr	r3, [pc, #52]	@ (8004460 <HAL_DMA2D_MspInit+0x48>)
 800442c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800442e:	4a0c      	ldr	r2, [pc, #48]	@ (8004460 <HAL_DMA2D_MspInit+0x48>)
 8004430:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004434:	6313      	str	r3, [r2, #48]	@ 0x30
 8004436:	4b0a      	ldr	r3, [pc, #40]	@ (8004460 <HAL_DMA2D_MspInit+0x48>)
 8004438:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800443a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800443e:	60fb      	str	r3, [r7, #12]
 8004440:	68fb      	ldr	r3, [r7, #12]
    /* DMA2D interrupt Init */
    HAL_NVIC_SetPriority(DMA2D_IRQn, 5, 0);
 8004442:	2200      	movs	r2, #0
 8004444:	2105      	movs	r1, #5
 8004446:	205a      	movs	r0, #90	@ 0x5a
 8004448:	f002 fb7a 	bl	8006b40 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 800444c:	205a      	movs	r0, #90	@ 0x5a
 800444e:	f002 fb93 	bl	8006b78 <HAL_NVIC_EnableIRQ>

    /* USER CODE END DMA2D_MspInit 1 */

  }

}
 8004452:	bf00      	nop
 8004454:	3710      	adds	r7, #16
 8004456:	46bd      	mov	sp, r7
 8004458:	bd80      	pop	{r7, pc}
 800445a:	bf00      	nop
 800445c:	4002b000 	.word	0x4002b000
 8004460:	40023800 	.word	0x40023800

08004464 <HAL_ETH_MspInit>:
  * This function configures the hardware resources used in this example
  * @param heth: ETH handle pointer
  * @retval None
  */
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8004464:	b580      	push	{r7, lr}
 8004466:	b08e      	sub	sp, #56	@ 0x38
 8004468:	af00      	add	r7, sp, #0
 800446a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800446c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004470:	2200      	movs	r2, #0
 8004472:	601a      	str	r2, [r3, #0]
 8004474:	605a      	str	r2, [r3, #4]
 8004476:	609a      	str	r2, [r3, #8]
 8004478:	60da      	str	r2, [r3, #12]
 800447a:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	4a3f      	ldr	r2, [pc, #252]	@ (8004580 <HAL_ETH_MspInit+0x11c>)
 8004482:	4293      	cmp	r3, r2
 8004484:	d178      	bne.n	8004578 <HAL_ETH_MspInit+0x114>
  {
    /* USER CODE BEGIN ETH_MspInit 0 */

    /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8004486:	4b3f      	ldr	r3, [pc, #252]	@ (8004584 <HAL_ETH_MspInit+0x120>)
 8004488:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800448a:	4a3e      	ldr	r2, [pc, #248]	@ (8004584 <HAL_ETH_MspInit+0x120>)
 800448c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004490:	6313      	str	r3, [r2, #48]	@ 0x30
 8004492:	4b3c      	ldr	r3, [pc, #240]	@ (8004584 <HAL_ETH_MspInit+0x120>)
 8004494:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004496:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800449a:	623b      	str	r3, [r7, #32]
 800449c:	6a3b      	ldr	r3, [r7, #32]
 800449e:	4b39      	ldr	r3, [pc, #228]	@ (8004584 <HAL_ETH_MspInit+0x120>)
 80044a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044a2:	4a38      	ldr	r2, [pc, #224]	@ (8004584 <HAL_ETH_MspInit+0x120>)
 80044a4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80044a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80044aa:	4b36      	ldr	r3, [pc, #216]	@ (8004584 <HAL_ETH_MspInit+0x120>)
 80044ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044ae:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80044b2:	61fb      	str	r3, [r7, #28]
 80044b4:	69fb      	ldr	r3, [r7, #28]
 80044b6:	4b33      	ldr	r3, [pc, #204]	@ (8004584 <HAL_ETH_MspInit+0x120>)
 80044b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044ba:	4a32      	ldr	r2, [pc, #200]	@ (8004584 <HAL_ETH_MspInit+0x120>)
 80044bc:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80044c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80044c2:	4b30      	ldr	r3, [pc, #192]	@ (8004584 <HAL_ETH_MspInit+0x120>)
 80044c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044c6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80044ca:	61bb      	str	r3, [r7, #24]
 80044cc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 80044ce:	4b2d      	ldr	r3, [pc, #180]	@ (8004584 <HAL_ETH_MspInit+0x120>)
 80044d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044d2:	4a2c      	ldr	r2, [pc, #176]	@ (8004584 <HAL_ETH_MspInit+0x120>)
 80044d4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80044d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80044da:	4b2a      	ldr	r3, [pc, #168]	@ (8004584 <HAL_ETH_MspInit+0x120>)
 80044dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80044e2:	617b      	str	r3, [r7, #20]
 80044e4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80044e6:	4b27      	ldr	r3, [pc, #156]	@ (8004584 <HAL_ETH_MspInit+0x120>)
 80044e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044ea:	4a26      	ldr	r2, [pc, #152]	@ (8004584 <HAL_ETH_MspInit+0x120>)
 80044ec:	f043 0304 	orr.w	r3, r3, #4
 80044f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80044f2:	4b24      	ldr	r3, [pc, #144]	@ (8004584 <HAL_ETH_MspInit+0x120>)
 80044f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044f6:	f003 0304 	and.w	r3, r3, #4
 80044fa:	613b      	str	r3, [r7, #16]
 80044fc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80044fe:	4b21      	ldr	r3, [pc, #132]	@ (8004584 <HAL_ETH_MspInit+0x120>)
 8004500:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004502:	4a20      	ldr	r2, [pc, #128]	@ (8004584 <HAL_ETH_MspInit+0x120>)
 8004504:	f043 0301 	orr.w	r3, r3, #1
 8004508:	6313      	str	r3, [r2, #48]	@ 0x30
 800450a:	4b1e      	ldr	r3, [pc, #120]	@ (8004584 <HAL_ETH_MspInit+0x120>)
 800450c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800450e:	f003 0301 	and.w	r3, r3, #1
 8004512:	60fb      	str	r3, [r7, #12]
 8004514:	68fb      	ldr	r3, [r7, #12]
    PC4     ------> ETH_RXD0
    PA2     ------> ETH_MDIO
    PC5     ------> ETH_RXD1
    PA7     ------> ETH_CRS_DV
    */
    GPIO_InitStruct.Pin = RMII_TXD1_Pin|RMII_TXD0_Pin|RMII_TX_EN_Pin;
 8004516:	f44f 43d0 	mov.w	r3, #26624	@ 0x6800
 800451a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800451c:	2302      	movs	r3, #2
 800451e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004520:	2300      	movs	r3, #0
 8004522:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004524:	2303      	movs	r3, #3
 8004526:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8004528:	230b      	movs	r3, #11
 800452a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800452c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004530:	4619      	mov	r1, r3
 8004532:	4815      	ldr	r0, [pc, #84]	@ (8004588 <HAL_ETH_MspInit+0x124>)
 8004534:	f003 fe48 	bl	80081c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8004538:	2332      	movs	r3, #50	@ 0x32
 800453a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800453c:	2302      	movs	r3, #2
 800453e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004540:	2300      	movs	r3, #0
 8004542:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004544:	2303      	movs	r3, #3
 8004546:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8004548:	230b      	movs	r3, #11
 800454a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800454c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004550:	4619      	mov	r1, r3
 8004552:	480e      	ldr	r0, [pc, #56]	@ (800458c <HAL_ETH_MspInit+0x128>)
 8004554:	f003 fe38 	bl	80081c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8004558:	2386      	movs	r3, #134	@ 0x86
 800455a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800455c:	2302      	movs	r3, #2
 800455e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004560:	2300      	movs	r3, #0
 8004562:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004564:	2303      	movs	r3, #3
 8004566:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8004568:	230b      	movs	r3, #11
 800456a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800456c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004570:	4619      	mov	r1, r3
 8004572:	4807      	ldr	r0, [pc, #28]	@ (8004590 <HAL_ETH_MspInit+0x12c>)
 8004574:	f003 fe28 	bl	80081c8 <HAL_GPIO_Init>

    /* USER CODE END ETH_MspInit 1 */

  }

}
 8004578:	bf00      	nop
 800457a:	3738      	adds	r7, #56	@ 0x38
 800457c:	46bd      	mov	sp, r7
 800457e:	bd80      	pop	{r7, pc}
 8004580:	40028000 	.word	0x40028000
 8004584:	40023800 	.word	0x40023800
 8004588:	40021800 	.word	0x40021800
 800458c:	40020800 	.word	0x40020800
 8004590:	40020000 	.word	0x40020000

08004594 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004594:	b580      	push	{r7, lr}
 8004596:	b0ac      	sub	sp, #176	@ 0xb0
 8004598:	af00      	add	r7, sp, #0
 800459a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800459c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80045a0:	2200      	movs	r2, #0
 80045a2:	601a      	str	r2, [r3, #0]
 80045a4:	605a      	str	r2, [r3, #4]
 80045a6:	609a      	str	r2, [r3, #8]
 80045a8:	60da      	str	r2, [r3, #12]
 80045aa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80045ac:	f107 0318 	add.w	r3, r7, #24
 80045b0:	2284      	movs	r2, #132	@ 0x84
 80045b2:	2100      	movs	r1, #0
 80045b4:	4618      	mov	r0, r3
 80045b6:	f013 fb4d 	bl	8017c54 <memset>
  if(hi2c->Instance==I2C1)
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	4a44      	ldr	r2, [pc, #272]	@ (80046d0 <HAL_I2C_MspInit+0x13c>)
 80045c0:	4293      	cmp	r3, r2
 80045c2:	d13d      	bne.n	8004640 <HAL_I2C_MspInit+0xac>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80045c4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80045c8:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80045ca:	2300      	movs	r3, #0
 80045cc:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80045ce:	f107 0318 	add.w	r3, r7, #24
 80045d2:	4618      	mov	r0, r3
 80045d4:	f006 ffa0 	bl	800b518 <HAL_RCCEx_PeriphCLKConfig>
 80045d8:	4603      	mov	r3, r0
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d001      	beq.n	80045e2 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 80045de:	f7ff fd49 	bl	8004074 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80045e2:	4b3c      	ldr	r3, [pc, #240]	@ (80046d4 <HAL_I2C_MspInit+0x140>)
 80045e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045e6:	4a3b      	ldr	r2, [pc, #236]	@ (80046d4 <HAL_I2C_MspInit+0x140>)
 80045e8:	f043 0302 	orr.w	r3, r3, #2
 80045ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80045ee:	4b39      	ldr	r3, [pc, #228]	@ (80046d4 <HAL_I2C_MspInit+0x140>)
 80045f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045f2:	f003 0302 	and.w	r3, r3, #2
 80045f6:	617b      	str	r3, [r7, #20]
 80045f8:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = ARDUINO_SCL_D15_Pin|ARDUINO_SDA_D14_Pin;
 80045fa:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80045fe:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004602:	2312      	movs	r3, #18
 8004604:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004608:	2301      	movs	r3, #1
 800460a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800460e:	2300      	movs	r3, #0
 8004610:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004614:	2304      	movs	r3, #4
 8004616:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800461a:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800461e:	4619      	mov	r1, r3
 8004620:	482d      	ldr	r0, [pc, #180]	@ (80046d8 <HAL_I2C_MspInit+0x144>)
 8004622:	f003 fdd1 	bl	80081c8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004626:	4b2b      	ldr	r3, [pc, #172]	@ (80046d4 <HAL_I2C_MspInit+0x140>)
 8004628:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800462a:	4a2a      	ldr	r2, [pc, #168]	@ (80046d4 <HAL_I2C_MspInit+0x140>)
 800462c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004630:	6413      	str	r3, [r2, #64]	@ 0x40
 8004632:	4b28      	ldr	r3, [pc, #160]	@ (80046d4 <HAL_I2C_MspInit+0x140>)
 8004634:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004636:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800463a:	613b      	str	r3, [r7, #16]
 800463c:	693b      	ldr	r3, [r7, #16]
    /* USER CODE BEGIN I2C3_MspInit 1 */

    /* USER CODE END I2C3_MspInit 1 */
  }

}
 800463e:	e042      	b.n	80046c6 <HAL_I2C_MspInit+0x132>
  else if(hi2c->Instance==I2C3)
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	4a25      	ldr	r2, [pc, #148]	@ (80046dc <HAL_I2C_MspInit+0x148>)
 8004646:	4293      	cmp	r3, r2
 8004648:	d13d      	bne.n	80046c6 <HAL_I2C_MspInit+0x132>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 800464a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800464e:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 8004650:	2300      	movs	r3, #0
 8004652:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004656:	f107 0318 	add.w	r3, r7, #24
 800465a:	4618      	mov	r0, r3
 800465c:	f006 ff5c 	bl	800b518 <HAL_RCCEx_PeriphCLKConfig>
 8004660:	4603      	mov	r3, r0
 8004662:	2b00      	cmp	r3, #0
 8004664:	d001      	beq.n	800466a <HAL_I2C_MspInit+0xd6>
      Error_Handler();
 8004666:	f7ff fd05 	bl	8004074 <Error_Handler>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 800466a:	4b1a      	ldr	r3, [pc, #104]	@ (80046d4 <HAL_I2C_MspInit+0x140>)
 800466c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800466e:	4a19      	ldr	r2, [pc, #100]	@ (80046d4 <HAL_I2C_MspInit+0x140>)
 8004670:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004674:	6313      	str	r3, [r2, #48]	@ 0x30
 8004676:	4b17      	ldr	r3, [pc, #92]	@ (80046d4 <HAL_I2C_MspInit+0x140>)
 8004678:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800467a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800467e:	60fb      	str	r3, [r7, #12]
 8004680:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LCD_SCL_Pin|LCD_SDA_Pin;
 8004682:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8004686:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800468a:	2312      	movs	r3, #18
 800468c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004690:	2301      	movs	r3, #1
 8004692:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004696:	2303      	movs	r3, #3
 8004698:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800469c:	2304      	movs	r3, #4
 800469e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80046a2:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80046a6:	4619      	mov	r1, r3
 80046a8:	480d      	ldr	r0, [pc, #52]	@ (80046e0 <HAL_I2C_MspInit+0x14c>)
 80046aa:	f003 fd8d 	bl	80081c8 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 80046ae:	4b09      	ldr	r3, [pc, #36]	@ (80046d4 <HAL_I2C_MspInit+0x140>)
 80046b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046b2:	4a08      	ldr	r2, [pc, #32]	@ (80046d4 <HAL_I2C_MspInit+0x140>)
 80046b4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80046b8:	6413      	str	r3, [r2, #64]	@ 0x40
 80046ba:	4b06      	ldr	r3, [pc, #24]	@ (80046d4 <HAL_I2C_MspInit+0x140>)
 80046bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046be:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80046c2:	60bb      	str	r3, [r7, #8]
 80046c4:	68bb      	ldr	r3, [r7, #8]
}
 80046c6:	bf00      	nop
 80046c8:	37b0      	adds	r7, #176	@ 0xb0
 80046ca:	46bd      	mov	sp, r7
 80046cc:	bd80      	pop	{r7, pc}
 80046ce:	bf00      	nop
 80046d0:	40005400 	.word	0x40005400
 80046d4:	40023800 	.word	0x40023800
 80046d8:	40020400 	.word	0x40020400
 80046dc:	40005c00 	.word	0x40005c00
 80046e0:	40021c00 	.word	0x40021c00

080046e4 <HAL_LTDC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hltdc: LTDC handle pointer
  * @retval None
  */
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 80046e4:	b580      	push	{r7, lr}
 80046e6:	b08e      	sub	sp, #56	@ 0x38
 80046e8:	af00      	add	r7, sp, #0
 80046ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80046ec:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80046f0:	2200      	movs	r2, #0
 80046f2:	601a      	str	r2, [r3, #0]
 80046f4:	605a      	str	r2, [r3, #4]
 80046f6:	609a      	str	r2, [r3, #8]
 80046f8:	60da      	str	r2, [r3, #12]
 80046fa:	611a      	str	r2, [r3, #16]
  if(hltdc->Instance==LTDC)
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	4a55      	ldr	r2, [pc, #340]	@ (8004858 <HAL_LTDC_MspInit+0x174>)
 8004702:	4293      	cmp	r3, r2
 8004704:	f040 80a3 	bne.w	800484e <HAL_LTDC_MspInit+0x16a>
  {
    /* USER CODE BEGIN LTDC_MspInit 0 */

    /* USER CODE END LTDC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 8004708:	4b54      	ldr	r3, [pc, #336]	@ (800485c <HAL_LTDC_MspInit+0x178>)
 800470a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800470c:	4a53      	ldr	r2, [pc, #332]	@ (800485c <HAL_LTDC_MspInit+0x178>)
 800470e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004712:	6453      	str	r3, [r2, #68]	@ 0x44
 8004714:	4b51      	ldr	r3, [pc, #324]	@ (800485c <HAL_LTDC_MspInit+0x178>)
 8004716:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004718:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800471c:	623b      	str	r3, [r7, #32]
 800471e:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8004720:	4b4e      	ldr	r3, [pc, #312]	@ (800485c <HAL_LTDC_MspInit+0x178>)
 8004722:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004724:	4a4d      	ldr	r2, [pc, #308]	@ (800485c <HAL_LTDC_MspInit+0x178>)
 8004726:	f043 0310 	orr.w	r3, r3, #16
 800472a:	6313      	str	r3, [r2, #48]	@ 0x30
 800472c:	4b4b      	ldr	r3, [pc, #300]	@ (800485c <HAL_LTDC_MspInit+0x178>)
 800472e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004730:	f003 0310 	and.w	r3, r3, #16
 8004734:	61fb      	str	r3, [r7, #28]
 8004736:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOJ_CLK_ENABLE();
 8004738:	4b48      	ldr	r3, [pc, #288]	@ (800485c <HAL_LTDC_MspInit+0x178>)
 800473a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800473c:	4a47      	ldr	r2, [pc, #284]	@ (800485c <HAL_LTDC_MspInit+0x178>)
 800473e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004742:	6313      	str	r3, [r2, #48]	@ 0x30
 8004744:	4b45      	ldr	r3, [pc, #276]	@ (800485c <HAL_LTDC_MspInit+0x178>)
 8004746:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004748:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800474c:	61bb      	str	r3, [r7, #24]
 800474e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOK_CLK_ENABLE();
 8004750:	4b42      	ldr	r3, [pc, #264]	@ (800485c <HAL_LTDC_MspInit+0x178>)
 8004752:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004754:	4a41      	ldr	r2, [pc, #260]	@ (800485c <HAL_LTDC_MspInit+0x178>)
 8004756:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800475a:	6313      	str	r3, [r2, #48]	@ 0x30
 800475c:	4b3f      	ldr	r3, [pc, #252]	@ (800485c <HAL_LTDC_MspInit+0x178>)
 800475e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004760:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004764:	617b      	str	r3, [r7, #20]
 8004766:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8004768:	4b3c      	ldr	r3, [pc, #240]	@ (800485c <HAL_LTDC_MspInit+0x178>)
 800476a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800476c:	4a3b      	ldr	r2, [pc, #236]	@ (800485c <HAL_LTDC_MspInit+0x178>)
 800476e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004772:	6313      	str	r3, [r2, #48]	@ 0x30
 8004774:	4b39      	ldr	r3, [pc, #228]	@ (800485c <HAL_LTDC_MspInit+0x178>)
 8004776:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004778:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800477c:	613b      	str	r3, [r7, #16]
 800477e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8004780:	4b36      	ldr	r3, [pc, #216]	@ (800485c <HAL_LTDC_MspInit+0x178>)
 8004782:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004784:	4a35      	ldr	r2, [pc, #212]	@ (800485c <HAL_LTDC_MspInit+0x178>)
 8004786:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800478a:	6313      	str	r3, [r2, #48]	@ 0x30
 800478c:	4b33      	ldr	r3, [pc, #204]	@ (800485c <HAL_LTDC_MspInit+0x178>)
 800478e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004790:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004794:	60fb      	str	r3, [r7, #12]
 8004796:	68fb      	ldr	r3, [r7, #12]
    PJ3     ------> LTDC_R4
    PJ2     ------> LTDC_R3
    PJ0     ------> LTDC_R1
    PJ1     ------> LTDC_R2
    */
    GPIO_InitStruct.Pin = LCD_B0_Pin;
 8004798:	2310      	movs	r3, #16
 800479a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800479c:	2302      	movs	r3, #2
 800479e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047a0:	2300      	movs	r3, #0
 80047a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80047a4:	2300      	movs	r3, #0
 80047a6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80047a8:	230e      	movs	r3, #14
 80047aa:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(LCD_B0_GPIO_Port, &GPIO_InitStruct);
 80047ac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80047b0:	4619      	mov	r1, r3
 80047b2:	482b      	ldr	r0, [pc, #172]	@ (8004860 <HAL_LTDC_MspInit+0x17c>)
 80047b4:	f003 fd08 	bl	80081c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_B1_Pin|LCD_B2_Pin|LCD_B3_Pin|LCD_G4_Pin
 80047b8:	f64e 73ff 	movw	r3, #61439	@ 0xefff
 80047bc:	627b      	str	r3, [r7, #36]	@ 0x24
                          |LCD_G1_Pin|LCD_G3_Pin|LCD_G0_Pin|LCD_G2_Pin
                          |LCD_R7_Pin|LCD_R5_Pin|LCD_R6_Pin|LCD_R4_Pin
                          |LCD_R3_Pin|LCD_R1_Pin|LCD_R2_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80047be:	2302      	movs	r3, #2
 80047c0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047c2:	2300      	movs	r3, #0
 80047c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80047c6:	2300      	movs	r3, #0
 80047c8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80047ca:	230e      	movs	r3, #14
 80047cc:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 80047ce:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80047d2:	4619      	mov	r1, r3
 80047d4:	4823      	ldr	r0, [pc, #140]	@ (8004864 <HAL_LTDC_MspInit+0x180>)
 80047d6:	f003 fcf7 	bl	80081c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_DE_Pin|LCD_B7_Pin|LCD_B6_Pin|LCD_B5_Pin
 80047da:	23f7      	movs	r3, #247	@ 0xf7
 80047dc:	627b      	str	r3, [r7, #36]	@ 0x24
                          |LCD_G6_Pin|LCD_G7_Pin|LCD_G5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80047de:	2302      	movs	r3, #2
 80047e0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047e2:	2300      	movs	r3, #0
 80047e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80047e6:	2300      	movs	r3, #0
 80047e8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80047ea:	230e      	movs	r3, #14
 80047ec:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 80047ee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80047f2:	4619      	mov	r1, r3
 80047f4:	481c      	ldr	r0, [pc, #112]	@ (8004868 <HAL_LTDC_MspInit+0x184>)
 80047f6:	f003 fce7 	bl	80081c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_B4_Pin;
 80047fa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80047fe:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004800:	2302      	movs	r3, #2
 8004802:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004804:	2300      	movs	r3, #0
 8004806:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004808:	2300      	movs	r3, #0
 800480a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 800480c:	2309      	movs	r3, #9
 800480e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(LCD_B4_GPIO_Port, &GPIO_InitStruct);
 8004810:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004814:	4619      	mov	r1, r3
 8004816:	4815      	ldr	r0, [pc, #84]	@ (800486c <HAL_LTDC_MspInit+0x188>)
 8004818:	f003 fcd6 	bl	80081c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_HSYNC_Pin|LCD_VSYNC_Pin|LCD_R0_Pin|LCD_CLK_Pin;
 800481c:	f44f 4346 	mov.w	r3, #50688	@ 0xc600
 8004820:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004822:	2302      	movs	r3, #2
 8004824:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004826:	2300      	movs	r3, #0
 8004828:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800482a:	2300      	movs	r3, #0
 800482c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800482e:	230e      	movs	r3, #14
 8004830:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8004832:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004836:	4619      	mov	r1, r3
 8004838:	480d      	ldr	r0, [pc, #52]	@ (8004870 <HAL_LTDC_MspInit+0x18c>)
 800483a:	f003 fcc5 	bl	80081c8 <HAL_GPIO_Init>

    /* LTDC interrupt Init */
    HAL_NVIC_SetPriority(LTDC_IRQn, 5, 0);
 800483e:	2200      	movs	r2, #0
 8004840:	2105      	movs	r1, #5
 8004842:	2058      	movs	r0, #88	@ 0x58
 8004844:	f002 f97c 	bl	8006b40 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LTDC_IRQn);
 8004848:	2058      	movs	r0, #88	@ 0x58
 800484a:	f002 f995 	bl	8006b78 <HAL_NVIC_EnableIRQ>

    /* USER CODE END LTDC_MspInit 1 */

  }

}
 800484e:	bf00      	nop
 8004850:	3738      	adds	r7, #56	@ 0x38
 8004852:	46bd      	mov	sp, r7
 8004854:	bd80      	pop	{r7, pc}
 8004856:	bf00      	nop
 8004858:	40016800 	.word	0x40016800
 800485c:	40023800 	.word	0x40023800
 8004860:	40021000 	.word	0x40021000
 8004864:	40022400 	.word	0x40022400
 8004868:	40022800 	.word	0x40022800
 800486c:	40021800 	.word	0x40021800
 8004870:	40022000 	.word	0x40022000

08004874 <HAL_QSPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hqspi: QSPI handle pointer
  * @retval None
  */
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 8004874:	b580      	push	{r7, lr}
 8004876:	b08c      	sub	sp, #48	@ 0x30
 8004878:	af00      	add	r7, sp, #0
 800487a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800487c:	f107 031c 	add.w	r3, r7, #28
 8004880:	2200      	movs	r2, #0
 8004882:	601a      	str	r2, [r3, #0]
 8004884:	605a      	str	r2, [r3, #4]
 8004886:	609a      	str	r2, [r3, #8]
 8004888:	60da      	str	r2, [r3, #12]
 800488a:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	4a3b      	ldr	r2, [pc, #236]	@ (8004980 <HAL_QSPI_MspInit+0x10c>)
 8004892:	4293      	cmp	r3, r2
 8004894:	d170      	bne.n	8004978 <HAL_QSPI_MspInit+0x104>
  {
    /* USER CODE BEGIN QUADSPI_MspInit 0 */

    /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8004896:	4b3b      	ldr	r3, [pc, #236]	@ (8004984 <HAL_QSPI_MspInit+0x110>)
 8004898:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800489a:	4a3a      	ldr	r2, [pc, #232]	@ (8004984 <HAL_QSPI_MspInit+0x110>)
 800489c:	f043 0302 	orr.w	r3, r3, #2
 80048a0:	6393      	str	r3, [r2, #56]	@ 0x38
 80048a2:	4b38      	ldr	r3, [pc, #224]	@ (8004984 <HAL_QSPI_MspInit+0x110>)
 80048a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048a6:	f003 0302 	and.w	r3, r3, #2
 80048aa:	61bb      	str	r3, [r7, #24]
 80048ac:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80048ae:	4b35      	ldr	r3, [pc, #212]	@ (8004984 <HAL_QSPI_MspInit+0x110>)
 80048b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048b2:	4a34      	ldr	r2, [pc, #208]	@ (8004984 <HAL_QSPI_MspInit+0x110>)
 80048b4:	f043 0310 	orr.w	r3, r3, #16
 80048b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80048ba:	4b32      	ldr	r3, [pc, #200]	@ (8004984 <HAL_QSPI_MspInit+0x110>)
 80048bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048be:	f003 0310 	and.w	r3, r3, #16
 80048c2:	617b      	str	r3, [r7, #20]
 80048c4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80048c6:	4b2f      	ldr	r3, [pc, #188]	@ (8004984 <HAL_QSPI_MspInit+0x110>)
 80048c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048ca:	4a2e      	ldr	r2, [pc, #184]	@ (8004984 <HAL_QSPI_MspInit+0x110>)
 80048cc:	f043 0302 	orr.w	r3, r3, #2
 80048d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80048d2:	4b2c      	ldr	r3, [pc, #176]	@ (8004984 <HAL_QSPI_MspInit+0x110>)
 80048d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048d6:	f003 0302 	and.w	r3, r3, #2
 80048da:	613b      	str	r3, [r7, #16]
 80048dc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80048de:	4b29      	ldr	r3, [pc, #164]	@ (8004984 <HAL_QSPI_MspInit+0x110>)
 80048e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048e2:	4a28      	ldr	r2, [pc, #160]	@ (8004984 <HAL_QSPI_MspInit+0x110>)
 80048e4:	f043 0308 	orr.w	r3, r3, #8
 80048e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80048ea:	4b26      	ldr	r3, [pc, #152]	@ (8004984 <HAL_QSPI_MspInit+0x110>)
 80048ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048ee:	f003 0308 	and.w	r3, r3, #8
 80048f2:	60fb      	str	r3, [r7, #12]
 80048f4:	68fb      	ldr	r3, [r7, #12]
    PB2     ------> QUADSPI_CLK
    PD12     ------> QUADSPI_BK1_IO1
    PD13     ------> QUADSPI_BK1_IO3
    PD11     ------> QUADSPI_BK1_IO0
    */
    GPIO_InitStruct.Pin = QSPI_D2_Pin;
 80048f6:	2304      	movs	r3, #4
 80048f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80048fa:	2302      	movs	r3, #2
 80048fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048fe:	2300      	movs	r3, #0
 8004900:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004902:	2303      	movs	r3, #3
 8004904:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8004906:	2309      	movs	r3, #9
 8004908:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(QSPI_D2_GPIO_Port, &GPIO_InitStruct);
 800490a:	f107 031c 	add.w	r3, r7, #28
 800490e:	4619      	mov	r1, r3
 8004910:	481d      	ldr	r0, [pc, #116]	@ (8004988 <HAL_QSPI_MspInit+0x114>)
 8004912:	f003 fc59 	bl	80081c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QSPI_NCS_Pin;
 8004916:	2340      	movs	r3, #64	@ 0x40
 8004918:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800491a:	2302      	movs	r3, #2
 800491c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800491e:	2300      	movs	r3, #0
 8004920:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004922:	2303      	movs	r3, #3
 8004924:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8004926:	230a      	movs	r3, #10
 8004928:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(QSPI_NCS_GPIO_Port, &GPIO_InitStruct);
 800492a:	f107 031c 	add.w	r3, r7, #28
 800492e:	4619      	mov	r1, r3
 8004930:	4816      	ldr	r0, [pc, #88]	@ (800498c <HAL_QSPI_MspInit+0x118>)
 8004932:	f003 fc49 	bl	80081c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004936:	2304      	movs	r3, #4
 8004938:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800493a:	2302      	movs	r3, #2
 800493c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800493e:	2300      	movs	r3, #0
 8004940:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004942:	2303      	movs	r3, #3
 8004944:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8004946:	2309      	movs	r3, #9
 8004948:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800494a:	f107 031c 	add.w	r3, r7, #28
 800494e:	4619      	mov	r1, r3
 8004950:	480e      	ldr	r0, [pc, #56]	@ (800498c <HAL_QSPI_MspInit+0x118>)
 8004952:	f003 fc39 	bl	80081c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QSPI_D1_Pin|QSPI_D3_Pin|QSPI_D0_Pin;
 8004956:	f44f 5360 	mov.w	r3, #14336	@ 0x3800
 800495a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800495c:	2302      	movs	r3, #2
 800495e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004960:	2300      	movs	r3, #0
 8004962:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004964:	2303      	movs	r3, #3
 8004966:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8004968:	2309      	movs	r3, #9
 800496a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800496c:	f107 031c 	add.w	r3, r7, #28
 8004970:	4619      	mov	r1, r3
 8004972:	4807      	ldr	r0, [pc, #28]	@ (8004990 <HAL_QSPI_MspInit+0x11c>)
 8004974:	f003 fc28 	bl	80081c8 <HAL_GPIO_Init>

    /* USER CODE END QUADSPI_MspInit 1 */

  }

}
 8004978:	bf00      	nop
 800497a:	3730      	adds	r7, #48	@ 0x30
 800497c:	46bd      	mov	sp, r7
 800497e:	bd80      	pop	{r7, pc}
 8004980:	a0001000 	.word	0xa0001000
 8004984:	40023800 	.word	0x40023800
 8004988:	40021000 	.word	0x40021000
 800498c:	40020400 	.word	0x40020400
 8004990:	40020c00 	.word	0x40020c00

08004994 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8004994:	b580      	push	{r7, lr}
 8004996:	b0a4      	sub	sp, #144	@ 0x90
 8004998:	af00      	add	r7, sp, #0
 800499a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800499c:	f107 030c 	add.w	r3, r7, #12
 80049a0:	2284      	movs	r2, #132	@ 0x84
 80049a2:	2100      	movs	r1, #0
 80049a4:	4618      	mov	r0, r3
 80049a6:	f013 f955 	bl	8017c54 <memset>
  if(hrtc->Instance==RTC)
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	4a0e      	ldr	r2, [pc, #56]	@ (80049e8 <HAL_RTC_MspInit+0x54>)
 80049b0:	4293      	cmp	r3, r2
 80049b2:	d114      	bne.n	80049de <HAL_RTC_MspInit+0x4a>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80049b4:	2320      	movs	r3, #32
 80049b6:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80049b8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80049bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80049be:	f107 030c 	add.w	r3, r7, #12
 80049c2:	4618      	mov	r0, r3
 80049c4:	f006 fda8 	bl	800b518 <HAL_RCCEx_PeriphCLKConfig>
 80049c8:	4603      	mov	r3, r0
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d001      	beq.n	80049d2 <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 80049ce:	f7ff fb51 	bl	8004074 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80049d2:	4b06      	ldr	r3, [pc, #24]	@ (80049ec <HAL_RTC_MspInit+0x58>)
 80049d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80049d6:	4a05      	ldr	r2, [pc, #20]	@ (80049ec <HAL_RTC_MspInit+0x58>)
 80049d8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80049dc:	6713      	str	r3, [r2, #112]	@ 0x70

    /* USER CODE END RTC_MspInit 1 */

  }

}
 80049de:	bf00      	nop
 80049e0:	3790      	adds	r7, #144	@ 0x90
 80049e2:	46bd      	mov	sp, r7
 80049e4:	bd80      	pop	{r7, pc}
 80049e6:	bf00      	nop
 80049e8:	40002800 	.word	0x40002800
 80049ec:	40023800 	.word	0x40023800

080049f0 <HAL_SD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hsd: SD handle pointer
  * @retval None
  */
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 80049f0:	b580      	push	{r7, lr}
 80049f2:	b08a      	sub	sp, #40	@ 0x28
 80049f4:	af00      	add	r7, sp, #0
 80049f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80049f8:	f107 0314 	add.w	r3, r7, #20
 80049fc:	2200      	movs	r2, #0
 80049fe:	601a      	str	r2, [r3, #0]
 8004a00:	605a      	str	r2, [r3, #4]
 8004a02:	609a      	str	r2, [r3, #8]
 8004a04:	60da      	str	r2, [r3, #12]
 8004a06:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDMMC1)
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	4a25      	ldr	r2, [pc, #148]	@ (8004aa4 <HAL_SD_MspInit+0xb4>)
 8004a0e:	4293      	cmp	r3, r2
 8004a10:	d144      	bne.n	8004a9c <HAL_SD_MspInit+0xac>
  {
    /* USER CODE BEGIN SDMMC1_MspInit 0 */

    /* USER CODE END SDMMC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 8004a12:	4b25      	ldr	r3, [pc, #148]	@ (8004aa8 <HAL_SD_MspInit+0xb8>)
 8004a14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a16:	4a24      	ldr	r2, [pc, #144]	@ (8004aa8 <HAL_SD_MspInit+0xb8>)
 8004a18:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8004a1c:	6453      	str	r3, [r2, #68]	@ 0x44
 8004a1e:	4b22      	ldr	r3, [pc, #136]	@ (8004aa8 <HAL_SD_MspInit+0xb8>)
 8004a20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a22:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004a26:	613b      	str	r3, [r7, #16]
 8004a28:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004a2a:	4b1f      	ldr	r3, [pc, #124]	@ (8004aa8 <HAL_SD_MspInit+0xb8>)
 8004a2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a2e:	4a1e      	ldr	r2, [pc, #120]	@ (8004aa8 <HAL_SD_MspInit+0xb8>)
 8004a30:	f043 0304 	orr.w	r3, r3, #4
 8004a34:	6313      	str	r3, [r2, #48]	@ 0x30
 8004a36:	4b1c      	ldr	r3, [pc, #112]	@ (8004aa8 <HAL_SD_MspInit+0xb8>)
 8004a38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a3a:	f003 0304 	and.w	r3, r3, #4
 8004a3e:	60fb      	str	r3, [r7, #12]
 8004a40:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004a42:	4b19      	ldr	r3, [pc, #100]	@ (8004aa8 <HAL_SD_MspInit+0xb8>)
 8004a44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a46:	4a18      	ldr	r2, [pc, #96]	@ (8004aa8 <HAL_SD_MspInit+0xb8>)
 8004a48:	f043 0308 	orr.w	r3, r3, #8
 8004a4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8004a4e:	4b16      	ldr	r3, [pc, #88]	@ (8004aa8 <HAL_SD_MspInit+0xb8>)
 8004a50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a52:	f003 0308 	and.w	r3, r3, #8
 8004a56:	60bb      	str	r3, [r7, #8]
 8004a58:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDMMC1_D2
    PD2     ------> SDMMC1_CMD
    PC9     ------> SDMMC1_D1
    PC8     ------> SDMMC1_D0
    */
    GPIO_InitStruct.Pin = SDMMC_CK_Pin|SDMMC_D3_Pin|SDMMC_D2_Pin|GPIO_PIN_9
 8004a5a:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 8004a5e:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_8;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a60:	2302      	movs	r3, #2
 8004a62:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a64:	2300      	movs	r3, #0
 8004a66:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004a68:	2303      	movs	r3, #3
 8004a6a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8004a6c:	230c      	movs	r3, #12
 8004a6e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004a70:	f107 0314 	add.w	r3, r7, #20
 8004a74:	4619      	mov	r1, r3
 8004a76:	480d      	ldr	r0, [pc, #52]	@ (8004aac <HAL_SD_MspInit+0xbc>)
 8004a78:	f003 fba6 	bl	80081c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SDMMC_CMD_Pin;
 8004a7c:	2304      	movs	r3, #4
 8004a7e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a80:	2302      	movs	r3, #2
 8004a82:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a84:	2300      	movs	r3, #0
 8004a86:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004a88:	2303      	movs	r3, #3
 8004a8a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8004a8c:	230c      	movs	r3, #12
 8004a8e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(SDMMC_CMD_GPIO_Port, &GPIO_InitStruct);
 8004a90:	f107 0314 	add.w	r3, r7, #20
 8004a94:	4619      	mov	r1, r3
 8004a96:	4806      	ldr	r0, [pc, #24]	@ (8004ab0 <HAL_SD_MspInit+0xc0>)
 8004a98:	f003 fb96 	bl	80081c8 <HAL_GPIO_Init>

    /* USER CODE END SDMMC1_MspInit 1 */

  }

}
 8004a9c:	bf00      	nop
 8004a9e:	3728      	adds	r7, #40	@ 0x28
 8004aa0:	46bd      	mov	sp, r7
 8004aa2:	bd80      	pop	{r7, pc}
 8004aa4:	40012c00 	.word	0x40012c00
 8004aa8:	40023800 	.word	0x40023800
 8004aac:	40020800 	.word	0x40020800
 8004ab0:	40020c00 	.word	0x40020c00

08004ab4 <HAL_SPDIFRX_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspdifrx: SPDIFRX handle pointer
  * @retval None
  */
void HAL_SPDIFRX_MspInit(SPDIFRX_HandleTypeDef* hspdifrx)
{
 8004ab4:	b580      	push	{r7, lr}
 8004ab6:	b0aa      	sub	sp, #168	@ 0xa8
 8004ab8:	af00      	add	r7, sp, #0
 8004aba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004abc:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8004ac0:	2200      	movs	r2, #0
 8004ac2:	601a      	str	r2, [r3, #0]
 8004ac4:	605a      	str	r2, [r3, #4]
 8004ac6:	609a      	str	r2, [r3, #8]
 8004ac8:	60da      	str	r2, [r3, #12]
 8004aca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004acc:	f107 0310 	add.w	r3, r7, #16
 8004ad0:	2284      	movs	r2, #132	@ 0x84
 8004ad2:	2100      	movs	r1, #0
 8004ad4:	4618      	mov	r0, r3
 8004ad6:	f013 f8bd 	bl	8017c54 <memset>
  if(hspdifrx->Instance==SPDIFRX)
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	f1b3 2f40 	cmp.w	r3, #1073758208	@ 0x40004000
 8004ae2:	d143      	bne.n	8004b6c <HAL_SPDIFRX_MspInit+0xb8>

    /* USER CODE END SPDIFRX_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPDIFRX;
 8004ae4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004ae8:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 100;
 8004aea:	2364      	movs	r3, #100	@ 0x64
 8004aec:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SP = RCC_PLLP_DIV2;
 8004aee:	2302      	movs	r3, #2
 8004af0:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8004af2:	2302      	movs	r3, #2
 8004af4:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SQ = 2;
 8004af6:	2302      	movs	r3, #2
 8004af8:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLLI2SDivQ = 1;
 8004afa:	2301      	movs	r3, #1
 8004afc:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004afe:	f107 0310 	add.w	r3, r7, #16
 8004b02:	4618      	mov	r0, r3
 8004b04:	f006 fd08 	bl	800b518 <HAL_RCCEx_PeriphCLKConfig>
 8004b08:	4603      	mov	r3, r0
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d001      	beq.n	8004b12 <HAL_SPDIFRX_MspInit+0x5e>
    {
      Error_Handler();
 8004b0e:	f7ff fab1 	bl	8004074 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPDIFRX_CLK_ENABLE();
 8004b12:	4b18      	ldr	r3, [pc, #96]	@ (8004b74 <HAL_SPDIFRX_MspInit+0xc0>)
 8004b14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b16:	4a17      	ldr	r2, [pc, #92]	@ (8004b74 <HAL_SPDIFRX_MspInit+0xc0>)
 8004b18:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004b1c:	6413      	str	r3, [r2, #64]	@ 0x40
 8004b1e:	4b15      	ldr	r3, [pc, #84]	@ (8004b74 <HAL_SPDIFRX_MspInit+0xc0>)
 8004b20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b22:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004b26:	60fb      	str	r3, [r7, #12]
 8004b28:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004b2a:	4b12      	ldr	r3, [pc, #72]	@ (8004b74 <HAL_SPDIFRX_MspInit+0xc0>)
 8004b2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b2e:	4a11      	ldr	r2, [pc, #68]	@ (8004b74 <HAL_SPDIFRX_MspInit+0xc0>)
 8004b30:	f043 0308 	orr.w	r3, r3, #8
 8004b34:	6313      	str	r3, [r2, #48]	@ 0x30
 8004b36:	4b0f      	ldr	r3, [pc, #60]	@ (8004b74 <HAL_SPDIFRX_MspInit+0xc0>)
 8004b38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b3a:	f003 0308 	and.w	r3, r3, #8
 8004b3e:	60bb      	str	r3, [r7, #8]
 8004b40:	68bb      	ldr	r3, [r7, #8]
    /**SPDIFRX GPIO Configuration
    PD7     ------> SPDIFRX_IN0
    */
    GPIO_InitStruct.Pin = SPDIF_RX0_Pin;
 8004b42:	2380      	movs	r3, #128	@ 0x80
 8004b44:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b48:	2302      	movs	r3, #2
 8004b4a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b4e:	2300      	movs	r3, #0
 8004b50:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004b54:	2300      	movs	r3, #0
 8004b56:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF8_SPDIFRX;
 8004b5a:	2308      	movs	r3, #8
 8004b5c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(SPDIF_RX0_GPIO_Port, &GPIO_InitStruct);
 8004b60:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8004b64:	4619      	mov	r1, r3
 8004b66:	4804      	ldr	r0, [pc, #16]	@ (8004b78 <HAL_SPDIFRX_MspInit+0xc4>)
 8004b68:	f003 fb2e 	bl	80081c8 <HAL_GPIO_Init>

    /* USER CODE END SPDIFRX_MspInit 1 */

  }

}
 8004b6c:	bf00      	nop
 8004b6e:	37a8      	adds	r7, #168	@ 0xa8
 8004b70:	46bd      	mov	sp, r7
 8004b72:	bd80      	pop	{r7, pc}
 8004b74:	40023800 	.word	0x40023800
 8004b78:	40020c00 	.word	0x40020c00

08004b7c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004b7c:	b580      	push	{r7, lr}
 8004b7e:	b08a      	sub	sp, #40	@ 0x28
 8004b80:	af00      	add	r7, sp, #0
 8004b82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004b84:	f107 0314 	add.w	r3, r7, #20
 8004b88:	2200      	movs	r2, #0
 8004b8a:	601a      	str	r2, [r3, #0]
 8004b8c:	605a      	str	r2, [r3, #4]
 8004b8e:	609a      	str	r2, [r3, #8]
 8004b90:	60da      	str	r2, [r3, #12]
 8004b92:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	4a25      	ldr	r2, [pc, #148]	@ (8004c30 <HAL_SPI_MspInit+0xb4>)
 8004b9a:	4293      	cmp	r3, r2
 8004b9c:	d144      	bne.n	8004c28 <HAL_SPI_MspInit+0xac>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8004b9e:	4b25      	ldr	r3, [pc, #148]	@ (8004c34 <HAL_SPI_MspInit+0xb8>)
 8004ba0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ba2:	4a24      	ldr	r2, [pc, #144]	@ (8004c34 <HAL_SPI_MspInit+0xb8>)
 8004ba4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004ba8:	6413      	str	r3, [r2, #64]	@ 0x40
 8004baa:	4b22      	ldr	r3, [pc, #136]	@ (8004c34 <HAL_SPI_MspInit+0xb8>)
 8004bac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004bb2:	613b      	str	r3, [r7, #16]
 8004bb4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOI_CLK_ENABLE();
 8004bb6:	4b1f      	ldr	r3, [pc, #124]	@ (8004c34 <HAL_SPI_MspInit+0xb8>)
 8004bb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bba:	4a1e      	ldr	r2, [pc, #120]	@ (8004c34 <HAL_SPI_MspInit+0xb8>)
 8004bbc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004bc0:	6313      	str	r3, [r2, #48]	@ 0x30
 8004bc2:	4b1c      	ldr	r3, [pc, #112]	@ (8004c34 <HAL_SPI_MspInit+0xb8>)
 8004bc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bc6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004bca:	60fb      	str	r3, [r7, #12]
 8004bcc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004bce:	4b19      	ldr	r3, [pc, #100]	@ (8004c34 <HAL_SPI_MspInit+0xb8>)
 8004bd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bd2:	4a18      	ldr	r2, [pc, #96]	@ (8004c34 <HAL_SPI_MspInit+0xb8>)
 8004bd4:	f043 0302 	orr.w	r3, r3, #2
 8004bd8:	6313      	str	r3, [r2, #48]	@ 0x30
 8004bda:	4b16      	ldr	r3, [pc, #88]	@ (8004c34 <HAL_SPI_MspInit+0xb8>)
 8004bdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bde:	f003 0302 	and.w	r3, r3, #2
 8004be2:	60bb      	str	r3, [r7, #8]
 8004be4:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PI1     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = ARDUINO_SCK_D13_Pin;
 8004be6:	2302      	movs	r3, #2
 8004be8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004bea:	2302      	movs	r3, #2
 8004bec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004bee:	2300      	movs	r3, #0
 8004bf0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004bf2:	2300      	movs	r3, #0
 8004bf4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004bf6:	2305      	movs	r3, #5
 8004bf8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(ARDUINO_SCK_D13_GPIO_Port, &GPIO_InitStruct);
 8004bfa:	f107 0314 	add.w	r3, r7, #20
 8004bfe:	4619      	mov	r1, r3
 8004c00:	480d      	ldr	r0, [pc, #52]	@ (8004c38 <HAL_SPI_MspInit+0xbc>)
 8004c02:	f003 fae1 	bl	80081c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ARDUINO_MISO_D12_Pin|ARDUINO_MOSI_PWM_D11_Pin;
 8004c06:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8004c0a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c0c:	2302      	movs	r3, #2
 8004c0e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c10:	2300      	movs	r3, #0
 8004c12:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c14:	2300      	movs	r3, #0
 8004c16:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004c18:	2305      	movs	r3, #5
 8004c1a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004c1c:	f107 0314 	add.w	r3, r7, #20
 8004c20:	4619      	mov	r1, r3
 8004c22:	4806      	ldr	r0, [pc, #24]	@ (8004c3c <HAL_SPI_MspInit+0xc0>)
 8004c24:	f003 fad0 	bl	80081c8 <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8004c28:	bf00      	nop
 8004c2a:	3728      	adds	r7, #40	@ 0x28
 8004c2c:	46bd      	mov	sp, r7
 8004c2e:	bd80      	pop	{r7, pc}
 8004c30:	40003800 	.word	0x40003800
 8004c34:	40023800 	.word	0x40023800
 8004c38:	40022000 	.word	0x40022000
 8004c3c:	40020400 	.word	0x40020400

08004c40 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004c40:	b480      	push	{r7}
 8004c42:	b089      	sub	sp, #36	@ 0x24
 8004c44:	af00      	add	r7, sp, #0
 8004c46:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	4a2e      	ldr	r2, [pc, #184]	@ (8004d08 <HAL_TIM_Base_MspInit+0xc8>)
 8004c4e:	4293      	cmp	r3, r2
 8004c50:	d10c      	bne.n	8004c6c <HAL_TIM_Base_MspInit+0x2c>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004c52:	4b2e      	ldr	r3, [pc, #184]	@ (8004d0c <HAL_TIM_Base_MspInit+0xcc>)
 8004c54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c56:	4a2d      	ldr	r2, [pc, #180]	@ (8004d0c <HAL_TIM_Base_MspInit+0xcc>)
 8004c58:	f043 0301 	orr.w	r3, r3, #1
 8004c5c:	6453      	str	r3, [r2, #68]	@ 0x44
 8004c5e:	4b2b      	ldr	r3, [pc, #172]	@ (8004d0c <HAL_TIM_Base_MspInit+0xcc>)
 8004c60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c62:	f003 0301 	and.w	r3, r3, #1
 8004c66:	61fb      	str	r3, [r7, #28]
 8004c68:	69fb      	ldr	r3, [r7, #28]
    /* USER CODE BEGIN TIM8_MspInit 1 */

    /* USER CODE END TIM8_MspInit 1 */
  }

}
 8004c6a:	e046      	b.n	8004cfa <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM2)
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c74:	d10c      	bne.n	8004c90 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004c76:	4b25      	ldr	r3, [pc, #148]	@ (8004d0c <HAL_TIM_Base_MspInit+0xcc>)
 8004c78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c7a:	4a24      	ldr	r2, [pc, #144]	@ (8004d0c <HAL_TIM_Base_MspInit+0xcc>)
 8004c7c:	f043 0301 	orr.w	r3, r3, #1
 8004c80:	6413      	str	r3, [r2, #64]	@ 0x40
 8004c82:	4b22      	ldr	r3, [pc, #136]	@ (8004d0c <HAL_TIM_Base_MspInit+0xcc>)
 8004c84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c86:	f003 0301 	and.w	r3, r3, #1
 8004c8a:	61bb      	str	r3, [r7, #24]
 8004c8c:	69bb      	ldr	r3, [r7, #24]
}
 8004c8e:	e034      	b.n	8004cfa <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM3)
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	4a1e      	ldr	r2, [pc, #120]	@ (8004d10 <HAL_TIM_Base_MspInit+0xd0>)
 8004c96:	4293      	cmp	r3, r2
 8004c98:	d10c      	bne.n	8004cb4 <HAL_TIM_Base_MspInit+0x74>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004c9a:	4b1c      	ldr	r3, [pc, #112]	@ (8004d0c <HAL_TIM_Base_MspInit+0xcc>)
 8004c9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c9e:	4a1b      	ldr	r2, [pc, #108]	@ (8004d0c <HAL_TIM_Base_MspInit+0xcc>)
 8004ca0:	f043 0302 	orr.w	r3, r3, #2
 8004ca4:	6413      	str	r3, [r2, #64]	@ 0x40
 8004ca6:	4b19      	ldr	r3, [pc, #100]	@ (8004d0c <HAL_TIM_Base_MspInit+0xcc>)
 8004ca8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004caa:	f003 0302 	and.w	r3, r3, #2
 8004cae:	617b      	str	r3, [r7, #20]
 8004cb0:	697b      	ldr	r3, [r7, #20]
}
 8004cb2:	e022      	b.n	8004cfa <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM5)
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	4a16      	ldr	r2, [pc, #88]	@ (8004d14 <HAL_TIM_Base_MspInit+0xd4>)
 8004cba:	4293      	cmp	r3, r2
 8004cbc:	d10c      	bne.n	8004cd8 <HAL_TIM_Base_MspInit+0x98>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8004cbe:	4b13      	ldr	r3, [pc, #76]	@ (8004d0c <HAL_TIM_Base_MspInit+0xcc>)
 8004cc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cc2:	4a12      	ldr	r2, [pc, #72]	@ (8004d0c <HAL_TIM_Base_MspInit+0xcc>)
 8004cc4:	f043 0308 	orr.w	r3, r3, #8
 8004cc8:	6413      	str	r3, [r2, #64]	@ 0x40
 8004cca:	4b10      	ldr	r3, [pc, #64]	@ (8004d0c <HAL_TIM_Base_MspInit+0xcc>)
 8004ccc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cce:	f003 0308 	and.w	r3, r3, #8
 8004cd2:	613b      	str	r3, [r7, #16]
 8004cd4:	693b      	ldr	r3, [r7, #16]
}
 8004cd6:	e010      	b.n	8004cfa <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM8)
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	4a0e      	ldr	r2, [pc, #56]	@ (8004d18 <HAL_TIM_Base_MspInit+0xd8>)
 8004cde:	4293      	cmp	r3, r2
 8004ce0:	d10b      	bne.n	8004cfa <HAL_TIM_Base_MspInit+0xba>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8004ce2:	4b0a      	ldr	r3, [pc, #40]	@ (8004d0c <HAL_TIM_Base_MspInit+0xcc>)
 8004ce4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ce6:	4a09      	ldr	r2, [pc, #36]	@ (8004d0c <HAL_TIM_Base_MspInit+0xcc>)
 8004ce8:	f043 0302 	orr.w	r3, r3, #2
 8004cec:	6453      	str	r3, [r2, #68]	@ 0x44
 8004cee:	4b07      	ldr	r3, [pc, #28]	@ (8004d0c <HAL_TIM_Base_MspInit+0xcc>)
 8004cf0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004cf2:	f003 0302 	and.w	r3, r3, #2
 8004cf6:	60fb      	str	r3, [r7, #12]
 8004cf8:	68fb      	ldr	r3, [r7, #12]
}
 8004cfa:	bf00      	nop
 8004cfc:	3724      	adds	r7, #36	@ 0x24
 8004cfe:	46bd      	mov	sp, r7
 8004d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d04:	4770      	bx	lr
 8004d06:	bf00      	nop
 8004d08:	40010000 	.word	0x40010000
 8004d0c:	40023800 	.word	0x40023800
 8004d10:	40000400 	.word	0x40000400
 8004d14:	40000c00 	.word	0x40000c00
 8004d18:	40010400 	.word	0x40010400

08004d1c <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8004d1c:	b480      	push	{r7}
 8004d1e:	b085      	sub	sp, #20
 8004d20:	af00      	add	r7, sp, #0
 8004d22:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM12)
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	4a0a      	ldr	r2, [pc, #40]	@ (8004d54 <HAL_TIM_PWM_MspInit+0x38>)
 8004d2a:	4293      	cmp	r3, r2
 8004d2c:	d10b      	bne.n	8004d46 <HAL_TIM_PWM_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM12_MspInit 0 */

    /* USER CODE END TIM12_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM12_CLK_ENABLE();
 8004d2e:	4b0a      	ldr	r3, [pc, #40]	@ (8004d58 <HAL_TIM_PWM_MspInit+0x3c>)
 8004d30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d32:	4a09      	ldr	r2, [pc, #36]	@ (8004d58 <HAL_TIM_PWM_MspInit+0x3c>)
 8004d34:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004d38:	6413      	str	r3, [r2, #64]	@ 0x40
 8004d3a:	4b07      	ldr	r3, [pc, #28]	@ (8004d58 <HAL_TIM_PWM_MspInit+0x3c>)
 8004d3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d3e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d42:	60fb      	str	r3, [r7, #12]
 8004d44:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM12_MspInit 1 */

  }

}
 8004d46:	bf00      	nop
 8004d48:	3714      	adds	r7, #20
 8004d4a:	46bd      	mov	sp, r7
 8004d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d50:	4770      	bx	lr
 8004d52:	bf00      	nop
 8004d54:	40001800 	.word	0x40001800
 8004d58:	40023800 	.word	0x40023800

08004d5c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004d5c:	b580      	push	{r7, lr}
 8004d5e:	b08c      	sub	sp, #48	@ 0x30
 8004d60:	af00      	add	r7, sp, #0
 8004d62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004d64:	f107 031c 	add.w	r3, r7, #28
 8004d68:	2200      	movs	r2, #0
 8004d6a:	601a      	str	r2, [r3, #0]
 8004d6c:	605a      	str	r2, [r3, #4]
 8004d6e:	609a      	str	r2, [r3, #8]
 8004d70:	60da      	str	r2, [r3, #12]
 8004d72:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	4a56      	ldr	r2, [pc, #344]	@ (8004ed4 <HAL_TIM_MspPostInit+0x178>)
 8004d7a:	4293      	cmp	r3, r2
 8004d7c:	d11d      	bne.n	8004dba <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004d7e:	4b56      	ldr	r3, [pc, #344]	@ (8004ed8 <HAL_TIM_MspPostInit+0x17c>)
 8004d80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d82:	4a55      	ldr	r2, [pc, #340]	@ (8004ed8 <HAL_TIM_MspPostInit+0x17c>)
 8004d84:	f043 0301 	orr.w	r3, r3, #1
 8004d88:	6313      	str	r3, [r2, #48]	@ 0x30
 8004d8a:	4b53      	ldr	r3, [pc, #332]	@ (8004ed8 <HAL_TIM_MspPostInit+0x17c>)
 8004d8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d8e:	f003 0301 	and.w	r3, r3, #1
 8004d92:	61bb      	str	r3, [r7, #24]
 8004d94:	69bb      	ldr	r3, [r7, #24]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = ARDUINO_PWM_D10_Pin;
 8004d96:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004d9a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004d9c:	2302      	movs	r3, #2
 8004d9e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004da0:	2300      	movs	r3, #0
 8004da2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004da4:	2300      	movs	r3, #0
 8004da6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8004da8:	2301      	movs	r3, #1
 8004daa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_D10_GPIO_Port, &GPIO_InitStruct);
 8004dac:	f107 031c 	add.w	r3, r7, #28
 8004db0:	4619      	mov	r1, r3
 8004db2:	484a      	ldr	r0, [pc, #296]	@ (8004edc <HAL_TIM_MspPostInit+0x180>)
 8004db4:	f003 fa08 	bl	80081c8 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM12_MspPostInit 1 */

    /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 8004db8:	e087      	b.n	8004eca <HAL_TIM_MspPostInit+0x16e>
  else if(htim->Instance==TIM2)
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004dc2:	d11d      	bne.n	8004e00 <HAL_TIM_MspPostInit+0xa4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004dc4:	4b44      	ldr	r3, [pc, #272]	@ (8004ed8 <HAL_TIM_MspPostInit+0x17c>)
 8004dc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004dc8:	4a43      	ldr	r2, [pc, #268]	@ (8004ed8 <HAL_TIM_MspPostInit+0x17c>)
 8004dca:	f043 0301 	orr.w	r3, r3, #1
 8004dce:	6313      	str	r3, [r2, #48]	@ 0x30
 8004dd0:	4b41      	ldr	r3, [pc, #260]	@ (8004ed8 <HAL_TIM_MspPostInit+0x17c>)
 8004dd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004dd4:	f003 0301 	and.w	r3, r3, #1
 8004dd8:	617b      	str	r3, [r7, #20]
 8004dda:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = ARDUINO_PWM_D9_Pin;
 8004ddc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004de0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004de2:	2302      	movs	r3, #2
 8004de4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004de6:	2300      	movs	r3, #0
 8004de8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004dea:	2300      	movs	r3, #0
 8004dec:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004dee:	2301      	movs	r3, #1
 8004df0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_D9_GPIO_Port, &GPIO_InitStruct);
 8004df2:	f107 031c 	add.w	r3, r7, #28
 8004df6:	4619      	mov	r1, r3
 8004df8:	4838      	ldr	r0, [pc, #224]	@ (8004edc <HAL_TIM_MspPostInit+0x180>)
 8004dfa:	f003 f9e5 	bl	80081c8 <HAL_GPIO_Init>
}
 8004dfe:	e064      	b.n	8004eca <HAL_TIM_MspPostInit+0x16e>
  else if(htim->Instance==TIM3)
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	4a36      	ldr	r2, [pc, #216]	@ (8004ee0 <HAL_TIM_MspPostInit+0x184>)
 8004e06:	4293      	cmp	r3, r2
 8004e08:	d11c      	bne.n	8004e44 <HAL_TIM_MspPostInit+0xe8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004e0a:	4b33      	ldr	r3, [pc, #204]	@ (8004ed8 <HAL_TIM_MspPostInit+0x17c>)
 8004e0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e0e:	4a32      	ldr	r2, [pc, #200]	@ (8004ed8 <HAL_TIM_MspPostInit+0x17c>)
 8004e10:	f043 0302 	orr.w	r3, r3, #2
 8004e14:	6313      	str	r3, [r2, #48]	@ 0x30
 8004e16:	4b30      	ldr	r3, [pc, #192]	@ (8004ed8 <HAL_TIM_MspPostInit+0x17c>)
 8004e18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e1a:	f003 0302 	and.w	r3, r3, #2
 8004e1e:	613b      	str	r3, [r7, #16]
 8004e20:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = ARDUINO_PWM_D3_Pin;
 8004e22:	2310      	movs	r3, #16
 8004e24:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004e26:	2302      	movs	r3, #2
 8004e28:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e2a:	2300      	movs	r3, #0
 8004e2c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004e2e:	2300      	movs	r3, #0
 8004e30:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8004e32:	2302      	movs	r3, #2
 8004e34:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_D3_GPIO_Port, &GPIO_InitStruct);
 8004e36:	f107 031c 	add.w	r3, r7, #28
 8004e3a:	4619      	mov	r1, r3
 8004e3c:	4829      	ldr	r0, [pc, #164]	@ (8004ee4 <HAL_TIM_MspPostInit+0x188>)
 8004e3e:	f003 f9c3 	bl	80081c8 <HAL_GPIO_Init>
}
 8004e42:	e042      	b.n	8004eca <HAL_TIM_MspPostInit+0x16e>
  else if(htim->Instance==TIM5)
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	4a27      	ldr	r2, [pc, #156]	@ (8004ee8 <HAL_TIM_MspPostInit+0x18c>)
 8004e4a:	4293      	cmp	r3, r2
 8004e4c:	d11c      	bne.n	8004e88 <HAL_TIM_MspPostInit+0x12c>
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8004e4e:	4b22      	ldr	r3, [pc, #136]	@ (8004ed8 <HAL_TIM_MspPostInit+0x17c>)
 8004e50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e52:	4a21      	ldr	r2, [pc, #132]	@ (8004ed8 <HAL_TIM_MspPostInit+0x17c>)
 8004e54:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004e58:	6313      	str	r3, [r2, #48]	@ 0x30
 8004e5a:	4b1f      	ldr	r3, [pc, #124]	@ (8004ed8 <HAL_TIM_MspPostInit+0x17c>)
 8004e5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e5e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e62:	60fb      	str	r3, [r7, #12]
 8004e64:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ARDUINO_PWM_CS_D5_Pin;
 8004e66:	2301      	movs	r3, #1
 8004e68:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004e6a:	2302      	movs	r3, #2
 8004e6c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e6e:	2300      	movs	r3, #0
 8004e70:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004e72:	2300      	movs	r3, #0
 8004e74:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8004e76:	2302      	movs	r3, #2
 8004e78:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_CS_D5_GPIO_Port, &GPIO_InitStruct);
 8004e7a:	f107 031c 	add.w	r3, r7, #28
 8004e7e:	4619      	mov	r1, r3
 8004e80:	481a      	ldr	r0, [pc, #104]	@ (8004eec <HAL_TIM_MspPostInit+0x190>)
 8004e82:	f003 f9a1 	bl	80081c8 <HAL_GPIO_Init>
}
 8004e86:	e020      	b.n	8004eca <HAL_TIM_MspPostInit+0x16e>
  else if(htim->Instance==TIM12)
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	4a18      	ldr	r2, [pc, #96]	@ (8004ef0 <HAL_TIM_MspPostInit+0x194>)
 8004e8e:	4293      	cmp	r3, r2
 8004e90:	d11b      	bne.n	8004eca <HAL_TIM_MspPostInit+0x16e>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8004e92:	4b11      	ldr	r3, [pc, #68]	@ (8004ed8 <HAL_TIM_MspPostInit+0x17c>)
 8004e94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e96:	4a10      	ldr	r2, [pc, #64]	@ (8004ed8 <HAL_TIM_MspPostInit+0x17c>)
 8004e98:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004e9c:	6313      	str	r3, [r2, #48]	@ 0x30
 8004e9e:	4b0e      	ldr	r3, [pc, #56]	@ (8004ed8 <HAL_TIM_MspPostInit+0x17c>)
 8004ea0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ea2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ea6:	60bb      	str	r3, [r7, #8]
 8004ea8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ARDUINO_PWM_D6_Pin;
 8004eaa:	2340      	movs	r3, #64	@ 0x40
 8004eac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004eae:	2302      	movs	r3, #2
 8004eb0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004eb2:	2300      	movs	r3, #0
 8004eb4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004eb6:	2300      	movs	r3, #0
 8004eb8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8004eba:	2309      	movs	r3, #9
 8004ebc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_D6_GPIO_Port, &GPIO_InitStruct);
 8004ebe:	f107 031c 	add.w	r3, r7, #28
 8004ec2:	4619      	mov	r1, r3
 8004ec4:	480b      	ldr	r0, [pc, #44]	@ (8004ef4 <HAL_TIM_MspPostInit+0x198>)
 8004ec6:	f003 f97f 	bl	80081c8 <HAL_GPIO_Init>
}
 8004eca:	bf00      	nop
 8004ecc:	3730      	adds	r7, #48	@ 0x30
 8004ece:	46bd      	mov	sp, r7
 8004ed0:	bd80      	pop	{r7, pc}
 8004ed2:	bf00      	nop
 8004ed4:	40010000 	.word	0x40010000
 8004ed8:	40023800 	.word	0x40023800
 8004edc:	40020000 	.word	0x40020000
 8004ee0:	40000400 	.word	0x40000400
 8004ee4:	40020400 	.word	0x40020400
 8004ee8:	40000c00 	.word	0x40000c00
 8004eec:	40022000 	.word	0x40022000
 8004ef0:	40001800 	.word	0x40001800
 8004ef4:	40021c00 	.word	0x40021c00

08004ef8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004ef8:	b580      	push	{r7, lr}
 8004efa:	b0ae      	sub	sp, #184	@ 0xb8
 8004efc:	af00      	add	r7, sp, #0
 8004efe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004f00:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8004f04:	2200      	movs	r2, #0
 8004f06:	601a      	str	r2, [r3, #0]
 8004f08:	605a      	str	r2, [r3, #4]
 8004f0a:	609a      	str	r2, [r3, #8]
 8004f0c:	60da      	str	r2, [r3, #12]
 8004f0e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004f10:	f107 0320 	add.w	r3, r7, #32
 8004f14:	2284      	movs	r2, #132	@ 0x84
 8004f16:	2100      	movs	r1, #0
 8004f18:	4618      	mov	r0, r3
 8004f1a:	f012 fe9b 	bl	8017c54 <memset>
  if(huart->Instance==USART1)
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	4a53      	ldr	r2, [pc, #332]	@ (8005070 <HAL_UART_MspInit+0x178>)
 8004f24:	4293      	cmp	r3, r2
 8004f26:	d15d      	bne.n	8004fe4 <HAL_UART_MspInit+0xec>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8004f28:	2340      	movs	r3, #64	@ 0x40
 8004f2a:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8004f2c:	2300      	movs	r3, #0
 8004f2e:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004f30:	f107 0320 	add.w	r3, r7, #32
 8004f34:	4618      	mov	r0, r3
 8004f36:	f006 faef 	bl	800b518 <HAL_RCCEx_PeriphCLKConfig>
 8004f3a:	4603      	mov	r3, r0
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d001      	beq.n	8004f44 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8004f40:	f7ff f898 	bl	8004074 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004f44:	4b4b      	ldr	r3, [pc, #300]	@ (8005074 <HAL_UART_MspInit+0x17c>)
 8004f46:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f48:	4a4a      	ldr	r2, [pc, #296]	@ (8005074 <HAL_UART_MspInit+0x17c>)
 8004f4a:	f043 0310 	orr.w	r3, r3, #16
 8004f4e:	6453      	str	r3, [r2, #68]	@ 0x44
 8004f50:	4b48      	ldr	r3, [pc, #288]	@ (8005074 <HAL_UART_MspInit+0x17c>)
 8004f52:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f54:	f003 0310 	and.w	r3, r3, #16
 8004f58:	61fb      	str	r3, [r7, #28]
 8004f5a:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004f5c:	4b45      	ldr	r3, [pc, #276]	@ (8005074 <HAL_UART_MspInit+0x17c>)
 8004f5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f60:	4a44      	ldr	r2, [pc, #272]	@ (8005074 <HAL_UART_MspInit+0x17c>)
 8004f62:	f043 0302 	orr.w	r3, r3, #2
 8004f66:	6313      	str	r3, [r2, #48]	@ 0x30
 8004f68:	4b42      	ldr	r3, [pc, #264]	@ (8005074 <HAL_UART_MspInit+0x17c>)
 8004f6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f6c:	f003 0302 	and.w	r3, r3, #2
 8004f70:	61bb      	str	r3, [r7, #24]
 8004f72:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004f74:	4b3f      	ldr	r3, [pc, #252]	@ (8005074 <HAL_UART_MspInit+0x17c>)
 8004f76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f78:	4a3e      	ldr	r2, [pc, #248]	@ (8005074 <HAL_UART_MspInit+0x17c>)
 8004f7a:	f043 0301 	orr.w	r3, r3, #1
 8004f7e:	6313      	str	r3, [r2, #48]	@ 0x30
 8004f80:	4b3c      	ldr	r3, [pc, #240]	@ (8005074 <HAL_UART_MspInit+0x17c>)
 8004f82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f84:	f003 0301 	and.w	r3, r3, #1
 8004f88:	617b      	str	r3, [r7, #20]
 8004f8a:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = VCP_RX_Pin;
 8004f8c:	2380      	movs	r3, #128	@ 0x80
 8004f8e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004f92:	2302      	movs	r3, #2
 8004f94:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f98:	2300      	movs	r3, #0
 8004f9a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004f9e:	2300      	movs	r3, #0
 8004fa0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004fa4:	2307      	movs	r3, #7
 8004fa6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8004faa:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8004fae:	4619      	mov	r1, r3
 8004fb0:	4831      	ldr	r0, [pc, #196]	@ (8005078 <HAL_UART_MspInit+0x180>)
 8004fb2:	f003 f909 	bl	80081c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VCP_TX_Pin;
 8004fb6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004fba:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004fbe:	2302      	movs	r3, #2
 8004fc0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004fc4:	2300      	movs	r3, #0
 8004fc6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004fca:	2300      	movs	r3, #0
 8004fcc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004fd0:	2307      	movs	r3, #7
 8004fd2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8004fd6:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8004fda:	4619      	mov	r1, r3
 8004fdc:	4827      	ldr	r0, [pc, #156]	@ (800507c <HAL_UART_MspInit+0x184>)
 8004fde:	f003 f8f3 	bl	80081c8 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART6_MspInit 1 */

    /* USER CODE END USART6_MspInit 1 */
  }

}
 8004fe2:	e040      	b.n	8005066 <HAL_UART_MspInit+0x16e>
  else if(huart->Instance==USART6)
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	4a25      	ldr	r2, [pc, #148]	@ (8005080 <HAL_UART_MspInit+0x188>)
 8004fea:	4293      	cmp	r3, r2
 8004fec:	d13b      	bne.n	8005066 <HAL_UART_MspInit+0x16e>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 8004fee:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004ff2:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK2;
 8004ff4:	2300      	movs	r3, #0
 8004ff6:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004ff8:	f107 0320 	add.w	r3, r7, #32
 8004ffc:	4618      	mov	r0, r3
 8004ffe:	f006 fa8b 	bl	800b518 <HAL_RCCEx_PeriphCLKConfig>
 8005002:	4603      	mov	r3, r0
 8005004:	2b00      	cmp	r3, #0
 8005006:	d001      	beq.n	800500c <HAL_UART_MspInit+0x114>
      Error_Handler();
 8005008:	f7ff f834 	bl	8004074 <Error_Handler>
    __HAL_RCC_USART6_CLK_ENABLE();
 800500c:	4b19      	ldr	r3, [pc, #100]	@ (8005074 <HAL_UART_MspInit+0x17c>)
 800500e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005010:	4a18      	ldr	r2, [pc, #96]	@ (8005074 <HAL_UART_MspInit+0x17c>)
 8005012:	f043 0320 	orr.w	r3, r3, #32
 8005016:	6453      	str	r3, [r2, #68]	@ 0x44
 8005018:	4b16      	ldr	r3, [pc, #88]	@ (8005074 <HAL_UART_MspInit+0x17c>)
 800501a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800501c:	f003 0320 	and.w	r3, r3, #32
 8005020:	613b      	str	r3, [r7, #16]
 8005022:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005024:	4b13      	ldr	r3, [pc, #76]	@ (8005074 <HAL_UART_MspInit+0x17c>)
 8005026:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005028:	4a12      	ldr	r2, [pc, #72]	@ (8005074 <HAL_UART_MspInit+0x17c>)
 800502a:	f043 0304 	orr.w	r3, r3, #4
 800502e:	6313      	str	r3, [r2, #48]	@ 0x30
 8005030:	4b10      	ldr	r3, [pc, #64]	@ (8005074 <HAL_UART_MspInit+0x17c>)
 8005032:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005034:	f003 0304 	and.w	r3, r3, #4
 8005038:	60fb      	str	r3, [r7, #12]
 800503a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ARDUINO_RX_D0_Pin|ARDUINO_TX_D1_Pin;
 800503c:	23c0      	movs	r3, #192	@ 0xc0
 800503e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005042:	2302      	movs	r3, #2
 8005044:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005048:	2300      	movs	r3, #0
 800504a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800504e:	2303      	movs	r3, #3
 8005050:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8005054:	2308      	movs	r3, #8
 8005056:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800505a:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800505e:	4619      	mov	r1, r3
 8005060:	4808      	ldr	r0, [pc, #32]	@ (8005084 <HAL_UART_MspInit+0x18c>)
 8005062:	f003 f8b1 	bl	80081c8 <HAL_GPIO_Init>
}
 8005066:	bf00      	nop
 8005068:	37b8      	adds	r7, #184	@ 0xb8
 800506a:	46bd      	mov	sp, r7
 800506c:	bd80      	pop	{r7, pc}
 800506e:	bf00      	nop
 8005070:	40011000 	.word	0x40011000
 8005074:	40023800 	.word	0x40023800
 8005078:	40020400 	.word	0x40020400
 800507c:	40020000 	.word	0x40020000
 8005080:	40011400 	.word	0x40011400
 8005084:	40020800 	.word	0x40020800

08005088 <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8005088:	b580      	push	{r7, lr}
 800508a:	b086      	sub	sp, #24
 800508c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 800508e:	1d3b      	adds	r3, r7, #4
 8005090:	2200      	movs	r2, #0
 8005092:	601a      	str	r2, [r3, #0]
 8005094:	605a      	str	r2, [r3, #4]
 8005096:	609a      	str	r2, [r3, #8]
 8005098:	60da      	str	r2, [r3, #12]
 800509a:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 800509c:	4b3a      	ldr	r3, [pc, #232]	@ (8005188 <HAL_FMC_MspInit+0x100>)
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d16d      	bne.n	8005180 <HAL_FMC_MspInit+0xf8>
    return;
  }
  FMC_Initialized = 1;
 80050a4:	4b38      	ldr	r3, [pc, #224]	@ (8005188 <HAL_FMC_MspInit+0x100>)
 80050a6:	2201      	movs	r2, #1
 80050a8:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 80050aa:	4b38      	ldr	r3, [pc, #224]	@ (800518c <HAL_FMC_MspInit+0x104>)
 80050ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050ae:	4a37      	ldr	r2, [pc, #220]	@ (800518c <HAL_FMC_MspInit+0x104>)
 80050b0:	f043 0301 	orr.w	r3, r3, #1
 80050b4:	6393      	str	r3, [r2, #56]	@ 0x38
 80050b6:	4b35      	ldr	r3, [pc, #212]	@ (800518c <HAL_FMC_MspInit+0x104>)
 80050b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050ba:	f003 0301 	and.w	r3, r3, #1
 80050be:	603b      	str	r3, [r7, #0]
 80050c0:	683b      	ldr	r3, [r7, #0]
  PE10   ------> FMC_D7
  PE12   ------> FMC_D9
  PE15   ------> FMC_D12
  PE13   ------> FMC_D10
  */
  GPIO_InitStruct.Pin = FMC_NBL1_Pin|FMC_NBL0_Pin|FMC_D5_Pin|FMC_D6_Pin
 80050c2:	f64f 7383 	movw	r3, #65411	@ 0xff83
 80050c6:	607b      	str	r3, [r7, #4]
                          |FMC_D8_Pin|FMC_D11_Pin|FMC_D4_Pin|FMC_D7_Pin
                          |FMC_D9_Pin|FMC_D12_Pin|FMC_D10_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80050c8:	2302      	movs	r3, #2
 80050ca:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80050cc:	2300      	movs	r3, #0
 80050ce:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80050d0:	2303      	movs	r3, #3
 80050d2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80050d4:	230c      	movs	r3, #12
 80050d6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80050d8:	1d3b      	adds	r3, r7, #4
 80050da:	4619      	mov	r1, r3
 80050dc:	482c      	ldr	r0, [pc, #176]	@ (8005190 <HAL_FMC_MspInit+0x108>)
 80050de:	f003 f873 	bl	80081c8 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDNCAS_Pin|FMC_SDCLK_Pin|FMC_A11_Pin|FMC_A10_Pin
 80050e2:	f248 1333 	movw	r3, #33075	@ 0x8133
 80050e6:	607b      	str	r3, [r7, #4]
                          |FMC_BA1_Pin|FMC_BA0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80050e8:	2302      	movs	r3, #2
 80050ea:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80050ec:	2300      	movs	r3, #0
 80050ee:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80050f0:	2303      	movs	r3, #3
 80050f2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80050f4:	230c      	movs	r3, #12
 80050f6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80050f8:	1d3b      	adds	r3, r7, #4
 80050fa:	4619      	mov	r1, r3
 80050fc:	4825      	ldr	r0, [pc, #148]	@ (8005194 <HAL_FMC_MspInit+0x10c>)
 80050fe:	f003 f863 	bl	80081c8 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_D2_Pin|FMC_D3_Pin|FMC_D1_Pin|FMC_D15_Pin
 8005102:	f24c 7303 	movw	r3, #50947	@ 0xc703
 8005106:	607b      	str	r3, [r7, #4]
                          |FMC_D0_Pin|FMC_D14_Pin|FMC_D13_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005108:	2302      	movs	r3, #2
 800510a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800510c:	2300      	movs	r3, #0
 800510e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005110:	2303      	movs	r3, #3
 8005112:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8005114:	230c      	movs	r3, #12
 8005116:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005118:	1d3b      	adds	r3, r7, #4
 800511a:	4619      	mov	r1, r3
 800511c:	481e      	ldr	r0, [pc, #120]	@ (8005198 <HAL_FMC_MspInit+0x110>)
 800511e:	f003 f853 	bl	80081c8 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_A0_Pin|FMC_A1_Pin|FMC_A2_Pin|FMC_A3_Pin
 8005122:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 8005126:	607b      	str	r3, [r7, #4]
                          |FMC_A4_Pin|FMC_A5_Pin|FMC_A6_Pin|FMC_A9_Pin
                          |FMC_A7_Pin|FMC_A8_Pin|FMC_SDNRAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005128:	2302      	movs	r3, #2
 800512a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800512c:	2300      	movs	r3, #0
 800512e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005130:	2303      	movs	r3, #3
 8005132:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8005134:	230c      	movs	r3, #12
 8005136:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8005138:	1d3b      	adds	r3, r7, #4
 800513a:	4619      	mov	r1, r3
 800513c:	4817      	ldr	r0, [pc, #92]	@ (800519c <HAL_FMC_MspInit+0x114>)
 800513e:	f003 f843 	bl	80081c8 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDNME_Pin|FMC_SDNE0_Pin;
 8005142:	2328      	movs	r3, #40	@ 0x28
 8005144:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005146:	2302      	movs	r3, #2
 8005148:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800514a:	2300      	movs	r3, #0
 800514c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800514e:	2303      	movs	r3, #3
 8005150:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8005152:	230c      	movs	r3, #12
 8005154:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8005156:	1d3b      	adds	r3, r7, #4
 8005158:	4619      	mov	r1, r3
 800515a:	4811      	ldr	r0, [pc, #68]	@ (80051a0 <HAL_FMC_MspInit+0x118>)
 800515c:	f003 f834 	bl	80081c8 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDCKE0_Pin;
 8005160:	2308      	movs	r3, #8
 8005162:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005164:	2302      	movs	r3, #2
 8005166:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005168:	2300      	movs	r3, #0
 800516a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800516c:	2303      	movs	r3, #3
 800516e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8005170:	230c      	movs	r3, #12
 8005172:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(FMC_SDCKE0_GPIO_Port, &GPIO_InitStruct);
 8005174:	1d3b      	adds	r3, r7, #4
 8005176:	4619      	mov	r1, r3
 8005178:	480a      	ldr	r0, [pc, #40]	@ (80051a4 <HAL_FMC_MspInit+0x11c>)
 800517a:	f003 f825 	bl	80081c8 <HAL_GPIO_Init>
 800517e:	e000      	b.n	8005182 <HAL_FMC_MspInit+0xfa>
    return;
 8005180:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8005182:	3718      	adds	r7, #24
 8005184:	46bd      	mov	sp, r7
 8005186:	bd80      	pop	{r7, pc}
 8005188:	20001590 	.word	0x20001590
 800518c:	40023800 	.word	0x40023800
 8005190:	40021000 	.word	0x40021000
 8005194:	40021800 	.word	0x40021800
 8005198:	40020c00 	.word	0x40020c00
 800519c:	40021400 	.word	0x40021400
 80051a0:	40021c00 	.word	0x40021c00
 80051a4:	40020800 	.word	0x40020800

080051a8 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 80051a8:	b580      	push	{r7, lr}
 80051aa:	b082      	sub	sp, #8
 80051ac:	af00      	add	r7, sp, #0
 80051ae:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 80051b0:	f7ff ff6a 	bl	8005088 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 80051b4:	bf00      	nop
 80051b6:	3708      	adds	r7, #8
 80051b8:	46bd      	mov	sp, r7
 80051ba:	bd80      	pop	{r7, pc}

080051bc <HAL_SAI_MspInit>:
}

static uint32_t SAI2_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 80051bc:	b580      	push	{r7, lr}
 80051be:	b08a      	sub	sp, #40	@ 0x28
 80051c0:	af00      	add	r7, sp, #0
 80051c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI2 */
    if(hsai->Instance==SAI2_Block_A)
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	4a2b      	ldr	r2, [pc, #172]	@ (8005278 <HAL_SAI_MspInit+0xbc>)
 80051ca:	4293      	cmp	r3, r2
 80051cc:	d124      	bne.n	8005218 <HAL_SAI_MspInit+0x5c>
    {
    /* Peripheral clock enable */
    if (SAI2_client == 0)
 80051ce:	4b2b      	ldr	r3, [pc, #172]	@ (800527c <HAL_SAI_MspInit+0xc0>)
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d10b      	bne.n	80051ee <HAL_SAI_MspInit+0x32>
    {
       __HAL_RCC_SAI2_CLK_ENABLE();
 80051d6:	4b2a      	ldr	r3, [pc, #168]	@ (8005280 <HAL_SAI_MspInit+0xc4>)
 80051d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051da:	4a29      	ldr	r2, [pc, #164]	@ (8005280 <HAL_SAI_MspInit+0xc4>)
 80051dc:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80051e0:	6453      	str	r3, [r2, #68]	@ 0x44
 80051e2:	4b27      	ldr	r3, [pc, #156]	@ (8005280 <HAL_SAI_MspInit+0xc4>)
 80051e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051e6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80051ea:	613b      	str	r3, [r7, #16]
 80051ec:	693b      	ldr	r3, [r7, #16]
    }
    SAI2_client ++;
 80051ee:	4b23      	ldr	r3, [pc, #140]	@ (800527c <HAL_SAI_MspInit+0xc0>)
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	3301      	adds	r3, #1
 80051f4:	4a21      	ldr	r2, [pc, #132]	@ (800527c <HAL_SAI_MspInit+0xc0>)
 80051f6:	6013      	str	r3, [r2, #0]
    PI4     ------> SAI2_MCLK_A
    PI5     ------> SAI2_SCK_A
    PI7     ------> SAI2_FS_A
    PI6     ------> SAI2_SD_A
    */
    GPIO_InitStruct.Pin = SAI2_MCLKA_Pin|SAI2_SCKA_Pin|SAI2_FSA_Pin|SAI2_SDA_Pin;
 80051f8:	23f0      	movs	r3, #240	@ 0xf0
 80051fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80051fc:	2302      	movs	r3, #2
 80051fe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005200:	2300      	movs	r3, #0
 8005202:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005204:	2300      	movs	r3, #0
 8005206:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 8005208:	230a      	movs	r3, #10
 800520a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800520c:	f107 0314 	add.w	r3, r7, #20
 8005210:	4619      	mov	r1, r3
 8005212:	481c      	ldr	r0, [pc, #112]	@ (8005284 <HAL_SAI_MspInit+0xc8>)
 8005214:	f002 ffd8 	bl	80081c8 <HAL_GPIO_Init>

    }
    if(hsai->Instance==SAI2_Block_B)
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	4a1a      	ldr	r2, [pc, #104]	@ (8005288 <HAL_SAI_MspInit+0xcc>)
 800521e:	4293      	cmp	r3, r2
 8005220:	d125      	bne.n	800526e <HAL_SAI_MspInit+0xb2>
    {
      /* Peripheral clock enable */
      if (SAI2_client == 0)
 8005222:	4b16      	ldr	r3, [pc, #88]	@ (800527c <HAL_SAI_MspInit+0xc0>)
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	2b00      	cmp	r3, #0
 8005228:	d10b      	bne.n	8005242 <HAL_SAI_MspInit+0x86>
      {
       __HAL_RCC_SAI2_CLK_ENABLE();
 800522a:	4b15      	ldr	r3, [pc, #84]	@ (8005280 <HAL_SAI_MspInit+0xc4>)
 800522c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800522e:	4a14      	ldr	r2, [pc, #80]	@ (8005280 <HAL_SAI_MspInit+0xc4>)
 8005230:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005234:	6453      	str	r3, [r2, #68]	@ 0x44
 8005236:	4b12      	ldr	r3, [pc, #72]	@ (8005280 <HAL_SAI_MspInit+0xc4>)
 8005238:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800523a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800523e:	60fb      	str	r3, [r7, #12]
 8005240:	68fb      	ldr	r3, [r7, #12]
      }
    SAI2_client ++;
 8005242:	4b0e      	ldr	r3, [pc, #56]	@ (800527c <HAL_SAI_MspInit+0xc0>)
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	3301      	adds	r3, #1
 8005248:	4a0c      	ldr	r2, [pc, #48]	@ (800527c <HAL_SAI_MspInit+0xc0>)
 800524a:	6013      	str	r3, [r2, #0]

    /**SAI2_B_Block_B GPIO Configuration
    PG10     ------> SAI2_SD_B
    */
    GPIO_InitStruct.Pin = SAI2_SDB_Pin;
 800524c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005250:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005252:	2302      	movs	r3, #2
 8005254:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005256:	2300      	movs	r3, #0
 8005258:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800525a:	2300      	movs	r3, #0
 800525c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 800525e:	230a      	movs	r3, #10
 8005260:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(SAI2_SDB_GPIO_Port, &GPIO_InitStruct);
 8005262:	f107 0314 	add.w	r3, r7, #20
 8005266:	4619      	mov	r1, r3
 8005268:	4808      	ldr	r0, [pc, #32]	@ (800528c <HAL_SAI_MspInit+0xd0>)
 800526a:	f002 ffad 	bl	80081c8 <HAL_GPIO_Init>

    }
}
 800526e:	bf00      	nop
 8005270:	3728      	adds	r7, #40	@ 0x28
 8005272:	46bd      	mov	sp, r7
 8005274:	bd80      	pop	{r7, pc}
 8005276:	bf00      	nop
 8005278:	40015c04 	.word	0x40015c04
 800527c:	20001594 	.word	0x20001594
 8005280:	40023800 	.word	0x40023800
 8005284:	40022000 	.word	0x40022000
 8005288:	40015c24 	.word	0x40015c24
 800528c:	40021800 	.word	0x40021800

08005290 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005290:	b580      	push	{r7, lr}
 8005292:	b08e      	sub	sp, #56	@ 0x38
 8005294:	af00      	add	r7, sp, #0
 8005296:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8005298:	2300      	movs	r3, #0
 800529a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 800529c:	2300      	movs	r3, #0
 800529e:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80052a0:	4b33      	ldr	r3, [pc, #204]	@ (8005370 <HAL_InitTick+0xe0>)
 80052a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052a4:	4a32      	ldr	r2, [pc, #200]	@ (8005370 <HAL_InitTick+0xe0>)
 80052a6:	f043 0310 	orr.w	r3, r3, #16
 80052aa:	6413      	str	r3, [r2, #64]	@ 0x40
 80052ac:	4b30      	ldr	r3, [pc, #192]	@ (8005370 <HAL_InitTick+0xe0>)
 80052ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052b0:	f003 0310 	and.w	r3, r3, #16
 80052b4:	60fb      	str	r3, [r7, #12]
 80052b6:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80052b8:	f107 0210 	add.w	r2, r7, #16
 80052bc:	f107 0314 	add.w	r3, r7, #20
 80052c0:	4611      	mov	r1, r2
 80052c2:	4618      	mov	r0, r3
 80052c4:	f006 f8f6 	bl	800b4b4 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80052c8:	6a3b      	ldr	r3, [r7, #32]
 80052ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80052cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d103      	bne.n	80052da <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80052d2:	f006 f8c7 	bl	800b464 <HAL_RCC_GetPCLK1Freq>
 80052d6:	6378      	str	r0, [r7, #52]	@ 0x34
 80052d8:	e004      	b.n	80052e4 <HAL_InitTick+0x54>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80052da:	f006 f8c3 	bl	800b464 <HAL_RCC_GetPCLK1Freq>
 80052de:	4603      	mov	r3, r0
 80052e0:	005b      	lsls	r3, r3, #1
 80052e2:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80052e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80052e6:	4a23      	ldr	r2, [pc, #140]	@ (8005374 <HAL_InitTick+0xe4>)
 80052e8:	fba2 2303 	umull	r2, r3, r2, r3
 80052ec:	0c9b      	lsrs	r3, r3, #18
 80052ee:	3b01      	subs	r3, #1
 80052f0:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80052f2:	4b21      	ldr	r3, [pc, #132]	@ (8005378 <HAL_InitTick+0xe8>)
 80052f4:	4a21      	ldr	r2, [pc, #132]	@ (800537c <HAL_InitTick+0xec>)
 80052f6:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80052f8:	4b1f      	ldr	r3, [pc, #124]	@ (8005378 <HAL_InitTick+0xe8>)
 80052fa:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80052fe:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8005300:	4a1d      	ldr	r2, [pc, #116]	@ (8005378 <HAL_InitTick+0xe8>)
 8005302:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005304:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8005306:	4b1c      	ldr	r3, [pc, #112]	@ (8005378 <HAL_InitTick+0xe8>)
 8005308:	2200      	movs	r2, #0
 800530a:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800530c:	4b1a      	ldr	r3, [pc, #104]	@ (8005378 <HAL_InitTick+0xe8>)
 800530e:	2200      	movs	r2, #0
 8005310:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005312:	4b19      	ldr	r3, [pc, #100]	@ (8005378 <HAL_InitTick+0xe8>)
 8005314:	2200      	movs	r2, #0
 8005316:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8005318:	4817      	ldr	r0, [pc, #92]	@ (8005378 <HAL_InitTick+0xe8>)
 800531a:	f008 fe7c 	bl	800e016 <HAL_TIM_Base_Init>
 800531e:	4603      	mov	r3, r0
 8005320:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8005324:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8005328:	2b00      	cmp	r3, #0
 800532a:	d11b      	bne.n	8005364 <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 800532c:	4812      	ldr	r0, [pc, #72]	@ (8005378 <HAL_InitTick+0xe8>)
 800532e:	f008 fec9 	bl	800e0c4 <HAL_TIM_Base_Start_IT>
 8005332:	4603      	mov	r3, r0
 8005334:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8005338:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800533c:	2b00      	cmp	r3, #0
 800533e:	d111      	bne.n	8005364 <HAL_InitTick+0xd4>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8005340:	2036      	movs	r0, #54	@ 0x36
 8005342:	f001 fc19 	bl	8006b78 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	2b0f      	cmp	r3, #15
 800534a:	d808      	bhi.n	800535e <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 800534c:	2200      	movs	r2, #0
 800534e:	6879      	ldr	r1, [r7, #4]
 8005350:	2036      	movs	r0, #54	@ 0x36
 8005352:	f001 fbf5 	bl	8006b40 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8005356:	4a0a      	ldr	r2, [pc, #40]	@ (8005380 <HAL_InitTick+0xf0>)
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	6013      	str	r3, [r2, #0]
 800535c:	e002      	b.n	8005364 <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 800535e:	2301      	movs	r3, #1
 8005360:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8005364:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8005368:	4618      	mov	r0, r3
 800536a:	3738      	adds	r7, #56	@ 0x38
 800536c:	46bd      	mov	sp, r7
 800536e:	bd80      	pop	{r7, pc}
 8005370:	40023800 	.word	0x40023800
 8005374:	431bde83 	.word	0x431bde83
 8005378:	20001598 	.word	0x20001598
 800537c:	40001000 	.word	0x40001000
 8005380:	2000006c 	.word	0x2000006c

08005384 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005384:	b480      	push	{r7}
 8005386:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8005388:	bf00      	nop
 800538a:	e7fd      	b.n	8005388 <NMI_Handler+0x4>

0800538c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800538c:	b480      	push	{r7}
 800538e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005390:	bf00      	nop
 8005392:	e7fd      	b.n	8005390 <HardFault_Handler+0x4>

08005394 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005394:	b480      	push	{r7}
 8005396:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005398:	bf00      	nop
 800539a:	e7fd      	b.n	8005398 <MemManage_Handler+0x4>

0800539c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800539c:	b480      	push	{r7}
 800539e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80053a0:	bf00      	nop
 80053a2:	e7fd      	b.n	80053a0 <BusFault_Handler+0x4>

080053a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80053a4:	b480      	push	{r7}
 80053a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80053a8:	bf00      	nop
 80053aa:	e7fd      	b.n	80053a8 <UsageFault_Handler+0x4>

080053ac <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80053ac:	b480      	push	{r7}
 80053ae:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80053b0:	bf00      	nop
 80053b2:	46bd      	mov	sp, r7
 80053b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053b8:	4770      	bx	lr
	...

080053bc <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80053bc:	b580      	push	{r7, lr}
 80053be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80053c0:	4802      	ldr	r0, [pc, #8]	@ (80053cc <TIM6_DAC_IRQHandler+0x10>)
 80053c2:	f008 ff4e 	bl	800e262 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80053c6:	bf00      	nop
 80053c8:	bd80      	pop	{r7, pc}
 80053ca:	bf00      	nop
 80053cc:	20001598 	.word	0x20001598

080053d0 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80053d0:	b580      	push	{r7, lr}
 80053d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 80053d4:	4802      	ldr	r0, [pc, #8]	@ (80053e0 <OTG_FS_IRQHandler+0x10>)
 80053d6:	f003 f8d4 	bl	8008582 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80053da:	bf00      	nop
 80053dc:	bd80      	pop	{r7, pc}
 80053de:	bf00      	nop
 80053e0:	20011da4 	.word	0x20011da4

080053e4 <LTDC_IRQHandler>:

/**
  * @brief This function handles LTDC global interrupt.
  */
void LTDC_IRQHandler(void)
{
 80053e4:	b580      	push	{r7, lr}
 80053e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LTDC_IRQn 0 */

  /* USER CODE END LTDC_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 80053e8:	4802      	ldr	r0, [pc, #8]	@ (80053f4 <LTDC_IRQHandler+0x10>)
 80053ea:	f005 f841 	bl	800a470 <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_IRQn 1 */

  /* USER CODE END LTDC_IRQn 1 */
}
 80053ee:	bf00      	nop
 80053f0:	bd80      	pop	{r7, pc}
 80053f2:	bf00      	nop
 80053f4:	20000ca0 	.word	0x20000ca0

080053f8 <DMA2D_IRQHandler>:

/**
  * @brief This function handles DMA2D global interrupt.
  */
void DMA2D_IRQHandler(void)
{
 80053f8:	b580      	push	{r7, lr}
 80053fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2D_IRQn 0 */

  /* USER CODE END DMA2D_IRQn 0 */
  HAL_DMA2D_IRQHandler(&hdma2d);
 80053fc:	4802      	ldr	r0, [pc, #8]	@ (8005408 <DMA2D_IRQHandler+0x10>)
 80053fe:	f002 f9f3 	bl	80077e8 <HAL_DMA2D_IRQHandler>
  /* USER CODE BEGIN DMA2D_IRQn 1 */

  /* USER CODE END DMA2D_IRQn 1 */
}
 8005402:	bf00      	nop
 8005404:	bd80      	pop	{r7, pc}
 8005406:	bf00      	nop
 8005408:	20000b08 	.word	0x20000b08

0800540c <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt (USART6_RX).
  */
void DMA2_Stream1_IRQHandler(void)
{
 800540c:	b580      	push	{r7, lr}
 800540e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 8005410:	4802      	ldr	r0, [pc, #8]	@ (800541c <DMA2_Stream1_IRQHandler+0x10>)
 8005412:	f001 ff29 	bl	8007268 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8005416:	bf00      	nop
 8005418:	bd80      	pop	{r7, pc}
 800541a:	bf00      	nop
 800541c:	20001518 	.word	0x20001518

08005420 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8005420:	b580      	push	{r7, lr}
 8005422:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */
  
  // IDLE Ïù∏ÌÑ∞ÎüΩÌä∏ Ï≤¥ÌÅ¨ (Î©îÏãúÏßÄ ÎÅù Í∞êÏßÄ)
  if (__HAL_UART_GET_FLAG(&huart6, UART_FLAG_IDLE)) {
 8005424:	4b09      	ldr	r3, [pc, #36]	@ (800544c <USART6_IRQHandler+0x2c>)
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	69db      	ldr	r3, [r3, #28]
 800542a:	f003 0310 	and.w	r3, r3, #16
 800542e:	2b10      	cmp	r3, #16
 8005430:	d106      	bne.n	8005440 <USART6_IRQHandler+0x20>
    __HAL_UART_CLEAR_IDLEFLAG(&huart6);  // IDLE ÌîåÎûòÍ∑∏ ÌÅ¥Î¶¨Ïñ¥
 8005432:	4b06      	ldr	r3, [pc, #24]	@ (800544c <USART6_IRQHandler+0x2c>)
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	2210      	movs	r2, #16
 8005438:	621a      	str	r2, [r3, #32]
    
    // Ïô∏Î∂Ä Ìï®Ïàò Ìò∏Ï∂ú
    extern void USER_UART_IDLECallback(UART_HandleTypeDef *huart);
    USER_UART_IDLECallback(&huart6);
 800543a:	4804      	ldr	r0, [pc, #16]	@ (800544c <USART6_IRQHandler+0x2c>)
 800543c:	f000 ff22 	bl	8006284 <USER_UART_IDLECallback>
  }

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8005440:	4802      	ldr	r0, [pc, #8]	@ (800544c <USART6_IRQHandler+0x2c>)
 8005442:	f00a f959 	bl	800f6f8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8005446:	bf00      	nop
 8005448:	bd80      	pop	{r7, pc}
 800544a:	bf00      	nop
 800544c:	20001240 	.word	0x20001240

08005450 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005450:	b580      	push	{r7, lr}
 8005452:	b086      	sub	sp, #24
 8005454:	af00      	add	r7, sp, #0
 8005456:	60f8      	str	r0, [r7, #12]
 8005458:	60b9      	str	r1, [r7, #8]
 800545a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800545c:	2300      	movs	r3, #0
 800545e:	617b      	str	r3, [r7, #20]
 8005460:	e00a      	b.n	8005478 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8005462:	f3af 8000 	nop.w
 8005466:	4601      	mov	r1, r0
 8005468:	68bb      	ldr	r3, [r7, #8]
 800546a:	1c5a      	adds	r2, r3, #1
 800546c:	60ba      	str	r2, [r7, #8]
 800546e:	b2ca      	uxtb	r2, r1
 8005470:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005472:	697b      	ldr	r3, [r7, #20]
 8005474:	3301      	adds	r3, #1
 8005476:	617b      	str	r3, [r7, #20]
 8005478:	697a      	ldr	r2, [r7, #20]
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	429a      	cmp	r2, r3
 800547e:	dbf0      	blt.n	8005462 <_read+0x12>
  }

  return len;
 8005480:	687b      	ldr	r3, [r7, #4]
}
 8005482:	4618      	mov	r0, r3
 8005484:	3718      	adds	r7, #24
 8005486:	46bd      	mov	sp, r7
 8005488:	bd80      	pop	{r7, pc}

0800548a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800548a:	b580      	push	{r7, lr}
 800548c:	b086      	sub	sp, #24
 800548e:	af00      	add	r7, sp, #0
 8005490:	60f8      	str	r0, [r7, #12]
 8005492:	60b9      	str	r1, [r7, #8]
 8005494:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005496:	2300      	movs	r3, #0
 8005498:	617b      	str	r3, [r7, #20]
 800549a:	e009      	b.n	80054b0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800549c:	68bb      	ldr	r3, [r7, #8]
 800549e:	1c5a      	adds	r2, r3, #1
 80054a0:	60ba      	str	r2, [r7, #8]
 80054a2:	781b      	ldrb	r3, [r3, #0]
 80054a4:	4618      	mov	r0, r3
 80054a6:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80054aa:	697b      	ldr	r3, [r7, #20]
 80054ac:	3301      	adds	r3, #1
 80054ae:	617b      	str	r3, [r7, #20]
 80054b0:	697a      	ldr	r2, [r7, #20]
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	429a      	cmp	r2, r3
 80054b6:	dbf1      	blt.n	800549c <_write+0x12>
  }
  return len;
 80054b8:	687b      	ldr	r3, [r7, #4]
}
 80054ba:	4618      	mov	r0, r3
 80054bc:	3718      	adds	r7, #24
 80054be:	46bd      	mov	sp, r7
 80054c0:	bd80      	pop	{r7, pc}

080054c2 <_close>:

int _close(int file)
{
 80054c2:	b480      	push	{r7}
 80054c4:	b083      	sub	sp, #12
 80054c6:	af00      	add	r7, sp, #0
 80054c8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80054ca:	f04f 33ff 	mov.w	r3, #4294967295
}
 80054ce:	4618      	mov	r0, r3
 80054d0:	370c      	adds	r7, #12
 80054d2:	46bd      	mov	sp, r7
 80054d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054d8:	4770      	bx	lr

080054da <_fstat>:


int _fstat(int file, struct stat *st)
{
 80054da:	b480      	push	{r7}
 80054dc:	b083      	sub	sp, #12
 80054de:	af00      	add	r7, sp, #0
 80054e0:	6078      	str	r0, [r7, #4]
 80054e2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80054e4:	683b      	ldr	r3, [r7, #0]
 80054e6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80054ea:	605a      	str	r2, [r3, #4]
  return 0;
 80054ec:	2300      	movs	r3, #0
}
 80054ee:	4618      	mov	r0, r3
 80054f0:	370c      	adds	r7, #12
 80054f2:	46bd      	mov	sp, r7
 80054f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054f8:	4770      	bx	lr

080054fa <_isatty>:

int _isatty(int file)
{
 80054fa:	b480      	push	{r7}
 80054fc:	b083      	sub	sp, #12
 80054fe:	af00      	add	r7, sp, #0
 8005500:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8005502:	2301      	movs	r3, #1
}
 8005504:	4618      	mov	r0, r3
 8005506:	370c      	adds	r7, #12
 8005508:	46bd      	mov	sp, r7
 800550a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800550e:	4770      	bx	lr

08005510 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8005510:	b480      	push	{r7}
 8005512:	b085      	sub	sp, #20
 8005514:	af00      	add	r7, sp, #0
 8005516:	60f8      	str	r0, [r7, #12]
 8005518:	60b9      	str	r1, [r7, #8]
 800551a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800551c:	2300      	movs	r3, #0
}
 800551e:	4618      	mov	r0, r3
 8005520:	3714      	adds	r7, #20
 8005522:	46bd      	mov	sp, r7
 8005524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005528:	4770      	bx	lr
	...

0800552c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800552c:	b580      	push	{r7, lr}
 800552e:	b086      	sub	sp, #24
 8005530:	af00      	add	r7, sp, #0
 8005532:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005534:	4a14      	ldr	r2, [pc, #80]	@ (8005588 <_sbrk+0x5c>)
 8005536:	4b15      	ldr	r3, [pc, #84]	@ (800558c <_sbrk+0x60>)
 8005538:	1ad3      	subs	r3, r2, r3
 800553a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800553c:	697b      	ldr	r3, [r7, #20]
 800553e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005540:	4b13      	ldr	r3, [pc, #76]	@ (8005590 <_sbrk+0x64>)
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	2b00      	cmp	r3, #0
 8005546:	d102      	bne.n	800554e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005548:	4b11      	ldr	r3, [pc, #68]	@ (8005590 <_sbrk+0x64>)
 800554a:	4a12      	ldr	r2, [pc, #72]	@ (8005594 <_sbrk+0x68>)
 800554c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800554e:	4b10      	ldr	r3, [pc, #64]	@ (8005590 <_sbrk+0x64>)
 8005550:	681a      	ldr	r2, [r3, #0]
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	4413      	add	r3, r2
 8005556:	693a      	ldr	r2, [r7, #16]
 8005558:	429a      	cmp	r2, r3
 800555a:	d207      	bcs.n	800556c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800555c:	f012 fc0e 	bl	8017d7c <__errno>
 8005560:	4603      	mov	r3, r0
 8005562:	220c      	movs	r2, #12
 8005564:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8005566:	f04f 33ff 	mov.w	r3, #4294967295
 800556a:	e009      	b.n	8005580 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800556c:	4b08      	ldr	r3, [pc, #32]	@ (8005590 <_sbrk+0x64>)
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8005572:	4b07      	ldr	r3, [pc, #28]	@ (8005590 <_sbrk+0x64>)
 8005574:	681a      	ldr	r2, [r3, #0]
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	4413      	add	r3, r2
 800557a:	4a05      	ldr	r2, [pc, #20]	@ (8005590 <_sbrk+0x64>)
 800557c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800557e:	68fb      	ldr	r3, [r7, #12]
}
 8005580:	4618      	mov	r0, r3
 8005582:	3718      	adds	r7, #24
 8005584:	46bd      	mov	sp, r7
 8005586:	bd80      	pop	{r7, pc}
 8005588:	20050000 	.word	0x20050000
 800558c:	00000400 	.word	0x00000400
 8005590:	200015e4 	.word	0x200015e4
 8005594:	200122d0 	.word	0x200122d0

08005598 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005598:	b480      	push	{r7}
 800559a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800559c:	4b06      	ldr	r3, [pc, #24]	@ (80055b8 <SystemInit+0x20>)
 800559e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055a2:	4a05      	ldr	r2, [pc, #20]	@ (80055b8 <SystemInit+0x20>)
 80055a4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80055a8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80055ac:	bf00      	nop
 80055ae:	46bd      	mov	sp, r7
 80055b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b4:	4770      	bx	lr
 80055b6:	bf00      	nop
 80055b8:	e000ed00 	.word	0xe000ed00

080055bc <TIME_GetCurrentMs>:
// ============================================================================
// Í∏∞Î≥∏ ÏãúÍ∞Ñ Ìï®Ïàò
// ============================================================================

uint32_t TIME_GetCurrentMs(void)
{
 80055bc:	b580      	push	{r7, lr}
 80055be:	af00      	add	r7, sp, #0
    return TIME_Platform_GetCurrentMs();
 80055c0:	f000 f803 	bl	80055ca <TIME_Platform_GetCurrentMs>
 80055c4:	4603      	mov	r3, r0
}
 80055c6:	4618      	mov	r0, r3
 80055c8:	bd80      	pop	{r7, pc}

080055ca <TIME_Platform_GetCurrentMs>:
#include "time.h"
#include "stm32f7xx_hal.h"

// STM32Ïö© ÌîåÎû´Ìèº Ìï®ÏàòÎì§
uint32_t TIME_Platform_GetCurrentMs(void)
{
 80055ca:	b580      	push	{r7, lr}
 80055cc:	af00      	add	r7, sp, #0
    return HAL_GetTick();  // HAL_GetTick()ÏùÄ 1ms Îã®ÏúÑÎ°ú ÏãúÍ∞ÑÏùÑ Î∞òÌôò
 80055ce:	f000 ff37 	bl	8006440 <HAL_GetTick>
 80055d2:	4603      	mov	r3, r0
}
 80055d4:	4618      	mov	r0, r3
 80055d6:	bd80      	pop	{r7, pc}

080055d8 <LOGGER_Connect>:
    .enable_network = true,
    .server_ip = "",
    .server_port = 0
};

LoggerStatus LOGGER_Connect(const char* server_ip, int port) {
 80055d8:	b580      	push	{r7, lr}
 80055da:	b084      	sub	sp, #16
 80055dc:	af00      	add	r7, sp, #0
 80055de:	6078      	str	r0, [r7, #4]
 80055e0:	6039      	str	r1, [r7, #0]
    if (server_ip == NULL) return LOGGER_STATUS_ERROR;
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d102      	bne.n	80055ee <LOGGER_Connect+0x16>
 80055e8:	f04f 33ff 	mov.w	r3, #4294967295
 80055ec:	e016      	b.n	800561c <LOGGER_Connect+0x44>
    strncpy(current_config.server_ip, server_ip, sizeof(current_config.server_ip) - 1);
 80055ee:	223f      	movs	r2, #63	@ 0x3f
 80055f0:	6879      	ldr	r1, [r7, #4]
 80055f2:	480c      	ldr	r0, [pc, #48]	@ (8005624 <LOGGER_Connect+0x4c>)
 80055f4:	f012 fb43 	bl	8017c7e <strncpy>
    current_config.server_port = port;
 80055f8:	4a0b      	ldr	r2, [pc, #44]	@ (8005628 <LOGGER_Connect+0x50>)
 80055fa:	683b      	ldr	r3, [r7, #0]
 80055fc:	6453      	str	r3, [r2, #68]	@ 0x44
    LoggerStatus status = LOGGER_Platform_Connect(server_ip, port);
 80055fe:	6839      	ldr	r1, [r7, #0]
 8005600:	6878      	ldr	r0, [r7, #4]
 8005602:	f000 f9f9 	bl	80059f8 <LOGGER_Platform_Connect>
 8005606:	4603      	mov	r3, r0
 8005608:	73fb      	strb	r3, [r7, #15]
    if (status == LOGGER_STATUS_OK) {
 800560a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800560e:	2b00      	cmp	r3, #0
 8005610:	d102      	bne.n	8005618 <LOGGER_Connect+0x40>
        logger_connected = true;
 8005612:	4b06      	ldr	r3, [pc, #24]	@ (800562c <LOGGER_Connect+0x54>)
 8005614:	2201      	movs	r2, #1
 8005616:	701a      	strb	r2, [r3, #0]
    }
    return status;
 8005618:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800561c:	4618      	mov	r0, r3
 800561e:	3710      	adds	r7, #16
 8005620:	46bd      	mov	sp, r7
 8005622:	bd80      	pop	{r7, pc}
 8005624:	20000027 	.word	0x20000027
 8005628:	20000024 	.word	0x20000024
 800562c:	200015e8 	.word	0x200015e8

08005630 <LOGGER_SetFilterLevel>:
bool LOGGER_IsConnected(void) {
    return logger_connected;
}

// Logger Ï†úÏñ¥ Ìï®ÏàòÎì§
void LOGGER_SetFilterLevel(LogLevel min_level) {
 8005630:	b480      	push	{r7}
 8005632:	b083      	sub	sp, #12
 8005634:	af00      	add	r7, sp, #0
 8005636:	4603      	mov	r3, r0
 8005638:	71fb      	strb	r3, [r7, #7]
    filter_level = min_level;
 800563a:	4a04      	ldr	r2, [pc, #16]	@ (800564c <LOGGER_SetFilterLevel+0x1c>)
 800563c:	79fb      	ldrb	r3, [r7, #7]
 800563e:	7013      	strb	r3, [r2, #0]
}
 8005640:	bf00      	nop
 8005642:	370c      	adds	r7, #12
 8005644:	46bd      	mov	sp, r7
 8005646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800564a:	4770      	bx	lr
 800564c:	200015ea 	.word	0x200015ea

08005650 <LOGGER_SetSDFilterLevel>:

void LOGGER_SetSDFilterLevel(LogLevel min_level) {
 8005650:	b480      	push	{r7}
 8005652:	b083      	sub	sp, #12
 8005654:	af00      	add	r7, sp, #0
 8005656:	4603      	mov	r3, r0
 8005658:	71fb      	strb	r3, [r7, #7]
    sd_filter_level = min_level;
 800565a:	4a04      	ldr	r2, [pc, #16]	@ (800566c <LOGGER_SetSDFilterLevel+0x1c>)
 800565c:	79fb      	ldrb	r3, [r7, #7]
 800565e:	7013      	strb	r3, [r2, #0]
}
 8005660:	bf00      	nop
 8005662:	370c      	adds	r7, #12
 8005664:	46bd      	mov	sp, r7
 8005666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800566a:	4770      	bx	lr
 800566c:	20000020 	.word	0x20000020

08005670 <LOGGER_EnableSDLogging>:

void LOGGER_EnableSDLogging(bool enable) {
 8005670:	b480      	push	{r7}
 8005672:	b083      	sub	sp, #12
 8005674:	af00      	add	r7, sp, #0
 8005676:	4603      	mov	r3, r0
 8005678:	71fb      	strb	r3, [r7, #7]
    sd_logging_enabled = enable;
 800567a:	4a04      	ldr	r2, [pc, #16]	@ (800568c <LOGGER_EnableSDLogging+0x1c>)
 800567c:	79fb      	ldrb	r3, [r7, #7]
 800567e:	7013      	strb	r3, [r2, #0]
}
 8005680:	bf00      	nop
 8005682:	370c      	adds	r7, #12
 8005684:	46bd      	mov	sp, r7
 8005686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800568a:	4770      	bx	lr
 800568c:	200015eb 	.word	0x200015eb

08005690 <LOGGER_IsSDLoggingEnabled>:

bool LOGGER_IsSDLoggingEnabled(void) {
 8005690:	b480      	push	{r7}
 8005692:	af00      	add	r7, sp, #0
    return sd_logging_enabled;
 8005694:	4b03      	ldr	r3, [pc, #12]	@ (80056a4 <LOGGER_IsSDLoggingEnabled+0x14>)
 8005696:	781b      	ldrb	r3, [r3, #0]
}
 8005698:	4618      	mov	r0, r3
 800569a:	46bd      	mov	sp, r7
 800569c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a0:	4770      	bx	lr
 80056a2:	bf00      	nop
 80056a4:	200015eb 	.word	0x200015eb

080056a8 <LOGGER_SetMode>:

void LOGGER_SetMode(LoggerMode_t mode) {
 80056a8:	b580      	push	{r7, lr}
 80056aa:	b082      	sub	sp, #8
 80056ac:	af00      	add	r7, sp, #0
 80056ae:	4603      	mov	r3, r0
 80056b0:	71fb      	strb	r3, [r7, #7]
    current_mode = mode;
 80056b2:	4a0d      	ldr	r2, [pc, #52]	@ (80056e8 <LOGGER_SetMode+0x40>)
 80056b4:	79fb      	ldrb	r3, [r7, #7]
 80056b6:	7013      	strb	r3, [r2, #0]
    
    // Î™®ÎìúÏóê Îî∞Î•∏ Ïó∞Í≤∞ ÏÉÅÌÉú ÏÑ§Ï†ï
    if (mode == LOGGER_MODE_TERMINAL_ONLY) {
 80056b8:	79fb      	ldrb	r3, [r7, #7]
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d103      	bne.n	80056c6 <LOGGER_SetMode+0x1e>
        logger_connected = true;  // ÌÑ∞ÎØ∏ÎÑêÏùÄ Ìï≠ÏÉÅ Ïó∞Í≤∞Îê®
 80056be:	4b0b      	ldr	r3, [pc, #44]	@ (80056ec <LOGGER_SetMode+0x44>)
 80056c0:	2201      	movs	r2, #1
 80056c2:	701a      	strb	r2, [r3, #0]
    } else if (mode == LOGGER_MODE_SD_ONLY || mode == LOGGER_MODE_DUAL) {
        // SD Î∞±ÏóîÎìú ÏÇ¨Ïö© Ïãú SDStorage Ïó∞Í≤∞ ÏÉÅÌÉúÏóê Îî∞Îùº Í≤∞Ï†ï
        logger_connected = SDStorage_IsReady();
    }
}
 80056c4:	e00b      	b.n	80056de <LOGGER_SetMode+0x36>
    } else if (mode == LOGGER_MODE_SD_ONLY || mode == LOGGER_MODE_DUAL) {
 80056c6:	79fb      	ldrb	r3, [r7, #7]
 80056c8:	2b01      	cmp	r3, #1
 80056ca:	d002      	beq.n	80056d2 <LOGGER_SetMode+0x2a>
 80056cc:	79fb      	ldrb	r3, [r7, #7]
 80056ce:	2b02      	cmp	r3, #2
 80056d0:	d105      	bne.n	80056de <LOGGER_SetMode+0x36>
        logger_connected = SDStorage_IsReady();
 80056d2:	f7fc fb39 	bl	8001d48 <SDStorage_IsReady>
 80056d6:	4603      	mov	r3, r0
 80056d8:	461a      	mov	r2, r3
 80056da:	4b04      	ldr	r3, [pc, #16]	@ (80056ec <LOGGER_SetMode+0x44>)
 80056dc:	701a      	strb	r2, [r3, #0]
}
 80056de:	bf00      	nop
 80056e0:	3708      	adds	r7, #8
 80056e2:	46bd      	mov	sp, r7
 80056e4:	bd80      	pop	{r7, pc}
 80056e6:	bf00      	nop
 80056e8:	200015e9 	.word	0x200015e9
 80056ec:	200015e8 	.word	0x200015e8

080056f0 <LOGGER_SendFormatted>:

LoggerMode_t LOGGER_GetMode(void) {
    return current_mode;
}

void LOGGER_SendFormatted(LogLevel level, const char* format, ...) {
 80056f0:	b40e      	push	{r1, r2, r3}
 80056f2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80056f4:	f5ad 6da8 	sub.w	sp, sp, #1344	@ 0x540
 80056f8:	af04      	add	r7, sp, #16
 80056fa:	4602      	mov	r2, r0
 80056fc:	f507 63a6 	add.w	r3, r7, #1328	@ 0x530
 8005700:	f2a3 5329 	subw	r3, r3, #1321	@ 0x529
 8005704:	701a      	strb	r2, [r3, #0]
    // ÌïÑÌÑ∞ Î†àÎ≤® Ï≤¥ÌÅ¨
    if (level < filter_level) return;
 8005706:	4bac      	ldr	r3, [pc, #688]	@ (80059b8 <LOGGER_SendFormatted+0x2c8>)
 8005708:	781b      	ldrb	r3, [r3, #0]
 800570a:	f507 62a6 	add.w	r2, r7, #1328	@ 0x530
 800570e:	f2a2 5229 	subw	r2, r2, #1321	@ 0x529
 8005712:	7812      	ldrb	r2, [r2, #0]
 8005714:	429a      	cmp	r2, r3
 8005716:	f0c0 8140 	bcc.w	800599a <LOGGER_SendFormatted+0x2aa>
    if (level < current_config.level) return;
 800571a:	4ba8      	ldr	r3, [pc, #672]	@ (80059bc <LOGGER_SendFormatted+0x2cc>)
 800571c:	781b      	ldrb	r3, [r3, #0]
 800571e:	f507 62a6 	add.w	r2, r7, #1328	@ 0x530
 8005722:	f2a2 5229 	subw	r2, r2, #1321	@ 0x529
 8005726:	7812      	ldrb	r2, [r2, #0]
 8005728:	429a      	cmp	r2, r3
 800572a:	f0c0 8138 	bcc.w	800599e <LOGGER_SendFormatted+0x2ae>
    
    char buffer[1024];  // Î≤ÑÌçº ÌÅ¨Í∏∞ 2Î∞∞ Ï¶ùÍ∞Ä (512 ‚Üí 1024)
    const char* level_str[] = {"[DEBUG]", "[INFO]", "[WARN]", "[ERROR]"};
 800572e:	f507 63a6 	add.w	r3, r7, #1328	@ 0x530
 8005732:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 8005736:	4aa2      	ldr	r2, [pc, #648]	@ (80059c0 <LOGGER_SendFormatted+0x2d0>)
 8005738:	461c      	mov	r4, r3
 800573a:	4613      	mov	r3, r2
 800573c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800573e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    
    // ÌÉÄÏûÑÏä§ÌÉ¨ÌîÑ + Î†àÎ≤® Î¨∏ÏûêÏó¥ Ï∂îÍ∞Ä
    int offset = 0;
 8005742:	2300      	movs	r3, #0
 8005744:	f8c7 352c 	str.w	r3, [r7, #1324]	@ 0x52c
    const char* network_time = ResponseHandler_GetNetworkTime();
 8005748:	f7fb fe72 	bl	8001430 <ResponseHandler_GetNetworkTime>
 800574c:	f8c7 0524 	str.w	r0, [r7, #1316]	@ 0x524
    if (network_time != NULL && ResponseHandler_IsTimeSynchronized()) {
 8005750:	f8d7 3524 	ldr.w	r3, [r7, #1316]	@ 0x524
 8005754:	2b00      	cmp	r3, #0
 8005756:	d01c      	beq.n	8005792 <LOGGER_SendFormatted+0xa2>
 8005758:	f7fb fe7c 	bl	8001454 <ResponseHandler_IsTimeSynchronized>
 800575c:	4603      	mov	r3, r0
 800575e:	2b00      	cmp	r3, #0
 8005760:	d017      	beq.n	8005792 <LOGGER_SendFormatted+0xa2>
        // ÎÑ§Ìä∏ÏõåÌÅ¨ ÏãúÍ∞ÑÏù¥ ÏûàÏúºÎ©¥ ÌÉÄÏûÑÏä§ÌÉ¨ÌîÑ Ï∂îÍ∞Ä
        offset = snprintf(buffer, sizeof(buffer), "[%s] %s ", network_time, level_str[level]);
 8005762:	f507 63a6 	add.w	r3, r7, #1328	@ 0x530
 8005766:	f2a3 5329 	subw	r3, r3, #1321	@ 0x529
 800576a:	781a      	ldrb	r2, [r3, #0]
 800576c:	f507 63a6 	add.w	r3, r7, #1328	@ 0x530
 8005770:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 8005774:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005778:	f507 708e 	add.w	r0, r7, #284	@ 0x11c
 800577c:	9300      	str	r3, [sp, #0]
 800577e:	f8d7 3524 	ldr.w	r3, [r7, #1316]	@ 0x524
 8005782:	4a90      	ldr	r2, [pc, #576]	@ (80059c4 <LOGGER_SendFormatted+0x2d4>)
 8005784:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8005788:	f012 f95e 	bl	8017a48 <sniprintf>
 800578c:	f8c7 052c 	str.w	r0, [r7, #1324]	@ 0x52c
 8005790:	e013      	b.n	80057ba <LOGGER_SendFormatted+0xca>
    } else {
        // ÎÑ§Ìä∏ÏõåÌÅ¨ ÏãúÍ∞ÑÏù¥ ÏóÜÏúºÎ©¥ Í∏∞Î≥∏ ÌòïÏãù
        offset = snprintf(buffer, sizeof(buffer), "%s ", level_str[level]);
 8005792:	f507 63a6 	add.w	r3, r7, #1328	@ 0x530
 8005796:	f2a3 5329 	subw	r3, r3, #1321	@ 0x529
 800579a:	781a      	ldrb	r2, [r3, #0]
 800579c:	f507 63a6 	add.w	r3, r7, #1328	@ 0x530
 80057a0:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 80057a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80057a8:	f507 708e 	add.w	r0, r7, #284	@ 0x11c
 80057ac:	4a86      	ldr	r2, [pc, #536]	@ (80059c8 <LOGGER_SendFormatted+0x2d8>)
 80057ae:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80057b2:	f012 f949 	bl	8017a48 <sniprintf>
 80057b6:	f8c7 052c 	str.w	r0, [r7, #1324]	@ 0x52c
    }
    
    // Í∞ÄÎ≥Ä Ïù∏Ïàò Ï≤òÎ¶¨ (Î≤ÑÌçº Ïò§Î≤ÑÌîåÎ°úÏö∞ Î∞©ÏßÄ)
    va_list args;
    va_start(args, format);
 80057ba:	f507 62a9 	add.w	r2, r7, #1352	@ 0x548
 80057be:	f507 63a6 	add.w	r3, r7, #1328	@ 0x530
 80057c2:	f5a3 6385 	sub.w	r3, r3, #1064	@ 0x428
 80057c6:	601a      	str	r2, [r3, #0]
    int remaining_size = sizeof(buffer) - offset;
 80057c8:	f8d7 352c 	ldr.w	r3, [r7, #1324]	@ 0x52c
 80057cc:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 80057d0:	f8c7 3520 	str.w	r3, [r7, #1312]	@ 0x520
    if (remaining_size > 0) {
 80057d4:	f8d7 3520 	ldr.w	r3, [r7, #1312]	@ 0x520
 80057d8:	2b00      	cmp	r3, #0
 80057da:	dd16      	ble.n	800580a <LOGGER_SendFormatted+0x11a>
        vsnprintf(buffer + offset, remaining_size, format, args);
 80057dc:	f8d7 352c 	ldr.w	r3, [r7, #1324]	@ 0x52c
 80057e0:	f507 728e 	add.w	r2, r7, #284	@ 0x11c
 80057e4:	18d0      	adds	r0, r2, r3
 80057e6:	f8d7 1520 	ldr.w	r1, [r7, #1312]	@ 0x520
 80057ea:	f507 63a6 	add.w	r3, r7, #1328	@ 0x530
 80057ee:	f5a3 6385 	sub.w	r3, r3, #1064	@ 0x428
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	f8d7 2544 	ldr.w	r2, [r7, #1348]	@ 0x544
 80057f8:	f012 fa1e 	bl	8017c38 <vsniprintf>
        buffer[sizeof(buffer) - 1] = '\0';  // ÏïàÏ†ÑÏû•Ïπò: Ìï≠ÏÉÅ null Ï¢ÖÎ£å
 80057fc:	f507 63a6 	add.w	r3, r7, #1328	@ 0x530
 8005800:	f2a3 4314 	subw	r3, r3, #1044	@ 0x414
 8005804:	2200      	movs	r2, #0
 8005806:	f883 23ff 	strb.w	r2, [r3, #1023]	@ 0x3ff
    }
    va_end(args);
    
    // Î™®ÎìúÏóê Îî∞Î•∏ Ï∂úÎ†• Ï≤òÎ¶¨
    switch (current_mode) {
 800580a:	4b70      	ldr	r3, [pc, #448]	@ (80059cc <LOGGER_SendFormatted+0x2dc>)
 800580c:	781b      	ldrb	r3, [r3, #0]
 800580e:	2b02      	cmp	r3, #2
 8005810:	d02f      	beq.n	8005872 <LOGGER_SendFormatted+0x182>
 8005812:	2b02      	cmp	r3, #2
 8005814:	f300 80c8 	bgt.w	80059a8 <LOGGER_SendFormatted+0x2b8>
 8005818:	2b00      	cmp	r3, #0
 800581a:	d002      	beq.n	8005822 <LOGGER_SendFormatted+0x132>
 800581c:	2b01      	cmp	r3, #1
 800581e:	d006      	beq.n	800582e <LOGGER_SendFormatted+0x13e>
 8005820:	e0c2      	b.n	80059a8 <LOGGER_SendFormatted+0x2b8>
        case LOGGER_MODE_TERMINAL_ONLY:
            LOGGER_Platform_Send(buffer);
 8005822:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8005826:	4618      	mov	r0, r3
 8005828:	f000 f8f2 	bl	8005a10 <LOGGER_Platform_Send>
            break;
 800582c:	e0bc      	b.n	80059a8 <LOGGER_SendFormatted+0x2b8>
            
        case LOGGER_MODE_SD_ONLY:
            // SD Î°úÍπÖ ÌôúÏÑ±Ìôî + SD ÌïÑÌÑ∞ Î†àÎ≤® Ï≤¥ÌÅ¨
            if (sd_logging_enabled && level >= sd_filter_level && SDStorage_IsReady()) {
 800582e:	4b68      	ldr	r3, [pc, #416]	@ (80059d0 <LOGGER_SendFormatted+0x2e0>)
 8005830:	781b      	ldrb	r3, [r3, #0]
 8005832:	2b00      	cmp	r3, #0
 8005834:	f000 80b5 	beq.w	80059a2 <LOGGER_SendFormatted+0x2b2>
 8005838:	4b66      	ldr	r3, [pc, #408]	@ (80059d4 <LOGGER_SendFormatted+0x2e4>)
 800583a:	781b      	ldrb	r3, [r3, #0]
 800583c:	f507 62a6 	add.w	r2, r7, #1328	@ 0x530
 8005840:	f2a2 5229 	subw	r2, r2, #1321	@ 0x529
 8005844:	7812      	ldrb	r2, [r2, #0]
 8005846:	429a      	cmp	r2, r3
 8005848:	f0c0 80ab 	bcc.w	80059a2 <LOGGER_SendFormatted+0x2b2>
 800584c:	f7fc fa7c 	bl	8001d48 <SDStorage_IsReady>
 8005850:	4603      	mov	r3, r0
 8005852:	2b00      	cmp	r3, #0
 8005854:	f000 80a5 	beq.w	80059a2 <LOGGER_SendFormatted+0x2b2>
                SDStorage_WriteLog(buffer, strlen(buffer));
 8005858:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 800585c:	4618      	mov	r0, r3
 800585e:	f7fa fce1 	bl	8000224 <strlen>
 8005862:	4602      	mov	r2, r0
 8005864:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8005868:	4611      	mov	r1, r2
 800586a:	4618      	mov	r0, r3
 800586c:	f7fc f984 	bl	8001b78 <SDStorage_WriteLog>
            }
            break;
 8005870:	e097      	b.n	80059a2 <LOGGER_SendFormatted+0x2b2>
            
        case LOGGER_MODE_DUAL:
            // ÌÑ∞ÎØ∏ÎÑê Ï∂úÎ†• (Ïã§ÏãúÍ∞Ñ)
            LOGGER_Platform_Send(buffer);
 8005872:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8005876:	4618      	mov	r0, r3
 8005878:	f000 f8ca 	bl	8005a10 <LOGGER_Platform_Send>
            // SD Ï∂úÎ†• (SD Î°úÍπÖ ÌôúÏÑ±Ìôî + SD ÌïÑÌÑ∞ Î†àÎ≤® Ï≤¥ÌÅ¨ + ÏóêÎü¨ Î¨¥Ïãú)
            if (sd_logging_enabled && level >= sd_filter_level && SDStorage_IsReady()) {
 800587c:	4b54      	ldr	r3, [pc, #336]	@ (80059d0 <LOGGER_SendFormatted+0x2e0>)
 800587e:	781b      	ldrb	r3, [r3, #0]
 8005880:	2b00      	cmp	r3, #0
 8005882:	d062      	beq.n	800594a <LOGGER_SendFormatted+0x25a>
 8005884:	4b53      	ldr	r3, [pc, #332]	@ (80059d4 <LOGGER_SendFormatted+0x2e4>)
 8005886:	781b      	ldrb	r3, [r3, #0]
 8005888:	f507 62a6 	add.w	r2, r7, #1328	@ 0x530
 800588c:	f2a2 5229 	subw	r2, r2, #1321	@ 0x529
 8005890:	7812      	ldrb	r2, [r2, #0]
 8005892:	429a      	cmp	r2, r3
 8005894:	d359      	bcc.n	800594a <LOGGER_SendFormatted+0x25a>
 8005896:	f7fc fa57 	bl	8001d48 <SDStorage_IsReady>
 800589a:	4603      	mov	r3, r0
 800589c:	2b00      	cmp	r3, #0
 800589e:	d054      	beq.n	800594a <LOGGER_SendFormatted+0x25a>
                int sd_result = SDStorage_WriteLog(buffer, strlen(buffer));
 80058a0:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 80058a4:	4618      	mov	r0, r3
 80058a6:	f7fa fcbd 	bl	8000224 <strlen>
 80058aa:	4602      	mov	r2, r0
 80058ac:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 80058b0:	4611      	mov	r1, r2
 80058b2:	4618      	mov	r0, r3
 80058b4:	f7fc f960 	bl	8001b78 <SDStorage_WriteLog>
 80058b8:	f8c7 051c 	str.w	r0, [r7, #1308]	@ 0x51c
                if (sd_result != 0 && level >= LOG_LEVEL_WARN) {
 80058bc:	f8d7 351c 	ldr.w	r3, [r7, #1308]	@ 0x51c
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d068      	beq.n	8005996 <LOGGER_SendFormatted+0x2a6>
 80058c4:	f507 63a6 	add.w	r3, r7, #1328	@ 0x530
 80058c8:	f2a3 5329 	subw	r3, r3, #1321	@ 0x529
 80058cc:	781b      	ldrb	r3, [r3, #0]
 80058ce:	2b01      	cmp	r3, #1
 80058d0:	d961      	bls.n	8005996 <LOGGER_SendFormatted+0x2a6>
                    // SD Ïì∞Í∏∞ Ïã§Ìå® Ïãú ÌÑ∞ÎØ∏ÎÑêÏóê ÏóêÎü¨ Ï∂úÎ†•
                    char error_msg[128];
                    const char* error_desc;
                    switch(sd_result) {
 80058d2:	f8d7 351c 	ldr.w	r3, [r7, #1308]	@ 0x51c
 80058d6:	3305      	adds	r3, #5
 80058d8:	2b04      	cmp	r3, #4
 80058da:	d821      	bhi.n	8005920 <LOGGER_SendFormatted+0x230>
 80058dc:	a201      	add	r2, pc, #4	@ (adr r2, 80058e4 <LOGGER_SendFormatted+0x1f4>)
 80058de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058e2:	bf00      	nop
 80058e4:	08005919 	.word	0x08005919
 80058e8:	08005911 	.word	0x08005911
 80058ec:	08005909 	.word	0x08005909
 80058f0:	08005901 	.word	0x08005901
 80058f4:	080058f9 	.word	0x080058f9
                        case -1: error_desc = "GENERAL_ERROR"; break;
 80058f8:	4b37      	ldr	r3, [pc, #220]	@ (80059d8 <LOGGER_SendFormatted+0x2e8>)
 80058fa:	f8c7 3528 	str.w	r3, [r7, #1320]	@ 0x528
 80058fe:	e013      	b.n	8005928 <LOGGER_SendFormatted+0x238>
                        case -2: error_desc = "NOT_READY"; break;
 8005900:	4b36      	ldr	r3, [pc, #216]	@ (80059dc <LOGGER_SendFormatted+0x2ec>)
 8005902:	f8c7 3528 	str.w	r3, [r7, #1320]	@ 0x528
 8005906:	e00f      	b.n	8005928 <LOGGER_SendFormatted+0x238>
                        case -3: error_desc = "FILE_ERROR"; break;
 8005908:	4b35      	ldr	r3, [pc, #212]	@ (80059e0 <LOGGER_SendFormatted+0x2f0>)
 800590a:	f8c7 3528 	str.w	r3, [r7, #1320]	@ 0x528
 800590e:	e00b      	b.n	8005928 <LOGGER_SendFormatted+0x238>
                        case -4: error_desc = "DISK_FULL"; break;
 8005910:	4b34      	ldr	r3, [pc, #208]	@ (80059e4 <LOGGER_SendFormatted+0x2f4>)
 8005912:	f8c7 3528 	str.w	r3, [r7, #1320]	@ 0x528
 8005916:	e007      	b.n	8005928 <LOGGER_SendFormatted+0x238>
                        case -5: error_desc = "INVALID_PARAM"; break;
 8005918:	4b33      	ldr	r3, [pc, #204]	@ (80059e8 <LOGGER_SendFormatted+0x2f8>)
 800591a:	f8c7 3528 	str.w	r3, [r7, #1320]	@ 0x528
 800591e:	e003      	b.n	8005928 <LOGGER_SendFormatted+0x238>
                        default: error_desc = "UNKNOWN"; break;
 8005920:	4b32      	ldr	r3, [pc, #200]	@ (80059ec <LOGGER_SendFormatted+0x2fc>)
 8005922:	f8c7 3528 	str.w	r3, [r7, #1320]	@ 0x528
 8005926:	bf00      	nop
                    }
                    snprintf(error_msg, sizeof(error_msg), "[SD_ERROR] Write failed: %d (%s)", sd_result, error_desc);
 8005928:	f107 0008 	add.w	r0, r7, #8
 800592c:	f8d7 3528 	ldr.w	r3, [r7, #1320]	@ 0x528
 8005930:	9300      	str	r3, [sp, #0]
 8005932:	f8d7 351c 	ldr.w	r3, [r7, #1308]	@ 0x51c
 8005936:	4a2e      	ldr	r2, [pc, #184]	@ (80059f0 <LOGGER_SendFormatted+0x300>)
 8005938:	2180      	movs	r1, #128	@ 0x80
 800593a:	f012 f885 	bl	8017a48 <sniprintf>
                    LOGGER_Platform_Send(error_msg);
 800593e:	f107 0308 	add.w	r3, r7, #8
 8005942:	4618      	mov	r0, r3
 8005944:	f000 f864 	bl	8005a10 <LOGGER_Platform_Send>
            if (sd_logging_enabled && level >= sd_filter_level && SDStorage_IsReady()) {
 8005948:	e025      	b.n	8005996 <LOGGER_SendFormatted+0x2a6>
                }
            } else if (level >= LOG_LEVEL_WARN) {
 800594a:	f507 63a6 	add.w	r3, r7, #1328	@ 0x530
 800594e:	f2a3 5329 	subw	r3, r3, #1321	@ 0x529
 8005952:	781b      	ldrb	r3, [r3, #0]
 8005954:	2b01      	cmp	r3, #1
 8005956:	d926      	bls.n	80059a6 <LOGGER_SendFormatted+0x2b6>
                // WARN Ïù¥ÏÉÅ Î†àÎ≤®Ïù∏Îç∞ SDÏóê Ï†ÄÏû•ÎêòÏßÄ ÏïäÎäî Í≤ΩÏö∞ ÎîîÎ≤ÑÍ∑∏ Ï†ïÎ≥¥ Ï∂úÎ†•
                char debug_msg[256];
                snprintf(debug_msg, sizeof(debug_msg), 
 8005958:	4b1d      	ldr	r3, [pc, #116]	@ (80059d0 <LOGGER_SendFormatted+0x2e0>)
 800595a:	781b      	ldrb	r3, [r3, #0]
 800595c:	461e      	mov	r6, r3
 800595e:	f507 63a6 	add.w	r3, r7, #1328	@ 0x530
 8005962:	f2a3 5329 	subw	r3, r3, #1321	@ 0x529
 8005966:	781c      	ldrb	r4, [r3, #0]
 8005968:	4b1a      	ldr	r3, [pc, #104]	@ (80059d4 <LOGGER_SendFormatted+0x2e4>)
 800596a:	781b      	ldrb	r3, [r3, #0]
 800596c:	461d      	mov	r5, r3
                    "[SD_DEBUG] Skip SD write: enabled=%d, level=%d>=filter=%d, ready=%d",
                    sd_logging_enabled, level, sd_filter_level, SDStorage_IsReady());
 800596e:	f7fc f9eb 	bl	8001d48 <SDStorage_IsReady>
 8005972:	4603      	mov	r3, r0
                snprintf(debug_msg, sizeof(debug_msg), 
 8005974:	f107 0008 	add.w	r0, r7, #8
 8005978:	9302      	str	r3, [sp, #8]
 800597a:	9501      	str	r5, [sp, #4]
 800597c:	9400      	str	r4, [sp, #0]
 800597e:	4633      	mov	r3, r6
 8005980:	4a1c      	ldr	r2, [pc, #112]	@ (80059f4 <LOGGER_SendFormatted+0x304>)
 8005982:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8005986:	f012 f85f 	bl	8017a48 <sniprintf>
                LOGGER_Platform_Send(debug_msg);
 800598a:	f107 0308 	add.w	r3, r7, #8
 800598e:	4618      	mov	r0, r3
 8005990:	f000 f83e 	bl	8005a10 <LOGGER_Platform_Send>
            }
            break;
 8005994:	e007      	b.n	80059a6 <LOGGER_SendFormatted+0x2b6>
            if (sd_logging_enabled && level >= sd_filter_level && SDStorage_IsReady()) {
 8005996:	bf00      	nop
            break;
 8005998:	e005      	b.n	80059a6 <LOGGER_SendFormatted+0x2b6>
    if (level < filter_level) return;
 800599a:	bf00      	nop
 800599c:	e004      	b.n	80059a8 <LOGGER_SendFormatted+0x2b8>
    if (level < current_config.level) return;
 800599e:	bf00      	nop
 80059a0:	e002      	b.n	80059a8 <LOGGER_SendFormatted+0x2b8>
            break;
 80059a2:	bf00      	nop
 80059a4:	e000      	b.n	80059a8 <LOGGER_SendFormatted+0x2b8>
            break;
 80059a6:	bf00      	nop
    }
}
 80059a8:	f507 67a6 	add.w	r7, r7, #1328	@ 0x530
 80059ac:	46bd      	mov	sp, r7
 80059ae:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 80059b2:	b003      	add	sp, #12
 80059b4:	4770      	bx	lr
 80059b6:	bf00      	nop
 80059b8:	200015ea 	.word	0x200015ea
 80059bc:	20000024 	.word	0x20000024
 80059c0:	0801c12c 	.word	0x0801c12c
 80059c4:	0801c13c 	.word	0x0801c13c
 80059c8:	0801c148 	.word	0x0801c148
 80059cc:	200015e9 	.word	0x200015e9
 80059d0:	200015eb 	.word	0x200015eb
 80059d4:	20000020 	.word	0x20000020
 80059d8:	0801c14c 	.word	0x0801c14c
 80059dc:	0801c15c 	.word	0x0801c15c
 80059e0:	0801c168 	.word	0x0801c168
 80059e4:	0801c174 	.word	0x0801c174
 80059e8:	0801c180 	.word	0x0801c180
 80059ec:	0801c190 	.word	0x0801c190
 80059f0:	0801c198 	.word	0x0801c198
 80059f4:	0801c1bc 	.word	0x0801c1bc

080059f8 <LOGGER_Platform_Connect>:
#include "stm32f7xx_hal.h"
#include <string.h>

extern UART_HandleTypeDef huart1; // CubeMXÍ∞Ä ÏÉùÏÑ±Ìïú UART1 (Virtual COM Port)

LoggerStatus LOGGER_Platform_Connect(const char* server_ip, int port) {
 80059f8:	b480      	push	{r7}
 80059fa:	b083      	sub	sp, #12
 80059fc:	af00      	add	r7, sp, #0
 80059fe:	6078      	str	r0, [r7, #4]
 8005a00:	6039      	str	r1, [r7, #0]
    (void)server_ip; (void)port;
    // STM32ÏóêÏÑúÎäî UART1Ïù¥ Ïù¥ÎØ∏ Ï¥àÍ∏∞ÌôîÎêòÏñ¥ ÏûàÏúºÎØÄÎ°ú Ï∂îÍ∞Ä ÏÑ§Ï†ï Î∂àÌïÑÏöî
    return LOGGER_STATUS_OK;
 8005a02:	2300      	movs	r3, #0
}
 8005a04:	4618      	mov	r0, r3
 8005a06:	370c      	adds	r7, #12
 8005a08:	46bd      	mov	sp, r7
 8005a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a0e:	4770      	bx	lr

08005a10 <LOGGER_Platform_Send>:

LoggerStatus LOGGER_Platform_Disconnect(void) {
    return LOGGER_STATUS_OK;
}

LoggerStatus LOGGER_Platform_Send(const char* message) {
 8005a10:	b580      	push	{r7, lr}
 8005a12:	b084      	sub	sp, #16
 8005a14:	af00      	add	r7, sp, #0
 8005a16:	6078      	str	r0, [r7, #4]
    if (message == NULL) return LOGGER_STATUS_ERROR;
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d102      	bne.n	8005a24 <LOGGER_Platform_Send+0x14>
 8005a1e:	f04f 33ff 	mov.w	r3, #4294967295
 8005a22:	e01c      	b.n	8005a5e <LOGGER_Platform_Send+0x4e>
    
    // UART1ÏùÑ ÌÜµÌï¥ Î©îÏãúÏßÄ Ï†ÑÏÜ° (Virtual COM Port)
    int len = strlen(message);
 8005a24:	6878      	ldr	r0, [r7, #4]
 8005a26:	f7fa fbfd 	bl	8000224 <strlen>
 8005a2a:	4603      	mov	r3, r0
 8005a2c:	60fb      	str	r3, [r7, #12]
    if (len > 0) {
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	dd12      	ble.n	8005a5a <LOGGER_Platform_Send+0x4a>
        if (HAL_UART_Transmit(&huart1, (uint8_t*)message, len, 1000) == HAL_OK) {
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	b29a      	uxth	r2, r3
 8005a38:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005a3c:	6879      	ldr	r1, [r7, #4]
 8005a3e:	480a      	ldr	r0, [pc, #40]	@ (8005a68 <LOGGER_Platform_Send+0x58>)
 8005a40:	f009 fc32 	bl	800f2a8 <HAL_UART_Transmit>
 8005a44:	4603      	mov	r3, r0
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d107      	bne.n	8005a5a <LOGGER_Platform_Send+0x4a>
            // Ï§ÑÎ∞îÍøà Ï∂îÍ∞Ä
            HAL_UART_Transmit(&huart1, (uint8_t*)"\r\n", 2, 100);
 8005a4a:	2364      	movs	r3, #100	@ 0x64
 8005a4c:	2202      	movs	r2, #2
 8005a4e:	4907      	ldr	r1, [pc, #28]	@ (8005a6c <LOGGER_Platform_Send+0x5c>)
 8005a50:	4805      	ldr	r0, [pc, #20]	@ (8005a68 <LOGGER_Platform_Send+0x58>)
 8005a52:	f009 fc29 	bl	800f2a8 <HAL_UART_Transmit>
            return LOGGER_STATUS_OK;
 8005a56:	2300      	movs	r3, #0
 8005a58:	e001      	b.n	8005a5e <LOGGER_Platform_Send+0x4e>
        }
    }
    return LOGGER_STATUS_ERROR;
 8005a5a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005a5e:	4618      	mov	r0, r3
 8005a60:	3710      	adds	r7, #16
 8005a62:	46bd      	mov	sp, r7
 8005a64:	bd80      	pop	{r7, pc}
 8005a66:	bf00      	nop
 8005a68:	200011b8 	.word	0x200011b8
 8005a6c:	0801c200 	.word	0x0801c200

08005a70 <UART_Connect>:
    .timeout_ms = UART_DEFAULT_TIMEOUT_MS
};

// Í≥µÌÜµ Ìï®ÏàòÎì§ (ÌÖåÏä§Ìä∏ÏôÄ Ïã§Ï†ú ÎπåÎìú Î™®ÎëêÏóêÏÑú ÏÇ¨Ïö©)
UartStatus UART_Connect(const char* port)
{
 8005a70:	b580      	push	{r7, lr}
 8005a72:	b084      	sub	sp, #16
 8005a74:	af00      	add	r7, sp, #0
 8005a76:	6078      	str	r0, [r7, #4]
    if (port == NULL) {
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d105      	bne.n	8005a8a <UART_Connect+0x1a>
        LOG_ERROR("[UART] Connect failed: NULL port");
 8005a7e:	4913      	ldr	r1, [pc, #76]	@ (8005acc <UART_Connect+0x5c>)
 8005a80:	2003      	movs	r0, #3
 8005a82:	f7ff fe35 	bl	80056f0 <LOGGER_SendFormatted>
        return UART_STATUS_ERROR;
 8005a86:	2301      	movs	r3, #1
 8005a88:	e01c      	b.n	8005ac4 <UART_Connect+0x54>
    }

    LOG_INFO("[UART] Connecting to %s", port);
 8005a8a:	687a      	ldr	r2, [r7, #4]
 8005a8c:	4910      	ldr	r1, [pc, #64]	@ (8005ad0 <UART_Connect+0x60>)
 8005a8e:	2001      	movs	r0, #1
 8005a90:	f7ff fe2e 	bl	80056f0 <LOGGER_SendFormatted>
    UartStatus status = UART_Platform_Connect(port);
 8005a94:	6878      	ldr	r0, [r7, #4]
 8005a96:	f000 f8ef 	bl	8005c78 <UART_Platform_Connect>
 8005a9a:	4603      	mov	r3, r0
 8005a9c:	73fb      	strb	r3, [r7, #15]

    if (status == UART_STATUS_OK) {
 8005a9e:	7bfb      	ldrb	r3, [r7, #15]
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d108      	bne.n	8005ab6 <UART_Connect+0x46>
        uart_connected = true;
 8005aa4:	4b0b      	ldr	r3, [pc, #44]	@ (8005ad4 <UART_Connect+0x64>)
 8005aa6:	2201      	movs	r2, #1
 8005aa8:	701a      	strb	r2, [r3, #0]
        LOG_INFO("[UART] Successfully connected to %s", port);
 8005aaa:	687a      	ldr	r2, [r7, #4]
 8005aac:	490a      	ldr	r1, [pc, #40]	@ (8005ad8 <UART_Connect+0x68>)
 8005aae:	2001      	movs	r0, #1
 8005ab0:	f7ff fe1e 	bl	80056f0 <LOGGER_SendFormatted>
 8005ab4:	e005      	b.n	8005ac2 <UART_Connect+0x52>
    } else {
        LOG_ERROR("[UART] Failed to connect to %s (status: %d)", port, status);
 8005ab6:	7bfb      	ldrb	r3, [r7, #15]
 8005ab8:	687a      	ldr	r2, [r7, #4]
 8005aba:	4908      	ldr	r1, [pc, #32]	@ (8005adc <UART_Connect+0x6c>)
 8005abc:	2003      	movs	r0, #3
 8005abe:	f7ff fe17 	bl	80056f0 <LOGGER_SendFormatted>
    }

    return status;
 8005ac2:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ac4:	4618      	mov	r0, r3
 8005ac6:	3710      	adds	r7, #16
 8005ac8:	46bd      	mov	sp, r7
 8005aca:	bd80      	pop	{r7, pc}
 8005acc:	0801c204 	.word	0x0801c204
 8005ad0:	0801c228 	.word	0x0801c228
 8005ad4:	200015ec 	.word	0x200015ec
 8005ad8:	0801c240 	.word	0x0801c240
 8005adc:	0801c264 	.word	0x0801c264

08005ae0 <UART_Send>:

    return status;
}

UartStatus UART_Send(const char* data)
{
 8005ae0:	b580      	push	{r7, lr}
 8005ae2:	b084      	sub	sp, #16
 8005ae4:	af00      	add	r7, sp, #0
 8005ae6:	6078      	str	r0, [r7, #4]
    if (!uart_connected) {
 8005ae8:	4b19      	ldr	r3, [pc, #100]	@ (8005b50 <UART_Send+0x70>)
 8005aea:	781b      	ldrb	r3, [r3, #0]
 8005aec:	f083 0301 	eor.w	r3, r3, #1
 8005af0:	b2db      	uxtb	r3, r3
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d005      	beq.n	8005b02 <UART_Send+0x22>
        LOG_ERROR("[UART] Send failed: not connected");
 8005af6:	4917      	ldr	r1, [pc, #92]	@ (8005b54 <UART_Send+0x74>)
 8005af8:	2003      	movs	r0, #3
 8005afa:	f7ff fdf9 	bl	80056f0 <LOGGER_SendFormatted>
        return UART_STATUS_ERROR;
 8005afe:	2301      	movs	r3, #1
 8005b00:	e022      	b.n	8005b48 <UART_Send+0x68>
    }

    if (data == NULL) {
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d105      	bne.n	8005b14 <UART_Send+0x34>
        LOG_ERROR("[UART] Send failed: NULL data");
 8005b08:	4913      	ldr	r1, [pc, #76]	@ (8005b58 <UART_Send+0x78>)
 8005b0a:	2003      	movs	r0, #3
 8005b0c:	f7ff fdf0 	bl	80056f0 <LOGGER_SendFormatted>
        return UART_STATUS_ERROR;
 8005b10:	2301      	movs	r3, #1
 8005b12:	e019      	b.n	8005b48 <UART_Send+0x68>
    }

    LOG_DEBUG("[UART] Sending data: %s", data);
 8005b14:	687a      	ldr	r2, [r7, #4]
 8005b16:	4911      	ldr	r1, [pc, #68]	@ (8005b5c <UART_Send+0x7c>)
 8005b18:	2000      	movs	r0, #0
 8005b1a:	f7ff fde9 	bl	80056f0 <LOGGER_SendFormatted>
    UartStatus status = UART_Platform_Send(data);
 8005b1e:	6878      	ldr	r0, [r7, #4]
 8005b20:	f000 f992 	bl	8005e48 <UART_Platform_Send>
 8005b24:	4603      	mov	r3, r0
 8005b26:	73fb      	strb	r3, [r7, #15]

    if (status == UART_STATUS_OK) {
 8005b28:	7bfb      	ldrb	r3, [r7, #15]
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d105      	bne.n	8005b3a <UART_Send+0x5a>
        LOG_DEBUG("[UART] Send successful: %s", data);
 8005b2e:	687a      	ldr	r2, [r7, #4]
 8005b30:	490b      	ldr	r1, [pc, #44]	@ (8005b60 <UART_Send+0x80>)
 8005b32:	2000      	movs	r0, #0
 8005b34:	f7ff fddc 	bl	80056f0 <LOGGER_SendFormatted>
 8005b38:	e005      	b.n	8005b46 <UART_Send+0x66>
    } else {
        LOG_ERROR("[UART] Send failed: %s (status: %d)", data, status);
 8005b3a:	7bfb      	ldrb	r3, [r7, #15]
 8005b3c:	687a      	ldr	r2, [r7, #4]
 8005b3e:	4909      	ldr	r1, [pc, #36]	@ (8005b64 <UART_Send+0x84>)
 8005b40:	2003      	movs	r0, #3
 8005b42:	f7ff fdd5 	bl	80056f0 <LOGGER_SendFormatted>
    }

    return status;
 8005b46:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b48:	4618      	mov	r0, r3
 8005b4a:	3710      	adds	r7, #16
 8005b4c:	46bd      	mov	sp, r7
 8005b4e:	bd80      	pop	{r7, pc}
 8005b50:	200015ec 	.word	0x200015ec
 8005b54:	0801c290 	.word	0x0801c290
 8005b58:	0801c2b4 	.word	0x0801c2b4
 8005b5c:	0801c2d4 	.word	0x0801c2d4
 8005b60:	0801c2ec 	.word	0x0801c2ec
 8005b64:	0801c308 	.word	0x0801c308

08005b68 <UART_Receive>:

UartStatus UART_Receive(char* buffer, int buffer_size, int* bytes_received)
{
 8005b68:	b580      	push	{r7, lr}
 8005b6a:	b086      	sub	sp, #24
 8005b6c:	af00      	add	r7, sp, #0
 8005b6e:	60f8      	str	r0, [r7, #12]
 8005b70:	60b9      	str	r1, [r7, #8]
 8005b72:	607a      	str	r2, [r7, #4]
    if (!uart_connected) {
 8005b74:	4b22      	ldr	r3, [pc, #136]	@ (8005c00 <UART_Receive+0x98>)
 8005b76:	781b      	ldrb	r3, [r3, #0]
 8005b78:	f083 0301 	eor.w	r3, r3, #1
 8005b7c:	b2db      	uxtb	r3, r3
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d005      	beq.n	8005b8e <UART_Receive+0x26>
        LOG_ERROR("[UART] Receive failed: not connected");
 8005b82:	4920      	ldr	r1, [pc, #128]	@ (8005c04 <UART_Receive+0x9c>)
 8005b84:	2003      	movs	r0, #3
 8005b86:	f7ff fdb3 	bl	80056f0 <LOGGER_SendFormatted>
        return UART_STATUS_ERROR;
 8005b8a:	2301      	movs	r3, #1
 8005b8c:	e034      	b.n	8005bf8 <UART_Receive+0x90>
    }

    if (buffer == NULL || buffer_size <= 0 || bytes_received == NULL) {
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d005      	beq.n	8005ba0 <UART_Receive+0x38>
 8005b94:	68bb      	ldr	r3, [r7, #8]
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	dd02      	ble.n	8005ba0 <UART_Receive+0x38>
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d105      	bne.n	8005bac <UART_Receive+0x44>
        LOG_ERROR("[UART] Receive failed: invalid parameters");
 8005ba0:	4919      	ldr	r1, [pc, #100]	@ (8005c08 <UART_Receive+0xa0>)
 8005ba2:	2003      	movs	r0, #3
 8005ba4:	f7ff fda4 	bl	80056f0 <LOGGER_SendFormatted>
        return UART_STATUS_ERROR;
 8005ba8:	2301      	movs	r3, #1
 8005baa:	e025      	b.n	8005bf8 <UART_Receive+0x90>
    }

    LOG_DEBUG("[UART] Receiving data (buffer_size: %d)", buffer_size);
 8005bac:	68ba      	ldr	r2, [r7, #8]
 8005bae:	4917      	ldr	r1, [pc, #92]	@ (8005c0c <UART_Receive+0xa4>)
 8005bb0:	2000      	movs	r0, #0
 8005bb2:	f7ff fd9d 	bl	80056f0 <LOGGER_SendFormatted>
    UartStatus status = UART_Platform_Receive(buffer, buffer_size, bytes_received);
 8005bb6:	687a      	ldr	r2, [r7, #4]
 8005bb8:	68b9      	ldr	r1, [r7, #8]
 8005bba:	68f8      	ldr	r0, [r7, #12]
 8005bbc:	f000 f980 	bl	8005ec0 <UART_Platform_Receive>
 8005bc0:	4603      	mov	r3, r0
 8005bc2:	75fb      	strb	r3, [r7, #23]

    if (status == UART_STATUS_OK) {
 8005bc4:	7dfb      	ldrb	r3, [r7, #23]
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d107      	bne.n	8005bda <UART_Receive+0x72>
        LOG_DEBUG("[UART] Received %d bytes: %s", *bytes_received, buffer);
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681a      	ldr	r2, [r3, #0]
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	490f      	ldr	r1, [pc, #60]	@ (8005c10 <UART_Receive+0xa8>)
 8005bd2:	2000      	movs	r0, #0
 8005bd4:	f7ff fd8c 	bl	80056f0 <LOGGER_SendFormatted>
 8005bd8:	e00d      	b.n	8005bf6 <UART_Receive+0x8e>
    } else if (status == UART_STATUS_TIMEOUT) {
 8005bda:	7dfb      	ldrb	r3, [r7, #23]
 8005bdc:	2b02      	cmp	r3, #2
 8005bde:	d104      	bne.n	8005bea <UART_Receive+0x82>
        LOG_DEBUG("[UART] Receive timeout");
 8005be0:	490c      	ldr	r1, [pc, #48]	@ (8005c14 <UART_Receive+0xac>)
 8005be2:	2000      	movs	r0, #0
 8005be4:	f7ff fd84 	bl	80056f0 <LOGGER_SendFormatted>
 8005be8:	e005      	b.n	8005bf6 <UART_Receive+0x8e>
    } else {
        LOG_ERROR("[UART] Receive failed (status: %d)", status);
 8005bea:	7dfb      	ldrb	r3, [r7, #23]
 8005bec:	461a      	mov	r2, r3
 8005bee:	490a      	ldr	r1, [pc, #40]	@ (8005c18 <UART_Receive+0xb0>)
 8005bf0:	2003      	movs	r0, #3
 8005bf2:	f7ff fd7d 	bl	80056f0 <LOGGER_SendFormatted>
    }

    return status;
 8005bf6:	7dfb      	ldrb	r3, [r7, #23]
}
 8005bf8:	4618      	mov	r0, r3
 8005bfa:	3718      	adds	r7, #24
 8005bfc:	46bd      	mov	sp, r7
 8005bfe:	bd80      	pop	{r7, pc}
 8005c00:	200015ec 	.word	0x200015ec
 8005c04:	0801c32c 	.word	0x0801c32c
 8005c08:	0801c354 	.word	0x0801c354
 8005c0c:	0801c380 	.word	0x0801c380
 8005c10:	0801c3a8 	.word	0x0801c3a8
 8005c14:	0801c3c8 	.word	0x0801c3c8
 8005c18:	0801c3e0 	.word	0x0801c3e0

08005c1c <flush_rx_buffer>:
// ÎÇ¥Î∂Ä ÏÉÅÌÉú Î≥ÄÏàòÎì§
static bool uart_initialized = false;
static bool dma_receiving = false;

// ÏàòÏã† Î≤ÑÌçº ÌîåÎü¨Ïãú Ìï®Ïàò
static void flush_rx_buffer(void) {
 8005c1c:	b580      	push	{r7, lr}
 8005c1e:	b082      	sub	sp, #8
 8005c20:	af00      	add	r7, sp, #0
    uint8_t dummy;
    int flush_count = 0;
 8005c22:	2300      	movs	r3, #0
 8005c24:	607b      	str	r3, [r7, #4]
    
    // Î∞©Î≤ï 1: ÏßÅÏ†ë Î†àÏßÄÏä§ÌÑ∞ Ï≤¥ÌÅ¨Î°ú Í∏∞Ï°¥ Îç∞Ïù¥ÌÑ∞ ÌÅ¥Î¶¨Ïñ¥
    while (__HAL_UART_GET_FLAG(&huart6, UART_FLAG_RXNE) && flush_count < 100) {
 8005c26:	e007      	b.n	8005c38 <flush_rx_buffer+0x1c>
        dummy = (uint8_t)(huart6.Instance->RDR & 0xFF);
 8005c28:	4b12      	ldr	r3, [pc, #72]	@ (8005c74 <flush_rx_buffer+0x58>)
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c2e:	b2db      	uxtb	r3, r3
 8005c30:	70fb      	strb	r3, [r7, #3]
        flush_count++;
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	3301      	adds	r3, #1
 8005c36:	607b      	str	r3, [r7, #4]
    while (__HAL_UART_GET_FLAG(&huart6, UART_FLAG_RXNE) && flush_count < 100) {
 8005c38:	4b0e      	ldr	r3, [pc, #56]	@ (8005c74 <flush_rx_buffer+0x58>)
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	69db      	ldr	r3, [r3, #28]
 8005c3e:	f003 0320 	and.w	r3, r3, #32
 8005c42:	2b20      	cmp	r3, #32
 8005c44:	d106      	bne.n	8005c54 <flush_rx_buffer+0x38>
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	2b63      	cmp	r3, #99	@ 0x63
 8005c4a:	dded      	ble.n	8005c28 <flush_rx_buffer+0xc>
    }
    
    // Î∞©Î≤ï 2: HALÎ°ú ÎÇ®ÏùÄ Îç∞Ïù¥ÌÑ∞ ÌÅ¥Î¶¨Ïñ¥ (ÌÉÄÏûÑÏïÑÏõÉ 1ms)
    while (HAL_UART_Receive(&huart6, &dummy, 1, 1) == HAL_OK && flush_count < 100) {
 8005c4c:	e002      	b.n	8005c54 <flush_rx_buffer+0x38>
        flush_count++;
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	3301      	adds	r3, #1
 8005c52:	607b      	str	r3, [r7, #4]
    while (HAL_UART_Receive(&huart6, &dummy, 1, 1) == HAL_OK && flush_count < 100) {
 8005c54:	1cf9      	adds	r1, r7, #3
 8005c56:	2301      	movs	r3, #1
 8005c58:	2201      	movs	r2, #1
 8005c5a:	4806      	ldr	r0, [pc, #24]	@ (8005c74 <flush_rx_buffer+0x58>)
 8005c5c:	f009 fbad 	bl	800f3ba <HAL_UART_Receive>
 8005c60:	4603      	mov	r3, r0
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d102      	bne.n	8005c6c <flush_rx_buffer+0x50>
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	2b63      	cmp	r3, #99	@ 0x63
 8005c6a:	ddf0      	ble.n	8005c4e <flush_rx_buffer+0x32>
    }
}
 8005c6c:	bf00      	nop
 8005c6e:	3708      	adds	r7, #8
 8005c70:	46bd      	mov	sp, r7
 8005c72:	bd80      	pop	{r7, pc}
 8005c74:	20001240 	.word	0x20001240

08005c78 <UART_Platform_Connect>:

UartStatus UART_Platform_Connect(const char* port) {
 8005c78:	b580      	push	{r7, lr}
 8005c7a:	b084      	sub	sp, #16
 8005c7c:	af00      	add	r7, sp, #0
 8005c7e:	6078      	str	r0, [r7, #4]
    // STM32ÏóêÏÑúÎäî Ïù¥ÎØ∏ HAL_UART_Init()Ïù¥ Ïã§ÌñâÎê®
    uart_initialized = true;
 8005c80:	4b5b      	ldr	r3, [pc, #364]	@ (8005df0 <UART_Platform_Connect+0x178>)
 8005c82:	2201      	movs	r2, #1
 8005c84:	701a      	strb	r2, [r3, #0]
    
    // UART ÏÉÅÌÉú Ï≤¥ÌÅ¨ Î∞è Î¶¨ÏÖã
    LOG_INFO("[UART_STM32] UART gState: %d, RxState: %d", 
 8005c86:	4b5b      	ldr	r3, [pc, #364]	@ (8005df4 <UART_Platform_Connect+0x17c>)
 8005c88:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 8005c8a:	4b5a      	ldr	r3, [pc, #360]	@ (8005df4 <UART_Platform_Connect+0x17c>)
 8005c8c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005c90:	4959      	ldr	r1, [pc, #356]	@ (8005df8 <UART_Platform_Connect+0x180>)
 8005c92:	2001      	movs	r0, #1
 8005c94:	f7ff fd2c 	bl	80056f0 <LOGGER_SendFormatted>
             huart6.gState, huart6.RxState);
    
    // DMA Ìï∏Îì§ Ïó∞Í≤∞ ÏÉÅÌÉú ÌôïÏù∏
    if (huart6.hdmarx != NULL) {
 8005c98:	4b56      	ldr	r3, [pc, #344]	@ (8005df4 <UART_Platform_Connect+0x17c>)
 8005c9a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d00e      	beq.n	8005cbe <UART_Platform_Connect+0x46>
        LOG_INFO("[UART_STM32] DMA RX handle is connected");
 8005ca0:	4956      	ldr	r1, [pc, #344]	@ (8005dfc <UART_Platform_Connect+0x184>)
 8005ca2:	2001      	movs	r0, #1
 8005ca4:	f7ff fd24 	bl	80056f0 <LOGGER_SendFormatted>
        LOG_INFO("[UART_STM32] DMA State: %d", huart6.hdmarx->State);
 8005ca8:	4b52      	ldr	r3, [pc, #328]	@ (8005df4 <UART_Platform_Connect+0x17c>)
 8005caa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005cac:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005cb0:	b2db      	uxtb	r3, r3
 8005cb2:	461a      	mov	r2, r3
 8005cb4:	4952      	ldr	r1, [pc, #328]	@ (8005e00 <UART_Platform_Connect+0x188>)
 8005cb6:	2001      	movs	r0, #1
 8005cb8:	f7ff fd1a 	bl	80056f0 <LOGGER_SendFormatted>
 8005cbc:	e018      	b.n	8005cf0 <UART_Platform_Connect+0x78>
    } else {
        LOG_ERROR("[UART_STM32] DMA RX handle is NULL - DMA not initialized!");
 8005cbe:	4951      	ldr	r1, [pc, #324]	@ (8005e04 <UART_Platform_Connect+0x18c>)
 8005cc0:	2003      	movs	r0, #3
 8005cc2:	f7ff fd15 	bl	80056f0 <LOGGER_SendFormatted>
        
        // DMA Ìï∏Îì§ Í∞ïÏ†ú Ïó∞Í≤∞ ÏãúÎèÑ
        extern DMA_HandleTypeDef hdma_usart6_rx;
        __HAL_LINKDMA(&huart6, hdmarx, hdma_usart6_rx);
 8005cc6:	4b4b      	ldr	r3, [pc, #300]	@ (8005df4 <UART_Platform_Connect+0x17c>)
 8005cc8:	4a4f      	ldr	r2, [pc, #316]	@ (8005e08 <UART_Platform_Connect+0x190>)
 8005cca:	675a      	str	r2, [r3, #116]	@ 0x74
 8005ccc:	4b4e      	ldr	r3, [pc, #312]	@ (8005e08 <UART_Platform_Connect+0x190>)
 8005cce:	4a49      	ldr	r2, [pc, #292]	@ (8005df4 <UART_Platform_Connect+0x17c>)
 8005cd0:	639a      	str	r2, [r3, #56]	@ 0x38
        
        if (huart6.hdmarx != NULL) {
 8005cd2:	4b48      	ldr	r3, [pc, #288]	@ (8005df4 <UART_Platform_Connect+0x17c>)
 8005cd4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d004      	beq.n	8005ce4 <UART_Platform_Connect+0x6c>
            LOG_INFO("[UART_STM32] DMA RX handle manually linked");
 8005cda:	494c      	ldr	r1, [pc, #304]	@ (8005e0c <UART_Platform_Connect+0x194>)
 8005cdc:	2001      	movs	r0, #1
 8005cde:	f7ff fd07 	bl	80056f0 <LOGGER_SendFormatted>
 8005ce2:	e005      	b.n	8005cf0 <UART_Platform_Connect+0x78>
        } else {
            LOG_ERROR("[UART_STM32] Failed to link DMA RX handle");
 8005ce4:	494a      	ldr	r1, [pc, #296]	@ (8005e10 <UART_Platform_Connect+0x198>)
 8005ce6:	2003      	movs	r0, #3
 8005ce8:	f7ff fd02 	bl	80056f0 <LOGGER_SendFormatted>
            return UART_STATUS_ERROR;
 8005cec:	2301      	movs	r3, #1
 8005cee:	e07a      	b.n	8005de6 <UART_Platform_Connect+0x16e>
        }
    }
    
    // Ïù¥Ï†ÑÏóê ÏãúÏûëÎêú DMA ÏûëÏóÖÏù¥ ÏûàÏúºÎ©¥ Ï§ëÏßÄ
    if (dma_receiving) {
 8005cf0:	4b48      	ldr	r3, [pc, #288]	@ (8005e14 <UART_Platform_Connect+0x19c>)
 8005cf2:	781b      	ldrb	r3, [r3, #0]
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d009      	beq.n	8005d0c <UART_Platform_Connect+0x94>
        HAL_UART_DMAStop(&huart6);
 8005cf8:	483e      	ldr	r0, [pc, #248]	@ (8005df4 <UART_Platform_Connect+0x17c>)
 8005cfa:	f009 fc6a 	bl	800f5d2 <HAL_UART_DMAStop>
        dma_receiving = false;
 8005cfe:	4b45      	ldr	r3, [pc, #276]	@ (8005e14 <UART_Platform_Connect+0x19c>)
 8005d00:	2200      	movs	r2, #0
 8005d02:	701a      	strb	r2, [r3, #0]
        LOG_INFO("[UART_STM32] Previous DMA reception stopped");
 8005d04:	4944      	ldr	r1, [pc, #272]	@ (8005e18 <UART_Platform_Connect+0x1a0>)
 8005d06:	2001      	movs	r0, #1
 8005d08:	f7ff fcf2 	bl	80056f0 <LOGGER_SendFormatted>
    }
    
    // UART ÏÉÅÌÉúÎ•º READYÎ°ú Í∞ïÏ†ú ÏÑ§Ï†ï
    huart6.gState = HAL_UART_STATE_READY;
 8005d0c:	4b39      	ldr	r3, [pc, #228]	@ (8005df4 <UART_Platform_Connect+0x17c>)
 8005d0e:	2220      	movs	r2, #32
 8005d10:	67da      	str	r2, [r3, #124]	@ 0x7c
    huart6.RxState = HAL_UART_STATE_READY;
 8005d12:	4b38      	ldr	r3, [pc, #224]	@ (8005df4 <UART_Platform_Connect+0x17c>)
 8005d14:	2220      	movs	r2, #32
 8005d16:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    
    // DMA ÏÉÅÌÉúÎèÑ READYÎ°ú ÏÑ§Ï†ï
    if (huart6.hdmarx != NULL) {
 8005d1a:	4b36      	ldr	r3, [pc, #216]	@ (8005df4 <UART_Platform_Connect+0x17c>)
 8005d1c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d026      	beq.n	8005d70 <UART_Platform_Connect+0xf8>
        // DMA Ïû¨Ï¥àÍ∏∞Ìôî (Í∏∞Ï°¥ ÏÉÅÌÉú Î¨∏Ï†ú Ìï¥Í≤∞)
        if (huart6.hdmarx->State != HAL_DMA_STATE_READY) {
 8005d22:	4b34      	ldr	r3, [pc, #208]	@ (8005df4 <UART_Platform_Connect+0x17c>)
 8005d24:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005d26:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005d2a:	b2db      	uxtb	r3, r3
 8005d2c:	2b01      	cmp	r3, #1
 8005d2e:	d01a      	beq.n	8005d66 <UART_Platform_Connect+0xee>
            LOG_INFO("[UART_STM32] DMA not ready, reinitializing...");
 8005d30:	493a      	ldr	r1, [pc, #232]	@ (8005e1c <UART_Platform_Connect+0x1a4>)
 8005d32:	2001      	movs	r0, #1
 8005d34:	f7ff fcdc 	bl	80056f0 <LOGGER_SendFormatted>
            HAL_DMA_DeInit(huart6.hdmarx);
 8005d38:	4b2e      	ldr	r3, [pc, #184]	@ (8005df4 <UART_Platform_Connect+0x17c>)
 8005d3a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005d3c:	4618      	mov	r0, r3
 8005d3e:	f001 f943 	bl	8006fc8 <HAL_DMA_DeInit>
            if (HAL_DMA_Init(huart6.hdmarx) != HAL_OK) {
 8005d42:	4b2c      	ldr	r3, [pc, #176]	@ (8005df4 <UART_Platform_Connect+0x17c>)
 8005d44:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005d46:	4618      	mov	r0, r3
 8005d48:	f001 f890 	bl	8006e6c <HAL_DMA_Init>
 8005d4c:	4603      	mov	r3, r0
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d005      	beq.n	8005d5e <UART_Platform_Connect+0xe6>
                LOG_ERROR("[UART_STM32] DMA reinitialization failed");
 8005d52:	4933      	ldr	r1, [pc, #204]	@ (8005e20 <UART_Platform_Connect+0x1a8>)
 8005d54:	2003      	movs	r0, #3
 8005d56:	f7ff fccb 	bl	80056f0 <LOGGER_SendFormatted>
                return UART_STATUS_ERROR;
 8005d5a:	2301      	movs	r3, #1
 8005d5c:	e043      	b.n	8005de6 <UART_Platform_Connect+0x16e>
            }
            LOG_INFO("[UART_STM32] DMA reinitialized successfully");
 8005d5e:	4931      	ldr	r1, [pc, #196]	@ (8005e24 <UART_Platform_Connect+0x1ac>)
 8005d60:	2001      	movs	r0, #1
 8005d62:	f7ff fcc5 	bl	80056f0 <LOGGER_SendFormatted>
        }
        huart6.hdmarx->State = HAL_DMA_STATE_READY;
 8005d66:	4b23      	ldr	r3, [pc, #140]	@ (8005df4 <UART_Platform_Connect+0x17c>)
 8005d68:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005d6a:	2201      	movs	r2, #1
 8005d6c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    }
    
    // Ï¥àÍ∏∞ Î≤ÑÌçº ÌîåÎü¨Ïãú
    flush_rx_buffer();
 8005d70:	f7ff ff54 	bl	8005c1c <flush_rx_buffer>
    
    // DMA Í∏∞Î∞ò Ïó∞ÏÜç ÏàòÏã† ÏãúÏûë
    uart_rx_complete_flag = 0;
 8005d74:	4b2c      	ldr	r3, [pc, #176]	@ (8005e28 <UART_Platform_Connect+0x1b0>)
 8005d76:	2200      	movs	r2, #0
 8005d78:	701a      	strb	r2, [r3, #0]
    uart_rx_error_flag = 0;
 8005d7a:	4b2c      	ldr	r3, [pc, #176]	@ (8005e2c <UART_Platform_Connect+0x1b4>)
 8005d7c:	2200      	movs	r2, #0
 8005d7e:	701a      	strb	r2, [r3, #0]
    uart_rx_length = 0;
 8005d80:	4b2b      	ldr	r3, [pc, #172]	@ (8005e30 <UART_Platform_Connect+0x1b8>)
 8005d82:	2200      	movs	r2, #0
 8005d84:	801a      	strh	r2, [r3, #0]
    
    // DMA ÏàòÏã† Î≤ÑÌçº ÌÅ¥Î¶¨Ïñ¥
    memset(rx_buffer, 0, sizeof(rx_buffer));
 8005d86:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005d8a:	2100      	movs	r1, #0
 8005d8c:	4829      	ldr	r0, [pc, #164]	@ (8005e34 <UART_Platform_Connect+0x1bc>)
 8005d8e:	f011 ff61 	bl	8017c54 <memset>
    
    LOG_INFO("[UART_STM32] Starting DMA reception...");
 8005d92:	4929      	ldr	r1, [pc, #164]	@ (8005e38 <UART_Platform_Connect+0x1c0>)
 8005d94:	2001      	movs	r0, #1
 8005d96:	f7ff fcab 	bl	80056f0 <LOGGER_SendFormatted>
    HAL_StatusTypeDef status = HAL_UART_Receive_DMA(&huart6, (uint8_t*)rx_buffer, sizeof(rx_buffer));
 8005d9a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005d9e:	4925      	ldr	r1, [pc, #148]	@ (8005e34 <UART_Platform_Connect+0x1bc>)
 8005da0:	4814      	ldr	r0, [pc, #80]	@ (8005df4 <UART_Platform_Connect+0x17c>)
 8005da2:	f009 fbd2 	bl	800f54a <HAL_UART_Receive_DMA>
 8005da6:	4603      	mov	r3, r0
 8005da8:	73fb      	strb	r3, [r7, #15]
    if (status == HAL_OK) {
 8005daa:	7bfb      	ldrb	r3, [r7, #15]
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d10a      	bne.n	8005dc6 <UART_Platform_Connect+0x14e>
        dma_receiving = true;
 8005db0:	4b18      	ldr	r3, [pc, #96]	@ (8005e14 <UART_Platform_Connect+0x19c>)
 8005db2:	2201      	movs	r2, #1
 8005db4:	701a      	strb	r2, [r3, #0]
        LOG_INFO("[UART_STM32] ‚úì DMA continuous reception started (buffer size: %d)", sizeof(rx_buffer));
 8005db6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005dba:	4920      	ldr	r1, [pc, #128]	@ (8005e3c <UART_Platform_Connect+0x1c4>)
 8005dbc:	2001      	movs	r0, #1
 8005dbe:	f7ff fc97 	bl	80056f0 <LOGGER_SendFormatted>
        LOG_ERROR("[UART_STM32] UART gState after failure: %d, RxState: %d", 
                  huart6.gState, huart6.RxState);
        return UART_STATUS_ERROR;
    }
    
    return UART_STATUS_OK;
 8005dc2:	2300      	movs	r3, #0
 8005dc4:	e00f      	b.n	8005de6 <UART_Platform_Connect+0x16e>
        LOG_ERROR("[UART_STM32] ‚úó Failed to start DMA reception (status: %d)", status);
 8005dc6:	7bfb      	ldrb	r3, [r7, #15]
 8005dc8:	461a      	mov	r2, r3
 8005dca:	491d      	ldr	r1, [pc, #116]	@ (8005e40 <UART_Platform_Connect+0x1c8>)
 8005dcc:	2003      	movs	r0, #3
 8005dce:	f7ff fc8f 	bl	80056f0 <LOGGER_SendFormatted>
        LOG_ERROR("[UART_STM32] UART gState after failure: %d, RxState: %d", 
 8005dd2:	4b08      	ldr	r3, [pc, #32]	@ (8005df4 <UART_Platform_Connect+0x17c>)
 8005dd4:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 8005dd6:	4b07      	ldr	r3, [pc, #28]	@ (8005df4 <UART_Platform_Connect+0x17c>)
 8005dd8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005ddc:	4919      	ldr	r1, [pc, #100]	@ (8005e44 <UART_Platform_Connect+0x1cc>)
 8005dde:	2003      	movs	r0, #3
 8005de0:	f7ff fc86 	bl	80056f0 <LOGGER_SendFormatted>
        return UART_STATUS_ERROR;
 8005de4:	2301      	movs	r3, #1
}
 8005de6:	4618      	mov	r0, r3
 8005de8:	3710      	adds	r7, #16
 8005dea:	46bd      	mov	sp, r7
 8005dec:	bd80      	pop	{r7, pc}
 8005dee:	bf00      	nop
 8005df0:	200017f4 	.word	0x200017f4
 8005df4:	20001240 	.word	0x20001240
 8005df8:	0801c5dc 	.word	0x0801c5dc
 8005dfc:	0801c608 	.word	0x0801c608
 8005e00:	0801c630 	.word	0x0801c630
 8005e04:	0801c64c 	.word	0x0801c64c
 8005e08:	20001518 	.word	0x20001518
 8005e0c:	0801c688 	.word	0x0801c688
 8005e10:	0801c6b4 	.word	0x0801c6b4
 8005e14:	200017f5 	.word	0x200017f5
 8005e18:	0801c6e0 	.word	0x0801c6e0
 8005e1c:	0801c70c 	.word	0x0801c70c
 8005e20:	0801c73c 	.word	0x0801c73c
 8005e24:	0801c768 	.word	0x0801c768
 8005e28:	200015ed 	.word	0x200015ed
 8005e2c:	200015ee 	.word	0x200015ee
 8005e30:	200015f0 	.word	0x200015f0
 8005e34:	200015f4 	.word	0x200015f4
 8005e38:	0801c794 	.word	0x0801c794
 8005e3c:	0801c7bc 	.word	0x0801c7bc
 8005e40:	0801c800 	.word	0x0801c800
 8005e44:	0801c83c 	.word	0x0801c83c

08005e48 <UART_Platform_Send>:
    uart_initialized = false;
    
    return UART_STATUS_OK;
}

UartStatus UART_Platform_Send(const char* data) {
 8005e48:	b580      	push	{r7, lr}
 8005e4a:	b084      	sub	sp, #16
 8005e4c:	af00      	add	r7, sp, #0
 8005e4e:	6078      	str	r0, [r7, #4]
    if (data == NULL || !uart_initialized) return UART_STATUS_ERROR;
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d006      	beq.n	8005e64 <UART_Platform_Send+0x1c>
 8005e56:	4b17      	ldr	r3, [pc, #92]	@ (8005eb4 <UART_Platform_Send+0x6c>)
 8005e58:	781b      	ldrb	r3, [r3, #0]
 8005e5a:	f083 0301 	eor.w	r3, r3, #1
 8005e5e:	b2db      	uxtb	r3, r3
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d001      	beq.n	8005e68 <UART_Platform_Send+0x20>
 8005e64:	2301      	movs	r3, #1
 8005e66:	e021      	b.n	8005eac <UART_Platform_Send+0x64>
    
    int len = strlen(data);
 8005e68:	6878      	ldr	r0, [r7, #4]
 8005e6a:	f7fa f9db 	bl	8000224 <strlen>
 8005e6e:	4603      	mov	r3, r0
 8005e70:	60fb      	str	r3, [r7, #12]
    if (len == 0) return UART_STATUS_OK;
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d101      	bne.n	8005e7c <UART_Platform_Send+0x34>
 8005e78:	2300      	movs	r3, #0
 8005e7a:	e017      	b.n	8005eac <UART_Platform_Send+0x64>
    
    // ÏÜ°Ïã† Ï†Ñ ÏàòÏã† Î≤ÑÌçº ÌîåÎü¨Ïãú (Íπ®ÎÅóÌïú ÏÉÅÌÉúÏóêÏÑú ÏãúÏûë)
    flush_rx_buffer();
 8005e7c:	f7ff fece 	bl	8005c1c <flush_rx_buffer>
    
    // Îã®ÏàúÌïú ÏÜ°Ïã†
    HAL_StatusTypeDef tx_status = HAL_UART_Transmit(&huart6, (uint8_t*)data, len, 1000);
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	b29a      	uxth	r2, r3
 8005e84:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005e88:	6879      	ldr	r1, [r7, #4]
 8005e8a:	480b      	ldr	r0, [pc, #44]	@ (8005eb8 <UART_Platform_Send+0x70>)
 8005e8c:	f009 fa0c 	bl	800f2a8 <HAL_UART_Transmit>
 8005e90:	4603      	mov	r3, r0
 8005e92:	72fb      	strb	r3, [r7, #11]
    
    if (tx_status == HAL_OK) {
 8005e94:	7afb      	ldrb	r3, [r7, #11]
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d101      	bne.n	8005e9e <UART_Platform_Send+0x56>
        return UART_STATUS_OK;
 8005e9a:	2300      	movs	r3, #0
 8005e9c:	e006      	b.n	8005eac <UART_Platform_Send+0x64>
    } else {
        LOG_ERROR("[UART_STM32] ‚úó Transmission failed (HAL status: %d)", tx_status);
 8005e9e:	7afb      	ldrb	r3, [r7, #11]
 8005ea0:	461a      	mov	r2, r3
 8005ea2:	4906      	ldr	r1, [pc, #24]	@ (8005ebc <UART_Platform_Send+0x74>)
 8005ea4:	2003      	movs	r0, #3
 8005ea6:	f7ff fc23 	bl	80056f0 <LOGGER_SendFormatted>
        return UART_STATUS_ERROR;
 8005eaa:	2301      	movs	r3, #1
    }
}
 8005eac:	4618      	mov	r0, r3
 8005eae:	3710      	adds	r7, #16
 8005eb0:	46bd      	mov	sp, r7
 8005eb2:	bd80      	pop	{r7, pc}
 8005eb4:	200017f4 	.word	0x200017f4
 8005eb8:	20001240 	.word	0x20001240
 8005ebc:	0801c89c 	.word	0x0801c89c

08005ec0 <UART_Platform_Receive>:

UartStatus UART_Platform_Receive(char* buffer, int buffer_size, int* bytes_received) {
 8005ec0:	b580      	push	{r7, lr}
 8005ec2:	b08a      	sub	sp, #40	@ 0x28
 8005ec4:	af02      	add	r7, sp, #8
 8005ec6:	60f8      	str	r0, [r7, #12]
 8005ec8:	60b9      	str	r1, [r7, #8]
 8005eca:	607a      	str	r2, [r7, #4]
    if (buffer == NULL || bytes_received == NULL || !uart_initialized) {
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d009      	beq.n	8005ee6 <UART_Platform_Receive+0x26>
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d006      	beq.n	8005ee6 <UART_Platform_Receive+0x26>
 8005ed8:	4b74      	ldr	r3, [pc, #464]	@ (80060ac <UART_Platform_Receive+0x1ec>)
 8005eda:	781b      	ldrb	r3, [r3, #0]
 8005edc:	f083 0301 	eor.w	r3, r3, #1
 8005ee0:	b2db      	uxtb	r3, r3
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d001      	beq.n	8005eea <UART_Platform_Receive+0x2a>
        return UART_STATUS_ERROR;
 8005ee6:	2301      	movs	r3, #1
 8005ee8:	e0dc      	b.n	80060a4 <UART_Platform_Receive+0x1e4>
    }
    
    if (buffer_size <= 0) {
 8005eea:	68bb      	ldr	r3, [r7, #8]
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	dc04      	bgt.n	8005efa <UART_Platform_Receive+0x3a>
        *bytes_received = 0;
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	2200      	movs	r2, #0
 8005ef4:	601a      	str	r2, [r3, #0]
        return UART_STATUS_ERROR;
 8005ef6:	2301      	movs	r3, #1
 8005ef8:	e0d4      	b.n	80060a4 <UART_Platform_Receive+0x1e4>
    }
    
    *bytes_received = 0;
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	2200      	movs	r2, #0
 8005efe:	601a      	str	r2, [r3, #0]
    
    // DMA ÏàòÏã†Ïù¥ ÏãúÏûëÎêòÏßÄ ÏïäÏïòÏúºÎ©¥ ÏóêÎü¨
    if (!dma_receiving) {
 8005f00:	4b6b      	ldr	r3, [pc, #428]	@ (80060b0 <UART_Platform_Receive+0x1f0>)
 8005f02:	781b      	ldrb	r3, [r3, #0]
 8005f04:	f083 0301 	eor.w	r3, r3, #1
 8005f08:	b2db      	uxtb	r3, r3
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d001      	beq.n	8005f12 <UART_Platform_Receive+0x52>
        return UART_STATUS_ERROR;
 8005f0e:	2301      	movs	r3, #1
 8005f10:	e0c8      	b.n	80060a4 <UART_Platform_Receive+0x1e4>
    }
    
    // ÏóêÎü¨ Ï≤¥ÌÅ¨
    if (uart_rx_error_flag) {
 8005f12:	4b68      	ldr	r3, [pc, #416]	@ (80060b4 <UART_Platform_Receive+0x1f4>)
 8005f14:	781b      	ldrb	r3, [r3, #0]
 8005f16:	b2db      	uxtb	r3, r3
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d008      	beq.n	8005f2e <UART_Platform_Receive+0x6e>
        uart_rx_error_flag = 0;  // ÌîåÎûòÍ∑∏ ÌÅ¥Î¶¨Ïñ¥
 8005f1c:	4b65      	ldr	r3, [pc, #404]	@ (80060b4 <UART_Platform_Receive+0x1f4>)
 8005f1e:	2200      	movs	r2, #0
 8005f20:	701a      	strb	r2, [r3, #0]
        LOG_WARN("[UART_STM32] ‚ö† DMA reception error occurred");
 8005f22:	4965      	ldr	r1, [pc, #404]	@ (80060b8 <UART_Platform_Receive+0x1f8>)
 8005f24:	2002      	movs	r0, #2
 8005f26:	f7ff fbe3 	bl	80056f0 <LOGGER_SendFormatted>
        return UART_STATUS_ERROR;
 8005f2a:	2301      	movs	r3, #1
 8005f2c:	e0ba      	b.n	80060a4 <UART_Platform_Receive+0x1e4>
    }
    
    // DMA ÏàòÏã† ÏôÑÎ£å Ï≤¥ÌÅ¨
    if (uart_rx_complete_flag) {
 8005f2e:	4b63      	ldr	r3, [pc, #396]	@ (80060bc <UART_Platform_Receive+0x1fc>)
 8005f30:	781b      	ldrb	r3, [r3, #0]
 8005f32:	b2db      	uxtb	r3, r3
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	f000 80b4 	beq.w	80060a2 <UART_Platform_Receive+0x1e2>
        uart_rx_complete_flag = 0;  // ÌîåÎûòÍ∑∏ ÌÅ¥Î¶¨Ïñ¥
 8005f3a:	4b60      	ldr	r3, [pc, #384]	@ (80060bc <UART_Platform_Receive+0x1fc>)
 8005f3c:	2200      	movs	r2, #0
 8005f3e:	701a      	strb	r2, [r3, #0]
        
        // Ïã§Ï†ú ÏàòÏã†Îêú Î∞îÏù¥Ìä∏ Ïàò ÌôïÏù∏
        uint16_t received_length = uart_rx_length;
 8005f40:	4b5f      	ldr	r3, [pc, #380]	@ (80060c0 <UART_Platform_Receive+0x200>)
 8005f42:	881b      	ldrh	r3, [r3, #0]
 8005f44:	837b      	strh	r3, [r7, #26]
        LOG_DEBUG("[UART_STM32] DMA received %d bytes", received_length);
 8005f46:	8b7b      	ldrh	r3, [r7, #26]
 8005f48:	461a      	mov	r2, r3
 8005f4a:	495e      	ldr	r1, [pc, #376]	@ (80060c4 <UART_Platform_Receive+0x204>)
 8005f4c:	2000      	movs	r0, #0
 8005f4e:	f7ff fbcf 	bl	80056f0 <LOGGER_SendFormatted>
        
        if (received_length > 0 && received_length <= buffer_size - 1) {
 8005f52:	8b7b      	ldrh	r3, [r7, #26]
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	f000 809e 	beq.w	8006096 <UART_Platform_Receive+0x1d6>
 8005f5a:	8b7b      	ldrh	r3, [r7, #26]
 8005f5c:	68ba      	ldr	r2, [r7, #8]
 8005f5e:	429a      	cmp	r2, r3
 8005f60:	f340 8099 	ble.w	8006096 <UART_Platform_Receive+0x1d6>
            // Îç∞Ïù¥ÌÑ∞ Î≥µÏÇ¨
            memcpy(buffer, rx_buffer, received_length);
 8005f64:	8b7b      	ldrh	r3, [r7, #26]
 8005f66:	461a      	mov	r2, r3
 8005f68:	4957      	ldr	r1, [pc, #348]	@ (80060c8 <UART_Platform_Receive+0x208>)
 8005f6a:	68f8      	ldr	r0, [r7, #12]
 8005f6c:	f011 ff33 	bl	8017dd6 <memcpy>
            buffer[received_length] = '\0';  // null terminate
 8005f70:	8b7b      	ldrh	r3, [r7, #26]
 8005f72:	68fa      	ldr	r2, [r7, #12]
 8005f74:	4413      	add	r3, r2
 8005f76:	2200      	movs	r2, #0
 8005f78:	701a      	strb	r2, [r3, #0]
            *bytes_received = received_length;
 8005f7a:	8b7a      	ldrh	r2, [r7, #26]
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	601a      	str	r2, [r3, #0]
            
            // ÏàòÏã†Îêú Îç∞Ïù¥ÌÑ∞ Î°úÍ∑∏ (Í∞ÑÎã®ÌïòÍ≤å)
            LOG_DEBUG("[UART_STM32] Received data (%d bytes): '%s'", received_length, buffer);
 8005f80:	8b7a      	ldrh	r2, [r7, #26]
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	4951      	ldr	r1, [pc, #324]	@ (80060cc <UART_Platform_Receive+0x20c>)
 8005f86:	2000      	movs	r0, #0
 8005f88:	f7ff fbb2 	bl	80056f0 <LOGGER_SendFormatted>
            
            // ÏÉàÎ°úÏö¥ ÏàòÏã†ÏùÑ ÏúÑÌï¥ DMA ÏôÑÏ†Ñ Î¶¨ÏÖã ÌõÑ Ïû¨ÏãúÏûë
            memset(rx_buffer, 0, sizeof(rx_buffer));
 8005f8c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005f90:	2100      	movs	r1, #0
 8005f92:	484d      	ldr	r0, [pc, #308]	@ (80060c8 <UART_Platform_Receive+0x208>)
 8005f94:	f011 fe5e 	bl	8017c54 <memset>
            
            // 1. DMA ÏôÑÏ†Ñ Ï†ïÏßÄ
            HAL_UART_DMAStop(&huart6);
 8005f98:	484d      	ldr	r0, [pc, #308]	@ (80060d0 <UART_Platform_Receive+0x210>)
 8005f9a:	f009 fb1a 	bl	800f5d2 <HAL_UART_DMAStop>
            
            // 2. Î™®Îì† UART ÏóêÎü¨ ÌîåÎûòÍ∑∏ ÌÅ¥Î¶¨Ïñ¥
            __HAL_UART_CLEAR_FLAG(&huart6, UART_CLEAR_PEF);
 8005f9e:	4b4c      	ldr	r3, [pc, #304]	@ (80060d0 <UART_Platform_Receive+0x210>)
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	2201      	movs	r2, #1
 8005fa4:	621a      	str	r2, [r3, #32]
            __HAL_UART_CLEAR_FLAG(&huart6, UART_CLEAR_FEF);
 8005fa6:	4b4a      	ldr	r3, [pc, #296]	@ (80060d0 <UART_Platform_Receive+0x210>)
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	2202      	movs	r2, #2
 8005fac:	621a      	str	r2, [r3, #32]
            __HAL_UART_CLEAR_FLAG(&huart6, UART_CLEAR_NEF);
 8005fae:	4b48      	ldr	r3, [pc, #288]	@ (80060d0 <UART_Platform_Receive+0x210>)
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	2204      	movs	r2, #4
 8005fb4:	621a      	str	r2, [r3, #32]
            __HAL_UART_CLEAR_FLAG(&huart6, UART_CLEAR_OREF);
 8005fb6:	4b46      	ldr	r3, [pc, #280]	@ (80060d0 <UART_Platform_Receive+0x210>)
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	2208      	movs	r2, #8
 8005fbc:	621a      	str	r2, [r3, #32]
            __HAL_UART_CLEAR_FLAG(&huart6, UART_CLEAR_IDLEF);
 8005fbe:	4b44      	ldr	r3, [pc, #272]	@ (80060d0 <UART_Platform_Receive+0x210>)
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	2210      	movs	r2, #16
 8005fc4:	621a      	str	r2, [r3, #32]
            
            // 3. DMA Ïä§Ìä∏Î¶ºÏù¥ ÏôÑÏ†ÑÌûà Ï†ïÏßÄÎê† ÎïåÍπåÏßÄ ÎåÄÍ∏∞
            if (huart6.hdmarx != NULL) {
 8005fc6:	4b42      	ldr	r3, [pc, #264]	@ (80060d0 <UART_Platform_Receive+0x210>)
 8005fc8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d025      	beq.n	800601a <UART_Platform_Receive+0x15a>
                int timeout = 1000;
 8005fce:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005fd2:	61fb      	str	r3, [r7, #28]
                while (huart6.hdmarx->State != HAL_DMA_STATE_READY && timeout > 0) {
 8005fd4:	e00b      	b.n	8005fee <UART_Platform_Receive+0x12e>
                    timeout--;
 8005fd6:	69fb      	ldr	r3, [r7, #28]
 8005fd8:	3b01      	subs	r3, #1
 8005fda:	61fb      	str	r3, [r7, #28]
                    for(volatile int i = 0; i < 100; i++); // ÏßßÏùÄ ÏßÄÏó∞
 8005fdc:	2300      	movs	r3, #0
 8005fde:	617b      	str	r3, [r7, #20]
 8005fe0:	e002      	b.n	8005fe8 <UART_Platform_Receive+0x128>
 8005fe2:	697b      	ldr	r3, [r7, #20]
 8005fe4:	3301      	adds	r3, #1
 8005fe6:	617b      	str	r3, [r7, #20]
 8005fe8:	697b      	ldr	r3, [r7, #20]
 8005fea:	2b63      	cmp	r3, #99	@ 0x63
 8005fec:	ddf9      	ble.n	8005fe2 <UART_Platform_Receive+0x122>
                while (huart6.hdmarx->State != HAL_DMA_STATE_READY && timeout > 0) {
 8005fee:	4b38      	ldr	r3, [pc, #224]	@ (80060d0 <UART_Platform_Receive+0x210>)
 8005ff0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005ff2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005ff6:	b2db      	uxtb	r3, r3
 8005ff8:	2b01      	cmp	r3, #1
 8005ffa:	d002      	beq.n	8006002 <UART_Platform_Receive+0x142>
 8005ffc:	69fb      	ldr	r3, [r7, #28]
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	dce9      	bgt.n	8005fd6 <UART_Platform_Receive+0x116>
                }
                
                if (timeout == 0) {
 8006002:	69fb      	ldr	r3, [r7, #28]
 8006004:	2b00      	cmp	r3, #0
 8006006:	d108      	bne.n	800601a <UART_Platform_Receive+0x15a>
                    LOG_WARN("[UART_STM32] DMA did not reach READY state, forcing reset");
 8006008:	4932      	ldr	r1, [pc, #200]	@ (80060d4 <UART_Platform_Receive+0x214>)
 800600a:	2002      	movs	r0, #2
 800600c:	f7ff fb70 	bl	80056f0 <LOGGER_SendFormatted>
                    huart6.hdmarx->State = HAL_DMA_STATE_READY;
 8006010:	4b2f      	ldr	r3, [pc, #188]	@ (80060d0 <UART_Platform_Receive+0x210>)
 8006012:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006014:	2201      	movs	r2, #1
 8006016:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
                }
            }
            
            // 4. UART ÏÉÅÌÉú Î¶¨ÏÖã (DMA ÏôÑÏ†Ñ Ï†ïÏßÄ ÌõÑ)
            huart6.RxState = HAL_UART_STATE_READY;
 800601a:	4b2d      	ldr	r3, [pc, #180]	@ (80060d0 <UART_Platform_Receive+0x210>)
 800601c:	2220      	movs	r2, #32
 800601e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
            huart6.gState = HAL_UART_STATE_READY;
 8006022:	4b2b      	ldr	r3, [pc, #172]	@ (80060d0 <UART_Platform_Receive+0x210>)
 8006024:	2220      	movs	r2, #32
 8006026:	67da      	str	r2, [r3, #124]	@ 0x7c
            
            // 5. Ï∂©Î∂ÑÌïú ÏßÄÏó∞ ÌõÑ Ïû¨ÏãúÏûë
            for(volatile int i = 0; i < 10000; i++); // Îçî Í∏¥ ÏßÄÏó∞
 8006028:	2300      	movs	r3, #0
 800602a:	613b      	str	r3, [r7, #16]
 800602c:	e002      	b.n	8006034 <UART_Platform_Receive+0x174>
 800602e:	693b      	ldr	r3, [r7, #16]
 8006030:	3301      	adds	r3, #1
 8006032:	613b      	str	r3, [r7, #16]
 8006034:	693b      	ldr	r3, [r7, #16]
 8006036:	f242 720f 	movw	r2, #9999	@ 0x270f
 800603a:	4293      	cmp	r3, r2
 800603c:	ddf7      	ble.n	800602e <UART_Platform_Receive+0x16e>
            
            // 6. DMA Ïû¨ÏãúÏûë
            HAL_StatusTypeDef restart_status = HAL_UART_Receive_DMA(&huart6, (uint8_t*)rx_buffer, sizeof(rx_buffer));
 800603e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006042:	4921      	ldr	r1, [pc, #132]	@ (80060c8 <UART_Platform_Receive+0x208>)
 8006044:	4822      	ldr	r0, [pc, #136]	@ (80060d0 <UART_Platform_Receive+0x210>)
 8006046:	f009 fa80 	bl	800f54a <HAL_UART_Receive_DMA>
 800604a:	4603      	mov	r3, r0
 800604c:	767b      	strb	r3, [r7, #25]
            if (restart_status == HAL_OK) {
 800604e:	7e7b      	ldrb	r3, [r7, #25]
 8006050:	2b00      	cmp	r3, #0
 8006052:	d104      	bne.n	800605e <UART_Platform_Receive+0x19e>
                LOG_DEBUG("[UART_STM32] DMA restarted for next reception");
 8006054:	4920      	ldr	r1, [pc, #128]	@ (80060d8 <UART_Platform_Receive+0x218>)
 8006056:	2000      	movs	r0, #0
 8006058:	f7ff fb4a 	bl	80056f0 <LOGGER_SendFormatted>
 800605c:	e019      	b.n	8006092 <UART_Platform_Receive+0x1d2>
            } else {
                LOG_WARN("[UART_STM32] DMA restart failed (status: %d), UART state: g=%d rx=%d", 
 800605e:	7e7a      	ldrb	r2, [r7, #25]
 8006060:	4b1b      	ldr	r3, [pc, #108]	@ (80060d0 <UART_Platform_Receive+0x210>)
 8006062:	6fd9      	ldr	r1, [r3, #124]	@ 0x7c
 8006064:	4b1a      	ldr	r3, [pc, #104]	@ (80060d0 <UART_Platform_Receive+0x210>)
 8006066:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800606a:	9300      	str	r3, [sp, #0]
 800606c:	460b      	mov	r3, r1
 800606e:	491b      	ldr	r1, [pc, #108]	@ (80060dc <UART_Platform_Receive+0x21c>)
 8006070:	2002      	movs	r0, #2
 8006072:	f7ff fb3d 	bl	80056f0 <LOGGER_SendFormatted>
                        restart_status, huart6.gState, huart6.RxState);
                if (huart6.hdmarx != NULL) {
 8006076:	4b16      	ldr	r3, [pc, #88]	@ (80060d0 <UART_Platform_Receive+0x210>)
 8006078:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800607a:	2b00      	cmp	r3, #0
 800607c:	d009      	beq.n	8006092 <UART_Platform_Receive+0x1d2>
                    LOG_WARN("[UART_STM32] DMA state: %d", huart6.hdmarx->State);
 800607e:	4b14      	ldr	r3, [pc, #80]	@ (80060d0 <UART_Platform_Receive+0x210>)
 8006080:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006082:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006086:	b2db      	uxtb	r3, r3
 8006088:	461a      	mov	r2, r3
 800608a:	4915      	ldr	r1, [pc, #84]	@ (80060e0 <UART_Platform_Receive+0x220>)
 800608c:	2002      	movs	r0, #2
 800608e:	f7ff fb2f 	bl	80056f0 <LOGGER_SendFormatted>
                }
            }
            
            return UART_STATUS_OK;
 8006092:	2300      	movs	r3, #0
 8006094:	e006      	b.n	80060a4 <UART_Platform_Receive+0x1e4>
        } else {
            LOG_WARN("[UART_STM32] Invalid received length: %d (buffer size: %d)", received_length, buffer_size);
 8006096:	8b7a      	ldrh	r2, [r7, #26]
 8006098:	68bb      	ldr	r3, [r7, #8]
 800609a:	4912      	ldr	r1, [pc, #72]	@ (80060e4 <UART_Platform_Receive+0x224>)
 800609c:	2002      	movs	r0, #2
 800609e:	f7ff fb27 	bl	80056f0 <LOGGER_SendFormatted>
        }
    }
    
    // ÏàòÏã†Îêú Îç∞Ïù¥ÌÑ∞ ÏóÜÏùå
    return UART_STATUS_TIMEOUT;
 80060a2:	2302      	movs	r3, #2
}
 80060a4:	4618      	mov	r0, r3
 80060a6:	3720      	adds	r7, #32
 80060a8:	46bd      	mov	sp, r7
 80060aa:	bd80      	pop	{r7, pc}
 80060ac:	200017f4 	.word	0x200017f4
 80060b0:	200017f5 	.word	0x200017f5
 80060b4:	200015ee 	.word	0x200015ee
 80060b8:	0801c8d4 	.word	0x0801c8d4
 80060bc:	200015ed 	.word	0x200015ed
 80060c0:	200015f0 	.word	0x200015f0
 80060c4:	0801c904 	.word	0x0801c904
 80060c8:	200015f4 	.word	0x200015f4
 80060cc:	0801c928 	.word	0x0801c928
 80060d0:	20001240 	.word	0x20001240
 80060d4:	0801c954 	.word	0x0801c954
 80060d8:	0801c990 	.word	0x0801c990
 80060dc:	0801c9c0 	.word	0x0801c9c0
 80060e0:	0801ca08 	.word	0x0801ca08
 80060e4:	0801ca24 	.word	0x0801ca24

080060e8 <HAL_UART_RxCpltCallback>:
// ============================================================================
// HAL UART ÏΩúÎ∞± Ìï®ÏàòÎì§ - main.cÏóêÏÑú Ïù¥ÎèôÎê®
// ============================================================================

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80060e8:	b580      	push	{r7, lr}
 80060ea:	b082      	sub	sp, #8
 80060ec:	af00      	add	r7, sp, #0
 80060ee:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART6)
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	4a0a      	ldr	r2, [pc, #40]	@ (8006120 <HAL_UART_RxCpltCallback+0x38>)
 80060f6:	4293      	cmp	r3, r2
 80060f8:	d10e      	bne.n	8006118 <HAL_UART_RxCpltCallback+0x30>
  {
    // DMA ÏàòÏã† ÏôÑÎ£å (Ï†ÑÏ≤¥ Î≤ÑÌçº) - Í±∞Ïùò Î∞úÏÉùÌïòÏßÄ ÏïäÏùå
    uart_rx_complete_flag = 1;
 80060fa:	4b0a      	ldr	r3, [pc, #40]	@ (8006124 <HAL_UART_RxCpltCallback+0x3c>)
 80060fc:	2201      	movs	r2, #1
 80060fe:	701a      	strb	r2, [r3, #0]
    uart_rx_length = sizeof(rx_buffer);
 8006100:	4b09      	ldr	r3, [pc, #36]	@ (8006128 <HAL_UART_RxCpltCallback+0x40>)
 8006102:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006106:	801a      	strh	r2, [r3, #0]
    LOG_DEBUG("[DMA] RxCpltCallback: Full buffer received (%d bytes)", uart_rx_length);
 8006108:	4b07      	ldr	r3, [pc, #28]	@ (8006128 <HAL_UART_RxCpltCallback+0x40>)
 800610a:	881b      	ldrh	r3, [r3, #0]
 800610c:	b29b      	uxth	r3, r3
 800610e:	461a      	mov	r2, r3
 8006110:	4906      	ldr	r1, [pc, #24]	@ (800612c <HAL_UART_RxCpltCallback+0x44>)
 8006112:	2000      	movs	r0, #0
 8006114:	f7ff faec 	bl	80056f0 <LOGGER_SendFormatted>
  }
}
 8006118:	bf00      	nop
 800611a:	3708      	adds	r7, #8
 800611c:	46bd      	mov	sp, r7
 800611e:	bd80      	pop	{r7, pc}
 8006120:	40011400 	.word	0x40011400
 8006124:	200015ed 	.word	0x200015ed
 8006128:	200015f0 	.word	0x200015f0
 800612c:	0801ca60 	.word	0x0801ca60

08006130 <HAL_UART_RxHalfCpltCallback>:

void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006130:	b580      	push	{r7, lr}
 8006132:	b082      	sub	sp, #8
 8006134:	af00      	add	r7, sp, #0
 8006136:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART6)
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	4a05      	ldr	r2, [pc, #20]	@ (8006154 <HAL_UART_RxHalfCpltCallback+0x24>)
 800613e:	4293      	cmp	r3, r2
 8006140:	d103      	bne.n	800614a <HAL_UART_RxHalfCpltCallback+0x1a>
  {
    // DMA ÏàòÏã† Ï†àÎ∞ò ÏôÑÎ£å - NORMAL Î™®ÎìúÏóêÏÑúÎäî Ï≤òÎ¶¨ÌïòÏßÄ ÏïäÏùå (IDLE Ïù∏ÌÑ∞ÎüΩÌä∏Í∞Ä Ï≤òÎ¶¨)
    LOG_WARN("[DMA] RxHalfCpltCallback: Half buffer reached but ignoring in NORMAL mode");
 8006142:	4905      	ldr	r1, [pc, #20]	@ (8006158 <HAL_UART_RxHalfCpltCallback+0x28>)
 8006144:	2002      	movs	r0, #2
 8006146:	f7ff fad3 	bl	80056f0 <LOGGER_SendFormatted>
    // uart_rx_complete_flagÎäî ÏÑ§Ï†ïÌïòÏßÄ ÏïäÏùå - IDLE Ïù∏ÌÑ∞ÎüΩÌä∏ÏóêÏÑúÎßå ÏÑ§Ï†ï
  }
}
 800614a:	bf00      	nop
 800614c:	3708      	adds	r7, #8
 800614e:	46bd      	mov	sp, r7
 8006150:	bd80      	pop	{r7, pc}
 8006152:	bf00      	nop
 8006154:	40011400 	.word	0x40011400
 8006158:	0801ca98 	.word	0x0801ca98

0800615c <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800615c:	b580      	push	{r7, lr}
 800615e:	b084      	sub	sp, #16
 8006160:	af00      	add	r7, sp, #0
 8006162:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART6)
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	4a3c      	ldr	r2, [pc, #240]	@ (800625c <HAL_UART_ErrorCallback+0x100>)
 800616a:	4293      	cmp	r3, r2
 800616c:	d171      	bne.n	8006252 <HAL_UART_ErrorCallback+0xf6>
  {
    // UART ÏóêÎü¨ Î∞úÏÉù
    uart_rx_error_flag = 1;
 800616e:	4b3c      	ldr	r3, [pc, #240]	@ (8006260 <HAL_UART_ErrorCallback+0x104>)
 8006170:	2201      	movs	r2, #1
 8006172:	701a      	strb	r2, [r3, #0]
    LOG_WARN("[DMA] ErrorCallback: UART error occurred");
 8006174:	493b      	ldr	r1, [pc, #236]	@ (8006264 <HAL_UART_ErrorCallback+0x108>)
 8006176:	2002      	movs	r0, #2
 8006178:	f7ff faba 	bl	80056f0 <LOGGER_SendFormatted>
    
    // Î™®Îì† ÏóêÎü¨ ÌîåÎûòÍ∑∏ ÌÅ¥Î¶¨Ïñ¥
    if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE)) {
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	69db      	ldr	r3, [r3, #28]
 8006182:	f003 0308 	and.w	r3, r3, #8
 8006186:	2b08      	cmp	r3, #8
 8006188:	d107      	bne.n	800619a <HAL_UART_ErrorCallback+0x3e>
      __HAL_UART_CLEAR_OREFLAG(huart);
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	2208      	movs	r2, #8
 8006190:	621a      	str	r2, [r3, #32]
      LOG_WARN("[DMA] Overrun error cleared");
 8006192:	4935      	ldr	r1, [pc, #212]	@ (8006268 <HAL_UART_ErrorCallback+0x10c>)
 8006194:	2002      	movs	r0, #2
 8006196:	f7ff faab 	bl	80056f0 <LOGGER_SendFormatted>
    }
    if (__HAL_UART_GET_FLAG(huart, UART_FLAG_NE)) {
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	69db      	ldr	r3, [r3, #28]
 80061a0:	f003 0304 	and.w	r3, r3, #4
 80061a4:	2b04      	cmp	r3, #4
 80061a6:	d107      	bne.n	80061b8 <HAL_UART_ErrorCallback+0x5c>
      __HAL_UART_CLEAR_NEFLAG(huart);
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	2204      	movs	r2, #4
 80061ae:	621a      	str	r2, [r3, #32]
      LOG_WARN("[DMA] Noise error cleared");
 80061b0:	492e      	ldr	r1, [pc, #184]	@ (800626c <HAL_UART_ErrorCallback+0x110>)
 80061b2:	2002      	movs	r0, #2
 80061b4:	f7ff fa9c 	bl	80056f0 <LOGGER_SendFormatted>
    }
    if (__HAL_UART_GET_FLAG(huart, UART_FLAG_FE)) {
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	69db      	ldr	r3, [r3, #28]
 80061be:	f003 0302 	and.w	r3, r3, #2
 80061c2:	2b02      	cmp	r3, #2
 80061c4:	d107      	bne.n	80061d6 <HAL_UART_ErrorCallback+0x7a>
      __HAL_UART_CLEAR_FEFLAG(huart);
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	2202      	movs	r2, #2
 80061cc:	621a      	str	r2, [r3, #32]
      LOG_WARN("[DMA] Frame error cleared");
 80061ce:	4928      	ldr	r1, [pc, #160]	@ (8006270 <HAL_UART_ErrorCallback+0x114>)
 80061d0:	2002      	movs	r0, #2
 80061d2:	f7ff fa8d 	bl	80056f0 <LOGGER_SendFormatted>
    }
    if (__HAL_UART_GET_FLAG(huart, UART_FLAG_PE)) {
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	69db      	ldr	r3, [r3, #28]
 80061dc:	f003 0301 	and.w	r3, r3, #1
 80061e0:	2b01      	cmp	r3, #1
 80061e2:	d107      	bne.n	80061f4 <HAL_UART_ErrorCallback+0x98>
      __HAL_UART_CLEAR_PEFLAG(huart);
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	2201      	movs	r2, #1
 80061ea:	621a      	str	r2, [r3, #32]
      LOG_WARN("[DMA] Parity error cleared");
 80061ec:	4921      	ldr	r1, [pc, #132]	@ (8006274 <HAL_UART_ErrorCallback+0x118>)
 80061ee:	2002      	movs	r0, #2
 80061f0:	f7ff fa7e 	bl	80056f0 <LOGGER_SendFormatted>
    }
    
    // UARTÏôÄ DMA ÏÉÅÌÉú Í∞ïÏ†ú Î¶¨ÏÖã
    HAL_UART_DMAStop(huart);
 80061f4:	6878      	ldr	r0, [r7, #4]
 80061f6:	f009 f9ec 	bl	800f5d2 <HAL_UART_DMAStop>
    huart->gState = HAL_UART_STATE_READY;
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	2220      	movs	r2, #32
 80061fe:	67da      	str	r2, [r3, #124]	@ 0x7c
    huart->RxState = HAL_UART_STATE_READY;
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	2220      	movs	r2, #32
 8006204:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    if (huart->hdmarx != NULL) {
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800620c:	2b00      	cmp	r3, #0
 800620e:	d004      	beq.n	800621a <HAL_UART_ErrorCallback+0xbe>
      huart->hdmarx->State = HAL_DMA_STATE_READY;
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006214:	2201      	movs	r2, #1
 8006216:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    }
    
    // Î≤ÑÌçº ÌÅ¥Î¶¨Ïñ¥ ÌõÑ DMA Ïû¨ÏãúÏûë (ÏùºÎ∞ò Î™®Îìú)
    memset(rx_buffer, 0, sizeof(rx_buffer));
 800621a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800621e:	2100      	movs	r1, #0
 8006220:	4815      	ldr	r0, [pc, #84]	@ (8006278 <HAL_UART_ErrorCallback+0x11c>)
 8006222:	f011 fd17 	bl	8017c54 <memset>
    HAL_StatusTypeDef status = HAL_UART_Receive_DMA(huart, (uint8_t*)rx_buffer, sizeof(rx_buffer));
 8006226:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800622a:	4913      	ldr	r1, [pc, #76]	@ (8006278 <HAL_UART_ErrorCallback+0x11c>)
 800622c:	6878      	ldr	r0, [r7, #4]
 800622e:	f009 f98c 	bl	800f54a <HAL_UART_Receive_DMA>
 8006232:	4603      	mov	r3, r0
 8006234:	73fb      	strb	r3, [r7, #15]
    if (status == HAL_OK) {
 8006236:	7bfb      	ldrb	r3, [r7, #15]
 8006238:	2b00      	cmp	r3, #0
 800623a:	d104      	bne.n	8006246 <HAL_UART_ErrorCallback+0xea>
      LOG_INFO("[DMA] Error recovery: DMA restarted successfully");
 800623c:	490f      	ldr	r1, [pc, #60]	@ (800627c <HAL_UART_ErrorCallback+0x120>)
 800623e:	2001      	movs	r0, #1
 8006240:	f7ff fa56 	bl	80056f0 <LOGGER_SendFormatted>
    } else {
      LOG_ERROR("[DMA] Error recovery: DMA restart failed (status: %d)", status);
    }
  }
}
 8006244:	e005      	b.n	8006252 <HAL_UART_ErrorCallback+0xf6>
      LOG_ERROR("[DMA] Error recovery: DMA restart failed (status: %d)", status);
 8006246:	7bfb      	ldrb	r3, [r7, #15]
 8006248:	461a      	mov	r2, r3
 800624a:	490d      	ldr	r1, [pc, #52]	@ (8006280 <HAL_UART_ErrorCallback+0x124>)
 800624c:	2003      	movs	r0, #3
 800624e:	f7ff fa4f 	bl	80056f0 <LOGGER_SendFormatted>
}
 8006252:	bf00      	nop
 8006254:	3710      	adds	r7, #16
 8006256:	46bd      	mov	sp, r7
 8006258:	bd80      	pop	{r7, pc}
 800625a:	bf00      	nop
 800625c:	40011400 	.word	0x40011400
 8006260:	200015ee 	.word	0x200015ee
 8006264:	0801cae4 	.word	0x0801cae4
 8006268:	0801cb10 	.word	0x0801cb10
 800626c:	0801cb2c 	.word	0x0801cb2c
 8006270:	0801cb48 	.word	0x0801cb48
 8006274:	0801cb64 	.word	0x0801cb64
 8006278:	200015f4 	.word	0x200015f4
 800627c:	0801cb80 	.word	0x0801cb80
 8006280:	0801cbb4 	.word	0x0801cbb4

08006284 <USER_UART_IDLECallback>:

// UART IDLE Ïù∏ÌÑ∞ÎüΩÌä∏ ÏΩúÎ∞± (Î©îÏãúÏßÄ ÎÅù Í∞êÏßÄ)
void USER_UART_IDLECallback(UART_HandleTypeDef *huart)
{
 8006284:	b580      	push	{r7, lr}
 8006286:	b086      	sub	sp, #24
 8006288:	af02      	add	r7, sp, #8
 800628a:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART6)
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	4a3e      	ldr	r2, [pc, #248]	@ (800638c <USER_UART_IDLECallback+0x108>)
 8006292:	4293      	cmp	r3, r2
 8006294:	d175      	bne.n	8006382 <USER_UART_IDLECallback+0xfe>
  {
    // UART ÏóêÎü¨ ÏÉÅÌÉú Ï≤¥ÌÅ¨
    uint32_t error_flags = 0;
 8006296:	2300      	movs	r3, #0
 8006298:	60fb      	str	r3, [r7, #12]
    if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE)) error_flags |= 0x01;
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	69db      	ldr	r3, [r3, #28]
 80062a0:	f003 0308 	and.w	r3, r3, #8
 80062a4:	2b08      	cmp	r3, #8
 80062a6:	d103      	bne.n	80062b0 <USER_UART_IDLECallback+0x2c>
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	f043 0301 	orr.w	r3, r3, #1
 80062ae:	60fb      	str	r3, [r7, #12]
    if (__HAL_UART_GET_FLAG(huart, UART_FLAG_FE)) error_flags |= 0x02;
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	69db      	ldr	r3, [r3, #28]
 80062b6:	f003 0302 	and.w	r3, r3, #2
 80062ba:	2b02      	cmp	r3, #2
 80062bc:	d103      	bne.n	80062c6 <USER_UART_IDLECallback+0x42>
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	f043 0302 	orr.w	r3, r3, #2
 80062c4:	60fb      	str	r3, [r7, #12]
    if (__HAL_UART_GET_FLAG(huart, UART_FLAG_NE)) error_flags |= 0x04;
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	69db      	ldr	r3, [r3, #28]
 80062cc:	f003 0304 	and.w	r3, r3, #4
 80062d0:	2b04      	cmp	r3, #4
 80062d2:	d103      	bne.n	80062dc <USER_UART_IDLECallback+0x58>
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	f043 0304 	orr.w	r3, r3, #4
 80062da:	60fb      	str	r3, [r7, #12]
    if (__HAL_UART_GET_FLAG(huart, UART_FLAG_PE)) error_flags |= 0x08;
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	69db      	ldr	r3, [r3, #28]
 80062e2:	f003 0301 	and.w	r3, r3, #1
 80062e6:	2b01      	cmp	r3, #1
 80062e8:	d103      	bne.n	80062f2 <USER_UART_IDLECallback+0x6e>
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	f043 0308 	orr.w	r3, r3, #8
 80062f0:	60fb      	str	r3, [r7, #12]
    
    // IDLE Í∞êÏßÄ - Î©îÏãúÏßÄ ÎÅù
    uint16_t remaining = __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	685b      	ldr	r3, [r3, #4]
 80062fa:	817b      	strh	r3, [r7, #10]
    uart_rx_length = sizeof(rx_buffer) - remaining;
 80062fc:	897b      	ldrh	r3, [r7, #10]
 80062fe:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 8006302:	b29a      	uxth	r2, r3
 8006304:	4b22      	ldr	r3, [pc, #136]	@ (8006390 <USER_UART_IDLECallback+0x10c>)
 8006306:	801a      	strh	r2, [r3, #0]
    
    if (uart_rx_length > 0) {
 8006308:	4b21      	ldr	r3, [pc, #132]	@ (8006390 <USER_UART_IDLECallback+0x10c>)
 800630a:	881b      	ldrh	r3, [r3, #0]
 800630c:	b29b      	uxth	r3, r3
 800630e:	2b00      	cmp	r3, #0
 8006310:	d033      	beq.n	800637a <USER_UART_IDLECallback+0xf6>
      uart_rx_complete_flag = 1;
 8006312:	4b20      	ldr	r3, [pc, #128]	@ (8006394 <USER_UART_IDLECallback+0x110>)
 8006314:	2201      	movs	r2, #1
 8006316:	701a      	strb	r2, [r3, #0]
      if (error_flags != 0) {
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	2b00      	cmp	r3, #0
 800631c:	d009      	beq.n	8006332 <USER_UART_IDLECallback+0xae>
        LOG_WARN("[DMA] IDLE detected: %d bytes received (UART errors: 0x%02lX)", uart_rx_length, error_flags);
 800631e:	4b1c      	ldr	r3, [pc, #112]	@ (8006390 <USER_UART_IDLECallback+0x10c>)
 8006320:	881b      	ldrh	r3, [r3, #0]
 8006322:	b29b      	uxth	r3, r3
 8006324:	461a      	mov	r2, r3
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	491b      	ldr	r1, [pc, #108]	@ (8006398 <USER_UART_IDLECallback+0x114>)
 800632a:	2002      	movs	r0, #2
 800632c:	f7ff f9e0 	bl	80056f0 <LOGGER_SendFormatted>
 8006330:	e007      	b.n	8006342 <USER_UART_IDLECallback+0xbe>
      } else {
        LOG_DEBUG("[DMA] IDLE detected: %d bytes received", uart_rx_length);
 8006332:	4b17      	ldr	r3, [pc, #92]	@ (8006390 <USER_UART_IDLECallback+0x10c>)
 8006334:	881b      	ldrh	r3, [r3, #0]
 8006336:	b29b      	uxth	r3, r3
 8006338:	461a      	mov	r2, r3
 800633a:	4918      	ldr	r1, [pc, #96]	@ (800639c <USER_UART_IDLECallback+0x118>)
 800633c:	2000      	movs	r0, #0
 800633e:	f7ff f9d7 	bl	80056f0 <LOGGER_SendFormatted>
      }
      
      // Ï≤´ Î™á Î∞îÏù¥Ìä∏ ÌôïÏù∏ (ÎîîÎ≤ÑÍπÖÏö©)
      if (uart_rx_length >= 4) {
 8006342:	4b13      	ldr	r3, [pc, #76]	@ (8006390 <USER_UART_IDLECallback+0x10c>)
 8006344:	881b      	ldrh	r3, [r3, #0]
 8006346:	b29b      	uxth	r3, r3
 8006348:	2b03      	cmp	r3, #3
 800634a:	d912      	bls.n	8006372 <USER_UART_IDLECallback+0xee>
        LOG_DEBUG("[DMA] First 4 bytes: %02X %02X %02X %02X", 
 800634c:	4b14      	ldr	r3, [pc, #80]	@ (80063a0 <USER_UART_IDLECallback+0x11c>)
 800634e:	781b      	ldrb	r3, [r3, #0]
 8006350:	4619      	mov	r1, r3
 8006352:	4b13      	ldr	r3, [pc, #76]	@ (80063a0 <USER_UART_IDLECallback+0x11c>)
 8006354:	785b      	ldrb	r3, [r3, #1]
 8006356:	4618      	mov	r0, r3
 8006358:	4b11      	ldr	r3, [pc, #68]	@ (80063a0 <USER_UART_IDLECallback+0x11c>)
 800635a:	789b      	ldrb	r3, [r3, #2]
 800635c:	461a      	mov	r2, r3
 800635e:	4b10      	ldr	r3, [pc, #64]	@ (80063a0 <USER_UART_IDLECallback+0x11c>)
 8006360:	78db      	ldrb	r3, [r3, #3]
 8006362:	9301      	str	r3, [sp, #4]
 8006364:	9200      	str	r2, [sp, #0]
 8006366:	4603      	mov	r3, r0
 8006368:	460a      	mov	r2, r1
 800636a:	490e      	ldr	r1, [pc, #56]	@ (80063a4 <USER_UART_IDLECallback+0x120>)
 800636c:	2000      	movs	r0, #0
 800636e:	f7ff f9bf 	bl	80056f0 <LOGGER_SendFormatted>
                  rx_buffer[0], rx_buffer[1], rx_buffer[2], rx_buffer[3]);
      }
      
      // DMA Ï§ëÏßÄ (ÏùºÎ∞ò Î™®ÎìúÏóêÏÑúÎäî ÏûêÎèôÏúºÎ°ú ÏôÑÎ£åÎê®)
      HAL_UART_DMAStop(huart);
 8006372:	6878      	ldr	r0, [r7, #4]
 8006374:	f009 f92d 	bl	800f5d2 <HAL_UART_DMAStop>
      // Îã§Ïùå ÏàòÏã†ÏùÑ ÏúÑÌï¥ Ï¶âÏãú Ïû¨ÏãúÏûëÌïòÏßÄ ÏïäÏùå - uart_stm32.cÏóêÏÑú Ï≤òÎ¶¨
    } else {
      LOG_DEBUG("[DMA] IDLE detected but no data");
    }
  }
}
 8006378:	e003      	b.n	8006382 <USER_UART_IDLECallback+0xfe>
      LOG_DEBUG("[DMA] IDLE detected but no data");
 800637a:	490b      	ldr	r1, [pc, #44]	@ (80063a8 <USER_UART_IDLECallback+0x124>)
 800637c:	2000      	movs	r0, #0
 800637e:	f7ff f9b7 	bl	80056f0 <LOGGER_SendFormatted>
}
 8006382:	bf00      	nop
 8006384:	3710      	adds	r7, #16
 8006386:	46bd      	mov	sp, r7
 8006388:	bd80      	pop	{r7, pc}
 800638a:	bf00      	nop
 800638c:	40011400 	.word	0x40011400
 8006390:	200015f0 	.word	0x200015f0
 8006394:	200015ed 	.word	0x200015ed
 8006398:	0801cbec 	.word	0x0801cbec
 800639c:	0801cc2c 	.word	0x0801cc2c
 80063a0:	200015f4 	.word	0x200015f4
 80063a4:	0801cc54 	.word	0x0801cc54
 80063a8:	0801cc80 	.word	0x0801cc80

080063ac <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80063ac:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80063e4 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 80063b0:	f7ff f8f2 	bl	8005598 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80063b4:	480c      	ldr	r0, [pc, #48]	@ (80063e8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80063b6:	490d      	ldr	r1, [pc, #52]	@ (80063ec <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80063b8:	4a0d      	ldr	r2, [pc, #52]	@ (80063f0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80063ba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80063bc:	e002      	b.n	80063c4 <LoopCopyDataInit>

080063be <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80063be:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80063c0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80063c2:	3304      	adds	r3, #4

080063c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80063c4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80063c6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80063c8:	d3f9      	bcc.n	80063be <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80063ca:	4a0a      	ldr	r2, [pc, #40]	@ (80063f4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80063cc:	4c0a      	ldr	r4, [pc, #40]	@ (80063f8 <LoopFillZerobss+0x22>)
  movs r3, #0
 80063ce:	2300      	movs	r3, #0
  b LoopFillZerobss
 80063d0:	e001      	b.n	80063d6 <LoopFillZerobss>

080063d2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80063d2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80063d4:	3204      	adds	r2, #4

080063d6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80063d6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80063d8:	d3fb      	bcc.n	80063d2 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80063da:	f011 fcd5 	bl	8017d88 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80063de:	f7fb fdfb 	bl	8001fd8 <main>
  bx  lr    
 80063e2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80063e4:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 80063e8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80063ec:	200000d4 	.word	0x200000d4
  ldr r2, =_sidata
 80063f0:	0801cf3c 	.word	0x0801cf3c
  ldr r2, =_sbss
 80063f4:	20000220 	.word	0x20000220
  ldr r4, =_ebss
 80063f8:	200122d0 	.word	0x200122d0

080063fc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80063fc:	e7fe      	b.n	80063fc <ADC_IRQHandler>

080063fe <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80063fe:	b580      	push	{r7, lr}
 8006400:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006402:	2003      	movs	r0, #3
 8006404:	f000 fb91 	bl	8006b2a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8006408:	2000      	movs	r0, #0
 800640a:	f7fe ff41 	bl	8005290 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800640e:	f7fd fea3 	bl	8004158 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8006412:	2300      	movs	r3, #0
}
 8006414:	4618      	mov	r0, r3
 8006416:	bd80      	pop	{r7, pc}

08006418 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006418:	b480      	push	{r7}
 800641a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800641c:	4b06      	ldr	r3, [pc, #24]	@ (8006438 <HAL_IncTick+0x20>)
 800641e:	781b      	ldrb	r3, [r3, #0]
 8006420:	461a      	mov	r2, r3
 8006422:	4b06      	ldr	r3, [pc, #24]	@ (800643c <HAL_IncTick+0x24>)
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	4413      	add	r3, r2
 8006428:	4a04      	ldr	r2, [pc, #16]	@ (800643c <HAL_IncTick+0x24>)
 800642a:	6013      	str	r3, [r2, #0]
}
 800642c:	bf00      	nop
 800642e:	46bd      	mov	sp, r7
 8006430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006434:	4770      	bx	lr
 8006436:	bf00      	nop
 8006438:	20000070 	.word	0x20000070
 800643c:	200017f8 	.word	0x200017f8

08006440 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006440:	b480      	push	{r7}
 8006442:	af00      	add	r7, sp, #0
  return uwTick;
 8006444:	4b03      	ldr	r3, [pc, #12]	@ (8006454 <HAL_GetTick+0x14>)
 8006446:	681b      	ldr	r3, [r3, #0]
}
 8006448:	4618      	mov	r0, r3
 800644a:	46bd      	mov	sp, r7
 800644c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006450:	4770      	bx	lr
 8006452:	bf00      	nop
 8006454:	200017f8 	.word	0x200017f8

08006458 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006458:	b580      	push	{r7, lr}
 800645a:	b084      	sub	sp, #16
 800645c:	af00      	add	r7, sp, #0
 800645e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006460:	f7ff ffee 	bl	8006440 <HAL_GetTick>
 8006464:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006470:	d005      	beq.n	800647e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8006472:	4b0a      	ldr	r3, [pc, #40]	@ (800649c <HAL_Delay+0x44>)
 8006474:	781b      	ldrb	r3, [r3, #0]
 8006476:	461a      	mov	r2, r3
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	4413      	add	r3, r2
 800647c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800647e:	bf00      	nop
 8006480:	f7ff ffde 	bl	8006440 <HAL_GetTick>
 8006484:	4602      	mov	r2, r0
 8006486:	68bb      	ldr	r3, [r7, #8]
 8006488:	1ad3      	subs	r3, r2, r3
 800648a:	68fa      	ldr	r2, [r7, #12]
 800648c:	429a      	cmp	r2, r3
 800648e:	d8f7      	bhi.n	8006480 <HAL_Delay+0x28>
  {
  }
}
 8006490:	bf00      	nop
 8006492:	bf00      	nop
 8006494:	3710      	adds	r7, #16
 8006496:	46bd      	mov	sp, r7
 8006498:	bd80      	pop	{r7, pc}
 800649a:	bf00      	nop
 800649c:	20000070 	.word	0x20000070

080064a0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80064a0:	b580      	push	{r7, lr}
 80064a2:	b084      	sub	sp, #16
 80064a4:	af00      	add	r7, sp, #0
 80064a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80064a8:	2300      	movs	r3, #0
 80064aa:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d101      	bne.n	80064b6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80064b2:	2301      	movs	r3, #1
 80064b4:	e031      	b.n	800651a <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d109      	bne.n	80064d2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80064be:	6878      	ldr	r0, [r7, #4]
 80064c0:	f7fd fe72 	bl	80041a8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	2200      	movs	r2, #0
 80064c8:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	2200      	movs	r2, #0
 80064ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064d6:	f003 0310 	and.w	r3, r3, #16
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d116      	bne.n	800650c <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80064e2:	4b10      	ldr	r3, [pc, #64]	@ (8006524 <HAL_ADC_Init+0x84>)
 80064e4:	4013      	ands	r3, r2
 80064e6:	f043 0202 	orr.w	r2, r3, #2
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80064ee:	6878      	ldr	r0, [r7, #4]
 80064f0:	f000 f974 	bl	80067dc <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	2200      	movs	r2, #0
 80064f8:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064fe:	f023 0303 	bic.w	r3, r3, #3
 8006502:	f043 0201 	orr.w	r2, r3, #1
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	641a      	str	r2, [r3, #64]	@ 0x40
 800650a:	e001      	b.n	8006510 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800650c:	2301      	movs	r3, #1
 800650e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	2200      	movs	r2, #0
 8006514:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8006518:	7bfb      	ldrb	r3, [r7, #15]
}
 800651a:	4618      	mov	r0, r3
 800651c:	3710      	adds	r7, #16
 800651e:	46bd      	mov	sp, r7
 8006520:	bd80      	pop	{r7, pc}
 8006522:	bf00      	nop
 8006524:	ffffeefd 	.word	0xffffeefd

08006528 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8006528:	b480      	push	{r7}
 800652a:	b085      	sub	sp, #20
 800652c:	af00      	add	r7, sp, #0
 800652e:	6078      	str	r0, [r7, #4]
 8006530:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8006532:	2300      	movs	r3, #0
 8006534:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800653c:	2b01      	cmp	r3, #1
 800653e:	d101      	bne.n	8006544 <HAL_ADC_ConfigChannel+0x1c>
 8006540:	2302      	movs	r3, #2
 8006542:	e13a      	b.n	80067ba <HAL_ADC_ConfigChannel+0x292>
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	2201      	movs	r2, #1
 8006548:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 800654c:	683b      	ldr	r3, [r7, #0]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	2b09      	cmp	r3, #9
 8006552:	d93a      	bls.n	80065ca <HAL_ADC_ConfigChannel+0xa2>
 8006554:	683b      	ldr	r3, [r7, #0]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800655c:	d035      	beq.n	80065ca <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	68d9      	ldr	r1, [r3, #12]
 8006564:	683b      	ldr	r3, [r7, #0]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	b29b      	uxth	r3, r3
 800656a:	461a      	mov	r2, r3
 800656c:	4613      	mov	r3, r2
 800656e:	005b      	lsls	r3, r3, #1
 8006570:	4413      	add	r3, r2
 8006572:	3b1e      	subs	r3, #30
 8006574:	2207      	movs	r2, #7
 8006576:	fa02 f303 	lsl.w	r3, r2, r3
 800657a:	43da      	mvns	r2, r3
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	400a      	ands	r2, r1
 8006582:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8006584:	683b      	ldr	r3, [r7, #0]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	4a8f      	ldr	r2, [pc, #572]	@ (80067c8 <HAL_ADC_ConfigChannel+0x2a0>)
 800658a:	4293      	cmp	r3, r2
 800658c:	d10a      	bne.n	80065a4 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	68d9      	ldr	r1, [r3, #12]
 8006594:	683b      	ldr	r3, [r7, #0]
 8006596:	689b      	ldr	r3, [r3, #8]
 8006598:	061a      	lsls	r2, r3, #24
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	430a      	orrs	r2, r1
 80065a0:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80065a2:	e039      	b.n	8006618 <HAL_ADC_ConfigChannel+0xf0>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	68d9      	ldr	r1, [r3, #12]
 80065aa:	683b      	ldr	r3, [r7, #0]
 80065ac:	689a      	ldr	r2, [r3, #8]
 80065ae:	683b      	ldr	r3, [r7, #0]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	b29b      	uxth	r3, r3
 80065b4:	4618      	mov	r0, r3
 80065b6:	4603      	mov	r3, r0
 80065b8:	005b      	lsls	r3, r3, #1
 80065ba:	4403      	add	r3, r0
 80065bc:	3b1e      	subs	r3, #30
 80065be:	409a      	lsls	r2, r3
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	430a      	orrs	r2, r1
 80065c6:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80065c8:	e026      	b.n	8006618 <HAL_ADC_ConfigChannel+0xf0>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	6919      	ldr	r1, [r3, #16]
 80065d0:	683b      	ldr	r3, [r7, #0]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	b29b      	uxth	r3, r3
 80065d6:	461a      	mov	r2, r3
 80065d8:	4613      	mov	r3, r2
 80065da:	005b      	lsls	r3, r3, #1
 80065dc:	4413      	add	r3, r2
 80065de:	f003 031f 	and.w	r3, r3, #31
 80065e2:	2207      	movs	r2, #7
 80065e4:	fa02 f303 	lsl.w	r3, r2, r3
 80065e8:	43da      	mvns	r2, r3
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	400a      	ands	r2, r1
 80065f0:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	6919      	ldr	r1, [r3, #16]
 80065f8:	683b      	ldr	r3, [r7, #0]
 80065fa:	689a      	ldr	r2, [r3, #8]
 80065fc:	683b      	ldr	r3, [r7, #0]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	b29b      	uxth	r3, r3
 8006602:	4618      	mov	r0, r3
 8006604:	4603      	mov	r3, r0
 8006606:	005b      	lsls	r3, r3, #1
 8006608:	4403      	add	r3, r0
 800660a:	f003 031f 	and.w	r3, r3, #31
 800660e:	409a      	lsls	r2, r3
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	430a      	orrs	r2, r1
 8006616:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8006618:	683b      	ldr	r3, [r7, #0]
 800661a:	685b      	ldr	r3, [r3, #4]
 800661c:	2b06      	cmp	r3, #6
 800661e:	d824      	bhi.n	800666a <HAL_ADC_ConfigChannel+0x142>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8006626:	683b      	ldr	r3, [r7, #0]
 8006628:	685a      	ldr	r2, [r3, #4]
 800662a:	4613      	mov	r3, r2
 800662c:	009b      	lsls	r3, r3, #2
 800662e:	4413      	add	r3, r2
 8006630:	3b05      	subs	r3, #5
 8006632:	221f      	movs	r2, #31
 8006634:	fa02 f303 	lsl.w	r3, r2, r3
 8006638:	43da      	mvns	r2, r3
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	400a      	ands	r2, r1
 8006640:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8006648:	683b      	ldr	r3, [r7, #0]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	b29b      	uxth	r3, r3
 800664e:	4618      	mov	r0, r3
 8006650:	683b      	ldr	r3, [r7, #0]
 8006652:	685a      	ldr	r2, [r3, #4]
 8006654:	4613      	mov	r3, r2
 8006656:	009b      	lsls	r3, r3, #2
 8006658:	4413      	add	r3, r2
 800665a:	3b05      	subs	r3, #5
 800665c:	fa00 f203 	lsl.w	r2, r0, r3
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	430a      	orrs	r2, r1
 8006666:	635a      	str	r2, [r3, #52]	@ 0x34
 8006668:	e04c      	b.n	8006704 <HAL_ADC_ConfigChannel+0x1dc>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 800666a:	683b      	ldr	r3, [r7, #0]
 800666c:	685b      	ldr	r3, [r3, #4]
 800666e:	2b0c      	cmp	r3, #12
 8006670:	d824      	bhi.n	80066bc <HAL_ADC_ConfigChannel+0x194>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8006678:	683b      	ldr	r3, [r7, #0]
 800667a:	685a      	ldr	r2, [r3, #4]
 800667c:	4613      	mov	r3, r2
 800667e:	009b      	lsls	r3, r3, #2
 8006680:	4413      	add	r3, r2
 8006682:	3b23      	subs	r3, #35	@ 0x23
 8006684:	221f      	movs	r2, #31
 8006686:	fa02 f303 	lsl.w	r3, r2, r3
 800668a:	43da      	mvns	r2, r3
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	400a      	ands	r2, r1
 8006692:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800669a:	683b      	ldr	r3, [r7, #0]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	b29b      	uxth	r3, r3
 80066a0:	4618      	mov	r0, r3
 80066a2:	683b      	ldr	r3, [r7, #0]
 80066a4:	685a      	ldr	r2, [r3, #4]
 80066a6:	4613      	mov	r3, r2
 80066a8:	009b      	lsls	r3, r3, #2
 80066aa:	4413      	add	r3, r2
 80066ac:	3b23      	subs	r3, #35	@ 0x23
 80066ae:	fa00 f203 	lsl.w	r2, r0, r3
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	430a      	orrs	r2, r1
 80066b8:	631a      	str	r2, [r3, #48]	@ 0x30
 80066ba:	e023      	b.n	8006704 <HAL_ADC_ConfigChannel+0x1dc>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80066c2:	683b      	ldr	r3, [r7, #0]
 80066c4:	685a      	ldr	r2, [r3, #4]
 80066c6:	4613      	mov	r3, r2
 80066c8:	009b      	lsls	r3, r3, #2
 80066ca:	4413      	add	r3, r2
 80066cc:	3b41      	subs	r3, #65	@ 0x41
 80066ce:	221f      	movs	r2, #31
 80066d0:	fa02 f303 	lsl.w	r3, r2, r3
 80066d4:	43da      	mvns	r2, r3
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	400a      	ands	r2, r1
 80066dc:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80066e4:	683b      	ldr	r3, [r7, #0]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	b29b      	uxth	r3, r3
 80066ea:	4618      	mov	r0, r3
 80066ec:	683b      	ldr	r3, [r7, #0]
 80066ee:	685a      	ldr	r2, [r3, #4]
 80066f0:	4613      	mov	r3, r2
 80066f2:	009b      	lsls	r3, r3, #2
 80066f4:	4413      	add	r3, r2
 80066f6:	3b41      	subs	r3, #65	@ 0x41
 80066f8:	fa00 f203 	lsl.w	r2, r0, r3
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	430a      	orrs	r2, r1
 8006702:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	4a30      	ldr	r2, [pc, #192]	@ (80067cc <HAL_ADC_ConfigChannel+0x2a4>)
 800670a:	4293      	cmp	r3, r2
 800670c:	d10a      	bne.n	8006724 <HAL_ADC_ConfigChannel+0x1fc>
 800670e:	683b      	ldr	r3, [r7, #0]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006716:	d105      	bne.n	8006724 <HAL_ADC_ConfigChannel+0x1fc>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8006718:	4b2d      	ldr	r3, [pc, #180]	@ (80067d0 <HAL_ADC_ConfigChannel+0x2a8>)
 800671a:	685b      	ldr	r3, [r3, #4]
 800671c:	4a2c      	ldr	r2, [pc, #176]	@ (80067d0 <HAL_ADC_ConfigChannel+0x2a8>)
 800671e:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8006722:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	4a28      	ldr	r2, [pc, #160]	@ (80067cc <HAL_ADC_ConfigChannel+0x2a4>)
 800672a:	4293      	cmp	r3, r2
 800672c:	d10f      	bne.n	800674e <HAL_ADC_ConfigChannel+0x226>
 800672e:	683b      	ldr	r3, [r7, #0]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	2b12      	cmp	r3, #18
 8006734:	d10b      	bne.n	800674e <HAL_ADC_ConfigChannel+0x226>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 8006736:	4b26      	ldr	r3, [pc, #152]	@ (80067d0 <HAL_ADC_ConfigChannel+0x2a8>)
 8006738:	685b      	ldr	r3, [r3, #4]
 800673a:	4a25      	ldr	r2, [pc, #148]	@ (80067d0 <HAL_ADC_ConfigChannel+0x2a8>)
 800673c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8006740:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8006742:	4b23      	ldr	r3, [pc, #140]	@ (80067d0 <HAL_ADC_ConfigChannel+0x2a8>)
 8006744:	685b      	ldr	r3, [r3, #4]
 8006746:	4a22      	ldr	r2, [pc, #136]	@ (80067d0 <HAL_ADC_ConfigChannel+0x2a8>)
 8006748:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800674c:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	4a1e      	ldr	r2, [pc, #120]	@ (80067cc <HAL_ADC_ConfigChannel+0x2a4>)
 8006754:	4293      	cmp	r3, r2
 8006756:	d12b      	bne.n	80067b0 <HAL_ADC_ConfigChannel+0x288>
 8006758:	683b      	ldr	r3, [r7, #0]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	4a1a      	ldr	r2, [pc, #104]	@ (80067c8 <HAL_ADC_ConfigChannel+0x2a0>)
 800675e:	4293      	cmp	r3, r2
 8006760:	d003      	beq.n	800676a <HAL_ADC_ConfigChannel+0x242>
 8006762:	683b      	ldr	r3, [r7, #0]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	2b11      	cmp	r3, #17
 8006768:	d122      	bne.n	80067b0 <HAL_ADC_ConfigChannel+0x288>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 800676a:	4b19      	ldr	r3, [pc, #100]	@ (80067d0 <HAL_ADC_ConfigChannel+0x2a8>)
 800676c:	685b      	ldr	r3, [r3, #4]
 800676e:	4a18      	ldr	r2, [pc, #96]	@ (80067d0 <HAL_ADC_ConfigChannel+0x2a8>)
 8006770:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8006774:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8006776:	4b16      	ldr	r3, [pc, #88]	@ (80067d0 <HAL_ADC_ConfigChannel+0x2a8>)
 8006778:	685b      	ldr	r3, [r3, #4]
 800677a:	4a15      	ldr	r2, [pc, #84]	@ (80067d0 <HAL_ADC_ConfigChannel+0x2a8>)
 800677c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006780:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8006782:	683b      	ldr	r3, [r7, #0]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	4a10      	ldr	r2, [pc, #64]	@ (80067c8 <HAL_ADC_ConfigChannel+0x2a0>)
 8006788:	4293      	cmp	r3, r2
 800678a:	d111      	bne.n	80067b0 <HAL_ADC_ConfigChannel+0x288>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 800678c:	4b11      	ldr	r3, [pc, #68]	@ (80067d4 <HAL_ADC_ConfigChannel+0x2ac>)
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	4a11      	ldr	r2, [pc, #68]	@ (80067d8 <HAL_ADC_ConfigChannel+0x2b0>)
 8006792:	fba2 2303 	umull	r2, r3, r2, r3
 8006796:	0c9a      	lsrs	r2, r3, #18
 8006798:	4613      	mov	r3, r2
 800679a:	009b      	lsls	r3, r3, #2
 800679c:	4413      	add	r3, r2
 800679e:	005b      	lsls	r3, r3, #1
 80067a0:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80067a2:	e002      	b.n	80067aa <HAL_ADC_ConfigChannel+0x282>
      {
        counter--;
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	3b01      	subs	r3, #1
 80067a8:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d1f9      	bne.n	80067a4 <HAL_ADC_ConfigChannel+0x27c>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	2200      	movs	r2, #0
 80067b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 80067b8:	2300      	movs	r3, #0
}
 80067ba:	4618      	mov	r0, r3
 80067bc:	3714      	adds	r7, #20
 80067be:	46bd      	mov	sp, r7
 80067c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067c4:	4770      	bx	lr
 80067c6:	bf00      	nop
 80067c8:	10000012 	.word	0x10000012
 80067cc:	40012000 	.word	0x40012000
 80067d0:	40012300 	.word	0x40012300
 80067d4:	2000001c 	.word	0x2000001c
 80067d8:	431bde83 	.word	0x431bde83

080067dc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80067dc:	b480      	push	{r7}
 80067de:	b083      	sub	sp, #12
 80067e0:	af00      	add	r7, sp, #0
 80067e2:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 80067e4:	4b78      	ldr	r3, [pc, #480]	@ (80069c8 <ADC_Init+0x1ec>)
 80067e6:	685b      	ldr	r3, [r3, #4]
 80067e8:	4a77      	ldr	r2, [pc, #476]	@ (80069c8 <ADC_Init+0x1ec>)
 80067ea:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 80067ee:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 80067f0:	4b75      	ldr	r3, [pc, #468]	@ (80069c8 <ADC_Init+0x1ec>)
 80067f2:	685a      	ldr	r2, [r3, #4]
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	685b      	ldr	r3, [r3, #4]
 80067f8:	4973      	ldr	r1, [pc, #460]	@ (80069c8 <ADC_Init+0x1ec>)
 80067fa:	4313      	orrs	r3, r2
 80067fc:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	685a      	ldr	r2, [r3, #4]
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800680c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	6859      	ldr	r1, [r3, #4]
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	691b      	ldr	r3, [r3, #16]
 8006818:	021a      	lsls	r2, r3, #8
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	430a      	orrs	r2, r1
 8006820:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	685a      	ldr	r2, [r3, #4]
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8006830:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	6859      	ldr	r1, [r3, #4]
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	689a      	ldr	r2, [r3, #8]
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	430a      	orrs	r2, r1
 8006842:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	689a      	ldr	r2, [r3, #8]
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006852:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	6899      	ldr	r1, [r3, #8]
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	68da      	ldr	r2, [r3, #12]
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	430a      	orrs	r2, r1
 8006864:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800686a:	4a58      	ldr	r2, [pc, #352]	@ (80069cc <ADC_Init+0x1f0>)
 800686c:	4293      	cmp	r3, r2
 800686e:	d022      	beq.n	80068b6 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	689a      	ldr	r2, [r3, #8]
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800687e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	6899      	ldr	r1, [r3, #8]
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	430a      	orrs	r2, r1
 8006890:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	689a      	ldr	r2, [r3, #8]
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80068a0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	6899      	ldr	r1, [r3, #8]
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	430a      	orrs	r2, r1
 80068b2:	609a      	str	r2, [r3, #8]
 80068b4:	e00f      	b.n	80068d6 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	689a      	ldr	r2, [r3, #8]
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80068c4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	689a      	ldr	r2, [r3, #8]
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80068d4:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	689a      	ldr	r2, [r3, #8]
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	f022 0202 	bic.w	r2, r2, #2
 80068e4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	6899      	ldr	r1, [r3, #8]
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	699b      	ldr	r3, [r3, #24]
 80068f0:	005a      	lsls	r2, r3, #1
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	430a      	orrs	r2, r1
 80068f8:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006900:	2b00      	cmp	r3, #0
 8006902:	d01b      	beq.n	800693c <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	685a      	ldr	r2, [r3, #4]
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006912:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	685a      	ldr	r2, [r3, #4]
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8006922:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	6859      	ldr	r1, [r3, #4]
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800692e:	3b01      	subs	r3, #1
 8006930:	035a      	lsls	r2, r3, #13
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	430a      	orrs	r2, r1
 8006938:	605a      	str	r2, [r3, #4]
 800693a:	e007      	b.n	800694c <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	685a      	ldr	r2, [r3, #4]
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800694a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800695a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	69db      	ldr	r3, [r3, #28]
 8006966:	3b01      	subs	r3, #1
 8006968:	051a      	lsls	r2, r3, #20
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	430a      	orrs	r2, r1
 8006970:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	689a      	ldr	r2, [r3, #8]
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8006980:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	6899      	ldr	r1, [r3, #8]
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800698e:	025a      	lsls	r2, r3, #9
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	430a      	orrs	r2, r1
 8006996:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	689a      	ldr	r2, [r3, #8]
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80069a6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	6899      	ldr	r1, [r3, #8]
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	695b      	ldr	r3, [r3, #20]
 80069b2:	029a      	lsls	r2, r3, #10
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	430a      	orrs	r2, r1
 80069ba:	609a      	str	r2, [r3, #8]
}
 80069bc:	bf00      	nop
 80069be:	370c      	adds	r7, #12
 80069c0:	46bd      	mov	sp, r7
 80069c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c6:	4770      	bx	lr
 80069c8:	40012300 	.word	0x40012300
 80069cc:	0f000001 	.word	0x0f000001

080069d0 <__NVIC_SetPriorityGrouping>:
{
 80069d0:	b480      	push	{r7}
 80069d2:	b085      	sub	sp, #20
 80069d4:	af00      	add	r7, sp, #0
 80069d6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	f003 0307 	and.w	r3, r3, #7
 80069de:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80069e0:	4b0b      	ldr	r3, [pc, #44]	@ (8006a10 <__NVIC_SetPriorityGrouping+0x40>)
 80069e2:	68db      	ldr	r3, [r3, #12]
 80069e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80069e6:	68ba      	ldr	r2, [r7, #8]
 80069e8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80069ec:	4013      	ands	r3, r2
 80069ee:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80069f4:	68bb      	ldr	r3, [r7, #8]
 80069f6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80069f8:	4b06      	ldr	r3, [pc, #24]	@ (8006a14 <__NVIC_SetPriorityGrouping+0x44>)
 80069fa:	4313      	orrs	r3, r2
 80069fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80069fe:	4a04      	ldr	r2, [pc, #16]	@ (8006a10 <__NVIC_SetPriorityGrouping+0x40>)
 8006a00:	68bb      	ldr	r3, [r7, #8]
 8006a02:	60d3      	str	r3, [r2, #12]
}
 8006a04:	bf00      	nop
 8006a06:	3714      	adds	r7, #20
 8006a08:	46bd      	mov	sp, r7
 8006a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a0e:	4770      	bx	lr
 8006a10:	e000ed00 	.word	0xe000ed00
 8006a14:	05fa0000 	.word	0x05fa0000

08006a18 <__NVIC_GetPriorityGrouping>:
{
 8006a18:	b480      	push	{r7}
 8006a1a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006a1c:	4b04      	ldr	r3, [pc, #16]	@ (8006a30 <__NVIC_GetPriorityGrouping+0x18>)
 8006a1e:	68db      	ldr	r3, [r3, #12]
 8006a20:	0a1b      	lsrs	r3, r3, #8
 8006a22:	f003 0307 	and.w	r3, r3, #7
}
 8006a26:	4618      	mov	r0, r3
 8006a28:	46bd      	mov	sp, r7
 8006a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a2e:	4770      	bx	lr
 8006a30:	e000ed00 	.word	0xe000ed00

08006a34 <__NVIC_EnableIRQ>:
{
 8006a34:	b480      	push	{r7}
 8006a36:	b083      	sub	sp, #12
 8006a38:	af00      	add	r7, sp, #0
 8006a3a:	4603      	mov	r3, r0
 8006a3c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006a3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	db0b      	blt.n	8006a5e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006a46:	79fb      	ldrb	r3, [r7, #7]
 8006a48:	f003 021f 	and.w	r2, r3, #31
 8006a4c:	4907      	ldr	r1, [pc, #28]	@ (8006a6c <__NVIC_EnableIRQ+0x38>)
 8006a4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006a52:	095b      	lsrs	r3, r3, #5
 8006a54:	2001      	movs	r0, #1
 8006a56:	fa00 f202 	lsl.w	r2, r0, r2
 8006a5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8006a5e:	bf00      	nop
 8006a60:	370c      	adds	r7, #12
 8006a62:	46bd      	mov	sp, r7
 8006a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a68:	4770      	bx	lr
 8006a6a:	bf00      	nop
 8006a6c:	e000e100 	.word	0xe000e100

08006a70 <__NVIC_SetPriority>:
{
 8006a70:	b480      	push	{r7}
 8006a72:	b083      	sub	sp, #12
 8006a74:	af00      	add	r7, sp, #0
 8006a76:	4603      	mov	r3, r0
 8006a78:	6039      	str	r1, [r7, #0]
 8006a7a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006a7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	db0a      	blt.n	8006a9a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006a84:	683b      	ldr	r3, [r7, #0]
 8006a86:	b2da      	uxtb	r2, r3
 8006a88:	490c      	ldr	r1, [pc, #48]	@ (8006abc <__NVIC_SetPriority+0x4c>)
 8006a8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006a8e:	0112      	lsls	r2, r2, #4
 8006a90:	b2d2      	uxtb	r2, r2
 8006a92:	440b      	add	r3, r1
 8006a94:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8006a98:	e00a      	b.n	8006ab0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006a9a:	683b      	ldr	r3, [r7, #0]
 8006a9c:	b2da      	uxtb	r2, r3
 8006a9e:	4908      	ldr	r1, [pc, #32]	@ (8006ac0 <__NVIC_SetPriority+0x50>)
 8006aa0:	79fb      	ldrb	r3, [r7, #7]
 8006aa2:	f003 030f 	and.w	r3, r3, #15
 8006aa6:	3b04      	subs	r3, #4
 8006aa8:	0112      	lsls	r2, r2, #4
 8006aaa:	b2d2      	uxtb	r2, r2
 8006aac:	440b      	add	r3, r1
 8006aae:	761a      	strb	r2, [r3, #24]
}
 8006ab0:	bf00      	nop
 8006ab2:	370c      	adds	r7, #12
 8006ab4:	46bd      	mov	sp, r7
 8006ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aba:	4770      	bx	lr
 8006abc:	e000e100 	.word	0xe000e100
 8006ac0:	e000ed00 	.word	0xe000ed00

08006ac4 <NVIC_EncodePriority>:
{
 8006ac4:	b480      	push	{r7}
 8006ac6:	b089      	sub	sp, #36	@ 0x24
 8006ac8:	af00      	add	r7, sp, #0
 8006aca:	60f8      	str	r0, [r7, #12]
 8006acc:	60b9      	str	r1, [r7, #8]
 8006ace:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	f003 0307 	and.w	r3, r3, #7
 8006ad6:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006ad8:	69fb      	ldr	r3, [r7, #28]
 8006ada:	f1c3 0307 	rsb	r3, r3, #7
 8006ade:	2b04      	cmp	r3, #4
 8006ae0:	bf28      	it	cs
 8006ae2:	2304      	movcs	r3, #4
 8006ae4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006ae6:	69fb      	ldr	r3, [r7, #28]
 8006ae8:	3304      	adds	r3, #4
 8006aea:	2b06      	cmp	r3, #6
 8006aec:	d902      	bls.n	8006af4 <NVIC_EncodePriority+0x30>
 8006aee:	69fb      	ldr	r3, [r7, #28]
 8006af0:	3b03      	subs	r3, #3
 8006af2:	e000      	b.n	8006af6 <NVIC_EncodePriority+0x32>
 8006af4:	2300      	movs	r3, #0
 8006af6:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006af8:	f04f 32ff 	mov.w	r2, #4294967295
 8006afc:	69bb      	ldr	r3, [r7, #24]
 8006afe:	fa02 f303 	lsl.w	r3, r2, r3
 8006b02:	43da      	mvns	r2, r3
 8006b04:	68bb      	ldr	r3, [r7, #8]
 8006b06:	401a      	ands	r2, r3
 8006b08:	697b      	ldr	r3, [r7, #20]
 8006b0a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006b0c:	f04f 31ff 	mov.w	r1, #4294967295
 8006b10:	697b      	ldr	r3, [r7, #20]
 8006b12:	fa01 f303 	lsl.w	r3, r1, r3
 8006b16:	43d9      	mvns	r1, r3
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006b1c:	4313      	orrs	r3, r2
}
 8006b1e:	4618      	mov	r0, r3
 8006b20:	3724      	adds	r7, #36	@ 0x24
 8006b22:	46bd      	mov	sp, r7
 8006b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b28:	4770      	bx	lr

08006b2a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006b2a:	b580      	push	{r7, lr}
 8006b2c:	b082      	sub	sp, #8
 8006b2e:	af00      	add	r7, sp, #0
 8006b30:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006b32:	6878      	ldr	r0, [r7, #4]
 8006b34:	f7ff ff4c 	bl	80069d0 <__NVIC_SetPriorityGrouping>
}
 8006b38:	bf00      	nop
 8006b3a:	3708      	adds	r7, #8
 8006b3c:	46bd      	mov	sp, r7
 8006b3e:	bd80      	pop	{r7, pc}

08006b40 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006b40:	b580      	push	{r7, lr}
 8006b42:	b086      	sub	sp, #24
 8006b44:	af00      	add	r7, sp, #0
 8006b46:	4603      	mov	r3, r0
 8006b48:	60b9      	str	r1, [r7, #8]
 8006b4a:	607a      	str	r2, [r7, #4]
 8006b4c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8006b4e:	2300      	movs	r3, #0
 8006b50:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006b52:	f7ff ff61 	bl	8006a18 <__NVIC_GetPriorityGrouping>
 8006b56:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006b58:	687a      	ldr	r2, [r7, #4]
 8006b5a:	68b9      	ldr	r1, [r7, #8]
 8006b5c:	6978      	ldr	r0, [r7, #20]
 8006b5e:	f7ff ffb1 	bl	8006ac4 <NVIC_EncodePriority>
 8006b62:	4602      	mov	r2, r0
 8006b64:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006b68:	4611      	mov	r1, r2
 8006b6a:	4618      	mov	r0, r3
 8006b6c:	f7ff ff80 	bl	8006a70 <__NVIC_SetPriority>
}
 8006b70:	bf00      	nop
 8006b72:	3718      	adds	r7, #24
 8006b74:	46bd      	mov	sp, r7
 8006b76:	bd80      	pop	{r7, pc}

08006b78 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006b78:	b580      	push	{r7, lr}
 8006b7a:	b082      	sub	sp, #8
 8006b7c:	af00      	add	r7, sp, #0
 8006b7e:	4603      	mov	r3, r0
 8006b80:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006b82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006b86:	4618      	mov	r0, r3
 8006b88:	f7ff ff54 	bl	8006a34 <__NVIC_EnableIRQ>
}
 8006b8c:	bf00      	nop
 8006b8e:	3708      	adds	r7, #8
 8006b90:	46bd      	mov	sp, r7
 8006b92:	bd80      	pop	{r7, pc}

08006b94 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8006b94:	b580      	push	{r7, lr}
 8006b96:	b082      	sub	sp, #8
 8006b98:	af00      	add	r7, sp, #0
 8006b9a:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d101      	bne.n	8006ba6 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8006ba2:	2301      	movs	r3, #1
 8006ba4:	e054      	b.n	8006c50 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	7f5b      	ldrb	r3, [r3, #29]
 8006baa:	b2db      	uxtb	r3, r3
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d105      	bne.n	8006bbc <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	2200      	movs	r2, #0
 8006bb4:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8006bb6:	6878      	ldr	r0, [r7, #4]
 8006bb8:	f7fd fb50 	bl	800425c <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	2202      	movs	r2, #2
 8006bc0:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	791b      	ldrb	r3, [r3, #4]
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d10c      	bne.n	8006be4 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	4a22      	ldr	r2, [pc, #136]	@ (8006c58 <HAL_CRC_Init+0xc4>)
 8006bd0:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	689a      	ldr	r2, [r3, #8]
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	f022 0218 	bic.w	r2, r2, #24
 8006be0:	609a      	str	r2, [r3, #8]
 8006be2:	e00c      	b.n	8006bfe <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	6899      	ldr	r1, [r3, #8]
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	68db      	ldr	r3, [r3, #12]
 8006bec:	461a      	mov	r2, r3
 8006bee:	6878      	ldr	r0, [r7, #4]
 8006bf0:	f000 f834 	bl	8006c5c <HAL_CRCEx_Polynomial_Set>
 8006bf4:	4603      	mov	r3, r0
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d001      	beq.n	8006bfe <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 8006bfa:	2301      	movs	r3, #1
 8006bfc:	e028      	b.n	8006c50 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	795b      	ldrb	r3, [r3, #5]
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d105      	bne.n	8006c12 <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	f04f 32ff 	mov.w	r2, #4294967295
 8006c0e:	611a      	str	r2, [r3, #16]
 8006c10:	e004      	b.n	8006c1c <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	687a      	ldr	r2, [r7, #4]
 8006c18:	6912      	ldr	r2, [r2, #16]
 8006c1a:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	689b      	ldr	r3, [r3, #8]
 8006c22:	f023 0160 	bic.w	r1, r3, #96	@ 0x60
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	695a      	ldr	r2, [r3, #20]
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	430a      	orrs	r2, r1
 8006c30:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	689b      	ldr	r3, [r3, #8]
 8006c38:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	699a      	ldr	r2, [r3, #24]
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	430a      	orrs	r2, r1
 8006c46:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	2201      	movs	r2, #1
 8006c4c:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8006c4e:	2300      	movs	r3, #0
}
 8006c50:	4618      	mov	r0, r3
 8006c52:	3708      	adds	r7, #8
 8006c54:	46bd      	mov	sp, r7
 8006c56:	bd80      	pop	{r7, pc}
 8006c58:	04c11db7 	.word	0x04c11db7

08006c5c <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8006c5c:	b480      	push	{r7}
 8006c5e:	b087      	sub	sp, #28
 8006c60:	af00      	add	r7, sp, #0
 8006c62:	60f8      	str	r0, [r7, #12]
 8006c64:	60b9      	str	r1, [r7, #8]
 8006c66:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006c68:	2300      	movs	r3, #0
 8006c6a:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8006c6c:	231f      	movs	r3, #31
 8006c6e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 8006c70:	68bb      	ldr	r3, [r7, #8]
 8006c72:	f003 0301 	and.w	r3, r3, #1
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d102      	bne.n	8006c80 <HAL_CRCEx_Polynomial_Set+0x24>
  {
    status =  HAL_ERROR;
 8006c7a:	2301      	movs	r3, #1
 8006c7c:	75fb      	strb	r3, [r7, #23]
 8006c7e:	e063      	b.n	8006d48 <HAL_CRCEx_Polynomial_Set+0xec>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8006c80:	bf00      	nop
 8006c82:	693b      	ldr	r3, [r7, #16]
 8006c84:	1e5a      	subs	r2, r3, #1
 8006c86:	613a      	str	r2, [r7, #16]
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d009      	beq.n	8006ca0 <HAL_CRCEx_Polynomial_Set+0x44>
 8006c8c:	693b      	ldr	r3, [r7, #16]
 8006c8e:	f003 031f 	and.w	r3, r3, #31
 8006c92:	68ba      	ldr	r2, [r7, #8]
 8006c94:	fa22 f303 	lsr.w	r3, r2, r3
 8006c98:	f003 0301 	and.w	r3, r3, #1
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	d0f0      	beq.n	8006c82 <HAL_CRCEx_Polynomial_Set+0x26>
    {
    }

    switch (PolyLength)
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	2b18      	cmp	r3, #24
 8006ca4:	d846      	bhi.n	8006d34 <HAL_CRCEx_Polynomial_Set+0xd8>
 8006ca6:	a201      	add	r2, pc, #4	@ (adr r2, 8006cac <HAL_CRCEx_Polynomial_Set+0x50>)
 8006ca8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cac:	08006d3b 	.word	0x08006d3b
 8006cb0:	08006d35 	.word	0x08006d35
 8006cb4:	08006d35 	.word	0x08006d35
 8006cb8:	08006d35 	.word	0x08006d35
 8006cbc:	08006d35 	.word	0x08006d35
 8006cc0:	08006d35 	.word	0x08006d35
 8006cc4:	08006d35 	.word	0x08006d35
 8006cc8:	08006d35 	.word	0x08006d35
 8006ccc:	08006d29 	.word	0x08006d29
 8006cd0:	08006d35 	.word	0x08006d35
 8006cd4:	08006d35 	.word	0x08006d35
 8006cd8:	08006d35 	.word	0x08006d35
 8006cdc:	08006d35 	.word	0x08006d35
 8006ce0:	08006d35 	.word	0x08006d35
 8006ce4:	08006d35 	.word	0x08006d35
 8006ce8:	08006d35 	.word	0x08006d35
 8006cec:	08006d1d 	.word	0x08006d1d
 8006cf0:	08006d35 	.word	0x08006d35
 8006cf4:	08006d35 	.word	0x08006d35
 8006cf8:	08006d35 	.word	0x08006d35
 8006cfc:	08006d35 	.word	0x08006d35
 8006d00:	08006d35 	.word	0x08006d35
 8006d04:	08006d35 	.word	0x08006d35
 8006d08:	08006d35 	.word	0x08006d35
 8006d0c:	08006d11 	.word	0x08006d11
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 8006d10:	693b      	ldr	r3, [r7, #16]
 8006d12:	2b06      	cmp	r3, #6
 8006d14:	d913      	bls.n	8006d3e <HAL_CRCEx_Polynomial_Set+0xe2>
        {
          status =   HAL_ERROR;
 8006d16:	2301      	movs	r3, #1
 8006d18:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8006d1a:	e010      	b.n	8006d3e <HAL_CRCEx_Polynomial_Set+0xe2>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 8006d1c:	693b      	ldr	r3, [r7, #16]
 8006d1e:	2b07      	cmp	r3, #7
 8006d20:	d90f      	bls.n	8006d42 <HAL_CRCEx_Polynomial_Set+0xe6>
        {
          status =   HAL_ERROR;
 8006d22:	2301      	movs	r3, #1
 8006d24:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8006d26:	e00c      	b.n	8006d42 <HAL_CRCEx_Polynomial_Set+0xe6>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 8006d28:	693b      	ldr	r3, [r7, #16]
 8006d2a:	2b0f      	cmp	r3, #15
 8006d2c:	d90b      	bls.n	8006d46 <HAL_CRCEx_Polynomial_Set+0xea>
        {
          status =   HAL_ERROR;
 8006d2e:	2301      	movs	r3, #1
 8006d30:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8006d32:	e008      	b.n	8006d46 <HAL_CRCEx_Polynomial_Set+0xea>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 8006d34:	2301      	movs	r3, #1
 8006d36:	75fb      	strb	r3, [r7, #23]
        break;
 8006d38:	e006      	b.n	8006d48 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8006d3a:	bf00      	nop
 8006d3c:	e004      	b.n	8006d48 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8006d3e:	bf00      	nop
 8006d40:	e002      	b.n	8006d48 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8006d42:	bf00      	nop
 8006d44:	e000      	b.n	8006d48 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8006d46:	bf00      	nop
    }
  }
  if (status == HAL_OK)
 8006d48:	7dfb      	ldrb	r3, [r7, #23]
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d10d      	bne.n	8006d6a <HAL_CRCEx_Polynomial_Set+0x10e>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	68ba      	ldr	r2, [r7, #8]
 8006d54:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	689b      	ldr	r3, [r3, #8]
 8006d5c:	f023 0118 	bic.w	r1, r3, #24
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	687a      	ldr	r2, [r7, #4]
 8006d66:	430a      	orrs	r2, r1
 8006d68:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 8006d6a:	7dfb      	ldrb	r3, [r7, #23]
}
 8006d6c:	4618      	mov	r0, r3
 8006d6e:	371c      	adds	r7, #28
 8006d70:	46bd      	mov	sp, r7
 8006d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d76:	4770      	bx	lr

08006d78 <HAL_DCMI_Init>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Init(DCMI_HandleTypeDef *hdcmi)
{
 8006d78:	b580      	push	{r7, lr}
 8006d7a:	b082      	sub	sp, #8
 8006d7c:	af00      	add	r7, sp, #0
 8006d7e:	6078      	str	r0, [r7, #4]
  /* Check the DCMI peripheral state */
  if (hdcmi == NULL)
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d101      	bne.n	8006d8a <HAL_DCMI_Init+0x12>
  {
    return HAL_ERROR;
 8006d86:	2301      	movs	r3, #1
 8006d88:	e069      	b.n	8006e5e <HAL_DCMI_Init+0xe6>
  assert_param(IS_DCMI_BYTE_SELECT_START(hdcmi->Init.ByteSelectStart));
  assert_param(IS_DCMI_LINE_SELECT_MODE(hdcmi->Init.LineSelectMode));
  assert_param(IS_DCMI_LINE_SELECT_START(hdcmi->Init.LineSelectStart));
#endif

  if (hdcmi->State == HAL_DCMI_STATE_RESET)
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006d90:	b2db      	uxtb	r3, r3
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d102      	bne.n	8006d9c <HAL_DCMI_Init+0x24>
    }
    /* Initialize the low level hardware (MSP) */
    hdcmi->MspInitCallback(hdcmi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_DCMI_MspInit(hdcmi);
 8006d96:	6878      	ldr	r0, [r7, #4]
 8006d98:	f7fd fa80 	bl	800429c <HAL_DCMI_MspInit>
#endif /* (USE_HAL_DCMI_REGISTER_CALLBACKS) */
  }

  /* Change the DCMI state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	2202      	movs	r2, #2
 8006da0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

#ifdef DCMI_CR_BSM
  if (hdcmi->Init.ExtendedDataMode != DCMI_EXTEND_DATA_8B)
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	699b      	ldr	r3, [r3, #24]
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d002      	beq.n	8006db2 <HAL_DCMI_Init+0x3a>
  {
    /* Byte select mode must be programmed to the reset value if the extended mode
    is not set to 8-bit data capture on every pixel clock */
    hdcmi->Init.ByteSelectMode = DCMI_BSM_ALL;
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	2200      	movs	r2, #0
 8006db0:	625a      	str	r2, [r3, #36]	@ 0x24
  }
#endif
  /* Configures the HS, VS, DE and PC polarity */
#ifdef DCMI_CR_BSM
  hdcmi->Instance->CR &= ~(DCMI_CR_PCKPOL | DCMI_CR_HSPOL  | DCMI_CR_VSPOL  | DCMI_CR_EDM_0 | \
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	6819      	ldr	r1, [r3, #0]
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	681a      	ldr	r2, [r3, #0]
 8006dbc:	4b2a      	ldr	r3, [pc, #168]	@ (8006e68 <HAL_DCMI_Init+0xf0>)
 8006dbe:	400b      	ands	r3, r1
 8006dc0:	6013      	str	r3, [r2, #0]
                           DCMI_CR_EDM_1  | DCMI_CR_FCRC_0 | DCMI_CR_FCRC_1 | DCMI_CR_JPEG  | \
                           DCMI_CR_ESS | DCMI_CR_BSM_0 | DCMI_CR_BSM_1 | DCMI_CR_OEBS | \
                           DCMI_CR_LSM | DCMI_CR_OELS);

  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	6819      	ldr	r1, [r3, #0]
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	685a      	ldr	r2, [r3, #4]
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	695b      	ldr	r3, [r3, #20]
 8006dd0:	431a      	orrs	r2, r3
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	68db      	ldr	r3, [r3, #12]
  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 8006dd6:	431a      	orrs	r2, r3
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	691b      	ldr	r3, [r3, #16]
 8006ddc:	431a      	orrs	r2, r3
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	689b      	ldr	r3, [r3, #8]
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 8006de2:	431a      	orrs	r2, r3
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	699b      	ldr	r3, [r3, #24]
 8006de8:	431a      	orrs	r2, r3
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	6a1b      	ldr	r3, [r3, #32]
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 8006dee:	431a      	orrs	r2, r3
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006df4:	431a      	orrs	r2, r3
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 8006dfa:	431a      	orrs	r2, r3
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e00:	431a      	orrs	r2, r3
                                    hdcmi->Init.LineSelectStart);
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 8006e06:	431a      	orrs	r2, r3
  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	430a      	orrs	r2, r1
 8006e0e:	601a      	str	r2, [r3, #0]
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
                                    hdcmi->Init.JPEGMode);
#endif

  if (hdcmi->Init.SynchroMode == DCMI_SYNCHRO_EMBEDDED)
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	685b      	ldr	r3, [r3, #4]
 8006e14:	2b10      	cmp	r3, #16
 8006e16:	d112      	bne.n	8006e3e <HAL_DCMI_Init+0xc6>
  {
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	7f1b      	ldrb	r3, [r3, #28]
 8006e1c:	461a      	mov	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_ESCR_LSC_Pos) | \
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	7f5b      	ldrb	r3, [r3, #29]
 8006e22:	021b      	lsls	r3, r3, #8
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8006e24:	431a      	orrs	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_ESCR_LEC_Pos) | \
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	7f9b      	ldrb	r3, [r3, #30]
 8006e2a:	041b      	lsls	r3, r3, #16
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_ESCR_LSC_Pos) | \
 8006e2c:	ea42 0103 	orr.w	r1, r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.FrameEndCode << DCMI_ESCR_FEC_Pos));
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	7fdb      	ldrb	r3, [r3, #31]
 8006e34:	061a      	lsls	r2, r3, #24
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_ESCR_LEC_Pos) | \
 8006e3a:	430a      	orrs	r2, r1
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8006e3c:	619a      	str	r2, [r3, #24]

  }

  /* Enable the Line, Vsync, Error and Overrun interrupts */
  __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_LINE | DCMI_IT_VSYNC | DCMI_IT_ERR | DCMI_IT_OVR);
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	68da      	ldr	r2, [r3, #12]
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	f042 021e 	orr.w	r2, r2, #30
 8006e4c:	60da      	str	r2, [r3, #12]

  /* Update error code */
  hdcmi->ErrorCode = HAL_DCMI_ERROR_NONE;
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	2200      	movs	r2, #0
 8006e52:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Initialize the DCMI state*/
  hdcmi->State  = HAL_DCMI_STATE_READY;
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	2201      	movs	r2, #1
 8006e58:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8006e5c:	2300      	movs	r3, #0
}
 8006e5e:	4618      	mov	r0, r3
 8006e60:	3708      	adds	r7, #8
 8006e62:	46bd      	mov	sp, r7
 8006e64:	bd80      	pop	{r7, pc}
 8006e66:	bf00      	nop
 8006e68:	ffe0f007 	.word	0xffe0f007

08006e6c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006e6c:	b580      	push	{r7, lr}
 8006e6e:	b086      	sub	sp, #24
 8006e70:	af00      	add	r7, sp, #0
 8006e72:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8006e74:	2300      	movs	r3, #0
 8006e76:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8006e78:	f7ff fae2 	bl	8006440 <HAL_GetTick>
 8006e7c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d101      	bne.n	8006e88 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8006e84:	2301      	movs	r3, #1
 8006e86:	e099      	b.n	8006fbc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	2202      	movs	r2, #2
 8006e8c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	2200      	movs	r2, #0
 8006e94:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	681a      	ldr	r2, [r3, #0]
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	f022 0201 	bic.w	r2, r2, #1
 8006ea6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006ea8:	e00f      	b.n	8006eca <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006eaa:	f7ff fac9 	bl	8006440 <HAL_GetTick>
 8006eae:	4602      	mov	r2, r0
 8006eb0:	693b      	ldr	r3, [r7, #16]
 8006eb2:	1ad3      	subs	r3, r2, r3
 8006eb4:	2b05      	cmp	r3, #5
 8006eb6:	d908      	bls.n	8006eca <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	2220      	movs	r2, #32
 8006ebc:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	2203      	movs	r2, #3
 8006ec2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8006ec6:	2303      	movs	r3, #3
 8006ec8:	e078      	b.n	8006fbc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	f003 0301 	and.w	r3, r3, #1
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d1e8      	bne.n	8006eaa <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8006ee0:	697a      	ldr	r2, [r7, #20]
 8006ee2:	4b38      	ldr	r3, [pc, #224]	@ (8006fc4 <HAL_DMA_Init+0x158>)
 8006ee4:	4013      	ands	r3, r2
 8006ee6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	685a      	ldr	r2, [r3, #4]
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	689b      	ldr	r3, [r3, #8]
 8006ef0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006ef6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	691b      	ldr	r3, [r3, #16]
 8006efc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006f02:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	699b      	ldr	r3, [r3, #24]
 8006f08:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006f0e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	6a1b      	ldr	r3, [r3, #32]
 8006f14:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006f16:	697a      	ldr	r2, [r7, #20]
 8006f18:	4313      	orrs	r3, r2
 8006f1a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f20:	2b04      	cmp	r3, #4
 8006f22:	d107      	bne.n	8006f34 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f2c:	4313      	orrs	r3, r2
 8006f2e:	697a      	ldr	r2, [r7, #20]
 8006f30:	4313      	orrs	r3, r2
 8006f32:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	697a      	ldr	r2, [r7, #20]
 8006f3a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	695b      	ldr	r3, [r3, #20]
 8006f42:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8006f44:	697b      	ldr	r3, [r7, #20]
 8006f46:	f023 0307 	bic.w	r3, r3, #7
 8006f4a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f50:	697a      	ldr	r2, [r7, #20]
 8006f52:	4313      	orrs	r3, r2
 8006f54:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f5a:	2b04      	cmp	r3, #4
 8006f5c:	d117      	bne.n	8006f8e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f62:	697a      	ldr	r2, [r7, #20]
 8006f64:	4313      	orrs	r3, r2
 8006f66:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d00e      	beq.n	8006f8e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8006f70:	6878      	ldr	r0, [r7, #4]
 8006f72:	f000 fb73 	bl	800765c <DMA_CheckFifoParam>
 8006f76:	4603      	mov	r3, r0
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	d008      	beq.n	8006f8e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	2240      	movs	r2, #64	@ 0x40
 8006f80:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_RESET;
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	2200      	movs	r2, #0
 8006f86:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8006f8a:	2301      	movs	r3, #1
 8006f8c:	e016      	b.n	8006fbc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	697a      	ldr	r2, [r7, #20]
 8006f94:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8006f96:	6878      	ldr	r0, [r7, #4]
 8006f98:	f000 fb2a 	bl	80075f0 <DMA_CalcBaseAndBitshift>
 8006f9c:	4603      	mov	r3, r0
 8006f9e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006fa4:	223f      	movs	r2, #63	@ 0x3f
 8006fa6:	409a      	lsls	r2, r3
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	2200      	movs	r2, #0
 8006fb0:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	2201      	movs	r2, #1
 8006fb6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8006fba:	2300      	movs	r3, #0
}
 8006fbc:	4618      	mov	r0, r3
 8006fbe:	3718      	adds	r7, #24
 8006fc0:	46bd      	mov	sp, r7
 8006fc2:	bd80      	pop	{r7, pc}
 8006fc4:	f010803f 	.word	0xf010803f

08006fc8 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8006fc8:	b580      	push	{r7, lr}
 8006fca:	b084      	sub	sp, #16
 8006fcc:	af00      	add	r7, sp, #0
 8006fce:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d101      	bne.n	8006fda <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8006fd6:	2301      	movs	r3, #1
 8006fd8:	e050      	b.n	800707c <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006fe0:	b2db      	uxtb	r3, r3
 8006fe2:	2b02      	cmp	r3, #2
 8006fe4:	d101      	bne.n	8006fea <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8006fe6:	2302      	movs	r3, #2
 8006fe8:	e048      	b.n	800707c <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	681a      	ldr	r2, [r3, #0]
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	f022 0201 	bic.w	r2, r2, #1
 8006ff8:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	2200      	movs	r2, #0
 8007000:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	2200      	movs	r2, #0
 8007008:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	2200      	movs	r2, #0
 8007010:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	2200      	movs	r2, #0
 8007018:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	2200      	movs	r2, #0
 8007020:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = (uint32_t)0x00000021U;
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	2221      	movs	r2, #33	@ 0x21
 8007028:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800702a:	6878      	ldr	r0, [r7, #4]
 800702c:	f000 fae0 	bl	80075f0 <DMA_CalcBaseAndBitshift>
 8007030:	4603      	mov	r3, r0
 8007032:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007038:	223f      	movs	r2, #63	@ 0x3f
 800703a:	409a      	lsls	r2, r3
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	609a      	str	r2, [r3, #8]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	2200      	movs	r2, #0
 8007044:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	2200      	movs	r2, #0
 800704a:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->XferM1CpltCallback = NULL;
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	2200      	movs	r2, #0
 8007050:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	2200      	movs	r2, #0
 8007056:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->XferErrorCallback = NULL;
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	2200      	movs	r2, #0
 800705c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->XferAbortCallback = NULL;  
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	2200      	movs	r2, #0
 8007062:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	2200      	movs	r2, #0
 8007068:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	2200      	movs	r2, #0
 800706e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	2200      	movs	r2, #0
 8007076:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800707a:	2300      	movs	r3, #0
}
 800707c:	4618      	mov	r0, r3
 800707e:	3710      	adds	r7, #16
 8007080:	46bd      	mov	sp, r7
 8007082:	bd80      	pop	{r7, pc}

08007084 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007084:	b580      	push	{r7, lr}
 8007086:	b086      	sub	sp, #24
 8007088:	af00      	add	r7, sp, #0
 800708a:	60f8      	str	r0, [r7, #12]
 800708c:	60b9      	str	r1, [r7, #8]
 800708e:	607a      	str	r2, [r7, #4]
 8007090:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007092:	2300      	movs	r3, #0
 8007094:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800709a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80070a2:	2b01      	cmp	r3, #1
 80070a4:	d101      	bne.n	80070aa <HAL_DMA_Start_IT+0x26>
 80070a6:	2302      	movs	r3, #2
 80070a8:	e048      	b.n	800713c <HAL_DMA_Start_IT+0xb8>
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	2201      	movs	r2, #1
 80070ae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80070b8:	b2db      	uxtb	r3, r3
 80070ba:	2b01      	cmp	r3, #1
 80070bc:	d137      	bne.n	800712e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	2202      	movs	r2, #2
 80070c2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	2200      	movs	r2, #0
 80070ca:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80070cc:	683b      	ldr	r3, [r7, #0]
 80070ce:	687a      	ldr	r2, [r7, #4]
 80070d0:	68b9      	ldr	r1, [r7, #8]
 80070d2:	68f8      	ldr	r0, [r7, #12]
 80070d4:	f000 fa5e 	bl	8007594 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80070dc:	223f      	movs	r2, #63	@ 0x3f
 80070de:	409a      	lsls	r2, r3
 80070e0:	693b      	ldr	r3, [r7, #16]
 80070e2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	681a      	ldr	r2, [r3, #0]
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	f042 0216 	orr.w	r2, r2, #22
 80070f2:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	695a      	ldr	r2, [r3, #20]
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8007102:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007108:	2b00      	cmp	r3, #0
 800710a:	d007      	beq.n	800711c <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	681a      	ldr	r2, [r3, #0]
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	f042 0208 	orr.w	r2, r2, #8
 800711a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	681a      	ldr	r2, [r3, #0]
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	f042 0201 	orr.w	r2, r2, #1
 800712a:	601a      	str	r2, [r3, #0]
 800712c:	e005      	b.n	800713a <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	2200      	movs	r2, #0
 8007132:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8007136:	2302      	movs	r3, #2
 8007138:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800713a:	7dfb      	ldrb	r3, [r7, #23]
}
 800713c:	4618      	mov	r0, r3
 800713e:	3718      	adds	r7, #24
 8007140:	46bd      	mov	sp, r7
 8007142:	bd80      	pop	{r7, pc}

08007144 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8007144:	b580      	push	{r7, lr}
 8007146:	b084      	sub	sp, #16
 8007148:	af00      	add	r7, sp, #0
 800714a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007150:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8007152:	f7ff f975 	bl	8006440 <HAL_GetTick>
 8007156:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800715e:	b2db      	uxtb	r3, r3
 8007160:	2b02      	cmp	r3, #2
 8007162:	d008      	beq.n	8007176 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	2280      	movs	r2, #128	@ 0x80
 8007168:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	2200      	movs	r2, #0
 800716e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8007172:	2301      	movs	r3, #1
 8007174:	e052      	b.n	800721c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	681a      	ldr	r2, [r3, #0]
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	f022 0216 	bic.w	r2, r2, #22
 8007184:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	695a      	ldr	r2, [r3, #20]
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007194:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800719a:	2b00      	cmp	r3, #0
 800719c:	d103      	bne.n	80071a6 <HAL_DMA_Abort+0x62>
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d007      	beq.n	80071b6 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	681a      	ldr	r2, [r3, #0]
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	f022 0208 	bic.w	r2, r2, #8
 80071b4:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	681a      	ldr	r2, [r3, #0]
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	f022 0201 	bic.w	r2, r2, #1
 80071c4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80071c6:	e013      	b.n	80071f0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80071c8:	f7ff f93a 	bl	8006440 <HAL_GetTick>
 80071cc:	4602      	mov	r2, r0
 80071ce:	68bb      	ldr	r3, [r7, #8]
 80071d0:	1ad3      	subs	r3, r2, r3
 80071d2:	2b05      	cmp	r3, #5
 80071d4:	d90c      	bls.n	80071f0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	2220      	movs	r2, #32
 80071da:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	2203      	movs	r2, #3
 80071e0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	2200      	movs	r2, #0
 80071e8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_TIMEOUT;
 80071ec:	2303      	movs	r3, #3
 80071ee:	e015      	b.n	800721c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	f003 0301 	and.w	r3, r3, #1
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d1e4      	bne.n	80071c8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007202:	223f      	movs	r2, #63	@ 0x3f
 8007204:	409a      	lsls	r2, r3
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	2201      	movs	r2, #1
 800720e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	2200      	movs	r2, #0
 8007216:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
  }
  return HAL_OK;
 800721a:	2300      	movs	r3, #0
}
 800721c:	4618      	mov	r0, r3
 800721e:	3710      	adds	r7, #16
 8007220:	46bd      	mov	sp, r7
 8007222:	bd80      	pop	{r7, pc}

08007224 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8007224:	b480      	push	{r7}
 8007226:	b083      	sub	sp, #12
 8007228:	af00      	add	r7, sp, #0
 800722a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8007232:	b2db      	uxtb	r3, r3
 8007234:	2b02      	cmp	r3, #2
 8007236:	d004      	beq.n	8007242 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	2280      	movs	r2, #128	@ 0x80
 800723c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800723e:	2301      	movs	r3, #1
 8007240:	e00c      	b.n	800725c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	2205      	movs	r2, #5
 8007246:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	681a      	ldr	r2, [r3, #0]
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	f022 0201 	bic.w	r2, r2, #1
 8007258:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800725a:	2300      	movs	r3, #0
}
 800725c:	4618      	mov	r0, r3
 800725e:	370c      	adds	r7, #12
 8007260:	46bd      	mov	sp, r7
 8007262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007266:	4770      	bx	lr

08007268 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8007268:	b580      	push	{r7, lr}
 800726a:	b086      	sub	sp, #24
 800726c:	af00      	add	r7, sp, #0
 800726e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8007270:	2300      	movs	r3, #0
 8007272:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8007274:	4b8e      	ldr	r3, [pc, #568]	@ (80074b0 <HAL_DMA_IRQHandler+0x248>)
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	4a8e      	ldr	r2, [pc, #568]	@ (80074b4 <HAL_DMA_IRQHandler+0x24c>)
 800727a:	fba2 2303 	umull	r2, r3, r2, r3
 800727e:	0a9b      	lsrs	r3, r3, #10
 8007280:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007286:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8007288:	693b      	ldr	r3, [r7, #16]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007292:	2208      	movs	r2, #8
 8007294:	409a      	lsls	r2, r3
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	4013      	ands	r3, r2
 800729a:	2b00      	cmp	r3, #0
 800729c:	d01a      	beq.n	80072d4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	f003 0304 	and.w	r3, r3, #4
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d013      	beq.n	80072d4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	681a      	ldr	r2, [r3, #0]
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	f022 0204 	bic.w	r2, r2, #4
 80072ba:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80072c0:	2208      	movs	r2, #8
 80072c2:	409a      	lsls	r2, r3
 80072c4:	693b      	ldr	r3, [r7, #16]
 80072c6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80072cc:	f043 0201 	orr.w	r2, r3, #1
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80072d8:	2201      	movs	r2, #1
 80072da:	409a      	lsls	r2, r3
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	4013      	ands	r3, r2
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d012      	beq.n	800730a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	695b      	ldr	r3, [r3, #20]
 80072ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d00b      	beq.n	800730a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80072f6:	2201      	movs	r2, #1
 80072f8:	409a      	lsls	r2, r3
 80072fa:	693b      	ldr	r3, [r7, #16]
 80072fc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007302:	f043 0202 	orr.w	r2, r3, #2
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800730e:	2204      	movs	r2, #4
 8007310:	409a      	lsls	r2, r3
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	4013      	ands	r3, r2
 8007316:	2b00      	cmp	r3, #0
 8007318:	d012      	beq.n	8007340 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	f003 0302 	and.w	r3, r3, #2
 8007324:	2b00      	cmp	r3, #0
 8007326:	d00b      	beq.n	8007340 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800732c:	2204      	movs	r2, #4
 800732e:	409a      	lsls	r2, r3
 8007330:	693b      	ldr	r3, [r7, #16]
 8007332:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007338:	f043 0204 	orr.w	r2, r3, #4
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007344:	2210      	movs	r2, #16
 8007346:	409a      	lsls	r2, r3
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	4013      	ands	r3, r2
 800734c:	2b00      	cmp	r3, #0
 800734e:	d043      	beq.n	80073d8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	f003 0308 	and.w	r3, r3, #8
 800735a:	2b00      	cmp	r3, #0
 800735c:	d03c      	beq.n	80073d8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007362:	2210      	movs	r2, #16
 8007364:	409a      	lsls	r2, r3
 8007366:	693b      	ldr	r3, [r7, #16]
 8007368:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007374:	2b00      	cmp	r3, #0
 8007376:	d018      	beq.n	80073aa <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007382:	2b00      	cmp	r3, #0
 8007384:	d108      	bne.n	8007398 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800738a:	2b00      	cmp	r3, #0
 800738c:	d024      	beq.n	80073d8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007392:	6878      	ldr	r0, [r7, #4]
 8007394:	4798      	blx	r3
 8007396:	e01f      	b.n	80073d8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800739c:	2b00      	cmp	r3, #0
 800739e:	d01b      	beq.n	80073d8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80073a4:	6878      	ldr	r0, [r7, #4]
 80073a6:	4798      	blx	r3
 80073a8:	e016      	b.n	80073d8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	d107      	bne.n	80073c8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	681a      	ldr	r2, [r3, #0]
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	f022 0208 	bic.w	r2, r2, #8
 80073c6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d003      	beq.n	80073d8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073d4:	6878      	ldr	r0, [r7, #4]
 80073d6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80073dc:	2220      	movs	r2, #32
 80073de:	409a      	lsls	r2, r3
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	4013      	ands	r3, r2
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	f000 808f 	beq.w	8007508 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	f003 0310 	and.w	r3, r3, #16
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	f000 8087 	beq.w	8007508 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80073fe:	2220      	movs	r2, #32
 8007400:	409a      	lsls	r2, r3
 8007402:	693b      	ldr	r3, [r7, #16]
 8007404:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800740c:	b2db      	uxtb	r3, r3
 800740e:	2b05      	cmp	r3, #5
 8007410:	d136      	bne.n	8007480 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	681a      	ldr	r2, [r3, #0]
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	f022 0216 	bic.w	r2, r2, #22
 8007420:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	695a      	ldr	r2, [r3, #20]
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007430:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007436:	2b00      	cmp	r3, #0
 8007438:	d103      	bne.n	8007442 <HAL_DMA_IRQHandler+0x1da>
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800743e:	2b00      	cmp	r3, #0
 8007440:	d007      	beq.n	8007452 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	681a      	ldr	r2, [r3, #0]
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	f022 0208 	bic.w	r2, r2, #8
 8007450:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007456:	223f      	movs	r2, #63	@ 0x3f
 8007458:	409a      	lsls	r2, r3
 800745a:	693b      	ldr	r3, [r7, #16]
 800745c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	2201      	movs	r2, #1
 8007462:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	2200      	movs	r2, #0
 800746a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007472:	2b00      	cmp	r3, #0
 8007474:	d07e      	beq.n	8007574 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800747a:	6878      	ldr	r0, [r7, #4]
 800747c:	4798      	blx	r3
        }
        return;
 800747e:	e079      	b.n	8007574 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800748a:	2b00      	cmp	r3, #0
 800748c:	d01d      	beq.n	80074ca <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007498:	2b00      	cmp	r3, #0
 800749a:	d10d      	bne.n	80074b8 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	d031      	beq.n	8007508 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80074a8:	6878      	ldr	r0, [r7, #4]
 80074aa:	4798      	blx	r3
 80074ac:	e02c      	b.n	8007508 <HAL_DMA_IRQHandler+0x2a0>
 80074ae:	bf00      	nop
 80074b0:	2000001c 	.word	0x2000001c
 80074b4:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d023      	beq.n	8007508 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80074c4:	6878      	ldr	r0, [r7, #4]
 80074c6:	4798      	blx	r3
 80074c8:	e01e      	b.n	8007508 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d10f      	bne.n	80074f8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	681a      	ldr	r2, [r3, #0]
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	f022 0210 	bic.w	r2, r2, #16
 80074e6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	2201      	movs	r2, #1
 80074ec:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	2200      	movs	r2, #0
 80074f4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d003      	beq.n	8007508 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007504:	6878      	ldr	r0, [r7, #4]
 8007506:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800750c:	2b00      	cmp	r3, #0
 800750e:	d032      	beq.n	8007576 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007514:	f003 0301 	and.w	r3, r3, #1
 8007518:	2b00      	cmp	r3, #0
 800751a:	d022      	beq.n	8007562 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	2205      	movs	r2, #5
 8007520:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	681a      	ldr	r2, [r3, #0]
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	f022 0201 	bic.w	r2, r2, #1
 8007532:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8007534:	68bb      	ldr	r3, [r7, #8]
 8007536:	3301      	adds	r3, #1
 8007538:	60bb      	str	r3, [r7, #8]
 800753a:	697a      	ldr	r2, [r7, #20]
 800753c:	429a      	cmp	r2, r3
 800753e:	d307      	bcc.n	8007550 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	f003 0301 	and.w	r3, r3, #1
 800754a:	2b00      	cmp	r3, #0
 800754c:	d1f2      	bne.n	8007534 <HAL_DMA_IRQHandler+0x2cc>
 800754e:	e000      	b.n	8007552 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8007550:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	2201      	movs	r2, #1
 8007556:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	2200      	movs	r2, #0
 800755e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007566:	2b00      	cmp	r3, #0
 8007568:	d005      	beq.n	8007576 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800756e:	6878      	ldr	r0, [r7, #4]
 8007570:	4798      	blx	r3
 8007572:	e000      	b.n	8007576 <HAL_DMA_IRQHandler+0x30e>
        return;
 8007574:	bf00      	nop
    }
  }
}
 8007576:	3718      	adds	r7, #24
 8007578:	46bd      	mov	sp, r7
 800757a:	bd80      	pop	{r7, pc}

0800757c <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 800757c:	b480      	push	{r7}
 800757e:	b083      	sub	sp, #12
 8007580:	af00      	add	r7, sp, #0
 8007582:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8007588:	4618      	mov	r0, r3
 800758a:	370c      	adds	r7, #12
 800758c:	46bd      	mov	sp, r7
 800758e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007592:	4770      	bx	lr

08007594 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007594:	b480      	push	{r7}
 8007596:	b085      	sub	sp, #20
 8007598:	af00      	add	r7, sp, #0
 800759a:	60f8      	str	r0, [r7, #12]
 800759c:	60b9      	str	r1, [r7, #8]
 800759e:	607a      	str	r2, [r7, #4]
 80075a0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	681a      	ldr	r2, [r3, #0]
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80075b0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	683a      	ldr	r2, [r7, #0]
 80075b8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	689b      	ldr	r3, [r3, #8]
 80075be:	2b40      	cmp	r3, #64	@ 0x40
 80075c0:	d108      	bne.n	80075d4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	687a      	ldr	r2, [r7, #4]
 80075c8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	68ba      	ldr	r2, [r7, #8]
 80075d0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80075d2:	e007      	b.n	80075e4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	68ba      	ldr	r2, [r7, #8]
 80075da:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	687a      	ldr	r2, [r7, #4]
 80075e2:	60da      	str	r2, [r3, #12]
}
 80075e4:	bf00      	nop
 80075e6:	3714      	adds	r7, #20
 80075e8:	46bd      	mov	sp, r7
 80075ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ee:	4770      	bx	lr

080075f0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80075f0:	b480      	push	{r7}
 80075f2:	b085      	sub	sp, #20
 80075f4:	af00      	add	r7, sp, #0
 80075f6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	b2db      	uxtb	r3, r3
 80075fe:	3b10      	subs	r3, #16
 8007600:	4a13      	ldr	r2, [pc, #76]	@ (8007650 <DMA_CalcBaseAndBitshift+0x60>)
 8007602:	fba2 2303 	umull	r2, r3, r2, r3
 8007606:	091b      	lsrs	r3, r3, #4
 8007608:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800760a:	4a12      	ldr	r2, [pc, #72]	@ (8007654 <DMA_CalcBaseAndBitshift+0x64>)
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	4413      	add	r3, r2
 8007610:	781b      	ldrb	r3, [r3, #0]
 8007612:	461a      	mov	r2, r3
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	2b03      	cmp	r3, #3
 800761c:	d908      	bls.n	8007630 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	461a      	mov	r2, r3
 8007624:	4b0c      	ldr	r3, [pc, #48]	@ (8007658 <DMA_CalcBaseAndBitshift+0x68>)
 8007626:	4013      	ands	r3, r2
 8007628:	1d1a      	adds	r2, r3, #4
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	659a      	str	r2, [r3, #88]	@ 0x58
 800762e:	e006      	b.n	800763e <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	461a      	mov	r2, r3
 8007636:	4b08      	ldr	r3, [pc, #32]	@ (8007658 <DMA_CalcBaseAndBitshift+0x68>)
 8007638:	4013      	ands	r3, r2
 800763a:	687a      	ldr	r2, [r7, #4]
 800763c:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8007642:	4618      	mov	r0, r3
 8007644:	3714      	adds	r7, #20
 8007646:	46bd      	mov	sp, r7
 8007648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800764c:	4770      	bx	lr
 800764e:	bf00      	nop
 8007650:	aaaaaaab 	.word	0xaaaaaaab
 8007654:	0801cd20 	.word	0x0801cd20
 8007658:	fffffc00 	.word	0xfffffc00

0800765c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800765c:	b480      	push	{r7}
 800765e:	b085      	sub	sp, #20
 8007660:	af00      	add	r7, sp, #0
 8007662:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007664:	2300      	movs	r3, #0
 8007666:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800766c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	699b      	ldr	r3, [r3, #24]
 8007672:	2b00      	cmp	r3, #0
 8007674:	d11f      	bne.n	80076b6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8007676:	68bb      	ldr	r3, [r7, #8]
 8007678:	2b03      	cmp	r3, #3
 800767a:	d856      	bhi.n	800772a <DMA_CheckFifoParam+0xce>
 800767c:	a201      	add	r2, pc, #4	@ (adr r2, 8007684 <DMA_CheckFifoParam+0x28>)
 800767e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007682:	bf00      	nop
 8007684:	08007695 	.word	0x08007695
 8007688:	080076a7 	.word	0x080076a7
 800768c:	08007695 	.word	0x08007695
 8007690:	0800772b 	.word	0x0800772b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007698:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800769c:	2b00      	cmp	r3, #0
 800769e:	d046      	beq.n	800772e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80076a0:	2301      	movs	r3, #1
 80076a2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80076a4:	e043      	b.n	800772e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076aa:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80076ae:	d140      	bne.n	8007732 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80076b0:	2301      	movs	r3, #1
 80076b2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80076b4:	e03d      	b.n	8007732 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	699b      	ldr	r3, [r3, #24]
 80076ba:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80076be:	d121      	bne.n	8007704 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80076c0:	68bb      	ldr	r3, [r7, #8]
 80076c2:	2b03      	cmp	r3, #3
 80076c4:	d837      	bhi.n	8007736 <DMA_CheckFifoParam+0xda>
 80076c6:	a201      	add	r2, pc, #4	@ (adr r2, 80076cc <DMA_CheckFifoParam+0x70>)
 80076c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076cc:	080076dd 	.word	0x080076dd
 80076d0:	080076e3 	.word	0x080076e3
 80076d4:	080076dd 	.word	0x080076dd
 80076d8:	080076f5 	.word	0x080076f5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80076dc:	2301      	movs	r3, #1
 80076de:	73fb      	strb	r3, [r7, #15]
      break;
 80076e0:	e030      	b.n	8007744 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076e6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d025      	beq.n	800773a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80076ee:	2301      	movs	r3, #1
 80076f0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80076f2:	e022      	b.n	800773a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076f8:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80076fc:	d11f      	bne.n	800773e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80076fe:	2301      	movs	r3, #1
 8007700:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8007702:	e01c      	b.n	800773e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8007704:	68bb      	ldr	r3, [r7, #8]
 8007706:	2b02      	cmp	r3, #2
 8007708:	d903      	bls.n	8007712 <DMA_CheckFifoParam+0xb6>
 800770a:	68bb      	ldr	r3, [r7, #8]
 800770c:	2b03      	cmp	r3, #3
 800770e:	d003      	beq.n	8007718 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8007710:	e018      	b.n	8007744 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8007712:	2301      	movs	r3, #1
 8007714:	73fb      	strb	r3, [r7, #15]
      break;
 8007716:	e015      	b.n	8007744 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800771c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007720:	2b00      	cmp	r3, #0
 8007722:	d00e      	beq.n	8007742 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8007724:	2301      	movs	r3, #1
 8007726:	73fb      	strb	r3, [r7, #15]
      break;
 8007728:	e00b      	b.n	8007742 <DMA_CheckFifoParam+0xe6>
      break;
 800772a:	bf00      	nop
 800772c:	e00a      	b.n	8007744 <DMA_CheckFifoParam+0xe8>
      break;
 800772e:	bf00      	nop
 8007730:	e008      	b.n	8007744 <DMA_CheckFifoParam+0xe8>
      break;
 8007732:	bf00      	nop
 8007734:	e006      	b.n	8007744 <DMA_CheckFifoParam+0xe8>
      break;
 8007736:	bf00      	nop
 8007738:	e004      	b.n	8007744 <DMA_CheckFifoParam+0xe8>
      break;
 800773a:	bf00      	nop
 800773c:	e002      	b.n	8007744 <DMA_CheckFifoParam+0xe8>
      break;   
 800773e:	bf00      	nop
 8007740:	e000      	b.n	8007744 <DMA_CheckFifoParam+0xe8>
      break;
 8007742:	bf00      	nop
    }
  } 
  
  return status; 
 8007744:	7bfb      	ldrb	r3, [r7, #15]
}
 8007746:	4618      	mov	r0, r3
 8007748:	3714      	adds	r7, #20
 800774a:	46bd      	mov	sp, r7
 800774c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007750:	4770      	bx	lr
 8007752:	bf00      	nop

08007754 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8007754:	b580      	push	{r7, lr}
 8007756:	b082      	sub	sp, #8
 8007758:	af00      	add	r7, sp, #0
 800775a:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	2b00      	cmp	r3, #0
 8007760:	d101      	bne.n	8007766 <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 8007762:	2301      	movs	r3, #1
 8007764:	e039      	b.n	80077da <HAL_DMA2D_Init+0x86>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800776c:	b2db      	uxtb	r3, r3
 800776e:	2b00      	cmp	r3, #0
 8007770:	d106      	bne.n	8007780 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	2200      	movs	r2, #0
 8007776:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 800777a:	6878      	ldr	r0, [r7, #4]
 800777c:	f7fc fe4c 	bl	8004418 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	2202      	movs	r2, #2
 8007784:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	685a      	ldr	r2, [r3, #4]
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	430a      	orrs	r2, r1
 800779c:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80077a4:	f023 0107 	bic.w	r1, r3, #7
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	689a      	ldr	r2, [r3, #8]
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	430a      	orrs	r2, r1
 80077b2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80077ba:	4b0a      	ldr	r3, [pc, #40]	@ (80077e4 <HAL_DMA2D_Init+0x90>)
 80077bc:	4013      	ands	r3, r2
 80077be:	687a      	ldr	r2, [r7, #4]
 80077c0:	68d1      	ldr	r1, [r2, #12]
 80077c2:	687a      	ldr	r2, [r7, #4]
 80077c4:	6812      	ldr	r2, [r2, #0]
 80077c6:	430b      	orrs	r3, r1
 80077c8:	6413      	str	r3, [r2, #64]	@ 0x40
              (hdma2d->Init.RedBlueSwap << DMA2D_OPFCCR_RBS_Pos)));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	2200      	movs	r2, #0
 80077ce:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	2201      	movs	r2, #1
 80077d4:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  return HAL_OK;
 80077d8:	2300      	movs	r3, #0
}
 80077da:	4618      	mov	r0, r3
 80077dc:	3708      	adds	r7, #8
 80077de:	46bd      	mov	sp, r7
 80077e0:	bd80      	pop	{r7, pc}
 80077e2:	bf00      	nop
 80077e4:	ffffc000 	.word	0xffffc000

080077e8 <HAL_DMA2D_IRQHandler>:
  * @param  hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
void HAL_DMA2D_IRQHandler(DMA2D_HandleTypeDef *hdma2d)
{
 80077e8:	b580      	push	{r7, lr}
 80077ea:	b084      	sub	sp, #16
 80077ec:	af00      	add	r7, sp, #0
 80077ee:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(hdma2d->Instance->ISR);
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	685b      	ldr	r3, [r3, #4]
 80077f6:	60fb      	str	r3, [r7, #12]
  uint32_t crflags = READ_REG(hdma2d->Instance->CR);
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	f003 0301 	and.w	r3, r3, #1
 8007806:	2b00      	cmp	r3, #0
 8007808:	d026      	beq.n	8007858 <HAL_DMA2D_IRQHandler+0x70>
  {
    if ((crflags & DMA2D_IT_TE) != 0U)
 800780a:	68bb      	ldr	r3, [r7, #8]
 800780c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007810:	2b00      	cmp	r3, #0
 8007812:	d021      	beq.n	8007858 <HAL_DMA2D_IRQHandler+0x70>
    {
      /* Disable the transfer Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TE);
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	681a      	ldr	r2, [r3, #0]
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007822:	601a      	str	r2, [r3, #0]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007828:	f043 0201 	orr.w	r2, r3, #1
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Clear the transfer error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TE);
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	2201      	movs	r2, #1
 8007836:	609a      	str	r2, [r3, #8]

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	2204      	movs	r2, #4
 800783c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	2200      	movs	r2, #0
 8007844:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	695b      	ldr	r3, [r3, #20]
 800784c:	2b00      	cmp	r3, #0
 800784e:	d003      	beq.n	8007858 <HAL_DMA2D_IRQHandler+0x70>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	695b      	ldr	r3, [r3, #20]
 8007854:	6878      	ldr	r0, [r7, #4]
 8007856:	4798      	blx	r3
      }
    }
  }
  /* Configuration Error Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	f003 0320 	and.w	r3, r3, #32
 800785e:	2b00      	cmp	r3, #0
 8007860:	d026      	beq.n	80078b0 <HAL_DMA2D_IRQHandler+0xc8>
  {
    if ((crflags & DMA2D_IT_CE) != 0U)
 8007862:	68bb      	ldr	r3, [r7, #8]
 8007864:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007868:	2b00      	cmp	r3, #0
 800786a:	d021      	beq.n	80078b0 <HAL_DMA2D_IRQHandler+0xc8>
    {
      /* Disable the Configuration Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CE);
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	681a      	ldr	r2, [r3, #0]
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800787a:	601a      	str	r2, [r3, #0]

      /* Clear the Configuration error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE);
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	2220      	movs	r2, #32
 8007882:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007888:	f043 0202 	orr.w	r2, r3, #2
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	2204      	movs	r2, #4
 8007894:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	2200      	movs	r2, #0
 800789c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	695b      	ldr	r3, [r3, #20]
 80078a4:	2b00      	cmp	r3, #0
 80078a6:	d003      	beq.n	80078b0 <HAL_DMA2D_IRQHandler+0xc8>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	695b      	ldr	r3, [r3, #20]
 80078ac:	6878      	ldr	r0, [r7, #4]
 80078ae:	4798      	blx	r3
      }
    }
  }
  /* CLUT access Error Interrupt management ***********************************/
  if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	f003 0308 	and.w	r3, r3, #8
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d026      	beq.n	8007908 <HAL_DMA2D_IRQHandler+0x120>
  {
    if ((crflags & DMA2D_IT_CAE) != 0U)
 80078ba:	68bb      	ldr	r3, [r7, #8]
 80078bc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	d021      	beq.n	8007908 <HAL_DMA2D_IRQHandler+0x120>
    {
      /* Disable the CLUT access error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CAE);
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	681a      	ldr	r2, [r3, #0]
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80078d2:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT access error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE);
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	2208      	movs	r2, #8
 80078da:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80078e0:	f043 0204 	orr.w	r2, r3, #4
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	2204      	movs	r2, #4
 80078ec:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	2200      	movs	r2, #0
 80078f4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	695b      	ldr	r3, [r3, #20]
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	d003      	beq.n	8007908 <HAL_DMA2D_IRQHandler+0x120>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	695b      	ldr	r3, [r3, #20]
 8007904:	6878      	ldr	r0, [r7, #4]
 8007906:	4798      	blx	r3
      }
    }
  }
  /* Transfer watermark Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_TW) != 0U)
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	f003 0304 	and.w	r3, r3, #4
 800790e:	2b00      	cmp	r3, #0
 8007910:	d013      	beq.n	800793a <HAL_DMA2D_IRQHandler+0x152>
  {
    if ((crflags & DMA2D_IT_TW) != 0U)
 8007912:	68bb      	ldr	r3, [r7, #8]
 8007914:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007918:	2b00      	cmp	r3, #0
 800791a:	d00e      	beq.n	800793a <HAL_DMA2D_IRQHandler+0x152>
    {
      /* Disable the transfer watermark interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TW);
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	681a      	ldr	r2, [r3, #0]
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800792a:	601a      	str	r2, [r3, #0]

      /* Clear the transfer watermark flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TW);
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	2204      	movs	r2, #4
 8007932:	609a      	str	r2, [r3, #8]

      /* Transfer watermark Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->LineEventCallback(hdma2d);
#else
      HAL_DMA2D_LineEventCallback(hdma2d);
 8007934:	6878      	ldr	r0, [r7, #4]
 8007936:	f000 f853 	bl	80079e0 <HAL_DMA2D_LineEventCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */

    }
  }
  /* Transfer Complete Interrupt management ************************************/
  if ((isrflags & DMA2D_FLAG_TC) != 0U)
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	f003 0302 	and.w	r3, r3, #2
 8007940:	2b00      	cmp	r3, #0
 8007942:	d024      	beq.n	800798e <HAL_DMA2D_IRQHandler+0x1a6>
  {
    if ((crflags & DMA2D_IT_TC) != 0U)
 8007944:	68bb      	ldr	r3, [r7, #8]
 8007946:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800794a:	2b00      	cmp	r3, #0
 800794c:	d01f      	beq.n	800798e <HAL_DMA2D_IRQHandler+0x1a6>
    {
      /* Disable the transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TC);
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	681a      	ldr	r2, [r3, #0]
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800795c:	601a      	str	r2, [r3, #0]

      /* Clear the transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC);
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	2202      	movs	r2, #2
 8007964:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	2201      	movs	r2, #1
 8007972:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	2200      	movs	r2, #0
 800797a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferCpltCallback != NULL)
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	691b      	ldr	r3, [r3, #16]
 8007982:	2b00      	cmp	r3, #0
 8007984:	d003      	beq.n	800798e <HAL_DMA2D_IRQHandler+0x1a6>
      {
        /* Transfer complete Callback */
        hdma2d->XferCpltCallback(hdma2d);
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	691b      	ldr	r3, [r3, #16]
 800798a:	6878      	ldr	r0, [r7, #4]
 800798c:	4798      	blx	r3
      }
    }
  }
  /* CLUT Transfer Complete Interrupt management ******************************/
  if ((isrflags & DMA2D_FLAG_CTC) != 0U)
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	f003 0310 	and.w	r3, r3, #16
 8007994:	2b00      	cmp	r3, #0
 8007996:	d01f      	beq.n	80079d8 <HAL_DMA2D_IRQHandler+0x1f0>
  {
    if ((crflags & DMA2D_IT_CTC) != 0U)
 8007998:	68bb      	ldr	r3, [r7, #8]
 800799a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d01a      	beq.n	80079d8 <HAL_DMA2D_IRQHandler+0x1f0>
    {
      /* Disable the CLUT transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CTC);
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	681a      	ldr	r2, [r3, #0]
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80079b0:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CTC);
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	2210      	movs	r2, #16
 80079b8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	2201      	movs	r2, #1
 80079c6:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	2200      	movs	r2, #0
 80079ce:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      /* CLUT Transfer complete Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->CLUTLoadingCpltCallback(hdma2d);
#else
      HAL_DMA2D_CLUTLoadingCpltCallback(hdma2d);
 80079d2:	6878      	ldr	r0, [r7, #4]
 80079d4:	f000 f80e 	bl	80079f4 <HAL_DMA2D_CLUTLoadingCpltCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */
    }
  }

}
 80079d8:	bf00      	nop
 80079da:	3710      	adds	r7, #16
 80079dc:	46bd      	mov	sp, r7
 80079de:	bd80      	pop	{r7, pc}

080079e0 <HAL_DMA2D_LineEventCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_LineEventCallback(DMA2D_HandleTypeDef *hdma2d)
{
 80079e0:	b480      	push	{r7}
 80079e2:	b083      	sub	sp, #12
 80079e4:	af00      	add	r7, sp, #0
 80079e6:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_LineEventCallback can be implemented in the user file.
   */
}
 80079e8:	bf00      	nop
 80079ea:	370c      	adds	r7, #12
 80079ec:	46bd      	mov	sp, r7
 80079ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079f2:	4770      	bx	lr

080079f4 <HAL_DMA2D_CLUTLoadingCpltCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_CLUTLoadingCpltCallback(DMA2D_HandleTypeDef *hdma2d)
{
 80079f4:	b480      	push	{r7}
 80079f6:	b083      	sub	sp, #12
 80079f8:	af00      	add	r7, sp, #0
 80079fa:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_CLUTLoadingCpltCallback can be implemented in the user file.
   */
}
 80079fc:	bf00      	nop
 80079fe:	370c      	adds	r7, #12
 8007a00:	46bd      	mov	sp, r7
 8007a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a06:	4770      	bx	lr

08007a08 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 8007a08:	b480      	push	{r7}
 8007a0a:	b087      	sub	sp, #28
 8007a0c:	af00      	add	r7, sp, #0
 8007a0e:	6078      	str	r0, [r7, #4]
 8007a10:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	685b      	ldr	r3, [r3, #4]
 8007a16:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
  assert_param(IS_DMA2D_ALPHA_INVERTED(hdma2d->LayerCfg[LayerIdx].AlphaInverted));
  assert_param(IS_DMA2D_RB_SWAP(hdma2d->LayerCfg[LayerIdx].RedBlueSwap));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8007a20:	2b01      	cmp	r3, #1
 8007a22:	d101      	bne.n	8007a28 <HAL_DMA2D_ConfigLayer+0x20>
 8007a24:	2302      	movs	r3, #2
 8007a26:	e079      	b.n	8007b1c <HAL_DMA2D_ConfigLayer+0x114>
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	2201      	movs	r2, #1
 8007a2c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	2202      	movs	r2, #2
 8007a34:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 8007a38:	683b      	ldr	r3, [r7, #0]
 8007a3a:	011b      	lsls	r3, r3, #4
 8007a3c:	3318      	adds	r3, #24
 8007a3e:	687a      	ldr	r2, [r7, #4]
 8007a40:	4413      	add	r3, r2
 8007a42:	613b      	str	r3, [r7, #16]
#if defined (DMA2D_ALPHA_INV_RB_SWAP_SUPPORT)
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
  regMask  = (DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA | DMA2D_BGPFCCR_AI | DMA2D_BGPFCCR_RBS);
#else
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 8007a44:	693b      	ldr	r3, [r7, #16]
 8007a46:	685a      	ldr	r2, [r3, #4]
 8007a48:	693b      	ldr	r3, [r7, #16]
 8007a4a:	689b      	ldr	r3, [r3, #8]
 8007a4c:	041b      	lsls	r3, r3, #16
 8007a4e:	4313      	orrs	r3, r2
 8007a50:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 8007a52:	4b35      	ldr	r3, [pc, #212]	@ (8007b28 <HAL_DMA2D_ConfigLayer+0x120>)
 8007a54:	60fb      	str	r3, [r7, #12]
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8007a56:	693b      	ldr	r3, [r7, #16]
 8007a58:	685b      	ldr	r3, [r3, #4]
 8007a5a:	2b0a      	cmp	r3, #10
 8007a5c:	d003      	beq.n	8007a66 <HAL_DMA2D_ConfigLayer+0x5e>
 8007a5e:	693b      	ldr	r3, [r7, #16]
 8007a60:	685b      	ldr	r3, [r3, #4]
 8007a62:	2b09      	cmp	r3, #9
 8007a64:	d107      	bne.n	8007a76 <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 8007a66:	693b      	ldr	r3, [r7, #16]
 8007a68:	68db      	ldr	r3, [r3, #12]
 8007a6a:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8007a6e:	697a      	ldr	r2, [r7, #20]
 8007a70:	4313      	orrs	r3, r2
 8007a72:	617b      	str	r3, [r7, #20]
 8007a74:	e005      	b.n	8007a82 <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 8007a76:	693b      	ldr	r3, [r7, #16]
 8007a78:	68db      	ldr	r3, [r3, #12]
 8007a7a:	061b      	lsls	r3, r3, #24
 8007a7c:	697a      	ldr	r2, [r7, #20]
 8007a7e:	4313      	orrs	r3, r2
 8007a80:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 8007a82:	683b      	ldr	r3, [r7, #0]
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	d120      	bne.n	8007aca <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	43db      	mvns	r3, r3
 8007a92:	ea02 0103 	and.w	r1, r2, r3
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	697a      	ldr	r2, [r7, #20]
 8007a9c:	430a      	orrs	r2, r1
 8007a9e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	693a      	ldr	r2, [r7, #16]
 8007aa6:	6812      	ldr	r2, [r2, #0]
 8007aa8:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8007aaa:	693b      	ldr	r3, [r7, #16]
 8007aac:	685b      	ldr	r3, [r3, #4]
 8007aae:	2b0a      	cmp	r3, #10
 8007ab0:	d003      	beq.n	8007aba <HAL_DMA2D_ConfigLayer+0xb2>
 8007ab2:	693b      	ldr	r3, [r7, #16]
 8007ab4:	685b      	ldr	r3, [r3, #4]
 8007ab6:	2b09      	cmp	r3, #9
 8007ab8:	d127      	bne.n	8007b0a <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 8007aba:	693b      	ldr	r3, [r7, #16]
 8007abc:	68da      	ldr	r2, [r3, #12]
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 8007ac6:	629a      	str	r2, [r3, #40]	@ 0x28
 8007ac8:	e01f      	b.n	8007b0a <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	69da      	ldr	r2, [r3, #28]
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	43db      	mvns	r3, r3
 8007ad4:	ea02 0103 	and.w	r1, r2, r3
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	697a      	ldr	r2, [r7, #20]
 8007ade:	430a      	orrs	r2, r1
 8007ae0:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	693a      	ldr	r2, [r7, #16]
 8007ae8:	6812      	ldr	r2, [r2, #0]
 8007aea:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8007aec:	693b      	ldr	r3, [r7, #16]
 8007aee:	685b      	ldr	r3, [r3, #4]
 8007af0:	2b0a      	cmp	r3, #10
 8007af2:	d003      	beq.n	8007afc <HAL_DMA2D_ConfigLayer+0xf4>
 8007af4:	693b      	ldr	r3, [r7, #16]
 8007af6:	685b      	ldr	r3, [r3, #4]
 8007af8:	2b09      	cmp	r3, #9
 8007afa:	d106      	bne.n	8007b0a <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 8007afc:	693b      	ldr	r3, [r7, #16]
 8007afe:	68da      	ldr	r2, [r3, #12]
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 8007b08:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	2201      	movs	r2, #1
 8007b0e:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	2200      	movs	r2, #0
 8007b16:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return HAL_OK;
 8007b1a:	2300      	movs	r3, #0
}
 8007b1c:	4618      	mov	r0, r3
 8007b1e:	371c      	adds	r7, #28
 8007b20:	46bd      	mov	sp, r7
 8007b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b26:	4770      	bx	lr
 8007b28:	ff03000f 	.word	0xff03000f

08007b2c <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8007b2c:	b580      	push	{r7, lr}
 8007b2e:	b084      	sub	sp, #16
 8007b30:	af00      	add	r7, sp, #0
 8007b32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d101      	bne.n	8007b3e <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8007b3a:	2301      	movs	r3, #1
 8007b3c:	e086      	b.n	8007c4c <HAL_ETH_Init+0x120>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d106      	bne.n	8007b56 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	2220      	movs	r2, #32
 8007b4c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8007b50:	6878      	ldr	r0, [r7, #4]
 8007b52:	f7fc fc87 	bl	8004464 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007b56:	4b3f      	ldr	r3, [pc, #252]	@ (8007c54 <HAL_ETH_Init+0x128>)
 8007b58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007b5a:	4a3e      	ldr	r2, [pc, #248]	@ (8007c54 <HAL_ETH_Init+0x128>)
 8007b5c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007b60:	6453      	str	r3, [r2, #68]	@ 0x44
 8007b62:	4b3c      	ldr	r3, [pc, #240]	@ (8007c54 <HAL_ETH_Init+0x128>)
 8007b64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007b66:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007b6a:	60bb      	str	r3, [r7, #8]
 8007b6c:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8007b6e:	4b3a      	ldr	r3, [pc, #232]	@ (8007c58 <HAL_ETH_Init+0x12c>)
 8007b70:	685b      	ldr	r3, [r3, #4]
 8007b72:	4a39      	ldr	r2, [pc, #228]	@ (8007c58 <HAL_ETH_Init+0x12c>)
 8007b74:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8007b78:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8007b7a:	4b37      	ldr	r3, [pc, #220]	@ (8007c58 <HAL_ETH_Init+0x12c>)
 8007b7c:	685a      	ldr	r2, [r3, #4]
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	689b      	ldr	r3, [r3, #8]
 8007b82:	4935      	ldr	r1, [pc, #212]	@ (8007c58 <HAL_ETH_Init+0x12c>)
 8007b84:	4313      	orrs	r3, r2
 8007b86:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8007b88:	4b33      	ldr	r3, [pc, #204]	@ (8007c58 <HAL_ETH_Init+0x12c>)
 8007b8a:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	687a      	ldr	r2, [r7, #4]
 8007b98:	6812      	ldr	r2, [r2, #0]
 8007b9a:	f043 0301 	orr.w	r3, r3, #1
 8007b9e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8007ba2:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007ba4:	f7fe fc4c 	bl	8006440 <HAL_GetTick>
 8007ba8:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8007baa:	e011      	b.n	8007bd0 <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8007bac:	f7fe fc48 	bl	8006440 <HAL_GetTick>
 8007bb0:	4602      	mov	r2, r0
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	1ad3      	subs	r3, r2, r3
 8007bb6:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8007bba:	d909      	bls.n	8007bd0 <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	2204      	movs	r2, #4
 8007bc0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	22e0      	movs	r2, #224	@ 0xe0
 8007bc8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 8007bcc:	2301      	movs	r3, #1
 8007bce:	e03d      	b.n	8007c4c <HAL_ETH_Init+0x120>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	f003 0301 	and.w	r3, r3, #1
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d1e4      	bne.n	8007bac <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8007be2:	6878      	ldr	r0, [r7, #4]
 8007be4:	f000 f97a 	bl	8007edc <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8007be8:	6878      	ldr	r0, [r7, #4]
 8007bea:	f000 fa25 	bl	8008038 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8007bee:	6878      	ldr	r0, [r7, #4]
 8007bf0:	f000 fa7b 	bl	80080ea <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	685b      	ldr	r3, [r3, #4]
 8007bf8:	461a      	mov	r2, r3
 8007bfa:	2100      	movs	r1, #0
 8007bfc:	6878      	ldr	r0, [r7, #4]
 8007bfe:	f000 f9e3 	bl	8007fc8 <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 8007c10:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	f8d3 110c 	ldr.w	r1, [r3, #268]	@ 0x10c
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	681a      	ldr	r2, [r3, #0]
 8007c1e:	4b0f      	ldr	r3, [pc, #60]	@ (8007c5c <HAL_ETH_Init+0x130>)
 8007c20:	430b      	orrs	r3, r1
 8007c22:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 8007c36:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	2200      	movs	r2, #0
 8007c3e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	2210      	movs	r2, #16
 8007c46:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007c4a:	2300      	movs	r3, #0
}
 8007c4c:	4618      	mov	r0, r3
 8007c4e:	3710      	adds	r7, #16
 8007c50:	46bd      	mov	sp, r7
 8007c52:	bd80      	pop	{r7, pc}
 8007c54:	40023800 	.word	0x40023800
 8007c58:	40013800 	.word	0x40013800
 8007c5c:	00020060 	.word	0x00020060

08007c60 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 8007c60:	b580      	push	{r7, lr}
 8007c62:	b084      	sub	sp, #16
 8007c64:	af00      	add	r7, sp, #0
 8007c66:	6078      	str	r0, [r7, #4]
 8007c68:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8007c72:	68fa      	ldr	r2, [r7, #12]
 8007c74:	4b53      	ldr	r3, [pc, #332]	@ (8007dc4 <ETH_SetMACConfig+0x164>)
 8007c76:	4013      	ands	r3, r2
 8007c78:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8007c7a:	683b      	ldr	r3, [r7, #0]
 8007c7c:	7b9b      	ldrb	r3, [r3, #14]
 8007c7e:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8007c80:	683a      	ldr	r2, [r7, #0]
 8007c82:	7c12      	ldrb	r2, [r2, #16]
 8007c84:	2a00      	cmp	r2, #0
 8007c86:	d102      	bne.n	8007c8e <ETH_SetMACConfig+0x2e>
 8007c88:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8007c8c:	e000      	b.n	8007c90 <ETH_SetMACConfig+0x30>
 8007c8e:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8007c90:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8007c92:	683a      	ldr	r2, [r7, #0]
 8007c94:	7c52      	ldrb	r2, [r2, #17]
 8007c96:	2a00      	cmp	r2, #0
 8007c98:	d102      	bne.n	8007ca0 <ETH_SetMACConfig+0x40>
 8007c9a:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8007c9e:	e000      	b.n	8007ca2 <ETH_SetMACConfig+0x42>
 8007ca0:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8007ca2:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8007ca4:	683b      	ldr	r3, [r7, #0]
 8007ca6:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8007ca8:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8007caa:	683b      	ldr	r3, [r7, #0]
 8007cac:	7fdb      	ldrb	r3, [r3, #31]
 8007cae:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8007cb0:	431a      	orrs	r2, r3
                        macconf->Speed |
 8007cb2:	683b      	ldr	r3, [r7, #0]
 8007cb4:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8007cb6:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8007cb8:	683a      	ldr	r2, [r7, #0]
 8007cba:	7f92      	ldrb	r2, [r2, #30]
 8007cbc:	2a00      	cmp	r2, #0
 8007cbe:	d102      	bne.n	8007cc6 <ETH_SetMACConfig+0x66>
 8007cc0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8007cc4:	e000      	b.n	8007cc8 <ETH_SetMACConfig+0x68>
 8007cc6:	2200      	movs	r2, #0
                        macconf->Speed |
 8007cc8:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8007cca:	683b      	ldr	r3, [r7, #0]
 8007ccc:	7f1b      	ldrb	r3, [r3, #28]
 8007cce:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8007cd0:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8007cd2:	683b      	ldr	r3, [r7, #0]
 8007cd4:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8007cd6:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8007cd8:	683b      	ldr	r3, [r7, #0]
 8007cda:	791b      	ldrb	r3, [r3, #4]
 8007cdc:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8007cde:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8007ce0:	683a      	ldr	r2, [r7, #0]
 8007ce2:	f892 2020 	ldrb.w	r2, [r2, #32]
 8007ce6:	2a00      	cmp	r2, #0
 8007ce8:	d102      	bne.n	8007cf0 <ETH_SetMACConfig+0x90>
 8007cea:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007cee:	e000      	b.n	8007cf2 <ETH_SetMACConfig+0x92>
 8007cf0:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8007cf2:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8007cf4:	683b      	ldr	r3, [r7, #0]
 8007cf6:	7bdb      	ldrb	r3, [r3, #15]
 8007cf8:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8007cfa:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8007cfc:	683b      	ldr	r3, [r7, #0]
 8007cfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8007d00:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8007d02:	683b      	ldr	r3, [r7, #0]
 8007d04:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007d08:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8007d0a:	4313      	orrs	r3, r2
 8007d0c:	68fa      	ldr	r2, [r7, #12]
 8007d0e:	4313      	orrs	r3, r2
 8007d10:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	68fa      	ldr	r2, [r7, #12]
 8007d18:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8007d22:	2001      	movs	r0, #1
 8007d24:	f7fe fb98 	bl	8006458 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	68fa      	ldr	r2, [r7, #12]
 8007d2e:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	699b      	ldr	r3, [r3, #24]
 8007d36:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8007d38:	68fa      	ldr	r2, [r7, #12]
 8007d3a:	f64f 7341 	movw	r3, #65345	@ 0xff41
 8007d3e:	4013      	ands	r3, r2
 8007d40:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8007d42:	683b      	ldr	r3, [r7, #0]
 8007d44:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007d46:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8007d48:	683a      	ldr	r2, [r7, #0]
 8007d4a:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 8007d4e:	2a00      	cmp	r2, #0
 8007d50:	d101      	bne.n	8007d56 <ETH_SetMACConfig+0xf6>
 8007d52:	2280      	movs	r2, #128	@ 0x80
 8007d54:	e000      	b.n	8007d58 <ETH_SetMACConfig+0xf8>
 8007d56:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8007d58:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 8007d5a:	683b      	ldr	r3, [r7, #0]
 8007d5c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8007d5e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8007d60:	683a      	ldr	r2, [r7, #0]
 8007d62:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 8007d66:	2a01      	cmp	r2, #1
 8007d68:	d101      	bne.n	8007d6e <ETH_SetMACConfig+0x10e>
 8007d6a:	2208      	movs	r2, #8
 8007d6c:	e000      	b.n	8007d70 <ETH_SetMACConfig+0x110>
 8007d6e:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8007d70:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8007d72:	683a      	ldr	r2, [r7, #0]
 8007d74:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 8007d78:	2a01      	cmp	r2, #1
 8007d7a:	d101      	bne.n	8007d80 <ETH_SetMACConfig+0x120>
 8007d7c:	2204      	movs	r2, #4
 8007d7e:	e000      	b.n	8007d82 <ETH_SetMACConfig+0x122>
 8007d80:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8007d82:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8007d84:	683a      	ldr	r2, [r7, #0]
 8007d86:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 8007d8a:	2a01      	cmp	r2, #1
 8007d8c:	d101      	bne.n	8007d92 <ETH_SetMACConfig+0x132>
 8007d8e:	2202      	movs	r2, #2
 8007d90:	e000      	b.n	8007d94 <ETH_SetMACConfig+0x134>
 8007d92:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8007d94:	4313      	orrs	r3, r2
 8007d96:	68fa      	ldr	r2, [r7, #12]
 8007d98:	4313      	orrs	r3, r2
 8007d9a:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	68fa      	ldr	r2, [r7, #12]
 8007da2:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	699b      	ldr	r3, [r3, #24]
 8007daa:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8007dac:	2001      	movs	r0, #1
 8007dae:	f7fe fb53 	bl	8006458 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	68fa      	ldr	r2, [r7, #12]
 8007db8:	619a      	str	r2, [r3, #24]
}
 8007dba:	bf00      	nop
 8007dbc:	3710      	adds	r7, #16
 8007dbe:	46bd      	mov	sp, r7
 8007dc0:	bd80      	pop	{r7, pc}
 8007dc2:	bf00      	nop
 8007dc4:	fd20810f 	.word	0xfd20810f

08007dc8 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 8007dc8:	b580      	push	{r7, lr}
 8007dca:	b084      	sub	sp, #16
 8007dcc:	af00      	add	r7, sp, #0
 8007dce:	6078      	str	r0, [r7, #4]
 8007dd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007dda:	699b      	ldr	r3, [r3, #24]
 8007ddc:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8007dde:	68fa      	ldr	r2, [r7, #12]
 8007de0:	4b3d      	ldr	r3, [pc, #244]	@ (8007ed8 <ETH_SetDMAConfig+0x110>)
 8007de2:	4013      	ands	r3, r2
 8007de4:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8007de6:	683b      	ldr	r3, [r7, #0]
 8007de8:	7b1b      	ldrb	r3, [r3, #12]
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d102      	bne.n	8007df4 <ETH_SetDMAConfig+0x2c>
 8007dee:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8007df2:	e000      	b.n	8007df6 <ETH_SetDMAConfig+0x2e>
 8007df4:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8007df6:	683b      	ldr	r3, [r7, #0]
 8007df8:	7b5b      	ldrb	r3, [r3, #13]
 8007dfa:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8007dfc:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8007dfe:	683a      	ldr	r2, [r7, #0]
 8007e00:	7f52      	ldrb	r2, [r2, #29]
 8007e02:	2a00      	cmp	r2, #0
 8007e04:	d102      	bne.n	8007e0c <ETH_SetDMAConfig+0x44>
 8007e06:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8007e0a:	e000      	b.n	8007e0e <ETH_SetDMAConfig+0x46>
 8007e0c:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8007e0e:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8007e10:	683b      	ldr	r3, [r7, #0]
 8007e12:	7b9b      	ldrb	r3, [r3, #14]
 8007e14:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8007e16:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8007e18:	683b      	ldr	r3, [r7, #0]
 8007e1a:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8007e1c:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8007e1e:	683b      	ldr	r3, [r7, #0]
 8007e20:	7f1b      	ldrb	r3, [r3, #28]
 8007e22:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8007e24:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8007e26:	683b      	ldr	r3, [r7, #0]
 8007e28:	7f9b      	ldrb	r3, [r3, #30]
 8007e2a:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8007e2c:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 8007e2e:	683b      	ldr	r3, [r7, #0]
 8007e30:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8007e32:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8007e34:	683b      	ldr	r3, [r7, #0]
 8007e36:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8007e3a:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8007e3c:	4313      	orrs	r3, r2
 8007e3e:	68fa      	ldr	r2, [r7, #12]
 8007e40:	4313      	orrs	r3, r2
 8007e42:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007e4c:	461a      	mov	r2, r3
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007e5a:	699b      	ldr	r3, [r3, #24]
 8007e5c:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8007e5e:	2001      	movs	r0, #1
 8007e60:	f7fe fafa 	bl	8006458 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007e6c:	461a      	mov	r2, r3
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8007e72:	683b      	ldr	r3, [r7, #0]
 8007e74:	791b      	ldrb	r3, [r3, #4]
 8007e76:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8007e78:	683b      	ldr	r3, [r7, #0]
 8007e7a:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8007e7c:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8007e7e:	683b      	ldr	r3, [r7, #0]
 8007e80:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8007e82:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8007e84:	683b      	ldr	r3, [r7, #0]
 8007e86:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8007e88:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8007e8a:	683b      	ldr	r3, [r7, #0]
 8007e8c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8007e90:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8007e92:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8007e94:	683b      	ldr	r3, [r7, #0]
 8007e96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e98:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8007e9a:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8007e9c:	683b      	ldr	r3, [r7, #0]
 8007e9e:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8007ea0:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8007ea2:	687a      	ldr	r2, [r7, #4]
 8007ea4:	6812      	ldr	r2, [r2, #0]
 8007ea6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8007eaa:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8007eae:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8007ebc:	2001      	movs	r0, #1
 8007ebe:	f7fe facb 	bl	8006458 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007eca:	461a      	mov	r2, r3
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	6013      	str	r3, [r2, #0]
}
 8007ed0:	bf00      	nop
 8007ed2:	3710      	adds	r7, #16
 8007ed4:	46bd      	mov	sp, r7
 8007ed6:	bd80      	pop	{r7, pc}
 8007ed8:	f8de3f23 	.word	0xf8de3f23

08007edc <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8007edc:	b580      	push	{r7, lr}
 8007ede:	b0a6      	sub	sp, #152	@ 0x98
 8007ee0:	af00      	add	r7, sp, #0
 8007ee2:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8007ee4:	2301      	movs	r3, #1
 8007ee6:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 8007eea:	2301      	movs	r3, #1
 8007eec:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8007ef0:	2300      	movs	r3, #0
 8007ef2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8007ef4:	2300      	movs	r3, #0
 8007ef6:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 8007efa:	2301      	movs	r3, #1
 8007efc:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8007f00:	2300      	movs	r3, #0
 8007f02:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8007f06:	2301      	movs	r3, #1
 8007f08:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 8007f0c:	2301      	movs	r3, #1
 8007f0e:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8007f12:	2300      	movs	r3, #0
 8007f14:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8007f18:	2300      	movs	r3, #0
 8007f1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8007f1e:	2300      	movs	r3, #0
 8007f20:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8007f22:	2300      	movs	r3, #0
 8007f24:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8007f28:	2300      	movs	r3, #0
 8007f2a:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8007f2c:	2300      	movs	r3, #0
 8007f2e:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8007f32:	2300      	movs	r3, #0
 8007f34:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8007f38:	2300      	movs	r3, #0
 8007f3a:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8007f3e:	2300      	movs	r3, #0
 8007f40:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8007f44:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8007f48:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8007f4a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8007f4e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8007f50:	2300      	movs	r3, #0
 8007f52:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8007f56:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8007f5a:	4619      	mov	r1, r3
 8007f5c:	6878      	ldr	r0, [r7, #4]
 8007f5e:	f7ff fe7f 	bl	8007c60 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8007f62:	2301      	movs	r3, #1
 8007f64:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8007f66:	2301      	movs	r3, #1
 8007f68:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8007f6a:	2301      	movs	r3, #1
 8007f6c:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8007f70:	2301      	movs	r3, #1
 8007f72:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8007f74:	2300      	movs	r3, #0
 8007f76:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8007f78:	2300      	movs	r3, #0
 8007f7a:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8007f7e:	2300      	movs	r3, #0
 8007f80:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8007f84:	2300      	movs	r3, #0
 8007f86:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8007f88:	2301      	movs	r3, #1
 8007f8a:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8007f8e:	2301      	movs	r3, #1
 8007f90:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8007f92:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8007f96:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8007f98:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8007f9c:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8007f9e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8007fa2:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8007fa4:	2301      	movs	r3, #1
 8007fa6:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8007faa:	2300      	movs	r3, #0
 8007fac:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8007fae:	2300      	movs	r3, #0
 8007fb0:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8007fb2:	f107 0308 	add.w	r3, r7, #8
 8007fb6:	4619      	mov	r1, r3
 8007fb8:	6878      	ldr	r0, [r7, #4]
 8007fba:	f7ff ff05 	bl	8007dc8 <ETH_SetDMAConfig>
}
 8007fbe:	bf00      	nop
 8007fc0:	3798      	adds	r7, #152	@ 0x98
 8007fc2:	46bd      	mov	sp, r7
 8007fc4:	bd80      	pop	{r7, pc}
	...

08007fc8 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8007fc8:	b480      	push	{r7}
 8007fca:	b087      	sub	sp, #28
 8007fcc:	af00      	add	r7, sp, #0
 8007fce:	60f8      	str	r0, [r7, #12]
 8007fd0:	60b9      	str	r1, [r7, #8]
 8007fd2:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	3305      	adds	r3, #5
 8007fd8:	781b      	ldrb	r3, [r3, #0]
 8007fda:	021b      	lsls	r3, r3, #8
 8007fdc:	687a      	ldr	r2, [r7, #4]
 8007fde:	3204      	adds	r2, #4
 8007fe0:	7812      	ldrb	r2, [r2, #0]
 8007fe2:	4313      	orrs	r3, r2
 8007fe4:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8007fe6:	68ba      	ldr	r2, [r7, #8]
 8007fe8:	4b11      	ldr	r3, [pc, #68]	@ (8008030 <ETH_MACAddressConfig+0x68>)
 8007fea:	4413      	add	r3, r2
 8007fec:	461a      	mov	r2, r3
 8007fee:	697b      	ldr	r3, [r7, #20]
 8007ff0:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	3303      	adds	r3, #3
 8007ff6:	781b      	ldrb	r3, [r3, #0]
 8007ff8:	061a      	lsls	r2, r3, #24
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	3302      	adds	r3, #2
 8007ffe:	781b      	ldrb	r3, [r3, #0]
 8008000:	041b      	lsls	r3, r3, #16
 8008002:	431a      	orrs	r2, r3
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	3301      	adds	r3, #1
 8008008:	781b      	ldrb	r3, [r3, #0]
 800800a:	021b      	lsls	r3, r3, #8
 800800c:	4313      	orrs	r3, r2
 800800e:	687a      	ldr	r2, [r7, #4]
 8008010:	7812      	ldrb	r2, [r2, #0]
 8008012:	4313      	orrs	r3, r2
 8008014:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8008016:	68ba      	ldr	r2, [r7, #8]
 8008018:	4b06      	ldr	r3, [pc, #24]	@ (8008034 <ETH_MACAddressConfig+0x6c>)
 800801a:	4413      	add	r3, r2
 800801c:	461a      	mov	r2, r3
 800801e:	697b      	ldr	r3, [r7, #20]
 8008020:	6013      	str	r3, [r2, #0]
}
 8008022:	bf00      	nop
 8008024:	371c      	adds	r7, #28
 8008026:	46bd      	mov	sp, r7
 8008028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800802c:	4770      	bx	lr
 800802e:	bf00      	nop
 8008030:	40028040 	.word	0x40028040
 8008034:	40028044 	.word	0x40028044

08008038 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8008038:	b480      	push	{r7}
 800803a:	b085      	sub	sp, #20
 800803c:	af00      	add	r7, sp, #0
 800803e:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8008040:	2300      	movs	r3, #0
 8008042:	60fb      	str	r3, [r7, #12]
 8008044:	e03e      	b.n	80080c4 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	68d9      	ldr	r1, [r3, #12]
 800804a:	68fa      	ldr	r2, [r7, #12]
 800804c:	4613      	mov	r3, r2
 800804e:	009b      	lsls	r3, r3, #2
 8008050:	4413      	add	r3, r2
 8008052:	00db      	lsls	r3, r3, #3
 8008054:	440b      	add	r3, r1
 8008056:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 8008058:	68bb      	ldr	r3, [r7, #8]
 800805a:	2200      	movs	r2, #0
 800805c:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 800805e:	68bb      	ldr	r3, [r7, #8]
 8008060:	2200      	movs	r2, #0
 8008062:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 8008064:	68bb      	ldr	r3, [r7, #8]
 8008066:	2200      	movs	r2, #0
 8008068:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 800806a:	68bb      	ldr	r3, [r7, #8]
 800806c:	2200      	movs	r2, #0
 800806e:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8008070:	68b9      	ldr	r1, [r7, #8]
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	68fa      	ldr	r2, [r7, #12]
 8008076:	3206      	adds	r2, #6
 8008078:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 800807c:	68bb      	ldr	r3, [r7, #8]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8008084:	68bb      	ldr	r3, [r7, #8]
 8008086:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	2b02      	cmp	r3, #2
 800808c:	d80c      	bhi.n	80080a8 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	68d9      	ldr	r1, [r3, #12]
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	1c5a      	adds	r2, r3, #1
 8008096:	4613      	mov	r3, r2
 8008098:	009b      	lsls	r3, r3, #2
 800809a:	4413      	add	r3, r2
 800809c:	00db      	lsls	r3, r3, #3
 800809e:	440b      	add	r3, r1
 80080a0:	461a      	mov	r2, r3
 80080a2:	68bb      	ldr	r3, [r7, #8]
 80080a4:	60da      	str	r2, [r3, #12]
 80080a6:	e004      	b.n	80080b2 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	68db      	ldr	r3, [r3, #12]
 80080ac:	461a      	mov	r2, r3
 80080ae:	68bb      	ldr	r3, [r7, #8]
 80080b0:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 80080b2:	68bb      	ldr	r3, [r7, #8]
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 80080ba:	68bb      	ldr	r3, [r7, #8]
 80080bc:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	3301      	adds	r3, #1
 80080c2:	60fb      	str	r3, [r7, #12]
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	2b03      	cmp	r3, #3
 80080c8:	d9bd      	bls.n	8008046 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	2200      	movs	r2, #0
 80080ce:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	68da      	ldr	r2, [r3, #12]
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80080dc:	611a      	str	r2, [r3, #16]
}
 80080de:	bf00      	nop
 80080e0:	3714      	adds	r7, #20
 80080e2:	46bd      	mov	sp, r7
 80080e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080e8:	4770      	bx	lr

080080ea <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 80080ea:	b480      	push	{r7}
 80080ec:	b085      	sub	sp, #20
 80080ee:	af00      	add	r7, sp, #0
 80080f0:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80080f2:	2300      	movs	r3, #0
 80080f4:	60fb      	str	r3, [r7, #12]
 80080f6:	e048      	b.n	800818a <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	6919      	ldr	r1, [r3, #16]
 80080fc:	68fa      	ldr	r2, [r7, #12]
 80080fe:	4613      	mov	r3, r2
 8008100:	009b      	lsls	r3, r3, #2
 8008102:	4413      	add	r3, r2
 8008104:	00db      	lsls	r3, r3, #3
 8008106:	440b      	add	r3, r1
 8008108:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 800810a:	68bb      	ldr	r3, [r7, #8]
 800810c:	2200      	movs	r2, #0
 800810e:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 8008110:	68bb      	ldr	r3, [r7, #8]
 8008112:	2200      	movs	r2, #0
 8008114:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 8008116:	68bb      	ldr	r3, [r7, #8]
 8008118:	2200      	movs	r2, #0
 800811a:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 800811c:	68bb      	ldr	r3, [r7, #8]
 800811e:	2200      	movs	r2, #0
 8008120:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 8008122:	68bb      	ldr	r3, [r7, #8]
 8008124:	2200      	movs	r2, #0
 8008126:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 8008128:	68bb      	ldr	r3, [r7, #8]
 800812a:	2200      	movs	r2, #0
 800812c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 800812e:	68bb      	ldr	r3, [r7, #8]
 8008130:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8008134:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	695b      	ldr	r3, [r3, #20]
 800813a:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 800813e:	68bb      	ldr	r3, [r7, #8]
 8008140:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8008142:	68bb      	ldr	r3, [r7, #8]
 8008144:	685b      	ldr	r3, [r3, #4]
 8008146:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800814a:	68bb      	ldr	r3, [r7, #8]
 800814c:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 800814e:	68b9      	ldr	r1, [r7, #8]
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	68fa      	ldr	r2, [r7, #12]
 8008154:	3212      	adds	r2, #18
 8008156:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	2b02      	cmp	r3, #2
 800815e:	d80c      	bhi.n	800817a <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	6919      	ldr	r1, [r3, #16]
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	1c5a      	adds	r2, r3, #1
 8008168:	4613      	mov	r3, r2
 800816a:	009b      	lsls	r3, r3, #2
 800816c:	4413      	add	r3, r2
 800816e:	00db      	lsls	r3, r3, #3
 8008170:	440b      	add	r3, r1
 8008172:	461a      	mov	r2, r3
 8008174:	68bb      	ldr	r3, [r7, #8]
 8008176:	60da      	str	r2, [r3, #12]
 8008178:	e004      	b.n	8008184 <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	691b      	ldr	r3, [r3, #16]
 800817e:	461a      	mov	r2, r3
 8008180:	68bb      	ldr	r3, [r7, #8]
 8008182:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	3301      	adds	r3, #1
 8008188:	60fb      	str	r3, [r7, #12]
 800818a:	68fb      	ldr	r3, [r7, #12]
 800818c:	2b03      	cmp	r3, #3
 800818e:	d9b3      	bls.n	80080f8 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	2200      	movs	r2, #0
 8008194:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	2200      	movs	r2, #0
 800819a:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	2200      	movs	r2, #0
 80081a0:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	2200      	movs	r2, #0
 80081a6:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	2200      	movs	r2, #0
 80081ac:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	691a      	ldr	r2, [r3, #16]
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80081ba:	60da      	str	r2, [r3, #12]
}
 80081bc:	bf00      	nop
 80081be:	3714      	adds	r7, #20
 80081c0:	46bd      	mov	sp, r7
 80081c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081c6:	4770      	bx	lr

080081c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80081c8:	b480      	push	{r7}
 80081ca:	b089      	sub	sp, #36	@ 0x24
 80081cc:	af00      	add	r7, sp, #0
 80081ce:	6078      	str	r0, [r7, #4]
 80081d0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80081d2:	2300      	movs	r3, #0
 80081d4:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80081d6:	2300      	movs	r3, #0
 80081d8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80081da:	2300      	movs	r3, #0
 80081dc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80081de:	2300      	movs	r3, #0
 80081e0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 80081e2:	2300      	movs	r3, #0
 80081e4:	61fb      	str	r3, [r7, #28]
 80081e6:	e175      	b.n	80084d4 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80081e8:	2201      	movs	r2, #1
 80081ea:	69fb      	ldr	r3, [r7, #28]
 80081ec:	fa02 f303 	lsl.w	r3, r2, r3
 80081f0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80081f2:	683b      	ldr	r3, [r7, #0]
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	697a      	ldr	r2, [r7, #20]
 80081f8:	4013      	ands	r3, r2
 80081fa:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 80081fc:	693a      	ldr	r2, [r7, #16]
 80081fe:	697b      	ldr	r3, [r7, #20]
 8008200:	429a      	cmp	r2, r3
 8008202:	f040 8164 	bne.w	80084ce <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8008206:	683b      	ldr	r3, [r7, #0]
 8008208:	685b      	ldr	r3, [r3, #4]
 800820a:	f003 0303 	and.w	r3, r3, #3
 800820e:	2b01      	cmp	r3, #1
 8008210:	d005      	beq.n	800821e <HAL_GPIO_Init+0x56>
 8008212:	683b      	ldr	r3, [r7, #0]
 8008214:	685b      	ldr	r3, [r3, #4]
 8008216:	f003 0303 	and.w	r3, r3, #3
 800821a:	2b02      	cmp	r3, #2
 800821c:	d130      	bne.n	8008280 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	689b      	ldr	r3, [r3, #8]
 8008222:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8008224:	69fb      	ldr	r3, [r7, #28]
 8008226:	005b      	lsls	r3, r3, #1
 8008228:	2203      	movs	r2, #3
 800822a:	fa02 f303 	lsl.w	r3, r2, r3
 800822e:	43db      	mvns	r3, r3
 8008230:	69ba      	ldr	r2, [r7, #24]
 8008232:	4013      	ands	r3, r2
 8008234:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8008236:	683b      	ldr	r3, [r7, #0]
 8008238:	68da      	ldr	r2, [r3, #12]
 800823a:	69fb      	ldr	r3, [r7, #28]
 800823c:	005b      	lsls	r3, r3, #1
 800823e:	fa02 f303 	lsl.w	r3, r2, r3
 8008242:	69ba      	ldr	r2, [r7, #24]
 8008244:	4313      	orrs	r3, r2
 8008246:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	69ba      	ldr	r2, [r7, #24]
 800824c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	685b      	ldr	r3, [r3, #4]
 8008252:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8008254:	2201      	movs	r2, #1
 8008256:	69fb      	ldr	r3, [r7, #28]
 8008258:	fa02 f303 	lsl.w	r3, r2, r3
 800825c:	43db      	mvns	r3, r3
 800825e:	69ba      	ldr	r2, [r7, #24]
 8008260:	4013      	ands	r3, r2
 8008262:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8008264:	683b      	ldr	r3, [r7, #0]
 8008266:	685b      	ldr	r3, [r3, #4]
 8008268:	091b      	lsrs	r3, r3, #4
 800826a:	f003 0201 	and.w	r2, r3, #1
 800826e:	69fb      	ldr	r3, [r7, #28]
 8008270:	fa02 f303 	lsl.w	r3, r2, r3
 8008274:	69ba      	ldr	r2, [r7, #24]
 8008276:	4313      	orrs	r3, r2
 8008278:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	69ba      	ldr	r2, [r7, #24]
 800827e:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8008280:	683b      	ldr	r3, [r7, #0]
 8008282:	685b      	ldr	r3, [r3, #4]
 8008284:	f003 0303 	and.w	r3, r3, #3
 8008288:	2b03      	cmp	r3, #3
 800828a:	d017      	beq.n	80082bc <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	68db      	ldr	r3, [r3, #12]
 8008290:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8008292:	69fb      	ldr	r3, [r7, #28]
 8008294:	005b      	lsls	r3, r3, #1
 8008296:	2203      	movs	r2, #3
 8008298:	fa02 f303 	lsl.w	r3, r2, r3
 800829c:	43db      	mvns	r3, r3
 800829e:	69ba      	ldr	r2, [r7, #24]
 80082a0:	4013      	ands	r3, r2
 80082a2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80082a4:	683b      	ldr	r3, [r7, #0]
 80082a6:	689a      	ldr	r2, [r3, #8]
 80082a8:	69fb      	ldr	r3, [r7, #28]
 80082aa:	005b      	lsls	r3, r3, #1
 80082ac:	fa02 f303 	lsl.w	r3, r2, r3
 80082b0:	69ba      	ldr	r2, [r7, #24]
 80082b2:	4313      	orrs	r3, r2
 80082b4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	69ba      	ldr	r2, [r7, #24]
 80082ba:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80082bc:	683b      	ldr	r3, [r7, #0]
 80082be:	685b      	ldr	r3, [r3, #4]
 80082c0:	f003 0303 	and.w	r3, r3, #3
 80082c4:	2b02      	cmp	r3, #2
 80082c6:	d123      	bne.n	8008310 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80082c8:	69fb      	ldr	r3, [r7, #28]
 80082ca:	08da      	lsrs	r2, r3, #3
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	3208      	adds	r2, #8
 80082d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80082d4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80082d6:	69fb      	ldr	r3, [r7, #28]
 80082d8:	f003 0307 	and.w	r3, r3, #7
 80082dc:	009b      	lsls	r3, r3, #2
 80082de:	220f      	movs	r2, #15
 80082e0:	fa02 f303 	lsl.w	r3, r2, r3
 80082e4:	43db      	mvns	r3, r3
 80082e6:	69ba      	ldr	r2, [r7, #24]
 80082e8:	4013      	ands	r3, r2
 80082ea:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80082ec:	683b      	ldr	r3, [r7, #0]
 80082ee:	691a      	ldr	r2, [r3, #16]
 80082f0:	69fb      	ldr	r3, [r7, #28]
 80082f2:	f003 0307 	and.w	r3, r3, #7
 80082f6:	009b      	lsls	r3, r3, #2
 80082f8:	fa02 f303 	lsl.w	r3, r2, r3
 80082fc:	69ba      	ldr	r2, [r7, #24]
 80082fe:	4313      	orrs	r3, r2
 8008300:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8008302:	69fb      	ldr	r3, [r7, #28]
 8008304:	08da      	lsrs	r2, r3, #3
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	3208      	adds	r2, #8
 800830a:	69b9      	ldr	r1, [r7, #24]
 800830c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8008316:	69fb      	ldr	r3, [r7, #28]
 8008318:	005b      	lsls	r3, r3, #1
 800831a:	2203      	movs	r2, #3
 800831c:	fa02 f303 	lsl.w	r3, r2, r3
 8008320:	43db      	mvns	r3, r3
 8008322:	69ba      	ldr	r2, [r7, #24]
 8008324:	4013      	ands	r3, r2
 8008326:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8008328:	683b      	ldr	r3, [r7, #0]
 800832a:	685b      	ldr	r3, [r3, #4]
 800832c:	f003 0203 	and.w	r2, r3, #3
 8008330:	69fb      	ldr	r3, [r7, #28]
 8008332:	005b      	lsls	r3, r3, #1
 8008334:	fa02 f303 	lsl.w	r3, r2, r3
 8008338:	69ba      	ldr	r2, [r7, #24]
 800833a:	4313      	orrs	r3, r2
 800833c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	69ba      	ldr	r2, [r7, #24]
 8008342:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8008344:	683b      	ldr	r3, [r7, #0]
 8008346:	685b      	ldr	r3, [r3, #4]
 8008348:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800834c:	2b00      	cmp	r3, #0
 800834e:	f000 80be 	beq.w	80084ce <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008352:	4b66      	ldr	r3, [pc, #408]	@ (80084ec <HAL_GPIO_Init+0x324>)
 8008354:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008356:	4a65      	ldr	r2, [pc, #404]	@ (80084ec <HAL_GPIO_Init+0x324>)
 8008358:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800835c:	6453      	str	r3, [r2, #68]	@ 0x44
 800835e:	4b63      	ldr	r3, [pc, #396]	@ (80084ec <HAL_GPIO_Init+0x324>)
 8008360:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008362:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008366:	60fb      	str	r3, [r7, #12]
 8008368:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800836a:	4a61      	ldr	r2, [pc, #388]	@ (80084f0 <HAL_GPIO_Init+0x328>)
 800836c:	69fb      	ldr	r3, [r7, #28]
 800836e:	089b      	lsrs	r3, r3, #2
 8008370:	3302      	adds	r3, #2
 8008372:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008376:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8008378:	69fb      	ldr	r3, [r7, #28]
 800837a:	f003 0303 	and.w	r3, r3, #3
 800837e:	009b      	lsls	r3, r3, #2
 8008380:	220f      	movs	r2, #15
 8008382:	fa02 f303 	lsl.w	r3, r2, r3
 8008386:	43db      	mvns	r3, r3
 8008388:	69ba      	ldr	r2, [r7, #24]
 800838a:	4013      	ands	r3, r2
 800838c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	4a58      	ldr	r2, [pc, #352]	@ (80084f4 <HAL_GPIO_Init+0x32c>)
 8008392:	4293      	cmp	r3, r2
 8008394:	d037      	beq.n	8008406 <HAL_GPIO_Init+0x23e>
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	4a57      	ldr	r2, [pc, #348]	@ (80084f8 <HAL_GPIO_Init+0x330>)
 800839a:	4293      	cmp	r3, r2
 800839c:	d031      	beq.n	8008402 <HAL_GPIO_Init+0x23a>
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	4a56      	ldr	r2, [pc, #344]	@ (80084fc <HAL_GPIO_Init+0x334>)
 80083a2:	4293      	cmp	r3, r2
 80083a4:	d02b      	beq.n	80083fe <HAL_GPIO_Init+0x236>
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	4a55      	ldr	r2, [pc, #340]	@ (8008500 <HAL_GPIO_Init+0x338>)
 80083aa:	4293      	cmp	r3, r2
 80083ac:	d025      	beq.n	80083fa <HAL_GPIO_Init+0x232>
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	4a54      	ldr	r2, [pc, #336]	@ (8008504 <HAL_GPIO_Init+0x33c>)
 80083b2:	4293      	cmp	r3, r2
 80083b4:	d01f      	beq.n	80083f6 <HAL_GPIO_Init+0x22e>
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	4a53      	ldr	r2, [pc, #332]	@ (8008508 <HAL_GPIO_Init+0x340>)
 80083ba:	4293      	cmp	r3, r2
 80083bc:	d019      	beq.n	80083f2 <HAL_GPIO_Init+0x22a>
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	4a52      	ldr	r2, [pc, #328]	@ (800850c <HAL_GPIO_Init+0x344>)
 80083c2:	4293      	cmp	r3, r2
 80083c4:	d013      	beq.n	80083ee <HAL_GPIO_Init+0x226>
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	4a51      	ldr	r2, [pc, #324]	@ (8008510 <HAL_GPIO_Init+0x348>)
 80083ca:	4293      	cmp	r3, r2
 80083cc:	d00d      	beq.n	80083ea <HAL_GPIO_Init+0x222>
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	4a50      	ldr	r2, [pc, #320]	@ (8008514 <HAL_GPIO_Init+0x34c>)
 80083d2:	4293      	cmp	r3, r2
 80083d4:	d007      	beq.n	80083e6 <HAL_GPIO_Init+0x21e>
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	4a4f      	ldr	r2, [pc, #316]	@ (8008518 <HAL_GPIO_Init+0x350>)
 80083da:	4293      	cmp	r3, r2
 80083dc:	d101      	bne.n	80083e2 <HAL_GPIO_Init+0x21a>
 80083de:	2309      	movs	r3, #9
 80083e0:	e012      	b.n	8008408 <HAL_GPIO_Init+0x240>
 80083e2:	230a      	movs	r3, #10
 80083e4:	e010      	b.n	8008408 <HAL_GPIO_Init+0x240>
 80083e6:	2308      	movs	r3, #8
 80083e8:	e00e      	b.n	8008408 <HAL_GPIO_Init+0x240>
 80083ea:	2307      	movs	r3, #7
 80083ec:	e00c      	b.n	8008408 <HAL_GPIO_Init+0x240>
 80083ee:	2306      	movs	r3, #6
 80083f0:	e00a      	b.n	8008408 <HAL_GPIO_Init+0x240>
 80083f2:	2305      	movs	r3, #5
 80083f4:	e008      	b.n	8008408 <HAL_GPIO_Init+0x240>
 80083f6:	2304      	movs	r3, #4
 80083f8:	e006      	b.n	8008408 <HAL_GPIO_Init+0x240>
 80083fa:	2303      	movs	r3, #3
 80083fc:	e004      	b.n	8008408 <HAL_GPIO_Init+0x240>
 80083fe:	2302      	movs	r3, #2
 8008400:	e002      	b.n	8008408 <HAL_GPIO_Init+0x240>
 8008402:	2301      	movs	r3, #1
 8008404:	e000      	b.n	8008408 <HAL_GPIO_Init+0x240>
 8008406:	2300      	movs	r3, #0
 8008408:	69fa      	ldr	r2, [r7, #28]
 800840a:	f002 0203 	and.w	r2, r2, #3
 800840e:	0092      	lsls	r2, r2, #2
 8008410:	4093      	lsls	r3, r2
 8008412:	69ba      	ldr	r2, [r7, #24]
 8008414:	4313      	orrs	r3, r2
 8008416:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8008418:	4935      	ldr	r1, [pc, #212]	@ (80084f0 <HAL_GPIO_Init+0x328>)
 800841a:	69fb      	ldr	r3, [r7, #28]
 800841c:	089b      	lsrs	r3, r3, #2
 800841e:	3302      	adds	r3, #2
 8008420:	69ba      	ldr	r2, [r7, #24]
 8008422:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8008426:	4b3d      	ldr	r3, [pc, #244]	@ (800851c <HAL_GPIO_Init+0x354>)
 8008428:	689b      	ldr	r3, [r3, #8]
 800842a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800842c:	693b      	ldr	r3, [r7, #16]
 800842e:	43db      	mvns	r3, r3
 8008430:	69ba      	ldr	r2, [r7, #24]
 8008432:	4013      	ands	r3, r2
 8008434:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8008436:	683b      	ldr	r3, [r7, #0]
 8008438:	685b      	ldr	r3, [r3, #4]
 800843a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800843e:	2b00      	cmp	r3, #0
 8008440:	d003      	beq.n	800844a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8008442:	69ba      	ldr	r2, [r7, #24]
 8008444:	693b      	ldr	r3, [r7, #16]
 8008446:	4313      	orrs	r3, r2
 8008448:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800844a:	4a34      	ldr	r2, [pc, #208]	@ (800851c <HAL_GPIO_Init+0x354>)
 800844c:	69bb      	ldr	r3, [r7, #24]
 800844e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8008450:	4b32      	ldr	r3, [pc, #200]	@ (800851c <HAL_GPIO_Init+0x354>)
 8008452:	68db      	ldr	r3, [r3, #12]
 8008454:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008456:	693b      	ldr	r3, [r7, #16]
 8008458:	43db      	mvns	r3, r3
 800845a:	69ba      	ldr	r2, [r7, #24]
 800845c:	4013      	ands	r3, r2
 800845e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8008460:	683b      	ldr	r3, [r7, #0]
 8008462:	685b      	ldr	r3, [r3, #4]
 8008464:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008468:	2b00      	cmp	r3, #0
 800846a:	d003      	beq.n	8008474 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800846c:	69ba      	ldr	r2, [r7, #24]
 800846e:	693b      	ldr	r3, [r7, #16]
 8008470:	4313      	orrs	r3, r2
 8008472:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8008474:	4a29      	ldr	r2, [pc, #164]	@ (800851c <HAL_GPIO_Init+0x354>)
 8008476:	69bb      	ldr	r3, [r7, #24]
 8008478:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800847a:	4b28      	ldr	r3, [pc, #160]	@ (800851c <HAL_GPIO_Init+0x354>)
 800847c:	685b      	ldr	r3, [r3, #4]
 800847e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008480:	693b      	ldr	r3, [r7, #16]
 8008482:	43db      	mvns	r3, r3
 8008484:	69ba      	ldr	r2, [r7, #24]
 8008486:	4013      	ands	r3, r2
 8008488:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800848a:	683b      	ldr	r3, [r7, #0]
 800848c:	685b      	ldr	r3, [r3, #4]
 800848e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008492:	2b00      	cmp	r3, #0
 8008494:	d003      	beq.n	800849e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8008496:	69ba      	ldr	r2, [r7, #24]
 8008498:	693b      	ldr	r3, [r7, #16]
 800849a:	4313      	orrs	r3, r2
 800849c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800849e:	4a1f      	ldr	r2, [pc, #124]	@ (800851c <HAL_GPIO_Init+0x354>)
 80084a0:	69bb      	ldr	r3, [r7, #24]
 80084a2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80084a4:	4b1d      	ldr	r3, [pc, #116]	@ (800851c <HAL_GPIO_Init+0x354>)
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80084aa:	693b      	ldr	r3, [r7, #16]
 80084ac:	43db      	mvns	r3, r3
 80084ae:	69ba      	ldr	r2, [r7, #24]
 80084b0:	4013      	ands	r3, r2
 80084b2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80084b4:	683b      	ldr	r3, [r7, #0]
 80084b6:	685b      	ldr	r3, [r3, #4]
 80084b8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80084bc:	2b00      	cmp	r3, #0
 80084be:	d003      	beq.n	80084c8 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80084c0:	69ba      	ldr	r2, [r7, #24]
 80084c2:	693b      	ldr	r3, [r7, #16]
 80084c4:	4313      	orrs	r3, r2
 80084c6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80084c8:	4a14      	ldr	r2, [pc, #80]	@ (800851c <HAL_GPIO_Init+0x354>)
 80084ca:	69bb      	ldr	r3, [r7, #24]
 80084cc:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 80084ce:	69fb      	ldr	r3, [r7, #28]
 80084d0:	3301      	adds	r3, #1
 80084d2:	61fb      	str	r3, [r7, #28]
 80084d4:	69fb      	ldr	r3, [r7, #28]
 80084d6:	2b0f      	cmp	r3, #15
 80084d8:	f67f ae86 	bls.w	80081e8 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80084dc:	bf00      	nop
 80084de:	bf00      	nop
 80084e0:	3724      	adds	r7, #36	@ 0x24
 80084e2:	46bd      	mov	sp, r7
 80084e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084e8:	4770      	bx	lr
 80084ea:	bf00      	nop
 80084ec:	40023800 	.word	0x40023800
 80084f0:	40013800 	.word	0x40013800
 80084f4:	40020000 	.word	0x40020000
 80084f8:	40020400 	.word	0x40020400
 80084fc:	40020800 	.word	0x40020800
 8008500:	40020c00 	.word	0x40020c00
 8008504:	40021000 	.word	0x40021000
 8008508:	40021400 	.word	0x40021400
 800850c:	40021800 	.word	0x40021800
 8008510:	40021c00 	.word	0x40021c00
 8008514:	40022000 	.word	0x40022000
 8008518:	40022400 	.word	0x40022400
 800851c:	40013c00 	.word	0x40013c00

08008520 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8008520:	b480      	push	{r7}
 8008522:	b085      	sub	sp, #20
 8008524:	af00      	add	r7, sp, #0
 8008526:	6078      	str	r0, [r7, #4]
 8008528:	460b      	mov	r3, r1
 800852a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	691a      	ldr	r2, [r3, #16]
 8008530:	887b      	ldrh	r3, [r7, #2]
 8008532:	4013      	ands	r3, r2
 8008534:	2b00      	cmp	r3, #0
 8008536:	d002      	beq.n	800853e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8008538:	2301      	movs	r3, #1
 800853a:	73fb      	strb	r3, [r7, #15]
 800853c:	e001      	b.n	8008542 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800853e:	2300      	movs	r3, #0
 8008540:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8008542:	7bfb      	ldrb	r3, [r7, #15]
}
 8008544:	4618      	mov	r0, r3
 8008546:	3714      	adds	r7, #20
 8008548:	46bd      	mov	sp, r7
 800854a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800854e:	4770      	bx	lr

08008550 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008550:	b480      	push	{r7}
 8008552:	b083      	sub	sp, #12
 8008554:	af00      	add	r7, sp, #0
 8008556:	6078      	str	r0, [r7, #4]
 8008558:	460b      	mov	r3, r1
 800855a:	807b      	strh	r3, [r7, #2]
 800855c:	4613      	mov	r3, r2
 800855e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8008560:	787b      	ldrb	r3, [r7, #1]
 8008562:	2b00      	cmp	r3, #0
 8008564:	d003      	beq.n	800856e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8008566:	887a      	ldrh	r2, [r7, #2]
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 800856c:	e003      	b.n	8008576 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800856e:	887b      	ldrh	r3, [r7, #2]
 8008570:	041a      	lsls	r2, r3, #16
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	619a      	str	r2, [r3, #24]
}
 8008576:	bf00      	nop
 8008578:	370c      	adds	r7, #12
 800857a:	46bd      	mov	sp, r7
 800857c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008580:	4770      	bx	lr

08008582 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8008582:	b580      	push	{r7, lr}
 8008584:	b086      	sub	sp, #24
 8008586:	af00      	add	r7, sp, #0
 8008588:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008590:	693b      	ldr	r3, [r7, #16]
 8008592:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	4618      	mov	r0, r3
 800859a:	f009 f951 	bl	8011840 <USB_GetMode>
 800859e:	4603      	mov	r3, r0
 80085a0:	2b01      	cmp	r3, #1
 80085a2:	f040 80fb 	bne.w	800879c <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	4618      	mov	r0, r3
 80085ac:	f009 f914 	bl	80117d8 <USB_ReadInterrupts>
 80085b0:	4603      	mov	r3, r0
 80085b2:	2b00      	cmp	r3, #0
 80085b4:	f000 80f1 	beq.w	800879a <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	4618      	mov	r0, r3
 80085be:	f009 f90b 	bl	80117d8 <USB_ReadInterrupts>
 80085c2:	4603      	mov	r3, r0
 80085c4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80085c8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80085cc:	d104      	bne.n	80085d8 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80085d6:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	4618      	mov	r0, r3
 80085de:	f009 f8fb 	bl	80117d8 <USB_ReadInterrupts>
 80085e2:	4603      	mov	r3, r0
 80085e4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80085e8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80085ec:	d104      	bne.n	80085f8 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80085f6:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	4618      	mov	r0, r3
 80085fe:	f009 f8eb 	bl	80117d8 <USB_ReadInterrupts>
 8008602:	4603      	mov	r3, r0
 8008604:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8008608:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800860c:	d104      	bne.n	8008618 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8008616:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	4618      	mov	r0, r3
 800861e:	f009 f8db 	bl	80117d8 <USB_ReadInterrupts>
 8008622:	4603      	mov	r3, r0
 8008624:	f003 0302 	and.w	r3, r3, #2
 8008628:	2b02      	cmp	r3, #2
 800862a:	d103      	bne.n	8008634 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	2202      	movs	r2, #2
 8008632:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	4618      	mov	r0, r3
 800863a:	f009 f8cd 	bl	80117d8 <USB_ReadInterrupts>
 800863e:	4603      	mov	r3, r0
 8008640:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008644:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008648:	d120      	bne.n	800868c <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8008652:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	f003 0301 	and.w	r3, r3, #1
 8008660:	2b00      	cmp	r3, #0
 8008662:	d113      	bne.n	800868c <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8008664:	2110      	movs	r1, #16
 8008666:	6938      	ldr	r0, [r7, #16]
 8008668:	f008 fffe 	bl	8011668 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 800866c:	6938      	ldr	r0, [r7, #16]
 800866e:	f009 f82d 	bl	80116cc <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	7a5b      	ldrb	r3, [r3, #9]
 8008676:	2b02      	cmp	r3, #2
 8008678:	d105      	bne.n	8008686 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	2101      	movs	r1, #1
 8008680:	4618      	mov	r0, r3
 8008682:	f009 f8eb 	bl	801185c <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8008686:	6878      	ldr	r0, [r7, #4]
 8008688:	f00e ffd8 	bl	801763c <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	4618      	mov	r0, r3
 8008692:	f009 f8a1 	bl	80117d8 <USB_ReadInterrupts>
 8008696:	4603      	mov	r3, r0
 8008698:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800869c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80086a0:	d102      	bne.n	80086a8 <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 80086a2:	6878      	ldr	r0, [r7, #4]
 80086a4:	f001 fca1 	bl	8009fea <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	4618      	mov	r0, r3
 80086ae:	f009 f893 	bl	80117d8 <USB_ReadInterrupts>
 80086b2:	4603      	mov	r3, r0
 80086b4:	f003 0308 	and.w	r3, r3, #8
 80086b8:	2b08      	cmp	r3, #8
 80086ba:	d106      	bne.n	80086ca <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 80086bc:	6878      	ldr	r0, [r7, #4]
 80086be:	f00e ffa1 	bl	8017604 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	2208      	movs	r2, #8
 80086c8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	4618      	mov	r0, r3
 80086d0:	f009 f882 	bl	80117d8 <USB_ReadInterrupts>
 80086d4:	4603      	mov	r3, r0
 80086d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80086da:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80086de:	d139      	bne.n	8008754 <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	4618      	mov	r0, r3
 80086e6:	f009 f8f6 	bl	80118d6 <USB_HC_ReadInterrupt>
 80086ea:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80086ec:	2300      	movs	r3, #0
 80086ee:	617b      	str	r3, [r7, #20]
 80086f0:	e025      	b.n	800873e <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 80086f2:	697b      	ldr	r3, [r7, #20]
 80086f4:	f003 030f 	and.w	r3, r3, #15
 80086f8:	68ba      	ldr	r2, [r7, #8]
 80086fa:	fa22 f303 	lsr.w	r3, r2, r3
 80086fe:	f003 0301 	and.w	r3, r3, #1
 8008702:	2b00      	cmp	r3, #0
 8008704:	d018      	beq.n	8008738 <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8008706:	697b      	ldr	r3, [r7, #20]
 8008708:	015a      	lsls	r2, r3, #5
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	4413      	add	r3, r2
 800870e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008718:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800871c:	d106      	bne.n	800872c <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 800871e:	697b      	ldr	r3, [r7, #20]
 8008720:	b2db      	uxtb	r3, r3
 8008722:	4619      	mov	r1, r3
 8008724:	6878      	ldr	r0, [r7, #4]
 8008726:	f000 f859 	bl	80087dc <HCD_HC_IN_IRQHandler>
 800872a:	e005      	b.n	8008738 <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 800872c:	697b      	ldr	r3, [r7, #20]
 800872e:	b2db      	uxtb	r3, r3
 8008730:	4619      	mov	r1, r3
 8008732:	6878      	ldr	r0, [r7, #4]
 8008734:	f000 febb 	bl	80094ae <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8008738:	697b      	ldr	r3, [r7, #20]
 800873a:	3301      	adds	r3, #1
 800873c:	617b      	str	r3, [r7, #20]
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	795b      	ldrb	r3, [r3, #5]
 8008742:	461a      	mov	r2, r3
 8008744:	697b      	ldr	r3, [r7, #20]
 8008746:	4293      	cmp	r3, r2
 8008748:	d3d3      	bcc.n	80086f2 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8008752:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	4618      	mov	r0, r3
 800875a:	f009 f83d 	bl	80117d8 <USB_ReadInterrupts>
 800875e:	4603      	mov	r3, r0
 8008760:	f003 0310 	and.w	r3, r3, #16
 8008764:	2b10      	cmp	r3, #16
 8008766:	d101      	bne.n	800876c <HAL_HCD_IRQHandler+0x1ea>
 8008768:	2301      	movs	r3, #1
 800876a:	e000      	b.n	800876e <HAL_HCD_IRQHandler+0x1ec>
 800876c:	2300      	movs	r3, #0
 800876e:	2b00      	cmp	r3, #0
 8008770:	d014      	beq.n	800879c <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	699a      	ldr	r2, [r3, #24]
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	f022 0210 	bic.w	r2, r2, #16
 8008780:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8008782:	6878      	ldr	r0, [r7, #4]
 8008784:	f001 fb52 	bl	8009e2c <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	699a      	ldr	r2, [r3, #24]
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	f042 0210 	orr.w	r2, r2, #16
 8008796:	619a      	str	r2, [r3, #24]
 8008798:	e000      	b.n	800879c <HAL_HCD_IRQHandler+0x21a>
      return;
 800879a:	bf00      	nop
    }
  }
}
 800879c:	3718      	adds	r7, #24
 800879e:	46bd      	mov	sp, r7
 80087a0:	bd80      	pop	{r7, pc}

080087a2 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 80087a2:	b580      	push	{r7, lr}
 80087a4:	b082      	sub	sp, #8
 80087a6:	af00      	add	r7, sp, #0
 80087a8:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 80087b0:	2b01      	cmp	r3, #1
 80087b2:	d101      	bne.n	80087b8 <HAL_HCD_Stop+0x16>
 80087b4:	2302      	movs	r3, #2
 80087b6:	e00d      	b.n	80087d4 <HAL_HCD_Stop+0x32>
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	2201      	movs	r2, #1
 80087bc:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	4618      	mov	r0, r3
 80087c6:	f009 f9b7 	bl	8011b38 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	2200      	movs	r2, #0
 80087ce:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 80087d2:	2300      	movs	r3, #0
}
 80087d4:	4618      	mov	r0, r3
 80087d6:	3708      	adds	r7, #8
 80087d8:	46bd      	mov	sp, r7
 80087da:	bd80      	pop	{r7, pc}

080087dc <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80087dc:	b580      	push	{r7, lr}
 80087de:	b086      	sub	sp, #24
 80087e0:	af00      	add	r7, sp, #0
 80087e2:	6078      	str	r0, [r7, #4]
 80087e4:	460b      	mov	r3, r1
 80087e6:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80087ee:	697b      	ldr	r3, [r7, #20]
 80087f0:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	78fa      	ldrb	r2, [r7, #3]
 80087f8:	4611      	mov	r1, r2
 80087fa:	4618      	mov	r0, r3
 80087fc:	f008 ffff 	bl	80117fe <USB_ReadChInterrupts>
 8008800:	4603      	mov	r3, r0
 8008802:	f003 0304 	and.w	r3, r3, #4
 8008806:	2b04      	cmp	r3, #4
 8008808:	d11a      	bne.n	8008840 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 800880a:	78fb      	ldrb	r3, [r7, #3]
 800880c:	015a      	lsls	r2, r3, #5
 800880e:	693b      	ldr	r3, [r7, #16]
 8008810:	4413      	add	r3, r2
 8008812:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008816:	461a      	mov	r2, r3
 8008818:	2304      	movs	r3, #4
 800881a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 800881c:	78fa      	ldrb	r2, [r7, #3]
 800881e:	6879      	ldr	r1, [r7, #4]
 8008820:	4613      	mov	r3, r2
 8008822:	011b      	lsls	r3, r3, #4
 8008824:	1a9b      	subs	r3, r3, r2
 8008826:	009b      	lsls	r3, r3, #2
 8008828:	440b      	add	r3, r1
 800882a:	334d      	adds	r3, #77	@ 0x4d
 800882c:	2207      	movs	r2, #7
 800882e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	78fa      	ldrb	r2, [r7, #3]
 8008836:	4611      	mov	r1, r2
 8008838:	4618      	mov	r0, r3
 800883a:	f009 f85d 	bl	80118f8 <USB_HC_Halt>
 800883e:	e09e      	b.n	800897e <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	78fa      	ldrb	r2, [r7, #3]
 8008846:	4611      	mov	r1, r2
 8008848:	4618      	mov	r0, r3
 800884a:	f008 ffd8 	bl	80117fe <USB_ReadChInterrupts>
 800884e:	4603      	mov	r3, r0
 8008850:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008854:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008858:	d11b      	bne.n	8008892 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 800885a:	78fb      	ldrb	r3, [r7, #3]
 800885c:	015a      	lsls	r2, r3, #5
 800885e:	693b      	ldr	r3, [r7, #16]
 8008860:	4413      	add	r3, r2
 8008862:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008866:	461a      	mov	r2, r3
 8008868:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800886c:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 800886e:	78fa      	ldrb	r2, [r7, #3]
 8008870:	6879      	ldr	r1, [r7, #4]
 8008872:	4613      	mov	r3, r2
 8008874:	011b      	lsls	r3, r3, #4
 8008876:	1a9b      	subs	r3, r3, r2
 8008878:	009b      	lsls	r3, r3, #2
 800887a:	440b      	add	r3, r1
 800887c:	334d      	adds	r3, #77	@ 0x4d
 800887e:	2208      	movs	r2, #8
 8008880:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	78fa      	ldrb	r2, [r7, #3]
 8008888:	4611      	mov	r1, r2
 800888a:	4618      	mov	r0, r3
 800888c:	f009 f834 	bl	80118f8 <USB_HC_Halt>
 8008890:	e075      	b.n	800897e <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	78fa      	ldrb	r2, [r7, #3]
 8008898:	4611      	mov	r1, r2
 800889a:	4618      	mov	r0, r3
 800889c:	f008 ffaf 	bl	80117fe <USB_ReadChInterrupts>
 80088a0:	4603      	mov	r3, r0
 80088a2:	f003 0308 	and.w	r3, r3, #8
 80088a6:	2b08      	cmp	r3, #8
 80088a8:	d11a      	bne.n	80088e0 <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 80088aa:	78fb      	ldrb	r3, [r7, #3]
 80088ac:	015a      	lsls	r2, r3, #5
 80088ae:	693b      	ldr	r3, [r7, #16]
 80088b0:	4413      	add	r3, r2
 80088b2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80088b6:	461a      	mov	r2, r3
 80088b8:	2308      	movs	r3, #8
 80088ba:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 80088bc:	78fa      	ldrb	r2, [r7, #3]
 80088be:	6879      	ldr	r1, [r7, #4]
 80088c0:	4613      	mov	r3, r2
 80088c2:	011b      	lsls	r3, r3, #4
 80088c4:	1a9b      	subs	r3, r3, r2
 80088c6:	009b      	lsls	r3, r3, #2
 80088c8:	440b      	add	r3, r1
 80088ca:	334d      	adds	r3, #77	@ 0x4d
 80088cc:	2206      	movs	r2, #6
 80088ce:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	78fa      	ldrb	r2, [r7, #3]
 80088d6:	4611      	mov	r1, r2
 80088d8:	4618      	mov	r0, r3
 80088da:	f009 f80d 	bl	80118f8 <USB_HC_Halt>
 80088de:	e04e      	b.n	800897e <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	78fa      	ldrb	r2, [r7, #3]
 80088e6:	4611      	mov	r1, r2
 80088e8:	4618      	mov	r0, r3
 80088ea:	f008 ff88 	bl	80117fe <USB_ReadChInterrupts>
 80088ee:	4603      	mov	r3, r0
 80088f0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80088f4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80088f8:	d11b      	bne.n	8008932 <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 80088fa:	78fb      	ldrb	r3, [r7, #3]
 80088fc:	015a      	lsls	r2, r3, #5
 80088fe:	693b      	ldr	r3, [r7, #16]
 8008900:	4413      	add	r3, r2
 8008902:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008906:	461a      	mov	r2, r3
 8008908:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800890c:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 800890e:	78fa      	ldrb	r2, [r7, #3]
 8008910:	6879      	ldr	r1, [r7, #4]
 8008912:	4613      	mov	r3, r2
 8008914:	011b      	lsls	r3, r3, #4
 8008916:	1a9b      	subs	r3, r3, r2
 8008918:	009b      	lsls	r3, r3, #2
 800891a:	440b      	add	r3, r1
 800891c:	334d      	adds	r3, #77	@ 0x4d
 800891e:	2209      	movs	r2, #9
 8008920:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	78fa      	ldrb	r2, [r7, #3]
 8008928:	4611      	mov	r1, r2
 800892a:	4618      	mov	r0, r3
 800892c:	f008 ffe4 	bl	80118f8 <USB_HC_Halt>
 8008930:	e025      	b.n	800897e <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	78fa      	ldrb	r2, [r7, #3]
 8008938:	4611      	mov	r1, r2
 800893a:	4618      	mov	r0, r3
 800893c:	f008 ff5f 	bl	80117fe <USB_ReadChInterrupts>
 8008940:	4603      	mov	r3, r0
 8008942:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008946:	2b80      	cmp	r3, #128	@ 0x80
 8008948:	d119      	bne.n	800897e <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 800894a:	78fb      	ldrb	r3, [r7, #3]
 800894c:	015a      	lsls	r2, r3, #5
 800894e:	693b      	ldr	r3, [r7, #16]
 8008950:	4413      	add	r3, r2
 8008952:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008956:	461a      	mov	r2, r3
 8008958:	2380      	movs	r3, #128	@ 0x80
 800895a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 800895c:	78fa      	ldrb	r2, [r7, #3]
 800895e:	6879      	ldr	r1, [r7, #4]
 8008960:	4613      	mov	r3, r2
 8008962:	011b      	lsls	r3, r3, #4
 8008964:	1a9b      	subs	r3, r3, r2
 8008966:	009b      	lsls	r3, r3, #2
 8008968:	440b      	add	r3, r1
 800896a:	334d      	adds	r3, #77	@ 0x4d
 800896c:	2207      	movs	r2, #7
 800896e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	78fa      	ldrb	r2, [r7, #3]
 8008976:	4611      	mov	r1, r2
 8008978:	4618      	mov	r0, r3
 800897a:	f008 ffbd 	bl	80118f8 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	78fa      	ldrb	r2, [r7, #3]
 8008984:	4611      	mov	r1, r2
 8008986:	4618      	mov	r0, r3
 8008988:	f008 ff39 	bl	80117fe <USB_ReadChInterrupts>
 800898c:	4603      	mov	r3, r0
 800898e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008992:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008996:	d112      	bne.n	80089be <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	78fa      	ldrb	r2, [r7, #3]
 800899e:	4611      	mov	r1, r2
 80089a0:	4618      	mov	r0, r3
 80089a2:	f008 ffa9 	bl	80118f8 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 80089a6:	78fb      	ldrb	r3, [r7, #3]
 80089a8:	015a      	lsls	r2, r3, #5
 80089aa:	693b      	ldr	r3, [r7, #16]
 80089ac:	4413      	add	r3, r2
 80089ae:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80089b2:	461a      	mov	r2, r3
 80089b4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80089b8:	6093      	str	r3, [r2, #8]
 80089ba:	f000 bd75 	b.w	80094a8 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	78fa      	ldrb	r2, [r7, #3]
 80089c4:	4611      	mov	r1, r2
 80089c6:	4618      	mov	r0, r3
 80089c8:	f008 ff19 	bl	80117fe <USB_ReadChInterrupts>
 80089cc:	4603      	mov	r3, r0
 80089ce:	f003 0301 	and.w	r3, r3, #1
 80089d2:	2b01      	cmp	r3, #1
 80089d4:	f040 8128 	bne.w	8008c28 <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80089d8:	78fb      	ldrb	r3, [r7, #3]
 80089da:	015a      	lsls	r2, r3, #5
 80089dc:	693b      	ldr	r3, [r7, #16]
 80089de:	4413      	add	r3, r2
 80089e0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80089e4:	461a      	mov	r2, r3
 80089e6:	2320      	movs	r3, #32
 80089e8:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 80089ea:	78fa      	ldrb	r2, [r7, #3]
 80089ec:	6879      	ldr	r1, [r7, #4]
 80089ee:	4613      	mov	r3, r2
 80089f0:	011b      	lsls	r3, r3, #4
 80089f2:	1a9b      	subs	r3, r3, r2
 80089f4:	009b      	lsls	r3, r3, #2
 80089f6:	440b      	add	r3, r1
 80089f8:	331b      	adds	r3, #27
 80089fa:	781b      	ldrb	r3, [r3, #0]
 80089fc:	2b01      	cmp	r3, #1
 80089fe:	d119      	bne.n	8008a34 <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8008a00:	78fa      	ldrb	r2, [r7, #3]
 8008a02:	6879      	ldr	r1, [r7, #4]
 8008a04:	4613      	mov	r3, r2
 8008a06:	011b      	lsls	r3, r3, #4
 8008a08:	1a9b      	subs	r3, r3, r2
 8008a0a:	009b      	lsls	r3, r3, #2
 8008a0c:	440b      	add	r3, r1
 8008a0e:	331b      	adds	r3, #27
 8008a10:	2200      	movs	r2, #0
 8008a12:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8008a14:	78fb      	ldrb	r3, [r7, #3]
 8008a16:	015a      	lsls	r2, r3, #5
 8008a18:	693b      	ldr	r3, [r7, #16]
 8008a1a:	4413      	add	r3, r2
 8008a1c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008a20:	685b      	ldr	r3, [r3, #4]
 8008a22:	78fa      	ldrb	r2, [r7, #3]
 8008a24:	0151      	lsls	r1, r2, #5
 8008a26:	693a      	ldr	r2, [r7, #16]
 8008a28:	440a      	add	r2, r1
 8008a2a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008a2e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008a32:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	799b      	ldrb	r3, [r3, #6]
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	d01b      	beq.n	8008a74 <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8008a3c:	78fa      	ldrb	r2, [r7, #3]
 8008a3e:	6879      	ldr	r1, [r7, #4]
 8008a40:	4613      	mov	r3, r2
 8008a42:	011b      	lsls	r3, r3, #4
 8008a44:	1a9b      	subs	r3, r3, r2
 8008a46:	009b      	lsls	r3, r3, #2
 8008a48:	440b      	add	r3, r1
 8008a4a:	3330      	adds	r3, #48	@ 0x30
 8008a4c:	6819      	ldr	r1, [r3, #0]
 8008a4e:	78fb      	ldrb	r3, [r7, #3]
 8008a50:	015a      	lsls	r2, r3, #5
 8008a52:	693b      	ldr	r3, [r7, #16]
 8008a54:	4413      	add	r3, r2
 8008a56:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008a5a:	691b      	ldr	r3, [r3, #16]
 8008a5c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008a60:	78fa      	ldrb	r2, [r7, #3]
 8008a62:	1ac9      	subs	r1, r1, r3
 8008a64:	6878      	ldr	r0, [r7, #4]
 8008a66:	4613      	mov	r3, r2
 8008a68:	011b      	lsls	r3, r3, #4
 8008a6a:	1a9b      	subs	r3, r3, r2
 8008a6c:	009b      	lsls	r3, r3, #2
 8008a6e:	4403      	add	r3, r0
 8008a70:	3338      	adds	r3, #56	@ 0x38
 8008a72:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 8008a74:	78fa      	ldrb	r2, [r7, #3]
 8008a76:	6879      	ldr	r1, [r7, #4]
 8008a78:	4613      	mov	r3, r2
 8008a7a:	011b      	lsls	r3, r3, #4
 8008a7c:	1a9b      	subs	r3, r3, r2
 8008a7e:	009b      	lsls	r3, r3, #2
 8008a80:	440b      	add	r3, r1
 8008a82:	334d      	adds	r3, #77	@ 0x4d
 8008a84:	2201      	movs	r2, #1
 8008a86:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 8008a88:	78fa      	ldrb	r2, [r7, #3]
 8008a8a:	6879      	ldr	r1, [r7, #4]
 8008a8c:	4613      	mov	r3, r2
 8008a8e:	011b      	lsls	r3, r3, #4
 8008a90:	1a9b      	subs	r3, r3, r2
 8008a92:	009b      	lsls	r3, r3, #2
 8008a94:	440b      	add	r3, r1
 8008a96:	3344      	adds	r3, #68	@ 0x44
 8008a98:	2200      	movs	r2, #0
 8008a9a:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8008a9c:	78fb      	ldrb	r3, [r7, #3]
 8008a9e:	015a      	lsls	r2, r3, #5
 8008aa0:	693b      	ldr	r3, [r7, #16]
 8008aa2:	4413      	add	r3, r2
 8008aa4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008aa8:	461a      	mov	r2, r3
 8008aaa:	2301      	movs	r3, #1
 8008aac:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008aae:	78fa      	ldrb	r2, [r7, #3]
 8008ab0:	6879      	ldr	r1, [r7, #4]
 8008ab2:	4613      	mov	r3, r2
 8008ab4:	011b      	lsls	r3, r3, #4
 8008ab6:	1a9b      	subs	r3, r3, r2
 8008ab8:	009b      	lsls	r3, r3, #2
 8008aba:	440b      	add	r3, r1
 8008abc:	3326      	adds	r3, #38	@ 0x26
 8008abe:	781b      	ldrb	r3, [r3, #0]
 8008ac0:	2b00      	cmp	r3, #0
 8008ac2:	d00a      	beq.n	8008ada <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8008ac4:	78fa      	ldrb	r2, [r7, #3]
 8008ac6:	6879      	ldr	r1, [r7, #4]
 8008ac8:	4613      	mov	r3, r2
 8008aca:	011b      	lsls	r3, r3, #4
 8008acc:	1a9b      	subs	r3, r3, r2
 8008ace:	009b      	lsls	r3, r3, #2
 8008ad0:	440b      	add	r3, r1
 8008ad2:	3326      	adds	r3, #38	@ 0x26
 8008ad4:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008ad6:	2b02      	cmp	r3, #2
 8008ad8:	d110      	bne.n	8008afc <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	681b      	ldr	r3, [r3, #0]
 8008ade:	78fa      	ldrb	r2, [r7, #3]
 8008ae0:	4611      	mov	r1, r2
 8008ae2:	4618      	mov	r0, r3
 8008ae4:	f008 ff08 	bl	80118f8 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8008ae8:	78fb      	ldrb	r3, [r7, #3]
 8008aea:	015a      	lsls	r2, r3, #5
 8008aec:	693b      	ldr	r3, [r7, #16]
 8008aee:	4413      	add	r3, r2
 8008af0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008af4:	461a      	mov	r2, r3
 8008af6:	2310      	movs	r3, #16
 8008af8:	6093      	str	r3, [r2, #8]
 8008afa:	e03d      	b.n	8008b78 <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8008afc:	78fa      	ldrb	r2, [r7, #3]
 8008afe:	6879      	ldr	r1, [r7, #4]
 8008b00:	4613      	mov	r3, r2
 8008b02:	011b      	lsls	r3, r3, #4
 8008b04:	1a9b      	subs	r3, r3, r2
 8008b06:	009b      	lsls	r3, r3, #2
 8008b08:	440b      	add	r3, r1
 8008b0a:	3326      	adds	r3, #38	@ 0x26
 8008b0c:	781b      	ldrb	r3, [r3, #0]
 8008b0e:	2b03      	cmp	r3, #3
 8008b10:	d00a      	beq.n	8008b28 <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 8008b12:	78fa      	ldrb	r2, [r7, #3]
 8008b14:	6879      	ldr	r1, [r7, #4]
 8008b16:	4613      	mov	r3, r2
 8008b18:	011b      	lsls	r3, r3, #4
 8008b1a:	1a9b      	subs	r3, r3, r2
 8008b1c:	009b      	lsls	r3, r3, #2
 8008b1e:	440b      	add	r3, r1
 8008b20:	3326      	adds	r3, #38	@ 0x26
 8008b22:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8008b24:	2b01      	cmp	r3, #1
 8008b26:	d127      	bne.n	8008b78 <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8008b28:	78fb      	ldrb	r3, [r7, #3]
 8008b2a:	015a      	lsls	r2, r3, #5
 8008b2c:	693b      	ldr	r3, [r7, #16]
 8008b2e:	4413      	add	r3, r2
 8008b30:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	78fa      	ldrb	r2, [r7, #3]
 8008b38:	0151      	lsls	r1, r2, #5
 8008b3a:	693a      	ldr	r2, [r7, #16]
 8008b3c:	440a      	add	r2, r1
 8008b3e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008b42:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008b46:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8008b48:	78fa      	ldrb	r2, [r7, #3]
 8008b4a:	6879      	ldr	r1, [r7, #4]
 8008b4c:	4613      	mov	r3, r2
 8008b4e:	011b      	lsls	r3, r3, #4
 8008b50:	1a9b      	subs	r3, r3, r2
 8008b52:	009b      	lsls	r3, r3, #2
 8008b54:	440b      	add	r3, r1
 8008b56:	334c      	adds	r3, #76	@ 0x4c
 8008b58:	2201      	movs	r2, #1
 8008b5a:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8008b5c:	78fa      	ldrb	r2, [r7, #3]
 8008b5e:	6879      	ldr	r1, [r7, #4]
 8008b60:	4613      	mov	r3, r2
 8008b62:	011b      	lsls	r3, r3, #4
 8008b64:	1a9b      	subs	r3, r3, r2
 8008b66:	009b      	lsls	r3, r3, #2
 8008b68:	440b      	add	r3, r1
 8008b6a:	334c      	adds	r3, #76	@ 0x4c
 8008b6c:	781a      	ldrb	r2, [r3, #0]
 8008b6e:	78fb      	ldrb	r3, [r7, #3]
 8008b70:	4619      	mov	r1, r3
 8008b72:	6878      	ldr	r0, [r7, #4]
 8008b74:	f00e fd70 	bl	8017658 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	799b      	ldrb	r3, [r3, #6]
 8008b7c:	2b01      	cmp	r3, #1
 8008b7e:	d13b      	bne.n	8008bf8 <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 8008b80:	78fa      	ldrb	r2, [r7, #3]
 8008b82:	6879      	ldr	r1, [r7, #4]
 8008b84:	4613      	mov	r3, r2
 8008b86:	011b      	lsls	r3, r3, #4
 8008b88:	1a9b      	subs	r3, r3, r2
 8008b8a:	009b      	lsls	r3, r3, #2
 8008b8c:	440b      	add	r3, r1
 8008b8e:	3338      	adds	r3, #56	@ 0x38
 8008b90:	6819      	ldr	r1, [r3, #0]
 8008b92:	78fa      	ldrb	r2, [r7, #3]
 8008b94:	6878      	ldr	r0, [r7, #4]
 8008b96:	4613      	mov	r3, r2
 8008b98:	011b      	lsls	r3, r3, #4
 8008b9a:	1a9b      	subs	r3, r3, r2
 8008b9c:	009b      	lsls	r3, r3, #2
 8008b9e:	4403      	add	r3, r0
 8008ba0:	3328      	adds	r3, #40	@ 0x28
 8008ba2:	881b      	ldrh	r3, [r3, #0]
 8008ba4:	440b      	add	r3, r1
 8008ba6:	1e59      	subs	r1, r3, #1
 8008ba8:	78fa      	ldrb	r2, [r7, #3]
 8008baa:	6878      	ldr	r0, [r7, #4]
 8008bac:	4613      	mov	r3, r2
 8008bae:	011b      	lsls	r3, r3, #4
 8008bb0:	1a9b      	subs	r3, r3, r2
 8008bb2:	009b      	lsls	r3, r3, #2
 8008bb4:	4403      	add	r3, r0
 8008bb6:	3328      	adds	r3, #40	@ 0x28
 8008bb8:	881b      	ldrh	r3, [r3, #0]
 8008bba:	fbb1 f3f3 	udiv	r3, r1, r3
 8008bbe:	f003 0301 	and.w	r3, r3, #1
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	f000 8470 	beq.w	80094a8 <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 8008bc8:	78fa      	ldrb	r2, [r7, #3]
 8008bca:	6879      	ldr	r1, [r7, #4]
 8008bcc:	4613      	mov	r3, r2
 8008bce:	011b      	lsls	r3, r3, #4
 8008bd0:	1a9b      	subs	r3, r3, r2
 8008bd2:	009b      	lsls	r3, r3, #2
 8008bd4:	440b      	add	r3, r1
 8008bd6:	333c      	adds	r3, #60	@ 0x3c
 8008bd8:	781b      	ldrb	r3, [r3, #0]
 8008bda:	78fa      	ldrb	r2, [r7, #3]
 8008bdc:	f083 0301 	eor.w	r3, r3, #1
 8008be0:	b2d8      	uxtb	r0, r3
 8008be2:	6879      	ldr	r1, [r7, #4]
 8008be4:	4613      	mov	r3, r2
 8008be6:	011b      	lsls	r3, r3, #4
 8008be8:	1a9b      	subs	r3, r3, r2
 8008bea:	009b      	lsls	r3, r3, #2
 8008bec:	440b      	add	r3, r1
 8008bee:	333c      	adds	r3, #60	@ 0x3c
 8008bf0:	4602      	mov	r2, r0
 8008bf2:	701a      	strb	r2, [r3, #0]
 8008bf4:	f000 bc58 	b.w	80094a8 <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 8008bf8:	78fa      	ldrb	r2, [r7, #3]
 8008bfa:	6879      	ldr	r1, [r7, #4]
 8008bfc:	4613      	mov	r3, r2
 8008bfe:	011b      	lsls	r3, r3, #4
 8008c00:	1a9b      	subs	r3, r3, r2
 8008c02:	009b      	lsls	r3, r3, #2
 8008c04:	440b      	add	r3, r1
 8008c06:	333c      	adds	r3, #60	@ 0x3c
 8008c08:	781b      	ldrb	r3, [r3, #0]
 8008c0a:	78fa      	ldrb	r2, [r7, #3]
 8008c0c:	f083 0301 	eor.w	r3, r3, #1
 8008c10:	b2d8      	uxtb	r0, r3
 8008c12:	6879      	ldr	r1, [r7, #4]
 8008c14:	4613      	mov	r3, r2
 8008c16:	011b      	lsls	r3, r3, #4
 8008c18:	1a9b      	subs	r3, r3, r2
 8008c1a:	009b      	lsls	r3, r3, #2
 8008c1c:	440b      	add	r3, r1
 8008c1e:	333c      	adds	r3, #60	@ 0x3c
 8008c20:	4602      	mov	r2, r0
 8008c22:	701a      	strb	r2, [r3, #0]
 8008c24:	f000 bc40 	b.w	80094a8 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	681b      	ldr	r3, [r3, #0]
 8008c2c:	78fa      	ldrb	r2, [r7, #3]
 8008c2e:	4611      	mov	r1, r2
 8008c30:	4618      	mov	r0, r3
 8008c32:	f008 fde4 	bl	80117fe <USB_ReadChInterrupts>
 8008c36:	4603      	mov	r3, r0
 8008c38:	f003 0320 	and.w	r3, r3, #32
 8008c3c:	2b20      	cmp	r3, #32
 8008c3e:	d131      	bne.n	8008ca4 <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8008c40:	78fb      	ldrb	r3, [r7, #3]
 8008c42:	015a      	lsls	r2, r3, #5
 8008c44:	693b      	ldr	r3, [r7, #16]
 8008c46:	4413      	add	r3, r2
 8008c48:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008c4c:	461a      	mov	r2, r3
 8008c4e:	2320      	movs	r3, #32
 8008c50:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 8008c52:	78fa      	ldrb	r2, [r7, #3]
 8008c54:	6879      	ldr	r1, [r7, #4]
 8008c56:	4613      	mov	r3, r2
 8008c58:	011b      	lsls	r3, r3, #4
 8008c5a:	1a9b      	subs	r3, r3, r2
 8008c5c:	009b      	lsls	r3, r3, #2
 8008c5e:	440b      	add	r3, r1
 8008c60:	331a      	adds	r3, #26
 8008c62:	781b      	ldrb	r3, [r3, #0]
 8008c64:	2b01      	cmp	r3, #1
 8008c66:	f040 841f 	bne.w	80094a8 <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 8008c6a:	78fa      	ldrb	r2, [r7, #3]
 8008c6c:	6879      	ldr	r1, [r7, #4]
 8008c6e:	4613      	mov	r3, r2
 8008c70:	011b      	lsls	r3, r3, #4
 8008c72:	1a9b      	subs	r3, r3, r2
 8008c74:	009b      	lsls	r3, r3, #2
 8008c76:	440b      	add	r3, r1
 8008c78:	331b      	adds	r3, #27
 8008c7a:	2201      	movs	r2, #1
 8008c7c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8008c7e:	78fa      	ldrb	r2, [r7, #3]
 8008c80:	6879      	ldr	r1, [r7, #4]
 8008c82:	4613      	mov	r3, r2
 8008c84:	011b      	lsls	r3, r3, #4
 8008c86:	1a9b      	subs	r3, r3, r2
 8008c88:	009b      	lsls	r3, r3, #2
 8008c8a:	440b      	add	r3, r1
 8008c8c:	334d      	adds	r3, #77	@ 0x4d
 8008c8e:	2203      	movs	r2, #3
 8008c90:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	78fa      	ldrb	r2, [r7, #3]
 8008c98:	4611      	mov	r1, r2
 8008c9a:	4618      	mov	r0, r3
 8008c9c:	f008 fe2c 	bl	80118f8 <USB_HC_Halt>
 8008ca0:	f000 bc02 	b.w	80094a8 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	78fa      	ldrb	r2, [r7, #3]
 8008caa:	4611      	mov	r1, r2
 8008cac:	4618      	mov	r0, r3
 8008cae:	f008 fda6 	bl	80117fe <USB_ReadChInterrupts>
 8008cb2:	4603      	mov	r3, r0
 8008cb4:	f003 0302 	and.w	r3, r3, #2
 8008cb8:	2b02      	cmp	r3, #2
 8008cba:	f040 8305 	bne.w	80092c8 <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8008cbe:	78fb      	ldrb	r3, [r7, #3]
 8008cc0:	015a      	lsls	r2, r3, #5
 8008cc2:	693b      	ldr	r3, [r7, #16]
 8008cc4:	4413      	add	r3, r2
 8008cc6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008cca:	461a      	mov	r2, r3
 8008ccc:	2302      	movs	r3, #2
 8008cce:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8008cd0:	78fa      	ldrb	r2, [r7, #3]
 8008cd2:	6879      	ldr	r1, [r7, #4]
 8008cd4:	4613      	mov	r3, r2
 8008cd6:	011b      	lsls	r3, r3, #4
 8008cd8:	1a9b      	subs	r3, r3, r2
 8008cda:	009b      	lsls	r3, r3, #2
 8008cdc:	440b      	add	r3, r1
 8008cde:	334d      	adds	r3, #77	@ 0x4d
 8008ce0:	781b      	ldrb	r3, [r3, #0]
 8008ce2:	2b01      	cmp	r3, #1
 8008ce4:	d114      	bne.n	8008d10 <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8008ce6:	78fa      	ldrb	r2, [r7, #3]
 8008ce8:	6879      	ldr	r1, [r7, #4]
 8008cea:	4613      	mov	r3, r2
 8008cec:	011b      	lsls	r3, r3, #4
 8008cee:	1a9b      	subs	r3, r3, r2
 8008cf0:	009b      	lsls	r3, r3, #2
 8008cf2:	440b      	add	r3, r1
 8008cf4:	334d      	adds	r3, #77	@ 0x4d
 8008cf6:	2202      	movs	r2, #2
 8008cf8:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8008cfa:	78fa      	ldrb	r2, [r7, #3]
 8008cfc:	6879      	ldr	r1, [r7, #4]
 8008cfe:	4613      	mov	r3, r2
 8008d00:	011b      	lsls	r3, r3, #4
 8008d02:	1a9b      	subs	r3, r3, r2
 8008d04:	009b      	lsls	r3, r3, #2
 8008d06:	440b      	add	r3, r1
 8008d08:	334c      	adds	r3, #76	@ 0x4c
 8008d0a:	2201      	movs	r2, #1
 8008d0c:	701a      	strb	r2, [r3, #0]
 8008d0e:	e2cc      	b.n	80092aa <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8008d10:	78fa      	ldrb	r2, [r7, #3]
 8008d12:	6879      	ldr	r1, [r7, #4]
 8008d14:	4613      	mov	r3, r2
 8008d16:	011b      	lsls	r3, r3, #4
 8008d18:	1a9b      	subs	r3, r3, r2
 8008d1a:	009b      	lsls	r3, r3, #2
 8008d1c:	440b      	add	r3, r1
 8008d1e:	334d      	adds	r3, #77	@ 0x4d
 8008d20:	781b      	ldrb	r3, [r3, #0]
 8008d22:	2b06      	cmp	r3, #6
 8008d24:	d114      	bne.n	8008d50 <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8008d26:	78fa      	ldrb	r2, [r7, #3]
 8008d28:	6879      	ldr	r1, [r7, #4]
 8008d2a:	4613      	mov	r3, r2
 8008d2c:	011b      	lsls	r3, r3, #4
 8008d2e:	1a9b      	subs	r3, r3, r2
 8008d30:	009b      	lsls	r3, r3, #2
 8008d32:	440b      	add	r3, r1
 8008d34:	334d      	adds	r3, #77	@ 0x4d
 8008d36:	2202      	movs	r2, #2
 8008d38:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 8008d3a:	78fa      	ldrb	r2, [r7, #3]
 8008d3c:	6879      	ldr	r1, [r7, #4]
 8008d3e:	4613      	mov	r3, r2
 8008d40:	011b      	lsls	r3, r3, #4
 8008d42:	1a9b      	subs	r3, r3, r2
 8008d44:	009b      	lsls	r3, r3, #2
 8008d46:	440b      	add	r3, r1
 8008d48:	334c      	adds	r3, #76	@ 0x4c
 8008d4a:	2205      	movs	r2, #5
 8008d4c:	701a      	strb	r2, [r3, #0]
 8008d4e:	e2ac      	b.n	80092aa <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8008d50:	78fa      	ldrb	r2, [r7, #3]
 8008d52:	6879      	ldr	r1, [r7, #4]
 8008d54:	4613      	mov	r3, r2
 8008d56:	011b      	lsls	r3, r3, #4
 8008d58:	1a9b      	subs	r3, r3, r2
 8008d5a:	009b      	lsls	r3, r3, #2
 8008d5c:	440b      	add	r3, r1
 8008d5e:	334d      	adds	r3, #77	@ 0x4d
 8008d60:	781b      	ldrb	r3, [r3, #0]
 8008d62:	2b07      	cmp	r3, #7
 8008d64:	d00b      	beq.n	8008d7e <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8008d66:	78fa      	ldrb	r2, [r7, #3]
 8008d68:	6879      	ldr	r1, [r7, #4]
 8008d6a:	4613      	mov	r3, r2
 8008d6c:	011b      	lsls	r3, r3, #4
 8008d6e:	1a9b      	subs	r3, r3, r2
 8008d70:	009b      	lsls	r3, r3, #2
 8008d72:	440b      	add	r3, r1
 8008d74:	334d      	adds	r3, #77	@ 0x4d
 8008d76:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8008d78:	2b09      	cmp	r3, #9
 8008d7a:	f040 80a6 	bne.w	8008eca <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8008d7e:	78fa      	ldrb	r2, [r7, #3]
 8008d80:	6879      	ldr	r1, [r7, #4]
 8008d82:	4613      	mov	r3, r2
 8008d84:	011b      	lsls	r3, r3, #4
 8008d86:	1a9b      	subs	r3, r3, r2
 8008d88:	009b      	lsls	r3, r3, #2
 8008d8a:	440b      	add	r3, r1
 8008d8c:	334d      	adds	r3, #77	@ 0x4d
 8008d8e:	2202      	movs	r2, #2
 8008d90:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8008d92:	78fa      	ldrb	r2, [r7, #3]
 8008d94:	6879      	ldr	r1, [r7, #4]
 8008d96:	4613      	mov	r3, r2
 8008d98:	011b      	lsls	r3, r3, #4
 8008d9a:	1a9b      	subs	r3, r3, r2
 8008d9c:	009b      	lsls	r3, r3, #2
 8008d9e:	440b      	add	r3, r1
 8008da0:	3344      	adds	r3, #68	@ 0x44
 8008da2:	681b      	ldr	r3, [r3, #0]
 8008da4:	1c59      	adds	r1, r3, #1
 8008da6:	6878      	ldr	r0, [r7, #4]
 8008da8:	4613      	mov	r3, r2
 8008daa:	011b      	lsls	r3, r3, #4
 8008dac:	1a9b      	subs	r3, r3, r2
 8008dae:	009b      	lsls	r3, r3, #2
 8008db0:	4403      	add	r3, r0
 8008db2:	3344      	adds	r3, #68	@ 0x44
 8008db4:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8008db6:	78fa      	ldrb	r2, [r7, #3]
 8008db8:	6879      	ldr	r1, [r7, #4]
 8008dba:	4613      	mov	r3, r2
 8008dbc:	011b      	lsls	r3, r3, #4
 8008dbe:	1a9b      	subs	r3, r3, r2
 8008dc0:	009b      	lsls	r3, r3, #2
 8008dc2:	440b      	add	r3, r1
 8008dc4:	3344      	adds	r3, #68	@ 0x44
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	2b02      	cmp	r3, #2
 8008dca:	d943      	bls.n	8008e54 <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8008dcc:	78fa      	ldrb	r2, [r7, #3]
 8008dce:	6879      	ldr	r1, [r7, #4]
 8008dd0:	4613      	mov	r3, r2
 8008dd2:	011b      	lsls	r3, r3, #4
 8008dd4:	1a9b      	subs	r3, r3, r2
 8008dd6:	009b      	lsls	r3, r3, #2
 8008dd8:	440b      	add	r3, r1
 8008dda:	3344      	adds	r3, #68	@ 0x44
 8008ddc:	2200      	movs	r2, #0
 8008dde:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 8008de0:	78fa      	ldrb	r2, [r7, #3]
 8008de2:	6879      	ldr	r1, [r7, #4]
 8008de4:	4613      	mov	r3, r2
 8008de6:	011b      	lsls	r3, r3, #4
 8008de8:	1a9b      	subs	r3, r3, r2
 8008dea:	009b      	lsls	r3, r3, #2
 8008dec:	440b      	add	r3, r1
 8008dee:	331a      	adds	r3, #26
 8008df0:	781b      	ldrb	r3, [r3, #0]
 8008df2:	2b01      	cmp	r3, #1
 8008df4:	d123      	bne.n	8008e3e <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 8008df6:	78fa      	ldrb	r2, [r7, #3]
 8008df8:	6879      	ldr	r1, [r7, #4]
 8008dfa:	4613      	mov	r3, r2
 8008dfc:	011b      	lsls	r3, r3, #4
 8008dfe:	1a9b      	subs	r3, r3, r2
 8008e00:	009b      	lsls	r3, r3, #2
 8008e02:	440b      	add	r3, r1
 8008e04:	331b      	adds	r3, #27
 8008e06:	2200      	movs	r2, #0
 8008e08:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 8008e0a:	78fa      	ldrb	r2, [r7, #3]
 8008e0c:	6879      	ldr	r1, [r7, #4]
 8008e0e:	4613      	mov	r3, r2
 8008e10:	011b      	lsls	r3, r3, #4
 8008e12:	1a9b      	subs	r3, r3, r2
 8008e14:	009b      	lsls	r3, r3, #2
 8008e16:	440b      	add	r3, r1
 8008e18:	331c      	adds	r3, #28
 8008e1a:	2200      	movs	r2, #0
 8008e1c:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8008e1e:	78fb      	ldrb	r3, [r7, #3]
 8008e20:	015a      	lsls	r2, r3, #5
 8008e22:	693b      	ldr	r3, [r7, #16]
 8008e24:	4413      	add	r3, r2
 8008e26:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008e2a:	685b      	ldr	r3, [r3, #4]
 8008e2c:	78fa      	ldrb	r2, [r7, #3]
 8008e2e:	0151      	lsls	r1, r2, #5
 8008e30:	693a      	ldr	r2, [r7, #16]
 8008e32:	440a      	add	r2, r1
 8008e34:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008e38:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008e3c:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 8008e3e:	78fa      	ldrb	r2, [r7, #3]
 8008e40:	6879      	ldr	r1, [r7, #4]
 8008e42:	4613      	mov	r3, r2
 8008e44:	011b      	lsls	r3, r3, #4
 8008e46:	1a9b      	subs	r3, r3, r2
 8008e48:	009b      	lsls	r3, r3, #2
 8008e4a:	440b      	add	r3, r1
 8008e4c:	334c      	adds	r3, #76	@ 0x4c
 8008e4e:	2204      	movs	r2, #4
 8008e50:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8008e52:	e229      	b.n	80092a8 <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8008e54:	78fa      	ldrb	r2, [r7, #3]
 8008e56:	6879      	ldr	r1, [r7, #4]
 8008e58:	4613      	mov	r3, r2
 8008e5a:	011b      	lsls	r3, r3, #4
 8008e5c:	1a9b      	subs	r3, r3, r2
 8008e5e:	009b      	lsls	r3, r3, #2
 8008e60:	440b      	add	r3, r1
 8008e62:	334c      	adds	r3, #76	@ 0x4c
 8008e64:	2202      	movs	r2, #2
 8008e66:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008e68:	78fa      	ldrb	r2, [r7, #3]
 8008e6a:	6879      	ldr	r1, [r7, #4]
 8008e6c:	4613      	mov	r3, r2
 8008e6e:	011b      	lsls	r3, r3, #4
 8008e70:	1a9b      	subs	r3, r3, r2
 8008e72:	009b      	lsls	r3, r3, #2
 8008e74:	440b      	add	r3, r1
 8008e76:	3326      	adds	r3, #38	@ 0x26
 8008e78:	781b      	ldrb	r3, [r3, #0]
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	d00b      	beq.n	8008e96 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8008e7e:	78fa      	ldrb	r2, [r7, #3]
 8008e80:	6879      	ldr	r1, [r7, #4]
 8008e82:	4613      	mov	r3, r2
 8008e84:	011b      	lsls	r3, r3, #4
 8008e86:	1a9b      	subs	r3, r3, r2
 8008e88:	009b      	lsls	r3, r3, #2
 8008e8a:	440b      	add	r3, r1
 8008e8c:	3326      	adds	r3, #38	@ 0x26
 8008e8e:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008e90:	2b02      	cmp	r3, #2
 8008e92:	f040 8209 	bne.w	80092a8 <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8008e96:	78fb      	ldrb	r3, [r7, #3]
 8008e98:	015a      	lsls	r2, r3, #5
 8008e9a:	693b      	ldr	r3, [r7, #16]
 8008e9c:	4413      	add	r3, r2
 8008e9e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8008ea6:	68fb      	ldr	r3, [r7, #12]
 8008ea8:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008eac:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8008eae:	68fb      	ldr	r3, [r7, #12]
 8008eb0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008eb4:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8008eb6:	78fb      	ldrb	r3, [r7, #3]
 8008eb8:	015a      	lsls	r2, r3, #5
 8008eba:	693b      	ldr	r3, [r7, #16]
 8008ebc:	4413      	add	r3, r2
 8008ebe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008ec2:	461a      	mov	r2, r3
 8008ec4:	68fb      	ldr	r3, [r7, #12]
 8008ec6:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8008ec8:	e1ee      	b.n	80092a8 <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8008eca:	78fa      	ldrb	r2, [r7, #3]
 8008ecc:	6879      	ldr	r1, [r7, #4]
 8008ece:	4613      	mov	r3, r2
 8008ed0:	011b      	lsls	r3, r3, #4
 8008ed2:	1a9b      	subs	r3, r3, r2
 8008ed4:	009b      	lsls	r3, r3, #2
 8008ed6:	440b      	add	r3, r1
 8008ed8:	334d      	adds	r3, #77	@ 0x4d
 8008eda:	781b      	ldrb	r3, [r3, #0]
 8008edc:	2b05      	cmp	r3, #5
 8008ede:	f040 80c8 	bne.w	8009072 <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8008ee2:	78fa      	ldrb	r2, [r7, #3]
 8008ee4:	6879      	ldr	r1, [r7, #4]
 8008ee6:	4613      	mov	r3, r2
 8008ee8:	011b      	lsls	r3, r3, #4
 8008eea:	1a9b      	subs	r3, r3, r2
 8008eec:	009b      	lsls	r3, r3, #2
 8008eee:	440b      	add	r3, r1
 8008ef0:	334d      	adds	r3, #77	@ 0x4d
 8008ef2:	2202      	movs	r2, #2
 8008ef4:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8008ef6:	78fa      	ldrb	r2, [r7, #3]
 8008ef8:	6879      	ldr	r1, [r7, #4]
 8008efa:	4613      	mov	r3, r2
 8008efc:	011b      	lsls	r3, r3, #4
 8008efe:	1a9b      	subs	r3, r3, r2
 8008f00:	009b      	lsls	r3, r3, #2
 8008f02:	440b      	add	r3, r1
 8008f04:	331b      	adds	r3, #27
 8008f06:	781b      	ldrb	r3, [r3, #0]
 8008f08:	2b01      	cmp	r3, #1
 8008f0a:	f040 81ce 	bne.w	80092aa <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8008f0e:	78fa      	ldrb	r2, [r7, #3]
 8008f10:	6879      	ldr	r1, [r7, #4]
 8008f12:	4613      	mov	r3, r2
 8008f14:	011b      	lsls	r3, r3, #4
 8008f16:	1a9b      	subs	r3, r3, r2
 8008f18:	009b      	lsls	r3, r3, #2
 8008f1a:	440b      	add	r3, r1
 8008f1c:	3326      	adds	r3, #38	@ 0x26
 8008f1e:	781b      	ldrb	r3, [r3, #0]
 8008f20:	2b03      	cmp	r3, #3
 8008f22:	d16b      	bne.n	8008ffc <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 8008f24:	78fa      	ldrb	r2, [r7, #3]
 8008f26:	6879      	ldr	r1, [r7, #4]
 8008f28:	4613      	mov	r3, r2
 8008f2a:	011b      	lsls	r3, r3, #4
 8008f2c:	1a9b      	subs	r3, r3, r2
 8008f2e:	009b      	lsls	r3, r3, #2
 8008f30:	440b      	add	r3, r1
 8008f32:	3348      	adds	r3, #72	@ 0x48
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	1c59      	adds	r1, r3, #1
 8008f38:	6878      	ldr	r0, [r7, #4]
 8008f3a:	4613      	mov	r3, r2
 8008f3c:	011b      	lsls	r3, r3, #4
 8008f3e:	1a9b      	subs	r3, r3, r2
 8008f40:	009b      	lsls	r3, r3, #2
 8008f42:	4403      	add	r3, r0
 8008f44:	3348      	adds	r3, #72	@ 0x48
 8008f46:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 8008f48:	78fa      	ldrb	r2, [r7, #3]
 8008f4a:	6879      	ldr	r1, [r7, #4]
 8008f4c:	4613      	mov	r3, r2
 8008f4e:	011b      	lsls	r3, r3, #4
 8008f50:	1a9b      	subs	r3, r3, r2
 8008f52:	009b      	lsls	r3, r3, #2
 8008f54:	440b      	add	r3, r1
 8008f56:	3348      	adds	r3, #72	@ 0x48
 8008f58:	681b      	ldr	r3, [r3, #0]
 8008f5a:	2b02      	cmp	r3, #2
 8008f5c:	d943      	bls.n	8008fe6 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 8008f5e:	78fa      	ldrb	r2, [r7, #3]
 8008f60:	6879      	ldr	r1, [r7, #4]
 8008f62:	4613      	mov	r3, r2
 8008f64:	011b      	lsls	r3, r3, #4
 8008f66:	1a9b      	subs	r3, r3, r2
 8008f68:	009b      	lsls	r3, r3, #2
 8008f6a:	440b      	add	r3, r1
 8008f6c:	3348      	adds	r3, #72	@ 0x48
 8008f6e:	2200      	movs	r2, #0
 8008f70:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 8008f72:	78fa      	ldrb	r2, [r7, #3]
 8008f74:	6879      	ldr	r1, [r7, #4]
 8008f76:	4613      	mov	r3, r2
 8008f78:	011b      	lsls	r3, r3, #4
 8008f7a:	1a9b      	subs	r3, r3, r2
 8008f7c:	009b      	lsls	r3, r3, #2
 8008f7e:	440b      	add	r3, r1
 8008f80:	331b      	adds	r3, #27
 8008f82:	2200      	movs	r2, #0
 8008f84:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 8008f86:	78fa      	ldrb	r2, [r7, #3]
 8008f88:	6879      	ldr	r1, [r7, #4]
 8008f8a:	4613      	mov	r3, r2
 8008f8c:	011b      	lsls	r3, r3, #4
 8008f8e:	1a9b      	subs	r3, r3, r2
 8008f90:	009b      	lsls	r3, r3, #2
 8008f92:	440b      	add	r3, r1
 8008f94:	3344      	adds	r3, #68	@ 0x44
 8008f96:	681b      	ldr	r3, [r3, #0]
 8008f98:	2b02      	cmp	r3, #2
 8008f9a:	d809      	bhi.n	8008fb0 <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 8008f9c:	78fa      	ldrb	r2, [r7, #3]
 8008f9e:	6879      	ldr	r1, [r7, #4]
 8008fa0:	4613      	mov	r3, r2
 8008fa2:	011b      	lsls	r3, r3, #4
 8008fa4:	1a9b      	subs	r3, r3, r2
 8008fa6:	009b      	lsls	r3, r3, #2
 8008fa8:	440b      	add	r3, r1
 8008faa:	331c      	adds	r3, #28
 8008fac:	2201      	movs	r2, #1
 8008fae:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8008fb0:	78fb      	ldrb	r3, [r7, #3]
 8008fb2:	015a      	lsls	r2, r3, #5
 8008fb4:	693b      	ldr	r3, [r7, #16]
 8008fb6:	4413      	add	r3, r2
 8008fb8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008fbc:	685b      	ldr	r3, [r3, #4]
 8008fbe:	78fa      	ldrb	r2, [r7, #3]
 8008fc0:	0151      	lsls	r1, r2, #5
 8008fc2:	693a      	ldr	r2, [r7, #16]
 8008fc4:	440a      	add	r2, r1
 8008fc6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008fca:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008fce:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 8008fd0:	78fa      	ldrb	r2, [r7, #3]
 8008fd2:	6879      	ldr	r1, [r7, #4]
 8008fd4:	4613      	mov	r3, r2
 8008fd6:	011b      	lsls	r3, r3, #4
 8008fd8:	1a9b      	subs	r3, r3, r2
 8008fda:	009b      	lsls	r3, r3, #2
 8008fdc:	440b      	add	r3, r1
 8008fde:	334c      	adds	r3, #76	@ 0x4c
 8008fe0:	2204      	movs	r2, #4
 8008fe2:	701a      	strb	r2, [r3, #0]
 8008fe4:	e014      	b.n	8009010 <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8008fe6:	78fa      	ldrb	r2, [r7, #3]
 8008fe8:	6879      	ldr	r1, [r7, #4]
 8008fea:	4613      	mov	r3, r2
 8008fec:	011b      	lsls	r3, r3, #4
 8008fee:	1a9b      	subs	r3, r3, r2
 8008ff0:	009b      	lsls	r3, r3, #2
 8008ff2:	440b      	add	r3, r1
 8008ff4:	334c      	adds	r3, #76	@ 0x4c
 8008ff6:	2202      	movs	r2, #2
 8008ff8:	701a      	strb	r2, [r3, #0]
 8008ffa:	e009      	b.n	8009010 <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8008ffc:	78fa      	ldrb	r2, [r7, #3]
 8008ffe:	6879      	ldr	r1, [r7, #4]
 8009000:	4613      	mov	r3, r2
 8009002:	011b      	lsls	r3, r3, #4
 8009004:	1a9b      	subs	r3, r3, r2
 8009006:	009b      	lsls	r3, r3, #2
 8009008:	440b      	add	r3, r1
 800900a:	334c      	adds	r3, #76	@ 0x4c
 800900c:	2202      	movs	r2, #2
 800900e:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8009010:	78fa      	ldrb	r2, [r7, #3]
 8009012:	6879      	ldr	r1, [r7, #4]
 8009014:	4613      	mov	r3, r2
 8009016:	011b      	lsls	r3, r3, #4
 8009018:	1a9b      	subs	r3, r3, r2
 800901a:	009b      	lsls	r3, r3, #2
 800901c:	440b      	add	r3, r1
 800901e:	3326      	adds	r3, #38	@ 0x26
 8009020:	781b      	ldrb	r3, [r3, #0]
 8009022:	2b00      	cmp	r3, #0
 8009024:	d00b      	beq.n	800903e <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8009026:	78fa      	ldrb	r2, [r7, #3]
 8009028:	6879      	ldr	r1, [r7, #4]
 800902a:	4613      	mov	r3, r2
 800902c:	011b      	lsls	r3, r3, #4
 800902e:	1a9b      	subs	r3, r3, r2
 8009030:	009b      	lsls	r3, r3, #2
 8009032:	440b      	add	r3, r1
 8009034:	3326      	adds	r3, #38	@ 0x26
 8009036:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8009038:	2b02      	cmp	r3, #2
 800903a:	f040 8136 	bne.w	80092aa <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 800903e:	78fb      	ldrb	r3, [r7, #3]
 8009040:	015a      	lsls	r2, r3, #5
 8009042:	693b      	ldr	r3, [r7, #16]
 8009044:	4413      	add	r3, r2
 8009046:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800904e:	68fb      	ldr	r3, [r7, #12]
 8009050:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8009054:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8009056:	68fb      	ldr	r3, [r7, #12]
 8009058:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800905c:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 800905e:	78fb      	ldrb	r3, [r7, #3]
 8009060:	015a      	lsls	r2, r3, #5
 8009062:	693b      	ldr	r3, [r7, #16]
 8009064:	4413      	add	r3, r2
 8009066:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800906a:	461a      	mov	r2, r3
 800906c:	68fb      	ldr	r3, [r7, #12]
 800906e:	6013      	str	r3, [r2, #0]
 8009070:	e11b      	b.n	80092aa <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8009072:	78fa      	ldrb	r2, [r7, #3]
 8009074:	6879      	ldr	r1, [r7, #4]
 8009076:	4613      	mov	r3, r2
 8009078:	011b      	lsls	r3, r3, #4
 800907a:	1a9b      	subs	r3, r3, r2
 800907c:	009b      	lsls	r3, r3, #2
 800907e:	440b      	add	r3, r1
 8009080:	334d      	adds	r3, #77	@ 0x4d
 8009082:	781b      	ldrb	r3, [r3, #0]
 8009084:	2b03      	cmp	r3, #3
 8009086:	f040 8081 	bne.w	800918c <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800908a:	78fa      	ldrb	r2, [r7, #3]
 800908c:	6879      	ldr	r1, [r7, #4]
 800908e:	4613      	mov	r3, r2
 8009090:	011b      	lsls	r3, r3, #4
 8009092:	1a9b      	subs	r3, r3, r2
 8009094:	009b      	lsls	r3, r3, #2
 8009096:	440b      	add	r3, r1
 8009098:	334d      	adds	r3, #77	@ 0x4d
 800909a:	2202      	movs	r2, #2
 800909c:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 800909e:	78fa      	ldrb	r2, [r7, #3]
 80090a0:	6879      	ldr	r1, [r7, #4]
 80090a2:	4613      	mov	r3, r2
 80090a4:	011b      	lsls	r3, r3, #4
 80090a6:	1a9b      	subs	r3, r3, r2
 80090a8:	009b      	lsls	r3, r3, #2
 80090aa:	440b      	add	r3, r1
 80090ac:	331b      	adds	r3, #27
 80090ae:	781b      	ldrb	r3, [r3, #0]
 80090b0:	2b01      	cmp	r3, #1
 80090b2:	f040 80fa 	bne.w	80092aa <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80090b6:	78fa      	ldrb	r2, [r7, #3]
 80090b8:	6879      	ldr	r1, [r7, #4]
 80090ba:	4613      	mov	r3, r2
 80090bc:	011b      	lsls	r3, r3, #4
 80090be:	1a9b      	subs	r3, r3, r2
 80090c0:	009b      	lsls	r3, r3, #2
 80090c2:	440b      	add	r3, r1
 80090c4:	334c      	adds	r3, #76	@ 0x4c
 80090c6:	2202      	movs	r2, #2
 80090c8:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 80090ca:	78fb      	ldrb	r3, [r7, #3]
 80090cc:	015a      	lsls	r2, r3, #5
 80090ce:	693b      	ldr	r3, [r7, #16]
 80090d0:	4413      	add	r3, r2
 80090d2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80090d6:	685b      	ldr	r3, [r3, #4]
 80090d8:	78fa      	ldrb	r2, [r7, #3]
 80090da:	0151      	lsls	r1, r2, #5
 80090dc:	693a      	ldr	r2, [r7, #16]
 80090de:	440a      	add	r2, r1
 80090e0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80090e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80090e8:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 80090ea:	78fb      	ldrb	r3, [r7, #3]
 80090ec:	015a      	lsls	r2, r3, #5
 80090ee:	693b      	ldr	r3, [r7, #16]
 80090f0:	4413      	add	r3, r2
 80090f2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80090f6:	68db      	ldr	r3, [r3, #12]
 80090f8:	78fa      	ldrb	r2, [r7, #3]
 80090fa:	0151      	lsls	r1, r2, #5
 80090fc:	693a      	ldr	r2, [r7, #16]
 80090fe:	440a      	add	r2, r1
 8009100:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009104:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009108:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 800910a:	78fb      	ldrb	r3, [r7, #3]
 800910c:	015a      	lsls	r2, r3, #5
 800910e:	693b      	ldr	r3, [r7, #16]
 8009110:	4413      	add	r3, r2
 8009112:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009116:	68db      	ldr	r3, [r3, #12]
 8009118:	78fa      	ldrb	r2, [r7, #3]
 800911a:	0151      	lsls	r1, r2, #5
 800911c:	693a      	ldr	r2, [r7, #16]
 800911e:	440a      	add	r2, r1
 8009120:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009124:	f023 0320 	bic.w	r3, r3, #32
 8009128:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800912a:	78fa      	ldrb	r2, [r7, #3]
 800912c:	6879      	ldr	r1, [r7, #4]
 800912e:	4613      	mov	r3, r2
 8009130:	011b      	lsls	r3, r3, #4
 8009132:	1a9b      	subs	r3, r3, r2
 8009134:	009b      	lsls	r3, r3, #2
 8009136:	440b      	add	r3, r1
 8009138:	3326      	adds	r3, #38	@ 0x26
 800913a:	781b      	ldrb	r3, [r3, #0]
 800913c:	2b00      	cmp	r3, #0
 800913e:	d00b      	beq.n	8009158 <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8009140:	78fa      	ldrb	r2, [r7, #3]
 8009142:	6879      	ldr	r1, [r7, #4]
 8009144:	4613      	mov	r3, r2
 8009146:	011b      	lsls	r3, r3, #4
 8009148:	1a9b      	subs	r3, r3, r2
 800914a:	009b      	lsls	r3, r3, #2
 800914c:	440b      	add	r3, r1
 800914e:	3326      	adds	r3, #38	@ 0x26
 8009150:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8009152:	2b02      	cmp	r3, #2
 8009154:	f040 80a9 	bne.w	80092aa <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8009158:	78fb      	ldrb	r3, [r7, #3]
 800915a:	015a      	lsls	r2, r3, #5
 800915c:	693b      	ldr	r3, [r7, #16]
 800915e:	4413      	add	r3, r2
 8009160:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800916e:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8009170:	68fb      	ldr	r3, [r7, #12]
 8009172:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009176:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8009178:	78fb      	ldrb	r3, [r7, #3]
 800917a:	015a      	lsls	r2, r3, #5
 800917c:	693b      	ldr	r3, [r7, #16]
 800917e:	4413      	add	r3, r2
 8009180:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009184:	461a      	mov	r2, r3
 8009186:	68fb      	ldr	r3, [r7, #12]
 8009188:	6013      	str	r3, [r2, #0]
 800918a:	e08e      	b.n	80092aa <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 800918c:	78fa      	ldrb	r2, [r7, #3]
 800918e:	6879      	ldr	r1, [r7, #4]
 8009190:	4613      	mov	r3, r2
 8009192:	011b      	lsls	r3, r3, #4
 8009194:	1a9b      	subs	r3, r3, r2
 8009196:	009b      	lsls	r3, r3, #2
 8009198:	440b      	add	r3, r1
 800919a:	334d      	adds	r3, #77	@ 0x4d
 800919c:	781b      	ldrb	r3, [r3, #0]
 800919e:	2b04      	cmp	r3, #4
 80091a0:	d143      	bne.n	800922a <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80091a2:	78fa      	ldrb	r2, [r7, #3]
 80091a4:	6879      	ldr	r1, [r7, #4]
 80091a6:	4613      	mov	r3, r2
 80091a8:	011b      	lsls	r3, r3, #4
 80091aa:	1a9b      	subs	r3, r3, r2
 80091ac:	009b      	lsls	r3, r3, #2
 80091ae:	440b      	add	r3, r1
 80091b0:	334d      	adds	r3, #77	@ 0x4d
 80091b2:	2202      	movs	r2, #2
 80091b4:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80091b6:	78fa      	ldrb	r2, [r7, #3]
 80091b8:	6879      	ldr	r1, [r7, #4]
 80091ba:	4613      	mov	r3, r2
 80091bc:	011b      	lsls	r3, r3, #4
 80091be:	1a9b      	subs	r3, r3, r2
 80091c0:	009b      	lsls	r3, r3, #2
 80091c2:	440b      	add	r3, r1
 80091c4:	334c      	adds	r3, #76	@ 0x4c
 80091c6:	2202      	movs	r2, #2
 80091c8:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80091ca:	78fa      	ldrb	r2, [r7, #3]
 80091cc:	6879      	ldr	r1, [r7, #4]
 80091ce:	4613      	mov	r3, r2
 80091d0:	011b      	lsls	r3, r3, #4
 80091d2:	1a9b      	subs	r3, r3, r2
 80091d4:	009b      	lsls	r3, r3, #2
 80091d6:	440b      	add	r3, r1
 80091d8:	3326      	adds	r3, #38	@ 0x26
 80091da:	781b      	ldrb	r3, [r3, #0]
 80091dc:	2b00      	cmp	r3, #0
 80091de:	d00a      	beq.n	80091f6 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80091e0:	78fa      	ldrb	r2, [r7, #3]
 80091e2:	6879      	ldr	r1, [r7, #4]
 80091e4:	4613      	mov	r3, r2
 80091e6:	011b      	lsls	r3, r3, #4
 80091e8:	1a9b      	subs	r3, r3, r2
 80091ea:	009b      	lsls	r3, r3, #2
 80091ec:	440b      	add	r3, r1
 80091ee:	3326      	adds	r3, #38	@ 0x26
 80091f0:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80091f2:	2b02      	cmp	r3, #2
 80091f4:	d159      	bne.n	80092aa <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80091f6:	78fb      	ldrb	r3, [r7, #3]
 80091f8:	015a      	lsls	r2, r3, #5
 80091fa:	693b      	ldr	r3, [r7, #16]
 80091fc:	4413      	add	r3, r2
 80091fe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009202:	681b      	ldr	r3, [r3, #0]
 8009204:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8009206:	68fb      	ldr	r3, [r7, #12]
 8009208:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800920c:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 800920e:	68fb      	ldr	r3, [r7, #12]
 8009210:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009214:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8009216:	78fb      	ldrb	r3, [r7, #3]
 8009218:	015a      	lsls	r2, r3, #5
 800921a:	693b      	ldr	r3, [r7, #16]
 800921c:	4413      	add	r3, r2
 800921e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009222:	461a      	mov	r2, r3
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	6013      	str	r3, [r2, #0]
 8009228:	e03f      	b.n	80092aa <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 800922a:	78fa      	ldrb	r2, [r7, #3]
 800922c:	6879      	ldr	r1, [r7, #4]
 800922e:	4613      	mov	r3, r2
 8009230:	011b      	lsls	r3, r3, #4
 8009232:	1a9b      	subs	r3, r3, r2
 8009234:	009b      	lsls	r3, r3, #2
 8009236:	440b      	add	r3, r1
 8009238:	334d      	adds	r3, #77	@ 0x4d
 800923a:	781b      	ldrb	r3, [r3, #0]
 800923c:	2b08      	cmp	r3, #8
 800923e:	d126      	bne.n	800928e <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8009240:	78fa      	ldrb	r2, [r7, #3]
 8009242:	6879      	ldr	r1, [r7, #4]
 8009244:	4613      	mov	r3, r2
 8009246:	011b      	lsls	r3, r3, #4
 8009248:	1a9b      	subs	r3, r3, r2
 800924a:	009b      	lsls	r3, r3, #2
 800924c:	440b      	add	r3, r1
 800924e:	334d      	adds	r3, #77	@ 0x4d
 8009250:	2202      	movs	r2, #2
 8009252:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8009254:	78fa      	ldrb	r2, [r7, #3]
 8009256:	6879      	ldr	r1, [r7, #4]
 8009258:	4613      	mov	r3, r2
 800925a:	011b      	lsls	r3, r3, #4
 800925c:	1a9b      	subs	r3, r3, r2
 800925e:	009b      	lsls	r3, r3, #2
 8009260:	440b      	add	r3, r1
 8009262:	3344      	adds	r3, #68	@ 0x44
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	1c59      	adds	r1, r3, #1
 8009268:	6878      	ldr	r0, [r7, #4]
 800926a:	4613      	mov	r3, r2
 800926c:	011b      	lsls	r3, r3, #4
 800926e:	1a9b      	subs	r3, r3, r2
 8009270:	009b      	lsls	r3, r3, #2
 8009272:	4403      	add	r3, r0
 8009274:	3344      	adds	r3, #68	@ 0x44
 8009276:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 8009278:	78fa      	ldrb	r2, [r7, #3]
 800927a:	6879      	ldr	r1, [r7, #4]
 800927c:	4613      	mov	r3, r2
 800927e:	011b      	lsls	r3, r3, #4
 8009280:	1a9b      	subs	r3, r3, r2
 8009282:	009b      	lsls	r3, r3, #2
 8009284:	440b      	add	r3, r1
 8009286:	334c      	adds	r3, #76	@ 0x4c
 8009288:	2204      	movs	r2, #4
 800928a:	701a      	strb	r2, [r3, #0]
 800928c:	e00d      	b.n	80092aa <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 800928e:	78fa      	ldrb	r2, [r7, #3]
 8009290:	6879      	ldr	r1, [r7, #4]
 8009292:	4613      	mov	r3, r2
 8009294:	011b      	lsls	r3, r3, #4
 8009296:	1a9b      	subs	r3, r3, r2
 8009298:	009b      	lsls	r3, r3, #2
 800929a:	440b      	add	r3, r1
 800929c:	334d      	adds	r3, #77	@ 0x4d
 800929e:	781b      	ldrb	r3, [r3, #0]
 80092a0:	2b02      	cmp	r3, #2
 80092a2:	f000 8100 	beq.w	80094a6 <HCD_HC_IN_IRQHandler+0xcca>
 80092a6:	e000      	b.n	80092aa <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80092a8:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80092aa:	78fa      	ldrb	r2, [r7, #3]
 80092ac:	6879      	ldr	r1, [r7, #4]
 80092ae:	4613      	mov	r3, r2
 80092b0:	011b      	lsls	r3, r3, #4
 80092b2:	1a9b      	subs	r3, r3, r2
 80092b4:	009b      	lsls	r3, r3, #2
 80092b6:	440b      	add	r3, r1
 80092b8:	334c      	adds	r3, #76	@ 0x4c
 80092ba:	781a      	ldrb	r2, [r3, #0]
 80092bc:	78fb      	ldrb	r3, [r7, #3]
 80092be:	4619      	mov	r1, r3
 80092c0:	6878      	ldr	r0, [r7, #4]
 80092c2:	f00e f9c9 	bl	8017658 <HAL_HCD_HC_NotifyURBChange_Callback>
 80092c6:	e0ef      	b.n	80094a8 <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	78fa      	ldrb	r2, [r7, #3]
 80092ce:	4611      	mov	r1, r2
 80092d0:	4618      	mov	r0, r3
 80092d2:	f008 fa94 	bl	80117fe <USB_ReadChInterrupts>
 80092d6:	4603      	mov	r3, r0
 80092d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80092dc:	2b40      	cmp	r3, #64	@ 0x40
 80092de:	d12f      	bne.n	8009340 <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80092e0:	78fb      	ldrb	r3, [r7, #3]
 80092e2:	015a      	lsls	r2, r3, #5
 80092e4:	693b      	ldr	r3, [r7, #16]
 80092e6:	4413      	add	r3, r2
 80092e8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80092ec:	461a      	mov	r2, r3
 80092ee:	2340      	movs	r3, #64	@ 0x40
 80092f0:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 80092f2:	78fa      	ldrb	r2, [r7, #3]
 80092f4:	6879      	ldr	r1, [r7, #4]
 80092f6:	4613      	mov	r3, r2
 80092f8:	011b      	lsls	r3, r3, #4
 80092fa:	1a9b      	subs	r3, r3, r2
 80092fc:	009b      	lsls	r3, r3, #2
 80092fe:	440b      	add	r3, r1
 8009300:	334d      	adds	r3, #77	@ 0x4d
 8009302:	2205      	movs	r2, #5
 8009304:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8009306:	78fa      	ldrb	r2, [r7, #3]
 8009308:	6879      	ldr	r1, [r7, #4]
 800930a:	4613      	mov	r3, r2
 800930c:	011b      	lsls	r3, r3, #4
 800930e:	1a9b      	subs	r3, r3, r2
 8009310:	009b      	lsls	r3, r3, #2
 8009312:	440b      	add	r3, r1
 8009314:	331a      	adds	r3, #26
 8009316:	781b      	ldrb	r3, [r3, #0]
 8009318:	2b00      	cmp	r3, #0
 800931a:	d109      	bne.n	8009330 <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 800931c:	78fa      	ldrb	r2, [r7, #3]
 800931e:	6879      	ldr	r1, [r7, #4]
 8009320:	4613      	mov	r3, r2
 8009322:	011b      	lsls	r3, r3, #4
 8009324:	1a9b      	subs	r3, r3, r2
 8009326:	009b      	lsls	r3, r3, #2
 8009328:	440b      	add	r3, r1
 800932a:	3344      	adds	r3, #68	@ 0x44
 800932c:	2200      	movs	r2, #0
 800932e:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	78fa      	ldrb	r2, [r7, #3]
 8009336:	4611      	mov	r1, r2
 8009338:	4618      	mov	r0, r3
 800933a:	f008 fadd 	bl	80118f8 <USB_HC_Halt>
 800933e:	e0b3      	b.n	80094a8 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	681b      	ldr	r3, [r3, #0]
 8009344:	78fa      	ldrb	r2, [r7, #3]
 8009346:	4611      	mov	r1, r2
 8009348:	4618      	mov	r0, r3
 800934a:	f008 fa58 	bl	80117fe <USB_ReadChInterrupts>
 800934e:	4603      	mov	r3, r0
 8009350:	f003 0310 	and.w	r3, r3, #16
 8009354:	2b10      	cmp	r3, #16
 8009356:	f040 80a7 	bne.w	80094a8 <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 800935a:	78fa      	ldrb	r2, [r7, #3]
 800935c:	6879      	ldr	r1, [r7, #4]
 800935e:	4613      	mov	r3, r2
 8009360:	011b      	lsls	r3, r3, #4
 8009362:	1a9b      	subs	r3, r3, r2
 8009364:	009b      	lsls	r3, r3, #2
 8009366:	440b      	add	r3, r1
 8009368:	3326      	adds	r3, #38	@ 0x26
 800936a:	781b      	ldrb	r3, [r3, #0]
 800936c:	2b03      	cmp	r3, #3
 800936e:	d11b      	bne.n	80093a8 <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8009370:	78fa      	ldrb	r2, [r7, #3]
 8009372:	6879      	ldr	r1, [r7, #4]
 8009374:	4613      	mov	r3, r2
 8009376:	011b      	lsls	r3, r3, #4
 8009378:	1a9b      	subs	r3, r3, r2
 800937a:	009b      	lsls	r3, r3, #2
 800937c:	440b      	add	r3, r1
 800937e:	3344      	adds	r3, #68	@ 0x44
 8009380:	2200      	movs	r2, #0
 8009382:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 8009384:	78fa      	ldrb	r2, [r7, #3]
 8009386:	6879      	ldr	r1, [r7, #4]
 8009388:	4613      	mov	r3, r2
 800938a:	011b      	lsls	r3, r3, #4
 800938c:	1a9b      	subs	r3, r3, r2
 800938e:	009b      	lsls	r3, r3, #2
 8009390:	440b      	add	r3, r1
 8009392:	334d      	adds	r3, #77	@ 0x4d
 8009394:	2204      	movs	r2, #4
 8009396:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	681b      	ldr	r3, [r3, #0]
 800939c:	78fa      	ldrb	r2, [r7, #3]
 800939e:	4611      	mov	r1, r2
 80093a0:	4618      	mov	r0, r3
 80093a2:	f008 faa9 	bl	80118f8 <USB_HC_Halt>
 80093a6:	e03f      	b.n	8009428 <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80093a8:	78fa      	ldrb	r2, [r7, #3]
 80093aa:	6879      	ldr	r1, [r7, #4]
 80093ac:	4613      	mov	r3, r2
 80093ae:	011b      	lsls	r3, r3, #4
 80093b0:	1a9b      	subs	r3, r3, r2
 80093b2:	009b      	lsls	r3, r3, #2
 80093b4:	440b      	add	r3, r1
 80093b6:	3326      	adds	r3, #38	@ 0x26
 80093b8:	781b      	ldrb	r3, [r3, #0]
 80093ba:	2b00      	cmp	r3, #0
 80093bc:	d00a      	beq.n	80093d4 <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80093be:	78fa      	ldrb	r2, [r7, #3]
 80093c0:	6879      	ldr	r1, [r7, #4]
 80093c2:	4613      	mov	r3, r2
 80093c4:	011b      	lsls	r3, r3, #4
 80093c6:	1a9b      	subs	r3, r3, r2
 80093c8:	009b      	lsls	r3, r3, #2
 80093ca:	440b      	add	r3, r1
 80093cc:	3326      	adds	r3, #38	@ 0x26
 80093ce:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80093d0:	2b02      	cmp	r3, #2
 80093d2:	d129      	bne.n	8009428 <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 80093d4:	78fa      	ldrb	r2, [r7, #3]
 80093d6:	6879      	ldr	r1, [r7, #4]
 80093d8:	4613      	mov	r3, r2
 80093da:	011b      	lsls	r3, r3, #4
 80093dc:	1a9b      	subs	r3, r3, r2
 80093de:	009b      	lsls	r3, r3, #2
 80093e0:	440b      	add	r3, r1
 80093e2:	3344      	adds	r3, #68	@ 0x44
 80093e4:	2200      	movs	r2, #0
 80093e6:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	799b      	ldrb	r3, [r3, #6]
 80093ec:	2b00      	cmp	r3, #0
 80093ee:	d00a      	beq.n	8009406 <HCD_HC_IN_IRQHandler+0xc2a>
 80093f0:	78fa      	ldrb	r2, [r7, #3]
 80093f2:	6879      	ldr	r1, [r7, #4]
 80093f4:	4613      	mov	r3, r2
 80093f6:	011b      	lsls	r3, r3, #4
 80093f8:	1a9b      	subs	r3, r3, r2
 80093fa:	009b      	lsls	r3, r3, #2
 80093fc:	440b      	add	r3, r1
 80093fe:	331b      	adds	r3, #27
 8009400:	781b      	ldrb	r3, [r3, #0]
 8009402:	2b01      	cmp	r3, #1
 8009404:	d110      	bne.n	8009428 <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 8009406:	78fa      	ldrb	r2, [r7, #3]
 8009408:	6879      	ldr	r1, [r7, #4]
 800940a:	4613      	mov	r3, r2
 800940c:	011b      	lsls	r3, r3, #4
 800940e:	1a9b      	subs	r3, r3, r2
 8009410:	009b      	lsls	r3, r3, #2
 8009412:	440b      	add	r3, r1
 8009414:	334d      	adds	r3, #77	@ 0x4d
 8009416:	2204      	movs	r2, #4
 8009418:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	681b      	ldr	r3, [r3, #0]
 800941e:	78fa      	ldrb	r2, [r7, #3]
 8009420:	4611      	mov	r1, r2
 8009422:	4618      	mov	r0, r3
 8009424:	f008 fa68 	bl	80118f8 <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 8009428:	78fa      	ldrb	r2, [r7, #3]
 800942a:	6879      	ldr	r1, [r7, #4]
 800942c:	4613      	mov	r3, r2
 800942e:	011b      	lsls	r3, r3, #4
 8009430:	1a9b      	subs	r3, r3, r2
 8009432:	009b      	lsls	r3, r3, #2
 8009434:	440b      	add	r3, r1
 8009436:	331b      	adds	r3, #27
 8009438:	781b      	ldrb	r3, [r3, #0]
 800943a:	2b01      	cmp	r3, #1
 800943c:	d129      	bne.n	8009492 <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 800943e:	78fa      	ldrb	r2, [r7, #3]
 8009440:	6879      	ldr	r1, [r7, #4]
 8009442:	4613      	mov	r3, r2
 8009444:	011b      	lsls	r3, r3, #4
 8009446:	1a9b      	subs	r3, r3, r2
 8009448:	009b      	lsls	r3, r3, #2
 800944a:	440b      	add	r3, r1
 800944c:	331b      	adds	r3, #27
 800944e:	2200      	movs	r2, #0
 8009450:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8009452:	78fb      	ldrb	r3, [r7, #3]
 8009454:	015a      	lsls	r2, r3, #5
 8009456:	693b      	ldr	r3, [r7, #16]
 8009458:	4413      	add	r3, r2
 800945a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800945e:	685b      	ldr	r3, [r3, #4]
 8009460:	78fa      	ldrb	r2, [r7, #3]
 8009462:	0151      	lsls	r1, r2, #5
 8009464:	693a      	ldr	r2, [r7, #16]
 8009466:	440a      	add	r2, r1
 8009468:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800946c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009470:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 8009472:	78fb      	ldrb	r3, [r7, #3]
 8009474:	015a      	lsls	r2, r3, #5
 8009476:	693b      	ldr	r3, [r7, #16]
 8009478:	4413      	add	r3, r2
 800947a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800947e:	68db      	ldr	r3, [r3, #12]
 8009480:	78fa      	ldrb	r2, [r7, #3]
 8009482:	0151      	lsls	r1, r2, #5
 8009484:	693a      	ldr	r2, [r7, #16]
 8009486:	440a      	add	r2, r1
 8009488:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800948c:	f043 0320 	orr.w	r3, r3, #32
 8009490:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8009492:	78fb      	ldrb	r3, [r7, #3]
 8009494:	015a      	lsls	r2, r3, #5
 8009496:	693b      	ldr	r3, [r7, #16]
 8009498:	4413      	add	r3, r2
 800949a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800949e:	461a      	mov	r2, r3
 80094a0:	2310      	movs	r3, #16
 80094a2:	6093      	str	r3, [r2, #8]
 80094a4:	e000      	b.n	80094a8 <HCD_HC_IN_IRQHandler+0xccc>
        return;
 80094a6:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 80094a8:	3718      	adds	r7, #24
 80094aa:	46bd      	mov	sp, r7
 80094ac:	bd80      	pop	{r7, pc}

080094ae <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80094ae:	b580      	push	{r7, lr}
 80094b0:	b086      	sub	sp, #24
 80094b2:	af00      	add	r7, sp, #0
 80094b4:	6078      	str	r0, [r7, #4]
 80094b6:	460b      	mov	r3, r1
 80094b8:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	681b      	ldr	r3, [r3, #0]
 80094be:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80094c0:	697b      	ldr	r3, [r7, #20]
 80094c2:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	681b      	ldr	r3, [r3, #0]
 80094c8:	78fa      	ldrb	r2, [r7, #3]
 80094ca:	4611      	mov	r1, r2
 80094cc:	4618      	mov	r0, r3
 80094ce:	f008 f996 	bl	80117fe <USB_ReadChInterrupts>
 80094d2:	4603      	mov	r3, r0
 80094d4:	f003 0304 	and.w	r3, r3, #4
 80094d8:	2b04      	cmp	r3, #4
 80094da:	d11b      	bne.n	8009514 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 80094dc:	78fb      	ldrb	r3, [r7, #3]
 80094de:	015a      	lsls	r2, r3, #5
 80094e0:	693b      	ldr	r3, [r7, #16]
 80094e2:	4413      	add	r3, r2
 80094e4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80094e8:	461a      	mov	r2, r3
 80094ea:	2304      	movs	r3, #4
 80094ec:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 80094ee:	78fa      	ldrb	r2, [r7, #3]
 80094f0:	6879      	ldr	r1, [r7, #4]
 80094f2:	4613      	mov	r3, r2
 80094f4:	011b      	lsls	r3, r3, #4
 80094f6:	1a9b      	subs	r3, r3, r2
 80094f8:	009b      	lsls	r3, r3, #2
 80094fa:	440b      	add	r3, r1
 80094fc:	334d      	adds	r3, #77	@ 0x4d
 80094fe:	2207      	movs	r2, #7
 8009500:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	681b      	ldr	r3, [r3, #0]
 8009506:	78fa      	ldrb	r2, [r7, #3]
 8009508:	4611      	mov	r1, r2
 800950a:	4618      	mov	r0, r3
 800950c:	f008 f9f4 	bl	80118f8 <USB_HC_Halt>
 8009510:	f000 bc89 	b.w	8009e26 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	78fa      	ldrb	r2, [r7, #3]
 800951a:	4611      	mov	r1, r2
 800951c:	4618      	mov	r0, r3
 800951e:	f008 f96e 	bl	80117fe <USB_ReadChInterrupts>
 8009522:	4603      	mov	r3, r0
 8009524:	f003 0320 	and.w	r3, r3, #32
 8009528:	2b20      	cmp	r3, #32
 800952a:	f040 8082 	bne.w	8009632 <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 800952e:	78fb      	ldrb	r3, [r7, #3]
 8009530:	015a      	lsls	r2, r3, #5
 8009532:	693b      	ldr	r3, [r7, #16]
 8009534:	4413      	add	r3, r2
 8009536:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800953a:	461a      	mov	r2, r3
 800953c:	2320      	movs	r3, #32
 800953e:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 8009540:	78fa      	ldrb	r2, [r7, #3]
 8009542:	6879      	ldr	r1, [r7, #4]
 8009544:	4613      	mov	r3, r2
 8009546:	011b      	lsls	r3, r3, #4
 8009548:	1a9b      	subs	r3, r3, r2
 800954a:	009b      	lsls	r3, r3, #2
 800954c:	440b      	add	r3, r1
 800954e:	3319      	adds	r3, #25
 8009550:	781b      	ldrb	r3, [r3, #0]
 8009552:	2b01      	cmp	r3, #1
 8009554:	d124      	bne.n	80095a0 <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 8009556:	78fa      	ldrb	r2, [r7, #3]
 8009558:	6879      	ldr	r1, [r7, #4]
 800955a:	4613      	mov	r3, r2
 800955c:	011b      	lsls	r3, r3, #4
 800955e:	1a9b      	subs	r3, r3, r2
 8009560:	009b      	lsls	r3, r3, #2
 8009562:	440b      	add	r3, r1
 8009564:	3319      	adds	r3, #25
 8009566:	2200      	movs	r2, #0
 8009568:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800956a:	78fa      	ldrb	r2, [r7, #3]
 800956c:	6879      	ldr	r1, [r7, #4]
 800956e:	4613      	mov	r3, r2
 8009570:	011b      	lsls	r3, r3, #4
 8009572:	1a9b      	subs	r3, r3, r2
 8009574:	009b      	lsls	r3, r3, #2
 8009576:	440b      	add	r3, r1
 8009578:	334c      	adds	r3, #76	@ 0x4c
 800957a:	2202      	movs	r2, #2
 800957c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 800957e:	78fa      	ldrb	r2, [r7, #3]
 8009580:	6879      	ldr	r1, [r7, #4]
 8009582:	4613      	mov	r3, r2
 8009584:	011b      	lsls	r3, r3, #4
 8009586:	1a9b      	subs	r3, r3, r2
 8009588:	009b      	lsls	r3, r3, #2
 800958a:	440b      	add	r3, r1
 800958c:	334d      	adds	r3, #77	@ 0x4d
 800958e:	2203      	movs	r2, #3
 8009590:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	78fa      	ldrb	r2, [r7, #3]
 8009598:	4611      	mov	r1, r2
 800959a:	4618      	mov	r0, r3
 800959c:	f008 f9ac 	bl	80118f8 <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 80095a0:	78fa      	ldrb	r2, [r7, #3]
 80095a2:	6879      	ldr	r1, [r7, #4]
 80095a4:	4613      	mov	r3, r2
 80095a6:	011b      	lsls	r3, r3, #4
 80095a8:	1a9b      	subs	r3, r3, r2
 80095aa:	009b      	lsls	r3, r3, #2
 80095ac:	440b      	add	r3, r1
 80095ae:	331a      	adds	r3, #26
 80095b0:	781b      	ldrb	r3, [r3, #0]
 80095b2:	2b01      	cmp	r3, #1
 80095b4:	f040 8437 	bne.w	8009e26 <HCD_HC_OUT_IRQHandler+0x978>
 80095b8:	78fa      	ldrb	r2, [r7, #3]
 80095ba:	6879      	ldr	r1, [r7, #4]
 80095bc:	4613      	mov	r3, r2
 80095be:	011b      	lsls	r3, r3, #4
 80095c0:	1a9b      	subs	r3, r3, r2
 80095c2:	009b      	lsls	r3, r3, #2
 80095c4:	440b      	add	r3, r1
 80095c6:	331b      	adds	r3, #27
 80095c8:	781b      	ldrb	r3, [r3, #0]
 80095ca:	2b00      	cmp	r3, #0
 80095cc:	f040 842b 	bne.w	8009e26 <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 80095d0:	78fa      	ldrb	r2, [r7, #3]
 80095d2:	6879      	ldr	r1, [r7, #4]
 80095d4:	4613      	mov	r3, r2
 80095d6:	011b      	lsls	r3, r3, #4
 80095d8:	1a9b      	subs	r3, r3, r2
 80095da:	009b      	lsls	r3, r3, #2
 80095dc:	440b      	add	r3, r1
 80095de:	3326      	adds	r3, #38	@ 0x26
 80095e0:	781b      	ldrb	r3, [r3, #0]
 80095e2:	2b01      	cmp	r3, #1
 80095e4:	d009      	beq.n	80095fa <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 80095e6:	78fa      	ldrb	r2, [r7, #3]
 80095e8:	6879      	ldr	r1, [r7, #4]
 80095ea:	4613      	mov	r3, r2
 80095ec:	011b      	lsls	r3, r3, #4
 80095ee:	1a9b      	subs	r3, r3, r2
 80095f0:	009b      	lsls	r3, r3, #2
 80095f2:	440b      	add	r3, r1
 80095f4:	331b      	adds	r3, #27
 80095f6:	2201      	movs	r2, #1
 80095f8:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 80095fa:	78fa      	ldrb	r2, [r7, #3]
 80095fc:	6879      	ldr	r1, [r7, #4]
 80095fe:	4613      	mov	r3, r2
 8009600:	011b      	lsls	r3, r3, #4
 8009602:	1a9b      	subs	r3, r3, r2
 8009604:	009b      	lsls	r3, r3, #2
 8009606:	440b      	add	r3, r1
 8009608:	334d      	adds	r3, #77	@ 0x4d
 800960a:	2203      	movs	r2, #3
 800960c:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	681b      	ldr	r3, [r3, #0]
 8009612:	78fa      	ldrb	r2, [r7, #3]
 8009614:	4611      	mov	r1, r2
 8009616:	4618      	mov	r0, r3
 8009618:	f008 f96e 	bl	80118f8 <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 800961c:	78fa      	ldrb	r2, [r7, #3]
 800961e:	6879      	ldr	r1, [r7, #4]
 8009620:	4613      	mov	r3, r2
 8009622:	011b      	lsls	r3, r3, #4
 8009624:	1a9b      	subs	r3, r3, r2
 8009626:	009b      	lsls	r3, r3, #2
 8009628:	440b      	add	r3, r1
 800962a:	3344      	adds	r3, #68	@ 0x44
 800962c:	2200      	movs	r2, #0
 800962e:	601a      	str	r2, [r3, #0]
 8009630:	e3f9      	b.n	8009e26 <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	78fa      	ldrb	r2, [r7, #3]
 8009638:	4611      	mov	r1, r2
 800963a:	4618      	mov	r0, r3
 800963c:	f008 f8df 	bl	80117fe <USB_ReadChInterrupts>
 8009640:	4603      	mov	r3, r0
 8009642:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009646:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800964a:	d111      	bne.n	8009670 <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 800964c:	78fb      	ldrb	r3, [r7, #3]
 800964e:	015a      	lsls	r2, r3, #5
 8009650:	693b      	ldr	r3, [r7, #16]
 8009652:	4413      	add	r3, r2
 8009654:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009658:	461a      	mov	r2, r3
 800965a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800965e:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	681b      	ldr	r3, [r3, #0]
 8009664:	78fa      	ldrb	r2, [r7, #3]
 8009666:	4611      	mov	r1, r2
 8009668:	4618      	mov	r0, r3
 800966a:	f008 f945 	bl	80118f8 <USB_HC_Halt>
 800966e:	e3da      	b.n	8009e26 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	681b      	ldr	r3, [r3, #0]
 8009674:	78fa      	ldrb	r2, [r7, #3]
 8009676:	4611      	mov	r1, r2
 8009678:	4618      	mov	r0, r3
 800967a:	f008 f8c0 	bl	80117fe <USB_ReadChInterrupts>
 800967e:	4603      	mov	r3, r0
 8009680:	f003 0301 	and.w	r3, r3, #1
 8009684:	2b01      	cmp	r3, #1
 8009686:	d168      	bne.n	800975a <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8009688:	78fa      	ldrb	r2, [r7, #3]
 800968a:	6879      	ldr	r1, [r7, #4]
 800968c:	4613      	mov	r3, r2
 800968e:	011b      	lsls	r3, r3, #4
 8009690:	1a9b      	subs	r3, r3, r2
 8009692:	009b      	lsls	r3, r3, #2
 8009694:	440b      	add	r3, r1
 8009696:	3344      	adds	r3, #68	@ 0x44
 8009698:	2200      	movs	r2, #0
 800969a:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	681b      	ldr	r3, [r3, #0]
 80096a0:	78fa      	ldrb	r2, [r7, #3]
 80096a2:	4611      	mov	r1, r2
 80096a4:	4618      	mov	r0, r3
 80096a6:	f008 f8aa 	bl	80117fe <USB_ReadChInterrupts>
 80096aa:	4603      	mov	r3, r0
 80096ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80096b0:	2b40      	cmp	r3, #64	@ 0x40
 80096b2:	d112      	bne.n	80096da <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 80096b4:	78fa      	ldrb	r2, [r7, #3]
 80096b6:	6879      	ldr	r1, [r7, #4]
 80096b8:	4613      	mov	r3, r2
 80096ba:	011b      	lsls	r3, r3, #4
 80096bc:	1a9b      	subs	r3, r3, r2
 80096be:	009b      	lsls	r3, r3, #2
 80096c0:	440b      	add	r3, r1
 80096c2:	3319      	adds	r3, #25
 80096c4:	2201      	movs	r2, #1
 80096c6:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80096c8:	78fb      	ldrb	r3, [r7, #3]
 80096ca:	015a      	lsls	r2, r3, #5
 80096cc:	693b      	ldr	r3, [r7, #16]
 80096ce:	4413      	add	r3, r2
 80096d0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80096d4:	461a      	mov	r2, r3
 80096d6:	2340      	movs	r3, #64	@ 0x40
 80096d8:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 80096da:	78fa      	ldrb	r2, [r7, #3]
 80096dc:	6879      	ldr	r1, [r7, #4]
 80096de:	4613      	mov	r3, r2
 80096e0:	011b      	lsls	r3, r3, #4
 80096e2:	1a9b      	subs	r3, r3, r2
 80096e4:	009b      	lsls	r3, r3, #2
 80096e6:	440b      	add	r3, r1
 80096e8:	331b      	adds	r3, #27
 80096ea:	781b      	ldrb	r3, [r3, #0]
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	d019      	beq.n	8009724 <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 80096f0:	78fa      	ldrb	r2, [r7, #3]
 80096f2:	6879      	ldr	r1, [r7, #4]
 80096f4:	4613      	mov	r3, r2
 80096f6:	011b      	lsls	r3, r3, #4
 80096f8:	1a9b      	subs	r3, r3, r2
 80096fa:	009b      	lsls	r3, r3, #2
 80096fc:	440b      	add	r3, r1
 80096fe:	331b      	adds	r3, #27
 8009700:	2200      	movs	r2, #0
 8009702:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8009704:	78fb      	ldrb	r3, [r7, #3]
 8009706:	015a      	lsls	r2, r3, #5
 8009708:	693b      	ldr	r3, [r7, #16]
 800970a:	4413      	add	r3, r2
 800970c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009710:	685b      	ldr	r3, [r3, #4]
 8009712:	78fa      	ldrb	r2, [r7, #3]
 8009714:	0151      	lsls	r1, r2, #5
 8009716:	693a      	ldr	r2, [r7, #16]
 8009718:	440a      	add	r2, r1
 800971a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800971e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009722:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8009724:	78fb      	ldrb	r3, [r7, #3]
 8009726:	015a      	lsls	r2, r3, #5
 8009728:	693b      	ldr	r3, [r7, #16]
 800972a:	4413      	add	r3, r2
 800972c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009730:	461a      	mov	r2, r3
 8009732:	2301      	movs	r3, #1
 8009734:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8009736:	78fa      	ldrb	r2, [r7, #3]
 8009738:	6879      	ldr	r1, [r7, #4]
 800973a:	4613      	mov	r3, r2
 800973c:	011b      	lsls	r3, r3, #4
 800973e:	1a9b      	subs	r3, r3, r2
 8009740:	009b      	lsls	r3, r3, #2
 8009742:	440b      	add	r3, r1
 8009744:	334d      	adds	r3, #77	@ 0x4d
 8009746:	2201      	movs	r2, #1
 8009748:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	78fa      	ldrb	r2, [r7, #3]
 8009750:	4611      	mov	r1, r2
 8009752:	4618      	mov	r0, r3
 8009754:	f008 f8d0 	bl	80118f8 <USB_HC_Halt>
 8009758:	e365      	b.n	8009e26 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	681b      	ldr	r3, [r3, #0]
 800975e:	78fa      	ldrb	r2, [r7, #3]
 8009760:	4611      	mov	r1, r2
 8009762:	4618      	mov	r0, r3
 8009764:	f008 f84b 	bl	80117fe <USB_ReadChInterrupts>
 8009768:	4603      	mov	r3, r0
 800976a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800976e:	2b40      	cmp	r3, #64	@ 0x40
 8009770:	d139      	bne.n	80097e6 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 8009772:	78fa      	ldrb	r2, [r7, #3]
 8009774:	6879      	ldr	r1, [r7, #4]
 8009776:	4613      	mov	r3, r2
 8009778:	011b      	lsls	r3, r3, #4
 800977a:	1a9b      	subs	r3, r3, r2
 800977c:	009b      	lsls	r3, r3, #2
 800977e:	440b      	add	r3, r1
 8009780:	334d      	adds	r3, #77	@ 0x4d
 8009782:	2205      	movs	r2, #5
 8009784:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8009786:	78fa      	ldrb	r2, [r7, #3]
 8009788:	6879      	ldr	r1, [r7, #4]
 800978a:	4613      	mov	r3, r2
 800978c:	011b      	lsls	r3, r3, #4
 800978e:	1a9b      	subs	r3, r3, r2
 8009790:	009b      	lsls	r3, r3, #2
 8009792:	440b      	add	r3, r1
 8009794:	331a      	adds	r3, #26
 8009796:	781b      	ldrb	r3, [r3, #0]
 8009798:	2b00      	cmp	r3, #0
 800979a:	d109      	bne.n	80097b0 <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 800979c:	78fa      	ldrb	r2, [r7, #3]
 800979e:	6879      	ldr	r1, [r7, #4]
 80097a0:	4613      	mov	r3, r2
 80097a2:	011b      	lsls	r3, r3, #4
 80097a4:	1a9b      	subs	r3, r3, r2
 80097a6:	009b      	lsls	r3, r3, #2
 80097a8:	440b      	add	r3, r1
 80097aa:	3319      	adds	r3, #25
 80097ac:	2201      	movs	r2, #1
 80097ae:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 80097b0:	78fa      	ldrb	r2, [r7, #3]
 80097b2:	6879      	ldr	r1, [r7, #4]
 80097b4:	4613      	mov	r3, r2
 80097b6:	011b      	lsls	r3, r3, #4
 80097b8:	1a9b      	subs	r3, r3, r2
 80097ba:	009b      	lsls	r3, r3, #2
 80097bc:	440b      	add	r3, r1
 80097be:	3344      	adds	r3, #68	@ 0x44
 80097c0:	2200      	movs	r2, #0
 80097c2:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	78fa      	ldrb	r2, [r7, #3]
 80097ca:	4611      	mov	r1, r2
 80097cc:	4618      	mov	r0, r3
 80097ce:	f008 f893 	bl	80118f8 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80097d2:	78fb      	ldrb	r3, [r7, #3]
 80097d4:	015a      	lsls	r2, r3, #5
 80097d6:	693b      	ldr	r3, [r7, #16]
 80097d8:	4413      	add	r3, r2
 80097da:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80097de:	461a      	mov	r2, r3
 80097e0:	2340      	movs	r3, #64	@ 0x40
 80097e2:	6093      	str	r3, [r2, #8]
 80097e4:	e31f      	b.n	8009e26 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	78fa      	ldrb	r2, [r7, #3]
 80097ec:	4611      	mov	r1, r2
 80097ee:	4618      	mov	r0, r3
 80097f0:	f008 f805 	bl	80117fe <USB_ReadChInterrupts>
 80097f4:	4603      	mov	r3, r0
 80097f6:	f003 0308 	and.w	r3, r3, #8
 80097fa:	2b08      	cmp	r3, #8
 80097fc:	d11a      	bne.n	8009834 <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 80097fe:	78fb      	ldrb	r3, [r7, #3]
 8009800:	015a      	lsls	r2, r3, #5
 8009802:	693b      	ldr	r3, [r7, #16]
 8009804:	4413      	add	r3, r2
 8009806:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800980a:	461a      	mov	r2, r3
 800980c:	2308      	movs	r3, #8
 800980e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8009810:	78fa      	ldrb	r2, [r7, #3]
 8009812:	6879      	ldr	r1, [r7, #4]
 8009814:	4613      	mov	r3, r2
 8009816:	011b      	lsls	r3, r3, #4
 8009818:	1a9b      	subs	r3, r3, r2
 800981a:	009b      	lsls	r3, r3, #2
 800981c:	440b      	add	r3, r1
 800981e:	334d      	adds	r3, #77	@ 0x4d
 8009820:	2206      	movs	r2, #6
 8009822:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	681b      	ldr	r3, [r3, #0]
 8009828:	78fa      	ldrb	r2, [r7, #3]
 800982a:	4611      	mov	r1, r2
 800982c:	4618      	mov	r0, r3
 800982e:	f008 f863 	bl	80118f8 <USB_HC_Halt>
 8009832:	e2f8      	b.n	8009e26 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	681b      	ldr	r3, [r3, #0]
 8009838:	78fa      	ldrb	r2, [r7, #3]
 800983a:	4611      	mov	r1, r2
 800983c:	4618      	mov	r0, r3
 800983e:	f007 ffde 	bl	80117fe <USB_ReadChInterrupts>
 8009842:	4603      	mov	r3, r0
 8009844:	f003 0310 	and.w	r3, r3, #16
 8009848:	2b10      	cmp	r3, #16
 800984a:	d144      	bne.n	80098d6 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 800984c:	78fa      	ldrb	r2, [r7, #3]
 800984e:	6879      	ldr	r1, [r7, #4]
 8009850:	4613      	mov	r3, r2
 8009852:	011b      	lsls	r3, r3, #4
 8009854:	1a9b      	subs	r3, r3, r2
 8009856:	009b      	lsls	r3, r3, #2
 8009858:	440b      	add	r3, r1
 800985a:	3344      	adds	r3, #68	@ 0x44
 800985c:	2200      	movs	r2, #0
 800985e:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 8009860:	78fa      	ldrb	r2, [r7, #3]
 8009862:	6879      	ldr	r1, [r7, #4]
 8009864:	4613      	mov	r3, r2
 8009866:	011b      	lsls	r3, r3, #4
 8009868:	1a9b      	subs	r3, r3, r2
 800986a:	009b      	lsls	r3, r3, #2
 800986c:	440b      	add	r3, r1
 800986e:	334d      	adds	r3, #77	@ 0x4d
 8009870:	2204      	movs	r2, #4
 8009872:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 8009874:	78fa      	ldrb	r2, [r7, #3]
 8009876:	6879      	ldr	r1, [r7, #4]
 8009878:	4613      	mov	r3, r2
 800987a:	011b      	lsls	r3, r3, #4
 800987c:	1a9b      	subs	r3, r3, r2
 800987e:	009b      	lsls	r3, r3, #2
 8009880:	440b      	add	r3, r1
 8009882:	3319      	adds	r3, #25
 8009884:	781b      	ldrb	r3, [r3, #0]
 8009886:	2b00      	cmp	r3, #0
 8009888:	d114      	bne.n	80098b4 <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 800988a:	78fa      	ldrb	r2, [r7, #3]
 800988c:	6879      	ldr	r1, [r7, #4]
 800988e:	4613      	mov	r3, r2
 8009890:	011b      	lsls	r3, r3, #4
 8009892:	1a9b      	subs	r3, r3, r2
 8009894:	009b      	lsls	r3, r3, #2
 8009896:	440b      	add	r3, r1
 8009898:	3318      	adds	r3, #24
 800989a:	781b      	ldrb	r3, [r3, #0]
 800989c:	2b00      	cmp	r3, #0
 800989e:	d109      	bne.n	80098b4 <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 80098a0:	78fa      	ldrb	r2, [r7, #3]
 80098a2:	6879      	ldr	r1, [r7, #4]
 80098a4:	4613      	mov	r3, r2
 80098a6:	011b      	lsls	r3, r3, #4
 80098a8:	1a9b      	subs	r3, r3, r2
 80098aa:	009b      	lsls	r3, r3, #2
 80098ac:	440b      	add	r3, r1
 80098ae:	3319      	adds	r3, #25
 80098b0:	2201      	movs	r2, #1
 80098b2:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	681b      	ldr	r3, [r3, #0]
 80098b8:	78fa      	ldrb	r2, [r7, #3]
 80098ba:	4611      	mov	r1, r2
 80098bc:	4618      	mov	r0, r3
 80098be:	f008 f81b 	bl	80118f8 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80098c2:	78fb      	ldrb	r3, [r7, #3]
 80098c4:	015a      	lsls	r2, r3, #5
 80098c6:	693b      	ldr	r3, [r7, #16]
 80098c8:	4413      	add	r3, r2
 80098ca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80098ce:	461a      	mov	r2, r3
 80098d0:	2310      	movs	r3, #16
 80098d2:	6093      	str	r3, [r2, #8]
 80098d4:	e2a7      	b.n	8009e26 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	681b      	ldr	r3, [r3, #0]
 80098da:	78fa      	ldrb	r2, [r7, #3]
 80098dc:	4611      	mov	r1, r2
 80098de:	4618      	mov	r0, r3
 80098e0:	f007 ff8d 	bl	80117fe <USB_ReadChInterrupts>
 80098e4:	4603      	mov	r3, r0
 80098e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80098ea:	2b80      	cmp	r3, #128	@ 0x80
 80098ec:	f040 8083 	bne.w	80099f6 <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	799b      	ldrb	r3, [r3, #6]
 80098f4:	2b00      	cmp	r3, #0
 80098f6:	d111      	bne.n	800991c <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 80098f8:	78fa      	ldrb	r2, [r7, #3]
 80098fa:	6879      	ldr	r1, [r7, #4]
 80098fc:	4613      	mov	r3, r2
 80098fe:	011b      	lsls	r3, r3, #4
 8009900:	1a9b      	subs	r3, r3, r2
 8009902:	009b      	lsls	r3, r3, #2
 8009904:	440b      	add	r3, r1
 8009906:	334d      	adds	r3, #77	@ 0x4d
 8009908:	2207      	movs	r2, #7
 800990a:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	681b      	ldr	r3, [r3, #0]
 8009910:	78fa      	ldrb	r2, [r7, #3]
 8009912:	4611      	mov	r1, r2
 8009914:	4618      	mov	r0, r3
 8009916:	f007 ffef 	bl	80118f8 <USB_HC_Halt>
 800991a:	e062      	b.n	80099e2 <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 800991c:	78fa      	ldrb	r2, [r7, #3]
 800991e:	6879      	ldr	r1, [r7, #4]
 8009920:	4613      	mov	r3, r2
 8009922:	011b      	lsls	r3, r3, #4
 8009924:	1a9b      	subs	r3, r3, r2
 8009926:	009b      	lsls	r3, r3, #2
 8009928:	440b      	add	r3, r1
 800992a:	3344      	adds	r3, #68	@ 0x44
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	1c59      	adds	r1, r3, #1
 8009930:	6878      	ldr	r0, [r7, #4]
 8009932:	4613      	mov	r3, r2
 8009934:	011b      	lsls	r3, r3, #4
 8009936:	1a9b      	subs	r3, r3, r2
 8009938:	009b      	lsls	r3, r3, #2
 800993a:	4403      	add	r3, r0
 800993c:	3344      	adds	r3, #68	@ 0x44
 800993e:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8009940:	78fa      	ldrb	r2, [r7, #3]
 8009942:	6879      	ldr	r1, [r7, #4]
 8009944:	4613      	mov	r3, r2
 8009946:	011b      	lsls	r3, r3, #4
 8009948:	1a9b      	subs	r3, r3, r2
 800994a:	009b      	lsls	r3, r3, #2
 800994c:	440b      	add	r3, r1
 800994e:	3344      	adds	r3, #68	@ 0x44
 8009950:	681b      	ldr	r3, [r3, #0]
 8009952:	2b02      	cmp	r3, #2
 8009954:	d922      	bls.n	800999c <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8009956:	78fa      	ldrb	r2, [r7, #3]
 8009958:	6879      	ldr	r1, [r7, #4]
 800995a:	4613      	mov	r3, r2
 800995c:	011b      	lsls	r3, r3, #4
 800995e:	1a9b      	subs	r3, r3, r2
 8009960:	009b      	lsls	r3, r3, #2
 8009962:	440b      	add	r3, r1
 8009964:	3344      	adds	r3, #68	@ 0x44
 8009966:	2200      	movs	r2, #0
 8009968:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 800996a:	78fa      	ldrb	r2, [r7, #3]
 800996c:	6879      	ldr	r1, [r7, #4]
 800996e:	4613      	mov	r3, r2
 8009970:	011b      	lsls	r3, r3, #4
 8009972:	1a9b      	subs	r3, r3, r2
 8009974:	009b      	lsls	r3, r3, #2
 8009976:	440b      	add	r3, r1
 8009978:	334c      	adds	r3, #76	@ 0x4c
 800997a:	2204      	movs	r2, #4
 800997c:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 800997e:	78fa      	ldrb	r2, [r7, #3]
 8009980:	6879      	ldr	r1, [r7, #4]
 8009982:	4613      	mov	r3, r2
 8009984:	011b      	lsls	r3, r3, #4
 8009986:	1a9b      	subs	r3, r3, r2
 8009988:	009b      	lsls	r3, r3, #2
 800998a:	440b      	add	r3, r1
 800998c:	334c      	adds	r3, #76	@ 0x4c
 800998e:	781a      	ldrb	r2, [r3, #0]
 8009990:	78fb      	ldrb	r3, [r7, #3]
 8009992:	4619      	mov	r1, r3
 8009994:	6878      	ldr	r0, [r7, #4]
 8009996:	f00d fe5f 	bl	8017658 <HAL_HCD_HC_NotifyURBChange_Callback>
 800999a:	e022      	b.n	80099e2 <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800999c:	78fa      	ldrb	r2, [r7, #3]
 800999e:	6879      	ldr	r1, [r7, #4]
 80099a0:	4613      	mov	r3, r2
 80099a2:	011b      	lsls	r3, r3, #4
 80099a4:	1a9b      	subs	r3, r3, r2
 80099a6:	009b      	lsls	r3, r3, #2
 80099a8:	440b      	add	r3, r1
 80099aa:	334c      	adds	r3, #76	@ 0x4c
 80099ac:	2202      	movs	r2, #2
 80099ae:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80099b0:	78fb      	ldrb	r3, [r7, #3]
 80099b2:	015a      	lsls	r2, r3, #5
 80099b4:	693b      	ldr	r3, [r7, #16]
 80099b6:	4413      	add	r3, r2
 80099b8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80099bc:	681b      	ldr	r3, [r3, #0]
 80099be:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80099c0:	68fb      	ldr	r3, [r7, #12]
 80099c2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80099c6:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80099c8:	68fb      	ldr	r3, [r7, #12]
 80099ca:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80099ce:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 80099d0:	78fb      	ldrb	r3, [r7, #3]
 80099d2:	015a      	lsls	r2, r3, #5
 80099d4:	693b      	ldr	r3, [r7, #16]
 80099d6:	4413      	add	r3, r2
 80099d8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80099dc:	461a      	mov	r2, r3
 80099de:	68fb      	ldr	r3, [r7, #12]
 80099e0:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 80099e2:	78fb      	ldrb	r3, [r7, #3]
 80099e4:	015a      	lsls	r2, r3, #5
 80099e6:	693b      	ldr	r3, [r7, #16]
 80099e8:	4413      	add	r3, r2
 80099ea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80099ee:	461a      	mov	r2, r3
 80099f0:	2380      	movs	r3, #128	@ 0x80
 80099f2:	6093      	str	r3, [r2, #8]
 80099f4:	e217      	b.n	8009e26 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	681b      	ldr	r3, [r3, #0]
 80099fa:	78fa      	ldrb	r2, [r7, #3]
 80099fc:	4611      	mov	r1, r2
 80099fe:	4618      	mov	r0, r3
 8009a00:	f007 fefd 	bl	80117fe <USB_ReadChInterrupts>
 8009a04:	4603      	mov	r3, r0
 8009a06:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009a0a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009a0e:	d11b      	bne.n	8009a48 <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8009a10:	78fa      	ldrb	r2, [r7, #3]
 8009a12:	6879      	ldr	r1, [r7, #4]
 8009a14:	4613      	mov	r3, r2
 8009a16:	011b      	lsls	r3, r3, #4
 8009a18:	1a9b      	subs	r3, r3, r2
 8009a1a:	009b      	lsls	r3, r3, #2
 8009a1c:	440b      	add	r3, r1
 8009a1e:	334d      	adds	r3, #77	@ 0x4d
 8009a20:	2209      	movs	r2, #9
 8009a22:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	681b      	ldr	r3, [r3, #0]
 8009a28:	78fa      	ldrb	r2, [r7, #3]
 8009a2a:	4611      	mov	r1, r2
 8009a2c:	4618      	mov	r0, r3
 8009a2e:	f007 ff63 	bl	80118f8 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8009a32:	78fb      	ldrb	r3, [r7, #3]
 8009a34:	015a      	lsls	r2, r3, #5
 8009a36:	693b      	ldr	r3, [r7, #16]
 8009a38:	4413      	add	r3, r2
 8009a3a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009a3e:	461a      	mov	r2, r3
 8009a40:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009a44:	6093      	str	r3, [r2, #8]
 8009a46:	e1ee      	b.n	8009e26 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	681b      	ldr	r3, [r3, #0]
 8009a4c:	78fa      	ldrb	r2, [r7, #3]
 8009a4e:	4611      	mov	r1, r2
 8009a50:	4618      	mov	r0, r3
 8009a52:	f007 fed4 	bl	80117fe <USB_ReadChInterrupts>
 8009a56:	4603      	mov	r3, r0
 8009a58:	f003 0302 	and.w	r3, r3, #2
 8009a5c:	2b02      	cmp	r3, #2
 8009a5e:	f040 81df 	bne.w	8009e20 <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8009a62:	78fb      	ldrb	r3, [r7, #3]
 8009a64:	015a      	lsls	r2, r3, #5
 8009a66:	693b      	ldr	r3, [r7, #16]
 8009a68:	4413      	add	r3, r2
 8009a6a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009a6e:	461a      	mov	r2, r3
 8009a70:	2302      	movs	r3, #2
 8009a72:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8009a74:	78fa      	ldrb	r2, [r7, #3]
 8009a76:	6879      	ldr	r1, [r7, #4]
 8009a78:	4613      	mov	r3, r2
 8009a7a:	011b      	lsls	r3, r3, #4
 8009a7c:	1a9b      	subs	r3, r3, r2
 8009a7e:	009b      	lsls	r3, r3, #2
 8009a80:	440b      	add	r3, r1
 8009a82:	334d      	adds	r3, #77	@ 0x4d
 8009a84:	781b      	ldrb	r3, [r3, #0]
 8009a86:	2b01      	cmp	r3, #1
 8009a88:	f040 8093 	bne.w	8009bb2 <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8009a8c:	78fa      	ldrb	r2, [r7, #3]
 8009a8e:	6879      	ldr	r1, [r7, #4]
 8009a90:	4613      	mov	r3, r2
 8009a92:	011b      	lsls	r3, r3, #4
 8009a94:	1a9b      	subs	r3, r3, r2
 8009a96:	009b      	lsls	r3, r3, #2
 8009a98:	440b      	add	r3, r1
 8009a9a:	334d      	adds	r3, #77	@ 0x4d
 8009a9c:	2202      	movs	r2, #2
 8009a9e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8009aa0:	78fa      	ldrb	r2, [r7, #3]
 8009aa2:	6879      	ldr	r1, [r7, #4]
 8009aa4:	4613      	mov	r3, r2
 8009aa6:	011b      	lsls	r3, r3, #4
 8009aa8:	1a9b      	subs	r3, r3, r2
 8009aaa:	009b      	lsls	r3, r3, #2
 8009aac:	440b      	add	r3, r1
 8009aae:	334c      	adds	r3, #76	@ 0x4c
 8009ab0:	2201      	movs	r2, #1
 8009ab2:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8009ab4:	78fa      	ldrb	r2, [r7, #3]
 8009ab6:	6879      	ldr	r1, [r7, #4]
 8009ab8:	4613      	mov	r3, r2
 8009aba:	011b      	lsls	r3, r3, #4
 8009abc:	1a9b      	subs	r3, r3, r2
 8009abe:	009b      	lsls	r3, r3, #2
 8009ac0:	440b      	add	r3, r1
 8009ac2:	3326      	adds	r3, #38	@ 0x26
 8009ac4:	781b      	ldrb	r3, [r3, #0]
 8009ac6:	2b02      	cmp	r3, #2
 8009ac8:	d00b      	beq.n	8009ae2 <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 8009aca:	78fa      	ldrb	r2, [r7, #3]
 8009acc:	6879      	ldr	r1, [r7, #4]
 8009ace:	4613      	mov	r3, r2
 8009ad0:	011b      	lsls	r3, r3, #4
 8009ad2:	1a9b      	subs	r3, r3, r2
 8009ad4:	009b      	lsls	r3, r3, #2
 8009ad6:	440b      	add	r3, r1
 8009ad8:	3326      	adds	r3, #38	@ 0x26
 8009ada:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8009adc:	2b03      	cmp	r3, #3
 8009ade:	f040 8190 	bne.w	8009e02 <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	799b      	ldrb	r3, [r3, #6]
 8009ae6:	2b00      	cmp	r3, #0
 8009ae8:	d115      	bne.n	8009b16 <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 8009aea:	78fa      	ldrb	r2, [r7, #3]
 8009aec:	6879      	ldr	r1, [r7, #4]
 8009aee:	4613      	mov	r3, r2
 8009af0:	011b      	lsls	r3, r3, #4
 8009af2:	1a9b      	subs	r3, r3, r2
 8009af4:	009b      	lsls	r3, r3, #2
 8009af6:	440b      	add	r3, r1
 8009af8:	333d      	adds	r3, #61	@ 0x3d
 8009afa:	781b      	ldrb	r3, [r3, #0]
 8009afc:	78fa      	ldrb	r2, [r7, #3]
 8009afe:	f083 0301 	eor.w	r3, r3, #1
 8009b02:	b2d8      	uxtb	r0, r3
 8009b04:	6879      	ldr	r1, [r7, #4]
 8009b06:	4613      	mov	r3, r2
 8009b08:	011b      	lsls	r3, r3, #4
 8009b0a:	1a9b      	subs	r3, r3, r2
 8009b0c:	009b      	lsls	r3, r3, #2
 8009b0e:	440b      	add	r3, r1
 8009b10:	333d      	adds	r3, #61	@ 0x3d
 8009b12:	4602      	mov	r2, r0
 8009b14:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	799b      	ldrb	r3, [r3, #6]
 8009b1a:	2b01      	cmp	r3, #1
 8009b1c:	f040 8171 	bne.w	8009e02 <HCD_HC_OUT_IRQHandler+0x954>
 8009b20:	78fa      	ldrb	r2, [r7, #3]
 8009b22:	6879      	ldr	r1, [r7, #4]
 8009b24:	4613      	mov	r3, r2
 8009b26:	011b      	lsls	r3, r3, #4
 8009b28:	1a9b      	subs	r3, r3, r2
 8009b2a:	009b      	lsls	r3, r3, #2
 8009b2c:	440b      	add	r3, r1
 8009b2e:	3334      	adds	r3, #52	@ 0x34
 8009b30:	681b      	ldr	r3, [r3, #0]
 8009b32:	2b00      	cmp	r3, #0
 8009b34:	f000 8165 	beq.w	8009e02 <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 8009b38:	78fa      	ldrb	r2, [r7, #3]
 8009b3a:	6879      	ldr	r1, [r7, #4]
 8009b3c:	4613      	mov	r3, r2
 8009b3e:	011b      	lsls	r3, r3, #4
 8009b40:	1a9b      	subs	r3, r3, r2
 8009b42:	009b      	lsls	r3, r3, #2
 8009b44:	440b      	add	r3, r1
 8009b46:	3334      	adds	r3, #52	@ 0x34
 8009b48:	6819      	ldr	r1, [r3, #0]
 8009b4a:	78fa      	ldrb	r2, [r7, #3]
 8009b4c:	6878      	ldr	r0, [r7, #4]
 8009b4e:	4613      	mov	r3, r2
 8009b50:	011b      	lsls	r3, r3, #4
 8009b52:	1a9b      	subs	r3, r3, r2
 8009b54:	009b      	lsls	r3, r3, #2
 8009b56:	4403      	add	r3, r0
 8009b58:	3328      	adds	r3, #40	@ 0x28
 8009b5a:	881b      	ldrh	r3, [r3, #0]
 8009b5c:	440b      	add	r3, r1
 8009b5e:	1e59      	subs	r1, r3, #1
 8009b60:	78fa      	ldrb	r2, [r7, #3]
 8009b62:	6878      	ldr	r0, [r7, #4]
 8009b64:	4613      	mov	r3, r2
 8009b66:	011b      	lsls	r3, r3, #4
 8009b68:	1a9b      	subs	r3, r3, r2
 8009b6a:	009b      	lsls	r3, r3, #2
 8009b6c:	4403      	add	r3, r0
 8009b6e:	3328      	adds	r3, #40	@ 0x28
 8009b70:	881b      	ldrh	r3, [r3, #0]
 8009b72:	fbb1 f3f3 	udiv	r3, r1, r3
 8009b76:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 8009b78:	68bb      	ldr	r3, [r7, #8]
 8009b7a:	f003 0301 	and.w	r3, r3, #1
 8009b7e:	2b00      	cmp	r3, #0
 8009b80:	f000 813f 	beq.w	8009e02 <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 8009b84:	78fa      	ldrb	r2, [r7, #3]
 8009b86:	6879      	ldr	r1, [r7, #4]
 8009b88:	4613      	mov	r3, r2
 8009b8a:	011b      	lsls	r3, r3, #4
 8009b8c:	1a9b      	subs	r3, r3, r2
 8009b8e:	009b      	lsls	r3, r3, #2
 8009b90:	440b      	add	r3, r1
 8009b92:	333d      	adds	r3, #61	@ 0x3d
 8009b94:	781b      	ldrb	r3, [r3, #0]
 8009b96:	78fa      	ldrb	r2, [r7, #3]
 8009b98:	f083 0301 	eor.w	r3, r3, #1
 8009b9c:	b2d8      	uxtb	r0, r3
 8009b9e:	6879      	ldr	r1, [r7, #4]
 8009ba0:	4613      	mov	r3, r2
 8009ba2:	011b      	lsls	r3, r3, #4
 8009ba4:	1a9b      	subs	r3, r3, r2
 8009ba6:	009b      	lsls	r3, r3, #2
 8009ba8:	440b      	add	r3, r1
 8009baa:	333d      	adds	r3, #61	@ 0x3d
 8009bac:	4602      	mov	r2, r0
 8009bae:	701a      	strb	r2, [r3, #0]
 8009bb0:	e127      	b.n	8009e02 <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8009bb2:	78fa      	ldrb	r2, [r7, #3]
 8009bb4:	6879      	ldr	r1, [r7, #4]
 8009bb6:	4613      	mov	r3, r2
 8009bb8:	011b      	lsls	r3, r3, #4
 8009bba:	1a9b      	subs	r3, r3, r2
 8009bbc:	009b      	lsls	r3, r3, #2
 8009bbe:	440b      	add	r3, r1
 8009bc0:	334d      	adds	r3, #77	@ 0x4d
 8009bc2:	781b      	ldrb	r3, [r3, #0]
 8009bc4:	2b03      	cmp	r3, #3
 8009bc6:	d120      	bne.n	8009c0a <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8009bc8:	78fa      	ldrb	r2, [r7, #3]
 8009bca:	6879      	ldr	r1, [r7, #4]
 8009bcc:	4613      	mov	r3, r2
 8009bce:	011b      	lsls	r3, r3, #4
 8009bd0:	1a9b      	subs	r3, r3, r2
 8009bd2:	009b      	lsls	r3, r3, #2
 8009bd4:	440b      	add	r3, r1
 8009bd6:	334d      	adds	r3, #77	@ 0x4d
 8009bd8:	2202      	movs	r2, #2
 8009bda:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8009bdc:	78fa      	ldrb	r2, [r7, #3]
 8009bde:	6879      	ldr	r1, [r7, #4]
 8009be0:	4613      	mov	r3, r2
 8009be2:	011b      	lsls	r3, r3, #4
 8009be4:	1a9b      	subs	r3, r3, r2
 8009be6:	009b      	lsls	r3, r3, #2
 8009be8:	440b      	add	r3, r1
 8009bea:	331b      	adds	r3, #27
 8009bec:	781b      	ldrb	r3, [r3, #0]
 8009bee:	2b01      	cmp	r3, #1
 8009bf0:	f040 8107 	bne.w	8009e02 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8009bf4:	78fa      	ldrb	r2, [r7, #3]
 8009bf6:	6879      	ldr	r1, [r7, #4]
 8009bf8:	4613      	mov	r3, r2
 8009bfa:	011b      	lsls	r3, r3, #4
 8009bfc:	1a9b      	subs	r3, r3, r2
 8009bfe:	009b      	lsls	r3, r3, #2
 8009c00:	440b      	add	r3, r1
 8009c02:	334c      	adds	r3, #76	@ 0x4c
 8009c04:	2202      	movs	r2, #2
 8009c06:	701a      	strb	r2, [r3, #0]
 8009c08:	e0fb      	b.n	8009e02 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8009c0a:	78fa      	ldrb	r2, [r7, #3]
 8009c0c:	6879      	ldr	r1, [r7, #4]
 8009c0e:	4613      	mov	r3, r2
 8009c10:	011b      	lsls	r3, r3, #4
 8009c12:	1a9b      	subs	r3, r3, r2
 8009c14:	009b      	lsls	r3, r3, #2
 8009c16:	440b      	add	r3, r1
 8009c18:	334d      	adds	r3, #77	@ 0x4d
 8009c1a:	781b      	ldrb	r3, [r3, #0]
 8009c1c:	2b04      	cmp	r3, #4
 8009c1e:	d13a      	bne.n	8009c96 <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8009c20:	78fa      	ldrb	r2, [r7, #3]
 8009c22:	6879      	ldr	r1, [r7, #4]
 8009c24:	4613      	mov	r3, r2
 8009c26:	011b      	lsls	r3, r3, #4
 8009c28:	1a9b      	subs	r3, r3, r2
 8009c2a:	009b      	lsls	r3, r3, #2
 8009c2c:	440b      	add	r3, r1
 8009c2e:	334d      	adds	r3, #77	@ 0x4d
 8009c30:	2202      	movs	r2, #2
 8009c32:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8009c34:	78fa      	ldrb	r2, [r7, #3]
 8009c36:	6879      	ldr	r1, [r7, #4]
 8009c38:	4613      	mov	r3, r2
 8009c3a:	011b      	lsls	r3, r3, #4
 8009c3c:	1a9b      	subs	r3, r3, r2
 8009c3e:	009b      	lsls	r3, r3, #2
 8009c40:	440b      	add	r3, r1
 8009c42:	334c      	adds	r3, #76	@ 0x4c
 8009c44:	2202      	movs	r2, #2
 8009c46:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8009c48:	78fa      	ldrb	r2, [r7, #3]
 8009c4a:	6879      	ldr	r1, [r7, #4]
 8009c4c:	4613      	mov	r3, r2
 8009c4e:	011b      	lsls	r3, r3, #4
 8009c50:	1a9b      	subs	r3, r3, r2
 8009c52:	009b      	lsls	r3, r3, #2
 8009c54:	440b      	add	r3, r1
 8009c56:	331b      	adds	r3, #27
 8009c58:	781b      	ldrb	r3, [r3, #0]
 8009c5a:	2b01      	cmp	r3, #1
 8009c5c:	f040 80d1 	bne.w	8009e02 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 8009c60:	78fa      	ldrb	r2, [r7, #3]
 8009c62:	6879      	ldr	r1, [r7, #4]
 8009c64:	4613      	mov	r3, r2
 8009c66:	011b      	lsls	r3, r3, #4
 8009c68:	1a9b      	subs	r3, r3, r2
 8009c6a:	009b      	lsls	r3, r3, #2
 8009c6c:	440b      	add	r3, r1
 8009c6e:	331b      	adds	r3, #27
 8009c70:	2200      	movs	r2, #0
 8009c72:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8009c74:	78fb      	ldrb	r3, [r7, #3]
 8009c76:	015a      	lsls	r2, r3, #5
 8009c78:	693b      	ldr	r3, [r7, #16]
 8009c7a:	4413      	add	r3, r2
 8009c7c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009c80:	685b      	ldr	r3, [r3, #4]
 8009c82:	78fa      	ldrb	r2, [r7, #3]
 8009c84:	0151      	lsls	r1, r2, #5
 8009c86:	693a      	ldr	r2, [r7, #16]
 8009c88:	440a      	add	r2, r1
 8009c8a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009c8e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009c92:	6053      	str	r3, [r2, #4]
 8009c94:	e0b5      	b.n	8009e02 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8009c96:	78fa      	ldrb	r2, [r7, #3]
 8009c98:	6879      	ldr	r1, [r7, #4]
 8009c9a:	4613      	mov	r3, r2
 8009c9c:	011b      	lsls	r3, r3, #4
 8009c9e:	1a9b      	subs	r3, r3, r2
 8009ca0:	009b      	lsls	r3, r3, #2
 8009ca2:	440b      	add	r3, r1
 8009ca4:	334d      	adds	r3, #77	@ 0x4d
 8009ca6:	781b      	ldrb	r3, [r3, #0]
 8009ca8:	2b05      	cmp	r3, #5
 8009caa:	d114      	bne.n	8009cd6 <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8009cac:	78fa      	ldrb	r2, [r7, #3]
 8009cae:	6879      	ldr	r1, [r7, #4]
 8009cb0:	4613      	mov	r3, r2
 8009cb2:	011b      	lsls	r3, r3, #4
 8009cb4:	1a9b      	subs	r3, r3, r2
 8009cb6:	009b      	lsls	r3, r3, #2
 8009cb8:	440b      	add	r3, r1
 8009cba:	334d      	adds	r3, #77	@ 0x4d
 8009cbc:	2202      	movs	r2, #2
 8009cbe:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 8009cc0:	78fa      	ldrb	r2, [r7, #3]
 8009cc2:	6879      	ldr	r1, [r7, #4]
 8009cc4:	4613      	mov	r3, r2
 8009cc6:	011b      	lsls	r3, r3, #4
 8009cc8:	1a9b      	subs	r3, r3, r2
 8009cca:	009b      	lsls	r3, r3, #2
 8009ccc:	440b      	add	r3, r1
 8009cce:	334c      	adds	r3, #76	@ 0x4c
 8009cd0:	2202      	movs	r2, #2
 8009cd2:	701a      	strb	r2, [r3, #0]
 8009cd4:	e095      	b.n	8009e02 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8009cd6:	78fa      	ldrb	r2, [r7, #3]
 8009cd8:	6879      	ldr	r1, [r7, #4]
 8009cda:	4613      	mov	r3, r2
 8009cdc:	011b      	lsls	r3, r3, #4
 8009cde:	1a9b      	subs	r3, r3, r2
 8009ce0:	009b      	lsls	r3, r3, #2
 8009ce2:	440b      	add	r3, r1
 8009ce4:	334d      	adds	r3, #77	@ 0x4d
 8009ce6:	781b      	ldrb	r3, [r3, #0]
 8009ce8:	2b06      	cmp	r3, #6
 8009cea:	d114      	bne.n	8009d16 <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8009cec:	78fa      	ldrb	r2, [r7, #3]
 8009cee:	6879      	ldr	r1, [r7, #4]
 8009cf0:	4613      	mov	r3, r2
 8009cf2:	011b      	lsls	r3, r3, #4
 8009cf4:	1a9b      	subs	r3, r3, r2
 8009cf6:	009b      	lsls	r3, r3, #2
 8009cf8:	440b      	add	r3, r1
 8009cfa:	334d      	adds	r3, #77	@ 0x4d
 8009cfc:	2202      	movs	r2, #2
 8009cfe:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 8009d00:	78fa      	ldrb	r2, [r7, #3]
 8009d02:	6879      	ldr	r1, [r7, #4]
 8009d04:	4613      	mov	r3, r2
 8009d06:	011b      	lsls	r3, r3, #4
 8009d08:	1a9b      	subs	r3, r3, r2
 8009d0a:	009b      	lsls	r3, r3, #2
 8009d0c:	440b      	add	r3, r1
 8009d0e:	334c      	adds	r3, #76	@ 0x4c
 8009d10:	2205      	movs	r2, #5
 8009d12:	701a      	strb	r2, [r3, #0]
 8009d14:	e075      	b.n	8009e02 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8009d16:	78fa      	ldrb	r2, [r7, #3]
 8009d18:	6879      	ldr	r1, [r7, #4]
 8009d1a:	4613      	mov	r3, r2
 8009d1c:	011b      	lsls	r3, r3, #4
 8009d1e:	1a9b      	subs	r3, r3, r2
 8009d20:	009b      	lsls	r3, r3, #2
 8009d22:	440b      	add	r3, r1
 8009d24:	334d      	adds	r3, #77	@ 0x4d
 8009d26:	781b      	ldrb	r3, [r3, #0]
 8009d28:	2b07      	cmp	r3, #7
 8009d2a:	d00a      	beq.n	8009d42 <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8009d2c:	78fa      	ldrb	r2, [r7, #3]
 8009d2e:	6879      	ldr	r1, [r7, #4]
 8009d30:	4613      	mov	r3, r2
 8009d32:	011b      	lsls	r3, r3, #4
 8009d34:	1a9b      	subs	r3, r3, r2
 8009d36:	009b      	lsls	r3, r3, #2
 8009d38:	440b      	add	r3, r1
 8009d3a:	334d      	adds	r3, #77	@ 0x4d
 8009d3c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8009d3e:	2b09      	cmp	r3, #9
 8009d40:	d170      	bne.n	8009e24 <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8009d42:	78fa      	ldrb	r2, [r7, #3]
 8009d44:	6879      	ldr	r1, [r7, #4]
 8009d46:	4613      	mov	r3, r2
 8009d48:	011b      	lsls	r3, r3, #4
 8009d4a:	1a9b      	subs	r3, r3, r2
 8009d4c:	009b      	lsls	r3, r3, #2
 8009d4e:	440b      	add	r3, r1
 8009d50:	334d      	adds	r3, #77	@ 0x4d
 8009d52:	2202      	movs	r2, #2
 8009d54:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8009d56:	78fa      	ldrb	r2, [r7, #3]
 8009d58:	6879      	ldr	r1, [r7, #4]
 8009d5a:	4613      	mov	r3, r2
 8009d5c:	011b      	lsls	r3, r3, #4
 8009d5e:	1a9b      	subs	r3, r3, r2
 8009d60:	009b      	lsls	r3, r3, #2
 8009d62:	440b      	add	r3, r1
 8009d64:	3344      	adds	r3, #68	@ 0x44
 8009d66:	681b      	ldr	r3, [r3, #0]
 8009d68:	1c59      	adds	r1, r3, #1
 8009d6a:	6878      	ldr	r0, [r7, #4]
 8009d6c:	4613      	mov	r3, r2
 8009d6e:	011b      	lsls	r3, r3, #4
 8009d70:	1a9b      	subs	r3, r3, r2
 8009d72:	009b      	lsls	r3, r3, #2
 8009d74:	4403      	add	r3, r0
 8009d76:	3344      	adds	r3, #68	@ 0x44
 8009d78:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8009d7a:	78fa      	ldrb	r2, [r7, #3]
 8009d7c:	6879      	ldr	r1, [r7, #4]
 8009d7e:	4613      	mov	r3, r2
 8009d80:	011b      	lsls	r3, r3, #4
 8009d82:	1a9b      	subs	r3, r3, r2
 8009d84:	009b      	lsls	r3, r3, #2
 8009d86:	440b      	add	r3, r1
 8009d88:	3344      	adds	r3, #68	@ 0x44
 8009d8a:	681b      	ldr	r3, [r3, #0]
 8009d8c:	2b02      	cmp	r3, #2
 8009d8e:	d914      	bls.n	8009dba <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8009d90:	78fa      	ldrb	r2, [r7, #3]
 8009d92:	6879      	ldr	r1, [r7, #4]
 8009d94:	4613      	mov	r3, r2
 8009d96:	011b      	lsls	r3, r3, #4
 8009d98:	1a9b      	subs	r3, r3, r2
 8009d9a:	009b      	lsls	r3, r3, #2
 8009d9c:	440b      	add	r3, r1
 8009d9e:	3344      	adds	r3, #68	@ 0x44
 8009da0:	2200      	movs	r2, #0
 8009da2:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8009da4:	78fa      	ldrb	r2, [r7, #3]
 8009da6:	6879      	ldr	r1, [r7, #4]
 8009da8:	4613      	mov	r3, r2
 8009daa:	011b      	lsls	r3, r3, #4
 8009dac:	1a9b      	subs	r3, r3, r2
 8009dae:	009b      	lsls	r3, r3, #2
 8009db0:	440b      	add	r3, r1
 8009db2:	334c      	adds	r3, #76	@ 0x4c
 8009db4:	2204      	movs	r2, #4
 8009db6:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8009db8:	e022      	b.n	8009e00 <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8009dba:	78fa      	ldrb	r2, [r7, #3]
 8009dbc:	6879      	ldr	r1, [r7, #4]
 8009dbe:	4613      	mov	r3, r2
 8009dc0:	011b      	lsls	r3, r3, #4
 8009dc2:	1a9b      	subs	r3, r3, r2
 8009dc4:	009b      	lsls	r3, r3, #2
 8009dc6:	440b      	add	r3, r1
 8009dc8:	334c      	adds	r3, #76	@ 0x4c
 8009dca:	2202      	movs	r2, #2
 8009dcc:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8009dce:	78fb      	ldrb	r3, [r7, #3]
 8009dd0:	015a      	lsls	r2, r3, #5
 8009dd2:	693b      	ldr	r3, [r7, #16]
 8009dd4:	4413      	add	r3, r2
 8009dd6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009dda:	681b      	ldr	r3, [r3, #0]
 8009ddc:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8009dde:	68fb      	ldr	r3, [r7, #12]
 8009de0:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8009de4:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8009de6:	68fb      	ldr	r3, [r7, #12]
 8009de8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009dec:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8009dee:	78fb      	ldrb	r3, [r7, #3]
 8009df0:	015a      	lsls	r2, r3, #5
 8009df2:	693b      	ldr	r3, [r7, #16]
 8009df4:	4413      	add	r3, r2
 8009df6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009dfa:	461a      	mov	r2, r3
 8009dfc:	68fb      	ldr	r3, [r7, #12]
 8009dfe:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8009e00:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8009e02:	78fa      	ldrb	r2, [r7, #3]
 8009e04:	6879      	ldr	r1, [r7, #4]
 8009e06:	4613      	mov	r3, r2
 8009e08:	011b      	lsls	r3, r3, #4
 8009e0a:	1a9b      	subs	r3, r3, r2
 8009e0c:	009b      	lsls	r3, r3, #2
 8009e0e:	440b      	add	r3, r1
 8009e10:	334c      	adds	r3, #76	@ 0x4c
 8009e12:	781a      	ldrb	r2, [r3, #0]
 8009e14:	78fb      	ldrb	r3, [r7, #3]
 8009e16:	4619      	mov	r1, r3
 8009e18:	6878      	ldr	r0, [r7, #4]
 8009e1a:	f00d fc1d 	bl	8017658 <HAL_HCD_HC_NotifyURBChange_Callback>
 8009e1e:	e002      	b.n	8009e26 <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 8009e20:	bf00      	nop
 8009e22:	e000      	b.n	8009e26 <HCD_HC_OUT_IRQHandler+0x978>
      return;
 8009e24:	bf00      	nop
  }
}
 8009e26:	3718      	adds	r7, #24
 8009e28:	46bd      	mov	sp, r7
 8009e2a:	bd80      	pop	{r7, pc}

08009e2c <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8009e2c:	b580      	push	{r7, lr}
 8009e2e:	b08a      	sub	sp, #40	@ 0x28
 8009e30:	af00      	add	r7, sp, #0
 8009e32:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	681b      	ldr	r3, [r3, #0]
 8009e38:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009e3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e3c:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	681b      	ldr	r3, [r3, #0]
 8009e42:	6a1b      	ldr	r3, [r3, #32]
 8009e44:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8009e46:	69fb      	ldr	r3, [r7, #28]
 8009e48:	f003 030f 	and.w	r3, r3, #15
 8009e4c:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8009e4e:	69fb      	ldr	r3, [r7, #28]
 8009e50:	0c5b      	lsrs	r3, r3, #17
 8009e52:	f003 030f 	and.w	r3, r3, #15
 8009e56:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8009e58:	69fb      	ldr	r3, [r7, #28]
 8009e5a:	091b      	lsrs	r3, r3, #4
 8009e5c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8009e60:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8009e62:	697b      	ldr	r3, [r7, #20]
 8009e64:	2b02      	cmp	r3, #2
 8009e66:	d004      	beq.n	8009e72 <HCD_RXQLVL_IRQHandler+0x46>
 8009e68:	697b      	ldr	r3, [r7, #20]
 8009e6a:	2b05      	cmp	r3, #5
 8009e6c:	f000 80b6 	beq.w	8009fdc <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8009e70:	e0b7      	b.n	8009fe2 <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8009e72:	693b      	ldr	r3, [r7, #16]
 8009e74:	2b00      	cmp	r3, #0
 8009e76:	f000 80b3 	beq.w	8009fe0 <HCD_RXQLVL_IRQHandler+0x1b4>
 8009e7a:	6879      	ldr	r1, [r7, #4]
 8009e7c:	69ba      	ldr	r2, [r7, #24]
 8009e7e:	4613      	mov	r3, r2
 8009e80:	011b      	lsls	r3, r3, #4
 8009e82:	1a9b      	subs	r3, r3, r2
 8009e84:	009b      	lsls	r3, r3, #2
 8009e86:	440b      	add	r3, r1
 8009e88:	332c      	adds	r3, #44	@ 0x2c
 8009e8a:	681b      	ldr	r3, [r3, #0]
 8009e8c:	2b00      	cmp	r3, #0
 8009e8e:	f000 80a7 	beq.w	8009fe0 <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 8009e92:	6879      	ldr	r1, [r7, #4]
 8009e94:	69ba      	ldr	r2, [r7, #24]
 8009e96:	4613      	mov	r3, r2
 8009e98:	011b      	lsls	r3, r3, #4
 8009e9a:	1a9b      	subs	r3, r3, r2
 8009e9c:	009b      	lsls	r3, r3, #2
 8009e9e:	440b      	add	r3, r1
 8009ea0:	3338      	adds	r3, #56	@ 0x38
 8009ea2:	681a      	ldr	r2, [r3, #0]
 8009ea4:	693b      	ldr	r3, [r7, #16]
 8009ea6:	18d1      	adds	r1, r2, r3
 8009ea8:	6878      	ldr	r0, [r7, #4]
 8009eaa:	69ba      	ldr	r2, [r7, #24]
 8009eac:	4613      	mov	r3, r2
 8009eae:	011b      	lsls	r3, r3, #4
 8009eb0:	1a9b      	subs	r3, r3, r2
 8009eb2:	009b      	lsls	r3, r3, #2
 8009eb4:	4403      	add	r3, r0
 8009eb6:	3334      	adds	r3, #52	@ 0x34
 8009eb8:	681b      	ldr	r3, [r3, #0]
 8009eba:	4299      	cmp	r1, r3
 8009ebc:	f200 8083 	bhi.w	8009fc6 <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	6818      	ldr	r0, [r3, #0]
 8009ec4:	6879      	ldr	r1, [r7, #4]
 8009ec6:	69ba      	ldr	r2, [r7, #24]
 8009ec8:	4613      	mov	r3, r2
 8009eca:	011b      	lsls	r3, r3, #4
 8009ecc:	1a9b      	subs	r3, r3, r2
 8009ece:	009b      	lsls	r3, r3, #2
 8009ed0:	440b      	add	r3, r1
 8009ed2:	332c      	adds	r3, #44	@ 0x2c
 8009ed4:	681b      	ldr	r3, [r3, #0]
 8009ed6:	693a      	ldr	r2, [r7, #16]
 8009ed8:	b292      	uxth	r2, r2
 8009eda:	4619      	mov	r1, r3
 8009edc:	f007 fc24 	bl	8011728 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 8009ee0:	6879      	ldr	r1, [r7, #4]
 8009ee2:	69ba      	ldr	r2, [r7, #24]
 8009ee4:	4613      	mov	r3, r2
 8009ee6:	011b      	lsls	r3, r3, #4
 8009ee8:	1a9b      	subs	r3, r3, r2
 8009eea:	009b      	lsls	r3, r3, #2
 8009eec:	440b      	add	r3, r1
 8009eee:	332c      	adds	r3, #44	@ 0x2c
 8009ef0:	681a      	ldr	r2, [r3, #0]
 8009ef2:	693b      	ldr	r3, [r7, #16]
 8009ef4:	18d1      	adds	r1, r2, r3
 8009ef6:	6878      	ldr	r0, [r7, #4]
 8009ef8:	69ba      	ldr	r2, [r7, #24]
 8009efa:	4613      	mov	r3, r2
 8009efc:	011b      	lsls	r3, r3, #4
 8009efe:	1a9b      	subs	r3, r3, r2
 8009f00:	009b      	lsls	r3, r3, #2
 8009f02:	4403      	add	r3, r0
 8009f04:	332c      	adds	r3, #44	@ 0x2c
 8009f06:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 8009f08:	6879      	ldr	r1, [r7, #4]
 8009f0a:	69ba      	ldr	r2, [r7, #24]
 8009f0c:	4613      	mov	r3, r2
 8009f0e:	011b      	lsls	r3, r3, #4
 8009f10:	1a9b      	subs	r3, r3, r2
 8009f12:	009b      	lsls	r3, r3, #2
 8009f14:	440b      	add	r3, r1
 8009f16:	3338      	adds	r3, #56	@ 0x38
 8009f18:	681a      	ldr	r2, [r3, #0]
 8009f1a:	693b      	ldr	r3, [r7, #16]
 8009f1c:	18d1      	adds	r1, r2, r3
 8009f1e:	6878      	ldr	r0, [r7, #4]
 8009f20:	69ba      	ldr	r2, [r7, #24]
 8009f22:	4613      	mov	r3, r2
 8009f24:	011b      	lsls	r3, r3, #4
 8009f26:	1a9b      	subs	r3, r3, r2
 8009f28:	009b      	lsls	r3, r3, #2
 8009f2a:	4403      	add	r3, r0
 8009f2c:	3338      	adds	r3, #56	@ 0x38
 8009f2e:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8009f30:	69bb      	ldr	r3, [r7, #24]
 8009f32:	015a      	lsls	r2, r3, #5
 8009f34:	6a3b      	ldr	r3, [r7, #32]
 8009f36:	4413      	add	r3, r2
 8009f38:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009f3c:	691b      	ldr	r3, [r3, #16]
 8009f3e:	0cdb      	lsrs	r3, r3, #19
 8009f40:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009f44:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8009f46:	6879      	ldr	r1, [r7, #4]
 8009f48:	69ba      	ldr	r2, [r7, #24]
 8009f4a:	4613      	mov	r3, r2
 8009f4c:	011b      	lsls	r3, r3, #4
 8009f4e:	1a9b      	subs	r3, r3, r2
 8009f50:	009b      	lsls	r3, r3, #2
 8009f52:	440b      	add	r3, r1
 8009f54:	3328      	adds	r3, #40	@ 0x28
 8009f56:	881b      	ldrh	r3, [r3, #0]
 8009f58:	461a      	mov	r2, r3
 8009f5a:	693b      	ldr	r3, [r7, #16]
 8009f5c:	4293      	cmp	r3, r2
 8009f5e:	d13f      	bne.n	8009fe0 <HCD_RXQLVL_IRQHandler+0x1b4>
 8009f60:	68fb      	ldr	r3, [r7, #12]
 8009f62:	2b00      	cmp	r3, #0
 8009f64:	d03c      	beq.n	8009fe0 <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 8009f66:	69bb      	ldr	r3, [r7, #24]
 8009f68:	015a      	lsls	r2, r3, #5
 8009f6a:	6a3b      	ldr	r3, [r7, #32]
 8009f6c:	4413      	add	r3, r2
 8009f6e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009f72:	681b      	ldr	r3, [r3, #0]
 8009f74:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8009f76:	68bb      	ldr	r3, [r7, #8]
 8009f78:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8009f7c:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8009f7e:	68bb      	ldr	r3, [r7, #8]
 8009f80:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009f84:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 8009f86:	69bb      	ldr	r3, [r7, #24]
 8009f88:	015a      	lsls	r2, r3, #5
 8009f8a:	6a3b      	ldr	r3, [r7, #32]
 8009f8c:	4413      	add	r3, r2
 8009f8e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009f92:	461a      	mov	r2, r3
 8009f94:	68bb      	ldr	r3, [r7, #8]
 8009f96:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 8009f98:	6879      	ldr	r1, [r7, #4]
 8009f9a:	69ba      	ldr	r2, [r7, #24]
 8009f9c:	4613      	mov	r3, r2
 8009f9e:	011b      	lsls	r3, r3, #4
 8009fa0:	1a9b      	subs	r3, r3, r2
 8009fa2:	009b      	lsls	r3, r3, #2
 8009fa4:	440b      	add	r3, r1
 8009fa6:	333c      	adds	r3, #60	@ 0x3c
 8009fa8:	781b      	ldrb	r3, [r3, #0]
 8009faa:	f083 0301 	eor.w	r3, r3, #1
 8009fae:	b2d8      	uxtb	r0, r3
 8009fb0:	6879      	ldr	r1, [r7, #4]
 8009fb2:	69ba      	ldr	r2, [r7, #24]
 8009fb4:	4613      	mov	r3, r2
 8009fb6:	011b      	lsls	r3, r3, #4
 8009fb8:	1a9b      	subs	r3, r3, r2
 8009fba:	009b      	lsls	r3, r3, #2
 8009fbc:	440b      	add	r3, r1
 8009fbe:	333c      	adds	r3, #60	@ 0x3c
 8009fc0:	4602      	mov	r2, r0
 8009fc2:	701a      	strb	r2, [r3, #0]
      break;
 8009fc4:	e00c      	b.n	8009fe0 <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 8009fc6:	6879      	ldr	r1, [r7, #4]
 8009fc8:	69ba      	ldr	r2, [r7, #24]
 8009fca:	4613      	mov	r3, r2
 8009fcc:	011b      	lsls	r3, r3, #4
 8009fce:	1a9b      	subs	r3, r3, r2
 8009fd0:	009b      	lsls	r3, r3, #2
 8009fd2:	440b      	add	r3, r1
 8009fd4:	334c      	adds	r3, #76	@ 0x4c
 8009fd6:	2204      	movs	r2, #4
 8009fd8:	701a      	strb	r2, [r3, #0]
      break;
 8009fda:	e001      	b.n	8009fe0 <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 8009fdc:	bf00      	nop
 8009fde:	e000      	b.n	8009fe2 <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 8009fe0:	bf00      	nop
  }
}
 8009fe2:	bf00      	nop
 8009fe4:	3728      	adds	r7, #40	@ 0x28
 8009fe6:	46bd      	mov	sp, r7
 8009fe8:	bd80      	pop	{r7, pc}

08009fea <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8009fea:	b580      	push	{r7, lr}
 8009fec:	b086      	sub	sp, #24
 8009fee:	af00      	add	r7, sp, #0
 8009ff0:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	681b      	ldr	r3, [r3, #0]
 8009ff6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009ff8:	697b      	ldr	r3, [r7, #20]
 8009ffa:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8009ffc:	693b      	ldr	r3, [r7, #16]
 8009ffe:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800a002:	681b      	ldr	r3, [r3, #0]
 800a004:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 800a006:	693b      	ldr	r3, [r7, #16]
 800a008:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800a00c:	681b      	ldr	r3, [r3, #0]
 800a00e:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 800a010:	68bb      	ldr	r3, [r7, #8]
 800a012:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 800a016:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 800a018:	68fb      	ldr	r3, [r7, #12]
 800a01a:	f003 0302 	and.w	r3, r3, #2
 800a01e:	2b02      	cmp	r3, #2
 800a020:	d10b      	bne.n	800a03a <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 800a022:	68fb      	ldr	r3, [r7, #12]
 800a024:	f003 0301 	and.w	r3, r3, #1
 800a028:	2b01      	cmp	r3, #1
 800a02a:	d102      	bne.n	800a032 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 800a02c:	6878      	ldr	r0, [r7, #4]
 800a02e:	f00d faf7 	bl	8017620 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 800a032:	68bb      	ldr	r3, [r7, #8]
 800a034:	f043 0302 	orr.w	r3, r3, #2
 800a038:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 800a03a:	68fb      	ldr	r3, [r7, #12]
 800a03c:	f003 0308 	and.w	r3, r3, #8
 800a040:	2b08      	cmp	r3, #8
 800a042:	d132      	bne.n	800a0aa <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 800a044:	68bb      	ldr	r3, [r7, #8]
 800a046:	f043 0308 	orr.w	r3, r3, #8
 800a04a:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 800a04c:	68fb      	ldr	r3, [r7, #12]
 800a04e:	f003 0304 	and.w	r3, r3, #4
 800a052:	2b04      	cmp	r3, #4
 800a054:	d126      	bne.n	800a0a4 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	7a5b      	ldrb	r3, [r3, #9]
 800a05a:	2b02      	cmp	r3, #2
 800a05c:	d113      	bne.n	800a086 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 800a05e:	68fb      	ldr	r3, [r7, #12]
 800a060:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 800a064:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800a068:	d106      	bne.n	800a078 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	681b      	ldr	r3, [r3, #0]
 800a06e:	2102      	movs	r1, #2
 800a070:	4618      	mov	r0, r3
 800a072:	f007 fbf3 	bl	801185c <USB_InitFSLSPClkSel>
 800a076:	e011      	b.n	800a09c <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	681b      	ldr	r3, [r3, #0]
 800a07c:	2101      	movs	r1, #1
 800a07e:	4618      	mov	r0, r3
 800a080:	f007 fbec 	bl	801185c <USB_InitFSLSPClkSel>
 800a084:	e00a      	b.n	800a09c <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	79db      	ldrb	r3, [r3, #7]
 800a08a:	2b01      	cmp	r3, #1
 800a08c:	d106      	bne.n	800a09c <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 800a08e:	693b      	ldr	r3, [r7, #16]
 800a090:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a094:	461a      	mov	r2, r3
 800a096:	f64e 2360 	movw	r3, #60000	@ 0xea60
 800a09a:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 800a09c:	6878      	ldr	r0, [r7, #4]
 800a09e:	f00d faed 	bl	801767c <HAL_HCD_PortEnabled_Callback>
 800a0a2:	e002      	b.n	800a0aa <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 800a0a4:	6878      	ldr	r0, [r7, #4]
 800a0a6:	f00d faf7 	bl	8017698 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 800a0aa:	68fb      	ldr	r3, [r7, #12]
 800a0ac:	f003 0320 	and.w	r3, r3, #32
 800a0b0:	2b20      	cmp	r3, #32
 800a0b2:	d103      	bne.n	800a0bc <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 800a0b4:	68bb      	ldr	r3, [r7, #8]
 800a0b6:	f043 0320 	orr.w	r3, r3, #32
 800a0ba:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 800a0bc:	693b      	ldr	r3, [r7, #16]
 800a0be:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800a0c2:	461a      	mov	r2, r3
 800a0c4:	68bb      	ldr	r3, [r7, #8]
 800a0c6:	6013      	str	r3, [r2, #0]
}
 800a0c8:	bf00      	nop
 800a0ca:	3718      	adds	r7, #24
 800a0cc:	46bd      	mov	sp, r7
 800a0ce:	bd80      	pop	{r7, pc}

0800a0d0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800a0d0:	b580      	push	{r7, lr}
 800a0d2:	b082      	sub	sp, #8
 800a0d4:	af00      	add	r7, sp, #0
 800a0d6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	2b00      	cmp	r3, #0
 800a0dc:	d101      	bne.n	800a0e2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800a0de:	2301      	movs	r3, #1
 800a0e0:	e08b      	b.n	800a1fa <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a0e8:	b2db      	uxtb	r3, r3
 800a0ea:	2b00      	cmp	r3, #0
 800a0ec:	d106      	bne.n	800a0fc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	2200      	movs	r2, #0
 800a0f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800a0f6:	6878      	ldr	r0, [r7, #4]
 800a0f8:	f7fa fa4c 	bl	8004594 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	2224      	movs	r2, #36	@ 0x24
 800a100:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	681b      	ldr	r3, [r3, #0]
 800a108:	681a      	ldr	r2, [r3, #0]
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	681b      	ldr	r3, [r3, #0]
 800a10e:	f022 0201 	bic.w	r2, r2, #1
 800a112:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	685a      	ldr	r2, [r3, #4]
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	681b      	ldr	r3, [r3, #0]
 800a11c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800a120:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	681b      	ldr	r3, [r3, #0]
 800a126:	689a      	ldr	r2, [r3, #8]
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	681b      	ldr	r3, [r3, #0]
 800a12c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800a130:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	68db      	ldr	r3, [r3, #12]
 800a136:	2b01      	cmp	r3, #1
 800a138:	d107      	bne.n	800a14a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	689a      	ldr	r2, [r3, #8]
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	681b      	ldr	r3, [r3, #0]
 800a142:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a146:	609a      	str	r2, [r3, #8]
 800a148:	e006      	b.n	800a158 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	689a      	ldr	r2, [r3, #8]
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	681b      	ldr	r3, [r3, #0]
 800a152:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800a156:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	68db      	ldr	r3, [r3, #12]
 800a15c:	2b02      	cmp	r3, #2
 800a15e:	d108      	bne.n	800a172 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	681b      	ldr	r3, [r3, #0]
 800a164:	685a      	ldr	r2, [r3, #4]
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	681b      	ldr	r3, [r3, #0]
 800a16a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a16e:	605a      	str	r2, [r3, #4]
 800a170:	e007      	b.n	800a182 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	681b      	ldr	r3, [r3, #0]
 800a176:	685a      	ldr	r2, [r3, #4]
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	681b      	ldr	r3, [r3, #0]
 800a17c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800a180:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	681b      	ldr	r3, [r3, #0]
 800a186:	6859      	ldr	r1, [r3, #4]
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	681a      	ldr	r2, [r3, #0]
 800a18c:	4b1d      	ldr	r3, [pc, #116]	@ (800a204 <HAL_I2C_Init+0x134>)
 800a18e:	430b      	orrs	r3, r1
 800a190:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	681b      	ldr	r3, [r3, #0]
 800a196:	68da      	ldr	r2, [r3, #12]
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	681b      	ldr	r3, [r3, #0]
 800a19c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800a1a0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	691a      	ldr	r2, [r3, #16]
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	695b      	ldr	r3, [r3, #20]
 800a1aa:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	699b      	ldr	r3, [r3, #24]
 800a1b2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	681b      	ldr	r3, [r3, #0]
 800a1b8:	430a      	orrs	r2, r1
 800a1ba:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	69d9      	ldr	r1, [r3, #28]
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	6a1a      	ldr	r2, [r3, #32]
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	681b      	ldr	r3, [r3, #0]
 800a1c8:	430a      	orrs	r2, r1
 800a1ca:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	681b      	ldr	r3, [r3, #0]
 800a1d0:	681a      	ldr	r2, [r3, #0]
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	681b      	ldr	r3, [r3, #0]
 800a1d6:	f042 0201 	orr.w	r2, r2, #1
 800a1da:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	2200      	movs	r2, #0
 800a1e0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	2220      	movs	r2, #32
 800a1e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	2200      	movs	r2, #0
 800a1ee:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	2200      	movs	r2, #0
 800a1f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800a1f8:	2300      	movs	r3, #0
}
 800a1fa:	4618      	mov	r0, r3
 800a1fc:	3708      	adds	r7, #8
 800a1fe:	46bd      	mov	sp, r7
 800a200:	bd80      	pop	{r7, pc}
 800a202:	bf00      	nop
 800a204:	02008000 	.word	0x02008000

0800a208 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800a208:	b480      	push	{r7}
 800a20a:	b083      	sub	sp, #12
 800a20c:	af00      	add	r7, sp, #0
 800a20e:	6078      	str	r0, [r7, #4]
 800a210:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a218:	b2db      	uxtb	r3, r3
 800a21a:	2b20      	cmp	r3, #32
 800a21c:	d138      	bne.n	800a290 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a224:	2b01      	cmp	r3, #1
 800a226:	d101      	bne.n	800a22c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800a228:	2302      	movs	r3, #2
 800a22a:	e032      	b.n	800a292 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	2201      	movs	r2, #1
 800a230:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	2224      	movs	r2, #36	@ 0x24
 800a238:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	681b      	ldr	r3, [r3, #0]
 800a240:	681a      	ldr	r2, [r3, #0]
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	681b      	ldr	r3, [r3, #0]
 800a246:	f022 0201 	bic.w	r2, r2, #1
 800a24a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	681b      	ldr	r3, [r3, #0]
 800a250:	681a      	ldr	r2, [r3, #0]
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	681b      	ldr	r3, [r3, #0]
 800a256:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800a25a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	681b      	ldr	r3, [r3, #0]
 800a260:	6819      	ldr	r1, [r3, #0]
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	681b      	ldr	r3, [r3, #0]
 800a266:	683a      	ldr	r2, [r7, #0]
 800a268:	430a      	orrs	r2, r1
 800a26a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	681b      	ldr	r3, [r3, #0]
 800a270:	681a      	ldr	r2, [r3, #0]
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	681b      	ldr	r3, [r3, #0]
 800a276:	f042 0201 	orr.w	r2, r2, #1
 800a27a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	2220      	movs	r2, #32
 800a280:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	2200      	movs	r2, #0
 800a288:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800a28c:	2300      	movs	r3, #0
 800a28e:	e000      	b.n	800a292 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800a290:	2302      	movs	r3, #2
  }
}
 800a292:	4618      	mov	r0, r3
 800a294:	370c      	adds	r7, #12
 800a296:	46bd      	mov	sp, r7
 800a298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a29c:	4770      	bx	lr

0800a29e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800a29e:	b480      	push	{r7}
 800a2a0:	b085      	sub	sp, #20
 800a2a2:	af00      	add	r7, sp, #0
 800a2a4:	6078      	str	r0, [r7, #4]
 800a2a6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a2ae:	b2db      	uxtb	r3, r3
 800a2b0:	2b20      	cmp	r3, #32
 800a2b2:	d139      	bne.n	800a328 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a2ba:	2b01      	cmp	r3, #1
 800a2bc:	d101      	bne.n	800a2c2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800a2be:	2302      	movs	r3, #2
 800a2c0:	e033      	b.n	800a32a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	2201      	movs	r2, #1
 800a2c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	2224      	movs	r2, #36	@ 0x24
 800a2ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	681b      	ldr	r3, [r3, #0]
 800a2d6:	681a      	ldr	r2, [r3, #0]
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	681b      	ldr	r3, [r3, #0]
 800a2dc:	f022 0201 	bic.w	r2, r2, #1
 800a2e0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	681b      	ldr	r3, [r3, #0]
 800a2e6:	681b      	ldr	r3, [r3, #0]
 800a2e8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800a2ea:	68fb      	ldr	r3, [r7, #12]
 800a2ec:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800a2f0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800a2f2:	683b      	ldr	r3, [r7, #0]
 800a2f4:	021b      	lsls	r3, r3, #8
 800a2f6:	68fa      	ldr	r2, [r7, #12]
 800a2f8:	4313      	orrs	r3, r2
 800a2fa:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	681b      	ldr	r3, [r3, #0]
 800a300:	68fa      	ldr	r2, [r7, #12]
 800a302:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	681b      	ldr	r3, [r3, #0]
 800a308:	681a      	ldr	r2, [r3, #0]
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	681b      	ldr	r3, [r3, #0]
 800a30e:	f042 0201 	orr.w	r2, r2, #1
 800a312:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	2220      	movs	r2, #32
 800a318:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	2200      	movs	r2, #0
 800a320:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800a324:	2300      	movs	r3, #0
 800a326:	e000      	b.n	800a32a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800a328:	2302      	movs	r3, #2
  }
}
 800a32a:	4618      	mov	r0, r3
 800a32c:	3714      	adds	r7, #20
 800a32e:	46bd      	mov	sp, r7
 800a330:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a334:	4770      	bx	lr

0800a336 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 800a336:	b580      	push	{r7, lr}
 800a338:	b084      	sub	sp, #16
 800a33a:	af00      	add	r7, sp, #0
 800a33c:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	2b00      	cmp	r3, #0
 800a342:	d101      	bne.n	800a348 <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 800a344:	2301      	movs	r3, #1
 800a346:	e08f      	b.n	800a468 <HAL_LTDC_Init+0x132>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 800a34e:	b2db      	uxtb	r3, r3
 800a350:	2b00      	cmp	r3, #0
 800a352:	d106      	bne.n	800a362 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	2200      	movs	r2, #0
 800a358:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 800a35c:	6878      	ldr	r0, [r7, #4]
 800a35e:	f7fa f9c1 	bl	80046e4 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	2202      	movs	r2, #2
 800a366:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	681b      	ldr	r3, [r3, #0]
 800a36e:	699a      	ldr	r2, [r3, #24]
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	681b      	ldr	r3, [r3, #0]
 800a374:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 800a378:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	681b      	ldr	r3, [r3, #0]
 800a37e:	6999      	ldr	r1, [r3, #24]
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	685a      	ldr	r2, [r3, #4]
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	689b      	ldr	r3, [r3, #8]
 800a388:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800a38e:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	691b      	ldr	r3, [r3, #16]
 800a394:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	681b      	ldr	r3, [r3, #0]
 800a39a:	430a      	orrs	r2, r1
 800a39c:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  tmp = (hltdc->Init.HorizontalSync << 16U);
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	695b      	ldr	r3, [r3, #20]
 800a3a2:	041b      	lsls	r3, r3, #16
 800a3a4:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->SSCR, (tmp | hltdc->Init.VerticalSync));
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	6999      	ldr	r1, [r3, #24]
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	681b      	ldr	r3, [r3, #0]
 800a3ae:	68fa      	ldr	r2, [r7, #12]
 800a3b0:	430a      	orrs	r2, r1
 800a3b2:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	69db      	ldr	r3, [r3, #28]
 800a3b8:	041b      	lsls	r3, r3, #16
 800a3ba:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->BPCR, (tmp | hltdc->Init.AccumulatedVBP));
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	6a19      	ldr	r1, [r3, #32]
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	681b      	ldr	r3, [r3, #0]
 800a3c4:	68fa      	ldr	r2, [r7, #12]
 800a3c6:	430a      	orrs	r2, r1
 800a3c8:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a3ce:	041b      	lsls	r3, r3, #16
 800a3d0:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->AWCR, (tmp | hltdc->Init.AccumulatedActiveH));
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	681b      	ldr	r3, [r3, #0]
 800a3da:	68fa      	ldr	r2, [r7, #12]
 800a3dc:	430a      	orrs	r2, r1
 800a3de:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  tmp = (hltdc->Init.TotalWidth << 16U);
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a3e4:	041b      	lsls	r3, r3, #16
 800a3e6:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->TWCR, (tmp | hltdc->Init.TotalHeigh));
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	681b      	ldr	r3, [r3, #0]
 800a3f0:	68fa      	ldr	r2, [r7, #12]
 800a3f2:	430a      	orrs	r2, r1
 800a3f4:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800a3fc:	021b      	lsls	r3, r3, #8
 800a3fe:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 800a406:	041b      	lsls	r3, r3, #16
 800a408:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	681b      	ldr	r3, [r3, #0]
 800a40e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	681b      	ldr	r3, [r3, #0]
 800a414:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 800a418:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	681b      	ldr	r3, [r3, #0]
 800a41e:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800a420:	68ba      	ldr	r2, [r7, #8]
 800a422:	68fb      	ldr	r3, [r7, #12]
 800a424:	4313      	orrs	r3, r2
 800a426:	687a      	ldr	r2, [r7, #4]
 800a428:	f892 2034 	ldrb.w	r2, [r2, #52]	@ 0x34
 800a42c:	431a      	orrs	r2, r3
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	681b      	ldr	r3, [r3, #0]
 800a432:	430a      	orrs	r2, r1
 800a434:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	681b      	ldr	r3, [r3, #0]
 800a43a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	681b      	ldr	r3, [r3, #0]
 800a440:	f042 0206 	orr.w	r2, r2, #6
 800a444:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	681b      	ldr	r3, [r3, #0]
 800a44a:	699a      	ldr	r2, [r3, #24]
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	681b      	ldr	r3, [r3, #0]
 800a450:	f042 0201 	orr.w	r2, r2, #1
 800a454:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	2200      	movs	r2, #0
 800a45a:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	2201      	movs	r2, #1
 800a462:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  return HAL_OK;
 800a466:	2300      	movs	r3, #0
}
 800a468:	4618      	mov	r0, r3
 800a46a:	3710      	adds	r7, #16
 800a46c:	46bd      	mov	sp, r7
 800a46e:	bd80      	pop	{r7, pc}

0800a470 <HAL_LTDC_IRQHandler>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
void HAL_LTDC_IRQHandler(LTDC_HandleTypeDef *hltdc)
{
 800a470:	b580      	push	{r7, lr}
 800a472:	b084      	sub	sp, #16
 800a474:	af00      	add	r7, sp, #0
 800a476:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hltdc->Instance->ISR);
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	681b      	ldr	r3, [r3, #0]
 800a47c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a47e:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hltdc->Instance->IER);
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	681b      	ldr	r3, [r3, #0]
 800a484:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a486:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_TERRIF) != 0U) && ((itsources & LTDC_IER_TERRIE) != 0U))
 800a488:	68fb      	ldr	r3, [r7, #12]
 800a48a:	f003 0304 	and.w	r3, r3, #4
 800a48e:	2b00      	cmp	r3, #0
 800a490:	d023      	beq.n	800a4da <HAL_LTDC_IRQHandler+0x6a>
 800a492:	68bb      	ldr	r3, [r7, #8]
 800a494:	f003 0304 	and.w	r3, r3, #4
 800a498:	2b00      	cmp	r3, #0
 800a49a:	d01e      	beq.n	800a4da <HAL_LTDC_IRQHandler+0x6a>
  {
    /* Disable the transfer Error interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	681b      	ldr	r3, [r3, #0]
 800a4a0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	681b      	ldr	r3, [r3, #0]
 800a4a6:	f022 0204 	bic.w	r2, r2, #4
 800a4aa:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the transfer error flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	681b      	ldr	r3, [r3, #0]
 800a4b0:	2204      	movs	r2, #4
 800a4b2:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800a4ba:	f043 0201 	orr.w	r2, r3, #1
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	2204      	movs	r2, #4
 800a4c8:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	2200      	movs	r2, #0
 800a4d0:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 800a4d4:	6878      	ldr	r0, [r7, #4]
 800a4d6:	f000 f86f 	bl	800a5b8 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* FIFO underrun Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_FUIF) != 0U) && ((itsources & LTDC_IER_FUIE) != 0U))
 800a4da:	68fb      	ldr	r3, [r7, #12]
 800a4dc:	f003 0302 	and.w	r3, r3, #2
 800a4e0:	2b00      	cmp	r3, #0
 800a4e2:	d023      	beq.n	800a52c <HAL_LTDC_IRQHandler+0xbc>
 800a4e4:	68bb      	ldr	r3, [r7, #8]
 800a4e6:	f003 0302 	and.w	r3, r3, #2
 800a4ea:	2b00      	cmp	r3, #0
 800a4ec:	d01e      	beq.n	800a52c <HAL_LTDC_IRQHandler+0xbc>
  {
    /* Disable the FIFO underrun interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	681b      	ldr	r3, [r3, #0]
 800a4f2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	681b      	ldr	r3, [r3, #0]
 800a4f8:	f022 0202 	bic.w	r2, r2, #2
 800a4fc:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the FIFO underrun flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	681b      	ldr	r3, [r3, #0]
 800a502:	2202      	movs	r2, #2
 800a504:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 800a506:	687b      	ldr	r3, [r7, #4]
 800a508:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800a50c:	f043 0202 	orr.w	r2, r3, #2
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	2204      	movs	r2, #4
 800a51a:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	2200      	movs	r2, #0
 800a522:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 800a526:	6878      	ldr	r0, [r7, #4]
 800a528:	f000 f846 	bl	800a5b8 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Line Interrupt management ************************************************/
  if (((isrflags & LTDC_ISR_LIF) != 0U) && ((itsources & LTDC_IER_LIE) != 0U))
 800a52c:	68fb      	ldr	r3, [r7, #12]
 800a52e:	f003 0301 	and.w	r3, r3, #1
 800a532:	2b00      	cmp	r3, #0
 800a534:	d01b      	beq.n	800a56e <HAL_LTDC_IRQHandler+0xfe>
 800a536:	68bb      	ldr	r3, [r7, #8]
 800a538:	f003 0301 	and.w	r3, r3, #1
 800a53c:	2b00      	cmp	r3, #0
 800a53e:	d016      	beq.n	800a56e <HAL_LTDC_IRQHandler+0xfe>
  {
    /* Disable the Line interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	681b      	ldr	r3, [r3, #0]
 800a544:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	681b      	ldr	r3, [r3, #0]
 800a54a:	f022 0201 	bic.w	r2, r2, #1
 800a54e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the Line interrupt flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	681b      	ldr	r3, [r3, #0]
 800a554:	2201      	movs	r2, #1
 800a556:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	2201      	movs	r2, #1
 800a55c:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	2200      	movs	r2, #0
 800a564:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered Line Event callback */
    hltdc->LineEventCallback(hltdc);
#else
    /*Call Legacy Line Event callback */
    HAL_LTDC_LineEventCallback(hltdc);
 800a568:	6878      	ldr	r0, [r7, #4]
 800a56a:	f000 f82f 	bl	800a5cc <HAL_LTDC_LineEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Register reload Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_RRIF) != 0U) && ((itsources & LTDC_IER_RRIE) != 0U))
 800a56e:	68fb      	ldr	r3, [r7, #12]
 800a570:	f003 0308 	and.w	r3, r3, #8
 800a574:	2b00      	cmp	r3, #0
 800a576:	d01b      	beq.n	800a5b0 <HAL_LTDC_IRQHandler+0x140>
 800a578:	68bb      	ldr	r3, [r7, #8]
 800a57a:	f003 0308 	and.w	r3, r3, #8
 800a57e:	2b00      	cmp	r3, #0
 800a580:	d016      	beq.n	800a5b0 <HAL_LTDC_IRQHandler+0x140>
  {
    /* Disable the register reload interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	681b      	ldr	r3, [r3, #0]
 800a586:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	681b      	ldr	r3, [r3, #0]
 800a58c:	f022 0208 	bic.w	r2, r2, #8
 800a590:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the register reload flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	681b      	ldr	r3, [r3, #0]
 800a596:	2208      	movs	r2, #8
 800a598:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	2201      	movs	r2, #1
 800a59e:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	2200      	movs	r2, #0
 800a5a6:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered reload Event callback */
    hltdc->ReloadEventCallback(hltdc);
#else
    /*Call Legacy Reload Event callback */
    HAL_LTDC_ReloadEventCallback(hltdc);
 800a5aa:	6878      	ldr	r0, [r7, #4]
 800a5ac:	f000 f818 	bl	800a5e0 <HAL_LTDC_ReloadEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }
}
 800a5b0:	bf00      	nop
 800a5b2:	3710      	adds	r7, #16
 800a5b4:	46bd      	mov	sp, r7
 800a5b6:	bd80      	pop	{r7, pc}

0800a5b8 <HAL_LTDC_ErrorCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ErrorCallback(LTDC_HandleTypeDef *hltdc)
{
 800a5b8:	b480      	push	{r7}
 800a5ba:	b083      	sub	sp, #12
 800a5bc:	af00      	add	r7, sp, #0
 800a5be:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ErrorCallback could be implemented in the user file
   */
}
 800a5c0:	bf00      	nop
 800a5c2:	370c      	adds	r7, #12
 800a5c4:	46bd      	mov	sp, r7
 800a5c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5ca:	4770      	bx	lr

0800a5cc <HAL_LTDC_LineEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_LineEventCallback(LTDC_HandleTypeDef *hltdc)
{
 800a5cc:	b480      	push	{r7}
 800a5ce:	b083      	sub	sp, #12
 800a5d0:	af00      	add	r7, sp, #0
 800a5d2:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_LineEventCallback could be implemented in the user file
   */
}
 800a5d4:	bf00      	nop
 800a5d6:	370c      	adds	r7, #12
 800a5d8:	46bd      	mov	sp, r7
 800a5da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5de:	4770      	bx	lr

0800a5e0 <HAL_LTDC_ReloadEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ReloadEventCallback(LTDC_HandleTypeDef *hltdc)
{
 800a5e0:	b480      	push	{r7}
 800a5e2:	b083      	sub	sp, #12
 800a5e4:	af00      	add	r7, sp, #0
 800a5e6:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ReloadEvenCallback could be implemented in the user file
   */
}
 800a5e8:	bf00      	nop
 800a5ea:	370c      	adds	r7, #12
 800a5ec:	46bd      	mov	sp, r7
 800a5ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5f2:	4770      	bx	lr

0800a5f4 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 800a5f4:	b5b0      	push	{r4, r5, r7, lr}
 800a5f6:	b084      	sub	sp, #16
 800a5f8:	af00      	add	r7, sp, #0
 800a5fa:	60f8      	str	r0, [r7, #12]
 800a5fc:	60b9      	str	r1, [r7, #8]
 800a5fe:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 800a600:	68fb      	ldr	r3, [r7, #12]
 800a602:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 800a606:	2b01      	cmp	r3, #1
 800a608:	d101      	bne.n	800a60e <HAL_LTDC_ConfigLayer+0x1a>
 800a60a:	2302      	movs	r3, #2
 800a60c:	e02c      	b.n	800a668 <HAL_LTDC_ConfigLayer+0x74>
 800a60e:	68fb      	ldr	r3, [r7, #12]
 800a610:	2201      	movs	r2, #1
 800a612:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800a616:	68fb      	ldr	r3, [r7, #12]
 800a618:	2202      	movs	r2, #2
 800a61a:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 800a61e:	68fa      	ldr	r2, [r7, #12]
 800a620:	687b      	ldr	r3, [r7, #4]
 800a622:	2134      	movs	r1, #52	@ 0x34
 800a624:	fb01 f303 	mul.w	r3, r1, r3
 800a628:	4413      	add	r3, r2
 800a62a:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800a62e:	68bb      	ldr	r3, [r7, #8]
 800a630:	4614      	mov	r4, r2
 800a632:	461d      	mov	r5, r3
 800a634:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a636:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a638:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a63a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a63c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a63e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a640:	682b      	ldr	r3, [r5, #0]
 800a642:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 800a644:	687a      	ldr	r2, [r7, #4]
 800a646:	68b9      	ldr	r1, [r7, #8]
 800a648:	68f8      	ldr	r0, [r7, #12]
 800a64a:	f000 f811 	bl	800a670 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 800a64e:	68fb      	ldr	r3, [r7, #12]
 800a650:	681b      	ldr	r3, [r3, #0]
 800a652:	2201      	movs	r2, #1
 800a654:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 800a656:	68fb      	ldr	r3, [r7, #12]
 800a658:	2201      	movs	r2, #1
 800a65a:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 800a65e:	68fb      	ldr	r3, [r7, #12]
 800a660:	2200      	movs	r2, #0
 800a662:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 800a666:	2300      	movs	r3, #0
}
 800a668:	4618      	mov	r0, r3
 800a66a:	3710      	adds	r7, #16
 800a66c:	46bd      	mov	sp, r7
 800a66e:	bdb0      	pop	{r4, r5, r7, pc}

0800a670 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 800a670:	b480      	push	{r7}
 800a672:	b089      	sub	sp, #36	@ 0x24
 800a674:	af00      	add	r7, sp, #0
 800a676:	60f8      	str	r0, [r7, #12]
 800a678:	60b9      	str	r1, [r7, #8]
 800a67a:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 800a67c:	68bb      	ldr	r3, [r7, #8]
 800a67e:	685a      	ldr	r2, [r3, #4]
 800a680:	68fb      	ldr	r3, [r7, #12]
 800a682:	681b      	ldr	r3, [r3, #0]
 800a684:	68db      	ldr	r3, [r3, #12]
 800a686:	0c1b      	lsrs	r3, r3, #16
 800a688:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a68c:	4413      	add	r3, r2
 800a68e:	041b      	lsls	r3, r3, #16
 800a690:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 800a692:	68fb      	ldr	r3, [r7, #12]
 800a694:	681b      	ldr	r3, [r3, #0]
 800a696:	461a      	mov	r2, r3
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	01db      	lsls	r3, r3, #7
 800a69c:	4413      	add	r3, r2
 800a69e:	3384      	adds	r3, #132	@ 0x84
 800a6a0:	685b      	ldr	r3, [r3, #4]
 800a6a2:	68fa      	ldr	r2, [r7, #12]
 800a6a4:	6812      	ldr	r2, [r2, #0]
 800a6a6:	4611      	mov	r1, r2
 800a6a8:	687a      	ldr	r2, [r7, #4]
 800a6aa:	01d2      	lsls	r2, r2, #7
 800a6ac:	440a      	add	r2, r1
 800a6ae:	3284      	adds	r2, #132	@ 0x84
 800a6b0:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 800a6b4:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800a6b6:	68bb      	ldr	r3, [r7, #8]
 800a6b8:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800a6ba:	68fb      	ldr	r3, [r7, #12]
 800a6bc:	681b      	ldr	r3, [r3, #0]
 800a6be:	68db      	ldr	r3, [r3, #12]
 800a6c0:	0c1b      	lsrs	r3, r3, #16
 800a6c2:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800a6c6:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800a6c8:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800a6ca:	68fb      	ldr	r3, [r7, #12]
 800a6cc:	681b      	ldr	r3, [r3, #0]
 800a6ce:	4619      	mov	r1, r3
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	01db      	lsls	r3, r3, #7
 800a6d4:	440b      	add	r3, r1
 800a6d6:	3384      	adds	r3, #132	@ 0x84
 800a6d8:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800a6da:	69fb      	ldr	r3, [r7, #28]
 800a6dc:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800a6de:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 800a6e0:	68bb      	ldr	r3, [r7, #8]
 800a6e2:	68da      	ldr	r2, [r3, #12]
 800a6e4:	68fb      	ldr	r3, [r7, #12]
 800a6e6:	681b      	ldr	r3, [r3, #0]
 800a6e8:	68db      	ldr	r3, [r3, #12]
 800a6ea:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800a6ee:	4413      	add	r3, r2
 800a6f0:	041b      	lsls	r3, r3, #16
 800a6f2:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 800a6f4:	68fb      	ldr	r3, [r7, #12]
 800a6f6:	681b      	ldr	r3, [r3, #0]
 800a6f8:	461a      	mov	r2, r3
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	01db      	lsls	r3, r3, #7
 800a6fe:	4413      	add	r3, r2
 800a700:	3384      	adds	r3, #132	@ 0x84
 800a702:	689b      	ldr	r3, [r3, #8]
 800a704:	68fa      	ldr	r2, [r7, #12]
 800a706:	6812      	ldr	r2, [r2, #0]
 800a708:	4611      	mov	r1, r2
 800a70a:	687a      	ldr	r2, [r7, #4]
 800a70c:	01d2      	lsls	r2, r2, #7
 800a70e:	440a      	add	r2, r1
 800a710:	3284      	adds	r2, #132	@ 0x84
 800a712:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 800a716:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 800a718:	68bb      	ldr	r3, [r7, #8]
 800a71a:	689a      	ldr	r2, [r3, #8]
 800a71c:	68fb      	ldr	r3, [r7, #12]
 800a71e:	681b      	ldr	r3, [r3, #0]
 800a720:	68db      	ldr	r3, [r3, #12]
 800a722:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800a726:	4413      	add	r3, r2
 800a728:	1c5a      	adds	r2, r3, #1
 800a72a:	68fb      	ldr	r3, [r7, #12]
 800a72c:	681b      	ldr	r3, [r3, #0]
 800a72e:	4619      	mov	r1, r3
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	01db      	lsls	r3, r3, #7
 800a734:	440b      	add	r3, r1
 800a736:	3384      	adds	r3, #132	@ 0x84
 800a738:	4619      	mov	r1, r3
 800a73a:	69fb      	ldr	r3, [r7, #28]
 800a73c:	4313      	orrs	r3, r2
 800a73e:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 800a740:	68fb      	ldr	r3, [r7, #12]
 800a742:	681b      	ldr	r3, [r3, #0]
 800a744:	461a      	mov	r2, r3
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	01db      	lsls	r3, r3, #7
 800a74a:	4413      	add	r3, r2
 800a74c:	3384      	adds	r3, #132	@ 0x84
 800a74e:	691b      	ldr	r3, [r3, #16]
 800a750:	68fa      	ldr	r2, [r7, #12]
 800a752:	6812      	ldr	r2, [r2, #0]
 800a754:	4611      	mov	r1, r2
 800a756:	687a      	ldr	r2, [r7, #4]
 800a758:	01d2      	lsls	r2, r2, #7
 800a75a:	440a      	add	r2, r1
 800a75c:	3284      	adds	r2, #132	@ 0x84
 800a75e:	f023 0307 	bic.w	r3, r3, #7
 800a762:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 800a764:	68fb      	ldr	r3, [r7, #12]
 800a766:	681b      	ldr	r3, [r3, #0]
 800a768:	461a      	mov	r2, r3
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	01db      	lsls	r3, r3, #7
 800a76e:	4413      	add	r3, r2
 800a770:	3384      	adds	r3, #132	@ 0x84
 800a772:	461a      	mov	r2, r3
 800a774:	68bb      	ldr	r3, [r7, #8]
 800a776:	691b      	ldr	r3, [r3, #16]
 800a778:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 800a77a:	68bb      	ldr	r3, [r7, #8]
 800a77c:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800a780:	021b      	lsls	r3, r3, #8
 800a782:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 800a784:	68bb      	ldr	r3, [r7, #8]
 800a786:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 800a78a:	041b      	lsls	r3, r3, #16
 800a78c:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 800a78e:	68bb      	ldr	r3, [r7, #8]
 800a790:	699b      	ldr	r3, [r3, #24]
 800a792:	061b      	lsls	r3, r3, #24
 800a794:	617b      	str	r3, [r7, #20]
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->DCCR, (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2));
 800a796:	68bb      	ldr	r3, [r7, #8]
 800a798:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800a79c:	461a      	mov	r2, r3
 800a79e:	69fb      	ldr	r3, [r7, #28]
 800a7a0:	431a      	orrs	r2, r3
 800a7a2:	69bb      	ldr	r3, [r7, #24]
 800a7a4:	431a      	orrs	r2, r3
 800a7a6:	68fb      	ldr	r3, [r7, #12]
 800a7a8:	681b      	ldr	r3, [r3, #0]
 800a7aa:	4619      	mov	r1, r3
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	01db      	lsls	r3, r3, #7
 800a7b0:	440b      	add	r3, r1
 800a7b2:	3384      	adds	r3, #132	@ 0x84
 800a7b4:	4619      	mov	r1, r3
 800a7b6:	697b      	ldr	r3, [r7, #20]
 800a7b8:	4313      	orrs	r3, r2
 800a7ba:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 800a7bc:	68fb      	ldr	r3, [r7, #12]
 800a7be:	681b      	ldr	r3, [r3, #0]
 800a7c0:	461a      	mov	r2, r3
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	01db      	lsls	r3, r3, #7
 800a7c6:	4413      	add	r3, r2
 800a7c8:	3384      	adds	r3, #132	@ 0x84
 800a7ca:	695b      	ldr	r3, [r3, #20]
 800a7cc:	68fa      	ldr	r2, [r7, #12]
 800a7ce:	6812      	ldr	r2, [r2, #0]
 800a7d0:	4611      	mov	r1, r2
 800a7d2:	687a      	ldr	r2, [r7, #4]
 800a7d4:	01d2      	lsls	r2, r2, #7
 800a7d6:	440a      	add	r2, r1
 800a7d8:	3284      	adds	r2, #132	@ 0x84
 800a7da:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800a7de:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 800a7e0:	68fb      	ldr	r3, [r7, #12]
 800a7e2:	681b      	ldr	r3, [r3, #0]
 800a7e4:	461a      	mov	r2, r3
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	01db      	lsls	r3, r3, #7
 800a7ea:	4413      	add	r3, r2
 800a7ec:	3384      	adds	r3, #132	@ 0x84
 800a7ee:	461a      	mov	r2, r3
 800a7f0:	68bb      	ldr	r3, [r7, #8]
 800a7f2:	695b      	ldr	r3, [r3, #20]
 800a7f4:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 800a7f6:	68fb      	ldr	r3, [r7, #12]
 800a7f8:	681b      	ldr	r3, [r3, #0]
 800a7fa:	461a      	mov	r2, r3
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	01db      	lsls	r3, r3, #7
 800a800:	4413      	add	r3, r2
 800a802:	3384      	adds	r3, #132	@ 0x84
 800a804:	69da      	ldr	r2, [r3, #28]
 800a806:	68fb      	ldr	r3, [r7, #12]
 800a808:	681b      	ldr	r3, [r3, #0]
 800a80a:	4619      	mov	r1, r3
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	01db      	lsls	r3, r3, #7
 800a810:	440b      	add	r3, r1
 800a812:	3384      	adds	r3, #132	@ 0x84
 800a814:	4619      	mov	r1, r3
 800a816:	4b4f      	ldr	r3, [pc, #316]	@ (800a954 <LTDC_SetConfig+0x2e4>)
 800a818:	4013      	ands	r3, r2
 800a81a:	61cb      	str	r3, [r1, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 800a81c:	68bb      	ldr	r3, [r7, #8]
 800a81e:	69da      	ldr	r2, [r3, #28]
 800a820:	68bb      	ldr	r3, [r7, #8]
 800a822:	6a1b      	ldr	r3, [r3, #32]
 800a824:	68f9      	ldr	r1, [r7, #12]
 800a826:	6809      	ldr	r1, [r1, #0]
 800a828:	4608      	mov	r0, r1
 800a82a:	6879      	ldr	r1, [r7, #4]
 800a82c:	01c9      	lsls	r1, r1, #7
 800a82e:	4401      	add	r1, r0
 800a830:	3184      	adds	r1, #132	@ 0x84
 800a832:	4313      	orrs	r3, r2
 800a834:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->CFBAR, pLayerCfg->FBStartAdress);
 800a836:	68fb      	ldr	r3, [r7, #12]
 800a838:	681b      	ldr	r3, [r3, #0]
 800a83a:	461a      	mov	r2, r3
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	01db      	lsls	r3, r3, #7
 800a840:	4413      	add	r3, r2
 800a842:	3384      	adds	r3, #132	@ 0x84
 800a844:	461a      	mov	r2, r3
 800a846:	68bb      	ldr	r3, [r7, #8]
 800a848:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a84a:	6293      	str	r3, [r2, #40]	@ 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 800a84c:	68bb      	ldr	r3, [r7, #8]
 800a84e:	691b      	ldr	r3, [r3, #16]
 800a850:	2b00      	cmp	r3, #0
 800a852:	d102      	bne.n	800a85a <LTDC_SetConfig+0x1ea>
  {
    tmp = 4U;
 800a854:	2304      	movs	r3, #4
 800a856:	61fb      	str	r3, [r7, #28]
 800a858:	e01b      	b.n	800a892 <LTDC_SetConfig+0x222>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 800a85a:	68bb      	ldr	r3, [r7, #8]
 800a85c:	691b      	ldr	r3, [r3, #16]
 800a85e:	2b01      	cmp	r3, #1
 800a860:	d102      	bne.n	800a868 <LTDC_SetConfig+0x1f8>
  {
    tmp = 3U;
 800a862:	2303      	movs	r3, #3
 800a864:	61fb      	str	r3, [r7, #28]
 800a866:	e014      	b.n	800a892 <LTDC_SetConfig+0x222>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800a868:	68bb      	ldr	r3, [r7, #8]
 800a86a:	691b      	ldr	r3, [r3, #16]
 800a86c:	2b04      	cmp	r3, #4
 800a86e:	d00b      	beq.n	800a888 <LTDC_SetConfig+0x218>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 800a870:	68bb      	ldr	r3, [r7, #8]
 800a872:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800a874:	2b02      	cmp	r3, #2
 800a876:	d007      	beq.n	800a888 <LTDC_SetConfig+0x218>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800a878:	68bb      	ldr	r3, [r7, #8]
 800a87a:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 800a87c:	2b03      	cmp	r3, #3
 800a87e:	d003      	beq.n	800a888 <LTDC_SetConfig+0x218>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 800a880:	68bb      	ldr	r3, [r7, #8]
 800a882:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800a884:	2b07      	cmp	r3, #7
 800a886:	d102      	bne.n	800a88e <LTDC_SetConfig+0x21e>
  {
    tmp = 2U;
 800a888:	2302      	movs	r3, #2
 800a88a:	61fb      	str	r3, [r7, #28]
 800a88c:	e001      	b.n	800a892 <LTDC_SetConfig+0x222>
  }
  else
  {
    tmp = 1U;
 800a88e:	2301      	movs	r3, #1
 800a890:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 800a892:	68fb      	ldr	r3, [r7, #12]
 800a894:	681b      	ldr	r3, [r3, #0]
 800a896:	461a      	mov	r2, r3
 800a898:	687b      	ldr	r3, [r7, #4]
 800a89a:	01db      	lsls	r3, r3, #7
 800a89c:	4413      	add	r3, r2
 800a89e:	3384      	adds	r3, #132	@ 0x84
 800a8a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a8a2:	68fa      	ldr	r2, [r7, #12]
 800a8a4:	6812      	ldr	r2, [r2, #0]
 800a8a6:	4611      	mov	r1, r2
 800a8a8:	687a      	ldr	r2, [r7, #4]
 800a8aa:	01d2      	lsls	r2, r2, #7
 800a8ac:	440a      	add	r2, r1
 800a8ae:	3284      	adds	r2, #132	@ 0x84
 800a8b0:	f003 23e0 	and.w	r3, r3, #3758153728	@ 0xe000e000
 800a8b4:	62d3      	str	r3, [r2, #44]	@ 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 800a8b6:	68bb      	ldr	r3, [r7, #8]
 800a8b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a8ba:	69fa      	ldr	r2, [r7, #28]
 800a8bc:	fb02 f303 	mul.w	r3, r2, r3
 800a8c0:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 800a8c2:	68bb      	ldr	r3, [r7, #8]
 800a8c4:	6859      	ldr	r1, [r3, #4]
 800a8c6:	68bb      	ldr	r3, [r7, #8]
 800a8c8:	681b      	ldr	r3, [r3, #0]
 800a8ca:	1acb      	subs	r3, r1, r3
 800a8cc:	69f9      	ldr	r1, [r7, #28]
 800a8ce:	fb01 f303 	mul.w	r3, r1, r3
 800a8d2:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 800a8d4:	68f9      	ldr	r1, [r7, #12]
 800a8d6:	6809      	ldr	r1, [r1, #0]
 800a8d8:	4608      	mov	r0, r1
 800a8da:	6879      	ldr	r1, [r7, #4]
 800a8dc:	01c9      	lsls	r1, r1, #7
 800a8de:	4401      	add	r1, r0
 800a8e0:	3184      	adds	r1, #132	@ 0x84
 800a8e2:	4313      	orrs	r3, r2
 800a8e4:	62cb      	str	r3, [r1, #44]	@ 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 800a8e6:	68fb      	ldr	r3, [r7, #12]
 800a8e8:	681b      	ldr	r3, [r3, #0]
 800a8ea:	461a      	mov	r2, r3
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	01db      	lsls	r3, r3, #7
 800a8f0:	4413      	add	r3, r2
 800a8f2:	3384      	adds	r3, #132	@ 0x84
 800a8f4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a8f6:	68fb      	ldr	r3, [r7, #12]
 800a8f8:	681b      	ldr	r3, [r3, #0]
 800a8fa:	4619      	mov	r1, r3
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	01db      	lsls	r3, r3, #7
 800a900:	440b      	add	r3, r1
 800a902:	3384      	adds	r3, #132	@ 0x84
 800a904:	4619      	mov	r1, r3
 800a906:	4b14      	ldr	r3, [pc, #80]	@ (800a958 <LTDC_SetConfig+0x2e8>)
 800a908:	4013      	ands	r3, r2
 800a90a:	630b      	str	r3, [r1, #48]	@ 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 800a90c:	68fb      	ldr	r3, [r7, #12]
 800a90e:	681b      	ldr	r3, [r3, #0]
 800a910:	461a      	mov	r2, r3
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	01db      	lsls	r3, r3, #7
 800a916:	4413      	add	r3, r2
 800a918:	3384      	adds	r3, #132	@ 0x84
 800a91a:	461a      	mov	r2, r3
 800a91c:	68bb      	ldr	r3, [r7, #8]
 800a91e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a920:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 800a922:	68fb      	ldr	r3, [r7, #12]
 800a924:	681b      	ldr	r3, [r3, #0]
 800a926:	461a      	mov	r2, r3
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	01db      	lsls	r3, r3, #7
 800a92c:	4413      	add	r3, r2
 800a92e:	3384      	adds	r3, #132	@ 0x84
 800a930:	681b      	ldr	r3, [r3, #0]
 800a932:	68fa      	ldr	r2, [r7, #12]
 800a934:	6812      	ldr	r2, [r2, #0]
 800a936:	4611      	mov	r1, r2
 800a938:	687a      	ldr	r2, [r7, #4]
 800a93a:	01d2      	lsls	r2, r2, #7
 800a93c:	440a      	add	r2, r1
 800a93e:	3284      	adds	r2, #132	@ 0x84
 800a940:	f043 0301 	orr.w	r3, r3, #1
 800a944:	6013      	str	r3, [r2, #0]
}
 800a946:	bf00      	nop
 800a948:	3724      	adds	r7, #36	@ 0x24
 800a94a:	46bd      	mov	sp, r7
 800a94c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a950:	4770      	bx	lr
 800a952:	bf00      	nop
 800a954:	fffff8f8 	.word	0xfffff8f8
 800a958:	fffff800 	.word	0xfffff800

0800a95c <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800a95c:	b480      	push	{r7}
 800a95e:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800a960:	4b05      	ldr	r3, [pc, #20]	@ (800a978 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800a962:	681b      	ldr	r3, [r3, #0]
 800a964:	4a04      	ldr	r2, [pc, #16]	@ (800a978 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800a966:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a96a:	6013      	str	r3, [r2, #0]
}
 800a96c:	bf00      	nop
 800a96e:	46bd      	mov	sp, r7
 800a970:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a974:	4770      	bx	lr
 800a976:	bf00      	nop
 800a978:	40007000 	.word	0x40007000

0800a97c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800a97c:	b580      	push	{r7, lr}
 800a97e:	b082      	sub	sp, #8
 800a980:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 800a982:	2300      	movs	r3, #0
 800a984:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800a986:	4b23      	ldr	r3, [pc, #140]	@ (800aa14 <HAL_PWREx_EnableOverDrive+0x98>)
 800a988:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a98a:	4a22      	ldr	r2, [pc, #136]	@ (800aa14 <HAL_PWREx_EnableOverDrive+0x98>)
 800a98c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a990:	6413      	str	r3, [r2, #64]	@ 0x40
 800a992:	4b20      	ldr	r3, [pc, #128]	@ (800aa14 <HAL_PWREx_EnableOverDrive+0x98>)
 800a994:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a996:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a99a:	603b      	str	r3, [r7, #0]
 800a99c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800a99e:	4b1e      	ldr	r3, [pc, #120]	@ (800aa18 <HAL_PWREx_EnableOverDrive+0x9c>)
 800a9a0:	681b      	ldr	r3, [r3, #0]
 800a9a2:	4a1d      	ldr	r2, [pc, #116]	@ (800aa18 <HAL_PWREx_EnableOverDrive+0x9c>)
 800a9a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a9a8:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800a9aa:	f7fb fd49 	bl	8006440 <HAL_GetTick>
 800a9ae:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800a9b0:	e009      	b.n	800a9c6 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800a9b2:	f7fb fd45 	bl	8006440 <HAL_GetTick>
 800a9b6:	4602      	mov	r2, r0
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	1ad3      	subs	r3, r2, r3
 800a9bc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800a9c0:	d901      	bls.n	800a9c6 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 800a9c2:	2303      	movs	r3, #3
 800a9c4:	e022      	b.n	800aa0c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800a9c6:	4b14      	ldr	r3, [pc, #80]	@ (800aa18 <HAL_PWREx_EnableOverDrive+0x9c>)
 800a9c8:	685b      	ldr	r3, [r3, #4]
 800a9ca:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a9ce:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a9d2:	d1ee      	bne.n	800a9b2 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800a9d4:	4b10      	ldr	r3, [pc, #64]	@ (800aa18 <HAL_PWREx_EnableOverDrive+0x9c>)
 800a9d6:	681b      	ldr	r3, [r3, #0]
 800a9d8:	4a0f      	ldr	r2, [pc, #60]	@ (800aa18 <HAL_PWREx_EnableOverDrive+0x9c>)
 800a9da:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a9de:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800a9e0:	f7fb fd2e 	bl	8006440 <HAL_GetTick>
 800a9e4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800a9e6:	e009      	b.n	800a9fc <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800a9e8:	f7fb fd2a 	bl	8006440 <HAL_GetTick>
 800a9ec:	4602      	mov	r2, r0
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	1ad3      	subs	r3, r2, r3
 800a9f2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800a9f6:	d901      	bls.n	800a9fc <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 800a9f8:	2303      	movs	r3, #3
 800a9fa:	e007      	b.n	800aa0c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800a9fc:	4b06      	ldr	r3, [pc, #24]	@ (800aa18 <HAL_PWREx_EnableOverDrive+0x9c>)
 800a9fe:	685b      	ldr	r3, [r3, #4]
 800aa00:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800aa04:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800aa08:	d1ee      	bne.n	800a9e8 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 800aa0a:	2300      	movs	r3, #0
}
 800aa0c:	4618      	mov	r0, r3
 800aa0e:	3708      	adds	r7, #8
 800aa10:	46bd      	mov	sp, r7
 800aa12:	bd80      	pop	{r7, pc}
 800aa14:	40023800 	.word	0x40023800
 800aa18:	40007000 	.word	0x40007000

0800aa1c <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 800aa1c:	b580      	push	{r7, lr}
 800aa1e:	b086      	sub	sp, #24
 800aa20:	af02      	add	r7, sp, #8
 800aa22:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 800aa24:	f7fb fd0c 	bl	8006440 <HAL_GetTick>
 800aa28:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	2b00      	cmp	r3, #0
 800aa2e:	d101      	bne.n	800aa34 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 800aa30:	2301      	movs	r3, #1
 800aa32:	e067      	b.n	800ab04 <HAL_QSPI_Init+0xe8>
  if (hqspi->Init.DualFlash != QSPI_DUALFLASH_ENABLE )
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 800aa34:	687b      	ldr	r3, [r7, #4]
 800aa36:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800aa3a:	b2db      	uxtb	r3, r3
 800aa3c:	2b00      	cmp	r3, #0
 800aa3e:	d10b      	bne.n	800aa58 <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	2200      	movs	r2, #0
 800aa44:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 800aa48:	6878      	ldr	r0, [r7, #4]
 800aa4a:	f7f9 ff13 	bl	8004874 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 800aa4e:	f241 3188 	movw	r1, #5000	@ 0x1388
 800aa52:	6878      	ldr	r0, [r7, #4]
 800aa54:	f000 f85e 	bl	800ab14 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 800aa58:	687b      	ldr	r3, [r7, #4]
 800aa5a:	681b      	ldr	r3, [r3, #0]
 800aa5c:	681b      	ldr	r3, [r3, #0]
 800aa5e:	f423 51f8 	bic.w	r1, r3, #7936	@ 0x1f00
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	689b      	ldr	r3, [r3, #8]
 800aa66:	3b01      	subs	r3, #1
 800aa68:	021a      	lsls	r2, r3, #8
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	681b      	ldr	r3, [r3, #0]
 800aa6e:	430a      	orrs	r2, r1
 800aa70:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800aa76:	9300      	str	r3, [sp, #0]
 800aa78:	68fb      	ldr	r3, [r7, #12]
 800aa7a:	2200      	movs	r2, #0
 800aa7c:	2120      	movs	r1, #32
 800aa7e:	6878      	ldr	r0, [r7, #4]
 800aa80:	f000 f856 	bl	800ab30 <QSPI_WaitFlagStateUntilTimeout>
 800aa84:	4603      	mov	r3, r0
 800aa86:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 800aa88:	7afb      	ldrb	r3, [r7, #11]
 800aa8a:	2b00      	cmp	r3, #0
 800aa8c:	d135      	bne.n	800aafa <HAL_QSPI_Init+0xde>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	681b      	ldr	r3, [r3, #0]
 800aa92:	681a      	ldr	r2, [r3, #0]
 800aa94:	4b1d      	ldr	r3, [pc, #116]	@ (800ab0c <HAL_QSPI_Init+0xf0>)
 800aa96:	4013      	ands	r3, r2
 800aa98:	687a      	ldr	r2, [r7, #4]
 800aa9a:	6852      	ldr	r2, [r2, #4]
 800aa9c:	0611      	lsls	r1, r2, #24
 800aa9e:	687a      	ldr	r2, [r7, #4]
 800aaa0:	68d2      	ldr	r2, [r2, #12]
 800aaa2:	4311      	orrs	r1, r2
 800aaa4:	687a      	ldr	r2, [r7, #4]
 800aaa6:	69d2      	ldr	r2, [r2, #28]
 800aaa8:	4311      	orrs	r1, r2
 800aaaa:	687a      	ldr	r2, [r7, #4]
 800aaac:	6a12      	ldr	r2, [r2, #32]
 800aaae:	4311      	orrs	r1, r2
 800aab0:	687a      	ldr	r2, [r7, #4]
 800aab2:	6812      	ldr	r2, [r2, #0]
 800aab4:	430b      	orrs	r3, r1
 800aab6:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	681b      	ldr	r3, [r3, #0]
 800aabc:	685a      	ldr	r2, [r3, #4]
 800aabe:	4b14      	ldr	r3, [pc, #80]	@ (800ab10 <HAL_QSPI_Init+0xf4>)
 800aac0:	4013      	ands	r3, r2
 800aac2:	687a      	ldr	r2, [r7, #4]
 800aac4:	6912      	ldr	r2, [r2, #16]
 800aac6:	0411      	lsls	r1, r2, #16
 800aac8:	687a      	ldr	r2, [r7, #4]
 800aaca:	6952      	ldr	r2, [r2, #20]
 800aacc:	4311      	orrs	r1, r2
 800aace:	687a      	ldr	r2, [r7, #4]
 800aad0:	6992      	ldr	r2, [r2, #24]
 800aad2:	4311      	orrs	r1, r2
 800aad4:	687a      	ldr	r2, [r7, #4]
 800aad6:	6812      	ldr	r2, [r2, #0]
 800aad8:	430b      	orrs	r3, r1
 800aada:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 800aadc:	687b      	ldr	r3, [r7, #4]
 800aade:	681b      	ldr	r3, [r3, #0]
 800aae0:	681a      	ldr	r2, [r3, #0]
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	681b      	ldr	r3, [r3, #0]
 800aae6:	f042 0201 	orr.w	r2, r2, #1
 800aaea:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	2200      	movs	r2, #0
 800aaf0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 800aaf2:	687b      	ldr	r3, [r7, #4]
 800aaf4:	2201      	movs	r2, #1
 800aaf6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	2200      	movs	r2, #0
 800aafe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Return function status */
  return status;
 800ab02:	7afb      	ldrb	r3, [r7, #11]
}
 800ab04:	4618      	mov	r0, r3
 800ab06:	3710      	adds	r7, #16
 800ab08:	46bd      	mov	sp, r7
 800ab0a:	bd80      	pop	{r7, pc}
 800ab0c:	00ffff2f 	.word	0x00ffff2f
 800ab10:	ffe0f8fe 	.word	0xffe0f8fe

0800ab14 <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 800ab14:	b480      	push	{r7}
 800ab16:	b083      	sub	sp, #12
 800ab18:	af00      	add	r7, sp, #0
 800ab1a:	6078      	str	r0, [r7, #4]
 800ab1c:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	683a      	ldr	r2, [r7, #0]
 800ab22:	649a      	str	r2, [r3, #72]	@ 0x48
}
 800ab24:	bf00      	nop
 800ab26:	370c      	adds	r7, #12
 800ab28:	46bd      	mov	sp, r7
 800ab2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab2e:	4770      	bx	lr

0800ab30 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 800ab30:	b580      	push	{r7, lr}
 800ab32:	b084      	sub	sp, #16
 800ab34:	af00      	add	r7, sp, #0
 800ab36:	60f8      	str	r0, [r7, #12]
 800ab38:	60b9      	str	r1, [r7, #8]
 800ab3a:	603b      	str	r3, [r7, #0]
 800ab3c:	4613      	mov	r3, r2
 800ab3e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800ab40:	e01a      	b.n	800ab78 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ab42:	69bb      	ldr	r3, [r7, #24]
 800ab44:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ab48:	d016      	beq.n	800ab78 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ab4a:	f7fb fc79 	bl	8006440 <HAL_GetTick>
 800ab4e:	4602      	mov	r2, r0
 800ab50:	683b      	ldr	r3, [r7, #0]
 800ab52:	1ad3      	subs	r3, r2, r3
 800ab54:	69ba      	ldr	r2, [r7, #24]
 800ab56:	429a      	cmp	r2, r3
 800ab58:	d302      	bcc.n	800ab60 <QSPI_WaitFlagStateUntilTimeout+0x30>
 800ab5a:	69bb      	ldr	r3, [r7, #24]
 800ab5c:	2b00      	cmp	r3, #0
 800ab5e:	d10b      	bne.n	800ab78 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 800ab60:	68fb      	ldr	r3, [r7, #12]
 800ab62:	2204      	movs	r2, #4
 800ab64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 800ab68:	68fb      	ldr	r3, [r7, #12]
 800ab6a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ab6c:	f043 0201 	orr.w	r2, r3, #1
 800ab70:	68fb      	ldr	r3, [r7, #12]
 800ab72:	645a      	str	r2, [r3, #68]	@ 0x44

        return HAL_ERROR;
 800ab74:	2301      	movs	r3, #1
 800ab76:	e00e      	b.n	800ab96 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800ab78:	68fb      	ldr	r3, [r7, #12]
 800ab7a:	681b      	ldr	r3, [r3, #0]
 800ab7c:	689a      	ldr	r2, [r3, #8]
 800ab7e:	68bb      	ldr	r3, [r7, #8]
 800ab80:	4013      	ands	r3, r2
 800ab82:	2b00      	cmp	r3, #0
 800ab84:	bf14      	ite	ne
 800ab86:	2301      	movne	r3, #1
 800ab88:	2300      	moveq	r3, #0
 800ab8a:	b2db      	uxtb	r3, r3
 800ab8c:	461a      	mov	r2, r3
 800ab8e:	79fb      	ldrb	r3, [r7, #7]
 800ab90:	429a      	cmp	r2, r3
 800ab92:	d1d6      	bne.n	800ab42 <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800ab94:	2300      	movs	r3, #0
}
 800ab96:	4618      	mov	r0, r3
 800ab98:	3710      	adds	r7, #16
 800ab9a:	46bd      	mov	sp, r7
 800ab9c:	bd80      	pop	{r7, pc}
	...

0800aba0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800aba0:	b580      	push	{r7, lr}
 800aba2:	b086      	sub	sp, #24
 800aba4:	af00      	add	r7, sp, #0
 800aba6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 800aba8:	2300      	movs	r3, #0
 800abaa:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	2b00      	cmp	r3, #0
 800abb0:	d101      	bne.n	800abb6 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800abb2:	2301      	movs	r3, #1
 800abb4:	e291      	b.n	800b0da <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	681b      	ldr	r3, [r3, #0]
 800abba:	f003 0301 	and.w	r3, r3, #1
 800abbe:	2b00      	cmp	r3, #0
 800abc0:	f000 8087 	beq.w	800acd2 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800abc4:	4b96      	ldr	r3, [pc, #600]	@ (800ae20 <HAL_RCC_OscConfig+0x280>)
 800abc6:	689b      	ldr	r3, [r3, #8]
 800abc8:	f003 030c 	and.w	r3, r3, #12
 800abcc:	2b04      	cmp	r3, #4
 800abce:	d00c      	beq.n	800abea <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800abd0:	4b93      	ldr	r3, [pc, #588]	@ (800ae20 <HAL_RCC_OscConfig+0x280>)
 800abd2:	689b      	ldr	r3, [r3, #8]
 800abd4:	f003 030c 	and.w	r3, r3, #12
 800abd8:	2b08      	cmp	r3, #8
 800abda:	d112      	bne.n	800ac02 <HAL_RCC_OscConfig+0x62>
 800abdc:	4b90      	ldr	r3, [pc, #576]	@ (800ae20 <HAL_RCC_OscConfig+0x280>)
 800abde:	685b      	ldr	r3, [r3, #4]
 800abe0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800abe4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800abe8:	d10b      	bne.n	800ac02 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800abea:	4b8d      	ldr	r3, [pc, #564]	@ (800ae20 <HAL_RCC_OscConfig+0x280>)
 800abec:	681b      	ldr	r3, [r3, #0]
 800abee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800abf2:	2b00      	cmp	r3, #0
 800abf4:	d06c      	beq.n	800acd0 <HAL_RCC_OscConfig+0x130>
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	685b      	ldr	r3, [r3, #4]
 800abfa:	2b00      	cmp	r3, #0
 800abfc:	d168      	bne.n	800acd0 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800abfe:	2301      	movs	r3, #1
 800ac00:	e26b      	b.n	800b0da <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	685b      	ldr	r3, [r3, #4]
 800ac06:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ac0a:	d106      	bne.n	800ac1a <HAL_RCC_OscConfig+0x7a>
 800ac0c:	4b84      	ldr	r3, [pc, #528]	@ (800ae20 <HAL_RCC_OscConfig+0x280>)
 800ac0e:	681b      	ldr	r3, [r3, #0]
 800ac10:	4a83      	ldr	r2, [pc, #524]	@ (800ae20 <HAL_RCC_OscConfig+0x280>)
 800ac12:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800ac16:	6013      	str	r3, [r2, #0]
 800ac18:	e02e      	b.n	800ac78 <HAL_RCC_OscConfig+0xd8>
 800ac1a:	687b      	ldr	r3, [r7, #4]
 800ac1c:	685b      	ldr	r3, [r3, #4]
 800ac1e:	2b00      	cmp	r3, #0
 800ac20:	d10c      	bne.n	800ac3c <HAL_RCC_OscConfig+0x9c>
 800ac22:	4b7f      	ldr	r3, [pc, #508]	@ (800ae20 <HAL_RCC_OscConfig+0x280>)
 800ac24:	681b      	ldr	r3, [r3, #0]
 800ac26:	4a7e      	ldr	r2, [pc, #504]	@ (800ae20 <HAL_RCC_OscConfig+0x280>)
 800ac28:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800ac2c:	6013      	str	r3, [r2, #0]
 800ac2e:	4b7c      	ldr	r3, [pc, #496]	@ (800ae20 <HAL_RCC_OscConfig+0x280>)
 800ac30:	681b      	ldr	r3, [r3, #0]
 800ac32:	4a7b      	ldr	r2, [pc, #492]	@ (800ae20 <HAL_RCC_OscConfig+0x280>)
 800ac34:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800ac38:	6013      	str	r3, [r2, #0]
 800ac3a:	e01d      	b.n	800ac78 <HAL_RCC_OscConfig+0xd8>
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	685b      	ldr	r3, [r3, #4]
 800ac40:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800ac44:	d10c      	bne.n	800ac60 <HAL_RCC_OscConfig+0xc0>
 800ac46:	4b76      	ldr	r3, [pc, #472]	@ (800ae20 <HAL_RCC_OscConfig+0x280>)
 800ac48:	681b      	ldr	r3, [r3, #0]
 800ac4a:	4a75      	ldr	r2, [pc, #468]	@ (800ae20 <HAL_RCC_OscConfig+0x280>)
 800ac4c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800ac50:	6013      	str	r3, [r2, #0]
 800ac52:	4b73      	ldr	r3, [pc, #460]	@ (800ae20 <HAL_RCC_OscConfig+0x280>)
 800ac54:	681b      	ldr	r3, [r3, #0]
 800ac56:	4a72      	ldr	r2, [pc, #456]	@ (800ae20 <HAL_RCC_OscConfig+0x280>)
 800ac58:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800ac5c:	6013      	str	r3, [r2, #0]
 800ac5e:	e00b      	b.n	800ac78 <HAL_RCC_OscConfig+0xd8>
 800ac60:	4b6f      	ldr	r3, [pc, #444]	@ (800ae20 <HAL_RCC_OscConfig+0x280>)
 800ac62:	681b      	ldr	r3, [r3, #0]
 800ac64:	4a6e      	ldr	r2, [pc, #440]	@ (800ae20 <HAL_RCC_OscConfig+0x280>)
 800ac66:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800ac6a:	6013      	str	r3, [r2, #0]
 800ac6c:	4b6c      	ldr	r3, [pc, #432]	@ (800ae20 <HAL_RCC_OscConfig+0x280>)
 800ac6e:	681b      	ldr	r3, [r3, #0]
 800ac70:	4a6b      	ldr	r2, [pc, #428]	@ (800ae20 <HAL_RCC_OscConfig+0x280>)
 800ac72:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800ac76:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	685b      	ldr	r3, [r3, #4]
 800ac7c:	2b00      	cmp	r3, #0
 800ac7e:	d013      	beq.n	800aca8 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ac80:	f7fb fbde 	bl	8006440 <HAL_GetTick>
 800ac84:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800ac86:	e008      	b.n	800ac9a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800ac88:	f7fb fbda 	bl	8006440 <HAL_GetTick>
 800ac8c:	4602      	mov	r2, r0
 800ac8e:	693b      	ldr	r3, [r7, #16]
 800ac90:	1ad3      	subs	r3, r2, r3
 800ac92:	2b64      	cmp	r3, #100	@ 0x64
 800ac94:	d901      	bls.n	800ac9a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800ac96:	2303      	movs	r3, #3
 800ac98:	e21f      	b.n	800b0da <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800ac9a:	4b61      	ldr	r3, [pc, #388]	@ (800ae20 <HAL_RCC_OscConfig+0x280>)
 800ac9c:	681b      	ldr	r3, [r3, #0]
 800ac9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800aca2:	2b00      	cmp	r3, #0
 800aca4:	d0f0      	beq.n	800ac88 <HAL_RCC_OscConfig+0xe8>
 800aca6:	e014      	b.n	800acd2 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800aca8:	f7fb fbca 	bl	8006440 <HAL_GetTick>
 800acac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800acae:	e008      	b.n	800acc2 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800acb0:	f7fb fbc6 	bl	8006440 <HAL_GetTick>
 800acb4:	4602      	mov	r2, r0
 800acb6:	693b      	ldr	r3, [r7, #16]
 800acb8:	1ad3      	subs	r3, r2, r3
 800acba:	2b64      	cmp	r3, #100	@ 0x64
 800acbc:	d901      	bls.n	800acc2 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800acbe:	2303      	movs	r3, #3
 800acc0:	e20b      	b.n	800b0da <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800acc2:	4b57      	ldr	r3, [pc, #348]	@ (800ae20 <HAL_RCC_OscConfig+0x280>)
 800acc4:	681b      	ldr	r3, [r3, #0]
 800acc6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800acca:	2b00      	cmp	r3, #0
 800accc:	d1f0      	bne.n	800acb0 <HAL_RCC_OscConfig+0x110>
 800acce:	e000      	b.n	800acd2 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800acd0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	681b      	ldr	r3, [r3, #0]
 800acd6:	f003 0302 	and.w	r3, r3, #2
 800acda:	2b00      	cmp	r3, #0
 800acdc:	d069      	beq.n	800adb2 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800acde:	4b50      	ldr	r3, [pc, #320]	@ (800ae20 <HAL_RCC_OscConfig+0x280>)
 800ace0:	689b      	ldr	r3, [r3, #8]
 800ace2:	f003 030c 	and.w	r3, r3, #12
 800ace6:	2b00      	cmp	r3, #0
 800ace8:	d00b      	beq.n	800ad02 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800acea:	4b4d      	ldr	r3, [pc, #308]	@ (800ae20 <HAL_RCC_OscConfig+0x280>)
 800acec:	689b      	ldr	r3, [r3, #8]
 800acee:	f003 030c 	and.w	r3, r3, #12
 800acf2:	2b08      	cmp	r3, #8
 800acf4:	d11c      	bne.n	800ad30 <HAL_RCC_OscConfig+0x190>
 800acf6:	4b4a      	ldr	r3, [pc, #296]	@ (800ae20 <HAL_RCC_OscConfig+0x280>)
 800acf8:	685b      	ldr	r3, [r3, #4]
 800acfa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800acfe:	2b00      	cmp	r3, #0
 800ad00:	d116      	bne.n	800ad30 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800ad02:	4b47      	ldr	r3, [pc, #284]	@ (800ae20 <HAL_RCC_OscConfig+0x280>)
 800ad04:	681b      	ldr	r3, [r3, #0]
 800ad06:	f003 0302 	and.w	r3, r3, #2
 800ad0a:	2b00      	cmp	r3, #0
 800ad0c:	d005      	beq.n	800ad1a <HAL_RCC_OscConfig+0x17a>
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	68db      	ldr	r3, [r3, #12]
 800ad12:	2b01      	cmp	r3, #1
 800ad14:	d001      	beq.n	800ad1a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800ad16:	2301      	movs	r3, #1
 800ad18:	e1df      	b.n	800b0da <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800ad1a:	4b41      	ldr	r3, [pc, #260]	@ (800ae20 <HAL_RCC_OscConfig+0x280>)
 800ad1c:	681b      	ldr	r3, [r3, #0]
 800ad1e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800ad22:	687b      	ldr	r3, [r7, #4]
 800ad24:	691b      	ldr	r3, [r3, #16]
 800ad26:	00db      	lsls	r3, r3, #3
 800ad28:	493d      	ldr	r1, [pc, #244]	@ (800ae20 <HAL_RCC_OscConfig+0x280>)
 800ad2a:	4313      	orrs	r3, r2
 800ad2c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800ad2e:	e040      	b.n	800adb2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800ad30:	687b      	ldr	r3, [r7, #4]
 800ad32:	68db      	ldr	r3, [r3, #12]
 800ad34:	2b00      	cmp	r3, #0
 800ad36:	d023      	beq.n	800ad80 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800ad38:	4b39      	ldr	r3, [pc, #228]	@ (800ae20 <HAL_RCC_OscConfig+0x280>)
 800ad3a:	681b      	ldr	r3, [r3, #0]
 800ad3c:	4a38      	ldr	r2, [pc, #224]	@ (800ae20 <HAL_RCC_OscConfig+0x280>)
 800ad3e:	f043 0301 	orr.w	r3, r3, #1
 800ad42:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ad44:	f7fb fb7c 	bl	8006440 <HAL_GetTick>
 800ad48:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800ad4a:	e008      	b.n	800ad5e <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800ad4c:	f7fb fb78 	bl	8006440 <HAL_GetTick>
 800ad50:	4602      	mov	r2, r0
 800ad52:	693b      	ldr	r3, [r7, #16]
 800ad54:	1ad3      	subs	r3, r2, r3
 800ad56:	2b02      	cmp	r3, #2
 800ad58:	d901      	bls.n	800ad5e <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800ad5a:	2303      	movs	r3, #3
 800ad5c:	e1bd      	b.n	800b0da <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800ad5e:	4b30      	ldr	r3, [pc, #192]	@ (800ae20 <HAL_RCC_OscConfig+0x280>)
 800ad60:	681b      	ldr	r3, [r3, #0]
 800ad62:	f003 0302 	and.w	r3, r3, #2
 800ad66:	2b00      	cmp	r3, #0
 800ad68:	d0f0      	beq.n	800ad4c <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800ad6a:	4b2d      	ldr	r3, [pc, #180]	@ (800ae20 <HAL_RCC_OscConfig+0x280>)
 800ad6c:	681b      	ldr	r3, [r3, #0]
 800ad6e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800ad72:	687b      	ldr	r3, [r7, #4]
 800ad74:	691b      	ldr	r3, [r3, #16]
 800ad76:	00db      	lsls	r3, r3, #3
 800ad78:	4929      	ldr	r1, [pc, #164]	@ (800ae20 <HAL_RCC_OscConfig+0x280>)
 800ad7a:	4313      	orrs	r3, r2
 800ad7c:	600b      	str	r3, [r1, #0]
 800ad7e:	e018      	b.n	800adb2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800ad80:	4b27      	ldr	r3, [pc, #156]	@ (800ae20 <HAL_RCC_OscConfig+0x280>)
 800ad82:	681b      	ldr	r3, [r3, #0]
 800ad84:	4a26      	ldr	r2, [pc, #152]	@ (800ae20 <HAL_RCC_OscConfig+0x280>)
 800ad86:	f023 0301 	bic.w	r3, r3, #1
 800ad8a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ad8c:	f7fb fb58 	bl	8006440 <HAL_GetTick>
 800ad90:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800ad92:	e008      	b.n	800ada6 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800ad94:	f7fb fb54 	bl	8006440 <HAL_GetTick>
 800ad98:	4602      	mov	r2, r0
 800ad9a:	693b      	ldr	r3, [r7, #16]
 800ad9c:	1ad3      	subs	r3, r2, r3
 800ad9e:	2b02      	cmp	r3, #2
 800ada0:	d901      	bls.n	800ada6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800ada2:	2303      	movs	r3, #3
 800ada4:	e199      	b.n	800b0da <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800ada6:	4b1e      	ldr	r3, [pc, #120]	@ (800ae20 <HAL_RCC_OscConfig+0x280>)
 800ada8:	681b      	ldr	r3, [r3, #0]
 800adaa:	f003 0302 	and.w	r3, r3, #2
 800adae:	2b00      	cmp	r3, #0
 800adb0:	d1f0      	bne.n	800ad94 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800adb2:	687b      	ldr	r3, [r7, #4]
 800adb4:	681b      	ldr	r3, [r3, #0]
 800adb6:	f003 0308 	and.w	r3, r3, #8
 800adba:	2b00      	cmp	r3, #0
 800adbc:	d038      	beq.n	800ae30 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800adbe:	687b      	ldr	r3, [r7, #4]
 800adc0:	695b      	ldr	r3, [r3, #20]
 800adc2:	2b00      	cmp	r3, #0
 800adc4:	d019      	beq.n	800adfa <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800adc6:	4b16      	ldr	r3, [pc, #88]	@ (800ae20 <HAL_RCC_OscConfig+0x280>)
 800adc8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800adca:	4a15      	ldr	r2, [pc, #84]	@ (800ae20 <HAL_RCC_OscConfig+0x280>)
 800adcc:	f043 0301 	orr.w	r3, r3, #1
 800add0:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800add2:	f7fb fb35 	bl	8006440 <HAL_GetTick>
 800add6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800add8:	e008      	b.n	800adec <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800adda:	f7fb fb31 	bl	8006440 <HAL_GetTick>
 800adde:	4602      	mov	r2, r0
 800ade0:	693b      	ldr	r3, [r7, #16]
 800ade2:	1ad3      	subs	r3, r2, r3
 800ade4:	2b02      	cmp	r3, #2
 800ade6:	d901      	bls.n	800adec <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800ade8:	2303      	movs	r3, #3
 800adea:	e176      	b.n	800b0da <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800adec:	4b0c      	ldr	r3, [pc, #48]	@ (800ae20 <HAL_RCC_OscConfig+0x280>)
 800adee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800adf0:	f003 0302 	and.w	r3, r3, #2
 800adf4:	2b00      	cmp	r3, #0
 800adf6:	d0f0      	beq.n	800adda <HAL_RCC_OscConfig+0x23a>
 800adf8:	e01a      	b.n	800ae30 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800adfa:	4b09      	ldr	r3, [pc, #36]	@ (800ae20 <HAL_RCC_OscConfig+0x280>)
 800adfc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800adfe:	4a08      	ldr	r2, [pc, #32]	@ (800ae20 <HAL_RCC_OscConfig+0x280>)
 800ae00:	f023 0301 	bic.w	r3, r3, #1
 800ae04:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ae06:	f7fb fb1b 	bl	8006440 <HAL_GetTick>
 800ae0a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800ae0c:	e00a      	b.n	800ae24 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800ae0e:	f7fb fb17 	bl	8006440 <HAL_GetTick>
 800ae12:	4602      	mov	r2, r0
 800ae14:	693b      	ldr	r3, [r7, #16]
 800ae16:	1ad3      	subs	r3, r2, r3
 800ae18:	2b02      	cmp	r3, #2
 800ae1a:	d903      	bls.n	800ae24 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800ae1c:	2303      	movs	r3, #3
 800ae1e:	e15c      	b.n	800b0da <HAL_RCC_OscConfig+0x53a>
 800ae20:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800ae24:	4b91      	ldr	r3, [pc, #580]	@ (800b06c <HAL_RCC_OscConfig+0x4cc>)
 800ae26:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ae28:	f003 0302 	and.w	r3, r3, #2
 800ae2c:	2b00      	cmp	r3, #0
 800ae2e:	d1ee      	bne.n	800ae0e <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	681b      	ldr	r3, [r3, #0]
 800ae34:	f003 0304 	and.w	r3, r3, #4
 800ae38:	2b00      	cmp	r3, #0
 800ae3a:	f000 80a4 	beq.w	800af86 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800ae3e:	4b8b      	ldr	r3, [pc, #556]	@ (800b06c <HAL_RCC_OscConfig+0x4cc>)
 800ae40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ae42:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800ae46:	2b00      	cmp	r3, #0
 800ae48:	d10d      	bne.n	800ae66 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800ae4a:	4b88      	ldr	r3, [pc, #544]	@ (800b06c <HAL_RCC_OscConfig+0x4cc>)
 800ae4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ae4e:	4a87      	ldr	r2, [pc, #540]	@ (800b06c <HAL_RCC_OscConfig+0x4cc>)
 800ae50:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ae54:	6413      	str	r3, [r2, #64]	@ 0x40
 800ae56:	4b85      	ldr	r3, [pc, #532]	@ (800b06c <HAL_RCC_OscConfig+0x4cc>)
 800ae58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ae5a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800ae5e:	60bb      	str	r3, [r7, #8]
 800ae60:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800ae62:	2301      	movs	r3, #1
 800ae64:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800ae66:	4b82      	ldr	r3, [pc, #520]	@ (800b070 <HAL_RCC_OscConfig+0x4d0>)
 800ae68:	681b      	ldr	r3, [r3, #0]
 800ae6a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ae6e:	2b00      	cmp	r3, #0
 800ae70:	d118      	bne.n	800aea4 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800ae72:	4b7f      	ldr	r3, [pc, #508]	@ (800b070 <HAL_RCC_OscConfig+0x4d0>)
 800ae74:	681b      	ldr	r3, [r3, #0]
 800ae76:	4a7e      	ldr	r2, [pc, #504]	@ (800b070 <HAL_RCC_OscConfig+0x4d0>)
 800ae78:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800ae7c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800ae7e:	f7fb fadf 	bl	8006440 <HAL_GetTick>
 800ae82:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800ae84:	e008      	b.n	800ae98 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800ae86:	f7fb fadb 	bl	8006440 <HAL_GetTick>
 800ae8a:	4602      	mov	r2, r0
 800ae8c:	693b      	ldr	r3, [r7, #16]
 800ae8e:	1ad3      	subs	r3, r2, r3
 800ae90:	2b64      	cmp	r3, #100	@ 0x64
 800ae92:	d901      	bls.n	800ae98 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 800ae94:	2303      	movs	r3, #3
 800ae96:	e120      	b.n	800b0da <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800ae98:	4b75      	ldr	r3, [pc, #468]	@ (800b070 <HAL_RCC_OscConfig+0x4d0>)
 800ae9a:	681b      	ldr	r3, [r3, #0]
 800ae9c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800aea0:	2b00      	cmp	r3, #0
 800aea2:	d0f0      	beq.n	800ae86 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800aea4:	687b      	ldr	r3, [r7, #4]
 800aea6:	689b      	ldr	r3, [r3, #8]
 800aea8:	2b01      	cmp	r3, #1
 800aeaa:	d106      	bne.n	800aeba <HAL_RCC_OscConfig+0x31a>
 800aeac:	4b6f      	ldr	r3, [pc, #444]	@ (800b06c <HAL_RCC_OscConfig+0x4cc>)
 800aeae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800aeb0:	4a6e      	ldr	r2, [pc, #440]	@ (800b06c <HAL_RCC_OscConfig+0x4cc>)
 800aeb2:	f043 0301 	orr.w	r3, r3, #1
 800aeb6:	6713      	str	r3, [r2, #112]	@ 0x70
 800aeb8:	e02d      	b.n	800af16 <HAL_RCC_OscConfig+0x376>
 800aeba:	687b      	ldr	r3, [r7, #4]
 800aebc:	689b      	ldr	r3, [r3, #8]
 800aebe:	2b00      	cmp	r3, #0
 800aec0:	d10c      	bne.n	800aedc <HAL_RCC_OscConfig+0x33c>
 800aec2:	4b6a      	ldr	r3, [pc, #424]	@ (800b06c <HAL_RCC_OscConfig+0x4cc>)
 800aec4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800aec6:	4a69      	ldr	r2, [pc, #420]	@ (800b06c <HAL_RCC_OscConfig+0x4cc>)
 800aec8:	f023 0301 	bic.w	r3, r3, #1
 800aecc:	6713      	str	r3, [r2, #112]	@ 0x70
 800aece:	4b67      	ldr	r3, [pc, #412]	@ (800b06c <HAL_RCC_OscConfig+0x4cc>)
 800aed0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800aed2:	4a66      	ldr	r2, [pc, #408]	@ (800b06c <HAL_RCC_OscConfig+0x4cc>)
 800aed4:	f023 0304 	bic.w	r3, r3, #4
 800aed8:	6713      	str	r3, [r2, #112]	@ 0x70
 800aeda:	e01c      	b.n	800af16 <HAL_RCC_OscConfig+0x376>
 800aedc:	687b      	ldr	r3, [r7, #4]
 800aede:	689b      	ldr	r3, [r3, #8]
 800aee0:	2b05      	cmp	r3, #5
 800aee2:	d10c      	bne.n	800aefe <HAL_RCC_OscConfig+0x35e>
 800aee4:	4b61      	ldr	r3, [pc, #388]	@ (800b06c <HAL_RCC_OscConfig+0x4cc>)
 800aee6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800aee8:	4a60      	ldr	r2, [pc, #384]	@ (800b06c <HAL_RCC_OscConfig+0x4cc>)
 800aeea:	f043 0304 	orr.w	r3, r3, #4
 800aeee:	6713      	str	r3, [r2, #112]	@ 0x70
 800aef0:	4b5e      	ldr	r3, [pc, #376]	@ (800b06c <HAL_RCC_OscConfig+0x4cc>)
 800aef2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800aef4:	4a5d      	ldr	r2, [pc, #372]	@ (800b06c <HAL_RCC_OscConfig+0x4cc>)
 800aef6:	f043 0301 	orr.w	r3, r3, #1
 800aefa:	6713      	str	r3, [r2, #112]	@ 0x70
 800aefc:	e00b      	b.n	800af16 <HAL_RCC_OscConfig+0x376>
 800aefe:	4b5b      	ldr	r3, [pc, #364]	@ (800b06c <HAL_RCC_OscConfig+0x4cc>)
 800af00:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800af02:	4a5a      	ldr	r2, [pc, #360]	@ (800b06c <HAL_RCC_OscConfig+0x4cc>)
 800af04:	f023 0301 	bic.w	r3, r3, #1
 800af08:	6713      	str	r3, [r2, #112]	@ 0x70
 800af0a:	4b58      	ldr	r3, [pc, #352]	@ (800b06c <HAL_RCC_OscConfig+0x4cc>)
 800af0c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800af0e:	4a57      	ldr	r2, [pc, #348]	@ (800b06c <HAL_RCC_OscConfig+0x4cc>)
 800af10:	f023 0304 	bic.w	r3, r3, #4
 800af14:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800af16:	687b      	ldr	r3, [r7, #4]
 800af18:	689b      	ldr	r3, [r3, #8]
 800af1a:	2b00      	cmp	r3, #0
 800af1c:	d015      	beq.n	800af4a <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800af1e:	f7fb fa8f 	bl	8006440 <HAL_GetTick>
 800af22:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800af24:	e00a      	b.n	800af3c <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800af26:	f7fb fa8b 	bl	8006440 <HAL_GetTick>
 800af2a:	4602      	mov	r2, r0
 800af2c:	693b      	ldr	r3, [r7, #16]
 800af2e:	1ad3      	subs	r3, r2, r3
 800af30:	f241 3288 	movw	r2, #5000	@ 0x1388
 800af34:	4293      	cmp	r3, r2
 800af36:	d901      	bls.n	800af3c <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 800af38:	2303      	movs	r3, #3
 800af3a:	e0ce      	b.n	800b0da <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800af3c:	4b4b      	ldr	r3, [pc, #300]	@ (800b06c <HAL_RCC_OscConfig+0x4cc>)
 800af3e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800af40:	f003 0302 	and.w	r3, r3, #2
 800af44:	2b00      	cmp	r3, #0
 800af46:	d0ee      	beq.n	800af26 <HAL_RCC_OscConfig+0x386>
 800af48:	e014      	b.n	800af74 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800af4a:	f7fb fa79 	bl	8006440 <HAL_GetTick>
 800af4e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800af50:	e00a      	b.n	800af68 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800af52:	f7fb fa75 	bl	8006440 <HAL_GetTick>
 800af56:	4602      	mov	r2, r0
 800af58:	693b      	ldr	r3, [r7, #16]
 800af5a:	1ad3      	subs	r3, r2, r3
 800af5c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800af60:	4293      	cmp	r3, r2
 800af62:	d901      	bls.n	800af68 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 800af64:	2303      	movs	r3, #3
 800af66:	e0b8      	b.n	800b0da <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800af68:	4b40      	ldr	r3, [pc, #256]	@ (800b06c <HAL_RCC_OscConfig+0x4cc>)
 800af6a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800af6c:	f003 0302 	and.w	r3, r3, #2
 800af70:	2b00      	cmp	r3, #0
 800af72:	d1ee      	bne.n	800af52 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800af74:	7dfb      	ldrb	r3, [r7, #23]
 800af76:	2b01      	cmp	r3, #1
 800af78:	d105      	bne.n	800af86 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800af7a:	4b3c      	ldr	r3, [pc, #240]	@ (800b06c <HAL_RCC_OscConfig+0x4cc>)
 800af7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800af7e:	4a3b      	ldr	r2, [pc, #236]	@ (800b06c <HAL_RCC_OscConfig+0x4cc>)
 800af80:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800af84:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800af86:	687b      	ldr	r3, [r7, #4]
 800af88:	699b      	ldr	r3, [r3, #24]
 800af8a:	2b00      	cmp	r3, #0
 800af8c:	f000 80a4 	beq.w	800b0d8 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800af90:	4b36      	ldr	r3, [pc, #216]	@ (800b06c <HAL_RCC_OscConfig+0x4cc>)
 800af92:	689b      	ldr	r3, [r3, #8]
 800af94:	f003 030c 	and.w	r3, r3, #12
 800af98:	2b08      	cmp	r3, #8
 800af9a:	d06b      	beq.n	800b074 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800af9c:	687b      	ldr	r3, [r7, #4]
 800af9e:	699b      	ldr	r3, [r3, #24]
 800afa0:	2b02      	cmp	r3, #2
 800afa2:	d149      	bne.n	800b038 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800afa4:	4b31      	ldr	r3, [pc, #196]	@ (800b06c <HAL_RCC_OscConfig+0x4cc>)
 800afa6:	681b      	ldr	r3, [r3, #0]
 800afa8:	4a30      	ldr	r2, [pc, #192]	@ (800b06c <HAL_RCC_OscConfig+0x4cc>)
 800afaa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800afae:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800afb0:	f7fb fa46 	bl	8006440 <HAL_GetTick>
 800afb4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800afb6:	e008      	b.n	800afca <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800afb8:	f7fb fa42 	bl	8006440 <HAL_GetTick>
 800afbc:	4602      	mov	r2, r0
 800afbe:	693b      	ldr	r3, [r7, #16]
 800afc0:	1ad3      	subs	r3, r2, r3
 800afc2:	2b02      	cmp	r3, #2
 800afc4:	d901      	bls.n	800afca <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800afc6:	2303      	movs	r3, #3
 800afc8:	e087      	b.n	800b0da <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800afca:	4b28      	ldr	r3, [pc, #160]	@ (800b06c <HAL_RCC_OscConfig+0x4cc>)
 800afcc:	681b      	ldr	r3, [r3, #0]
 800afce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800afd2:	2b00      	cmp	r3, #0
 800afd4:	d1f0      	bne.n	800afb8 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800afd6:	687b      	ldr	r3, [r7, #4]
 800afd8:	69da      	ldr	r2, [r3, #28]
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	6a1b      	ldr	r3, [r3, #32]
 800afde:	431a      	orrs	r2, r3
 800afe0:	687b      	ldr	r3, [r7, #4]
 800afe2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800afe4:	019b      	lsls	r3, r3, #6
 800afe6:	431a      	orrs	r2, r3
 800afe8:	687b      	ldr	r3, [r7, #4]
 800afea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800afec:	085b      	lsrs	r3, r3, #1
 800afee:	3b01      	subs	r3, #1
 800aff0:	041b      	lsls	r3, r3, #16
 800aff2:	431a      	orrs	r2, r3
 800aff4:	687b      	ldr	r3, [r7, #4]
 800aff6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aff8:	061b      	lsls	r3, r3, #24
 800affa:	4313      	orrs	r3, r2
 800affc:	4a1b      	ldr	r2, [pc, #108]	@ (800b06c <HAL_RCC_OscConfig+0x4cc>)
 800affe:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800b002:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800b004:	4b19      	ldr	r3, [pc, #100]	@ (800b06c <HAL_RCC_OscConfig+0x4cc>)
 800b006:	681b      	ldr	r3, [r3, #0]
 800b008:	4a18      	ldr	r2, [pc, #96]	@ (800b06c <HAL_RCC_OscConfig+0x4cc>)
 800b00a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800b00e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b010:	f7fb fa16 	bl	8006440 <HAL_GetTick>
 800b014:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800b016:	e008      	b.n	800b02a <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b018:	f7fb fa12 	bl	8006440 <HAL_GetTick>
 800b01c:	4602      	mov	r2, r0
 800b01e:	693b      	ldr	r3, [r7, #16]
 800b020:	1ad3      	subs	r3, r2, r3
 800b022:	2b02      	cmp	r3, #2
 800b024:	d901      	bls.n	800b02a <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 800b026:	2303      	movs	r3, #3
 800b028:	e057      	b.n	800b0da <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800b02a:	4b10      	ldr	r3, [pc, #64]	@ (800b06c <HAL_RCC_OscConfig+0x4cc>)
 800b02c:	681b      	ldr	r3, [r3, #0]
 800b02e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b032:	2b00      	cmp	r3, #0
 800b034:	d0f0      	beq.n	800b018 <HAL_RCC_OscConfig+0x478>
 800b036:	e04f      	b.n	800b0d8 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b038:	4b0c      	ldr	r3, [pc, #48]	@ (800b06c <HAL_RCC_OscConfig+0x4cc>)
 800b03a:	681b      	ldr	r3, [r3, #0]
 800b03c:	4a0b      	ldr	r2, [pc, #44]	@ (800b06c <HAL_RCC_OscConfig+0x4cc>)
 800b03e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b042:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b044:	f7fb f9fc 	bl	8006440 <HAL_GetTick>
 800b048:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b04a:	e008      	b.n	800b05e <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b04c:	f7fb f9f8 	bl	8006440 <HAL_GetTick>
 800b050:	4602      	mov	r2, r0
 800b052:	693b      	ldr	r3, [r7, #16]
 800b054:	1ad3      	subs	r3, r2, r3
 800b056:	2b02      	cmp	r3, #2
 800b058:	d901      	bls.n	800b05e <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 800b05a:	2303      	movs	r3, #3
 800b05c:	e03d      	b.n	800b0da <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b05e:	4b03      	ldr	r3, [pc, #12]	@ (800b06c <HAL_RCC_OscConfig+0x4cc>)
 800b060:	681b      	ldr	r3, [r3, #0]
 800b062:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b066:	2b00      	cmp	r3, #0
 800b068:	d1f0      	bne.n	800b04c <HAL_RCC_OscConfig+0x4ac>
 800b06a:	e035      	b.n	800b0d8 <HAL_RCC_OscConfig+0x538>
 800b06c:	40023800 	.word	0x40023800
 800b070:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 800b074:	4b1b      	ldr	r3, [pc, #108]	@ (800b0e4 <HAL_RCC_OscConfig+0x544>)
 800b076:	685b      	ldr	r3, [r3, #4]
 800b078:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	699b      	ldr	r3, [r3, #24]
 800b07e:	2b01      	cmp	r3, #1
 800b080:	d028      	beq.n	800b0d4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b082:	68fb      	ldr	r3, [r7, #12]
 800b084:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800b08c:	429a      	cmp	r2, r3
 800b08e:	d121      	bne.n	800b0d4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800b090:	68fb      	ldr	r3, [r7, #12]
 800b092:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800b096:	687b      	ldr	r3, [r7, #4]
 800b098:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b09a:	429a      	cmp	r2, r3
 800b09c:	d11a      	bne.n	800b0d4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800b09e:	68fa      	ldr	r2, [r7, #12]
 800b0a0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800b0a4:	4013      	ands	r3, r2
 800b0a6:	687a      	ldr	r2, [r7, #4]
 800b0a8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800b0aa:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800b0ac:	4293      	cmp	r3, r2
 800b0ae:	d111      	bne.n	800b0d4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800b0b0:	68fb      	ldr	r3, [r7, #12]
 800b0b2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800b0b6:	687b      	ldr	r3, [r7, #4]
 800b0b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b0ba:	085b      	lsrs	r3, r3, #1
 800b0bc:	3b01      	subs	r3, #1
 800b0be:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800b0c0:	429a      	cmp	r2, r3
 800b0c2:	d107      	bne.n	800b0d4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800b0c4:	68fb      	ldr	r3, [r7, #12]
 800b0c6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800b0ca:	687b      	ldr	r3, [r7, #4]
 800b0cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b0ce:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800b0d0:	429a      	cmp	r2, r3
 800b0d2:	d001      	beq.n	800b0d8 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 800b0d4:	2301      	movs	r3, #1
 800b0d6:	e000      	b.n	800b0da <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 800b0d8:	2300      	movs	r3, #0
}
 800b0da:	4618      	mov	r0, r3
 800b0dc:	3718      	adds	r7, #24
 800b0de:	46bd      	mov	sp, r7
 800b0e0:	bd80      	pop	{r7, pc}
 800b0e2:	bf00      	nop
 800b0e4:	40023800 	.word	0x40023800

0800b0e8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800b0e8:	b580      	push	{r7, lr}
 800b0ea:	b084      	sub	sp, #16
 800b0ec:	af00      	add	r7, sp, #0
 800b0ee:	6078      	str	r0, [r7, #4]
 800b0f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800b0f2:	2300      	movs	r3, #0
 800b0f4:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	2b00      	cmp	r3, #0
 800b0fa:	d101      	bne.n	800b100 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800b0fc:	2301      	movs	r3, #1
 800b0fe:	e0d0      	b.n	800b2a2 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800b100:	4b6a      	ldr	r3, [pc, #424]	@ (800b2ac <HAL_RCC_ClockConfig+0x1c4>)
 800b102:	681b      	ldr	r3, [r3, #0]
 800b104:	f003 030f 	and.w	r3, r3, #15
 800b108:	683a      	ldr	r2, [r7, #0]
 800b10a:	429a      	cmp	r2, r3
 800b10c:	d910      	bls.n	800b130 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b10e:	4b67      	ldr	r3, [pc, #412]	@ (800b2ac <HAL_RCC_ClockConfig+0x1c4>)
 800b110:	681b      	ldr	r3, [r3, #0]
 800b112:	f023 020f 	bic.w	r2, r3, #15
 800b116:	4965      	ldr	r1, [pc, #404]	@ (800b2ac <HAL_RCC_ClockConfig+0x1c4>)
 800b118:	683b      	ldr	r3, [r7, #0]
 800b11a:	4313      	orrs	r3, r2
 800b11c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b11e:	4b63      	ldr	r3, [pc, #396]	@ (800b2ac <HAL_RCC_ClockConfig+0x1c4>)
 800b120:	681b      	ldr	r3, [r3, #0]
 800b122:	f003 030f 	and.w	r3, r3, #15
 800b126:	683a      	ldr	r2, [r7, #0]
 800b128:	429a      	cmp	r2, r3
 800b12a:	d001      	beq.n	800b130 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800b12c:	2301      	movs	r3, #1
 800b12e:	e0b8      	b.n	800b2a2 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800b130:	687b      	ldr	r3, [r7, #4]
 800b132:	681b      	ldr	r3, [r3, #0]
 800b134:	f003 0302 	and.w	r3, r3, #2
 800b138:	2b00      	cmp	r3, #0
 800b13a:	d020      	beq.n	800b17e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b13c:	687b      	ldr	r3, [r7, #4]
 800b13e:	681b      	ldr	r3, [r3, #0]
 800b140:	f003 0304 	and.w	r3, r3, #4
 800b144:	2b00      	cmp	r3, #0
 800b146:	d005      	beq.n	800b154 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800b148:	4b59      	ldr	r3, [pc, #356]	@ (800b2b0 <HAL_RCC_ClockConfig+0x1c8>)
 800b14a:	689b      	ldr	r3, [r3, #8]
 800b14c:	4a58      	ldr	r2, [pc, #352]	@ (800b2b0 <HAL_RCC_ClockConfig+0x1c8>)
 800b14e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800b152:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b154:	687b      	ldr	r3, [r7, #4]
 800b156:	681b      	ldr	r3, [r3, #0]
 800b158:	f003 0308 	and.w	r3, r3, #8
 800b15c:	2b00      	cmp	r3, #0
 800b15e:	d005      	beq.n	800b16c <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800b160:	4b53      	ldr	r3, [pc, #332]	@ (800b2b0 <HAL_RCC_ClockConfig+0x1c8>)
 800b162:	689b      	ldr	r3, [r3, #8]
 800b164:	4a52      	ldr	r2, [pc, #328]	@ (800b2b0 <HAL_RCC_ClockConfig+0x1c8>)
 800b166:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800b16a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800b16c:	4b50      	ldr	r3, [pc, #320]	@ (800b2b0 <HAL_RCC_ClockConfig+0x1c8>)
 800b16e:	689b      	ldr	r3, [r3, #8]
 800b170:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	689b      	ldr	r3, [r3, #8]
 800b178:	494d      	ldr	r1, [pc, #308]	@ (800b2b0 <HAL_RCC_ClockConfig+0x1c8>)
 800b17a:	4313      	orrs	r3, r2
 800b17c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800b17e:	687b      	ldr	r3, [r7, #4]
 800b180:	681b      	ldr	r3, [r3, #0]
 800b182:	f003 0301 	and.w	r3, r3, #1
 800b186:	2b00      	cmp	r3, #0
 800b188:	d040      	beq.n	800b20c <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800b18a:	687b      	ldr	r3, [r7, #4]
 800b18c:	685b      	ldr	r3, [r3, #4]
 800b18e:	2b01      	cmp	r3, #1
 800b190:	d107      	bne.n	800b1a2 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800b192:	4b47      	ldr	r3, [pc, #284]	@ (800b2b0 <HAL_RCC_ClockConfig+0x1c8>)
 800b194:	681b      	ldr	r3, [r3, #0]
 800b196:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b19a:	2b00      	cmp	r3, #0
 800b19c:	d115      	bne.n	800b1ca <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800b19e:	2301      	movs	r3, #1
 800b1a0:	e07f      	b.n	800b2a2 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800b1a2:	687b      	ldr	r3, [r7, #4]
 800b1a4:	685b      	ldr	r3, [r3, #4]
 800b1a6:	2b02      	cmp	r3, #2
 800b1a8:	d107      	bne.n	800b1ba <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800b1aa:	4b41      	ldr	r3, [pc, #260]	@ (800b2b0 <HAL_RCC_ClockConfig+0x1c8>)
 800b1ac:	681b      	ldr	r3, [r3, #0]
 800b1ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b1b2:	2b00      	cmp	r3, #0
 800b1b4:	d109      	bne.n	800b1ca <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800b1b6:	2301      	movs	r3, #1
 800b1b8:	e073      	b.n	800b2a2 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800b1ba:	4b3d      	ldr	r3, [pc, #244]	@ (800b2b0 <HAL_RCC_ClockConfig+0x1c8>)
 800b1bc:	681b      	ldr	r3, [r3, #0]
 800b1be:	f003 0302 	and.w	r3, r3, #2
 800b1c2:	2b00      	cmp	r3, #0
 800b1c4:	d101      	bne.n	800b1ca <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800b1c6:	2301      	movs	r3, #1
 800b1c8:	e06b      	b.n	800b2a2 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800b1ca:	4b39      	ldr	r3, [pc, #228]	@ (800b2b0 <HAL_RCC_ClockConfig+0x1c8>)
 800b1cc:	689b      	ldr	r3, [r3, #8]
 800b1ce:	f023 0203 	bic.w	r2, r3, #3
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	685b      	ldr	r3, [r3, #4]
 800b1d6:	4936      	ldr	r1, [pc, #216]	@ (800b2b0 <HAL_RCC_ClockConfig+0x1c8>)
 800b1d8:	4313      	orrs	r3, r2
 800b1da:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b1dc:	f7fb f930 	bl	8006440 <HAL_GetTick>
 800b1e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b1e2:	e00a      	b.n	800b1fa <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800b1e4:	f7fb f92c 	bl	8006440 <HAL_GetTick>
 800b1e8:	4602      	mov	r2, r0
 800b1ea:	68fb      	ldr	r3, [r7, #12]
 800b1ec:	1ad3      	subs	r3, r2, r3
 800b1ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b1f2:	4293      	cmp	r3, r2
 800b1f4:	d901      	bls.n	800b1fa <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800b1f6:	2303      	movs	r3, #3
 800b1f8:	e053      	b.n	800b2a2 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b1fa:	4b2d      	ldr	r3, [pc, #180]	@ (800b2b0 <HAL_RCC_ClockConfig+0x1c8>)
 800b1fc:	689b      	ldr	r3, [r3, #8]
 800b1fe:	f003 020c 	and.w	r2, r3, #12
 800b202:	687b      	ldr	r3, [r7, #4]
 800b204:	685b      	ldr	r3, [r3, #4]
 800b206:	009b      	lsls	r3, r3, #2
 800b208:	429a      	cmp	r2, r3
 800b20a:	d1eb      	bne.n	800b1e4 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800b20c:	4b27      	ldr	r3, [pc, #156]	@ (800b2ac <HAL_RCC_ClockConfig+0x1c4>)
 800b20e:	681b      	ldr	r3, [r3, #0]
 800b210:	f003 030f 	and.w	r3, r3, #15
 800b214:	683a      	ldr	r2, [r7, #0]
 800b216:	429a      	cmp	r2, r3
 800b218:	d210      	bcs.n	800b23c <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b21a:	4b24      	ldr	r3, [pc, #144]	@ (800b2ac <HAL_RCC_ClockConfig+0x1c4>)
 800b21c:	681b      	ldr	r3, [r3, #0]
 800b21e:	f023 020f 	bic.w	r2, r3, #15
 800b222:	4922      	ldr	r1, [pc, #136]	@ (800b2ac <HAL_RCC_ClockConfig+0x1c4>)
 800b224:	683b      	ldr	r3, [r7, #0]
 800b226:	4313      	orrs	r3, r2
 800b228:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b22a:	4b20      	ldr	r3, [pc, #128]	@ (800b2ac <HAL_RCC_ClockConfig+0x1c4>)
 800b22c:	681b      	ldr	r3, [r3, #0]
 800b22e:	f003 030f 	and.w	r3, r3, #15
 800b232:	683a      	ldr	r2, [r7, #0]
 800b234:	429a      	cmp	r2, r3
 800b236:	d001      	beq.n	800b23c <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 800b238:	2301      	movs	r3, #1
 800b23a:	e032      	b.n	800b2a2 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	681b      	ldr	r3, [r3, #0]
 800b240:	f003 0304 	and.w	r3, r3, #4
 800b244:	2b00      	cmp	r3, #0
 800b246:	d008      	beq.n	800b25a <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800b248:	4b19      	ldr	r3, [pc, #100]	@ (800b2b0 <HAL_RCC_ClockConfig+0x1c8>)
 800b24a:	689b      	ldr	r3, [r3, #8]
 800b24c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800b250:	687b      	ldr	r3, [r7, #4]
 800b252:	68db      	ldr	r3, [r3, #12]
 800b254:	4916      	ldr	r1, [pc, #88]	@ (800b2b0 <HAL_RCC_ClockConfig+0x1c8>)
 800b256:	4313      	orrs	r3, r2
 800b258:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b25a:	687b      	ldr	r3, [r7, #4]
 800b25c:	681b      	ldr	r3, [r3, #0]
 800b25e:	f003 0308 	and.w	r3, r3, #8
 800b262:	2b00      	cmp	r3, #0
 800b264:	d009      	beq.n	800b27a <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800b266:	4b12      	ldr	r3, [pc, #72]	@ (800b2b0 <HAL_RCC_ClockConfig+0x1c8>)
 800b268:	689b      	ldr	r3, [r3, #8]
 800b26a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800b26e:	687b      	ldr	r3, [r7, #4]
 800b270:	691b      	ldr	r3, [r3, #16]
 800b272:	00db      	lsls	r3, r3, #3
 800b274:	490e      	ldr	r1, [pc, #56]	@ (800b2b0 <HAL_RCC_ClockConfig+0x1c8>)
 800b276:	4313      	orrs	r3, r2
 800b278:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800b27a:	f000 f821 	bl	800b2c0 <HAL_RCC_GetSysClockFreq>
 800b27e:	4602      	mov	r2, r0
 800b280:	4b0b      	ldr	r3, [pc, #44]	@ (800b2b0 <HAL_RCC_ClockConfig+0x1c8>)
 800b282:	689b      	ldr	r3, [r3, #8]
 800b284:	091b      	lsrs	r3, r3, #4
 800b286:	f003 030f 	and.w	r3, r3, #15
 800b28a:	490a      	ldr	r1, [pc, #40]	@ (800b2b4 <HAL_RCC_ClockConfig+0x1cc>)
 800b28c:	5ccb      	ldrb	r3, [r1, r3]
 800b28e:	fa22 f303 	lsr.w	r3, r2, r3
 800b292:	4a09      	ldr	r2, [pc, #36]	@ (800b2b8 <HAL_RCC_ClockConfig+0x1d0>)
 800b294:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800b296:	4b09      	ldr	r3, [pc, #36]	@ (800b2bc <HAL_RCC_ClockConfig+0x1d4>)
 800b298:	681b      	ldr	r3, [r3, #0]
 800b29a:	4618      	mov	r0, r3
 800b29c:	f7f9 fff8 	bl	8005290 <HAL_InitTick>

  return HAL_OK;
 800b2a0:	2300      	movs	r3, #0
}
 800b2a2:	4618      	mov	r0, r3
 800b2a4:	3710      	adds	r7, #16
 800b2a6:	46bd      	mov	sp, r7
 800b2a8:	bd80      	pop	{r7, pc}
 800b2aa:	bf00      	nop
 800b2ac:	40023c00 	.word	0x40023c00
 800b2b0:	40023800 	.word	0x40023800
 800b2b4:	0801cd08 	.word	0x0801cd08
 800b2b8:	2000001c 	.word	0x2000001c
 800b2bc:	2000006c 	.word	0x2000006c

0800b2c0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800b2c0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b2c4:	b090      	sub	sp, #64	@ 0x40
 800b2c6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 800b2c8:	2300      	movs	r3, #0
 800b2ca:	637b      	str	r3, [r7, #52]	@ 0x34
 800b2cc:	2300      	movs	r3, #0
 800b2ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b2d0:	2300      	movs	r3, #0
 800b2d2:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 800b2d4:	2300      	movs	r3, #0
 800b2d6:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800b2d8:	4b59      	ldr	r3, [pc, #356]	@ (800b440 <HAL_RCC_GetSysClockFreq+0x180>)
 800b2da:	689b      	ldr	r3, [r3, #8]
 800b2dc:	f003 030c 	and.w	r3, r3, #12
 800b2e0:	2b08      	cmp	r3, #8
 800b2e2:	d00d      	beq.n	800b300 <HAL_RCC_GetSysClockFreq+0x40>
 800b2e4:	2b08      	cmp	r3, #8
 800b2e6:	f200 80a1 	bhi.w	800b42c <HAL_RCC_GetSysClockFreq+0x16c>
 800b2ea:	2b00      	cmp	r3, #0
 800b2ec:	d002      	beq.n	800b2f4 <HAL_RCC_GetSysClockFreq+0x34>
 800b2ee:	2b04      	cmp	r3, #4
 800b2f0:	d003      	beq.n	800b2fa <HAL_RCC_GetSysClockFreq+0x3a>
 800b2f2:	e09b      	b.n	800b42c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800b2f4:	4b53      	ldr	r3, [pc, #332]	@ (800b444 <HAL_RCC_GetSysClockFreq+0x184>)
 800b2f6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800b2f8:	e09b      	b.n	800b432 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800b2fa:	4b53      	ldr	r3, [pc, #332]	@ (800b448 <HAL_RCC_GetSysClockFreq+0x188>)
 800b2fc:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800b2fe:	e098      	b.n	800b432 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800b300:	4b4f      	ldr	r3, [pc, #316]	@ (800b440 <HAL_RCC_GetSysClockFreq+0x180>)
 800b302:	685b      	ldr	r3, [r3, #4]
 800b304:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b308:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800b30a:	4b4d      	ldr	r3, [pc, #308]	@ (800b440 <HAL_RCC_GetSysClockFreq+0x180>)
 800b30c:	685b      	ldr	r3, [r3, #4]
 800b30e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b312:	2b00      	cmp	r3, #0
 800b314:	d028      	beq.n	800b368 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800b316:	4b4a      	ldr	r3, [pc, #296]	@ (800b440 <HAL_RCC_GetSysClockFreq+0x180>)
 800b318:	685b      	ldr	r3, [r3, #4]
 800b31a:	099b      	lsrs	r3, r3, #6
 800b31c:	2200      	movs	r2, #0
 800b31e:	623b      	str	r3, [r7, #32]
 800b320:	627a      	str	r2, [r7, #36]	@ 0x24
 800b322:	6a3b      	ldr	r3, [r7, #32]
 800b324:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800b328:	2100      	movs	r1, #0
 800b32a:	4b47      	ldr	r3, [pc, #284]	@ (800b448 <HAL_RCC_GetSysClockFreq+0x188>)
 800b32c:	fb03 f201 	mul.w	r2, r3, r1
 800b330:	2300      	movs	r3, #0
 800b332:	fb00 f303 	mul.w	r3, r0, r3
 800b336:	4413      	add	r3, r2
 800b338:	4a43      	ldr	r2, [pc, #268]	@ (800b448 <HAL_RCC_GetSysClockFreq+0x188>)
 800b33a:	fba0 1202 	umull	r1, r2, r0, r2
 800b33e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b340:	460a      	mov	r2, r1
 800b342:	62ba      	str	r2, [r7, #40]	@ 0x28
 800b344:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b346:	4413      	add	r3, r2
 800b348:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b34a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b34c:	2200      	movs	r2, #0
 800b34e:	61bb      	str	r3, [r7, #24]
 800b350:	61fa      	str	r2, [r7, #28]
 800b352:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800b356:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800b35a:	f7f4 ffc1 	bl	80002e0 <__aeabi_uldivmod>
 800b35e:	4602      	mov	r2, r0
 800b360:	460b      	mov	r3, r1
 800b362:	4613      	mov	r3, r2
 800b364:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b366:	e053      	b.n	800b410 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800b368:	4b35      	ldr	r3, [pc, #212]	@ (800b440 <HAL_RCC_GetSysClockFreq+0x180>)
 800b36a:	685b      	ldr	r3, [r3, #4]
 800b36c:	099b      	lsrs	r3, r3, #6
 800b36e:	2200      	movs	r2, #0
 800b370:	613b      	str	r3, [r7, #16]
 800b372:	617a      	str	r2, [r7, #20]
 800b374:	693b      	ldr	r3, [r7, #16]
 800b376:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800b37a:	f04f 0b00 	mov.w	fp, #0
 800b37e:	4652      	mov	r2, sl
 800b380:	465b      	mov	r3, fp
 800b382:	f04f 0000 	mov.w	r0, #0
 800b386:	f04f 0100 	mov.w	r1, #0
 800b38a:	0159      	lsls	r1, r3, #5
 800b38c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800b390:	0150      	lsls	r0, r2, #5
 800b392:	4602      	mov	r2, r0
 800b394:	460b      	mov	r3, r1
 800b396:	ebb2 080a 	subs.w	r8, r2, sl
 800b39a:	eb63 090b 	sbc.w	r9, r3, fp
 800b39e:	f04f 0200 	mov.w	r2, #0
 800b3a2:	f04f 0300 	mov.w	r3, #0
 800b3a6:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800b3aa:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800b3ae:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800b3b2:	ebb2 0408 	subs.w	r4, r2, r8
 800b3b6:	eb63 0509 	sbc.w	r5, r3, r9
 800b3ba:	f04f 0200 	mov.w	r2, #0
 800b3be:	f04f 0300 	mov.w	r3, #0
 800b3c2:	00eb      	lsls	r3, r5, #3
 800b3c4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800b3c8:	00e2      	lsls	r2, r4, #3
 800b3ca:	4614      	mov	r4, r2
 800b3cc:	461d      	mov	r5, r3
 800b3ce:	eb14 030a 	adds.w	r3, r4, sl
 800b3d2:	603b      	str	r3, [r7, #0]
 800b3d4:	eb45 030b 	adc.w	r3, r5, fp
 800b3d8:	607b      	str	r3, [r7, #4]
 800b3da:	f04f 0200 	mov.w	r2, #0
 800b3de:	f04f 0300 	mov.w	r3, #0
 800b3e2:	e9d7 4500 	ldrd	r4, r5, [r7]
 800b3e6:	4629      	mov	r1, r5
 800b3e8:	028b      	lsls	r3, r1, #10
 800b3ea:	4621      	mov	r1, r4
 800b3ec:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800b3f0:	4621      	mov	r1, r4
 800b3f2:	028a      	lsls	r2, r1, #10
 800b3f4:	4610      	mov	r0, r2
 800b3f6:	4619      	mov	r1, r3
 800b3f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b3fa:	2200      	movs	r2, #0
 800b3fc:	60bb      	str	r3, [r7, #8]
 800b3fe:	60fa      	str	r2, [r7, #12]
 800b400:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800b404:	f7f4 ff6c 	bl	80002e0 <__aeabi_uldivmod>
 800b408:	4602      	mov	r2, r0
 800b40a:	460b      	mov	r3, r1
 800b40c:	4613      	mov	r3, r2
 800b40e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 800b410:	4b0b      	ldr	r3, [pc, #44]	@ (800b440 <HAL_RCC_GetSysClockFreq+0x180>)
 800b412:	685b      	ldr	r3, [r3, #4]
 800b414:	0c1b      	lsrs	r3, r3, #16
 800b416:	f003 0303 	and.w	r3, r3, #3
 800b41a:	3301      	adds	r3, #1
 800b41c:	005b      	lsls	r3, r3, #1
 800b41e:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 800b420:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800b422:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b424:	fbb2 f3f3 	udiv	r3, r2, r3
 800b428:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800b42a:	e002      	b.n	800b432 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800b42c:	4b05      	ldr	r3, [pc, #20]	@ (800b444 <HAL_RCC_GetSysClockFreq+0x184>)
 800b42e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800b430:	bf00      	nop
    }
  }
  return sysclockfreq;
 800b432:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 800b434:	4618      	mov	r0, r3
 800b436:	3740      	adds	r7, #64	@ 0x40
 800b438:	46bd      	mov	sp, r7
 800b43a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b43e:	bf00      	nop
 800b440:	40023800 	.word	0x40023800
 800b444:	00f42400 	.word	0x00f42400
 800b448:	017d7840 	.word	0x017d7840

0800b44c <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800b44c:	b480      	push	{r7}
 800b44e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800b450:	4b03      	ldr	r3, [pc, #12]	@ (800b460 <HAL_RCC_GetHCLKFreq+0x14>)
 800b452:	681b      	ldr	r3, [r3, #0]
}
 800b454:	4618      	mov	r0, r3
 800b456:	46bd      	mov	sp, r7
 800b458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b45c:	4770      	bx	lr
 800b45e:	bf00      	nop
 800b460:	2000001c 	.word	0x2000001c

0800b464 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800b464:	b580      	push	{r7, lr}
 800b466:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800b468:	f7ff fff0 	bl	800b44c <HAL_RCC_GetHCLKFreq>
 800b46c:	4602      	mov	r2, r0
 800b46e:	4b05      	ldr	r3, [pc, #20]	@ (800b484 <HAL_RCC_GetPCLK1Freq+0x20>)
 800b470:	689b      	ldr	r3, [r3, #8]
 800b472:	0a9b      	lsrs	r3, r3, #10
 800b474:	f003 0307 	and.w	r3, r3, #7
 800b478:	4903      	ldr	r1, [pc, #12]	@ (800b488 <HAL_RCC_GetPCLK1Freq+0x24>)
 800b47a:	5ccb      	ldrb	r3, [r1, r3]
 800b47c:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b480:	4618      	mov	r0, r3
 800b482:	bd80      	pop	{r7, pc}
 800b484:	40023800 	.word	0x40023800
 800b488:	0801cd18 	.word	0x0801cd18

0800b48c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800b48c:	b580      	push	{r7, lr}
 800b48e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800b490:	f7ff ffdc 	bl	800b44c <HAL_RCC_GetHCLKFreq>
 800b494:	4602      	mov	r2, r0
 800b496:	4b05      	ldr	r3, [pc, #20]	@ (800b4ac <HAL_RCC_GetPCLK2Freq+0x20>)
 800b498:	689b      	ldr	r3, [r3, #8]
 800b49a:	0b5b      	lsrs	r3, r3, #13
 800b49c:	f003 0307 	and.w	r3, r3, #7
 800b4a0:	4903      	ldr	r1, [pc, #12]	@ (800b4b0 <HAL_RCC_GetPCLK2Freq+0x24>)
 800b4a2:	5ccb      	ldrb	r3, [r1, r3]
 800b4a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b4a8:	4618      	mov	r0, r3
 800b4aa:	bd80      	pop	{r7, pc}
 800b4ac:	40023800 	.word	0x40023800
 800b4b0:	0801cd18 	.word	0x0801cd18

0800b4b4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800b4b4:	b480      	push	{r7}
 800b4b6:	b083      	sub	sp, #12
 800b4b8:	af00      	add	r7, sp, #0
 800b4ba:	6078      	str	r0, [r7, #4]
 800b4bc:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800b4be:	687b      	ldr	r3, [r7, #4]
 800b4c0:	220f      	movs	r2, #15
 800b4c2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800b4c4:	4b12      	ldr	r3, [pc, #72]	@ (800b510 <HAL_RCC_GetClockConfig+0x5c>)
 800b4c6:	689b      	ldr	r3, [r3, #8]
 800b4c8:	f003 0203 	and.w	r2, r3, #3
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800b4d0:	4b0f      	ldr	r3, [pc, #60]	@ (800b510 <HAL_RCC_GetClockConfig+0x5c>)
 800b4d2:	689b      	ldr	r3, [r3, #8]
 800b4d4:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800b4d8:	687b      	ldr	r3, [r7, #4]
 800b4da:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800b4dc:	4b0c      	ldr	r3, [pc, #48]	@ (800b510 <HAL_RCC_GetClockConfig+0x5c>)
 800b4de:	689b      	ldr	r3, [r3, #8]
 800b4e0:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 800b4e8:	4b09      	ldr	r3, [pc, #36]	@ (800b510 <HAL_RCC_GetClockConfig+0x5c>)
 800b4ea:	689b      	ldr	r3, [r3, #8]
 800b4ec:	08db      	lsrs	r3, r3, #3
 800b4ee:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800b4f2:	687b      	ldr	r3, [r7, #4]
 800b4f4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800b4f6:	4b07      	ldr	r3, [pc, #28]	@ (800b514 <HAL_RCC_GetClockConfig+0x60>)
 800b4f8:	681b      	ldr	r3, [r3, #0]
 800b4fa:	f003 020f 	and.w	r2, r3, #15
 800b4fe:	683b      	ldr	r3, [r7, #0]
 800b500:	601a      	str	r2, [r3, #0]
}
 800b502:	bf00      	nop
 800b504:	370c      	adds	r7, #12
 800b506:	46bd      	mov	sp, r7
 800b508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b50c:	4770      	bx	lr
 800b50e:	bf00      	nop
 800b510:	40023800 	.word	0x40023800
 800b514:	40023c00 	.word	0x40023c00

0800b518 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800b518:	b580      	push	{r7, lr}
 800b51a:	b088      	sub	sp, #32
 800b51c:	af00      	add	r7, sp, #0
 800b51e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 800b520:	2300      	movs	r3, #0
 800b522:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 800b524:	2300      	movs	r3, #0
 800b526:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 800b528:	2300      	movs	r3, #0
 800b52a:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 800b52c:	2300      	movs	r3, #0
 800b52e:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 800b530:	2300      	movs	r3, #0
 800b532:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800b534:	687b      	ldr	r3, [r7, #4]
 800b536:	681b      	ldr	r3, [r3, #0]
 800b538:	f003 0301 	and.w	r3, r3, #1
 800b53c:	2b00      	cmp	r3, #0
 800b53e:	d012      	beq.n	800b566 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800b540:	4b69      	ldr	r3, [pc, #420]	@ (800b6e8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b542:	689b      	ldr	r3, [r3, #8]
 800b544:	4a68      	ldr	r2, [pc, #416]	@ (800b6e8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b546:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800b54a:	6093      	str	r3, [r2, #8]
 800b54c:	4b66      	ldr	r3, [pc, #408]	@ (800b6e8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b54e:	689a      	ldr	r2, [r3, #8]
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b554:	4964      	ldr	r1, [pc, #400]	@ (800b6e8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b556:	4313      	orrs	r3, r2
 800b558:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800b55a:	687b      	ldr	r3, [r7, #4]
 800b55c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b55e:	2b00      	cmp	r3, #0
 800b560:	d101      	bne.n	800b566 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800b562:	2301      	movs	r3, #1
 800b564:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800b566:	687b      	ldr	r3, [r7, #4]
 800b568:	681b      	ldr	r3, [r3, #0]
 800b56a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800b56e:	2b00      	cmp	r3, #0
 800b570:	d017      	beq.n	800b5a2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800b572:	4b5d      	ldr	r3, [pc, #372]	@ (800b6e8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b574:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b578:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800b57c:	687b      	ldr	r3, [r7, #4]
 800b57e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b580:	4959      	ldr	r1, [pc, #356]	@ (800b6e8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b582:	4313      	orrs	r3, r2
 800b584:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800b588:	687b      	ldr	r3, [r7, #4]
 800b58a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b58c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b590:	d101      	bne.n	800b596 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800b592:	2301      	movs	r3, #1
 800b594:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800b596:	687b      	ldr	r3, [r7, #4]
 800b598:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b59a:	2b00      	cmp	r3, #0
 800b59c:	d101      	bne.n	800b5a2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800b59e:	2301      	movs	r3, #1
 800b5a0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800b5a2:	687b      	ldr	r3, [r7, #4]
 800b5a4:	681b      	ldr	r3, [r3, #0]
 800b5a6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800b5aa:	2b00      	cmp	r3, #0
 800b5ac:	d017      	beq.n	800b5de <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800b5ae:	4b4e      	ldr	r3, [pc, #312]	@ (800b6e8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b5b0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b5b4:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800b5b8:	687b      	ldr	r3, [r7, #4]
 800b5ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b5bc:	494a      	ldr	r1, [pc, #296]	@ (800b6e8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b5be:	4313      	orrs	r3, r2
 800b5c0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b5c8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800b5cc:	d101      	bne.n	800b5d2 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800b5ce:	2301      	movs	r3, #1
 800b5d0:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800b5d2:	687b      	ldr	r3, [r7, #4]
 800b5d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b5d6:	2b00      	cmp	r3, #0
 800b5d8:	d101      	bne.n	800b5de <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800b5da:	2301      	movs	r3, #1
 800b5dc:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800b5de:	687b      	ldr	r3, [r7, #4]
 800b5e0:	681b      	ldr	r3, [r3, #0]
 800b5e2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800b5e6:	2b00      	cmp	r3, #0
 800b5e8:	d001      	beq.n	800b5ee <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800b5ea:	2301      	movs	r3, #1
 800b5ec:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800b5ee:	687b      	ldr	r3, [r7, #4]
 800b5f0:	681b      	ldr	r3, [r3, #0]
 800b5f2:	f003 0320 	and.w	r3, r3, #32
 800b5f6:	2b00      	cmp	r3, #0
 800b5f8:	f000 808b 	beq.w	800b712 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800b5fc:	4b3a      	ldr	r3, [pc, #232]	@ (800b6e8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b5fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b600:	4a39      	ldr	r2, [pc, #228]	@ (800b6e8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b602:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b606:	6413      	str	r3, [r2, #64]	@ 0x40
 800b608:	4b37      	ldr	r3, [pc, #220]	@ (800b6e8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b60a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b60c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b610:	60bb      	str	r3, [r7, #8]
 800b612:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800b614:	4b35      	ldr	r3, [pc, #212]	@ (800b6ec <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800b616:	681b      	ldr	r3, [r3, #0]
 800b618:	4a34      	ldr	r2, [pc, #208]	@ (800b6ec <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800b61a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b61e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b620:	f7fa ff0e 	bl	8006440 <HAL_GetTick>
 800b624:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800b626:	e008      	b.n	800b63a <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b628:	f7fa ff0a 	bl	8006440 <HAL_GetTick>
 800b62c:	4602      	mov	r2, r0
 800b62e:	697b      	ldr	r3, [r7, #20]
 800b630:	1ad3      	subs	r3, r2, r3
 800b632:	2b64      	cmp	r3, #100	@ 0x64
 800b634:	d901      	bls.n	800b63a <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800b636:	2303      	movs	r3, #3
 800b638:	e357      	b.n	800bcea <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800b63a:	4b2c      	ldr	r3, [pc, #176]	@ (800b6ec <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800b63c:	681b      	ldr	r3, [r3, #0]
 800b63e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b642:	2b00      	cmp	r3, #0
 800b644:	d0f0      	beq.n	800b628 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800b646:	4b28      	ldr	r3, [pc, #160]	@ (800b6e8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b648:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b64a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b64e:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800b650:	693b      	ldr	r3, [r7, #16]
 800b652:	2b00      	cmp	r3, #0
 800b654:	d035      	beq.n	800b6c2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800b656:	687b      	ldr	r3, [r7, #4]
 800b658:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b65a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b65e:	693a      	ldr	r2, [r7, #16]
 800b660:	429a      	cmp	r2, r3
 800b662:	d02e      	beq.n	800b6c2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800b664:	4b20      	ldr	r3, [pc, #128]	@ (800b6e8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b666:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b668:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b66c:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800b66e:	4b1e      	ldr	r3, [pc, #120]	@ (800b6e8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b670:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b672:	4a1d      	ldr	r2, [pc, #116]	@ (800b6e8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b674:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b678:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800b67a:	4b1b      	ldr	r3, [pc, #108]	@ (800b6e8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b67c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b67e:	4a1a      	ldr	r2, [pc, #104]	@ (800b6e8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b680:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b684:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800b686:	4a18      	ldr	r2, [pc, #96]	@ (800b6e8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b688:	693b      	ldr	r3, [r7, #16]
 800b68a:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800b68c:	4b16      	ldr	r3, [pc, #88]	@ (800b6e8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b68e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b690:	f003 0301 	and.w	r3, r3, #1
 800b694:	2b01      	cmp	r3, #1
 800b696:	d114      	bne.n	800b6c2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b698:	f7fa fed2 	bl	8006440 <HAL_GetTick>
 800b69c:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b69e:	e00a      	b.n	800b6b6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800b6a0:	f7fa fece 	bl	8006440 <HAL_GetTick>
 800b6a4:	4602      	mov	r2, r0
 800b6a6:	697b      	ldr	r3, [r7, #20]
 800b6a8:	1ad3      	subs	r3, r2, r3
 800b6aa:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b6ae:	4293      	cmp	r3, r2
 800b6b0:	d901      	bls.n	800b6b6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800b6b2:	2303      	movs	r3, #3
 800b6b4:	e319      	b.n	800bcea <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b6b6:	4b0c      	ldr	r3, [pc, #48]	@ (800b6e8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b6b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b6ba:	f003 0302 	and.w	r3, r3, #2
 800b6be:	2b00      	cmp	r3, #0
 800b6c0:	d0ee      	beq.n	800b6a0 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800b6c2:	687b      	ldr	r3, [r7, #4]
 800b6c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b6c6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b6ca:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b6ce:	d111      	bne.n	800b6f4 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 800b6d0:	4b05      	ldr	r3, [pc, #20]	@ (800b6e8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b6d2:	689b      	ldr	r3, [r3, #8]
 800b6d4:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800b6d8:	687b      	ldr	r3, [r7, #4]
 800b6da:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800b6dc:	4b04      	ldr	r3, [pc, #16]	@ (800b6f0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800b6de:	400b      	ands	r3, r1
 800b6e0:	4901      	ldr	r1, [pc, #4]	@ (800b6e8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b6e2:	4313      	orrs	r3, r2
 800b6e4:	608b      	str	r3, [r1, #8]
 800b6e6:	e00b      	b.n	800b700 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 800b6e8:	40023800 	.word	0x40023800
 800b6ec:	40007000 	.word	0x40007000
 800b6f0:	0ffffcff 	.word	0x0ffffcff
 800b6f4:	4baa      	ldr	r3, [pc, #680]	@ (800b9a0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b6f6:	689b      	ldr	r3, [r3, #8]
 800b6f8:	4aa9      	ldr	r2, [pc, #676]	@ (800b9a0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b6fa:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 800b6fe:	6093      	str	r3, [r2, #8]
 800b700:	4ba7      	ldr	r3, [pc, #668]	@ (800b9a0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b702:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800b704:	687b      	ldr	r3, [r7, #4]
 800b706:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b708:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b70c:	49a4      	ldr	r1, [pc, #656]	@ (800b9a0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b70e:	4313      	orrs	r3, r2
 800b710:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800b712:	687b      	ldr	r3, [r7, #4]
 800b714:	681b      	ldr	r3, [r3, #0]
 800b716:	f003 0310 	and.w	r3, r3, #16
 800b71a:	2b00      	cmp	r3, #0
 800b71c:	d010      	beq.n	800b740 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800b71e:	4ba0      	ldr	r3, [pc, #640]	@ (800b9a0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b720:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b724:	4a9e      	ldr	r2, [pc, #632]	@ (800b9a0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b726:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b72a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800b72e:	4b9c      	ldr	r3, [pc, #624]	@ (800b9a0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b730:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 800b734:	687b      	ldr	r3, [r7, #4]
 800b736:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b738:	4999      	ldr	r1, [pc, #612]	@ (800b9a0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b73a:	4313      	orrs	r3, r2
 800b73c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800b740:	687b      	ldr	r3, [r7, #4]
 800b742:	681b      	ldr	r3, [r3, #0]
 800b744:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b748:	2b00      	cmp	r3, #0
 800b74a:	d00a      	beq.n	800b762 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800b74c:	4b94      	ldr	r3, [pc, #592]	@ (800b9a0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b74e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b752:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800b756:	687b      	ldr	r3, [r7, #4]
 800b758:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b75a:	4991      	ldr	r1, [pc, #580]	@ (800b9a0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b75c:	4313      	orrs	r3, r2
 800b75e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800b762:	687b      	ldr	r3, [r7, #4]
 800b764:	681b      	ldr	r3, [r3, #0]
 800b766:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b76a:	2b00      	cmp	r3, #0
 800b76c:	d00a      	beq.n	800b784 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800b76e:	4b8c      	ldr	r3, [pc, #560]	@ (800b9a0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b770:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b774:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800b778:	687b      	ldr	r3, [r7, #4]
 800b77a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b77c:	4988      	ldr	r1, [pc, #544]	@ (800b9a0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b77e:	4313      	orrs	r3, r2
 800b780:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	681b      	ldr	r3, [r3, #0]
 800b788:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800b78c:	2b00      	cmp	r3, #0
 800b78e:	d00a      	beq.n	800b7a6 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800b790:	4b83      	ldr	r3, [pc, #524]	@ (800b9a0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b792:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b796:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800b79a:	687b      	ldr	r3, [r7, #4]
 800b79c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b79e:	4980      	ldr	r1, [pc, #512]	@ (800b9a0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b7a0:	4313      	orrs	r3, r2
 800b7a2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800b7a6:	687b      	ldr	r3, [r7, #4]
 800b7a8:	681b      	ldr	r3, [r3, #0]
 800b7aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b7ae:	2b00      	cmp	r3, #0
 800b7b0:	d00a      	beq.n	800b7c8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800b7b2:	4b7b      	ldr	r3, [pc, #492]	@ (800b9a0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b7b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b7b8:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b7c0:	4977      	ldr	r1, [pc, #476]	@ (800b9a0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b7c2:	4313      	orrs	r3, r2
 800b7c4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800b7c8:	687b      	ldr	r3, [r7, #4]
 800b7ca:	681b      	ldr	r3, [r3, #0]
 800b7cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b7d0:	2b00      	cmp	r3, #0
 800b7d2:	d00a      	beq.n	800b7ea <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800b7d4:	4b72      	ldr	r3, [pc, #456]	@ (800b9a0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b7d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b7da:	f023 0203 	bic.w	r2, r3, #3
 800b7de:	687b      	ldr	r3, [r7, #4]
 800b7e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b7e2:	496f      	ldr	r1, [pc, #444]	@ (800b9a0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b7e4:	4313      	orrs	r3, r2
 800b7e6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800b7ea:	687b      	ldr	r3, [r7, #4]
 800b7ec:	681b      	ldr	r3, [r3, #0]
 800b7ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b7f2:	2b00      	cmp	r3, #0
 800b7f4:	d00a      	beq.n	800b80c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800b7f6:	4b6a      	ldr	r3, [pc, #424]	@ (800b9a0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b7f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b7fc:	f023 020c 	bic.w	r2, r3, #12
 800b800:	687b      	ldr	r3, [r7, #4]
 800b802:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b804:	4966      	ldr	r1, [pc, #408]	@ (800b9a0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b806:	4313      	orrs	r3, r2
 800b808:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	681b      	ldr	r3, [r3, #0]
 800b810:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b814:	2b00      	cmp	r3, #0
 800b816:	d00a      	beq.n	800b82e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800b818:	4b61      	ldr	r3, [pc, #388]	@ (800b9a0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b81a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b81e:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800b822:	687b      	ldr	r3, [r7, #4]
 800b824:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b826:	495e      	ldr	r1, [pc, #376]	@ (800b9a0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b828:	4313      	orrs	r3, r2
 800b82a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800b82e:	687b      	ldr	r3, [r7, #4]
 800b830:	681b      	ldr	r3, [r3, #0]
 800b832:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b836:	2b00      	cmp	r3, #0
 800b838:	d00a      	beq.n	800b850 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800b83a:	4b59      	ldr	r3, [pc, #356]	@ (800b9a0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b83c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b840:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800b844:	687b      	ldr	r3, [r7, #4]
 800b846:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b848:	4955      	ldr	r1, [pc, #340]	@ (800b9a0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b84a:	4313      	orrs	r3, r2
 800b84c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800b850:	687b      	ldr	r3, [r7, #4]
 800b852:	681b      	ldr	r3, [r3, #0]
 800b854:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b858:	2b00      	cmp	r3, #0
 800b85a:	d00a      	beq.n	800b872 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800b85c:	4b50      	ldr	r3, [pc, #320]	@ (800b9a0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b85e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b862:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800b866:	687b      	ldr	r3, [r7, #4]
 800b868:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b86a:	494d      	ldr	r1, [pc, #308]	@ (800b9a0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b86c:	4313      	orrs	r3, r2
 800b86e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800b872:	687b      	ldr	r3, [r7, #4]
 800b874:	681b      	ldr	r3, [r3, #0]
 800b876:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b87a:	2b00      	cmp	r3, #0
 800b87c:	d00a      	beq.n	800b894 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800b87e:	4b48      	ldr	r3, [pc, #288]	@ (800b9a0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b880:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b884:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800b888:	687b      	ldr	r3, [r7, #4]
 800b88a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b88c:	4944      	ldr	r1, [pc, #272]	@ (800b9a0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b88e:	4313      	orrs	r3, r2
 800b890:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800b894:	687b      	ldr	r3, [r7, #4]
 800b896:	681b      	ldr	r3, [r3, #0]
 800b898:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800b89c:	2b00      	cmp	r3, #0
 800b89e:	d00a      	beq.n	800b8b6 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800b8a0:	4b3f      	ldr	r3, [pc, #252]	@ (800b9a0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b8a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b8a6:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800b8aa:	687b      	ldr	r3, [r7, #4]
 800b8ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b8ae:	493c      	ldr	r1, [pc, #240]	@ (800b9a0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b8b0:	4313      	orrs	r3, r2
 800b8b2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800b8b6:	687b      	ldr	r3, [r7, #4]
 800b8b8:	681b      	ldr	r3, [r3, #0]
 800b8ba:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800b8be:	2b00      	cmp	r3, #0
 800b8c0:	d00a      	beq.n	800b8d8 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800b8c2:	4b37      	ldr	r3, [pc, #220]	@ (800b9a0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b8c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b8c8:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800b8cc:	687b      	ldr	r3, [r7, #4]
 800b8ce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b8d0:	4933      	ldr	r1, [pc, #204]	@ (800b9a0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b8d2:	4313      	orrs	r3, r2
 800b8d4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800b8d8:	687b      	ldr	r3, [r7, #4]
 800b8da:	681b      	ldr	r3, [r3, #0]
 800b8dc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b8e0:	2b00      	cmp	r3, #0
 800b8e2:	d00a      	beq.n	800b8fa <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800b8e4:	4b2e      	ldr	r3, [pc, #184]	@ (800b9a0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b8e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b8ea:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 800b8ee:	687b      	ldr	r3, [r7, #4]
 800b8f0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800b8f2:	492b      	ldr	r1, [pc, #172]	@ (800b9a0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b8f4:	4313      	orrs	r3, r2
 800b8f6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800b8fa:	687b      	ldr	r3, [r7, #4]
 800b8fc:	681b      	ldr	r3, [r3, #0]
 800b8fe:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800b902:	2b00      	cmp	r3, #0
 800b904:	d011      	beq.n	800b92a <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800b906:	4b26      	ldr	r3, [pc, #152]	@ (800b9a0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b908:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b90c:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 800b910:	687b      	ldr	r3, [r7, #4]
 800b912:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b914:	4922      	ldr	r1, [pc, #136]	@ (800b9a0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b916:	4313      	orrs	r3, r2
 800b918:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 800b91c:	687b      	ldr	r3, [r7, #4]
 800b91e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b920:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b924:	d101      	bne.n	800b92a <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800b926:	2301      	movs	r3, #1
 800b928:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800b92a:	687b      	ldr	r3, [r7, #4]
 800b92c:	681b      	ldr	r3, [r3, #0]
 800b92e:	f003 0308 	and.w	r3, r3, #8
 800b932:	2b00      	cmp	r3, #0
 800b934:	d001      	beq.n	800b93a <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800b936:	2301      	movs	r3, #1
 800b938:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800b93a:	687b      	ldr	r3, [r7, #4]
 800b93c:	681b      	ldr	r3, [r3, #0]
 800b93e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800b942:	2b00      	cmp	r3, #0
 800b944:	d00a      	beq.n	800b95c <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800b946:	4b16      	ldr	r3, [pc, #88]	@ (800b9a0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b948:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b94c:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800b950:	687b      	ldr	r3, [r7, #4]
 800b952:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b954:	4912      	ldr	r1, [pc, #72]	@ (800b9a0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b956:	4313      	orrs	r3, r2
 800b958:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 800b95c:	687b      	ldr	r3, [r7, #4]
 800b95e:	681b      	ldr	r3, [r3, #0]
 800b960:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b964:	2b00      	cmp	r3, #0
 800b966:	d00b      	beq.n	800b980 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800b968:	4b0d      	ldr	r3, [pc, #52]	@ (800b9a0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b96a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b96e:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800b972:	687b      	ldr	r3, [r7, #4]
 800b974:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b978:	4909      	ldr	r1, [pc, #36]	@ (800b9a0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b97a:	4313      	orrs	r3, r2
 800b97c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800b980:	69fb      	ldr	r3, [r7, #28]
 800b982:	2b01      	cmp	r3, #1
 800b984:	d006      	beq.n	800b994 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 800b986:	687b      	ldr	r3, [r7, #4]
 800b988:	681b      	ldr	r3, [r3, #0]
 800b98a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b98e:	2b00      	cmp	r3, #0
 800b990:	f000 80d9 	beq.w	800bb46 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800b994:	4b02      	ldr	r3, [pc, #8]	@ (800b9a0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b996:	681b      	ldr	r3, [r3, #0]
 800b998:	4a01      	ldr	r2, [pc, #4]	@ (800b9a0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b99a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800b99e:	e001      	b.n	800b9a4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 800b9a0:	40023800 	.word	0x40023800
 800b9a4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b9a6:	f7fa fd4b 	bl	8006440 <HAL_GetTick>
 800b9aa:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800b9ac:	e008      	b.n	800b9c0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800b9ae:	f7fa fd47 	bl	8006440 <HAL_GetTick>
 800b9b2:	4602      	mov	r2, r0
 800b9b4:	697b      	ldr	r3, [r7, #20]
 800b9b6:	1ad3      	subs	r3, r2, r3
 800b9b8:	2b64      	cmp	r3, #100	@ 0x64
 800b9ba:	d901      	bls.n	800b9c0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800b9bc:	2303      	movs	r3, #3
 800b9be:	e194      	b.n	800bcea <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800b9c0:	4b6c      	ldr	r3, [pc, #432]	@ (800bb74 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800b9c2:	681b      	ldr	r3, [r3, #0]
 800b9c4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b9c8:	2b00      	cmp	r3, #0
 800b9ca:	d1f0      	bne.n	800b9ae <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800b9cc:	687b      	ldr	r3, [r7, #4]
 800b9ce:	681b      	ldr	r3, [r3, #0]
 800b9d0:	f003 0301 	and.w	r3, r3, #1
 800b9d4:	2b00      	cmp	r3, #0
 800b9d6:	d021      	beq.n	800ba1c <HAL_RCCEx_PeriphCLKConfig+0x504>
 800b9d8:	687b      	ldr	r3, [r7, #4]
 800b9da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b9dc:	2b00      	cmp	r3, #0
 800b9de:	d11d      	bne.n	800ba1c <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800b9e0:	4b64      	ldr	r3, [pc, #400]	@ (800bb74 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800b9e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800b9e6:	0c1b      	lsrs	r3, r3, #16
 800b9e8:	f003 0303 	and.w	r3, r3, #3
 800b9ec:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800b9ee:	4b61      	ldr	r3, [pc, #388]	@ (800bb74 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800b9f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800b9f4:	0e1b      	lsrs	r3, r3, #24
 800b9f6:	f003 030f 	and.w	r3, r3, #15
 800b9fa:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800b9fc:	687b      	ldr	r3, [r7, #4]
 800b9fe:	685b      	ldr	r3, [r3, #4]
 800ba00:	019a      	lsls	r2, r3, #6
 800ba02:	693b      	ldr	r3, [r7, #16]
 800ba04:	041b      	lsls	r3, r3, #16
 800ba06:	431a      	orrs	r2, r3
 800ba08:	68fb      	ldr	r3, [r7, #12]
 800ba0a:	061b      	lsls	r3, r3, #24
 800ba0c:	431a      	orrs	r2, r3
 800ba0e:	687b      	ldr	r3, [r7, #4]
 800ba10:	689b      	ldr	r3, [r3, #8]
 800ba12:	071b      	lsls	r3, r3, #28
 800ba14:	4957      	ldr	r1, [pc, #348]	@ (800bb74 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800ba16:	4313      	orrs	r3, r2
 800ba18:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800ba1c:	687b      	ldr	r3, [r7, #4]
 800ba1e:	681b      	ldr	r3, [r3, #0]
 800ba20:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800ba24:	2b00      	cmp	r3, #0
 800ba26:	d004      	beq.n	800ba32 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 800ba28:	687b      	ldr	r3, [r7, #4]
 800ba2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ba2c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ba30:	d00a      	beq.n	800ba48 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800ba32:	687b      	ldr	r3, [r7, #4]
 800ba34:	681b      	ldr	r3, [r3, #0]
 800ba36:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800ba3a:	2b00      	cmp	r3, #0
 800ba3c:	d02e      	beq.n	800ba9c <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800ba3e:	687b      	ldr	r3, [r7, #4]
 800ba40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ba42:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800ba46:	d129      	bne.n	800ba9c <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800ba48:	4b4a      	ldr	r3, [pc, #296]	@ (800bb74 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800ba4a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ba4e:	0c1b      	lsrs	r3, r3, #16
 800ba50:	f003 0303 	and.w	r3, r3, #3
 800ba54:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800ba56:	4b47      	ldr	r3, [pc, #284]	@ (800bb74 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800ba58:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ba5c:	0f1b      	lsrs	r3, r3, #28
 800ba5e:	f003 0307 	and.w	r3, r3, #7
 800ba62:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800ba64:	687b      	ldr	r3, [r7, #4]
 800ba66:	685b      	ldr	r3, [r3, #4]
 800ba68:	019a      	lsls	r2, r3, #6
 800ba6a:	693b      	ldr	r3, [r7, #16]
 800ba6c:	041b      	lsls	r3, r3, #16
 800ba6e:	431a      	orrs	r2, r3
 800ba70:	687b      	ldr	r3, [r7, #4]
 800ba72:	68db      	ldr	r3, [r3, #12]
 800ba74:	061b      	lsls	r3, r3, #24
 800ba76:	431a      	orrs	r2, r3
 800ba78:	68fb      	ldr	r3, [r7, #12]
 800ba7a:	071b      	lsls	r3, r3, #28
 800ba7c:	493d      	ldr	r1, [pc, #244]	@ (800bb74 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800ba7e:	4313      	orrs	r3, r2
 800ba80:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800ba84:	4b3b      	ldr	r3, [pc, #236]	@ (800bb74 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800ba86:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ba8a:	f023 021f 	bic.w	r2, r3, #31
 800ba8e:	687b      	ldr	r3, [r7, #4]
 800ba90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ba92:	3b01      	subs	r3, #1
 800ba94:	4937      	ldr	r1, [pc, #220]	@ (800bb74 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800ba96:	4313      	orrs	r3, r2
 800ba98:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800ba9c:	687b      	ldr	r3, [r7, #4]
 800ba9e:	681b      	ldr	r3, [r3, #0]
 800baa0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800baa4:	2b00      	cmp	r3, #0
 800baa6:	d01d      	beq.n	800bae4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800baa8:	4b32      	ldr	r3, [pc, #200]	@ (800bb74 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800baaa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800baae:	0e1b      	lsrs	r3, r3, #24
 800bab0:	f003 030f 	and.w	r3, r3, #15
 800bab4:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800bab6:	4b2f      	ldr	r3, [pc, #188]	@ (800bb74 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bab8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800babc:	0f1b      	lsrs	r3, r3, #28
 800babe:	f003 0307 	and.w	r3, r3, #7
 800bac2:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800bac4:	687b      	ldr	r3, [r7, #4]
 800bac6:	685b      	ldr	r3, [r3, #4]
 800bac8:	019a      	lsls	r2, r3, #6
 800baca:	687b      	ldr	r3, [r7, #4]
 800bacc:	691b      	ldr	r3, [r3, #16]
 800bace:	041b      	lsls	r3, r3, #16
 800bad0:	431a      	orrs	r2, r3
 800bad2:	693b      	ldr	r3, [r7, #16]
 800bad4:	061b      	lsls	r3, r3, #24
 800bad6:	431a      	orrs	r2, r3
 800bad8:	68fb      	ldr	r3, [r7, #12]
 800bada:	071b      	lsls	r3, r3, #28
 800badc:	4925      	ldr	r1, [pc, #148]	@ (800bb74 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bade:	4313      	orrs	r3, r2
 800bae0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800bae4:	687b      	ldr	r3, [r7, #4]
 800bae6:	681b      	ldr	r3, [r3, #0]
 800bae8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800baec:	2b00      	cmp	r3, #0
 800baee:	d011      	beq.n	800bb14 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800baf0:	687b      	ldr	r3, [r7, #4]
 800baf2:	685b      	ldr	r3, [r3, #4]
 800baf4:	019a      	lsls	r2, r3, #6
 800baf6:	687b      	ldr	r3, [r7, #4]
 800baf8:	691b      	ldr	r3, [r3, #16]
 800bafa:	041b      	lsls	r3, r3, #16
 800bafc:	431a      	orrs	r2, r3
 800bafe:	687b      	ldr	r3, [r7, #4]
 800bb00:	68db      	ldr	r3, [r3, #12]
 800bb02:	061b      	lsls	r3, r3, #24
 800bb04:	431a      	orrs	r2, r3
 800bb06:	687b      	ldr	r3, [r7, #4]
 800bb08:	689b      	ldr	r3, [r3, #8]
 800bb0a:	071b      	lsls	r3, r3, #28
 800bb0c:	4919      	ldr	r1, [pc, #100]	@ (800bb74 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bb0e:	4313      	orrs	r3, r2
 800bb10:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800bb14:	4b17      	ldr	r3, [pc, #92]	@ (800bb74 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bb16:	681b      	ldr	r3, [r3, #0]
 800bb18:	4a16      	ldr	r2, [pc, #88]	@ (800bb74 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bb1a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800bb1e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800bb20:	f7fa fc8e 	bl	8006440 <HAL_GetTick>
 800bb24:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800bb26:	e008      	b.n	800bb3a <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800bb28:	f7fa fc8a 	bl	8006440 <HAL_GetTick>
 800bb2c:	4602      	mov	r2, r0
 800bb2e:	697b      	ldr	r3, [r7, #20]
 800bb30:	1ad3      	subs	r3, r2, r3
 800bb32:	2b64      	cmp	r3, #100	@ 0x64
 800bb34:	d901      	bls.n	800bb3a <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800bb36:	2303      	movs	r3, #3
 800bb38:	e0d7      	b.n	800bcea <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800bb3a:	4b0e      	ldr	r3, [pc, #56]	@ (800bb74 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bb3c:	681b      	ldr	r3, [r3, #0]
 800bb3e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800bb42:	2b00      	cmp	r3, #0
 800bb44:	d0f0      	beq.n	800bb28 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800bb46:	69bb      	ldr	r3, [r7, #24]
 800bb48:	2b01      	cmp	r3, #1
 800bb4a:	f040 80cd 	bne.w	800bce8 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800bb4e:	4b09      	ldr	r3, [pc, #36]	@ (800bb74 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bb50:	681b      	ldr	r3, [r3, #0]
 800bb52:	4a08      	ldr	r2, [pc, #32]	@ (800bb74 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bb54:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800bb58:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800bb5a:	f7fa fc71 	bl	8006440 <HAL_GetTick>
 800bb5e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800bb60:	e00a      	b.n	800bb78 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800bb62:	f7fa fc6d 	bl	8006440 <HAL_GetTick>
 800bb66:	4602      	mov	r2, r0
 800bb68:	697b      	ldr	r3, [r7, #20]
 800bb6a:	1ad3      	subs	r3, r2, r3
 800bb6c:	2b64      	cmp	r3, #100	@ 0x64
 800bb6e:	d903      	bls.n	800bb78 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800bb70:	2303      	movs	r3, #3
 800bb72:	e0ba      	b.n	800bcea <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 800bb74:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800bb78:	4b5e      	ldr	r3, [pc, #376]	@ (800bcf4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800bb7a:	681b      	ldr	r3, [r3, #0]
 800bb7c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800bb80:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bb84:	d0ed      	beq.n	800bb62 <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800bb86:	687b      	ldr	r3, [r7, #4]
 800bb88:	681b      	ldr	r3, [r3, #0]
 800bb8a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800bb8e:	2b00      	cmp	r3, #0
 800bb90:	d003      	beq.n	800bb9a <HAL_RCCEx_PeriphCLKConfig+0x682>
 800bb92:	687b      	ldr	r3, [r7, #4]
 800bb94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bb96:	2b00      	cmp	r3, #0
 800bb98:	d009      	beq.n	800bbae <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800bb9a:	687b      	ldr	r3, [r7, #4]
 800bb9c:	681b      	ldr	r3, [r3, #0]
 800bb9e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800bba2:	2b00      	cmp	r3, #0
 800bba4:	d02e      	beq.n	800bc04 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800bba6:	687b      	ldr	r3, [r7, #4]
 800bba8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bbaa:	2b00      	cmp	r3, #0
 800bbac:	d12a      	bne.n	800bc04 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800bbae:	4b51      	ldr	r3, [pc, #324]	@ (800bcf4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800bbb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bbb4:	0c1b      	lsrs	r3, r3, #16
 800bbb6:	f003 0303 	and.w	r3, r3, #3
 800bbba:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800bbbc:	4b4d      	ldr	r3, [pc, #308]	@ (800bcf4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800bbbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bbc2:	0f1b      	lsrs	r3, r3, #28
 800bbc4:	f003 0307 	and.w	r3, r3, #7
 800bbc8:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800bbca:	687b      	ldr	r3, [r7, #4]
 800bbcc:	695b      	ldr	r3, [r3, #20]
 800bbce:	019a      	lsls	r2, r3, #6
 800bbd0:	693b      	ldr	r3, [r7, #16]
 800bbd2:	041b      	lsls	r3, r3, #16
 800bbd4:	431a      	orrs	r2, r3
 800bbd6:	687b      	ldr	r3, [r7, #4]
 800bbd8:	699b      	ldr	r3, [r3, #24]
 800bbda:	061b      	lsls	r3, r3, #24
 800bbdc:	431a      	orrs	r2, r3
 800bbde:	68fb      	ldr	r3, [r7, #12]
 800bbe0:	071b      	lsls	r3, r3, #28
 800bbe2:	4944      	ldr	r1, [pc, #272]	@ (800bcf4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800bbe4:	4313      	orrs	r3, r2
 800bbe6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800bbea:	4b42      	ldr	r3, [pc, #264]	@ (800bcf4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800bbec:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800bbf0:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 800bbf4:	687b      	ldr	r3, [r7, #4]
 800bbf6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bbf8:	3b01      	subs	r3, #1
 800bbfa:	021b      	lsls	r3, r3, #8
 800bbfc:	493d      	ldr	r1, [pc, #244]	@ (800bcf4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800bbfe:	4313      	orrs	r3, r2
 800bc00:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800bc04:	687b      	ldr	r3, [r7, #4]
 800bc06:	681b      	ldr	r3, [r3, #0]
 800bc08:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800bc0c:	2b00      	cmp	r3, #0
 800bc0e:	d022      	beq.n	800bc56 <HAL_RCCEx_PeriphCLKConfig+0x73e>
 800bc10:	687b      	ldr	r3, [r7, #4]
 800bc12:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800bc14:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800bc18:	d11d      	bne.n	800bc56 <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800bc1a:	4b36      	ldr	r3, [pc, #216]	@ (800bcf4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800bc1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bc20:	0e1b      	lsrs	r3, r3, #24
 800bc22:	f003 030f 	and.w	r3, r3, #15
 800bc26:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800bc28:	4b32      	ldr	r3, [pc, #200]	@ (800bcf4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800bc2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bc2e:	0f1b      	lsrs	r3, r3, #28
 800bc30:	f003 0307 	and.w	r3, r3, #7
 800bc34:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800bc36:	687b      	ldr	r3, [r7, #4]
 800bc38:	695b      	ldr	r3, [r3, #20]
 800bc3a:	019a      	lsls	r2, r3, #6
 800bc3c:	687b      	ldr	r3, [r7, #4]
 800bc3e:	6a1b      	ldr	r3, [r3, #32]
 800bc40:	041b      	lsls	r3, r3, #16
 800bc42:	431a      	orrs	r2, r3
 800bc44:	693b      	ldr	r3, [r7, #16]
 800bc46:	061b      	lsls	r3, r3, #24
 800bc48:	431a      	orrs	r2, r3
 800bc4a:	68fb      	ldr	r3, [r7, #12]
 800bc4c:	071b      	lsls	r3, r3, #28
 800bc4e:	4929      	ldr	r1, [pc, #164]	@ (800bcf4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800bc50:	4313      	orrs	r3, r2
 800bc52:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800bc56:	687b      	ldr	r3, [r7, #4]
 800bc58:	681b      	ldr	r3, [r3, #0]
 800bc5a:	f003 0308 	and.w	r3, r3, #8
 800bc5e:	2b00      	cmp	r3, #0
 800bc60:	d028      	beq.n	800bcb4 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800bc62:	4b24      	ldr	r3, [pc, #144]	@ (800bcf4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800bc64:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bc68:	0e1b      	lsrs	r3, r3, #24
 800bc6a:	f003 030f 	and.w	r3, r3, #15
 800bc6e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800bc70:	4b20      	ldr	r3, [pc, #128]	@ (800bcf4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800bc72:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bc76:	0c1b      	lsrs	r3, r3, #16
 800bc78:	f003 0303 	and.w	r3, r3, #3
 800bc7c:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800bc7e:	687b      	ldr	r3, [r7, #4]
 800bc80:	695b      	ldr	r3, [r3, #20]
 800bc82:	019a      	lsls	r2, r3, #6
 800bc84:	68fb      	ldr	r3, [r7, #12]
 800bc86:	041b      	lsls	r3, r3, #16
 800bc88:	431a      	orrs	r2, r3
 800bc8a:	693b      	ldr	r3, [r7, #16]
 800bc8c:	061b      	lsls	r3, r3, #24
 800bc8e:	431a      	orrs	r2, r3
 800bc90:	687b      	ldr	r3, [r7, #4]
 800bc92:	69db      	ldr	r3, [r3, #28]
 800bc94:	071b      	lsls	r3, r3, #28
 800bc96:	4917      	ldr	r1, [pc, #92]	@ (800bcf4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800bc98:	4313      	orrs	r3, r2
 800bc9a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800bc9e:	4b15      	ldr	r3, [pc, #84]	@ (800bcf4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800bca0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800bca4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800bca8:	687b      	ldr	r3, [r7, #4]
 800bcaa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bcac:	4911      	ldr	r1, [pc, #68]	@ (800bcf4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800bcae:	4313      	orrs	r3, r2
 800bcb0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800bcb4:	4b0f      	ldr	r3, [pc, #60]	@ (800bcf4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800bcb6:	681b      	ldr	r3, [r3, #0]
 800bcb8:	4a0e      	ldr	r2, [pc, #56]	@ (800bcf4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800bcba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800bcbe:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800bcc0:	f7fa fbbe 	bl	8006440 <HAL_GetTick>
 800bcc4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800bcc6:	e008      	b.n	800bcda <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800bcc8:	f7fa fbba 	bl	8006440 <HAL_GetTick>
 800bccc:	4602      	mov	r2, r0
 800bcce:	697b      	ldr	r3, [r7, #20]
 800bcd0:	1ad3      	subs	r3, r2, r3
 800bcd2:	2b64      	cmp	r3, #100	@ 0x64
 800bcd4:	d901      	bls.n	800bcda <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800bcd6:	2303      	movs	r3, #3
 800bcd8:	e007      	b.n	800bcea <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800bcda:	4b06      	ldr	r3, [pc, #24]	@ (800bcf4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800bcdc:	681b      	ldr	r3, [r3, #0]
 800bcde:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800bce2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bce6:	d1ef      	bne.n	800bcc8 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 800bce8:	2300      	movs	r3, #0
}
 800bcea:	4618      	mov	r0, r3
 800bcec:	3720      	adds	r7, #32
 800bcee:	46bd      	mov	sp, r7
 800bcf0:	bd80      	pop	{r7, pc}
 800bcf2:	bf00      	nop
 800bcf4:	40023800 	.word	0x40023800

0800bcf8 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg RCC_PERIPHCLK_SAI1: SAI1 peripheral clock
  *            @arg RCC_PERIPHCLK_SAI2: SAI2 peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800bcf8:	b480      	push	{r7}
 800bcfa:	b087      	sub	sp, #28
 800bcfc:	af00      	add	r7, sp, #0
 800bcfe:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 800bd00:	2300      	movs	r3, #0
 800bd02:	60fb      	str	r3, [r7, #12]
  /* This variable is used to store the SAI clock frequency (value in Hz) */
  uint32_t frequency = 0;
 800bd04:	2300      	movs	r3, #0
 800bd06:	617b      	str	r3, [r7, #20]
  /* This variable is used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0;
 800bd08:	2300      	movs	r3, #0
 800bd0a:	613b      	str	r3, [r7, #16]
  /* This variable is used to store the SAI clock source */
  uint32_t saiclocksource = 0;
 800bd0c:	2300      	movs	r3, #0
 800bd0e:	60bb      	str	r3, [r7, #8]

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800bd10:	687b      	ldr	r3, [r7, #4]
 800bd12:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800bd16:	f040 808d 	bne.w	800be34 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
  {
    saiclocksource = RCC->DCKCFGR1;
 800bd1a:	4b93      	ldr	r3, [pc, #588]	@ (800bf68 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800bd1c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800bd20:	60bb      	str	r3, [r7, #8]
    saiclocksource &= RCC_DCKCFGR1_SAI1SEL;
 800bd22:	68bb      	ldr	r3, [r7, #8]
 800bd24:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 800bd28:	60bb      	str	r3, [r7, #8]
    switch (saiclocksource)
 800bd2a:	68bb      	ldr	r3, [r7, #8]
 800bd2c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800bd30:	d07c      	beq.n	800be2c <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 800bd32:	68bb      	ldr	r3, [r7, #8]
 800bd34:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800bd38:	d87b      	bhi.n	800be32 <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
 800bd3a:	68bb      	ldr	r3, [r7, #8]
 800bd3c:	2b00      	cmp	r3, #0
 800bd3e:	d004      	beq.n	800bd4a <HAL_RCCEx_GetPeriphCLKFreq+0x52>
 800bd40:	68bb      	ldr	r3, [r7, #8]
 800bd42:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800bd46:	d039      	beq.n	800bdbc <HAL_RCCEx_GetPeriphCLKFreq+0xc4>
        break;
      }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
    default :
      {
        break;
 800bd48:	e073      	b.n	800be32 <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 800bd4a:	4b87      	ldr	r3, [pc, #540]	@ (800bf68 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800bd4c:	685b      	ldr	r3, [r3, #4]
 800bd4e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800bd52:	2b00      	cmp	r3, #0
 800bd54:	d108      	bne.n	800bd68 <HAL_RCCEx_GetPeriphCLKFreq+0x70>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800bd56:	4b84      	ldr	r3, [pc, #528]	@ (800bf68 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800bd58:	685b      	ldr	r3, [r3, #4]
 800bd5a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800bd5e:	4a83      	ldr	r2, [pc, #524]	@ (800bf6c <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 800bd60:	fbb2 f3f3 	udiv	r3, r2, r3
 800bd64:	613b      	str	r3, [r7, #16]
 800bd66:	e007      	b.n	800bd78 <HAL_RCCEx_GetPeriphCLKFreq+0x80>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 800bd68:	4b7f      	ldr	r3, [pc, #508]	@ (800bf68 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800bd6a:	685b      	ldr	r3, [r3, #4]
 800bd6c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800bd70:	4a7f      	ldr	r2, [pc, #508]	@ (800bf70 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800bd72:	fbb2 f3f3 	udiv	r3, r2, r3
 800bd76:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24;
 800bd78:	4b7b      	ldr	r3, [pc, #492]	@ (800bf68 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800bd7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bd7e:	0e1b      	lsrs	r3, r3, #24
 800bd80:	f003 030f 	and.w	r3, r3, #15
 800bd84:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6))/(tmpreg);
 800bd86:	4b78      	ldr	r3, [pc, #480]	@ (800bf68 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800bd88:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bd8c:	099b      	lsrs	r3, r3, #6
 800bd8e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bd92:	693a      	ldr	r2, [r7, #16]
 800bd94:	fb03 f202 	mul.w	r2, r3, r2
 800bd98:	68fb      	ldr	r3, [r7, #12]
 800bd9a:	fbb2 f3f3 	udiv	r3, r2, r3
 800bd9e:	617b      	str	r3, [r7, #20]
        tmpreg = (((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> 8) + 1);
 800bda0:	4b71      	ldr	r3, [pc, #452]	@ (800bf68 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800bda2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800bda6:	0a1b      	lsrs	r3, r3, #8
 800bda8:	f003 031f 	and.w	r3, r3, #31
 800bdac:	3301      	adds	r3, #1
 800bdae:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 800bdb0:	697a      	ldr	r2, [r7, #20]
 800bdb2:	68fb      	ldr	r3, [r7, #12]
 800bdb4:	fbb2 f3f3 	udiv	r3, r2, r3
 800bdb8:	617b      	str	r3, [r7, #20]
        break;
 800bdba:	e03b      	b.n	800be34 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 800bdbc:	4b6a      	ldr	r3, [pc, #424]	@ (800bf68 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800bdbe:	685b      	ldr	r3, [r3, #4]
 800bdc0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800bdc4:	2b00      	cmp	r3, #0
 800bdc6:	d108      	bne.n	800bdda <HAL_RCCEx_GetPeriphCLKFreq+0xe2>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800bdc8:	4b67      	ldr	r3, [pc, #412]	@ (800bf68 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800bdca:	685b      	ldr	r3, [r3, #4]
 800bdcc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800bdd0:	4a66      	ldr	r2, [pc, #408]	@ (800bf6c <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 800bdd2:	fbb2 f3f3 	udiv	r3, r2, r3
 800bdd6:	613b      	str	r3, [r7, #16]
 800bdd8:	e007      	b.n	800bdea <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 800bdda:	4b63      	ldr	r3, [pc, #396]	@ (800bf68 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800bddc:	685b      	ldr	r3, [r3, #4]
 800bdde:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800bde2:	4a63      	ldr	r2, [pc, #396]	@ (800bf70 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800bde4:	fbb2 f3f3 	udiv	r3, r2, r3
 800bde8:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24;
 800bdea:	4b5f      	ldr	r3, [pc, #380]	@ (800bf68 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800bdec:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800bdf0:	0e1b      	lsrs	r3, r3, #24
 800bdf2:	f003 030f 	and.w	r3, r3, #15
 800bdf6:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6))/(tmpreg);
 800bdf8:	4b5b      	ldr	r3, [pc, #364]	@ (800bf68 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800bdfa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800bdfe:	099b      	lsrs	r3, r3, #6
 800be00:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800be04:	693a      	ldr	r2, [r7, #16]
 800be06:	fb03 f202 	mul.w	r2, r3, r2
 800be0a:	68fb      	ldr	r3, [r7, #12]
 800be0c:	fbb2 f3f3 	udiv	r3, r2, r3
 800be10:	617b      	str	r3, [r7, #20]
        tmpreg = ((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) + 1);
 800be12:	4b55      	ldr	r3, [pc, #340]	@ (800bf68 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800be14:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800be18:	f003 031f 	and.w	r3, r3, #31
 800be1c:	3301      	adds	r3, #1
 800be1e:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 800be20:	697a      	ldr	r2, [r7, #20]
 800be22:	68fb      	ldr	r3, [r7, #12]
 800be24:	fbb2 f3f3 	udiv	r3, r2, r3
 800be28:	617b      	str	r3, [r7, #20]
        break;
 800be2a:	e003      	b.n	800be34 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        frequency = EXTERNAL_CLOCK_VALUE;
 800be2c:	4b51      	ldr	r3, [pc, #324]	@ (800bf74 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 800be2e:	617b      	str	r3, [r7, #20]
        break;
 800be30:	e000      	b.n	800be34 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        break;
 800be32:	bf00      	nop
      }
    }
  }

  if (PeriphClk == RCC_PERIPHCLK_SAI2)
 800be34:	687b      	ldr	r3, [r7, #4]
 800be36:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800be3a:	f040 808d 	bne.w	800bf58 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
  {
    saiclocksource = RCC->DCKCFGR1;
 800be3e:	4b4a      	ldr	r3, [pc, #296]	@ (800bf68 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800be40:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800be44:	60bb      	str	r3, [r7, #8]
    saiclocksource &= RCC_DCKCFGR1_SAI2SEL;
 800be46:	68bb      	ldr	r3, [r7, #8]
 800be48:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 800be4c:	60bb      	str	r3, [r7, #8]
    switch (saiclocksource)
 800be4e:	68bb      	ldr	r3, [r7, #8]
 800be50:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800be54:	d07c      	beq.n	800bf50 <HAL_RCCEx_GetPeriphCLKFreq+0x258>
 800be56:	68bb      	ldr	r3, [r7, #8]
 800be58:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800be5c:	d87b      	bhi.n	800bf56 <HAL_RCCEx_GetPeriphCLKFreq+0x25e>
 800be5e:	68bb      	ldr	r3, [r7, #8]
 800be60:	2b00      	cmp	r3, #0
 800be62:	d004      	beq.n	800be6e <HAL_RCCEx_GetPeriphCLKFreq+0x176>
 800be64:	68bb      	ldr	r3, [r7, #8]
 800be66:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800be6a:	d039      	beq.n	800bee0 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
        break;
      }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
    default :
      {
        break;
 800be6c:	e073      	b.n	800bf56 <HAL_RCCEx_GetPeriphCLKFreq+0x25e>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 800be6e:	4b3e      	ldr	r3, [pc, #248]	@ (800bf68 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800be70:	685b      	ldr	r3, [r3, #4]
 800be72:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800be76:	2b00      	cmp	r3, #0
 800be78:	d108      	bne.n	800be8c <HAL_RCCEx_GetPeriphCLKFreq+0x194>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800be7a:	4b3b      	ldr	r3, [pc, #236]	@ (800bf68 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800be7c:	685b      	ldr	r3, [r3, #4]
 800be7e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800be82:	4a3a      	ldr	r2, [pc, #232]	@ (800bf6c <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 800be84:	fbb2 f3f3 	udiv	r3, r2, r3
 800be88:	613b      	str	r3, [r7, #16]
 800be8a:	e007      	b.n	800be9c <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 800be8c:	4b36      	ldr	r3, [pc, #216]	@ (800bf68 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800be8e:	685b      	ldr	r3, [r3, #4]
 800be90:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800be94:	4a36      	ldr	r2, [pc, #216]	@ (800bf70 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800be96:	fbb2 f3f3 	udiv	r3, r2, r3
 800be9a:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24;
 800be9c:	4b32      	ldr	r3, [pc, #200]	@ (800bf68 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800be9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bea2:	0e1b      	lsrs	r3, r3, #24
 800bea4:	f003 030f 	and.w	r3, r3, #15
 800bea8:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6))/(tmpreg);
 800beaa:	4b2f      	ldr	r3, [pc, #188]	@ (800bf68 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800beac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800beb0:	099b      	lsrs	r3, r3, #6
 800beb2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800beb6:	693a      	ldr	r2, [r7, #16]
 800beb8:	fb03 f202 	mul.w	r2, r3, r2
 800bebc:	68fb      	ldr	r3, [r7, #12]
 800bebe:	fbb2 f3f3 	udiv	r3, r2, r3
 800bec2:	617b      	str	r3, [r7, #20]
        tmpreg = (((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> 8) + 1);
 800bec4:	4b28      	ldr	r3, [pc, #160]	@ (800bf68 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800bec6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800beca:	0a1b      	lsrs	r3, r3, #8
 800becc:	f003 031f 	and.w	r3, r3, #31
 800bed0:	3301      	adds	r3, #1
 800bed2:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 800bed4:	697a      	ldr	r2, [r7, #20]
 800bed6:	68fb      	ldr	r3, [r7, #12]
 800bed8:	fbb2 f3f3 	udiv	r3, r2, r3
 800bedc:	617b      	str	r3, [r7, #20]
        break;
 800bede:	e03b      	b.n	800bf58 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 800bee0:	4b21      	ldr	r3, [pc, #132]	@ (800bf68 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800bee2:	685b      	ldr	r3, [r3, #4]
 800bee4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800bee8:	2b00      	cmp	r3, #0
 800beea:	d108      	bne.n	800befe <HAL_RCCEx_GetPeriphCLKFreq+0x206>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800beec:	4b1e      	ldr	r3, [pc, #120]	@ (800bf68 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800beee:	685b      	ldr	r3, [r3, #4]
 800bef0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800bef4:	4a1d      	ldr	r2, [pc, #116]	@ (800bf6c <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 800bef6:	fbb2 f3f3 	udiv	r3, r2, r3
 800befa:	613b      	str	r3, [r7, #16]
 800befc:	e007      	b.n	800bf0e <HAL_RCCEx_GetPeriphCLKFreq+0x216>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 800befe:	4b1a      	ldr	r3, [pc, #104]	@ (800bf68 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800bf00:	685b      	ldr	r3, [r3, #4]
 800bf02:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800bf06:	4a1a      	ldr	r2, [pc, #104]	@ (800bf70 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800bf08:	fbb2 f3f3 	udiv	r3, r2, r3
 800bf0c:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24;
 800bf0e:	4b16      	ldr	r3, [pc, #88]	@ (800bf68 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800bf10:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800bf14:	0e1b      	lsrs	r3, r3, #24
 800bf16:	f003 030f 	and.w	r3, r3, #15
 800bf1a:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6))/(tmpreg);
 800bf1c:	4b12      	ldr	r3, [pc, #72]	@ (800bf68 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800bf1e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800bf22:	099b      	lsrs	r3, r3, #6
 800bf24:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bf28:	693a      	ldr	r2, [r7, #16]
 800bf2a:	fb03 f202 	mul.w	r2, r3, r2
 800bf2e:	68fb      	ldr	r3, [r7, #12]
 800bf30:	fbb2 f3f3 	udiv	r3, r2, r3
 800bf34:	617b      	str	r3, [r7, #20]
        tmpreg = ((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) + 1);
 800bf36:	4b0c      	ldr	r3, [pc, #48]	@ (800bf68 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800bf38:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800bf3c:	f003 031f 	and.w	r3, r3, #31
 800bf40:	3301      	adds	r3, #1
 800bf42:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 800bf44:	697a      	ldr	r2, [r7, #20]
 800bf46:	68fb      	ldr	r3, [r7, #12]
 800bf48:	fbb2 f3f3 	udiv	r3, r2, r3
 800bf4c:	617b      	str	r3, [r7, #20]
        break;
 800bf4e:	e003      	b.n	800bf58 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
        frequency = EXTERNAL_CLOCK_VALUE;
 800bf50:	4b08      	ldr	r3, [pc, #32]	@ (800bf74 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 800bf52:	617b      	str	r3, [r7, #20]
        break;
 800bf54:	e000      	b.n	800bf58 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
        break;
 800bf56:	bf00      	nop
      }
    }
  }

  return frequency;
 800bf58:	697b      	ldr	r3, [r7, #20]
}
 800bf5a:	4618      	mov	r0, r3
 800bf5c:	371c      	adds	r7, #28
 800bf5e:	46bd      	mov	sp, r7
 800bf60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf64:	4770      	bx	lr
 800bf66:	bf00      	nop
 800bf68:	40023800 	.word	0x40023800
 800bf6c:	00f42400 	.word	0x00f42400
 800bf70:	017d7840 	.word	0x017d7840
 800bf74:	00bb8000 	.word	0x00bb8000

0800bf78 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800bf78:	b580      	push	{r7, lr}
 800bf7a:	b084      	sub	sp, #16
 800bf7c:	af00      	add	r7, sp, #0
 800bf7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 800bf80:	687b      	ldr	r3, [r7, #4]
 800bf82:	2b00      	cmp	r3, #0
 800bf84:	d101      	bne.n	800bf8a <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 800bf86:	2301      	movs	r3, #1
 800bf88:	e071      	b.n	800c06e <HAL_RTC_Init+0xf6>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800bf8a:	687b      	ldr	r3, [r7, #4]
 800bf8c:	7f5b      	ldrb	r3, [r3, #29]
 800bf8e:	b2db      	uxtb	r3, r3
 800bf90:	2b00      	cmp	r3, #0
 800bf92:	d105      	bne.n	800bfa0 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800bf94:	687b      	ldr	r3, [r7, #4]
 800bf96:	2200      	movs	r2, #0
 800bf98:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800bf9a:	6878      	ldr	r0, [r7, #4]
 800bf9c:	f7f8 fcfa 	bl	8004994 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800bfa0:	687b      	ldr	r3, [r7, #4]
 800bfa2:	2202      	movs	r2, #2
 800bfa4:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800bfa6:	687b      	ldr	r3, [r7, #4]
 800bfa8:	681b      	ldr	r3, [r3, #0]
 800bfaa:	68db      	ldr	r3, [r3, #12]
 800bfac:	f003 0310 	and.w	r3, r3, #16
 800bfb0:	2b10      	cmp	r3, #16
 800bfb2:	d053      	beq.n	800c05c <HAL_RTC_Init+0xe4>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800bfb4:	687b      	ldr	r3, [r7, #4]
 800bfb6:	681b      	ldr	r3, [r3, #0]
 800bfb8:	22ca      	movs	r2, #202	@ 0xca
 800bfba:	625a      	str	r2, [r3, #36]	@ 0x24
 800bfbc:	687b      	ldr	r3, [r7, #4]
 800bfbe:	681b      	ldr	r3, [r3, #0]
 800bfc0:	2253      	movs	r2, #83	@ 0x53
 800bfc2:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 800bfc4:	6878      	ldr	r0, [r7, #4]
 800bfc6:	f000 fac7 	bl	800c558 <RTC_EnterInitMode>
 800bfca:	4603      	mov	r3, r0
 800bfcc:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 800bfce:	7bfb      	ldrb	r3, [r7, #15]
 800bfd0:	2b00      	cmp	r3, #0
 800bfd2:	d12a      	bne.n	800c02a <HAL_RTC_Init+0xb2>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800bfd4:	687b      	ldr	r3, [r7, #4]
 800bfd6:	681b      	ldr	r3, [r3, #0]
 800bfd8:	6899      	ldr	r1, [r3, #8]
 800bfda:	687b      	ldr	r3, [r7, #4]
 800bfdc:	681a      	ldr	r2, [r3, #0]
 800bfde:	4b26      	ldr	r3, [pc, #152]	@ (800c078 <HAL_RTC_Init+0x100>)
 800bfe0:	400b      	ands	r3, r1
 800bfe2:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800bfe4:	687b      	ldr	r3, [r7, #4]
 800bfe6:	681b      	ldr	r3, [r3, #0]
 800bfe8:	6899      	ldr	r1, [r3, #8]
 800bfea:	687b      	ldr	r3, [r7, #4]
 800bfec:	685a      	ldr	r2, [r3, #4]
 800bfee:	687b      	ldr	r3, [r7, #4]
 800bff0:	691b      	ldr	r3, [r3, #16]
 800bff2:	431a      	orrs	r2, r3
 800bff4:	687b      	ldr	r3, [r7, #4]
 800bff6:	695b      	ldr	r3, [r3, #20]
 800bff8:	431a      	orrs	r2, r3
 800bffa:	687b      	ldr	r3, [r7, #4]
 800bffc:	681b      	ldr	r3, [r3, #0]
 800bffe:	430a      	orrs	r2, r1
 800c000:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800c002:	687b      	ldr	r3, [r7, #4]
 800c004:	681b      	ldr	r3, [r3, #0]
 800c006:	687a      	ldr	r2, [r7, #4]
 800c008:	68d2      	ldr	r2, [r2, #12]
 800c00a:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800c00c:	687b      	ldr	r3, [r7, #4]
 800c00e:	681b      	ldr	r3, [r3, #0]
 800c010:	6919      	ldr	r1, [r3, #16]
 800c012:	687b      	ldr	r3, [r7, #4]
 800c014:	689b      	ldr	r3, [r3, #8]
 800c016:	041a      	lsls	r2, r3, #16
 800c018:	687b      	ldr	r3, [r7, #4]
 800c01a:	681b      	ldr	r3, [r3, #0]
 800c01c:	430a      	orrs	r2, r1
 800c01e:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 800c020:	6878      	ldr	r0, [r7, #4]
 800c022:	f000 fad0 	bl	800c5c6 <RTC_ExitInitMode>
 800c026:	4603      	mov	r3, r0
 800c028:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 800c02a:	7bfb      	ldrb	r3, [r7, #15]
 800c02c:	2b00      	cmp	r3, #0
 800c02e:	d110      	bne.n	800c052 <HAL_RTC_Init+0xda>
    {
      hrtc->Instance->OR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 800c030:	687b      	ldr	r3, [r7, #4]
 800c032:	681b      	ldr	r3, [r3, #0]
 800c034:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800c036:	687b      	ldr	r3, [r7, #4]
 800c038:	681b      	ldr	r3, [r3, #0]
 800c03a:	f022 0208 	bic.w	r2, r2, #8
 800c03e:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType);
 800c040:	687b      	ldr	r3, [r7, #4]
 800c042:	681b      	ldr	r3, [r3, #0]
 800c044:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 800c046:	687b      	ldr	r3, [r7, #4]
 800c048:	699a      	ldr	r2, [r3, #24]
 800c04a:	687b      	ldr	r3, [r7, #4]
 800c04c:	681b      	ldr	r3, [r3, #0]
 800c04e:	430a      	orrs	r2, r1
 800c050:	64da      	str	r2, [r3, #76]	@ 0x4c
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c052:	687b      	ldr	r3, [r7, #4]
 800c054:	681b      	ldr	r3, [r3, #0]
 800c056:	22ff      	movs	r2, #255	@ 0xff
 800c058:	625a      	str	r2, [r3, #36]	@ 0x24
 800c05a:	e001      	b.n	800c060 <HAL_RTC_Init+0xe8>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 800c05c:	2300      	movs	r3, #0
 800c05e:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 800c060:	7bfb      	ldrb	r3, [r7, #15]
 800c062:	2b00      	cmp	r3, #0
 800c064:	d102      	bne.n	800c06c <HAL_RTC_Init+0xf4>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800c066:	687b      	ldr	r3, [r7, #4]
 800c068:	2201      	movs	r2, #1
 800c06a:	775a      	strb	r2, [r3, #29]
  }

  return status;
 800c06c:	7bfb      	ldrb	r3, [r7, #15]
}
 800c06e:	4618      	mov	r0, r3
 800c070:	3710      	adds	r7, #16
 800c072:	46bd      	mov	sp, r7
 800c074:	bd80      	pop	{r7, pc}
 800c076:	bf00      	nop
 800c078:	ff8fffbf 	.word	0xff8fffbf

0800c07c <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800c07c:	b590      	push	{r4, r7, lr}
 800c07e:	b087      	sub	sp, #28
 800c080:	af00      	add	r7, sp, #0
 800c082:	60f8      	str	r0, [r7, #12]
 800c084:	60b9      	str	r1, [r7, #8]
 800c086:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800c088:	2300      	movs	r3, #0
 800c08a:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800c08c:	68fb      	ldr	r3, [r7, #12]
 800c08e:	7f1b      	ldrb	r3, [r3, #28]
 800c090:	2b01      	cmp	r3, #1
 800c092:	d101      	bne.n	800c098 <HAL_RTC_SetTime+0x1c>
 800c094:	2302      	movs	r3, #2
 800c096:	e085      	b.n	800c1a4 <HAL_RTC_SetTime+0x128>
 800c098:	68fb      	ldr	r3, [r7, #12]
 800c09a:	2201      	movs	r2, #1
 800c09c:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800c09e:	68fb      	ldr	r3, [r7, #12]
 800c0a0:	2202      	movs	r2, #2
 800c0a2:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 800c0a4:	687b      	ldr	r3, [r7, #4]
 800c0a6:	2b00      	cmp	r3, #0
 800c0a8:	d126      	bne.n	800c0f8 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800c0aa:	68fb      	ldr	r3, [r7, #12]
 800c0ac:	681b      	ldr	r3, [r3, #0]
 800c0ae:	689b      	ldr	r3, [r3, #8]
 800c0b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c0b4:	2b00      	cmp	r3, #0
 800c0b6:	d102      	bne.n	800c0be <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800c0b8:	68bb      	ldr	r3, [r7, #8]
 800c0ba:	2200      	movs	r2, #0
 800c0bc:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800c0be:	68bb      	ldr	r3, [r7, #8]
 800c0c0:	781b      	ldrb	r3, [r3, #0]
 800c0c2:	4618      	mov	r0, r3
 800c0c4:	f000 faa4 	bl	800c610 <RTC_ByteToBcd2>
 800c0c8:	4603      	mov	r3, r0
 800c0ca:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800c0cc:	68bb      	ldr	r3, [r7, #8]
 800c0ce:	785b      	ldrb	r3, [r3, #1]
 800c0d0:	4618      	mov	r0, r3
 800c0d2:	f000 fa9d 	bl	800c610 <RTC_ByteToBcd2>
 800c0d6:	4603      	mov	r3, r0
 800c0d8:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800c0da:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 800c0dc:	68bb      	ldr	r3, [r7, #8]
 800c0de:	789b      	ldrb	r3, [r3, #2]
 800c0e0:	4618      	mov	r0, r3
 800c0e2:	f000 fa95 	bl	800c610 <RTC_ByteToBcd2>
 800c0e6:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800c0e8:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 800c0ec:	68bb      	ldr	r3, [r7, #8]
 800c0ee:	78db      	ldrb	r3, [r3, #3]
 800c0f0:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800c0f2:	4313      	orrs	r3, r2
 800c0f4:	617b      	str	r3, [r7, #20]
 800c0f6:	e018      	b.n	800c12a <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800c0f8:	68fb      	ldr	r3, [r7, #12]
 800c0fa:	681b      	ldr	r3, [r3, #0]
 800c0fc:	689b      	ldr	r3, [r3, #8]
 800c0fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c102:	2b00      	cmp	r3, #0
 800c104:	d102      	bne.n	800c10c <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800c106:	68bb      	ldr	r3, [r7, #8]
 800c108:	2200      	movs	r2, #0
 800c10a:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800c10c:	68bb      	ldr	r3, [r7, #8]
 800c10e:	781b      	ldrb	r3, [r3, #0]
 800c110:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800c112:	68bb      	ldr	r3, [r7, #8]
 800c114:	785b      	ldrb	r3, [r3, #1]
 800c116:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800c118:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 800c11a:	68ba      	ldr	r2, [r7, #8]
 800c11c:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800c11e:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800c120:	68bb      	ldr	r3, [r7, #8]
 800c122:	78db      	ldrb	r3, [r3, #3]
 800c124:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800c126:	4313      	orrs	r3, r2
 800c128:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800c12a:	68fb      	ldr	r3, [r7, #12]
 800c12c:	681b      	ldr	r3, [r3, #0]
 800c12e:	22ca      	movs	r2, #202	@ 0xca
 800c130:	625a      	str	r2, [r3, #36]	@ 0x24
 800c132:	68fb      	ldr	r3, [r7, #12]
 800c134:	681b      	ldr	r3, [r3, #0]
 800c136:	2253      	movs	r2, #83	@ 0x53
 800c138:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800c13a:	68f8      	ldr	r0, [r7, #12]
 800c13c:	f000 fa0c 	bl	800c558 <RTC_EnterInitMode>
 800c140:	4603      	mov	r3, r0
 800c142:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 800c144:	7cfb      	ldrb	r3, [r7, #19]
 800c146:	2b00      	cmp	r3, #0
 800c148:	d11e      	bne.n	800c188 <HAL_RTC_SetTime+0x10c>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800c14a:	68fb      	ldr	r3, [r7, #12]
 800c14c:	681a      	ldr	r2, [r3, #0]
 800c14e:	6979      	ldr	r1, [r7, #20]
 800c150:	4b16      	ldr	r3, [pc, #88]	@ (800c1ac <HAL_RTC_SetTime+0x130>)
 800c152:	400b      	ands	r3, r1
 800c154:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 800c156:	68fb      	ldr	r3, [r7, #12]
 800c158:	681b      	ldr	r3, [r3, #0]
 800c15a:	689a      	ldr	r2, [r3, #8]
 800c15c:	68fb      	ldr	r3, [r7, #12]
 800c15e:	681b      	ldr	r3, [r3, #0]
 800c160:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800c164:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800c166:	68fb      	ldr	r3, [r7, #12]
 800c168:	681b      	ldr	r3, [r3, #0]
 800c16a:	6899      	ldr	r1, [r3, #8]
 800c16c:	68bb      	ldr	r3, [r7, #8]
 800c16e:	68da      	ldr	r2, [r3, #12]
 800c170:	68bb      	ldr	r3, [r7, #8]
 800c172:	691b      	ldr	r3, [r3, #16]
 800c174:	431a      	orrs	r2, r3
 800c176:	68fb      	ldr	r3, [r7, #12]
 800c178:	681b      	ldr	r3, [r3, #0]
 800c17a:	430a      	orrs	r2, r1
 800c17c:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800c17e:	68f8      	ldr	r0, [r7, #12]
 800c180:	f000 fa21 	bl	800c5c6 <RTC_ExitInitMode>
 800c184:	4603      	mov	r3, r0
 800c186:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 800c188:	7cfb      	ldrb	r3, [r7, #19]
 800c18a:	2b00      	cmp	r3, #0
 800c18c:	d102      	bne.n	800c194 <HAL_RTC_SetTime+0x118>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800c18e:	68fb      	ldr	r3, [r7, #12]
 800c190:	2201      	movs	r2, #1
 800c192:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c194:	68fb      	ldr	r3, [r7, #12]
 800c196:	681b      	ldr	r3, [r3, #0]
 800c198:	22ff      	movs	r2, #255	@ 0xff
 800c19a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800c19c:	68fb      	ldr	r3, [r7, #12]
 800c19e:	2200      	movs	r2, #0
 800c1a0:	771a      	strb	r2, [r3, #28]

  return status;
 800c1a2:	7cfb      	ldrb	r3, [r7, #19]
}
 800c1a4:	4618      	mov	r0, r3
 800c1a6:	371c      	adds	r7, #28
 800c1a8:	46bd      	mov	sp, r7
 800c1aa:	bd90      	pop	{r4, r7, pc}
 800c1ac:	007f7f7f 	.word	0x007f7f7f

0800c1b0 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800c1b0:	b590      	push	{r4, r7, lr}
 800c1b2:	b087      	sub	sp, #28
 800c1b4:	af00      	add	r7, sp, #0
 800c1b6:	60f8      	str	r0, [r7, #12]
 800c1b8:	60b9      	str	r1, [r7, #8]
 800c1ba:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800c1bc:	2300      	movs	r3, #0
 800c1be:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800c1c0:	68fb      	ldr	r3, [r7, #12]
 800c1c2:	7f1b      	ldrb	r3, [r3, #28]
 800c1c4:	2b01      	cmp	r3, #1
 800c1c6:	d101      	bne.n	800c1cc <HAL_RTC_SetDate+0x1c>
 800c1c8:	2302      	movs	r3, #2
 800c1ca:	e06f      	b.n	800c2ac <HAL_RTC_SetDate+0xfc>
 800c1cc:	68fb      	ldr	r3, [r7, #12]
 800c1ce:	2201      	movs	r2, #1
 800c1d0:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800c1d2:	68fb      	ldr	r3, [r7, #12]
 800c1d4:	2202      	movs	r2, #2
 800c1d6:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800c1d8:	687b      	ldr	r3, [r7, #4]
 800c1da:	2b00      	cmp	r3, #0
 800c1dc:	d10e      	bne.n	800c1fc <HAL_RTC_SetDate+0x4c>
 800c1de:	68bb      	ldr	r3, [r7, #8]
 800c1e0:	785b      	ldrb	r3, [r3, #1]
 800c1e2:	f003 0310 	and.w	r3, r3, #16
 800c1e6:	2b00      	cmp	r3, #0
 800c1e8:	d008      	beq.n	800c1fc <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800c1ea:	68bb      	ldr	r3, [r7, #8]
 800c1ec:	785b      	ldrb	r3, [r3, #1]
 800c1ee:	f023 0310 	bic.w	r3, r3, #16
 800c1f2:	b2db      	uxtb	r3, r3
 800c1f4:	330a      	adds	r3, #10
 800c1f6:	b2da      	uxtb	r2, r3
 800c1f8:	68bb      	ldr	r3, [r7, #8]
 800c1fa:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 800c1fc:	687b      	ldr	r3, [r7, #4]
 800c1fe:	2b00      	cmp	r3, #0
 800c200:	d11c      	bne.n	800c23c <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800c202:	68bb      	ldr	r3, [r7, #8]
 800c204:	78db      	ldrb	r3, [r3, #3]
 800c206:	4618      	mov	r0, r3
 800c208:	f000 fa02 	bl	800c610 <RTC_ByteToBcd2>
 800c20c:	4603      	mov	r3, r0
 800c20e:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800c210:	68bb      	ldr	r3, [r7, #8]
 800c212:	785b      	ldrb	r3, [r3, #1]
 800c214:	4618      	mov	r0, r3
 800c216:	f000 f9fb 	bl	800c610 <RTC_ByteToBcd2>
 800c21a:	4603      	mov	r3, r0
 800c21c:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800c21e:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 800c220:	68bb      	ldr	r3, [r7, #8]
 800c222:	789b      	ldrb	r3, [r3, #2]
 800c224:	4618      	mov	r0, r3
 800c226:	f000 f9f3 	bl	800c610 <RTC_ByteToBcd2>
 800c22a:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800c22c:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 800c230:	68bb      	ldr	r3, [r7, #8]
 800c232:	781b      	ldrb	r3, [r3, #0]
 800c234:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800c236:	4313      	orrs	r3, r2
 800c238:	617b      	str	r3, [r7, #20]
 800c23a:	e00e      	b.n	800c25a <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800c23c:	68bb      	ldr	r3, [r7, #8]
 800c23e:	78db      	ldrb	r3, [r3, #3]
 800c240:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800c242:	68bb      	ldr	r3, [r7, #8]
 800c244:	785b      	ldrb	r3, [r3, #1]
 800c246:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800c248:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 800c24a:	68ba      	ldr	r2, [r7, #8]
 800c24c:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800c24e:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800c250:	68bb      	ldr	r3, [r7, #8]
 800c252:	781b      	ldrb	r3, [r3, #0]
 800c254:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800c256:	4313      	orrs	r3, r2
 800c258:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800c25a:	68fb      	ldr	r3, [r7, #12]
 800c25c:	681b      	ldr	r3, [r3, #0]
 800c25e:	22ca      	movs	r2, #202	@ 0xca
 800c260:	625a      	str	r2, [r3, #36]	@ 0x24
 800c262:	68fb      	ldr	r3, [r7, #12]
 800c264:	681b      	ldr	r3, [r3, #0]
 800c266:	2253      	movs	r2, #83	@ 0x53
 800c268:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800c26a:	68f8      	ldr	r0, [r7, #12]
 800c26c:	f000 f974 	bl	800c558 <RTC_EnterInitMode>
 800c270:	4603      	mov	r3, r0
 800c272:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 800c274:	7cfb      	ldrb	r3, [r7, #19]
 800c276:	2b00      	cmp	r3, #0
 800c278:	d10a      	bne.n	800c290 <HAL_RTC_SetDate+0xe0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800c27a:	68fb      	ldr	r3, [r7, #12]
 800c27c:	681a      	ldr	r2, [r3, #0]
 800c27e:	6979      	ldr	r1, [r7, #20]
 800c280:	4b0c      	ldr	r3, [pc, #48]	@ (800c2b4 <HAL_RTC_SetDate+0x104>)
 800c282:	400b      	ands	r3, r1
 800c284:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800c286:	68f8      	ldr	r0, [r7, #12]
 800c288:	f000 f99d 	bl	800c5c6 <RTC_ExitInitMode>
 800c28c:	4603      	mov	r3, r0
 800c28e:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 800c290:	7cfb      	ldrb	r3, [r7, #19]
 800c292:	2b00      	cmp	r3, #0
 800c294:	d102      	bne.n	800c29c <HAL_RTC_SetDate+0xec>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800c296:	68fb      	ldr	r3, [r7, #12]
 800c298:	2201      	movs	r2, #1
 800c29a:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c29c:	68fb      	ldr	r3, [r7, #12]
 800c29e:	681b      	ldr	r3, [r3, #0]
 800c2a0:	22ff      	movs	r2, #255	@ 0xff
 800c2a2:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800c2a4:	68fb      	ldr	r3, [r7, #12]
 800c2a6:	2200      	movs	r2, #0
 800c2a8:	771a      	strb	r2, [r3, #28]

  return status;
 800c2aa:	7cfb      	ldrb	r3, [r7, #19]
}
 800c2ac:	4618      	mov	r0, r3
 800c2ae:	371c      	adds	r7, #28
 800c2b0:	46bd      	mov	sp, r7
 800c2b2:	bd90      	pop	{r4, r7, pc}
 800c2b4:	00ffff3f 	.word	0x00ffff3f

0800c2b8 <HAL_RTC_SetAlarm>:
  *         is disabled (Use the HAL_RTC_DeactivateAlarm()).
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 800c2b8:	b590      	push	{r4, r7, lr}
 800c2ba:	b089      	sub	sp, #36	@ 0x24
 800c2bc:	af00      	add	r7, sp, #0
 800c2be:	60f8      	str	r0, [r7, #12]
 800c2c0:	60b9      	str	r1, [r7, #8]
 800c2c2:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0U;
 800c2c4:	2300      	movs	r3, #0
 800c2c6:	61bb      	str	r3, [r7, #24]
  uint32_t tmpreg = 0U;
 800c2c8:	2300      	movs	r3, #0
 800c2ca:	61fb      	str	r3, [r7, #28]
  uint32_t subsecondtmpreg = 0U;
 800c2cc:	2300      	movs	r3, #0
 800c2ce:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800c2d0:	68fb      	ldr	r3, [r7, #12]
 800c2d2:	7f1b      	ldrb	r3, [r3, #28]
 800c2d4:	2b01      	cmp	r3, #1
 800c2d6:	d101      	bne.n	800c2dc <HAL_RTC_SetAlarm+0x24>
 800c2d8:	2302      	movs	r3, #2
 800c2da:	e113      	b.n	800c504 <HAL_RTC_SetAlarm+0x24c>
 800c2dc:	68fb      	ldr	r3, [r7, #12]
 800c2de:	2201      	movs	r2, #1
 800c2e0:	771a      	strb	r2, [r3, #28]

  /* Change RTC state to BUSY */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800c2e2:	68fb      	ldr	r3, [r7, #12]
 800c2e4:	2202      	movs	r2, #2
 800c2e6:	775a      	strb	r2, [r3, #29]

  /* Check the data format (binary or BCD) and store the Alarm time and date
     configuration accordingly */
  if (Format == RTC_FORMAT_BIN)
 800c2e8:	687b      	ldr	r3, [r7, #4]
 800c2ea:	2b00      	cmp	r3, #0
 800c2ec:	d137      	bne.n	800c35e <HAL_RTC_SetAlarm+0xa6>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800c2ee:	68fb      	ldr	r3, [r7, #12]
 800c2f0:	681b      	ldr	r3, [r3, #0]
 800c2f2:	689b      	ldr	r3, [r3, #8]
 800c2f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c2f8:	2b00      	cmp	r3, #0
 800c2fa:	d102      	bne.n	800c302 <HAL_RTC_SetAlarm+0x4a>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800c2fc:	68bb      	ldr	r3, [r7, #8]
 800c2fe:	2200      	movs	r2, #0
 800c300:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 800c302:	68bb      	ldr	r3, [r7, #8]
 800c304:	781b      	ldrb	r3, [r3, #0]
 800c306:	4618      	mov	r0, r3
 800c308:	f000 f982 	bl	800c610 <RTC_ByteToBcd2>
 800c30c:	4603      	mov	r3, r0
 800c30e:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800c310:	68bb      	ldr	r3, [r7, #8]
 800c312:	785b      	ldrb	r3, [r3, #1]
 800c314:	4618      	mov	r0, r3
 800c316:	f000 f97b 	bl	800c610 <RTC_ByteToBcd2>
 800c31a:	4603      	mov	r3, r0
 800c31c:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 800c31e:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 800c320:	68bb      	ldr	r3, [r7, #8]
 800c322:	789b      	ldrb	r3, [r3, #2]
 800c324:	4618      	mov	r0, r3
 800c326:	f000 f973 	bl	800c610 <RTC_ByteToBcd2>
 800c32a:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800c32c:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_ALRMAR_PM_Pos)  | \
 800c330:	68bb      	ldr	r3, [r7, #8]
 800c332:	78db      	ldrb	r3, [r3, #3]
 800c334:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 800c336:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 800c33a:	68bb      	ldr	r3, [r7, #8]
 800c33c:	f893 3020 	ldrb.w	r3, [r3, #32]
 800c340:	4618      	mov	r0, r3
 800c342:	f000 f965 	bl	800c610 <RTC_ByteToBcd2>
 800c346:	4603      	mov	r3, r0
 800c348:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_ALRMAR_PM_Pos)  | \
 800c34a:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel)                                     | \
 800c34e:	68bb      	ldr	r3, [r7, #8]
 800c350:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 800c352:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 800c354:	68bb      	ldr	r3, [r7, #8]
 800c356:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 800c358:	4313      	orrs	r3, r2
 800c35a:	61fb      	str	r3, [r7, #28]
 800c35c:	e023      	b.n	800c3a6 <HAL_RTC_SetAlarm+0xee>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800c35e:	68fb      	ldr	r3, [r7, #12]
 800c360:	681b      	ldr	r3, [r3, #0]
 800c362:	689b      	ldr	r3, [r3, #8]
 800c364:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c368:	2b00      	cmp	r3, #0
 800c36a:	d102      	bne.n	800c372 <HAL_RTC_SetAlarm+0xba>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800c36c:	68bb      	ldr	r3, [r7, #8]
 800c36e:	2200      	movs	r2, #0
 800c370:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 800c372:	68bb      	ldr	r3, [r7, #8]
 800c374:	781b      	ldrb	r3, [r3, #0]
 800c376:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 800c378:	68bb      	ldr	r3, [r7, #8]
 800c37a:	785b      	ldrb	r3, [r3, #1]
 800c37c:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 800c37e:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 800c380:	68ba      	ldr	r2, [r7, #8]
 800c382:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 800c384:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos)  | \
 800c386:	68bb      	ldr	r3, [r7, #8]
 800c388:	78db      	ldrb	r3, [r3, #3]
 800c38a:	059b      	lsls	r3, r3, #22
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 800c38c:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 800c38e:	68bb      	ldr	r3, [r7, #8]
 800c390:	f893 3020 	ldrb.w	r3, [r3, #32]
 800c394:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos)  | \
 800c396:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmDateWeekDaySel)                         | \
 800c398:	68bb      	ldr	r3, [r7, #8]
 800c39a:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 800c39c:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmMask));
 800c39e:	68bb      	ldr	r3, [r7, #8]
 800c3a0:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 800c3a2:	4313      	orrs	r3, r2
 800c3a4:	61fb      	str	r3, [r7, #28]
  }

  /* Store the Alarm subseconds configuration */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 800c3a6:	68bb      	ldr	r3, [r7, #8]
 800c3a8:	685a      	ldr	r2, [r3, #4]
                               (uint32_t)(sAlarm->AlarmSubSecondMask));
 800c3aa:	68bb      	ldr	r3, [r7, #8]
 800c3ac:	699b      	ldr	r3, [r3, #24]
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 800c3ae:	4313      	orrs	r3, r2
 800c3b0:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800c3b2:	68fb      	ldr	r3, [r7, #12]
 800c3b4:	681b      	ldr	r3, [r3, #0]
 800c3b6:	22ca      	movs	r2, #202	@ 0xca
 800c3b8:	625a      	str	r2, [r3, #36]	@ 0x24
 800c3ba:	68fb      	ldr	r3, [r7, #12]
 800c3bc:	681b      	ldr	r3, [r3, #0]
 800c3be:	2253      	movs	r2, #83	@ 0x53
 800c3c0:	625a      	str	r2, [r3, #36]	@ 0x24

  if (sAlarm->Alarm == RTC_ALARM_A)
 800c3c2:	68bb      	ldr	r3, [r7, #8]
 800c3c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c3c6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c3ca:	d148      	bne.n	800c45e <HAL_RTC_SetAlarm+0x1a6>
  {
    /* Disable Alarm A */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 800c3cc:	68fb      	ldr	r3, [r7, #12]
 800c3ce:	681b      	ldr	r3, [r3, #0]
 800c3d0:	689a      	ldr	r2, [r3, #8]
 800c3d2:	68fb      	ldr	r3, [r7, #12]
 800c3d4:	681b      	ldr	r3, [r3, #0]
 800c3d6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800c3da:	609a      	str	r2, [r3, #8]

    /* In case interrupt mode is used, the interrupt source must be disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 800c3dc:	68fb      	ldr	r3, [r7, #12]
 800c3de:	681b      	ldr	r3, [r3, #0]
 800c3e0:	689a      	ldr	r2, [r3, #8]
 800c3e2:	68fb      	ldr	r3, [r7, #12]
 800c3e4:	681b      	ldr	r3, [r3, #0]
 800c3e6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800c3ea:	609a      	str	r2, [r3, #8]

    /* Clear Alarm A flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 800c3ec:	68fb      	ldr	r3, [r7, #12]
 800c3ee:	681b      	ldr	r3, [r3, #0]
 800c3f0:	68db      	ldr	r3, [r3, #12]
 800c3f2:	b2da      	uxtb	r2, r3
 800c3f4:	68fb      	ldr	r3, [r7, #12]
 800c3f6:	681b      	ldr	r3, [r3, #0]
 800c3f8:	f462 72c0 	orn	r2, r2, #384	@ 0x180
 800c3fc:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800c3fe:	f7fa f81f 	bl	8006440 <HAL_GetTick>
 800c402:	61b8      	str	r0, [r7, #24]

    /* Wait till RTC ALRAWF flag is set and if timeout is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 800c404:	e013      	b.n	800c42e <HAL_RTC_SetAlarm+0x176>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800c406:	f7fa f81b 	bl	8006440 <HAL_GetTick>
 800c40a:	4602      	mov	r2, r0
 800c40c:	69bb      	ldr	r3, [r7, #24]
 800c40e:	1ad3      	subs	r3, r2, r3
 800c410:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800c414:	d90b      	bls.n	800c42e <HAL_RTC_SetAlarm+0x176>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c416:	68fb      	ldr	r3, [r7, #12]
 800c418:	681b      	ldr	r3, [r3, #0]
 800c41a:	22ff      	movs	r2, #255	@ 0xff
 800c41c:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800c41e:	68fb      	ldr	r3, [r7, #12]
 800c420:	2203      	movs	r2, #3
 800c422:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800c424:	68fb      	ldr	r3, [r7, #12]
 800c426:	2200      	movs	r2, #0
 800c428:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 800c42a:	2303      	movs	r3, #3
 800c42c:	e06a      	b.n	800c504 <HAL_RTC_SetAlarm+0x24c>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 800c42e:	68fb      	ldr	r3, [r7, #12]
 800c430:	681b      	ldr	r3, [r3, #0]
 800c432:	68db      	ldr	r3, [r3, #12]
 800c434:	f003 0301 	and.w	r3, r3, #1
 800c438:	2b00      	cmp	r3, #0
 800c43a:	d0e4      	beq.n	800c406 <HAL_RTC_SetAlarm+0x14e>
      }
    }

    /* Configure Alarm A register */
    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 800c43c:	68fb      	ldr	r3, [r7, #12]
 800c43e:	681b      	ldr	r3, [r3, #0]
 800c440:	69fa      	ldr	r2, [r7, #28]
 800c442:	61da      	str	r2, [r3, #28]
    /* Configure Alarm A Subseconds register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 800c444:	68fb      	ldr	r3, [r7, #12]
 800c446:	681b      	ldr	r3, [r3, #0]
 800c448:	697a      	ldr	r2, [r7, #20]
 800c44a:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Enable Alarm A */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 800c44c:	68fb      	ldr	r3, [r7, #12]
 800c44e:	681b      	ldr	r3, [r3, #0]
 800c450:	689a      	ldr	r2, [r3, #8]
 800c452:	68fb      	ldr	r3, [r7, #12]
 800c454:	681b      	ldr	r3, [r3, #0]
 800c456:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800c45a:	609a      	str	r2, [r3, #8]
 800c45c:	e047      	b.n	800c4ee <HAL_RTC_SetAlarm+0x236>
  }
  else
  {
    /* Disable Alarm B */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 800c45e:	68fb      	ldr	r3, [r7, #12]
 800c460:	681b      	ldr	r3, [r3, #0]
 800c462:	689a      	ldr	r2, [r3, #8]
 800c464:	68fb      	ldr	r3, [r7, #12]
 800c466:	681b      	ldr	r3, [r3, #0]
 800c468:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800c46c:	609a      	str	r2, [r3, #8]

    /* In case interrupt mode is used, the interrupt source must be disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRB);
 800c46e:	68fb      	ldr	r3, [r7, #12]
 800c470:	681b      	ldr	r3, [r3, #0]
 800c472:	689a      	ldr	r2, [r3, #8]
 800c474:	68fb      	ldr	r3, [r7, #12]
 800c476:	681b      	ldr	r3, [r3, #0]
 800c478:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800c47c:	609a      	str	r2, [r3, #8]

    /* Clear Alarm B flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 800c47e:	68fb      	ldr	r3, [r7, #12]
 800c480:	681b      	ldr	r3, [r3, #0]
 800c482:	68db      	ldr	r3, [r3, #12]
 800c484:	b2da      	uxtb	r2, r3
 800c486:	68fb      	ldr	r3, [r7, #12]
 800c488:	681b      	ldr	r3, [r3, #0]
 800c48a:	f462 7220 	orn	r2, r2, #640	@ 0x280
 800c48e:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800c490:	f7f9 ffd6 	bl	8006440 <HAL_GetTick>
 800c494:	61b8      	str	r0, [r7, #24]

    /* Wait till RTC ALRBWF flag is set and if timeout is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 800c496:	e013      	b.n	800c4c0 <HAL_RTC_SetAlarm+0x208>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800c498:	f7f9 ffd2 	bl	8006440 <HAL_GetTick>
 800c49c:	4602      	mov	r2, r0
 800c49e:	69bb      	ldr	r3, [r7, #24]
 800c4a0:	1ad3      	subs	r3, r2, r3
 800c4a2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800c4a6:	d90b      	bls.n	800c4c0 <HAL_RTC_SetAlarm+0x208>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c4a8:	68fb      	ldr	r3, [r7, #12]
 800c4aa:	681b      	ldr	r3, [r3, #0]
 800c4ac:	22ff      	movs	r2, #255	@ 0xff
 800c4ae:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800c4b0:	68fb      	ldr	r3, [r7, #12]
 800c4b2:	2203      	movs	r2, #3
 800c4b4:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800c4b6:	68fb      	ldr	r3, [r7, #12]
 800c4b8:	2200      	movs	r2, #0
 800c4ba:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 800c4bc:	2303      	movs	r3, #3
 800c4be:	e021      	b.n	800c504 <HAL_RTC_SetAlarm+0x24c>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 800c4c0:	68fb      	ldr	r3, [r7, #12]
 800c4c2:	681b      	ldr	r3, [r3, #0]
 800c4c4:	68db      	ldr	r3, [r3, #12]
 800c4c6:	f003 0302 	and.w	r3, r3, #2
 800c4ca:	2b00      	cmp	r3, #0
 800c4cc:	d0e4      	beq.n	800c498 <HAL_RTC_SetAlarm+0x1e0>
      }
    }

    /* Configure Alarm B register */
    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 800c4ce:	68fb      	ldr	r3, [r7, #12]
 800c4d0:	681b      	ldr	r3, [r3, #0]
 800c4d2:	69fa      	ldr	r2, [r7, #28]
 800c4d4:	621a      	str	r2, [r3, #32]
    /* Configure Alarm B Subseconds register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 800c4d6:	68fb      	ldr	r3, [r7, #12]
 800c4d8:	681b      	ldr	r3, [r3, #0]
 800c4da:	697a      	ldr	r2, [r7, #20]
 800c4dc:	649a      	str	r2, [r3, #72]	@ 0x48
    /* Enable Alarm B */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 800c4de:	68fb      	ldr	r3, [r7, #12]
 800c4e0:	681b      	ldr	r3, [r3, #0]
 800c4e2:	689a      	ldr	r2, [r3, #8]
 800c4e4:	68fb      	ldr	r3, [r7, #12]
 800c4e6:	681b      	ldr	r3, [r3, #0]
 800c4e8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800c4ec:	609a      	str	r2, [r3, #8]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c4ee:	68fb      	ldr	r3, [r7, #12]
 800c4f0:	681b      	ldr	r3, [r3, #0]
 800c4f2:	22ff      	movs	r2, #255	@ 0xff
 800c4f4:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state back to READY */
  hrtc->State = HAL_RTC_STATE_READY;
 800c4f6:	68fb      	ldr	r3, [r7, #12]
 800c4f8:	2201      	movs	r2, #1
 800c4fa:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800c4fc:	68fb      	ldr	r3, [r7, #12]
 800c4fe:	2200      	movs	r2, #0
 800c500:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 800c502:	2300      	movs	r3, #0
}
 800c504:	4618      	mov	r0, r3
 800c506:	3724      	adds	r7, #36	@ 0x24
 800c508:	46bd      	mov	sp, r7
 800c50a:	bd90      	pop	{r4, r7, pc}

0800c50c <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800c50c:	b580      	push	{r7, lr}
 800c50e:	b084      	sub	sp, #16
 800c510:	af00      	add	r7, sp, #0
 800c512:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800c514:	2300      	movs	r3, #0
 800c516:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 800c518:	687b      	ldr	r3, [r7, #4]
 800c51a:	681b      	ldr	r3, [r3, #0]
 800c51c:	4a0d      	ldr	r2, [pc, #52]	@ (800c554 <HAL_RTC_WaitForSynchro+0x48>)
 800c51e:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 800c520:	f7f9 ff8e 	bl	8006440 <HAL_GetTick>
 800c524:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800c526:	e009      	b.n	800c53c <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800c528:	f7f9 ff8a 	bl	8006440 <HAL_GetTick>
 800c52c:	4602      	mov	r2, r0
 800c52e:	68fb      	ldr	r3, [r7, #12]
 800c530:	1ad3      	subs	r3, r2, r3
 800c532:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800c536:	d901      	bls.n	800c53c <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 800c538:	2303      	movs	r3, #3
 800c53a:	e007      	b.n	800c54c <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800c53c:	687b      	ldr	r3, [r7, #4]
 800c53e:	681b      	ldr	r3, [r3, #0]
 800c540:	68db      	ldr	r3, [r3, #12]
 800c542:	f003 0320 	and.w	r3, r3, #32
 800c546:	2b00      	cmp	r3, #0
 800c548:	d0ee      	beq.n	800c528 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 800c54a:	2300      	movs	r3, #0
}
 800c54c:	4618      	mov	r0, r3
 800c54e:	3710      	adds	r7, #16
 800c550:	46bd      	mov	sp, r7
 800c552:	bd80      	pop	{r7, pc}
 800c554:	0001ff5f 	.word	0x0001ff5f

0800c558 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800c558:	b580      	push	{r7, lr}
 800c55a:	b084      	sub	sp, #16
 800c55c:	af00      	add	r7, sp, #0
 800c55e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800c560:	2300      	movs	r3, #0
 800c562:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800c564:	2300      	movs	r3, #0
 800c566:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 800c568:	687b      	ldr	r3, [r7, #4]
 800c56a:	681b      	ldr	r3, [r3, #0]
 800c56c:	68db      	ldr	r3, [r3, #12]
 800c56e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c572:	2b00      	cmp	r3, #0
 800c574:	d122      	bne.n	800c5bc <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800c576:	687b      	ldr	r3, [r7, #4]
 800c578:	681b      	ldr	r3, [r3, #0]
 800c57a:	68da      	ldr	r2, [r3, #12]
 800c57c:	687b      	ldr	r3, [r7, #4]
 800c57e:	681b      	ldr	r3, [r3, #0]
 800c580:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800c584:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800c586:	f7f9 ff5b 	bl	8006440 <HAL_GetTick>
 800c58a:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800c58c:	e00c      	b.n	800c5a8 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800c58e:	f7f9 ff57 	bl	8006440 <HAL_GetTick>
 800c592:	4602      	mov	r2, r0
 800c594:	68bb      	ldr	r3, [r7, #8]
 800c596:	1ad3      	subs	r3, r2, r3
 800c598:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800c59c:	d904      	bls.n	800c5a8 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 800c59e:	687b      	ldr	r3, [r7, #4]
 800c5a0:	2204      	movs	r2, #4
 800c5a2:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 800c5a4:	2301      	movs	r3, #1
 800c5a6:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800c5a8:	687b      	ldr	r3, [r7, #4]
 800c5aa:	681b      	ldr	r3, [r3, #0]
 800c5ac:	68db      	ldr	r3, [r3, #12]
 800c5ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c5b2:	2b00      	cmp	r3, #0
 800c5b4:	d102      	bne.n	800c5bc <RTC_EnterInitMode+0x64>
 800c5b6:	7bfb      	ldrb	r3, [r7, #15]
 800c5b8:	2b01      	cmp	r3, #1
 800c5ba:	d1e8      	bne.n	800c58e <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 800c5bc:	7bfb      	ldrb	r3, [r7, #15]
}
 800c5be:	4618      	mov	r0, r3
 800c5c0:	3710      	adds	r7, #16
 800c5c2:	46bd      	mov	sp, r7
 800c5c4:	bd80      	pop	{r7, pc}

0800c5c6 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800c5c6:	b580      	push	{r7, lr}
 800c5c8:	b084      	sub	sp, #16
 800c5ca:	af00      	add	r7, sp, #0
 800c5cc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c5ce:	2300      	movs	r3, #0
 800c5d0:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800c5d2:	687b      	ldr	r3, [r7, #4]
 800c5d4:	681b      	ldr	r3, [r3, #0]
 800c5d6:	68da      	ldr	r2, [r3, #12]
 800c5d8:	687b      	ldr	r3, [r7, #4]
 800c5da:	681b      	ldr	r3, [r3, #0]
 800c5dc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800c5e0:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 800c5e2:	687b      	ldr	r3, [r7, #4]
 800c5e4:	681b      	ldr	r3, [r3, #0]
 800c5e6:	689b      	ldr	r3, [r3, #8]
 800c5e8:	f003 0320 	and.w	r3, r3, #32
 800c5ec:	2b00      	cmp	r3, #0
 800c5ee:	d10a      	bne.n	800c606 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800c5f0:	6878      	ldr	r0, [r7, #4]
 800c5f2:	f7ff ff8b 	bl	800c50c <HAL_RTC_WaitForSynchro>
 800c5f6:	4603      	mov	r3, r0
 800c5f8:	2b00      	cmp	r3, #0
 800c5fa:	d004      	beq.n	800c606 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 800c5fc:	687b      	ldr	r3, [r7, #4]
 800c5fe:	2204      	movs	r2, #4
 800c600:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 800c602:	2301      	movs	r3, #1
 800c604:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800c606:	7bfb      	ldrb	r3, [r7, #15]
}
 800c608:	4618      	mov	r0, r3
 800c60a:	3710      	adds	r7, #16
 800c60c:	46bd      	mov	sp, r7
 800c60e:	bd80      	pop	{r7, pc}

0800c610 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 800c610:	b480      	push	{r7}
 800c612:	b085      	sub	sp, #20
 800c614:	af00      	add	r7, sp, #0
 800c616:	4603      	mov	r3, r0
 800c618:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800c61a:	2300      	movs	r3, #0
 800c61c:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 800c61e:	e005      	b.n	800c62c <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800c620:	68fb      	ldr	r3, [r7, #12]
 800c622:	3301      	adds	r3, #1
 800c624:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 800c626:	79fb      	ldrb	r3, [r7, #7]
 800c628:	3b0a      	subs	r3, #10
 800c62a:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 800c62c:	79fb      	ldrb	r3, [r7, #7]
 800c62e:	2b09      	cmp	r3, #9
 800c630:	d8f6      	bhi.n	800c620 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 800c632:	68fb      	ldr	r3, [r7, #12]
 800c634:	b2db      	uxtb	r3, r3
 800c636:	011b      	lsls	r3, r3, #4
 800c638:	b2da      	uxtb	r2, r3
 800c63a:	79fb      	ldrb	r3, [r7, #7]
 800c63c:	4313      	orrs	r3, r2
 800c63e:	b2db      	uxtb	r3, r3
}
 800c640:	4618      	mov	r0, r3
 800c642:	3714      	adds	r7, #20
 800c644:	46bd      	mov	sp, r7
 800c646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c64a:	4770      	bx	lr

0800c64c <HAL_RTCEx_SetTimeStamp>:
  *             @arg RTC_TIMESTAMPPIN_POS1: PI8 is selected as RTC Timestamp Pin.
  *             @arg RTC_TIMESTAMPPIN_POS2: PC1 is selected as RTC Timestamp Pin.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetTimeStamp(RTC_HandleTypeDef *hrtc, uint32_t RTC_TimeStampEdge, uint32_t RTC_TimeStampPin)
{
 800c64c:	b480      	push	{r7}
 800c64e:	b087      	sub	sp, #28
 800c650:	af00      	add	r7, sp, #0
 800c652:	60f8      	str	r0, [r7, #12]
 800c654:	60b9      	str	r1, [r7, #8]
 800c656:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800c658:	2300      	movs	r3, #0
 800c65a:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_TIMESTAMP_EDGE(RTC_TimeStampEdge));
  assert_param(IS_RTC_TIMESTAMP_PIN(RTC_TimeStampPin));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800c65c:	68fb      	ldr	r3, [r7, #12]
 800c65e:	7f1b      	ldrb	r3, [r3, #28]
 800c660:	2b01      	cmp	r3, #1
 800c662:	d101      	bne.n	800c668 <HAL_RTCEx_SetTimeStamp+0x1c>
 800c664:	2302      	movs	r3, #2
 800c666:	e050      	b.n	800c70a <HAL_RTCEx_SetTimeStamp+0xbe>
 800c668:	68fb      	ldr	r3, [r7, #12]
 800c66a:	2201      	movs	r2, #1
 800c66c:	771a      	strb	r2, [r3, #28]

  /* Change RTC state to BUSY */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800c66e:	68fb      	ldr	r3, [r7, #12]
 800c670:	2202      	movs	r2, #2
 800c672:	775a      	strb	r2, [r3, #29]

  hrtc->Instance->OR &= (uint32_t)~RTC_OR_TSINSEL;
 800c674:	68fb      	ldr	r3, [r7, #12]
 800c676:	681b      	ldr	r3, [r3, #0]
 800c678:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800c67a:	68fb      	ldr	r3, [r7, #12]
 800c67c:	681b      	ldr	r3, [r3, #0]
 800c67e:	f022 0206 	bic.w	r2, r2, #6
 800c682:	64da      	str	r2, [r3, #76]	@ 0x4c
  hrtc->Instance->OR |= (uint32_t)(RTC_TimeStampPin);
 800c684:	68fb      	ldr	r3, [r7, #12]
 800c686:	681b      	ldr	r3, [r3, #0]
 800c688:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 800c68a:	68fb      	ldr	r3, [r7, #12]
 800c68c:	681b      	ldr	r3, [r3, #0]
 800c68e:	687a      	ldr	r2, [r7, #4]
 800c690:	430a      	orrs	r2, r1
 800c692:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get the RTC_CR register and clear the bits to be configured */
  tmpreg = (uint32_t)(hrtc->Instance->CR & (uint32_t)~(RTC_CR_TSEDGE | RTC_CR_TSE));
 800c694:	68fb      	ldr	r3, [r7, #12]
 800c696:	681b      	ldr	r3, [r3, #0]
 800c698:	689a      	ldr	r2, [r3, #8]
 800c69a:	4b1f      	ldr	r3, [pc, #124]	@ (800c718 <HAL_RTCEx_SetTimeStamp+0xcc>)
 800c69c:	4013      	ands	r3, r2
 800c69e:	617b      	str	r3, [r7, #20]

  /* Configure the Timestamp TSEDGE bit */
  tmpreg |= RTC_TimeStampEdge;
 800c6a0:	697a      	ldr	r2, [r7, #20]
 800c6a2:	68bb      	ldr	r3, [r7, #8]
 800c6a4:	4313      	orrs	r3, r2
 800c6a6:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800c6a8:	68fb      	ldr	r3, [r7, #12]
 800c6aa:	681b      	ldr	r3, [r3, #0]
 800c6ac:	22ca      	movs	r2, #202	@ 0xca
 800c6ae:	625a      	str	r2, [r3, #36]	@ 0x24
 800c6b0:	68fb      	ldr	r3, [r7, #12]
 800c6b2:	681b      	ldr	r3, [r3, #0]
 800c6b4:	2253      	movs	r2, #83	@ 0x53
 800c6b6:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Copy the desired configuration into the CR register */
  hrtc->Instance->CR = (uint32_t)tmpreg;
 800c6b8:	68fb      	ldr	r3, [r7, #12]
 800c6ba:	681b      	ldr	r3, [r3, #0]
 800c6bc:	697a      	ldr	r2, [r7, #20]
 800c6be:	609a      	str	r2, [r3, #8]

  /* Clear RTC Timestamp flag */
  __HAL_RTC_TIMESTAMP_CLEAR_FLAG(hrtc, RTC_FLAG_TSF);
 800c6c0:	68fb      	ldr	r3, [r7, #12]
 800c6c2:	681b      	ldr	r3, [r3, #0]
 800c6c4:	68db      	ldr	r3, [r3, #12]
 800c6c6:	b2da      	uxtb	r2, r3
 800c6c8:	68fb      	ldr	r3, [r7, #12]
 800c6ca:	681b      	ldr	r3, [r3, #0]
 800c6cc:	f462 6208 	orn	r2, r2, #2176	@ 0x880
 800c6d0:	60da      	str	r2, [r3, #12]

  /* Clear RTC Timestamp overrun Flag */
  __HAL_RTC_TIMESTAMP_CLEAR_FLAG(hrtc, RTC_FLAG_TSOVF);
 800c6d2:	68fb      	ldr	r3, [r7, #12]
 800c6d4:	681b      	ldr	r3, [r3, #0]
 800c6d6:	68db      	ldr	r3, [r3, #12]
 800c6d8:	b2da      	uxtb	r2, r3
 800c6da:	68fb      	ldr	r3, [r7, #12]
 800c6dc:	681b      	ldr	r3, [r3, #0]
 800c6de:	f462 5284 	orn	r2, r2, #4224	@ 0x1080
 800c6e2:	60da      	str	r2, [r3, #12]

  /* Enable the Timestamp saving */
  __HAL_RTC_TIMESTAMP_ENABLE(hrtc);
 800c6e4:	68fb      	ldr	r3, [r7, #12]
 800c6e6:	681b      	ldr	r3, [r3, #0]
 800c6e8:	689a      	ldr	r2, [r3, #8]
 800c6ea:	68fb      	ldr	r3, [r7, #12]
 800c6ec:	681b      	ldr	r3, [r3, #0]
 800c6ee:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800c6f2:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c6f4:	68fb      	ldr	r3, [r7, #12]
 800c6f6:	681b      	ldr	r3, [r3, #0]
 800c6f8:	22ff      	movs	r2, #255	@ 0xff
 800c6fa:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state back to READY */
  hrtc->State = HAL_RTC_STATE_READY;
 800c6fc:	68fb      	ldr	r3, [r7, #12]
 800c6fe:	2201      	movs	r2, #1
 800c700:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800c702:	68fb      	ldr	r3, [r7, #12]
 800c704:	2200      	movs	r2, #0
 800c706:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 800c708:	2300      	movs	r3, #0
}
 800c70a:	4618      	mov	r0, r3
 800c70c:	371c      	adds	r7, #28
 800c70e:	46bd      	mov	sp, r7
 800c710:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c714:	4770      	bx	lr
 800c716:	bf00      	nop
 800c718:	fffff7f7 	.word	0xfffff7f7

0800c71c <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 800c71c:	b580      	push	{r7, lr}
 800c71e:	b088      	sub	sp, #32
 800c720:	af00      	add	r7, sp, #0
 800c722:	6078      	str	r0, [r7, #4]
  uint32_t tmpregisterGCR = 0;
 800c724:	2300      	movs	r3, #0
 800c726:	61fb      	str	r3, [r7, #28]
  uint32_t ckstr_bits = 0;
 800c728:	2300      	movs	r3, #0
 800c72a:	61bb      	str	r3, [r7, #24]
  uint32_t syncen_bits = 0;
 800c72c:	2300      	movs	r3, #0
 800c72e:	617b      	str	r3, [r7, #20]

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 800c730:	687b      	ldr	r3, [r7, #4]
 800c732:	2b00      	cmp	r3, #0
 800c734:	d101      	bne.n	800c73a <HAL_SAI_Init+0x1e>
  {
    return HAL_ERROR;
 800c736:	2301      	movs	r3, #1
 800c738:	e156      	b.n	800c9e8 <HAL_SAI_Init+0x2cc>
  assert_param(IS_SAI_BLOCK_FIRSTBIT_OFFSET(hsai->SlotInit.FirstBitOffset));
  assert_param(IS_SAI_BLOCK_SLOT_SIZE(hsai->SlotInit.SlotSize));
  assert_param(IS_SAI_BLOCK_SLOT_NUMBER(hsai->SlotInit.SlotNumber));
  assert_param(IS_SAI_SLOT_ACTIVE(hsai->SlotInit.SlotActive));

  if (hsai->State == HAL_SAI_STATE_RESET)
 800c73a:	687b      	ldr	r3, [r7, #4]
 800c73c:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800c740:	b2db      	uxtb	r3, r3
 800c742:	2b00      	cmp	r3, #0
 800c744:	d106      	bne.n	800c754 <HAL_SAI_Init+0x38>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 800c746:	687b      	ldr	r3, [r7, #4]
 800c748:	2200      	movs	r2, #0
 800c74a:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 800c74e:	6878      	ldr	r0, [r7, #4]
 800c750:	f7f8 fd34 	bl	80051bc <HAL_SAI_MspInit>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 800c754:	687b      	ldr	r3, [r7, #4]
 800c756:	2202      	movs	r2, #2
 800c758:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Disable the selected SAI peripheral */
  SAI_Disable(hsai);
 800c75c:	6878      	ldr	r0, [r7, #4]
 800c75e:	f000 f95b 	bl	800ca18 <SAI_Disable>

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.SynchroExt)
 800c762:	687b      	ldr	r3, [r7, #4]
 800c764:	68db      	ldr	r3, [r3, #12]
 800c766:	2b02      	cmp	r3, #2
 800c768:	d00c      	beq.n	800c784 <HAL_SAI_Init+0x68>
 800c76a:	2b02      	cmp	r3, #2
 800c76c:	d80d      	bhi.n	800c78a <HAL_SAI_Init+0x6e>
 800c76e:	2b00      	cmp	r3, #0
 800c770:	d002      	beq.n	800c778 <HAL_SAI_Init+0x5c>
 800c772:	2b01      	cmp	r3, #1
 800c774:	d003      	beq.n	800c77e <HAL_SAI_Init+0x62>
      break;
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
      break;
    default:
      break;
 800c776:	e008      	b.n	800c78a <HAL_SAI_Init+0x6e>
      tmpregisterGCR = 0;
 800c778:	2300      	movs	r3, #0
 800c77a:	61fb      	str	r3, [r7, #28]
      break;
 800c77c:	e006      	b.n	800c78c <HAL_SAI_Init+0x70>
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 800c77e:	2310      	movs	r3, #16
 800c780:	61fb      	str	r3, [r7, #28]
      break;
 800c782:	e003      	b.n	800c78c <HAL_SAI_Init+0x70>
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 800c784:	2320      	movs	r3, #32
 800c786:	61fb      	str	r3, [r7, #28]
      break;
 800c788:	e000      	b.n	800c78c <HAL_SAI_Init+0x70>
      break;
 800c78a:	bf00      	nop
  }

  switch (hsai->Init.Synchro)
 800c78c:	687b      	ldr	r3, [r7, #4]
 800c78e:	689b      	ldr	r3, [r3, #8]
 800c790:	2b03      	cmp	r3, #3
 800c792:	d81e      	bhi.n	800c7d2 <HAL_SAI_Init+0xb6>
 800c794:	a201      	add	r2, pc, #4	@ (adr r2, 800c79c <HAL_SAI_Init+0x80>)
 800c796:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c79a:	bf00      	nop
 800c79c:	0800c7ad 	.word	0x0800c7ad
 800c7a0:	0800c7b3 	.word	0x0800c7b3
 800c7a4:	0800c7bb 	.word	0x0800c7bb
 800c7a8:	0800c7c3 	.word	0x0800c7c3
  {
    case SAI_ASYNCHRONOUS :
    {
      syncen_bits = 0;
 800c7ac:	2300      	movs	r3, #0
 800c7ae:	617b      	str	r3, [r7, #20]
    }
    break;
 800c7b0:	e010      	b.n	800c7d4 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS :
    {
      syncen_bits = SAI_xCR1_SYNCEN_0;
 800c7b2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c7b6:	617b      	str	r3, [r7, #20]
    }
    break;
 800c7b8:	e00c      	b.n	800c7d4 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
    {
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800c7ba:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800c7be:	617b      	str	r3, [r7, #20]
    }
    break;
 800c7c0:	e008      	b.n	800c7d4 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
    {
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800c7c2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800c7c6:	617b      	str	r3, [r7, #20]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 800c7c8:	69fb      	ldr	r3, [r7, #28]
 800c7ca:	f043 0301 	orr.w	r3, r3, #1
 800c7ce:	61fb      	str	r3, [r7, #28]
    }
    break;
 800c7d0:	e000      	b.n	800c7d4 <HAL_SAI_Init+0xb8>
    default:
      break;
 800c7d2:	bf00      	nop
  }

  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800c7d4:	687b      	ldr	r3, [r7, #4]
 800c7d6:	681b      	ldr	r3, [r3, #0]
 800c7d8:	4a85      	ldr	r2, [pc, #532]	@ (800c9f0 <HAL_SAI_Init+0x2d4>)
 800c7da:	4293      	cmp	r3, r2
 800c7dc:	d004      	beq.n	800c7e8 <HAL_SAI_Init+0xcc>
 800c7de:	687b      	ldr	r3, [r7, #4]
 800c7e0:	681b      	ldr	r3, [r3, #0]
 800c7e2:	4a84      	ldr	r2, [pc, #528]	@ (800c9f4 <HAL_SAI_Init+0x2d8>)
 800c7e4:	4293      	cmp	r3, r2
 800c7e6:	d103      	bne.n	800c7f0 <HAL_SAI_Init+0xd4>
  {
    SAI1->GCR = tmpregisterGCR;
 800c7e8:	4a83      	ldr	r2, [pc, #524]	@ (800c9f8 <HAL_SAI_Init+0x2dc>)
 800c7ea:	69fb      	ldr	r3, [r7, #28]
 800c7ec:	6013      	str	r3, [r2, #0]
 800c7ee:	e002      	b.n	800c7f6 <HAL_SAI_Init+0xda>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 800c7f0:	4a82      	ldr	r2, [pc, #520]	@ (800c9fc <HAL_SAI_Init+0x2e0>)
 800c7f2:	69fb      	ldr	r3, [r7, #28]
 800c7f4:	6013      	str	r3, [r2, #0]
  }

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 800c7f6:	687b      	ldr	r3, [r7, #4]
 800c7f8:	69db      	ldr	r3, [r3, #28]
 800c7fa:	2b00      	cmp	r3, #0
 800c7fc:	d04c      	beq.n	800c898 <HAL_SAI_Init+0x17c>
  {
    uint32_t freq = 0;
 800c7fe:	2300      	movs	r3, #0
 800c800:	613b      	str	r3, [r7, #16]
    uint32_t tmpval;

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800c802:	687b      	ldr	r3, [r7, #4]
 800c804:	681b      	ldr	r3, [r3, #0]
 800c806:	4a7a      	ldr	r2, [pc, #488]	@ (800c9f0 <HAL_SAI_Init+0x2d4>)
 800c808:	4293      	cmp	r3, r2
 800c80a:	d004      	beq.n	800c816 <HAL_SAI_Init+0xfa>
 800c80c:	687b      	ldr	r3, [r7, #4]
 800c80e:	681b      	ldr	r3, [r3, #0]
 800c810:	4a78      	ldr	r2, [pc, #480]	@ (800c9f4 <HAL_SAI_Init+0x2d8>)
 800c812:	4293      	cmp	r3, r2
 800c814:	d104      	bne.n	800c820 <HAL_SAI_Init+0x104>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 800c816:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800c81a:	f7ff fa6d 	bl	800bcf8 <HAL_RCCEx_GetPeriphCLKFreq>
 800c81e:	6138      	str	r0, [r7, #16]
    }
    if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 800c820:	687b      	ldr	r3, [r7, #4]
 800c822:	681b      	ldr	r3, [r3, #0]
 800c824:	4a76      	ldr	r2, [pc, #472]	@ (800ca00 <HAL_SAI_Init+0x2e4>)
 800c826:	4293      	cmp	r3, r2
 800c828:	d004      	beq.n	800c834 <HAL_SAI_Init+0x118>
 800c82a:	687b      	ldr	r3, [r7, #4]
 800c82c:	681b      	ldr	r3, [r3, #0]
 800c82e:	4a75      	ldr	r2, [pc, #468]	@ (800ca04 <HAL_SAI_Init+0x2e8>)
 800c830:	4293      	cmp	r3, r2
 800c832:	d104      	bne.n	800c83e <HAL_SAI_Init+0x122>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 800c834:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800c838:	f7ff fa5e 	bl	800bcf8 <HAL_RCCEx_GetPeriphCLKFreq>
 800c83c:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10) / (hsai->Init.AudioFrequency * 2 * 256);
 800c83e:	693a      	ldr	r2, [r7, #16]
 800c840:	4613      	mov	r3, r2
 800c842:	009b      	lsls	r3, r3, #2
 800c844:	4413      	add	r3, r2
 800c846:	005b      	lsls	r3, r3, #1
 800c848:	461a      	mov	r2, r3
 800c84a:	687b      	ldr	r3, [r7, #4]
 800c84c:	69db      	ldr	r3, [r3, #28]
 800c84e:	025b      	lsls	r3, r3, #9
 800c850:	fbb2 f3f3 	udiv	r3, r2, r3
 800c854:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10;
 800c856:	68fb      	ldr	r3, [r7, #12]
 800c858:	4a6b      	ldr	r2, [pc, #428]	@ (800ca08 <HAL_SAI_Init+0x2ec>)
 800c85a:	fba2 2303 	umull	r2, r3, r2, r3
 800c85e:	08da      	lsrs	r2, r3, #3
 800c860:	687b      	ldr	r3, [r7, #4]
 800c862:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10) > 8)
 800c864:	68f9      	ldr	r1, [r7, #12]
 800c866:	4b68      	ldr	r3, [pc, #416]	@ (800ca08 <HAL_SAI_Init+0x2ec>)
 800c868:	fba3 2301 	umull	r2, r3, r3, r1
 800c86c:	08da      	lsrs	r2, r3, #3
 800c86e:	4613      	mov	r3, r2
 800c870:	009b      	lsls	r3, r3, #2
 800c872:	4413      	add	r3, r2
 800c874:	005b      	lsls	r3, r3, #1
 800c876:	1aca      	subs	r2, r1, r3
 800c878:	2a08      	cmp	r2, #8
 800c87a:	d904      	bls.n	800c886 <HAL_SAI_Init+0x16a>
    {
      hsai->Init.Mckdiv += 1;
 800c87c:	687b      	ldr	r3, [r7, #4]
 800c87e:	6a1b      	ldr	r3, [r3, #32]
 800c880:	1c5a      	adds	r2, r3, #1
 800c882:	687b      	ldr	r3, [r7, #4]
 800c884:	621a      	str	r2, [r3, #32]
    }

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 800c886:	687b      	ldr	r3, [r7, #4]
 800c888:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c88a:	2b04      	cmp	r3, #4
 800c88c:	d104      	bne.n	800c898 <HAL_SAI_Init+0x17c>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 800c88e:	687b      	ldr	r3, [r7, #4]
 800c890:	6a1b      	ldr	r3, [r3, #32]
 800c892:	085a      	lsrs	r2, r3, #1
 800c894:	687b      	ldr	r3, [r7, #4]
 800c896:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800c898:	687b      	ldr	r3, [r7, #4]
 800c89a:	685b      	ldr	r3, [r3, #4]
 800c89c:	2b00      	cmp	r3, #0
 800c89e:	d003      	beq.n	800c8a8 <HAL_SAI_Init+0x18c>
 800c8a0:	687b      	ldr	r3, [r7, #4]
 800c8a2:	685b      	ldr	r3, [r3, #4]
 800c8a4:	2b02      	cmp	r3, #2
 800c8a6:	d109      	bne.n	800c8bc <HAL_SAI_Init+0x1a0>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0 : SAI_xCR1_CKSTR;
 800c8a8:	687b      	ldr	r3, [r7, #4]
 800c8aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c8ac:	2b01      	cmp	r3, #1
 800c8ae:	d101      	bne.n	800c8b4 <HAL_SAI_Init+0x198>
 800c8b0:	2300      	movs	r3, #0
 800c8b2:	e001      	b.n	800c8b8 <HAL_SAI_Init+0x19c>
 800c8b4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c8b8:	61bb      	str	r3, [r7, #24]
 800c8ba:	e008      	b.n	800c8ce <HAL_SAI_Init+0x1b2>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0;
 800c8bc:	687b      	ldr	r3, [r7, #4]
 800c8be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c8c0:	2b01      	cmp	r3, #1
 800c8c2:	d102      	bne.n	800c8ca <HAL_SAI_Init+0x1ae>
 800c8c4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c8c8:	e000      	b.n	800c8cc <HAL_SAI_Init+0x1b0>
 800c8ca:	2300      	movs	r3, #0
 800c8cc:	61bb      	str	r3, [r7, #24]
  }

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 800c8ce:	687b      	ldr	r3, [r7, #4]
 800c8d0:	681b      	ldr	r3, [r3, #0]
 800c8d2:	6819      	ldr	r1, [r3, #0]
 800c8d4:	687b      	ldr	r3, [r7, #4]
 800c8d6:	681a      	ldr	r2, [r3, #0]
 800c8d8:	4b4c      	ldr	r3, [pc, #304]	@ (800ca0c <HAL_SAI_Init+0x2f0>)
 800c8da:	400b      	ands	r3, r1
 800c8dc:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800c8de:	687b      	ldr	r3, [r7, #4]
 800c8e0:	681b      	ldr	r3, [r3, #0]
 800c8e2:	6819      	ldr	r1, [r3, #0]
 800c8e4:	687b      	ldr	r3, [r7, #4]
 800c8e6:	685a      	ldr	r2, [r3, #4]
 800c8e8:	687b      	ldr	r3, [r7, #4]
 800c8ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c8ec:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800c8ee:	687b      	ldr	r3, [r7, #4]
 800c8f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800c8f2:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800c8f4:	687b      	ldr	r3, [r7, #4]
 800c8f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c8f8:	431a      	orrs	r2, r3
 800c8fa:	69bb      	ldr	r3, [r7, #24]
 800c8fc:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                               \
 800c8fe:	697b      	ldr	r3, [r7, #20]
 800c900:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800c902:	687b      	ldr	r3, [r7, #4]
 800c904:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                          ckstr_bits | syncen_bits |                               \
 800c906:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800c908:	687b      	ldr	r3, [r7, #4]
 800c90a:	691b      	ldr	r3, [r3, #16]
 800c90c:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 800c90e:	687b      	ldr	r3, [r7, #4]
 800c910:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800c912:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 800c914:	687b      	ldr	r3, [r7, #4]
 800c916:	6a1b      	ldr	r3, [r3, #32]
 800c918:	051b      	lsls	r3, r3, #20
 800c91a:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800c91c:	687b      	ldr	r3, [r7, #4]
 800c91e:	681b      	ldr	r3, [r3, #0]
 800c920:	430a      	orrs	r2, r1
 800c922:	601a      	str	r2, [r3, #0]

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 800c924:	687b      	ldr	r3, [r7, #4]
 800c926:	681b      	ldr	r3, [r3, #0]
 800c928:	6859      	ldr	r1, [r3, #4]
 800c92a:	687b      	ldr	r3, [r7, #4]
 800c92c:	681a      	ldr	r2, [r3, #0]
 800c92e:	4b38      	ldr	r3, [pc, #224]	@ (800ca10 <HAL_SAI_Init+0x2f4>)
 800c930:	400b      	ands	r3, r1
 800c932:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 800c934:	687b      	ldr	r3, [r7, #4]
 800c936:	681b      	ldr	r3, [r3, #0]
 800c938:	6859      	ldr	r1, [r3, #4]
 800c93a:	687b      	ldr	r3, [r7, #4]
 800c93c:	699a      	ldr	r2, [r3, #24]
 800c93e:	687b      	ldr	r3, [r7, #4]
 800c940:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c942:	431a      	orrs	r2, r3
 800c944:	687b      	ldr	r3, [r7, #4]
 800c946:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c948:	431a      	orrs	r2, r3
 800c94a:	687b      	ldr	r3, [r7, #4]
 800c94c:	681b      	ldr	r3, [r3, #0]
 800c94e:	430a      	orrs	r2, r1
 800c950:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 800c952:	687b      	ldr	r3, [r7, #4]
 800c954:	681b      	ldr	r3, [r3, #0]
 800c956:	6899      	ldr	r1, [r3, #8]
 800c958:	687b      	ldr	r3, [r7, #4]
 800c95a:	681a      	ldr	r2, [r3, #0]
 800c95c:	4b2d      	ldr	r3, [pc, #180]	@ (800ca14 <HAL_SAI_Init+0x2f8>)
 800c95e:	400b      	ands	r3, r1
 800c960:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 800c962:	687b      	ldr	r3, [r7, #4]
 800c964:	681b      	ldr	r3, [r3, #0]
 800c966:	6899      	ldr	r1, [r3, #8]
 800c968:	687b      	ldr	r3, [r7, #4]
 800c96a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c96c:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 800c96e:	687b      	ldr	r3, [r7, #4]
 800c970:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 800c972:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 800c974:	687b      	ldr	r3, [r7, #4]
 800c976:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                           hsai->FrameInit.FSOffset |
 800c978:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 800c97a:	687b      	ldr	r3, [r7, #4]
 800c97c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
                           hsai->FrameInit.FSDefinition |
 800c97e:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1) << 8));
 800c980:	687b      	ldr	r3, [r7, #4]
 800c982:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c984:	3b01      	subs	r3, #1
 800c986:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 800c988:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 800c98a:	687b      	ldr	r3, [r7, #4]
 800c98c:	681b      	ldr	r3, [r3, #0]
 800c98e:	430a      	orrs	r2, r1
 800c990:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |            \
 800c992:	687b      	ldr	r3, [r7, #4]
 800c994:	681b      	ldr	r3, [r3, #0]
 800c996:	68d9      	ldr	r1, [r3, #12]
 800c998:	687b      	ldr	r3, [r7, #4]
 800c99a:	681a      	ldr	r2, [r3, #0]
 800c99c:	f24f 0320 	movw	r3, #61472	@ 0xf020
 800c9a0:	400b      	ands	r3, r1
 800c9a2:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize
 800c9a4:	687b      	ldr	r3, [r7, #4]
 800c9a6:	681b      	ldr	r3, [r3, #0]
 800c9a8:	68d9      	ldr	r1, [r3, #12]
 800c9aa:	687b      	ldr	r3, [r7, #4]
 800c9ac:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800c9ae:	687b      	ldr	r3, [r7, #4]
 800c9b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c9b2:	431a      	orrs	r2, r3
                            | (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1) <<  8);
 800c9b4:	687b      	ldr	r3, [r7, #4]
 800c9b6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c9b8:	041b      	lsls	r3, r3, #16
 800c9ba:	431a      	orrs	r2, r3
 800c9bc:	687b      	ldr	r3, [r7, #4]
 800c9be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c9c0:	3b01      	subs	r3, #1
 800c9c2:	021b      	lsls	r3, r3, #8
 800c9c4:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize
 800c9c6:	687b      	ldr	r3, [r7, #4]
 800c9c8:	681b      	ldr	r3, [r3, #0]
 800c9ca:	430a      	orrs	r2, r1
 800c9cc:	60da      	str	r2, [r3, #12]

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800c9ce:	687b      	ldr	r3, [r7, #4]
 800c9d0:	2200      	movs	r2, #0
 800c9d2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 800c9d6:	687b      	ldr	r3, [r7, #4]
 800c9d8:	2201      	movs	r2, #1
 800c9da:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 800c9de:	687b      	ldr	r3, [r7, #4]
 800c9e0:	2200      	movs	r2, #0
 800c9e2:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return HAL_OK;
 800c9e6:	2300      	movs	r3, #0
}
 800c9e8:	4618      	mov	r0, r3
 800c9ea:	3720      	adds	r7, #32
 800c9ec:	46bd      	mov	sp, r7
 800c9ee:	bd80      	pop	{r7, pc}
 800c9f0:	40015804 	.word	0x40015804
 800c9f4:	40015824 	.word	0x40015824
 800c9f8:	40015800 	.word	0x40015800
 800c9fc:	40015c00 	.word	0x40015c00
 800ca00:	40015c04 	.word	0x40015c04
 800ca04:	40015c24 	.word	0x40015c24
 800ca08:	cccccccd 	.word	0xcccccccd
 800ca0c:	ff05c010 	.word	0xff05c010
 800ca10:	ffff1ff0 	.word	0xffff1ff0
 800ca14:	fff88000 	.word	0xfff88000

0800ca18 <SAI_Disable>:
  * @param  hsai  pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 800ca18:	b480      	push	{r7}
 800ca1a:	b085      	sub	sp, #20
 800ca1c:	af00      	add	r7, sp, #0
 800ca1e:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7 / 1000);
 800ca20:	4b17      	ldr	r3, [pc, #92]	@ (800ca80 <SAI_Disable+0x68>)
 800ca22:	681b      	ldr	r3, [r3, #0]
 800ca24:	4a17      	ldr	r2, [pc, #92]	@ (800ca84 <SAI_Disable+0x6c>)
 800ca26:	fba2 2303 	umull	r2, r3, r2, r3
 800ca2a:	0b1b      	lsrs	r3, r3, #12
 800ca2c:	009b      	lsls	r3, r3, #2
 800ca2e:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 800ca30:	2300      	movs	r3, #0
 800ca32:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 800ca34:	687b      	ldr	r3, [r7, #4]
 800ca36:	681b      	ldr	r3, [r3, #0]
 800ca38:	681a      	ldr	r2, [r3, #0]
 800ca3a:	687b      	ldr	r3, [r7, #4]
 800ca3c:	681b      	ldr	r3, [r3, #0]
 800ca3e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800ca42:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count-- == 0)
 800ca44:	68fb      	ldr	r3, [r7, #12]
 800ca46:	1e5a      	subs	r2, r3, #1
 800ca48:	60fa      	str	r2, [r7, #12]
 800ca4a:	2b00      	cmp	r3, #0
 800ca4c:	d10a      	bne.n	800ca64 <SAI_Disable+0x4c>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800ca4e:	687b      	ldr	r3, [r7, #4]
 800ca50:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ca54:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800ca58:	687b      	ldr	r3, [r7, #4]
 800ca5a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      status = HAL_TIMEOUT;
 800ca5e:	2303      	movs	r3, #3
 800ca60:	72fb      	strb	r3, [r7, #11]
      break;
 800ca62:	e006      	b.n	800ca72 <SAI_Disable+0x5a>
    }
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != RESET);
 800ca64:	687b      	ldr	r3, [r7, #4]
 800ca66:	681b      	ldr	r3, [r3, #0]
 800ca68:	681b      	ldr	r3, [r3, #0]
 800ca6a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800ca6e:	2b00      	cmp	r3, #0
 800ca70:	d1e8      	bne.n	800ca44 <SAI_Disable+0x2c>

  return status;
 800ca72:	7afb      	ldrb	r3, [r7, #11]
}
 800ca74:	4618      	mov	r0, r3
 800ca76:	3714      	adds	r7, #20
 800ca78:	46bd      	mov	sp, r7
 800ca7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca7e:	4770      	bx	lr
 800ca80:	2000001c 	.word	0x2000001c
 800ca84:	95cbec1b 	.word	0x95cbec1b

0800ca88 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 800ca88:	b580      	push	{r7, lr}
 800ca8a:	b082      	sub	sp, #8
 800ca8c:	af00      	add	r7, sp, #0
 800ca8e:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 800ca90:	687b      	ldr	r3, [r7, #4]
 800ca92:	2b00      	cmp	r3, #0
 800ca94:	d101      	bne.n	800ca9a <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800ca96:	2301      	movs	r3, #1
 800ca98:	e022      	b.n	800cae0 <HAL_SD_Init+0x58>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 800ca9a:	687b      	ldr	r3, [r7, #4]
 800ca9c:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800caa0:	b2db      	uxtb	r3, r3
 800caa2:	2b00      	cmp	r3, #0
 800caa4:	d105      	bne.n	800cab2 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800caa6:	687b      	ldr	r3, [r7, #4]
 800caa8:	2200      	movs	r2, #0
 800caaa:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 800caac:	6878      	ldr	r0, [r7, #4]
 800caae:	f7f7 ff9f 	bl	80049f0 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 800cab2:	687b      	ldr	r3, [r7, #4]
 800cab4:	2203      	movs	r2, #3
 800cab6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800caba:	6878      	ldr	r0, [r7, #4]
 800cabc:	f000 f814 	bl	800cae8 <HAL_SD_InitCard>
 800cac0:	4603      	mov	r3, r0
 800cac2:	2b00      	cmp	r3, #0
 800cac4:	d001      	beq.n	800caca <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800cac6:	2301      	movs	r3, #1
 800cac8:	e00a      	b.n	800cae0 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800caca:	687b      	ldr	r3, [r7, #4]
 800cacc:	2200      	movs	r2, #0
 800cace:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 800cad0:	687b      	ldr	r3, [r7, #4]
 800cad2:	2200      	movs	r2, #0
 800cad4:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800cad6:	687b      	ldr	r3, [r7, #4]
 800cad8:	2201      	movs	r2, #1
 800cada:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800cade:	2300      	movs	r3, #0
}
 800cae0:	4618      	mov	r0, r3
 800cae2:	3708      	adds	r7, #8
 800cae4:	46bd      	mov	sp, r7
 800cae6:	bd80      	pop	{r7, pc}

0800cae8 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 800cae8:	b5b0      	push	{r4, r5, r7, lr}
 800caea:	b08e      	sub	sp, #56	@ 0x38
 800caec:	af04      	add	r7, sp, #16
 800caee:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  
  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 800caf0:	2300      	movs	r3, #0
 800caf2:	60fb      	str	r3, [r7, #12]
  Init.ClockBypass         = SDMMC_CLOCK_BYPASS_DISABLE;
 800caf4:	2300      	movs	r3, #0
 800caf6:	613b      	str	r3, [r7, #16]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 800caf8:	2300      	movs	r3, #0
 800cafa:	617b      	str	r3, [r7, #20]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 800cafc:	2300      	movs	r3, #0
 800cafe:	61bb      	str	r3, [r7, #24]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 800cb00:	2300      	movs	r3, #0
 800cb02:	61fb      	str	r3, [r7, #28]
  Init.ClockDiv            = SDMMC_INIT_CLK_DIV;
 800cb04:	2376      	movs	r3, #118	@ 0x76
 800cb06:	623b      	str	r3, [r7, #32]

  /* Initialize SDMMC peripheral interface with default configuration */
  SDMMC_Init(hsd->Instance, Init);
 800cb08:	687b      	ldr	r3, [r7, #4]
 800cb0a:	681d      	ldr	r5, [r3, #0]
 800cb0c:	466c      	mov	r4, sp
 800cb0e:	f107 0318 	add.w	r3, r7, #24
 800cb12:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800cb16:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800cb1a:	f107 030c 	add.w	r3, r7, #12
 800cb1e:	cb0e      	ldmia	r3, {r1, r2, r3}
 800cb20:	4628      	mov	r0, r5
 800cb22:	f004 f809 	bl	8010b38 <SDMMC_Init>

  /* Disable SDMMC Clock */
  __HAL_SD_DISABLE(hsd);
 800cb26:	687b      	ldr	r3, [r7, #4]
 800cb28:	681b      	ldr	r3, [r3, #0]
 800cb2a:	685a      	ldr	r2, [r3, #4]
 800cb2c:	687b      	ldr	r3, [r7, #4]
 800cb2e:	681b      	ldr	r3, [r3, #0]
 800cb30:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800cb34:	605a      	str	r2, [r3, #4]

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 800cb36:	687b      	ldr	r3, [r7, #4]
 800cb38:	681b      	ldr	r3, [r3, #0]
 800cb3a:	4618      	mov	r0, r3
 800cb3c:	f004 f846 	bl	8010bcc <SDMMC_PowerState_ON>

  /* Enable SDMMC Clock */
  __HAL_SD_ENABLE(hsd);
 800cb40:	687b      	ldr	r3, [r7, #4]
 800cb42:	681b      	ldr	r3, [r3, #0]
 800cb44:	685a      	ldr	r2, [r3, #4]
 800cb46:	687b      	ldr	r3, [r7, #4]
 800cb48:	681b      	ldr	r3, [r3, #0]
 800cb4a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800cb4e:	605a      	str	r2, [r3, #4]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 800cb50:	2002      	movs	r0, #2
 800cb52:	f7f9 fc81 	bl	8006458 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800cb56:	6878      	ldr	r0, [r7, #4]
 800cb58:	f000 ff02 	bl	800d960 <SD_PowerON>
 800cb5c:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 800cb5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb60:	2b00      	cmp	r3, #0
 800cb62:	d00b      	beq.n	800cb7c <HAL_SD_InitCard+0x94>
  {
    hsd->State = HAL_SD_STATE_READY;
 800cb64:	687b      	ldr	r3, [r7, #4]
 800cb66:	2201      	movs	r2, #1
 800cb68:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 800cb6c:	687b      	ldr	r3, [r7, #4]
 800cb6e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800cb70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb72:	431a      	orrs	r2, r3
 800cb74:	687b      	ldr	r3, [r7, #4]
 800cb76:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800cb78:	2301      	movs	r3, #1
 800cb7a:	e02e      	b.n	800cbda <HAL_SD_InitCard+0xf2>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 800cb7c:	6878      	ldr	r0, [r7, #4]
 800cb7e:	f000 fe21 	bl	800d7c4 <SD_InitCard>
 800cb82:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 800cb84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb86:	2b00      	cmp	r3, #0
 800cb88:	d00b      	beq.n	800cba2 <HAL_SD_InitCard+0xba>
  {
    hsd->State = HAL_SD_STATE_READY;
 800cb8a:	687b      	ldr	r3, [r7, #4]
 800cb8c:	2201      	movs	r2, #1
 800cb8e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 800cb92:	687b      	ldr	r3, [r7, #4]
 800cb94:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800cb96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb98:	431a      	orrs	r2, r3
 800cb9a:	687b      	ldr	r3, [r7, #4]
 800cb9c:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800cb9e:	2301      	movs	r3, #1
 800cba0:	e01b      	b.n	800cbda <HAL_SD_InitCard+0xf2>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800cba2:	687b      	ldr	r3, [r7, #4]
 800cba4:	681b      	ldr	r3, [r3, #0]
 800cba6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800cbaa:	4618      	mov	r0, r3
 800cbac:	f004 f8a0 	bl	8010cf0 <SDMMC_CmdBlockLength>
 800cbb0:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 800cbb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cbb4:	2b00      	cmp	r3, #0
 800cbb6:	d00f      	beq.n	800cbd8 <HAL_SD_InitCard+0xf0>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800cbb8:	687b      	ldr	r3, [r7, #4]
 800cbba:	681b      	ldr	r3, [r3, #0]
 800cbbc:	4a09      	ldr	r2, [pc, #36]	@ (800cbe4 <HAL_SD_InitCard+0xfc>)
 800cbbe:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 800cbc0:	687b      	ldr	r3, [r7, #4]
 800cbc2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800cbc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cbc6:	431a      	orrs	r2, r3
 800cbc8:	687b      	ldr	r3, [r7, #4]
 800cbca:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 800cbcc:	687b      	ldr	r3, [r7, #4]
 800cbce:	2201      	movs	r2, #1
 800cbd0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800cbd4:	2301      	movs	r3, #1
 800cbd6:	e000      	b.n	800cbda <HAL_SD_InitCard+0xf2>
  }

  return HAL_OK;
 800cbd8:	2300      	movs	r3, #0
}
 800cbda:	4618      	mov	r0, r3
 800cbdc:	3728      	adds	r7, #40	@ 0x28
 800cbde:	46bd      	mov	sp, r7
 800cbe0:	bdb0      	pop	{r4, r5, r7, pc}
 800cbe2:	bf00      	nop
 800cbe4:	004005ff 	.word	0x004005ff

0800cbe8 <HAL_SD_ReadBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to read
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 800cbe8:	b580      	push	{r7, lr}
 800cbea:	b092      	sub	sp, #72	@ 0x48
 800cbec:	af00      	add	r7, sp, #0
 800cbee:	60f8      	str	r0, [r7, #12]
 800cbf0:	60b9      	str	r1, [r7, #8]
 800cbf2:	607a      	str	r2, [r7, #4]
 800cbf4:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800cbf6:	f7f9 fc23 	bl	8006440 <HAL_GetTick>
 800cbfa:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 800cbfc:	687b      	ldr	r3, [r7, #4]
 800cbfe:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint8_t *tempbuff = pData;
 800cc00:	68bb      	ldr	r3, [r7, #8]
 800cc02:	637b      	str	r3, [r7, #52]	@ 0x34

  if(NULL == pData)
 800cc04:	68bb      	ldr	r3, [r7, #8]
 800cc06:	2b00      	cmp	r3, #0
 800cc08:	d107      	bne.n	800cc1a <HAL_SD_ReadBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800cc0a:	68fb      	ldr	r3, [r7, #12]
 800cc0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cc0e:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800cc12:	68fb      	ldr	r3, [r7, #12]
 800cc14:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800cc16:	2301      	movs	r3, #1
 800cc18:	e1bd      	b.n	800cf96 <HAL_SD_ReadBlocks+0x3ae>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800cc1a:	68fb      	ldr	r3, [r7, #12]
 800cc1c:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800cc20:	b2db      	uxtb	r3, r3
 800cc22:	2b01      	cmp	r3, #1
 800cc24:	f040 81b0 	bne.w	800cf88 <HAL_SD_ReadBlocks+0x3a0>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800cc28:	68fb      	ldr	r3, [r7, #12]
 800cc2a:	2200      	movs	r2, #0
 800cc2c:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800cc2e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800cc30:	683b      	ldr	r3, [r7, #0]
 800cc32:	441a      	add	r2, r3
 800cc34:	68fb      	ldr	r3, [r7, #12]
 800cc36:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800cc38:	429a      	cmp	r2, r3
 800cc3a:	d907      	bls.n	800cc4c <HAL_SD_ReadBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800cc3c:	68fb      	ldr	r3, [r7, #12]
 800cc3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cc40:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800cc44:	68fb      	ldr	r3, [r7, #12]
 800cc46:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 800cc48:	2301      	movs	r3, #1
 800cc4a:	e1a4      	b.n	800cf96 <HAL_SD_ReadBlocks+0x3ae>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800cc4c:	68fb      	ldr	r3, [r7, #12]
 800cc4e:	2203      	movs	r2, #3
 800cc50:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800cc54:	68fb      	ldr	r3, [r7, #12]
 800cc56:	681b      	ldr	r3, [r3, #0]
 800cc58:	2200      	movs	r2, #0
 800cc5a:	62da      	str	r2, [r3, #44]	@ 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800cc5c:	68fb      	ldr	r3, [r7, #12]
 800cc5e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cc60:	2b01      	cmp	r3, #1
 800cc62:	d002      	beq.n	800cc6a <HAL_SD_ReadBlocks+0x82>
    {
      add *= 512U;
 800cc64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cc66:	025b      	lsls	r3, r3, #9
 800cc68:	63bb      	str	r3, [r7, #56]	@ 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800cc6a:	f04f 33ff 	mov.w	r3, #4294967295
 800cc6e:	617b      	str	r3, [r7, #20]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 800cc70:	683b      	ldr	r3, [r7, #0]
 800cc72:	025b      	lsls	r3, r3, #9
 800cc74:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800cc76:	2390      	movs	r3, #144	@ 0x90
 800cc78:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800cc7a:	2302      	movs	r3, #2
 800cc7c:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800cc7e:	2300      	movs	r3, #0
 800cc80:	627b      	str	r3, [r7, #36]	@ 0x24
    config.DPSM          = SDMMC_DPSM_ENABLE;
 800cc82:	2301      	movs	r3, #1
 800cc84:	62bb      	str	r3, [r7, #40]	@ 0x28
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 800cc86:	68fb      	ldr	r3, [r7, #12]
 800cc88:	681b      	ldr	r3, [r3, #0]
 800cc8a:	f107 0214 	add.w	r2, r7, #20
 800cc8e:	4611      	mov	r1, r2
 800cc90:	4618      	mov	r0, r3
 800cc92:	f004 f801 	bl	8010c98 <SDMMC_ConfigData>

    /* Read block(s) in polling mode */
    if(NumberOfBlocks > 1U)
 800cc96:	683b      	ldr	r3, [r7, #0]
 800cc98:	2b01      	cmp	r3, #1
 800cc9a:	d90a      	bls.n	800ccb2 <HAL_SD_ReadBlocks+0xca>
    {
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 800cc9c:	68fb      	ldr	r3, [r7, #12]
 800cc9e:	2202      	movs	r2, #2
 800cca0:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800cca2:	68fb      	ldr	r3, [r7, #12]
 800cca4:	681b      	ldr	r3, [r3, #0]
 800cca6:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800cca8:	4618      	mov	r0, r3
 800ccaa:	f004 f865 	bl	8010d78 <SDMMC_CmdReadMultiBlock>
 800ccae:	6478      	str	r0, [r7, #68]	@ 0x44
 800ccb0:	e009      	b.n	800ccc6 <HAL_SD_ReadBlocks+0xde>
    }
    else
    {
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 800ccb2:	68fb      	ldr	r3, [r7, #12]
 800ccb4:	2201      	movs	r2, #1
 800ccb6:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800ccb8:	68fb      	ldr	r3, [r7, #12]
 800ccba:	681b      	ldr	r3, [r3, #0]
 800ccbc:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800ccbe:	4618      	mov	r0, r3
 800ccc0:	f004 f838 	bl	8010d34 <SDMMC_CmdReadSingleBlock>
 800ccc4:	6478      	str	r0, [r7, #68]	@ 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 800ccc6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ccc8:	2b00      	cmp	r3, #0
 800ccca:	d012      	beq.n	800ccf2 <HAL_SD_ReadBlocks+0x10a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800cccc:	68fb      	ldr	r3, [r7, #12]
 800ccce:	681b      	ldr	r3, [r3, #0]
 800ccd0:	4a7a      	ldr	r2, [pc, #488]	@ (800cebc <HAL_SD_ReadBlocks+0x2d4>)
 800ccd2:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 800ccd4:	68fb      	ldr	r3, [r7, #12]
 800ccd6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ccd8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ccda:	431a      	orrs	r2, r3
 800ccdc:	68fb      	ldr	r3, [r7, #12]
 800ccde:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800cce0:	68fb      	ldr	r3, [r7, #12]
 800cce2:	2201      	movs	r2, #1
 800cce4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800cce8:	68fb      	ldr	r3, [r7, #12]
 800ccea:	2200      	movs	r2, #0
 800ccec:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800ccee:	2301      	movs	r3, #1
 800ccf0:	e151      	b.n	800cf96 <HAL_SD_ReadBlocks+0x3ae>
    }

    /* Poll on SDMMC flags */
    dataremaining = config.DataLength;
 800ccf2:	69bb      	ldr	r3, [r7, #24]
 800ccf4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 800ccf6:	e061      	b.n	800cdbc <HAL_SD_ReadBlocks+0x1d4>
    {
      if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) && (dataremaining > 0U))
 800ccf8:	68fb      	ldr	r3, [r7, #12]
 800ccfa:	681b      	ldr	r3, [r3, #0]
 800ccfc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ccfe:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800cd02:	2b00      	cmp	r3, #0
 800cd04:	d03c      	beq.n	800cd80 <HAL_SD_ReadBlocks+0x198>
 800cd06:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cd08:	2b00      	cmp	r3, #0
 800cd0a:	d039      	beq.n	800cd80 <HAL_SD_ReadBlocks+0x198>
      {
        /* Read data from SDMMC Rx FIFO */
        for(count = 0U; count < 8U; count++)
 800cd0c:	2300      	movs	r3, #0
 800cd0e:	643b      	str	r3, [r7, #64]	@ 0x40
 800cd10:	e033      	b.n	800cd7a <HAL_SD_ReadBlocks+0x192>
        {
          data = SDMMC_ReadFIFO(hsd->Instance);
 800cd12:	68fb      	ldr	r3, [r7, #12]
 800cd14:	681b      	ldr	r3, [r3, #0]
 800cd16:	4618      	mov	r0, r3
 800cd18:	f003 ff3a 	bl	8010b90 <SDMMC_ReadFIFO>
 800cd1c:	62f8      	str	r0, [r7, #44]	@ 0x2c
          *tempbuff = (uint8_t)(data & 0xFFU);
 800cd1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cd20:	b2da      	uxtb	r2, r3
 800cd22:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cd24:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 800cd26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cd28:	3301      	adds	r3, #1
 800cd2a:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 800cd2c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cd2e:	3b01      	subs	r3, #1
 800cd30:	63fb      	str	r3, [r7, #60]	@ 0x3c
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 800cd32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cd34:	0a1b      	lsrs	r3, r3, #8
 800cd36:	b2da      	uxtb	r2, r3
 800cd38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cd3a:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 800cd3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cd3e:	3301      	adds	r3, #1
 800cd40:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 800cd42:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cd44:	3b01      	subs	r3, #1
 800cd46:	63fb      	str	r3, [r7, #60]	@ 0x3c
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 800cd48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cd4a:	0c1b      	lsrs	r3, r3, #16
 800cd4c:	b2da      	uxtb	r2, r3
 800cd4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cd50:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 800cd52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cd54:	3301      	adds	r3, #1
 800cd56:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 800cd58:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cd5a:	3b01      	subs	r3, #1
 800cd5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 800cd5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cd60:	0e1b      	lsrs	r3, r3, #24
 800cd62:	b2da      	uxtb	r2, r3
 800cd64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cd66:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 800cd68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cd6a:	3301      	adds	r3, #1
 800cd6c:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 800cd6e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cd70:	3b01      	subs	r3, #1
 800cd72:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for(count = 0U; count < 8U; count++)
 800cd74:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cd76:	3301      	adds	r3, #1
 800cd78:	643b      	str	r3, [r7, #64]	@ 0x40
 800cd7a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cd7c:	2b07      	cmp	r3, #7
 800cd7e:	d9c8      	bls.n	800cd12 <HAL_SD_ReadBlocks+0x12a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 800cd80:	f7f9 fb5e 	bl	8006440 <HAL_GetTick>
 800cd84:	4602      	mov	r2, r0
 800cd86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd88:	1ad3      	subs	r3, r2, r3
 800cd8a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800cd8c:	429a      	cmp	r2, r3
 800cd8e:	d902      	bls.n	800cd96 <HAL_SD_ReadBlocks+0x1ae>
 800cd90:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cd92:	2b00      	cmp	r3, #0
 800cd94:	d112      	bne.n	800cdbc <HAL_SD_ReadBlocks+0x1d4>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800cd96:	68fb      	ldr	r3, [r7, #12]
 800cd98:	681b      	ldr	r3, [r3, #0]
 800cd9a:	4a48      	ldr	r2, [pc, #288]	@ (800cebc <HAL_SD_ReadBlocks+0x2d4>)
 800cd9c:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 800cd9e:	68fb      	ldr	r3, [r7, #12]
 800cda0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cda2:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800cda6:	68fb      	ldr	r3, [r7, #12]
 800cda8:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State= HAL_SD_STATE_READY;
 800cdaa:	68fb      	ldr	r3, [r7, #12]
 800cdac:	2201      	movs	r2, #1
 800cdae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800cdb2:	68fb      	ldr	r3, [r7, #12]
 800cdb4:	2200      	movs	r2, #0
 800cdb6:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_TIMEOUT;
 800cdb8:	2303      	movs	r3, #3
 800cdba:	e0ec      	b.n	800cf96 <HAL_SD_ReadBlocks+0x3ae>
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 800cdbc:	68fb      	ldr	r3, [r7, #12]
 800cdbe:	681b      	ldr	r3, [r3, #0]
 800cdc0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cdc2:	f403 7395 	and.w	r3, r3, #298	@ 0x12a
 800cdc6:	2b00      	cmp	r3, #0
 800cdc8:	d096      	beq.n	800ccf8 <HAL_SD_ReadBlocks+0x110>
      }
    }
    
    /* Send stop transmission command in case of multiblock read */
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 800cdca:	68fb      	ldr	r3, [r7, #12]
 800cdcc:	681b      	ldr	r3, [r3, #0]
 800cdce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cdd0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800cdd4:	2b00      	cmp	r3, #0
 800cdd6:	d022      	beq.n	800ce1e <HAL_SD_ReadBlocks+0x236>
 800cdd8:	683b      	ldr	r3, [r7, #0]
 800cdda:	2b01      	cmp	r3, #1
 800cddc:	d91f      	bls.n	800ce1e <HAL_SD_ReadBlocks+0x236>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 800cdde:	68fb      	ldr	r3, [r7, #12]
 800cde0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cde2:	2b03      	cmp	r3, #3
 800cde4:	d01b      	beq.n	800ce1e <HAL_SD_ReadBlocks+0x236>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800cde6:	68fb      	ldr	r3, [r7, #12]
 800cde8:	681b      	ldr	r3, [r3, #0]
 800cdea:	4618      	mov	r0, r3
 800cdec:	f004 f82a 	bl	8010e44 <SDMMC_CmdStopTransfer>
 800cdf0:	6478      	str	r0, [r7, #68]	@ 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 800cdf2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cdf4:	2b00      	cmp	r3, #0
 800cdf6:	d012      	beq.n	800ce1e <HAL_SD_ReadBlocks+0x236>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800cdf8:	68fb      	ldr	r3, [r7, #12]
 800cdfa:	681b      	ldr	r3, [r3, #0]
 800cdfc:	4a2f      	ldr	r2, [pc, #188]	@ (800cebc <HAL_SD_ReadBlocks+0x2d4>)
 800cdfe:	639a      	str	r2, [r3, #56]	@ 0x38
          hsd->ErrorCode |= errorstate;
 800ce00:	68fb      	ldr	r3, [r7, #12]
 800ce02:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ce04:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ce06:	431a      	orrs	r2, r3
 800ce08:	68fb      	ldr	r3, [r7, #12]
 800ce0a:	639a      	str	r2, [r3, #56]	@ 0x38
          hsd->State = HAL_SD_STATE_READY;
 800ce0c:	68fb      	ldr	r3, [r7, #12]
 800ce0e:	2201      	movs	r2, #1
 800ce10:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          hsd->Context = SD_CONTEXT_NONE;
 800ce14:	68fb      	ldr	r3, [r7, #12]
 800ce16:	2200      	movs	r2, #0
 800ce18:	631a      	str	r2, [r3, #48]	@ 0x30
          return HAL_ERROR;
 800ce1a:	2301      	movs	r3, #1
 800ce1c:	e0bb      	b.n	800cf96 <HAL_SD_ReadBlocks+0x3ae>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800ce1e:	68fb      	ldr	r3, [r7, #12]
 800ce20:	681b      	ldr	r3, [r3, #0]
 800ce22:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ce24:	f003 0308 	and.w	r3, r3, #8
 800ce28:	2b00      	cmp	r3, #0
 800ce2a:	d012      	beq.n	800ce52 <HAL_SD_ReadBlocks+0x26a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800ce2c:	68fb      	ldr	r3, [r7, #12]
 800ce2e:	681b      	ldr	r3, [r3, #0]
 800ce30:	4a22      	ldr	r2, [pc, #136]	@ (800cebc <HAL_SD_ReadBlocks+0x2d4>)
 800ce32:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800ce34:	68fb      	ldr	r3, [r7, #12]
 800ce36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ce38:	f043 0208 	orr.w	r2, r3, #8
 800ce3c:	68fb      	ldr	r3, [r7, #12]
 800ce3e:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800ce40:	68fb      	ldr	r3, [r7, #12]
 800ce42:	2201      	movs	r2, #1
 800ce44:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800ce48:	68fb      	ldr	r3, [r7, #12]
 800ce4a:	2200      	movs	r2, #0
 800ce4c:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800ce4e:	2301      	movs	r3, #1
 800ce50:	e0a1      	b.n	800cf96 <HAL_SD_ReadBlocks+0x3ae>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800ce52:	68fb      	ldr	r3, [r7, #12]
 800ce54:	681b      	ldr	r3, [r3, #0]
 800ce56:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ce58:	f003 0302 	and.w	r3, r3, #2
 800ce5c:	2b00      	cmp	r3, #0
 800ce5e:	d012      	beq.n	800ce86 <HAL_SD_ReadBlocks+0x29e>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800ce60:	68fb      	ldr	r3, [r7, #12]
 800ce62:	681b      	ldr	r3, [r3, #0]
 800ce64:	4a15      	ldr	r2, [pc, #84]	@ (800cebc <HAL_SD_ReadBlocks+0x2d4>)
 800ce66:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800ce68:	68fb      	ldr	r3, [r7, #12]
 800ce6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ce6c:	f043 0202 	orr.w	r2, r3, #2
 800ce70:	68fb      	ldr	r3, [r7, #12]
 800ce72:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800ce74:	68fb      	ldr	r3, [r7, #12]
 800ce76:	2201      	movs	r2, #1
 800ce78:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800ce7c:	68fb      	ldr	r3, [r7, #12]
 800ce7e:	2200      	movs	r2, #0
 800ce80:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800ce82:	2301      	movs	r3, #1
 800ce84:	e087      	b.n	800cf96 <HAL_SD_ReadBlocks+0x3ae>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800ce86:	68fb      	ldr	r3, [r7, #12]
 800ce88:	681b      	ldr	r3, [r3, #0]
 800ce8a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ce8c:	f003 0320 	and.w	r3, r3, #32
 800ce90:	2b00      	cmp	r3, #0
 800ce92:	d064      	beq.n	800cf5e <HAL_SD_ReadBlocks+0x376>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800ce94:	68fb      	ldr	r3, [r7, #12]
 800ce96:	681b      	ldr	r3, [r3, #0]
 800ce98:	4a08      	ldr	r2, [pc, #32]	@ (800cebc <HAL_SD_ReadBlocks+0x2d4>)
 800ce9a:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800ce9c:	68fb      	ldr	r3, [r7, #12]
 800ce9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cea0:	f043 0220 	orr.w	r2, r3, #32
 800cea4:	68fb      	ldr	r3, [r7, #12]
 800cea6:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800cea8:	68fb      	ldr	r3, [r7, #12]
 800ceaa:	2201      	movs	r2, #1
 800ceac:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800ceb0:	68fb      	ldr	r3, [r7, #12]
 800ceb2:	2200      	movs	r2, #0
 800ceb4:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800ceb6:	2301      	movs	r3, #1
 800ceb8:	e06d      	b.n	800cf96 <HAL_SD_ReadBlocks+0x3ae>
 800ceba:	bf00      	nop
 800cebc:	004005ff 	.word	0x004005ff
    }

    /* Empty FIFO if there is still any data */
    while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXDAVL)) && (dataremaining > 0U))
    {
      data = SDMMC_ReadFIFO(hsd->Instance);
 800cec0:	68fb      	ldr	r3, [r7, #12]
 800cec2:	681b      	ldr	r3, [r3, #0]
 800cec4:	4618      	mov	r0, r3
 800cec6:	f003 fe63 	bl	8010b90 <SDMMC_ReadFIFO>
 800ceca:	62f8      	str	r0, [r7, #44]	@ 0x2c
      *tempbuff = (uint8_t)(data & 0xFFU);
 800cecc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cece:	b2da      	uxtb	r2, r3
 800ced0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ced2:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 800ced4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ced6:	3301      	adds	r3, #1
 800ced8:	637b      	str	r3, [r7, #52]	@ 0x34
      dataremaining--;
 800ceda:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cedc:	3b01      	subs	r3, #1
 800cede:	63fb      	str	r3, [r7, #60]	@ 0x3c
      *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 800cee0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cee2:	0a1b      	lsrs	r3, r3, #8
 800cee4:	b2da      	uxtb	r2, r3
 800cee6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cee8:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 800ceea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ceec:	3301      	adds	r3, #1
 800ceee:	637b      	str	r3, [r7, #52]	@ 0x34
      dataremaining--;
 800cef0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cef2:	3b01      	subs	r3, #1
 800cef4:	63fb      	str	r3, [r7, #60]	@ 0x3c
      *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 800cef6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cef8:	0c1b      	lsrs	r3, r3, #16
 800cefa:	b2da      	uxtb	r2, r3
 800cefc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cefe:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 800cf00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cf02:	3301      	adds	r3, #1
 800cf04:	637b      	str	r3, [r7, #52]	@ 0x34
      dataremaining--;
 800cf06:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cf08:	3b01      	subs	r3, #1
 800cf0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 800cf0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cf0e:	0e1b      	lsrs	r3, r3, #24
 800cf10:	b2da      	uxtb	r2, r3
 800cf12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cf14:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 800cf16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cf18:	3301      	adds	r3, #1
 800cf1a:	637b      	str	r3, [r7, #52]	@ 0x34
      dataremaining--;
 800cf1c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cf1e:	3b01      	subs	r3, #1
 800cf20:	63fb      	str	r3, [r7, #60]	@ 0x3c

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 800cf22:	f7f9 fa8d 	bl	8006440 <HAL_GetTick>
 800cf26:	4602      	mov	r2, r0
 800cf28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cf2a:	1ad3      	subs	r3, r2, r3
 800cf2c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800cf2e:	429a      	cmp	r2, r3
 800cf30:	d902      	bls.n	800cf38 <HAL_SD_ReadBlocks+0x350>
 800cf32:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cf34:	2b00      	cmp	r3, #0
 800cf36:	d112      	bne.n	800cf5e <HAL_SD_ReadBlocks+0x376>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800cf38:	68fb      	ldr	r3, [r7, #12]
 800cf3a:	681b      	ldr	r3, [r3, #0]
 800cf3c:	4a18      	ldr	r2, [pc, #96]	@ (800cfa0 <HAL_SD_ReadBlocks+0x3b8>)
 800cf3e:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 800cf40:	68fb      	ldr	r3, [r7, #12]
 800cf42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cf44:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800cf48:	68fb      	ldr	r3, [r7, #12]
 800cf4a:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State= HAL_SD_STATE_READY;
 800cf4c:	68fb      	ldr	r3, [r7, #12]
 800cf4e:	2201      	movs	r2, #1
 800cf50:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800cf54:	68fb      	ldr	r3, [r7, #12]
 800cf56:	2200      	movs	r2, #0
 800cf58:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_ERROR;
 800cf5a:	2301      	movs	r3, #1
 800cf5c:	e01b      	b.n	800cf96 <HAL_SD_ReadBlocks+0x3ae>
    while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXDAVL)) && (dataremaining > 0U))
 800cf5e:	68fb      	ldr	r3, [r7, #12]
 800cf60:	681b      	ldr	r3, [r3, #0]
 800cf62:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cf64:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800cf68:	2b00      	cmp	r3, #0
 800cf6a:	d002      	beq.n	800cf72 <HAL_SD_ReadBlocks+0x38a>
 800cf6c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cf6e:	2b00      	cmp	r3, #0
 800cf70:	d1a6      	bne.n	800cec0 <HAL_SD_ReadBlocks+0x2d8>
      }
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800cf72:	68fb      	ldr	r3, [r7, #12]
 800cf74:	681b      	ldr	r3, [r3, #0]
 800cf76:	f240 523a 	movw	r2, #1338	@ 0x53a
 800cf7a:	639a      	str	r2, [r3, #56]	@ 0x38

    hsd->State = HAL_SD_STATE_READY;
 800cf7c:	68fb      	ldr	r3, [r7, #12]
 800cf7e:	2201      	movs	r2, #1
 800cf80:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_OK;
 800cf84:	2300      	movs	r3, #0
 800cf86:	e006      	b.n	800cf96 <HAL_SD_ReadBlocks+0x3ae>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 800cf88:	68fb      	ldr	r3, [r7, #12]
 800cf8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cf8c:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800cf90:	68fb      	ldr	r3, [r7, #12]
 800cf92:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800cf94:	2301      	movs	r3, #1
  }
}
 800cf96:	4618      	mov	r0, r3
 800cf98:	3748      	adds	r7, #72	@ 0x48
 800cf9a:	46bd      	mov	sp, r7
 800cf9c:	bd80      	pop	{r7, pc}
 800cf9e:	bf00      	nop
 800cfa0:	004005ff 	.word	0x004005ff

0800cfa4 <HAL_SD_WriteBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to write
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 800cfa4:	b580      	push	{r7, lr}
 800cfa6:	b092      	sub	sp, #72	@ 0x48
 800cfa8:	af00      	add	r7, sp, #0
 800cfaa:	60f8      	str	r0, [r7, #12]
 800cfac:	60b9      	str	r1, [r7, #8]
 800cfae:	607a      	str	r2, [r7, #4]
 800cfb0:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800cfb2:	f7f9 fa45 	bl	8006440 <HAL_GetTick>
 800cfb6:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 800cfb8:	687b      	ldr	r3, [r7, #4]
 800cfba:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint8_t *tempbuff = pData;
 800cfbc:	68bb      	ldr	r3, [r7, #8]
 800cfbe:	637b      	str	r3, [r7, #52]	@ 0x34

  if(NULL == pData)
 800cfc0:	68bb      	ldr	r3, [r7, #8]
 800cfc2:	2b00      	cmp	r3, #0
 800cfc4:	d107      	bne.n	800cfd6 <HAL_SD_WriteBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800cfc6:	68fb      	ldr	r3, [r7, #12]
 800cfc8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cfca:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800cfce:	68fb      	ldr	r3, [r7, #12]
 800cfd0:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800cfd2:	2301      	movs	r3, #1
 800cfd4:	e165      	b.n	800d2a2 <HAL_SD_WriteBlocks+0x2fe>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800cfd6:	68fb      	ldr	r3, [r7, #12]
 800cfd8:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800cfdc:	b2db      	uxtb	r3, r3
 800cfde:	2b01      	cmp	r3, #1
 800cfe0:	f040 8158 	bne.w	800d294 <HAL_SD_WriteBlocks+0x2f0>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800cfe4:	68fb      	ldr	r3, [r7, #12]
 800cfe6:	2200      	movs	r2, #0
 800cfe8:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800cfea:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800cfec:	683b      	ldr	r3, [r7, #0]
 800cfee:	441a      	add	r2, r3
 800cff0:	68fb      	ldr	r3, [r7, #12]
 800cff2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800cff4:	429a      	cmp	r2, r3
 800cff6:	d907      	bls.n	800d008 <HAL_SD_WriteBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800cff8:	68fb      	ldr	r3, [r7, #12]
 800cffa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cffc:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800d000:	68fb      	ldr	r3, [r7, #12]
 800d002:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 800d004:	2301      	movs	r3, #1
 800d006:	e14c      	b.n	800d2a2 <HAL_SD_WriteBlocks+0x2fe>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800d008:	68fb      	ldr	r3, [r7, #12]
 800d00a:	2203      	movs	r2, #3
 800d00c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800d010:	68fb      	ldr	r3, [r7, #12]
 800d012:	681b      	ldr	r3, [r3, #0]
 800d014:	2200      	movs	r2, #0
 800d016:	62da      	str	r2, [r3, #44]	@ 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800d018:	68fb      	ldr	r3, [r7, #12]
 800d01a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d01c:	2b01      	cmp	r3, #1
 800d01e:	d002      	beq.n	800d026 <HAL_SD_WriteBlocks+0x82>
    {
      add *= 512U;
 800d020:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d022:	025b      	lsls	r3, r3, #9
 800d024:	63bb      	str	r3, [r7, #56]	@ 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800d026:	f04f 33ff 	mov.w	r3, #4294967295
 800d02a:	61bb      	str	r3, [r7, #24]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 800d02c:	683b      	ldr	r3, [r7, #0]
 800d02e:	025b      	lsls	r3, r3, #9
 800d030:	61fb      	str	r3, [r7, #28]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800d032:	2390      	movs	r3, #144	@ 0x90
 800d034:	623b      	str	r3, [r7, #32]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 800d036:	2300      	movs	r3, #0
 800d038:	627b      	str	r3, [r7, #36]	@ 0x24
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800d03a:	2300      	movs	r3, #0
 800d03c:	62bb      	str	r3, [r7, #40]	@ 0x28
    config.DPSM          = SDMMC_DPSM_ENABLE;
 800d03e:	2301      	movs	r3, #1
 800d040:	62fb      	str	r3, [r7, #44]	@ 0x2c
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 800d042:	68fb      	ldr	r3, [r7, #12]
 800d044:	681b      	ldr	r3, [r3, #0]
 800d046:	f107 0218 	add.w	r2, r7, #24
 800d04a:	4611      	mov	r1, r2
 800d04c:	4618      	mov	r0, r3
 800d04e:	f003 fe23 	bl	8010c98 <SDMMC_ConfigData>

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 800d052:	683b      	ldr	r3, [r7, #0]
 800d054:	2b01      	cmp	r3, #1
 800d056:	d90a      	bls.n	800d06e <HAL_SD_WriteBlocks+0xca>
    {
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 800d058:	68fb      	ldr	r3, [r7, #12]
 800d05a:	2220      	movs	r2, #32
 800d05c:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800d05e:	68fb      	ldr	r3, [r7, #12]
 800d060:	681b      	ldr	r3, [r3, #0]
 800d062:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800d064:	4618      	mov	r0, r3
 800d066:	f003 fecb 	bl	8010e00 <SDMMC_CmdWriteMultiBlock>
 800d06a:	6478      	str	r0, [r7, #68]	@ 0x44
 800d06c:	e009      	b.n	800d082 <HAL_SD_WriteBlocks+0xde>
    }
    else
    {
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 800d06e:	68fb      	ldr	r3, [r7, #12]
 800d070:	2210      	movs	r2, #16
 800d072:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 800d074:	68fb      	ldr	r3, [r7, #12]
 800d076:	681b      	ldr	r3, [r3, #0]
 800d078:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800d07a:	4618      	mov	r0, r3
 800d07c:	f003 fe9e 	bl	8010dbc <SDMMC_CmdWriteSingleBlock>
 800d080:	6478      	str	r0, [r7, #68]	@ 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 800d082:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d084:	2b00      	cmp	r3, #0
 800d086:	d012      	beq.n	800d0ae <HAL_SD_WriteBlocks+0x10a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800d088:	68fb      	ldr	r3, [r7, #12]
 800d08a:	681b      	ldr	r3, [r3, #0]
 800d08c:	4a87      	ldr	r2, [pc, #540]	@ (800d2ac <HAL_SD_WriteBlocks+0x308>)
 800d08e:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 800d090:	68fb      	ldr	r3, [r7, #12]
 800d092:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d094:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d096:	431a      	orrs	r2, r3
 800d098:	68fb      	ldr	r3, [r7, #12]
 800d09a:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800d09c:	68fb      	ldr	r3, [r7, #12]
 800d09e:	2201      	movs	r2, #1
 800d0a0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800d0a4:	68fb      	ldr	r3, [r7, #12]
 800d0a6:	2200      	movs	r2, #0
 800d0a8:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800d0aa:	2301      	movs	r3, #1
 800d0ac:	e0f9      	b.n	800d2a2 <HAL_SD_WriteBlocks+0x2fe>
    }

    /* Write block(s) in polling mode */
    dataremaining = config.DataLength;
 800d0ae:	69fb      	ldr	r3, [r7, #28]
 800d0b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 800d0b2:	e065      	b.n	800d180 <HAL_SD_WriteBlocks+0x1dc>
    {
      if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) && (dataremaining > 0U))
 800d0b4:	68fb      	ldr	r3, [r7, #12]
 800d0b6:	681b      	ldr	r3, [r3, #0]
 800d0b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d0ba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d0be:	2b00      	cmp	r3, #0
 800d0c0:	d040      	beq.n	800d144 <HAL_SD_WriteBlocks+0x1a0>
 800d0c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d0c4:	2b00      	cmp	r3, #0
 800d0c6:	d03d      	beq.n	800d144 <HAL_SD_WriteBlocks+0x1a0>
      {
        /* Write data to SDMMC Tx FIFO */
        for(count = 0U; count < 8U; count++)
 800d0c8:	2300      	movs	r3, #0
 800d0ca:	643b      	str	r3, [r7, #64]	@ 0x40
 800d0cc:	e037      	b.n	800d13e <HAL_SD_WriteBlocks+0x19a>
        {
          data = (uint32_t)(*tempbuff);
 800d0ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d0d0:	781b      	ldrb	r3, [r3, #0]
 800d0d2:	617b      	str	r3, [r7, #20]
          tempbuff++;
 800d0d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d0d6:	3301      	adds	r3, #1
 800d0d8:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 800d0da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d0dc:	3b01      	subs	r3, #1
 800d0de:	63fb      	str	r3, [r7, #60]	@ 0x3c
          data |= ((uint32_t)(*tempbuff) << 8U);
 800d0e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d0e2:	781b      	ldrb	r3, [r3, #0]
 800d0e4:	021a      	lsls	r2, r3, #8
 800d0e6:	697b      	ldr	r3, [r7, #20]
 800d0e8:	4313      	orrs	r3, r2
 800d0ea:	617b      	str	r3, [r7, #20]
          tempbuff++;
 800d0ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d0ee:	3301      	adds	r3, #1
 800d0f0:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 800d0f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d0f4:	3b01      	subs	r3, #1
 800d0f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
          data |= ((uint32_t)(*tempbuff) << 16U);
 800d0f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d0fa:	781b      	ldrb	r3, [r3, #0]
 800d0fc:	041a      	lsls	r2, r3, #16
 800d0fe:	697b      	ldr	r3, [r7, #20]
 800d100:	4313      	orrs	r3, r2
 800d102:	617b      	str	r3, [r7, #20]
          tempbuff++;
 800d104:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d106:	3301      	adds	r3, #1
 800d108:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 800d10a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d10c:	3b01      	subs	r3, #1
 800d10e:	63fb      	str	r3, [r7, #60]	@ 0x3c
          data |= ((uint32_t)(*tempbuff) << 24U);
 800d110:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d112:	781b      	ldrb	r3, [r3, #0]
 800d114:	061a      	lsls	r2, r3, #24
 800d116:	697b      	ldr	r3, [r7, #20]
 800d118:	4313      	orrs	r3, r2
 800d11a:	617b      	str	r3, [r7, #20]
          tempbuff++;
 800d11c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d11e:	3301      	adds	r3, #1
 800d120:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 800d122:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d124:	3b01      	subs	r3, #1
 800d126:	63fb      	str	r3, [r7, #60]	@ 0x3c
          (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 800d128:	68fb      	ldr	r3, [r7, #12]
 800d12a:	681b      	ldr	r3, [r3, #0]
 800d12c:	f107 0214 	add.w	r2, r7, #20
 800d130:	4611      	mov	r1, r2
 800d132:	4618      	mov	r0, r3
 800d134:	f003 fd39 	bl	8010baa <SDMMC_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 800d138:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d13a:	3301      	adds	r3, #1
 800d13c:	643b      	str	r3, [r7, #64]	@ 0x40
 800d13e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d140:	2b07      	cmp	r3, #7
 800d142:	d9c4      	bls.n	800d0ce <HAL_SD_WriteBlocks+0x12a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 800d144:	f7f9 f97c 	bl	8006440 <HAL_GetTick>
 800d148:	4602      	mov	r2, r0
 800d14a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d14c:	1ad3      	subs	r3, r2, r3
 800d14e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800d150:	429a      	cmp	r2, r3
 800d152:	d902      	bls.n	800d15a <HAL_SD_WriteBlocks+0x1b6>
 800d154:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d156:	2b00      	cmp	r3, #0
 800d158:	d112      	bne.n	800d180 <HAL_SD_WriteBlocks+0x1dc>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800d15a:	68fb      	ldr	r3, [r7, #12]
 800d15c:	681b      	ldr	r3, [r3, #0]
 800d15e:	4a53      	ldr	r2, [pc, #332]	@ (800d2ac <HAL_SD_WriteBlocks+0x308>)
 800d160:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 800d162:	68fb      	ldr	r3, [r7, #12]
 800d164:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d166:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d168:	431a      	orrs	r2, r3
 800d16a:	68fb      	ldr	r3, [r7, #12]
 800d16c:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 800d16e:	68fb      	ldr	r3, [r7, #12]
 800d170:	2201      	movs	r2, #1
 800d172:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800d176:	68fb      	ldr	r3, [r7, #12]
 800d178:	2200      	movs	r2, #0
 800d17a:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_TIMEOUT;
 800d17c:	2303      	movs	r3, #3
 800d17e:	e090      	b.n	800d2a2 <HAL_SD_WriteBlocks+0x2fe>
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 800d180:	68fb      	ldr	r3, [r7, #12]
 800d182:	681b      	ldr	r3, [r3, #0]
 800d184:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d186:	f403 738d 	and.w	r3, r3, #282	@ 0x11a
 800d18a:	2b00      	cmp	r3, #0
 800d18c:	d092      	beq.n	800d0b4 <HAL_SD_WriteBlocks+0x110>
      }
    }

    /* Send stop transmission command in case of multiblock write */
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 800d18e:	68fb      	ldr	r3, [r7, #12]
 800d190:	681b      	ldr	r3, [r3, #0]
 800d192:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d194:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d198:	2b00      	cmp	r3, #0
 800d19a:	d022      	beq.n	800d1e2 <HAL_SD_WriteBlocks+0x23e>
 800d19c:	683b      	ldr	r3, [r7, #0]
 800d19e:	2b01      	cmp	r3, #1
 800d1a0:	d91f      	bls.n	800d1e2 <HAL_SD_WriteBlocks+0x23e>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 800d1a2:	68fb      	ldr	r3, [r7, #12]
 800d1a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d1a6:	2b03      	cmp	r3, #3
 800d1a8:	d01b      	beq.n	800d1e2 <HAL_SD_WriteBlocks+0x23e>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800d1aa:	68fb      	ldr	r3, [r7, #12]
 800d1ac:	681b      	ldr	r3, [r3, #0]
 800d1ae:	4618      	mov	r0, r3
 800d1b0:	f003 fe48 	bl	8010e44 <SDMMC_CmdStopTransfer>
 800d1b4:	6478      	str	r0, [r7, #68]	@ 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 800d1b6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d1b8:	2b00      	cmp	r3, #0
 800d1ba:	d012      	beq.n	800d1e2 <HAL_SD_WriteBlocks+0x23e>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800d1bc:	68fb      	ldr	r3, [r7, #12]
 800d1be:	681b      	ldr	r3, [r3, #0]
 800d1c0:	4a3a      	ldr	r2, [pc, #232]	@ (800d2ac <HAL_SD_WriteBlocks+0x308>)
 800d1c2:	639a      	str	r2, [r3, #56]	@ 0x38
          hsd->ErrorCode |= errorstate;
 800d1c4:	68fb      	ldr	r3, [r7, #12]
 800d1c6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d1c8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d1ca:	431a      	orrs	r2, r3
 800d1cc:	68fb      	ldr	r3, [r7, #12]
 800d1ce:	639a      	str	r2, [r3, #56]	@ 0x38
          hsd->State = HAL_SD_STATE_READY;
 800d1d0:	68fb      	ldr	r3, [r7, #12]
 800d1d2:	2201      	movs	r2, #1
 800d1d4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          hsd->Context = SD_CONTEXT_NONE;
 800d1d8:	68fb      	ldr	r3, [r7, #12]
 800d1da:	2200      	movs	r2, #0
 800d1dc:	631a      	str	r2, [r3, #48]	@ 0x30
          return HAL_ERROR;
 800d1de:	2301      	movs	r3, #1
 800d1e0:	e05f      	b.n	800d2a2 <HAL_SD_WriteBlocks+0x2fe>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800d1e2:	68fb      	ldr	r3, [r7, #12]
 800d1e4:	681b      	ldr	r3, [r3, #0]
 800d1e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d1e8:	f003 0308 	and.w	r3, r3, #8
 800d1ec:	2b00      	cmp	r3, #0
 800d1ee:	d012      	beq.n	800d216 <HAL_SD_WriteBlocks+0x272>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800d1f0:	68fb      	ldr	r3, [r7, #12]
 800d1f2:	681b      	ldr	r3, [r3, #0]
 800d1f4:	4a2d      	ldr	r2, [pc, #180]	@ (800d2ac <HAL_SD_WriteBlocks+0x308>)
 800d1f6:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800d1f8:	68fb      	ldr	r3, [r7, #12]
 800d1fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d1fc:	f043 0208 	orr.w	r2, r3, #8
 800d200:	68fb      	ldr	r3, [r7, #12]
 800d202:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800d204:	68fb      	ldr	r3, [r7, #12]
 800d206:	2201      	movs	r2, #1
 800d208:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800d20c:	68fb      	ldr	r3, [r7, #12]
 800d20e:	2200      	movs	r2, #0
 800d210:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800d212:	2301      	movs	r3, #1
 800d214:	e045      	b.n	800d2a2 <HAL_SD_WriteBlocks+0x2fe>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800d216:	68fb      	ldr	r3, [r7, #12]
 800d218:	681b      	ldr	r3, [r3, #0]
 800d21a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d21c:	f003 0302 	and.w	r3, r3, #2
 800d220:	2b00      	cmp	r3, #0
 800d222:	d012      	beq.n	800d24a <HAL_SD_WriteBlocks+0x2a6>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800d224:	68fb      	ldr	r3, [r7, #12]
 800d226:	681b      	ldr	r3, [r3, #0]
 800d228:	4a20      	ldr	r2, [pc, #128]	@ (800d2ac <HAL_SD_WriteBlocks+0x308>)
 800d22a:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800d22c:	68fb      	ldr	r3, [r7, #12]
 800d22e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d230:	f043 0202 	orr.w	r2, r3, #2
 800d234:	68fb      	ldr	r3, [r7, #12]
 800d236:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800d238:	68fb      	ldr	r3, [r7, #12]
 800d23a:	2201      	movs	r2, #1
 800d23c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800d240:	68fb      	ldr	r3, [r7, #12]
 800d242:	2200      	movs	r2, #0
 800d244:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800d246:	2301      	movs	r3, #1
 800d248:	e02b      	b.n	800d2a2 <HAL_SD_WriteBlocks+0x2fe>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR))
 800d24a:	68fb      	ldr	r3, [r7, #12]
 800d24c:	681b      	ldr	r3, [r3, #0]
 800d24e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d250:	f003 0310 	and.w	r3, r3, #16
 800d254:	2b00      	cmp	r3, #0
 800d256:	d012      	beq.n	800d27e <HAL_SD_WriteBlocks+0x2da>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800d258:	68fb      	ldr	r3, [r7, #12]
 800d25a:	681b      	ldr	r3, [r3, #0]
 800d25c:	4a13      	ldr	r2, [pc, #76]	@ (800d2ac <HAL_SD_WriteBlocks+0x308>)
 800d25e:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800d260:	68fb      	ldr	r3, [r7, #12]
 800d262:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d264:	f043 0210 	orr.w	r2, r3, #16
 800d268:	68fb      	ldr	r3, [r7, #12]
 800d26a:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800d26c:	68fb      	ldr	r3, [r7, #12]
 800d26e:	2201      	movs	r2, #1
 800d270:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800d274:	68fb      	ldr	r3, [r7, #12]
 800d276:	2200      	movs	r2, #0
 800d278:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800d27a:	2301      	movs	r3, #1
 800d27c:	e011      	b.n	800d2a2 <HAL_SD_WriteBlocks+0x2fe>
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800d27e:	68fb      	ldr	r3, [r7, #12]
 800d280:	681b      	ldr	r3, [r3, #0]
 800d282:	f240 523a 	movw	r2, #1338	@ 0x53a
 800d286:	639a      	str	r2, [r3, #56]	@ 0x38

    hsd->State = HAL_SD_STATE_READY;
 800d288:	68fb      	ldr	r3, [r7, #12]
 800d28a:	2201      	movs	r2, #1
 800d28c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_OK;
 800d290:	2300      	movs	r3, #0
 800d292:	e006      	b.n	800d2a2 <HAL_SD_WriteBlocks+0x2fe>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 800d294:	68fb      	ldr	r3, [r7, #12]
 800d296:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d298:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800d29c:	68fb      	ldr	r3, [r7, #12]
 800d29e:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800d2a0:	2301      	movs	r3, #1
  }
}
 800d2a2:	4618      	mov	r0, r3
 800d2a4:	3748      	adds	r7, #72	@ 0x48
 800d2a6:	46bd      	mov	sp, r7
 800d2a8:	bd80      	pop	{r7, pc}
 800d2aa:	bf00      	nop
 800d2ac:	004005ff 	.word	0x004005ff

0800d2b0 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 800d2b0:	b480      	push	{r7}
 800d2b2:	b083      	sub	sp, #12
 800d2b4:	af00      	add	r7, sp, #0
 800d2b6:	6078      	str	r0, [r7, #4]
 800d2b8:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800d2ba:	687b      	ldr	r3, [r7, #4]
 800d2bc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d2be:	0f9b      	lsrs	r3, r3, #30
 800d2c0:	b2da      	uxtb	r2, r3
 800d2c2:	683b      	ldr	r3, [r7, #0]
 800d2c4:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800d2c6:	687b      	ldr	r3, [r7, #4]
 800d2c8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d2ca:	0e9b      	lsrs	r3, r3, #26
 800d2cc:	b2db      	uxtb	r3, r3
 800d2ce:	f003 030f 	and.w	r3, r3, #15
 800d2d2:	b2da      	uxtb	r2, r3
 800d2d4:	683b      	ldr	r3, [r7, #0]
 800d2d6:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800d2d8:	687b      	ldr	r3, [r7, #4]
 800d2da:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d2dc:	0e1b      	lsrs	r3, r3, #24
 800d2de:	b2db      	uxtb	r3, r3
 800d2e0:	f003 0303 	and.w	r3, r3, #3
 800d2e4:	b2da      	uxtb	r2, r3
 800d2e6:	683b      	ldr	r3, [r7, #0]
 800d2e8:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800d2ea:	687b      	ldr	r3, [r7, #4]
 800d2ec:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d2ee:	0c1b      	lsrs	r3, r3, #16
 800d2f0:	b2da      	uxtb	r2, r3
 800d2f2:	683b      	ldr	r3, [r7, #0]
 800d2f4:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800d2f6:	687b      	ldr	r3, [r7, #4]
 800d2f8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d2fa:	0a1b      	lsrs	r3, r3, #8
 800d2fc:	b2da      	uxtb	r2, r3
 800d2fe:	683b      	ldr	r3, [r7, #0]
 800d300:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800d302:	687b      	ldr	r3, [r7, #4]
 800d304:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d306:	b2da      	uxtb	r2, r3
 800d308:	683b      	ldr	r3, [r7, #0]
 800d30a:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800d30c:	687b      	ldr	r3, [r7, #4]
 800d30e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800d310:	0d1b      	lsrs	r3, r3, #20
 800d312:	b29a      	uxth	r2, r3
 800d314:	683b      	ldr	r3, [r7, #0]
 800d316:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800d318:	687b      	ldr	r3, [r7, #4]
 800d31a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800d31c:	0c1b      	lsrs	r3, r3, #16
 800d31e:	b2db      	uxtb	r3, r3
 800d320:	f003 030f 	and.w	r3, r3, #15
 800d324:	b2da      	uxtb	r2, r3
 800d326:	683b      	ldr	r3, [r7, #0]
 800d328:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800d32a:	687b      	ldr	r3, [r7, #4]
 800d32c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800d32e:	0bdb      	lsrs	r3, r3, #15
 800d330:	b2db      	uxtb	r3, r3
 800d332:	f003 0301 	and.w	r3, r3, #1
 800d336:	b2da      	uxtb	r2, r3
 800d338:	683b      	ldr	r3, [r7, #0]
 800d33a:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800d33c:	687b      	ldr	r3, [r7, #4]
 800d33e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800d340:	0b9b      	lsrs	r3, r3, #14
 800d342:	b2db      	uxtb	r3, r3
 800d344:	f003 0301 	and.w	r3, r3, #1
 800d348:	b2da      	uxtb	r2, r3
 800d34a:	683b      	ldr	r3, [r7, #0]
 800d34c:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800d34e:	687b      	ldr	r3, [r7, #4]
 800d350:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800d352:	0b5b      	lsrs	r3, r3, #13
 800d354:	b2db      	uxtb	r3, r3
 800d356:	f003 0301 	and.w	r3, r3, #1
 800d35a:	b2da      	uxtb	r2, r3
 800d35c:	683b      	ldr	r3, [r7, #0]
 800d35e:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800d360:	687b      	ldr	r3, [r7, #4]
 800d362:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800d364:	0b1b      	lsrs	r3, r3, #12
 800d366:	b2db      	uxtb	r3, r3
 800d368:	f003 0301 	and.w	r3, r3, #1
 800d36c:	b2da      	uxtb	r2, r3
 800d36e:	683b      	ldr	r3, [r7, #0]
 800d370:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800d372:	683b      	ldr	r3, [r7, #0]
 800d374:	2200      	movs	r2, #0
 800d376:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 800d378:	687b      	ldr	r3, [r7, #4]
 800d37a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d37c:	2b00      	cmp	r3, #0
 800d37e:	d163      	bne.n	800d448 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800d380:	687b      	ldr	r3, [r7, #4]
 800d382:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800d384:	009a      	lsls	r2, r3, #2
 800d386:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800d38a:	4013      	ands	r3, r2
 800d38c:	687a      	ldr	r2, [r7, #4]
 800d38e:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 800d390:	0f92      	lsrs	r2, r2, #30
 800d392:	431a      	orrs	r2, r3
 800d394:	683b      	ldr	r3, [r7, #0]
 800d396:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800d398:	687b      	ldr	r3, [r7, #4]
 800d39a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d39c:	0edb      	lsrs	r3, r3, #27
 800d39e:	b2db      	uxtb	r3, r3
 800d3a0:	f003 0307 	and.w	r3, r3, #7
 800d3a4:	b2da      	uxtb	r2, r3
 800d3a6:	683b      	ldr	r3, [r7, #0]
 800d3a8:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800d3aa:	687b      	ldr	r3, [r7, #4]
 800d3ac:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d3ae:	0e1b      	lsrs	r3, r3, #24
 800d3b0:	b2db      	uxtb	r3, r3
 800d3b2:	f003 0307 	and.w	r3, r3, #7
 800d3b6:	b2da      	uxtb	r2, r3
 800d3b8:	683b      	ldr	r3, [r7, #0]
 800d3ba:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800d3bc:	687b      	ldr	r3, [r7, #4]
 800d3be:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d3c0:	0d5b      	lsrs	r3, r3, #21
 800d3c2:	b2db      	uxtb	r3, r3
 800d3c4:	f003 0307 	and.w	r3, r3, #7
 800d3c8:	b2da      	uxtb	r2, r3
 800d3ca:	683b      	ldr	r3, [r7, #0]
 800d3cc:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800d3ce:	687b      	ldr	r3, [r7, #4]
 800d3d0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d3d2:	0c9b      	lsrs	r3, r3, #18
 800d3d4:	b2db      	uxtb	r3, r3
 800d3d6:	f003 0307 	and.w	r3, r3, #7
 800d3da:	b2da      	uxtb	r2, r3
 800d3dc:	683b      	ldr	r3, [r7, #0]
 800d3de:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800d3e0:	687b      	ldr	r3, [r7, #4]
 800d3e2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d3e4:	0bdb      	lsrs	r3, r3, #15
 800d3e6:	b2db      	uxtb	r3, r3
 800d3e8:	f003 0307 	and.w	r3, r3, #7
 800d3ec:	b2da      	uxtb	r2, r3
 800d3ee:	683b      	ldr	r3, [r7, #0]
 800d3f0:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800d3f2:	683b      	ldr	r3, [r7, #0]
 800d3f4:	691b      	ldr	r3, [r3, #16]
 800d3f6:	1c5a      	adds	r2, r3, #1
 800d3f8:	687b      	ldr	r3, [r7, #4]
 800d3fa:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800d3fc:	683b      	ldr	r3, [r7, #0]
 800d3fe:	7e1b      	ldrb	r3, [r3, #24]
 800d400:	b2db      	uxtb	r3, r3
 800d402:	f003 0307 	and.w	r3, r3, #7
 800d406:	3302      	adds	r3, #2
 800d408:	2201      	movs	r2, #1
 800d40a:	fa02 f303 	lsl.w	r3, r2, r3
 800d40e:	687a      	ldr	r2, [r7, #4]
 800d410:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800d412:	fb03 f202 	mul.w	r2, r3, r2
 800d416:	687b      	ldr	r3, [r7, #4]
 800d418:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800d41a:	683b      	ldr	r3, [r7, #0]
 800d41c:	7a1b      	ldrb	r3, [r3, #8]
 800d41e:	b2db      	uxtb	r3, r3
 800d420:	f003 030f 	and.w	r3, r3, #15
 800d424:	2201      	movs	r2, #1
 800d426:	409a      	lsls	r2, r3
 800d428:	687b      	ldr	r3, [r7, #4]
 800d42a:	659a      	str	r2, [r3, #88]	@ 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 800d42c:	687b      	ldr	r3, [r7, #4]
 800d42e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d430:	687a      	ldr	r2, [r7, #4]
 800d432:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 800d434:	0a52      	lsrs	r2, r2, #9
 800d436:	fb03 f202 	mul.w	r2, r3, r2
 800d43a:	687b      	ldr	r3, [r7, #4]
 800d43c:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 800d43e:	687b      	ldr	r3, [r7, #4]
 800d440:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800d444:	661a      	str	r2, [r3, #96]	@ 0x60
 800d446:	e031      	b.n	800d4ac <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800d448:	687b      	ldr	r3, [r7, #4]
 800d44a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d44c:	2b01      	cmp	r3, #1
 800d44e:	d11d      	bne.n	800d48c <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800d450:	687b      	ldr	r3, [r7, #4]
 800d452:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800d454:	041b      	lsls	r3, r3, #16
 800d456:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 800d45a:	687b      	ldr	r3, [r7, #4]
 800d45c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d45e:	0c1b      	lsrs	r3, r3, #16
 800d460:	431a      	orrs	r2, r3
 800d462:	683b      	ldr	r3, [r7, #0]
 800d464:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800d466:	683b      	ldr	r3, [r7, #0]
 800d468:	691b      	ldr	r3, [r3, #16]
 800d46a:	3301      	adds	r3, #1
 800d46c:	029a      	lsls	r2, r3, #10
 800d46e:	687b      	ldr	r3, [r7, #4]
 800d470:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800d472:	687b      	ldr	r3, [r7, #4]
 800d474:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800d476:	687b      	ldr	r3, [r7, #4]
 800d478:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.BlockSize = 512U;
 800d47a:	687b      	ldr	r3, [r7, #4]
 800d47c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800d480:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800d482:	687b      	ldr	r3, [r7, #4]
 800d484:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800d486:	687b      	ldr	r3, [r7, #4]
 800d488:	661a      	str	r2, [r3, #96]	@ 0x60
 800d48a:	e00f      	b.n	800d4ac <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800d48c:	687b      	ldr	r3, [r7, #4]
 800d48e:	681b      	ldr	r3, [r3, #0]
 800d490:	4a58      	ldr	r2, [pc, #352]	@ (800d5f4 <HAL_SD_GetCardCSD+0x344>)
 800d492:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800d494:	687b      	ldr	r3, [r7, #4]
 800d496:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d498:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800d49c:	687b      	ldr	r3, [r7, #4]
 800d49e:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 800d4a0:	687b      	ldr	r3, [r7, #4]
 800d4a2:	2201      	movs	r2, #1
 800d4a4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800d4a8:	2301      	movs	r3, #1
 800d4aa:	e09d      	b.n	800d5e8 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800d4ac:	687b      	ldr	r3, [r7, #4]
 800d4ae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d4b0:	0b9b      	lsrs	r3, r3, #14
 800d4b2:	b2db      	uxtb	r3, r3
 800d4b4:	f003 0301 	and.w	r3, r3, #1
 800d4b8:	b2da      	uxtb	r2, r3
 800d4ba:	683b      	ldr	r3, [r7, #0]
 800d4bc:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800d4be:	687b      	ldr	r3, [r7, #4]
 800d4c0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d4c2:	09db      	lsrs	r3, r3, #7
 800d4c4:	b2db      	uxtb	r3, r3
 800d4c6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d4ca:	b2da      	uxtb	r2, r3
 800d4cc:	683b      	ldr	r3, [r7, #0]
 800d4ce:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800d4d0:	687b      	ldr	r3, [r7, #4]
 800d4d2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d4d4:	b2db      	uxtb	r3, r3
 800d4d6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d4da:	b2da      	uxtb	r2, r3
 800d4dc:	683b      	ldr	r3, [r7, #0]
 800d4de:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800d4e0:	687b      	ldr	r3, [r7, #4]
 800d4e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d4e4:	0fdb      	lsrs	r3, r3, #31
 800d4e6:	b2da      	uxtb	r2, r3
 800d4e8:	683b      	ldr	r3, [r7, #0]
 800d4ea:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800d4ec:	687b      	ldr	r3, [r7, #4]
 800d4ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d4f0:	0f5b      	lsrs	r3, r3, #29
 800d4f2:	b2db      	uxtb	r3, r3
 800d4f4:	f003 0303 	and.w	r3, r3, #3
 800d4f8:	b2da      	uxtb	r2, r3
 800d4fa:	683b      	ldr	r3, [r7, #0]
 800d4fc:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800d4fe:	687b      	ldr	r3, [r7, #4]
 800d500:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d502:	0e9b      	lsrs	r3, r3, #26
 800d504:	b2db      	uxtb	r3, r3
 800d506:	f003 0307 	and.w	r3, r3, #7
 800d50a:	b2da      	uxtb	r2, r3
 800d50c:	683b      	ldr	r3, [r7, #0]
 800d50e:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800d510:	687b      	ldr	r3, [r7, #4]
 800d512:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d514:	0d9b      	lsrs	r3, r3, #22
 800d516:	b2db      	uxtb	r3, r3
 800d518:	f003 030f 	and.w	r3, r3, #15
 800d51c:	b2da      	uxtb	r2, r3
 800d51e:	683b      	ldr	r3, [r7, #0]
 800d520:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800d522:	687b      	ldr	r3, [r7, #4]
 800d524:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d526:	0d5b      	lsrs	r3, r3, #21
 800d528:	b2db      	uxtb	r3, r3
 800d52a:	f003 0301 	and.w	r3, r3, #1
 800d52e:	b2da      	uxtb	r2, r3
 800d530:	683b      	ldr	r3, [r7, #0]
 800d532:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800d536:	683b      	ldr	r3, [r7, #0]
 800d538:	2200      	movs	r2, #0
 800d53a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800d53e:	687b      	ldr	r3, [r7, #4]
 800d540:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d542:	0c1b      	lsrs	r3, r3, #16
 800d544:	b2db      	uxtb	r3, r3
 800d546:	f003 0301 	and.w	r3, r3, #1
 800d54a:	b2da      	uxtb	r2, r3
 800d54c:	683b      	ldr	r3, [r7, #0]
 800d54e:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800d552:	687b      	ldr	r3, [r7, #4]
 800d554:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d556:	0bdb      	lsrs	r3, r3, #15
 800d558:	b2db      	uxtb	r3, r3
 800d55a:	f003 0301 	and.w	r3, r3, #1
 800d55e:	b2da      	uxtb	r2, r3
 800d560:	683b      	ldr	r3, [r7, #0]
 800d562:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800d566:	687b      	ldr	r3, [r7, #4]
 800d568:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d56a:	0b9b      	lsrs	r3, r3, #14
 800d56c:	b2db      	uxtb	r3, r3
 800d56e:	f003 0301 	and.w	r3, r3, #1
 800d572:	b2da      	uxtb	r2, r3
 800d574:	683b      	ldr	r3, [r7, #0]
 800d576:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800d57a:	687b      	ldr	r3, [r7, #4]
 800d57c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d57e:	0b5b      	lsrs	r3, r3, #13
 800d580:	b2db      	uxtb	r3, r3
 800d582:	f003 0301 	and.w	r3, r3, #1
 800d586:	b2da      	uxtb	r2, r3
 800d588:	683b      	ldr	r3, [r7, #0]
 800d58a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800d58e:	687b      	ldr	r3, [r7, #4]
 800d590:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d592:	0b1b      	lsrs	r3, r3, #12
 800d594:	b2db      	uxtb	r3, r3
 800d596:	f003 0301 	and.w	r3, r3, #1
 800d59a:	b2da      	uxtb	r2, r3
 800d59c:	683b      	ldr	r3, [r7, #0]
 800d59e:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800d5a2:	687b      	ldr	r3, [r7, #4]
 800d5a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d5a6:	0a9b      	lsrs	r3, r3, #10
 800d5a8:	b2db      	uxtb	r3, r3
 800d5aa:	f003 0303 	and.w	r3, r3, #3
 800d5ae:	b2da      	uxtb	r2, r3
 800d5b0:	683b      	ldr	r3, [r7, #0]
 800d5b2:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800d5b6:	687b      	ldr	r3, [r7, #4]
 800d5b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d5ba:	0a1b      	lsrs	r3, r3, #8
 800d5bc:	b2db      	uxtb	r3, r3
 800d5be:	f003 0303 	and.w	r3, r3, #3
 800d5c2:	b2da      	uxtb	r2, r3
 800d5c4:	683b      	ldr	r3, [r7, #0]
 800d5c6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800d5ca:	687b      	ldr	r3, [r7, #4]
 800d5cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d5ce:	085b      	lsrs	r3, r3, #1
 800d5d0:	b2db      	uxtb	r3, r3
 800d5d2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d5d6:	b2da      	uxtb	r2, r3
 800d5d8:	683b      	ldr	r3, [r7, #0]
 800d5da:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 800d5de:	683b      	ldr	r3, [r7, #0]
 800d5e0:	2201      	movs	r2, #1
 800d5e2:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 800d5e6:	2300      	movs	r3, #0
}
 800d5e8:	4618      	mov	r0, r3
 800d5ea:	370c      	adds	r7, #12
 800d5ec:	46bd      	mov	sp, r7
 800d5ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5f2:	4770      	bx	lr
 800d5f4:	004005ff 	.word	0x004005ff

0800d5f8 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 800d5f8:	b480      	push	{r7}
 800d5fa:	b083      	sub	sp, #12
 800d5fc:	af00      	add	r7, sp, #0
 800d5fe:	6078      	str	r0, [r7, #4]
 800d600:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800d602:	687b      	ldr	r3, [r7, #4]
 800d604:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d606:	683b      	ldr	r3, [r7, #0]
 800d608:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800d60a:	687b      	ldr	r3, [r7, #4]
 800d60c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800d60e:	683b      	ldr	r3, [r7, #0]
 800d610:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800d612:	687b      	ldr	r3, [r7, #4]
 800d614:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800d616:	683b      	ldr	r3, [r7, #0]
 800d618:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800d61a:	687b      	ldr	r3, [r7, #4]
 800d61c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800d61e:	683b      	ldr	r3, [r7, #0]
 800d620:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800d622:	687b      	ldr	r3, [r7, #4]
 800d624:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800d626:	683b      	ldr	r3, [r7, #0]
 800d628:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800d62a:	687b      	ldr	r3, [r7, #4]
 800d62c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800d62e:	683b      	ldr	r3, [r7, #0]
 800d630:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800d632:	687b      	ldr	r3, [r7, #4]
 800d634:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800d636:	683b      	ldr	r3, [r7, #0]
 800d638:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800d63a:	687b      	ldr	r3, [r7, #4]
 800d63c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800d63e:	683b      	ldr	r3, [r7, #0]
 800d640:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800d642:	2300      	movs	r3, #0
}
 800d644:	4618      	mov	r0, r3
 800d646:	370c      	adds	r7, #12
 800d648:	46bd      	mov	sp, r7
 800d64a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d64e:	4770      	bx	lr

0800d650 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 800d650:	b5b0      	push	{r4, r5, r7, lr}
 800d652:	b08e      	sub	sp, #56	@ 0x38
 800d654:	af04      	add	r7, sp, #16
 800d656:	6078      	str	r0, [r7, #4]
 800d658:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 800d65a:	2300      	movs	r3, #0
 800d65c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 800d660:	687b      	ldr	r3, [r7, #4]
 800d662:	2203      	movs	r2, #3
 800d664:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 800d668:	687b      	ldr	r3, [r7, #4]
 800d66a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d66c:	2b03      	cmp	r3, #3
 800d66e:	d02e      	beq.n	800d6ce <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDMMC_BUS_WIDE_8B)
 800d670:	683b      	ldr	r3, [r7, #0]
 800d672:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d676:	d106      	bne.n	800d686 <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800d678:	687b      	ldr	r3, [r7, #4]
 800d67a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d67c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800d680:	687b      	ldr	r3, [r7, #4]
 800d682:	639a      	str	r2, [r3, #56]	@ 0x38
 800d684:	e029      	b.n	800d6da <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_4B)
 800d686:	683b      	ldr	r3, [r7, #0]
 800d688:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d68c:	d10a      	bne.n	800d6a4 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800d68e:	6878      	ldr	r0, [r7, #4]
 800d690:	f000 fa1c 	bl	800dacc <SD_WideBus_Enable>
 800d694:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800d696:	687b      	ldr	r3, [r7, #4]
 800d698:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d69a:	6a3b      	ldr	r3, [r7, #32]
 800d69c:	431a      	orrs	r2, r3
 800d69e:	687b      	ldr	r3, [r7, #4]
 800d6a0:	639a      	str	r2, [r3, #56]	@ 0x38
 800d6a2:	e01a      	b.n	800d6da <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_1B)
 800d6a4:	683b      	ldr	r3, [r7, #0]
 800d6a6:	2b00      	cmp	r3, #0
 800d6a8:	d10a      	bne.n	800d6c0 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800d6aa:	6878      	ldr	r0, [r7, #4]
 800d6ac:	f000 fa59 	bl	800db62 <SD_WideBus_Disable>
 800d6b0:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800d6b2:	687b      	ldr	r3, [r7, #4]
 800d6b4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d6b6:	6a3b      	ldr	r3, [r7, #32]
 800d6b8:	431a      	orrs	r2, r3
 800d6ba:	687b      	ldr	r3, [r7, #4]
 800d6bc:	639a      	str	r2, [r3, #56]	@ 0x38
 800d6be:	e00c      	b.n	800d6da <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800d6c0:	687b      	ldr	r3, [r7, #4]
 800d6c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d6c4:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800d6c8:	687b      	ldr	r3, [r7, #4]
 800d6ca:	639a      	str	r2, [r3, #56]	@ 0x38
 800d6cc:	e005      	b.n	800d6da <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800d6ce:	687b      	ldr	r3, [r7, #4]
 800d6d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d6d2:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800d6d6:	687b      	ldr	r3, [r7, #4]
 800d6d8:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800d6da:	687b      	ldr	r3, [r7, #4]
 800d6dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d6de:	2b00      	cmp	r3, #0
 800d6e0:	d00b      	beq.n	800d6fa <HAL_SD_ConfigWideBusOperation+0xaa>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800d6e2:	687b      	ldr	r3, [r7, #4]
 800d6e4:	681b      	ldr	r3, [r3, #0]
 800d6e6:	4a26      	ldr	r2, [pc, #152]	@ (800d780 <HAL_SD_ConfigWideBusOperation+0x130>)
 800d6e8:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 800d6ea:	687b      	ldr	r3, [r7, #4]
 800d6ec:	2201      	movs	r2, #1
 800d6ee:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    status = HAL_ERROR;
 800d6f2:	2301      	movs	r3, #1
 800d6f4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800d6f8:	e01f      	b.n	800d73a <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDMMC peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 800d6fa:	687b      	ldr	r3, [r7, #4]
 800d6fc:	685b      	ldr	r3, [r3, #4]
 800d6fe:	60bb      	str	r3, [r7, #8]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 800d700:	687b      	ldr	r3, [r7, #4]
 800d702:	689b      	ldr	r3, [r3, #8]
 800d704:	60fb      	str	r3, [r7, #12]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800d706:	687b      	ldr	r3, [r7, #4]
 800d708:	68db      	ldr	r3, [r3, #12]
 800d70a:	613b      	str	r3, [r7, #16]
    Init.BusWide             = WideMode;
 800d70c:	683b      	ldr	r3, [r7, #0]
 800d70e:	617b      	str	r3, [r7, #20]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800d710:	687b      	ldr	r3, [r7, #4]
 800d712:	695b      	ldr	r3, [r3, #20]
 800d714:	61bb      	str	r3, [r7, #24]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 800d716:	687b      	ldr	r3, [r7, #4]
 800d718:	699b      	ldr	r3, [r3, #24]
 800d71a:	61fb      	str	r3, [r7, #28]
    (void)SDMMC_Init(hsd->Instance, Init);
 800d71c:	687b      	ldr	r3, [r7, #4]
 800d71e:	681d      	ldr	r5, [r3, #0]
 800d720:	466c      	mov	r4, sp
 800d722:	f107 0314 	add.w	r3, r7, #20
 800d726:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800d72a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800d72e:	f107 0308 	add.w	r3, r7, #8
 800d732:	cb0e      	ldmia	r3, {r1, r2, r3}
 800d734:	4628      	mov	r0, r5
 800d736:	f003 f9ff 	bl	8010b38 <SDMMC_Init>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800d73a:	687b      	ldr	r3, [r7, #4]
 800d73c:	681b      	ldr	r3, [r3, #0]
 800d73e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800d742:	4618      	mov	r0, r3
 800d744:	f003 fad4 	bl	8010cf0 <SDMMC_CmdBlockLength>
 800d748:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800d74a:	6a3b      	ldr	r3, [r7, #32]
 800d74c:	2b00      	cmp	r3, #0
 800d74e:	d00c      	beq.n	800d76a <HAL_SD_ConfigWideBusOperation+0x11a>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800d750:	687b      	ldr	r3, [r7, #4]
 800d752:	681b      	ldr	r3, [r3, #0]
 800d754:	4a0a      	ldr	r2, [pc, #40]	@ (800d780 <HAL_SD_ConfigWideBusOperation+0x130>)
 800d756:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 800d758:	687b      	ldr	r3, [r7, #4]
 800d75a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d75c:	6a3b      	ldr	r3, [r7, #32]
 800d75e:	431a      	orrs	r2, r3
 800d760:	687b      	ldr	r3, [r7, #4]
 800d762:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
 800d764:	2301      	movs	r3, #1
 800d766:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 800d76a:	687b      	ldr	r3, [r7, #4]
 800d76c:	2201      	movs	r2, #1
 800d76e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return status;
 800d772:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800d776:	4618      	mov	r0, r3
 800d778:	3728      	adds	r7, #40	@ 0x28
 800d77a:	46bd      	mov	sp, r7
 800d77c:	bdb0      	pop	{r4, r5, r7, pc}
 800d77e:	bf00      	nop
 800d780:	004005ff 	.word	0x004005ff

0800d784 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 800d784:	b580      	push	{r7, lr}
 800d786:	b086      	sub	sp, #24
 800d788:	af00      	add	r7, sp, #0
 800d78a:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 800d78c:	2300      	movs	r3, #0
 800d78e:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 800d790:	f107 030c 	add.w	r3, r7, #12
 800d794:	4619      	mov	r1, r3
 800d796:	6878      	ldr	r0, [r7, #4]
 800d798:	f000 f970 	bl	800da7c <SD_SendStatus>
 800d79c:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800d79e:	697b      	ldr	r3, [r7, #20]
 800d7a0:	2b00      	cmp	r3, #0
 800d7a2:	d005      	beq.n	800d7b0 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 800d7a4:	687b      	ldr	r3, [r7, #4]
 800d7a6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d7a8:	697b      	ldr	r3, [r7, #20]
 800d7aa:	431a      	orrs	r2, r3
 800d7ac:	687b      	ldr	r3, [r7, #4]
 800d7ae:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 800d7b0:	68fb      	ldr	r3, [r7, #12]
 800d7b2:	0a5b      	lsrs	r3, r3, #9
 800d7b4:	f003 030f 	and.w	r3, r3, #15
 800d7b8:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800d7ba:	693b      	ldr	r3, [r7, #16]
}
 800d7bc:	4618      	mov	r0, r3
 800d7be:	3718      	adds	r7, #24
 800d7c0:	46bd      	mov	sp, r7
 800d7c2:	bd80      	pop	{r7, pc}

0800d7c4 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 800d7c4:	b5b0      	push	{r4, r5, r7, lr}
 800d7c6:	b094      	sub	sp, #80	@ 0x50
 800d7c8:	af04      	add	r7, sp, #16
 800d7ca:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 800d7cc:	2301      	movs	r3, #1
 800d7ce:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDMMC_GetPowerState(hsd->Instance) == 0U)
 800d7d0:	687b      	ldr	r3, [r7, #4]
 800d7d2:	681b      	ldr	r3, [r3, #0]
 800d7d4:	4618      	mov	r0, r3
 800d7d6:	f003 fa07 	bl	8010be8 <SDMMC_GetPowerState>
 800d7da:	4603      	mov	r3, r0
 800d7dc:	2b00      	cmp	r3, #0
 800d7de:	d102      	bne.n	800d7e6 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800d7e0:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800d7e4:	e0b8      	b.n	800d958 <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800d7e6:	687b      	ldr	r3, [r7, #4]
 800d7e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d7ea:	2b03      	cmp	r3, #3
 800d7ec:	d02f      	beq.n	800d84e <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800d7ee:	687b      	ldr	r3, [r7, #4]
 800d7f0:	681b      	ldr	r3, [r3, #0]
 800d7f2:	4618      	mov	r0, r3
 800d7f4:	f003 fc31 	bl	801105a <SDMMC_CmdSendCID>
 800d7f8:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800d7fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d7fc:	2b00      	cmp	r3, #0
 800d7fe:	d001      	beq.n	800d804 <SD_InitCard+0x40>
    {
      return errorstate;
 800d800:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d802:	e0a9      	b.n	800d958 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800d804:	687b      	ldr	r3, [r7, #4]
 800d806:	681b      	ldr	r3, [r3, #0]
 800d808:	2100      	movs	r1, #0
 800d80a:	4618      	mov	r0, r3
 800d80c:	f003 fa31 	bl	8010c72 <SDMMC_GetResponse>
 800d810:	4602      	mov	r2, r0
 800d812:	687b      	ldr	r3, [r7, #4]
 800d814:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800d816:	687b      	ldr	r3, [r7, #4]
 800d818:	681b      	ldr	r3, [r3, #0]
 800d81a:	2104      	movs	r1, #4
 800d81c:	4618      	mov	r0, r3
 800d81e:	f003 fa28 	bl	8010c72 <SDMMC_GetResponse>
 800d822:	4602      	mov	r2, r0
 800d824:	687b      	ldr	r3, [r7, #4]
 800d826:	679a      	str	r2, [r3, #120]	@ 0x78
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800d828:	687b      	ldr	r3, [r7, #4]
 800d82a:	681b      	ldr	r3, [r3, #0]
 800d82c:	2108      	movs	r1, #8
 800d82e:	4618      	mov	r0, r3
 800d830:	f003 fa1f 	bl	8010c72 <SDMMC_GetResponse>
 800d834:	4602      	mov	r2, r0
 800d836:	687b      	ldr	r3, [r7, #4]
 800d838:	67da      	str	r2, [r3, #124]	@ 0x7c
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800d83a:	687b      	ldr	r3, [r7, #4]
 800d83c:	681b      	ldr	r3, [r3, #0]
 800d83e:	210c      	movs	r1, #12
 800d840:	4618      	mov	r0, r3
 800d842:	f003 fa16 	bl	8010c72 <SDMMC_GetResponse>
 800d846:	4602      	mov	r2, r0
 800d848:	687b      	ldr	r3, [r7, #4]
 800d84a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800d84e:	687b      	ldr	r3, [r7, #4]
 800d850:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d852:	2b03      	cmp	r3, #3
 800d854:	d00d      	beq.n	800d872 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800d856:	687b      	ldr	r3, [r7, #4]
 800d858:	681b      	ldr	r3, [r3, #0]
 800d85a:	f107 020e 	add.w	r2, r7, #14
 800d85e:	4611      	mov	r1, r2
 800d860:	4618      	mov	r0, r3
 800d862:	f003 fc37 	bl	80110d4 <SDMMC_CmdSetRelAdd>
 800d866:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800d868:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d86a:	2b00      	cmp	r3, #0
 800d86c:	d001      	beq.n	800d872 <SD_InitCard+0xae>
    {
      return errorstate;
 800d86e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d870:	e072      	b.n	800d958 <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 800d872:	687b      	ldr	r3, [r7, #4]
 800d874:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d876:	2b03      	cmp	r3, #3
 800d878:	d036      	beq.n	800d8e8 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800d87a:	89fb      	ldrh	r3, [r7, #14]
 800d87c:	461a      	mov	r2, r3
 800d87e:	687b      	ldr	r3, [r7, #4]
 800d880:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800d882:	687b      	ldr	r3, [r7, #4]
 800d884:	681a      	ldr	r2, [r3, #0]
 800d886:	687b      	ldr	r3, [r7, #4]
 800d888:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d88a:	041b      	lsls	r3, r3, #16
 800d88c:	4619      	mov	r1, r3
 800d88e:	4610      	mov	r0, r2
 800d890:	f003 fc01 	bl	8011096 <SDMMC_CmdSendCSD>
 800d894:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800d896:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d898:	2b00      	cmp	r3, #0
 800d89a:	d001      	beq.n	800d8a0 <SD_InitCard+0xdc>
    {
      return errorstate;
 800d89c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d89e:	e05b      	b.n	800d958 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800d8a0:	687b      	ldr	r3, [r7, #4]
 800d8a2:	681b      	ldr	r3, [r3, #0]
 800d8a4:	2100      	movs	r1, #0
 800d8a6:	4618      	mov	r0, r3
 800d8a8:	f003 f9e3 	bl	8010c72 <SDMMC_GetResponse>
 800d8ac:	4602      	mov	r2, r0
 800d8ae:	687b      	ldr	r3, [r7, #4]
 800d8b0:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800d8b2:	687b      	ldr	r3, [r7, #4]
 800d8b4:	681b      	ldr	r3, [r3, #0]
 800d8b6:	2104      	movs	r1, #4
 800d8b8:	4618      	mov	r0, r3
 800d8ba:	f003 f9da 	bl	8010c72 <SDMMC_GetResponse>
 800d8be:	4602      	mov	r2, r0
 800d8c0:	687b      	ldr	r3, [r7, #4]
 800d8c2:	669a      	str	r2, [r3, #104]	@ 0x68
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800d8c4:	687b      	ldr	r3, [r7, #4]
 800d8c6:	681b      	ldr	r3, [r3, #0]
 800d8c8:	2108      	movs	r1, #8
 800d8ca:	4618      	mov	r0, r3
 800d8cc:	f003 f9d1 	bl	8010c72 <SDMMC_GetResponse>
 800d8d0:	4602      	mov	r2, r0
 800d8d2:	687b      	ldr	r3, [r7, #4]
 800d8d4:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800d8d6:	687b      	ldr	r3, [r7, #4]
 800d8d8:	681b      	ldr	r3, [r3, #0]
 800d8da:	210c      	movs	r1, #12
 800d8dc:	4618      	mov	r0, r3
 800d8de:	f003 f9c8 	bl	8010c72 <SDMMC_GetResponse>
 800d8e2:	4602      	mov	r2, r0
 800d8e4:	687b      	ldr	r3, [r7, #4]
 800d8e6:	671a      	str	r2, [r3, #112]	@ 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 800d8e8:	687b      	ldr	r3, [r7, #4]
 800d8ea:	681b      	ldr	r3, [r3, #0]
 800d8ec:	2104      	movs	r1, #4
 800d8ee:	4618      	mov	r0, r3
 800d8f0:	f003 f9bf 	bl	8010c72 <SDMMC_GetResponse>
 800d8f4:	4603      	mov	r3, r0
 800d8f6:	0d1a      	lsrs	r2, r3, #20
 800d8f8:	687b      	ldr	r3, [r7, #4]
 800d8fa:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800d8fc:	f107 0310 	add.w	r3, r7, #16
 800d900:	4619      	mov	r1, r3
 800d902:	6878      	ldr	r0, [r7, #4]
 800d904:	f7ff fcd4 	bl	800d2b0 <HAL_SD_GetCardCSD>
 800d908:	4603      	mov	r3, r0
 800d90a:	2b00      	cmp	r3, #0
 800d90c:	d002      	beq.n	800d914 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800d90e:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800d912:	e021      	b.n	800d958 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800d914:	687b      	ldr	r3, [r7, #4]
 800d916:	6819      	ldr	r1, [r3, #0]
 800d918:	687b      	ldr	r3, [r7, #4]
 800d91a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d91c:	041b      	lsls	r3, r3, #16
 800d91e:	2200      	movs	r2, #0
 800d920:	461c      	mov	r4, r3
 800d922:	4615      	mov	r5, r2
 800d924:	4622      	mov	r2, r4
 800d926:	462b      	mov	r3, r5
 800d928:	4608      	mov	r0, r1
 800d92a:	f003 faad 	bl	8010e88 <SDMMC_CmdSelDesel>
 800d92e:	63f8      	str	r0, [r7, #60]	@ 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 800d930:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d932:	2b00      	cmp	r3, #0
 800d934:	d001      	beq.n	800d93a <SD_InitCard+0x176>
  {
    return errorstate;
 800d936:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d938:	e00e      	b.n	800d958 <SD_InitCard+0x194>
  }

  /* Configure SDMMC peripheral interface */
  (void)SDMMC_Init(hsd->Instance, hsd->Init);
 800d93a:	687b      	ldr	r3, [r7, #4]
 800d93c:	681d      	ldr	r5, [r3, #0]
 800d93e:	687b      	ldr	r3, [r7, #4]
 800d940:	466c      	mov	r4, sp
 800d942:	f103 0210 	add.w	r2, r3, #16
 800d946:	ca07      	ldmia	r2, {r0, r1, r2}
 800d948:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800d94c:	3304      	adds	r3, #4
 800d94e:	cb0e      	ldmia	r3, {r1, r2, r3}
 800d950:	4628      	mov	r0, r5
 800d952:	f003 f8f1 	bl	8010b38 <SDMMC_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800d956:	2300      	movs	r3, #0
}
 800d958:	4618      	mov	r0, r3
 800d95a:	3740      	adds	r7, #64	@ 0x40
 800d95c:	46bd      	mov	sp, r7
 800d95e:	bdb0      	pop	{r4, r5, r7, pc}

0800d960 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800d960:	b580      	push	{r7, lr}
 800d962:	b086      	sub	sp, #24
 800d964:	af00      	add	r7, sp, #0
 800d966:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800d968:	2300      	movs	r3, #0
 800d96a:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 800d96c:	2300      	movs	r3, #0
 800d96e:	617b      	str	r3, [r7, #20]
 800d970:	2300      	movs	r3, #0
 800d972:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800d974:	687b      	ldr	r3, [r7, #4]
 800d976:	681b      	ldr	r3, [r3, #0]
 800d978:	4618      	mov	r0, r3
 800d97a:	f003 faa8 	bl	8010ece <SDMMC_CmdGoIdleState>
 800d97e:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800d980:	68fb      	ldr	r3, [r7, #12]
 800d982:	2b00      	cmp	r3, #0
 800d984:	d001      	beq.n	800d98a <SD_PowerON+0x2a>
  {
    return errorstate;
 800d986:	68fb      	ldr	r3, [r7, #12]
 800d988:	e072      	b.n	800da70 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800d98a:	687b      	ldr	r3, [r7, #4]
 800d98c:	681b      	ldr	r3, [r3, #0]
 800d98e:	4618      	mov	r0, r3
 800d990:	f003 fabb 	bl	8010f0a <SDMMC_CmdOperCond>
 800d994:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800d996:	68fb      	ldr	r3, [r7, #12]
 800d998:	2b00      	cmp	r3, #0
 800d99a:	d00d      	beq.n	800d9b8 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800d99c:	687b      	ldr	r3, [r7, #4]
 800d99e:	2200      	movs	r2, #0
 800d9a0:	649a      	str	r2, [r3, #72]	@ 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800d9a2:	687b      	ldr	r3, [r7, #4]
 800d9a4:	681b      	ldr	r3, [r3, #0]
 800d9a6:	4618      	mov	r0, r3
 800d9a8:	f003 fa91 	bl	8010ece <SDMMC_CmdGoIdleState>
 800d9ac:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800d9ae:	68fb      	ldr	r3, [r7, #12]
 800d9b0:	2b00      	cmp	r3, #0
 800d9b2:	d004      	beq.n	800d9be <SD_PowerON+0x5e>
    {
      return errorstate;
 800d9b4:	68fb      	ldr	r3, [r7, #12]
 800d9b6:	e05b      	b.n	800da70 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800d9b8:	687b      	ldr	r3, [r7, #4]
 800d9ba:	2201      	movs	r2, #1
 800d9bc:	649a      	str	r2, [r3, #72]	@ 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 800d9be:	687b      	ldr	r3, [r7, #4]
 800d9c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d9c2:	2b01      	cmp	r3, #1
 800d9c4:	d137      	bne.n	800da36 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800d9c6:	687b      	ldr	r3, [r7, #4]
 800d9c8:	681b      	ldr	r3, [r3, #0]
 800d9ca:	2100      	movs	r1, #0
 800d9cc:	4618      	mov	r0, r3
 800d9ce:	f003 fabb 	bl	8010f48 <SDMMC_CmdAppCommand>
 800d9d2:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800d9d4:	68fb      	ldr	r3, [r7, #12]
 800d9d6:	2b00      	cmp	r3, #0
 800d9d8:	d02d      	beq.n	800da36 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800d9da:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800d9de:	e047      	b.n	800da70 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800d9e0:	687b      	ldr	r3, [r7, #4]
 800d9e2:	681b      	ldr	r3, [r3, #0]
 800d9e4:	2100      	movs	r1, #0
 800d9e6:	4618      	mov	r0, r3
 800d9e8:	f003 faae 	bl	8010f48 <SDMMC_CmdAppCommand>
 800d9ec:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800d9ee:	68fb      	ldr	r3, [r7, #12]
 800d9f0:	2b00      	cmp	r3, #0
 800d9f2:	d001      	beq.n	800d9f8 <SD_PowerON+0x98>
    {
      return errorstate;
 800d9f4:	68fb      	ldr	r3, [r7, #12]
 800d9f6:	e03b      	b.n	800da70 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 800d9f8:	687b      	ldr	r3, [r7, #4]
 800d9fa:	681b      	ldr	r3, [r3, #0]
 800d9fc:	491e      	ldr	r1, [pc, #120]	@ (800da78 <SD_PowerON+0x118>)
 800d9fe:	4618      	mov	r0, r3
 800da00:	f003 fac4 	bl	8010f8c <SDMMC_CmdAppOperCommand>
 800da04:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800da06:	68fb      	ldr	r3, [r7, #12]
 800da08:	2b00      	cmp	r3, #0
 800da0a:	d002      	beq.n	800da12 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800da0c:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800da10:	e02e      	b.n	800da70 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800da12:	687b      	ldr	r3, [r7, #4]
 800da14:	681b      	ldr	r3, [r3, #0]
 800da16:	2100      	movs	r1, #0
 800da18:	4618      	mov	r0, r3
 800da1a:	f003 f92a 	bl	8010c72 <SDMMC_GetResponse>
 800da1e:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800da20:	697b      	ldr	r3, [r7, #20]
 800da22:	0fdb      	lsrs	r3, r3, #31
 800da24:	2b01      	cmp	r3, #1
 800da26:	d101      	bne.n	800da2c <SD_PowerON+0xcc>
 800da28:	2301      	movs	r3, #1
 800da2a:	e000      	b.n	800da2e <SD_PowerON+0xce>
 800da2c:	2300      	movs	r3, #0
 800da2e:	613b      	str	r3, [r7, #16]

    count++;
 800da30:	68bb      	ldr	r3, [r7, #8]
 800da32:	3301      	adds	r3, #1
 800da34:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800da36:	68bb      	ldr	r3, [r7, #8]
 800da38:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800da3c:	4293      	cmp	r3, r2
 800da3e:	d802      	bhi.n	800da46 <SD_PowerON+0xe6>
 800da40:	693b      	ldr	r3, [r7, #16]
 800da42:	2b00      	cmp	r3, #0
 800da44:	d0cc      	beq.n	800d9e0 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800da46:	68bb      	ldr	r3, [r7, #8]
 800da48:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800da4c:	4293      	cmp	r3, r2
 800da4e:	d902      	bls.n	800da56 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800da50:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800da54:	e00c      	b.n	800da70 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800da56:	697b      	ldr	r3, [r7, #20]
 800da58:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800da5c:	2b00      	cmp	r3, #0
 800da5e:	d003      	beq.n	800da68 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800da60:	687b      	ldr	r3, [r7, #4]
 800da62:	2201      	movs	r2, #1
 800da64:	645a      	str	r2, [r3, #68]	@ 0x44
 800da66:	e002      	b.n	800da6e <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 800da68:	687b      	ldr	r3, [r7, #4]
 800da6a:	2200      	movs	r2, #0
 800da6c:	645a      	str	r2, [r3, #68]	@ 0x44
  }


  return HAL_SD_ERROR_NONE;
 800da6e:	2300      	movs	r3, #0
}
 800da70:	4618      	mov	r0, r3
 800da72:	3718      	adds	r7, #24
 800da74:	46bd      	mov	sp, r7
 800da76:	bd80      	pop	{r7, pc}
 800da78:	c1100000 	.word	0xc1100000

0800da7c <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 800da7c:	b580      	push	{r7, lr}
 800da7e:	b084      	sub	sp, #16
 800da80:	af00      	add	r7, sp, #0
 800da82:	6078      	str	r0, [r7, #4]
 800da84:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 800da86:	683b      	ldr	r3, [r7, #0]
 800da88:	2b00      	cmp	r3, #0
 800da8a:	d102      	bne.n	800da92 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 800da8c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800da90:	e018      	b.n	800dac4 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800da92:	687b      	ldr	r3, [r7, #4]
 800da94:	681a      	ldr	r2, [r3, #0]
 800da96:	687b      	ldr	r3, [r7, #4]
 800da98:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800da9a:	041b      	lsls	r3, r3, #16
 800da9c:	4619      	mov	r1, r3
 800da9e:	4610      	mov	r0, r2
 800daa0:	f003 fb39 	bl	8011116 <SDMMC_CmdSendStatus>
 800daa4:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800daa6:	68fb      	ldr	r3, [r7, #12]
 800daa8:	2b00      	cmp	r3, #0
 800daaa:	d001      	beq.n	800dab0 <SD_SendStatus+0x34>
  {
    return errorstate;
 800daac:	68fb      	ldr	r3, [r7, #12]
 800daae:	e009      	b.n	800dac4 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800dab0:	687b      	ldr	r3, [r7, #4]
 800dab2:	681b      	ldr	r3, [r3, #0]
 800dab4:	2100      	movs	r1, #0
 800dab6:	4618      	mov	r0, r3
 800dab8:	f003 f8db 	bl	8010c72 <SDMMC_GetResponse>
 800dabc:	4602      	mov	r2, r0
 800dabe:	683b      	ldr	r3, [r7, #0]
 800dac0:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800dac2:	2300      	movs	r3, #0
}
 800dac4:	4618      	mov	r0, r3
 800dac6:	3710      	adds	r7, #16
 800dac8:	46bd      	mov	sp, r7
 800daca:	bd80      	pop	{r7, pc}

0800dacc <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 800dacc:	b580      	push	{r7, lr}
 800dace:	b086      	sub	sp, #24
 800dad0:	af00      	add	r7, sp, #0
 800dad2:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800dad4:	2300      	movs	r3, #0
 800dad6:	60fb      	str	r3, [r7, #12]
 800dad8:	2300      	movs	r3, #0
 800dada:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800dadc:	687b      	ldr	r3, [r7, #4]
 800dade:	681b      	ldr	r3, [r3, #0]
 800dae0:	2100      	movs	r1, #0
 800dae2:	4618      	mov	r0, r3
 800dae4:	f003 f8c5 	bl	8010c72 <SDMMC_GetResponse>
 800dae8:	4603      	mov	r3, r0
 800daea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800daee:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800daf2:	d102      	bne.n	800dafa <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800daf4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800daf8:	e02f      	b.n	800db5a <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800dafa:	f107 030c 	add.w	r3, r7, #12
 800dafe:	4619      	mov	r1, r3
 800db00:	6878      	ldr	r0, [r7, #4]
 800db02:	f000 f879 	bl	800dbf8 <SD_FindSCR>
 800db06:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800db08:	697b      	ldr	r3, [r7, #20]
 800db0a:	2b00      	cmp	r3, #0
 800db0c:	d001      	beq.n	800db12 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800db0e:	697b      	ldr	r3, [r7, #20]
 800db10:	e023      	b.n	800db5a <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800db12:	693b      	ldr	r3, [r7, #16]
 800db14:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800db18:	2b00      	cmp	r3, #0
 800db1a:	d01c      	beq.n	800db56 <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800db1c:	687b      	ldr	r3, [r7, #4]
 800db1e:	681a      	ldr	r2, [r3, #0]
 800db20:	687b      	ldr	r3, [r7, #4]
 800db22:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800db24:	041b      	lsls	r3, r3, #16
 800db26:	4619      	mov	r1, r3
 800db28:	4610      	mov	r0, r2
 800db2a:	f003 fa0d 	bl	8010f48 <SDMMC_CmdAppCommand>
 800db2e:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800db30:	697b      	ldr	r3, [r7, #20]
 800db32:	2b00      	cmp	r3, #0
 800db34:	d001      	beq.n	800db3a <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800db36:	697b      	ldr	r3, [r7, #20]
 800db38:	e00f      	b.n	800db5a <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800db3a:	687b      	ldr	r3, [r7, #4]
 800db3c:	681b      	ldr	r3, [r3, #0]
 800db3e:	2102      	movs	r1, #2
 800db40:	4618      	mov	r0, r3
 800db42:	f003 fa47 	bl	8010fd4 <SDMMC_CmdBusWidth>
 800db46:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800db48:	697b      	ldr	r3, [r7, #20]
 800db4a:	2b00      	cmp	r3, #0
 800db4c:	d001      	beq.n	800db52 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800db4e:	697b      	ldr	r3, [r7, #20]
 800db50:	e003      	b.n	800db5a <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800db52:	2300      	movs	r3, #0
 800db54:	e001      	b.n	800db5a <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800db56:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 800db5a:	4618      	mov	r0, r3
 800db5c:	3718      	adds	r7, #24
 800db5e:	46bd      	mov	sp, r7
 800db60:	bd80      	pop	{r7, pc}

0800db62 <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800db62:	b580      	push	{r7, lr}
 800db64:	b086      	sub	sp, #24
 800db66:	af00      	add	r7, sp, #0
 800db68:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800db6a:	2300      	movs	r3, #0
 800db6c:	60fb      	str	r3, [r7, #12]
 800db6e:	2300      	movs	r3, #0
 800db70:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800db72:	687b      	ldr	r3, [r7, #4]
 800db74:	681b      	ldr	r3, [r3, #0]
 800db76:	2100      	movs	r1, #0
 800db78:	4618      	mov	r0, r3
 800db7a:	f003 f87a 	bl	8010c72 <SDMMC_GetResponse>
 800db7e:	4603      	mov	r3, r0
 800db80:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800db84:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800db88:	d102      	bne.n	800db90 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800db8a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800db8e:	e02f      	b.n	800dbf0 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800db90:	f107 030c 	add.w	r3, r7, #12
 800db94:	4619      	mov	r1, r3
 800db96:	6878      	ldr	r0, [r7, #4]
 800db98:	f000 f82e 	bl	800dbf8 <SD_FindSCR>
 800db9c:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800db9e:	697b      	ldr	r3, [r7, #20]
 800dba0:	2b00      	cmp	r3, #0
 800dba2:	d001      	beq.n	800dba8 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800dba4:	697b      	ldr	r3, [r7, #20]
 800dba6:	e023      	b.n	800dbf0 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800dba8:	693b      	ldr	r3, [r7, #16]
 800dbaa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800dbae:	2b00      	cmp	r3, #0
 800dbb0:	d01c      	beq.n	800dbec <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800dbb2:	687b      	ldr	r3, [r7, #4]
 800dbb4:	681a      	ldr	r2, [r3, #0]
 800dbb6:	687b      	ldr	r3, [r7, #4]
 800dbb8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800dbba:	041b      	lsls	r3, r3, #16
 800dbbc:	4619      	mov	r1, r3
 800dbbe:	4610      	mov	r0, r2
 800dbc0:	f003 f9c2 	bl	8010f48 <SDMMC_CmdAppCommand>
 800dbc4:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800dbc6:	697b      	ldr	r3, [r7, #20]
 800dbc8:	2b00      	cmp	r3, #0
 800dbca:	d001      	beq.n	800dbd0 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 800dbcc:	697b      	ldr	r3, [r7, #20]
 800dbce:	e00f      	b.n	800dbf0 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800dbd0:	687b      	ldr	r3, [r7, #4]
 800dbd2:	681b      	ldr	r3, [r3, #0]
 800dbd4:	2100      	movs	r1, #0
 800dbd6:	4618      	mov	r0, r3
 800dbd8:	f003 f9fc 	bl	8010fd4 <SDMMC_CmdBusWidth>
 800dbdc:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800dbde:	697b      	ldr	r3, [r7, #20]
 800dbe0:	2b00      	cmp	r3, #0
 800dbe2:	d001      	beq.n	800dbe8 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800dbe4:	697b      	ldr	r3, [r7, #20]
 800dbe6:	e003      	b.n	800dbf0 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800dbe8:	2300      	movs	r3, #0
 800dbea:	e001      	b.n	800dbf0 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800dbec:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 800dbf0:	4618      	mov	r0, r3
 800dbf2:	3718      	adds	r7, #24
 800dbf4:	46bd      	mov	sp, r7
 800dbf6:	bd80      	pop	{r7, pc}

0800dbf8 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800dbf8:	b590      	push	{r4, r7, lr}
 800dbfa:	b08f      	sub	sp, #60	@ 0x3c
 800dbfc:	af00      	add	r7, sp, #0
 800dbfe:	6078      	str	r0, [r7, #4]
 800dc00:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800dc02:	f7f8 fc1d 	bl	8006440 <HAL_GetTick>
 800dc06:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t index = 0U;
 800dc08:	2300      	movs	r3, #0
 800dc0a:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 800dc0c:	2300      	movs	r3, #0
 800dc0e:	60bb      	str	r3, [r7, #8]
 800dc10:	2300      	movs	r3, #0
 800dc12:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 800dc14:	683b      	ldr	r3, [r7, #0]
 800dc16:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800dc18:	687b      	ldr	r3, [r7, #4]
 800dc1a:	681b      	ldr	r3, [r3, #0]
 800dc1c:	2108      	movs	r1, #8
 800dc1e:	4618      	mov	r0, r3
 800dc20:	f003 f866 	bl	8010cf0 <SDMMC_CmdBlockLength>
 800dc24:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800dc26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dc28:	2b00      	cmp	r3, #0
 800dc2a:	d001      	beq.n	800dc30 <SD_FindSCR+0x38>
  {
    return errorstate;
 800dc2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dc2e:	e0b2      	b.n	800dd96 <SD_FindSCR+0x19e>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800dc30:	687b      	ldr	r3, [r7, #4]
 800dc32:	681a      	ldr	r2, [r3, #0]
 800dc34:	687b      	ldr	r3, [r7, #4]
 800dc36:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800dc38:	041b      	lsls	r3, r3, #16
 800dc3a:	4619      	mov	r1, r3
 800dc3c:	4610      	mov	r0, r2
 800dc3e:	f003 f983 	bl	8010f48 <SDMMC_CmdAppCommand>
 800dc42:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800dc44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dc46:	2b00      	cmp	r3, #0
 800dc48:	d001      	beq.n	800dc4e <SD_FindSCR+0x56>
  {
    return errorstate;
 800dc4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dc4c:	e0a3      	b.n	800dd96 <SD_FindSCR+0x19e>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800dc4e:	f04f 33ff 	mov.w	r3, #4294967295
 800dc52:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800dc54:	2308      	movs	r3, #8
 800dc56:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 800dc58:	2330      	movs	r3, #48	@ 0x30
 800dc5a:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800dc5c:	2302      	movs	r3, #2
 800dc5e:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800dc60:	2300      	movs	r3, #0
 800dc62:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800dc64:	2301      	movs	r3, #1
 800dc66:	627b      	str	r3, [r7, #36]	@ 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800dc68:	687b      	ldr	r3, [r7, #4]
 800dc6a:	681b      	ldr	r3, [r3, #0]
 800dc6c:	f107 0210 	add.w	r2, r7, #16
 800dc70:	4611      	mov	r1, r2
 800dc72:	4618      	mov	r0, r3
 800dc74:	f003 f810 	bl	8010c98 <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800dc78:	687b      	ldr	r3, [r7, #4]
 800dc7a:	681b      	ldr	r3, [r3, #0]
 800dc7c:	4618      	mov	r0, r3
 800dc7e:	f003 f9cb 	bl	8011018 <SDMMC_CmdSendSCR>
 800dc82:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800dc84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dc86:	2b00      	cmp	r3, #0
 800dc88:	d02a      	beq.n	800dce0 <SD_FindSCR+0xe8>
  {
    return errorstate;
 800dc8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dc8c:	e083      	b.n	800dd96 <SD_FindSCR+0x19e>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXDAVL))
 800dc8e:	687b      	ldr	r3, [r7, #4]
 800dc90:	681b      	ldr	r3, [r3, #0]
 800dc92:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800dc94:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800dc98:	2b00      	cmp	r3, #0
 800dc9a:	d00f      	beq.n	800dcbc <SD_FindSCR+0xc4>
    {
      *(tempscr + index) = SDMMC_ReadFIFO(hsd->Instance);
 800dc9c:	687b      	ldr	r3, [r7, #4]
 800dc9e:	6819      	ldr	r1, [r3, #0]
 800dca0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dca2:	009b      	lsls	r3, r3, #2
 800dca4:	f107 0208 	add.w	r2, r7, #8
 800dca8:	18d4      	adds	r4, r2, r3
 800dcaa:	4608      	mov	r0, r1
 800dcac:	f002 ff70 	bl	8010b90 <SDMMC_ReadFIFO>
 800dcb0:	4603      	mov	r3, r0
 800dcb2:	6023      	str	r3, [r4, #0]
      index++;
 800dcb4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dcb6:	3301      	adds	r3, #1
 800dcb8:	637b      	str	r3, [r7, #52]	@ 0x34
 800dcba:	e006      	b.n	800dcca <SD_FindSCR+0xd2>
    }
    else if(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXACT))
 800dcbc:	687b      	ldr	r3, [r7, #4]
 800dcbe:	681b      	ldr	r3, [r3, #0]
 800dcc0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800dcc2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800dcc6:	2b00      	cmp	r3, #0
 800dcc8:	d012      	beq.n	800dcf0 <SD_FindSCR+0xf8>
    {
      break;
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 800dcca:	f7f8 fbb9 	bl	8006440 <HAL_GetTick>
 800dcce:	4602      	mov	r2, r0
 800dcd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dcd2:	1ad3      	subs	r3, r2, r3
 800dcd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dcd8:	d102      	bne.n	800dce0 <SD_FindSCR+0xe8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800dcda:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800dcde:	e05a      	b.n	800dd96 <SD_FindSCR+0x19e>
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT))
 800dce0:	687b      	ldr	r3, [r7, #4]
 800dce2:	681b      	ldr	r3, [r3, #0]
 800dce4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800dce6:	f003 032a 	and.w	r3, r3, #42	@ 0x2a
 800dcea:	2b00      	cmp	r3, #0
 800dcec:	d0cf      	beq.n	800dc8e <SD_FindSCR+0x96>
 800dcee:	e000      	b.n	800dcf2 <SD_FindSCR+0xfa>
      break;
 800dcf0:	bf00      	nop
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800dcf2:	687b      	ldr	r3, [r7, #4]
 800dcf4:	681b      	ldr	r3, [r3, #0]
 800dcf6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800dcf8:	f003 0308 	and.w	r3, r3, #8
 800dcfc:	2b00      	cmp	r3, #0
 800dcfe:	d005      	beq.n	800dd0c <SD_FindSCR+0x114>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 800dd00:	687b      	ldr	r3, [r7, #4]
 800dd02:	681b      	ldr	r3, [r3, #0]
 800dd04:	2208      	movs	r2, #8
 800dd06:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800dd08:	2308      	movs	r3, #8
 800dd0a:	e044      	b.n	800dd96 <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800dd0c:	687b      	ldr	r3, [r7, #4]
 800dd0e:	681b      	ldr	r3, [r3, #0]
 800dd10:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800dd12:	f003 0302 	and.w	r3, r3, #2
 800dd16:	2b00      	cmp	r3, #0
 800dd18:	d005      	beq.n	800dd26 <SD_FindSCR+0x12e>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 800dd1a:	687b      	ldr	r3, [r7, #4]
 800dd1c:	681b      	ldr	r3, [r3, #0]
 800dd1e:	2202      	movs	r2, #2
 800dd20:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800dd22:	2302      	movs	r3, #2
 800dd24:	e037      	b.n	800dd96 <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800dd26:	687b      	ldr	r3, [r7, #4]
 800dd28:	681b      	ldr	r3, [r3, #0]
 800dd2a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800dd2c:	f003 0320 	and.w	r3, r3, #32
 800dd30:	2b00      	cmp	r3, #0
 800dd32:	d005      	beq.n	800dd40 <SD_FindSCR+0x148>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 800dd34:	687b      	ldr	r3, [r7, #4]
 800dd36:	681b      	ldr	r3, [r3, #0]
 800dd38:	2220      	movs	r2, #32
 800dd3a:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800dd3c:	2320      	movs	r3, #32
 800dd3e:	e02a      	b.n	800dd96 <SD_FindSCR+0x19e>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800dd40:	687b      	ldr	r3, [r7, #4]
 800dd42:	681b      	ldr	r3, [r3, #0]
 800dd44:	f240 523a 	movw	r2, #1338	@ 0x53a
 800dd48:	639a      	str	r2, [r3, #56]	@ 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800dd4a:	68fb      	ldr	r3, [r7, #12]
 800dd4c:	061a      	lsls	r2, r3, #24
 800dd4e:	68fb      	ldr	r3, [r7, #12]
 800dd50:	021b      	lsls	r3, r3, #8
 800dd52:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800dd56:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800dd58:	68fb      	ldr	r3, [r7, #12]
 800dd5a:	0a1b      	lsrs	r3, r3, #8
 800dd5c:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800dd60:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800dd62:	68fb      	ldr	r3, [r7, #12]
 800dd64:	0e1b      	lsrs	r3, r3, #24
 800dd66:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800dd68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dd6a:	601a      	str	r2, [r3, #0]
    scr++;
 800dd6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dd6e:	3304      	adds	r3, #4
 800dd70:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800dd72:	68bb      	ldr	r3, [r7, #8]
 800dd74:	061a      	lsls	r2, r3, #24
 800dd76:	68bb      	ldr	r3, [r7, #8]
 800dd78:	021b      	lsls	r3, r3, #8
 800dd7a:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800dd7e:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800dd80:	68bb      	ldr	r3, [r7, #8]
 800dd82:	0a1b      	lsrs	r3, r3, #8
 800dd84:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800dd88:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800dd8a:	68bb      	ldr	r3, [r7, #8]
 800dd8c:	0e1b      	lsrs	r3, r3, #24
 800dd8e:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800dd90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dd92:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800dd94:	2300      	movs	r3, #0
}
 800dd96:	4618      	mov	r0, r3
 800dd98:	373c      	adds	r7, #60	@ 0x3c
 800dd9a:	46bd      	mov	sp, r7
 800dd9c:	bd90      	pop	{r4, r7, pc}

0800dd9e <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 800dd9e:	b580      	push	{r7, lr}
 800dda0:	b082      	sub	sp, #8
 800dda2:	af00      	add	r7, sp, #0
 800dda4:	6078      	str	r0, [r7, #4]
 800dda6:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 800dda8:	687b      	ldr	r3, [r7, #4]
 800ddaa:	2b00      	cmp	r3, #0
 800ddac:	d101      	bne.n	800ddb2 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 800ddae:	2301      	movs	r3, #1
 800ddb0:	e025      	b.n	800ddfe <HAL_SDRAM_Init+0x60>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 800ddb2:	687b      	ldr	r3, [r7, #4]
 800ddb4:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800ddb8:	b2db      	uxtb	r3, r3
 800ddba:	2b00      	cmp	r3, #0
 800ddbc:	d106      	bne.n	800ddcc <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 800ddbe:	687b      	ldr	r3, [r7, #4]
 800ddc0:	2200      	movs	r2, #0
 800ddc2:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 800ddc6:	6878      	ldr	r0, [r7, #4]
 800ddc8:	f7f7 f9ee 	bl	80051a8 <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 800ddcc:	687b      	ldr	r3, [r7, #4]
 800ddce:	2202      	movs	r2, #2
 800ddd0:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 800ddd4:	687b      	ldr	r3, [r7, #4]
 800ddd6:	681a      	ldr	r2, [r3, #0]
 800ddd8:	687b      	ldr	r3, [r7, #4]
 800ddda:	3304      	adds	r3, #4
 800dddc:	4619      	mov	r1, r3
 800ddde:	4610      	mov	r0, r2
 800dde0:	f002 fde4 	bl	80109ac <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 800dde4:	687b      	ldr	r3, [r7, #4]
 800dde6:	6818      	ldr	r0, [r3, #0]
 800dde8:	687b      	ldr	r3, [r7, #4]
 800ddea:	685b      	ldr	r3, [r3, #4]
 800ddec:	461a      	mov	r2, r3
 800ddee:	6839      	ldr	r1, [r7, #0]
 800ddf0:	f002 fe38 	bl	8010a64 <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 800ddf4:	687b      	ldr	r3, [r7, #4]
 800ddf6:	2201      	movs	r2, #1
 800ddf8:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 800ddfc:	2300      	movs	r3, #0
}
 800ddfe:	4618      	mov	r0, r3
 800de00:	3708      	adds	r7, #8
 800de02:	46bd      	mov	sp, r7
 800de04:	bd80      	pop	{r7, pc}
	...

0800de08 <HAL_SPDIFRX_Init>:
  *        in the SPDIFRX_InitTypeDef and create the associated handle.
  * @param hspdif SPDIFRX handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPDIFRX_Init(SPDIFRX_HandleTypeDef *hspdif)
{
 800de08:	b580      	push	{r7, lr}
 800de0a:	b084      	sub	sp, #16
 800de0c:	af00      	add	r7, sp, #0
 800de0e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  /* Check the SPDIFRX handle allocation */
  if (hspdif == NULL)
 800de10:	687b      	ldr	r3, [r7, #4]
 800de12:	2b00      	cmp	r3, #0
 800de14:	d101      	bne.n	800de1a <HAL_SPDIFRX_Init+0x12>
  {
    return HAL_ERROR;
 800de16:	2301      	movs	r3, #1
 800de18:	e04c      	b.n	800deb4 <HAL_SPDIFRX_Init+0xac>

    /* Init the low level hardware */
    hspdif->MspInitCallback(hspdif);
  }
#else
  if (hspdif->State == HAL_SPDIFRX_STATE_RESET)
 800de1a:	687b      	ldr	r3, [r7, #4]
 800de1c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800de20:	b2db      	uxtb	r3, r3
 800de22:	2b00      	cmp	r3, #0
 800de24:	d106      	bne.n	800de34 <HAL_SPDIFRX_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hspdif->Lock = HAL_UNLOCKED;
 800de26:	687b      	ldr	r3, [r7, #4]
 800de28:	2200      	movs	r2, #0
 800de2a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SPDIFRX_MspInit(hspdif);
 800de2e:	6878      	ldr	r0, [r7, #4]
 800de30:	f7f6 fe40 	bl	8004ab4 <HAL_SPDIFRX_MspInit>
  }
#endif /* USE_HAL_SPDIFRX_REGISTER_CALLBACKS */

  /* SPDIFRX peripheral state is BUSY */
  hspdif->State = HAL_SPDIFRX_STATE_BUSY;
 800de34:	687b      	ldr	r3, [r7, #4]
 800de36:	2202      	movs	r2, #2
 800de38:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Disable SPDIFRX interface (IDLE State) */
  __HAL_SPDIFRX_IDLE(hspdif);
 800de3c:	687b      	ldr	r3, [r7, #4]
 800de3e:	681b      	ldr	r3, [r3, #0]
 800de40:	681a      	ldr	r2, [r3, #0]
 800de42:	687b      	ldr	r3, [r7, #4]
 800de44:	681b      	ldr	r3, [r3, #0]
 800de46:	f022 0203 	bic.w	r2, r2, #3
 800de4a:	601a      	str	r2, [r3, #0]

  /* Reset the old SPDIFRX CR configuration */
  tmpreg = hspdif->Instance->CR;
 800de4c:	687b      	ldr	r3, [r7, #4]
 800de4e:	681b      	ldr	r3, [r3, #0]
 800de50:	681b      	ldr	r3, [r3, #0]
 800de52:	60fb      	str	r3, [r7, #12]

  tmpreg &= ~(SPDIFRX_CR_RXSTEO  | SPDIFRX_CR_DRFMT  | SPDIFRX_CR_PMSK |
 800de54:	68fa      	ldr	r2, [r7, #12]
 800de56:	4b19      	ldr	r3, [pc, #100]	@ (800debc <HAL_SPDIFRX_Init+0xb4>)
 800de58:	4013      	ands	r3, r2
 800de5a:	60fb      	str	r3, [r7, #12]
              SPDIFRX_CR_VMSK | SPDIFRX_CR_CUMSK | SPDIFRX_CR_PTMSK  |
              SPDIFRX_CR_CHSEL | SPDIFRX_CR_NBTR | SPDIFRX_CR_WFA |
              SPDIFRX_CR_INSEL);

  /* Sets the new configuration of the SPDIFRX peripheral */
  tmpreg |= (hspdif->Init.StereoMode |
 800de5c:	687b      	ldr	r3, [r7, #4]
 800de5e:	699a      	ldr	r2, [r3, #24]
             hspdif->Init.InputSelection |
 800de60:	687b      	ldr	r3, [r7, #4]
 800de62:	685b      	ldr	r3, [r3, #4]
  tmpreg |= (hspdif->Init.StereoMode |
 800de64:	431a      	orrs	r2, r3
             hspdif->Init.Retries |
 800de66:	687b      	ldr	r3, [r7, #4]
 800de68:	689b      	ldr	r3, [r3, #8]
             hspdif->Init.InputSelection |
 800de6a:	431a      	orrs	r2, r3
             hspdif->Init.WaitForActivity |
 800de6c:	687b      	ldr	r3, [r7, #4]
 800de6e:	68db      	ldr	r3, [r3, #12]
             hspdif->Init.Retries |
 800de70:	431a      	orrs	r2, r3
             hspdif->Init.ChannelSelection |
 800de72:	687b      	ldr	r3, [r7, #4]
 800de74:	691b      	ldr	r3, [r3, #16]
             hspdif->Init.WaitForActivity |
 800de76:	431a      	orrs	r2, r3
             hspdif->Init.DataFormat |
 800de78:	687b      	ldr	r3, [r7, #4]
 800de7a:	695b      	ldr	r3, [r3, #20]
             hspdif->Init.ChannelSelection |
 800de7c:	431a      	orrs	r2, r3
             hspdif->Init.PreambleTypeMask |
 800de7e:	687b      	ldr	r3, [r7, #4]
 800de80:	69db      	ldr	r3, [r3, #28]
             hspdif->Init.DataFormat |
 800de82:	431a      	orrs	r2, r3
             hspdif->Init.ChannelStatusMask |
 800de84:	687b      	ldr	r3, [r7, #4]
 800de86:	6a1b      	ldr	r3, [r3, #32]
             hspdif->Init.PreambleTypeMask |
 800de88:	431a      	orrs	r2, r3
             hspdif->Init.ValidityBitMask |
 800de8a:	687b      	ldr	r3, [r7, #4]
 800de8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
             hspdif->Init.ChannelStatusMask |
 800de8e:	431a      	orrs	r2, r3
             hspdif->Init.ParityErrorMask
 800de90:	687b      	ldr	r3, [r7, #4]
 800de92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
             hspdif->Init.ValidityBitMask |
 800de94:	4313      	orrs	r3, r2
  tmpreg |= (hspdif->Init.StereoMode |
 800de96:	68fa      	ldr	r2, [r7, #12]
 800de98:	4313      	orrs	r3, r2
 800de9a:	60fb      	str	r3, [r7, #12]
            );


  hspdif->Instance->CR = tmpreg;
 800de9c:	687b      	ldr	r3, [r7, #4]
 800de9e:	681b      	ldr	r3, [r3, #0]
 800dea0:	68fa      	ldr	r2, [r7, #12]
 800dea2:	601a      	str	r2, [r3, #0]

  hspdif->ErrorCode = HAL_SPDIFRX_ERROR_NONE;
 800dea4:	687b      	ldr	r3, [r7, #4]
 800dea6:	2200      	movs	r2, #0
 800dea8:	649a      	str	r2, [r3, #72]	@ 0x48

  /* SPDIFRX peripheral state is READY*/
  hspdif->State = HAL_SPDIFRX_STATE_READY;
 800deaa:	687b      	ldr	r3, [r7, #4]
 800deac:	2201      	movs	r2, #1
 800deae:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  return HAL_OK;
 800deb2:	2300      	movs	r3, #0
}
 800deb4:	4618      	mov	r0, r3
 800deb6:	3710      	adds	r7, #16
 800deb8:	46bd      	mov	sp, r7
 800deba:	bd80      	pop	{r7, pc}
 800debc:	fff88407 	.word	0xfff88407

0800dec0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800dec0:	b580      	push	{r7, lr}
 800dec2:	b084      	sub	sp, #16
 800dec4:	af00      	add	r7, sp, #0
 800dec6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800dec8:	687b      	ldr	r3, [r7, #4]
 800deca:	2b00      	cmp	r3, #0
 800decc:	d101      	bne.n	800ded2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800dece:	2301      	movs	r3, #1
 800ded0:	e09d      	b.n	800e00e <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800ded2:	687b      	ldr	r3, [r7, #4]
 800ded4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ded6:	2b00      	cmp	r3, #0
 800ded8:	d108      	bne.n	800deec <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800deda:	687b      	ldr	r3, [r7, #4]
 800dedc:	685b      	ldr	r3, [r3, #4]
 800dede:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800dee2:	d009      	beq.n	800def8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800dee4:	687b      	ldr	r3, [r7, #4]
 800dee6:	2200      	movs	r2, #0
 800dee8:	61da      	str	r2, [r3, #28]
 800deea:	e005      	b.n	800def8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800deec:	687b      	ldr	r3, [r7, #4]
 800deee:	2200      	movs	r2, #0
 800def0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800def2:	687b      	ldr	r3, [r7, #4]
 800def4:	2200      	movs	r2, #0
 800def6:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800def8:	687b      	ldr	r3, [r7, #4]
 800defa:	2200      	movs	r2, #0
 800defc:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800defe:	687b      	ldr	r3, [r7, #4]
 800df00:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800df04:	b2db      	uxtb	r3, r3
 800df06:	2b00      	cmp	r3, #0
 800df08:	d106      	bne.n	800df18 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800df0a:	687b      	ldr	r3, [r7, #4]
 800df0c:	2200      	movs	r2, #0
 800df0e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800df12:	6878      	ldr	r0, [r7, #4]
 800df14:	f7f6 fe32 	bl	8004b7c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800df18:	687b      	ldr	r3, [r7, #4]
 800df1a:	2202      	movs	r2, #2
 800df1c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800df20:	687b      	ldr	r3, [r7, #4]
 800df22:	681b      	ldr	r3, [r3, #0]
 800df24:	681a      	ldr	r2, [r3, #0]
 800df26:	687b      	ldr	r3, [r7, #4]
 800df28:	681b      	ldr	r3, [r3, #0]
 800df2a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800df2e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800df30:	687b      	ldr	r3, [r7, #4]
 800df32:	68db      	ldr	r3, [r3, #12]
 800df34:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800df38:	d902      	bls.n	800df40 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800df3a:	2300      	movs	r3, #0
 800df3c:	60fb      	str	r3, [r7, #12]
 800df3e:	e002      	b.n	800df46 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800df40:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800df44:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800df46:	687b      	ldr	r3, [r7, #4]
 800df48:	68db      	ldr	r3, [r3, #12]
 800df4a:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800df4e:	d007      	beq.n	800df60 <HAL_SPI_Init+0xa0>
 800df50:	687b      	ldr	r3, [r7, #4]
 800df52:	68db      	ldr	r3, [r3, #12]
 800df54:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800df58:	d002      	beq.n	800df60 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800df5a:	687b      	ldr	r3, [r7, #4]
 800df5c:	2200      	movs	r2, #0
 800df5e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800df60:	687b      	ldr	r3, [r7, #4]
 800df62:	685b      	ldr	r3, [r3, #4]
 800df64:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800df68:	687b      	ldr	r3, [r7, #4]
 800df6a:	689b      	ldr	r3, [r3, #8]
 800df6c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800df70:	431a      	orrs	r2, r3
 800df72:	687b      	ldr	r3, [r7, #4]
 800df74:	691b      	ldr	r3, [r3, #16]
 800df76:	f003 0302 	and.w	r3, r3, #2
 800df7a:	431a      	orrs	r2, r3
 800df7c:	687b      	ldr	r3, [r7, #4]
 800df7e:	695b      	ldr	r3, [r3, #20]
 800df80:	f003 0301 	and.w	r3, r3, #1
 800df84:	431a      	orrs	r2, r3
 800df86:	687b      	ldr	r3, [r7, #4]
 800df88:	699b      	ldr	r3, [r3, #24]
 800df8a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800df8e:	431a      	orrs	r2, r3
 800df90:	687b      	ldr	r3, [r7, #4]
 800df92:	69db      	ldr	r3, [r3, #28]
 800df94:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800df98:	431a      	orrs	r2, r3
 800df9a:	687b      	ldr	r3, [r7, #4]
 800df9c:	6a1b      	ldr	r3, [r3, #32]
 800df9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800dfa2:	ea42 0103 	orr.w	r1, r2, r3
 800dfa6:	687b      	ldr	r3, [r7, #4]
 800dfa8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dfaa:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800dfae:	687b      	ldr	r3, [r7, #4]
 800dfb0:	681b      	ldr	r3, [r3, #0]
 800dfb2:	430a      	orrs	r2, r1
 800dfb4:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800dfb6:	687b      	ldr	r3, [r7, #4]
 800dfb8:	699b      	ldr	r3, [r3, #24]
 800dfba:	0c1b      	lsrs	r3, r3, #16
 800dfbc:	f003 0204 	and.w	r2, r3, #4
 800dfc0:	687b      	ldr	r3, [r7, #4]
 800dfc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dfc4:	f003 0310 	and.w	r3, r3, #16
 800dfc8:	431a      	orrs	r2, r3
 800dfca:	687b      	ldr	r3, [r7, #4]
 800dfcc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800dfce:	f003 0308 	and.w	r3, r3, #8
 800dfd2:	431a      	orrs	r2, r3
 800dfd4:	687b      	ldr	r3, [r7, #4]
 800dfd6:	68db      	ldr	r3, [r3, #12]
 800dfd8:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800dfdc:	ea42 0103 	orr.w	r1, r2, r3
 800dfe0:	68fb      	ldr	r3, [r7, #12]
 800dfe2:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800dfe6:	687b      	ldr	r3, [r7, #4]
 800dfe8:	681b      	ldr	r3, [r3, #0]
 800dfea:	430a      	orrs	r2, r1
 800dfec:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800dfee:	687b      	ldr	r3, [r7, #4]
 800dff0:	681b      	ldr	r3, [r3, #0]
 800dff2:	69da      	ldr	r2, [r3, #28]
 800dff4:	687b      	ldr	r3, [r7, #4]
 800dff6:	681b      	ldr	r3, [r3, #0]
 800dff8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800dffc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800dffe:	687b      	ldr	r3, [r7, #4]
 800e000:	2200      	movs	r2, #0
 800e002:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800e004:	687b      	ldr	r3, [r7, #4]
 800e006:	2201      	movs	r2, #1
 800e008:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800e00c:	2300      	movs	r3, #0
}
 800e00e:	4618      	mov	r0, r3
 800e010:	3710      	adds	r7, #16
 800e012:	46bd      	mov	sp, r7
 800e014:	bd80      	pop	{r7, pc}

0800e016 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800e016:	b580      	push	{r7, lr}
 800e018:	b082      	sub	sp, #8
 800e01a:	af00      	add	r7, sp, #0
 800e01c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800e01e:	687b      	ldr	r3, [r7, #4]
 800e020:	2b00      	cmp	r3, #0
 800e022:	d101      	bne.n	800e028 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800e024:	2301      	movs	r3, #1
 800e026:	e049      	b.n	800e0bc <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800e028:	687b      	ldr	r3, [r7, #4]
 800e02a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800e02e:	b2db      	uxtb	r3, r3
 800e030:	2b00      	cmp	r3, #0
 800e032:	d106      	bne.n	800e042 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800e034:	687b      	ldr	r3, [r7, #4]
 800e036:	2200      	movs	r2, #0
 800e038:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800e03c:	6878      	ldr	r0, [r7, #4]
 800e03e:	f7f6 fdff 	bl	8004c40 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e042:	687b      	ldr	r3, [r7, #4]
 800e044:	2202      	movs	r2, #2
 800e046:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800e04a:	687b      	ldr	r3, [r7, #4]
 800e04c:	681a      	ldr	r2, [r3, #0]
 800e04e:	687b      	ldr	r3, [r7, #4]
 800e050:	3304      	adds	r3, #4
 800e052:	4619      	mov	r1, r3
 800e054:	4610      	mov	r0, r2
 800e056:	f000 fc11 	bl	800e87c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800e05a:	687b      	ldr	r3, [r7, #4]
 800e05c:	2201      	movs	r2, #1
 800e05e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e062:	687b      	ldr	r3, [r7, #4]
 800e064:	2201      	movs	r2, #1
 800e066:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800e06a:	687b      	ldr	r3, [r7, #4]
 800e06c:	2201      	movs	r2, #1
 800e06e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800e072:	687b      	ldr	r3, [r7, #4]
 800e074:	2201      	movs	r2, #1
 800e076:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800e07a:	687b      	ldr	r3, [r7, #4]
 800e07c:	2201      	movs	r2, #1
 800e07e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800e082:	687b      	ldr	r3, [r7, #4]
 800e084:	2201      	movs	r2, #1
 800e086:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800e08a:	687b      	ldr	r3, [r7, #4]
 800e08c:	2201      	movs	r2, #1
 800e08e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e092:	687b      	ldr	r3, [r7, #4]
 800e094:	2201      	movs	r2, #1
 800e096:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800e09a:	687b      	ldr	r3, [r7, #4]
 800e09c:	2201      	movs	r2, #1
 800e09e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800e0a2:	687b      	ldr	r3, [r7, #4]
 800e0a4:	2201      	movs	r2, #1
 800e0a6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800e0aa:	687b      	ldr	r3, [r7, #4]
 800e0ac:	2201      	movs	r2, #1
 800e0ae:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800e0b2:	687b      	ldr	r3, [r7, #4]
 800e0b4:	2201      	movs	r2, #1
 800e0b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800e0ba:	2300      	movs	r3, #0
}
 800e0bc:	4618      	mov	r0, r3
 800e0be:	3708      	adds	r7, #8
 800e0c0:	46bd      	mov	sp, r7
 800e0c2:	bd80      	pop	{r7, pc}

0800e0c4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800e0c4:	b480      	push	{r7}
 800e0c6:	b085      	sub	sp, #20
 800e0c8:	af00      	add	r7, sp, #0
 800e0ca:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800e0cc:	687b      	ldr	r3, [r7, #4]
 800e0ce:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800e0d2:	b2db      	uxtb	r3, r3
 800e0d4:	2b01      	cmp	r3, #1
 800e0d6:	d001      	beq.n	800e0dc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800e0d8:	2301      	movs	r3, #1
 800e0da:	e054      	b.n	800e186 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e0dc:	687b      	ldr	r3, [r7, #4]
 800e0de:	2202      	movs	r2, #2
 800e0e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800e0e4:	687b      	ldr	r3, [r7, #4]
 800e0e6:	681b      	ldr	r3, [r3, #0]
 800e0e8:	68da      	ldr	r2, [r3, #12]
 800e0ea:	687b      	ldr	r3, [r7, #4]
 800e0ec:	681b      	ldr	r3, [r3, #0]
 800e0ee:	f042 0201 	orr.w	r2, r2, #1
 800e0f2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e0f4:	687b      	ldr	r3, [r7, #4]
 800e0f6:	681b      	ldr	r3, [r3, #0]
 800e0f8:	4a26      	ldr	r2, [pc, #152]	@ (800e194 <HAL_TIM_Base_Start_IT+0xd0>)
 800e0fa:	4293      	cmp	r3, r2
 800e0fc:	d022      	beq.n	800e144 <HAL_TIM_Base_Start_IT+0x80>
 800e0fe:	687b      	ldr	r3, [r7, #4]
 800e100:	681b      	ldr	r3, [r3, #0]
 800e102:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e106:	d01d      	beq.n	800e144 <HAL_TIM_Base_Start_IT+0x80>
 800e108:	687b      	ldr	r3, [r7, #4]
 800e10a:	681b      	ldr	r3, [r3, #0]
 800e10c:	4a22      	ldr	r2, [pc, #136]	@ (800e198 <HAL_TIM_Base_Start_IT+0xd4>)
 800e10e:	4293      	cmp	r3, r2
 800e110:	d018      	beq.n	800e144 <HAL_TIM_Base_Start_IT+0x80>
 800e112:	687b      	ldr	r3, [r7, #4]
 800e114:	681b      	ldr	r3, [r3, #0]
 800e116:	4a21      	ldr	r2, [pc, #132]	@ (800e19c <HAL_TIM_Base_Start_IT+0xd8>)
 800e118:	4293      	cmp	r3, r2
 800e11a:	d013      	beq.n	800e144 <HAL_TIM_Base_Start_IT+0x80>
 800e11c:	687b      	ldr	r3, [r7, #4]
 800e11e:	681b      	ldr	r3, [r3, #0]
 800e120:	4a1f      	ldr	r2, [pc, #124]	@ (800e1a0 <HAL_TIM_Base_Start_IT+0xdc>)
 800e122:	4293      	cmp	r3, r2
 800e124:	d00e      	beq.n	800e144 <HAL_TIM_Base_Start_IT+0x80>
 800e126:	687b      	ldr	r3, [r7, #4]
 800e128:	681b      	ldr	r3, [r3, #0]
 800e12a:	4a1e      	ldr	r2, [pc, #120]	@ (800e1a4 <HAL_TIM_Base_Start_IT+0xe0>)
 800e12c:	4293      	cmp	r3, r2
 800e12e:	d009      	beq.n	800e144 <HAL_TIM_Base_Start_IT+0x80>
 800e130:	687b      	ldr	r3, [r7, #4]
 800e132:	681b      	ldr	r3, [r3, #0]
 800e134:	4a1c      	ldr	r2, [pc, #112]	@ (800e1a8 <HAL_TIM_Base_Start_IT+0xe4>)
 800e136:	4293      	cmp	r3, r2
 800e138:	d004      	beq.n	800e144 <HAL_TIM_Base_Start_IT+0x80>
 800e13a:	687b      	ldr	r3, [r7, #4]
 800e13c:	681b      	ldr	r3, [r3, #0]
 800e13e:	4a1b      	ldr	r2, [pc, #108]	@ (800e1ac <HAL_TIM_Base_Start_IT+0xe8>)
 800e140:	4293      	cmp	r3, r2
 800e142:	d115      	bne.n	800e170 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800e144:	687b      	ldr	r3, [r7, #4]
 800e146:	681b      	ldr	r3, [r3, #0]
 800e148:	689a      	ldr	r2, [r3, #8]
 800e14a:	4b19      	ldr	r3, [pc, #100]	@ (800e1b0 <HAL_TIM_Base_Start_IT+0xec>)
 800e14c:	4013      	ands	r3, r2
 800e14e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e150:	68fb      	ldr	r3, [r7, #12]
 800e152:	2b06      	cmp	r3, #6
 800e154:	d015      	beq.n	800e182 <HAL_TIM_Base_Start_IT+0xbe>
 800e156:	68fb      	ldr	r3, [r7, #12]
 800e158:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e15c:	d011      	beq.n	800e182 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800e15e:	687b      	ldr	r3, [r7, #4]
 800e160:	681b      	ldr	r3, [r3, #0]
 800e162:	681a      	ldr	r2, [r3, #0]
 800e164:	687b      	ldr	r3, [r7, #4]
 800e166:	681b      	ldr	r3, [r3, #0]
 800e168:	f042 0201 	orr.w	r2, r2, #1
 800e16c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e16e:	e008      	b.n	800e182 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800e170:	687b      	ldr	r3, [r7, #4]
 800e172:	681b      	ldr	r3, [r3, #0]
 800e174:	681a      	ldr	r2, [r3, #0]
 800e176:	687b      	ldr	r3, [r7, #4]
 800e178:	681b      	ldr	r3, [r3, #0]
 800e17a:	f042 0201 	orr.w	r2, r2, #1
 800e17e:	601a      	str	r2, [r3, #0]
 800e180:	e000      	b.n	800e184 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e182:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800e184:	2300      	movs	r3, #0
}
 800e186:	4618      	mov	r0, r3
 800e188:	3714      	adds	r7, #20
 800e18a:	46bd      	mov	sp, r7
 800e18c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e190:	4770      	bx	lr
 800e192:	bf00      	nop
 800e194:	40010000 	.word	0x40010000
 800e198:	40000400 	.word	0x40000400
 800e19c:	40000800 	.word	0x40000800
 800e1a0:	40000c00 	.word	0x40000c00
 800e1a4:	40010400 	.word	0x40010400
 800e1a8:	40014000 	.word	0x40014000
 800e1ac:	40001800 	.word	0x40001800
 800e1b0:	00010007 	.word	0x00010007

0800e1b4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800e1b4:	b580      	push	{r7, lr}
 800e1b6:	b082      	sub	sp, #8
 800e1b8:	af00      	add	r7, sp, #0
 800e1ba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800e1bc:	687b      	ldr	r3, [r7, #4]
 800e1be:	2b00      	cmp	r3, #0
 800e1c0:	d101      	bne.n	800e1c6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800e1c2:	2301      	movs	r3, #1
 800e1c4:	e049      	b.n	800e25a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800e1c6:	687b      	ldr	r3, [r7, #4]
 800e1c8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800e1cc:	b2db      	uxtb	r3, r3
 800e1ce:	2b00      	cmp	r3, #0
 800e1d0:	d106      	bne.n	800e1e0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800e1d2:	687b      	ldr	r3, [r7, #4]
 800e1d4:	2200      	movs	r2, #0
 800e1d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800e1da:	6878      	ldr	r0, [r7, #4]
 800e1dc:	f7f6 fd9e 	bl	8004d1c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e1e0:	687b      	ldr	r3, [r7, #4]
 800e1e2:	2202      	movs	r2, #2
 800e1e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800e1e8:	687b      	ldr	r3, [r7, #4]
 800e1ea:	681a      	ldr	r2, [r3, #0]
 800e1ec:	687b      	ldr	r3, [r7, #4]
 800e1ee:	3304      	adds	r3, #4
 800e1f0:	4619      	mov	r1, r3
 800e1f2:	4610      	mov	r0, r2
 800e1f4:	f000 fb42 	bl	800e87c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800e1f8:	687b      	ldr	r3, [r7, #4]
 800e1fa:	2201      	movs	r2, #1
 800e1fc:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e200:	687b      	ldr	r3, [r7, #4]
 800e202:	2201      	movs	r2, #1
 800e204:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800e208:	687b      	ldr	r3, [r7, #4]
 800e20a:	2201      	movs	r2, #1
 800e20c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800e210:	687b      	ldr	r3, [r7, #4]
 800e212:	2201      	movs	r2, #1
 800e214:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800e218:	687b      	ldr	r3, [r7, #4]
 800e21a:	2201      	movs	r2, #1
 800e21c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800e220:	687b      	ldr	r3, [r7, #4]
 800e222:	2201      	movs	r2, #1
 800e224:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800e228:	687b      	ldr	r3, [r7, #4]
 800e22a:	2201      	movs	r2, #1
 800e22c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e230:	687b      	ldr	r3, [r7, #4]
 800e232:	2201      	movs	r2, #1
 800e234:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800e238:	687b      	ldr	r3, [r7, #4]
 800e23a:	2201      	movs	r2, #1
 800e23c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800e240:	687b      	ldr	r3, [r7, #4]
 800e242:	2201      	movs	r2, #1
 800e244:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800e248:	687b      	ldr	r3, [r7, #4]
 800e24a:	2201      	movs	r2, #1
 800e24c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800e250:	687b      	ldr	r3, [r7, #4]
 800e252:	2201      	movs	r2, #1
 800e254:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800e258:	2300      	movs	r3, #0
}
 800e25a:	4618      	mov	r0, r3
 800e25c:	3708      	adds	r7, #8
 800e25e:	46bd      	mov	sp, r7
 800e260:	bd80      	pop	{r7, pc}

0800e262 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800e262:	b580      	push	{r7, lr}
 800e264:	b084      	sub	sp, #16
 800e266:	af00      	add	r7, sp, #0
 800e268:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800e26a:	687b      	ldr	r3, [r7, #4]
 800e26c:	681b      	ldr	r3, [r3, #0]
 800e26e:	68db      	ldr	r3, [r3, #12]
 800e270:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800e272:	687b      	ldr	r3, [r7, #4]
 800e274:	681b      	ldr	r3, [r3, #0]
 800e276:	691b      	ldr	r3, [r3, #16]
 800e278:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800e27a:	68bb      	ldr	r3, [r7, #8]
 800e27c:	f003 0302 	and.w	r3, r3, #2
 800e280:	2b00      	cmp	r3, #0
 800e282:	d020      	beq.n	800e2c6 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800e284:	68fb      	ldr	r3, [r7, #12]
 800e286:	f003 0302 	and.w	r3, r3, #2
 800e28a:	2b00      	cmp	r3, #0
 800e28c:	d01b      	beq.n	800e2c6 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800e28e:	687b      	ldr	r3, [r7, #4]
 800e290:	681b      	ldr	r3, [r3, #0]
 800e292:	f06f 0202 	mvn.w	r2, #2
 800e296:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800e298:	687b      	ldr	r3, [r7, #4]
 800e29a:	2201      	movs	r2, #1
 800e29c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800e29e:	687b      	ldr	r3, [r7, #4]
 800e2a0:	681b      	ldr	r3, [r3, #0]
 800e2a2:	699b      	ldr	r3, [r3, #24]
 800e2a4:	f003 0303 	and.w	r3, r3, #3
 800e2a8:	2b00      	cmp	r3, #0
 800e2aa:	d003      	beq.n	800e2b4 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800e2ac:	6878      	ldr	r0, [r7, #4]
 800e2ae:	f000 fac7 	bl	800e840 <HAL_TIM_IC_CaptureCallback>
 800e2b2:	e005      	b.n	800e2c0 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800e2b4:	6878      	ldr	r0, [r7, #4]
 800e2b6:	f000 fab9 	bl	800e82c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e2ba:	6878      	ldr	r0, [r7, #4]
 800e2bc:	f000 faca 	bl	800e854 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e2c0:	687b      	ldr	r3, [r7, #4]
 800e2c2:	2200      	movs	r2, #0
 800e2c4:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800e2c6:	68bb      	ldr	r3, [r7, #8]
 800e2c8:	f003 0304 	and.w	r3, r3, #4
 800e2cc:	2b00      	cmp	r3, #0
 800e2ce:	d020      	beq.n	800e312 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800e2d0:	68fb      	ldr	r3, [r7, #12]
 800e2d2:	f003 0304 	and.w	r3, r3, #4
 800e2d6:	2b00      	cmp	r3, #0
 800e2d8:	d01b      	beq.n	800e312 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800e2da:	687b      	ldr	r3, [r7, #4]
 800e2dc:	681b      	ldr	r3, [r3, #0]
 800e2de:	f06f 0204 	mvn.w	r2, #4
 800e2e2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800e2e4:	687b      	ldr	r3, [r7, #4]
 800e2e6:	2202      	movs	r2, #2
 800e2e8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800e2ea:	687b      	ldr	r3, [r7, #4]
 800e2ec:	681b      	ldr	r3, [r3, #0]
 800e2ee:	699b      	ldr	r3, [r3, #24]
 800e2f0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800e2f4:	2b00      	cmp	r3, #0
 800e2f6:	d003      	beq.n	800e300 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800e2f8:	6878      	ldr	r0, [r7, #4]
 800e2fa:	f000 faa1 	bl	800e840 <HAL_TIM_IC_CaptureCallback>
 800e2fe:	e005      	b.n	800e30c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e300:	6878      	ldr	r0, [r7, #4]
 800e302:	f000 fa93 	bl	800e82c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e306:	6878      	ldr	r0, [r7, #4]
 800e308:	f000 faa4 	bl	800e854 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e30c:	687b      	ldr	r3, [r7, #4]
 800e30e:	2200      	movs	r2, #0
 800e310:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800e312:	68bb      	ldr	r3, [r7, #8]
 800e314:	f003 0308 	and.w	r3, r3, #8
 800e318:	2b00      	cmp	r3, #0
 800e31a:	d020      	beq.n	800e35e <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800e31c:	68fb      	ldr	r3, [r7, #12]
 800e31e:	f003 0308 	and.w	r3, r3, #8
 800e322:	2b00      	cmp	r3, #0
 800e324:	d01b      	beq.n	800e35e <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800e326:	687b      	ldr	r3, [r7, #4]
 800e328:	681b      	ldr	r3, [r3, #0]
 800e32a:	f06f 0208 	mvn.w	r2, #8
 800e32e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800e330:	687b      	ldr	r3, [r7, #4]
 800e332:	2204      	movs	r2, #4
 800e334:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800e336:	687b      	ldr	r3, [r7, #4]
 800e338:	681b      	ldr	r3, [r3, #0]
 800e33a:	69db      	ldr	r3, [r3, #28]
 800e33c:	f003 0303 	and.w	r3, r3, #3
 800e340:	2b00      	cmp	r3, #0
 800e342:	d003      	beq.n	800e34c <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800e344:	6878      	ldr	r0, [r7, #4]
 800e346:	f000 fa7b 	bl	800e840 <HAL_TIM_IC_CaptureCallback>
 800e34a:	e005      	b.n	800e358 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e34c:	6878      	ldr	r0, [r7, #4]
 800e34e:	f000 fa6d 	bl	800e82c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e352:	6878      	ldr	r0, [r7, #4]
 800e354:	f000 fa7e 	bl	800e854 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e358:	687b      	ldr	r3, [r7, #4]
 800e35a:	2200      	movs	r2, #0
 800e35c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800e35e:	68bb      	ldr	r3, [r7, #8]
 800e360:	f003 0310 	and.w	r3, r3, #16
 800e364:	2b00      	cmp	r3, #0
 800e366:	d020      	beq.n	800e3aa <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800e368:	68fb      	ldr	r3, [r7, #12]
 800e36a:	f003 0310 	and.w	r3, r3, #16
 800e36e:	2b00      	cmp	r3, #0
 800e370:	d01b      	beq.n	800e3aa <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800e372:	687b      	ldr	r3, [r7, #4]
 800e374:	681b      	ldr	r3, [r3, #0]
 800e376:	f06f 0210 	mvn.w	r2, #16
 800e37a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800e37c:	687b      	ldr	r3, [r7, #4]
 800e37e:	2208      	movs	r2, #8
 800e380:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800e382:	687b      	ldr	r3, [r7, #4]
 800e384:	681b      	ldr	r3, [r3, #0]
 800e386:	69db      	ldr	r3, [r3, #28]
 800e388:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800e38c:	2b00      	cmp	r3, #0
 800e38e:	d003      	beq.n	800e398 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800e390:	6878      	ldr	r0, [r7, #4]
 800e392:	f000 fa55 	bl	800e840 <HAL_TIM_IC_CaptureCallback>
 800e396:	e005      	b.n	800e3a4 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e398:	6878      	ldr	r0, [r7, #4]
 800e39a:	f000 fa47 	bl	800e82c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e39e:	6878      	ldr	r0, [r7, #4]
 800e3a0:	f000 fa58 	bl	800e854 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e3a4:	687b      	ldr	r3, [r7, #4]
 800e3a6:	2200      	movs	r2, #0
 800e3a8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800e3aa:	68bb      	ldr	r3, [r7, #8]
 800e3ac:	f003 0301 	and.w	r3, r3, #1
 800e3b0:	2b00      	cmp	r3, #0
 800e3b2:	d00c      	beq.n	800e3ce <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800e3b4:	68fb      	ldr	r3, [r7, #12]
 800e3b6:	f003 0301 	and.w	r3, r3, #1
 800e3ba:	2b00      	cmp	r3, #0
 800e3bc:	d007      	beq.n	800e3ce <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800e3be:	687b      	ldr	r3, [r7, #4]
 800e3c0:	681b      	ldr	r3, [r3, #0]
 800e3c2:	f06f 0201 	mvn.w	r2, #1
 800e3c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800e3c8:	6878      	ldr	r0, [r7, #4]
 800e3ca:	f7f5 fe41 	bl	8004050 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800e3ce:	68bb      	ldr	r3, [r7, #8]
 800e3d0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e3d4:	2b00      	cmp	r3, #0
 800e3d6:	d104      	bne.n	800e3e2 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800e3d8:	68bb      	ldr	r3, [r7, #8]
 800e3da:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800e3de:	2b00      	cmp	r3, #0
 800e3e0:	d00c      	beq.n	800e3fc <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800e3e2:	68fb      	ldr	r3, [r7, #12]
 800e3e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e3e8:	2b00      	cmp	r3, #0
 800e3ea:	d007      	beq.n	800e3fc <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800e3ec:	687b      	ldr	r3, [r7, #4]
 800e3ee:	681b      	ldr	r3, [r3, #0]
 800e3f0:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800e3f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800e3f6:	6878      	ldr	r0, [r7, #4]
 800e3f8:	f000 fef4 	bl	800f1e4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800e3fc:	68bb      	ldr	r3, [r7, #8]
 800e3fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e402:	2b00      	cmp	r3, #0
 800e404:	d00c      	beq.n	800e420 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800e406:	68fb      	ldr	r3, [r7, #12]
 800e408:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e40c:	2b00      	cmp	r3, #0
 800e40e:	d007      	beq.n	800e420 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800e410:	687b      	ldr	r3, [r7, #4]
 800e412:	681b      	ldr	r3, [r3, #0]
 800e414:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800e418:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800e41a:	6878      	ldr	r0, [r7, #4]
 800e41c:	f000 feec 	bl	800f1f8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800e420:	68bb      	ldr	r3, [r7, #8]
 800e422:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e426:	2b00      	cmp	r3, #0
 800e428:	d00c      	beq.n	800e444 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800e42a:	68fb      	ldr	r3, [r7, #12]
 800e42c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e430:	2b00      	cmp	r3, #0
 800e432:	d007      	beq.n	800e444 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800e434:	687b      	ldr	r3, [r7, #4]
 800e436:	681b      	ldr	r3, [r3, #0]
 800e438:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800e43c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800e43e:	6878      	ldr	r0, [r7, #4]
 800e440:	f000 fa12 	bl	800e868 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800e444:	68bb      	ldr	r3, [r7, #8]
 800e446:	f003 0320 	and.w	r3, r3, #32
 800e44a:	2b00      	cmp	r3, #0
 800e44c:	d00c      	beq.n	800e468 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800e44e:	68fb      	ldr	r3, [r7, #12]
 800e450:	f003 0320 	and.w	r3, r3, #32
 800e454:	2b00      	cmp	r3, #0
 800e456:	d007      	beq.n	800e468 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800e458:	687b      	ldr	r3, [r7, #4]
 800e45a:	681b      	ldr	r3, [r3, #0]
 800e45c:	f06f 0220 	mvn.w	r2, #32
 800e460:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800e462:	6878      	ldr	r0, [r7, #4]
 800e464:	f000 feb4 	bl	800f1d0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800e468:	bf00      	nop
 800e46a:	3710      	adds	r7, #16
 800e46c:	46bd      	mov	sp, r7
 800e46e:	bd80      	pop	{r7, pc}

0800e470 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800e470:	b580      	push	{r7, lr}
 800e472:	b086      	sub	sp, #24
 800e474:	af00      	add	r7, sp, #0
 800e476:	60f8      	str	r0, [r7, #12]
 800e478:	60b9      	str	r1, [r7, #8]
 800e47a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800e47c:	2300      	movs	r3, #0
 800e47e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800e480:	68fb      	ldr	r3, [r7, #12]
 800e482:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800e486:	2b01      	cmp	r3, #1
 800e488:	d101      	bne.n	800e48e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800e48a:	2302      	movs	r3, #2
 800e48c:	e0ff      	b.n	800e68e <HAL_TIM_PWM_ConfigChannel+0x21e>
 800e48e:	68fb      	ldr	r3, [r7, #12]
 800e490:	2201      	movs	r2, #1
 800e492:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800e496:	687b      	ldr	r3, [r7, #4]
 800e498:	2b14      	cmp	r3, #20
 800e49a:	f200 80f0 	bhi.w	800e67e <HAL_TIM_PWM_ConfigChannel+0x20e>
 800e49e:	a201      	add	r2, pc, #4	@ (adr r2, 800e4a4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800e4a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e4a4:	0800e4f9 	.word	0x0800e4f9
 800e4a8:	0800e67f 	.word	0x0800e67f
 800e4ac:	0800e67f 	.word	0x0800e67f
 800e4b0:	0800e67f 	.word	0x0800e67f
 800e4b4:	0800e539 	.word	0x0800e539
 800e4b8:	0800e67f 	.word	0x0800e67f
 800e4bc:	0800e67f 	.word	0x0800e67f
 800e4c0:	0800e67f 	.word	0x0800e67f
 800e4c4:	0800e57b 	.word	0x0800e57b
 800e4c8:	0800e67f 	.word	0x0800e67f
 800e4cc:	0800e67f 	.word	0x0800e67f
 800e4d0:	0800e67f 	.word	0x0800e67f
 800e4d4:	0800e5bb 	.word	0x0800e5bb
 800e4d8:	0800e67f 	.word	0x0800e67f
 800e4dc:	0800e67f 	.word	0x0800e67f
 800e4e0:	0800e67f 	.word	0x0800e67f
 800e4e4:	0800e5fd 	.word	0x0800e5fd
 800e4e8:	0800e67f 	.word	0x0800e67f
 800e4ec:	0800e67f 	.word	0x0800e67f
 800e4f0:	0800e67f 	.word	0x0800e67f
 800e4f4:	0800e63d 	.word	0x0800e63d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800e4f8:	68fb      	ldr	r3, [r7, #12]
 800e4fa:	681b      	ldr	r3, [r3, #0]
 800e4fc:	68b9      	ldr	r1, [r7, #8]
 800e4fe:	4618      	mov	r0, r3
 800e500:	f000 fa62 	bl	800e9c8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800e504:	68fb      	ldr	r3, [r7, #12]
 800e506:	681b      	ldr	r3, [r3, #0]
 800e508:	699a      	ldr	r2, [r3, #24]
 800e50a:	68fb      	ldr	r3, [r7, #12]
 800e50c:	681b      	ldr	r3, [r3, #0]
 800e50e:	f042 0208 	orr.w	r2, r2, #8
 800e512:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800e514:	68fb      	ldr	r3, [r7, #12]
 800e516:	681b      	ldr	r3, [r3, #0]
 800e518:	699a      	ldr	r2, [r3, #24]
 800e51a:	68fb      	ldr	r3, [r7, #12]
 800e51c:	681b      	ldr	r3, [r3, #0]
 800e51e:	f022 0204 	bic.w	r2, r2, #4
 800e522:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800e524:	68fb      	ldr	r3, [r7, #12]
 800e526:	681b      	ldr	r3, [r3, #0]
 800e528:	6999      	ldr	r1, [r3, #24]
 800e52a:	68bb      	ldr	r3, [r7, #8]
 800e52c:	691a      	ldr	r2, [r3, #16]
 800e52e:	68fb      	ldr	r3, [r7, #12]
 800e530:	681b      	ldr	r3, [r3, #0]
 800e532:	430a      	orrs	r2, r1
 800e534:	619a      	str	r2, [r3, #24]
      break;
 800e536:	e0a5      	b.n	800e684 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800e538:	68fb      	ldr	r3, [r7, #12]
 800e53a:	681b      	ldr	r3, [r3, #0]
 800e53c:	68b9      	ldr	r1, [r7, #8]
 800e53e:	4618      	mov	r0, r3
 800e540:	f000 fab4 	bl	800eaac <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800e544:	68fb      	ldr	r3, [r7, #12]
 800e546:	681b      	ldr	r3, [r3, #0]
 800e548:	699a      	ldr	r2, [r3, #24]
 800e54a:	68fb      	ldr	r3, [r7, #12]
 800e54c:	681b      	ldr	r3, [r3, #0]
 800e54e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800e552:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800e554:	68fb      	ldr	r3, [r7, #12]
 800e556:	681b      	ldr	r3, [r3, #0]
 800e558:	699a      	ldr	r2, [r3, #24]
 800e55a:	68fb      	ldr	r3, [r7, #12]
 800e55c:	681b      	ldr	r3, [r3, #0]
 800e55e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800e562:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800e564:	68fb      	ldr	r3, [r7, #12]
 800e566:	681b      	ldr	r3, [r3, #0]
 800e568:	6999      	ldr	r1, [r3, #24]
 800e56a:	68bb      	ldr	r3, [r7, #8]
 800e56c:	691b      	ldr	r3, [r3, #16]
 800e56e:	021a      	lsls	r2, r3, #8
 800e570:	68fb      	ldr	r3, [r7, #12]
 800e572:	681b      	ldr	r3, [r3, #0]
 800e574:	430a      	orrs	r2, r1
 800e576:	619a      	str	r2, [r3, #24]
      break;
 800e578:	e084      	b.n	800e684 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800e57a:	68fb      	ldr	r3, [r7, #12]
 800e57c:	681b      	ldr	r3, [r3, #0]
 800e57e:	68b9      	ldr	r1, [r7, #8]
 800e580:	4618      	mov	r0, r3
 800e582:	f000 fb0b 	bl	800eb9c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800e586:	68fb      	ldr	r3, [r7, #12]
 800e588:	681b      	ldr	r3, [r3, #0]
 800e58a:	69da      	ldr	r2, [r3, #28]
 800e58c:	68fb      	ldr	r3, [r7, #12]
 800e58e:	681b      	ldr	r3, [r3, #0]
 800e590:	f042 0208 	orr.w	r2, r2, #8
 800e594:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800e596:	68fb      	ldr	r3, [r7, #12]
 800e598:	681b      	ldr	r3, [r3, #0]
 800e59a:	69da      	ldr	r2, [r3, #28]
 800e59c:	68fb      	ldr	r3, [r7, #12]
 800e59e:	681b      	ldr	r3, [r3, #0]
 800e5a0:	f022 0204 	bic.w	r2, r2, #4
 800e5a4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800e5a6:	68fb      	ldr	r3, [r7, #12]
 800e5a8:	681b      	ldr	r3, [r3, #0]
 800e5aa:	69d9      	ldr	r1, [r3, #28]
 800e5ac:	68bb      	ldr	r3, [r7, #8]
 800e5ae:	691a      	ldr	r2, [r3, #16]
 800e5b0:	68fb      	ldr	r3, [r7, #12]
 800e5b2:	681b      	ldr	r3, [r3, #0]
 800e5b4:	430a      	orrs	r2, r1
 800e5b6:	61da      	str	r2, [r3, #28]
      break;
 800e5b8:	e064      	b.n	800e684 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800e5ba:	68fb      	ldr	r3, [r7, #12]
 800e5bc:	681b      	ldr	r3, [r3, #0]
 800e5be:	68b9      	ldr	r1, [r7, #8]
 800e5c0:	4618      	mov	r0, r3
 800e5c2:	f000 fb61 	bl	800ec88 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800e5c6:	68fb      	ldr	r3, [r7, #12]
 800e5c8:	681b      	ldr	r3, [r3, #0]
 800e5ca:	69da      	ldr	r2, [r3, #28]
 800e5cc:	68fb      	ldr	r3, [r7, #12]
 800e5ce:	681b      	ldr	r3, [r3, #0]
 800e5d0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800e5d4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800e5d6:	68fb      	ldr	r3, [r7, #12]
 800e5d8:	681b      	ldr	r3, [r3, #0]
 800e5da:	69da      	ldr	r2, [r3, #28]
 800e5dc:	68fb      	ldr	r3, [r7, #12]
 800e5de:	681b      	ldr	r3, [r3, #0]
 800e5e0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800e5e4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800e5e6:	68fb      	ldr	r3, [r7, #12]
 800e5e8:	681b      	ldr	r3, [r3, #0]
 800e5ea:	69d9      	ldr	r1, [r3, #28]
 800e5ec:	68bb      	ldr	r3, [r7, #8]
 800e5ee:	691b      	ldr	r3, [r3, #16]
 800e5f0:	021a      	lsls	r2, r3, #8
 800e5f2:	68fb      	ldr	r3, [r7, #12]
 800e5f4:	681b      	ldr	r3, [r3, #0]
 800e5f6:	430a      	orrs	r2, r1
 800e5f8:	61da      	str	r2, [r3, #28]
      break;
 800e5fa:	e043      	b.n	800e684 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800e5fc:	68fb      	ldr	r3, [r7, #12]
 800e5fe:	681b      	ldr	r3, [r3, #0]
 800e600:	68b9      	ldr	r1, [r7, #8]
 800e602:	4618      	mov	r0, r3
 800e604:	f000 fb98 	bl	800ed38 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800e608:	68fb      	ldr	r3, [r7, #12]
 800e60a:	681b      	ldr	r3, [r3, #0]
 800e60c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800e60e:	68fb      	ldr	r3, [r7, #12]
 800e610:	681b      	ldr	r3, [r3, #0]
 800e612:	f042 0208 	orr.w	r2, r2, #8
 800e616:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800e618:	68fb      	ldr	r3, [r7, #12]
 800e61a:	681b      	ldr	r3, [r3, #0]
 800e61c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800e61e:	68fb      	ldr	r3, [r7, #12]
 800e620:	681b      	ldr	r3, [r3, #0]
 800e622:	f022 0204 	bic.w	r2, r2, #4
 800e626:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800e628:	68fb      	ldr	r3, [r7, #12]
 800e62a:	681b      	ldr	r3, [r3, #0]
 800e62c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800e62e:	68bb      	ldr	r3, [r7, #8]
 800e630:	691a      	ldr	r2, [r3, #16]
 800e632:	68fb      	ldr	r3, [r7, #12]
 800e634:	681b      	ldr	r3, [r3, #0]
 800e636:	430a      	orrs	r2, r1
 800e638:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800e63a:	e023      	b.n	800e684 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800e63c:	68fb      	ldr	r3, [r7, #12]
 800e63e:	681b      	ldr	r3, [r3, #0]
 800e640:	68b9      	ldr	r1, [r7, #8]
 800e642:	4618      	mov	r0, r3
 800e644:	f000 fbca 	bl	800eddc <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800e648:	68fb      	ldr	r3, [r7, #12]
 800e64a:	681b      	ldr	r3, [r3, #0]
 800e64c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800e64e:	68fb      	ldr	r3, [r7, #12]
 800e650:	681b      	ldr	r3, [r3, #0]
 800e652:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800e656:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800e658:	68fb      	ldr	r3, [r7, #12]
 800e65a:	681b      	ldr	r3, [r3, #0]
 800e65c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800e65e:	68fb      	ldr	r3, [r7, #12]
 800e660:	681b      	ldr	r3, [r3, #0]
 800e662:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800e666:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800e668:	68fb      	ldr	r3, [r7, #12]
 800e66a:	681b      	ldr	r3, [r3, #0]
 800e66c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800e66e:	68bb      	ldr	r3, [r7, #8]
 800e670:	691b      	ldr	r3, [r3, #16]
 800e672:	021a      	lsls	r2, r3, #8
 800e674:	68fb      	ldr	r3, [r7, #12]
 800e676:	681b      	ldr	r3, [r3, #0]
 800e678:	430a      	orrs	r2, r1
 800e67a:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800e67c:	e002      	b.n	800e684 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800e67e:	2301      	movs	r3, #1
 800e680:	75fb      	strb	r3, [r7, #23]
      break;
 800e682:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800e684:	68fb      	ldr	r3, [r7, #12]
 800e686:	2200      	movs	r2, #0
 800e688:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800e68c:	7dfb      	ldrb	r3, [r7, #23]
}
 800e68e:	4618      	mov	r0, r3
 800e690:	3718      	adds	r7, #24
 800e692:	46bd      	mov	sp, r7
 800e694:	bd80      	pop	{r7, pc}
 800e696:	bf00      	nop

0800e698 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800e698:	b580      	push	{r7, lr}
 800e69a:	b084      	sub	sp, #16
 800e69c:	af00      	add	r7, sp, #0
 800e69e:	6078      	str	r0, [r7, #4]
 800e6a0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800e6a2:	2300      	movs	r3, #0
 800e6a4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800e6a6:	687b      	ldr	r3, [r7, #4]
 800e6a8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800e6ac:	2b01      	cmp	r3, #1
 800e6ae:	d101      	bne.n	800e6b4 <HAL_TIM_ConfigClockSource+0x1c>
 800e6b0:	2302      	movs	r3, #2
 800e6b2:	e0b4      	b.n	800e81e <HAL_TIM_ConfigClockSource+0x186>
 800e6b4:	687b      	ldr	r3, [r7, #4]
 800e6b6:	2201      	movs	r2, #1
 800e6b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800e6bc:	687b      	ldr	r3, [r7, #4]
 800e6be:	2202      	movs	r2, #2
 800e6c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800e6c4:	687b      	ldr	r3, [r7, #4]
 800e6c6:	681b      	ldr	r3, [r3, #0]
 800e6c8:	689b      	ldr	r3, [r3, #8]
 800e6ca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800e6cc:	68ba      	ldr	r2, [r7, #8]
 800e6ce:	4b56      	ldr	r3, [pc, #344]	@ (800e828 <HAL_TIM_ConfigClockSource+0x190>)
 800e6d0:	4013      	ands	r3, r2
 800e6d2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800e6d4:	68bb      	ldr	r3, [r7, #8]
 800e6d6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800e6da:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800e6dc:	687b      	ldr	r3, [r7, #4]
 800e6de:	681b      	ldr	r3, [r3, #0]
 800e6e0:	68ba      	ldr	r2, [r7, #8]
 800e6e2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800e6e4:	683b      	ldr	r3, [r7, #0]
 800e6e6:	681b      	ldr	r3, [r3, #0]
 800e6e8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e6ec:	d03e      	beq.n	800e76c <HAL_TIM_ConfigClockSource+0xd4>
 800e6ee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e6f2:	f200 8087 	bhi.w	800e804 <HAL_TIM_ConfigClockSource+0x16c>
 800e6f6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e6fa:	f000 8086 	beq.w	800e80a <HAL_TIM_ConfigClockSource+0x172>
 800e6fe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e702:	d87f      	bhi.n	800e804 <HAL_TIM_ConfigClockSource+0x16c>
 800e704:	2b70      	cmp	r3, #112	@ 0x70
 800e706:	d01a      	beq.n	800e73e <HAL_TIM_ConfigClockSource+0xa6>
 800e708:	2b70      	cmp	r3, #112	@ 0x70
 800e70a:	d87b      	bhi.n	800e804 <HAL_TIM_ConfigClockSource+0x16c>
 800e70c:	2b60      	cmp	r3, #96	@ 0x60
 800e70e:	d050      	beq.n	800e7b2 <HAL_TIM_ConfigClockSource+0x11a>
 800e710:	2b60      	cmp	r3, #96	@ 0x60
 800e712:	d877      	bhi.n	800e804 <HAL_TIM_ConfigClockSource+0x16c>
 800e714:	2b50      	cmp	r3, #80	@ 0x50
 800e716:	d03c      	beq.n	800e792 <HAL_TIM_ConfigClockSource+0xfa>
 800e718:	2b50      	cmp	r3, #80	@ 0x50
 800e71a:	d873      	bhi.n	800e804 <HAL_TIM_ConfigClockSource+0x16c>
 800e71c:	2b40      	cmp	r3, #64	@ 0x40
 800e71e:	d058      	beq.n	800e7d2 <HAL_TIM_ConfigClockSource+0x13a>
 800e720:	2b40      	cmp	r3, #64	@ 0x40
 800e722:	d86f      	bhi.n	800e804 <HAL_TIM_ConfigClockSource+0x16c>
 800e724:	2b30      	cmp	r3, #48	@ 0x30
 800e726:	d064      	beq.n	800e7f2 <HAL_TIM_ConfigClockSource+0x15a>
 800e728:	2b30      	cmp	r3, #48	@ 0x30
 800e72a:	d86b      	bhi.n	800e804 <HAL_TIM_ConfigClockSource+0x16c>
 800e72c:	2b20      	cmp	r3, #32
 800e72e:	d060      	beq.n	800e7f2 <HAL_TIM_ConfigClockSource+0x15a>
 800e730:	2b20      	cmp	r3, #32
 800e732:	d867      	bhi.n	800e804 <HAL_TIM_ConfigClockSource+0x16c>
 800e734:	2b00      	cmp	r3, #0
 800e736:	d05c      	beq.n	800e7f2 <HAL_TIM_ConfigClockSource+0x15a>
 800e738:	2b10      	cmp	r3, #16
 800e73a:	d05a      	beq.n	800e7f2 <HAL_TIM_ConfigClockSource+0x15a>
 800e73c:	e062      	b.n	800e804 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800e73e:	687b      	ldr	r3, [r7, #4]
 800e740:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800e742:	683b      	ldr	r3, [r7, #0]
 800e744:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800e746:	683b      	ldr	r3, [r7, #0]
 800e748:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800e74a:	683b      	ldr	r3, [r7, #0]
 800e74c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800e74e:	f000 fc13 	bl	800ef78 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800e752:	687b      	ldr	r3, [r7, #4]
 800e754:	681b      	ldr	r3, [r3, #0]
 800e756:	689b      	ldr	r3, [r3, #8]
 800e758:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800e75a:	68bb      	ldr	r3, [r7, #8]
 800e75c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800e760:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800e762:	687b      	ldr	r3, [r7, #4]
 800e764:	681b      	ldr	r3, [r3, #0]
 800e766:	68ba      	ldr	r2, [r7, #8]
 800e768:	609a      	str	r2, [r3, #8]
      break;
 800e76a:	e04f      	b.n	800e80c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800e76c:	687b      	ldr	r3, [r7, #4]
 800e76e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800e770:	683b      	ldr	r3, [r7, #0]
 800e772:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800e774:	683b      	ldr	r3, [r7, #0]
 800e776:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800e778:	683b      	ldr	r3, [r7, #0]
 800e77a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800e77c:	f000 fbfc 	bl	800ef78 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800e780:	687b      	ldr	r3, [r7, #4]
 800e782:	681b      	ldr	r3, [r3, #0]
 800e784:	689a      	ldr	r2, [r3, #8]
 800e786:	687b      	ldr	r3, [r7, #4]
 800e788:	681b      	ldr	r3, [r3, #0]
 800e78a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800e78e:	609a      	str	r2, [r3, #8]
      break;
 800e790:	e03c      	b.n	800e80c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800e792:	687b      	ldr	r3, [r7, #4]
 800e794:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800e796:	683b      	ldr	r3, [r7, #0]
 800e798:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800e79a:	683b      	ldr	r3, [r7, #0]
 800e79c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800e79e:	461a      	mov	r2, r3
 800e7a0:	f000 fb70 	bl	800ee84 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800e7a4:	687b      	ldr	r3, [r7, #4]
 800e7a6:	681b      	ldr	r3, [r3, #0]
 800e7a8:	2150      	movs	r1, #80	@ 0x50
 800e7aa:	4618      	mov	r0, r3
 800e7ac:	f000 fbc9 	bl	800ef42 <TIM_ITRx_SetConfig>
      break;
 800e7b0:	e02c      	b.n	800e80c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800e7b2:	687b      	ldr	r3, [r7, #4]
 800e7b4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800e7b6:	683b      	ldr	r3, [r7, #0]
 800e7b8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800e7ba:	683b      	ldr	r3, [r7, #0]
 800e7bc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800e7be:	461a      	mov	r2, r3
 800e7c0:	f000 fb8f 	bl	800eee2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800e7c4:	687b      	ldr	r3, [r7, #4]
 800e7c6:	681b      	ldr	r3, [r3, #0]
 800e7c8:	2160      	movs	r1, #96	@ 0x60
 800e7ca:	4618      	mov	r0, r3
 800e7cc:	f000 fbb9 	bl	800ef42 <TIM_ITRx_SetConfig>
      break;
 800e7d0:	e01c      	b.n	800e80c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800e7d2:	687b      	ldr	r3, [r7, #4]
 800e7d4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800e7d6:	683b      	ldr	r3, [r7, #0]
 800e7d8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800e7da:	683b      	ldr	r3, [r7, #0]
 800e7dc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800e7de:	461a      	mov	r2, r3
 800e7e0:	f000 fb50 	bl	800ee84 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800e7e4:	687b      	ldr	r3, [r7, #4]
 800e7e6:	681b      	ldr	r3, [r3, #0]
 800e7e8:	2140      	movs	r1, #64	@ 0x40
 800e7ea:	4618      	mov	r0, r3
 800e7ec:	f000 fba9 	bl	800ef42 <TIM_ITRx_SetConfig>
      break;
 800e7f0:	e00c      	b.n	800e80c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800e7f2:	687b      	ldr	r3, [r7, #4]
 800e7f4:	681a      	ldr	r2, [r3, #0]
 800e7f6:	683b      	ldr	r3, [r7, #0]
 800e7f8:	681b      	ldr	r3, [r3, #0]
 800e7fa:	4619      	mov	r1, r3
 800e7fc:	4610      	mov	r0, r2
 800e7fe:	f000 fba0 	bl	800ef42 <TIM_ITRx_SetConfig>
      break;
 800e802:	e003      	b.n	800e80c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800e804:	2301      	movs	r3, #1
 800e806:	73fb      	strb	r3, [r7, #15]
      break;
 800e808:	e000      	b.n	800e80c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800e80a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800e80c:	687b      	ldr	r3, [r7, #4]
 800e80e:	2201      	movs	r2, #1
 800e810:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800e814:	687b      	ldr	r3, [r7, #4]
 800e816:	2200      	movs	r2, #0
 800e818:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800e81c:	7bfb      	ldrb	r3, [r7, #15]
}
 800e81e:	4618      	mov	r0, r3
 800e820:	3710      	adds	r7, #16
 800e822:	46bd      	mov	sp, r7
 800e824:	bd80      	pop	{r7, pc}
 800e826:	bf00      	nop
 800e828:	fffeff88 	.word	0xfffeff88

0800e82c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800e82c:	b480      	push	{r7}
 800e82e:	b083      	sub	sp, #12
 800e830:	af00      	add	r7, sp, #0
 800e832:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800e834:	bf00      	nop
 800e836:	370c      	adds	r7, #12
 800e838:	46bd      	mov	sp, r7
 800e83a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e83e:	4770      	bx	lr

0800e840 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800e840:	b480      	push	{r7}
 800e842:	b083      	sub	sp, #12
 800e844:	af00      	add	r7, sp, #0
 800e846:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800e848:	bf00      	nop
 800e84a:	370c      	adds	r7, #12
 800e84c:	46bd      	mov	sp, r7
 800e84e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e852:	4770      	bx	lr

0800e854 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800e854:	b480      	push	{r7}
 800e856:	b083      	sub	sp, #12
 800e858:	af00      	add	r7, sp, #0
 800e85a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800e85c:	bf00      	nop
 800e85e:	370c      	adds	r7, #12
 800e860:	46bd      	mov	sp, r7
 800e862:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e866:	4770      	bx	lr

0800e868 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800e868:	b480      	push	{r7}
 800e86a:	b083      	sub	sp, #12
 800e86c:	af00      	add	r7, sp, #0
 800e86e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800e870:	bf00      	nop
 800e872:	370c      	adds	r7, #12
 800e874:	46bd      	mov	sp, r7
 800e876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e87a:	4770      	bx	lr

0800e87c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800e87c:	b480      	push	{r7}
 800e87e:	b085      	sub	sp, #20
 800e880:	af00      	add	r7, sp, #0
 800e882:	6078      	str	r0, [r7, #4]
 800e884:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800e886:	687b      	ldr	r3, [r7, #4]
 800e888:	681b      	ldr	r3, [r3, #0]
 800e88a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800e88c:	687b      	ldr	r3, [r7, #4]
 800e88e:	4a43      	ldr	r2, [pc, #268]	@ (800e99c <TIM_Base_SetConfig+0x120>)
 800e890:	4293      	cmp	r3, r2
 800e892:	d013      	beq.n	800e8bc <TIM_Base_SetConfig+0x40>
 800e894:	687b      	ldr	r3, [r7, #4]
 800e896:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e89a:	d00f      	beq.n	800e8bc <TIM_Base_SetConfig+0x40>
 800e89c:	687b      	ldr	r3, [r7, #4]
 800e89e:	4a40      	ldr	r2, [pc, #256]	@ (800e9a0 <TIM_Base_SetConfig+0x124>)
 800e8a0:	4293      	cmp	r3, r2
 800e8a2:	d00b      	beq.n	800e8bc <TIM_Base_SetConfig+0x40>
 800e8a4:	687b      	ldr	r3, [r7, #4]
 800e8a6:	4a3f      	ldr	r2, [pc, #252]	@ (800e9a4 <TIM_Base_SetConfig+0x128>)
 800e8a8:	4293      	cmp	r3, r2
 800e8aa:	d007      	beq.n	800e8bc <TIM_Base_SetConfig+0x40>
 800e8ac:	687b      	ldr	r3, [r7, #4]
 800e8ae:	4a3e      	ldr	r2, [pc, #248]	@ (800e9a8 <TIM_Base_SetConfig+0x12c>)
 800e8b0:	4293      	cmp	r3, r2
 800e8b2:	d003      	beq.n	800e8bc <TIM_Base_SetConfig+0x40>
 800e8b4:	687b      	ldr	r3, [r7, #4]
 800e8b6:	4a3d      	ldr	r2, [pc, #244]	@ (800e9ac <TIM_Base_SetConfig+0x130>)
 800e8b8:	4293      	cmp	r3, r2
 800e8ba:	d108      	bne.n	800e8ce <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800e8bc:	68fb      	ldr	r3, [r7, #12]
 800e8be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e8c2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800e8c4:	683b      	ldr	r3, [r7, #0]
 800e8c6:	685b      	ldr	r3, [r3, #4]
 800e8c8:	68fa      	ldr	r2, [r7, #12]
 800e8ca:	4313      	orrs	r3, r2
 800e8cc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800e8ce:	687b      	ldr	r3, [r7, #4]
 800e8d0:	4a32      	ldr	r2, [pc, #200]	@ (800e99c <TIM_Base_SetConfig+0x120>)
 800e8d2:	4293      	cmp	r3, r2
 800e8d4:	d02b      	beq.n	800e92e <TIM_Base_SetConfig+0xb2>
 800e8d6:	687b      	ldr	r3, [r7, #4]
 800e8d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e8dc:	d027      	beq.n	800e92e <TIM_Base_SetConfig+0xb2>
 800e8de:	687b      	ldr	r3, [r7, #4]
 800e8e0:	4a2f      	ldr	r2, [pc, #188]	@ (800e9a0 <TIM_Base_SetConfig+0x124>)
 800e8e2:	4293      	cmp	r3, r2
 800e8e4:	d023      	beq.n	800e92e <TIM_Base_SetConfig+0xb2>
 800e8e6:	687b      	ldr	r3, [r7, #4]
 800e8e8:	4a2e      	ldr	r2, [pc, #184]	@ (800e9a4 <TIM_Base_SetConfig+0x128>)
 800e8ea:	4293      	cmp	r3, r2
 800e8ec:	d01f      	beq.n	800e92e <TIM_Base_SetConfig+0xb2>
 800e8ee:	687b      	ldr	r3, [r7, #4]
 800e8f0:	4a2d      	ldr	r2, [pc, #180]	@ (800e9a8 <TIM_Base_SetConfig+0x12c>)
 800e8f2:	4293      	cmp	r3, r2
 800e8f4:	d01b      	beq.n	800e92e <TIM_Base_SetConfig+0xb2>
 800e8f6:	687b      	ldr	r3, [r7, #4]
 800e8f8:	4a2c      	ldr	r2, [pc, #176]	@ (800e9ac <TIM_Base_SetConfig+0x130>)
 800e8fa:	4293      	cmp	r3, r2
 800e8fc:	d017      	beq.n	800e92e <TIM_Base_SetConfig+0xb2>
 800e8fe:	687b      	ldr	r3, [r7, #4]
 800e900:	4a2b      	ldr	r2, [pc, #172]	@ (800e9b0 <TIM_Base_SetConfig+0x134>)
 800e902:	4293      	cmp	r3, r2
 800e904:	d013      	beq.n	800e92e <TIM_Base_SetConfig+0xb2>
 800e906:	687b      	ldr	r3, [r7, #4]
 800e908:	4a2a      	ldr	r2, [pc, #168]	@ (800e9b4 <TIM_Base_SetConfig+0x138>)
 800e90a:	4293      	cmp	r3, r2
 800e90c:	d00f      	beq.n	800e92e <TIM_Base_SetConfig+0xb2>
 800e90e:	687b      	ldr	r3, [r7, #4]
 800e910:	4a29      	ldr	r2, [pc, #164]	@ (800e9b8 <TIM_Base_SetConfig+0x13c>)
 800e912:	4293      	cmp	r3, r2
 800e914:	d00b      	beq.n	800e92e <TIM_Base_SetConfig+0xb2>
 800e916:	687b      	ldr	r3, [r7, #4]
 800e918:	4a28      	ldr	r2, [pc, #160]	@ (800e9bc <TIM_Base_SetConfig+0x140>)
 800e91a:	4293      	cmp	r3, r2
 800e91c:	d007      	beq.n	800e92e <TIM_Base_SetConfig+0xb2>
 800e91e:	687b      	ldr	r3, [r7, #4]
 800e920:	4a27      	ldr	r2, [pc, #156]	@ (800e9c0 <TIM_Base_SetConfig+0x144>)
 800e922:	4293      	cmp	r3, r2
 800e924:	d003      	beq.n	800e92e <TIM_Base_SetConfig+0xb2>
 800e926:	687b      	ldr	r3, [r7, #4]
 800e928:	4a26      	ldr	r2, [pc, #152]	@ (800e9c4 <TIM_Base_SetConfig+0x148>)
 800e92a:	4293      	cmp	r3, r2
 800e92c:	d108      	bne.n	800e940 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800e92e:	68fb      	ldr	r3, [r7, #12]
 800e930:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e934:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800e936:	683b      	ldr	r3, [r7, #0]
 800e938:	68db      	ldr	r3, [r3, #12]
 800e93a:	68fa      	ldr	r2, [r7, #12]
 800e93c:	4313      	orrs	r3, r2
 800e93e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800e940:	68fb      	ldr	r3, [r7, #12]
 800e942:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800e946:	683b      	ldr	r3, [r7, #0]
 800e948:	695b      	ldr	r3, [r3, #20]
 800e94a:	4313      	orrs	r3, r2
 800e94c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800e94e:	683b      	ldr	r3, [r7, #0]
 800e950:	689a      	ldr	r2, [r3, #8]
 800e952:	687b      	ldr	r3, [r7, #4]
 800e954:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800e956:	683b      	ldr	r3, [r7, #0]
 800e958:	681a      	ldr	r2, [r3, #0]
 800e95a:	687b      	ldr	r3, [r7, #4]
 800e95c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800e95e:	687b      	ldr	r3, [r7, #4]
 800e960:	4a0e      	ldr	r2, [pc, #56]	@ (800e99c <TIM_Base_SetConfig+0x120>)
 800e962:	4293      	cmp	r3, r2
 800e964:	d003      	beq.n	800e96e <TIM_Base_SetConfig+0xf2>
 800e966:	687b      	ldr	r3, [r7, #4]
 800e968:	4a10      	ldr	r2, [pc, #64]	@ (800e9ac <TIM_Base_SetConfig+0x130>)
 800e96a:	4293      	cmp	r3, r2
 800e96c:	d103      	bne.n	800e976 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800e96e:	683b      	ldr	r3, [r7, #0]
 800e970:	691a      	ldr	r2, [r3, #16]
 800e972:	687b      	ldr	r3, [r7, #4]
 800e974:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800e976:	687b      	ldr	r3, [r7, #4]
 800e978:	681b      	ldr	r3, [r3, #0]
 800e97a:	f043 0204 	orr.w	r2, r3, #4
 800e97e:	687b      	ldr	r3, [r7, #4]
 800e980:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800e982:	687b      	ldr	r3, [r7, #4]
 800e984:	2201      	movs	r2, #1
 800e986:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800e988:	687b      	ldr	r3, [r7, #4]
 800e98a:	68fa      	ldr	r2, [r7, #12]
 800e98c:	601a      	str	r2, [r3, #0]
}
 800e98e:	bf00      	nop
 800e990:	3714      	adds	r7, #20
 800e992:	46bd      	mov	sp, r7
 800e994:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e998:	4770      	bx	lr
 800e99a:	bf00      	nop
 800e99c:	40010000 	.word	0x40010000
 800e9a0:	40000400 	.word	0x40000400
 800e9a4:	40000800 	.word	0x40000800
 800e9a8:	40000c00 	.word	0x40000c00
 800e9ac:	40010400 	.word	0x40010400
 800e9b0:	40014000 	.word	0x40014000
 800e9b4:	40014400 	.word	0x40014400
 800e9b8:	40014800 	.word	0x40014800
 800e9bc:	40001800 	.word	0x40001800
 800e9c0:	40001c00 	.word	0x40001c00
 800e9c4:	40002000 	.word	0x40002000

0800e9c8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800e9c8:	b480      	push	{r7}
 800e9ca:	b087      	sub	sp, #28
 800e9cc:	af00      	add	r7, sp, #0
 800e9ce:	6078      	str	r0, [r7, #4]
 800e9d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e9d2:	687b      	ldr	r3, [r7, #4]
 800e9d4:	6a1b      	ldr	r3, [r3, #32]
 800e9d6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800e9d8:	687b      	ldr	r3, [r7, #4]
 800e9da:	6a1b      	ldr	r3, [r3, #32]
 800e9dc:	f023 0201 	bic.w	r2, r3, #1
 800e9e0:	687b      	ldr	r3, [r7, #4]
 800e9e2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e9e4:	687b      	ldr	r3, [r7, #4]
 800e9e6:	685b      	ldr	r3, [r3, #4]
 800e9e8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800e9ea:	687b      	ldr	r3, [r7, #4]
 800e9ec:	699b      	ldr	r3, [r3, #24]
 800e9ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800e9f0:	68fa      	ldr	r2, [r7, #12]
 800e9f2:	4b2b      	ldr	r3, [pc, #172]	@ (800eaa0 <TIM_OC1_SetConfig+0xd8>)
 800e9f4:	4013      	ands	r3, r2
 800e9f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800e9f8:	68fb      	ldr	r3, [r7, #12]
 800e9fa:	f023 0303 	bic.w	r3, r3, #3
 800e9fe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ea00:	683b      	ldr	r3, [r7, #0]
 800ea02:	681b      	ldr	r3, [r3, #0]
 800ea04:	68fa      	ldr	r2, [r7, #12]
 800ea06:	4313      	orrs	r3, r2
 800ea08:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800ea0a:	697b      	ldr	r3, [r7, #20]
 800ea0c:	f023 0302 	bic.w	r3, r3, #2
 800ea10:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800ea12:	683b      	ldr	r3, [r7, #0]
 800ea14:	689b      	ldr	r3, [r3, #8]
 800ea16:	697a      	ldr	r2, [r7, #20]
 800ea18:	4313      	orrs	r3, r2
 800ea1a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800ea1c:	687b      	ldr	r3, [r7, #4]
 800ea1e:	4a21      	ldr	r2, [pc, #132]	@ (800eaa4 <TIM_OC1_SetConfig+0xdc>)
 800ea20:	4293      	cmp	r3, r2
 800ea22:	d003      	beq.n	800ea2c <TIM_OC1_SetConfig+0x64>
 800ea24:	687b      	ldr	r3, [r7, #4]
 800ea26:	4a20      	ldr	r2, [pc, #128]	@ (800eaa8 <TIM_OC1_SetConfig+0xe0>)
 800ea28:	4293      	cmp	r3, r2
 800ea2a:	d10c      	bne.n	800ea46 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800ea2c:	697b      	ldr	r3, [r7, #20]
 800ea2e:	f023 0308 	bic.w	r3, r3, #8
 800ea32:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800ea34:	683b      	ldr	r3, [r7, #0]
 800ea36:	68db      	ldr	r3, [r3, #12]
 800ea38:	697a      	ldr	r2, [r7, #20]
 800ea3a:	4313      	orrs	r3, r2
 800ea3c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800ea3e:	697b      	ldr	r3, [r7, #20]
 800ea40:	f023 0304 	bic.w	r3, r3, #4
 800ea44:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ea46:	687b      	ldr	r3, [r7, #4]
 800ea48:	4a16      	ldr	r2, [pc, #88]	@ (800eaa4 <TIM_OC1_SetConfig+0xdc>)
 800ea4a:	4293      	cmp	r3, r2
 800ea4c:	d003      	beq.n	800ea56 <TIM_OC1_SetConfig+0x8e>
 800ea4e:	687b      	ldr	r3, [r7, #4]
 800ea50:	4a15      	ldr	r2, [pc, #84]	@ (800eaa8 <TIM_OC1_SetConfig+0xe0>)
 800ea52:	4293      	cmp	r3, r2
 800ea54:	d111      	bne.n	800ea7a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800ea56:	693b      	ldr	r3, [r7, #16]
 800ea58:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ea5c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800ea5e:	693b      	ldr	r3, [r7, #16]
 800ea60:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800ea64:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800ea66:	683b      	ldr	r3, [r7, #0]
 800ea68:	695b      	ldr	r3, [r3, #20]
 800ea6a:	693a      	ldr	r2, [r7, #16]
 800ea6c:	4313      	orrs	r3, r2
 800ea6e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800ea70:	683b      	ldr	r3, [r7, #0]
 800ea72:	699b      	ldr	r3, [r3, #24]
 800ea74:	693a      	ldr	r2, [r7, #16]
 800ea76:	4313      	orrs	r3, r2
 800ea78:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ea7a:	687b      	ldr	r3, [r7, #4]
 800ea7c:	693a      	ldr	r2, [r7, #16]
 800ea7e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800ea80:	687b      	ldr	r3, [r7, #4]
 800ea82:	68fa      	ldr	r2, [r7, #12]
 800ea84:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800ea86:	683b      	ldr	r3, [r7, #0]
 800ea88:	685a      	ldr	r2, [r3, #4]
 800ea8a:	687b      	ldr	r3, [r7, #4]
 800ea8c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ea8e:	687b      	ldr	r3, [r7, #4]
 800ea90:	697a      	ldr	r2, [r7, #20]
 800ea92:	621a      	str	r2, [r3, #32]
}
 800ea94:	bf00      	nop
 800ea96:	371c      	adds	r7, #28
 800ea98:	46bd      	mov	sp, r7
 800ea9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea9e:	4770      	bx	lr
 800eaa0:	fffeff8f 	.word	0xfffeff8f
 800eaa4:	40010000 	.word	0x40010000
 800eaa8:	40010400 	.word	0x40010400

0800eaac <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800eaac:	b480      	push	{r7}
 800eaae:	b087      	sub	sp, #28
 800eab0:	af00      	add	r7, sp, #0
 800eab2:	6078      	str	r0, [r7, #4]
 800eab4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800eab6:	687b      	ldr	r3, [r7, #4]
 800eab8:	6a1b      	ldr	r3, [r3, #32]
 800eaba:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800eabc:	687b      	ldr	r3, [r7, #4]
 800eabe:	6a1b      	ldr	r3, [r3, #32]
 800eac0:	f023 0210 	bic.w	r2, r3, #16
 800eac4:	687b      	ldr	r3, [r7, #4]
 800eac6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800eac8:	687b      	ldr	r3, [r7, #4]
 800eaca:	685b      	ldr	r3, [r3, #4]
 800eacc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800eace:	687b      	ldr	r3, [r7, #4]
 800ead0:	699b      	ldr	r3, [r3, #24]
 800ead2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800ead4:	68fa      	ldr	r2, [r7, #12]
 800ead6:	4b2e      	ldr	r3, [pc, #184]	@ (800eb90 <TIM_OC2_SetConfig+0xe4>)
 800ead8:	4013      	ands	r3, r2
 800eada:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800eadc:	68fb      	ldr	r3, [r7, #12]
 800eade:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800eae2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800eae4:	683b      	ldr	r3, [r7, #0]
 800eae6:	681b      	ldr	r3, [r3, #0]
 800eae8:	021b      	lsls	r3, r3, #8
 800eaea:	68fa      	ldr	r2, [r7, #12]
 800eaec:	4313      	orrs	r3, r2
 800eaee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800eaf0:	697b      	ldr	r3, [r7, #20]
 800eaf2:	f023 0320 	bic.w	r3, r3, #32
 800eaf6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800eaf8:	683b      	ldr	r3, [r7, #0]
 800eafa:	689b      	ldr	r3, [r3, #8]
 800eafc:	011b      	lsls	r3, r3, #4
 800eafe:	697a      	ldr	r2, [r7, #20]
 800eb00:	4313      	orrs	r3, r2
 800eb02:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800eb04:	687b      	ldr	r3, [r7, #4]
 800eb06:	4a23      	ldr	r2, [pc, #140]	@ (800eb94 <TIM_OC2_SetConfig+0xe8>)
 800eb08:	4293      	cmp	r3, r2
 800eb0a:	d003      	beq.n	800eb14 <TIM_OC2_SetConfig+0x68>
 800eb0c:	687b      	ldr	r3, [r7, #4]
 800eb0e:	4a22      	ldr	r2, [pc, #136]	@ (800eb98 <TIM_OC2_SetConfig+0xec>)
 800eb10:	4293      	cmp	r3, r2
 800eb12:	d10d      	bne.n	800eb30 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800eb14:	697b      	ldr	r3, [r7, #20]
 800eb16:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800eb1a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800eb1c:	683b      	ldr	r3, [r7, #0]
 800eb1e:	68db      	ldr	r3, [r3, #12]
 800eb20:	011b      	lsls	r3, r3, #4
 800eb22:	697a      	ldr	r2, [r7, #20]
 800eb24:	4313      	orrs	r3, r2
 800eb26:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800eb28:	697b      	ldr	r3, [r7, #20]
 800eb2a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800eb2e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800eb30:	687b      	ldr	r3, [r7, #4]
 800eb32:	4a18      	ldr	r2, [pc, #96]	@ (800eb94 <TIM_OC2_SetConfig+0xe8>)
 800eb34:	4293      	cmp	r3, r2
 800eb36:	d003      	beq.n	800eb40 <TIM_OC2_SetConfig+0x94>
 800eb38:	687b      	ldr	r3, [r7, #4]
 800eb3a:	4a17      	ldr	r2, [pc, #92]	@ (800eb98 <TIM_OC2_SetConfig+0xec>)
 800eb3c:	4293      	cmp	r3, r2
 800eb3e:	d113      	bne.n	800eb68 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800eb40:	693b      	ldr	r3, [r7, #16]
 800eb42:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800eb46:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800eb48:	693b      	ldr	r3, [r7, #16]
 800eb4a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800eb4e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800eb50:	683b      	ldr	r3, [r7, #0]
 800eb52:	695b      	ldr	r3, [r3, #20]
 800eb54:	009b      	lsls	r3, r3, #2
 800eb56:	693a      	ldr	r2, [r7, #16]
 800eb58:	4313      	orrs	r3, r2
 800eb5a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800eb5c:	683b      	ldr	r3, [r7, #0]
 800eb5e:	699b      	ldr	r3, [r3, #24]
 800eb60:	009b      	lsls	r3, r3, #2
 800eb62:	693a      	ldr	r2, [r7, #16]
 800eb64:	4313      	orrs	r3, r2
 800eb66:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800eb68:	687b      	ldr	r3, [r7, #4]
 800eb6a:	693a      	ldr	r2, [r7, #16]
 800eb6c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800eb6e:	687b      	ldr	r3, [r7, #4]
 800eb70:	68fa      	ldr	r2, [r7, #12]
 800eb72:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800eb74:	683b      	ldr	r3, [r7, #0]
 800eb76:	685a      	ldr	r2, [r3, #4]
 800eb78:	687b      	ldr	r3, [r7, #4]
 800eb7a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800eb7c:	687b      	ldr	r3, [r7, #4]
 800eb7e:	697a      	ldr	r2, [r7, #20]
 800eb80:	621a      	str	r2, [r3, #32]
}
 800eb82:	bf00      	nop
 800eb84:	371c      	adds	r7, #28
 800eb86:	46bd      	mov	sp, r7
 800eb88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb8c:	4770      	bx	lr
 800eb8e:	bf00      	nop
 800eb90:	feff8fff 	.word	0xfeff8fff
 800eb94:	40010000 	.word	0x40010000
 800eb98:	40010400 	.word	0x40010400

0800eb9c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800eb9c:	b480      	push	{r7}
 800eb9e:	b087      	sub	sp, #28
 800eba0:	af00      	add	r7, sp, #0
 800eba2:	6078      	str	r0, [r7, #4]
 800eba4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800eba6:	687b      	ldr	r3, [r7, #4]
 800eba8:	6a1b      	ldr	r3, [r3, #32]
 800ebaa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800ebac:	687b      	ldr	r3, [r7, #4]
 800ebae:	6a1b      	ldr	r3, [r3, #32]
 800ebb0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800ebb4:	687b      	ldr	r3, [r7, #4]
 800ebb6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ebb8:	687b      	ldr	r3, [r7, #4]
 800ebba:	685b      	ldr	r3, [r3, #4]
 800ebbc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800ebbe:	687b      	ldr	r3, [r7, #4]
 800ebc0:	69db      	ldr	r3, [r3, #28]
 800ebc2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800ebc4:	68fa      	ldr	r2, [r7, #12]
 800ebc6:	4b2d      	ldr	r3, [pc, #180]	@ (800ec7c <TIM_OC3_SetConfig+0xe0>)
 800ebc8:	4013      	ands	r3, r2
 800ebca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800ebcc:	68fb      	ldr	r3, [r7, #12]
 800ebce:	f023 0303 	bic.w	r3, r3, #3
 800ebd2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ebd4:	683b      	ldr	r3, [r7, #0]
 800ebd6:	681b      	ldr	r3, [r3, #0]
 800ebd8:	68fa      	ldr	r2, [r7, #12]
 800ebda:	4313      	orrs	r3, r2
 800ebdc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800ebde:	697b      	ldr	r3, [r7, #20]
 800ebe0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800ebe4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800ebe6:	683b      	ldr	r3, [r7, #0]
 800ebe8:	689b      	ldr	r3, [r3, #8]
 800ebea:	021b      	lsls	r3, r3, #8
 800ebec:	697a      	ldr	r2, [r7, #20]
 800ebee:	4313      	orrs	r3, r2
 800ebf0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800ebf2:	687b      	ldr	r3, [r7, #4]
 800ebf4:	4a22      	ldr	r2, [pc, #136]	@ (800ec80 <TIM_OC3_SetConfig+0xe4>)
 800ebf6:	4293      	cmp	r3, r2
 800ebf8:	d003      	beq.n	800ec02 <TIM_OC3_SetConfig+0x66>
 800ebfa:	687b      	ldr	r3, [r7, #4]
 800ebfc:	4a21      	ldr	r2, [pc, #132]	@ (800ec84 <TIM_OC3_SetConfig+0xe8>)
 800ebfe:	4293      	cmp	r3, r2
 800ec00:	d10d      	bne.n	800ec1e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800ec02:	697b      	ldr	r3, [r7, #20]
 800ec04:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800ec08:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800ec0a:	683b      	ldr	r3, [r7, #0]
 800ec0c:	68db      	ldr	r3, [r3, #12]
 800ec0e:	021b      	lsls	r3, r3, #8
 800ec10:	697a      	ldr	r2, [r7, #20]
 800ec12:	4313      	orrs	r3, r2
 800ec14:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800ec16:	697b      	ldr	r3, [r7, #20]
 800ec18:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800ec1c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ec1e:	687b      	ldr	r3, [r7, #4]
 800ec20:	4a17      	ldr	r2, [pc, #92]	@ (800ec80 <TIM_OC3_SetConfig+0xe4>)
 800ec22:	4293      	cmp	r3, r2
 800ec24:	d003      	beq.n	800ec2e <TIM_OC3_SetConfig+0x92>
 800ec26:	687b      	ldr	r3, [r7, #4]
 800ec28:	4a16      	ldr	r2, [pc, #88]	@ (800ec84 <TIM_OC3_SetConfig+0xe8>)
 800ec2a:	4293      	cmp	r3, r2
 800ec2c:	d113      	bne.n	800ec56 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800ec2e:	693b      	ldr	r3, [r7, #16]
 800ec30:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800ec34:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800ec36:	693b      	ldr	r3, [r7, #16]
 800ec38:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800ec3c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800ec3e:	683b      	ldr	r3, [r7, #0]
 800ec40:	695b      	ldr	r3, [r3, #20]
 800ec42:	011b      	lsls	r3, r3, #4
 800ec44:	693a      	ldr	r2, [r7, #16]
 800ec46:	4313      	orrs	r3, r2
 800ec48:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800ec4a:	683b      	ldr	r3, [r7, #0]
 800ec4c:	699b      	ldr	r3, [r3, #24]
 800ec4e:	011b      	lsls	r3, r3, #4
 800ec50:	693a      	ldr	r2, [r7, #16]
 800ec52:	4313      	orrs	r3, r2
 800ec54:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ec56:	687b      	ldr	r3, [r7, #4]
 800ec58:	693a      	ldr	r2, [r7, #16]
 800ec5a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800ec5c:	687b      	ldr	r3, [r7, #4]
 800ec5e:	68fa      	ldr	r2, [r7, #12]
 800ec60:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800ec62:	683b      	ldr	r3, [r7, #0]
 800ec64:	685a      	ldr	r2, [r3, #4]
 800ec66:	687b      	ldr	r3, [r7, #4]
 800ec68:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ec6a:	687b      	ldr	r3, [r7, #4]
 800ec6c:	697a      	ldr	r2, [r7, #20]
 800ec6e:	621a      	str	r2, [r3, #32]
}
 800ec70:	bf00      	nop
 800ec72:	371c      	adds	r7, #28
 800ec74:	46bd      	mov	sp, r7
 800ec76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec7a:	4770      	bx	lr
 800ec7c:	fffeff8f 	.word	0xfffeff8f
 800ec80:	40010000 	.word	0x40010000
 800ec84:	40010400 	.word	0x40010400

0800ec88 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800ec88:	b480      	push	{r7}
 800ec8a:	b087      	sub	sp, #28
 800ec8c:	af00      	add	r7, sp, #0
 800ec8e:	6078      	str	r0, [r7, #4]
 800ec90:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ec92:	687b      	ldr	r3, [r7, #4]
 800ec94:	6a1b      	ldr	r3, [r3, #32]
 800ec96:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800ec98:	687b      	ldr	r3, [r7, #4]
 800ec9a:	6a1b      	ldr	r3, [r3, #32]
 800ec9c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800eca0:	687b      	ldr	r3, [r7, #4]
 800eca2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800eca4:	687b      	ldr	r3, [r7, #4]
 800eca6:	685b      	ldr	r3, [r3, #4]
 800eca8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800ecaa:	687b      	ldr	r3, [r7, #4]
 800ecac:	69db      	ldr	r3, [r3, #28]
 800ecae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800ecb0:	68fa      	ldr	r2, [r7, #12]
 800ecb2:	4b1e      	ldr	r3, [pc, #120]	@ (800ed2c <TIM_OC4_SetConfig+0xa4>)
 800ecb4:	4013      	ands	r3, r2
 800ecb6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800ecb8:	68fb      	ldr	r3, [r7, #12]
 800ecba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ecbe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ecc0:	683b      	ldr	r3, [r7, #0]
 800ecc2:	681b      	ldr	r3, [r3, #0]
 800ecc4:	021b      	lsls	r3, r3, #8
 800ecc6:	68fa      	ldr	r2, [r7, #12]
 800ecc8:	4313      	orrs	r3, r2
 800ecca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800eccc:	693b      	ldr	r3, [r7, #16]
 800ecce:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800ecd2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800ecd4:	683b      	ldr	r3, [r7, #0]
 800ecd6:	689b      	ldr	r3, [r3, #8]
 800ecd8:	031b      	lsls	r3, r3, #12
 800ecda:	693a      	ldr	r2, [r7, #16]
 800ecdc:	4313      	orrs	r3, r2
 800ecde:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ece0:	687b      	ldr	r3, [r7, #4]
 800ece2:	4a13      	ldr	r2, [pc, #76]	@ (800ed30 <TIM_OC4_SetConfig+0xa8>)
 800ece4:	4293      	cmp	r3, r2
 800ece6:	d003      	beq.n	800ecf0 <TIM_OC4_SetConfig+0x68>
 800ece8:	687b      	ldr	r3, [r7, #4]
 800ecea:	4a12      	ldr	r2, [pc, #72]	@ (800ed34 <TIM_OC4_SetConfig+0xac>)
 800ecec:	4293      	cmp	r3, r2
 800ecee:	d109      	bne.n	800ed04 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800ecf0:	697b      	ldr	r3, [r7, #20]
 800ecf2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800ecf6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800ecf8:	683b      	ldr	r3, [r7, #0]
 800ecfa:	695b      	ldr	r3, [r3, #20]
 800ecfc:	019b      	lsls	r3, r3, #6
 800ecfe:	697a      	ldr	r2, [r7, #20]
 800ed00:	4313      	orrs	r3, r2
 800ed02:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ed04:	687b      	ldr	r3, [r7, #4]
 800ed06:	697a      	ldr	r2, [r7, #20]
 800ed08:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800ed0a:	687b      	ldr	r3, [r7, #4]
 800ed0c:	68fa      	ldr	r2, [r7, #12]
 800ed0e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800ed10:	683b      	ldr	r3, [r7, #0]
 800ed12:	685a      	ldr	r2, [r3, #4]
 800ed14:	687b      	ldr	r3, [r7, #4]
 800ed16:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ed18:	687b      	ldr	r3, [r7, #4]
 800ed1a:	693a      	ldr	r2, [r7, #16]
 800ed1c:	621a      	str	r2, [r3, #32]
}
 800ed1e:	bf00      	nop
 800ed20:	371c      	adds	r7, #28
 800ed22:	46bd      	mov	sp, r7
 800ed24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed28:	4770      	bx	lr
 800ed2a:	bf00      	nop
 800ed2c:	feff8fff 	.word	0xfeff8fff
 800ed30:	40010000 	.word	0x40010000
 800ed34:	40010400 	.word	0x40010400

0800ed38 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800ed38:	b480      	push	{r7}
 800ed3a:	b087      	sub	sp, #28
 800ed3c:	af00      	add	r7, sp, #0
 800ed3e:	6078      	str	r0, [r7, #4]
 800ed40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ed42:	687b      	ldr	r3, [r7, #4]
 800ed44:	6a1b      	ldr	r3, [r3, #32]
 800ed46:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800ed48:	687b      	ldr	r3, [r7, #4]
 800ed4a:	6a1b      	ldr	r3, [r3, #32]
 800ed4c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800ed50:	687b      	ldr	r3, [r7, #4]
 800ed52:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ed54:	687b      	ldr	r3, [r7, #4]
 800ed56:	685b      	ldr	r3, [r3, #4]
 800ed58:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800ed5a:	687b      	ldr	r3, [r7, #4]
 800ed5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ed5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800ed60:	68fa      	ldr	r2, [r7, #12]
 800ed62:	4b1b      	ldr	r3, [pc, #108]	@ (800edd0 <TIM_OC5_SetConfig+0x98>)
 800ed64:	4013      	ands	r3, r2
 800ed66:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ed68:	683b      	ldr	r3, [r7, #0]
 800ed6a:	681b      	ldr	r3, [r3, #0]
 800ed6c:	68fa      	ldr	r2, [r7, #12]
 800ed6e:	4313      	orrs	r3, r2
 800ed70:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800ed72:	693b      	ldr	r3, [r7, #16]
 800ed74:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800ed78:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800ed7a:	683b      	ldr	r3, [r7, #0]
 800ed7c:	689b      	ldr	r3, [r3, #8]
 800ed7e:	041b      	lsls	r3, r3, #16
 800ed80:	693a      	ldr	r2, [r7, #16]
 800ed82:	4313      	orrs	r3, r2
 800ed84:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ed86:	687b      	ldr	r3, [r7, #4]
 800ed88:	4a12      	ldr	r2, [pc, #72]	@ (800edd4 <TIM_OC5_SetConfig+0x9c>)
 800ed8a:	4293      	cmp	r3, r2
 800ed8c:	d003      	beq.n	800ed96 <TIM_OC5_SetConfig+0x5e>
 800ed8e:	687b      	ldr	r3, [r7, #4]
 800ed90:	4a11      	ldr	r2, [pc, #68]	@ (800edd8 <TIM_OC5_SetConfig+0xa0>)
 800ed92:	4293      	cmp	r3, r2
 800ed94:	d109      	bne.n	800edaa <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800ed96:	697b      	ldr	r3, [r7, #20]
 800ed98:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800ed9c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800ed9e:	683b      	ldr	r3, [r7, #0]
 800eda0:	695b      	ldr	r3, [r3, #20]
 800eda2:	021b      	lsls	r3, r3, #8
 800eda4:	697a      	ldr	r2, [r7, #20]
 800eda6:	4313      	orrs	r3, r2
 800eda8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800edaa:	687b      	ldr	r3, [r7, #4]
 800edac:	697a      	ldr	r2, [r7, #20]
 800edae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800edb0:	687b      	ldr	r3, [r7, #4]
 800edb2:	68fa      	ldr	r2, [r7, #12]
 800edb4:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800edb6:	683b      	ldr	r3, [r7, #0]
 800edb8:	685a      	ldr	r2, [r3, #4]
 800edba:	687b      	ldr	r3, [r7, #4]
 800edbc:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800edbe:	687b      	ldr	r3, [r7, #4]
 800edc0:	693a      	ldr	r2, [r7, #16]
 800edc2:	621a      	str	r2, [r3, #32]
}
 800edc4:	bf00      	nop
 800edc6:	371c      	adds	r7, #28
 800edc8:	46bd      	mov	sp, r7
 800edca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edce:	4770      	bx	lr
 800edd0:	fffeff8f 	.word	0xfffeff8f
 800edd4:	40010000 	.word	0x40010000
 800edd8:	40010400 	.word	0x40010400

0800eddc <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800eddc:	b480      	push	{r7}
 800edde:	b087      	sub	sp, #28
 800ede0:	af00      	add	r7, sp, #0
 800ede2:	6078      	str	r0, [r7, #4]
 800ede4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ede6:	687b      	ldr	r3, [r7, #4]
 800ede8:	6a1b      	ldr	r3, [r3, #32]
 800edea:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800edec:	687b      	ldr	r3, [r7, #4]
 800edee:	6a1b      	ldr	r3, [r3, #32]
 800edf0:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800edf4:	687b      	ldr	r3, [r7, #4]
 800edf6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800edf8:	687b      	ldr	r3, [r7, #4]
 800edfa:	685b      	ldr	r3, [r3, #4]
 800edfc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800edfe:	687b      	ldr	r3, [r7, #4]
 800ee00:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ee02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800ee04:	68fa      	ldr	r2, [r7, #12]
 800ee06:	4b1c      	ldr	r3, [pc, #112]	@ (800ee78 <TIM_OC6_SetConfig+0x9c>)
 800ee08:	4013      	ands	r3, r2
 800ee0a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ee0c:	683b      	ldr	r3, [r7, #0]
 800ee0e:	681b      	ldr	r3, [r3, #0]
 800ee10:	021b      	lsls	r3, r3, #8
 800ee12:	68fa      	ldr	r2, [r7, #12]
 800ee14:	4313      	orrs	r3, r2
 800ee16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800ee18:	693b      	ldr	r3, [r7, #16]
 800ee1a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800ee1e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800ee20:	683b      	ldr	r3, [r7, #0]
 800ee22:	689b      	ldr	r3, [r3, #8]
 800ee24:	051b      	lsls	r3, r3, #20
 800ee26:	693a      	ldr	r2, [r7, #16]
 800ee28:	4313      	orrs	r3, r2
 800ee2a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ee2c:	687b      	ldr	r3, [r7, #4]
 800ee2e:	4a13      	ldr	r2, [pc, #76]	@ (800ee7c <TIM_OC6_SetConfig+0xa0>)
 800ee30:	4293      	cmp	r3, r2
 800ee32:	d003      	beq.n	800ee3c <TIM_OC6_SetConfig+0x60>
 800ee34:	687b      	ldr	r3, [r7, #4]
 800ee36:	4a12      	ldr	r2, [pc, #72]	@ (800ee80 <TIM_OC6_SetConfig+0xa4>)
 800ee38:	4293      	cmp	r3, r2
 800ee3a:	d109      	bne.n	800ee50 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800ee3c:	697b      	ldr	r3, [r7, #20]
 800ee3e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800ee42:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800ee44:	683b      	ldr	r3, [r7, #0]
 800ee46:	695b      	ldr	r3, [r3, #20]
 800ee48:	029b      	lsls	r3, r3, #10
 800ee4a:	697a      	ldr	r2, [r7, #20]
 800ee4c:	4313      	orrs	r3, r2
 800ee4e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ee50:	687b      	ldr	r3, [r7, #4]
 800ee52:	697a      	ldr	r2, [r7, #20]
 800ee54:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800ee56:	687b      	ldr	r3, [r7, #4]
 800ee58:	68fa      	ldr	r2, [r7, #12]
 800ee5a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800ee5c:	683b      	ldr	r3, [r7, #0]
 800ee5e:	685a      	ldr	r2, [r3, #4]
 800ee60:	687b      	ldr	r3, [r7, #4]
 800ee62:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ee64:	687b      	ldr	r3, [r7, #4]
 800ee66:	693a      	ldr	r2, [r7, #16]
 800ee68:	621a      	str	r2, [r3, #32]
}
 800ee6a:	bf00      	nop
 800ee6c:	371c      	adds	r7, #28
 800ee6e:	46bd      	mov	sp, r7
 800ee70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee74:	4770      	bx	lr
 800ee76:	bf00      	nop
 800ee78:	feff8fff 	.word	0xfeff8fff
 800ee7c:	40010000 	.word	0x40010000
 800ee80:	40010400 	.word	0x40010400

0800ee84 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800ee84:	b480      	push	{r7}
 800ee86:	b087      	sub	sp, #28
 800ee88:	af00      	add	r7, sp, #0
 800ee8a:	60f8      	str	r0, [r7, #12]
 800ee8c:	60b9      	str	r1, [r7, #8]
 800ee8e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800ee90:	68fb      	ldr	r3, [r7, #12]
 800ee92:	6a1b      	ldr	r3, [r3, #32]
 800ee94:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ee96:	68fb      	ldr	r3, [r7, #12]
 800ee98:	6a1b      	ldr	r3, [r3, #32]
 800ee9a:	f023 0201 	bic.w	r2, r3, #1
 800ee9e:	68fb      	ldr	r3, [r7, #12]
 800eea0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800eea2:	68fb      	ldr	r3, [r7, #12]
 800eea4:	699b      	ldr	r3, [r3, #24]
 800eea6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800eea8:	693b      	ldr	r3, [r7, #16]
 800eeaa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800eeae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800eeb0:	687b      	ldr	r3, [r7, #4]
 800eeb2:	011b      	lsls	r3, r3, #4
 800eeb4:	693a      	ldr	r2, [r7, #16]
 800eeb6:	4313      	orrs	r3, r2
 800eeb8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800eeba:	697b      	ldr	r3, [r7, #20]
 800eebc:	f023 030a 	bic.w	r3, r3, #10
 800eec0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800eec2:	697a      	ldr	r2, [r7, #20]
 800eec4:	68bb      	ldr	r3, [r7, #8]
 800eec6:	4313      	orrs	r3, r2
 800eec8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800eeca:	68fb      	ldr	r3, [r7, #12]
 800eecc:	693a      	ldr	r2, [r7, #16]
 800eece:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800eed0:	68fb      	ldr	r3, [r7, #12]
 800eed2:	697a      	ldr	r2, [r7, #20]
 800eed4:	621a      	str	r2, [r3, #32]
}
 800eed6:	bf00      	nop
 800eed8:	371c      	adds	r7, #28
 800eeda:	46bd      	mov	sp, r7
 800eedc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eee0:	4770      	bx	lr

0800eee2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800eee2:	b480      	push	{r7}
 800eee4:	b087      	sub	sp, #28
 800eee6:	af00      	add	r7, sp, #0
 800eee8:	60f8      	str	r0, [r7, #12]
 800eeea:	60b9      	str	r1, [r7, #8]
 800eeec:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800eeee:	68fb      	ldr	r3, [r7, #12]
 800eef0:	6a1b      	ldr	r3, [r3, #32]
 800eef2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800eef4:	68fb      	ldr	r3, [r7, #12]
 800eef6:	6a1b      	ldr	r3, [r3, #32]
 800eef8:	f023 0210 	bic.w	r2, r3, #16
 800eefc:	68fb      	ldr	r3, [r7, #12]
 800eefe:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800ef00:	68fb      	ldr	r3, [r7, #12]
 800ef02:	699b      	ldr	r3, [r3, #24]
 800ef04:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800ef06:	693b      	ldr	r3, [r7, #16]
 800ef08:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800ef0c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800ef0e:	687b      	ldr	r3, [r7, #4]
 800ef10:	031b      	lsls	r3, r3, #12
 800ef12:	693a      	ldr	r2, [r7, #16]
 800ef14:	4313      	orrs	r3, r2
 800ef16:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800ef18:	697b      	ldr	r3, [r7, #20]
 800ef1a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800ef1e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800ef20:	68bb      	ldr	r3, [r7, #8]
 800ef22:	011b      	lsls	r3, r3, #4
 800ef24:	697a      	ldr	r2, [r7, #20]
 800ef26:	4313      	orrs	r3, r2
 800ef28:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800ef2a:	68fb      	ldr	r3, [r7, #12]
 800ef2c:	693a      	ldr	r2, [r7, #16]
 800ef2e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800ef30:	68fb      	ldr	r3, [r7, #12]
 800ef32:	697a      	ldr	r2, [r7, #20]
 800ef34:	621a      	str	r2, [r3, #32]
}
 800ef36:	bf00      	nop
 800ef38:	371c      	adds	r7, #28
 800ef3a:	46bd      	mov	sp, r7
 800ef3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef40:	4770      	bx	lr

0800ef42 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800ef42:	b480      	push	{r7}
 800ef44:	b085      	sub	sp, #20
 800ef46:	af00      	add	r7, sp, #0
 800ef48:	6078      	str	r0, [r7, #4]
 800ef4a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800ef4c:	687b      	ldr	r3, [r7, #4]
 800ef4e:	689b      	ldr	r3, [r3, #8]
 800ef50:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800ef52:	68fb      	ldr	r3, [r7, #12]
 800ef54:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ef58:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800ef5a:	683a      	ldr	r2, [r7, #0]
 800ef5c:	68fb      	ldr	r3, [r7, #12]
 800ef5e:	4313      	orrs	r3, r2
 800ef60:	f043 0307 	orr.w	r3, r3, #7
 800ef64:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800ef66:	687b      	ldr	r3, [r7, #4]
 800ef68:	68fa      	ldr	r2, [r7, #12]
 800ef6a:	609a      	str	r2, [r3, #8]
}
 800ef6c:	bf00      	nop
 800ef6e:	3714      	adds	r7, #20
 800ef70:	46bd      	mov	sp, r7
 800ef72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef76:	4770      	bx	lr

0800ef78 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800ef78:	b480      	push	{r7}
 800ef7a:	b087      	sub	sp, #28
 800ef7c:	af00      	add	r7, sp, #0
 800ef7e:	60f8      	str	r0, [r7, #12]
 800ef80:	60b9      	str	r1, [r7, #8]
 800ef82:	607a      	str	r2, [r7, #4]
 800ef84:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800ef86:	68fb      	ldr	r3, [r7, #12]
 800ef88:	689b      	ldr	r3, [r3, #8]
 800ef8a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ef8c:	697b      	ldr	r3, [r7, #20]
 800ef8e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800ef92:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800ef94:	683b      	ldr	r3, [r7, #0]
 800ef96:	021a      	lsls	r2, r3, #8
 800ef98:	687b      	ldr	r3, [r7, #4]
 800ef9a:	431a      	orrs	r2, r3
 800ef9c:	68bb      	ldr	r3, [r7, #8]
 800ef9e:	4313      	orrs	r3, r2
 800efa0:	697a      	ldr	r2, [r7, #20]
 800efa2:	4313      	orrs	r3, r2
 800efa4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800efa6:	68fb      	ldr	r3, [r7, #12]
 800efa8:	697a      	ldr	r2, [r7, #20]
 800efaa:	609a      	str	r2, [r3, #8]
}
 800efac:	bf00      	nop
 800efae:	371c      	adds	r7, #28
 800efb0:	46bd      	mov	sp, r7
 800efb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efb6:	4770      	bx	lr

0800efb8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800efb8:	b480      	push	{r7}
 800efba:	b085      	sub	sp, #20
 800efbc:	af00      	add	r7, sp, #0
 800efbe:	6078      	str	r0, [r7, #4]
 800efc0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800efc2:	687b      	ldr	r3, [r7, #4]
 800efc4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800efc8:	2b01      	cmp	r3, #1
 800efca:	d101      	bne.n	800efd0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800efcc:	2302      	movs	r3, #2
 800efce:	e06d      	b.n	800f0ac <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800efd0:	687b      	ldr	r3, [r7, #4]
 800efd2:	2201      	movs	r2, #1
 800efd4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800efd8:	687b      	ldr	r3, [r7, #4]
 800efda:	2202      	movs	r2, #2
 800efdc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800efe0:	687b      	ldr	r3, [r7, #4]
 800efe2:	681b      	ldr	r3, [r3, #0]
 800efe4:	685b      	ldr	r3, [r3, #4]
 800efe6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800efe8:	687b      	ldr	r3, [r7, #4]
 800efea:	681b      	ldr	r3, [r3, #0]
 800efec:	689b      	ldr	r3, [r3, #8]
 800efee:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800eff0:	687b      	ldr	r3, [r7, #4]
 800eff2:	681b      	ldr	r3, [r3, #0]
 800eff4:	4a30      	ldr	r2, [pc, #192]	@ (800f0b8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800eff6:	4293      	cmp	r3, r2
 800eff8:	d004      	beq.n	800f004 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800effa:	687b      	ldr	r3, [r7, #4]
 800effc:	681b      	ldr	r3, [r3, #0]
 800effe:	4a2f      	ldr	r2, [pc, #188]	@ (800f0bc <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800f000:	4293      	cmp	r3, r2
 800f002:	d108      	bne.n	800f016 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800f004:	68fb      	ldr	r3, [r7, #12]
 800f006:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800f00a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800f00c:	683b      	ldr	r3, [r7, #0]
 800f00e:	685b      	ldr	r3, [r3, #4]
 800f010:	68fa      	ldr	r2, [r7, #12]
 800f012:	4313      	orrs	r3, r2
 800f014:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800f016:	68fb      	ldr	r3, [r7, #12]
 800f018:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f01c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800f01e:	683b      	ldr	r3, [r7, #0]
 800f020:	681b      	ldr	r3, [r3, #0]
 800f022:	68fa      	ldr	r2, [r7, #12]
 800f024:	4313      	orrs	r3, r2
 800f026:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800f028:	687b      	ldr	r3, [r7, #4]
 800f02a:	681b      	ldr	r3, [r3, #0]
 800f02c:	68fa      	ldr	r2, [r7, #12]
 800f02e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800f030:	687b      	ldr	r3, [r7, #4]
 800f032:	681b      	ldr	r3, [r3, #0]
 800f034:	4a20      	ldr	r2, [pc, #128]	@ (800f0b8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800f036:	4293      	cmp	r3, r2
 800f038:	d022      	beq.n	800f080 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800f03a:	687b      	ldr	r3, [r7, #4]
 800f03c:	681b      	ldr	r3, [r3, #0]
 800f03e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f042:	d01d      	beq.n	800f080 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800f044:	687b      	ldr	r3, [r7, #4]
 800f046:	681b      	ldr	r3, [r3, #0]
 800f048:	4a1d      	ldr	r2, [pc, #116]	@ (800f0c0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800f04a:	4293      	cmp	r3, r2
 800f04c:	d018      	beq.n	800f080 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800f04e:	687b      	ldr	r3, [r7, #4]
 800f050:	681b      	ldr	r3, [r3, #0]
 800f052:	4a1c      	ldr	r2, [pc, #112]	@ (800f0c4 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800f054:	4293      	cmp	r3, r2
 800f056:	d013      	beq.n	800f080 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800f058:	687b      	ldr	r3, [r7, #4]
 800f05a:	681b      	ldr	r3, [r3, #0]
 800f05c:	4a1a      	ldr	r2, [pc, #104]	@ (800f0c8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800f05e:	4293      	cmp	r3, r2
 800f060:	d00e      	beq.n	800f080 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800f062:	687b      	ldr	r3, [r7, #4]
 800f064:	681b      	ldr	r3, [r3, #0]
 800f066:	4a15      	ldr	r2, [pc, #84]	@ (800f0bc <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800f068:	4293      	cmp	r3, r2
 800f06a:	d009      	beq.n	800f080 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800f06c:	687b      	ldr	r3, [r7, #4]
 800f06e:	681b      	ldr	r3, [r3, #0]
 800f070:	4a16      	ldr	r2, [pc, #88]	@ (800f0cc <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800f072:	4293      	cmp	r3, r2
 800f074:	d004      	beq.n	800f080 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800f076:	687b      	ldr	r3, [r7, #4]
 800f078:	681b      	ldr	r3, [r3, #0]
 800f07a:	4a15      	ldr	r2, [pc, #84]	@ (800f0d0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800f07c:	4293      	cmp	r3, r2
 800f07e:	d10c      	bne.n	800f09a <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800f080:	68bb      	ldr	r3, [r7, #8]
 800f082:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f086:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800f088:	683b      	ldr	r3, [r7, #0]
 800f08a:	689b      	ldr	r3, [r3, #8]
 800f08c:	68ba      	ldr	r2, [r7, #8]
 800f08e:	4313      	orrs	r3, r2
 800f090:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800f092:	687b      	ldr	r3, [r7, #4]
 800f094:	681b      	ldr	r3, [r3, #0]
 800f096:	68ba      	ldr	r2, [r7, #8]
 800f098:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800f09a:	687b      	ldr	r3, [r7, #4]
 800f09c:	2201      	movs	r2, #1
 800f09e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800f0a2:	687b      	ldr	r3, [r7, #4]
 800f0a4:	2200      	movs	r2, #0
 800f0a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800f0aa:	2300      	movs	r3, #0
}
 800f0ac:	4618      	mov	r0, r3
 800f0ae:	3714      	adds	r7, #20
 800f0b0:	46bd      	mov	sp, r7
 800f0b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0b6:	4770      	bx	lr
 800f0b8:	40010000 	.word	0x40010000
 800f0bc:	40010400 	.word	0x40010400
 800f0c0:	40000400 	.word	0x40000400
 800f0c4:	40000800 	.word	0x40000800
 800f0c8:	40000c00 	.word	0x40000c00
 800f0cc:	40014000 	.word	0x40014000
 800f0d0:	40001800 	.word	0x40001800

0800f0d4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800f0d4:	b480      	push	{r7}
 800f0d6:	b085      	sub	sp, #20
 800f0d8:	af00      	add	r7, sp, #0
 800f0da:	6078      	str	r0, [r7, #4]
 800f0dc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800f0de:	2300      	movs	r3, #0
 800f0e0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800f0e2:	687b      	ldr	r3, [r7, #4]
 800f0e4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800f0e8:	2b01      	cmp	r3, #1
 800f0ea:	d101      	bne.n	800f0f0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800f0ec:	2302      	movs	r3, #2
 800f0ee:	e065      	b.n	800f1bc <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 800f0f0:	687b      	ldr	r3, [r7, #4]
 800f0f2:	2201      	movs	r2, #1
 800f0f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800f0f8:	68fb      	ldr	r3, [r7, #12]
 800f0fa:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800f0fe:	683b      	ldr	r3, [r7, #0]
 800f100:	68db      	ldr	r3, [r3, #12]
 800f102:	4313      	orrs	r3, r2
 800f104:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800f106:	68fb      	ldr	r3, [r7, #12]
 800f108:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800f10c:	683b      	ldr	r3, [r7, #0]
 800f10e:	689b      	ldr	r3, [r3, #8]
 800f110:	4313      	orrs	r3, r2
 800f112:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800f114:	68fb      	ldr	r3, [r7, #12]
 800f116:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800f11a:	683b      	ldr	r3, [r7, #0]
 800f11c:	685b      	ldr	r3, [r3, #4]
 800f11e:	4313      	orrs	r3, r2
 800f120:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800f122:	68fb      	ldr	r3, [r7, #12]
 800f124:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800f128:	683b      	ldr	r3, [r7, #0]
 800f12a:	681b      	ldr	r3, [r3, #0]
 800f12c:	4313      	orrs	r3, r2
 800f12e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800f130:	68fb      	ldr	r3, [r7, #12]
 800f132:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800f136:	683b      	ldr	r3, [r7, #0]
 800f138:	691b      	ldr	r3, [r3, #16]
 800f13a:	4313      	orrs	r3, r2
 800f13c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800f13e:	68fb      	ldr	r3, [r7, #12]
 800f140:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800f144:	683b      	ldr	r3, [r7, #0]
 800f146:	695b      	ldr	r3, [r3, #20]
 800f148:	4313      	orrs	r3, r2
 800f14a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800f14c:	68fb      	ldr	r3, [r7, #12]
 800f14e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800f152:	683b      	ldr	r3, [r7, #0]
 800f154:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f156:	4313      	orrs	r3, r2
 800f158:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800f15a:	68fb      	ldr	r3, [r7, #12]
 800f15c:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800f160:	683b      	ldr	r3, [r7, #0]
 800f162:	699b      	ldr	r3, [r3, #24]
 800f164:	041b      	lsls	r3, r3, #16
 800f166:	4313      	orrs	r3, r2
 800f168:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800f16a:	687b      	ldr	r3, [r7, #4]
 800f16c:	681b      	ldr	r3, [r3, #0]
 800f16e:	4a16      	ldr	r2, [pc, #88]	@ (800f1c8 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 800f170:	4293      	cmp	r3, r2
 800f172:	d004      	beq.n	800f17e <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800f174:	687b      	ldr	r3, [r7, #4]
 800f176:	681b      	ldr	r3, [r3, #0]
 800f178:	4a14      	ldr	r2, [pc, #80]	@ (800f1cc <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800f17a:	4293      	cmp	r3, r2
 800f17c:	d115      	bne.n	800f1aa <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800f17e:	68fb      	ldr	r3, [r7, #12]
 800f180:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800f184:	683b      	ldr	r3, [r7, #0]
 800f186:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f188:	051b      	lsls	r3, r3, #20
 800f18a:	4313      	orrs	r3, r2
 800f18c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800f18e:	68fb      	ldr	r3, [r7, #12]
 800f190:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800f194:	683b      	ldr	r3, [r7, #0]
 800f196:	69db      	ldr	r3, [r3, #28]
 800f198:	4313      	orrs	r3, r2
 800f19a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800f19c:	68fb      	ldr	r3, [r7, #12]
 800f19e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800f1a2:	683b      	ldr	r3, [r7, #0]
 800f1a4:	6a1b      	ldr	r3, [r3, #32]
 800f1a6:	4313      	orrs	r3, r2
 800f1a8:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800f1aa:	687b      	ldr	r3, [r7, #4]
 800f1ac:	681b      	ldr	r3, [r3, #0]
 800f1ae:	68fa      	ldr	r2, [r7, #12]
 800f1b0:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800f1b2:	687b      	ldr	r3, [r7, #4]
 800f1b4:	2200      	movs	r2, #0
 800f1b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800f1ba:	2300      	movs	r3, #0
}
 800f1bc:	4618      	mov	r0, r3
 800f1be:	3714      	adds	r7, #20
 800f1c0:	46bd      	mov	sp, r7
 800f1c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1c6:	4770      	bx	lr
 800f1c8:	40010000 	.word	0x40010000
 800f1cc:	40010400 	.word	0x40010400

0800f1d0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800f1d0:	b480      	push	{r7}
 800f1d2:	b083      	sub	sp, #12
 800f1d4:	af00      	add	r7, sp, #0
 800f1d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800f1d8:	bf00      	nop
 800f1da:	370c      	adds	r7, #12
 800f1dc:	46bd      	mov	sp, r7
 800f1de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1e2:	4770      	bx	lr

0800f1e4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800f1e4:	b480      	push	{r7}
 800f1e6:	b083      	sub	sp, #12
 800f1e8:	af00      	add	r7, sp, #0
 800f1ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800f1ec:	bf00      	nop
 800f1ee:	370c      	adds	r7, #12
 800f1f0:	46bd      	mov	sp, r7
 800f1f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1f6:	4770      	bx	lr

0800f1f8 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800f1f8:	b480      	push	{r7}
 800f1fa:	b083      	sub	sp, #12
 800f1fc:	af00      	add	r7, sp, #0
 800f1fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800f200:	bf00      	nop
 800f202:	370c      	adds	r7, #12
 800f204:	46bd      	mov	sp, r7
 800f206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f20a:	4770      	bx	lr

0800f20c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800f20c:	b580      	push	{r7, lr}
 800f20e:	b082      	sub	sp, #8
 800f210:	af00      	add	r7, sp, #0
 800f212:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800f214:	687b      	ldr	r3, [r7, #4]
 800f216:	2b00      	cmp	r3, #0
 800f218:	d101      	bne.n	800f21e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800f21a:	2301      	movs	r3, #1
 800f21c:	e040      	b.n	800f2a0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800f21e:	687b      	ldr	r3, [r7, #4]
 800f220:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800f222:	2b00      	cmp	r3, #0
 800f224:	d106      	bne.n	800f234 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800f226:	687b      	ldr	r3, [r7, #4]
 800f228:	2200      	movs	r2, #0
 800f22a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800f22e:	6878      	ldr	r0, [r7, #4]
 800f230:	f7f5 fe62 	bl	8004ef8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800f234:	687b      	ldr	r3, [r7, #4]
 800f236:	2224      	movs	r2, #36	@ 0x24
 800f238:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800f23a:	687b      	ldr	r3, [r7, #4]
 800f23c:	681b      	ldr	r3, [r3, #0]
 800f23e:	681a      	ldr	r2, [r3, #0]
 800f240:	687b      	ldr	r3, [r7, #4]
 800f242:	681b      	ldr	r3, [r3, #0]
 800f244:	f022 0201 	bic.w	r2, r2, #1
 800f248:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800f24a:	687b      	ldr	r3, [r7, #4]
 800f24c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f24e:	2b00      	cmp	r3, #0
 800f250:	d002      	beq.n	800f258 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800f252:	6878      	ldr	r0, [r7, #4]
 800f254:	f000 ffb6 	bl	80101c4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800f258:	6878      	ldr	r0, [r7, #4]
 800f25a:	f000 fd4f 	bl	800fcfc <UART_SetConfig>
 800f25e:	4603      	mov	r3, r0
 800f260:	2b01      	cmp	r3, #1
 800f262:	d101      	bne.n	800f268 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800f264:	2301      	movs	r3, #1
 800f266:	e01b      	b.n	800f2a0 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800f268:	687b      	ldr	r3, [r7, #4]
 800f26a:	681b      	ldr	r3, [r3, #0]
 800f26c:	685a      	ldr	r2, [r3, #4]
 800f26e:	687b      	ldr	r3, [r7, #4]
 800f270:	681b      	ldr	r3, [r3, #0]
 800f272:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800f276:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800f278:	687b      	ldr	r3, [r7, #4]
 800f27a:	681b      	ldr	r3, [r3, #0]
 800f27c:	689a      	ldr	r2, [r3, #8]
 800f27e:	687b      	ldr	r3, [r7, #4]
 800f280:	681b      	ldr	r3, [r3, #0]
 800f282:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800f286:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800f288:	687b      	ldr	r3, [r7, #4]
 800f28a:	681b      	ldr	r3, [r3, #0]
 800f28c:	681a      	ldr	r2, [r3, #0]
 800f28e:	687b      	ldr	r3, [r7, #4]
 800f290:	681b      	ldr	r3, [r3, #0]
 800f292:	f042 0201 	orr.w	r2, r2, #1
 800f296:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800f298:	6878      	ldr	r0, [r7, #4]
 800f29a:	f001 f835 	bl	8010308 <UART_CheckIdleState>
 800f29e:	4603      	mov	r3, r0
}
 800f2a0:	4618      	mov	r0, r3
 800f2a2:	3708      	adds	r7, #8
 800f2a4:	46bd      	mov	sp, r7
 800f2a6:	bd80      	pop	{r7, pc}

0800f2a8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800f2a8:	b580      	push	{r7, lr}
 800f2aa:	b08a      	sub	sp, #40	@ 0x28
 800f2ac:	af02      	add	r7, sp, #8
 800f2ae:	60f8      	str	r0, [r7, #12]
 800f2b0:	60b9      	str	r1, [r7, #8]
 800f2b2:	603b      	str	r3, [r7, #0]
 800f2b4:	4613      	mov	r3, r2
 800f2b6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800f2b8:	68fb      	ldr	r3, [r7, #12]
 800f2ba:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800f2bc:	2b20      	cmp	r3, #32
 800f2be:	d177      	bne.n	800f3b0 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 800f2c0:	68bb      	ldr	r3, [r7, #8]
 800f2c2:	2b00      	cmp	r3, #0
 800f2c4:	d002      	beq.n	800f2cc <HAL_UART_Transmit+0x24>
 800f2c6:	88fb      	ldrh	r3, [r7, #6]
 800f2c8:	2b00      	cmp	r3, #0
 800f2ca:	d101      	bne.n	800f2d0 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800f2cc:	2301      	movs	r3, #1
 800f2ce:	e070      	b.n	800f3b2 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f2d0:	68fb      	ldr	r3, [r7, #12]
 800f2d2:	2200      	movs	r2, #0
 800f2d4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800f2d8:	68fb      	ldr	r3, [r7, #12]
 800f2da:	2221      	movs	r2, #33	@ 0x21
 800f2dc:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800f2de:	f7f7 f8af 	bl	8006440 <HAL_GetTick>
 800f2e2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800f2e4:	68fb      	ldr	r3, [r7, #12]
 800f2e6:	88fa      	ldrh	r2, [r7, #6]
 800f2e8:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800f2ec:	68fb      	ldr	r3, [r7, #12]
 800f2ee:	88fa      	ldrh	r2, [r7, #6]
 800f2f0:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800f2f4:	68fb      	ldr	r3, [r7, #12]
 800f2f6:	689b      	ldr	r3, [r3, #8]
 800f2f8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f2fc:	d108      	bne.n	800f310 <HAL_UART_Transmit+0x68>
 800f2fe:	68fb      	ldr	r3, [r7, #12]
 800f300:	691b      	ldr	r3, [r3, #16]
 800f302:	2b00      	cmp	r3, #0
 800f304:	d104      	bne.n	800f310 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800f306:	2300      	movs	r3, #0
 800f308:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800f30a:	68bb      	ldr	r3, [r7, #8]
 800f30c:	61bb      	str	r3, [r7, #24]
 800f30e:	e003      	b.n	800f318 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 800f310:	68bb      	ldr	r3, [r7, #8]
 800f312:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800f314:	2300      	movs	r3, #0
 800f316:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800f318:	e02f      	b.n	800f37a <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800f31a:	683b      	ldr	r3, [r7, #0]
 800f31c:	9300      	str	r3, [sp, #0]
 800f31e:	697b      	ldr	r3, [r7, #20]
 800f320:	2200      	movs	r2, #0
 800f322:	2180      	movs	r1, #128	@ 0x80
 800f324:	68f8      	ldr	r0, [r7, #12]
 800f326:	f001 f846 	bl	80103b6 <UART_WaitOnFlagUntilTimeout>
 800f32a:	4603      	mov	r3, r0
 800f32c:	2b00      	cmp	r3, #0
 800f32e:	d004      	beq.n	800f33a <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 800f330:	68fb      	ldr	r3, [r7, #12]
 800f332:	2220      	movs	r2, #32
 800f334:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800f336:	2303      	movs	r3, #3
 800f338:	e03b      	b.n	800f3b2 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 800f33a:	69fb      	ldr	r3, [r7, #28]
 800f33c:	2b00      	cmp	r3, #0
 800f33e:	d10b      	bne.n	800f358 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800f340:	69bb      	ldr	r3, [r7, #24]
 800f342:	881b      	ldrh	r3, [r3, #0]
 800f344:	461a      	mov	r2, r3
 800f346:	68fb      	ldr	r3, [r7, #12]
 800f348:	681b      	ldr	r3, [r3, #0]
 800f34a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800f34e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800f350:	69bb      	ldr	r3, [r7, #24]
 800f352:	3302      	adds	r3, #2
 800f354:	61bb      	str	r3, [r7, #24]
 800f356:	e007      	b.n	800f368 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800f358:	69fb      	ldr	r3, [r7, #28]
 800f35a:	781a      	ldrb	r2, [r3, #0]
 800f35c:	68fb      	ldr	r3, [r7, #12]
 800f35e:	681b      	ldr	r3, [r3, #0]
 800f360:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800f362:	69fb      	ldr	r3, [r7, #28]
 800f364:	3301      	adds	r3, #1
 800f366:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800f368:	68fb      	ldr	r3, [r7, #12]
 800f36a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800f36e:	b29b      	uxth	r3, r3
 800f370:	3b01      	subs	r3, #1
 800f372:	b29a      	uxth	r2, r3
 800f374:	68fb      	ldr	r3, [r7, #12]
 800f376:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800f37a:	68fb      	ldr	r3, [r7, #12]
 800f37c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800f380:	b29b      	uxth	r3, r3
 800f382:	2b00      	cmp	r3, #0
 800f384:	d1c9      	bne.n	800f31a <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800f386:	683b      	ldr	r3, [r7, #0]
 800f388:	9300      	str	r3, [sp, #0]
 800f38a:	697b      	ldr	r3, [r7, #20]
 800f38c:	2200      	movs	r2, #0
 800f38e:	2140      	movs	r1, #64	@ 0x40
 800f390:	68f8      	ldr	r0, [r7, #12]
 800f392:	f001 f810 	bl	80103b6 <UART_WaitOnFlagUntilTimeout>
 800f396:	4603      	mov	r3, r0
 800f398:	2b00      	cmp	r3, #0
 800f39a:	d004      	beq.n	800f3a6 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 800f39c:	68fb      	ldr	r3, [r7, #12]
 800f39e:	2220      	movs	r2, #32
 800f3a0:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800f3a2:	2303      	movs	r3, #3
 800f3a4:	e005      	b.n	800f3b2 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800f3a6:	68fb      	ldr	r3, [r7, #12]
 800f3a8:	2220      	movs	r2, #32
 800f3aa:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800f3ac:	2300      	movs	r3, #0
 800f3ae:	e000      	b.n	800f3b2 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 800f3b0:	2302      	movs	r3, #2
  }
}
 800f3b2:	4618      	mov	r0, r3
 800f3b4:	3720      	adds	r7, #32
 800f3b6:	46bd      	mov	sp, r7
 800f3b8:	bd80      	pop	{r7, pc}

0800f3ba <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800f3ba:	b580      	push	{r7, lr}
 800f3bc:	b08a      	sub	sp, #40	@ 0x28
 800f3be:	af02      	add	r7, sp, #8
 800f3c0:	60f8      	str	r0, [r7, #12]
 800f3c2:	60b9      	str	r1, [r7, #8]
 800f3c4:	603b      	str	r3, [r7, #0]
 800f3c6:	4613      	mov	r3, r2
 800f3c8:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800f3ca:	68fb      	ldr	r3, [r7, #12]
 800f3cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f3d0:	2b20      	cmp	r3, #32
 800f3d2:	f040 80b5 	bne.w	800f540 <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 800f3d6:	68bb      	ldr	r3, [r7, #8]
 800f3d8:	2b00      	cmp	r3, #0
 800f3da:	d002      	beq.n	800f3e2 <HAL_UART_Receive+0x28>
 800f3dc:	88fb      	ldrh	r3, [r7, #6]
 800f3de:	2b00      	cmp	r3, #0
 800f3e0:	d101      	bne.n	800f3e6 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 800f3e2:	2301      	movs	r3, #1
 800f3e4:	e0ad      	b.n	800f542 <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f3e6:	68fb      	ldr	r3, [r7, #12]
 800f3e8:	2200      	movs	r2, #0
 800f3ea:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800f3ee:	68fb      	ldr	r3, [r7, #12]
 800f3f0:	2222      	movs	r2, #34	@ 0x22
 800f3f2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f3f6:	68fb      	ldr	r3, [r7, #12]
 800f3f8:	2200      	movs	r2, #0
 800f3fa:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800f3fc:	f7f7 f820 	bl	8006440 <HAL_GetTick>
 800f400:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 800f402:	68fb      	ldr	r3, [r7, #12]
 800f404:	88fa      	ldrh	r2, [r7, #6]
 800f406:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
    huart->RxXferCount = Size;
 800f40a:	68fb      	ldr	r3, [r7, #12]
 800f40c:	88fa      	ldrh	r2, [r7, #6]
 800f40e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800f412:	68fb      	ldr	r3, [r7, #12]
 800f414:	689b      	ldr	r3, [r3, #8]
 800f416:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f41a:	d10e      	bne.n	800f43a <HAL_UART_Receive+0x80>
 800f41c:	68fb      	ldr	r3, [r7, #12]
 800f41e:	691b      	ldr	r3, [r3, #16]
 800f420:	2b00      	cmp	r3, #0
 800f422:	d105      	bne.n	800f430 <HAL_UART_Receive+0x76>
 800f424:	68fb      	ldr	r3, [r7, #12]
 800f426:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800f42a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800f42e:	e02d      	b.n	800f48c <HAL_UART_Receive+0xd2>
 800f430:	68fb      	ldr	r3, [r7, #12]
 800f432:	22ff      	movs	r2, #255	@ 0xff
 800f434:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800f438:	e028      	b.n	800f48c <HAL_UART_Receive+0xd2>
 800f43a:	68fb      	ldr	r3, [r7, #12]
 800f43c:	689b      	ldr	r3, [r3, #8]
 800f43e:	2b00      	cmp	r3, #0
 800f440:	d10d      	bne.n	800f45e <HAL_UART_Receive+0xa4>
 800f442:	68fb      	ldr	r3, [r7, #12]
 800f444:	691b      	ldr	r3, [r3, #16]
 800f446:	2b00      	cmp	r3, #0
 800f448:	d104      	bne.n	800f454 <HAL_UART_Receive+0x9a>
 800f44a:	68fb      	ldr	r3, [r7, #12]
 800f44c:	22ff      	movs	r2, #255	@ 0xff
 800f44e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800f452:	e01b      	b.n	800f48c <HAL_UART_Receive+0xd2>
 800f454:	68fb      	ldr	r3, [r7, #12]
 800f456:	227f      	movs	r2, #127	@ 0x7f
 800f458:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800f45c:	e016      	b.n	800f48c <HAL_UART_Receive+0xd2>
 800f45e:	68fb      	ldr	r3, [r7, #12]
 800f460:	689b      	ldr	r3, [r3, #8]
 800f462:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800f466:	d10d      	bne.n	800f484 <HAL_UART_Receive+0xca>
 800f468:	68fb      	ldr	r3, [r7, #12]
 800f46a:	691b      	ldr	r3, [r3, #16]
 800f46c:	2b00      	cmp	r3, #0
 800f46e:	d104      	bne.n	800f47a <HAL_UART_Receive+0xc0>
 800f470:	68fb      	ldr	r3, [r7, #12]
 800f472:	227f      	movs	r2, #127	@ 0x7f
 800f474:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800f478:	e008      	b.n	800f48c <HAL_UART_Receive+0xd2>
 800f47a:	68fb      	ldr	r3, [r7, #12]
 800f47c:	223f      	movs	r2, #63	@ 0x3f
 800f47e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800f482:	e003      	b.n	800f48c <HAL_UART_Receive+0xd2>
 800f484:	68fb      	ldr	r3, [r7, #12]
 800f486:	2200      	movs	r2, #0
 800f488:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    uhMask = huart->Mask;
 800f48c:	68fb      	ldr	r3, [r7, #12]
 800f48e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800f492:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800f494:	68fb      	ldr	r3, [r7, #12]
 800f496:	689b      	ldr	r3, [r3, #8]
 800f498:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f49c:	d108      	bne.n	800f4b0 <HAL_UART_Receive+0xf6>
 800f49e:	68fb      	ldr	r3, [r7, #12]
 800f4a0:	691b      	ldr	r3, [r3, #16]
 800f4a2:	2b00      	cmp	r3, #0
 800f4a4:	d104      	bne.n	800f4b0 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 800f4a6:	2300      	movs	r3, #0
 800f4a8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800f4aa:	68bb      	ldr	r3, [r7, #8]
 800f4ac:	61bb      	str	r3, [r7, #24]
 800f4ae:	e003      	b.n	800f4b8 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 800f4b0:	68bb      	ldr	r3, [r7, #8]
 800f4b2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800f4b4:	2300      	movs	r3, #0
 800f4b6:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800f4b8:	e036      	b.n	800f528 <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800f4ba:	683b      	ldr	r3, [r7, #0]
 800f4bc:	9300      	str	r3, [sp, #0]
 800f4be:	697b      	ldr	r3, [r7, #20]
 800f4c0:	2200      	movs	r2, #0
 800f4c2:	2120      	movs	r1, #32
 800f4c4:	68f8      	ldr	r0, [r7, #12]
 800f4c6:	f000 ff76 	bl	80103b6 <UART_WaitOnFlagUntilTimeout>
 800f4ca:	4603      	mov	r3, r0
 800f4cc:	2b00      	cmp	r3, #0
 800f4ce:	d005      	beq.n	800f4dc <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800f4d0:	68fb      	ldr	r3, [r7, #12]
 800f4d2:	2220      	movs	r2, #32
 800f4d4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        return HAL_TIMEOUT;
 800f4d8:	2303      	movs	r3, #3
 800f4da:	e032      	b.n	800f542 <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 800f4dc:	69fb      	ldr	r3, [r7, #28]
 800f4de:	2b00      	cmp	r3, #0
 800f4e0:	d10c      	bne.n	800f4fc <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800f4e2:	68fb      	ldr	r3, [r7, #12]
 800f4e4:	681b      	ldr	r3, [r3, #0]
 800f4e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f4e8:	b29a      	uxth	r2, r3
 800f4ea:	8a7b      	ldrh	r3, [r7, #18]
 800f4ec:	4013      	ands	r3, r2
 800f4ee:	b29a      	uxth	r2, r3
 800f4f0:	69bb      	ldr	r3, [r7, #24]
 800f4f2:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800f4f4:	69bb      	ldr	r3, [r7, #24]
 800f4f6:	3302      	adds	r3, #2
 800f4f8:	61bb      	str	r3, [r7, #24]
 800f4fa:	e00c      	b.n	800f516 <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800f4fc:	68fb      	ldr	r3, [r7, #12]
 800f4fe:	681b      	ldr	r3, [r3, #0]
 800f500:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f502:	b2da      	uxtb	r2, r3
 800f504:	8a7b      	ldrh	r3, [r7, #18]
 800f506:	b2db      	uxtb	r3, r3
 800f508:	4013      	ands	r3, r2
 800f50a:	b2da      	uxtb	r2, r3
 800f50c:	69fb      	ldr	r3, [r7, #28]
 800f50e:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 800f510:	69fb      	ldr	r3, [r7, #28]
 800f512:	3301      	adds	r3, #1
 800f514:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800f516:	68fb      	ldr	r3, [r7, #12]
 800f518:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800f51c:	b29b      	uxth	r3, r3
 800f51e:	3b01      	subs	r3, #1
 800f520:	b29a      	uxth	r2, r3
 800f522:	68fb      	ldr	r3, [r7, #12]
 800f524:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    while (huart->RxXferCount > 0U)
 800f528:	68fb      	ldr	r3, [r7, #12]
 800f52a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800f52e:	b29b      	uxth	r3, r3
 800f530:	2b00      	cmp	r3, #0
 800f532:	d1c2      	bne.n	800f4ba <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800f534:	68fb      	ldr	r3, [r7, #12]
 800f536:	2220      	movs	r2, #32
 800f538:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    return HAL_OK;
 800f53c:	2300      	movs	r3, #0
 800f53e:	e000      	b.n	800f542 <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 800f540:	2302      	movs	r3, #2
  }
}
 800f542:	4618      	mov	r0, r3
 800f544:	3720      	adds	r7, #32
 800f546:	46bd      	mov	sp, r7
 800f548:	bd80      	pop	{r7, pc}

0800f54a <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800f54a:	b580      	push	{r7, lr}
 800f54c:	b08a      	sub	sp, #40	@ 0x28
 800f54e:	af00      	add	r7, sp, #0
 800f550:	60f8      	str	r0, [r7, #12]
 800f552:	60b9      	str	r1, [r7, #8]
 800f554:	4613      	mov	r3, r2
 800f556:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800f558:	68fb      	ldr	r3, [r7, #12]
 800f55a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f55e:	2b20      	cmp	r3, #32
 800f560:	d132      	bne.n	800f5c8 <HAL_UART_Receive_DMA+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 800f562:	68bb      	ldr	r3, [r7, #8]
 800f564:	2b00      	cmp	r3, #0
 800f566:	d002      	beq.n	800f56e <HAL_UART_Receive_DMA+0x24>
 800f568:	88fb      	ldrh	r3, [r7, #6]
 800f56a:	2b00      	cmp	r3, #0
 800f56c:	d101      	bne.n	800f572 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 800f56e:	2301      	movs	r3, #1
 800f570:	e02b      	b.n	800f5ca <HAL_UART_Receive_DMA+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f572:	68fb      	ldr	r3, [r7, #12]
 800f574:	2200      	movs	r2, #0
 800f576:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800f578:	68fb      	ldr	r3, [r7, #12]
 800f57a:	681b      	ldr	r3, [r3, #0]
 800f57c:	685b      	ldr	r3, [r3, #4]
 800f57e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800f582:	2b00      	cmp	r3, #0
 800f584:	d018      	beq.n	800f5b8 <HAL_UART_Receive_DMA+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800f586:	68fb      	ldr	r3, [r7, #12]
 800f588:	681b      	ldr	r3, [r3, #0]
 800f58a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f58c:	697b      	ldr	r3, [r7, #20]
 800f58e:	e853 3f00 	ldrex	r3, [r3]
 800f592:	613b      	str	r3, [r7, #16]
   return(result);
 800f594:	693b      	ldr	r3, [r7, #16]
 800f596:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800f59a:	627b      	str	r3, [r7, #36]	@ 0x24
 800f59c:	68fb      	ldr	r3, [r7, #12]
 800f59e:	681b      	ldr	r3, [r3, #0]
 800f5a0:	461a      	mov	r2, r3
 800f5a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f5a4:	623b      	str	r3, [r7, #32]
 800f5a6:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f5a8:	69f9      	ldr	r1, [r7, #28]
 800f5aa:	6a3a      	ldr	r2, [r7, #32]
 800f5ac:	e841 2300 	strex	r3, r2, [r1]
 800f5b0:	61bb      	str	r3, [r7, #24]
   return(result);
 800f5b2:	69bb      	ldr	r3, [r7, #24]
 800f5b4:	2b00      	cmp	r3, #0
 800f5b6:	d1e6      	bne.n	800f586 <HAL_UART_Receive_DMA+0x3c>
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800f5b8:	88fb      	ldrh	r3, [r7, #6]
 800f5ba:	461a      	mov	r2, r3
 800f5bc:	68b9      	ldr	r1, [r7, #8]
 800f5be:	68f8      	ldr	r0, [r7, #12]
 800f5c0:	f000 ff66 	bl	8010490 <UART_Start_Receive_DMA>
 800f5c4:	4603      	mov	r3, r0
 800f5c6:	e000      	b.n	800f5ca <HAL_UART_Receive_DMA+0x80>
  }
  else
  {
    return HAL_BUSY;
 800f5c8:	2302      	movs	r3, #2
  }
}
 800f5ca:	4618      	mov	r0, r3
 800f5cc:	3728      	adds	r7, #40	@ 0x28
 800f5ce:	46bd      	mov	sp, r7
 800f5d0:	bd80      	pop	{r7, pc}

0800f5d2 <HAL_UART_DMAStop>:
  * @brief Stop the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 800f5d2:	b580      	push	{r7, lr}
 800f5d4:	b090      	sub	sp, #64	@ 0x40
 800f5d6:	af00      	add	r7, sp, #0
 800f5d8:	6078      	str	r0, [r7, #4]
     HAL_UART_TxHalfCpltCallback / HAL_UART_RxHalfCpltCallback:
     indeed, when HAL_DMA_Abort() API is called, the DMA TX/RX Transfer or Half Transfer complete
     interrupt is generated if the DMA transfer interruption occurs at the middle or at the end of
     the stream and the corresponding call back is executed. */

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800f5da:	687b      	ldr	r3, [r7, #4]
 800f5dc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800f5de:	63fb      	str	r3, [r7, #60]	@ 0x3c
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800f5e0:	687b      	ldr	r3, [r7, #4]
 800f5e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f5e6:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800f5e8:	687b      	ldr	r3, [r7, #4]
 800f5ea:	681b      	ldr	r3, [r3, #0]
 800f5ec:	689b      	ldr	r3, [r3, #8]
 800f5ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f5f2:	2b80      	cmp	r3, #128	@ 0x80
 800f5f4:	d139      	bne.n	800f66a <HAL_UART_DMAStop+0x98>
 800f5f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f5f8:	2b21      	cmp	r3, #33	@ 0x21
 800f5fa:	d136      	bne.n	800f66a <HAL_UART_DMAStop+0x98>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800f5fc:	687b      	ldr	r3, [r7, #4]
 800f5fe:	681b      	ldr	r3, [r3, #0]
 800f600:	3308      	adds	r3, #8
 800f602:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f604:	6a3b      	ldr	r3, [r7, #32]
 800f606:	e853 3f00 	ldrex	r3, [r3]
 800f60a:	61fb      	str	r3, [r7, #28]
   return(result);
 800f60c:	69fb      	ldr	r3, [r7, #28]
 800f60e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f612:	637b      	str	r3, [r7, #52]	@ 0x34
 800f614:	687b      	ldr	r3, [r7, #4]
 800f616:	681b      	ldr	r3, [r3, #0]
 800f618:	3308      	adds	r3, #8
 800f61a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f61c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800f61e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f620:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800f622:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f624:	e841 2300 	strex	r3, r2, [r1]
 800f628:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800f62a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f62c:	2b00      	cmp	r3, #0
 800f62e:	d1e5      	bne.n	800f5fc <HAL_UART_DMAStop+0x2a>

    /* Abort the UART DMA Tx channel */
    if (huart->hdmatx != NULL)
 800f630:	687b      	ldr	r3, [r7, #4]
 800f632:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f634:	2b00      	cmp	r3, #0
 800f636:	d015      	beq.n	800f664 <HAL_UART_DMAStop+0x92>
    {
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 800f638:	687b      	ldr	r3, [r7, #4]
 800f63a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f63c:	4618      	mov	r0, r3
 800f63e:	f7f7 fd81 	bl	8007144 <HAL_DMA_Abort>
 800f642:	4603      	mov	r3, r0
 800f644:	2b00      	cmp	r3, #0
 800f646:	d00d      	beq.n	800f664 <HAL_UART_DMAStop+0x92>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 800f648:	687b      	ldr	r3, [r7, #4]
 800f64a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f64c:	4618      	mov	r0, r3
 800f64e:	f7f7 ff95 	bl	800757c <HAL_DMA_GetError>
 800f652:	4603      	mov	r3, r0
 800f654:	2b20      	cmp	r3, #32
 800f656:	d105      	bne.n	800f664 <HAL_UART_DMAStop+0x92>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800f658:	687b      	ldr	r3, [r7, #4]
 800f65a:	2210      	movs	r2, #16
 800f65c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800f660:	2303      	movs	r3, #3
 800f662:	e044      	b.n	800f6ee <HAL_UART_DMAStop+0x11c>
        }
      }
    }

    UART_EndTxTransfer(huart);
 800f664:	6878      	ldr	r0, [r7, #4]
 800f666:	f000 ffb3 	bl	80105d0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800f66a:	687b      	ldr	r3, [r7, #4]
 800f66c:	681b      	ldr	r3, [r3, #0]
 800f66e:	689b      	ldr	r3, [r3, #8]
 800f670:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f674:	2b40      	cmp	r3, #64	@ 0x40
 800f676:	d139      	bne.n	800f6ec <HAL_UART_DMAStop+0x11a>
 800f678:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f67a:	2b22      	cmp	r3, #34	@ 0x22
 800f67c:	d136      	bne.n	800f6ec <HAL_UART_DMAStop+0x11a>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800f67e:	687b      	ldr	r3, [r7, #4]
 800f680:	681b      	ldr	r3, [r3, #0]
 800f682:	3308      	adds	r3, #8
 800f684:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f686:	68fb      	ldr	r3, [r7, #12]
 800f688:	e853 3f00 	ldrex	r3, [r3]
 800f68c:	60bb      	str	r3, [r7, #8]
   return(result);
 800f68e:	68bb      	ldr	r3, [r7, #8]
 800f690:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f694:	633b      	str	r3, [r7, #48]	@ 0x30
 800f696:	687b      	ldr	r3, [r7, #4]
 800f698:	681b      	ldr	r3, [r3, #0]
 800f69a:	3308      	adds	r3, #8
 800f69c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f69e:	61ba      	str	r2, [r7, #24]
 800f6a0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f6a2:	6979      	ldr	r1, [r7, #20]
 800f6a4:	69ba      	ldr	r2, [r7, #24]
 800f6a6:	e841 2300 	strex	r3, r2, [r1]
 800f6aa:	613b      	str	r3, [r7, #16]
   return(result);
 800f6ac:	693b      	ldr	r3, [r7, #16]
 800f6ae:	2b00      	cmp	r3, #0
 800f6b0:	d1e5      	bne.n	800f67e <HAL_UART_DMAStop+0xac>

    /* Abort the UART DMA Rx channel */
    if (huart->hdmarx != NULL)
 800f6b2:	687b      	ldr	r3, [r7, #4]
 800f6b4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f6b6:	2b00      	cmp	r3, #0
 800f6b8:	d015      	beq.n	800f6e6 <HAL_UART_DMAStop+0x114>
    {
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 800f6ba:	687b      	ldr	r3, [r7, #4]
 800f6bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f6be:	4618      	mov	r0, r3
 800f6c0:	f7f7 fd40 	bl	8007144 <HAL_DMA_Abort>
 800f6c4:	4603      	mov	r3, r0
 800f6c6:	2b00      	cmp	r3, #0
 800f6c8:	d00d      	beq.n	800f6e6 <HAL_UART_DMAStop+0x114>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800f6ca:	687b      	ldr	r3, [r7, #4]
 800f6cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f6ce:	4618      	mov	r0, r3
 800f6d0:	f7f7 ff54 	bl	800757c <HAL_DMA_GetError>
 800f6d4:	4603      	mov	r3, r0
 800f6d6:	2b20      	cmp	r3, #32
 800f6d8:	d105      	bne.n	800f6e6 <HAL_UART_DMAStop+0x114>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800f6da:	687b      	ldr	r3, [r7, #4]
 800f6dc:	2210      	movs	r2, #16
 800f6de:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800f6e2:	2303      	movs	r3, #3
 800f6e4:	e003      	b.n	800f6ee <HAL_UART_DMAStop+0x11c>
        }
      }
    }

    UART_EndRxTransfer(huart);
 800f6e6:	6878      	ldr	r0, [r7, #4]
 800f6e8:	f000 ff98 	bl	801061c <UART_EndRxTransfer>
  }

  return HAL_OK;
 800f6ec:	2300      	movs	r3, #0
}
 800f6ee:	4618      	mov	r0, r3
 800f6f0:	3740      	adds	r7, #64	@ 0x40
 800f6f2:	46bd      	mov	sp, r7
 800f6f4:	bd80      	pop	{r7, pc}
	...

0800f6f8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800f6f8:	b580      	push	{r7, lr}
 800f6fa:	b0ba      	sub	sp, #232	@ 0xe8
 800f6fc:	af00      	add	r7, sp, #0
 800f6fe:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800f700:	687b      	ldr	r3, [r7, #4]
 800f702:	681b      	ldr	r3, [r3, #0]
 800f704:	69db      	ldr	r3, [r3, #28]
 800f706:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800f70a:	687b      	ldr	r3, [r7, #4]
 800f70c:	681b      	ldr	r3, [r3, #0]
 800f70e:	681b      	ldr	r3, [r3, #0]
 800f710:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800f714:	687b      	ldr	r3, [r7, #4]
 800f716:	681b      	ldr	r3, [r3, #0]
 800f718:	689b      	ldr	r3, [r3, #8]
 800f71a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800f71e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800f722:	f640 030f 	movw	r3, #2063	@ 0x80f
 800f726:	4013      	ands	r3, r2
 800f728:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800f72c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800f730:	2b00      	cmp	r3, #0
 800f732:	d115      	bne.n	800f760 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800f734:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f738:	f003 0320 	and.w	r3, r3, #32
 800f73c:	2b00      	cmp	r3, #0
 800f73e:	d00f      	beq.n	800f760 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800f740:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f744:	f003 0320 	and.w	r3, r3, #32
 800f748:	2b00      	cmp	r3, #0
 800f74a:	d009      	beq.n	800f760 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 800f74c:	687b      	ldr	r3, [r7, #4]
 800f74e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800f750:	2b00      	cmp	r3, #0
 800f752:	f000 82b1 	beq.w	800fcb8 <HAL_UART_IRQHandler+0x5c0>
      {
        huart->RxISR(huart);
 800f756:	687b      	ldr	r3, [r7, #4]
 800f758:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800f75a:	6878      	ldr	r0, [r7, #4]
 800f75c:	4798      	blx	r3
      }
      return;
 800f75e:	e2ab      	b.n	800fcb8 <HAL_UART_IRQHandler+0x5c0>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800f760:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800f764:	2b00      	cmp	r3, #0
 800f766:	f000 8117 	beq.w	800f998 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800f76a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f76e:	f003 0301 	and.w	r3, r3, #1
 800f772:	2b00      	cmp	r3, #0
 800f774:	d106      	bne.n	800f784 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800f776:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800f77a:	4b85      	ldr	r3, [pc, #532]	@ (800f990 <HAL_UART_IRQHandler+0x298>)
 800f77c:	4013      	ands	r3, r2
 800f77e:	2b00      	cmp	r3, #0
 800f780:	f000 810a 	beq.w	800f998 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800f784:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f788:	f003 0301 	and.w	r3, r3, #1
 800f78c:	2b00      	cmp	r3, #0
 800f78e:	d011      	beq.n	800f7b4 <HAL_UART_IRQHandler+0xbc>
 800f790:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f794:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f798:	2b00      	cmp	r3, #0
 800f79a:	d00b      	beq.n	800f7b4 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800f79c:	687b      	ldr	r3, [r7, #4]
 800f79e:	681b      	ldr	r3, [r3, #0]
 800f7a0:	2201      	movs	r2, #1
 800f7a2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800f7a4:	687b      	ldr	r3, [r7, #4]
 800f7a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f7aa:	f043 0201 	orr.w	r2, r3, #1
 800f7ae:	687b      	ldr	r3, [r7, #4]
 800f7b0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800f7b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f7b8:	f003 0302 	and.w	r3, r3, #2
 800f7bc:	2b00      	cmp	r3, #0
 800f7be:	d011      	beq.n	800f7e4 <HAL_UART_IRQHandler+0xec>
 800f7c0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f7c4:	f003 0301 	and.w	r3, r3, #1
 800f7c8:	2b00      	cmp	r3, #0
 800f7ca:	d00b      	beq.n	800f7e4 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800f7cc:	687b      	ldr	r3, [r7, #4]
 800f7ce:	681b      	ldr	r3, [r3, #0]
 800f7d0:	2202      	movs	r2, #2
 800f7d2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800f7d4:	687b      	ldr	r3, [r7, #4]
 800f7d6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f7da:	f043 0204 	orr.w	r2, r3, #4
 800f7de:	687b      	ldr	r3, [r7, #4]
 800f7e0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800f7e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f7e8:	f003 0304 	and.w	r3, r3, #4
 800f7ec:	2b00      	cmp	r3, #0
 800f7ee:	d011      	beq.n	800f814 <HAL_UART_IRQHandler+0x11c>
 800f7f0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f7f4:	f003 0301 	and.w	r3, r3, #1
 800f7f8:	2b00      	cmp	r3, #0
 800f7fa:	d00b      	beq.n	800f814 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800f7fc:	687b      	ldr	r3, [r7, #4]
 800f7fe:	681b      	ldr	r3, [r3, #0]
 800f800:	2204      	movs	r2, #4
 800f802:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800f804:	687b      	ldr	r3, [r7, #4]
 800f806:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f80a:	f043 0202 	orr.w	r2, r3, #2
 800f80e:	687b      	ldr	r3, [r7, #4]
 800f810:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800f814:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f818:	f003 0308 	and.w	r3, r3, #8
 800f81c:	2b00      	cmp	r3, #0
 800f81e:	d017      	beq.n	800f850 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800f820:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f824:	f003 0320 	and.w	r3, r3, #32
 800f828:	2b00      	cmp	r3, #0
 800f82a:	d105      	bne.n	800f838 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800f82c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f830:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800f834:	2b00      	cmp	r3, #0
 800f836:	d00b      	beq.n	800f850 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800f838:	687b      	ldr	r3, [r7, #4]
 800f83a:	681b      	ldr	r3, [r3, #0]
 800f83c:	2208      	movs	r2, #8
 800f83e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800f840:	687b      	ldr	r3, [r7, #4]
 800f842:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f846:	f043 0208 	orr.w	r2, r3, #8
 800f84a:	687b      	ldr	r3, [r7, #4]
 800f84c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800f850:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f854:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800f858:	2b00      	cmp	r3, #0
 800f85a:	d012      	beq.n	800f882 <HAL_UART_IRQHandler+0x18a>
 800f85c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f860:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800f864:	2b00      	cmp	r3, #0
 800f866:	d00c      	beq.n	800f882 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800f868:	687b      	ldr	r3, [r7, #4]
 800f86a:	681b      	ldr	r3, [r3, #0]
 800f86c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800f870:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800f872:	687b      	ldr	r3, [r7, #4]
 800f874:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f878:	f043 0220 	orr.w	r2, r3, #32
 800f87c:	687b      	ldr	r3, [r7, #4]
 800f87e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800f882:	687b      	ldr	r3, [r7, #4]
 800f884:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f888:	2b00      	cmp	r3, #0
 800f88a:	f000 8217 	beq.w	800fcbc <HAL_UART_IRQHandler+0x5c4>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800f88e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f892:	f003 0320 	and.w	r3, r3, #32
 800f896:	2b00      	cmp	r3, #0
 800f898:	d00d      	beq.n	800f8b6 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800f89a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f89e:	f003 0320 	and.w	r3, r3, #32
 800f8a2:	2b00      	cmp	r3, #0
 800f8a4:	d007      	beq.n	800f8b6 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 800f8a6:	687b      	ldr	r3, [r7, #4]
 800f8a8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800f8aa:	2b00      	cmp	r3, #0
 800f8ac:	d003      	beq.n	800f8b6 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800f8ae:	687b      	ldr	r3, [r7, #4]
 800f8b0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800f8b2:	6878      	ldr	r0, [r7, #4]
 800f8b4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800f8b6:	687b      	ldr	r3, [r7, #4]
 800f8b8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f8bc:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800f8c0:	687b      	ldr	r3, [r7, #4]
 800f8c2:	681b      	ldr	r3, [r3, #0]
 800f8c4:	689b      	ldr	r3, [r3, #8]
 800f8c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f8ca:	2b40      	cmp	r3, #64	@ 0x40
 800f8cc:	d005      	beq.n	800f8da <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800f8ce:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800f8d2:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800f8d6:	2b00      	cmp	r3, #0
 800f8d8:	d04f      	beq.n	800f97a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800f8da:	6878      	ldr	r0, [r7, #4]
 800f8dc:	f000 fe9e 	bl	801061c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f8e0:	687b      	ldr	r3, [r7, #4]
 800f8e2:	681b      	ldr	r3, [r3, #0]
 800f8e4:	689b      	ldr	r3, [r3, #8]
 800f8e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f8ea:	2b40      	cmp	r3, #64	@ 0x40
 800f8ec:	d141      	bne.n	800f972 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800f8ee:	687b      	ldr	r3, [r7, #4]
 800f8f0:	681b      	ldr	r3, [r3, #0]
 800f8f2:	3308      	adds	r3, #8
 800f8f4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f8f8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800f8fc:	e853 3f00 	ldrex	r3, [r3]
 800f900:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800f904:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800f908:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f90c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800f910:	687b      	ldr	r3, [r7, #4]
 800f912:	681b      	ldr	r3, [r3, #0]
 800f914:	3308      	adds	r3, #8
 800f916:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800f91a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800f91e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f922:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800f926:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800f92a:	e841 2300 	strex	r3, r2, [r1]
 800f92e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800f932:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800f936:	2b00      	cmp	r3, #0
 800f938:	d1d9      	bne.n	800f8ee <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800f93a:	687b      	ldr	r3, [r7, #4]
 800f93c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f93e:	2b00      	cmp	r3, #0
 800f940:	d013      	beq.n	800f96a <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800f942:	687b      	ldr	r3, [r7, #4]
 800f944:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f946:	4a13      	ldr	r2, [pc, #76]	@ (800f994 <HAL_UART_IRQHandler+0x29c>)
 800f948:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800f94a:	687b      	ldr	r3, [r7, #4]
 800f94c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f94e:	4618      	mov	r0, r3
 800f950:	f7f7 fc68 	bl	8007224 <HAL_DMA_Abort_IT>
 800f954:	4603      	mov	r3, r0
 800f956:	2b00      	cmp	r3, #0
 800f958:	d017      	beq.n	800f98a <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800f95a:	687b      	ldr	r3, [r7, #4]
 800f95c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f95e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f960:	687a      	ldr	r2, [r7, #4]
 800f962:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800f964:	4610      	mov	r0, r2
 800f966:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f968:	e00f      	b.n	800f98a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800f96a:	6878      	ldr	r0, [r7, #4]
 800f96c:	f7f6 fbf6 	bl	800615c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f970:	e00b      	b.n	800f98a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800f972:	6878      	ldr	r0, [r7, #4]
 800f974:	f7f6 fbf2 	bl	800615c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f978:	e007      	b.n	800f98a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800f97a:	6878      	ldr	r0, [r7, #4]
 800f97c:	f7f6 fbee 	bl	800615c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f980:	687b      	ldr	r3, [r7, #4]
 800f982:	2200      	movs	r2, #0
 800f984:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 800f988:	e198      	b.n	800fcbc <HAL_UART_IRQHandler+0x5c4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f98a:	bf00      	nop
    return;
 800f98c:	e196      	b.n	800fcbc <HAL_UART_IRQHandler+0x5c4>
 800f98e:	bf00      	nop
 800f990:	04000120 	.word	0x04000120
 800f994:	08010933 	.word	0x08010933

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f998:	687b      	ldr	r3, [r7, #4]
 800f99a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800f99c:	2b01      	cmp	r3, #1
 800f99e:	f040 8166 	bne.w	800fc6e <HAL_UART_IRQHandler+0x576>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800f9a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f9a6:	f003 0310 	and.w	r3, r3, #16
 800f9aa:	2b00      	cmp	r3, #0
 800f9ac:	f000 815f 	beq.w	800fc6e <HAL_UART_IRQHandler+0x576>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800f9b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f9b4:	f003 0310 	and.w	r3, r3, #16
 800f9b8:	2b00      	cmp	r3, #0
 800f9ba:	f000 8158 	beq.w	800fc6e <HAL_UART_IRQHandler+0x576>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800f9be:	687b      	ldr	r3, [r7, #4]
 800f9c0:	681b      	ldr	r3, [r3, #0]
 800f9c2:	2210      	movs	r2, #16
 800f9c4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f9c6:	687b      	ldr	r3, [r7, #4]
 800f9c8:	681b      	ldr	r3, [r3, #0]
 800f9ca:	689b      	ldr	r3, [r3, #8]
 800f9cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f9d0:	2b40      	cmp	r3, #64	@ 0x40
 800f9d2:	f040 80d0 	bne.w	800fb76 <HAL_UART_IRQHandler+0x47e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800f9d6:	687b      	ldr	r3, [r7, #4]
 800f9d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f9da:	681b      	ldr	r3, [r3, #0]
 800f9dc:	685b      	ldr	r3, [r3, #4]
 800f9de:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800f9e2:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800f9e6:	2b00      	cmp	r3, #0
 800f9e8:	f000 80ab 	beq.w	800fb42 <HAL_UART_IRQHandler+0x44a>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800f9ec:	687b      	ldr	r3, [r7, #4]
 800f9ee:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800f9f2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800f9f6:	429a      	cmp	r2, r3
 800f9f8:	f080 80a3 	bcs.w	800fb42 <HAL_UART_IRQHandler+0x44a>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800f9fc:	687b      	ldr	r3, [r7, #4]
 800f9fe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800fa02:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800fa06:	687b      	ldr	r3, [r7, #4]
 800fa08:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800fa0a:	69db      	ldr	r3, [r3, #28]
 800fa0c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800fa10:	f000 8086 	beq.w	800fb20 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800fa14:	687b      	ldr	r3, [r7, #4]
 800fa16:	681b      	ldr	r3, [r3, #0]
 800fa18:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fa1c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800fa20:	e853 3f00 	ldrex	r3, [r3]
 800fa24:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800fa28:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800fa2c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800fa30:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800fa34:	687b      	ldr	r3, [r7, #4]
 800fa36:	681b      	ldr	r3, [r3, #0]
 800fa38:	461a      	mov	r2, r3
 800fa3a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800fa3e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800fa42:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fa46:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800fa4a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800fa4e:	e841 2300 	strex	r3, r2, [r1]
 800fa52:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800fa56:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800fa5a:	2b00      	cmp	r3, #0
 800fa5c:	d1da      	bne.n	800fa14 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800fa5e:	687b      	ldr	r3, [r7, #4]
 800fa60:	681b      	ldr	r3, [r3, #0]
 800fa62:	3308      	adds	r3, #8
 800fa64:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fa66:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800fa68:	e853 3f00 	ldrex	r3, [r3]
 800fa6c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800fa6e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800fa70:	f023 0301 	bic.w	r3, r3, #1
 800fa74:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800fa78:	687b      	ldr	r3, [r7, #4]
 800fa7a:	681b      	ldr	r3, [r3, #0]
 800fa7c:	3308      	adds	r3, #8
 800fa7e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800fa82:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800fa86:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fa88:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800fa8a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800fa8e:	e841 2300 	strex	r3, r2, [r1]
 800fa92:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800fa94:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800fa96:	2b00      	cmp	r3, #0
 800fa98:	d1e1      	bne.n	800fa5e <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800fa9a:	687b      	ldr	r3, [r7, #4]
 800fa9c:	681b      	ldr	r3, [r3, #0]
 800fa9e:	3308      	adds	r3, #8
 800faa0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800faa2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800faa4:	e853 3f00 	ldrex	r3, [r3]
 800faa8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800faaa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800faac:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800fab0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800fab4:	687b      	ldr	r3, [r7, #4]
 800fab6:	681b      	ldr	r3, [r3, #0]
 800fab8:	3308      	adds	r3, #8
 800faba:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800fabe:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800fac0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fac2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800fac4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800fac6:	e841 2300 	strex	r3, r2, [r1]
 800faca:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800facc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800face:	2b00      	cmp	r3, #0
 800fad0:	d1e3      	bne.n	800fa9a <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800fad2:	687b      	ldr	r3, [r7, #4]
 800fad4:	2220      	movs	r2, #32
 800fad6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fada:	687b      	ldr	r3, [r7, #4]
 800fadc:	2200      	movs	r2, #0
 800fade:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800fae0:	687b      	ldr	r3, [r7, #4]
 800fae2:	681b      	ldr	r3, [r3, #0]
 800fae4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fae6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800fae8:	e853 3f00 	ldrex	r3, [r3]
 800faec:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800faee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800faf0:	f023 0310 	bic.w	r3, r3, #16
 800faf4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800faf8:	687b      	ldr	r3, [r7, #4]
 800fafa:	681b      	ldr	r3, [r3, #0]
 800fafc:	461a      	mov	r2, r3
 800fafe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fb02:	65bb      	str	r3, [r7, #88]	@ 0x58
 800fb04:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fb06:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800fb08:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800fb0a:	e841 2300 	strex	r3, r2, [r1]
 800fb0e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800fb10:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800fb12:	2b00      	cmp	r3, #0
 800fb14:	d1e4      	bne.n	800fae0 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800fb16:	687b      	ldr	r3, [r7, #4]
 800fb18:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800fb1a:	4618      	mov	r0, r3
 800fb1c:	f7f7 fb12 	bl	8007144 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800fb20:	687b      	ldr	r3, [r7, #4]
 800fb22:	2202      	movs	r2, #2
 800fb24:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800fb26:	687b      	ldr	r3, [r7, #4]
 800fb28:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800fb2c:	687b      	ldr	r3, [r7, #4]
 800fb2e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800fb32:	b29b      	uxth	r3, r3
 800fb34:	1ad3      	subs	r3, r2, r3
 800fb36:	b29b      	uxth	r3, r3
 800fb38:	4619      	mov	r1, r3
 800fb3a:	6878      	ldr	r0, [r7, #4]
 800fb3c:	f000 f8d2 	bl	800fce4 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800fb40:	e0be      	b.n	800fcc0 <HAL_UART_IRQHandler+0x5c8>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800fb42:	687b      	ldr	r3, [r7, #4]
 800fb44:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800fb48:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800fb4c:	429a      	cmp	r2, r3
 800fb4e:	f040 80b7 	bne.w	800fcc0 <HAL_UART_IRQHandler+0x5c8>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800fb52:	687b      	ldr	r3, [r7, #4]
 800fb54:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800fb56:	69db      	ldr	r3, [r3, #28]
 800fb58:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800fb5c:	f040 80b0 	bne.w	800fcc0 <HAL_UART_IRQHandler+0x5c8>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800fb60:	687b      	ldr	r3, [r7, #4]
 800fb62:	2202      	movs	r2, #2
 800fb64:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800fb66:	687b      	ldr	r3, [r7, #4]
 800fb68:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800fb6c:	4619      	mov	r1, r3
 800fb6e:	6878      	ldr	r0, [r7, #4]
 800fb70:	f000 f8b8 	bl	800fce4 <HAL_UARTEx_RxEventCallback>
      return;
 800fb74:	e0a4      	b.n	800fcc0 <HAL_UART_IRQHandler+0x5c8>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800fb76:	687b      	ldr	r3, [r7, #4]
 800fb78:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800fb7c:	687b      	ldr	r3, [r7, #4]
 800fb7e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800fb82:	b29b      	uxth	r3, r3
 800fb84:	1ad3      	subs	r3, r2, r3
 800fb86:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800fb8a:	687b      	ldr	r3, [r7, #4]
 800fb8c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800fb90:	b29b      	uxth	r3, r3
 800fb92:	2b00      	cmp	r3, #0
 800fb94:	f000 8096 	beq.w	800fcc4 <HAL_UART_IRQHandler+0x5cc>
          && (nb_rx_data > 0U))
 800fb98:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800fb9c:	2b00      	cmp	r3, #0
 800fb9e:	f000 8091 	beq.w	800fcc4 <HAL_UART_IRQHandler+0x5cc>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800fba2:	687b      	ldr	r3, [r7, #4]
 800fba4:	681b      	ldr	r3, [r3, #0]
 800fba6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fba8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fbaa:	e853 3f00 	ldrex	r3, [r3]
 800fbae:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800fbb0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fbb2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800fbb6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800fbba:	687b      	ldr	r3, [r7, #4]
 800fbbc:	681b      	ldr	r3, [r3, #0]
 800fbbe:	461a      	mov	r2, r3
 800fbc0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800fbc4:	647b      	str	r3, [r7, #68]	@ 0x44
 800fbc6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fbc8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800fbca:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800fbcc:	e841 2300 	strex	r3, r2, [r1]
 800fbd0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800fbd2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fbd4:	2b00      	cmp	r3, #0
 800fbd6:	d1e4      	bne.n	800fba2 <HAL_UART_IRQHandler+0x4aa>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800fbd8:	687b      	ldr	r3, [r7, #4]
 800fbda:	681b      	ldr	r3, [r3, #0]
 800fbdc:	3308      	adds	r3, #8
 800fbde:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fbe0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fbe2:	e853 3f00 	ldrex	r3, [r3]
 800fbe6:	623b      	str	r3, [r7, #32]
   return(result);
 800fbe8:	6a3b      	ldr	r3, [r7, #32]
 800fbea:	f023 0301 	bic.w	r3, r3, #1
 800fbee:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800fbf2:	687b      	ldr	r3, [r7, #4]
 800fbf4:	681b      	ldr	r3, [r3, #0]
 800fbf6:	3308      	adds	r3, #8
 800fbf8:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800fbfc:	633a      	str	r2, [r7, #48]	@ 0x30
 800fbfe:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fc00:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800fc02:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fc04:	e841 2300 	strex	r3, r2, [r1]
 800fc08:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800fc0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fc0c:	2b00      	cmp	r3, #0
 800fc0e:	d1e3      	bne.n	800fbd8 <HAL_UART_IRQHandler+0x4e0>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800fc10:	687b      	ldr	r3, [r7, #4]
 800fc12:	2220      	movs	r2, #32
 800fc14:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fc18:	687b      	ldr	r3, [r7, #4]
 800fc1a:	2200      	movs	r2, #0
 800fc1c:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800fc1e:	687b      	ldr	r3, [r7, #4]
 800fc20:	2200      	movs	r2, #0
 800fc22:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800fc24:	687b      	ldr	r3, [r7, #4]
 800fc26:	681b      	ldr	r3, [r3, #0]
 800fc28:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fc2a:	693b      	ldr	r3, [r7, #16]
 800fc2c:	e853 3f00 	ldrex	r3, [r3]
 800fc30:	60fb      	str	r3, [r7, #12]
   return(result);
 800fc32:	68fb      	ldr	r3, [r7, #12]
 800fc34:	f023 0310 	bic.w	r3, r3, #16
 800fc38:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800fc3c:	687b      	ldr	r3, [r7, #4]
 800fc3e:	681b      	ldr	r3, [r3, #0]
 800fc40:	461a      	mov	r2, r3
 800fc42:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800fc46:	61fb      	str	r3, [r7, #28]
 800fc48:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fc4a:	69b9      	ldr	r1, [r7, #24]
 800fc4c:	69fa      	ldr	r2, [r7, #28]
 800fc4e:	e841 2300 	strex	r3, r2, [r1]
 800fc52:	617b      	str	r3, [r7, #20]
   return(result);
 800fc54:	697b      	ldr	r3, [r7, #20]
 800fc56:	2b00      	cmp	r3, #0
 800fc58:	d1e4      	bne.n	800fc24 <HAL_UART_IRQHandler+0x52c>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800fc5a:	687b      	ldr	r3, [r7, #4]
 800fc5c:	2202      	movs	r2, #2
 800fc5e:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800fc60:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800fc64:	4619      	mov	r1, r3
 800fc66:	6878      	ldr	r0, [r7, #4]
 800fc68:	f000 f83c 	bl	800fce4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800fc6c:	e02a      	b.n	800fcc4 <HAL_UART_IRQHandler+0x5cc>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800fc6e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fc72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800fc76:	2b00      	cmp	r3, #0
 800fc78:	d00e      	beq.n	800fc98 <HAL_UART_IRQHandler+0x5a0>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800fc7a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fc7e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800fc82:	2b00      	cmp	r3, #0
 800fc84:	d008      	beq.n	800fc98 <HAL_UART_IRQHandler+0x5a0>
  {
    if (huart->TxISR != NULL)
 800fc86:	687b      	ldr	r3, [r7, #4]
 800fc88:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fc8a:	2b00      	cmp	r3, #0
 800fc8c:	d01c      	beq.n	800fcc8 <HAL_UART_IRQHandler+0x5d0>
    {
      huart->TxISR(huart);
 800fc8e:	687b      	ldr	r3, [r7, #4]
 800fc90:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fc92:	6878      	ldr	r0, [r7, #4]
 800fc94:	4798      	blx	r3
    }
    return;
 800fc96:	e017      	b.n	800fcc8 <HAL_UART_IRQHandler+0x5d0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800fc98:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fc9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fca0:	2b00      	cmp	r3, #0
 800fca2:	d012      	beq.n	800fcca <HAL_UART_IRQHandler+0x5d2>
 800fca4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fca8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fcac:	2b00      	cmp	r3, #0
 800fcae:	d00c      	beq.n	800fcca <HAL_UART_IRQHandler+0x5d2>
  {
    UART_EndTransmit_IT(huart);
 800fcb0:	6878      	ldr	r0, [r7, #4]
 800fcb2:	f000 fe50 	bl	8010956 <UART_EndTransmit_IT>
    return;
 800fcb6:	e008      	b.n	800fcca <HAL_UART_IRQHandler+0x5d2>
      return;
 800fcb8:	bf00      	nop
 800fcba:	e006      	b.n	800fcca <HAL_UART_IRQHandler+0x5d2>
    return;
 800fcbc:	bf00      	nop
 800fcbe:	e004      	b.n	800fcca <HAL_UART_IRQHandler+0x5d2>
      return;
 800fcc0:	bf00      	nop
 800fcc2:	e002      	b.n	800fcca <HAL_UART_IRQHandler+0x5d2>
      return;
 800fcc4:	bf00      	nop
 800fcc6:	e000      	b.n	800fcca <HAL_UART_IRQHandler+0x5d2>
    return;
 800fcc8:	bf00      	nop
  }

}
 800fcca:	37e8      	adds	r7, #232	@ 0xe8
 800fccc:	46bd      	mov	sp, r7
 800fcce:	bd80      	pop	{r7, pc}

0800fcd0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800fcd0:	b480      	push	{r7}
 800fcd2:	b083      	sub	sp, #12
 800fcd4:	af00      	add	r7, sp, #0
 800fcd6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800fcd8:	bf00      	nop
 800fcda:	370c      	adds	r7, #12
 800fcdc:	46bd      	mov	sp, r7
 800fcde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fce2:	4770      	bx	lr

0800fce4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800fce4:	b480      	push	{r7}
 800fce6:	b083      	sub	sp, #12
 800fce8:	af00      	add	r7, sp, #0
 800fcea:	6078      	str	r0, [r7, #4]
 800fcec:	460b      	mov	r3, r1
 800fcee:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800fcf0:	bf00      	nop
 800fcf2:	370c      	adds	r7, #12
 800fcf4:	46bd      	mov	sp, r7
 800fcf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcfa:	4770      	bx	lr

0800fcfc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800fcfc:	b580      	push	{r7, lr}
 800fcfe:	b088      	sub	sp, #32
 800fd00:	af00      	add	r7, sp, #0
 800fd02:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800fd04:	2300      	movs	r3, #0
 800fd06:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800fd08:	687b      	ldr	r3, [r7, #4]
 800fd0a:	689a      	ldr	r2, [r3, #8]
 800fd0c:	687b      	ldr	r3, [r7, #4]
 800fd0e:	691b      	ldr	r3, [r3, #16]
 800fd10:	431a      	orrs	r2, r3
 800fd12:	687b      	ldr	r3, [r7, #4]
 800fd14:	695b      	ldr	r3, [r3, #20]
 800fd16:	431a      	orrs	r2, r3
 800fd18:	687b      	ldr	r3, [r7, #4]
 800fd1a:	69db      	ldr	r3, [r3, #28]
 800fd1c:	4313      	orrs	r3, r2
 800fd1e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800fd20:	687b      	ldr	r3, [r7, #4]
 800fd22:	681b      	ldr	r3, [r3, #0]
 800fd24:	681a      	ldr	r2, [r3, #0]
 800fd26:	4ba6      	ldr	r3, [pc, #664]	@ (800ffc0 <UART_SetConfig+0x2c4>)
 800fd28:	4013      	ands	r3, r2
 800fd2a:	687a      	ldr	r2, [r7, #4]
 800fd2c:	6812      	ldr	r2, [r2, #0]
 800fd2e:	6979      	ldr	r1, [r7, #20]
 800fd30:	430b      	orrs	r3, r1
 800fd32:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800fd34:	687b      	ldr	r3, [r7, #4]
 800fd36:	681b      	ldr	r3, [r3, #0]
 800fd38:	685b      	ldr	r3, [r3, #4]
 800fd3a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800fd3e:	687b      	ldr	r3, [r7, #4]
 800fd40:	68da      	ldr	r2, [r3, #12]
 800fd42:	687b      	ldr	r3, [r7, #4]
 800fd44:	681b      	ldr	r3, [r3, #0]
 800fd46:	430a      	orrs	r2, r1
 800fd48:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800fd4a:	687b      	ldr	r3, [r7, #4]
 800fd4c:	699b      	ldr	r3, [r3, #24]
 800fd4e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800fd50:	687b      	ldr	r3, [r7, #4]
 800fd52:	6a1b      	ldr	r3, [r3, #32]
 800fd54:	697a      	ldr	r2, [r7, #20]
 800fd56:	4313      	orrs	r3, r2
 800fd58:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800fd5a:	687b      	ldr	r3, [r7, #4]
 800fd5c:	681b      	ldr	r3, [r3, #0]
 800fd5e:	689b      	ldr	r3, [r3, #8]
 800fd60:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800fd64:	687b      	ldr	r3, [r7, #4]
 800fd66:	681b      	ldr	r3, [r3, #0]
 800fd68:	697a      	ldr	r2, [r7, #20]
 800fd6a:	430a      	orrs	r2, r1
 800fd6c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800fd6e:	687b      	ldr	r3, [r7, #4]
 800fd70:	681b      	ldr	r3, [r3, #0]
 800fd72:	4a94      	ldr	r2, [pc, #592]	@ (800ffc4 <UART_SetConfig+0x2c8>)
 800fd74:	4293      	cmp	r3, r2
 800fd76:	d120      	bne.n	800fdba <UART_SetConfig+0xbe>
 800fd78:	4b93      	ldr	r3, [pc, #588]	@ (800ffc8 <UART_SetConfig+0x2cc>)
 800fd7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fd7e:	f003 0303 	and.w	r3, r3, #3
 800fd82:	2b03      	cmp	r3, #3
 800fd84:	d816      	bhi.n	800fdb4 <UART_SetConfig+0xb8>
 800fd86:	a201      	add	r2, pc, #4	@ (adr r2, 800fd8c <UART_SetConfig+0x90>)
 800fd88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fd8c:	0800fd9d 	.word	0x0800fd9d
 800fd90:	0800fda9 	.word	0x0800fda9
 800fd94:	0800fda3 	.word	0x0800fda3
 800fd98:	0800fdaf 	.word	0x0800fdaf
 800fd9c:	2301      	movs	r3, #1
 800fd9e:	77fb      	strb	r3, [r7, #31]
 800fda0:	e150      	b.n	8010044 <UART_SetConfig+0x348>
 800fda2:	2302      	movs	r3, #2
 800fda4:	77fb      	strb	r3, [r7, #31]
 800fda6:	e14d      	b.n	8010044 <UART_SetConfig+0x348>
 800fda8:	2304      	movs	r3, #4
 800fdaa:	77fb      	strb	r3, [r7, #31]
 800fdac:	e14a      	b.n	8010044 <UART_SetConfig+0x348>
 800fdae:	2308      	movs	r3, #8
 800fdb0:	77fb      	strb	r3, [r7, #31]
 800fdb2:	e147      	b.n	8010044 <UART_SetConfig+0x348>
 800fdb4:	2310      	movs	r3, #16
 800fdb6:	77fb      	strb	r3, [r7, #31]
 800fdb8:	e144      	b.n	8010044 <UART_SetConfig+0x348>
 800fdba:	687b      	ldr	r3, [r7, #4]
 800fdbc:	681b      	ldr	r3, [r3, #0]
 800fdbe:	4a83      	ldr	r2, [pc, #524]	@ (800ffcc <UART_SetConfig+0x2d0>)
 800fdc0:	4293      	cmp	r3, r2
 800fdc2:	d132      	bne.n	800fe2a <UART_SetConfig+0x12e>
 800fdc4:	4b80      	ldr	r3, [pc, #512]	@ (800ffc8 <UART_SetConfig+0x2cc>)
 800fdc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fdca:	f003 030c 	and.w	r3, r3, #12
 800fdce:	2b0c      	cmp	r3, #12
 800fdd0:	d828      	bhi.n	800fe24 <UART_SetConfig+0x128>
 800fdd2:	a201      	add	r2, pc, #4	@ (adr r2, 800fdd8 <UART_SetConfig+0xdc>)
 800fdd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fdd8:	0800fe0d 	.word	0x0800fe0d
 800fddc:	0800fe25 	.word	0x0800fe25
 800fde0:	0800fe25 	.word	0x0800fe25
 800fde4:	0800fe25 	.word	0x0800fe25
 800fde8:	0800fe19 	.word	0x0800fe19
 800fdec:	0800fe25 	.word	0x0800fe25
 800fdf0:	0800fe25 	.word	0x0800fe25
 800fdf4:	0800fe25 	.word	0x0800fe25
 800fdf8:	0800fe13 	.word	0x0800fe13
 800fdfc:	0800fe25 	.word	0x0800fe25
 800fe00:	0800fe25 	.word	0x0800fe25
 800fe04:	0800fe25 	.word	0x0800fe25
 800fe08:	0800fe1f 	.word	0x0800fe1f
 800fe0c:	2300      	movs	r3, #0
 800fe0e:	77fb      	strb	r3, [r7, #31]
 800fe10:	e118      	b.n	8010044 <UART_SetConfig+0x348>
 800fe12:	2302      	movs	r3, #2
 800fe14:	77fb      	strb	r3, [r7, #31]
 800fe16:	e115      	b.n	8010044 <UART_SetConfig+0x348>
 800fe18:	2304      	movs	r3, #4
 800fe1a:	77fb      	strb	r3, [r7, #31]
 800fe1c:	e112      	b.n	8010044 <UART_SetConfig+0x348>
 800fe1e:	2308      	movs	r3, #8
 800fe20:	77fb      	strb	r3, [r7, #31]
 800fe22:	e10f      	b.n	8010044 <UART_SetConfig+0x348>
 800fe24:	2310      	movs	r3, #16
 800fe26:	77fb      	strb	r3, [r7, #31]
 800fe28:	e10c      	b.n	8010044 <UART_SetConfig+0x348>
 800fe2a:	687b      	ldr	r3, [r7, #4]
 800fe2c:	681b      	ldr	r3, [r3, #0]
 800fe2e:	4a68      	ldr	r2, [pc, #416]	@ (800ffd0 <UART_SetConfig+0x2d4>)
 800fe30:	4293      	cmp	r3, r2
 800fe32:	d120      	bne.n	800fe76 <UART_SetConfig+0x17a>
 800fe34:	4b64      	ldr	r3, [pc, #400]	@ (800ffc8 <UART_SetConfig+0x2cc>)
 800fe36:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fe3a:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800fe3e:	2b30      	cmp	r3, #48	@ 0x30
 800fe40:	d013      	beq.n	800fe6a <UART_SetConfig+0x16e>
 800fe42:	2b30      	cmp	r3, #48	@ 0x30
 800fe44:	d814      	bhi.n	800fe70 <UART_SetConfig+0x174>
 800fe46:	2b20      	cmp	r3, #32
 800fe48:	d009      	beq.n	800fe5e <UART_SetConfig+0x162>
 800fe4a:	2b20      	cmp	r3, #32
 800fe4c:	d810      	bhi.n	800fe70 <UART_SetConfig+0x174>
 800fe4e:	2b00      	cmp	r3, #0
 800fe50:	d002      	beq.n	800fe58 <UART_SetConfig+0x15c>
 800fe52:	2b10      	cmp	r3, #16
 800fe54:	d006      	beq.n	800fe64 <UART_SetConfig+0x168>
 800fe56:	e00b      	b.n	800fe70 <UART_SetConfig+0x174>
 800fe58:	2300      	movs	r3, #0
 800fe5a:	77fb      	strb	r3, [r7, #31]
 800fe5c:	e0f2      	b.n	8010044 <UART_SetConfig+0x348>
 800fe5e:	2302      	movs	r3, #2
 800fe60:	77fb      	strb	r3, [r7, #31]
 800fe62:	e0ef      	b.n	8010044 <UART_SetConfig+0x348>
 800fe64:	2304      	movs	r3, #4
 800fe66:	77fb      	strb	r3, [r7, #31]
 800fe68:	e0ec      	b.n	8010044 <UART_SetConfig+0x348>
 800fe6a:	2308      	movs	r3, #8
 800fe6c:	77fb      	strb	r3, [r7, #31]
 800fe6e:	e0e9      	b.n	8010044 <UART_SetConfig+0x348>
 800fe70:	2310      	movs	r3, #16
 800fe72:	77fb      	strb	r3, [r7, #31]
 800fe74:	e0e6      	b.n	8010044 <UART_SetConfig+0x348>
 800fe76:	687b      	ldr	r3, [r7, #4]
 800fe78:	681b      	ldr	r3, [r3, #0]
 800fe7a:	4a56      	ldr	r2, [pc, #344]	@ (800ffd4 <UART_SetConfig+0x2d8>)
 800fe7c:	4293      	cmp	r3, r2
 800fe7e:	d120      	bne.n	800fec2 <UART_SetConfig+0x1c6>
 800fe80:	4b51      	ldr	r3, [pc, #324]	@ (800ffc8 <UART_SetConfig+0x2cc>)
 800fe82:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fe86:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800fe8a:	2bc0      	cmp	r3, #192	@ 0xc0
 800fe8c:	d013      	beq.n	800feb6 <UART_SetConfig+0x1ba>
 800fe8e:	2bc0      	cmp	r3, #192	@ 0xc0
 800fe90:	d814      	bhi.n	800febc <UART_SetConfig+0x1c0>
 800fe92:	2b80      	cmp	r3, #128	@ 0x80
 800fe94:	d009      	beq.n	800feaa <UART_SetConfig+0x1ae>
 800fe96:	2b80      	cmp	r3, #128	@ 0x80
 800fe98:	d810      	bhi.n	800febc <UART_SetConfig+0x1c0>
 800fe9a:	2b00      	cmp	r3, #0
 800fe9c:	d002      	beq.n	800fea4 <UART_SetConfig+0x1a8>
 800fe9e:	2b40      	cmp	r3, #64	@ 0x40
 800fea0:	d006      	beq.n	800feb0 <UART_SetConfig+0x1b4>
 800fea2:	e00b      	b.n	800febc <UART_SetConfig+0x1c0>
 800fea4:	2300      	movs	r3, #0
 800fea6:	77fb      	strb	r3, [r7, #31]
 800fea8:	e0cc      	b.n	8010044 <UART_SetConfig+0x348>
 800feaa:	2302      	movs	r3, #2
 800feac:	77fb      	strb	r3, [r7, #31]
 800feae:	e0c9      	b.n	8010044 <UART_SetConfig+0x348>
 800feb0:	2304      	movs	r3, #4
 800feb2:	77fb      	strb	r3, [r7, #31]
 800feb4:	e0c6      	b.n	8010044 <UART_SetConfig+0x348>
 800feb6:	2308      	movs	r3, #8
 800feb8:	77fb      	strb	r3, [r7, #31]
 800feba:	e0c3      	b.n	8010044 <UART_SetConfig+0x348>
 800febc:	2310      	movs	r3, #16
 800febe:	77fb      	strb	r3, [r7, #31]
 800fec0:	e0c0      	b.n	8010044 <UART_SetConfig+0x348>
 800fec2:	687b      	ldr	r3, [r7, #4]
 800fec4:	681b      	ldr	r3, [r3, #0]
 800fec6:	4a44      	ldr	r2, [pc, #272]	@ (800ffd8 <UART_SetConfig+0x2dc>)
 800fec8:	4293      	cmp	r3, r2
 800feca:	d125      	bne.n	800ff18 <UART_SetConfig+0x21c>
 800fecc:	4b3e      	ldr	r3, [pc, #248]	@ (800ffc8 <UART_SetConfig+0x2cc>)
 800fece:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fed2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800fed6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800feda:	d017      	beq.n	800ff0c <UART_SetConfig+0x210>
 800fedc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800fee0:	d817      	bhi.n	800ff12 <UART_SetConfig+0x216>
 800fee2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800fee6:	d00b      	beq.n	800ff00 <UART_SetConfig+0x204>
 800fee8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800feec:	d811      	bhi.n	800ff12 <UART_SetConfig+0x216>
 800feee:	2b00      	cmp	r3, #0
 800fef0:	d003      	beq.n	800fefa <UART_SetConfig+0x1fe>
 800fef2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800fef6:	d006      	beq.n	800ff06 <UART_SetConfig+0x20a>
 800fef8:	e00b      	b.n	800ff12 <UART_SetConfig+0x216>
 800fefa:	2300      	movs	r3, #0
 800fefc:	77fb      	strb	r3, [r7, #31]
 800fefe:	e0a1      	b.n	8010044 <UART_SetConfig+0x348>
 800ff00:	2302      	movs	r3, #2
 800ff02:	77fb      	strb	r3, [r7, #31]
 800ff04:	e09e      	b.n	8010044 <UART_SetConfig+0x348>
 800ff06:	2304      	movs	r3, #4
 800ff08:	77fb      	strb	r3, [r7, #31]
 800ff0a:	e09b      	b.n	8010044 <UART_SetConfig+0x348>
 800ff0c:	2308      	movs	r3, #8
 800ff0e:	77fb      	strb	r3, [r7, #31]
 800ff10:	e098      	b.n	8010044 <UART_SetConfig+0x348>
 800ff12:	2310      	movs	r3, #16
 800ff14:	77fb      	strb	r3, [r7, #31]
 800ff16:	e095      	b.n	8010044 <UART_SetConfig+0x348>
 800ff18:	687b      	ldr	r3, [r7, #4]
 800ff1a:	681b      	ldr	r3, [r3, #0]
 800ff1c:	4a2f      	ldr	r2, [pc, #188]	@ (800ffdc <UART_SetConfig+0x2e0>)
 800ff1e:	4293      	cmp	r3, r2
 800ff20:	d125      	bne.n	800ff6e <UART_SetConfig+0x272>
 800ff22:	4b29      	ldr	r3, [pc, #164]	@ (800ffc8 <UART_SetConfig+0x2cc>)
 800ff24:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ff28:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800ff2c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800ff30:	d017      	beq.n	800ff62 <UART_SetConfig+0x266>
 800ff32:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800ff36:	d817      	bhi.n	800ff68 <UART_SetConfig+0x26c>
 800ff38:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ff3c:	d00b      	beq.n	800ff56 <UART_SetConfig+0x25a>
 800ff3e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ff42:	d811      	bhi.n	800ff68 <UART_SetConfig+0x26c>
 800ff44:	2b00      	cmp	r3, #0
 800ff46:	d003      	beq.n	800ff50 <UART_SetConfig+0x254>
 800ff48:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ff4c:	d006      	beq.n	800ff5c <UART_SetConfig+0x260>
 800ff4e:	e00b      	b.n	800ff68 <UART_SetConfig+0x26c>
 800ff50:	2301      	movs	r3, #1
 800ff52:	77fb      	strb	r3, [r7, #31]
 800ff54:	e076      	b.n	8010044 <UART_SetConfig+0x348>
 800ff56:	2302      	movs	r3, #2
 800ff58:	77fb      	strb	r3, [r7, #31]
 800ff5a:	e073      	b.n	8010044 <UART_SetConfig+0x348>
 800ff5c:	2304      	movs	r3, #4
 800ff5e:	77fb      	strb	r3, [r7, #31]
 800ff60:	e070      	b.n	8010044 <UART_SetConfig+0x348>
 800ff62:	2308      	movs	r3, #8
 800ff64:	77fb      	strb	r3, [r7, #31]
 800ff66:	e06d      	b.n	8010044 <UART_SetConfig+0x348>
 800ff68:	2310      	movs	r3, #16
 800ff6a:	77fb      	strb	r3, [r7, #31]
 800ff6c:	e06a      	b.n	8010044 <UART_SetConfig+0x348>
 800ff6e:	687b      	ldr	r3, [r7, #4]
 800ff70:	681b      	ldr	r3, [r3, #0]
 800ff72:	4a1b      	ldr	r2, [pc, #108]	@ (800ffe0 <UART_SetConfig+0x2e4>)
 800ff74:	4293      	cmp	r3, r2
 800ff76:	d138      	bne.n	800ffea <UART_SetConfig+0x2ee>
 800ff78:	4b13      	ldr	r3, [pc, #76]	@ (800ffc8 <UART_SetConfig+0x2cc>)
 800ff7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ff7e:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800ff82:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800ff86:	d017      	beq.n	800ffb8 <UART_SetConfig+0x2bc>
 800ff88:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800ff8c:	d82a      	bhi.n	800ffe4 <UART_SetConfig+0x2e8>
 800ff8e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ff92:	d00b      	beq.n	800ffac <UART_SetConfig+0x2b0>
 800ff94:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ff98:	d824      	bhi.n	800ffe4 <UART_SetConfig+0x2e8>
 800ff9a:	2b00      	cmp	r3, #0
 800ff9c:	d003      	beq.n	800ffa6 <UART_SetConfig+0x2aa>
 800ff9e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ffa2:	d006      	beq.n	800ffb2 <UART_SetConfig+0x2b6>
 800ffa4:	e01e      	b.n	800ffe4 <UART_SetConfig+0x2e8>
 800ffa6:	2300      	movs	r3, #0
 800ffa8:	77fb      	strb	r3, [r7, #31]
 800ffaa:	e04b      	b.n	8010044 <UART_SetConfig+0x348>
 800ffac:	2302      	movs	r3, #2
 800ffae:	77fb      	strb	r3, [r7, #31]
 800ffb0:	e048      	b.n	8010044 <UART_SetConfig+0x348>
 800ffb2:	2304      	movs	r3, #4
 800ffb4:	77fb      	strb	r3, [r7, #31]
 800ffb6:	e045      	b.n	8010044 <UART_SetConfig+0x348>
 800ffb8:	2308      	movs	r3, #8
 800ffba:	77fb      	strb	r3, [r7, #31]
 800ffbc:	e042      	b.n	8010044 <UART_SetConfig+0x348>
 800ffbe:	bf00      	nop
 800ffc0:	efff69f3 	.word	0xefff69f3
 800ffc4:	40011000 	.word	0x40011000
 800ffc8:	40023800 	.word	0x40023800
 800ffcc:	40004400 	.word	0x40004400
 800ffd0:	40004800 	.word	0x40004800
 800ffd4:	40004c00 	.word	0x40004c00
 800ffd8:	40005000 	.word	0x40005000
 800ffdc:	40011400 	.word	0x40011400
 800ffe0:	40007800 	.word	0x40007800
 800ffe4:	2310      	movs	r3, #16
 800ffe6:	77fb      	strb	r3, [r7, #31]
 800ffe8:	e02c      	b.n	8010044 <UART_SetConfig+0x348>
 800ffea:	687b      	ldr	r3, [r7, #4]
 800ffec:	681b      	ldr	r3, [r3, #0]
 800ffee:	4a72      	ldr	r2, [pc, #456]	@ (80101b8 <UART_SetConfig+0x4bc>)
 800fff0:	4293      	cmp	r3, r2
 800fff2:	d125      	bne.n	8010040 <UART_SetConfig+0x344>
 800fff4:	4b71      	ldr	r3, [pc, #452]	@ (80101bc <UART_SetConfig+0x4c0>)
 800fff6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fffa:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800fffe:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8010002:	d017      	beq.n	8010034 <UART_SetConfig+0x338>
 8010004:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8010008:	d817      	bhi.n	801003a <UART_SetConfig+0x33e>
 801000a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 801000e:	d00b      	beq.n	8010028 <UART_SetConfig+0x32c>
 8010010:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8010014:	d811      	bhi.n	801003a <UART_SetConfig+0x33e>
 8010016:	2b00      	cmp	r3, #0
 8010018:	d003      	beq.n	8010022 <UART_SetConfig+0x326>
 801001a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 801001e:	d006      	beq.n	801002e <UART_SetConfig+0x332>
 8010020:	e00b      	b.n	801003a <UART_SetConfig+0x33e>
 8010022:	2300      	movs	r3, #0
 8010024:	77fb      	strb	r3, [r7, #31]
 8010026:	e00d      	b.n	8010044 <UART_SetConfig+0x348>
 8010028:	2302      	movs	r3, #2
 801002a:	77fb      	strb	r3, [r7, #31]
 801002c:	e00a      	b.n	8010044 <UART_SetConfig+0x348>
 801002e:	2304      	movs	r3, #4
 8010030:	77fb      	strb	r3, [r7, #31]
 8010032:	e007      	b.n	8010044 <UART_SetConfig+0x348>
 8010034:	2308      	movs	r3, #8
 8010036:	77fb      	strb	r3, [r7, #31]
 8010038:	e004      	b.n	8010044 <UART_SetConfig+0x348>
 801003a:	2310      	movs	r3, #16
 801003c:	77fb      	strb	r3, [r7, #31]
 801003e:	e001      	b.n	8010044 <UART_SetConfig+0x348>
 8010040:	2310      	movs	r3, #16
 8010042:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8010044:	687b      	ldr	r3, [r7, #4]
 8010046:	69db      	ldr	r3, [r3, #28]
 8010048:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 801004c:	d15b      	bne.n	8010106 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 801004e:	7ffb      	ldrb	r3, [r7, #31]
 8010050:	2b08      	cmp	r3, #8
 8010052:	d828      	bhi.n	80100a6 <UART_SetConfig+0x3aa>
 8010054:	a201      	add	r2, pc, #4	@ (adr r2, 801005c <UART_SetConfig+0x360>)
 8010056:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801005a:	bf00      	nop
 801005c:	08010081 	.word	0x08010081
 8010060:	08010089 	.word	0x08010089
 8010064:	08010091 	.word	0x08010091
 8010068:	080100a7 	.word	0x080100a7
 801006c:	08010097 	.word	0x08010097
 8010070:	080100a7 	.word	0x080100a7
 8010074:	080100a7 	.word	0x080100a7
 8010078:	080100a7 	.word	0x080100a7
 801007c:	0801009f 	.word	0x0801009f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8010080:	f7fb f9f0 	bl	800b464 <HAL_RCC_GetPCLK1Freq>
 8010084:	61b8      	str	r0, [r7, #24]
        break;
 8010086:	e013      	b.n	80100b0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8010088:	f7fb fa00 	bl	800b48c <HAL_RCC_GetPCLK2Freq>
 801008c:	61b8      	str	r0, [r7, #24]
        break;
 801008e:	e00f      	b.n	80100b0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8010090:	4b4b      	ldr	r3, [pc, #300]	@ (80101c0 <UART_SetConfig+0x4c4>)
 8010092:	61bb      	str	r3, [r7, #24]
        break;
 8010094:	e00c      	b.n	80100b0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8010096:	f7fb f913 	bl	800b2c0 <HAL_RCC_GetSysClockFreq>
 801009a:	61b8      	str	r0, [r7, #24]
        break;
 801009c:	e008      	b.n	80100b0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 801009e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80100a2:	61bb      	str	r3, [r7, #24]
        break;
 80100a4:	e004      	b.n	80100b0 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 80100a6:	2300      	movs	r3, #0
 80100a8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80100aa:	2301      	movs	r3, #1
 80100ac:	77bb      	strb	r3, [r7, #30]
        break;
 80100ae:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80100b0:	69bb      	ldr	r3, [r7, #24]
 80100b2:	2b00      	cmp	r3, #0
 80100b4:	d074      	beq.n	80101a0 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80100b6:	69bb      	ldr	r3, [r7, #24]
 80100b8:	005a      	lsls	r2, r3, #1
 80100ba:	687b      	ldr	r3, [r7, #4]
 80100bc:	685b      	ldr	r3, [r3, #4]
 80100be:	085b      	lsrs	r3, r3, #1
 80100c0:	441a      	add	r2, r3
 80100c2:	687b      	ldr	r3, [r7, #4]
 80100c4:	685b      	ldr	r3, [r3, #4]
 80100c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80100ca:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80100cc:	693b      	ldr	r3, [r7, #16]
 80100ce:	2b0f      	cmp	r3, #15
 80100d0:	d916      	bls.n	8010100 <UART_SetConfig+0x404>
 80100d2:	693b      	ldr	r3, [r7, #16]
 80100d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80100d8:	d212      	bcs.n	8010100 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80100da:	693b      	ldr	r3, [r7, #16]
 80100dc:	b29b      	uxth	r3, r3
 80100de:	f023 030f 	bic.w	r3, r3, #15
 80100e2:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80100e4:	693b      	ldr	r3, [r7, #16]
 80100e6:	085b      	lsrs	r3, r3, #1
 80100e8:	b29b      	uxth	r3, r3
 80100ea:	f003 0307 	and.w	r3, r3, #7
 80100ee:	b29a      	uxth	r2, r3
 80100f0:	89fb      	ldrh	r3, [r7, #14]
 80100f2:	4313      	orrs	r3, r2
 80100f4:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80100f6:	687b      	ldr	r3, [r7, #4]
 80100f8:	681b      	ldr	r3, [r3, #0]
 80100fa:	89fa      	ldrh	r2, [r7, #14]
 80100fc:	60da      	str	r2, [r3, #12]
 80100fe:	e04f      	b.n	80101a0 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8010100:	2301      	movs	r3, #1
 8010102:	77bb      	strb	r3, [r7, #30]
 8010104:	e04c      	b.n	80101a0 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8010106:	7ffb      	ldrb	r3, [r7, #31]
 8010108:	2b08      	cmp	r3, #8
 801010a:	d828      	bhi.n	801015e <UART_SetConfig+0x462>
 801010c:	a201      	add	r2, pc, #4	@ (adr r2, 8010114 <UART_SetConfig+0x418>)
 801010e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010112:	bf00      	nop
 8010114:	08010139 	.word	0x08010139
 8010118:	08010141 	.word	0x08010141
 801011c:	08010149 	.word	0x08010149
 8010120:	0801015f 	.word	0x0801015f
 8010124:	0801014f 	.word	0x0801014f
 8010128:	0801015f 	.word	0x0801015f
 801012c:	0801015f 	.word	0x0801015f
 8010130:	0801015f 	.word	0x0801015f
 8010134:	08010157 	.word	0x08010157
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8010138:	f7fb f994 	bl	800b464 <HAL_RCC_GetPCLK1Freq>
 801013c:	61b8      	str	r0, [r7, #24]
        break;
 801013e:	e013      	b.n	8010168 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8010140:	f7fb f9a4 	bl	800b48c <HAL_RCC_GetPCLK2Freq>
 8010144:	61b8      	str	r0, [r7, #24]
        break;
 8010146:	e00f      	b.n	8010168 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8010148:	4b1d      	ldr	r3, [pc, #116]	@ (80101c0 <UART_SetConfig+0x4c4>)
 801014a:	61bb      	str	r3, [r7, #24]
        break;
 801014c:	e00c      	b.n	8010168 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 801014e:	f7fb f8b7 	bl	800b2c0 <HAL_RCC_GetSysClockFreq>
 8010152:	61b8      	str	r0, [r7, #24]
        break;
 8010154:	e008      	b.n	8010168 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8010156:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801015a:	61bb      	str	r3, [r7, #24]
        break;
 801015c:	e004      	b.n	8010168 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 801015e:	2300      	movs	r3, #0
 8010160:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8010162:	2301      	movs	r3, #1
 8010164:	77bb      	strb	r3, [r7, #30]
        break;
 8010166:	bf00      	nop
    }

    if (pclk != 0U)
 8010168:	69bb      	ldr	r3, [r7, #24]
 801016a:	2b00      	cmp	r3, #0
 801016c:	d018      	beq.n	80101a0 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 801016e:	687b      	ldr	r3, [r7, #4]
 8010170:	685b      	ldr	r3, [r3, #4]
 8010172:	085a      	lsrs	r2, r3, #1
 8010174:	69bb      	ldr	r3, [r7, #24]
 8010176:	441a      	add	r2, r3
 8010178:	687b      	ldr	r3, [r7, #4]
 801017a:	685b      	ldr	r3, [r3, #4]
 801017c:	fbb2 f3f3 	udiv	r3, r2, r3
 8010180:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8010182:	693b      	ldr	r3, [r7, #16]
 8010184:	2b0f      	cmp	r3, #15
 8010186:	d909      	bls.n	801019c <UART_SetConfig+0x4a0>
 8010188:	693b      	ldr	r3, [r7, #16]
 801018a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801018e:	d205      	bcs.n	801019c <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8010190:	693b      	ldr	r3, [r7, #16]
 8010192:	b29a      	uxth	r2, r3
 8010194:	687b      	ldr	r3, [r7, #4]
 8010196:	681b      	ldr	r3, [r3, #0]
 8010198:	60da      	str	r2, [r3, #12]
 801019a:	e001      	b.n	80101a0 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 801019c:	2301      	movs	r3, #1
 801019e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80101a0:	687b      	ldr	r3, [r7, #4]
 80101a2:	2200      	movs	r2, #0
 80101a4:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80101a6:	687b      	ldr	r3, [r7, #4]
 80101a8:	2200      	movs	r2, #0
 80101aa:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80101ac:	7fbb      	ldrb	r3, [r7, #30]
}
 80101ae:	4618      	mov	r0, r3
 80101b0:	3720      	adds	r7, #32
 80101b2:	46bd      	mov	sp, r7
 80101b4:	bd80      	pop	{r7, pc}
 80101b6:	bf00      	nop
 80101b8:	40007c00 	.word	0x40007c00
 80101bc:	40023800 	.word	0x40023800
 80101c0:	00f42400 	.word	0x00f42400

080101c4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80101c4:	b480      	push	{r7}
 80101c6:	b083      	sub	sp, #12
 80101c8:	af00      	add	r7, sp, #0
 80101ca:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80101cc:	687b      	ldr	r3, [r7, #4]
 80101ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80101d0:	f003 0308 	and.w	r3, r3, #8
 80101d4:	2b00      	cmp	r3, #0
 80101d6:	d00a      	beq.n	80101ee <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80101d8:	687b      	ldr	r3, [r7, #4]
 80101da:	681b      	ldr	r3, [r3, #0]
 80101dc:	685b      	ldr	r3, [r3, #4]
 80101de:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80101e2:	687b      	ldr	r3, [r7, #4]
 80101e4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80101e6:	687b      	ldr	r3, [r7, #4]
 80101e8:	681b      	ldr	r3, [r3, #0]
 80101ea:	430a      	orrs	r2, r1
 80101ec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80101ee:	687b      	ldr	r3, [r7, #4]
 80101f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80101f2:	f003 0301 	and.w	r3, r3, #1
 80101f6:	2b00      	cmp	r3, #0
 80101f8:	d00a      	beq.n	8010210 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80101fa:	687b      	ldr	r3, [r7, #4]
 80101fc:	681b      	ldr	r3, [r3, #0]
 80101fe:	685b      	ldr	r3, [r3, #4]
 8010200:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8010204:	687b      	ldr	r3, [r7, #4]
 8010206:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8010208:	687b      	ldr	r3, [r7, #4]
 801020a:	681b      	ldr	r3, [r3, #0]
 801020c:	430a      	orrs	r2, r1
 801020e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8010210:	687b      	ldr	r3, [r7, #4]
 8010212:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010214:	f003 0302 	and.w	r3, r3, #2
 8010218:	2b00      	cmp	r3, #0
 801021a:	d00a      	beq.n	8010232 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 801021c:	687b      	ldr	r3, [r7, #4]
 801021e:	681b      	ldr	r3, [r3, #0]
 8010220:	685b      	ldr	r3, [r3, #4]
 8010222:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8010226:	687b      	ldr	r3, [r7, #4]
 8010228:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801022a:	687b      	ldr	r3, [r7, #4]
 801022c:	681b      	ldr	r3, [r3, #0]
 801022e:	430a      	orrs	r2, r1
 8010230:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8010232:	687b      	ldr	r3, [r7, #4]
 8010234:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010236:	f003 0304 	and.w	r3, r3, #4
 801023a:	2b00      	cmp	r3, #0
 801023c:	d00a      	beq.n	8010254 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 801023e:	687b      	ldr	r3, [r7, #4]
 8010240:	681b      	ldr	r3, [r3, #0]
 8010242:	685b      	ldr	r3, [r3, #4]
 8010244:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8010248:	687b      	ldr	r3, [r7, #4]
 801024a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 801024c:	687b      	ldr	r3, [r7, #4]
 801024e:	681b      	ldr	r3, [r3, #0]
 8010250:	430a      	orrs	r2, r1
 8010252:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8010254:	687b      	ldr	r3, [r7, #4]
 8010256:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010258:	f003 0310 	and.w	r3, r3, #16
 801025c:	2b00      	cmp	r3, #0
 801025e:	d00a      	beq.n	8010276 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8010260:	687b      	ldr	r3, [r7, #4]
 8010262:	681b      	ldr	r3, [r3, #0]
 8010264:	689b      	ldr	r3, [r3, #8]
 8010266:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 801026a:	687b      	ldr	r3, [r7, #4]
 801026c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 801026e:	687b      	ldr	r3, [r7, #4]
 8010270:	681b      	ldr	r3, [r3, #0]
 8010272:	430a      	orrs	r2, r1
 8010274:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8010276:	687b      	ldr	r3, [r7, #4]
 8010278:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801027a:	f003 0320 	and.w	r3, r3, #32
 801027e:	2b00      	cmp	r3, #0
 8010280:	d00a      	beq.n	8010298 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8010282:	687b      	ldr	r3, [r7, #4]
 8010284:	681b      	ldr	r3, [r3, #0]
 8010286:	689b      	ldr	r3, [r3, #8]
 8010288:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 801028c:	687b      	ldr	r3, [r7, #4]
 801028e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8010290:	687b      	ldr	r3, [r7, #4]
 8010292:	681b      	ldr	r3, [r3, #0]
 8010294:	430a      	orrs	r2, r1
 8010296:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8010298:	687b      	ldr	r3, [r7, #4]
 801029a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801029c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80102a0:	2b00      	cmp	r3, #0
 80102a2:	d01a      	beq.n	80102da <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80102a4:	687b      	ldr	r3, [r7, #4]
 80102a6:	681b      	ldr	r3, [r3, #0]
 80102a8:	685b      	ldr	r3, [r3, #4]
 80102aa:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80102ae:	687b      	ldr	r3, [r7, #4]
 80102b0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80102b2:	687b      	ldr	r3, [r7, #4]
 80102b4:	681b      	ldr	r3, [r3, #0]
 80102b6:	430a      	orrs	r2, r1
 80102b8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80102ba:	687b      	ldr	r3, [r7, #4]
 80102bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80102be:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80102c2:	d10a      	bne.n	80102da <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80102c4:	687b      	ldr	r3, [r7, #4]
 80102c6:	681b      	ldr	r3, [r3, #0]
 80102c8:	685b      	ldr	r3, [r3, #4]
 80102ca:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80102ce:	687b      	ldr	r3, [r7, #4]
 80102d0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80102d2:	687b      	ldr	r3, [r7, #4]
 80102d4:	681b      	ldr	r3, [r3, #0]
 80102d6:	430a      	orrs	r2, r1
 80102d8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80102da:	687b      	ldr	r3, [r7, #4]
 80102dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80102de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80102e2:	2b00      	cmp	r3, #0
 80102e4:	d00a      	beq.n	80102fc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80102e6:	687b      	ldr	r3, [r7, #4]
 80102e8:	681b      	ldr	r3, [r3, #0]
 80102ea:	685b      	ldr	r3, [r3, #4]
 80102ec:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80102f0:	687b      	ldr	r3, [r7, #4]
 80102f2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80102f4:	687b      	ldr	r3, [r7, #4]
 80102f6:	681b      	ldr	r3, [r3, #0]
 80102f8:	430a      	orrs	r2, r1
 80102fa:	605a      	str	r2, [r3, #4]
  }
}
 80102fc:	bf00      	nop
 80102fe:	370c      	adds	r7, #12
 8010300:	46bd      	mov	sp, r7
 8010302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010306:	4770      	bx	lr

08010308 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8010308:	b580      	push	{r7, lr}
 801030a:	b08c      	sub	sp, #48	@ 0x30
 801030c:	af02      	add	r7, sp, #8
 801030e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010310:	687b      	ldr	r3, [r7, #4]
 8010312:	2200      	movs	r2, #0
 8010314:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8010318:	f7f6 f892 	bl	8006440 <HAL_GetTick>
 801031c:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 801031e:	687b      	ldr	r3, [r7, #4]
 8010320:	681b      	ldr	r3, [r3, #0]
 8010322:	681b      	ldr	r3, [r3, #0]
 8010324:	f003 0308 	and.w	r3, r3, #8
 8010328:	2b08      	cmp	r3, #8
 801032a:	d12e      	bne.n	801038a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 801032c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8010330:	9300      	str	r3, [sp, #0]
 8010332:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010334:	2200      	movs	r2, #0
 8010336:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 801033a:	6878      	ldr	r0, [r7, #4]
 801033c:	f000 f83b 	bl	80103b6 <UART_WaitOnFlagUntilTimeout>
 8010340:	4603      	mov	r3, r0
 8010342:	2b00      	cmp	r3, #0
 8010344:	d021      	beq.n	801038a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8010346:	687b      	ldr	r3, [r7, #4]
 8010348:	681b      	ldr	r3, [r3, #0]
 801034a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801034c:	693b      	ldr	r3, [r7, #16]
 801034e:	e853 3f00 	ldrex	r3, [r3]
 8010352:	60fb      	str	r3, [r7, #12]
   return(result);
 8010354:	68fb      	ldr	r3, [r7, #12]
 8010356:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801035a:	623b      	str	r3, [r7, #32]
 801035c:	687b      	ldr	r3, [r7, #4]
 801035e:	681b      	ldr	r3, [r3, #0]
 8010360:	461a      	mov	r2, r3
 8010362:	6a3b      	ldr	r3, [r7, #32]
 8010364:	61fb      	str	r3, [r7, #28]
 8010366:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010368:	69b9      	ldr	r1, [r7, #24]
 801036a:	69fa      	ldr	r2, [r7, #28]
 801036c:	e841 2300 	strex	r3, r2, [r1]
 8010370:	617b      	str	r3, [r7, #20]
   return(result);
 8010372:	697b      	ldr	r3, [r7, #20]
 8010374:	2b00      	cmp	r3, #0
 8010376:	d1e6      	bne.n	8010346 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8010378:	687b      	ldr	r3, [r7, #4]
 801037a:	2220      	movs	r2, #32
 801037c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 801037e:	687b      	ldr	r3, [r7, #4]
 8010380:	2200      	movs	r2, #0
 8010382:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8010386:	2303      	movs	r3, #3
 8010388:	e011      	b.n	80103ae <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 801038a:	687b      	ldr	r3, [r7, #4]
 801038c:	2220      	movs	r2, #32
 801038e:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8010390:	687b      	ldr	r3, [r7, #4]
 8010392:	2220      	movs	r2, #32
 8010394:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010398:	687b      	ldr	r3, [r7, #4]
 801039a:	2200      	movs	r2, #0
 801039c:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 801039e:	687b      	ldr	r3, [r7, #4]
 80103a0:	2200      	movs	r2, #0
 80103a2:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80103a4:	687b      	ldr	r3, [r7, #4]
 80103a6:	2200      	movs	r2, #0
 80103a8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80103ac:	2300      	movs	r3, #0
}
 80103ae:	4618      	mov	r0, r3
 80103b0:	3728      	adds	r7, #40	@ 0x28
 80103b2:	46bd      	mov	sp, r7
 80103b4:	bd80      	pop	{r7, pc}

080103b6 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80103b6:	b580      	push	{r7, lr}
 80103b8:	b084      	sub	sp, #16
 80103ba:	af00      	add	r7, sp, #0
 80103bc:	60f8      	str	r0, [r7, #12]
 80103be:	60b9      	str	r1, [r7, #8]
 80103c0:	603b      	str	r3, [r7, #0]
 80103c2:	4613      	mov	r3, r2
 80103c4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80103c6:	e04f      	b.n	8010468 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80103c8:	69bb      	ldr	r3, [r7, #24]
 80103ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80103ce:	d04b      	beq.n	8010468 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80103d0:	f7f6 f836 	bl	8006440 <HAL_GetTick>
 80103d4:	4602      	mov	r2, r0
 80103d6:	683b      	ldr	r3, [r7, #0]
 80103d8:	1ad3      	subs	r3, r2, r3
 80103da:	69ba      	ldr	r2, [r7, #24]
 80103dc:	429a      	cmp	r2, r3
 80103de:	d302      	bcc.n	80103e6 <UART_WaitOnFlagUntilTimeout+0x30>
 80103e0:	69bb      	ldr	r3, [r7, #24]
 80103e2:	2b00      	cmp	r3, #0
 80103e4:	d101      	bne.n	80103ea <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80103e6:	2303      	movs	r3, #3
 80103e8:	e04e      	b.n	8010488 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80103ea:	68fb      	ldr	r3, [r7, #12]
 80103ec:	681b      	ldr	r3, [r3, #0]
 80103ee:	681b      	ldr	r3, [r3, #0]
 80103f0:	f003 0304 	and.w	r3, r3, #4
 80103f4:	2b00      	cmp	r3, #0
 80103f6:	d037      	beq.n	8010468 <UART_WaitOnFlagUntilTimeout+0xb2>
 80103f8:	68bb      	ldr	r3, [r7, #8]
 80103fa:	2b80      	cmp	r3, #128	@ 0x80
 80103fc:	d034      	beq.n	8010468 <UART_WaitOnFlagUntilTimeout+0xb2>
 80103fe:	68bb      	ldr	r3, [r7, #8]
 8010400:	2b40      	cmp	r3, #64	@ 0x40
 8010402:	d031      	beq.n	8010468 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8010404:	68fb      	ldr	r3, [r7, #12]
 8010406:	681b      	ldr	r3, [r3, #0]
 8010408:	69db      	ldr	r3, [r3, #28]
 801040a:	f003 0308 	and.w	r3, r3, #8
 801040e:	2b08      	cmp	r3, #8
 8010410:	d110      	bne.n	8010434 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8010412:	68fb      	ldr	r3, [r7, #12]
 8010414:	681b      	ldr	r3, [r3, #0]
 8010416:	2208      	movs	r2, #8
 8010418:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 801041a:	68f8      	ldr	r0, [r7, #12]
 801041c:	f000 f8fe 	bl	801061c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8010420:	68fb      	ldr	r3, [r7, #12]
 8010422:	2208      	movs	r2, #8
 8010424:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8010428:	68fb      	ldr	r3, [r7, #12]
 801042a:	2200      	movs	r2, #0
 801042c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8010430:	2301      	movs	r3, #1
 8010432:	e029      	b.n	8010488 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8010434:	68fb      	ldr	r3, [r7, #12]
 8010436:	681b      	ldr	r3, [r3, #0]
 8010438:	69db      	ldr	r3, [r3, #28]
 801043a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 801043e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8010442:	d111      	bne.n	8010468 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8010444:	68fb      	ldr	r3, [r7, #12]
 8010446:	681b      	ldr	r3, [r3, #0]
 8010448:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 801044c:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 801044e:	68f8      	ldr	r0, [r7, #12]
 8010450:	f000 f8e4 	bl	801061c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8010454:	68fb      	ldr	r3, [r7, #12]
 8010456:	2220      	movs	r2, #32
 8010458:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 801045c:	68fb      	ldr	r3, [r7, #12]
 801045e:	2200      	movs	r2, #0
 8010460:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8010464:	2303      	movs	r3, #3
 8010466:	e00f      	b.n	8010488 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8010468:	68fb      	ldr	r3, [r7, #12]
 801046a:	681b      	ldr	r3, [r3, #0]
 801046c:	69da      	ldr	r2, [r3, #28]
 801046e:	68bb      	ldr	r3, [r7, #8]
 8010470:	4013      	ands	r3, r2
 8010472:	68ba      	ldr	r2, [r7, #8]
 8010474:	429a      	cmp	r2, r3
 8010476:	bf0c      	ite	eq
 8010478:	2301      	moveq	r3, #1
 801047a:	2300      	movne	r3, #0
 801047c:	b2db      	uxtb	r3, r3
 801047e:	461a      	mov	r2, r3
 8010480:	79fb      	ldrb	r3, [r7, #7]
 8010482:	429a      	cmp	r2, r3
 8010484:	d0a0      	beq.n	80103c8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8010486:	2300      	movs	r3, #0
}
 8010488:	4618      	mov	r0, r3
 801048a:	3710      	adds	r7, #16
 801048c:	46bd      	mov	sp, r7
 801048e:	bd80      	pop	{r7, pc}

08010490 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8010490:	b580      	push	{r7, lr}
 8010492:	b096      	sub	sp, #88	@ 0x58
 8010494:	af00      	add	r7, sp, #0
 8010496:	60f8      	str	r0, [r7, #12]
 8010498:	60b9      	str	r1, [r7, #8]
 801049a:	4613      	mov	r3, r2
 801049c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 801049e:	68fb      	ldr	r3, [r7, #12]
 80104a0:	68ba      	ldr	r2, [r7, #8]
 80104a2:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize = Size;
 80104a4:	68fb      	ldr	r3, [r7, #12]
 80104a6:	88fa      	ldrh	r2, [r7, #6]
 80104a8:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80104ac:	68fb      	ldr	r3, [r7, #12]
 80104ae:	2200      	movs	r2, #0
 80104b0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80104b4:	68fb      	ldr	r3, [r7, #12]
 80104b6:	2222      	movs	r2, #34	@ 0x22
 80104b8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  if (huart->hdmarx != NULL)
 80104bc:	68fb      	ldr	r3, [r7, #12]
 80104be:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80104c0:	2b00      	cmp	r3, #0
 80104c2:	d028      	beq.n	8010516 <UART_Start_Receive_DMA+0x86>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80104c4:	68fb      	ldr	r3, [r7, #12]
 80104c6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80104c8:	4a3e      	ldr	r2, [pc, #248]	@ (80105c4 <UART_Start_Receive_DMA+0x134>)
 80104ca:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80104cc:	68fb      	ldr	r3, [r7, #12]
 80104ce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80104d0:	4a3d      	ldr	r2, [pc, #244]	@ (80105c8 <UART_Start_Receive_DMA+0x138>)
 80104d2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80104d4:	68fb      	ldr	r3, [r7, #12]
 80104d6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80104d8:	4a3c      	ldr	r2, [pc, #240]	@ (80105cc <UART_Start_Receive_DMA+0x13c>)
 80104da:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 80104dc:	68fb      	ldr	r3, [r7, #12]
 80104de:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80104e0:	2200      	movs	r2, #0
 80104e2:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 80104e4:	68fb      	ldr	r3, [r7, #12]
 80104e6:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 80104e8:	68fb      	ldr	r3, [r7, #12]
 80104ea:	681b      	ldr	r3, [r3, #0]
 80104ec:	3324      	adds	r3, #36	@ 0x24
 80104ee:	4619      	mov	r1, r3
 80104f0:	68fb      	ldr	r3, [r7, #12]
 80104f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80104f4:	461a      	mov	r2, r3
 80104f6:	88fb      	ldrh	r3, [r7, #6]
 80104f8:	f7f6 fdc4 	bl	8007084 <HAL_DMA_Start_IT>
 80104fc:	4603      	mov	r3, r0
 80104fe:	2b00      	cmp	r3, #0
 8010500:	d009      	beq.n	8010516 <UART_Start_Receive_DMA+0x86>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8010502:	68fb      	ldr	r3, [r7, #12]
 8010504:	2210      	movs	r2, #16
 8010506:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 801050a:	68fb      	ldr	r3, [r7, #12]
 801050c:	2220      	movs	r2, #32
 801050e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      return HAL_ERROR;
 8010512:	2301      	movs	r3, #1
 8010514:	e051      	b.n	80105ba <UART_Start_Receive_DMA+0x12a>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8010516:	68fb      	ldr	r3, [r7, #12]
 8010518:	691b      	ldr	r3, [r3, #16]
 801051a:	2b00      	cmp	r3, #0
 801051c:	d018      	beq.n	8010550 <UART_Start_Receive_DMA+0xc0>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 801051e:	68fb      	ldr	r3, [r7, #12]
 8010520:	681b      	ldr	r3, [r3, #0]
 8010522:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010524:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010526:	e853 3f00 	ldrex	r3, [r3]
 801052a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 801052c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801052e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8010532:	657b      	str	r3, [r7, #84]	@ 0x54
 8010534:	68fb      	ldr	r3, [r7, #12]
 8010536:	681b      	ldr	r3, [r3, #0]
 8010538:	461a      	mov	r2, r3
 801053a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801053c:	64bb      	str	r3, [r7, #72]	@ 0x48
 801053e:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010540:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8010542:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8010544:	e841 2300 	strex	r3, r2, [r1]
 8010548:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 801054a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801054c:	2b00      	cmp	r3, #0
 801054e:	d1e6      	bne.n	801051e <UART_Start_Receive_DMA+0x8e>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010550:	68fb      	ldr	r3, [r7, #12]
 8010552:	681b      	ldr	r3, [r3, #0]
 8010554:	3308      	adds	r3, #8
 8010556:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010558:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801055a:	e853 3f00 	ldrex	r3, [r3]
 801055e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8010560:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010562:	f043 0301 	orr.w	r3, r3, #1
 8010566:	653b      	str	r3, [r7, #80]	@ 0x50
 8010568:	68fb      	ldr	r3, [r7, #12]
 801056a:	681b      	ldr	r3, [r3, #0]
 801056c:	3308      	adds	r3, #8
 801056e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8010570:	637a      	str	r2, [r7, #52]	@ 0x34
 8010572:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010574:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8010576:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010578:	e841 2300 	strex	r3, r2, [r1]
 801057c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 801057e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010580:	2b00      	cmp	r3, #0
 8010582:	d1e5      	bne.n	8010550 <UART_Start_Receive_DMA+0xc0>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8010584:	68fb      	ldr	r3, [r7, #12]
 8010586:	681b      	ldr	r3, [r3, #0]
 8010588:	3308      	adds	r3, #8
 801058a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801058c:	697b      	ldr	r3, [r7, #20]
 801058e:	e853 3f00 	ldrex	r3, [r3]
 8010592:	613b      	str	r3, [r7, #16]
   return(result);
 8010594:	693b      	ldr	r3, [r7, #16]
 8010596:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801059a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801059c:	68fb      	ldr	r3, [r7, #12]
 801059e:	681b      	ldr	r3, [r3, #0]
 80105a0:	3308      	adds	r3, #8
 80105a2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80105a4:	623a      	str	r2, [r7, #32]
 80105a6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80105a8:	69f9      	ldr	r1, [r7, #28]
 80105aa:	6a3a      	ldr	r2, [r7, #32]
 80105ac:	e841 2300 	strex	r3, r2, [r1]
 80105b0:	61bb      	str	r3, [r7, #24]
   return(result);
 80105b2:	69bb      	ldr	r3, [r7, #24]
 80105b4:	2b00      	cmp	r3, #0
 80105b6:	d1e5      	bne.n	8010584 <UART_Start_Receive_DMA+0xf4>

  return HAL_OK;
 80105b8:	2300      	movs	r3, #0
}
 80105ba:	4618      	mov	r0, r3
 80105bc:	3758      	adds	r7, #88	@ 0x58
 80105be:	46bd      	mov	sp, r7
 80105c0:	bd80      	pop	{r7, pc}
 80105c2:	bf00      	nop
 80105c4:	080106e5 	.word	0x080106e5
 80105c8:	08010843 	.word	0x08010843
 80105cc:	080108b5 	.word	0x080108b5

080105d0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80105d0:	b480      	push	{r7}
 80105d2:	b089      	sub	sp, #36	@ 0x24
 80105d4:	af00      	add	r7, sp, #0
 80105d6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80105d8:	687b      	ldr	r3, [r7, #4]
 80105da:	681b      	ldr	r3, [r3, #0]
 80105dc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80105de:	68fb      	ldr	r3, [r7, #12]
 80105e0:	e853 3f00 	ldrex	r3, [r3]
 80105e4:	60bb      	str	r3, [r7, #8]
   return(result);
 80105e6:	68bb      	ldr	r3, [r7, #8]
 80105e8:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80105ec:	61fb      	str	r3, [r7, #28]
 80105ee:	687b      	ldr	r3, [r7, #4]
 80105f0:	681b      	ldr	r3, [r3, #0]
 80105f2:	461a      	mov	r2, r3
 80105f4:	69fb      	ldr	r3, [r7, #28]
 80105f6:	61bb      	str	r3, [r7, #24]
 80105f8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80105fa:	6979      	ldr	r1, [r7, #20]
 80105fc:	69ba      	ldr	r2, [r7, #24]
 80105fe:	e841 2300 	strex	r3, r2, [r1]
 8010602:	613b      	str	r3, [r7, #16]
   return(result);
 8010604:	693b      	ldr	r3, [r7, #16]
 8010606:	2b00      	cmp	r3, #0
 8010608:	d1e6      	bne.n	80105d8 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 801060a:	687b      	ldr	r3, [r7, #4]
 801060c:	2220      	movs	r2, #32
 801060e:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 8010610:	bf00      	nop
 8010612:	3724      	adds	r7, #36	@ 0x24
 8010614:	46bd      	mov	sp, r7
 8010616:	f85d 7b04 	ldr.w	r7, [sp], #4
 801061a:	4770      	bx	lr

0801061c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 801061c:	b480      	push	{r7}
 801061e:	b095      	sub	sp, #84	@ 0x54
 8010620:	af00      	add	r7, sp, #0
 8010622:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8010624:	687b      	ldr	r3, [r7, #4]
 8010626:	681b      	ldr	r3, [r3, #0]
 8010628:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801062a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801062c:	e853 3f00 	ldrex	r3, [r3]
 8010630:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8010632:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010634:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8010638:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801063a:	687b      	ldr	r3, [r7, #4]
 801063c:	681b      	ldr	r3, [r3, #0]
 801063e:	461a      	mov	r2, r3
 8010640:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010642:	643b      	str	r3, [r7, #64]	@ 0x40
 8010644:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010646:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8010648:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801064a:	e841 2300 	strex	r3, r2, [r1]
 801064e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8010650:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010652:	2b00      	cmp	r3, #0
 8010654:	d1e6      	bne.n	8010624 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010656:	687b      	ldr	r3, [r7, #4]
 8010658:	681b      	ldr	r3, [r3, #0]
 801065a:	3308      	adds	r3, #8
 801065c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801065e:	6a3b      	ldr	r3, [r7, #32]
 8010660:	e853 3f00 	ldrex	r3, [r3]
 8010664:	61fb      	str	r3, [r7, #28]
   return(result);
 8010666:	69fb      	ldr	r3, [r7, #28]
 8010668:	f023 0301 	bic.w	r3, r3, #1
 801066c:	64bb      	str	r3, [r7, #72]	@ 0x48
 801066e:	687b      	ldr	r3, [r7, #4]
 8010670:	681b      	ldr	r3, [r3, #0]
 8010672:	3308      	adds	r3, #8
 8010674:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8010676:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8010678:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801067a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801067c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801067e:	e841 2300 	strex	r3, r2, [r1]
 8010682:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8010684:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010686:	2b00      	cmp	r3, #0
 8010688:	d1e5      	bne.n	8010656 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801068a:	687b      	ldr	r3, [r7, #4]
 801068c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801068e:	2b01      	cmp	r3, #1
 8010690:	d118      	bne.n	80106c4 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010692:	687b      	ldr	r3, [r7, #4]
 8010694:	681b      	ldr	r3, [r3, #0]
 8010696:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010698:	68fb      	ldr	r3, [r7, #12]
 801069a:	e853 3f00 	ldrex	r3, [r3]
 801069e:	60bb      	str	r3, [r7, #8]
   return(result);
 80106a0:	68bb      	ldr	r3, [r7, #8]
 80106a2:	f023 0310 	bic.w	r3, r3, #16
 80106a6:	647b      	str	r3, [r7, #68]	@ 0x44
 80106a8:	687b      	ldr	r3, [r7, #4]
 80106aa:	681b      	ldr	r3, [r3, #0]
 80106ac:	461a      	mov	r2, r3
 80106ae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80106b0:	61bb      	str	r3, [r7, #24]
 80106b2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80106b4:	6979      	ldr	r1, [r7, #20]
 80106b6:	69ba      	ldr	r2, [r7, #24]
 80106b8:	e841 2300 	strex	r3, r2, [r1]
 80106bc:	613b      	str	r3, [r7, #16]
   return(result);
 80106be:	693b      	ldr	r3, [r7, #16]
 80106c0:	2b00      	cmp	r3, #0
 80106c2:	d1e6      	bne.n	8010692 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80106c4:	687b      	ldr	r3, [r7, #4]
 80106c6:	2220      	movs	r2, #32
 80106c8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80106cc:	687b      	ldr	r3, [r7, #4]
 80106ce:	2200      	movs	r2, #0
 80106d0:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80106d2:	687b      	ldr	r3, [r7, #4]
 80106d4:	2200      	movs	r2, #0
 80106d6:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80106d8:	bf00      	nop
 80106da:	3754      	adds	r7, #84	@ 0x54
 80106dc:	46bd      	mov	sp, r7
 80106de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106e2:	4770      	bx	lr

080106e4 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80106e4:	b580      	push	{r7, lr}
 80106e6:	b09c      	sub	sp, #112	@ 0x70
 80106e8:	af00      	add	r7, sp, #0
 80106ea:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80106ec:	687b      	ldr	r3, [r7, #4]
 80106ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80106f0:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 80106f2:	687b      	ldr	r3, [r7, #4]
 80106f4:	69db      	ldr	r3, [r3, #28]
 80106f6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80106fa:	d071      	beq.n	80107e0 <UART_DMAReceiveCplt+0xfc>
  {
    huart->RxXferCount = 0U;
 80106fc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80106fe:	2200      	movs	r2, #0
 8010700:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8010704:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010706:	681b      	ldr	r3, [r3, #0]
 8010708:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801070a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801070c:	e853 3f00 	ldrex	r3, [r3]
 8010710:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8010712:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010714:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8010718:	66bb      	str	r3, [r7, #104]	@ 0x68
 801071a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801071c:	681b      	ldr	r3, [r3, #0]
 801071e:	461a      	mov	r2, r3
 8010720:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8010722:	657b      	str	r3, [r7, #84]	@ 0x54
 8010724:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010726:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8010728:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801072a:	e841 2300 	strex	r3, r2, [r1]
 801072e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8010730:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010732:	2b00      	cmp	r3, #0
 8010734:	d1e6      	bne.n	8010704 <UART_DMAReceiveCplt+0x20>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010736:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010738:	681b      	ldr	r3, [r3, #0]
 801073a:	3308      	adds	r3, #8
 801073c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801073e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010740:	e853 3f00 	ldrex	r3, [r3]
 8010744:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8010746:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010748:	f023 0301 	bic.w	r3, r3, #1
 801074c:	667b      	str	r3, [r7, #100]	@ 0x64
 801074e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010750:	681b      	ldr	r3, [r3, #0]
 8010752:	3308      	adds	r3, #8
 8010754:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8010756:	643a      	str	r2, [r7, #64]	@ 0x40
 8010758:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801075a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 801075c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801075e:	e841 2300 	strex	r3, r2, [r1]
 8010762:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8010764:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010766:	2b00      	cmp	r3, #0
 8010768:	d1e5      	bne.n	8010736 <UART_DMAReceiveCplt+0x52>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 801076a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801076c:	681b      	ldr	r3, [r3, #0]
 801076e:	3308      	adds	r3, #8
 8010770:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010772:	6a3b      	ldr	r3, [r7, #32]
 8010774:	e853 3f00 	ldrex	r3, [r3]
 8010778:	61fb      	str	r3, [r7, #28]
   return(result);
 801077a:	69fb      	ldr	r3, [r7, #28]
 801077c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8010780:	663b      	str	r3, [r7, #96]	@ 0x60
 8010782:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010784:	681b      	ldr	r3, [r3, #0]
 8010786:	3308      	adds	r3, #8
 8010788:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801078a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801078c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801078e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8010790:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010792:	e841 2300 	strex	r3, r2, [r1]
 8010796:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8010798:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801079a:	2b00      	cmp	r3, #0
 801079c:	d1e5      	bne.n	801076a <UART_DMAReceiveCplt+0x86>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 801079e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80107a0:	2220      	movs	r2, #32
 80107a2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80107a6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80107a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80107aa:	2b01      	cmp	r3, #1
 80107ac:	d118      	bne.n	80107e0 <UART_DMAReceiveCplt+0xfc>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80107ae:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80107b0:	681b      	ldr	r3, [r3, #0]
 80107b2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80107b4:	68fb      	ldr	r3, [r7, #12]
 80107b6:	e853 3f00 	ldrex	r3, [r3]
 80107ba:	60bb      	str	r3, [r7, #8]
   return(result);
 80107bc:	68bb      	ldr	r3, [r7, #8]
 80107be:	f023 0310 	bic.w	r3, r3, #16
 80107c2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80107c4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80107c6:	681b      	ldr	r3, [r3, #0]
 80107c8:	461a      	mov	r2, r3
 80107ca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80107cc:	61bb      	str	r3, [r7, #24]
 80107ce:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80107d0:	6979      	ldr	r1, [r7, #20]
 80107d2:	69ba      	ldr	r2, [r7, #24]
 80107d4:	e841 2300 	strex	r3, r2, [r1]
 80107d8:	613b      	str	r3, [r7, #16]
   return(result);
 80107da:	693b      	ldr	r3, [r7, #16]
 80107dc:	2b00      	cmp	r3, #0
 80107de:	d1e6      	bne.n	80107ae <UART_DMAReceiveCplt+0xca>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80107e0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80107e2:	2200      	movs	r2, #0
 80107e4:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80107e6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80107e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80107ea:	2b01      	cmp	r3, #1
 80107ec:	d122      	bne.n	8010834 <UART_DMAReceiveCplt+0x150>
  {
    huart->RxXferCount = 0;
 80107ee:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80107f0:	2200      	movs	r2, #0
 80107f2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Check current nb of data still to be received on DMA side.
       DMA Normal mode, remaining nb of data will be 0
       DMA Circular mode, remaining nb of data is reset to RxXferSize */
    uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(hdma);
 80107f6:	687b      	ldr	r3, [r7, #4]
 80107f8:	681b      	ldr	r3, [r3, #0]
 80107fa:	685b      	ldr	r3, [r3, #4]
 80107fc:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
    if (nb_remaining_rx_data < huart->RxXferSize)
 8010800:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010802:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8010806:	f8b7 205a 	ldrh.w	r2, [r7, #90]	@ 0x5a
 801080a:	429a      	cmp	r2, r3
 801080c:	d204      	bcs.n	8010818 <UART_DMAReceiveCplt+0x134>
    {
      /* Update nb of remaining data */
      huart->RxXferCount = nb_remaining_rx_data;
 801080e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010810:	f8b7 205a 	ldrh.w	r2, [r7, #90]	@ 0x5a
 8010814:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8010818:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801081a:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 801081e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010820:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8010824:	b29b      	uxth	r3, r3
 8010826:	1ad3      	subs	r3, r2, r3
 8010828:	b29b      	uxth	r3, r3
 801082a:	4619      	mov	r1, r3
 801082c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 801082e:	f7ff fa59 	bl	800fce4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8010832:	e002      	b.n	801083a <UART_DMAReceiveCplt+0x156>
    HAL_UART_RxCpltCallback(huart);
 8010834:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8010836:	f7f5 fc57 	bl	80060e8 <HAL_UART_RxCpltCallback>
}
 801083a:	bf00      	nop
 801083c:	3770      	adds	r7, #112	@ 0x70
 801083e:	46bd      	mov	sp, r7
 8010840:	bd80      	pop	{r7, pc}

08010842 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8010842:	b580      	push	{r7, lr}
 8010844:	b084      	sub	sp, #16
 8010846:	af00      	add	r7, sp, #0
 8010848:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 801084a:	687b      	ldr	r3, [r7, #4]
 801084c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801084e:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8010850:	68fb      	ldr	r3, [r7, #12]
 8010852:	2201      	movs	r2, #1
 8010854:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010856:	68fb      	ldr	r3, [r7, #12]
 8010858:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801085a:	2b01      	cmp	r3, #1
 801085c:	d123      	bne.n	80108a6 <UART_DMARxHalfCplt+0x64>
  {
    huart->RxXferCount = huart->RxXferSize / 2U;
 801085e:	68fb      	ldr	r3, [r7, #12]
 8010860:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8010864:	085b      	lsrs	r3, r3, #1
 8010866:	b29a      	uxth	r2, r3
 8010868:	68fb      	ldr	r3, [r7, #12]
 801086a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Check current nb of data still to be received on DMA side. */
    uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(hdma);
 801086e:	687b      	ldr	r3, [r7, #4]
 8010870:	681b      	ldr	r3, [r3, #0]
 8010872:	685b      	ldr	r3, [r3, #4]
 8010874:	817b      	strh	r3, [r7, #10]
    if (nb_remaining_rx_data <= huart->RxXferSize)
 8010876:	68fb      	ldr	r3, [r7, #12]
 8010878:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 801087c:	897a      	ldrh	r2, [r7, #10]
 801087e:	429a      	cmp	r2, r3
 8010880:	d803      	bhi.n	801088a <UART_DMARxHalfCplt+0x48>
    {
      /* Update nb of remaining data */
      huart->RxXferCount = nb_remaining_rx_data;
 8010882:	68fb      	ldr	r3, [r7, #12]
 8010884:	897a      	ldrh	r2, [r7, #10]
 8010886:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 801088a:	68fb      	ldr	r3, [r7, #12]
 801088c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8010890:	68fb      	ldr	r3, [r7, #12]
 8010892:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8010896:	b29b      	uxth	r3, r3
 8010898:	1ad3      	subs	r3, r2, r3
 801089a:	b29b      	uxth	r3, r3
 801089c:	4619      	mov	r1, r3
 801089e:	68f8      	ldr	r0, [r7, #12]
 80108a0:	f7ff fa20 	bl	800fce4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80108a4:	e002      	b.n	80108ac <UART_DMARxHalfCplt+0x6a>
    HAL_UART_RxHalfCpltCallback(huart);
 80108a6:	68f8      	ldr	r0, [r7, #12]
 80108a8:	f7f5 fc42 	bl	8006130 <HAL_UART_RxHalfCpltCallback>
}
 80108ac:	bf00      	nop
 80108ae:	3710      	adds	r7, #16
 80108b0:	46bd      	mov	sp, r7
 80108b2:	bd80      	pop	{r7, pc}

080108b4 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80108b4:	b580      	push	{r7, lr}
 80108b6:	b086      	sub	sp, #24
 80108b8:	af00      	add	r7, sp, #0
 80108ba:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80108bc:	687b      	ldr	r3, [r7, #4]
 80108be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80108c0:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80108c2:	697b      	ldr	r3, [r7, #20]
 80108c4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80108c6:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80108c8:	697b      	ldr	r3, [r7, #20]
 80108ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80108ce:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80108d0:	697b      	ldr	r3, [r7, #20]
 80108d2:	681b      	ldr	r3, [r3, #0]
 80108d4:	689b      	ldr	r3, [r3, #8]
 80108d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80108da:	2b80      	cmp	r3, #128	@ 0x80
 80108dc:	d109      	bne.n	80108f2 <UART_DMAError+0x3e>
 80108de:	693b      	ldr	r3, [r7, #16]
 80108e0:	2b21      	cmp	r3, #33	@ 0x21
 80108e2:	d106      	bne.n	80108f2 <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 80108e4:	697b      	ldr	r3, [r7, #20]
 80108e6:	2200      	movs	r2, #0
 80108e8:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    UART_EndTxTransfer(huart);
 80108ec:	6978      	ldr	r0, [r7, #20]
 80108ee:	f7ff fe6f 	bl	80105d0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80108f2:	697b      	ldr	r3, [r7, #20]
 80108f4:	681b      	ldr	r3, [r3, #0]
 80108f6:	689b      	ldr	r3, [r3, #8]
 80108f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80108fc:	2b40      	cmp	r3, #64	@ 0x40
 80108fe:	d109      	bne.n	8010914 <UART_DMAError+0x60>
 8010900:	68fb      	ldr	r3, [r7, #12]
 8010902:	2b22      	cmp	r3, #34	@ 0x22
 8010904:	d106      	bne.n	8010914 <UART_DMAError+0x60>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8010906:	697b      	ldr	r3, [r7, #20]
 8010908:	2200      	movs	r2, #0
 801090a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    UART_EndRxTransfer(huart);
 801090e:	6978      	ldr	r0, [r7, #20]
 8010910:	f7ff fe84 	bl	801061c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8010914:	697b      	ldr	r3, [r7, #20]
 8010916:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801091a:	f043 0210 	orr.w	r2, r3, #16
 801091e:	697b      	ldr	r3, [r7, #20]
 8010920:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8010924:	6978      	ldr	r0, [r7, #20]
 8010926:	f7f5 fc19 	bl	800615c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801092a:	bf00      	nop
 801092c:	3718      	adds	r7, #24
 801092e:	46bd      	mov	sp, r7
 8010930:	bd80      	pop	{r7, pc}

08010932 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8010932:	b580      	push	{r7, lr}
 8010934:	b084      	sub	sp, #16
 8010936:	af00      	add	r7, sp, #0
 8010938:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 801093a:	687b      	ldr	r3, [r7, #4]
 801093c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801093e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8010940:	68fb      	ldr	r3, [r7, #12]
 8010942:	2200      	movs	r2, #0
 8010944:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8010948:	68f8      	ldr	r0, [r7, #12]
 801094a:	f7f5 fc07 	bl	800615c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801094e:	bf00      	nop
 8010950:	3710      	adds	r7, #16
 8010952:	46bd      	mov	sp, r7
 8010954:	bd80      	pop	{r7, pc}

08010956 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8010956:	b580      	push	{r7, lr}
 8010958:	b088      	sub	sp, #32
 801095a:	af00      	add	r7, sp, #0
 801095c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 801095e:	687b      	ldr	r3, [r7, #4]
 8010960:	681b      	ldr	r3, [r3, #0]
 8010962:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010964:	68fb      	ldr	r3, [r7, #12]
 8010966:	e853 3f00 	ldrex	r3, [r3]
 801096a:	60bb      	str	r3, [r7, #8]
   return(result);
 801096c:	68bb      	ldr	r3, [r7, #8]
 801096e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8010972:	61fb      	str	r3, [r7, #28]
 8010974:	687b      	ldr	r3, [r7, #4]
 8010976:	681b      	ldr	r3, [r3, #0]
 8010978:	461a      	mov	r2, r3
 801097a:	69fb      	ldr	r3, [r7, #28]
 801097c:	61bb      	str	r3, [r7, #24]
 801097e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010980:	6979      	ldr	r1, [r7, #20]
 8010982:	69ba      	ldr	r2, [r7, #24]
 8010984:	e841 2300 	strex	r3, r2, [r1]
 8010988:	613b      	str	r3, [r7, #16]
   return(result);
 801098a:	693b      	ldr	r3, [r7, #16]
 801098c:	2b00      	cmp	r3, #0
 801098e:	d1e6      	bne.n	801095e <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8010990:	687b      	ldr	r3, [r7, #4]
 8010992:	2220      	movs	r2, #32
 8010994:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8010996:	687b      	ldr	r3, [r7, #4]
 8010998:	2200      	movs	r2, #0
 801099a:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 801099c:	6878      	ldr	r0, [r7, #4]
 801099e:	f7ff f997 	bl	800fcd0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80109a2:	bf00      	nop
 80109a4:	3720      	adds	r7, #32
 80109a6:	46bd      	mov	sp, r7
 80109a8:	bd80      	pop	{r7, pc}
	...

080109ac <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, const FMC_SDRAM_InitTypeDef *Init)
{
 80109ac:	b480      	push	{r7}
 80109ae:	b083      	sub	sp, #12
 80109b0:	af00      	add	r7, sp, #0
 80109b2:	6078      	str	r0, [r7, #4]
 80109b4:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 80109b6:	683b      	ldr	r3, [r7, #0]
 80109b8:	681b      	ldr	r3, [r3, #0]
 80109ba:	2b00      	cmp	r3, #0
 80109bc:	d121      	bne.n	8010a02 <FMC_SDRAM_Init+0x56>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 80109be:	687b      	ldr	r3, [r7, #4]
 80109c0:	681a      	ldr	r2, [r3, #0]
 80109c2:	4b27      	ldr	r3, [pc, #156]	@ (8010a60 <FMC_SDRAM_Init+0xb4>)
 80109c4:	4013      	ands	r3, r2
 80109c6:	683a      	ldr	r2, [r7, #0]
 80109c8:	6851      	ldr	r1, [r2, #4]
 80109ca:	683a      	ldr	r2, [r7, #0]
 80109cc:	6892      	ldr	r2, [r2, #8]
 80109ce:	4311      	orrs	r1, r2
 80109d0:	683a      	ldr	r2, [r7, #0]
 80109d2:	68d2      	ldr	r2, [r2, #12]
 80109d4:	4311      	orrs	r1, r2
 80109d6:	683a      	ldr	r2, [r7, #0]
 80109d8:	6912      	ldr	r2, [r2, #16]
 80109da:	4311      	orrs	r1, r2
 80109dc:	683a      	ldr	r2, [r7, #0]
 80109de:	6952      	ldr	r2, [r2, #20]
 80109e0:	4311      	orrs	r1, r2
 80109e2:	683a      	ldr	r2, [r7, #0]
 80109e4:	6992      	ldr	r2, [r2, #24]
 80109e6:	4311      	orrs	r1, r2
 80109e8:	683a      	ldr	r2, [r7, #0]
 80109ea:	69d2      	ldr	r2, [r2, #28]
 80109ec:	4311      	orrs	r1, r2
 80109ee:	683a      	ldr	r2, [r7, #0]
 80109f0:	6a12      	ldr	r2, [r2, #32]
 80109f2:	4311      	orrs	r1, r2
 80109f4:	683a      	ldr	r2, [r7, #0]
 80109f6:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80109f8:	430a      	orrs	r2, r1
 80109fa:	431a      	orrs	r2, r3
 80109fc:	687b      	ldr	r3, [r7, #4]
 80109fe:	601a      	str	r2, [r3, #0]
 8010a00:	e026      	b.n	8010a50 <FMC_SDRAM_Init+0xa4>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8010a02:	687b      	ldr	r3, [r7, #4]
 8010a04:	681b      	ldr	r3, [r3, #0]
 8010a06:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8010a0a:	683b      	ldr	r3, [r7, #0]
 8010a0c:	69d9      	ldr	r1, [r3, #28]
 8010a0e:	683b      	ldr	r3, [r7, #0]
 8010a10:	6a1b      	ldr	r3, [r3, #32]
 8010a12:	4319      	orrs	r1, r3
 8010a14:	683b      	ldr	r3, [r7, #0]
 8010a16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010a18:	430b      	orrs	r3, r1
 8010a1a:	431a      	orrs	r2, r3
 8010a1c:	687b      	ldr	r3, [r7, #4]
 8010a1e:	601a      	str	r2, [r3, #0]
               FMC_SDCR1_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 8010a20:	687b      	ldr	r3, [r7, #4]
 8010a22:	685a      	ldr	r2, [r3, #4]
 8010a24:	4b0e      	ldr	r3, [pc, #56]	@ (8010a60 <FMC_SDRAM_Init+0xb4>)
 8010a26:	4013      	ands	r3, r2
 8010a28:	683a      	ldr	r2, [r7, #0]
 8010a2a:	6851      	ldr	r1, [r2, #4]
 8010a2c:	683a      	ldr	r2, [r7, #0]
 8010a2e:	6892      	ldr	r2, [r2, #8]
 8010a30:	4311      	orrs	r1, r2
 8010a32:	683a      	ldr	r2, [r7, #0]
 8010a34:	68d2      	ldr	r2, [r2, #12]
 8010a36:	4311      	orrs	r1, r2
 8010a38:	683a      	ldr	r2, [r7, #0]
 8010a3a:	6912      	ldr	r2, [r2, #16]
 8010a3c:	4311      	orrs	r1, r2
 8010a3e:	683a      	ldr	r2, [r7, #0]
 8010a40:	6952      	ldr	r2, [r2, #20]
 8010a42:	4311      	orrs	r1, r2
 8010a44:	683a      	ldr	r2, [r7, #0]
 8010a46:	6992      	ldr	r2, [r2, #24]
 8010a48:	430a      	orrs	r2, r1
 8010a4a:	431a      	orrs	r2, r3
 8010a4c:	687b      	ldr	r3, [r7, #4]
 8010a4e:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 8010a50:	2300      	movs	r3, #0
}
 8010a52:	4618      	mov	r0, r3
 8010a54:	370c      	adds	r7, #12
 8010a56:	46bd      	mov	sp, r7
 8010a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a5c:	4770      	bx	lr
 8010a5e:	bf00      	nop
 8010a60:	ffff8000 	.word	0xffff8000

08010a64 <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        const FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8010a64:	b480      	push	{r7}
 8010a66:	b085      	sub	sp, #20
 8010a68:	af00      	add	r7, sp, #0
 8010a6a:	60f8      	str	r0, [r7, #12]
 8010a6c:	60b9      	str	r1, [r7, #8]
 8010a6e:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 8010a70:	687b      	ldr	r3, [r7, #4]
 8010a72:	2b00      	cmp	r3, #0
 8010a74:	d128      	bne.n	8010ac8 <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8010a76:	68fb      	ldr	r3, [r7, #12]
 8010a78:	689b      	ldr	r3, [r3, #8]
 8010a7a:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 8010a7e:	68bb      	ldr	r3, [r7, #8]
 8010a80:	681b      	ldr	r3, [r3, #0]
 8010a82:	1e59      	subs	r1, r3, #1
 8010a84:	68bb      	ldr	r3, [r7, #8]
 8010a86:	685b      	ldr	r3, [r3, #4]
 8010a88:	3b01      	subs	r3, #1
 8010a8a:	011b      	lsls	r3, r3, #4
 8010a8c:	4319      	orrs	r1, r3
 8010a8e:	68bb      	ldr	r3, [r7, #8]
 8010a90:	689b      	ldr	r3, [r3, #8]
 8010a92:	3b01      	subs	r3, #1
 8010a94:	021b      	lsls	r3, r3, #8
 8010a96:	4319      	orrs	r1, r3
 8010a98:	68bb      	ldr	r3, [r7, #8]
 8010a9a:	68db      	ldr	r3, [r3, #12]
 8010a9c:	3b01      	subs	r3, #1
 8010a9e:	031b      	lsls	r3, r3, #12
 8010aa0:	4319      	orrs	r1, r3
 8010aa2:	68bb      	ldr	r3, [r7, #8]
 8010aa4:	691b      	ldr	r3, [r3, #16]
 8010aa6:	3b01      	subs	r3, #1
 8010aa8:	041b      	lsls	r3, r3, #16
 8010aaa:	4319      	orrs	r1, r3
 8010aac:	68bb      	ldr	r3, [r7, #8]
 8010aae:	695b      	ldr	r3, [r3, #20]
 8010ab0:	3b01      	subs	r3, #1
 8010ab2:	051b      	lsls	r3, r3, #20
 8010ab4:	4319      	orrs	r1, r3
 8010ab6:	68bb      	ldr	r3, [r7, #8]
 8010ab8:	699b      	ldr	r3, [r3, #24]
 8010aba:	3b01      	subs	r3, #1
 8010abc:	061b      	lsls	r3, r3, #24
 8010abe:	430b      	orrs	r3, r1
 8010ac0:	431a      	orrs	r2, r3
 8010ac2:	68fb      	ldr	r3, [r7, #12]
 8010ac4:	609a      	str	r2, [r3, #8]
 8010ac6:	e02d      	b.n	8010b24 <FMC_SDRAM_Timing_Init+0xc0>
                (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8010ac8:	68fb      	ldr	r3, [r7, #12]
 8010aca:	689a      	ldr	r2, [r3, #8]
 8010acc:	4b19      	ldr	r3, [pc, #100]	@ (8010b34 <FMC_SDRAM_Timing_Init+0xd0>)
 8010ace:	4013      	ands	r3, r2
 8010ad0:	68ba      	ldr	r2, [r7, #8]
 8010ad2:	68d2      	ldr	r2, [r2, #12]
 8010ad4:	3a01      	subs	r2, #1
 8010ad6:	0311      	lsls	r1, r2, #12
 8010ad8:	68ba      	ldr	r2, [r7, #8]
 8010ada:	6952      	ldr	r2, [r2, #20]
 8010adc:	3a01      	subs	r2, #1
 8010ade:	0512      	lsls	r2, r2, #20
 8010ae0:	430a      	orrs	r2, r1
 8010ae2:	431a      	orrs	r2, r3
 8010ae4:	68fb      	ldr	r3, [r7, #12]
 8010ae6:	609a      	str	r2, [r3, #8]
               FMC_SDTR1_TRC |
               FMC_SDTR1_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 8010ae8:	68fb      	ldr	r3, [r7, #12]
 8010aea:	68db      	ldr	r3, [r3, #12]
 8010aec:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 8010af0:	68bb      	ldr	r3, [r7, #8]
 8010af2:	681b      	ldr	r3, [r3, #0]
 8010af4:	1e59      	subs	r1, r3, #1
 8010af6:	68bb      	ldr	r3, [r7, #8]
 8010af8:	685b      	ldr	r3, [r3, #4]
 8010afa:	3b01      	subs	r3, #1
 8010afc:	011b      	lsls	r3, r3, #4
 8010afe:	4319      	orrs	r1, r3
 8010b00:	68bb      	ldr	r3, [r7, #8]
 8010b02:	689b      	ldr	r3, [r3, #8]
 8010b04:	3b01      	subs	r3, #1
 8010b06:	021b      	lsls	r3, r3, #8
 8010b08:	4319      	orrs	r1, r3
 8010b0a:	68bb      	ldr	r3, [r7, #8]
 8010b0c:	691b      	ldr	r3, [r3, #16]
 8010b0e:	3b01      	subs	r3, #1
 8010b10:	041b      	lsls	r3, r3, #16
 8010b12:	4319      	orrs	r1, r3
 8010b14:	68bb      	ldr	r3, [r7, #8]
 8010b16:	699b      	ldr	r3, [r3, #24]
 8010b18:	3b01      	subs	r3, #1
 8010b1a:	061b      	lsls	r3, r3, #24
 8010b1c:	430b      	orrs	r3, r1
 8010b1e:	431a      	orrs	r2, r3
 8010b20:	68fb      	ldr	r3, [r7, #12]
 8010b22:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
 8010b24:	2300      	movs	r3, #0
}
 8010b26:	4618      	mov	r0, r3
 8010b28:	3714      	adds	r7, #20
 8010b2a:	46bd      	mov	sp, r7
 8010b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b30:	4770      	bx	lr
 8010b32:	bf00      	nop
 8010b34:	ff0f0fff 	.word	0xff0f0fff

08010b38 <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 8010b38:	b084      	sub	sp, #16
 8010b3a:	b480      	push	{r7}
 8010b3c:	b085      	sub	sp, #20
 8010b3e:	af00      	add	r7, sp, #0
 8010b40:	6078      	str	r0, [r7, #4]
 8010b42:	f107 001c 	add.w	r0, r7, #28
 8010b46:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8010b4a:	2300      	movs	r3, #0
 8010b4c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 8010b4e:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 8010b50:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 8010b52:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 8010b54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockBypass         |\
 8010b56:	431a      	orrs	r2, r3
             Init.BusWide             |\
 8010b58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.ClockPowerSave      |\
 8010b5a:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 8010b5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.BusWide             |\
 8010b5e:	431a      	orrs	r2, r3
             Init.ClockDiv
 8010b60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
             Init.HardwareFlowControl |\
 8010b62:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8010b64:	68fa      	ldr	r2, [r7, #12]
 8010b66:	4313      	orrs	r3, r2
 8010b68:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8010b6a:	687b      	ldr	r3, [r7, #4]
 8010b6c:	685a      	ldr	r2, [r3, #4]
 8010b6e:	4b07      	ldr	r3, [pc, #28]	@ (8010b8c <SDMMC_Init+0x54>)
 8010b70:	4013      	ands	r3, r2
 8010b72:	68fa      	ldr	r2, [r7, #12]
 8010b74:	431a      	orrs	r2, r3
 8010b76:	687b      	ldr	r3, [r7, #4]
 8010b78:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8010b7a:	2300      	movs	r3, #0
}
 8010b7c:	4618      	mov	r0, r3
 8010b7e:	3714      	adds	r7, #20
 8010b80:	46bd      	mov	sp, r7
 8010b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b86:	b004      	add	sp, #16
 8010b88:	4770      	bx	lr
 8010b8a:	bf00      	nop
 8010b8c:	ffff8100 	.word	0xffff8100

08010b90 <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
 8010b90:	b480      	push	{r7}
 8010b92:	b083      	sub	sp, #12
 8010b94:	af00      	add	r7, sp, #0
 8010b96:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDMMCx->FIFO);
 8010b98:	687b      	ldr	r3, [r7, #4]
 8010b9a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 8010b9e:	4618      	mov	r0, r3
 8010ba0:	370c      	adds	r7, #12
 8010ba2:	46bd      	mov	sp, r7
 8010ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ba8:	4770      	bx	lr

08010baa <SDMMC_WriteFIFO>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData)
{ 
 8010baa:	b480      	push	{r7}
 8010bac:	b083      	sub	sp, #12
 8010bae:	af00      	add	r7, sp, #0
 8010bb0:	6078      	str	r0, [r7, #4]
 8010bb2:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDMMCx->FIFO = *pWriteData;
 8010bb4:	683b      	ldr	r3, [r7, #0]
 8010bb6:	681a      	ldr	r2, [r3, #0]
 8010bb8:	687b      	ldr	r3, [r7, #4]
 8010bba:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 8010bbe:	2300      	movs	r3, #0
}
 8010bc0:	4618      	mov	r0, r3
 8010bc2:	370c      	adds	r7, #12
 8010bc4:	46bd      	mov	sp, r7
 8010bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010bca:	4770      	bx	lr

08010bcc <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{  
 8010bcc:	b480      	push	{r7}
 8010bce:	b083      	sub	sp, #12
 8010bd0:	af00      	add	r7, sp, #0
 8010bd2:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDMMCx->POWER = SDMMC_POWER_PWRCTRL;
 8010bd4:	687b      	ldr	r3, [r7, #4]
 8010bd6:	2203      	movs	r2, #3
 8010bd8:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8010bda:	2300      	movs	r3, #0
}
 8010bdc:	4618      	mov	r0, r3
 8010bde:	370c      	adds	r7, #12
 8010be0:	46bd      	mov	sp, r7
 8010be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010be6:	4770      	bx	lr

08010be8 <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)  
{
 8010be8:	b480      	push	{r7}
 8010bea:	b083      	sub	sp, #12
 8010bec:	af00      	add	r7, sp, #0
 8010bee:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 8010bf0:	687b      	ldr	r3, [r7, #4]
 8010bf2:	681b      	ldr	r3, [r3, #0]
 8010bf4:	f003 0303 	and.w	r3, r3, #3
}
 8010bf8:	4618      	mov	r0, r3
 8010bfa:	370c      	adds	r7, #12
 8010bfc:	46bd      	mov	sp, r7
 8010bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c02:	4770      	bx	lr

08010c04 <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 8010c04:	b480      	push	{r7}
 8010c06:	b085      	sub	sp, #20
 8010c08:	af00      	add	r7, sp, #0
 8010c0a:	6078      	str	r0, [r7, #4]
 8010c0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8010c0e:	2300      	movs	r3, #0
 8010c10:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 8010c12:	683b      	ldr	r3, [r7, #0]
 8010c14:	681a      	ldr	r2, [r3, #0]
 8010c16:	687b      	ldr	r3, [r7, #4]
 8010c18:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8010c1a:	683b      	ldr	r3, [r7, #0]
 8010c1c:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 8010c1e:	683b      	ldr	r3, [r7, #0]
 8010c20:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8010c22:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 8010c24:	683b      	ldr	r3, [r7, #0]
 8010c26:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8010c28:	431a      	orrs	r2, r3
                       Command->CPSM);
 8010c2a:	683b      	ldr	r3, [r7, #0]
 8010c2c:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 8010c2e:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8010c30:	68fa      	ldr	r2, [r7, #12]
 8010c32:	4313      	orrs	r3, r2
 8010c34:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8010c36:	687b      	ldr	r3, [r7, #4]
 8010c38:	68da      	ldr	r2, [r3, #12]
 8010c3a:	4b06      	ldr	r3, [pc, #24]	@ (8010c54 <SDMMC_SendCommand+0x50>)
 8010c3c:	4013      	ands	r3, r2
 8010c3e:	68fa      	ldr	r2, [r7, #12]
 8010c40:	431a      	orrs	r2, r3
 8010c42:	687b      	ldr	r3, [r7, #4]
 8010c44:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 8010c46:	2300      	movs	r3, #0
}
 8010c48:	4618      	mov	r0, r3
 8010c4a:	3714      	adds	r7, #20
 8010c4c:	46bd      	mov	sp, r7
 8010c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c52:	4770      	bx	lr
 8010c54:	fffff000 	.word	0xfffff000

08010c58 <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 8010c58:	b480      	push	{r7}
 8010c5a:	b083      	sub	sp, #12
 8010c5c:	af00      	add	r7, sp, #0
 8010c5e:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 8010c60:	687b      	ldr	r3, [r7, #4]
 8010c62:	691b      	ldr	r3, [r3, #16]
 8010c64:	b2db      	uxtb	r3, r3
}
 8010c66:	4618      	mov	r0, r3
 8010c68:	370c      	adds	r7, #12
 8010c6a:	46bd      	mov	sp, r7
 8010c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c70:	4770      	bx	lr

08010c72 <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 8010c72:	b480      	push	{r7}
 8010c74:	b085      	sub	sp, #20
 8010c76:	af00      	add	r7, sp, #0
 8010c78:	6078      	str	r0, [r7, #4]
 8010c7a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 8010c7c:	687b      	ldr	r3, [r7, #4]
 8010c7e:	3314      	adds	r3, #20
 8010c80:	461a      	mov	r2, r3
 8010c82:	683b      	ldr	r3, [r7, #0]
 8010c84:	4413      	add	r3, r2
 8010c86:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 8010c88:	68fb      	ldr	r3, [r7, #12]
 8010c8a:	681b      	ldr	r3, [r3, #0]
}  
 8010c8c:	4618      	mov	r0, r3
 8010c8e:	3714      	adds	r7, #20
 8010c90:	46bd      	mov	sp, r7
 8010c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c96:	4770      	bx	lr

08010c98 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef* Data)
{
 8010c98:	b480      	push	{r7}
 8010c9a:	b085      	sub	sp, #20
 8010c9c:	af00      	add	r7, sp, #0
 8010c9e:	6078      	str	r0, [r7, #4]
 8010ca0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8010ca2:	2300      	movs	r3, #0
 8010ca4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 8010ca6:	683b      	ldr	r3, [r7, #0]
 8010ca8:	681a      	ldr	r2, [r3, #0]
 8010caa:	687b      	ldr	r3, [r7, #4]
 8010cac:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 8010cae:	683b      	ldr	r3, [r7, #0]
 8010cb0:	685a      	ldr	r2, [r3, #4]
 8010cb2:	687b      	ldr	r3, [r7, #4]
 8010cb4:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8010cb6:	683b      	ldr	r3, [r7, #0]
 8010cb8:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 8010cba:	683b      	ldr	r3, [r7, #0]
 8010cbc:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8010cbe:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 8010cc0:	683b      	ldr	r3, [r7, #0]
 8010cc2:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 8010cc4:	431a      	orrs	r2, r3
                       Data->DPSM);
 8010cc6:	683b      	ldr	r3, [r7, #0]
 8010cc8:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 8010cca:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8010ccc:	68fa      	ldr	r2, [r7, #12]
 8010cce:	4313      	orrs	r3, r2
 8010cd0:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8010cd2:	687b      	ldr	r3, [r7, #4]
 8010cd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010cd6:	f023 02f7 	bic.w	r2, r3, #247	@ 0xf7
 8010cda:	68fb      	ldr	r3, [r7, #12]
 8010cdc:	431a      	orrs	r2, r3
 8010cde:	687b      	ldr	r3, [r7, #4]
 8010ce0:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8010ce2:	2300      	movs	r3, #0

}
 8010ce4:	4618      	mov	r0, r3
 8010ce6:	3714      	adds	r7, #20
 8010ce8:	46bd      	mov	sp, r7
 8010cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010cee:	4770      	bx	lr

08010cf0 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 8010cf0:	b580      	push	{r7, lr}
 8010cf2:	b088      	sub	sp, #32
 8010cf4:	af00      	add	r7, sp, #0
 8010cf6:	6078      	str	r0, [r7, #4]
 8010cf8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8010cfa:	683b      	ldr	r3, [r7, #0]
 8010cfc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8010cfe:	2310      	movs	r3, #16
 8010d00:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010d02:	2340      	movs	r3, #64	@ 0x40
 8010d04:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010d06:	2300      	movs	r3, #0
 8010d08:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010d0a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010d0e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010d10:	f107 0308 	add.w	r3, r7, #8
 8010d14:	4619      	mov	r1, r3
 8010d16:	6878      	ldr	r0, [r7, #4]
 8010d18:	f7ff ff74 	bl	8010c04 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 8010d1c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010d20:	2110      	movs	r1, #16
 8010d22:	6878      	ldr	r0, [r7, #4]
 8010d24:	f000 fa1a 	bl	801115c <SDMMC_GetCmdResp1>
 8010d28:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010d2a:	69fb      	ldr	r3, [r7, #28]
}
 8010d2c:	4618      	mov	r0, r3
 8010d2e:	3720      	adds	r7, #32
 8010d30:	46bd      	mov	sp, r7
 8010d32:	bd80      	pop	{r7, pc}

08010d34 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 8010d34:	b580      	push	{r7, lr}
 8010d36:	b088      	sub	sp, #32
 8010d38:	af00      	add	r7, sp, #0
 8010d3a:	6078      	str	r0, [r7, #4]
 8010d3c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8010d3e:	683b      	ldr	r3, [r7, #0]
 8010d40:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8010d42:	2311      	movs	r3, #17
 8010d44:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010d46:	2340      	movs	r3, #64	@ 0x40
 8010d48:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010d4a:	2300      	movs	r3, #0
 8010d4c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010d4e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010d52:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010d54:	f107 0308 	add.w	r3, r7, #8
 8010d58:	4619      	mov	r1, r3
 8010d5a:	6878      	ldr	r0, [r7, #4]
 8010d5c:	f7ff ff52 	bl	8010c04 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8010d60:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010d64:	2111      	movs	r1, #17
 8010d66:	6878      	ldr	r0, [r7, #4]
 8010d68:	f000 f9f8 	bl	801115c <SDMMC_GetCmdResp1>
 8010d6c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010d6e:	69fb      	ldr	r3, [r7, #28]
}
 8010d70:	4618      	mov	r0, r3
 8010d72:	3720      	adds	r7, #32
 8010d74:	46bd      	mov	sp, r7
 8010d76:	bd80      	pop	{r7, pc}

08010d78 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 8010d78:	b580      	push	{r7, lr}
 8010d7a:	b088      	sub	sp, #32
 8010d7c:	af00      	add	r7, sp, #0
 8010d7e:	6078      	str	r0, [r7, #4]
 8010d80:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8010d82:	683b      	ldr	r3, [r7, #0]
 8010d84:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8010d86:	2312      	movs	r3, #18
 8010d88:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010d8a:	2340      	movs	r3, #64	@ 0x40
 8010d8c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010d8e:	2300      	movs	r3, #0
 8010d90:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010d92:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010d96:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010d98:	f107 0308 	add.w	r3, r7, #8
 8010d9c:	4619      	mov	r1, r3
 8010d9e:	6878      	ldr	r0, [r7, #4]
 8010da0:	f7ff ff30 	bl	8010c04 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8010da4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010da8:	2112      	movs	r1, #18
 8010daa:	6878      	ldr	r0, [r7, #4]
 8010dac:	f000 f9d6 	bl	801115c <SDMMC_GetCmdResp1>
 8010db0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010db2:	69fb      	ldr	r3, [r7, #28]
}
 8010db4:	4618      	mov	r0, r3
 8010db6:	3720      	adds	r7, #32
 8010db8:	46bd      	mov	sp, r7
 8010dba:	bd80      	pop	{r7, pc}

08010dbc <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 8010dbc:	b580      	push	{r7, lr}
 8010dbe:	b088      	sub	sp, #32
 8010dc0:	af00      	add	r7, sp, #0
 8010dc2:	6078      	str	r0, [r7, #4]
 8010dc4:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8010dc6:	683b      	ldr	r3, [r7, #0]
 8010dc8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8010dca:	2318      	movs	r3, #24
 8010dcc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010dce:	2340      	movs	r3, #64	@ 0x40
 8010dd0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010dd2:	2300      	movs	r3, #0
 8010dd4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010dd6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010dda:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010ddc:	f107 0308 	add.w	r3, r7, #8
 8010de0:	4619      	mov	r1, r3
 8010de2:	6878      	ldr	r0, [r7, #4]
 8010de4:	f7ff ff0e 	bl	8010c04 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8010de8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010dec:	2118      	movs	r1, #24
 8010dee:	6878      	ldr	r0, [r7, #4]
 8010df0:	f000 f9b4 	bl	801115c <SDMMC_GetCmdResp1>
 8010df4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010df6:	69fb      	ldr	r3, [r7, #28]
}
 8010df8:	4618      	mov	r0, r3
 8010dfa:	3720      	adds	r7, #32
 8010dfc:	46bd      	mov	sp, r7
 8010dfe:	bd80      	pop	{r7, pc}

08010e00 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 8010e00:	b580      	push	{r7, lr}
 8010e02:	b088      	sub	sp, #32
 8010e04:	af00      	add	r7, sp, #0
 8010e06:	6078      	str	r0, [r7, #4]
 8010e08:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8010e0a:	683b      	ldr	r3, [r7, #0]
 8010e0c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8010e0e:	2319      	movs	r3, #25
 8010e10:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010e12:	2340      	movs	r3, #64	@ 0x40
 8010e14:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010e16:	2300      	movs	r3, #0
 8010e18:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010e1a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010e1e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010e20:	f107 0308 	add.w	r3, r7, #8
 8010e24:	4619      	mov	r1, r3
 8010e26:	6878      	ldr	r0, [r7, #4]
 8010e28:	f7ff feec 	bl	8010c04 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8010e2c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010e30:	2119      	movs	r1, #25
 8010e32:	6878      	ldr	r0, [r7, #4]
 8010e34:	f000 f992 	bl	801115c <SDMMC_GetCmdResp1>
 8010e38:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010e3a:	69fb      	ldr	r3, [r7, #28]
}
 8010e3c:	4618      	mov	r0, r3
 8010e3e:	3720      	adds	r7, #32
 8010e40:	46bd      	mov	sp, r7
 8010e42:	bd80      	pop	{r7, pc}

08010e44 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 8010e44:	b580      	push	{r7, lr}
 8010e46:	b088      	sub	sp, #32
 8010e48:	af00      	add	r7, sp, #0
 8010e4a:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8010e4c:	2300      	movs	r3, #0
 8010e4e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8010e50:	230c      	movs	r3, #12
 8010e52:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010e54:	2340      	movs	r3, #64	@ 0x40
 8010e56:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010e58:	2300      	movs	r3, #0
 8010e5a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010e5c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010e60:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010e62:	f107 0308 	add.w	r3, r7, #8
 8010e66:	4619      	mov	r1, r3
 8010e68:	6878      	ldr	r0, [r7, #4]
 8010e6a:	f7ff fecb 	bl	8010c04 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 8010e6e:	4a05      	ldr	r2, [pc, #20]	@ (8010e84 <SDMMC_CmdStopTransfer+0x40>)
 8010e70:	210c      	movs	r1, #12
 8010e72:	6878      	ldr	r0, [r7, #4]
 8010e74:	f000 f972 	bl	801115c <SDMMC_GetCmdResp1>
 8010e78:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010e7a:	69fb      	ldr	r3, [r7, #28]
}
 8010e7c:	4618      	mov	r0, r3
 8010e7e:	3720      	adds	r7, #32
 8010e80:	46bd      	mov	sp, r7
 8010e82:	bd80      	pop	{r7, pc}
 8010e84:	05f5e100 	.word	0x05f5e100

08010e88 <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint64_t Addr)
{
 8010e88:	b580      	push	{r7, lr}
 8010e8a:	b08a      	sub	sp, #40	@ 0x28
 8010e8c:	af00      	add	r7, sp, #0
 8010e8e:	60f8      	str	r0, [r7, #12]
 8010e90:	e9c7 2300 	strd	r2, r3, [r7]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8010e94:	683b      	ldr	r3, [r7, #0]
 8010e96:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8010e98:	2307      	movs	r3, #7
 8010e9a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010e9c:	2340      	movs	r3, #64	@ 0x40
 8010e9e:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010ea0:	2300      	movs	r3, #0
 8010ea2:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010ea4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010ea8:	623b      	str	r3, [r7, #32]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010eaa:	f107 0310 	add.w	r3, r7, #16
 8010eae:	4619      	mov	r1, r3
 8010eb0:	68f8      	ldr	r0, [r7, #12]
 8010eb2:	f7ff fea7 	bl	8010c04 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 8010eb6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010eba:	2107      	movs	r1, #7
 8010ebc:	68f8      	ldr	r0, [r7, #12]
 8010ebe:	f000 f94d 	bl	801115c <SDMMC_GetCmdResp1>
 8010ec2:	6278      	str	r0, [r7, #36]	@ 0x24

  return errorstate;
 8010ec4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8010ec6:	4618      	mov	r0, r3
 8010ec8:	3728      	adds	r7, #40	@ 0x28
 8010eca:	46bd      	mov	sp, r7
 8010ecc:	bd80      	pop	{r7, pc}

08010ece <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 8010ece:	b580      	push	{r7, lr}
 8010ed0:	b088      	sub	sp, #32
 8010ed2:	af00      	add	r7, sp, #0
 8010ed4:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 8010ed6:	2300      	movs	r3, #0
 8010ed8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8010eda:	2300      	movs	r3, #0
 8010edc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 8010ede:	2300      	movs	r3, #0
 8010ee0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010ee2:	2300      	movs	r3, #0
 8010ee4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010ee6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010eea:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010eec:	f107 0308 	add.w	r3, r7, #8
 8010ef0:	4619      	mov	r1, r3
 8010ef2:	6878      	ldr	r0, [r7, #4]
 8010ef4:	f7ff fe86 	bl	8010c04 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 8010ef8:	6878      	ldr	r0, [r7, #4]
 8010efa:	f000 fb67 	bl	80115cc <SDMMC_GetCmdError>
 8010efe:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010f00:	69fb      	ldr	r3, [r7, #28]
}
 8010f02:	4618      	mov	r0, r3
 8010f04:	3720      	adds	r7, #32
 8010f06:	46bd      	mov	sp, r7
 8010f08:	bd80      	pop	{r7, pc}

08010f0a <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 8010f0a:	b580      	push	{r7, lr}
 8010f0c:	b088      	sub	sp, #32
 8010f0e:	af00      	add	r7, sp, #0
 8010f10:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8010f12:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 8010f16:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8010f18:	2308      	movs	r3, #8
 8010f1a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010f1c:	2340      	movs	r3, #64	@ 0x40
 8010f1e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010f20:	2300      	movs	r3, #0
 8010f22:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010f24:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010f28:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010f2a:	f107 0308 	add.w	r3, r7, #8
 8010f2e:	4619      	mov	r1, r3
 8010f30:	6878      	ldr	r0, [r7, #4]
 8010f32:	f7ff fe67 	bl	8010c04 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 8010f36:	6878      	ldr	r0, [r7, #4]
 8010f38:	f000 fafa 	bl	8011530 <SDMMC_GetCmdResp7>
 8010f3c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010f3e:	69fb      	ldr	r3, [r7, #28]
}
 8010f40:	4618      	mov	r0, r3
 8010f42:	3720      	adds	r7, #32
 8010f44:	46bd      	mov	sp, r7
 8010f46:	bd80      	pop	{r7, pc}

08010f48 <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8010f48:	b580      	push	{r7, lr}
 8010f4a:	b088      	sub	sp, #32
 8010f4c:	af00      	add	r7, sp, #0
 8010f4e:	6078      	str	r0, [r7, #4]
 8010f50:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8010f52:	683b      	ldr	r3, [r7, #0]
 8010f54:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8010f56:	2337      	movs	r3, #55	@ 0x37
 8010f58:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010f5a:	2340      	movs	r3, #64	@ 0x40
 8010f5c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010f5e:	2300      	movs	r3, #0
 8010f60:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010f62:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010f66:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010f68:	f107 0308 	add.w	r3, r7, #8
 8010f6c:	4619      	mov	r1, r3
 8010f6e:	6878      	ldr	r0, [r7, #4]
 8010f70:	f7ff fe48 	bl	8010c04 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 8010f74:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010f78:	2137      	movs	r1, #55	@ 0x37
 8010f7a:	6878      	ldr	r0, [r7, #4]
 8010f7c:	f000 f8ee 	bl	801115c <SDMMC_GetCmdResp1>
 8010f80:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010f82:	69fb      	ldr	r3, [r7, #28]
}
 8010f84:	4618      	mov	r0, r3
 8010f86:	3720      	adds	r7, #32
 8010f88:	46bd      	mov	sp, r7
 8010f8a:	bd80      	pop	{r7, pc}

08010f8c <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8010f8c:	b580      	push	{r7, lr}
 8010f8e:	b088      	sub	sp, #32
 8010f90:	af00      	add	r7, sp, #0
 8010f92:	6078      	str	r0, [r7, #4]
 8010f94:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8010f96:	683a      	ldr	r2, [r7, #0]
 8010f98:	4b0d      	ldr	r3, [pc, #52]	@ (8010fd0 <SDMMC_CmdAppOperCommand+0x44>)
 8010f9a:	4313      	orrs	r3, r2
 8010f9c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8010f9e:	2329      	movs	r3, #41	@ 0x29
 8010fa0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010fa2:	2340      	movs	r3, #64	@ 0x40
 8010fa4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010fa6:	2300      	movs	r3, #0
 8010fa8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010faa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010fae:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010fb0:	f107 0308 	add.w	r3, r7, #8
 8010fb4:	4619      	mov	r1, r3
 8010fb6:	6878      	ldr	r0, [r7, #4]
 8010fb8:	f7ff fe24 	bl	8010c04 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 8010fbc:	6878      	ldr	r0, [r7, #4]
 8010fbe:	f000 fa03 	bl	80113c8 <SDMMC_GetCmdResp3>
 8010fc2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010fc4:	69fb      	ldr	r3, [r7, #28]
}
 8010fc6:	4618      	mov	r0, r3
 8010fc8:	3720      	adds	r7, #32
 8010fca:	46bd      	mov	sp, r7
 8010fcc:	bd80      	pop	{r7, pc}
 8010fce:	bf00      	nop
 8010fd0:	80100000 	.word	0x80100000

08010fd4 <SDMMC_CmdBusWidth>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 8010fd4:	b580      	push	{r7, lr}
 8010fd6:	b088      	sub	sp, #32
 8010fd8:	af00      	add	r7, sp, #0
 8010fda:	6078      	str	r0, [r7, #4]
 8010fdc:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8010fde:	683b      	ldr	r3, [r7, #0]
 8010fe0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8010fe2:	2306      	movs	r3, #6
 8010fe4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010fe6:	2340      	movs	r3, #64	@ 0x40
 8010fe8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010fea:	2300      	movs	r3, #0
 8010fec:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010fee:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010ff2:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010ff4:	f107 0308 	add.w	r3, r7, #8
 8010ff8:	4619      	mov	r1, r3
 8010ffa:	6878      	ldr	r0, [r7, #4]
 8010ffc:	f7ff fe02 	bl	8010c04 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 8011000:	f241 3288 	movw	r2, #5000	@ 0x1388
 8011004:	2106      	movs	r1, #6
 8011006:	6878      	ldr	r0, [r7, #4]
 8011008:	f000 f8a8 	bl	801115c <SDMMC_GetCmdResp1>
 801100c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801100e:	69fb      	ldr	r3, [r7, #28]
}
 8011010:	4618      	mov	r0, r3
 8011012:	3720      	adds	r7, #32
 8011014:	46bd      	mov	sp, r7
 8011016:	bd80      	pop	{r7, pc}

08011018 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 8011018:	b580      	push	{r7, lr}
 801101a:	b088      	sub	sp, #32
 801101c:	af00      	add	r7, sp, #0
 801101e:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 8011020:	2300      	movs	r3, #0
 8011022:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8011024:	2333      	movs	r3, #51	@ 0x33
 8011026:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8011028:	2340      	movs	r3, #64	@ 0x40
 801102a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 801102c:	2300      	movs	r3, #0
 801102e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8011030:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011034:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011036:	f107 0308 	add.w	r3, r7, #8
 801103a:	4619      	mov	r1, r3
 801103c:	6878      	ldr	r0, [r7, #4]
 801103e:	f7ff fde1 	bl	8010c04 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 8011042:	f241 3288 	movw	r2, #5000	@ 0x1388
 8011046:	2133      	movs	r1, #51	@ 0x33
 8011048:	6878      	ldr	r0, [r7, #4]
 801104a:	f000 f887 	bl	801115c <SDMMC_GetCmdResp1>
 801104e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011050:	69fb      	ldr	r3, [r7, #28]
}
 8011052:	4618      	mov	r0, r3
 8011054:	3720      	adds	r7, #32
 8011056:	46bd      	mov	sp, r7
 8011058:	bd80      	pop	{r7, pc}

0801105a <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 801105a:	b580      	push	{r7, lr}
 801105c:	b088      	sub	sp, #32
 801105e:	af00      	add	r7, sp, #0
 8011060:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8011062:	2300      	movs	r3, #0
 8011064:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8011066:	2302      	movs	r3, #2
 8011068:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 801106a:	23c0      	movs	r3, #192	@ 0xc0
 801106c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 801106e:	2300      	movs	r3, #0
 8011070:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8011072:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011076:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011078:	f107 0308 	add.w	r3, r7, #8
 801107c:	4619      	mov	r1, r3
 801107e:	6878      	ldr	r0, [r7, #4]
 8011080:	f7ff fdc0 	bl	8010c04 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8011084:	6878      	ldr	r0, [r7, #4]
 8011086:	f000 f957 	bl	8011338 <SDMMC_GetCmdResp2>
 801108a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801108c:	69fb      	ldr	r3, [r7, #28]
}
 801108e:	4618      	mov	r0, r3
 8011090:	3720      	adds	r7, #32
 8011092:	46bd      	mov	sp, r7
 8011094:	bd80      	pop	{r7, pc}

08011096 <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8011096:	b580      	push	{r7, lr}
 8011098:	b088      	sub	sp, #32
 801109a:	af00      	add	r7, sp, #0
 801109c:	6078      	str	r0, [r7, #4]
 801109e:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 80110a0:	683b      	ldr	r3, [r7, #0]
 80110a2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 80110a4:	2309      	movs	r3, #9
 80110a6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 80110a8:	23c0      	movs	r3, #192	@ 0xc0
 80110aa:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80110ac:	2300      	movs	r3, #0
 80110ae:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80110b0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80110b4:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80110b6:	f107 0308 	add.w	r3, r7, #8
 80110ba:	4619      	mov	r1, r3
 80110bc:	6878      	ldr	r0, [r7, #4]
 80110be:	f7ff fda1 	bl	8010c04 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 80110c2:	6878      	ldr	r0, [r7, #4]
 80110c4:	f000 f938 	bl	8011338 <SDMMC_GetCmdResp2>
 80110c8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80110ca:	69fb      	ldr	r3, [r7, #28]
}
 80110cc:	4618      	mov	r0, r3
 80110ce:	3720      	adds	r7, #32
 80110d0:	46bd      	mov	sp, r7
 80110d2:	bd80      	pop	{r7, pc}

080110d4 <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 80110d4:	b580      	push	{r7, lr}
 80110d6:	b088      	sub	sp, #32
 80110d8:	af00      	add	r7, sp, #0
 80110da:	6078      	str	r0, [r7, #4]
 80110dc:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 80110de:	2300      	movs	r3, #0
 80110e0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 80110e2:	2303      	movs	r3, #3
 80110e4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80110e6:	2340      	movs	r3, #64	@ 0x40
 80110e8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80110ea:	2300      	movs	r3, #0
 80110ec:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80110ee:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80110f2:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80110f4:	f107 0308 	add.w	r3, r7, #8
 80110f8:	4619      	mov	r1, r3
 80110fa:	6878      	ldr	r0, [r7, #4]
 80110fc:	f7ff fd82 	bl	8010c04 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8011100:	683a      	ldr	r2, [r7, #0]
 8011102:	2103      	movs	r1, #3
 8011104:	6878      	ldr	r0, [r7, #4]
 8011106:	f000 f99d 	bl	8011444 <SDMMC_GetCmdResp6>
 801110a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801110c:	69fb      	ldr	r3, [r7, #28]
}
 801110e:	4618      	mov	r0, r3
 8011110:	3720      	adds	r7, #32
 8011112:	46bd      	mov	sp, r7
 8011114:	bd80      	pop	{r7, pc}

08011116 <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8011116:	b580      	push	{r7, lr}
 8011118:	b088      	sub	sp, #32
 801111a:	af00      	add	r7, sp, #0
 801111c:	6078      	str	r0, [r7, #4]
 801111e:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 8011120:	683b      	ldr	r3, [r7, #0]
 8011122:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8011124:	230d      	movs	r3, #13
 8011126:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8011128:	2340      	movs	r3, #64	@ 0x40
 801112a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 801112c:	2300      	movs	r3, #0
 801112e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8011130:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011134:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011136:	f107 0308 	add.w	r3, r7, #8
 801113a:	4619      	mov	r1, r3
 801113c:	6878      	ldr	r0, [r7, #4]
 801113e:	f7ff fd61 	bl	8010c04 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 8011142:	f241 3288 	movw	r2, #5000	@ 0x1388
 8011146:	210d      	movs	r1, #13
 8011148:	6878      	ldr	r0, [r7, #4]
 801114a:	f000 f807 	bl	801115c <SDMMC_GetCmdResp1>
 801114e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011150:	69fb      	ldr	r3, [r7, #28]
}
 8011152:	4618      	mov	r0, r3
 8011154:	3720      	adds	r7, #32
 8011156:	46bd      	mov	sp, r7
 8011158:	bd80      	pop	{r7, pc}
	...

0801115c <SDMMC_GetCmdResp1>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 801115c:	b580      	push	{r7, lr}
 801115e:	b088      	sub	sp, #32
 8011160:	af00      	add	r7, sp, #0
 8011162:	60f8      	str	r0, [r7, #12]
 8011164:	460b      	mov	r3, r1
 8011166:	607a      	str	r2, [r7, #4]
 8011168:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 801116a:	4b70      	ldr	r3, [pc, #448]	@ (801132c <SDMMC_GetCmdResp1+0x1d0>)
 801116c:	681b      	ldr	r3, [r3, #0]
 801116e:	4a70      	ldr	r2, [pc, #448]	@ (8011330 <SDMMC_GetCmdResp1+0x1d4>)
 8011170:	fba2 2303 	umull	r2, r3, r2, r3
 8011174:	0a5a      	lsrs	r2, r3, #9
 8011176:	687b      	ldr	r3, [r7, #4]
 8011178:	fb02 f303 	mul.w	r3, r2, r3
 801117c:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 801117e:	69fb      	ldr	r3, [r7, #28]
 8011180:	1e5a      	subs	r2, r3, #1
 8011182:	61fa      	str	r2, [r7, #28]
 8011184:	2b00      	cmp	r3, #0
 8011186:	d102      	bne.n	801118e <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 8011188:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 801118c:	e0c9      	b.n	8011322 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 801118e:	68fb      	ldr	r3, [r7, #12]
 8011190:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011192:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8011194:	69bb      	ldr	r3, [r7, #24]
 8011196:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 801119a:	2b00      	cmp	r3, #0
 801119c:	d0ef      	beq.n	801117e <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 801119e:	69bb      	ldr	r3, [r7, #24]
 80111a0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80111a4:	2b00      	cmp	r3, #0
 80111a6:	d1ea      	bne.n	801117e <SDMMC_GetCmdResp1+0x22>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80111a8:	68fb      	ldr	r3, [r7, #12]
 80111aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80111ac:	f003 0304 	and.w	r3, r3, #4
 80111b0:	2b00      	cmp	r3, #0
 80111b2:	d004      	beq.n	80111be <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80111b4:	68fb      	ldr	r3, [r7, #12]
 80111b6:	2204      	movs	r2, #4
 80111b8:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80111ba:	2304      	movs	r3, #4
 80111bc:	e0b1      	b.n	8011322 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 80111be:	68fb      	ldr	r3, [r7, #12]
 80111c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80111c2:	f003 0301 	and.w	r3, r3, #1
 80111c6:	2b00      	cmp	r3, #0
 80111c8:	d004      	beq.n	80111d4 <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 80111ca:	68fb      	ldr	r3, [r7, #12]
 80111cc:	2201      	movs	r2, #1
 80111ce:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80111d0:	2301      	movs	r3, #1
 80111d2:	e0a6      	b.n	8011322 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80111d4:	68fb      	ldr	r3, [r7, #12]
 80111d6:	22c5      	movs	r2, #197	@ 0xc5
 80111d8:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 80111da:	68f8      	ldr	r0, [r7, #12]
 80111dc:	f7ff fd3c 	bl	8010c58 <SDMMC_GetCommandResponse>
 80111e0:	4603      	mov	r3, r0
 80111e2:	461a      	mov	r2, r3
 80111e4:	7afb      	ldrb	r3, [r7, #11]
 80111e6:	4293      	cmp	r3, r2
 80111e8:	d001      	beq.n	80111ee <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80111ea:	2301      	movs	r3, #1
 80111ec:	e099      	b.n	8011322 <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 80111ee:	2100      	movs	r1, #0
 80111f0:	68f8      	ldr	r0, [r7, #12]
 80111f2:	f7ff fd3e 	bl	8010c72 <SDMMC_GetResponse>
 80111f6:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 80111f8:	697a      	ldr	r2, [r7, #20]
 80111fa:	4b4e      	ldr	r3, [pc, #312]	@ (8011334 <SDMMC_GetCmdResp1+0x1d8>)
 80111fc:	4013      	ands	r3, r2
 80111fe:	2b00      	cmp	r3, #0
 8011200:	d101      	bne.n	8011206 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 8011202:	2300      	movs	r3, #0
 8011204:	e08d      	b.n	8011322 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8011206:	697b      	ldr	r3, [r7, #20]
 8011208:	2b00      	cmp	r3, #0
 801120a:	da02      	bge.n	8011212 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 801120c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8011210:	e087      	b.n	8011322 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8011212:	697b      	ldr	r3, [r7, #20]
 8011214:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8011218:	2b00      	cmp	r3, #0
 801121a:	d001      	beq.n	8011220 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 801121c:	2340      	movs	r3, #64	@ 0x40
 801121e:	e080      	b.n	8011322 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8011220:	697b      	ldr	r3, [r7, #20]
 8011222:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8011226:	2b00      	cmp	r3, #0
 8011228:	d001      	beq.n	801122e <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 801122a:	2380      	movs	r3, #128	@ 0x80
 801122c:	e079      	b.n	8011322 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 801122e:	697b      	ldr	r3, [r7, #20]
 8011230:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8011234:	2b00      	cmp	r3, #0
 8011236:	d002      	beq.n	801123e <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8011238:	f44f 7380 	mov.w	r3, #256	@ 0x100
 801123c:	e071      	b.n	8011322 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 801123e:	697b      	ldr	r3, [r7, #20]
 8011240:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8011244:	2b00      	cmp	r3, #0
 8011246:	d002      	beq.n	801124e <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8011248:	f44f 7300 	mov.w	r3, #512	@ 0x200
 801124c:	e069      	b.n	8011322 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 801124e:	697b      	ldr	r3, [r7, #20]
 8011250:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8011254:	2b00      	cmp	r3, #0
 8011256:	d002      	beq.n	801125e <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8011258:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801125c:	e061      	b.n	8011322 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 801125e:	697b      	ldr	r3, [r7, #20]
 8011260:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8011264:	2b00      	cmp	r3, #0
 8011266:	d002      	beq.n	801126e <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8011268:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 801126c:	e059      	b.n	8011322 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 801126e:	697b      	ldr	r3, [r7, #20]
 8011270:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8011274:	2b00      	cmp	r3, #0
 8011276:	d002      	beq.n	801127e <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8011278:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 801127c:	e051      	b.n	8011322 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 801127e:	697b      	ldr	r3, [r7, #20]
 8011280:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8011284:	2b00      	cmp	r3, #0
 8011286:	d002      	beq.n	801128e <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8011288:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 801128c:	e049      	b.n	8011322 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 801128e:	697b      	ldr	r3, [r7, #20]
 8011290:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8011294:	2b00      	cmp	r3, #0
 8011296:	d002      	beq.n	801129e <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8011298:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 801129c:	e041      	b.n	8011322 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 801129e:	697b      	ldr	r3, [r7, #20]
 80112a0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80112a4:	2b00      	cmp	r3, #0
 80112a6:	d002      	beq.n	80112ae <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 80112a8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80112ac:	e039      	b.n	8011322 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 80112ae:	697b      	ldr	r3, [r7, #20]
 80112b0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80112b4:	2b00      	cmp	r3, #0
 80112b6:	d002      	beq.n	80112be <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 80112b8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80112bc:	e031      	b.n	8011322 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 80112be:	697b      	ldr	r3, [r7, #20]
 80112c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80112c4:	2b00      	cmp	r3, #0
 80112c6:	d002      	beq.n	80112ce <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 80112c8:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80112cc:	e029      	b.n	8011322 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 80112ce:	697b      	ldr	r3, [r7, #20]
 80112d0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80112d4:	2b00      	cmp	r3, #0
 80112d6:	d002      	beq.n	80112de <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 80112d8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80112dc:	e021      	b.n	8011322 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 80112de:	697b      	ldr	r3, [r7, #20]
 80112e0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80112e4:	2b00      	cmp	r3, #0
 80112e6:	d002      	beq.n	80112ee <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 80112e8:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80112ec:	e019      	b.n	8011322 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 80112ee:	697b      	ldr	r3, [r7, #20]
 80112f0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80112f4:	2b00      	cmp	r3, #0
 80112f6:	d002      	beq.n	80112fe <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 80112f8:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80112fc:	e011      	b.n	8011322 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 80112fe:	697b      	ldr	r3, [r7, #20]
 8011300:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8011304:	2b00      	cmp	r3, #0
 8011306:	d002      	beq.n	801130e <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8011308:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 801130c:	e009      	b.n	8011322 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 801130e:	697b      	ldr	r3, [r7, #20]
 8011310:	f003 0308 	and.w	r3, r3, #8
 8011314:	2b00      	cmp	r3, #0
 8011316:	d002      	beq.n	801131e <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8011318:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 801131c:	e001      	b.n	8011322 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 801131e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 8011322:	4618      	mov	r0, r3
 8011324:	3720      	adds	r7, #32
 8011326:	46bd      	mov	sp, r7
 8011328:	bd80      	pop	{r7, pc}
 801132a:	bf00      	nop
 801132c:	2000001c 	.word	0x2000001c
 8011330:	10624dd3 	.word	0x10624dd3
 8011334:	fdffe008 	.word	0xfdffe008

08011338 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 8011338:	b480      	push	{r7}
 801133a:	b085      	sub	sp, #20
 801133c:	af00      	add	r7, sp, #0
 801133e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8011340:	4b1f      	ldr	r3, [pc, #124]	@ (80113c0 <SDMMC_GetCmdResp2+0x88>)
 8011342:	681b      	ldr	r3, [r3, #0]
 8011344:	4a1f      	ldr	r2, [pc, #124]	@ (80113c4 <SDMMC_GetCmdResp2+0x8c>)
 8011346:	fba2 2303 	umull	r2, r3, r2, r3
 801134a:	0a5b      	lsrs	r3, r3, #9
 801134c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8011350:	fb02 f303 	mul.w	r3, r2, r3
 8011354:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8011356:	68fb      	ldr	r3, [r7, #12]
 8011358:	1e5a      	subs	r2, r3, #1
 801135a:	60fa      	str	r2, [r7, #12]
 801135c:	2b00      	cmp	r3, #0
 801135e:	d102      	bne.n	8011366 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8011360:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8011364:	e026      	b.n	80113b4 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 8011366:	687b      	ldr	r3, [r7, #4]
 8011368:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801136a:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 801136c:	68bb      	ldr	r3, [r7, #8]
 801136e:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8011372:	2b00      	cmp	r3, #0
 8011374:	d0ef      	beq.n	8011356 <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8011376:	68bb      	ldr	r3, [r7, #8]
 8011378:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 801137c:	2b00      	cmp	r3, #0
 801137e:	d1ea      	bne.n	8011356 <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8011380:	687b      	ldr	r3, [r7, #4]
 8011382:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011384:	f003 0304 	and.w	r3, r3, #4
 8011388:	2b00      	cmp	r3, #0
 801138a:	d004      	beq.n	8011396 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 801138c:	687b      	ldr	r3, [r7, #4]
 801138e:	2204      	movs	r2, #4
 8011390:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8011392:	2304      	movs	r3, #4
 8011394:	e00e      	b.n	80113b4 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8011396:	687b      	ldr	r3, [r7, #4]
 8011398:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801139a:	f003 0301 	and.w	r3, r3, #1
 801139e:	2b00      	cmp	r3, #0
 80113a0:	d004      	beq.n	80113ac <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 80113a2:	687b      	ldr	r3, [r7, #4]
 80113a4:	2201      	movs	r2, #1
 80113a6:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80113a8:	2301      	movs	r3, #1
 80113aa:	e003      	b.n	80113b4 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80113ac:	687b      	ldr	r3, [r7, #4]
 80113ae:	22c5      	movs	r2, #197	@ 0xc5
 80113b0:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 80113b2:	2300      	movs	r3, #0
}
 80113b4:	4618      	mov	r0, r3
 80113b6:	3714      	adds	r7, #20
 80113b8:	46bd      	mov	sp, r7
 80113ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113be:	4770      	bx	lr
 80113c0:	2000001c 	.word	0x2000001c
 80113c4:	10624dd3 	.word	0x10624dd3

080113c8 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 80113c8:	b480      	push	{r7}
 80113ca:	b085      	sub	sp, #20
 80113cc:	af00      	add	r7, sp, #0
 80113ce:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80113d0:	4b1a      	ldr	r3, [pc, #104]	@ (801143c <SDMMC_GetCmdResp3+0x74>)
 80113d2:	681b      	ldr	r3, [r3, #0]
 80113d4:	4a1a      	ldr	r2, [pc, #104]	@ (8011440 <SDMMC_GetCmdResp3+0x78>)
 80113d6:	fba2 2303 	umull	r2, r3, r2, r3
 80113da:	0a5b      	lsrs	r3, r3, #9
 80113dc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80113e0:	fb02 f303 	mul.w	r3, r2, r3
 80113e4:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 80113e6:	68fb      	ldr	r3, [r7, #12]
 80113e8:	1e5a      	subs	r2, r3, #1
 80113ea:	60fa      	str	r2, [r7, #12]
 80113ec:	2b00      	cmp	r3, #0
 80113ee:	d102      	bne.n	80113f6 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80113f0:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80113f4:	e01b      	b.n	801142e <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 80113f6:	687b      	ldr	r3, [r7, #4]
 80113f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80113fa:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80113fc:	68bb      	ldr	r3, [r7, #8]
 80113fe:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8011402:	2b00      	cmp	r3, #0
 8011404:	d0ef      	beq.n	80113e6 <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8011406:	68bb      	ldr	r3, [r7, #8]
 8011408:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 801140c:	2b00      	cmp	r3, #0
 801140e:	d1ea      	bne.n	80113e6 <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8011410:	687b      	ldr	r3, [r7, #4]
 8011412:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011414:	f003 0304 	and.w	r3, r3, #4
 8011418:	2b00      	cmp	r3, #0
 801141a:	d004      	beq.n	8011426 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 801141c:	687b      	ldr	r3, [r7, #4]
 801141e:	2204      	movs	r2, #4
 8011420:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8011422:	2304      	movs	r3, #4
 8011424:	e003      	b.n	801142e <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8011426:	687b      	ldr	r3, [r7, #4]
 8011428:	22c5      	movs	r2, #197	@ 0xc5
 801142a:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 801142c:	2300      	movs	r3, #0
}
 801142e:	4618      	mov	r0, r3
 8011430:	3714      	adds	r7, #20
 8011432:	46bd      	mov	sp, r7
 8011434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011438:	4770      	bx	lr
 801143a:	bf00      	nop
 801143c:	2000001c 	.word	0x2000001c
 8011440:	10624dd3 	.word	0x10624dd3

08011444 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8011444:	b580      	push	{r7, lr}
 8011446:	b088      	sub	sp, #32
 8011448:	af00      	add	r7, sp, #0
 801144a:	60f8      	str	r0, [r7, #12]
 801144c:	460b      	mov	r3, r1
 801144e:	607a      	str	r2, [r7, #4]
 8011450:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8011452:	4b35      	ldr	r3, [pc, #212]	@ (8011528 <SDMMC_GetCmdResp6+0xe4>)
 8011454:	681b      	ldr	r3, [r3, #0]
 8011456:	4a35      	ldr	r2, [pc, #212]	@ (801152c <SDMMC_GetCmdResp6+0xe8>)
 8011458:	fba2 2303 	umull	r2, r3, r2, r3
 801145c:	0a5b      	lsrs	r3, r3, #9
 801145e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8011462:	fb02 f303 	mul.w	r3, r2, r3
 8011466:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8011468:	69fb      	ldr	r3, [r7, #28]
 801146a:	1e5a      	subs	r2, r3, #1
 801146c:	61fa      	str	r2, [r7, #28]
 801146e:	2b00      	cmp	r3, #0
 8011470:	d102      	bne.n	8011478 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 8011472:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8011476:	e052      	b.n	801151e <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 8011478:	68fb      	ldr	r3, [r7, #12]
 801147a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801147c:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 801147e:	69bb      	ldr	r3, [r7, #24]
 8011480:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8011484:	2b00      	cmp	r3, #0
 8011486:	d0ef      	beq.n	8011468 <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8011488:	69bb      	ldr	r3, [r7, #24]
 801148a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 801148e:	2b00      	cmp	r3, #0
 8011490:	d1ea      	bne.n	8011468 <SDMMC_GetCmdResp6+0x24>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8011492:	68fb      	ldr	r3, [r7, #12]
 8011494:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011496:	f003 0304 	and.w	r3, r3, #4
 801149a:	2b00      	cmp	r3, #0
 801149c:	d004      	beq.n	80114a8 <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 801149e:	68fb      	ldr	r3, [r7, #12]
 80114a0:	2204      	movs	r2, #4
 80114a2:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80114a4:	2304      	movs	r3, #4
 80114a6:	e03a      	b.n	801151e <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 80114a8:	68fb      	ldr	r3, [r7, #12]
 80114aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80114ac:	f003 0301 	and.w	r3, r3, #1
 80114b0:	2b00      	cmp	r3, #0
 80114b2:	d004      	beq.n	80114be <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 80114b4:	68fb      	ldr	r3, [r7, #12]
 80114b6:	2201      	movs	r2, #1
 80114b8:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80114ba:	2301      	movs	r3, #1
 80114bc:	e02f      	b.n	801151e <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 80114be:	68f8      	ldr	r0, [r7, #12]
 80114c0:	f7ff fbca 	bl	8010c58 <SDMMC_GetCommandResponse>
 80114c4:	4603      	mov	r3, r0
 80114c6:	461a      	mov	r2, r3
 80114c8:	7afb      	ldrb	r3, [r7, #11]
 80114ca:	4293      	cmp	r3, r2
 80114cc:	d001      	beq.n	80114d2 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80114ce:	2301      	movs	r3, #1
 80114d0:	e025      	b.n	801151e <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80114d2:	68fb      	ldr	r3, [r7, #12]
 80114d4:	22c5      	movs	r2, #197	@ 0xc5
 80114d6:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 80114d8:	2100      	movs	r1, #0
 80114da:	68f8      	ldr	r0, [r7, #12]
 80114dc:	f7ff fbc9 	bl	8010c72 <SDMMC_GetResponse>
 80114e0:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 80114e2:	697b      	ldr	r3, [r7, #20]
 80114e4:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 80114e8:	2b00      	cmp	r3, #0
 80114ea:	d106      	bne.n	80114fa <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 80114ec:	697b      	ldr	r3, [r7, #20]
 80114ee:	0c1b      	lsrs	r3, r3, #16
 80114f0:	b29a      	uxth	r2, r3
 80114f2:	687b      	ldr	r3, [r7, #4]
 80114f4:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 80114f6:	2300      	movs	r3, #0
 80114f8:	e011      	b.n	801151e <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 80114fa:	697b      	ldr	r3, [r7, #20]
 80114fc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8011500:	2b00      	cmp	r3, #0
 8011502:	d002      	beq.n	801150a <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8011504:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8011508:	e009      	b.n	801151e <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 801150a:	697b      	ldr	r3, [r7, #20]
 801150c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8011510:	2b00      	cmp	r3, #0
 8011512:	d002      	beq.n	801151a <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8011514:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8011518:	e001      	b.n	801151e <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 801151a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 801151e:	4618      	mov	r0, r3
 8011520:	3720      	adds	r7, #32
 8011522:	46bd      	mov	sp, r7
 8011524:	bd80      	pop	{r7, pc}
 8011526:	bf00      	nop
 8011528:	2000001c 	.word	0x2000001c
 801152c:	10624dd3 	.word	0x10624dd3

08011530 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 8011530:	b480      	push	{r7}
 8011532:	b085      	sub	sp, #20
 8011534:	af00      	add	r7, sp, #0
 8011536:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8011538:	4b22      	ldr	r3, [pc, #136]	@ (80115c4 <SDMMC_GetCmdResp7+0x94>)
 801153a:	681b      	ldr	r3, [r3, #0]
 801153c:	4a22      	ldr	r2, [pc, #136]	@ (80115c8 <SDMMC_GetCmdResp7+0x98>)
 801153e:	fba2 2303 	umull	r2, r3, r2, r3
 8011542:	0a5b      	lsrs	r3, r3, #9
 8011544:	f241 3288 	movw	r2, #5000	@ 0x1388
 8011548:	fb02 f303 	mul.w	r3, r2, r3
 801154c:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 801154e:	68fb      	ldr	r3, [r7, #12]
 8011550:	1e5a      	subs	r2, r3, #1
 8011552:	60fa      	str	r2, [r7, #12]
 8011554:	2b00      	cmp	r3, #0
 8011556:	d102      	bne.n	801155e <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8011558:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 801155c:	e02c      	b.n	80115b8 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 801155e:	687b      	ldr	r3, [r7, #4]
 8011560:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011562:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8011564:	68bb      	ldr	r3, [r7, #8]
 8011566:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 801156a:	2b00      	cmp	r3, #0
 801156c:	d0ef      	beq.n	801154e <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 801156e:	68bb      	ldr	r3, [r7, #8]
 8011570:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8011574:	2b00      	cmp	r3, #0
 8011576:	d1ea      	bne.n	801154e <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8011578:	687b      	ldr	r3, [r7, #4]
 801157a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801157c:	f003 0304 	and.w	r3, r3, #4
 8011580:	2b00      	cmp	r3, #0
 8011582:	d004      	beq.n	801158e <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8011584:	687b      	ldr	r3, [r7, #4]
 8011586:	2204      	movs	r2, #4
 8011588:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 801158a:	2304      	movs	r3, #4
 801158c:	e014      	b.n	80115b8 <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 801158e:	687b      	ldr	r3, [r7, #4]
 8011590:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011592:	f003 0301 	and.w	r3, r3, #1
 8011596:	2b00      	cmp	r3, #0
 8011598:	d004      	beq.n	80115a4 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 801159a:	687b      	ldr	r3, [r7, #4]
 801159c:	2201      	movs	r2, #1
 801159e:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80115a0:	2301      	movs	r3, #1
 80115a2:	e009      	b.n	80115b8 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 80115a4:	687b      	ldr	r3, [r7, #4]
 80115a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80115a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80115ac:	2b00      	cmp	r3, #0
 80115ae:	d002      	beq.n	80115b6 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 80115b0:	687b      	ldr	r3, [r7, #4]
 80115b2:	2240      	movs	r2, #64	@ 0x40
 80115b4:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 80115b6:	2300      	movs	r3, #0
  
}
 80115b8:	4618      	mov	r0, r3
 80115ba:	3714      	adds	r7, #20
 80115bc:	46bd      	mov	sp, r7
 80115be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115c2:	4770      	bx	lr
 80115c4:	2000001c 	.word	0x2000001c
 80115c8:	10624dd3 	.word	0x10624dd3

080115cc <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 80115cc:	b480      	push	{r7}
 80115ce:	b085      	sub	sp, #20
 80115d0:	af00      	add	r7, sp, #0
 80115d2:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80115d4:	4b11      	ldr	r3, [pc, #68]	@ (801161c <SDMMC_GetCmdError+0x50>)
 80115d6:	681b      	ldr	r3, [r3, #0]
 80115d8:	4a11      	ldr	r2, [pc, #68]	@ (8011620 <SDMMC_GetCmdError+0x54>)
 80115da:	fba2 2303 	umull	r2, r3, r2, r3
 80115de:	0a5b      	lsrs	r3, r3, #9
 80115e0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80115e4:	fb02 f303 	mul.w	r3, r2, r3
 80115e8:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 80115ea:	68fb      	ldr	r3, [r7, #12]
 80115ec:	1e5a      	subs	r2, r3, #1
 80115ee:	60fa      	str	r2, [r7, #12]
 80115f0:	2b00      	cmp	r3, #0
 80115f2:	d102      	bne.n	80115fa <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80115f4:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80115f8:	e009      	b.n	801160e <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 80115fa:	687b      	ldr	r3, [r7, #4]
 80115fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80115fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8011602:	2b00      	cmp	r3, #0
 8011604:	d0f1      	beq.n	80115ea <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8011606:	687b      	ldr	r3, [r7, #4]
 8011608:	22c5      	movs	r2, #197	@ 0xc5
 801160a:	639a      	str	r2, [r3, #56]	@ 0x38
  
  return SDMMC_ERROR_NONE;
 801160c:	2300      	movs	r3, #0
}
 801160e:	4618      	mov	r0, r3
 8011610:	3714      	adds	r7, #20
 8011612:	46bd      	mov	sp, r7
 8011614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011618:	4770      	bx	lr
 801161a:	bf00      	nop
 801161c:	2000001c 	.word	0x2000001c
 8011620:	10624dd3 	.word	0x10624dd3

08011624 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8011624:	b480      	push	{r7}
 8011626:	b083      	sub	sp, #12
 8011628:	af00      	add	r7, sp, #0
 801162a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 801162c:	687b      	ldr	r3, [r7, #4]
 801162e:	689b      	ldr	r3, [r3, #8]
 8011630:	f043 0201 	orr.w	r2, r3, #1
 8011634:	687b      	ldr	r3, [r7, #4]
 8011636:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8011638:	2300      	movs	r3, #0
}
 801163a:	4618      	mov	r0, r3
 801163c:	370c      	adds	r7, #12
 801163e:	46bd      	mov	sp, r7
 8011640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011644:	4770      	bx	lr

08011646 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8011646:	b480      	push	{r7}
 8011648:	b083      	sub	sp, #12
 801164a:	af00      	add	r7, sp, #0
 801164c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 801164e:	687b      	ldr	r3, [r7, #4]
 8011650:	689b      	ldr	r3, [r3, #8]
 8011652:	f023 0201 	bic.w	r2, r3, #1
 8011656:	687b      	ldr	r3, [r7, #4]
 8011658:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 801165a:	2300      	movs	r3, #0
}
 801165c:	4618      	mov	r0, r3
 801165e:	370c      	adds	r7, #12
 8011660:	46bd      	mov	sp, r7
 8011662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011666:	4770      	bx	lr

08011668 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8011668:	b480      	push	{r7}
 801166a:	b085      	sub	sp, #20
 801166c:	af00      	add	r7, sp, #0
 801166e:	6078      	str	r0, [r7, #4]
 8011670:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8011672:	2300      	movs	r3, #0
 8011674:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8011676:	68fb      	ldr	r3, [r7, #12]
 8011678:	3301      	adds	r3, #1
 801167a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 801167c:	68fb      	ldr	r3, [r7, #12]
 801167e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8011682:	d901      	bls.n	8011688 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8011684:	2303      	movs	r3, #3
 8011686:	e01b      	b.n	80116c0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8011688:	687b      	ldr	r3, [r7, #4]
 801168a:	691b      	ldr	r3, [r3, #16]
 801168c:	2b00      	cmp	r3, #0
 801168e:	daf2      	bge.n	8011676 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8011690:	2300      	movs	r3, #0
 8011692:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8011694:	683b      	ldr	r3, [r7, #0]
 8011696:	019b      	lsls	r3, r3, #6
 8011698:	f043 0220 	orr.w	r2, r3, #32
 801169c:	687b      	ldr	r3, [r7, #4]
 801169e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80116a0:	68fb      	ldr	r3, [r7, #12]
 80116a2:	3301      	adds	r3, #1
 80116a4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80116a6:	68fb      	ldr	r3, [r7, #12]
 80116a8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80116ac:	d901      	bls.n	80116b2 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80116ae:	2303      	movs	r3, #3
 80116b0:	e006      	b.n	80116c0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80116b2:	687b      	ldr	r3, [r7, #4]
 80116b4:	691b      	ldr	r3, [r3, #16]
 80116b6:	f003 0320 	and.w	r3, r3, #32
 80116ba:	2b20      	cmp	r3, #32
 80116bc:	d0f0      	beq.n	80116a0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80116be:	2300      	movs	r3, #0
}
 80116c0:	4618      	mov	r0, r3
 80116c2:	3714      	adds	r7, #20
 80116c4:	46bd      	mov	sp, r7
 80116c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80116ca:	4770      	bx	lr

080116cc <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80116cc:	b480      	push	{r7}
 80116ce:	b085      	sub	sp, #20
 80116d0:	af00      	add	r7, sp, #0
 80116d2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80116d4:	2300      	movs	r3, #0
 80116d6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80116d8:	68fb      	ldr	r3, [r7, #12]
 80116da:	3301      	adds	r3, #1
 80116dc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80116de:	68fb      	ldr	r3, [r7, #12]
 80116e0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80116e4:	d901      	bls.n	80116ea <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80116e6:	2303      	movs	r3, #3
 80116e8:	e018      	b.n	801171c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80116ea:	687b      	ldr	r3, [r7, #4]
 80116ec:	691b      	ldr	r3, [r3, #16]
 80116ee:	2b00      	cmp	r3, #0
 80116f0:	daf2      	bge.n	80116d8 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80116f2:	2300      	movs	r3, #0
 80116f4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80116f6:	687b      	ldr	r3, [r7, #4]
 80116f8:	2210      	movs	r2, #16
 80116fa:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80116fc:	68fb      	ldr	r3, [r7, #12]
 80116fe:	3301      	adds	r3, #1
 8011700:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8011702:	68fb      	ldr	r3, [r7, #12]
 8011704:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8011708:	d901      	bls.n	801170e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 801170a:	2303      	movs	r3, #3
 801170c:	e006      	b.n	801171c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 801170e:	687b      	ldr	r3, [r7, #4]
 8011710:	691b      	ldr	r3, [r3, #16]
 8011712:	f003 0310 	and.w	r3, r3, #16
 8011716:	2b10      	cmp	r3, #16
 8011718:	d0f0      	beq.n	80116fc <USB_FlushRxFifo+0x30>

  return HAL_OK;
 801171a:	2300      	movs	r3, #0
}
 801171c:	4618      	mov	r0, r3
 801171e:	3714      	adds	r7, #20
 8011720:	46bd      	mov	sp, r7
 8011722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011726:	4770      	bx	lr

08011728 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8011728:	b480      	push	{r7}
 801172a:	b08b      	sub	sp, #44	@ 0x2c
 801172c:	af00      	add	r7, sp, #0
 801172e:	60f8      	str	r0, [r7, #12]
 8011730:	60b9      	str	r1, [r7, #8]
 8011732:	4613      	mov	r3, r2
 8011734:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011736:	68fb      	ldr	r3, [r7, #12]
 8011738:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 801173a:	68bb      	ldr	r3, [r7, #8]
 801173c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 801173e:	88fb      	ldrh	r3, [r7, #6]
 8011740:	089b      	lsrs	r3, r3, #2
 8011742:	b29b      	uxth	r3, r3
 8011744:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8011746:	88fb      	ldrh	r3, [r7, #6]
 8011748:	f003 0303 	and.w	r3, r3, #3
 801174c:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 801174e:	2300      	movs	r3, #0
 8011750:	623b      	str	r3, [r7, #32]
 8011752:	e014      	b.n	801177e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8011754:	69bb      	ldr	r3, [r7, #24]
 8011756:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 801175a:	681a      	ldr	r2, [r3, #0]
 801175c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801175e:	601a      	str	r2, [r3, #0]
    pDest++;
 8011760:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011762:	3301      	adds	r3, #1
 8011764:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8011766:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011768:	3301      	adds	r3, #1
 801176a:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 801176c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801176e:	3301      	adds	r3, #1
 8011770:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8011772:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011774:	3301      	adds	r3, #1
 8011776:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8011778:	6a3b      	ldr	r3, [r7, #32]
 801177a:	3301      	adds	r3, #1
 801177c:	623b      	str	r3, [r7, #32]
 801177e:	6a3a      	ldr	r2, [r7, #32]
 8011780:	697b      	ldr	r3, [r7, #20]
 8011782:	429a      	cmp	r2, r3
 8011784:	d3e6      	bcc.n	8011754 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8011786:	8bfb      	ldrh	r3, [r7, #30]
 8011788:	2b00      	cmp	r3, #0
 801178a:	d01e      	beq.n	80117ca <USB_ReadPacket+0xa2>
  {
    i = 0U;
 801178c:	2300      	movs	r3, #0
 801178e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8011790:	69bb      	ldr	r3, [r7, #24]
 8011792:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8011796:	461a      	mov	r2, r3
 8011798:	f107 0310 	add.w	r3, r7, #16
 801179c:	6812      	ldr	r2, [r2, #0]
 801179e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80117a0:	693a      	ldr	r2, [r7, #16]
 80117a2:	6a3b      	ldr	r3, [r7, #32]
 80117a4:	b2db      	uxtb	r3, r3
 80117a6:	00db      	lsls	r3, r3, #3
 80117a8:	fa22 f303 	lsr.w	r3, r2, r3
 80117ac:	b2da      	uxtb	r2, r3
 80117ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80117b0:	701a      	strb	r2, [r3, #0]
      i++;
 80117b2:	6a3b      	ldr	r3, [r7, #32]
 80117b4:	3301      	adds	r3, #1
 80117b6:	623b      	str	r3, [r7, #32]
      pDest++;
 80117b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80117ba:	3301      	adds	r3, #1
 80117bc:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 80117be:	8bfb      	ldrh	r3, [r7, #30]
 80117c0:	3b01      	subs	r3, #1
 80117c2:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80117c4:	8bfb      	ldrh	r3, [r7, #30]
 80117c6:	2b00      	cmp	r3, #0
 80117c8:	d1ea      	bne.n	80117a0 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80117ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80117cc:	4618      	mov	r0, r3
 80117ce:	372c      	adds	r7, #44	@ 0x2c
 80117d0:	46bd      	mov	sp, r7
 80117d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117d6:	4770      	bx	lr

080117d8 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 80117d8:	b480      	push	{r7}
 80117da:	b085      	sub	sp, #20
 80117dc:	af00      	add	r7, sp, #0
 80117de:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80117e0:	687b      	ldr	r3, [r7, #4]
 80117e2:	695b      	ldr	r3, [r3, #20]
 80117e4:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80117e6:	687b      	ldr	r3, [r7, #4]
 80117e8:	699b      	ldr	r3, [r3, #24]
 80117ea:	68fa      	ldr	r2, [r7, #12]
 80117ec:	4013      	ands	r3, r2
 80117ee:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80117f0:	68fb      	ldr	r3, [r7, #12]
}
 80117f2:	4618      	mov	r0, r3
 80117f4:	3714      	adds	r7, #20
 80117f6:	46bd      	mov	sp, r7
 80117f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117fc:	4770      	bx	lr

080117fe <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 80117fe:	b480      	push	{r7}
 8011800:	b085      	sub	sp, #20
 8011802:	af00      	add	r7, sp, #0
 8011804:	6078      	str	r0, [r7, #4]
 8011806:	460b      	mov	r3, r1
 8011808:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801180a:	687b      	ldr	r3, [r7, #4]
 801180c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 801180e:	78fb      	ldrb	r3, [r7, #3]
 8011810:	015a      	lsls	r2, r3, #5
 8011812:	68fb      	ldr	r3, [r7, #12]
 8011814:	4413      	add	r3, r2
 8011816:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801181a:	689b      	ldr	r3, [r3, #8]
 801181c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 801181e:	78fb      	ldrb	r3, [r7, #3]
 8011820:	015a      	lsls	r2, r3, #5
 8011822:	68fb      	ldr	r3, [r7, #12]
 8011824:	4413      	add	r3, r2
 8011826:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801182a:	68db      	ldr	r3, [r3, #12]
 801182c:	68ba      	ldr	r2, [r7, #8]
 801182e:	4013      	ands	r3, r2
 8011830:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8011832:	68bb      	ldr	r3, [r7, #8]
}
 8011834:	4618      	mov	r0, r3
 8011836:	3714      	adds	r7, #20
 8011838:	46bd      	mov	sp, r7
 801183a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801183e:	4770      	bx	lr

08011840 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8011840:	b480      	push	{r7}
 8011842:	b083      	sub	sp, #12
 8011844:	af00      	add	r7, sp, #0
 8011846:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8011848:	687b      	ldr	r3, [r7, #4]
 801184a:	695b      	ldr	r3, [r3, #20]
 801184c:	f003 0301 	and.w	r3, r3, #1
}
 8011850:	4618      	mov	r0, r3
 8011852:	370c      	adds	r7, #12
 8011854:	46bd      	mov	sp, r7
 8011856:	f85d 7b04 	ldr.w	r7, [sp], #4
 801185a:	4770      	bx	lr

0801185c <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 801185c:	b480      	push	{r7}
 801185e:	b085      	sub	sp, #20
 8011860:	af00      	add	r7, sp, #0
 8011862:	6078      	str	r0, [r7, #4]
 8011864:	460b      	mov	r3, r1
 8011866:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011868:	687b      	ldr	r3, [r7, #4]
 801186a:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 801186c:	68fb      	ldr	r3, [r7, #12]
 801186e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8011872:	681b      	ldr	r3, [r3, #0]
 8011874:	68fa      	ldr	r2, [r7, #12]
 8011876:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 801187a:	f023 0303 	bic.w	r3, r3, #3
 801187e:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8011880:	68fb      	ldr	r3, [r7, #12]
 8011882:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8011886:	681a      	ldr	r2, [r3, #0]
 8011888:	78fb      	ldrb	r3, [r7, #3]
 801188a:	f003 0303 	and.w	r3, r3, #3
 801188e:	68f9      	ldr	r1, [r7, #12]
 8011890:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8011894:	4313      	orrs	r3, r2
 8011896:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8011898:	78fb      	ldrb	r3, [r7, #3]
 801189a:	2b01      	cmp	r3, #1
 801189c:	d107      	bne.n	80118ae <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 801189e:	68fb      	ldr	r3, [r7, #12]
 80118a0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80118a4:	461a      	mov	r2, r3
 80118a6:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 80118aa:	6053      	str	r3, [r2, #4]
 80118ac:	e00c      	b.n	80118c8 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 80118ae:	78fb      	ldrb	r3, [r7, #3]
 80118b0:	2b02      	cmp	r3, #2
 80118b2:	d107      	bne.n	80118c4 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 80118b4:	68fb      	ldr	r3, [r7, #12]
 80118b6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80118ba:	461a      	mov	r2, r3
 80118bc:	f241 7370 	movw	r3, #6000	@ 0x1770
 80118c0:	6053      	str	r3, [r2, #4]
 80118c2:	e001      	b.n	80118c8 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 80118c4:	2301      	movs	r3, #1
 80118c6:	e000      	b.n	80118ca <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 80118c8:	2300      	movs	r3, #0
}
 80118ca:	4618      	mov	r0, r3
 80118cc:	3714      	adds	r7, #20
 80118ce:	46bd      	mov	sp, r7
 80118d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118d4:	4770      	bx	lr

080118d6 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80118d6:	b480      	push	{r7}
 80118d8:	b085      	sub	sp, #20
 80118da:	af00      	add	r7, sp, #0
 80118dc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80118de:	687b      	ldr	r3, [r7, #4]
 80118e0:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 80118e2:	68fb      	ldr	r3, [r7, #12]
 80118e4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80118e8:	695b      	ldr	r3, [r3, #20]
 80118ea:	b29b      	uxth	r3, r3
}
 80118ec:	4618      	mov	r0, r3
 80118ee:	3714      	adds	r7, #20
 80118f0:	46bd      	mov	sp, r7
 80118f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118f6:	4770      	bx	lr

080118f8 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 80118f8:	b480      	push	{r7}
 80118fa:	b089      	sub	sp, #36	@ 0x24
 80118fc:	af00      	add	r7, sp, #0
 80118fe:	6078      	str	r0, [r7, #4]
 8011900:	460b      	mov	r3, r1
 8011902:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011904:	687b      	ldr	r3, [r7, #4]
 8011906:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 8011908:	78fb      	ldrb	r3, [r7, #3]
 801190a:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 801190c:	2300      	movs	r3, #0
 801190e:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8011910:	69bb      	ldr	r3, [r7, #24]
 8011912:	015a      	lsls	r2, r3, #5
 8011914:	69fb      	ldr	r3, [r7, #28]
 8011916:	4413      	add	r3, r2
 8011918:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801191c:	681b      	ldr	r3, [r3, #0]
 801191e:	0c9b      	lsrs	r3, r3, #18
 8011920:	f003 0303 	and.w	r3, r3, #3
 8011924:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8011926:	69bb      	ldr	r3, [r7, #24]
 8011928:	015a      	lsls	r2, r3, #5
 801192a:	69fb      	ldr	r3, [r7, #28]
 801192c:	4413      	add	r3, r2
 801192e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011932:	681b      	ldr	r3, [r3, #0]
 8011934:	0fdb      	lsrs	r3, r3, #31
 8011936:	f003 0301 	and.w	r3, r3, #1
 801193a:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 801193c:	69bb      	ldr	r3, [r7, #24]
 801193e:	015a      	lsls	r2, r3, #5
 8011940:	69fb      	ldr	r3, [r7, #28]
 8011942:	4413      	add	r3, r2
 8011944:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011948:	685b      	ldr	r3, [r3, #4]
 801194a:	0fdb      	lsrs	r3, r3, #31
 801194c:	f003 0301 	and.w	r3, r3, #1
 8011950:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 8011952:	687b      	ldr	r3, [r7, #4]
 8011954:	689b      	ldr	r3, [r3, #8]
 8011956:	f003 0320 	and.w	r3, r3, #32
 801195a:	2b20      	cmp	r3, #32
 801195c:	d10d      	bne.n	801197a <USB_HC_Halt+0x82>
 801195e:	68fb      	ldr	r3, [r7, #12]
 8011960:	2b00      	cmp	r3, #0
 8011962:	d10a      	bne.n	801197a <USB_HC_Halt+0x82>
 8011964:	693b      	ldr	r3, [r7, #16]
 8011966:	2b00      	cmp	r3, #0
 8011968:	d005      	beq.n	8011976 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 801196a:	697b      	ldr	r3, [r7, #20]
 801196c:	2b01      	cmp	r3, #1
 801196e:	d002      	beq.n	8011976 <USB_HC_Halt+0x7e>
 8011970:	697b      	ldr	r3, [r7, #20]
 8011972:	2b03      	cmp	r3, #3
 8011974:	d101      	bne.n	801197a <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 8011976:	2300      	movs	r3, #0
 8011978:	e0d8      	b.n	8011b2c <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 801197a:	697b      	ldr	r3, [r7, #20]
 801197c:	2b00      	cmp	r3, #0
 801197e:	d002      	beq.n	8011986 <USB_HC_Halt+0x8e>
 8011980:	697b      	ldr	r3, [r7, #20]
 8011982:	2b02      	cmp	r3, #2
 8011984:	d173      	bne.n	8011a6e <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8011986:	69bb      	ldr	r3, [r7, #24]
 8011988:	015a      	lsls	r2, r3, #5
 801198a:	69fb      	ldr	r3, [r7, #28]
 801198c:	4413      	add	r3, r2
 801198e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011992:	681b      	ldr	r3, [r3, #0]
 8011994:	69ba      	ldr	r2, [r7, #24]
 8011996:	0151      	lsls	r1, r2, #5
 8011998:	69fa      	ldr	r2, [r7, #28]
 801199a:	440a      	add	r2, r1
 801199c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80119a0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80119a4:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80119a6:	687b      	ldr	r3, [r7, #4]
 80119a8:	689b      	ldr	r3, [r3, #8]
 80119aa:	f003 0320 	and.w	r3, r3, #32
 80119ae:	2b00      	cmp	r3, #0
 80119b0:	d14a      	bne.n	8011a48 <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 80119b2:	687b      	ldr	r3, [r7, #4]
 80119b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80119b6:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80119ba:	2b00      	cmp	r3, #0
 80119bc:	d133      	bne.n	8011a26 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80119be:	69bb      	ldr	r3, [r7, #24]
 80119c0:	015a      	lsls	r2, r3, #5
 80119c2:	69fb      	ldr	r3, [r7, #28]
 80119c4:	4413      	add	r3, r2
 80119c6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80119ca:	681b      	ldr	r3, [r3, #0]
 80119cc:	69ba      	ldr	r2, [r7, #24]
 80119ce:	0151      	lsls	r1, r2, #5
 80119d0:	69fa      	ldr	r2, [r7, #28]
 80119d2:	440a      	add	r2, r1
 80119d4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80119d8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80119dc:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80119de:	69bb      	ldr	r3, [r7, #24]
 80119e0:	015a      	lsls	r2, r3, #5
 80119e2:	69fb      	ldr	r3, [r7, #28]
 80119e4:	4413      	add	r3, r2
 80119e6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80119ea:	681b      	ldr	r3, [r3, #0]
 80119ec:	69ba      	ldr	r2, [r7, #24]
 80119ee:	0151      	lsls	r1, r2, #5
 80119f0:	69fa      	ldr	r2, [r7, #28]
 80119f2:	440a      	add	r2, r1
 80119f4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80119f8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80119fc:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 80119fe:	68bb      	ldr	r3, [r7, #8]
 8011a00:	3301      	adds	r3, #1
 8011a02:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 8011a04:	68bb      	ldr	r3, [r7, #8]
 8011a06:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8011a0a:	d82e      	bhi.n	8011a6a <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8011a0c:	69bb      	ldr	r3, [r7, #24]
 8011a0e:	015a      	lsls	r2, r3, #5
 8011a10:	69fb      	ldr	r3, [r7, #28]
 8011a12:	4413      	add	r3, r2
 8011a14:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011a18:	681b      	ldr	r3, [r3, #0]
 8011a1a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8011a1e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8011a22:	d0ec      	beq.n	80119fe <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8011a24:	e081      	b.n	8011b2a <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8011a26:	69bb      	ldr	r3, [r7, #24]
 8011a28:	015a      	lsls	r2, r3, #5
 8011a2a:	69fb      	ldr	r3, [r7, #28]
 8011a2c:	4413      	add	r3, r2
 8011a2e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011a32:	681b      	ldr	r3, [r3, #0]
 8011a34:	69ba      	ldr	r2, [r7, #24]
 8011a36:	0151      	lsls	r1, r2, #5
 8011a38:	69fa      	ldr	r2, [r7, #28]
 8011a3a:	440a      	add	r2, r1
 8011a3c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011a40:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8011a44:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8011a46:	e070      	b.n	8011b2a <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8011a48:	69bb      	ldr	r3, [r7, #24]
 8011a4a:	015a      	lsls	r2, r3, #5
 8011a4c:	69fb      	ldr	r3, [r7, #28]
 8011a4e:	4413      	add	r3, r2
 8011a50:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011a54:	681b      	ldr	r3, [r3, #0]
 8011a56:	69ba      	ldr	r2, [r7, #24]
 8011a58:	0151      	lsls	r1, r2, #5
 8011a5a:	69fa      	ldr	r2, [r7, #28]
 8011a5c:	440a      	add	r2, r1
 8011a5e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011a62:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8011a66:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8011a68:	e05f      	b.n	8011b2a <USB_HC_Halt+0x232>
            break;
 8011a6a:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8011a6c:	e05d      	b.n	8011b2a <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8011a6e:	69bb      	ldr	r3, [r7, #24]
 8011a70:	015a      	lsls	r2, r3, #5
 8011a72:	69fb      	ldr	r3, [r7, #28]
 8011a74:	4413      	add	r3, r2
 8011a76:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011a7a:	681b      	ldr	r3, [r3, #0]
 8011a7c:	69ba      	ldr	r2, [r7, #24]
 8011a7e:	0151      	lsls	r1, r2, #5
 8011a80:	69fa      	ldr	r2, [r7, #28]
 8011a82:	440a      	add	r2, r1
 8011a84:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011a88:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8011a8c:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8011a8e:	69fb      	ldr	r3, [r7, #28]
 8011a90:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8011a94:	691b      	ldr	r3, [r3, #16]
 8011a96:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8011a9a:	2b00      	cmp	r3, #0
 8011a9c:	d133      	bne.n	8011b06 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8011a9e:	69bb      	ldr	r3, [r7, #24]
 8011aa0:	015a      	lsls	r2, r3, #5
 8011aa2:	69fb      	ldr	r3, [r7, #28]
 8011aa4:	4413      	add	r3, r2
 8011aa6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011aaa:	681b      	ldr	r3, [r3, #0]
 8011aac:	69ba      	ldr	r2, [r7, #24]
 8011aae:	0151      	lsls	r1, r2, #5
 8011ab0:	69fa      	ldr	r2, [r7, #28]
 8011ab2:	440a      	add	r2, r1
 8011ab4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011ab8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8011abc:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8011abe:	69bb      	ldr	r3, [r7, #24]
 8011ac0:	015a      	lsls	r2, r3, #5
 8011ac2:	69fb      	ldr	r3, [r7, #28]
 8011ac4:	4413      	add	r3, r2
 8011ac6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011aca:	681b      	ldr	r3, [r3, #0]
 8011acc:	69ba      	ldr	r2, [r7, #24]
 8011ace:	0151      	lsls	r1, r2, #5
 8011ad0:	69fa      	ldr	r2, [r7, #28]
 8011ad2:	440a      	add	r2, r1
 8011ad4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011ad8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8011adc:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 8011ade:	68bb      	ldr	r3, [r7, #8]
 8011ae0:	3301      	adds	r3, #1
 8011ae2:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 8011ae4:	68bb      	ldr	r3, [r7, #8]
 8011ae6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8011aea:	d81d      	bhi.n	8011b28 <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8011aec:	69bb      	ldr	r3, [r7, #24]
 8011aee:	015a      	lsls	r2, r3, #5
 8011af0:	69fb      	ldr	r3, [r7, #28]
 8011af2:	4413      	add	r3, r2
 8011af4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011af8:	681b      	ldr	r3, [r3, #0]
 8011afa:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8011afe:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8011b02:	d0ec      	beq.n	8011ade <USB_HC_Halt+0x1e6>
 8011b04:	e011      	b.n	8011b2a <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8011b06:	69bb      	ldr	r3, [r7, #24]
 8011b08:	015a      	lsls	r2, r3, #5
 8011b0a:	69fb      	ldr	r3, [r7, #28]
 8011b0c:	4413      	add	r3, r2
 8011b0e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011b12:	681b      	ldr	r3, [r3, #0]
 8011b14:	69ba      	ldr	r2, [r7, #24]
 8011b16:	0151      	lsls	r1, r2, #5
 8011b18:	69fa      	ldr	r2, [r7, #28]
 8011b1a:	440a      	add	r2, r1
 8011b1c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011b20:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8011b24:	6013      	str	r3, [r2, #0]
 8011b26:	e000      	b.n	8011b2a <USB_HC_Halt+0x232>
          break;
 8011b28:	bf00      	nop
    }
  }

  return HAL_OK;
 8011b2a:	2300      	movs	r3, #0
}
 8011b2c:	4618      	mov	r0, r3
 8011b2e:	3724      	adds	r7, #36	@ 0x24
 8011b30:	46bd      	mov	sp, r7
 8011b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b36:	4770      	bx	lr

08011b38 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8011b38:	b580      	push	{r7, lr}
 8011b3a:	b088      	sub	sp, #32
 8011b3c:	af00      	add	r7, sp, #0
 8011b3e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8011b40:	2300      	movs	r3, #0
 8011b42:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011b44:	687b      	ldr	r3, [r7, #4]
 8011b46:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8011b48:	2300      	movs	r3, #0
 8011b4a:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8011b4c:	6878      	ldr	r0, [r7, #4]
 8011b4e:	f7ff fd7a 	bl	8011646 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8011b52:	2110      	movs	r1, #16
 8011b54:	6878      	ldr	r0, [r7, #4]
 8011b56:	f7ff fd87 	bl	8011668 <USB_FlushTxFifo>
 8011b5a:	4603      	mov	r3, r0
 8011b5c:	2b00      	cmp	r3, #0
 8011b5e:	d001      	beq.n	8011b64 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8011b60:	2301      	movs	r3, #1
 8011b62:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8011b64:	6878      	ldr	r0, [r7, #4]
 8011b66:	f7ff fdb1 	bl	80116cc <USB_FlushRxFifo>
 8011b6a:	4603      	mov	r3, r0
 8011b6c:	2b00      	cmp	r3, #0
 8011b6e:	d001      	beq.n	8011b74 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 8011b70:	2301      	movs	r3, #1
 8011b72:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8011b74:	2300      	movs	r3, #0
 8011b76:	61bb      	str	r3, [r7, #24]
 8011b78:	e01f      	b.n	8011bba <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 8011b7a:	69bb      	ldr	r3, [r7, #24]
 8011b7c:	015a      	lsls	r2, r3, #5
 8011b7e:	697b      	ldr	r3, [r7, #20]
 8011b80:	4413      	add	r3, r2
 8011b82:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011b86:	681b      	ldr	r3, [r3, #0]
 8011b88:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8011b8a:	693b      	ldr	r3, [r7, #16]
 8011b8c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8011b90:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8011b92:	693b      	ldr	r3, [r7, #16]
 8011b94:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8011b98:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8011b9a:	693b      	ldr	r3, [r7, #16]
 8011b9c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8011ba0:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8011ba2:	69bb      	ldr	r3, [r7, #24]
 8011ba4:	015a      	lsls	r2, r3, #5
 8011ba6:	697b      	ldr	r3, [r7, #20]
 8011ba8:	4413      	add	r3, r2
 8011baa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011bae:	461a      	mov	r2, r3
 8011bb0:	693b      	ldr	r3, [r7, #16]
 8011bb2:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8011bb4:	69bb      	ldr	r3, [r7, #24]
 8011bb6:	3301      	adds	r3, #1
 8011bb8:	61bb      	str	r3, [r7, #24]
 8011bba:	69bb      	ldr	r3, [r7, #24]
 8011bbc:	2b0f      	cmp	r3, #15
 8011bbe:	d9dc      	bls.n	8011b7a <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8011bc0:	2300      	movs	r3, #0
 8011bc2:	61bb      	str	r3, [r7, #24]
 8011bc4:	e034      	b.n	8011c30 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 8011bc6:	69bb      	ldr	r3, [r7, #24]
 8011bc8:	015a      	lsls	r2, r3, #5
 8011bca:	697b      	ldr	r3, [r7, #20]
 8011bcc:	4413      	add	r3, r2
 8011bce:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011bd2:	681b      	ldr	r3, [r3, #0]
 8011bd4:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 8011bd6:	693b      	ldr	r3, [r7, #16]
 8011bd8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8011bdc:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 8011bde:	693b      	ldr	r3, [r7, #16]
 8011be0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8011be4:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8011be6:	693b      	ldr	r3, [r7, #16]
 8011be8:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8011bec:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8011bee:	69bb      	ldr	r3, [r7, #24]
 8011bf0:	015a      	lsls	r2, r3, #5
 8011bf2:	697b      	ldr	r3, [r7, #20]
 8011bf4:	4413      	add	r3, r2
 8011bf6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011bfa:	461a      	mov	r2, r3
 8011bfc:	693b      	ldr	r3, [r7, #16]
 8011bfe:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 8011c00:	68fb      	ldr	r3, [r7, #12]
 8011c02:	3301      	adds	r3, #1
 8011c04:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 8011c06:	68fb      	ldr	r3, [r7, #12]
 8011c08:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8011c0c:	d80c      	bhi.n	8011c28 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8011c0e:	69bb      	ldr	r3, [r7, #24]
 8011c10:	015a      	lsls	r2, r3, #5
 8011c12:	697b      	ldr	r3, [r7, #20]
 8011c14:	4413      	add	r3, r2
 8011c16:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011c1a:	681b      	ldr	r3, [r3, #0]
 8011c1c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8011c20:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8011c24:	d0ec      	beq.n	8011c00 <USB_StopHost+0xc8>
 8011c26:	e000      	b.n	8011c2a <USB_StopHost+0xf2>
        break;
 8011c28:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8011c2a:	69bb      	ldr	r3, [r7, #24]
 8011c2c:	3301      	adds	r3, #1
 8011c2e:	61bb      	str	r3, [r7, #24]
 8011c30:	69bb      	ldr	r3, [r7, #24]
 8011c32:	2b0f      	cmp	r3, #15
 8011c34:	d9c7      	bls.n	8011bc6 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 8011c36:	697b      	ldr	r3, [r7, #20]
 8011c38:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8011c3c:	461a      	mov	r2, r3
 8011c3e:	f04f 33ff 	mov.w	r3, #4294967295
 8011c42:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8011c44:	687b      	ldr	r3, [r7, #4]
 8011c46:	f04f 32ff 	mov.w	r2, #4294967295
 8011c4a:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8011c4c:	6878      	ldr	r0, [r7, #4]
 8011c4e:	f7ff fce9 	bl	8011624 <USB_EnableGlobalInt>

  return ret;
 8011c52:	7ffb      	ldrb	r3, [r7, #31]
}
 8011c54:	4618      	mov	r0, r3
 8011c56:	3720      	adds	r7, #32
 8011c58:	46bd      	mov	sp, r7
 8011c5a:	bd80      	pop	{r7, pc}

08011c5c <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8011c5c:	b580      	push	{r7, lr}
 8011c5e:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8011c60:	4904      	ldr	r1, [pc, #16]	@ (8011c74 <MX_FATFS_Init+0x18>)
 8011c62:	4805      	ldr	r0, [pc, #20]	@ (8011c78 <MX_FATFS_Init+0x1c>)
 8011c64:	f003 f91e 	bl	8014ea4 <FATFS_LinkDriver>
 8011c68:	4603      	mov	r3, r0
 8011c6a:	461a      	mov	r2, r3
 8011c6c:	4b03      	ldr	r3, [pc, #12]	@ (8011c7c <MX_FATFS_Init+0x20>)
 8011c6e:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8011c70:	bf00      	nop
 8011c72:	bd80      	pop	{r7, pc}
 8011c74:	20001800 	.word	0x20001800
 8011c78:	0801cd28 	.word	0x0801cd28
 8011c7c:	200017fc 	.word	0x200017fc

08011c80 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8011c80:	b480      	push	{r7}
 8011c82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8011c84:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8011c86:	4618      	mov	r0, r3
 8011c88:	46bd      	mov	sp, r7
 8011c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c8e:	4770      	bx	lr

08011c90 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 8011c90:	b580      	push	{r7, lr}
 8011c92:	b082      	sub	sp, #8
 8011c94:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 8011c96:	2300      	movs	r3, #0
 8011c98:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 8011c9a:	f000 f879 	bl	8011d90 <BSP_SD_IsDetected>
 8011c9e:	4603      	mov	r3, r0
 8011ca0:	2b01      	cmp	r3, #1
 8011ca2:	d001      	beq.n	8011ca8 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR_SD_NOT_PRESENT;
 8011ca4:	2302      	movs	r3, #2
 8011ca6:	e012      	b.n	8011cce <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd1);
 8011ca8:	480b      	ldr	r0, [pc, #44]	@ (8011cd8 <BSP_SD_Init+0x48>)
 8011caa:	f7fa feed 	bl	800ca88 <HAL_SD_Init>
 8011cae:	4603      	mov	r3, r0
 8011cb0:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 8011cb2:	79fb      	ldrb	r3, [r7, #7]
 8011cb4:	2b00      	cmp	r3, #0
 8011cb6:	d109      	bne.n	8011ccc <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd1, SDMMC_BUS_WIDE_4B) != HAL_OK)
 8011cb8:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8011cbc:	4806      	ldr	r0, [pc, #24]	@ (8011cd8 <BSP_SD_Init+0x48>)
 8011cbe:	f7fb fcc7 	bl	800d650 <HAL_SD_ConfigWideBusOperation>
 8011cc2:	4603      	mov	r3, r0
 8011cc4:	2b00      	cmp	r3, #0
 8011cc6:	d001      	beq.n	8011ccc <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 8011cc8:	2301      	movs	r3, #1
 8011cca:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 8011ccc:	79fb      	ldrb	r3, [r7, #7]
}
 8011cce:	4618      	mov	r0, r3
 8011cd0:	3708      	adds	r7, #8
 8011cd2:	46bd      	mov	sp, r7
 8011cd4:	bd80      	pop	{r7, pc}
 8011cd6:	bf00      	nop
 8011cd8:	20000ebc 	.word	0x20000ebc

08011cdc <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 8011cdc:	b580      	push	{r7, lr}
 8011cde:	b088      	sub	sp, #32
 8011ce0:	af02      	add	r7, sp, #8
 8011ce2:	60f8      	str	r0, [r7, #12]
 8011ce4:	60b9      	str	r1, [r7, #8]
 8011ce6:	607a      	str	r2, [r7, #4]
 8011ce8:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 8011cea:	2300      	movs	r3, #0
 8011cec:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_ReadBlocks(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 8011cee:	683b      	ldr	r3, [r7, #0]
 8011cf0:	9300      	str	r3, [sp, #0]
 8011cf2:	687b      	ldr	r3, [r7, #4]
 8011cf4:	68ba      	ldr	r2, [r7, #8]
 8011cf6:	68f9      	ldr	r1, [r7, #12]
 8011cf8:	4806      	ldr	r0, [pc, #24]	@ (8011d14 <BSP_SD_ReadBlocks+0x38>)
 8011cfa:	f7fa ff75 	bl	800cbe8 <HAL_SD_ReadBlocks>
 8011cfe:	4603      	mov	r3, r0
 8011d00:	2b00      	cmp	r3, #0
 8011d02:	d001      	beq.n	8011d08 <BSP_SD_ReadBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 8011d04:	2301      	movs	r3, #1
 8011d06:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8011d08:	7dfb      	ldrb	r3, [r7, #23]
}
 8011d0a:	4618      	mov	r0, r3
 8011d0c:	3718      	adds	r7, #24
 8011d0e:	46bd      	mov	sp, r7
 8011d10:	bd80      	pop	{r7, pc}
 8011d12:	bf00      	nop
 8011d14:	20000ebc 	.word	0x20000ebc

08011d18 <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 8011d18:	b580      	push	{r7, lr}
 8011d1a:	b088      	sub	sp, #32
 8011d1c:	af02      	add	r7, sp, #8
 8011d1e:	60f8      	str	r0, [r7, #12]
 8011d20:	60b9      	str	r1, [r7, #8]
 8011d22:	607a      	str	r2, [r7, #4]
 8011d24:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 8011d26:	2300      	movs	r3, #0
 8011d28:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_WriteBlocks(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK)
 8011d2a:	683b      	ldr	r3, [r7, #0]
 8011d2c:	9300      	str	r3, [sp, #0]
 8011d2e:	687b      	ldr	r3, [r7, #4]
 8011d30:	68ba      	ldr	r2, [r7, #8]
 8011d32:	68f9      	ldr	r1, [r7, #12]
 8011d34:	4806      	ldr	r0, [pc, #24]	@ (8011d50 <BSP_SD_WriteBlocks+0x38>)
 8011d36:	f7fb f935 	bl	800cfa4 <HAL_SD_WriteBlocks>
 8011d3a:	4603      	mov	r3, r0
 8011d3c:	2b00      	cmp	r3, #0
 8011d3e:	d001      	beq.n	8011d44 <BSP_SD_WriteBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 8011d40:	2301      	movs	r3, #1
 8011d42:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8011d44:	7dfb      	ldrb	r3, [r7, #23]
}
 8011d46:	4618      	mov	r0, r3
 8011d48:	3718      	adds	r7, #24
 8011d4a:	46bd      	mov	sp, r7
 8011d4c:	bd80      	pop	{r7, pc}
 8011d4e:	bf00      	nop
 8011d50:	20000ebc 	.word	0x20000ebc

08011d54 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 8011d54:	b580      	push	{r7, lr}
 8011d56:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8011d58:	4805      	ldr	r0, [pc, #20]	@ (8011d70 <BSP_SD_GetCardState+0x1c>)
 8011d5a:	f7fb fd13 	bl	800d784 <HAL_SD_GetCardState>
 8011d5e:	4603      	mov	r3, r0
 8011d60:	2b04      	cmp	r3, #4
 8011d62:	bf14      	ite	ne
 8011d64:	2301      	movne	r3, #1
 8011d66:	2300      	moveq	r3, #0
 8011d68:	b2db      	uxtb	r3, r3
}
 8011d6a:	4618      	mov	r0, r3
 8011d6c:	bd80      	pop	{r7, pc}
 8011d6e:	bf00      	nop
 8011d70:	20000ebc 	.word	0x20000ebc

08011d74 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 8011d74:	b580      	push	{r7, lr}
 8011d76:	b082      	sub	sp, #8
 8011d78:	af00      	add	r7, sp, #0
 8011d7a:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 8011d7c:	6879      	ldr	r1, [r7, #4]
 8011d7e:	4803      	ldr	r0, [pc, #12]	@ (8011d8c <BSP_SD_GetCardInfo+0x18>)
 8011d80:	f7fb fc3a 	bl	800d5f8 <HAL_SD_GetCardInfo>
}
 8011d84:	bf00      	nop
 8011d86:	3708      	adds	r7, #8
 8011d88:	46bd      	mov	sp, r7
 8011d8a:	bd80      	pop	{r7, pc}
 8011d8c:	20000ebc 	.word	0x20000ebc

08011d90 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 8011d90:	b580      	push	{r7, lr}
 8011d92:	b082      	sub	sp, #8
 8011d94:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 8011d96:	2301      	movs	r3, #1
 8011d98:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 8011d9a:	f000 f80b 	bl	8011db4 <BSP_PlatformIsDetected>
 8011d9e:	4603      	mov	r3, r0
 8011da0:	2b00      	cmp	r3, #0
 8011da2:	d101      	bne.n	8011da8 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 8011da4:	2300      	movs	r3, #0
 8011da6:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 8011da8:	79fb      	ldrb	r3, [r7, #7]
 8011daa:	b2db      	uxtb	r3, r3
}
 8011dac:	4618      	mov	r0, r3
 8011dae:	3708      	adds	r7, #8
 8011db0:	46bd      	mov	sp, r7
 8011db2:	bd80      	pop	{r7, pc}

08011db4 <BSP_PlatformIsDetected>:
  ******************************************************************************
*/
/* USER CODE END Header */
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 8011db4:	b580      	push	{r7, lr}
 8011db6:	b082      	sub	sp, #8
 8011db8:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 8011dba:	2301      	movs	r3, #1
 8011dbc:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 8011dbe:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8011dc2:	4806      	ldr	r0, [pc, #24]	@ (8011ddc <BSP_PlatformIsDetected+0x28>)
 8011dc4:	f7f6 fbac 	bl	8008520 <HAL_GPIO_ReadPin>
 8011dc8:	4603      	mov	r3, r0
 8011dca:	2b00      	cmp	r3, #0
 8011dcc:	d001      	beq.n	8011dd2 <BSP_PlatformIsDetected+0x1e>
    {
        status = SD_NOT_PRESENT;
 8011dce:	2300      	movs	r3, #0
 8011dd0:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 8011dd2:	79fb      	ldrb	r3, [r7, #7]
}
 8011dd4:	4618      	mov	r0, r3
 8011dd6:	3708      	adds	r7, #8
 8011dd8:	46bd      	mov	sp, r7
 8011dda:	bd80      	pop	{r7, pc}
 8011ddc:	40020800 	.word	0x40020800

08011de0 <SCB_InvalidateDCache_by_Addr>:
  \details Invalidates D-Cache for the given address
  \param[in]   addr    address (aligned to 32-byte boundary)
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_INLINE void SCB_InvalidateDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
 8011de0:	b480      	push	{r7}
 8011de2:	b087      	sub	sp, #28
 8011de4:	af00      	add	r7, sp, #0
 8011de6:	6078      	str	r0, [r7, #4]
 8011de8:	6039      	str	r1, [r7, #0]
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
     int32_t op_size = dsize;
 8011dea:	683b      	ldr	r3, [r7, #0]
 8011dec:	617b      	str	r3, [r7, #20]
    uint32_t op_addr = (uint32_t)addr;
 8011dee:	687b      	ldr	r3, [r7, #4]
 8011df0:	613b      	str	r3, [r7, #16]
     int32_t linesize = 32;                /* in Cortex-M7 size of cache line is fixed to 8 words (32 bytes) */
 8011df2:	2320      	movs	r3, #32
 8011df4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8011df6:	f3bf 8f4f 	dsb	sy
}
 8011dfa:	bf00      	nop

    __DSB();

    while (op_size > 0) {
 8011dfc:	e00b      	b.n	8011e16 <SCB_InvalidateDCache_by_Addr+0x36>
      SCB->DCIMVAC = op_addr;
 8011dfe:	4a0d      	ldr	r2, [pc, #52]	@ (8011e34 <SCB_InvalidateDCache_by_Addr+0x54>)
 8011e00:	693b      	ldr	r3, [r7, #16]
 8011e02:	f8c2 325c 	str.w	r3, [r2, #604]	@ 0x25c
      op_addr += (uint32_t)linesize;
 8011e06:	68fb      	ldr	r3, [r7, #12]
 8011e08:	693a      	ldr	r2, [r7, #16]
 8011e0a:	4413      	add	r3, r2
 8011e0c:	613b      	str	r3, [r7, #16]
      op_size -=           linesize;
 8011e0e:	697a      	ldr	r2, [r7, #20]
 8011e10:	68fb      	ldr	r3, [r7, #12]
 8011e12:	1ad3      	subs	r3, r2, r3
 8011e14:	617b      	str	r3, [r7, #20]
    while (op_size > 0) {
 8011e16:	697b      	ldr	r3, [r7, #20]
 8011e18:	2b00      	cmp	r3, #0
 8011e1a:	dcf0      	bgt.n	8011dfe <SCB_InvalidateDCache_by_Addr+0x1e>
  __ASM volatile ("dsb 0xF":::"memory");
 8011e1c:	f3bf 8f4f 	dsb	sy
}
 8011e20:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8011e22:	f3bf 8f6f 	isb	sy
}
 8011e26:	bf00      	nop
    }

    __DSB();
    __ISB();
  #endif
}
 8011e28:	bf00      	nop
 8011e2a:	371c      	adds	r7, #28
 8011e2c:	46bd      	mov	sp, r7
 8011e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e32:	4770      	bx	lr
 8011e34:	e000ed00 	.word	0xe000ed00

08011e38 <SCB_CleanDCache_by_Addr>:
  \details Cleans D-Cache for the given address
  \param[in]   addr    address (aligned to 32-byte boundary)
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_INLINE void SCB_CleanDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
 8011e38:	b480      	push	{r7}
 8011e3a:	b087      	sub	sp, #28
 8011e3c:	af00      	add	r7, sp, #0
 8011e3e:	6078      	str	r0, [r7, #4]
 8011e40:	6039      	str	r1, [r7, #0]
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
     int32_t op_size = dsize;
 8011e42:	683b      	ldr	r3, [r7, #0]
 8011e44:	617b      	str	r3, [r7, #20]
    uint32_t op_addr = (uint32_t) addr;
 8011e46:	687b      	ldr	r3, [r7, #4]
 8011e48:	613b      	str	r3, [r7, #16]
     int32_t linesize = 32;                /* in Cortex-M7 size of cache line is fixed to 8 words (32 bytes) */
 8011e4a:	2320      	movs	r3, #32
 8011e4c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8011e4e:	f3bf 8f4f 	dsb	sy
}
 8011e52:	bf00      	nop

    __DSB();

    while (op_size > 0) {
 8011e54:	e00b      	b.n	8011e6e <SCB_CleanDCache_by_Addr+0x36>
      SCB->DCCMVAC = op_addr;
 8011e56:	4a0d      	ldr	r2, [pc, #52]	@ (8011e8c <SCB_CleanDCache_by_Addr+0x54>)
 8011e58:	693b      	ldr	r3, [r7, #16]
 8011e5a:	f8c2 3268 	str.w	r3, [r2, #616]	@ 0x268
      op_addr += (uint32_t)linesize;
 8011e5e:	68fb      	ldr	r3, [r7, #12]
 8011e60:	693a      	ldr	r2, [r7, #16]
 8011e62:	4413      	add	r3, r2
 8011e64:	613b      	str	r3, [r7, #16]
      op_size -=           linesize;
 8011e66:	697a      	ldr	r2, [r7, #20]
 8011e68:	68fb      	ldr	r3, [r7, #12]
 8011e6a:	1ad3      	subs	r3, r2, r3
 8011e6c:	617b      	str	r3, [r7, #20]
    while (op_size > 0) {
 8011e6e:	697b      	ldr	r3, [r7, #20]
 8011e70:	2b00      	cmp	r3, #0
 8011e72:	dcf0      	bgt.n	8011e56 <SCB_CleanDCache_by_Addr+0x1e>
  __ASM volatile ("dsb 0xF":::"memory");
 8011e74:	f3bf 8f4f 	dsb	sy
}
 8011e78:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8011e7a:	f3bf 8f6f 	isb	sy
}
 8011e7e:	bf00      	nop
    }

    __DSB();
    __ISB();
  #endif
}
 8011e80:	bf00      	nop
 8011e82:	371c      	adds	r7, #28
 8011e84:	46bd      	mov	sp, r7
 8011e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e8a:	4770      	bx	lr
 8011e8c:	e000ed00 	.word	0xe000ed00

08011e90 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 8011e90:	b580      	push	{r7, lr}
 8011e92:	b084      	sub	sp, #16
 8011e94:	af00      	add	r7, sp, #0
 8011e96:	6078      	str	r0, [r7, #4]
  uint32_t timer;
  /* block until SDIO peripheral is ready again or a timeout occur */
#if (osCMSIS <= 0x20000U)
  timer = osKernelSysTick();
 8011e98:	f003 f850 	bl	8014f3c <osKernelSysTick>
 8011e9c:	60f8      	str	r0, [r7, #12]
  while( osKernelSysTick() - timer < timeout)
 8011e9e:	e006      	b.n	8011eae <SD_CheckStatusWithTimeout+0x1e>
#else
  timer = osKernelGetTickCount();
  while( osKernelGetTickCount() - timer < timeout)
#endif
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8011ea0:	f7ff ff58 	bl	8011d54 <BSP_SD_GetCardState>
 8011ea4:	4603      	mov	r3, r0
 8011ea6:	2b00      	cmp	r3, #0
 8011ea8:	d101      	bne.n	8011eae <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 8011eaa:	2300      	movs	r3, #0
 8011eac:	e009      	b.n	8011ec2 <SD_CheckStatusWithTimeout+0x32>
  while( osKernelSysTick() - timer < timeout)
 8011eae:	f003 f845 	bl	8014f3c <osKernelSysTick>
 8011eb2:	4602      	mov	r2, r0
 8011eb4:	68fb      	ldr	r3, [r7, #12]
 8011eb6:	1ad3      	subs	r3, r2, r3
 8011eb8:	687a      	ldr	r2, [r7, #4]
 8011eba:	429a      	cmp	r2, r3
 8011ebc:	d8f0      	bhi.n	8011ea0 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 8011ebe:	f04f 33ff 	mov.w	r3, #4294967295
}
 8011ec2:	4618      	mov	r0, r3
 8011ec4:	3710      	adds	r7, #16
 8011ec6:	46bd      	mov	sp, r7
 8011ec8:	bd80      	pop	{r7, pc}
	...

08011ecc <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 8011ecc:	b580      	push	{r7, lr}
 8011ece:	b082      	sub	sp, #8
 8011ed0:	af00      	add	r7, sp, #0
 8011ed2:	4603      	mov	r3, r0
 8011ed4:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 8011ed6:	4b0b      	ldr	r3, [pc, #44]	@ (8011f04 <SD_CheckStatus+0x38>)
 8011ed8:	2201      	movs	r2, #1
 8011eda:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8011edc:	f7ff ff3a 	bl	8011d54 <BSP_SD_GetCardState>
 8011ee0:	4603      	mov	r3, r0
 8011ee2:	2b00      	cmp	r3, #0
 8011ee4:	d107      	bne.n	8011ef6 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 8011ee6:	4b07      	ldr	r3, [pc, #28]	@ (8011f04 <SD_CheckStatus+0x38>)
 8011ee8:	781b      	ldrb	r3, [r3, #0]
 8011eea:	b2db      	uxtb	r3, r3
 8011eec:	f023 0301 	bic.w	r3, r3, #1
 8011ef0:	b2da      	uxtb	r2, r3
 8011ef2:	4b04      	ldr	r3, [pc, #16]	@ (8011f04 <SD_CheckStatus+0x38>)
 8011ef4:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 8011ef6:	4b03      	ldr	r3, [pc, #12]	@ (8011f04 <SD_CheckStatus+0x38>)
 8011ef8:	781b      	ldrb	r3, [r3, #0]
 8011efa:	b2db      	uxtb	r3, r3
}
 8011efc:	4618      	mov	r0, r3
 8011efe:	3708      	adds	r7, #8
 8011f00:	46bd      	mov	sp, r7
 8011f02:	bd80      	pop	{r7, pc}
 8011f04:	20000071 	.word	0x20000071

08011f08 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8011f08:	b590      	push	{r4, r7, lr}
 8011f0a:	b087      	sub	sp, #28
 8011f0c:	af00      	add	r7, sp, #0
 8011f0e:	4603      	mov	r3, r0
 8011f10:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 8011f12:	4b1d      	ldr	r3, [pc, #116]	@ (8011f88 <SD_initialize+0x80>)
 8011f14:	2201      	movs	r2, #1
 8011f16:	701a      	strb	r2, [r3, #0]
  /*
   * check that the kernel has been started before continuing
   * as the osMessage API will fail otherwise
   */
#if (osCMSIS <= 0x20000U)
  if(osKernelRunning())
 8011f18:	f003 f804 	bl	8014f24 <osKernelRunning>
 8011f1c:	4603      	mov	r3, r0
 8011f1e:	2b00      	cmp	r3, #0
 8011f20:	d02b      	beq.n	8011f7a <SD_initialize+0x72>
    {
      Stat = SD_CheckStatus(lun);
    }

#else
    Stat = SD_CheckStatus(lun);
 8011f22:	79fb      	ldrb	r3, [r7, #7]
 8011f24:	4618      	mov	r0, r3
 8011f26:	f7ff ffd1 	bl	8011ecc <SD_CheckStatus>
 8011f2a:	4603      	mov	r3, r0
 8011f2c:	461a      	mov	r2, r3
 8011f2e:	4b16      	ldr	r3, [pc, #88]	@ (8011f88 <SD_initialize+0x80>)
 8011f30:	701a      	strb	r2, [r3, #0]
    /*
    * if the SD is correctly initialized, create the operation queue
    * if not already created
    */

    if (Stat != STA_NOINIT)
 8011f32:	4b15      	ldr	r3, [pc, #84]	@ (8011f88 <SD_initialize+0x80>)
 8011f34:	781b      	ldrb	r3, [r3, #0]
 8011f36:	b2db      	uxtb	r3, r3
 8011f38:	2b01      	cmp	r3, #1
 8011f3a:	d01e      	beq.n	8011f7a <SD_initialize+0x72>
    {
      if (SDQueueID == NULL)
 8011f3c:	4b13      	ldr	r3, [pc, #76]	@ (8011f8c <SD_initialize+0x84>)
 8011f3e:	681b      	ldr	r3, [r3, #0]
 8011f40:	2b00      	cmp	r3, #0
 8011f42:	d10e      	bne.n	8011f62 <SD_initialize+0x5a>
      {
 #if (osCMSIS <= 0x20000U)
      osMessageQDef(SD_Queue, QUEUE_SIZE, uint16_t);
 8011f44:	4b12      	ldr	r3, [pc, #72]	@ (8011f90 <SD_initialize+0x88>)
 8011f46:	f107 0408 	add.w	r4, r7, #8
 8011f4a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8011f4c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
      SDQueueID = osMessageCreate (osMessageQ(SD_Queue), NULL);
 8011f50:	f107 0308 	add.w	r3, r7, #8
 8011f54:	2100      	movs	r1, #0
 8011f56:	4618      	mov	r0, r3
 8011f58:	f003 f860 	bl	801501c <osMessageCreate>
 8011f5c:	4603      	mov	r3, r0
 8011f5e:	4a0b      	ldr	r2, [pc, #44]	@ (8011f8c <SD_initialize+0x84>)
 8011f60:	6013      	str	r3, [r2, #0]
#else
      SDQueueID = osMessageQueueNew(QUEUE_SIZE, 2, NULL);
#endif
      }

      if (SDQueueID == NULL)
 8011f62:	4b0a      	ldr	r3, [pc, #40]	@ (8011f8c <SD_initialize+0x84>)
 8011f64:	681b      	ldr	r3, [r3, #0]
 8011f66:	2b00      	cmp	r3, #0
 8011f68:	d107      	bne.n	8011f7a <SD_initialize+0x72>
      {
        Stat |= STA_NOINIT;
 8011f6a:	4b07      	ldr	r3, [pc, #28]	@ (8011f88 <SD_initialize+0x80>)
 8011f6c:	781b      	ldrb	r3, [r3, #0]
 8011f6e:	b2db      	uxtb	r3, r3
 8011f70:	f043 0301 	orr.w	r3, r3, #1
 8011f74:	b2da      	uxtb	r2, r3
 8011f76:	4b04      	ldr	r3, [pc, #16]	@ (8011f88 <SD_initialize+0x80>)
 8011f78:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return Stat;
 8011f7a:	4b03      	ldr	r3, [pc, #12]	@ (8011f88 <SD_initialize+0x80>)
 8011f7c:	781b      	ldrb	r3, [r3, #0]
 8011f7e:	b2db      	uxtb	r3, r3
}
 8011f80:	4618      	mov	r0, r3
 8011f82:	371c      	adds	r7, #28
 8011f84:	46bd      	mov	sp, r7
 8011f86:	bd90      	pop	{r4, r7, pc}
 8011f88:	20000071 	.word	0x20000071
 8011f8c:	20001c40 	.word	0x20001c40
 8011f90:	0801cca0 	.word	0x0801cca0

08011f94 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 8011f94:	b580      	push	{r7, lr}
 8011f96:	b082      	sub	sp, #8
 8011f98:	af00      	add	r7, sp, #0
 8011f9a:	4603      	mov	r3, r0
 8011f9c:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 8011f9e:	79fb      	ldrb	r3, [r7, #7]
 8011fa0:	4618      	mov	r0, r3
 8011fa2:	f7ff ff93 	bl	8011ecc <SD_CheckStatus>
 8011fa6:	4603      	mov	r3, r0
}
 8011fa8:	4618      	mov	r0, r3
 8011faa:	3708      	adds	r7, #8
 8011fac:	46bd      	mov	sp, r7
 8011fae:	bd80      	pop	{r7, pc}

08011fb0 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8011fb0:	b580      	push	{r7, lr}
 8011fb2:	b08a      	sub	sp, #40	@ 0x28
 8011fb4:	af00      	add	r7, sp, #0
 8011fb6:	60b9      	str	r1, [r7, #8]
 8011fb8:	607a      	str	r2, [r7, #4]
 8011fba:	603b      	str	r3, [r7, #0]
 8011fbc:	4603      	mov	r3, r0
 8011fbe:	73fb      	strb	r3, [r7, #15]
  uint8_t ret;
  DRESULT res = RES_ERROR;
 8011fc0:	2301      	movs	r3, #1
 8011fc2:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
#endif
  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8011fc6:	f247 5030 	movw	r0, #30000	@ 0x7530
 8011fca:	f7ff ff61 	bl	8011e90 <SD_CheckStatusWithTimeout>
 8011fce:	4603      	mov	r3, r0
 8011fd0:	2b00      	cmp	r3, #0
 8011fd2:	da02      	bge.n	8011fda <SD_read+0x2a>
  {
    return res;
 8011fd4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8011fd8:	e051      	b.n	801207e <SD_read+0xce>
  }

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
 8011fda:	68bb      	ldr	r3, [r7, #8]
 8011fdc:	f003 0303 	and.w	r3, r3, #3
 8011fe0:	2b00      	cmp	r3, #0
 8011fe2:	d111      	bne.n	8012008 <SD_read+0x58>
  {
#endif
    /* Use polling mode instead of DMA to avoid callback issues */
    ret = BSP_SD_ReadBlocks((uint32_t*)buff, (uint32_t)(sector), count, SD_TIMEOUT);
 8011fe4:	f247 5330 	movw	r3, #30000	@ 0x7530
 8011fe8:	683a      	ldr	r2, [r7, #0]
 8011fea:	6879      	ldr	r1, [r7, #4]
 8011fec:	68b8      	ldr	r0, [r7, #8]
 8011fee:	f7ff fe75 	bl	8011cdc <BSP_SD_ReadBlocks>
 8011ff2:	4603      	mov	r3, r0
 8011ff4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    if (ret == MSD_OK) {
 8011ff8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8011ffc:	2b00      	cmp	r3, #0
 8011ffe:	d13c      	bne.n	801207a <SD_read+0xca>
      /* Polling mode - no need for message queue */
      res = RES_OK;
 8012000:	2300      	movs	r3, #0
 8012002:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8012006:	e038      	b.n	801207a <SD_read+0xca>
    else
    {
      /* Slow path, fetch each sector a part and memcpy to destination buffer */
      int i;

      for (i = 0; i < count; i++)
 8012008:	2300      	movs	r3, #0
 801200a:	623b      	str	r3, [r7, #32]
 801200c:	e024      	b.n	8012058 <SD_read+0xa8>
      {
        ret = BSP_SD_ReadBlocks((uint32_t*)scratch, (uint32_t)sector++, 1, SD_TIMEOUT);
 801200e:	6879      	ldr	r1, [r7, #4]
 8012010:	1c4b      	adds	r3, r1, #1
 8012012:	607b      	str	r3, [r7, #4]
 8012014:	f247 5330 	movw	r3, #30000	@ 0x7530
 8012018:	2201      	movs	r2, #1
 801201a:	481b      	ldr	r0, [pc, #108]	@ (8012088 <SD_read+0xd8>)
 801201c:	f7ff fe5e 	bl	8011cdc <BSP_SD_ReadBlocks>
 8012020:	4603      	mov	r3, r0
 8012022:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (ret == MSD_OK )
 8012026:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801202a:	2b00      	cmp	r3, #0
 801202c:	d119      	bne.n	8012062 <SD_read+0xb2>
#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)
          /*
          *
          * invalidate the scratch buffer before the next read to get the actual data instead of the cached one
          */
          SCB_InvalidateDCache_by_Addr((uint32_t*)scratch, BLOCKSIZE);
 801202e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8012032:	4815      	ldr	r0, [pc, #84]	@ (8012088 <SD_read+0xd8>)
 8012034:	f7ff fed4 	bl	8011de0 <SCB_InvalidateDCache_by_Addr>
#endif
          memcpy(buff, scratch, BLOCKSIZE);
 8012038:	68bb      	ldr	r3, [r7, #8]
 801203a:	4a13      	ldr	r2, [pc, #76]	@ (8012088 <SD_read+0xd8>)
 801203c:	4618      	mov	r0, r3
 801203e:	4611      	mov	r1, r2
 8012040:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8012044:	461a      	mov	r2, r3
 8012046:	f005 fec6 	bl	8017dd6 <memcpy>
          buff += BLOCKSIZE;
 801204a:	68bb      	ldr	r3, [r7, #8]
 801204c:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8012050:	60bb      	str	r3, [r7, #8]
      for (i = 0; i < count; i++)
 8012052:	6a3b      	ldr	r3, [r7, #32]
 8012054:	3301      	adds	r3, #1
 8012056:	623b      	str	r3, [r7, #32]
 8012058:	6a3b      	ldr	r3, [r7, #32]
 801205a:	683a      	ldr	r2, [r7, #0]
 801205c:	429a      	cmp	r2, r3
 801205e:	d8d6      	bhi.n	801200e <SD_read+0x5e>
 8012060:	e000      	b.n	8012064 <SD_read+0xb4>
        }
        else
        {
          break;
 8012062:	bf00      	nop
        }
      }

      if ((i == count) && (ret == MSD_OK ))
 8012064:	6a3b      	ldr	r3, [r7, #32]
 8012066:	683a      	ldr	r2, [r7, #0]
 8012068:	429a      	cmp	r2, r3
 801206a:	d106      	bne.n	801207a <SD_read+0xca>
 801206c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012070:	2b00      	cmp	r3, #0
 8012072:	d102      	bne.n	801207a <SD_read+0xca>
        res = RES_OK;
 8012074:	2300      	movs	r3, #0
 8012076:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    }
#endif
  return res;
 801207a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
}
 801207e:	4618      	mov	r0, r3
 8012080:	3728      	adds	r7, #40	@ 0x28
 8012082:	46bd      	mov	sp, r7
 8012084:	bd80      	pop	{r7, pc}
 8012086:	bf00      	nop
 8012088:	20001a40 	.word	0x20001a40

0801208c <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 801208c:	b580      	push	{r7, lr}
 801208e:	b08c      	sub	sp, #48	@ 0x30
 8012090:	af00      	add	r7, sp, #0
 8012092:	60b9      	str	r1, [r7, #8]
 8012094:	607a      	str	r2, [r7, #4]
 8012096:	603b      	str	r3, [r7, #0]
 8012098:	4603      	mov	r3, r0
 801209a:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 801209c:	2301      	movs	r3, #1
 801209e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 80120a2:	f247 5030 	movw	r0, #30000	@ 0x7530
 80120a6:	f7ff fef3 	bl	8011e90 <SD_CheckStatusWithTimeout>
 80120aa:	4603      	mov	r3, r0
 80120ac:	2b00      	cmp	r3, #0
 80120ae:	da02      	bge.n	80120b6 <SD_write+0x2a>
  {
    return res;
 80120b0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80120b4:	e082      	b.n	80121bc <SD_write+0x130>
  }

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
 80120b6:	68bb      	ldr	r3, [r7, #8]
 80120b8:	f003 0303 	and.w	r3, r3, #3
 80120bc:	2b00      	cmp	r3, #0
 80120be:	d17b      	bne.n	80121b8 <SD_write+0x12c>
  uint32_t alignedAddr;
  /*
    the SCB_CleanDCache_by_Addr() requires a 32-Byte aligned address
    adjust the address and the D-Cache size to clean accordingly.
  */
  alignedAddr = (uint32_t)buff & ~0x1F;
 80120c0:	68bb      	ldr	r3, [r7, #8]
 80120c2:	f023 031f 	bic.w	r3, r3, #31
 80120c6:	623b      	str	r3, [r7, #32]
  SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
 80120c8:	6a38      	ldr	r0, [r7, #32]
 80120ca:	683b      	ldr	r3, [r7, #0]
 80120cc:	025a      	lsls	r2, r3, #9
 80120ce:	68b9      	ldr	r1, [r7, #8]
 80120d0:	6a3b      	ldr	r3, [r7, #32]
 80120d2:	1acb      	subs	r3, r1, r3
 80120d4:	4413      	add	r3, r2
 80120d6:	4619      	mov	r1, r3
 80120d8:	f7ff feae 	bl	8011e38 <SCB_CleanDCache_by_Addr>
#endif

  if(BSP_SD_WriteBlocks((uint32_t*)buff,
 80120dc:	f247 5330 	movw	r3, #30000	@ 0x7530
 80120e0:	683a      	ldr	r2, [r7, #0]
 80120e2:	6879      	ldr	r1, [r7, #4]
 80120e4:	68b8      	ldr	r0, [r7, #8]
 80120e6:	f7ff fe17 	bl	8011d18 <BSP_SD_WriteBlocks>
 80120ea:	4603      	mov	r3, r0
 80120ec:	2b00      	cmp	r3, #0
 80120ee:	d103      	bne.n	80120f8 <SD_write+0x6c>
                        (uint32_t) (sector),
                        count, SD_TIMEOUT) == MSD_OK)
  {
    /* Polling mode - no need for message queue */
    res = RES_OK;
 80120f0:	2300      	movs	r3, #0
 80120f2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80120f6:	e05f      	b.n	80121b8 <SD_write+0x12c>

#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)
    /*
     * invalidate the scratch buffer before the next write to get the actual data instead of the cached one
     */
     SCB_InvalidateDCache_by_Addr((uint32_t*)scratch, BLOCKSIZE);
 80120f8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80120fc:	4831      	ldr	r0, [pc, #196]	@ (80121c4 <SD_write+0x138>)
 80120fe:	f7ff fe6f 	bl	8011de0 <SCB_InvalidateDCache_by_Addr>
#endif
      for (i = 0; i < count; i++)
 8012102:	2300      	movs	r3, #0
 8012104:	627b      	str	r3, [r7, #36]	@ 0x24
 8012106:	e045      	b.n	8012194 <SD_write+0x108>
      {
        memcpy((void *)scratch, buff, BLOCKSIZE);
 8012108:	4a2e      	ldr	r2, [pc, #184]	@ (80121c4 <SD_write+0x138>)
 801210a:	68bb      	ldr	r3, [r7, #8]
 801210c:	4610      	mov	r0, r2
 801210e:	4619      	mov	r1, r3
 8012110:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8012114:	461a      	mov	r2, r3
 8012116:	f005 fe5e 	bl	8017dd6 <memcpy>
        buff += BLOCKSIZE;
 801211a:	68bb      	ldr	r3, [r7, #8]
 801211c:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8012120:	60bb      	str	r3, [r7, #8]

        ret = BSP_SD_WriteBlocks((uint32_t*)scratch, (uint32_t)sector++, 1, SD_TIMEOUT);
 8012122:	6879      	ldr	r1, [r7, #4]
 8012124:	1c4b      	adds	r3, r1, #1
 8012126:	607b      	str	r3, [r7, #4]
 8012128:	f247 5330 	movw	r3, #30000	@ 0x7530
 801212c:	2201      	movs	r2, #1
 801212e:	4825      	ldr	r0, [pc, #148]	@ (80121c4 <SD_write+0x138>)
 8012130:	f7ff fdf2 	bl	8011d18 <BSP_SD_WriteBlocks>
 8012134:	4603      	mov	r3, r0
 8012136:	62bb      	str	r3, [r7, #40]	@ 0x28
        if (ret == MSD_OK )
 8012138:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801213a:	2b00      	cmp	r3, #0
 801213c:	d12f      	bne.n	801219e <SD_write+0x112>
        {
          /* Polling mode - operation already completed */
#if (osCMSIS < 0x20000U)
          /* wait for a message from the queue or a timeout */
          event = osMessageGet(SDQueueID, SD_TIMEOUT);
 801213e:	4b22      	ldr	r3, [pc, #136]	@ (80121c8 <SD_write+0x13c>)
 8012140:	6819      	ldr	r1, [r3, #0]
 8012142:	f107 0310 	add.w	r3, r7, #16
 8012146:	f247 5230 	movw	r2, #30000	@ 0x7530
 801214a:	4618      	mov	r0, r3
 801214c:	f002 ffce 	bl	80150ec <osMessageGet>

          if (event.status == osEventMessage)
 8012150:	693b      	ldr	r3, [r7, #16]
 8012152:	2b10      	cmp	r3, #16
 8012154:	d11b      	bne.n	801218e <SD_write+0x102>
          {
            if (event.value.v == READ_CPLT_MSG)
 8012156:	697b      	ldr	r3, [r7, #20]
 8012158:	2b01      	cmp	r3, #1
 801215a:	d118      	bne.n	801218e <SD_write+0x102>
            {
              timer = osKernelSysTick();
 801215c:	f002 feee 	bl	8014f3c <osKernelSysTick>
 8012160:	61f8      	str	r0, [r7, #28]
              /* block until SDIO IP is ready or a timeout occur */
              while(osKernelSysTick() - timer <SD_TIMEOUT)
 8012162:	e006      	b.n	8012172 <SD_write+0xe6>
                /* block until SDIO IP is ready or a timeout occur */
                ret = MSD_ERROR;
                while(osKernelGetTickCount() - timer < SD_TIMEOUT)
#endif
                {
                  ret = BSP_SD_GetCardState();
 8012164:	f7ff fdf6 	bl	8011d54 <BSP_SD_GetCardState>
 8012168:	4603      	mov	r3, r0
 801216a:	62bb      	str	r3, [r7, #40]	@ 0x28

                  if (ret == MSD_OK)
 801216c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801216e:	2b00      	cmp	r3, #0
 8012170:	d009      	beq.n	8012186 <SD_write+0xfa>
              while(osKernelSysTick() - timer <SD_TIMEOUT)
 8012172:	f002 fee3 	bl	8014f3c <osKernelSysTick>
 8012176:	4602      	mov	r2, r0
 8012178:	69fb      	ldr	r3, [r7, #28]
 801217a:	1ad3      	subs	r3, r2, r3
 801217c:	f247 522f 	movw	r2, #29999	@ 0x752f
 8012180:	4293      	cmp	r3, r2
 8012182:	d9ef      	bls.n	8012164 <SD_write+0xd8>
 8012184:	e000      	b.n	8012188 <SD_write+0xfc>
                  {
                    break;
 8012186:	bf00      	nop
                  }
                }

                if (ret != MSD_OK)
 8012188:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801218a:	2b00      	cmp	r3, #0
 801218c:	d109      	bne.n	80121a2 <SD_write+0x116>
      for (i = 0; i < count; i++)
 801218e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012190:	3301      	adds	r3, #1
 8012192:	627b      	str	r3, [r7, #36]	@ 0x24
 8012194:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012196:	683a      	ldr	r2, [r7, #0]
 8012198:	429a      	cmp	r2, r3
 801219a:	d8b5      	bhi.n	8012108 <SD_write+0x7c>
 801219c:	e002      	b.n	80121a4 <SD_write+0x118>
          }
#endif
        }
        else
        {
          break;
 801219e:	bf00      	nop
 80121a0:	e000      	b.n	80121a4 <SD_write+0x118>
                  break;
 80121a2:	bf00      	nop
        }
      }

      if ((i == count) && (ret == MSD_OK ))
 80121a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80121a6:	683a      	ldr	r2, [r7, #0]
 80121a8:	429a      	cmp	r2, r3
 80121aa:	d105      	bne.n	80121b8 <SD_write+0x12c>
 80121ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80121ae:	2b00      	cmp	r3, #0
 80121b0:	d102      	bne.n	80121b8 <SD_write+0x12c>
        res = RES_OK;
 80121b2:	2300      	movs	r3, #0
 80121b4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

  }
#endif

  return res;
 80121b8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80121bc:	4618      	mov	r0, r3
 80121be:	3730      	adds	r7, #48	@ 0x30
 80121c0:	46bd      	mov	sp, r7
 80121c2:	bd80      	pop	{r7, pc}
 80121c4:	20001a40 	.word	0x20001a40
 80121c8:	20001c40 	.word	0x20001c40

080121cc <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 80121cc:	b580      	push	{r7, lr}
 80121ce:	b08c      	sub	sp, #48	@ 0x30
 80121d0:	af00      	add	r7, sp, #0
 80121d2:	4603      	mov	r3, r0
 80121d4:	603a      	str	r2, [r7, #0]
 80121d6:	71fb      	strb	r3, [r7, #7]
 80121d8:	460b      	mov	r3, r1
 80121da:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 80121dc:	2301      	movs	r3, #1
 80121de:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 80121e2:	4b25      	ldr	r3, [pc, #148]	@ (8012278 <SD_ioctl+0xac>)
 80121e4:	781b      	ldrb	r3, [r3, #0]
 80121e6:	b2db      	uxtb	r3, r3
 80121e8:	f003 0301 	and.w	r3, r3, #1
 80121ec:	2b00      	cmp	r3, #0
 80121ee:	d001      	beq.n	80121f4 <SD_ioctl+0x28>
 80121f0:	2303      	movs	r3, #3
 80121f2:	e03c      	b.n	801226e <SD_ioctl+0xa2>

  switch (cmd)
 80121f4:	79bb      	ldrb	r3, [r7, #6]
 80121f6:	2b03      	cmp	r3, #3
 80121f8:	d834      	bhi.n	8012264 <SD_ioctl+0x98>
 80121fa:	a201      	add	r2, pc, #4	@ (adr r2, 8012200 <SD_ioctl+0x34>)
 80121fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012200:	08012211 	.word	0x08012211
 8012204:	08012219 	.word	0x08012219
 8012208:	08012231 	.word	0x08012231
 801220c:	0801224b 	.word	0x0801224b
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 8012210:	2300      	movs	r3, #0
 8012212:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8012216:	e028      	b.n	801226a <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 8012218:	f107 030c 	add.w	r3, r7, #12
 801221c:	4618      	mov	r0, r3
 801221e:	f7ff fda9 	bl	8011d74 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 8012222:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012224:	683b      	ldr	r3, [r7, #0]
 8012226:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8012228:	2300      	movs	r3, #0
 801222a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 801222e:	e01c      	b.n	801226a <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8012230:	f107 030c 	add.w	r3, r7, #12
 8012234:	4618      	mov	r0, r3
 8012236:	f7ff fd9d 	bl	8011d74 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 801223a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801223c:	b29a      	uxth	r2, r3
 801223e:	683b      	ldr	r3, [r7, #0]
 8012240:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 8012242:	2300      	movs	r3, #0
 8012244:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8012248:	e00f      	b.n	801226a <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 801224a:	f107 030c 	add.w	r3, r7, #12
 801224e:	4618      	mov	r0, r3
 8012250:	f7ff fd90 	bl	8011d74 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8012254:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012256:	0a5a      	lsrs	r2, r3, #9
 8012258:	683b      	ldr	r3, [r7, #0]
 801225a:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 801225c:	2300      	movs	r3, #0
 801225e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8012262:	e002      	b.n	801226a <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 8012264:	2304      	movs	r3, #4
 8012266:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  return res;
 801226a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 801226e:	4618      	mov	r0, r3
 8012270:	3730      	adds	r7, #48	@ 0x30
 8012272:	46bd      	mov	sp, r7
 8012274:	bd80      	pop	{r7, pc}
 8012276:	bf00      	nop
 8012278:	20000071 	.word	0x20000071

0801227c <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 801227c:	b580      	push	{r7, lr}
 801227e:	b082      	sub	sp, #8
 8012280:	af00      	add	r7, sp, #0
 8012282:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 8012284:	687b      	ldr	r3, [r7, #4]
 8012286:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 801228a:	1c5a      	adds	r2, r3, #1
 801228c:	687b      	ldr	r3, [r7, #4]
 801228e:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 8012292:	6878      	ldr	r0, [r7, #4]
 8012294:	f000 f804 	bl	80122a0 <USBH_HandleSof>
}
 8012298:	bf00      	nop
 801229a:	3708      	adds	r7, #8
 801229c:	46bd      	mov	sp, r7
 801229e:	bd80      	pop	{r7, pc}

080122a0 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 80122a0:	b580      	push	{r7, lr}
 80122a2:	b082      	sub	sp, #8
 80122a4:	af00      	add	r7, sp, #0
 80122a6:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 80122a8:	687b      	ldr	r3, [r7, #4]
 80122aa:	781b      	ldrb	r3, [r3, #0]
 80122ac:	b2db      	uxtb	r3, r3
 80122ae:	2b0b      	cmp	r3, #11
 80122b0:	d10a      	bne.n	80122c8 <USBH_HandleSof+0x28>
 80122b2:	687b      	ldr	r3, [r7, #4]
 80122b4:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80122b8:	2b00      	cmp	r3, #0
 80122ba:	d005      	beq.n	80122c8 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 80122bc:	687b      	ldr	r3, [r7, #4]
 80122be:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80122c2:	699b      	ldr	r3, [r3, #24]
 80122c4:	6878      	ldr	r0, [r7, #4]
 80122c6:	4798      	blx	r3
  }
}
 80122c8:	bf00      	nop
 80122ca:	3708      	adds	r7, #8
 80122cc:	46bd      	mov	sp, r7
 80122ce:	bd80      	pop	{r7, pc}

080122d0 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 80122d0:	b580      	push	{r7, lr}
 80122d2:	b082      	sub	sp, #8
 80122d4:	af00      	add	r7, sp, #0
 80122d6:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 80122d8:	687b      	ldr	r3, [r7, #4]
 80122da:	2201      	movs	r2, #1
 80122dc:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 80122e0:	2300      	movs	r3, #0
 80122e2:	2200      	movs	r2, #0
 80122e4:	2101      	movs	r1, #1
 80122e6:	6878      	ldr	r0, [r7, #4]
 80122e8:	f000 f85b 	bl	80123a2 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return;
 80122ec:	bf00      	nop
}
 80122ee:	3708      	adds	r7, #8
 80122f0:	46bd      	mov	sp, r7
 80122f2:	bd80      	pop	{r7, pc}

080122f4 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 80122f4:	b480      	push	{r7}
 80122f6:	b083      	sub	sp, #12
 80122f8:	af00      	add	r7, sp, #0
 80122fa:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 80122fc:	687b      	ldr	r3, [r7, #4]
 80122fe:	2200      	movs	r2, #0
 8012300:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_disconnected = 1U;
 8012304:	687b      	ldr	r3, [r7, #4]
 8012306:	2201      	movs	r2, #1
 8012308:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

  return;
 801230c:	bf00      	nop
}
 801230e:	370c      	adds	r7, #12
 8012310:	46bd      	mov	sp, r7
 8012312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012316:	4770      	bx	lr

08012318 <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8012318:	b580      	push	{r7, lr}
 801231a:	b082      	sub	sp, #8
 801231c:	af00      	add	r7, sp, #0
 801231e:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 8012320:	687b      	ldr	r3, [r7, #4]
 8012322:	2201      	movs	r2, #1
 8012324:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8012328:	687b      	ldr	r3, [r7, #4]
 801232a:	2200      	movs	r2, #0
 801232c:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8012330:	687b      	ldr	r3, [r7, #4]
 8012332:	2200      	movs	r2, #0
 8012334:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8012338:	2300      	movs	r3, #0
 801233a:	2200      	movs	r2, #0
 801233c:	2101      	movs	r1, #1
 801233e:	6878      	ldr	r0, [r7, #4]
 8012340:	f000 f82f 	bl	80123a2 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8012344:	2300      	movs	r3, #0
}
 8012346:	4618      	mov	r0, r3
 8012348:	3708      	adds	r7, #8
 801234a:	46bd      	mov	sp, r7
 801234c:	bd80      	pop	{r7, pc}

0801234e <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 801234e:	b580      	push	{r7, lr}
 8012350:	b082      	sub	sp, #8
 8012352:	af00      	add	r7, sp, #0
 8012354:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8012356:	687b      	ldr	r3, [r7, #4]
 8012358:	2201      	movs	r2, #1
 801235a:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 801235e:	687b      	ldr	r3, [r7, #4]
 8012360:	2200      	movs	r2, #0
 8012362:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 8012366:	687b      	ldr	r3, [r7, #4]
 8012368:	2200      	movs	r2, #0
 801236a:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 801236e:	6878      	ldr	r0, [r7, #4]
 8012370:	f005 f9a0 	bl	80176b4 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8012374:	687b      	ldr	r3, [r7, #4]
 8012376:	791b      	ldrb	r3, [r3, #4]
 8012378:	4619      	mov	r1, r3
 801237a:	6878      	ldr	r0, [r7, #4]
 801237c:	f000 f847 	bl	801240e <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8012380:	687b      	ldr	r3, [r7, #4]
 8012382:	795b      	ldrb	r3, [r3, #5]
 8012384:	4619      	mov	r1, r3
 8012386:	6878      	ldr	r0, [r7, #4]
 8012388:	f000 f841 	bl	801240e <USBH_FreePipe>

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 801238c:	2300      	movs	r3, #0
 801238e:	2200      	movs	r2, #0
 8012390:	2101      	movs	r1, #1
 8012392:	6878      	ldr	r0, [r7, #4]
 8012394:	f000 f805 	bl	80123a2 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8012398:	2300      	movs	r3, #0
}
 801239a:	4618      	mov	r0, r3
 801239c:	3708      	adds	r7, #8
 801239e:	46bd      	mov	sp, r7
 80123a0:	bd80      	pop	{r7, pc}

080123a2 <USBH_OS_PutMessage>:
  * @param  timeout message event timeout
  * @param  priority message event priority
  * @retval None
  */
void USBH_OS_PutMessage(USBH_HandleTypeDef *phost, USBH_OSEventTypeDef message, uint32_t timeout, uint32_t priority)
{
 80123a2:	b580      	push	{r7, lr}
 80123a4:	b086      	sub	sp, #24
 80123a6:	af00      	add	r7, sp, #0
 80123a8:	60f8      	str	r0, [r7, #12]
 80123aa:	607a      	str	r2, [r7, #4]
 80123ac:	603b      	str	r3, [r7, #0]
 80123ae:	460b      	mov	r3, r1
 80123b0:	72fb      	strb	r3, [r7, #11]
  phost->os_msg = (uint32_t)message;
 80123b2:	7afa      	ldrb	r2, [r7, #11]
 80123b4:	68fb      	ldr	r3, [r7, #12]
 80123b6:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0

#if (osCMSIS < 0x20000U)
  UNUSED(priority);

  /* Calculate the number of available spaces */
  uint32_t available_spaces = MSGQUEUE_OBJECTS - osMessageWaiting(phost->os_event);
 80123ba:	68fb      	ldr	r3, [r7, #12]
 80123bc:	f8d3 33d8 	ldr.w	r3, [r3, #984]	@ 0x3d8
 80123c0:	4618      	mov	r0, r3
 80123c2:	f002 ff07 	bl	80151d4 <osMessageWaiting>
 80123c6:	4603      	mov	r3, r0
 80123c8:	f1c3 0310 	rsb	r3, r3, #16
 80123cc:	617b      	str	r3, [r7, #20]

  if (available_spaces != 0U)
 80123ce:	697b      	ldr	r3, [r7, #20]
 80123d0:	2b00      	cmp	r3, #0
 80123d2:	d009      	beq.n	80123e8 <USBH_OS_PutMessage+0x46>
  {
    (void)osMessagePut(phost->os_event, phost->os_msg, timeout);
 80123d4:	68fb      	ldr	r3, [r7, #12]
 80123d6:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 80123da:	68fb      	ldr	r3, [r7, #12]
 80123dc:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 80123e0:	687a      	ldr	r2, [r7, #4]
 80123e2:	4619      	mov	r1, r3
 80123e4:	f002 fe42 	bl	801506c <osMessagePut>
  if (osMessageQueueGetSpace(phost->os_event) != 0U)
  {
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, priority, timeout);
  }
#endif /* (osCMSIS < 0x20000U) */
}
 80123e8:	bf00      	nop
 80123ea:	3718      	adds	r7, #24
 80123ec:	46bd      	mov	sp, r7
 80123ee:	bd80      	pop	{r7, pc}

080123f0 <USBH_LL_NotifyURBChange>:
  *         Notify URB state Change
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_LL_NotifyURBChange(USBH_HandleTypeDef *phost)
{
 80123f0:	b580      	push	{r7, lr}
 80123f2:	b082      	sub	sp, #8
 80123f4:	af00      	add	r7, sp, #0
 80123f6:	6078      	str	r0, [r7, #4]
#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 80123f8:	2300      	movs	r3, #0
 80123fa:	2200      	movs	r2, #0
 80123fc:	2101      	movs	r1, #1
 80123fe:	6878      	ldr	r0, [r7, #4]
 8012400:	f7ff ffcf 	bl	80123a2 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8012404:	2300      	movs	r3, #0
}
 8012406:	4618      	mov	r0, r3
 8012408:	3708      	adds	r7, #8
 801240a:	46bd      	mov	sp, r7
 801240c:	bd80      	pop	{r7, pc}

0801240e <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 801240e:	b480      	push	{r7}
 8012410:	b083      	sub	sp, #12
 8012412:	af00      	add	r7, sp, #0
 8012414:	6078      	str	r0, [r7, #4]
 8012416:	460b      	mov	r3, r1
 8012418:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 801241a:	78fb      	ldrb	r3, [r7, #3]
 801241c:	2b0f      	cmp	r3, #15
 801241e:	d80d      	bhi.n	801243c <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 8012420:	78fb      	ldrb	r3, [r7, #3]
 8012422:	687a      	ldr	r2, [r7, #4]
 8012424:	33e0      	adds	r3, #224	@ 0xe0
 8012426:	009b      	lsls	r3, r3, #2
 8012428:	4413      	add	r3, r2
 801242a:	685a      	ldr	r2, [r3, #4]
 801242c:	78fb      	ldrb	r3, [r7, #3]
 801242e:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8012432:	6879      	ldr	r1, [r7, #4]
 8012434:	33e0      	adds	r3, #224	@ 0xe0
 8012436:	009b      	lsls	r3, r3, #2
 8012438:	440b      	add	r3, r1
 801243a:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 801243c:	2300      	movs	r3, #0
}
 801243e:	4618      	mov	r0, r3
 8012440:	370c      	adds	r7, #12
 8012442:	46bd      	mov	sp, r7
 8012444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012448:	4770      	bx	lr
	...

0801244c <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 801244c:	b580      	push	{r7, lr}
 801244e:	b084      	sub	sp, #16
 8012450:	af00      	add	r7, sp, #0
 8012452:	4603      	mov	r3, r0
 8012454:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8012456:	79fb      	ldrb	r3, [r7, #7]
 8012458:	4a08      	ldr	r2, [pc, #32]	@ (801247c <disk_status+0x30>)
 801245a:	009b      	lsls	r3, r3, #2
 801245c:	4413      	add	r3, r2
 801245e:	685b      	ldr	r3, [r3, #4]
 8012460:	685b      	ldr	r3, [r3, #4]
 8012462:	79fa      	ldrb	r2, [r7, #7]
 8012464:	4905      	ldr	r1, [pc, #20]	@ (801247c <disk_status+0x30>)
 8012466:	440a      	add	r2, r1
 8012468:	7a12      	ldrb	r2, [r2, #8]
 801246a:	4610      	mov	r0, r2
 801246c:	4798      	blx	r3
 801246e:	4603      	mov	r3, r0
 8012470:	73fb      	strb	r3, [r7, #15]
  return stat;
 8012472:	7bfb      	ldrb	r3, [r7, #15]
}
 8012474:	4618      	mov	r0, r3
 8012476:	3710      	adds	r7, #16
 8012478:	46bd      	mov	sp, r7
 801247a:	bd80      	pop	{r7, pc}
 801247c:	20001c4c 	.word	0x20001c4c

08012480 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8012480:	b580      	push	{r7, lr}
 8012482:	b084      	sub	sp, #16
 8012484:	af00      	add	r7, sp, #0
 8012486:	4603      	mov	r3, r0
 8012488:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 801248a:	2300      	movs	r3, #0
 801248c:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 801248e:	79fb      	ldrb	r3, [r7, #7]
 8012490:	4a0d      	ldr	r2, [pc, #52]	@ (80124c8 <disk_initialize+0x48>)
 8012492:	5cd3      	ldrb	r3, [r2, r3]
 8012494:	2b00      	cmp	r3, #0
 8012496:	d111      	bne.n	80124bc <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8012498:	79fb      	ldrb	r3, [r7, #7]
 801249a:	4a0b      	ldr	r2, [pc, #44]	@ (80124c8 <disk_initialize+0x48>)
 801249c:	2101      	movs	r1, #1
 801249e:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 80124a0:	79fb      	ldrb	r3, [r7, #7]
 80124a2:	4a09      	ldr	r2, [pc, #36]	@ (80124c8 <disk_initialize+0x48>)
 80124a4:	009b      	lsls	r3, r3, #2
 80124a6:	4413      	add	r3, r2
 80124a8:	685b      	ldr	r3, [r3, #4]
 80124aa:	681b      	ldr	r3, [r3, #0]
 80124ac:	79fa      	ldrb	r2, [r7, #7]
 80124ae:	4906      	ldr	r1, [pc, #24]	@ (80124c8 <disk_initialize+0x48>)
 80124b0:	440a      	add	r2, r1
 80124b2:	7a12      	ldrb	r2, [r2, #8]
 80124b4:	4610      	mov	r0, r2
 80124b6:	4798      	blx	r3
 80124b8:	4603      	mov	r3, r0
 80124ba:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 80124bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80124be:	4618      	mov	r0, r3
 80124c0:	3710      	adds	r7, #16
 80124c2:	46bd      	mov	sp, r7
 80124c4:	bd80      	pop	{r7, pc}
 80124c6:	bf00      	nop
 80124c8:	20001c4c 	.word	0x20001c4c

080124cc <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 80124cc:	b590      	push	{r4, r7, lr}
 80124ce:	b087      	sub	sp, #28
 80124d0:	af00      	add	r7, sp, #0
 80124d2:	60b9      	str	r1, [r7, #8]
 80124d4:	607a      	str	r2, [r7, #4]
 80124d6:	603b      	str	r3, [r7, #0]
 80124d8:	4603      	mov	r3, r0
 80124da:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 80124dc:	7bfb      	ldrb	r3, [r7, #15]
 80124de:	4a0a      	ldr	r2, [pc, #40]	@ (8012508 <disk_read+0x3c>)
 80124e0:	009b      	lsls	r3, r3, #2
 80124e2:	4413      	add	r3, r2
 80124e4:	685b      	ldr	r3, [r3, #4]
 80124e6:	689c      	ldr	r4, [r3, #8]
 80124e8:	7bfb      	ldrb	r3, [r7, #15]
 80124ea:	4a07      	ldr	r2, [pc, #28]	@ (8012508 <disk_read+0x3c>)
 80124ec:	4413      	add	r3, r2
 80124ee:	7a18      	ldrb	r0, [r3, #8]
 80124f0:	683b      	ldr	r3, [r7, #0]
 80124f2:	687a      	ldr	r2, [r7, #4]
 80124f4:	68b9      	ldr	r1, [r7, #8]
 80124f6:	47a0      	blx	r4
 80124f8:	4603      	mov	r3, r0
 80124fa:	75fb      	strb	r3, [r7, #23]
  return res;
 80124fc:	7dfb      	ldrb	r3, [r7, #23]
}
 80124fe:	4618      	mov	r0, r3
 8012500:	371c      	adds	r7, #28
 8012502:	46bd      	mov	sp, r7
 8012504:	bd90      	pop	{r4, r7, pc}
 8012506:	bf00      	nop
 8012508:	20001c4c 	.word	0x20001c4c

0801250c <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 801250c:	b590      	push	{r4, r7, lr}
 801250e:	b087      	sub	sp, #28
 8012510:	af00      	add	r7, sp, #0
 8012512:	60b9      	str	r1, [r7, #8]
 8012514:	607a      	str	r2, [r7, #4]
 8012516:	603b      	str	r3, [r7, #0]
 8012518:	4603      	mov	r3, r0
 801251a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 801251c:	7bfb      	ldrb	r3, [r7, #15]
 801251e:	4a0a      	ldr	r2, [pc, #40]	@ (8012548 <disk_write+0x3c>)
 8012520:	009b      	lsls	r3, r3, #2
 8012522:	4413      	add	r3, r2
 8012524:	685b      	ldr	r3, [r3, #4]
 8012526:	68dc      	ldr	r4, [r3, #12]
 8012528:	7bfb      	ldrb	r3, [r7, #15]
 801252a:	4a07      	ldr	r2, [pc, #28]	@ (8012548 <disk_write+0x3c>)
 801252c:	4413      	add	r3, r2
 801252e:	7a18      	ldrb	r0, [r3, #8]
 8012530:	683b      	ldr	r3, [r7, #0]
 8012532:	687a      	ldr	r2, [r7, #4]
 8012534:	68b9      	ldr	r1, [r7, #8]
 8012536:	47a0      	blx	r4
 8012538:	4603      	mov	r3, r0
 801253a:	75fb      	strb	r3, [r7, #23]
  return res;
 801253c:	7dfb      	ldrb	r3, [r7, #23]
}
 801253e:	4618      	mov	r0, r3
 8012540:	371c      	adds	r7, #28
 8012542:	46bd      	mov	sp, r7
 8012544:	bd90      	pop	{r4, r7, pc}
 8012546:	bf00      	nop
 8012548:	20001c4c 	.word	0x20001c4c

0801254c <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 801254c:	b580      	push	{r7, lr}
 801254e:	b084      	sub	sp, #16
 8012550:	af00      	add	r7, sp, #0
 8012552:	4603      	mov	r3, r0
 8012554:	603a      	str	r2, [r7, #0]
 8012556:	71fb      	strb	r3, [r7, #7]
 8012558:	460b      	mov	r3, r1
 801255a:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 801255c:	79fb      	ldrb	r3, [r7, #7]
 801255e:	4a09      	ldr	r2, [pc, #36]	@ (8012584 <disk_ioctl+0x38>)
 8012560:	009b      	lsls	r3, r3, #2
 8012562:	4413      	add	r3, r2
 8012564:	685b      	ldr	r3, [r3, #4]
 8012566:	691b      	ldr	r3, [r3, #16]
 8012568:	79fa      	ldrb	r2, [r7, #7]
 801256a:	4906      	ldr	r1, [pc, #24]	@ (8012584 <disk_ioctl+0x38>)
 801256c:	440a      	add	r2, r1
 801256e:	7a10      	ldrb	r0, [r2, #8]
 8012570:	79b9      	ldrb	r1, [r7, #6]
 8012572:	683a      	ldr	r2, [r7, #0]
 8012574:	4798      	blx	r3
 8012576:	4603      	mov	r3, r0
 8012578:	73fb      	strb	r3, [r7, #15]
  return res;
 801257a:	7bfb      	ldrb	r3, [r7, #15]
}
 801257c:	4618      	mov	r0, r3
 801257e:	3710      	adds	r7, #16
 8012580:	46bd      	mov	sp, r7
 8012582:	bd80      	pop	{r7, pc}
 8012584:	20001c4c 	.word	0x20001c4c

08012588 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8012588:	b480      	push	{r7}
 801258a:	b085      	sub	sp, #20
 801258c:	af00      	add	r7, sp, #0
 801258e:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8012590:	687b      	ldr	r3, [r7, #4]
 8012592:	3301      	adds	r3, #1
 8012594:	781b      	ldrb	r3, [r3, #0]
 8012596:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8012598:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 801259c:	021b      	lsls	r3, r3, #8
 801259e:	b21a      	sxth	r2, r3
 80125a0:	687b      	ldr	r3, [r7, #4]
 80125a2:	781b      	ldrb	r3, [r3, #0]
 80125a4:	b21b      	sxth	r3, r3
 80125a6:	4313      	orrs	r3, r2
 80125a8:	b21b      	sxth	r3, r3
 80125aa:	81fb      	strh	r3, [r7, #14]
	return rv;
 80125ac:	89fb      	ldrh	r3, [r7, #14]
}
 80125ae:	4618      	mov	r0, r3
 80125b0:	3714      	adds	r7, #20
 80125b2:	46bd      	mov	sp, r7
 80125b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80125b8:	4770      	bx	lr

080125ba <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 80125ba:	b480      	push	{r7}
 80125bc:	b085      	sub	sp, #20
 80125be:	af00      	add	r7, sp, #0
 80125c0:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 80125c2:	687b      	ldr	r3, [r7, #4]
 80125c4:	3303      	adds	r3, #3
 80125c6:	781b      	ldrb	r3, [r3, #0]
 80125c8:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 80125ca:	68fb      	ldr	r3, [r7, #12]
 80125cc:	021b      	lsls	r3, r3, #8
 80125ce:	687a      	ldr	r2, [r7, #4]
 80125d0:	3202      	adds	r2, #2
 80125d2:	7812      	ldrb	r2, [r2, #0]
 80125d4:	4313      	orrs	r3, r2
 80125d6:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 80125d8:	68fb      	ldr	r3, [r7, #12]
 80125da:	021b      	lsls	r3, r3, #8
 80125dc:	687a      	ldr	r2, [r7, #4]
 80125de:	3201      	adds	r2, #1
 80125e0:	7812      	ldrb	r2, [r2, #0]
 80125e2:	4313      	orrs	r3, r2
 80125e4:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 80125e6:	68fb      	ldr	r3, [r7, #12]
 80125e8:	021b      	lsls	r3, r3, #8
 80125ea:	687a      	ldr	r2, [r7, #4]
 80125ec:	7812      	ldrb	r2, [r2, #0]
 80125ee:	4313      	orrs	r3, r2
 80125f0:	60fb      	str	r3, [r7, #12]
	return rv;
 80125f2:	68fb      	ldr	r3, [r7, #12]
}
 80125f4:	4618      	mov	r0, r3
 80125f6:	3714      	adds	r7, #20
 80125f8:	46bd      	mov	sp, r7
 80125fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80125fe:	4770      	bx	lr

08012600 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8012600:	b480      	push	{r7}
 8012602:	b083      	sub	sp, #12
 8012604:	af00      	add	r7, sp, #0
 8012606:	6078      	str	r0, [r7, #4]
 8012608:	460b      	mov	r3, r1
 801260a:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 801260c:	687b      	ldr	r3, [r7, #4]
 801260e:	1c5a      	adds	r2, r3, #1
 8012610:	607a      	str	r2, [r7, #4]
 8012612:	887a      	ldrh	r2, [r7, #2]
 8012614:	b2d2      	uxtb	r2, r2
 8012616:	701a      	strb	r2, [r3, #0]
 8012618:	887b      	ldrh	r3, [r7, #2]
 801261a:	0a1b      	lsrs	r3, r3, #8
 801261c:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 801261e:	687b      	ldr	r3, [r7, #4]
 8012620:	1c5a      	adds	r2, r3, #1
 8012622:	607a      	str	r2, [r7, #4]
 8012624:	887a      	ldrh	r2, [r7, #2]
 8012626:	b2d2      	uxtb	r2, r2
 8012628:	701a      	strb	r2, [r3, #0]
}
 801262a:	bf00      	nop
 801262c:	370c      	adds	r7, #12
 801262e:	46bd      	mov	sp, r7
 8012630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012634:	4770      	bx	lr

08012636 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8012636:	b480      	push	{r7}
 8012638:	b083      	sub	sp, #12
 801263a:	af00      	add	r7, sp, #0
 801263c:	6078      	str	r0, [r7, #4]
 801263e:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8012640:	687b      	ldr	r3, [r7, #4]
 8012642:	1c5a      	adds	r2, r3, #1
 8012644:	607a      	str	r2, [r7, #4]
 8012646:	683a      	ldr	r2, [r7, #0]
 8012648:	b2d2      	uxtb	r2, r2
 801264a:	701a      	strb	r2, [r3, #0]
 801264c:	683b      	ldr	r3, [r7, #0]
 801264e:	0a1b      	lsrs	r3, r3, #8
 8012650:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8012652:	687b      	ldr	r3, [r7, #4]
 8012654:	1c5a      	adds	r2, r3, #1
 8012656:	607a      	str	r2, [r7, #4]
 8012658:	683a      	ldr	r2, [r7, #0]
 801265a:	b2d2      	uxtb	r2, r2
 801265c:	701a      	strb	r2, [r3, #0]
 801265e:	683b      	ldr	r3, [r7, #0]
 8012660:	0a1b      	lsrs	r3, r3, #8
 8012662:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8012664:	687b      	ldr	r3, [r7, #4]
 8012666:	1c5a      	adds	r2, r3, #1
 8012668:	607a      	str	r2, [r7, #4]
 801266a:	683a      	ldr	r2, [r7, #0]
 801266c:	b2d2      	uxtb	r2, r2
 801266e:	701a      	strb	r2, [r3, #0]
 8012670:	683b      	ldr	r3, [r7, #0]
 8012672:	0a1b      	lsrs	r3, r3, #8
 8012674:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8012676:	687b      	ldr	r3, [r7, #4]
 8012678:	1c5a      	adds	r2, r3, #1
 801267a:	607a      	str	r2, [r7, #4]
 801267c:	683a      	ldr	r2, [r7, #0]
 801267e:	b2d2      	uxtb	r2, r2
 8012680:	701a      	strb	r2, [r3, #0]
}
 8012682:	bf00      	nop
 8012684:	370c      	adds	r7, #12
 8012686:	46bd      	mov	sp, r7
 8012688:	f85d 7b04 	ldr.w	r7, [sp], #4
 801268c:	4770      	bx	lr

0801268e <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 801268e:	b480      	push	{r7}
 8012690:	b087      	sub	sp, #28
 8012692:	af00      	add	r7, sp, #0
 8012694:	60f8      	str	r0, [r7, #12]
 8012696:	60b9      	str	r1, [r7, #8]
 8012698:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 801269a:	68fb      	ldr	r3, [r7, #12]
 801269c:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 801269e:	68bb      	ldr	r3, [r7, #8]
 80126a0:	613b      	str	r3, [r7, #16]

	if (cnt) {
 80126a2:	687b      	ldr	r3, [r7, #4]
 80126a4:	2b00      	cmp	r3, #0
 80126a6:	d00d      	beq.n	80126c4 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 80126a8:	693a      	ldr	r2, [r7, #16]
 80126aa:	1c53      	adds	r3, r2, #1
 80126ac:	613b      	str	r3, [r7, #16]
 80126ae:	697b      	ldr	r3, [r7, #20]
 80126b0:	1c59      	adds	r1, r3, #1
 80126b2:	6179      	str	r1, [r7, #20]
 80126b4:	7812      	ldrb	r2, [r2, #0]
 80126b6:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 80126b8:	687b      	ldr	r3, [r7, #4]
 80126ba:	3b01      	subs	r3, #1
 80126bc:	607b      	str	r3, [r7, #4]
 80126be:	687b      	ldr	r3, [r7, #4]
 80126c0:	2b00      	cmp	r3, #0
 80126c2:	d1f1      	bne.n	80126a8 <mem_cpy+0x1a>
	}
}
 80126c4:	bf00      	nop
 80126c6:	371c      	adds	r7, #28
 80126c8:	46bd      	mov	sp, r7
 80126ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80126ce:	4770      	bx	lr

080126d0 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 80126d0:	b480      	push	{r7}
 80126d2:	b087      	sub	sp, #28
 80126d4:	af00      	add	r7, sp, #0
 80126d6:	60f8      	str	r0, [r7, #12]
 80126d8:	60b9      	str	r1, [r7, #8]
 80126da:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80126dc:	68fb      	ldr	r3, [r7, #12]
 80126de:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 80126e0:	697b      	ldr	r3, [r7, #20]
 80126e2:	1c5a      	adds	r2, r3, #1
 80126e4:	617a      	str	r2, [r7, #20]
 80126e6:	68ba      	ldr	r2, [r7, #8]
 80126e8:	b2d2      	uxtb	r2, r2
 80126ea:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 80126ec:	687b      	ldr	r3, [r7, #4]
 80126ee:	3b01      	subs	r3, #1
 80126f0:	607b      	str	r3, [r7, #4]
 80126f2:	687b      	ldr	r3, [r7, #4]
 80126f4:	2b00      	cmp	r3, #0
 80126f6:	d1f3      	bne.n	80126e0 <mem_set+0x10>
}
 80126f8:	bf00      	nop
 80126fa:	bf00      	nop
 80126fc:	371c      	adds	r7, #28
 80126fe:	46bd      	mov	sp, r7
 8012700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012704:	4770      	bx	lr

08012706 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8012706:	b480      	push	{r7}
 8012708:	b089      	sub	sp, #36	@ 0x24
 801270a:	af00      	add	r7, sp, #0
 801270c:	60f8      	str	r0, [r7, #12]
 801270e:	60b9      	str	r1, [r7, #8]
 8012710:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8012712:	68fb      	ldr	r3, [r7, #12]
 8012714:	61fb      	str	r3, [r7, #28]
 8012716:	68bb      	ldr	r3, [r7, #8]
 8012718:	61bb      	str	r3, [r7, #24]
	int r = 0;
 801271a:	2300      	movs	r3, #0
 801271c:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 801271e:	69fb      	ldr	r3, [r7, #28]
 8012720:	1c5a      	adds	r2, r3, #1
 8012722:	61fa      	str	r2, [r7, #28]
 8012724:	781b      	ldrb	r3, [r3, #0]
 8012726:	4619      	mov	r1, r3
 8012728:	69bb      	ldr	r3, [r7, #24]
 801272a:	1c5a      	adds	r2, r3, #1
 801272c:	61ba      	str	r2, [r7, #24]
 801272e:	781b      	ldrb	r3, [r3, #0]
 8012730:	1acb      	subs	r3, r1, r3
 8012732:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8012734:	687b      	ldr	r3, [r7, #4]
 8012736:	3b01      	subs	r3, #1
 8012738:	607b      	str	r3, [r7, #4]
 801273a:	687b      	ldr	r3, [r7, #4]
 801273c:	2b00      	cmp	r3, #0
 801273e:	d002      	beq.n	8012746 <mem_cmp+0x40>
 8012740:	697b      	ldr	r3, [r7, #20]
 8012742:	2b00      	cmp	r3, #0
 8012744:	d0eb      	beq.n	801271e <mem_cmp+0x18>

	return r;
 8012746:	697b      	ldr	r3, [r7, #20]
}
 8012748:	4618      	mov	r0, r3
 801274a:	3724      	adds	r7, #36	@ 0x24
 801274c:	46bd      	mov	sp, r7
 801274e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012752:	4770      	bx	lr

08012754 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8012754:	b480      	push	{r7}
 8012756:	b083      	sub	sp, #12
 8012758:	af00      	add	r7, sp, #0
 801275a:	6078      	str	r0, [r7, #4]
 801275c:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 801275e:	e002      	b.n	8012766 <chk_chr+0x12>
 8012760:	687b      	ldr	r3, [r7, #4]
 8012762:	3301      	adds	r3, #1
 8012764:	607b      	str	r3, [r7, #4]
 8012766:	687b      	ldr	r3, [r7, #4]
 8012768:	781b      	ldrb	r3, [r3, #0]
 801276a:	2b00      	cmp	r3, #0
 801276c:	d005      	beq.n	801277a <chk_chr+0x26>
 801276e:	687b      	ldr	r3, [r7, #4]
 8012770:	781b      	ldrb	r3, [r3, #0]
 8012772:	461a      	mov	r2, r3
 8012774:	683b      	ldr	r3, [r7, #0]
 8012776:	4293      	cmp	r3, r2
 8012778:	d1f2      	bne.n	8012760 <chk_chr+0xc>
	return *str;
 801277a:	687b      	ldr	r3, [r7, #4]
 801277c:	781b      	ldrb	r3, [r3, #0]
}
 801277e:	4618      	mov	r0, r3
 8012780:	370c      	adds	r7, #12
 8012782:	46bd      	mov	sp, r7
 8012784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012788:	4770      	bx	lr

0801278a <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 801278a:	b580      	push	{r7, lr}
 801278c:	b086      	sub	sp, #24
 801278e:	af00      	add	r7, sp, #0
 8012790:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8012792:	2300      	movs	r3, #0
 8012794:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8012796:	687b      	ldr	r3, [r7, #4]
 8012798:	78db      	ldrb	r3, [r3, #3]
 801279a:	2b00      	cmp	r3, #0
 801279c:	d034      	beq.n	8012808 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 801279e:	687b      	ldr	r3, [r7, #4]
 80127a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80127a2:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 80127a4:	687b      	ldr	r3, [r7, #4]
 80127a6:	7858      	ldrb	r0, [r3, #1]
 80127a8:	687b      	ldr	r3, [r7, #4]
 80127aa:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80127ae:	2301      	movs	r3, #1
 80127b0:	697a      	ldr	r2, [r7, #20]
 80127b2:	f7ff feab 	bl	801250c <disk_write>
 80127b6:	4603      	mov	r3, r0
 80127b8:	2b00      	cmp	r3, #0
 80127ba:	d002      	beq.n	80127c2 <sync_window+0x38>
			res = FR_DISK_ERR;
 80127bc:	2301      	movs	r3, #1
 80127be:	73fb      	strb	r3, [r7, #15]
 80127c0:	e022      	b.n	8012808 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 80127c2:	687b      	ldr	r3, [r7, #4]
 80127c4:	2200      	movs	r2, #0
 80127c6:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 80127c8:	687b      	ldr	r3, [r7, #4]
 80127ca:	6a1b      	ldr	r3, [r3, #32]
 80127cc:	697a      	ldr	r2, [r7, #20]
 80127ce:	1ad2      	subs	r2, r2, r3
 80127d0:	687b      	ldr	r3, [r7, #4]
 80127d2:	699b      	ldr	r3, [r3, #24]
 80127d4:	429a      	cmp	r2, r3
 80127d6:	d217      	bcs.n	8012808 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80127d8:	687b      	ldr	r3, [r7, #4]
 80127da:	789b      	ldrb	r3, [r3, #2]
 80127dc:	613b      	str	r3, [r7, #16]
 80127de:	e010      	b.n	8012802 <sync_window+0x78>
					wsect += fs->fsize;
 80127e0:	687b      	ldr	r3, [r7, #4]
 80127e2:	699b      	ldr	r3, [r3, #24]
 80127e4:	697a      	ldr	r2, [r7, #20]
 80127e6:	4413      	add	r3, r2
 80127e8:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 80127ea:	687b      	ldr	r3, [r7, #4]
 80127ec:	7858      	ldrb	r0, [r3, #1]
 80127ee:	687b      	ldr	r3, [r7, #4]
 80127f0:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80127f4:	2301      	movs	r3, #1
 80127f6:	697a      	ldr	r2, [r7, #20]
 80127f8:	f7ff fe88 	bl	801250c <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80127fc:	693b      	ldr	r3, [r7, #16]
 80127fe:	3b01      	subs	r3, #1
 8012800:	613b      	str	r3, [r7, #16]
 8012802:	693b      	ldr	r3, [r7, #16]
 8012804:	2b01      	cmp	r3, #1
 8012806:	d8eb      	bhi.n	80127e0 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8012808:	7bfb      	ldrb	r3, [r7, #15]
}
 801280a:	4618      	mov	r0, r3
 801280c:	3718      	adds	r7, #24
 801280e:	46bd      	mov	sp, r7
 8012810:	bd80      	pop	{r7, pc}

08012812 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8012812:	b580      	push	{r7, lr}
 8012814:	b084      	sub	sp, #16
 8012816:	af00      	add	r7, sp, #0
 8012818:	6078      	str	r0, [r7, #4]
 801281a:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 801281c:	2300      	movs	r3, #0
 801281e:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8012820:	687b      	ldr	r3, [r7, #4]
 8012822:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012824:	683a      	ldr	r2, [r7, #0]
 8012826:	429a      	cmp	r2, r3
 8012828:	d01b      	beq.n	8012862 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 801282a:	6878      	ldr	r0, [r7, #4]
 801282c:	f7ff ffad 	bl	801278a <sync_window>
 8012830:	4603      	mov	r3, r0
 8012832:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8012834:	7bfb      	ldrb	r3, [r7, #15]
 8012836:	2b00      	cmp	r3, #0
 8012838:	d113      	bne.n	8012862 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 801283a:	687b      	ldr	r3, [r7, #4]
 801283c:	7858      	ldrb	r0, [r3, #1]
 801283e:	687b      	ldr	r3, [r7, #4]
 8012840:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8012844:	2301      	movs	r3, #1
 8012846:	683a      	ldr	r2, [r7, #0]
 8012848:	f7ff fe40 	bl	80124cc <disk_read>
 801284c:	4603      	mov	r3, r0
 801284e:	2b00      	cmp	r3, #0
 8012850:	d004      	beq.n	801285c <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8012852:	f04f 33ff 	mov.w	r3, #4294967295
 8012856:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8012858:	2301      	movs	r3, #1
 801285a:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 801285c:	687b      	ldr	r3, [r7, #4]
 801285e:	683a      	ldr	r2, [r7, #0]
 8012860:	62da      	str	r2, [r3, #44]	@ 0x2c
		}
	}
	return res;
 8012862:	7bfb      	ldrb	r3, [r7, #15]
}
 8012864:	4618      	mov	r0, r3
 8012866:	3710      	adds	r7, #16
 8012868:	46bd      	mov	sp, r7
 801286a:	bd80      	pop	{r7, pc}

0801286c <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 801286c:	b580      	push	{r7, lr}
 801286e:	b084      	sub	sp, #16
 8012870:	af00      	add	r7, sp, #0
 8012872:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8012874:	6878      	ldr	r0, [r7, #4]
 8012876:	f7ff ff88 	bl	801278a <sync_window>
 801287a:	4603      	mov	r3, r0
 801287c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 801287e:	7bfb      	ldrb	r3, [r7, #15]
 8012880:	2b00      	cmp	r3, #0
 8012882:	d158      	bne.n	8012936 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8012884:	687b      	ldr	r3, [r7, #4]
 8012886:	781b      	ldrb	r3, [r3, #0]
 8012888:	2b03      	cmp	r3, #3
 801288a:	d148      	bne.n	801291e <sync_fs+0xb2>
 801288c:	687b      	ldr	r3, [r7, #4]
 801288e:	791b      	ldrb	r3, [r3, #4]
 8012890:	2b01      	cmp	r3, #1
 8012892:	d144      	bne.n	801291e <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8012894:	687b      	ldr	r3, [r7, #4]
 8012896:	3330      	adds	r3, #48	@ 0x30
 8012898:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801289c:	2100      	movs	r1, #0
 801289e:	4618      	mov	r0, r3
 80128a0:	f7ff ff16 	bl	80126d0 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 80128a4:	687b      	ldr	r3, [r7, #4]
 80128a6:	3330      	adds	r3, #48	@ 0x30
 80128a8:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 80128ac:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 80128b0:	4618      	mov	r0, r3
 80128b2:	f7ff fea5 	bl	8012600 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 80128b6:	687b      	ldr	r3, [r7, #4]
 80128b8:	3330      	adds	r3, #48	@ 0x30
 80128ba:	4921      	ldr	r1, [pc, #132]	@ (8012940 <sync_fs+0xd4>)
 80128bc:	4618      	mov	r0, r3
 80128be:	f7ff feba 	bl	8012636 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 80128c2:	687b      	ldr	r3, [r7, #4]
 80128c4:	3330      	adds	r3, #48	@ 0x30
 80128c6:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 80128ca:	491e      	ldr	r1, [pc, #120]	@ (8012944 <sync_fs+0xd8>)
 80128cc:	4618      	mov	r0, r3
 80128ce:	f7ff feb2 	bl	8012636 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 80128d2:	687b      	ldr	r3, [r7, #4]
 80128d4:	3330      	adds	r3, #48	@ 0x30
 80128d6:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 80128da:	687b      	ldr	r3, [r7, #4]
 80128dc:	691b      	ldr	r3, [r3, #16]
 80128de:	4619      	mov	r1, r3
 80128e0:	4610      	mov	r0, r2
 80128e2:	f7ff fea8 	bl	8012636 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 80128e6:	687b      	ldr	r3, [r7, #4]
 80128e8:	3330      	adds	r3, #48	@ 0x30
 80128ea:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 80128ee:	687b      	ldr	r3, [r7, #4]
 80128f0:	68db      	ldr	r3, [r3, #12]
 80128f2:	4619      	mov	r1, r3
 80128f4:	4610      	mov	r0, r2
 80128f6:	f7ff fe9e 	bl	8012636 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 80128fa:	687b      	ldr	r3, [r7, #4]
 80128fc:	69db      	ldr	r3, [r3, #28]
 80128fe:	1c5a      	adds	r2, r3, #1
 8012900:	687b      	ldr	r3, [r7, #4]
 8012902:	62da      	str	r2, [r3, #44]	@ 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8012904:	687b      	ldr	r3, [r7, #4]
 8012906:	7858      	ldrb	r0, [r3, #1]
 8012908:	687b      	ldr	r3, [r7, #4]
 801290a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 801290e:	687b      	ldr	r3, [r7, #4]
 8012910:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012912:	2301      	movs	r3, #1
 8012914:	f7ff fdfa 	bl	801250c <disk_write>
			fs->fsi_flag = 0;
 8012918:	687b      	ldr	r3, [r7, #4]
 801291a:	2200      	movs	r2, #0
 801291c:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 801291e:	687b      	ldr	r3, [r7, #4]
 8012920:	785b      	ldrb	r3, [r3, #1]
 8012922:	2200      	movs	r2, #0
 8012924:	2100      	movs	r1, #0
 8012926:	4618      	mov	r0, r3
 8012928:	f7ff fe10 	bl	801254c <disk_ioctl>
 801292c:	4603      	mov	r3, r0
 801292e:	2b00      	cmp	r3, #0
 8012930:	d001      	beq.n	8012936 <sync_fs+0xca>
 8012932:	2301      	movs	r3, #1
 8012934:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8012936:	7bfb      	ldrb	r3, [r7, #15]
}
 8012938:	4618      	mov	r0, r3
 801293a:	3710      	adds	r7, #16
 801293c:	46bd      	mov	sp, r7
 801293e:	bd80      	pop	{r7, pc}
 8012940:	41615252 	.word	0x41615252
 8012944:	61417272 	.word	0x61417272

08012948 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8012948:	b480      	push	{r7}
 801294a:	b083      	sub	sp, #12
 801294c:	af00      	add	r7, sp, #0
 801294e:	6078      	str	r0, [r7, #4]
 8012950:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8012952:	683b      	ldr	r3, [r7, #0]
 8012954:	3b02      	subs	r3, #2
 8012956:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8012958:	687b      	ldr	r3, [r7, #4]
 801295a:	695b      	ldr	r3, [r3, #20]
 801295c:	3b02      	subs	r3, #2
 801295e:	683a      	ldr	r2, [r7, #0]
 8012960:	429a      	cmp	r2, r3
 8012962:	d301      	bcc.n	8012968 <clust2sect+0x20>
 8012964:	2300      	movs	r3, #0
 8012966:	e008      	b.n	801297a <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8012968:	687b      	ldr	r3, [r7, #4]
 801296a:	895b      	ldrh	r3, [r3, #10]
 801296c:	461a      	mov	r2, r3
 801296e:	683b      	ldr	r3, [r7, #0]
 8012970:	fb03 f202 	mul.w	r2, r3, r2
 8012974:	687b      	ldr	r3, [r7, #4]
 8012976:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012978:	4413      	add	r3, r2
}
 801297a:	4618      	mov	r0, r3
 801297c:	370c      	adds	r7, #12
 801297e:	46bd      	mov	sp, r7
 8012980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012984:	4770      	bx	lr

08012986 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8012986:	b580      	push	{r7, lr}
 8012988:	b086      	sub	sp, #24
 801298a:	af00      	add	r7, sp, #0
 801298c:	6078      	str	r0, [r7, #4]
 801298e:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8012990:	687b      	ldr	r3, [r7, #4]
 8012992:	681b      	ldr	r3, [r3, #0]
 8012994:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8012996:	683b      	ldr	r3, [r7, #0]
 8012998:	2b01      	cmp	r3, #1
 801299a:	d904      	bls.n	80129a6 <get_fat+0x20>
 801299c:	693b      	ldr	r3, [r7, #16]
 801299e:	695b      	ldr	r3, [r3, #20]
 80129a0:	683a      	ldr	r2, [r7, #0]
 80129a2:	429a      	cmp	r2, r3
 80129a4:	d302      	bcc.n	80129ac <get_fat+0x26>
		val = 1;	/* Internal error */
 80129a6:	2301      	movs	r3, #1
 80129a8:	617b      	str	r3, [r7, #20]
 80129aa:	e08e      	b.n	8012aca <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 80129ac:	f04f 33ff 	mov.w	r3, #4294967295
 80129b0:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 80129b2:	693b      	ldr	r3, [r7, #16]
 80129b4:	781b      	ldrb	r3, [r3, #0]
 80129b6:	2b03      	cmp	r3, #3
 80129b8:	d061      	beq.n	8012a7e <get_fat+0xf8>
 80129ba:	2b03      	cmp	r3, #3
 80129bc:	dc7b      	bgt.n	8012ab6 <get_fat+0x130>
 80129be:	2b01      	cmp	r3, #1
 80129c0:	d002      	beq.n	80129c8 <get_fat+0x42>
 80129c2:	2b02      	cmp	r3, #2
 80129c4:	d041      	beq.n	8012a4a <get_fat+0xc4>
 80129c6:	e076      	b.n	8012ab6 <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 80129c8:	683b      	ldr	r3, [r7, #0]
 80129ca:	60fb      	str	r3, [r7, #12]
 80129cc:	68fb      	ldr	r3, [r7, #12]
 80129ce:	085b      	lsrs	r3, r3, #1
 80129d0:	68fa      	ldr	r2, [r7, #12]
 80129d2:	4413      	add	r3, r2
 80129d4:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80129d6:	693b      	ldr	r3, [r7, #16]
 80129d8:	6a1a      	ldr	r2, [r3, #32]
 80129da:	68fb      	ldr	r3, [r7, #12]
 80129dc:	0a5b      	lsrs	r3, r3, #9
 80129de:	4413      	add	r3, r2
 80129e0:	4619      	mov	r1, r3
 80129e2:	6938      	ldr	r0, [r7, #16]
 80129e4:	f7ff ff15 	bl	8012812 <move_window>
 80129e8:	4603      	mov	r3, r0
 80129ea:	2b00      	cmp	r3, #0
 80129ec:	d166      	bne.n	8012abc <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 80129ee:	68fb      	ldr	r3, [r7, #12]
 80129f0:	1c5a      	adds	r2, r3, #1
 80129f2:	60fa      	str	r2, [r7, #12]
 80129f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80129f8:	693a      	ldr	r2, [r7, #16]
 80129fa:	4413      	add	r3, r2
 80129fc:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8012a00:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8012a02:	693b      	ldr	r3, [r7, #16]
 8012a04:	6a1a      	ldr	r2, [r3, #32]
 8012a06:	68fb      	ldr	r3, [r7, #12]
 8012a08:	0a5b      	lsrs	r3, r3, #9
 8012a0a:	4413      	add	r3, r2
 8012a0c:	4619      	mov	r1, r3
 8012a0e:	6938      	ldr	r0, [r7, #16]
 8012a10:	f7ff feff 	bl	8012812 <move_window>
 8012a14:	4603      	mov	r3, r0
 8012a16:	2b00      	cmp	r3, #0
 8012a18:	d152      	bne.n	8012ac0 <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 8012a1a:	68fb      	ldr	r3, [r7, #12]
 8012a1c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8012a20:	693a      	ldr	r2, [r7, #16]
 8012a22:	4413      	add	r3, r2
 8012a24:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8012a28:	021b      	lsls	r3, r3, #8
 8012a2a:	68ba      	ldr	r2, [r7, #8]
 8012a2c:	4313      	orrs	r3, r2
 8012a2e:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8012a30:	683b      	ldr	r3, [r7, #0]
 8012a32:	f003 0301 	and.w	r3, r3, #1
 8012a36:	2b00      	cmp	r3, #0
 8012a38:	d002      	beq.n	8012a40 <get_fat+0xba>
 8012a3a:	68bb      	ldr	r3, [r7, #8]
 8012a3c:	091b      	lsrs	r3, r3, #4
 8012a3e:	e002      	b.n	8012a46 <get_fat+0xc0>
 8012a40:	68bb      	ldr	r3, [r7, #8]
 8012a42:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8012a46:	617b      	str	r3, [r7, #20]
			break;
 8012a48:	e03f      	b.n	8012aca <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8012a4a:	693b      	ldr	r3, [r7, #16]
 8012a4c:	6a1a      	ldr	r2, [r3, #32]
 8012a4e:	683b      	ldr	r3, [r7, #0]
 8012a50:	0a1b      	lsrs	r3, r3, #8
 8012a52:	4413      	add	r3, r2
 8012a54:	4619      	mov	r1, r3
 8012a56:	6938      	ldr	r0, [r7, #16]
 8012a58:	f7ff fedb 	bl	8012812 <move_window>
 8012a5c:	4603      	mov	r3, r0
 8012a5e:	2b00      	cmp	r3, #0
 8012a60:	d130      	bne.n	8012ac4 <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8012a62:	693b      	ldr	r3, [r7, #16]
 8012a64:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8012a68:	683b      	ldr	r3, [r7, #0]
 8012a6a:	005b      	lsls	r3, r3, #1
 8012a6c:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 8012a70:	4413      	add	r3, r2
 8012a72:	4618      	mov	r0, r3
 8012a74:	f7ff fd88 	bl	8012588 <ld_word>
 8012a78:	4603      	mov	r3, r0
 8012a7a:	617b      	str	r3, [r7, #20]
			break;
 8012a7c:	e025      	b.n	8012aca <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8012a7e:	693b      	ldr	r3, [r7, #16]
 8012a80:	6a1a      	ldr	r2, [r3, #32]
 8012a82:	683b      	ldr	r3, [r7, #0]
 8012a84:	09db      	lsrs	r3, r3, #7
 8012a86:	4413      	add	r3, r2
 8012a88:	4619      	mov	r1, r3
 8012a8a:	6938      	ldr	r0, [r7, #16]
 8012a8c:	f7ff fec1 	bl	8012812 <move_window>
 8012a90:	4603      	mov	r3, r0
 8012a92:	2b00      	cmp	r3, #0
 8012a94:	d118      	bne.n	8012ac8 <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8012a96:	693b      	ldr	r3, [r7, #16]
 8012a98:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8012a9c:	683b      	ldr	r3, [r7, #0]
 8012a9e:	009b      	lsls	r3, r3, #2
 8012aa0:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8012aa4:	4413      	add	r3, r2
 8012aa6:	4618      	mov	r0, r3
 8012aa8:	f7ff fd87 	bl	80125ba <ld_dword>
 8012aac:	4603      	mov	r3, r0
 8012aae:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8012ab2:	617b      	str	r3, [r7, #20]
			break;
 8012ab4:	e009      	b.n	8012aca <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8012ab6:	2301      	movs	r3, #1
 8012ab8:	617b      	str	r3, [r7, #20]
 8012aba:	e006      	b.n	8012aca <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8012abc:	bf00      	nop
 8012abe:	e004      	b.n	8012aca <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8012ac0:	bf00      	nop
 8012ac2:	e002      	b.n	8012aca <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8012ac4:	bf00      	nop
 8012ac6:	e000      	b.n	8012aca <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8012ac8:	bf00      	nop
		}
	}

	return val;
 8012aca:	697b      	ldr	r3, [r7, #20]
}
 8012acc:	4618      	mov	r0, r3
 8012ace:	3718      	adds	r7, #24
 8012ad0:	46bd      	mov	sp, r7
 8012ad2:	bd80      	pop	{r7, pc}

08012ad4 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8012ad4:	b590      	push	{r4, r7, lr}
 8012ad6:	b089      	sub	sp, #36	@ 0x24
 8012ad8:	af00      	add	r7, sp, #0
 8012ada:	60f8      	str	r0, [r7, #12]
 8012adc:	60b9      	str	r1, [r7, #8]
 8012ade:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8012ae0:	2302      	movs	r3, #2
 8012ae2:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8012ae4:	68bb      	ldr	r3, [r7, #8]
 8012ae6:	2b01      	cmp	r3, #1
 8012ae8:	f240 80d9 	bls.w	8012c9e <put_fat+0x1ca>
 8012aec:	68fb      	ldr	r3, [r7, #12]
 8012aee:	695b      	ldr	r3, [r3, #20]
 8012af0:	68ba      	ldr	r2, [r7, #8]
 8012af2:	429a      	cmp	r2, r3
 8012af4:	f080 80d3 	bcs.w	8012c9e <put_fat+0x1ca>
		switch (fs->fs_type) {
 8012af8:	68fb      	ldr	r3, [r7, #12]
 8012afa:	781b      	ldrb	r3, [r3, #0]
 8012afc:	2b03      	cmp	r3, #3
 8012afe:	f000 8096 	beq.w	8012c2e <put_fat+0x15a>
 8012b02:	2b03      	cmp	r3, #3
 8012b04:	f300 80cb 	bgt.w	8012c9e <put_fat+0x1ca>
 8012b08:	2b01      	cmp	r3, #1
 8012b0a:	d002      	beq.n	8012b12 <put_fat+0x3e>
 8012b0c:	2b02      	cmp	r3, #2
 8012b0e:	d06e      	beq.n	8012bee <put_fat+0x11a>
 8012b10:	e0c5      	b.n	8012c9e <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8012b12:	68bb      	ldr	r3, [r7, #8]
 8012b14:	61bb      	str	r3, [r7, #24]
 8012b16:	69bb      	ldr	r3, [r7, #24]
 8012b18:	085b      	lsrs	r3, r3, #1
 8012b1a:	69ba      	ldr	r2, [r7, #24]
 8012b1c:	4413      	add	r3, r2
 8012b1e:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8012b20:	68fb      	ldr	r3, [r7, #12]
 8012b22:	6a1a      	ldr	r2, [r3, #32]
 8012b24:	69bb      	ldr	r3, [r7, #24]
 8012b26:	0a5b      	lsrs	r3, r3, #9
 8012b28:	4413      	add	r3, r2
 8012b2a:	4619      	mov	r1, r3
 8012b2c:	68f8      	ldr	r0, [r7, #12]
 8012b2e:	f7ff fe70 	bl	8012812 <move_window>
 8012b32:	4603      	mov	r3, r0
 8012b34:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8012b36:	7ffb      	ldrb	r3, [r7, #31]
 8012b38:	2b00      	cmp	r3, #0
 8012b3a:	f040 80a9 	bne.w	8012c90 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 8012b3e:	68fb      	ldr	r3, [r7, #12]
 8012b40:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8012b44:	69bb      	ldr	r3, [r7, #24]
 8012b46:	1c59      	adds	r1, r3, #1
 8012b48:	61b9      	str	r1, [r7, #24]
 8012b4a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8012b4e:	4413      	add	r3, r2
 8012b50:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8012b52:	68bb      	ldr	r3, [r7, #8]
 8012b54:	f003 0301 	and.w	r3, r3, #1
 8012b58:	2b00      	cmp	r3, #0
 8012b5a:	d00d      	beq.n	8012b78 <put_fat+0xa4>
 8012b5c:	697b      	ldr	r3, [r7, #20]
 8012b5e:	781b      	ldrb	r3, [r3, #0]
 8012b60:	b25b      	sxtb	r3, r3
 8012b62:	f003 030f 	and.w	r3, r3, #15
 8012b66:	b25a      	sxtb	r2, r3
 8012b68:	687b      	ldr	r3, [r7, #4]
 8012b6a:	b25b      	sxtb	r3, r3
 8012b6c:	011b      	lsls	r3, r3, #4
 8012b6e:	b25b      	sxtb	r3, r3
 8012b70:	4313      	orrs	r3, r2
 8012b72:	b25b      	sxtb	r3, r3
 8012b74:	b2db      	uxtb	r3, r3
 8012b76:	e001      	b.n	8012b7c <put_fat+0xa8>
 8012b78:	687b      	ldr	r3, [r7, #4]
 8012b7a:	b2db      	uxtb	r3, r3
 8012b7c:	697a      	ldr	r2, [r7, #20]
 8012b7e:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8012b80:	68fb      	ldr	r3, [r7, #12]
 8012b82:	2201      	movs	r2, #1
 8012b84:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8012b86:	68fb      	ldr	r3, [r7, #12]
 8012b88:	6a1a      	ldr	r2, [r3, #32]
 8012b8a:	69bb      	ldr	r3, [r7, #24]
 8012b8c:	0a5b      	lsrs	r3, r3, #9
 8012b8e:	4413      	add	r3, r2
 8012b90:	4619      	mov	r1, r3
 8012b92:	68f8      	ldr	r0, [r7, #12]
 8012b94:	f7ff fe3d 	bl	8012812 <move_window>
 8012b98:	4603      	mov	r3, r0
 8012b9a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8012b9c:	7ffb      	ldrb	r3, [r7, #31]
 8012b9e:	2b00      	cmp	r3, #0
 8012ba0:	d178      	bne.n	8012c94 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 8012ba2:	68fb      	ldr	r3, [r7, #12]
 8012ba4:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8012ba8:	69bb      	ldr	r3, [r7, #24]
 8012baa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8012bae:	4413      	add	r3, r2
 8012bb0:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8012bb2:	68bb      	ldr	r3, [r7, #8]
 8012bb4:	f003 0301 	and.w	r3, r3, #1
 8012bb8:	2b00      	cmp	r3, #0
 8012bba:	d003      	beq.n	8012bc4 <put_fat+0xf0>
 8012bbc:	687b      	ldr	r3, [r7, #4]
 8012bbe:	091b      	lsrs	r3, r3, #4
 8012bc0:	b2db      	uxtb	r3, r3
 8012bc2:	e00e      	b.n	8012be2 <put_fat+0x10e>
 8012bc4:	697b      	ldr	r3, [r7, #20]
 8012bc6:	781b      	ldrb	r3, [r3, #0]
 8012bc8:	b25b      	sxtb	r3, r3
 8012bca:	f023 030f 	bic.w	r3, r3, #15
 8012bce:	b25a      	sxtb	r2, r3
 8012bd0:	687b      	ldr	r3, [r7, #4]
 8012bd2:	0a1b      	lsrs	r3, r3, #8
 8012bd4:	b25b      	sxtb	r3, r3
 8012bd6:	f003 030f 	and.w	r3, r3, #15
 8012bda:	b25b      	sxtb	r3, r3
 8012bdc:	4313      	orrs	r3, r2
 8012bde:	b25b      	sxtb	r3, r3
 8012be0:	b2db      	uxtb	r3, r3
 8012be2:	697a      	ldr	r2, [r7, #20]
 8012be4:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8012be6:	68fb      	ldr	r3, [r7, #12]
 8012be8:	2201      	movs	r2, #1
 8012bea:	70da      	strb	r2, [r3, #3]
			break;
 8012bec:	e057      	b.n	8012c9e <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8012bee:	68fb      	ldr	r3, [r7, #12]
 8012bf0:	6a1a      	ldr	r2, [r3, #32]
 8012bf2:	68bb      	ldr	r3, [r7, #8]
 8012bf4:	0a1b      	lsrs	r3, r3, #8
 8012bf6:	4413      	add	r3, r2
 8012bf8:	4619      	mov	r1, r3
 8012bfa:	68f8      	ldr	r0, [r7, #12]
 8012bfc:	f7ff fe09 	bl	8012812 <move_window>
 8012c00:	4603      	mov	r3, r0
 8012c02:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8012c04:	7ffb      	ldrb	r3, [r7, #31]
 8012c06:	2b00      	cmp	r3, #0
 8012c08:	d146      	bne.n	8012c98 <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8012c0a:	68fb      	ldr	r3, [r7, #12]
 8012c0c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8012c10:	68bb      	ldr	r3, [r7, #8]
 8012c12:	005b      	lsls	r3, r3, #1
 8012c14:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 8012c18:	4413      	add	r3, r2
 8012c1a:	687a      	ldr	r2, [r7, #4]
 8012c1c:	b292      	uxth	r2, r2
 8012c1e:	4611      	mov	r1, r2
 8012c20:	4618      	mov	r0, r3
 8012c22:	f7ff fced 	bl	8012600 <st_word>
			fs->wflag = 1;
 8012c26:	68fb      	ldr	r3, [r7, #12]
 8012c28:	2201      	movs	r2, #1
 8012c2a:	70da      	strb	r2, [r3, #3]
			break;
 8012c2c:	e037      	b.n	8012c9e <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8012c2e:	68fb      	ldr	r3, [r7, #12]
 8012c30:	6a1a      	ldr	r2, [r3, #32]
 8012c32:	68bb      	ldr	r3, [r7, #8]
 8012c34:	09db      	lsrs	r3, r3, #7
 8012c36:	4413      	add	r3, r2
 8012c38:	4619      	mov	r1, r3
 8012c3a:	68f8      	ldr	r0, [r7, #12]
 8012c3c:	f7ff fde9 	bl	8012812 <move_window>
 8012c40:	4603      	mov	r3, r0
 8012c42:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8012c44:	7ffb      	ldrb	r3, [r7, #31]
 8012c46:	2b00      	cmp	r3, #0
 8012c48:	d128      	bne.n	8012c9c <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8012c4a:	687b      	ldr	r3, [r7, #4]
 8012c4c:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 8012c50:	68fb      	ldr	r3, [r7, #12]
 8012c52:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8012c56:	68bb      	ldr	r3, [r7, #8]
 8012c58:	009b      	lsls	r3, r3, #2
 8012c5a:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8012c5e:	4413      	add	r3, r2
 8012c60:	4618      	mov	r0, r3
 8012c62:	f7ff fcaa 	bl	80125ba <ld_dword>
 8012c66:	4603      	mov	r3, r0
 8012c68:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8012c6c:	4323      	orrs	r3, r4
 8012c6e:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8012c70:	68fb      	ldr	r3, [r7, #12]
 8012c72:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8012c76:	68bb      	ldr	r3, [r7, #8]
 8012c78:	009b      	lsls	r3, r3, #2
 8012c7a:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8012c7e:	4413      	add	r3, r2
 8012c80:	6879      	ldr	r1, [r7, #4]
 8012c82:	4618      	mov	r0, r3
 8012c84:	f7ff fcd7 	bl	8012636 <st_dword>
			fs->wflag = 1;
 8012c88:	68fb      	ldr	r3, [r7, #12]
 8012c8a:	2201      	movs	r2, #1
 8012c8c:	70da      	strb	r2, [r3, #3]
			break;
 8012c8e:	e006      	b.n	8012c9e <put_fat+0x1ca>
			if (res != FR_OK) break;
 8012c90:	bf00      	nop
 8012c92:	e004      	b.n	8012c9e <put_fat+0x1ca>
			if (res != FR_OK) break;
 8012c94:	bf00      	nop
 8012c96:	e002      	b.n	8012c9e <put_fat+0x1ca>
			if (res != FR_OK) break;
 8012c98:	bf00      	nop
 8012c9a:	e000      	b.n	8012c9e <put_fat+0x1ca>
			if (res != FR_OK) break;
 8012c9c:	bf00      	nop
		}
	}
	return res;
 8012c9e:	7ffb      	ldrb	r3, [r7, #31]
}
 8012ca0:	4618      	mov	r0, r3
 8012ca2:	3724      	adds	r7, #36	@ 0x24
 8012ca4:	46bd      	mov	sp, r7
 8012ca6:	bd90      	pop	{r4, r7, pc}

08012ca8 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8012ca8:	b580      	push	{r7, lr}
 8012caa:	b088      	sub	sp, #32
 8012cac:	af00      	add	r7, sp, #0
 8012cae:	60f8      	str	r0, [r7, #12]
 8012cb0:	60b9      	str	r1, [r7, #8]
 8012cb2:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8012cb4:	2300      	movs	r3, #0
 8012cb6:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8012cb8:	68fb      	ldr	r3, [r7, #12]
 8012cba:	681b      	ldr	r3, [r3, #0]
 8012cbc:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8012cbe:	68bb      	ldr	r3, [r7, #8]
 8012cc0:	2b01      	cmp	r3, #1
 8012cc2:	d904      	bls.n	8012cce <remove_chain+0x26>
 8012cc4:	69bb      	ldr	r3, [r7, #24]
 8012cc6:	695b      	ldr	r3, [r3, #20]
 8012cc8:	68ba      	ldr	r2, [r7, #8]
 8012cca:	429a      	cmp	r2, r3
 8012ccc:	d301      	bcc.n	8012cd2 <remove_chain+0x2a>
 8012cce:	2302      	movs	r3, #2
 8012cd0:	e04b      	b.n	8012d6a <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8012cd2:	687b      	ldr	r3, [r7, #4]
 8012cd4:	2b00      	cmp	r3, #0
 8012cd6:	d00c      	beq.n	8012cf2 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8012cd8:	f04f 32ff 	mov.w	r2, #4294967295
 8012cdc:	6879      	ldr	r1, [r7, #4]
 8012cde:	69b8      	ldr	r0, [r7, #24]
 8012ce0:	f7ff fef8 	bl	8012ad4 <put_fat>
 8012ce4:	4603      	mov	r3, r0
 8012ce6:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8012ce8:	7ffb      	ldrb	r3, [r7, #31]
 8012cea:	2b00      	cmp	r3, #0
 8012cec:	d001      	beq.n	8012cf2 <remove_chain+0x4a>
 8012cee:	7ffb      	ldrb	r3, [r7, #31]
 8012cf0:	e03b      	b.n	8012d6a <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8012cf2:	68b9      	ldr	r1, [r7, #8]
 8012cf4:	68f8      	ldr	r0, [r7, #12]
 8012cf6:	f7ff fe46 	bl	8012986 <get_fat>
 8012cfa:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8012cfc:	697b      	ldr	r3, [r7, #20]
 8012cfe:	2b00      	cmp	r3, #0
 8012d00:	d031      	beq.n	8012d66 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8012d02:	697b      	ldr	r3, [r7, #20]
 8012d04:	2b01      	cmp	r3, #1
 8012d06:	d101      	bne.n	8012d0c <remove_chain+0x64>
 8012d08:	2302      	movs	r3, #2
 8012d0a:	e02e      	b.n	8012d6a <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8012d0c:	697b      	ldr	r3, [r7, #20]
 8012d0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012d12:	d101      	bne.n	8012d18 <remove_chain+0x70>
 8012d14:	2301      	movs	r3, #1
 8012d16:	e028      	b.n	8012d6a <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8012d18:	2200      	movs	r2, #0
 8012d1a:	68b9      	ldr	r1, [r7, #8]
 8012d1c:	69b8      	ldr	r0, [r7, #24]
 8012d1e:	f7ff fed9 	bl	8012ad4 <put_fat>
 8012d22:	4603      	mov	r3, r0
 8012d24:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8012d26:	7ffb      	ldrb	r3, [r7, #31]
 8012d28:	2b00      	cmp	r3, #0
 8012d2a:	d001      	beq.n	8012d30 <remove_chain+0x88>
 8012d2c:	7ffb      	ldrb	r3, [r7, #31]
 8012d2e:	e01c      	b.n	8012d6a <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8012d30:	69bb      	ldr	r3, [r7, #24]
 8012d32:	691a      	ldr	r2, [r3, #16]
 8012d34:	69bb      	ldr	r3, [r7, #24]
 8012d36:	695b      	ldr	r3, [r3, #20]
 8012d38:	3b02      	subs	r3, #2
 8012d3a:	429a      	cmp	r2, r3
 8012d3c:	d20b      	bcs.n	8012d56 <remove_chain+0xae>
			fs->free_clst++;
 8012d3e:	69bb      	ldr	r3, [r7, #24]
 8012d40:	691b      	ldr	r3, [r3, #16]
 8012d42:	1c5a      	adds	r2, r3, #1
 8012d44:	69bb      	ldr	r3, [r7, #24]
 8012d46:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 8012d48:	69bb      	ldr	r3, [r7, #24]
 8012d4a:	791b      	ldrb	r3, [r3, #4]
 8012d4c:	f043 0301 	orr.w	r3, r3, #1
 8012d50:	b2da      	uxtb	r2, r3
 8012d52:	69bb      	ldr	r3, [r7, #24]
 8012d54:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8012d56:	697b      	ldr	r3, [r7, #20]
 8012d58:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8012d5a:	69bb      	ldr	r3, [r7, #24]
 8012d5c:	695b      	ldr	r3, [r3, #20]
 8012d5e:	68ba      	ldr	r2, [r7, #8]
 8012d60:	429a      	cmp	r2, r3
 8012d62:	d3c6      	bcc.n	8012cf2 <remove_chain+0x4a>
 8012d64:	e000      	b.n	8012d68 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8012d66:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8012d68:	2300      	movs	r3, #0
}
 8012d6a:	4618      	mov	r0, r3
 8012d6c:	3720      	adds	r7, #32
 8012d6e:	46bd      	mov	sp, r7
 8012d70:	bd80      	pop	{r7, pc}

08012d72 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8012d72:	b580      	push	{r7, lr}
 8012d74:	b088      	sub	sp, #32
 8012d76:	af00      	add	r7, sp, #0
 8012d78:	6078      	str	r0, [r7, #4]
 8012d7a:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8012d7c:	687b      	ldr	r3, [r7, #4]
 8012d7e:	681b      	ldr	r3, [r3, #0]
 8012d80:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8012d82:	683b      	ldr	r3, [r7, #0]
 8012d84:	2b00      	cmp	r3, #0
 8012d86:	d10d      	bne.n	8012da4 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8012d88:	693b      	ldr	r3, [r7, #16]
 8012d8a:	68db      	ldr	r3, [r3, #12]
 8012d8c:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8012d8e:	69bb      	ldr	r3, [r7, #24]
 8012d90:	2b00      	cmp	r3, #0
 8012d92:	d004      	beq.n	8012d9e <create_chain+0x2c>
 8012d94:	693b      	ldr	r3, [r7, #16]
 8012d96:	695b      	ldr	r3, [r3, #20]
 8012d98:	69ba      	ldr	r2, [r7, #24]
 8012d9a:	429a      	cmp	r2, r3
 8012d9c:	d31b      	bcc.n	8012dd6 <create_chain+0x64>
 8012d9e:	2301      	movs	r3, #1
 8012da0:	61bb      	str	r3, [r7, #24]
 8012da2:	e018      	b.n	8012dd6 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8012da4:	6839      	ldr	r1, [r7, #0]
 8012da6:	6878      	ldr	r0, [r7, #4]
 8012da8:	f7ff fded 	bl	8012986 <get_fat>
 8012dac:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8012dae:	68fb      	ldr	r3, [r7, #12]
 8012db0:	2b01      	cmp	r3, #1
 8012db2:	d801      	bhi.n	8012db8 <create_chain+0x46>
 8012db4:	2301      	movs	r3, #1
 8012db6:	e070      	b.n	8012e9a <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8012db8:	68fb      	ldr	r3, [r7, #12]
 8012dba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012dbe:	d101      	bne.n	8012dc4 <create_chain+0x52>
 8012dc0:	68fb      	ldr	r3, [r7, #12]
 8012dc2:	e06a      	b.n	8012e9a <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8012dc4:	693b      	ldr	r3, [r7, #16]
 8012dc6:	695b      	ldr	r3, [r3, #20]
 8012dc8:	68fa      	ldr	r2, [r7, #12]
 8012dca:	429a      	cmp	r2, r3
 8012dcc:	d201      	bcs.n	8012dd2 <create_chain+0x60>
 8012dce:	68fb      	ldr	r3, [r7, #12]
 8012dd0:	e063      	b.n	8012e9a <create_chain+0x128>
		scl = clst;
 8012dd2:	683b      	ldr	r3, [r7, #0]
 8012dd4:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8012dd6:	69bb      	ldr	r3, [r7, #24]
 8012dd8:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8012dda:	69fb      	ldr	r3, [r7, #28]
 8012ddc:	3301      	adds	r3, #1
 8012dde:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8012de0:	693b      	ldr	r3, [r7, #16]
 8012de2:	695b      	ldr	r3, [r3, #20]
 8012de4:	69fa      	ldr	r2, [r7, #28]
 8012de6:	429a      	cmp	r2, r3
 8012de8:	d307      	bcc.n	8012dfa <create_chain+0x88>
				ncl = 2;
 8012dea:	2302      	movs	r3, #2
 8012dec:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8012dee:	69fa      	ldr	r2, [r7, #28]
 8012df0:	69bb      	ldr	r3, [r7, #24]
 8012df2:	429a      	cmp	r2, r3
 8012df4:	d901      	bls.n	8012dfa <create_chain+0x88>
 8012df6:	2300      	movs	r3, #0
 8012df8:	e04f      	b.n	8012e9a <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8012dfa:	69f9      	ldr	r1, [r7, #28]
 8012dfc:	6878      	ldr	r0, [r7, #4]
 8012dfe:	f7ff fdc2 	bl	8012986 <get_fat>
 8012e02:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8012e04:	68fb      	ldr	r3, [r7, #12]
 8012e06:	2b00      	cmp	r3, #0
 8012e08:	d00e      	beq.n	8012e28 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8012e0a:	68fb      	ldr	r3, [r7, #12]
 8012e0c:	2b01      	cmp	r3, #1
 8012e0e:	d003      	beq.n	8012e18 <create_chain+0xa6>
 8012e10:	68fb      	ldr	r3, [r7, #12]
 8012e12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012e16:	d101      	bne.n	8012e1c <create_chain+0xaa>
 8012e18:	68fb      	ldr	r3, [r7, #12]
 8012e1a:	e03e      	b.n	8012e9a <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8012e1c:	69fa      	ldr	r2, [r7, #28]
 8012e1e:	69bb      	ldr	r3, [r7, #24]
 8012e20:	429a      	cmp	r2, r3
 8012e22:	d1da      	bne.n	8012dda <create_chain+0x68>
 8012e24:	2300      	movs	r3, #0
 8012e26:	e038      	b.n	8012e9a <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8012e28:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8012e2a:	f04f 32ff 	mov.w	r2, #4294967295
 8012e2e:	69f9      	ldr	r1, [r7, #28]
 8012e30:	6938      	ldr	r0, [r7, #16]
 8012e32:	f7ff fe4f 	bl	8012ad4 <put_fat>
 8012e36:	4603      	mov	r3, r0
 8012e38:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8012e3a:	7dfb      	ldrb	r3, [r7, #23]
 8012e3c:	2b00      	cmp	r3, #0
 8012e3e:	d109      	bne.n	8012e54 <create_chain+0xe2>
 8012e40:	683b      	ldr	r3, [r7, #0]
 8012e42:	2b00      	cmp	r3, #0
 8012e44:	d006      	beq.n	8012e54 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8012e46:	69fa      	ldr	r2, [r7, #28]
 8012e48:	6839      	ldr	r1, [r7, #0]
 8012e4a:	6938      	ldr	r0, [r7, #16]
 8012e4c:	f7ff fe42 	bl	8012ad4 <put_fat>
 8012e50:	4603      	mov	r3, r0
 8012e52:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8012e54:	7dfb      	ldrb	r3, [r7, #23]
 8012e56:	2b00      	cmp	r3, #0
 8012e58:	d116      	bne.n	8012e88 <create_chain+0x116>
		fs->last_clst = ncl;
 8012e5a:	693b      	ldr	r3, [r7, #16]
 8012e5c:	69fa      	ldr	r2, [r7, #28]
 8012e5e:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8012e60:	693b      	ldr	r3, [r7, #16]
 8012e62:	691a      	ldr	r2, [r3, #16]
 8012e64:	693b      	ldr	r3, [r7, #16]
 8012e66:	695b      	ldr	r3, [r3, #20]
 8012e68:	3b02      	subs	r3, #2
 8012e6a:	429a      	cmp	r2, r3
 8012e6c:	d804      	bhi.n	8012e78 <create_chain+0x106>
 8012e6e:	693b      	ldr	r3, [r7, #16]
 8012e70:	691b      	ldr	r3, [r3, #16]
 8012e72:	1e5a      	subs	r2, r3, #1
 8012e74:	693b      	ldr	r3, [r7, #16]
 8012e76:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 8012e78:	693b      	ldr	r3, [r7, #16]
 8012e7a:	791b      	ldrb	r3, [r3, #4]
 8012e7c:	f043 0301 	orr.w	r3, r3, #1
 8012e80:	b2da      	uxtb	r2, r3
 8012e82:	693b      	ldr	r3, [r7, #16]
 8012e84:	711a      	strb	r2, [r3, #4]
 8012e86:	e007      	b.n	8012e98 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8012e88:	7dfb      	ldrb	r3, [r7, #23]
 8012e8a:	2b01      	cmp	r3, #1
 8012e8c:	d102      	bne.n	8012e94 <create_chain+0x122>
 8012e8e:	f04f 33ff 	mov.w	r3, #4294967295
 8012e92:	e000      	b.n	8012e96 <create_chain+0x124>
 8012e94:	2301      	movs	r3, #1
 8012e96:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8012e98:	69fb      	ldr	r3, [r7, #28]
}
 8012e9a:	4618      	mov	r0, r3
 8012e9c:	3720      	adds	r7, #32
 8012e9e:	46bd      	mov	sp, r7
 8012ea0:	bd80      	pop	{r7, pc}

08012ea2 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8012ea2:	b480      	push	{r7}
 8012ea4:	b087      	sub	sp, #28
 8012ea6:	af00      	add	r7, sp, #0
 8012ea8:	6078      	str	r0, [r7, #4]
 8012eaa:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8012eac:	687b      	ldr	r3, [r7, #4]
 8012eae:	681b      	ldr	r3, [r3, #0]
 8012eb0:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8012eb2:	687b      	ldr	r3, [r7, #4]
 8012eb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012eb6:	3304      	adds	r3, #4
 8012eb8:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8012eba:	683b      	ldr	r3, [r7, #0]
 8012ebc:	0a5b      	lsrs	r3, r3, #9
 8012ebe:	68fa      	ldr	r2, [r7, #12]
 8012ec0:	8952      	ldrh	r2, [r2, #10]
 8012ec2:	fbb3 f3f2 	udiv	r3, r3, r2
 8012ec6:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8012ec8:	693b      	ldr	r3, [r7, #16]
 8012eca:	1d1a      	adds	r2, r3, #4
 8012ecc:	613a      	str	r2, [r7, #16]
 8012ece:	681b      	ldr	r3, [r3, #0]
 8012ed0:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8012ed2:	68bb      	ldr	r3, [r7, #8]
 8012ed4:	2b00      	cmp	r3, #0
 8012ed6:	d101      	bne.n	8012edc <clmt_clust+0x3a>
 8012ed8:	2300      	movs	r3, #0
 8012eda:	e010      	b.n	8012efe <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 8012edc:	697a      	ldr	r2, [r7, #20]
 8012ede:	68bb      	ldr	r3, [r7, #8]
 8012ee0:	429a      	cmp	r2, r3
 8012ee2:	d307      	bcc.n	8012ef4 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 8012ee4:	697a      	ldr	r2, [r7, #20]
 8012ee6:	68bb      	ldr	r3, [r7, #8]
 8012ee8:	1ad3      	subs	r3, r2, r3
 8012eea:	617b      	str	r3, [r7, #20]
 8012eec:	693b      	ldr	r3, [r7, #16]
 8012eee:	3304      	adds	r3, #4
 8012ef0:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8012ef2:	e7e9      	b.n	8012ec8 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 8012ef4:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8012ef6:	693b      	ldr	r3, [r7, #16]
 8012ef8:	681a      	ldr	r2, [r3, #0]
 8012efa:	697b      	ldr	r3, [r7, #20]
 8012efc:	4413      	add	r3, r2
}
 8012efe:	4618      	mov	r0, r3
 8012f00:	371c      	adds	r7, #28
 8012f02:	46bd      	mov	sp, r7
 8012f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f08:	4770      	bx	lr

08012f0a <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8012f0a:	b580      	push	{r7, lr}
 8012f0c:	b086      	sub	sp, #24
 8012f0e:	af00      	add	r7, sp, #0
 8012f10:	6078      	str	r0, [r7, #4]
 8012f12:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8012f14:	687b      	ldr	r3, [r7, #4]
 8012f16:	681b      	ldr	r3, [r3, #0]
 8012f18:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8012f1a:	683b      	ldr	r3, [r7, #0]
 8012f1c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8012f20:	d204      	bcs.n	8012f2c <dir_sdi+0x22>
 8012f22:	683b      	ldr	r3, [r7, #0]
 8012f24:	f003 031f 	and.w	r3, r3, #31
 8012f28:	2b00      	cmp	r3, #0
 8012f2a:	d001      	beq.n	8012f30 <dir_sdi+0x26>
		return FR_INT_ERR;
 8012f2c:	2302      	movs	r3, #2
 8012f2e:	e063      	b.n	8012ff8 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 8012f30:	687b      	ldr	r3, [r7, #4]
 8012f32:	683a      	ldr	r2, [r7, #0]
 8012f34:	611a      	str	r2, [r3, #16]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8012f36:	687b      	ldr	r3, [r7, #4]
 8012f38:	689b      	ldr	r3, [r3, #8]
 8012f3a:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8012f3c:	697b      	ldr	r3, [r7, #20]
 8012f3e:	2b00      	cmp	r3, #0
 8012f40:	d106      	bne.n	8012f50 <dir_sdi+0x46>
 8012f42:	693b      	ldr	r3, [r7, #16]
 8012f44:	781b      	ldrb	r3, [r3, #0]
 8012f46:	2b02      	cmp	r3, #2
 8012f48:	d902      	bls.n	8012f50 <dir_sdi+0x46>
		clst = fs->dirbase;
 8012f4a:	693b      	ldr	r3, [r7, #16]
 8012f4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012f4e:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8012f50:	697b      	ldr	r3, [r7, #20]
 8012f52:	2b00      	cmp	r3, #0
 8012f54:	d10c      	bne.n	8012f70 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8012f56:	683b      	ldr	r3, [r7, #0]
 8012f58:	095b      	lsrs	r3, r3, #5
 8012f5a:	693a      	ldr	r2, [r7, #16]
 8012f5c:	8912      	ldrh	r2, [r2, #8]
 8012f5e:	4293      	cmp	r3, r2
 8012f60:	d301      	bcc.n	8012f66 <dir_sdi+0x5c>
 8012f62:	2302      	movs	r3, #2
 8012f64:	e048      	b.n	8012ff8 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 8012f66:	693b      	ldr	r3, [r7, #16]
 8012f68:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8012f6a:	687b      	ldr	r3, [r7, #4]
 8012f6c:	619a      	str	r2, [r3, #24]
 8012f6e:	e029      	b.n	8012fc4 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8012f70:	693b      	ldr	r3, [r7, #16]
 8012f72:	895b      	ldrh	r3, [r3, #10]
 8012f74:	025b      	lsls	r3, r3, #9
 8012f76:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8012f78:	e019      	b.n	8012fae <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8012f7a:	687b      	ldr	r3, [r7, #4]
 8012f7c:	6979      	ldr	r1, [r7, #20]
 8012f7e:	4618      	mov	r0, r3
 8012f80:	f7ff fd01 	bl	8012986 <get_fat>
 8012f84:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8012f86:	697b      	ldr	r3, [r7, #20]
 8012f88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012f8c:	d101      	bne.n	8012f92 <dir_sdi+0x88>
 8012f8e:	2301      	movs	r3, #1
 8012f90:	e032      	b.n	8012ff8 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8012f92:	697b      	ldr	r3, [r7, #20]
 8012f94:	2b01      	cmp	r3, #1
 8012f96:	d904      	bls.n	8012fa2 <dir_sdi+0x98>
 8012f98:	693b      	ldr	r3, [r7, #16]
 8012f9a:	695b      	ldr	r3, [r3, #20]
 8012f9c:	697a      	ldr	r2, [r7, #20]
 8012f9e:	429a      	cmp	r2, r3
 8012fa0:	d301      	bcc.n	8012fa6 <dir_sdi+0x9c>
 8012fa2:	2302      	movs	r3, #2
 8012fa4:	e028      	b.n	8012ff8 <dir_sdi+0xee>
			ofs -= csz;
 8012fa6:	683a      	ldr	r2, [r7, #0]
 8012fa8:	68fb      	ldr	r3, [r7, #12]
 8012faa:	1ad3      	subs	r3, r2, r3
 8012fac:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8012fae:	683a      	ldr	r2, [r7, #0]
 8012fb0:	68fb      	ldr	r3, [r7, #12]
 8012fb2:	429a      	cmp	r2, r3
 8012fb4:	d2e1      	bcs.n	8012f7a <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 8012fb6:	6979      	ldr	r1, [r7, #20]
 8012fb8:	6938      	ldr	r0, [r7, #16]
 8012fba:	f7ff fcc5 	bl	8012948 <clust2sect>
 8012fbe:	4602      	mov	r2, r0
 8012fc0:	687b      	ldr	r3, [r7, #4]
 8012fc2:	619a      	str	r2, [r3, #24]
	}
	dp->clust = clst;					/* Current cluster# */
 8012fc4:	687b      	ldr	r3, [r7, #4]
 8012fc6:	697a      	ldr	r2, [r7, #20]
 8012fc8:	615a      	str	r2, [r3, #20]
	if (!dp->sect) return FR_INT_ERR;
 8012fca:	687b      	ldr	r3, [r7, #4]
 8012fcc:	699b      	ldr	r3, [r3, #24]
 8012fce:	2b00      	cmp	r3, #0
 8012fd0:	d101      	bne.n	8012fd6 <dir_sdi+0xcc>
 8012fd2:	2302      	movs	r3, #2
 8012fd4:	e010      	b.n	8012ff8 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8012fd6:	687b      	ldr	r3, [r7, #4]
 8012fd8:	699a      	ldr	r2, [r3, #24]
 8012fda:	683b      	ldr	r3, [r7, #0]
 8012fdc:	0a5b      	lsrs	r3, r3, #9
 8012fde:	441a      	add	r2, r3
 8012fe0:	687b      	ldr	r3, [r7, #4]
 8012fe2:	619a      	str	r2, [r3, #24]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8012fe4:	693b      	ldr	r3, [r7, #16]
 8012fe6:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8012fea:	683b      	ldr	r3, [r7, #0]
 8012fec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8012ff0:	441a      	add	r2, r3
 8012ff2:	687b      	ldr	r3, [r7, #4]
 8012ff4:	61da      	str	r2, [r3, #28]

	return FR_OK;
 8012ff6:	2300      	movs	r3, #0
}
 8012ff8:	4618      	mov	r0, r3
 8012ffa:	3718      	adds	r7, #24
 8012ffc:	46bd      	mov	sp, r7
 8012ffe:	bd80      	pop	{r7, pc}

08013000 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8013000:	b580      	push	{r7, lr}
 8013002:	b086      	sub	sp, #24
 8013004:	af00      	add	r7, sp, #0
 8013006:	6078      	str	r0, [r7, #4]
 8013008:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 801300a:	687b      	ldr	r3, [r7, #4]
 801300c:	681b      	ldr	r3, [r3, #0]
 801300e:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8013010:	687b      	ldr	r3, [r7, #4]
 8013012:	691b      	ldr	r3, [r3, #16]
 8013014:	3320      	adds	r3, #32
 8013016:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8013018:	687b      	ldr	r3, [r7, #4]
 801301a:	699b      	ldr	r3, [r3, #24]
 801301c:	2b00      	cmp	r3, #0
 801301e:	d003      	beq.n	8013028 <dir_next+0x28>
 8013020:	68bb      	ldr	r3, [r7, #8]
 8013022:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8013026:	d301      	bcc.n	801302c <dir_next+0x2c>
 8013028:	2304      	movs	r3, #4
 801302a:	e0aa      	b.n	8013182 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 801302c:	68bb      	ldr	r3, [r7, #8]
 801302e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8013032:	2b00      	cmp	r3, #0
 8013034:	f040 8098 	bne.w	8013168 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 8013038:	687b      	ldr	r3, [r7, #4]
 801303a:	699b      	ldr	r3, [r3, #24]
 801303c:	1c5a      	adds	r2, r3, #1
 801303e:	687b      	ldr	r3, [r7, #4]
 8013040:	619a      	str	r2, [r3, #24]

		if (!dp->clust) {		/* Static table */
 8013042:	687b      	ldr	r3, [r7, #4]
 8013044:	695b      	ldr	r3, [r3, #20]
 8013046:	2b00      	cmp	r3, #0
 8013048:	d10b      	bne.n	8013062 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 801304a:	68bb      	ldr	r3, [r7, #8]
 801304c:	095b      	lsrs	r3, r3, #5
 801304e:	68fa      	ldr	r2, [r7, #12]
 8013050:	8912      	ldrh	r2, [r2, #8]
 8013052:	4293      	cmp	r3, r2
 8013054:	f0c0 8088 	bcc.w	8013168 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 8013058:	687b      	ldr	r3, [r7, #4]
 801305a:	2200      	movs	r2, #0
 801305c:	619a      	str	r2, [r3, #24]
 801305e:	2304      	movs	r3, #4
 8013060:	e08f      	b.n	8013182 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8013062:	68bb      	ldr	r3, [r7, #8]
 8013064:	0a5b      	lsrs	r3, r3, #9
 8013066:	68fa      	ldr	r2, [r7, #12]
 8013068:	8952      	ldrh	r2, [r2, #10]
 801306a:	3a01      	subs	r2, #1
 801306c:	4013      	ands	r3, r2
 801306e:	2b00      	cmp	r3, #0
 8013070:	d17a      	bne.n	8013168 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8013072:	687a      	ldr	r2, [r7, #4]
 8013074:	687b      	ldr	r3, [r7, #4]
 8013076:	695b      	ldr	r3, [r3, #20]
 8013078:	4619      	mov	r1, r3
 801307a:	4610      	mov	r0, r2
 801307c:	f7ff fc83 	bl	8012986 <get_fat>
 8013080:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8013082:	697b      	ldr	r3, [r7, #20]
 8013084:	2b01      	cmp	r3, #1
 8013086:	d801      	bhi.n	801308c <dir_next+0x8c>
 8013088:	2302      	movs	r3, #2
 801308a:	e07a      	b.n	8013182 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 801308c:	697b      	ldr	r3, [r7, #20]
 801308e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013092:	d101      	bne.n	8013098 <dir_next+0x98>
 8013094:	2301      	movs	r3, #1
 8013096:	e074      	b.n	8013182 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8013098:	68fb      	ldr	r3, [r7, #12]
 801309a:	695b      	ldr	r3, [r3, #20]
 801309c:	697a      	ldr	r2, [r7, #20]
 801309e:	429a      	cmp	r2, r3
 80130a0:	d358      	bcc.n	8013154 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 80130a2:	683b      	ldr	r3, [r7, #0]
 80130a4:	2b00      	cmp	r3, #0
 80130a6:	d104      	bne.n	80130b2 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 80130a8:	687b      	ldr	r3, [r7, #4]
 80130aa:	2200      	movs	r2, #0
 80130ac:	619a      	str	r2, [r3, #24]
 80130ae:	2304      	movs	r3, #4
 80130b0:	e067      	b.n	8013182 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 80130b2:	687a      	ldr	r2, [r7, #4]
 80130b4:	687b      	ldr	r3, [r7, #4]
 80130b6:	695b      	ldr	r3, [r3, #20]
 80130b8:	4619      	mov	r1, r3
 80130ba:	4610      	mov	r0, r2
 80130bc:	f7ff fe59 	bl	8012d72 <create_chain>
 80130c0:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 80130c2:	697b      	ldr	r3, [r7, #20]
 80130c4:	2b00      	cmp	r3, #0
 80130c6:	d101      	bne.n	80130cc <dir_next+0xcc>
 80130c8:	2307      	movs	r3, #7
 80130ca:	e05a      	b.n	8013182 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 80130cc:	697b      	ldr	r3, [r7, #20]
 80130ce:	2b01      	cmp	r3, #1
 80130d0:	d101      	bne.n	80130d6 <dir_next+0xd6>
 80130d2:	2302      	movs	r3, #2
 80130d4:	e055      	b.n	8013182 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80130d6:	697b      	ldr	r3, [r7, #20]
 80130d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80130dc:	d101      	bne.n	80130e2 <dir_next+0xe2>
 80130de:	2301      	movs	r3, #1
 80130e0:	e04f      	b.n	8013182 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 80130e2:	68f8      	ldr	r0, [r7, #12]
 80130e4:	f7ff fb51 	bl	801278a <sync_window>
 80130e8:	4603      	mov	r3, r0
 80130ea:	2b00      	cmp	r3, #0
 80130ec:	d001      	beq.n	80130f2 <dir_next+0xf2>
 80130ee:	2301      	movs	r3, #1
 80130f0:	e047      	b.n	8013182 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 80130f2:	68fb      	ldr	r3, [r7, #12]
 80130f4:	3330      	adds	r3, #48	@ 0x30
 80130f6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80130fa:	2100      	movs	r1, #0
 80130fc:	4618      	mov	r0, r3
 80130fe:	f7ff fae7 	bl	80126d0 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8013102:	2300      	movs	r3, #0
 8013104:	613b      	str	r3, [r7, #16]
 8013106:	6979      	ldr	r1, [r7, #20]
 8013108:	68f8      	ldr	r0, [r7, #12]
 801310a:	f7ff fc1d 	bl	8012948 <clust2sect>
 801310e:	4602      	mov	r2, r0
 8013110:	68fb      	ldr	r3, [r7, #12]
 8013112:	62da      	str	r2, [r3, #44]	@ 0x2c
 8013114:	e012      	b.n	801313c <dir_next+0x13c>
						fs->wflag = 1;
 8013116:	68fb      	ldr	r3, [r7, #12]
 8013118:	2201      	movs	r2, #1
 801311a:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 801311c:	68f8      	ldr	r0, [r7, #12]
 801311e:	f7ff fb34 	bl	801278a <sync_window>
 8013122:	4603      	mov	r3, r0
 8013124:	2b00      	cmp	r3, #0
 8013126:	d001      	beq.n	801312c <dir_next+0x12c>
 8013128:	2301      	movs	r3, #1
 801312a:	e02a      	b.n	8013182 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 801312c:	693b      	ldr	r3, [r7, #16]
 801312e:	3301      	adds	r3, #1
 8013130:	613b      	str	r3, [r7, #16]
 8013132:	68fb      	ldr	r3, [r7, #12]
 8013134:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013136:	1c5a      	adds	r2, r3, #1
 8013138:	68fb      	ldr	r3, [r7, #12]
 801313a:	62da      	str	r2, [r3, #44]	@ 0x2c
 801313c:	68fb      	ldr	r3, [r7, #12]
 801313e:	895b      	ldrh	r3, [r3, #10]
 8013140:	461a      	mov	r2, r3
 8013142:	693b      	ldr	r3, [r7, #16]
 8013144:	4293      	cmp	r3, r2
 8013146:	d3e6      	bcc.n	8013116 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 8013148:	68fb      	ldr	r3, [r7, #12]
 801314a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801314c:	693b      	ldr	r3, [r7, #16]
 801314e:	1ad2      	subs	r2, r2, r3
 8013150:	68fb      	ldr	r3, [r7, #12]
 8013152:	62da      	str	r2, [r3, #44]	@ 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8013154:	687b      	ldr	r3, [r7, #4]
 8013156:	697a      	ldr	r2, [r7, #20]
 8013158:	615a      	str	r2, [r3, #20]
				dp->sect = clust2sect(fs, clst);
 801315a:	6979      	ldr	r1, [r7, #20]
 801315c:	68f8      	ldr	r0, [r7, #12]
 801315e:	f7ff fbf3 	bl	8012948 <clust2sect>
 8013162:	4602      	mov	r2, r0
 8013164:	687b      	ldr	r3, [r7, #4]
 8013166:	619a      	str	r2, [r3, #24]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8013168:	687b      	ldr	r3, [r7, #4]
 801316a:	68ba      	ldr	r2, [r7, #8]
 801316c:	611a      	str	r2, [r3, #16]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 801316e:	68fb      	ldr	r3, [r7, #12]
 8013170:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8013174:	68bb      	ldr	r3, [r7, #8]
 8013176:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801317a:	441a      	add	r2, r3
 801317c:	687b      	ldr	r3, [r7, #4]
 801317e:	61da      	str	r2, [r3, #28]

	return FR_OK;
 8013180:	2300      	movs	r3, #0
}
 8013182:	4618      	mov	r0, r3
 8013184:	3718      	adds	r7, #24
 8013186:	46bd      	mov	sp, r7
 8013188:	bd80      	pop	{r7, pc}

0801318a <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 801318a:	b580      	push	{r7, lr}
 801318c:	b086      	sub	sp, #24
 801318e:	af00      	add	r7, sp, #0
 8013190:	6078      	str	r0, [r7, #4]
 8013192:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8013194:	687b      	ldr	r3, [r7, #4]
 8013196:	681b      	ldr	r3, [r3, #0]
 8013198:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 801319a:	2100      	movs	r1, #0
 801319c:	6878      	ldr	r0, [r7, #4]
 801319e:	f7ff feb4 	bl	8012f0a <dir_sdi>
 80131a2:	4603      	mov	r3, r0
 80131a4:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80131a6:	7dfb      	ldrb	r3, [r7, #23]
 80131a8:	2b00      	cmp	r3, #0
 80131aa:	d12b      	bne.n	8013204 <dir_alloc+0x7a>
		n = 0;
 80131ac:	2300      	movs	r3, #0
 80131ae:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 80131b0:	687b      	ldr	r3, [r7, #4]
 80131b2:	699b      	ldr	r3, [r3, #24]
 80131b4:	4619      	mov	r1, r3
 80131b6:	68f8      	ldr	r0, [r7, #12]
 80131b8:	f7ff fb2b 	bl	8012812 <move_window>
 80131bc:	4603      	mov	r3, r0
 80131be:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80131c0:	7dfb      	ldrb	r3, [r7, #23]
 80131c2:	2b00      	cmp	r3, #0
 80131c4:	d11d      	bne.n	8013202 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 80131c6:	687b      	ldr	r3, [r7, #4]
 80131c8:	69db      	ldr	r3, [r3, #28]
 80131ca:	781b      	ldrb	r3, [r3, #0]
 80131cc:	2be5      	cmp	r3, #229	@ 0xe5
 80131ce:	d004      	beq.n	80131da <dir_alloc+0x50>
 80131d0:	687b      	ldr	r3, [r7, #4]
 80131d2:	69db      	ldr	r3, [r3, #28]
 80131d4:	781b      	ldrb	r3, [r3, #0]
 80131d6:	2b00      	cmp	r3, #0
 80131d8:	d107      	bne.n	80131ea <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 80131da:	693b      	ldr	r3, [r7, #16]
 80131dc:	3301      	adds	r3, #1
 80131de:	613b      	str	r3, [r7, #16]
 80131e0:	693a      	ldr	r2, [r7, #16]
 80131e2:	683b      	ldr	r3, [r7, #0]
 80131e4:	429a      	cmp	r2, r3
 80131e6:	d102      	bne.n	80131ee <dir_alloc+0x64>
 80131e8:	e00c      	b.n	8013204 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 80131ea:	2300      	movs	r3, #0
 80131ec:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 80131ee:	2101      	movs	r1, #1
 80131f0:	6878      	ldr	r0, [r7, #4]
 80131f2:	f7ff ff05 	bl	8013000 <dir_next>
 80131f6:	4603      	mov	r3, r0
 80131f8:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 80131fa:	7dfb      	ldrb	r3, [r7, #23]
 80131fc:	2b00      	cmp	r3, #0
 80131fe:	d0d7      	beq.n	80131b0 <dir_alloc+0x26>
 8013200:	e000      	b.n	8013204 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8013202:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8013204:	7dfb      	ldrb	r3, [r7, #23]
 8013206:	2b04      	cmp	r3, #4
 8013208:	d101      	bne.n	801320e <dir_alloc+0x84>
 801320a:	2307      	movs	r3, #7
 801320c:	75fb      	strb	r3, [r7, #23]
	return res;
 801320e:	7dfb      	ldrb	r3, [r7, #23]
}
 8013210:	4618      	mov	r0, r3
 8013212:	3718      	adds	r7, #24
 8013214:	46bd      	mov	sp, r7
 8013216:	bd80      	pop	{r7, pc}

08013218 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8013218:	b580      	push	{r7, lr}
 801321a:	b084      	sub	sp, #16
 801321c:	af00      	add	r7, sp, #0
 801321e:	6078      	str	r0, [r7, #4]
 8013220:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8013222:	683b      	ldr	r3, [r7, #0]
 8013224:	331a      	adds	r3, #26
 8013226:	4618      	mov	r0, r3
 8013228:	f7ff f9ae 	bl	8012588 <ld_word>
 801322c:	4603      	mov	r3, r0
 801322e:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8013230:	687b      	ldr	r3, [r7, #4]
 8013232:	781b      	ldrb	r3, [r3, #0]
 8013234:	2b03      	cmp	r3, #3
 8013236:	d109      	bne.n	801324c <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8013238:	683b      	ldr	r3, [r7, #0]
 801323a:	3314      	adds	r3, #20
 801323c:	4618      	mov	r0, r3
 801323e:	f7ff f9a3 	bl	8012588 <ld_word>
 8013242:	4603      	mov	r3, r0
 8013244:	041b      	lsls	r3, r3, #16
 8013246:	68fa      	ldr	r2, [r7, #12]
 8013248:	4313      	orrs	r3, r2
 801324a:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 801324c:	68fb      	ldr	r3, [r7, #12]
}
 801324e:	4618      	mov	r0, r3
 8013250:	3710      	adds	r7, #16
 8013252:	46bd      	mov	sp, r7
 8013254:	bd80      	pop	{r7, pc}

08013256 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8013256:	b580      	push	{r7, lr}
 8013258:	b084      	sub	sp, #16
 801325a:	af00      	add	r7, sp, #0
 801325c:	60f8      	str	r0, [r7, #12]
 801325e:	60b9      	str	r1, [r7, #8]
 8013260:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8013262:	68bb      	ldr	r3, [r7, #8]
 8013264:	331a      	adds	r3, #26
 8013266:	687a      	ldr	r2, [r7, #4]
 8013268:	b292      	uxth	r2, r2
 801326a:	4611      	mov	r1, r2
 801326c:	4618      	mov	r0, r3
 801326e:	f7ff f9c7 	bl	8012600 <st_word>
	if (fs->fs_type == FS_FAT32) {
 8013272:	68fb      	ldr	r3, [r7, #12]
 8013274:	781b      	ldrb	r3, [r3, #0]
 8013276:	2b03      	cmp	r3, #3
 8013278:	d109      	bne.n	801328e <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 801327a:	68bb      	ldr	r3, [r7, #8]
 801327c:	f103 0214 	add.w	r2, r3, #20
 8013280:	687b      	ldr	r3, [r7, #4]
 8013282:	0c1b      	lsrs	r3, r3, #16
 8013284:	b29b      	uxth	r3, r3
 8013286:	4619      	mov	r1, r3
 8013288:	4610      	mov	r0, r2
 801328a:	f7ff f9b9 	bl	8012600 <st_word>
	}
}
 801328e:	bf00      	nop
 8013290:	3710      	adds	r7, #16
 8013292:	46bd      	mov	sp, r7
 8013294:	bd80      	pop	{r7, pc}

08013296 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8013296:	b580      	push	{r7, lr}
 8013298:	b086      	sub	sp, #24
 801329a:	af00      	add	r7, sp, #0
 801329c:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 801329e:	687b      	ldr	r3, [r7, #4]
 80132a0:	681b      	ldr	r3, [r3, #0]
 80132a2:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 80132a4:	2100      	movs	r1, #0
 80132a6:	6878      	ldr	r0, [r7, #4]
 80132a8:	f7ff fe2f 	bl	8012f0a <dir_sdi>
 80132ac:	4603      	mov	r3, r0
 80132ae:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 80132b0:	7dfb      	ldrb	r3, [r7, #23]
 80132b2:	2b00      	cmp	r3, #0
 80132b4:	d001      	beq.n	80132ba <dir_find+0x24>
 80132b6:	7dfb      	ldrb	r3, [r7, #23]
 80132b8:	e03e      	b.n	8013338 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 80132ba:	687b      	ldr	r3, [r7, #4]
 80132bc:	699b      	ldr	r3, [r3, #24]
 80132be:	4619      	mov	r1, r3
 80132c0:	6938      	ldr	r0, [r7, #16]
 80132c2:	f7ff faa6 	bl	8012812 <move_window>
 80132c6:	4603      	mov	r3, r0
 80132c8:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 80132ca:	7dfb      	ldrb	r3, [r7, #23]
 80132cc:	2b00      	cmp	r3, #0
 80132ce:	d12f      	bne.n	8013330 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 80132d0:	687b      	ldr	r3, [r7, #4]
 80132d2:	69db      	ldr	r3, [r3, #28]
 80132d4:	781b      	ldrb	r3, [r3, #0]
 80132d6:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 80132d8:	7bfb      	ldrb	r3, [r7, #15]
 80132da:	2b00      	cmp	r3, #0
 80132dc:	d102      	bne.n	80132e4 <dir_find+0x4e>
 80132de:	2304      	movs	r3, #4
 80132e0:	75fb      	strb	r3, [r7, #23]
 80132e2:	e028      	b.n	8013336 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 80132e4:	687b      	ldr	r3, [r7, #4]
 80132e6:	69db      	ldr	r3, [r3, #28]
 80132e8:	330b      	adds	r3, #11
 80132ea:	781b      	ldrb	r3, [r3, #0]
 80132ec:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80132f0:	b2da      	uxtb	r2, r3
 80132f2:	687b      	ldr	r3, [r7, #4]
 80132f4:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 80132f6:	687b      	ldr	r3, [r7, #4]
 80132f8:	69db      	ldr	r3, [r3, #28]
 80132fa:	330b      	adds	r3, #11
 80132fc:	781b      	ldrb	r3, [r3, #0]
 80132fe:	f003 0308 	and.w	r3, r3, #8
 8013302:	2b00      	cmp	r3, #0
 8013304:	d10a      	bne.n	801331c <dir_find+0x86>
 8013306:	687b      	ldr	r3, [r7, #4]
 8013308:	69d8      	ldr	r0, [r3, #28]
 801330a:	687b      	ldr	r3, [r7, #4]
 801330c:	3320      	adds	r3, #32
 801330e:	220b      	movs	r2, #11
 8013310:	4619      	mov	r1, r3
 8013312:	f7ff f9f8 	bl	8012706 <mem_cmp>
 8013316:	4603      	mov	r3, r0
 8013318:	2b00      	cmp	r3, #0
 801331a:	d00b      	beq.n	8013334 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 801331c:	2100      	movs	r1, #0
 801331e:	6878      	ldr	r0, [r7, #4]
 8013320:	f7ff fe6e 	bl	8013000 <dir_next>
 8013324:	4603      	mov	r3, r0
 8013326:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8013328:	7dfb      	ldrb	r3, [r7, #23]
 801332a:	2b00      	cmp	r3, #0
 801332c:	d0c5      	beq.n	80132ba <dir_find+0x24>
 801332e:	e002      	b.n	8013336 <dir_find+0xa0>
		if (res != FR_OK) break;
 8013330:	bf00      	nop
 8013332:	e000      	b.n	8013336 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8013334:	bf00      	nop

	return res;
 8013336:	7dfb      	ldrb	r3, [r7, #23]
}
 8013338:	4618      	mov	r0, r3
 801333a:	3718      	adds	r7, #24
 801333c:	46bd      	mov	sp, r7
 801333e:	bd80      	pop	{r7, pc}

08013340 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8013340:	b580      	push	{r7, lr}
 8013342:	b084      	sub	sp, #16
 8013344:	af00      	add	r7, sp, #0
 8013346:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8013348:	687b      	ldr	r3, [r7, #4]
 801334a:	681b      	ldr	r3, [r3, #0]
 801334c:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 801334e:	2101      	movs	r1, #1
 8013350:	6878      	ldr	r0, [r7, #4]
 8013352:	f7ff ff1a 	bl	801318a <dir_alloc>
 8013356:	4603      	mov	r3, r0
 8013358:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 801335a:	7bfb      	ldrb	r3, [r7, #15]
 801335c:	2b00      	cmp	r3, #0
 801335e:	d11c      	bne.n	801339a <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 8013360:	687b      	ldr	r3, [r7, #4]
 8013362:	699b      	ldr	r3, [r3, #24]
 8013364:	4619      	mov	r1, r3
 8013366:	68b8      	ldr	r0, [r7, #8]
 8013368:	f7ff fa53 	bl	8012812 <move_window>
 801336c:	4603      	mov	r3, r0
 801336e:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8013370:	7bfb      	ldrb	r3, [r7, #15]
 8013372:	2b00      	cmp	r3, #0
 8013374:	d111      	bne.n	801339a <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8013376:	687b      	ldr	r3, [r7, #4]
 8013378:	69db      	ldr	r3, [r3, #28]
 801337a:	2220      	movs	r2, #32
 801337c:	2100      	movs	r1, #0
 801337e:	4618      	mov	r0, r3
 8013380:	f7ff f9a6 	bl	80126d0 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8013384:	687b      	ldr	r3, [r7, #4]
 8013386:	69d8      	ldr	r0, [r3, #28]
 8013388:	687b      	ldr	r3, [r7, #4]
 801338a:	3320      	adds	r3, #32
 801338c:	220b      	movs	r2, #11
 801338e:	4619      	mov	r1, r3
 8013390:	f7ff f97d 	bl	801268e <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 8013394:	68bb      	ldr	r3, [r7, #8]
 8013396:	2201      	movs	r2, #1
 8013398:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 801339a:	7bfb      	ldrb	r3, [r7, #15]
}
 801339c:	4618      	mov	r0, r3
 801339e:	3710      	adds	r7, #16
 80133a0:	46bd      	mov	sp, r7
 80133a2:	bd80      	pop	{r7, pc}

080133a4 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 80133a4:	b580      	push	{r7, lr}
 80133a6:	b088      	sub	sp, #32
 80133a8:	af00      	add	r7, sp, #0
 80133aa:	6078      	str	r0, [r7, #4]
 80133ac:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 80133ae:	683b      	ldr	r3, [r7, #0]
 80133b0:	681b      	ldr	r3, [r3, #0]
 80133b2:	60fb      	str	r3, [r7, #12]
 80133b4:	687b      	ldr	r3, [r7, #4]
 80133b6:	3320      	adds	r3, #32
 80133b8:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 80133ba:	220b      	movs	r2, #11
 80133bc:	2120      	movs	r1, #32
 80133be:	68b8      	ldr	r0, [r7, #8]
 80133c0:	f7ff f986 	bl	80126d0 <mem_set>
	si = i = 0; ni = 8;
 80133c4:	2300      	movs	r3, #0
 80133c6:	613b      	str	r3, [r7, #16]
 80133c8:	693b      	ldr	r3, [r7, #16]
 80133ca:	61fb      	str	r3, [r7, #28]
 80133cc:	2308      	movs	r3, #8
 80133ce:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 80133d0:	69fb      	ldr	r3, [r7, #28]
 80133d2:	1c5a      	adds	r2, r3, #1
 80133d4:	61fa      	str	r2, [r7, #28]
 80133d6:	68fa      	ldr	r2, [r7, #12]
 80133d8:	4413      	add	r3, r2
 80133da:	781b      	ldrb	r3, [r3, #0]
 80133dc:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 80133de:	7efb      	ldrb	r3, [r7, #27]
 80133e0:	2b20      	cmp	r3, #32
 80133e2:	d94e      	bls.n	8013482 <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 80133e4:	7efb      	ldrb	r3, [r7, #27]
 80133e6:	2b2f      	cmp	r3, #47	@ 0x2f
 80133e8:	d006      	beq.n	80133f8 <create_name+0x54>
 80133ea:	7efb      	ldrb	r3, [r7, #27]
 80133ec:	2b5c      	cmp	r3, #92	@ 0x5c
 80133ee:	d110      	bne.n	8013412 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 80133f0:	e002      	b.n	80133f8 <create_name+0x54>
 80133f2:	69fb      	ldr	r3, [r7, #28]
 80133f4:	3301      	adds	r3, #1
 80133f6:	61fb      	str	r3, [r7, #28]
 80133f8:	68fa      	ldr	r2, [r7, #12]
 80133fa:	69fb      	ldr	r3, [r7, #28]
 80133fc:	4413      	add	r3, r2
 80133fe:	781b      	ldrb	r3, [r3, #0]
 8013400:	2b2f      	cmp	r3, #47	@ 0x2f
 8013402:	d0f6      	beq.n	80133f2 <create_name+0x4e>
 8013404:	68fa      	ldr	r2, [r7, #12]
 8013406:	69fb      	ldr	r3, [r7, #28]
 8013408:	4413      	add	r3, r2
 801340a:	781b      	ldrb	r3, [r3, #0]
 801340c:	2b5c      	cmp	r3, #92	@ 0x5c
 801340e:	d0f0      	beq.n	80133f2 <create_name+0x4e>
			break;
 8013410:	e038      	b.n	8013484 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 8013412:	7efb      	ldrb	r3, [r7, #27]
 8013414:	2b2e      	cmp	r3, #46	@ 0x2e
 8013416:	d003      	beq.n	8013420 <create_name+0x7c>
 8013418:	693a      	ldr	r2, [r7, #16]
 801341a:	697b      	ldr	r3, [r7, #20]
 801341c:	429a      	cmp	r2, r3
 801341e:	d30c      	bcc.n	801343a <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 8013420:	697b      	ldr	r3, [r7, #20]
 8013422:	2b0b      	cmp	r3, #11
 8013424:	d002      	beq.n	801342c <create_name+0x88>
 8013426:	7efb      	ldrb	r3, [r7, #27]
 8013428:	2b2e      	cmp	r3, #46	@ 0x2e
 801342a:	d001      	beq.n	8013430 <create_name+0x8c>
 801342c:	2306      	movs	r3, #6
 801342e:	e044      	b.n	80134ba <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 8013430:	2308      	movs	r3, #8
 8013432:	613b      	str	r3, [r7, #16]
 8013434:	230b      	movs	r3, #11
 8013436:	617b      	str	r3, [r7, #20]
			continue;
 8013438:	e022      	b.n	8013480 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 801343a:	f997 301b 	ldrsb.w	r3, [r7, #27]
 801343e:	2b00      	cmp	r3, #0
 8013440:	da04      	bge.n	801344c <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8013442:	7efb      	ldrb	r3, [r7, #27]
 8013444:	3b80      	subs	r3, #128	@ 0x80
 8013446:	4a1f      	ldr	r2, [pc, #124]	@ (80134c4 <create_name+0x120>)
 8013448:	5cd3      	ldrb	r3, [r2, r3]
 801344a:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 801344c:	7efb      	ldrb	r3, [r7, #27]
 801344e:	4619      	mov	r1, r3
 8013450:	481d      	ldr	r0, [pc, #116]	@ (80134c8 <create_name+0x124>)
 8013452:	f7ff f97f 	bl	8012754 <chk_chr>
 8013456:	4603      	mov	r3, r0
 8013458:	2b00      	cmp	r3, #0
 801345a:	d001      	beq.n	8013460 <create_name+0xbc>
 801345c:	2306      	movs	r3, #6
 801345e:	e02c      	b.n	80134ba <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 8013460:	7efb      	ldrb	r3, [r7, #27]
 8013462:	2b60      	cmp	r3, #96	@ 0x60
 8013464:	d905      	bls.n	8013472 <create_name+0xce>
 8013466:	7efb      	ldrb	r3, [r7, #27]
 8013468:	2b7a      	cmp	r3, #122	@ 0x7a
 801346a:	d802      	bhi.n	8013472 <create_name+0xce>
 801346c:	7efb      	ldrb	r3, [r7, #27]
 801346e:	3b20      	subs	r3, #32
 8013470:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 8013472:	693b      	ldr	r3, [r7, #16]
 8013474:	1c5a      	adds	r2, r3, #1
 8013476:	613a      	str	r2, [r7, #16]
 8013478:	68ba      	ldr	r2, [r7, #8]
 801347a:	4413      	add	r3, r2
 801347c:	7efa      	ldrb	r2, [r7, #27]
 801347e:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 8013480:	e7a6      	b.n	80133d0 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 8013482:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 8013484:	68fa      	ldr	r2, [r7, #12]
 8013486:	69fb      	ldr	r3, [r7, #28]
 8013488:	441a      	add	r2, r3
 801348a:	683b      	ldr	r3, [r7, #0]
 801348c:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 801348e:	693b      	ldr	r3, [r7, #16]
 8013490:	2b00      	cmp	r3, #0
 8013492:	d101      	bne.n	8013498 <create_name+0xf4>
 8013494:	2306      	movs	r3, #6
 8013496:	e010      	b.n	80134ba <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8013498:	68bb      	ldr	r3, [r7, #8]
 801349a:	781b      	ldrb	r3, [r3, #0]
 801349c:	2be5      	cmp	r3, #229	@ 0xe5
 801349e:	d102      	bne.n	80134a6 <create_name+0x102>
 80134a0:	68bb      	ldr	r3, [r7, #8]
 80134a2:	2205      	movs	r2, #5
 80134a4:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 80134a6:	7efb      	ldrb	r3, [r7, #27]
 80134a8:	2b20      	cmp	r3, #32
 80134aa:	d801      	bhi.n	80134b0 <create_name+0x10c>
 80134ac:	2204      	movs	r2, #4
 80134ae:	e000      	b.n	80134b2 <create_name+0x10e>
 80134b0:	2200      	movs	r2, #0
 80134b2:	68bb      	ldr	r3, [r7, #8]
 80134b4:	330b      	adds	r3, #11
 80134b6:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 80134b8:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 80134ba:	4618      	mov	r0, r3
 80134bc:	3720      	adds	r7, #32
 80134be:	46bd      	mov	sp, r7
 80134c0:	bd80      	pop	{r7, pc}
 80134c2:	bf00      	nop
 80134c4:	0801cd3c 	.word	0x0801cd3c
 80134c8:	0801ccb0 	.word	0x0801ccb0

080134cc <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 80134cc:	b580      	push	{r7, lr}
 80134ce:	b086      	sub	sp, #24
 80134d0:	af00      	add	r7, sp, #0
 80134d2:	6078      	str	r0, [r7, #4]
 80134d4:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 80134d6:	687b      	ldr	r3, [r7, #4]
 80134d8:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 80134da:	693b      	ldr	r3, [r7, #16]
 80134dc:	681b      	ldr	r3, [r3, #0]
 80134de:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 80134e0:	e002      	b.n	80134e8 <follow_path+0x1c>
 80134e2:	683b      	ldr	r3, [r7, #0]
 80134e4:	3301      	adds	r3, #1
 80134e6:	603b      	str	r3, [r7, #0]
 80134e8:	683b      	ldr	r3, [r7, #0]
 80134ea:	781b      	ldrb	r3, [r3, #0]
 80134ec:	2b2f      	cmp	r3, #47	@ 0x2f
 80134ee:	d0f8      	beq.n	80134e2 <follow_path+0x16>
 80134f0:	683b      	ldr	r3, [r7, #0]
 80134f2:	781b      	ldrb	r3, [r3, #0]
 80134f4:	2b5c      	cmp	r3, #92	@ 0x5c
 80134f6:	d0f4      	beq.n	80134e2 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 80134f8:	693b      	ldr	r3, [r7, #16]
 80134fa:	2200      	movs	r2, #0
 80134fc:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 80134fe:	683b      	ldr	r3, [r7, #0]
 8013500:	781b      	ldrb	r3, [r3, #0]
 8013502:	2b1f      	cmp	r3, #31
 8013504:	d80a      	bhi.n	801351c <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8013506:	687b      	ldr	r3, [r7, #4]
 8013508:	2280      	movs	r2, #128	@ 0x80
 801350a:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
		res = dir_sdi(dp, 0);
 801350e:	2100      	movs	r1, #0
 8013510:	6878      	ldr	r0, [r7, #4]
 8013512:	f7ff fcfa 	bl	8012f0a <dir_sdi>
 8013516:	4603      	mov	r3, r0
 8013518:	75fb      	strb	r3, [r7, #23]
 801351a:	e043      	b.n	80135a4 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 801351c:	463b      	mov	r3, r7
 801351e:	4619      	mov	r1, r3
 8013520:	6878      	ldr	r0, [r7, #4]
 8013522:	f7ff ff3f 	bl	80133a4 <create_name>
 8013526:	4603      	mov	r3, r0
 8013528:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 801352a:	7dfb      	ldrb	r3, [r7, #23]
 801352c:	2b00      	cmp	r3, #0
 801352e:	d134      	bne.n	801359a <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 8013530:	6878      	ldr	r0, [r7, #4]
 8013532:	f7ff feb0 	bl	8013296 <dir_find>
 8013536:	4603      	mov	r3, r0
 8013538:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 801353a:	687b      	ldr	r3, [r7, #4]
 801353c:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 8013540:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8013542:	7dfb      	ldrb	r3, [r7, #23]
 8013544:	2b00      	cmp	r3, #0
 8013546:	d00a      	beq.n	801355e <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8013548:	7dfb      	ldrb	r3, [r7, #23]
 801354a:	2b04      	cmp	r3, #4
 801354c:	d127      	bne.n	801359e <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 801354e:	7afb      	ldrb	r3, [r7, #11]
 8013550:	f003 0304 	and.w	r3, r3, #4
 8013554:	2b00      	cmp	r3, #0
 8013556:	d122      	bne.n	801359e <follow_path+0xd2>
 8013558:	2305      	movs	r3, #5
 801355a:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 801355c:	e01f      	b.n	801359e <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 801355e:	7afb      	ldrb	r3, [r7, #11]
 8013560:	f003 0304 	and.w	r3, r3, #4
 8013564:	2b00      	cmp	r3, #0
 8013566:	d11c      	bne.n	80135a2 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8013568:	693b      	ldr	r3, [r7, #16]
 801356a:	799b      	ldrb	r3, [r3, #6]
 801356c:	f003 0310 	and.w	r3, r3, #16
 8013570:	2b00      	cmp	r3, #0
 8013572:	d102      	bne.n	801357a <follow_path+0xae>
				res = FR_NO_PATH; break;
 8013574:	2305      	movs	r3, #5
 8013576:	75fb      	strb	r3, [r7, #23]
 8013578:	e014      	b.n	80135a4 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 801357a:	68fb      	ldr	r3, [r7, #12]
 801357c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8013580:	687b      	ldr	r3, [r7, #4]
 8013582:	691b      	ldr	r3, [r3, #16]
 8013584:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8013588:	4413      	add	r3, r2
 801358a:	4619      	mov	r1, r3
 801358c:	68f8      	ldr	r0, [r7, #12]
 801358e:	f7ff fe43 	bl	8013218 <ld_clust>
 8013592:	4602      	mov	r2, r0
 8013594:	693b      	ldr	r3, [r7, #16]
 8013596:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8013598:	e7c0      	b.n	801351c <follow_path+0x50>
			if (res != FR_OK) break;
 801359a:	bf00      	nop
 801359c:	e002      	b.n	80135a4 <follow_path+0xd8>
				break;
 801359e:	bf00      	nop
 80135a0:	e000      	b.n	80135a4 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80135a2:	bf00      	nop
			}
		}
	}

	return res;
 80135a4:	7dfb      	ldrb	r3, [r7, #23]
}
 80135a6:	4618      	mov	r0, r3
 80135a8:	3718      	adds	r7, #24
 80135aa:	46bd      	mov	sp, r7
 80135ac:	bd80      	pop	{r7, pc}

080135ae <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 80135ae:	b480      	push	{r7}
 80135b0:	b087      	sub	sp, #28
 80135b2:	af00      	add	r7, sp, #0
 80135b4:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 80135b6:	f04f 33ff 	mov.w	r3, #4294967295
 80135ba:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 80135bc:	687b      	ldr	r3, [r7, #4]
 80135be:	681b      	ldr	r3, [r3, #0]
 80135c0:	2b00      	cmp	r3, #0
 80135c2:	d031      	beq.n	8013628 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 80135c4:	687b      	ldr	r3, [r7, #4]
 80135c6:	681b      	ldr	r3, [r3, #0]
 80135c8:	617b      	str	r3, [r7, #20]
 80135ca:	e002      	b.n	80135d2 <get_ldnumber+0x24>
 80135cc:	697b      	ldr	r3, [r7, #20]
 80135ce:	3301      	adds	r3, #1
 80135d0:	617b      	str	r3, [r7, #20]
 80135d2:	697b      	ldr	r3, [r7, #20]
 80135d4:	781b      	ldrb	r3, [r3, #0]
 80135d6:	2b20      	cmp	r3, #32
 80135d8:	d903      	bls.n	80135e2 <get_ldnumber+0x34>
 80135da:	697b      	ldr	r3, [r7, #20]
 80135dc:	781b      	ldrb	r3, [r3, #0]
 80135de:	2b3a      	cmp	r3, #58	@ 0x3a
 80135e0:	d1f4      	bne.n	80135cc <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 80135e2:	697b      	ldr	r3, [r7, #20]
 80135e4:	781b      	ldrb	r3, [r3, #0]
 80135e6:	2b3a      	cmp	r3, #58	@ 0x3a
 80135e8:	d11c      	bne.n	8013624 <get_ldnumber+0x76>
			tp = *path;
 80135ea:	687b      	ldr	r3, [r7, #4]
 80135ec:	681b      	ldr	r3, [r3, #0]
 80135ee:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 80135f0:	68fb      	ldr	r3, [r7, #12]
 80135f2:	1c5a      	adds	r2, r3, #1
 80135f4:	60fa      	str	r2, [r7, #12]
 80135f6:	781b      	ldrb	r3, [r3, #0]
 80135f8:	3b30      	subs	r3, #48	@ 0x30
 80135fa:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 80135fc:	68bb      	ldr	r3, [r7, #8]
 80135fe:	2b09      	cmp	r3, #9
 8013600:	d80e      	bhi.n	8013620 <get_ldnumber+0x72>
 8013602:	68fa      	ldr	r2, [r7, #12]
 8013604:	697b      	ldr	r3, [r7, #20]
 8013606:	429a      	cmp	r2, r3
 8013608:	d10a      	bne.n	8013620 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 801360a:	68bb      	ldr	r3, [r7, #8]
 801360c:	2b00      	cmp	r3, #0
 801360e:	d107      	bne.n	8013620 <get_ldnumber+0x72>
					vol = (int)i;
 8013610:	68bb      	ldr	r3, [r7, #8]
 8013612:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8013614:	697b      	ldr	r3, [r7, #20]
 8013616:	3301      	adds	r3, #1
 8013618:	617b      	str	r3, [r7, #20]
 801361a:	687b      	ldr	r3, [r7, #4]
 801361c:	697a      	ldr	r2, [r7, #20]
 801361e:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8013620:	693b      	ldr	r3, [r7, #16]
 8013622:	e002      	b.n	801362a <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8013624:	2300      	movs	r3, #0
 8013626:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8013628:	693b      	ldr	r3, [r7, #16]
}
 801362a:	4618      	mov	r0, r3
 801362c:	371c      	adds	r7, #28
 801362e:	46bd      	mov	sp, r7
 8013630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013634:	4770      	bx	lr
	...

08013638 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8013638:	b580      	push	{r7, lr}
 801363a:	b082      	sub	sp, #8
 801363c:	af00      	add	r7, sp, #0
 801363e:	6078      	str	r0, [r7, #4]
 8013640:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8013642:	687b      	ldr	r3, [r7, #4]
 8013644:	2200      	movs	r2, #0
 8013646:	70da      	strb	r2, [r3, #3]
 8013648:	687b      	ldr	r3, [r7, #4]
 801364a:	f04f 32ff 	mov.w	r2, #4294967295
 801364e:	62da      	str	r2, [r3, #44]	@ 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8013650:	6839      	ldr	r1, [r7, #0]
 8013652:	6878      	ldr	r0, [r7, #4]
 8013654:	f7ff f8dd 	bl	8012812 <move_window>
 8013658:	4603      	mov	r3, r0
 801365a:	2b00      	cmp	r3, #0
 801365c:	d001      	beq.n	8013662 <check_fs+0x2a>
 801365e:	2304      	movs	r3, #4
 8013660:	e038      	b.n	80136d4 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8013662:	687b      	ldr	r3, [r7, #4]
 8013664:	3330      	adds	r3, #48	@ 0x30
 8013666:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 801366a:	4618      	mov	r0, r3
 801366c:	f7fe ff8c 	bl	8012588 <ld_word>
 8013670:	4603      	mov	r3, r0
 8013672:	461a      	mov	r2, r3
 8013674:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8013678:	429a      	cmp	r2, r3
 801367a:	d001      	beq.n	8013680 <check_fs+0x48>
 801367c:	2303      	movs	r3, #3
 801367e:	e029      	b.n	80136d4 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8013680:	687b      	ldr	r3, [r7, #4]
 8013682:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8013686:	2be9      	cmp	r3, #233	@ 0xe9
 8013688:	d009      	beq.n	801369e <check_fs+0x66>
 801368a:	687b      	ldr	r3, [r7, #4]
 801368c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8013690:	2beb      	cmp	r3, #235	@ 0xeb
 8013692:	d11e      	bne.n	80136d2 <check_fs+0x9a>
 8013694:	687b      	ldr	r3, [r7, #4]
 8013696:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 801369a:	2b90      	cmp	r3, #144	@ 0x90
 801369c:	d119      	bne.n	80136d2 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 801369e:	687b      	ldr	r3, [r7, #4]
 80136a0:	3330      	adds	r3, #48	@ 0x30
 80136a2:	3336      	adds	r3, #54	@ 0x36
 80136a4:	4618      	mov	r0, r3
 80136a6:	f7fe ff88 	bl	80125ba <ld_dword>
 80136aa:	4603      	mov	r3, r0
 80136ac:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80136b0:	4a0a      	ldr	r2, [pc, #40]	@ (80136dc <check_fs+0xa4>)
 80136b2:	4293      	cmp	r3, r2
 80136b4:	d101      	bne.n	80136ba <check_fs+0x82>
 80136b6:	2300      	movs	r3, #0
 80136b8:	e00c      	b.n	80136d4 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 80136ba:	687b      	ldr	r3, [r7, #4]
 80136bc:	3330      	adds	r3, #48	@ 0x30
 80136be:	3352      	adds	r3, #82	@ 0x52
 80136c0:	4618      	mov	r0, r3
 80136c2:	f7fe ff7a 	bl	80125ba <ld_dword>
 80136c6:	4603      	mov	r3, r0
 80136c8:	4a05      	ldr	r2, [pc, #20]	@ (80136e0 <check_fs+0xa8>)
 80136ca:	4293      	cmp	r3, r2
 80136cc:	d101      	bne.n	80136d2 <check_fs+0x9a>
 80136ce:	2300      	movs	r3, #0
 80136d0:	e000      	b.n	80136d4 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 80136d2:	2302      	movs	r3, #2
}
 80136d4:	4618      	mov	r0, r3
 80136d6:	3708      	adds	r7, #8
 80136d8:	46bd      	mov	sp, r7
 80136da:	bd80      	pop	{r7, pc}
 80136dc:	00544146 	.word	0x00544146
 80136e0:	33544146 	.word	0x33544146

080136e4 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 80136e4:	b580      	push	{r7, lr}
 80136e6:	b096      	sub	sp, #88	@ 0x58
 80136e8:	af00      	add	r7, sp, #0
 80136ea:	60f8      	str	r0, [r7, #12]
 80136ec:	60b9      	str	r1, [r7, #8]
 80136ee:	4613      	mov	r3, r2
 80136f0:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 80136f2:	68bb      	ldr	r3, [r7, #8]
 80136f4:	2200      	movs	r2, #0
 80136f6:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 80136f8:	68f8      	ldr	r0, [r7, #12]
 80136fa:	f7ff ff58 	bl	80135ae <get_ldnumber>
 80136fe:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8013700:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013702:	2b00      	cmp	r3, #0
 8013704:	da01      	bge.n	801370a <find_volume+0x26>
 8013706:	230b      	movs	r3, #11
 8013708:	e22a      	b.n	8013b60 <find_volume+0x47c>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 801370a:	4aa1      	ldr	r2, [pc, #644]	@ (8013990 <find_volume+0x2ac>)
 801370c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801370e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8013712:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8013714:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013716:	2b00      	cmp	r3, #0
 8013718:	d101      	bne.n	801371e <find_volume+0x3a>
 801371a:	230c      	movs	r3, #12
 801371c:	e220      	b.n	8013b60 <find_volume+0x47c>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 801371e:	68bb      	ldr	r3, [r7, #8]
 8013720:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8013722:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8013724:	79fb      	ldrb	r3, [r7, #7]
 8013726:	f023 0301 	bic.w	r3, r3, #1
 801372a:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 801372c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801372e:	781b      	ldrb	r3, [r3, #0]
 8013730:	2b00      	cmp	r3, #0
 8013732:	d01a      	beq.n	801376a <find_volume+0x86>
		stat = disk_status(fs->drv);
 8013734:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013736:	785b      	ldrb	r3, [r3, #1]
 8013738:	4618      	mov	r0, r3
 801373a:	f7fe fe87 	bl	801244c <disk_status>
 801373e:	4603      	mov	r3, r0
 8013740:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8013744:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8013748:	f003 0301 	and.w	r3, r3, #1
 801374c:	2b00      	cmp	r3, #0
 801374e:	d10c      	bne.n	801376a <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8013750:	79fb      	ldrb	r3, [r7, #7]
 8013752:	2b00      	cmp	r3, #0
 8013754:	d007      	beq.n	8013766 <find_volume+0x82>
 8013756:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801375a:	f003 0304 	and.w	r3, r3, #4
 801375e:	2b00      	cmp	r3, #0
 8013760:	d001      	beq.n	8013766 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8013762:	230a      	movs	r3, #10
 8013764:	e1fc      	b.n	8013b60 <find_volume+0x47c>
			}
			return FR_OK;				/* The file system object is valid */
 8013766:	2300      	movs	r3, #0
 8013768:	e1fa      	b.n	8013b60 <find_volume+0x47c>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 801376a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801376c:	2200      	movs	r2, #0
 801376e:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8013770:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013772:	b2da      	uxtb	r2, r3
 8013774:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013776:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8013778:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801377a:	785b      	ldrb	r3, [r3, #1]
 801377c:	4618      	mov	r0, r3
 801377e:	f7fe fe7f 	bl	8012480 <disk_initialize>
 8013782:	4603      	mov	r3, r0
 8013784:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8013788:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801378c:	f003 0301 	and.w	r3, r3, #1
 8013790:	2b00      	cmp	r3, #0
 8013792:	d001      	beq.n	8013798 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8013794:	2303      	movs	r3, #3
 8013796:	e1e3      	b.n	8013b60 <find_volume+0x47c>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8013798:	79fb      	ldrb	r3, [r7, #7]
 801379a:	2b00      	cmp	r3, #0
 801379c:	d007      	beq.n	80137ae <find_volume+0xca>
 801379e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80137a2:	f003 0304 	and.w	r3, r3, #4
 80137a6:	2b00      	cmp	r3, #0
 80137a8:	d001      	beq.n	80137ae <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 80137aa:	230a      	movs	r3, #10
 80137ac:	e1d8      	b.n	8013b60 <find_volume+0x47c>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 80137ae:	2300      	movs	r3, #0
 80137b0:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 80137b2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80137b4:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80137b6:	f7ff ff3f 	bl	8013638 <check_fs>
 80137ba:	4603      	mov	r3, r0
 80137bc:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 80137c0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80137c4:	2b02      	cmp	r3, #2
 80137c6:	d149      	bne.n	801385c <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80137c8:	2300      	movs	r3, #0
 80137ca:	643b      	str	r3, [r7, #64]	@ 0x40
 80137cc:	e01e      	b.n	801380c <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 80137ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80137d0:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80137d4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80137d6:	011b      	lsls	r3, r3, #4
 80137d8:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 80137dc:	4413      	add	r3, r2
 80137de:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 80137e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80137e2:	3304      	adds	r3, #4
 80137e4:	781b      	ldrb	r3, [r3, #0]
 80137e6:	2b00      	cmp	r3, #0
 80137e8:	d006      	beq.n	80137f8 <find_volume+0x114>
 80137ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80137ec:	3308      	adds	r3, #8
 80137ee:	4618      	mov	r0, r3
 80137f0:	f7fe fee3 	bl	80125ba <ld_dword>
 80137f4:	4602      	mov	r2, r0
 80137f6:	e000      	b.n	80137fa <find_volume+0x116>
 80137f8:	2200      	movs	r2, #0
 80137fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80137fc:	009b      	lsls	r3, r3, #2
 80137fe:	3358      	adds	r3, #88	@ 0x58
 8013800:	443b      	add	r3, r7
 8013802:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8013806:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8013808:	3301      	adds	r3, #1
 801380a:	643b      	str	r3, [r7, #64]	@ 0x40
 801380c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801380e:	2b03      	cmp	r3, #3
 8013810:	d9dd      	bls.n	80137ce <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8013812:	2300      	movs	r3, #0
 8013814:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 8013816:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8013818:	2b00      	cmp	r3, #0
 801381a:	d002      	beq.n	8013822 <find_volume+0x13e>
 801381c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801381e:	3b01      	subs	r3, #1
 8013820:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8013822:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8013824:	009b      	lsls	r3, r3, #2
 8013826:	3358      	adds	r3, #88	@ 0x58
 8013828:	443b      	add	r3, r7
 801382a:	f853 3c44 	ldr.w	r3, [r3, #-68]
 801382e:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8013830:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8013832:	2b00      	cmp	r3, #0
 8013834:	d005      	beq.n	8013842 <find_volume+0x15e>
 8013836:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8013838:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 801383a:	f7ff fefd 	bl	8013638 <check_fs>
 801383e:	4603      	mov	r3, r0
 8013840:	e000      	b.n	8013844 <find_volume+0x160>
 8013842:	2303      	movs	r3, #3
 8013844:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8013848:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 801384c:	2b01      	cmp	r3, #1
 801384e:	d905      	bls.n	801385c <find_volume+0x178>
 8013850:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8013852:	3301      	adds	r3, #1
 8013854:	643b      	str	r3, [r7, #64]	@ 0x40
 8013856:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8013858:	2b03      	cmp	r3, #3
 801385a:	d9e2      	bls.n	8013822 <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 801385c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8013860:	2b04      	cmp	r3, #4
 8013862:	d101      	bne.n	8013868 <find_volume+0x184>
 8013864:	2301      	movs	r3, #1
 8013866:	e17b      	b.n	8013b60 <find_volume+0x47c>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8013868:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 801386c:	2b01      	cmp	r3, #1
 801386e:	d901      	bls.n	8013874 <find_volume+0x190>
 8013870:	230d      	movs	r3, #13
 8013872:	e175      	b.n	8013b60 <find_volume+0x47c>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8013874:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013876:	3330      	adds	r3, #48	@ 0x30
 8013878:	330b      	adds	r3, #11
 801387a:	4618      	mov	r0, r3
 801387c:	f7fe fe84 	bl	8012588 <ld_word>
 8013880:	4603      	mov	r3, r0
 8013882:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8013886:	d001      	beq.n	801388c <find_volume+0x1a8>
 8013888:	230d      	movs	r3, #13
 801388a:	e169      	b.n	8013b60 <find_volume+0x47c>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 801388c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801388e:	3330      	adds	r3, #48	@ 0x30
 8013890:	3316      	adds	r3, #22
 8013892:	4618      	mov	r0, r3
 8013894:	f7fe fe78 	bl	8012588 <ld_word>
 8013898:	4603      	mov	r3, r0
 801389a:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 801389c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801389e:	2b00      	cmp	r3, #0
 80138a0:	d106      	bne.n	80138b0 <find_volume+0x1cc>
 80138a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80138a4:	3330      	adds	r3, #48	@ 0x30
 80138a6:	3324      	adds	r3, #36	@ 0x24
 80138a8:	4618      	mov	r0, r3
 80138aa:	f7fe fe86 	bl	80125ba <ld_dword>
 80138ae:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 80138b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80138b2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80138b4:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 80138b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80138b8:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
 80138bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80138be:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 80138c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80138c2:	789b      	ldrb	r3, [r3, #2]
 80138c4:	2b01      	cmp	r3, #1
 80138c6:	d005      	beq.n	80138d4 <find_volume+0x1f0>
 80138c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80138ca:	789b      	ldrb	r3, [r3, #2]
 80138cc:	2b02      	cmp	r3, #2
 80138ce:	d001      	beq.n	80138d4 <find_volume+0x1f0>
 80138d0:	230d      	movs	r3, #13
 80138d2:	e145      	b.n	8013b60 <find_volume+0x47c>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 80138d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80138d6:	789b      	ldrb	r3, [r3, #2]
 80138d8:	461a      	mov	r2, r3
 80138da:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80138dc:	fb02 f303 	mul.w	r3, r2, r3
 80138e0:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 80138e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80138e4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80138e8:	461a      	mov	r2, r3
 80138ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80138ec:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 80138ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80138f0:	895b      	ldrh	r3, [r3, #10]
 80138f2:	2b00      	cmp	r3, #0
 80138f4:	d008      	beq.n	8013908 <find_volume+0x224>
 80138f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80138f8:	895b      	ldrh	r3, [r3, #10]
 80138fa:	461a      	mov	r2, r3
 80138fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80138fe:	895b      	ldrh	r3, [r3, #10]
 8013900:	3b01      	subs	r3, #1
 8013902:	4013      	ands	r3, r2
 8013904:	2b00      	cmp	r3, #0
 8013906:	d001      	beq.n	801390c <find_volume+0x228>
 8013908:	230d      	movs	r3, #13
 801390a:	e129      	b.n	8013b60 <find_volume+0x47c>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 801390c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801390e:	3330      	adds	r3, #48	@ 0x30
 8013910:	3311      	adds	r3, #17
 8013912:	4618      	mov	r0, r3
 8013914:	f7fe fe38 	bl	8012588 <ld_word>
 8013918:	4603      	mov	r3, r0
 801391a:	461a      	mov	r2, r3
 801391c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801391e:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8013920:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013922:	891b      	ldrh	r3, [r3, #8]
 8013924:	f003 030f 	and.w	r3, r3, #15
 8013928:	b29b      	uxth	r3, r3
 801392a:	2b00      	cmp	r3, #0
 801392c:	d001      	beq.n	8013932 <find_volume+0x24e>
 801392e:	230d      	movs	r3, #13
 8013930:	e116      	b.n	8013b60 <find_volume+0x47c>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8013932:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013934:	3330      	adds	r3, #48	@ 0x30
 8013936:	3313      	adds	r3, #19
 8013938:	4618      	mov	r0, r3
 801393a:	f7fe fe25 	bl	8012588 <ld_word>
 801393e:	4603      	mov	r3, r0
 8013940:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8013942:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8013944:	2b00      	cmp	r3, #0
 8013946:	d106      	bne.n	8013956 <find_volume+0x272>
 8013948:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801394a:	3330      	adds	r3, #48	@ 0x30
 801394c:	3320      	adds	r3, #32
 801394e:	4618      	mov	r0, r3
 8013950:	f7fe fe33 	bl	80125ba <ld_dword>
 8013954:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8013956:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013958:	3330      	adds	r3, #48	@ 0x30
 801395a:	330e      	adds	r3, #14
 801395c:	4618      	mov	r0, r3
 801395e:	f7fe fe13 	bl	8012588 <ld_word>
 8013962:	4603      	mov	r3, r0
 8013964:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8013966:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8013968:	2b00      	cmp	r3, #0
 801396a:	d101      	bne.n	8013970 <find_volume+0x28c>
 801396c:	230d      	movs	r3, #13
 801396e:	e0f7      	b.n	8013b60 <find_volume+0x47c>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8013970:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8013972:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013974:	4413      	add	r3, r2
 8013976:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8013978:	8912      	ldrh	r2, [r2, #8]
 801397a:	0912      	lsrs	r2, r2, #4
 801397c:	b292      	uxth	r2, r2
 801397e:	4413      	add	r3, r2
 8013980:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8013982:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8013984:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013986:	429a      	cmp	r2, r3
 8013988:	d204      	bcs.n	8013994 <find_volume+0x2b0>
 801398a:	230d      	movs	r3, #13
 801398c:	e0e8      	b.n	8013b60 <find_volume+0x47c>
 801398e:	bf00      	nop
 8013990:	20001c44 	.word	0x20001c44
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8013994:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8013996:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013998:	1ad3      	subs	r3, r2, r3
 801399a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801399c:	8952      	ldrh	r2, [r2, #10]
 801399e:	fbb3 f3f2 	udiv	r3, r3, r2
 80139a2:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 80139a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80139a6:	2b00      	cmp	r3, #0
 80139a8:	d101      	bne.n	80139ae <find_volume+0x2ca>
 80139aa:	230d      	movs	r3, #13
 80139ac:	e0d8      	b.n	8013b60 <find_volume+0x47c>
		fmt = FS_FAT32;
 80139ae:	2303      	movs	r3, #3
 80139b0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 80139b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80139b6:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 80139ba:	4293      	cmp	r3, r2
 80139bc:	d802      	bhi.n	80139c4 <find_volume+0x2e0>
 80139be:	2302      	movs	r3, #2
 80139c0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 80139c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80139c6:	f640 72f5 	movw	r2, #4085	@ 0xff5
 80139ca:	4293      	cmp	r3, r2
 80139cc:	d802      	bhi.n	80139d4 <find_volume+0x2f0>
 80139ce:	2301      	movs	r3, #1
 80139d0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 80139d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80139d6:	1c9a      	adds	r2, r3, #2
 80139d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80139da:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 80139dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80139de:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80139e0:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 80139e2:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80139e4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80139e6:	441a      	add	r2, r3
 80139e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80139ea:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 80139ec:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80139ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80139f0:	441a      	add	r2, r3
 80139f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80139f4:	629a      	str	r2, [r3, #40]	@ 0x28
		if (fmt == FS_FAT32) {
 80139f6:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80139fa:	2b03      	cmp	r3, #3
 80139fc:	d11e      	bne.n	8013a3c <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 80139fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013a00:	3330      	adds	r3, #48	@ 0x30
 8013a02:	332a      	adds	r3, #42	@ 0x2a
 8013a04:	4618      	mov	r0, r3
 8013a06:	f7fe fdbf 	bl	8012588 <ld_word>
 8013a0a:	4603      	mov	r3, r0
 8013a0c:	2b00      	cmp	r3, #0
 8013a0e:	d001      	beq.n	8013a14 <find_volume+0x330>
 8013a10:	230d      	movs	r3, #13
 8013a12:	e0a5      	b.n	8013b60 <find_volume+0x47c>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8013a14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013a16:	891b      	ldrh	r3, [r3, #8]
 8013a18:	2b00      	cmp	r3, #0
 8013a1a:	d001      	beq.n	8013a20 <find_volume+0x33c>
 8013a1c:	230d      	movs	r3, #13
 8013a1e:	e09f      	b.n	8013b60 <find_volume+0x47c>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8013a20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013a22:	3330      	adds	r3, #48	@ 0x30
 8013a24:	332c      	adds	r3, #44	@ 0x2c
 8013a26:	4618      	mov	r0, r3
 8013a28:	f7fe fdc7 	bl	80125ba <ld_dword>
 8013a2c:	4602      	mov	r2, r0
 8013a2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013a30:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8013a32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013a34:	695b      	ldr	r3, [r3, #20]
 8013a36:	009b      	lsls	r3, r3, #2
 8013a38:	647b      	str	r3, [r7, #68]	@ 0x44
 8013a3a:	e01f      	b.n	8013a7c <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8013a3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013a3e:	891b      	ldrh	r3, [r3, #8]
 8013a40:	2b00      	cmp	r3, #0
 8013a42:	d101      	bne.n	8013a48 <find_volume+0x364>
 8013a44:	230d      	movs	r3, #13
 8013a46:	e08b      	b.n	8013b60 <find_volume+0x47c>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8013a48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013a4a:	6a1a      	ldr	r2, [r3, #32]
 8013a4c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013a4e:	441a      	add	r2, r3
 8013a50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013a52:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8013a54:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8013a58:	2b02      	cmp	r3, #2
 8013a5a:	d103      	bne.n	8013a64 <find_volume+0x380>
 8013a5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013a5e:	695b      	ldr	r3, [r3, #20]
 8013a60:	005b      	lsls	r3, r3, #1
 8013a62:	e00a      	b.n	8013a7a <find_volume+0x396>
 8013a64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013a66:	695a      	ldr	r2, [r3, #20]
 8013a68:	4613      	mov	r3, r2
 8013a6a:	005b      	lsls	r3, r3, #1
 8013a6c:	4413      	add	r3, r2
 8013a6e:	085a      	lsrs	r2, r3, #1
 8013a70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013a72:	695b      	ldr	r3, [r3, #20]
 8013a74:	f003 0301 	and.w	r3, r3, #1
 8013a78:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8013a7a:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8013a7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013a7e:	699a      	ldr	r2, [r3, #24]
 8013a80:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8013a82:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 8013a86:	0a5b      	lsrs	r3, r3, #9
 8013a88:	429a      	cmp	r2, r3
 8013a8a:	d201      	bcs.n	8013a90 <find_volume+0x3ac>
 8013a8c:	230d      	movs	r3, #13
 8013a8e:	e067      	b.n	8013b60 <find_volume+0x47c>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8013a90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013a92:	f04f 32ff 	mov.w	r2, #4294967295
 8013a96:	611a      	str	r2, [r3, #16]
 8013a98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013a9a:	691a      	ldr	r2, [r3, #16]
 8013a9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013a9e:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 8013aa0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013aa2:	2280      	movs	r2, #128	@ 0x80
 8013aa4:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8013aa6:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8013aaa:	2b03      	cmp	r3, #3
 8013aac:	d149      	bne.n	8013b42 <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8013aae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013ab0:	3330      	adds	r3, #48	@ 0x30
 8013ab2:	3330      	adds	r3, #48	@ 0x30
 8013ab4:	4618      	mov	r0, r3
 8013ab6:	f7fe fd67 	bl	8012588 <ld_word>
 8013aba:	4603      	mov	r3, r0
 8013abc:	2b01      	cmp	r3, #1
 8013abe:	d140      	bne.n	8013b42 <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 8013ac0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8013ac2:	3301      	adds	r3, #1
 8013ac4:	4619      	mov	r1, r3
 8013ac6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8013ac8:	f7fe fea3 	bl	8012812 <move_window>
 8013acc:	4603      	mov	r3, r0
 8013ace:	2b00      	cmp	r3, #0
 8013ad0:	d137      	bne.n	8013b42 <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 8013ad2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013ad4:	2200      	movs	r2, #0
 8013ad6:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8013ad8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013ada:	3330      	adds	r3, #48	@ 0x30
 8013adc:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8013ae0:	4618      	mov	r0, r3
 8013ae2:	f7fe fd51 	bl	8012588 <ld_word>
 8013ae6:	4603      	mov	r3, r0
 8013ae8:	461a      	mov	r2, r3
 8013aea:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8013aee:	429a      	cmp	r2, r3
 8013af0:	d127      	bne.n	8013b42 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8013af2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013af4:	3330      	adds	r3, #48	@ 0x30
 8013af6:	4618      	mov	r0, r3
 8013af8:	f7fe fd5f 	bl	80125ba <ld_dword>
 8013afc:	4603      	mov	r3, r0
 8013afe:	4a1a      	ldr	r2, [pc, #104]	@ (8013b68 <find_volume+0x484>)
 8013b00:	4293      	cmp	r3, r2
 8013b02:	d11e      	bne.n	8013b42 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8013b04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013b06:	3330      	adds	r3, #48	@ 0x30
 8013b08:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8013b0c:	4618      	mov	r0, r3
 8013b0e:	f7fe fd54 	bl	80125ba <ld_dword>
 8013b12:	4603      	mov	r3, r0
 8013b14:	4a15      	ldr	r2, [pc, #84]	@ (8013b6c <find_volume+0x488>)
 8013b16:	4293      	cmp	r3, r2
 8013b18:	d113      	bne.n	8013b42 <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8013b1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013b1c:	3330      	adds	r3, #48	@ 0x30
 8013b1e:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 8013b22:	4618      	mov	r0, r3
 8013b24:	f7fe fd49 	bl	80125ba <ld_dword>
 8013b28:	4602      	mov	r2, r0
 8013b2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013b2c:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8013b2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013b30:	3330      	adds	r3, #48	@ 0x30
 8013b32:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 8013b36:	4618      	mov	r0, r3
 8013b38:	f7fe fd3f 	bl	80125ba <ld_dword>
 8013b3c:	4602      	mov	r2, r0
 8013b3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013b40:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8013b42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013b44:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 8013b48:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8013b4a:	4b09      	ldr	r3, [pc, #36]	@ (8013b70 <find_volume+0x48c>)
 8013b4c:	881b      	ldrh	r3, [r3, #0]
 8013b4e:	3301      	adds	r3, #1
 8013b50:	b29a      	uxth	r2, r3
 8013b52:	4b07      	ldr	r3, [pc, #28]	@ (8013b70 <find_volume+0x48c>)
 8013b54:	801a      	strh	r2, [r3, #0]
 8013b56:	4b06      	ldr	r3, [pc, #24]	@ (8013b70 <find_volume+0x48c>)
 8013b58:	881a      	ldrh	r2, [r3, #0]
 8013b5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013b5c:	80da      	strh	r2, [r3, #6]
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
#endif
	return FR_OK;
 8013b5e:	2300      	movs	r3, #0
}
 8013b60:	4618      	mov	r0, r3
 8013b62:	3758      	adds	r7, #88	@ 0x58
 8013b64:	46bd      	mov	sp, r7
 8013b66:	bd80      	pop	{r7, pc}
 8013b68:	41615252 	.word	0x41615252
 8013b6c:	61417272 	.word	0x61417272
 8013b70:	20001c48 	.word	0x20001c48

08013b74 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8013b74:	b580      	push	{r7, lr}
 8013b76:	b084      	sub	sp, #16
 8013b78:	af00      	add	r7, sp, #0
 8013b7a:	6078      	str	r0, [r7, #4]
 8013b7c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8013b7e:	2309      	movs	r3, #9
 8013b80:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8013b82:	687b      	ldr	r3, [r7, #4]
 8013b84:	2b00      	cmp	r3, #0
 8013b86:	d01c      	beq.n	8013bc2 <validate+0x4e>
 8013b88:	687b      	ldr	r3, [r7, #4]
 8013b8a:	681b      	ldr	r3, [r3, #0]
 8013b8c:	2b00      	cmp	r3, #0
 8013b8e:	d018      	beq.n	8013bc2 <validate+0x4e>
 8013b90:	687b      	ldr	r3, [r7, #4]
 8013b92:	681b      	ldr	r3, [r3, #0]
 8013b94:	781b      	ldrb	r3, [r3, #0]
 8013b96:	2b00      	cmp	r3, #0
 8013b98:	d013      	beq.n	8013bc2 <validate+0x4e>
 8013b9a:	687b      	ldr	r3, [r7, #4]
 8013b9c:	889a      	ldrh	r2, [r3, #4]
 8013b9e:	687b      	ldr	r3, [r7, #4]
 8013ba0:	681b      	ldr	r3, [r3, #0]
 8013ba2:	88db      	ldrh	r3, [r3, #6]
 8013ba4:	429a      	cmp	r2, r3
 8013ba6:	d10c      	bne.n	8013bc2 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8013ba8:	687b      	ldr	r3, [r7, #4]
 8013baa:	681b      	ldr	r3, [r3, #0]
 8013bac:	785b      	ldrb	r3, [r3, #1]
 8013bae:	4618      	mov	r0, r3
 8013bb0:	f7fe fc4c 	bl	801244c <disk_status>
 8013bb4:	4603      	mov	r3, r0
 8013bb6:	f003 0301 	and.w	r3, r3, #1
 8013bba:	2b00      	cmp	r3, #0
 8013bbc:	d101      	bne.n	8013bc2 <validate+0x4e>
			res = FR_OK;
 8013bbe:	2300      	movs	r3, #0
 8013bc0:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8013bc2:	7bfb      	ldrb	r3, [r7, #15]
 8013bc4:	2b00      	cmp	r3, #0
 8013bc6:	d102      	bne.n	8013bce <validate+0x5a>
 8013bc8:	687b      	ldr	r3, [r7, #4]
 8013bca:	681b      	ldr	r3, [r3, #0]
 8013bcc:	e000      	b.n	8013bd0 <validate+0x5c>
 8013bce:	2300      	movs	r3, #0
 8013bd0:	683a      	ldr	r2, [r7, #0]
 8013bd2:	6013      	str	r3, [r2, #0]
	return res;
 8013bd4:	7bfb      	ldrb	r3, [r7, #15]
}
 8013bd6:	4618      	mov	r0, r3
 8013bd8:	3710      	adds	r7, #16
 8013bda:	46bd      	mov	sp, r7
 8013bdc:	bd80      	pop	{r7, pc}
	...

08013be0 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8013be0:	b580      	push	{r7, lr}
 8013be2:	b088      	sub	sp, #32
 8013be4:	af00      	add	r7, sp, #0
 8013be6:	60f8      	str	r0, [r7, #12]
 8013be8:	60b9      	str	r1, [r7, #8]
 8013bea:	4613      	mov	r3, r2
 8013bec:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8013bee:	68bb      	ldr	r3, [r7, #8]
 8013bf0:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8013bf2:	f107 0310 	add.w	r3, r7, #16
 8013bf6:	4618      	mov	r0, r3
 8013bf8:	f7ff fcd9 	bl	80135ae <get_ldnumber>
 8013bfc:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8013bfe:	69fb      	ldr	r3, [r7, #28]
 8013c00:	2b00      	cmp	r3, #0
 8013c02:	da01      	bge.n	8013c08 <f_mount+0x28>
 8013c04:	230b      	movs	r3, #11
 8013c06:	e028      	b.n	8013c5a <f_mount+0x7a>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8013c08:	4a16      	ldr	r2, [pc, #88]	@ (8013c64 <f_mount+0x84>)
 8013c0a:	69fb      	ldr	r3, [r7, #28]
 8013c0c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8013c10:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8013c12:	69bb      	ldr	r3, [r7, #24]
 8013c14:	2b00      	cmp	r3, #0
 8013c16:	d002      	beq.n	8013c1e <f_mount+0x3e>
		clear_lock(cfs);
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8013c18:	69bb      	ldr	r3, [r7, #24]
 8013c1a:	2200      	movs	r2, #0
 8013c1c:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8013c1e:	68fb      	ldr	r3, [r7, #12]
 8013c20:	2b00      	cmp	r3, #0
 8013c22:	d002      	beq.n	8013c2a <f_mount+0x4a>
		fs->fs_type = 0;				/* Clear new fs object */
 8013c24:	68fb      	ldr	r3, [r7, #12]
 8013c26:	2200      	movs	r2, #0
 8013c28:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8013c2a:	68fa      	ldr	r2, [r7, #12]
 8013c2c:	490d      	ldr	r1, [pc, #52]	@ (8013c64 <f_mount+0x84>)
 8013c2e:	69fb      	ldr	r3, [r7, #28]
 8013c30:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8013c34:	68fb      	ldr	r3, [r7, #12]
 8013c36:	2b00      	cmp	r3, #0
 8013c38:	d002      	beq.n	8013c40 <f_mount+0x60>
 8013c3a:	79fb      	ldrb	r3, [r7, #7]
 8013c3c:	2b01      	cmp	r3, #1
 8013c3e:	d001      	beq.n	8013c44 <f_mount+0x64>
 8013c40:	2300      	movs	r3, #0
 8013c42:	e00a      	b.n	8013c5a <f_mount+0x7a>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8013c44:	f107 010c 	add.w	r1, r7, #12
 8013c48:	f107 0308 	add.w	r3, r7, #8
 8013c4c:	2200      	movs	r2, #0
 8013c4e:	4618      	mov	r0, r3
 8013c50:	f7ff fd48 	bl	80136e4 <find_volume>
 8013c54:	4603      	mov	r3, r0
 8013c56:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8013c58:	7dfb      	ldrb	r3, [r7, #23]
}
 8013c5a:	4618      	mov	r0, r3
 8013c5c:	3720      	adds	r7, #32
 8013c5e:	46bd      	mov	sp, r7
 8013c60:	bd80      	pop	{r7, pc}
 8013c62:	bf00      	nop
 8013c64:	20001c44 	.word	0x20001c44

08013c68 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8013c68:	b580      	push	{r7, lr}
 8013c6a:	b098      	sub	sp, #96	@ 0x60
 8013c6c:	af00      	add	r7, sp, #0
 8013c6e:	60f8      	str	r0, [r7, #12]
 8013c70:	60b9      	str	r1, [r7, #8]
 8013c72:	4613      	mov	r3, r2
 8013c74:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8013c76:	68fb      	ldr	r3, [r7, #12]
 8013c78:	2b00      	cmp	r3, #0
 8013c7a:	d101      	bne.n	8013c80 <f_open+0x18>
 8013c7c:	2309      	movs	r3, #9
 8013c7e:	e17a      	b.n	8013f76 <f_open+0x30e>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8013c80:	79fb      	ldrb	r3, [r7, #7]
 8013c82:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8013c86:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8013c88:	79fa      	ldrb	r2, [r7, #7]
 8013c8a:	f107 0114 	add.w	r1, r7, #20
 8013c8e:	f107 0308 	add.w	r3, r7, #8
 8013c92:	4618      	mov	r0, r3
 8013c94:	f7ff fd26 	bl	80136e4 <find_volume>
 8013c98:	4603      	mov	r3, r0
 8013c9a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	if (res == FR_OK) {
 8013c9e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8013ca2:	2b00      	cmp	r3, #0
 8013ca4:	f040 815e 	bne.w	8013f64 <f_open+0x2fc>
		dj.obj.fs = fs;
 8013ca8:	697b      	ldr	r3, [r7, #20]
 8013caa:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8013cac:	68ba      	ldr	r2, [r7, #8]
 8013cae:	f107 0318 	add.w	r3, r7, #24
 8013cb2:	4611      	mov	r1, r2
 8013cb4:	4618      	mov	r0, r3
 8013cb6:	f7ff fc09 	bl	80134cc <follow_path>
 8013cba:	4603      	mov	r3, r0
 8013cbc:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8013cc0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8013cc4:	2b00      	cmp	r3, #0
 8013cc6:	d107      	bne.n	8013cd8 <f_open+0x70>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8013cc8:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8013ccc:	b25b      	sxtb	r3, r3
 8013cce:	2b00      	cmp	r3, #0
 8013cd0:	da02      	bge.n	8013cd8 <f_open+0x70>
				res = FR_INVALID_NAME;
 8013cd2:	2306      	movs	r3, #6
 8013cd4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8013cd8:	79fb      	ldrb	r3, [r7, #7]
 8013cda:	f003 031c 	and.w	r3, r3, #28
 8013cde:	2b00      	cmp	r3, #0
 8013ce0:	d078      	beq.n	8013dd4 <f_open+0x16c>
			if (res != FR_OK) {					/* No file, create new */
 8013ce2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8013ce6:	2b00      	cmp	r3, #0
 8013ce8:	d010      	beq.n	8013d0c <f_open+0xa4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8013cea:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8013cee:	2b04      	cmp	r3, #4
 8013cf0:	d107      	bne.n	8013d02 <f_open+0x9a>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
#else
					res = dir_register(&dj);
 8013cf2:	f107 0318 	add.w	r3, r7, #24
 8013cf6:	4618      	mov	r0, r3
 8013cf8:	f7ff fb22 	bl	8013340 <dir_register>
 8013cfc:	4603      	mov	r3, r0
 8013cfe:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8013d02:	79fb      	ldrb	r3, [r7, #7]
 8013d04:	f043 0308 	orr.w	r3, r3, #8
 8013d08:	71fb      	strb	r3, [r7, #7]
 8013d0a:	e010      	b.n	8013d2e <f_open+0xc6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8013d0c:	7fbb      	ldrb	r3, [r7, #30]
 8013d0e:	f003 0311 	and.w	r3, r3, #17
 8013d12:	2b00      	cmp	r3, #0
 8013d14:	d003      	beq.n	8013d1e <f_open+0xb6>
					res = FR_DENIED;
 8013d16:	2307      	movs	r3, #7
 8013d18:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8013d1c:	e007      	b.n	8013d2e <f_open+0xc6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8013d1e:	79fb      	ldrb	r3, [r7, #7]
 8013d20:	f003 0304 	and.w	r3, r3, #4
 8013d24:	2b00      	cmp	r3, #0
 8013d26:	d002      	beq.n	8013d2e <f_open+0xc6>
 8013d28:	2308      	movs	r3, #8
 8013d2a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8013d2e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8013d32:	2b00      	cmp	r3, #0
 8013d34:	d168      	bne.n	8013e08 <f_open+0x1a0>
 8013d36:	79fb      	ldrb	r3, [r7, #7]
 8013d38:	f003 0308 	and.w	r3, r3, #8
 8013d3c:	2b00      	cmp	r3, #0
 8013d3e:	d063      	beq.n	8013e08 <f_open+0x1a0>
				dw = GET_FATTIME();
 8013d40:	f7fd ff9e 	bl	8011c80 <get_fattime>
 8013d44:	6538      	str	r0, [r7, #80]	@ 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8013d46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013d48:	330e      	adds	r3, #14
 8013d4a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8013d4c:	4618      	mov	r0, r3
 8013d4e:	f7fe fc72 	bl	8012636 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8013d52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013d54:	3316      	adds	r3, #22
 8013d56:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8013d58:	4618      	mov	r0, r3
 8013d5a:	f7fe fc6c 	bl	8012636 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8013d5e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013d60:	330b      	adds	r3, #11
 8013d62:	2220      	movs	r2, #32
 8013d64:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8013d66:	697b      	ldr	r3, [r7, #20]
 8013d68:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8013d6a:	4611      	mov	r1, r2
 8013d6c:	4618      	mov	r0, r3
 8013d6e:	f7ff fa53 	bl	8013218 <ld_clust>
 8013d72:	64f8      	str	r0, [r7, #76]	@ 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8013d74:	697b      	ldr	r3, [r7, #20]
 8013d76:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8013d78:	2200      	movs	r2, #0
 8013d7a:	4618      	mov	r0, r3
 8013d7c:	f7ff fa6b 	bl	8013256 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8013d80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013d82:	331c      	adds	r3, #28
 8013d84:	2100      	movs	r1, #0
 8013d86:	4618      	mov	r0, r3
 8013d88:	f7fe fc55 	bl	8012636 <st_dword>
					fs->wflag = 1;
 8013d8c:	697b      	ldr	r3, [r7, #20]
 8013d8e:	2201      	movs	r2, #1
 8013d90:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8013d92:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013d94:	2b00      	cmp	r3, #0
 8013d96:	d037      	beq.n	8013e08 <f_open+0x1a0>
						dw = fs->winsect;
 8013d98:	697b      	ldr	r3, [r7, #20]
 8013d9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013d9c:	653b      	str	r3, [r7, #80]	@ 0x50
						res = remove_chain(&dj.obj, cl, 0);
 8013d9e:	f107 0318 	add.w	r3, r7, #24
 8013da2:	2200      	movs	r2, #0
 8013da4:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8013da6:	4618      	mov	r0, r3
 8013da8:	f7fe ff7e 	bl	8012ca8 <remove_chain>
 8013dac:	4603      	mov	r3, r0
 8013dae:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
						if (res == FR_OK) {
 8013db2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8013db6:	2b00      	cmp	r3, #0
 8013db8:	d126      	bne.n	8013e08 <f_open+0x1a0>
							res = move_window(fs, dw);
 8013dba:	697b      	ldr	r3, [r7, #20]
 8013dbc:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8013dbe:	4618      	mov	r0, r3
 8013dc0:	f7fe fd27 	bl	8012812 <move_window>
 8013dc4:	4603      	mov	r3, r0
 8013dc6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8013dca:	697b      	ldr	r3, [r7, #20]
 8013dcc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8013dce:	3a01      	subs	r2, #1
 8013dd0:	60da      	str	r2, [r3, #12]
 8013dd2:	e019      	b.n	8013e08 <f_open+0x1a0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8013dd4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8013dd8:	2b00      	cmp	r3, #0
 8013dda:	d115      	bne.n	8013e08 <f_open+0x1a0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8013ddc:	7fbb      	ldrb	r3, [r7, #30]
 8013dde:	f003 0310 	and.w	r3, r3, #16
 8013de2:	2b00      	cmp	r3, #0
 8013de4:	d003      	beq.n	8013dee <f_open+0x186>
					res = FR_NO_FILE;
 8013de6:	2304      	movs	r3, #4
 8013de8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8013dec:	e00c      	b.n	8013e08 <f_open+0x1a0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8013dee:	79fb      	ldrb	r3, [r7, #7]
 8013df0:	f003 0302 	and.w	r3, r3, #2
 8013df4:	2b00      	cmp	r3, #0
 8013df6:	d007      	beq.n	8013e08 <f_open+0x1a0>
 8013df8:	7fbb      	ldrb	r3, [r7, #30]
 8013dfa:	f003 0301 	and.w	r3, r3, #1
 8013dfe:	2b00      	cmp	r3, #0
 8013e00:	d002      	beq.n	8013e08 <f_open+0x1a0>
						res = FR_DENIED;
 8013e02:	2307      	movs	r3, #7
 8013e04:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 8013e08:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8013e0c:	2b00      	cmp	r3, #0
 8013e0e:	d10f      	bne.n	8013e30 <f_open+0x1c8>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8013e10:	79fb      	ldrb	r3, [r7, #7]
 8013e12:	f003 0308 	and.w	r3, r3, #8
 8013e16:	2b00      	cmp	r3, #0
 8013e18:	d003      	beq.n	8013e22 <f_open+0x1ba>
				mode |= FA_MODIFIED;
 8013e1a:	79fb      	ldrb	r3, [r7, #7]
 8013e1c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013e20:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8013e22:	697b      	ldr	r3, [r7, #20]
 8013e24:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013e26:	68fb      	ldr	r3, [r7, #12]
 8013e28:	621a      	str	r2, [r3, #32]
			fp->dir_ptr = dj.dir;
 8013e2a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8013e2c:	68fb      	ldr	r3, [r7, #12]
 8013e2e:	625a      	str	r2, [r3, #36]	@ 0x24
				}
			}
		}
#endif

		if (res == FR_OK) {
 8013e30:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8013e34:	2b00      	cmp	r3, #0
 8013e36:	f040 8095 	bne.w	8013f64 <f_open+0x2fc>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8013e3a:	697b      	ldr	r3, [r7, #20]
 8013e3c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8013e3e:	4611      	mov	r1, r2
 8013e40:	4618      	mov	r0, r3
 8013e42:	f7ff f9e9 	bl	8013218 <ld_clust>
 8013e46:	4602      	mov	r2, r0
 8013e48:	68fb      	ldr	r3, [r7, #12]
 8013e4a:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8013e4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013e4e:	331c      	adds	r3, #28
 8013e50:	4618      	mov	r0, r3
 8013e52:	f7fe fbb2 	bl	80125ba <ld_dword>
 8013e56:	4602      	mov	r2, r0
 8013e58:	68fb      	ldr	r3, [r7, #12]
 8013e5a:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8013e5c:	68fb      	ldr	r3, [r7, #12]
 8013e5e:	2200      	movs	r2, #0
 8013e60:	629a      	str	r2, [r3, #40]	@ 0x28
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8013e62:	697a      	ldr	r2, [r7, #20]
 8013e64:	68fb      	ldr	r3, [r7, #12]
 8013e66:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8013e68:	697b      	ldr	r3, [r7, #20]
 8013e6a:	88da      	ldrh	r2, [r3, #6]
 8013e6c:	68fb      	ldr	r3, [r7, #12]
 8013e6e:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8013e70:	68fb      	ldr	r3, [r7, #12]
 8013e72:	79fa      	ldrb	r2, [r7, #7]
 8013e74:	741a      	strb	r2, [r3, #16]
			fp->err = 0;			/* Clear error flag */
 8013e76:	68fb      	ldr	r3, [r7, #12]
 8013e78:	2200      	movs	r2, #0
 8013e7a:	745a      	strb	r2, [r3, #17]
			fp->sect = 0;			/* Invalidate current data sector */
 8013e7c:	68fb      	ldr	r3, [r7, #12]
 8013e7e:	2200      	movs	r2, #0
 8013e80:	61da      	str	r2, [r3, #28]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8013e82:	68fb      	ldr	r3, [r7, #12]
 8013e84:	2200      	movs	r2, #0
 8013e86:	615a      	str	r2, [r3, #20]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8013e88:	68fb      	ldr	r3, [r7, #12]
 8013e8a:	332c      	adds	r3, #44	@ 0x2c
 8013e8c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8013e90:	2100      	movs	r1, #0
 8013e92:	4618      	mov	r0, r3
 8013e94:	f7fe fc1c 	bl	80126d0 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8013e98:	79fb      	ldrb	r3, [r7, #7]
 8013e9a:	f003 0320 	and.w	r3, r3, #32
 8013e9e:	2b00      	cmp	r3, #0
 8013ea0:	d060      	beq.n	8013f64 <f_open+0x2fc>
 8013ea2:	68fb      	ldr	r3, [r7, #12]
 8013ea4:	68db      	ldr	r3, [r3, #12]
 8013ea6:	2b00      	cmp	r3, #0
 8013ea8:	d05c      	beq.n	8013f64 <f_open+0x2fc>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8013eaa:	68fb      	ldr	r3, [r7, #12]
 8013eac:	68da      	ldr	r2, [r3, #12]
 8013eae:	68fb      	ldr	r3, [r7, #12]
 8013eb0:	615a      	str	r2, [r3, #20]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8013eb2:	697b      	ldr	r3, [r7, #20]
 8013eb4:	895b      	ldrh	r3, [r3, #10]
 8013eb6:	025b      	lsls	r3, r3, #9
 8013eb8:	64bb      	str	r3, [r7, #72]	@ 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8013eba:	68fb      	ldr	r3, [r7, #12]
 8013ebc:	689b      	ldr	r3, [r3, #8]
 8013ebe:	65bb      	str	r3, [r7, #88]	@ 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8013ec0:	68fb      	ldr	r3, [r7, #12]
 8013ec2:	68db      	ldr	r3, [r3, #12]
 8013ec4:	657b      	str	r3, [r7, #84]	@ 0x54
 8013ec6:	e016      	b.n	8013ef6 <f_open+0x28e>
					clst = get_fat(&fp->obj, clst);
 8013ec8:	68fb      	ldr	r3, [r7, #12]
 8013eca:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8013ecc:	4618      	mov	r0, r3
 8013ece:	f7fe fd5a 	bl	8012986 <get_fat>
 8013ed2:	65b8      	str	r0, [r7, #88]	@ 0x58
					if (clst <= 1) res = FR_INT_ERR;
 8013ed4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8013ed6:	2b01      	cmp	r3, #1
 8013ed8:	d802      	bhi.n	8013ee0 <f_open+0x278>
 8013eda:	2302      	movs	r3, #2
 8013edc:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8013ee0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8013ee2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013ee6:	d102      	bne.n	8013eee <f_open+0x286>
 8013ee8:	2301      	movs	r3, #1
 8013eea:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8013eee:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8013ef0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8013ef2:	1ad3      	subs	r3, r2, r3
 8013ef4:	657b      	str	r3, [r7, #84]	@ 0x54
 8013ef6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8013efa:	2b00      	cmp	r3, #0
 8013efc:	d103      	bne.n	8013f06 <f_open+0x29e>
 8013efe:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8013f00:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8013f02:	429a      	cmp	r2, r3
 8013f04:	d8e0      	bhi.n	8013ec8 <f_open+0x260>
				}
				fp->clust = clst;
 8013f06:	68fb      	ldr	r3, [r7, #12]
 8013f08:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8013f0a:	619a      	str	r2, [r3, #24]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8013f0c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8013f10:	2b00      	cmp	r3, #0
 8013f12:	d127      	bne.n	8013f64 <f_open+0x2fc>
 8013f14:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8013f16:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8013f1a:	2b00      	cmp	r3, #0
 8013f1c:	d022      	beq.n	8013f64 <f_open+0x2fc>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8013f1e:	697b      	ldr	r3, [r7, #20]
 8013f20:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8013f22:	4618      	mov	r0, r3
 8013f24:	f7fe fd10 	bl	8012948 <clust2sect>
 8013f28:	6478      	str	r0, [r7, #68]	@ 0x44
 8013f2a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8013f2c:	2b00      	cmp	r3, #0
 8013f2e:	d103      	bne.n	8013f38 <f_open+0x2d0>
						res = FR_INT_ERR;
 8013f30:	2302      	movs	r3, #2
 8013f32:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8013f36:	e015      	b.n	8013f64 <f_open+0x2fc>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8013f38:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8013f3a:	0a5a      	lsrs	r2, r3, #9
 8013f3c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8013f3e:	441a      	add	r2, r3
 8013f40:	68fb      	ldr	r3, [r7, #12]
 8013f42:	61da      	str	r2, [r3, #28]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8013f44:	697b      	ldr	r3, [r7, #20]
 8013f46:	7858      	ldrb	r0, [r3, #1]
 8013f48:	68fb      	ldr	r3, [r7, #12]
 8013f4a:	f103 012c 	add.w	r1, r3, #44	@ 0x2c
 8013f4e:	68fb      	ldr	r3, [r7, #12]
 8013f50:	69da      	ldr	r2, [r3, #28]
 8013f52:	2301      	movs	r3, #1
 8013f54:	f7fe faba 	bl	80124cc <disk_read>
 8013f58:	4603      	mov	r3, r0
 8013f5a:	2b00      	cmp	r3, #0
 8013f5c:	d002      	beq.n	8013f64 <f_open+0x2fc>
 8013f5e:	2301      	movs	r3, #1
 8013f60:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8013f64:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8013f68:	2b00      	cmp	r3, #0
 8013f6a:	d002      	beq.n	8013f72 <f_open+0x30a>
 8013f6c:	68fb      	ldr	r3, [r7, #12]
 8013f6e:	2200      	movs	r2, #0
 8013f70:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8013f72:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 8013f76:	4618      	mov	r0, r3
 8013f78:	3760      	adds	r7, #96	@ 0x60
 8013f7a:	46bd      	mov	sp, r7
 8013f7c:	bd80      	pop	{r7, pc}

08013f7e <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8013f7e:	b580      	push	{r7, lr}
 8013f80:	b08c      	sub	sp, #48	@ 0x30
 8013f82:	af00      	add	r7, sp, #0
 8013f84:	60f8      	str	r0, [r7, #12]
 8013f86:	60b9      	str	r1, [r7, #8]
 8013f88:	607a      	str	r2, [r7, #4]
 8013f8a:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8013f8c:	68bb      	ldr	r3, [r7, #8]
 8013f8e:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8013f90:	683b      	ldr	r3, [r7, #0]
 8013f92:	2200      	movs	r2, #0
 8013f94:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8013f96:	68fb      	ldr	r3, [r7, #12]
 8013f98:	f107 0210 	add.w	r2, r7, #16
 8013f9c:	4611      	mov	r1, r2
 8013f9e:	4618      	mov	r0, r3
 8013fa0:	f7ff fde8 	bl	8013b74 <validate>
 8013fa4:	4603      	mov	r3, r0
 8013fa6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8013faa:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8013fae:	2b00      	cmp	r3, #0
 8013fb0:	d107      	bne.n	8013fc2 <f_write+0x44>
 8013fb2:	68fb      	ldr	r3, [r7, #12]
 8013fb4:	7c5b      	ldrb	r3, [r3, #17]
 8013fb6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8013fba:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8013fbe:	2b00      	cmp	r3, #0
 8013fc0:	d002      	beq.n	8013fc8 <f_write+0x4a>
 8013fc2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8013fc6:	e14b      	b.n	8014260 <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8013fc8:	68fb      	ldr	r3, [r7, #12]
 8013fca:	7c1b      	ldrb	r3, [r3, #16]
 8013fcc:	f003 0302 	and.w	r3, r3, #2
 8013fd0:	2b00      	cmp	r3, #0
 8013fd2:	d101      	bne.n	8013fd8 <f_write+0x5a>
 8013fd4:	2307      	movs	r3, #7
 8013fd6:	e143      	b.n	8014260 <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8013fd8:	68fb      	ldr	r3, [r7, #12]
 8013fda:	695a      	ldr	r2, [r3, #20]
 8013fdc:	687b      	ldr	r3, [r7, #4]
 8013fde:	441a      	add	r2, r3
 8013fe0:	68fb      	ldr	r3, [r7, #12]
 8013fe2:	695b      	ldr	r3, [r3, #20]
 8013fe4:	429a      	cmp	r2, r3
 8013fe6:	f080 812d 	bcs.w	8014244 <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8013fea:	68fb      	ldr	r3, [r7, #12]
 8013fec:	695b      	ldr	r3, [r3, #20]
 8013fee:	43db      	mvns	r3, r3
 8013ff0:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 8013ff2:	e127      	b.n	8014244 <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8013ff4:	68fb      	ldr	r3, [r7, #12]
 8013ff6:	695b      	ldr	r3, [r3, #20]
 8013ff8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8013ffc:	2b00      	cmp	r3, #0
 8013ffe:	f040 80e3 	bne.w	80141c8 <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8014002:	68fb      	ldr	r3, [r7, #12]
 8014004:	695b      	ldr	r3, [r3, #20]
 8014006:	0a5b      	lsrs	r3, r3, #9
 8014008:	693a      	ldr	r2, [r7, #16]
 801400a:	8952      	ldrh	r2, [r2, #10]
 801400c:	3a01      	subs	r2, #1
 801400e:	4013      	ands	r3, r2
 8014010:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8014012:	69bb      	ldr	r3, [r7, #24]
 8014014:	2b00      	cmp	r3, #0
 8014016:	d143      	bne.n	80140a0 <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8014018:	68fb      	ldr	r3, [r7, #12]
 801401a:	695b      	ldr	r3, [r3, #20]
 801401c:	2b00      	cmp	r3, #0
 801401e:	d10c      	bne.n	801403a <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8014020:	68fb      	ldr	r3, [r7, #12]
 8014022:	689b      	ldr	r3, [r3, #8]
 8014024:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 8014026:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014028:	2b00      	cmp	r3, #0
 801402a:	d11a      	bne.n	8014062 <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 801402c:	68fb      	ldr	r3, [r7, #12]
 801402e:	2100      	movs	r1, #0
 8014030:	4618      	mov	r0, r3
 8014032:	f7fe fe9e 	bl	8012d72 <create_chain>
 8014036:	62b8      	str	r0, [r7, #40]	@ 0x28
 8014038:	e013      	b.n	8014062 <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 801403a:	68fb      	ldr	r3, [r7, #12]
 801403c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801403e:	2b00      	cmp	r3, #0
 8014040:	d007      	beq.n	8014052 <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8014042:	68fb      	ldr	r3, [r7, #12]
 8014044:	695b      	ldr	r3, [r3, #20]
 8014046:	4619      	mov	r1, r3
 8014048:	68f8      	ldr	r0, [r7, #12]
 801404a:	f7fe ff2a 	bl	8012ea2 <clmt_clust>
 801404e:	62b8      	str	r0, [r7, #40]	@ 0x28
 8014050:	e007      	b.n	8014062 <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8014052:	68fa      	ldr	r2, [r7, #12]
 8014054:	68fb      	ldr	r3, [r7, #12]
 8014056:	699b      	ldr	r3, [r3, #24]
 8014058:	4619      	mov	r1, r3
 801405a:	4610      	mov	r0, r2
 801405c:	f7fe fe89 	bl	8012d72 <create_chain>
 8014060:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8014062:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014064:	2b00      	cmp	r3, #0
 8014066:	f000 80f2 	beq.w	801424e <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 801406a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801406c:	2b01      	cmp	r3, #1
 801406e:	d104      	bne.n	801407a <f_write+0xfc>
 8014070:	68fb      	ldr	r3, [r7, #12]
 8014072:	2202      	movs	r2, #2
 8014074:	745a      	strb	r2, [r3, #17]
 8014076:	2302      	movs	r3, #2
 8014078:	e0f2      	b.n	8014260 <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 801407a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801407c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014080:	d104      	bne.n	801408c <f_write+0x10e>
 8014082:	68fb      	ldr	r3, [r7, #12]
 8014084:	2201      	movs	r2, #1
 8014086:	745a      	strb	r2, [r3, #17]
 8014088:	2301      	movs	r3, #1
 801408a:	e0e9      	b.n	8014260 <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 801408c:	68fb      	ldr	r3, [r7, #12]
 801408e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8014090:	619a      	str	r2, [r3, #24]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8014092:	68fb      	ldr	r3, [r7, #12]
 8014094:	689b      	ldr	r3, [r3, #8]
 8014096:	2b00      	cmp	r3, #0
 8014098:	d102      	bne.n	80140a0 <f_write+0x122>
 801409a:	68fb      	ldr	r3, [r7, #12]
 801409c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801409e:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 80140a0:	68fb      	ldr	r3, [r7, #12]
 80140a2:	7c1b      	ldrb	r3, [r3, #16]
 80140a4:	b25b      	sxtb	r3, r3
 80140a6:	2b00      	cmp	r3, #0
 80140a8:	da18      	bge.n	80140dc <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80140aa:	693b      	ldr	r3, [r7, #16]
 80140ac:	7858      	ldrb	r0, [r3, #1]
 80140ae:	68fb      	ldr	r3, [r7, #12]
 80140b0:	f103 012c 	add.w	r1, r3, #44	@ 0x2c
 80140b4:	68fb      	ldr	r3, [r7, #12]
 80140b6:	69da      	ldr	r2, [r3, #28]
 80140b8:	2301      	movs	r3, #1
 80140ba:	f7fe fa27 	bl	801250c <disk_write>
 80140be:	4603      	mov	r3, r0
 80140c0:	2b00      	cmp	r3, #0
 80140c2:	d004      	beq.n	80140ce <f_write+0x150>
 80140c4:	68fb      	ldr	r3, [r7, #12]
 80140c6:	2201      	movs	r2, #1
 80140c8:	745a      	strb	r2, [r3, #17]
 80140ca:	2301      	movs	r3, #1
 80140cc:	e0c8      	b.n	8014260 <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 80140ce:	68fb      	ldr	r3, [r7, #12]
 80140d0:	7c1b      	ldrb	r3, [r3, #16]
 80140d2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80140d6:	b2da      	uxtb	r2, r3
 80140d8:	68fb      	ldr	r3, [r7, #12]
 80140da:	741a      	strb	r2, [r3, #16]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 80140dc:	693a      	ldr	r2, [r7, #16]
 80140de:	68fb      	ldr	r3, [r7, #12]
 80140e0:	699b      	ldr	r3, [r3, #24]
 80140e2:	4619      	mov	r1, r3
 80140e4:	4610      	mov	r0, r2
 80140e6:	f7fe fc2f 	bl	8012948 <clust2sect>
 80140ea:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 80140ec:	697b      	ldr	r3, [r7, #20]
 80140ee:	2b00      	cmp	r3, #0
 80140f0:	d104      	bne.n	80140fc <f_write+0x17e>
 80140f2:	68fb      	ldr	r3, [r7, #12]
 80140f4:	2202      	movs	r2, #2
 80140f6:	745a      	strb	r2, [r3, #17]
 80140f8:	2302      	movs	r3, #2
 80140fa:	e0b1      	b.n	8014260 <f_write+0x2e2>
			sect += csect;
 80140fc:	697a      	ldr	r2, [r7, #20]
 80140fe:	69bb      	ldr	r3, [r7, #24]
 8014100:	4413      	add	r3, r2
 8014102:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8014104:	687b      	ldr	r3, [r7, #4]
 8014106:	0a5b      	lsrs	r3, r3, #9
 8014108:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 801410a:	6a3b      	ldr	r3, [r7, #32]
 801410c:	2b00      	cmp	r3, #0
 801410e:	d03c      	beq.n	801418a <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8014110:	69ba      	ldr	r2, [r7, #24]
 8014112:	6a3b      	ldr	r3, [r7, #32]
 8014114:	4413      	add	r3, r2
 8014116:	693a      	ldr	r2, [r7, #16]
 8014118:	8952      	ldrh	r2, [r2, #10]
 801411a:	4293      	cmp	r3, r2
 801411c:	d905      	bls.n	801412a <f_write+0x1ac>
					cc = fs->csize - csect;
 801411e:	693b      	ldr	r3, [r7, #16]
 8014120:	895b      	ldrh	r3, [r3, #10]
 8014122:	461a      	mov	r2, r3
 8014124:	69bb      	ldr	r3, [r7, #24]
 8014126:	1ad3      	subs	r3, r2, r3
 8014128:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 801412a:	693b      	ldr	r3, [r7, #16]
 801412c:	7858      	ldrb	r0, [r3, #1]
 801412e:	6a3b      	ldr	r3, [r7, #32]
 8014130:	697a      	ldr	r2, [r7, #20]
 8014132:	69f9      	ldr	r1, [r7, #28]
 8014134:	f7fe f9ea 	bl	801250c <disk_write>
 8014138:	4603      	mov	r3, r0
 801413a:	2b00      	cmp	r3, #0
 801413c:	d004      	beq.n	8014148 <f_write+0x1ca>
 801413e:	68fb      	ldr	r3, [r7, #12]
 8014140:	2201      	movs	r2, #1
 8014142:	745a      	strb	r2, [r3, #17]
 8014144:	2301      	movs	r3, #1
 8014146:	e08b      	b.n	8014260 <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8014148:	68fb      	ldr	r3, [r7, #12]
 801414a:	69da      	ldr	r2, [r3, #28]
 801414c:	697b      	ldr	r3, [r7, #20]
 801414e:	1ad3      	subs	r3, r2, r3
 8014150:	6a3a      	ldr	r2, [r7, #32]
 8014152:	429a      	cmp	r2, r3
 8014154:	d915      	bls.n	8014182 <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8014156:	68fb      	ldr	r3, [r7, #12]
 8014158:	f103 002c 	add.w	r0, r3, #44	@ 0x2c
 801415c:	68fb      	ldr	r3, [r7, #12]
 801415e:	69da      	ldr	r2, [r3, #28]
 8014160:	697b      	ldr	r3, [r7, #20]
 8014162:	1ad3      	subs	r3, r2, r3
 8014164:	025b      	lsls	r3, r3, #9
 8014166:	69fa      	ldr	r2, [r7, #28]
 8014168:	4413      	add	r3, r2
 801416a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801416e:	4619      	mov	r1, r3
 8014170:	f7fe fa8d 	bl	801268e <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8014174:	68fb      	ldr	r3, [r7, #12]
 8014176:	7c1b      	ldrb	r3, [r3, #16]
 8014178:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801417c:	b2da      	uxtb	r2, r3
 801417e:	68fb      	ldr	r3, [r7, #12]
 8014180:	741a      	strb	r2, [r3, #16]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8014182:	6a3b      	ldr	r3, [r7, #32]
 8014184:	025b      	lsls	r3, r3, #9
 8014186:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 8014188:	e03f      	b.n	801420a <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 801418a:	68fb      	ldr	r3, [r7, #12]
 801418c:	69db      	ldr	r3, [r3, #28]
 801418e:	697a      	ldr	r2, [r7, #20]
 8014190:	429a      	cmp	r2, r3
 8014192:	d016      	beq.n	80141c2 <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 8014194:	68fb      	ldr	r3, [r7, #12]
 8014196:	695a      	ldr	r2, [r3, #20]
 8014198:	68fb      	ldr	r3, [r7, #12]
 801419a:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 801419c:	429a      	cmp	r2, r3
 801419e:	d210      	bcs.n	80141c2 <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 80141a0:	693b      	ldr	r3, [r7, #16]
 80141a2:	7858      	ldrb	r0, [r3, #1]
 80141a4:	68fb      	ldr	r3, [r7, #12]
 80141a6:	f103 012c 	add.w	r1, r3, #44	@ 0x2c
 80141aa:	2301      	movs	r3, #1
 80141ac:	697a      	ldr	r2, [r7, #20]
 80141ae:	f7fe f98d 	bl	80124cc <disk_read>
 80141b2:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 80141b4:	2b00      	cmp	r3, #0
 80141b6:	d004      	beq.n	80141c2 <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 80141b8:	68fb      	ldr	r3, [r7, #12]
 80141ba:	2201      	movs	r2, #1
 80141bc:	745a      	strb	r2, [r3, #17]
 80141be:	2301      	movs	r3, #1
 80141c0:	e04e      	b.n	8014260 <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 80141c2:	68fb      	ldr	r3, [r7, #12]
 80141c4:	697a      	ldr	r2, [r7, #20]
 80141c6:	61da      	str	r2, [r3, #28]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 80141c8:	68fb      	ldr	r3, [r7, #12]
 80141ca:	695b      	ldr	r3, [r3, #20]
 80141cc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80141d0:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 80141d4:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 80141d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80141d8:	687b      	ldr	r3, [r7, #4]
 80141da:	429a      	cmp	r2, r3
 80141dc:	d901      	bls.n	80141e2 <f_write+0x264>
 80141de:	687b      	ldr	r3, [r7, #4]
 80141e0:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 80141e2:	68fb      	ldr	r3, [r7, #12]
 80141e4:	f103 022c 	add.w	r2, r3, #44	@ 0x2c
 80141e8:	68fb      	ldr	r3, [r7, #12]
 80141ea:	695b      	ldr	r3, [r3, #20]
 80141ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80141f0:	4413      	add	r3, r2
 80141f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80141f4:	69f9      	ldr	r1, [r7, #28]
 80141f6:	4618      	mov	r0, r3
 80141f8:	f7fe fa49 	bl	801268e <mem_cpy>
		fp->flag |= FA_DIRTY;
 80141fc:	68fb      	ldr	r3, [r7, #12]
 80141fe:	7c1b      	ldrb	r3, [r3, #16]
 8014200:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8014204:	b2da      	uxtb	r2, r3
 8014206:	68fb      	ldr	r3, [r7, #12]
 8014208:	741a      	strb	r2, [r3, #16]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 801420a:	69fa      	ldr	r2, [r7, #28]
 801420c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801420e:	4413      	add	r3, r2
 8014210:	61fb      	str	r3, [r7, #28]
 8014212:	68fb      	ldr	r3, [r7, #12]
 8014214:	695a      	ldr	r2, [r3, #20]
 8014216:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014218:	441a      	add	r2, r3
 801421a:	68fb      	ldr	r3, [r7, #12]
 801421c:	615a      	str	r2, [r3, #20]
 801421e:	68fb      	ldr	r3, [r7, #12]
 8014220:	68da      	ldr	r2, [r3, #12]
 8014222:	68fb      	ldr	r3, [r7, #12]
 8014224:	695b      	ldr	r3, [r3, #20]
 8014226:	429a      	cmp	r2, r3
 8014228:	bf38      	it	cc
 801422a:	461a      	movcc	r2, r3
 801422c:	68fb      	ldr	r3, [r7, #12]
 801422e:	60da      	str	r2, [r3, #12]
 8014230:	683b      	ldr	r3, [r7, #0]
 8014232:	681a      	ldr	r2, [r3, #0]
 8014234:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014236:	441a      	add	r2, r3
 8014238:	683b      	ldr	r3, [r7, #0]
 801423a:	601a      	str	r2, [r3, #0]
 801423c:	687a      	ldr	r2, [r7, #4]
 801423e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014240:	1ad3      	subs	r3, r2, r3
 8014242:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8014244:	687b      	ldr	r3, [r7, #4]
 8014246:	2b00      	cmp	r3, #0
 8014248:	f47f aed4 	bne.w	8013ff4 <f_write+0x76>
 801424c:	e000      	b.n	8014250 <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 801424e:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8014250:	68fb      	ldr	r3, [r7, #12]
 8014252:	7c1b      	ldrb	r3, [r3, #16]
 8014254:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014258:	b2da      	uxtb	r2, r3
 801425a:	68fb      	ldr	r3, [r7, #12]
 801425c:	741a      	strb	r2, [r3, #16]

	LEAVE_FF(fs, FR_OK);
 801425e:	2300      	movs	r3, #0
}
 8014260:	4618      	mov	r0, r3
 8014262:	3730      	adds	r7, #48	@ 0x30
 8014264:	46bd      	mov	sp, r7
 8014266:	bd80      	pop	{r7, pc}

08014268 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8014268:	b580      	push	{r7, lr}
 801426a:	b086      	sub	sp, #24
 801426c:	af00      	add	r7, sp, #0
 801426e:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8014270:	687b      	ldr	r3, [r7, #4]
 8014272:	f107 0208 	add.w	r2, r7, #8
 8014276:	4611      	mov	r1, r2
 8014278:	4618      	mov	r0, r3
 801427a:	f7ff fc7b 	bl	8013b74 <validate>
 801427e:	4603      	mov	r3, r0
 8014280:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8014282:	7dfb      	ldrb	r3, [r7, #23]
 8014284:	2b00      	cmp	r3, #0
 8014286:	d168      	bne.n	801435a <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8014288:	687b      	ldr	r3, [r7, #4]
 801428a:	7c1b      	ldrb	r3, [r3, #16]
 801428c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8014290:	2b00      	cmp	r3, #0
 8014292:	d062      	beq.n	801435a <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8014294:	687b      	ldr	r3, [r7, #4]
 8014296:	7c1b      	ldrb	r3, [r3, #16]
 8014298:	b25b      	sxtb	r3, r3
 801429a:	2b00      	cmp	r3, #0
 801429c:	da15      	bge.n	80142ca <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 801429e:	68bb      	ldr	r3, [r7, #8]
 80142a0:	7858      	ldrb	r0, [r3, #1]
 80142a2:	687b      	ldr	r3, [r7, #4]
 80142a4:	f103 012c 	add.w	r1, r3, #44	@ 0x2c
 80142a8:	687b      	ldr	r3, [r7, #4]
 80142aa:	69da      	ldr	r2, [r3, #28]
 80142ac:	2301      	movs	r3, #1
 80142ae:	f7fe f92d 	bl	801250c <disk_write>
 80142b2:	4603      	mov	r3, r0
 80142b4:	2b00      	cmp	r3, #0
 80142b6:	d001      	beq.n	80142bc <f_sync+0x54>
 80142b8:	2301      	movs	r3, #1
 80142ba:	e04f      	b.n	801435c <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 80142bc:	687b      	ldr	r3, [r7, #4]
 80142be:	7c1b      	ldrb	r3, [r3, #16]
 80142c0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80142c4:	b2da      	uxtb	r2, r3
 80142c6:	687b      	ldr	r3, [r7, #4]
 80142c8:	741a      	strb	r2, [r3, #16]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 80142ca:	f7fd fcd9 	bl	8011c80 <get_fattime>
 80142ce:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 80142d0:	68ba      	ldr	r2, [r7, #8]
 80142d2:	687b      	ldr	r3, [r7, #4]
 80142d4:	6a1b      	ldr	r3, [r3, #32]
 80142d6:	4619      	mov	r1, r3
 80142d8:	4610      	mov	r0, r2
 80142da:	f7fe fa9a 	bl	8012812 <move_window>
 80142de:	4603      	mov	r3, r0
 80142e0:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 80142e2:	7dfb      	ldrb	r3, [r7, #23]
 80142e4:	2b00      	cmp	r3, #0
 80142e6:	d138      	bne.n	801435a <f_sync+0xf2>
					dir = fp->dir_ptr;
 80142e8:	687b      	ldr	r3, [r7, #4]
 80142ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80142ec:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 80142ee:	68fb      	ldr	r3, [r7, #12]
 80142f0:	330b      	adds	r3, #11
 80142f2:	781a      	ldrb	r2, [r3, #0]
 80142f4:	68fb      	ldr	r3, [r7, #12]
 80142f6:	330b      	adds	r3, #11
 80142f8:	f042 0220 	orr.w	r2, r2, #32
 80142fc:	b2d2      	uxtb	r2, r2
 80142fe:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8014300:	687b      	ldr	r3, [r7, #4]
 8014302:	6818      	ldr	r0, [r3, #0]
 8014304:	687b      	ldr	r3, [r7, #4]
 8014306:	689b      	ldr	r3, [r3, #8]
 8014308:	461a      	mov	r2, r3
 801430a:	68f9      	ldr	r1, [r7, #12]
 801430c:	f7fe ffa3 	bl	8013256 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8014310:	68fb      	ldr	r3, [r7, #12]
 8014312:	f103 021c 	add.w	r2, r3, #28
 8014316:	687b      	ldr	r3, [r7, #4]
 8014318:	68db      	ldr	r3, [r3, #12]
 801431a:	4619      	mov	r1, r3
 801431c:	4610      	mov	r0, r2
 801431e:	f7fe f98a 	bl	8012636 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8014322:	68fb      	ldr	r3, [r7, #12]
 8014324:	3316      	adds	r3, #22
 8014326:	6939      	ldr	r1, [r7, #16]
 8014328:	4618      	mov	r0, r3
 801432a:	f7fe f984 	bl	8012636 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 801432e:	68fb      	ldr	r3, [r7, #12]
 8014330:	3312      	adds	r3, #18
 8014332:	2100      	movs	r1, #0
 8014334:	4618      	mov	r0, r3
 8014336:	f7fe f963 	bl	8012600 <st_word>
					fs->wflag = 1;
 801433a:	68bb      	ldr	r3, [r7, #8]
 801433c:	2201      	movs	r2, #1
 801433e:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8014340:	68bb      	ldr	r3, [r7, #8]
 8014342:	4618      	mov	r0, r3
 8014344:	f7fe fa92 	bl	801286c <sync_fs>
 8014348:	4603      	mov	r3, r0
 801434a:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 801434c:	687b      	ldr	r3, [r7, #4]
 801434e:	7c1b      	ldrb	r3, [r3, #16]
 8014350:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8014354:	b2da      	uxtb	r2, r3
 8014356:	687b      	ldr	r3, [r7, #4]
 8014358:	741a      	strb	r2, [r3, #16]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 801435a:	7dfb      	ldrb	r3, [r7, #23]
}
 801435c:	4618      	mov	r0, r3
 801435e:	3718      	adds	r7, #24
 8014360:	46bd      	mov	sp, r7
 8014362:	bd80      	pop	{r7, pc}

08014364 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8014364:	b580      	push	{r7, lr}
 8014366:	b084      	sub	sp, #16
 8014368:	af00      	add	r7, sp, #0
 801436a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 801436c:	6878      	ldr	r0, [r7, #4]
 801436e:	f7ff ff7b 	bl	8014268 <f_sync>
 8014372:	4603      	mov	r3, r0
 8014374:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8014376:	7bfb      	ldrb	r3, [r7, #15]
 8014378:	2b00      	cmp	r3, #0
 801437a:	d10e      	bne.n	801439a <f_close+0x36>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 801437c:	687b      	ldr	r3, [r7, #4]
 801437e:	f107 0208 	add.w	r2, r7, #8
 8014382:	4611      	mov	r1, r2
 8014384:	4618      	mov	r0, r3
 8014386:	f7ff fbf5 	bl	8013b74 <validate>
 801438a:	4603      	mov	r3, r0
 801438c:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 801438e:	7bfb      	ldrb	r3, [r7, #15]
 8014390:	2b00      	cmp	r3, #0
 8014392:	d102      	bne.n	801439a <f_close+0x36>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
			if (res == FR_OK)
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8014394:	687b      	ldr	r3, [r7, #4]
 8014396:	2200      	movs	r2, #0
 8014398:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 801439a:	7bfb      	ldrb	r3, [r7, #15]
}
 801439c:	4618      	mov	r0, r3
 801439e:	3710      	adds	r7, #16
 80143a0:	46bd      	mov	sp, r7
 80143a2:	bd80      	pop	{r7, pc}

080143a4 <f_mkdir>:
/*-----------------------------------------------------------------------*/

FRESULT f_mkdir (
	const TCHAR* path		/* Pointer to the directory path */
)
{
 80143a4:	b580      	push	{r7, lr}
 80143a6:	b096      	sub	sp, #88	@ 0x58
 80143a8:	af00      	add	r7, sp, #0
 80143aa:	6078      	str	r0, [r7, #4]
	DWORD dsc, dcl, pcl, tm;
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 80143ac:	f107 010c 	add.w	r1, r7, #12
 80143b0:	1d3b      	adds	r3, r7, #4
 80143b2:	2202      	movs	r2, #2
 80143b4:	4618      	mov	r0, r3
 80143b6:	f7ff f995 	bl	80136e4 <find_volume>
 80143ba:	4603      	mov	r3, r0
 80143bc:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	dj.obj.fs = fs;
 80143c0:	68fb      	ldr	r3, [r7, #12]
 80143c2:	613b      	str	r3, [r7, #16]
	if (res == FR_OK) {
 80143c4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80143c8:	2b00      	cmp	r3, #0
 80143ca:	f040 80ec 	bne.w	80145a6 <f_mkdir+0x202>
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);			/* Follow the file path */
 80143ce:	687a      	ldr	r2, [r7, #4]
 80143d0:	f107 0310 	add.w	r3, r7, #16
 80143d4:	4611      	mov	r1, r2
 80143d6:	4618      	mov	r0, r3
 80143d8:	f7ff f878 	bl	80134cc <follow_path>
 80143dc:	4603      	mov	r3, r0
 80143de:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (res == FR_OK) res = FR_EXIST;		/* Any object with same name is already existing */
 80143e2:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80143e6:	2b00      	cmp	r3, #0
 80143e8:	d102      	bne.n	80143f0 <f_mkdir+0x4c>
 80143ea:	2308      	movs	r3, #8
 80143ec:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (_FS_RPATH && res == FR_NO_FILE && (dj.fn[NSFLAG] & NS_DOT)) {
			res = FR_INVALID_NAME;
		}
		if (res == FR_NO_FILE) {				/* Can create a new directory */
 80143f0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80143f4:	2b04      	cmp	r3, #4
 80143f6:	f040 80d6 	bne.w	80145a6 <f_mkdir+0x202>
			dcl = create_chain(&dj.obj, 0);		/* Allocate a cluster for the new directory table */
 80143fa:	f107 0310 	add.w	r3, r7, #16
 80143fe:	2100      	movs	r1, #0
 8014400:	4618      	mov	r0, r3
 8014402:	f7fe fcb6 	bl	8012d72 <create_chain>
 8014406:	6478      	str	r0, [r7, #68]	@ 0x44
			dj.obj.objsize = (DWORD)fs->csize * SS(fs);
 8014408:	68fb      	ldr	r3, [r7, #12]
 801440a:	895b      	ldrh	r3, [r3, #10]
 801440c:	025b      	lsls	r3, r3, #9
 801440e:	61fb      	str	r3, [r7, #28]
			res = FR_OK;
 8014410:	2300      	movs	r3, #0
 8014412:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			if (dcl == 0) res = FR_DENIED;		/* No space to allocate a new cluster */
 8014416:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8014418:	2b00      	cmp	r3, #0
 801441a:	d102      	bne.n	8014422 <f_mkdir+0x7e>
 801441c:	2307      	movs	r3, #7
 801441e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			if (dcl == 1) res = FR_INT_ERR;
 8014422:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8014424:	2b01      	cmp	r3, #1
 8014426:	d102      	bne.n	801442e <f_mkdir+0x8a>
 8014428:	2302      	movs	r3, #2
 801442a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			if (dcl == 0xFFFFFFFF) res = FR_DISK_ERR;
 801442e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8014430:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014434:	d102      	bne.n	801443c <f_mkdir+0x98>
 8014436:	2301      	movs	r3, #1
 8014438:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			if (res == FR_OK) res = sync_window(fs);	/* Flush FAT */
 801443c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8014440:	2b00      	cmp	r3, #0
 8014442:	d106      	bne.n	8014452 <f_mkdir+0xae>
 8014444:	68fb      	ldr	r3, [r7, #12]
 8014446:	4618      	mov	r0, r3
 8014448:	f7fe f99f 	bl	801278a <sync_window>
 801444c:	4603      	mov	r3, r0
 801444e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			tm = GET_FATTIME();
 8014452:	f7fd fc15 	bl	8011c80 <get_fattime>
 8014456:	6438      	str	r0, [r7, #64]	@ 0x40
			if (res == FR_OK) {					/* Initialize the new directory table */
 8014458:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 801445c:	2b00      	cmp	r3, #0
 801445e:	d16a      	bne.n	8014536 <f_mkdir+0x192>
				dsc = clust2sect(fs, dcl);
 8014460:	68fb      	ldr	r3, [r7, #12]
 8014462:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8014464:	4618      	mov	r0, r3
 8014466:	f7fe fa6f 	bl	8012948 <clust2sect>
 801446a:	64f8      	str	r0, [r7, #76]	@ 0x4c
				dir = fs->win;
 801446c:	68fb      	ldr	r3, [r7, #12]
 801446e:	3330      	adds	r3, #48	@ 0x30
 8014470:	63fb      	str	r3, [r7, #60]	@ 0x3c
				mem_set(dir, 0, SS(fs));
 8014472:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8014476:	2100      	movs	r1, #0
 8014478:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 801447a:	f7fe f929 	bl	80126d0 <mem_set>
				if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
					mem_set(dir + DIR_Name, ' ', 11);	/* Create "." entry */
 801447e:	220b      	movs	r2, #11
 8014480:	2120      	movs	r1, #32
 8014482:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8014484:	f7fe f924 	bl	80126d0 <mem_set>
					dir[DIR_Name] = '.';
 8014488:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801448a:	222e      	movs	r2, #46	@ 0x2e
 801448c:	701a      	strb	r2, [r3, #0]
					dir[DIR_Attr] = AM_DIR;
 801448e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014490:	330b      	adds	r3, #11
 8014492:	2210      	movs	r2, #16
 8014494:	701a      	strb	r2, [r3, #0]
					st_dword(dir + DIR_ModTime, tm);
 8014496:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014498:	3316      	adds	r3, #22
 801449a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 801449c:	4618      	mov	r0, r3
 801449e:	f7fe f8ca 	bl	8012636 <st_dword>
					st_clust(fs, dir, dcl);
 80144a2:	68fb      	ldr	r3, [r7, #12]
 80144a4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80144a6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80144a8:	4618      	mov	r0, r3
 80144aa:	f7fe fed4 	bl	8013256 <st_clust>
					mem_cpy(dir + SZDIRE, dir, SZDIRE); 	/* Create ".." entry */
 80144ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80144b0:	3320      	adds	r3, #32
 80144b2:	2220      	movs	r2, #32
 80144b4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80144b6:	4618      	mov	r0, r3
 80144b8:	f7fe f8e9 	bl	801268e <mem_cpy>
					dir[SZDIRE + 1] = '.'; pcl = dj.obj.sclust;
 80144bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80144be:	3321      	adds	r3, #33	@ 0x21
 80144c0:	222e      	movs	r2, #46	@ 0x2e
 80144c2:	701a      	strb	r2, [r3, #0]
 80144c4:	69bb      	ldr	r3, [r7, #24]
 80144c6:	64bb      	str	r3, [r7, #72]	@ 0x48
					if (fs->fs_type == FS_FAT32 && pcl == fs->dirbase) pcl = 0;
 80144c8:	68fb      	ldr	r3, [r7, #12]
 80144ca:	781b      	ldrb	r3, [r3, #0]
 80144cc:	2b03      	cmp	r3, #3
 80144ce:	d106      	bne.n	80144de <f_mkdir+0x13a>
 80144d0:	68fb      	ldr	r3, [r7, #12]
 80144d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80144d4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80144d6:	429a      	cmp	r2, r3
 80144d8:	d101      	bne.n	80144de <f_mkdir+0x13a>
 80144da:	2300      	movs	r3, #0
 80144dc:	64bb      	str	r3, [r7, #72]	@ 0x48
					st_clust(fs, dir + SZDIRE, pcl);
 80144de:	68f8      	ldr	r0, [r7, #12]
 80144e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80144e2:	3320      	adds	r3, #32
 80144e4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80144e6:	4619      	mov	r1, r3
 80144e8:	f7fe feb5 	bl	8013256 <st_clust>
				}
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 80144ec:	68fb      	ldr	r3, [r7, #12]
 80144ee:	895b      	ldrh	r3, [r3, #10]
 80144f0:	653b      	str	r3, [r7, #80]	@ 0x50
 80144f2:	e01b      	b.n	801452c <f_mkdir+0x188>
					fs->winsect = dsc++;
 80144f4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80144f6:	1c5a      	adds	r2, r3, #1
 80144f8:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80144fa:	68fa      	ldr	r2, [r7, #12]
 80144fc:	62d3      	str	r3, [r2, #44]	@ 0x2c
					fs->wflag = 1;
 80144fe:	68fb      	ldr	r3, [r7, #12]
 8014500:	2201      	movs	r2, #1
 8014502:	70da      	strb	r2, [r3, #3]
					res = sync_window(fs);
 8014504:	68fb      	ldr	r3, [r7, #12]
 8014506:	4618      	mov	r0, r3
 8014508:	f7fe f93f 	bl	801278a <sync_window>
 801450c:	4603      	mov	r3, r0
 801450e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
					if (res != FR_OK) break;
 8014512:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8014516:	2b00      	cmp	r3, #0
 8014518:	d10c      	bne.n	8014534 <f_mkdir+0x190>
					mem_set(dir, 0, SS(fs));
 801451a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801451e:	2100      	movs	r1, #0
 8014520:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8014522:	f7fe f8d5 	bl	80126d0 <mem_set>
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 8014526:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8014528:	3b01      	subs	r3, #1
 801452a:	653b      	str	r3, [r7, #80]	@ 0x50
 801452c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801452e:	2b00      	cmp	r3, #0
 8014530:	d1e0      	bne.n	80144f4 <f_mkdir+0x150>
 8014532:	e000      	b.n	8014536 <f_mkdir+0x192>
					if (res != FR_OK) break;
 8014534:	bf00      	nop
				}
			}
			if (res == FR_OK) {
 8014536:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 801453a:	2b00      	cmp	r3, #0
 801453c:	d107      	bne.n	801454e <f_mkdir+0x1aa>
				res = dir_register(&dj);	/* Register the object to the directoy */
 801453e:	f107 0310 	add.w	r3, r7, #16
 8014542:	4618      	mov	r0, r3
 8014544:	f7fe fefc 	bl	8013340 <dir_register>
 8014548:	4603      	mov	r3, r0
 801454a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			}
			if (res == FR_OK) {
 801454e:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8014552:	2b00      	cmp	r3, #0
 8014554:	d120      	bne.n	8014598 <f_mkdir+0x1f4>
					fs->dirbuf[XDIR_Attr] = AM_DIR;				/* Attribute */
					res = store_xdir(&dj);
				} else
#endif
				{
					dir = dj.dir;
 8014556:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014558:	63fb      	str	r3, [r7, #60]	@ 0x3c
					st_dword(dir + DIR_ModTime, tm);	/* Created time */
 801455a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801455c:	3316      	adds	r3, #22
 801455e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8014560:	4618      	mov	r0, r3
 8014562:	f7fe f868 	bl	8012636 <st_dword>
					st_clust(fs, dir, dcl);				/* Table start cluster */
 8014566:	68fb      	ldr	r3, [r7, #12]
 8014568:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801456a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 801456c:	4618      	mov	r0, r3
 801456e:	f7fe fe72 	bl	8013256 <st_clust>
					dir[DIR_Attr] = AM_DIR;				/* Attribute */
 8014572:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014574:	330b      	adds	r3, #11
 8014576:	2210      	movs	r2, #16
 8014578:	701a      	strb	r2, [r3, #0]
					fs->wflag = 1;
 801457a:	68fb      	ldr	r3, [r7, #12]
 801457c:	2201      	movs	r2, #1
 801457e:	70da      	strb	r2, [r3, #3]
				}
				if (res == FR_OK) {
 8014580:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8014584:	2b00      	cmp	r3, #0
 8014586:	d10e      	bne.n	80145a6 <f_mkdir+0x202>
					res = sync_fs(fs);
 8014588:	68fb      	ldr	r3, [r7, #12]
 801458a:	4618      	mov	r0, r3
 801458c:	f7fe f96e 	bl	801286c <sync_fs>
 8014590:	4603      	mov	r3, r0
 8014592:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
 8014596:	e006      	b.n	80145a6 <f_mkdir+0x202>
				}
			} else {
				remove_chain(&dj.obj, dcl, 0);		/* Could not register, remove cluster chain */
 8014598:	f107 0310 	add.w	r3, r7, #16
 801459c:	2200      	movs	r2, #0
 801459e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80145a0:	4618      	mov	r0, r3
 80145a2:	f7fe fb81 	bl	8012ca8 <remove_chain>
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 80145a6:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
}
 80145aa:	4618      	mov	r0, r3
 80145ac:	3758      	adds	r7, #88	@ 0x58
 80145ae:	46bd      	mov	sp, r7
 80145b0:	bd80      	pop	{r7, pc}
	...

080145b4 <f_mkfs>:
	BYTE opt,			/* Format option */
	DWORD au,			/* Size of allocation unit (cluster) [byte] */
	void* work,			/* Pointer to working buffer */
	UINT len			/* Size of working buffer */
)
{
 80145b4:	b590      	push	{r4, r7, lr}
 80145b6:	b09d      	sub	sp, #116	@ 0x74
 80145b8:	af00      	add	r7, sp, #0
 80145ba:	60f8      	str	r0, [r7, #12]
 80145bc:	607a      	str	r2, [r7, #4]
 80145be:	603b      	str	r3, [r7, #0]
 80145c0:	460b      	mov	r3, r1
 80145c2:	72fb      	strb	r3, [r7, #11]
	const UINT n_fats = 1;		/* Number of FATs for FAT12/16/32 volume (1 or 2) */
 80145c4:	2301      	movs	r3, #1
 80145c6:	647b      	str	r3, [r7, #68]	@ 0x44
	const UINT n_rootdir = 512;	/* Number of root directory entries for FAT12/16 volume */
 80145c8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80145cc:	643b      	str	r3, [r7, #64]	@ 0x40
	DWORD tbl[3];
#endif


	/* Check mounted drive and clear work area */
	vol = get_ldnumber(&path);					/* Get target logical drive */
 80145ce:	f107 030c 	add.w	r3, r7, #12
 80145d2:	4618      	mov	r0, r3
 80145d4:	f7fe ffeb 	bl	80135ae <get_ldnumber>
 80145d8:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 80145da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80145dc:	2b00      	cmp	r3, #0
 80145de:	da02      	bge.n	80145e6 <f_mkfs+0x32>
 80145e0:	230b      	movs	r3, #11
 80145e2:	f000 bc0d 	b.w	8014e00 <f_mkfs+0x84c>
	if (FatFs[vol]) FatFs[vol]->fs_type = 0;	/* Clear the volume */
 80145e6:	4a94      	ldr	r2, [pc, #592]	@ (8014838 <f_mkfs+0x284>)
 80145e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80145ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80145ee:	2b00      	cmp	r3, #0
 80145f0:	d005      	beq.n	80145fe <f_mkfs+0x4a>
 80145f2:	4a91      	ldr	r2, [pc, #580]	@ (8014838 <f_mkfs+0x284>)
 80145f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80145f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80145fa:	2200      	movs	r2, #0
 80145fc:	701a      	strb	r2, [r3, #0]
	pdrv = LD2PD(vol);	/* Physical drive */
 80145fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014600:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
	part = LD2PT(vol);	/* Partition (0:create as new, 1-4:get from partition table) */
 8014604:	2300      	movs	r3, #0
 8014606:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a

	/* Check physical drive status */
	stat = disk_initialize(pdrv);
 801460a:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 801460e:	4618      	mov	r0, r3
 8014610:	f7fd ff36 	bl	8012480 <disk_initialize>
 8014614:	4603      	mov	r3, r0
 8014616:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
	if (stat & STA_NOINIT) return FR_NOT_READY;
 801461a:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 801461e:	f003 0301 	and.w	r3, r3, #1
 8014622:	2b00      	cmp	r3, #0
 8014624:	d001      	beq.n	801462a <f_mkfs+0x76>
 8014626:	2303      	movs	r3, #3
 8014628:	e3ea      	b.n	8014e00 <f_mkfs+0x84c>
	if (stat & STA_PROTECT) return FR_WRITE_PROTECTED;
 801462a:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 801462e:	f003 0304 	and.w	r3, r3, #4
 8014632:	2b00      	cmp	r3, #0
 8014634:	d001      	beq.n	801463a <f_mkfs+0x86>
 8014636:	230a      	movs	r3, #10
 8014638:	e3e2      	b.n	8014e00 <f_mkfs+0x84c>
	if (disk_ioctl(pdrv, GET_BLOCK_SIZE, &sz_blk) != RES_OK || !sz_blk || sz_blk > 32768 || (sz_blk & (sz_blk - 1))) sz_blk = 1;	/* Erase block to align data area */
 801463a:	f107 0214 	add.w	r2, r7, #20
 801463e:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8014642:	2103      	movs	r1, #3
 8014644:	4618      	mov	r0, r3
 8014646:	f7fd ff81 	bl	801254c <disk_ioctl>
 801464a:	4603      	mov	r3, r0
 801464c:	2b00      	cmp	r3, #0
 801464e:	d10c      	bne.n	801466a <f_mkfs+0xb6>
 8014650:	697b      	ldr	r3, [r7, #20]
 8014652:	2b00      	cmp	r3, #0
 8014654:	d009      	beq.n	801466a <f_mkfs+0xb6>
 8014656:	697b      	ldr	r3, [r7, #20]
 8014658:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 801465c:	d805      	bhi.n	801466a <f_mkfs+0xb6>
 801465e:	697b      	ldr	r3, [r7, #20]
 8014660:	1e5a      	subs	r2, r3, #1
 8014662:	697b      	ldr	r3, [r7, #20]
 8014664:	4013      	ands	r3, r2
 8014666:	2b00      	cmp	r3, #0
 8014668:	d001      	beq.n	801466e <f_mkfs+0xba>
 801466a:	2301      	movs	r3, #1
 801466c:	617b      	str	r3, [r7, #20]
#if _MAX_SS != _MIN_SS		/* Get sector size of the medium if variable sector size cfg. */
	if (disk_ioctl(pdrv, GET_SECTOR_SIZE, &ss) != RES_OK) return FR_DISK_ERR;
	if (ss > _MAX_SS || ss < _MIN_SS || (ss & (ss - 1))) return FR_DISK_ERR;
#else
	ss = _MAX_SS;
 801466e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8014672:	86fb      	strh	r3, [r7, #54]	@ 0x36
#endif
	if ((au != 0 && au < ss) || au > 0x1000000 || (au & (au - 1))) return FR_INVALID_PARAMETER;	/* Check if au is valid */
 8014674:	687b      	ldr	r3, [r7, #4]
 8014676:	2b00      	cmp	r3, #0
 8014678:	d003      	beq.n	8014682 <f_mkfs+0xce>
 801467a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 801467c:	687a      	ldr	r2, [r7, #4]
 801467e:	429a      	cmp	r2, r3
 8014680:	d309      	bcc.n	8014696 <f_mkfs+0xe2>
 8014682:	687b      	ldr	r3, [r7, #4]
 8014684:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8014688:	d805      	bhi.n	8014696 <f_mkfs+0xe2>
 801468a:	687b      	ldr	r3, [r7, #4]
 801468c:	1e5a      	subs	r2, r3, #1
 801468e:	687b      	ldr	r3, [r7, #4]
 8014690:	4013      	ands	r3, r2
 8014692:	2b00      	cmp	r3, #0
 8014694:	d001      	beq.n	801469a <f_mkfs+0xe6>
 8014696:	2313      	movs	r3, #19
 8014698:	e3b2      	b.n	8014e00 <f_mkfs+0x84c>
	au /= ss;	/* Cluster size in unit of sector */
 801469a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 801469c:	687a      	ldr	r2, [r7, #4]
 801469e:	fbb2 f3f3 	udiv	r3, r2, r3
 80146a2:	607b      	str	r3, [r7, #4]

	/* Get working buffer */
	buf = (BYTE*)work;		/* Working buffer */
 80146a4:	683b      	ldr	r3, [r7, #0]
 80146a6:	633b      	str	r3, [r7, #48]	@ 0x30
	sz_buf = len / ss;		/* Size of working buffer (sector) */
 80146a8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80146aa:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80146ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80146b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
	szb_buf = sz_buf * ss;	/* Size of working buffer (byte) */
 80146b4:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80146b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80146b8:	fb02 f303 	mul.w	r3, r2, r3
 80146bc:	62bb      	str	r3, [r7, #40]	@ 0x28
	if (!szb_buf) return FR_MKFS_ABORTED;
 80146be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80146c0:	2b00      	cmp	r3, #0
 80146c2:	d101      	bne.n	80146c8 <f_mkfs+0x114>
 80146c4:	230e      	movs	r3, #14
 80146c6:	e39b      	b.n	8014e00 <f_mkfs+0x84c>
		if (!pte[PTE_System]) return FR_MKFS_ABORTED;	/* No partition? */
		b_vol = ld_dword(pte + PTE_StLba);		/* Get volume start sector */
		sz_vol = ld_dword(pte + PTE_SizLba);	/* Get volume size */
	} else {
		/* Create a single-partition in this function */
		if (disk_ioctl(pdrv, GET_SECTOR_COUNT, &sz_vol) != RES_OK) return FR_DISK_ERR;
 80146c8:	f107 0210 	add.w	r2, r7, #16
 80146cc:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 80146d0:	2101      	movs	r1, #1
 80146d2:	4618      	mov	r0, r3
 80146d4:	f7fd ff3a 	bl	801254c <disk_ioctl>
 80146d8:	4603      	mov	r3, r0
 80146da:	2b00      	cmp	r3, #0
 80146dc:	d001      	beq.n	80146e2 <f_mkfs+0x12e>
 80146de:	2301      	movs	r3, #1
 80146e0:	e38e      	b.n	8014e00 <f_mkfs+0x84c>
		b_vol = (opt & FM_SFD) ? 0 : 63;		/* Volume start sector */
 80146e2:	7afb      	ldrb	r3, [r7, #11]
 80146e4:	f003 0308 	and.w	r3, r3, #8
 80146e8:	2b00      	cmp	r3, #0
 80146ea:	d001      	beq.n	80146f0 <f_mkfs+0x13c>
 80146ec:	2300      	movs	r3, #0
 80146ee:	e000      	b.n	80146f2 <f_mkfs+0x13e>
 80146f0:	233f      	movs	r3, #63	@ 0x3f
 80146f2:	627b      	str	r3, [r7, #36]	@ 0x24
		if (sz_vol < b_vol) return FR_MKFS_ABORTED;
 80146f4:	693b      	ldr	r3, [r7, #16]
 80146f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80146f8:	429a      	cmp	r2, r3
 80146fa:	d901      	bls.n	8014700 <f_mkfs+0x14c>
 80146fc:	230e      	movs	r3, #14
 80146fe:	e37f      	b.n	8014e00 <f_mkfs+0x84c>
		sz_vol -= b_vol;						/* Volume size */
 8014700:	693a      	ldr	r2, [r7, #16]
 8014702:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014704:	1ad3      	subs	r3, r2, r3
 8014706:	613b      	str	r3, [r7, #16]
	}
	if (sz_vol < 128) return FR_MKFS_ABORTED;	/* Check if volume size is >=128s */
 8014708:	693b      	ldr	r3, [r7, #16]
 801470a:	2b7f      	cmp	r3, #127	@ 0x7f
 801470c:	d801      	bhi.n	8014712 <f_mkfs+0x15e>
 801470e:	230e      	movs	r3, #14
 8014710:	e376      	b.n	8014e00 <f_mkfs+0x84c>
		if (_FS_EXFAT && (opt & FM_EXFAT)) {	/* exFAT possible? */
			if ((opt & FM_ANY) == FM_EXFAT || sz_vol >= 0x4000000 || au > 128) {	/* exFAT only, vol >= 64Ms or au > 128s ? */
				fmt = FS_EXFAT; break;
			}
		}
		if (au > 128) return FR_INVALID_PARAMETER;	/* Too large au for FAT/FAT32 */
 8014712:	687b      	ldr	r3, [r7, #4]
 8014714:	2b80      	cmp	r3, #128	@ 0x80
 8014716:	d901      	bls.n	801471c <f_mkfs+0x168>
 8014718:	2313      	movs	r3, #19
 801471a:	e371      	b.n	8014e00 <f_mkfs+0x84c>
		if (opt & FM_FAT32) {	/* FAT32 possible? */
 801471c:	7afb      	ldrb	r3, [r7, #11]
 801471e:	f003 0302 	and.w	r3, r3, #2
 8014722:	2b00      	cmp	r3, #0
 8014724:	d00d      	beq.n	8014742 <f_mkfs+0x18e>
			if ((opt & FM_ANY) == FM_FAT32 || !(opt & FM_FAT)) {	/* FAT32 only or no-FAT? */
 8014726:	7afb      	ldrb	r3, [r7, #11]
 8014728:	f003 0307 	and.w	r3, r3, #7
 801472c:	2b02      	cmp	r3, #2
 801472e:	d004      	beq.n	801473a <f_mkfs+0x186>
 8014730:	7afb      	ldrb	r3, [r7, #11]
 8014732:	f003 0301 	and.w	r3, r3, #1
 8014736:	2b00      	cmp	r3, #0
 8014738:	d103      	bne.n	8014742 <f_mkfs+0x18e>
				fmt = FS_FAT32; break;
 801473a:	2303      	movs	r3, #3
 801473c:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 8014740:	e009      	b.n	8014756 <f_mkfs+0x1a2>
			}
		}
		if (!(opt & FM_FAT)) return FR_INVALID_PARAMETER;	/* no-FAT? */
 8014742:	7afb      	ldrb	r3, [r7, #11]
 8014744:	f003 0301 	and.w	r3, r3, #1
 8014748:	2b00      	cmp	r3, #0
 801474a:	d101      	bne.n	8014750 <f_mkfs+0x19c>
 801474c:	2313      	movs	r3, #19
 801474e:	e357      	b.n	8014e00 <f_mkfs+0x84c>
		fmt = FS_FAT16;
 8014750:	2302      	movs	r3, #2
 8014752:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

	} else
#endif	/* _FS_EXFAT */
	{	/* Create an FAT12/16/32 volume */
		do {
			pau = au;
 8014756:	687b      	ldr	r3, [r7, #4]
 8014758:	653b      	str	r3, [r7, #80]	@ 0x50
			/* Pre-determine number of clusters and FAT sub-type */
			if (fmt == FS_FAT32) {	/* FAT32 volume */
 801475a:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 801475e:	2b03      	cmp	r3, #3
 8014760:	d13c      	bne.n	80147dc <f_mkfs+0x228>
				if (!pau) {	/* au auto-selection */
 8014762:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8014764:	2b00      	cmp	r3, #0
 8014766:	d11b      	bne.n	80147a0 <f_mkfs+0x1ec>
					n = sz_vol / 0x20000;	/* Volume size in unit of 128KS */
 8014768:	693b      	ldr	r3, [r7, #16]
 801476a:	0c5b      	lsrs	r3, r3, #17
 801476c:	65fb      	str	r3, [r7, #92]	@ 0x5c
					for (i = 0, pau = 1; cst32[i] && cst32[i] <= n; i++, pau <<= 1) ;	/* Get from table */
 801476e:	2300      	movs	r3, #0
 8014770:	64bb      	str	r3, [r7, #72]	@ 0x48
 8014772:	2301      	movs	r3, #1
 8014774:	653b      	str	r3, [r7, #80]	@ 0x50
 8014776:	e005      	b.n	8014784 <f_mkfs+0x1d0>
 8014778:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801477a:	3301      	adds	r3, #1
 801477c:	64bb      	str	r3, [r7, #72]	@ 0x48
 801477e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8014780:	005b      	lsls	r3, r3, #1
 8014782:	653b      	str	r3, [r7, #80]	@ 0x50
 8014784:	4a2d      	ldr	r2, [pc, #180]	@ (801483c <f_mkfs+0x288>)
 8014786:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8014788:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801478c:	2b00      	cmp	r3, #0
 801478e:	d007      	beq.n	80147a0 <f_mkfs+0x1ec>
 8014790:	4a2a      	ldr	r2, [pc, #168]	@ (801483c <f_mkfs+0x288>)
 8014792:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8014794:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8014798:	461a      	mov	r2, r3
 801479a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801479c:	4293      	cmp	r3, r2
 801479e:	d2eb      	bcs.n	8014778 <f_mkfs+0x1c4>
				}
				n_clst = sz_vol / pau;	/* Number of clusters */
 80147a0:	693a      	ldr	r2, [r7, #16]
 80147a2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80147a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80147a8:	623b      	str	r3, [r7, #32]
				sz_fat = (n_clst * 4 + 8 + ss - 1) / ss;	/* FAT size [sector] */
 80147aa:	6a3b      	ldr	r3, [r7, #32]
 80147ac:	3302      	adds	r3, #2
 80147ae:	009a      	lsls	r2, r3, #2
 80147b0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80147b2:	4413      	add	r3, r2
 80147b4:	1e5a      	subs	r2, r3, #1
 80147b6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80147b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80147bc:	66bb      	str	r3, [r7, #104]	@ 0x68
				sz_rsv = 32;	/* Number of reserved sectors */
 80147be:	2320      	movs	r3, #32
 80147c0:	657b      	str	r3, [r7, #84]	@ 0x54
				sz_dir = 0;		/* No static directory */
 80147c2:	2300      	movs	r3, #0
 80147c4:	66fb      	str	r3, [r7, #108]	@ 0x6c
				if (n_clst <= MAX_FAT16 || n_clst > MAX_FAT32) return FR_MKFS_ABORTED;
 80147c6:	6a3b      	ldr	r3, [r7, #32]
 80147c8:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 80147cc:	4293      	cmp	r3, r2
 80147ce:	d903      	bls.n	80147d8 <f_mkfs+0x224>
 80147d0:	6a3b      	ldr	r3, [r7, #32]
 80147d2:	4a1b      	ldr	r2, [pc, #108]	@ (8014840 <f_mkfs+0x28c>)
 80147d4:	4293      	cmp	r3, r2
 80147d6:	d952      	bls.n	801487e <f_mkfs+0x2ca>
 80147d8:	230e      	movs	r3, #14
 80147da:	e311      	b.n	8014e00 <f_mkfs+0x84c>
			} else {				/* FAT12/16 volume */
				if (!pau) {	/* au auto-selection */
 80147dc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80147de:	2b00      	cmp	r3, #0
 80147e0:	d11b      	bne.n	801481a <f_mkfs+0x266>
					n = sz_vol / 0x1000;	/* Volume size in unit of 4KS */
 80147e2:	693b      	ldr	r3, [r7, #16]
 80147e4:	0b1b      	lsrs	r3, r3, #12
 80147e6:	65fb      	str	r3, [r7, #92]	@ 0x5c
					for (i = 0, pau = 1; cst[i] && cst[i] <= n; i++, pau <<= 1) ;	/* Get from table */
 80147e8:	2300      	movs	r3, #0
 80147ea:	64bb      	str	r3, [r7, #72]	@ 0x48
 80147ec:	2301      	movs	r3, #1
 80147ee:	653b      	str	r3, [r7, #80]	@ 0x50
 80147f0:	e005      	b.n	80147fe <f_mkfs+0x24a>
 80147f2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80147f4:	3301      	adds	r3, #1
 80147f6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80147f8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80147fa:	005b      	lsls	r3, r3, #1
 80147fc:	653b      	str	r3, [r7, #80]	@ 0x50
 80147fe:	4a11      	ldr	r2, [pc, #68]	@ (8014844 <f_mkfs+0x290>)
 8014800:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8014802:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8014806:	2b00      	cmp	r3, #0
 8014808:	d007      	beq.n	801481a <f_mkfs+0x266>
 801480a:	4a0e      	ldr	r2, [pc, #56]	@ (8014844 <f_mkfs+0x290>)
 801480c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801480e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8014812:	461a      	mov	r2, r3
 8014814:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8014816:	4293      	cmp	r3, r2
 8014818:	d2eb      	bcs.n	80147f2 <f_mkfs+0x23e>
				}
				n_clst = sz_vol / pau;
 801481a:	693a      	ldr	r2, [r7, #16]
 801481c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801481e:	fbb2 f3f3 	udiv	r3, r2, r3
 8014822:	623b      	str	r3, [r7, #32]
				if (n_clst > MAX_FAT12) {
 8014824:	6a3b      	ldr	r3, [r7, #32]
 8014826:	f640 72f5 	movw	r2, #4085	@ 0xff5
 801482a:	4293      	cmp	r3, r2
 801482c:	d90c      	bls.n	8014848 <f_mkfs+0x294>
					n = n_clst * 2 + 4;		/* FAT size [byte] */
 801482e:	6a3b      	ldr	r3, [r7, #32]
 8014830:	3302      	adds	r3, #2
 8014832:	005b      	lsls	r3, r3, #1
 8014834:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8014836:	e012      	b.n	801485e <f_mkfs+0x2aa>
 8014838:	20001c44 	.word	0x20001c44
 801483c:	0801cdbc 	.word	0x0801cdbc
 8014840:	0ffffff5 	.word	0x0ffffff5
 8014844:	0801cdcc 	.word	0x0801cdcc
				} else {
					fmt = FS_FAT12;
 8014848:	2301      	movs	r3, #1
 801484a:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
					n = (n_clst * 3 + 1) / 2 + 3;	/* FAT size [byte] */
 801484e:	6a3a      	ldr	r2, [r7, #32]
 8014850:	4613      	mov	r3, r2
 8014852:	005b      	lsls	r3, r3, #1
 8014854:	4413      	add	r3, r2
 8014856:	3301      	adds	r3, #1
 8014858:	085b      	lsrs	r3, r3, #1
 801485a:	3303      	adds	r3, #3
 801485c:	65fb      	str	r3, [r7, #92]	@ 0x5c
				}
				sz_fat = (n + ss - 1) / ss;		/* FAT size [sector] */
 801485e:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8014860:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8014862:	4413      	add	r3, r2
 8014864:	1e5a      	subs	r2, r3, #1
 8014866:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8014868:	fbb2 f3f3 	udiv	r3, r2, r3
 801486c:	66bb      	str	r3, [r7, #104]	@ 0x68
				sz_rsv = 1;						/* Number of reserved sectors */
 801486e:	2301      	movs	r3, #1
 8014870:	657b      	str	r3, [r7, #84]	@ 0x54
				sz_dir = (DWORD)n_rootdir * SZDIRE / ss;	/* Rootdir size [sector] */
 8014872:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8014874:	015a      	lsls	r2, r3, #5
 8014876:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8014878:	fbb2 f3f3 	udiv	r3, r2, r3
 801487c:	66fb      	str	r3, [r7, #108]	@ 0x6c
			}
			b_fat = b_vol + sz_rsv;						/* FAT base */
 801487e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8014880:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8014882:	4413      	add	r3, r2
 8014884:	65bb      	str	r3, [r7, #88]	@ 0x58
			b_data = b_fat + sz_fat * n_fats + sz_dir;	/* Data base */
 8014886:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8014888:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801488a:	fb03 f202 	mul.w	r2, r3, r2
 801488e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8014890:	4413      	add	r3, r2
 8014892:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8014894:	4413      	add	r3, r2
 8014896:	61fb      	str	r3, [r7, #28]

			/* Align data base to erase block boundary (for flash memory media) */
			n = ((b_data + sz_blk - 1) & ~(sz_blk - 1)) - b_data;	/* Next nearest erase block from current data base */
 8014898:	697a      	ldr	r2, [r7, #20]
 801489a:	69fb      	ldr	r3, [r7, #28]
 801489c:	4413      	add	r3, r2
 801489e:	1e5a      	subs	r2, r3, #1
 80148a0:	697b      	ldr	r3, [r7, #20]
 80148a2:	425b      	negs	r3, r3
 80148a4:	401a      	ands	r2, r3
 80148a6:	69fb      	ldr	r3, [r7, #28]
 80148a8:	1ad3      	subs	r3, r2, r3
 80148aa:	65fb      	str	r3, [r7, #92]	@ 0x5c
			if (fmt == FS_FAT32) {		/* FAT32: Move FAT base */
 80148ac:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80148b0:	2b03      	cmp	r3, #3
 80148b2:	d108      	bne.n	80148c6 <f_mkfs+0x312>
				sz_rsv += n; b_fat += n;
 80148b4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80148b6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80148b8:	4413      	add	r3, r2
 80148ba:	657b      	str	r3, [r7, #84]	@ 0x54
 80148bc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80148be:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80148c0:	4413      	add	r3, r2
 80148c2:	65bb      	str	r3, [r7, #88]	@ 0x58
 80148c4:	e006      	b.n	80148d4 <f_mkfs+0x320>
			} else {					/* FAT12/16: Expand FAT size */
				sz_fat += n / n_fats;
 80148c6:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80148c8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80148ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80148ce:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80148d0:	4413      	add	r3, r2
 80148d2:	66bb      	str	r3, [r7, #104]	@ 0x68
			}

			/* Determine number of clusters and final check of validity of the FAT sub-type */
			if (sz_vol < b_data + pau * 16 - b_vol) return FR_MKFS_ABORTED;	/* Too small volume */
 80148d4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80148d6:	011a      	lsls	r2, r3, #4
 80148d8:	69fb      	ldr	r3, [r7, #28]
 80148da:	441a      	add	r2, r3
 80148dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80148de:	1ad2      	subs	r2, r2, r3
 80148e0:	693b      	ldr	r3, [r7, #16]
 80148e2:	429a      	cmp	r2, r3
 80148e4:	d901      	bls.n	80148ea <f_mkfs+0x336>
 80148e6:	230e      	movs	r3, #14
 80148e8:	e28a      	b.n	8014e00 <f_mkfs+0x84c>
			n_clst = (sz_vol - sz_rsv - sz_fat * n_fats - sz_dir) / pau;
 80148ea:	693a      	ldr	r2, [r7, #16]
 80148ec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80148ee:	1ad2      	subs	r2, r2, r3
 80148f0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80148f2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80148f4:	fb01 f303 	mul.w	r3, r1, r3
 80148f8:	1ad2      	subs	r2, r2, r3
 80148fa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80148fc:	1ad2      	subs	r2, r2, r3
 80148fe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8014900:	fbb2 f3f3 	udiv	r3, r2, r3
 8014904:	623b      	str	r3, [r7, #32]
			if (fmt == FS_FAT32) {
 8014906:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 801490a:	2b03      	cmp	r3, #3
 801490c:	d10f      	bne.n	801492e <f_mkfs+0x37a>
				if (n_clst <= MAX_FAT16) {	/* Too few clusters for FAT32 */
 801490e:	6a3b      	ldr	r3, [r7, #32]
 8014910:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 8014914:	4293      	cmp	r3, r2
 8014916:	d80a      	bhi.n	801492e <f_mkfs+0x37a>
					if (!au && (au = pau / 2) != 0) continue;	/* Adjust cluster size and retry */
 8014918:	687b      	ldr	r3, [r7, #4]
 801491a:	2b00      	cmp	r3, #0
 801491c:	d105      	bne.n	801492a <f_mkfs+0x376>
 801491e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8014920:	085b      	lsrs	r3, r3, #1
 8014922:	607b      	str	r3, [r7, #4]
 8014924:	687b      	ldr	r3, [r7, #4]
 8014926:	2b00      	cmp	r3, #0
 8014928:	d144      	bne.n	80149b4 <f_mkfs+0x400>
					return FR_MKFS_ABORTED;
 801492a:	230e      	movs	r3, #14
 801492c:	e268      	b.n	8014e00 <f_mkfs+0x84c>
				}
			}
			if (fmt == FS_FAT16) {
 801492e:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8014932:	2b02      	cmp	r3, #2
 8014934:	d133      	bne.n	801499e <f_mkfs+0x3ea>
				if (n_clst > MAX_FAT16) {	/* Too many clusters for FAT16 */
 8014936:	6a3b      	ldr	r3, [r7, #32]
 8014938:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 801493c:	4293      	cmp	r3, r2
 801493e:	d91e      	bls.n	801497e <f_mkfs+0x3ca>
					if (!au && (pau * 2) <= 64) {
 8014940:	687b      	ldr	r3, [r7, #4]
 8014942:	2b00      	cmp	r3, #0
 8014944:	d107      	bne.n	8014956 <f_mkfs+0x3a2>
 8014946:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8014948:	005b      	lsls	r3, r3, #1
 801494a:	2b40      	cmp	r3, #64	@ 0x40
 801494c:	d803      	bhi.n	8014956 <f_mkfs+0x3a2>
						au = pau * 2; continue;		/* Adjust cluster size and retry */
 801494e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8014950:	005b      	lsls	r3, r3, #1
 8014952:	607b      	str	r3, [r7, #4]
 8014954:	e033      	b.n	80149be <f_mkfs+0x40a>
					}
					if ((opt & FM_FAT32)) {
 8014956:	7afb      	ldrb	r3, [r7, #11]
 8014958:	f003 0302 	and.w	r3, r3, #2
 801495c:	2b00      	cmp	r3, #0
 801495e:	d003      	beq.n	8014968 <f_mkfs+0x3b4>
						fmt = FS_FAT32; continue;	/* Switch type to FAT32 and retry */
 8014960:	2303      	movs	r3, #3
 8014962:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 8014966:	e02a      	b.n	80149be <f_mkfs+0x40a>
					}
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 8014968:	687b      	ldr	r3, [r7, #4]
 801496a:	2b00      	cmp	r3, #0
 801496c:	d105      	bne.n	801497a <f_mkfs+0x3c6>
 801496e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8014970:	005b      	lsls	r3, r3, #1
 8014972:	607b      	str	r3, [r7, #4]
 8014974:	687b      	ldr	r3, [r7, #4]
 8014976:	2b80      	cmp	r3, #128	@ 0x80
 8014978:	d91e      	bls.n	80149b8 <f_mkfs+0x404>
					return FR_MKFS_ABORTED;
 801497a:	230e      	movs	r3, #14
 801497c:	e240      	b.n	8014e00 <f_mkfs+0x84c>
				}
				if  (n_clst <= MAX_FAT12) {	/* Too few clusters for FAT16 */
 801497e:	6a3b      	ldr	r3, [r7, #32]
 8014980:	f640 72f5 	movw	r2, #4085	@ 0xff5
 8014984:	4293      	cmp	r3, r2
 8014986:	d80a      	bhi.n	801499e <f_mkfs+0x3ea>
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 8014988:	687b      	ldr	r3, [r7, #4]
 801498a:	2b00      	cmp	r3, #0
 801498c:	d105      	bne.n	801499a <f_mkfs+0x3e6>
 801498e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8014990:	005b      	lsls	r3, r3, #1
 8014992:	607b      	str	r3, [r7, #4]
 8014994:	687b      	ldr	r3, [r7, #4]
 8014996:	2b80      	cmp	r3, #128	@ 0x80
 8014998:	d910      	bls.n	80149bc <f_mkfs+0x408>
					return FR_MKFS_ABORTED;
 801499a:	230e      	movs	r3, #14
 801499c:	e230      	b.n	8014e00 <f_mkfs+0x84c>
				}
			}
			if (fmt == FS_FAT12 && n_clst > MAX_FAT12) return FR_MKFS_ABORTED;	/* Too many clusters for FAT12 */
 801499e:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80149a2:	2b01      	cmp	r3, #1
 80149a4:	d10c      	bne.n	80149c0 <f_mkfs+0x40c>
 80149a6:	6a3b      	ldr	r3, [r7, #32]
 80149a8:	f640 72f5 	movw	r2, #4085	@ 0xff5
 80149ac:	4293      	cmp	r3, r2
 80149ae:	d907      	bls.n	80149c0 <f_mkfs+0x40c>
 80149b0:	230e      	movs	r3, #14
 80149b2:	e225      	b.n	8014e00 <f_mkfs+0x84c>
					if (!au && (au = pau / 2) != 0) continue;	/* Adjust cluster size and retry */
 80149b4:	bf00      	nop
 80149b6:	e6ce      	b.n	8014756 <f_mkfs+0x1a2>
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 80149b8:	bf00      	nop
 80149ba:	e6cc      	b.n	8014756 <f_mkfs+0x1a2>
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 80149bc:	bf00      	nop
			pau = au;
 80149be:	e6ca      	b.n	8014756 <f_mkfs+0x1a2>

			/* Ok, it is the valid cluster configuration */
			break;
 80149c0:	bf00      	nop
#if _USE_TRIM
		tbl[0] = b_vol; tbl[1] = b_vol + sz_vol - 1;	/* Inform the device the volume area can be erased */
		disk_ioctl(pdrv, CTRL_TRIM, tbl);
#endif
		/* Create FAT VBR */
		mem_set(buf, 0, ss);
 80149c2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80149c4:	461a      	mov	r2, r3
 80149c6:	2100      	movs	r1, #0
 80149c8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80149ca:	f7fd fe81 	bl	80126d0 <mem_set>
		mem_cpy(buf + BS_JmpBoot, "\xEB\xFE\x90" "MSDOS5.0", 11);/* Boot jump code (x86), OEM name */
 80149ce:	220b      	movs	r2, #11
 80149d0:	49b2      	ldr	r1, [pc, #712]	@ (8014c9c <f_mkfs+0x6e8>)
 80149d2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80149d4:	f7fd fe5b 	bl	801268e <mem_cpy>
		st_word(buf + BPB_BytsPerSec, ss);				/* Sector size [byte] */
 80149d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80149da:	330b      	adds	r3, #11
 80149dc:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80149de:	4611      	mov	r1, r2
 80149e0:	4618      	mov	r0, r3
 80149e2:	f7fd fe0d 	bl	8012600 <st_word>
		buf[BPB_SecPerClus] = (BYTE)pau;				/* Cluster size [sector] */
 80149e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80149e8:	330d      	adds	r3, #13
 80149ea:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80149ec:	b2d2      	uxtb	r2, r2
 80149ee:	701a      	strb	r2, [r3, #0]
		st_word(buf + BPB_RsvdSecCnt, (WORD)sz_rsv);	/* Size of reserved area */
 80149f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80149f2:	330e      	adds	r3, #14
 80149f4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80149f6:	b292      	uxth	r2, r2
 80149f8:	4611      	mov	r1, r2
 80149fa:	4618      	mov	r0, r3
 80149fc:	f7fd fe00 	bl	8012600 <st_word>
		buf[BPB_NumFATs] = (BYTE)n_fats;				/* Number of FATs */
 8014a00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014a02:	3310      	adds	r3, #16
 8014a04:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8014a06:	b2d2      	uxtb	r2, r2
 8014a08:	701a      	strb	r2, [r3, #0]
		st_word(buf + BPB_RootEntCnt, (WORD)((fmt == FS_FAT32) ? 0 : n_rootdir));	/* Number of root directory entries */
 8014a0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014a0c:	f103 0211 	add.w	r2, r3, #17
 8014a10:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8014a14:	2b03      	cmp	r3, #3
 8014a16:	d002      	beq.n	8014a1e <f_mkfs+0x46a>
 8014a18:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8014a1a:	b29b      	uxth	r3, r3
 8014a1c:	e000      	b.n	8014a20 <f_mkfs+0x46c>
 8014a1e:	2300      	movs	r3, #0
 8014a20:	4619      	mov	r1, r3
 8014a22:	4610      	mov	r0, r2
 8014a24:	f7fd fdec 	bl	8012600 <st_word>
		if (sz_vol < 0x10000) {
 8014a28:	693b      	ldr	r3, [r7, #16]
 8014a2a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8014a2e:	d208      	bcs.n	8014a42 <f_mkfs+0x48e>
			st_word(buf + BPB_TotSec16, (WORD)sz_vol);	/* Volume size in 16-bit LBA */
 8014a30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014a32:	3313      	adds	r3, #19
 8014a34:	693a      	ldr	r2, [r7, #16]
 8014a36:	b292      	uxth	r2, r2
 8014a38:	4611      	mov	r1, r2
 8014a3a:	4618      	mov	r0, r3
 8014a3c:	f7fd fde0 	bl	8012600 <st_word>
 8014a40:	e006      	b.n	8014a50 <f_mkfs+0x49c>
		} else {
			st_dword(buf + BPB_TotSec32, sz_vol);		/* Volume size in 32-bit LBA */
 8014a42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014a44:	3320      	adds	r3, #32
 8014a46:	693a      	ldr	r2, [r7, #16]
 8014a48:	4611      	mov	r1, r2
 8014a4a:	4618      	mov	r0, r3
 8014a4c:	f7fd fdf3 	bl	8012636 <st_dword>
		}
		buf[BPB_Media] = 0xF8;							/* Media descriptor byte */
 8014a50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014a52:	3315      	adds	r3, #21
 8014a54:	22f8      	movs	r2, #248	@ 0xf8
 8014a56:	701a      	strb	r2, [r3, #0]
		st_word(buf + BPB_SecPerTrk, 63);				/* Number of sectors per track (for int13) */
 8014a58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014a5a:	3318      	adds	r3, #24
 8014a5c:	213f      	movs	r1, #63	@ 0x3f
 8014a5e:	4618      	mov	r0, r3
 8014a60:	f7fd fdce 	bl	8012600 <st_word>
		st_word(buf + BPB_NumHeads, 255);				/* Number of heads (for int13) */
 8014a64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014a66:	331a      	adds	r3, #26
 8014a68:	21ff      	movs	r1, #255	@ 0xff
 8014a6a:	4618      	mov	r0, r3
 8014a6c:	f7fd fdc8 	bl	8012600 <st_word>
		st_dword(buf + BPB_HiddSec, b_vol);				/* Volume offset in the physical drive [sector] */
 8014a70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014a72:	331c      	adds	r3, #28
 8014a74:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8014a76:	4618      	mov	r0, r3
 8014a78:	f7fd fddd 	bl	8012636 <st_dword>
		if (fmt == FS_FAT32) {
 8014a7c:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8014a80:	2b03      	cmp	r3, #3
 8014a82:	d131      	bne.n	8014ae8 <f_mkfs+0x534>
			st_dword(buf + BS_VolID32, GET_FATTIME());	/* VSN */
 8014a84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014a86:	f103 0443 	add.w	r4, r3, #67	@ 0x43
 8014a8a:	f7fd f8f9 	bl	8011c80 <get_fattime>
 8014a8e:	4603      	mov	r3, r0
 8014a90:	4619      	mov	r1, r3
 8014a92:	4620      	mov	r0, r4
 8014a94:	f7fd fdcf 	bl	8012636 <st_dword>
			st_dword(buf + BPB_FATSz32, sz_fat);		/* FAT size [sector] */
 8014a98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014a9a:	3324      	adds	r3, #36	@ 0x24
 8014a9c:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8014a9e:	4618      	mov	r0, r3
 8014aa0:	f7fd fdc9 	bl	8012636 <st_dword>
			st_dword(buf + BPB_RootClus32, 2);			/* Root directory cluster # (2) */
 8014aa4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014aa6:	332c      	adds	r3, #44	@ 0x2c
 8014aa8:	2102      	movs	r1, #2
 8014aaa:	4618      	mov	r0, r3
 8014aac:	f7fd fdc3 	bl	8012636 <st_dword>
			st_word(buf + BPB_FSInfo32, 1);				/* Offset of FSINFO sector (VBR + 1) */
 8014ab0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014ab2:	3330      	adds	r3, #48	@ 0x30
 8014ab4:	2101      	movs	r1, #1
 8014ab6:	4618      	mov	r0, r3
 8014ab8:	f7fd fda2 	bl	8012600 <st_word>
			st_word(buf + BPB_BkBootSec32, 6);			/* Offset of backup VBR (VBR + 6) */
 8014abc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014abe:	3332      	adds	r3, #50	@ 0x32
 8014ac0:	2106      	movs	r1, #6
 8014ac2:	4618      	mov	r0, r3
 8014ac4:	f7fd fd9c 	bl	8012600 <st_word>
			buf[BS_DrvNum32] = 0x80;					/* Drive number (for int13) */
 8014ac8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014aca:	3340      	adds	r3, #64	@ 0x40
 8014acc:	2280      	movs	r2, #128	@ 0x80
 8014ace:	701a      	strb	r2, [r3, #0]
			buf[BS_BootSig32] = 0x29;					/* Extended boot signature */
 8014ad0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014ad2:	3342      	adds	r3, #66	@ 0x42
 8014ad4:	2229      	movs	r2, #41	@ 0x29
 8014ad6:	701a      	strb	r2, [r3, #0]
			mem_cpy(buf + BS_VolLab32, "NO NAME    " "FAT32   ", 19);	/* Volume label, FAT signature */
 8014ad8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014ada:	3347      	adds	r3, #71	@ 0x47
 8014adc:	2213      	movs	r2, #19
 8014ade:	4970      	ldr	r1, [pc, #448]	@ (8014ca0 <f_mkfs+0x6ec>)
 8014ae0:	4618      	mov	r0, r3
 8014ae2:	f7fd fdd4 	bl	801268e <mem_cpy>
 8014ae6:	e020      	b.n	8014b2a <f_mkfs+0x576>
		} else {
			st_dword(buf + BS_VolID, GET_FATTIME());	/* VSN */
 8014ae8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014aea:	f103 0427 	add.w	r4, r3, #39	@ 0x27
 8014aee:	f7fd f8c7 	bl	8011c80 <get_fattime>
 8014af2:	4603      	mov	r3, r0
 8014af4:	4619      	mov	r1, r3
 8014af6:	4620      	mov	r0, r4
 8014af8:	f7fd fd9d 	bl	8012636 <st_dword>
			st_word(buf + BPB_FATSz16, (WORD)sz_fat);	/* FAT size [sector] */
 8014afc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014afe:	3316      	adds	r3, #22
 8014b00:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8014b02:	b292      	uxth	r2, r2
 8014b04:	4611      	mov	r1, r2
 8014b06:	4618      	mov	r0, r3
 8014b08:	f7fd fd7a 	bl	8012600 <st_word>
			buf[BS_DrvNum] = 0x80;						/* Drive number (for int13) */
 8014b0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014b0e:	3324      	adds	r3, #36	@ 0x24
 8014b10:	2280      	movs	r2, #128	@ 0x80
 8014b12:	701a      	strb	r2, [r3, #0]
			buf[BS_BootSig] = 0x29;						/* Extended boot signature */
 8014b14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014b16:	3326      	adds	r3, #38	@ 0x26
 8014b18:	2229      	movs	r2, #41	@ 0x29
 8014b1a:	701a      	strb	r2, [r3, #0]
			mem_cpy(buf + BS_VolLab, "NO NAME    " "FAT     ", 19);	/* Volume label, FAT signature */
 8014b1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014b1e:	332b      	adds	r3, #43	@ 0x2b
 8014b20:	2213      	movs	r2, #19
 8014b22:	4960      	ldr	r1, [pc, #384]	@ (8014ca4 <f_mkfs+0x6f0>)
 8014b24:	4618      	mov	r0, r3
 8014b26:	f7fd fdb2 	bl	801268e <mem_cpy>
		}
		st_word(buf + BS_55AA, 0xAA55);					/* Signature (offset is fixed here regardless of sector size) */
 8014b2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014b2c:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8014b30:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 8014b34:	4618      	mov	r0, r3
 8014b36:	f7fd fd63 	bl	8012600 <st_word>
		if (disk_write(pdrv, buf, b_vol, 1) != RES_OK) return FR_DISK_ERR;	/* Write it to the VBR sector */
 8014b3a:	f897 003b 	ldrb.w	r0, [r7, #59]	@ 0x3b
 8014b3e:	2301      	movs	r3, #1
 8014b40:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8014b42:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8014b44:	f7fd fce2 	bl	801250c <disk_write>
 8014b48:	4603      	mov	r3, r0
 8014b4a:	2b00      	cmp	r3, #0
 8014b4c:	d001      	beq.n	8014b52 <f_mkfs+0x59e>
 8014b4e:	2301      	movs	r3, #1
 8014b50:	e156      	b.n	8014e00 <f_mkfs+0x84c>

		/* Create FSINFO record if needed */
		if (fmt == FS_FAT32) {
 8014b52:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8014b56:	2b03      	cmp	r3, #3
 8014b58:	d140      	bne.n	8014bdc <f_mkfs+0x628>
			disk_write(pdrv, buf, b_vol + 6, 1);		/* Write backup VBR (VBR + 6) */
 8014b5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014b5c:	1d9a      	adds	r2, r3, #6
 8014b5e:	f897 003b 	ldrb.w	r0, [r7, #59]	@ 0x3b
 8014b62:	2301      	movs	r3, #1
 8014b64:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8014b66:	f7fd fcd1 	bl	801250c <disk_write>
			mem_set(buf, 0, ss);
 8014b6a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8014b6c:	461a      	mov	r2, r3
 8014b6e:	2100      	movs	r1, #0
 8014b70:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8014b72:	f7fd fdad 	bl	80126d0 <mem_set>
			st_dword(buf + FSI_LeadSig, 0x41615252);
 8014b76:	494c      	ldr	r1, [pc, #304]	@ (8014ca8 <f_mkfs+0x6f4>)
 8014b78:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8014b7a:	f7fd fd5c 	bl	8012636 <st_dword>
			st_dword(buf + FSI_StrucSig, 0x61417272);
 8014b7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014b80:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8014b84:	4949      	ldr	r1, [pc, #292]	@ (8014cac <f_mkfs+0x6f8>)
 8014b86:	4618      	mov	r0, r3
 8014b88:	f7fd fd55 	bl	8012636 <st_dword>
			st_dword(buf + FSI_Free_Count, n_clst - 1);	/* Number of free clusters */
 8014b8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014b8e:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 8014b92:	6a3b      	ldr	r3, [r7, #32]
 8014b94:	3b01      	subs	r3, #1
 8014b96:	4619      	mov	r1, r3
 8014b98:	4610      	mov	r0, r2
 8014b9a:	f7fd fd4c 	bl	8012636 <st_dword>
			st_dword(buf + FSI_Nxt_Free, 2);			/* Last allocated cluster# */
 8014b9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014ba0:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 8014ba4:	2102      	movs	r1, #2
 8014ba6:	4618      	mov	r0, r3
 8014ba8:	f7fd fd45 	bl	8012636 <st_dword>
			st_word(buf + BS_55AA, 0xAA55);
 8014bac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014bae:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8014bb2:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 8014bb6:	4618      	mov	r0, r3
 8014bb8:	f7fd fd22 	bl	8012600 <st_word>
			disk_write(pdrv, buf, b_vol + 7, 1);		/* Write backup FSINFO (VBR + 7) */
 8014bbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014bbe:	1dda      	adds	r2, r3, #7
 8014bc0:	f897 003b 	ldrb.w	r0, [r7, #59]	@ 0x3b
 8014bc4:	2301      	movs	r3, #1
 8014bc6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8014bc8:	f7fd fca0 	bl	801250c <disk_write>
			disk_write(pdrv, buf, b_vol + 1, 1);		/* Write original FSINFO (VBR + 1) */
 8014bcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014bce:	1c5a      	adds	r2, r3, #1
 8014bd0:	f897 003b 	ldrb.w	r0, [r7, #59]	@ 0x3b
 8014bd4:	2301      	movs	r3, #1
 8014bd6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8014bd8:	f7fd fc98 	bl	801250c <disk_write>
		}

		/* Initialize FAT area */
		mem_set(buf, 0, (UINT)szb_buf);
 8014bdc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8014bde:	2100      	movs	r1, #0
 8014be0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8014be2:	f7fd fd75 	bl	80126d0 <mem_set>
		sect = b_fat;		/* FAT start sector */
 8014be6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8014be8:	667b      	str	r3, [r7, #100]	@ 0x64
		for (i = 0; i < n_fats; i++) {			/* Initialize FATs each */
 8014bea:	2300      	movs	r3, #0
 8014bec:	64bb      	str	r3, [r7, #72]	@ 0x48
 8014bee:	e04b      	b.n	8014c88 <f_mkfs+0x6d4>
			if (fmt == FS_FAT32) {
 8014bf0:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8014bf4:	2b03      	cmp	r3, #3
 8014bf6:	d113      	bne.n	8014c20 <f_mkfs+0x66c>
				st_dword(buf + 0, 0xFFFFFFF8);	/* Entry 0 */
 8014bf8:	f06f 0107 	mvn.w	r1, #7
 8014bfc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8014bfe:	f7fd fd1a 	bl	8012636 <st_dword>
				st_dword(buf + 4, 0xFFFFFFFF);	/* Entry 1 */
 8014c02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014c04:	3304      	adds	r3, #4
 8014c06:	f04f 31ff 	mov.w	r1, #4294967295
 8014c0a:	4618      	mov	r0, r3
 8014c0c:	f7fd fd13 	bl	8012636 <st_dword>
				st_dword(buf + 8, 0x0FFFFFFF);	/* Entry 2 (root directory) */
 8014c10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014c12:	3308      	adds	r3, #8
 8014c14:	f06f 4170 	mvn.w	r1, #4026531840	@ 0xf0000000
 8014c18:	4618      	mov	r0, r3
 8014c1a:	f7fd fd0c 	bl	8012636 <st_dword>
 8014c1e:	e00b      	b.n	8014c38 <f_mkfs+0x684>
			} else {
				st_dword(buf + 0, (fmt == FS_FAT12) ? 0xFFFFF8 : 0xFFFFFFF8);	/* Entry 0 and 1 */
 8014c20:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8014c24:	2b01      	cmp	r3, #1
 8014c26:	d101      	bne.n	8014c2c <f_mkfs+0x678>
 8014c28:	4b21      	ldr	r3, [pc, #132]	@ (8014cb0 <f_mkfs+0x6fc>)
 8014c2a:	e001      	b.n	8014c30 <f_mkfs+0x67c>
 8014c2c:	f06f 0307 	mvn.w	r3, #7
 8014c30:	4619      	mov	r1, r3
 8014c32:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8014c34:	f7fd fcff 	bl	8012636 <st_dword>
			}
			nsect = sz_fat;		/* Number of FAT sectors */
 8014c38:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8014c3a:	663b      	str	r3, [r7, #96]	@ 0x60
			do {	/* Fill FAT sectors */
				n = (nsect > sz_buf) ? sz_buf : nsect;
 8014c3c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8014c3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014c40:	4293      	cmp	r3, r2
 8014c42:	bf28      	it	cs
 8014c44:	4613      	movcs	r3, r2
 8014c46:	65fb      	str	r3, [r7, #92]	@ 0x5c
				if (disk_write(pdrv, buf, sect, (UINT)n) != RES_OK) return FR_DISK_ERR;
 8014c48:	f897 003b 	ldrb.w	r0, [r7, #59]	@ 0x3b
 8014c4c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8014c4e:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8014c50:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8014c52:	f7fd fc5b 	bl	801250c <disk_write>
 8014c56:	4603      	mov	r3, r0
 8014c58:	2b00      	cmp	r3, #0
 8014c5a:	d001      	beq.n	8014c60 <f_mkfs+0x6ac>
 8014c5c:	2301      	movs	r3, #1
 8014c5e:	e0cf      	b.n	8014e00 <f_mkfs+0x84c>
				mem_set(buf, 0, ss);
 8014c60:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8014c62:	461a      	mov	r2, r3
 8014c64:	2100      	movs	r1, #0
 8014c66:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8014c68:	f7fd fd32 	bl	80126d0 <mem_set>
				sect += n; nsect -= n;
 8014c6c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8014c6e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8014c70:	4413      	add	r3, r2
 8014c72:	667b      	str	r3, [r7, #100]	@ 0x64
 8014c74:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8014c76:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8014c78:	1ad3      	subs	r3, r2, r3
 8014c7a:	663b      	str	r3, [r7, #96]	@ 0x60
			} while (nsect);
 8014c7c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8014c7e:	2b00      	cmp	r3, #0
 8014c80:	d1dc      	bne.n	8014c3c <f_mkfs+0x688>
		for (i = 0; i < n_fats; i++) {			/* Initialize FATs each */
 8014c82:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8014c84:	3301      	adds	r3, #1
 8014c86:	64bb      	str	r3, [r7, #72]	@ 0x48
 8014c88:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8014c8a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8014c8c:	429a      	cmp	r2, r3
 8014c8e:	d3af      	bcc.n	8014bf0 <f_mkfs+0x63c>
		}

		/* Initialize root directory (fill with zero) */
		nsect = (fmt == FS_FAT32) ? pau : sz_dir;	/* Number of root directory sectors */
 8014c90:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8014c94:	2b03      	cmp	r3, #3
 8014c96:	d10d      	bne.n	8014cb4 <f_mkfs+0x700>
 8014c98:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8014c9a:	e00c      	b.n	8014cb6 <f_mkfs+0x702>
 8014c9c:	0801ccc0 	.word	0x0801ccc0
 8014ca0:	0801cccc 	.word	0x0801cccc
 8014ca4:	0801cce0 	.word	0x0801cce0
 8014ca8:	41615252 	.word	0x41615252
 8014cac:	61417272 	.word	0x61417272
 8014cb0:	00fffff8 	.word	0x00fffff8
 8014cb4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8014cb6:	663b      	str	r3, [r7, #96]	@ 0x60
		do {
			n = (nsect > sz_buf) ? sz_buf : nsect;
 8014cb8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8014cba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014cbc:	4293      	cmp	r3, r2
 8014cbe:	bf28      	it	cs
 8014cc0:	4613      	movcs	r3, r2
 8014cc2:	65fb      	str	r3, [r7, #92]	@ 0x5c
			if (disk_write(pdrv, buf, sect, (UINT)n) != RES_OK) return FR_DISK_ERR;
 8014cc4:	f897 003b 	ldrb.w	r0, [r7, #59]	@ 0x3b
 8014cc8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8014cca:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8014ccc:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8014cce:	f7fd fc1d 	bl	801250c <disk_write>
 8014cd2:	4603      	mov	r3, r0
 8014cd4:	2b00      	cmp	r3, #0
 8014cd6:	d001      	beq.n	8014cdc <f_mkfs+0x728>
 8014cd8:	2301      	movs	r3, #1
 8014cda:	e091      	b.n	8014e00 <f_mkfs+0x84c>
			sect += n; nsect -= n;
 8014cdc:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8014cde:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8014ce0:	4413      	add	r3, r2
 8014ce2:	667b      	str	r3, [r7, #100]	@ 0x64
 8014ce4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8014ce6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8014ce8:	1ad3      	subs	r3, r2, r3
 8014cea:	663b      	str	r3, [r7, #96]	@ 0x60
		} while (nsect);
 8014cec:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8014cee:	2b00      	cmp	r3, #0
 8014cf0:	d1e2      	bne.n	8014cb8 <f_mkfs+0x704>

	/* Determine system ID in the partition table */
	if (_FS_EXFAT && fmt == FS_EXFAT) {
		sys = 0x07;			/* HPFS/NTFS/exFAT */
	} else {
		if (fmt == FS_FAT32) {
 8014cf2:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8014cf6:	2b03      	cmp	r3, #3
 8014cf8:	d103      	bne.n	8014d02 <f_mkfs+0x74e>
			sys = 0x0C;		/* FAT32X */
 8014cfa:	230c      	movs	r3, #12
 8014cfc:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
 8014d00:	e010      	b.n	8014d24 <f_mkfs+0x770>
		} else {
			if (sz_vol >= 0x10000) {
 8014d02:	693b      	ldr	r3, [r7, #16]
 8014d04:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8014d08:	d303      	bcc.n	8014d12 <f_mkfs+0x75e>
				sys = 0x06;	/* FAT12/16 (>=64KS) */
 8014d0a:	2306      	movs	r3, #6
 8014d0c:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
 8014d10:	e008      	b.n	8014d24 <f_mkfs+0x770>
			} else {
				sys = (fmt == FS_FAT16) ? 0x04 : 0x01;	/* FAT16 (<64KS) : FAT12 (<64KS) */
 8014d12:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8014d16:	2b02      	cmp	r3, #2
 8014d18:	d101      	bne.n	8014d1e <f_mkfs+0x76a>
 8014d1a:	2304      	movs	r3, #4
 8014d1c:	e000      	b.n	8014d20 <f_mkfs+0x76c>
 8014d1e:	2301      	movs	r3, #1
 8014d20:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
		/* Update system ID in the partition table */
		if (disk_read(pdrv, buf, 0, 1) != RES_OK) return FR_DISK_ERR;	/* Read the MBR */
		buf[MBR_Table + (part - 1) * SZ_PTE + PTE_System] = sys;		/* Set system ID */
		if (disk_write(pdrv, buf, 0, 1) != RES_OK) return FR_DISK_ERR;	/* Write it back to the MBR */
	} else {								/* Created as a new single partition */
		if (!(opt & FM_SFD)) {	/* Create partition table if in FDISK format */
 8014d24:	7afb      	ldrb	r3, [r7, #11]
 8014d26:	f003 0308 	and.w	r3, r3, #8
 8014d2a:	2b00      	cmp	r3, #0
 8014d2c:	d15b      	bne.n	8014de6 <f_mkfs+0x832>
			mem_set(buf, 0, ss);
 8014d2e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8014d30:	461a      	mov	r2, r3
 8014d32:	2100      	movs	r1, #0
 8014d34:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8014d36:	f7fd fccb 	bl	80126d0 <mem_set>
			st_word(buf + BS_55AA, 0xAA55);		/* MBR signature */
 8014d3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014d3c:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8014d40:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 8014d44:	4618      	mov	r0, r3
 8014d46:	f7fd fc5b 	bl	8012600 <st_word>
			pte = buf + MBR_Table;				/* Create partition table for single partition in the drive */
 8014d4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014d4c:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 8014d50:	61bb      	str	r3, [r7, #24]
			pte[PTE_Boot] = 0;					/* Boot indicator */
 8014d52:	69bb      	ldr	r3, [r7, #24]
 8014d54:	2200      	movs	r2, #0
 8014d56:	701a      	strb	r2, [r3, #0]
			pte[PTE_StHead] = 1;				/* Start head */
 8014d58:	69bb      	ldr	r3, [r7, #24]
 8014d5a:	3301      	adds	r3, #1
 8014d5c:	2201      	movs	r2, #1
 8014d5e:	701a      	strb	r2, [r3, #0]
			pte[PTE_StSec] = 1;					/* Start sector */
 8014d60:	69bb      	ldr	r3, [r7, #24]
 8014d62:	3302      	adds	r3, #2
 8014d64:	2201      	movs	r2, #1
 8014d66:	701a      	strb	r2, [r3, #0]
			pte[PTE_StCyl] = 0;					/* Start cylinder */
 8014d68:	69bb      	ldr	r3, [r7, #24]
 8014d6a:	3303      	adds	r3, #3
 8014d6c:	2200      	movs	r2, #0
 8014d6e:	701a      	strb	r2, [r3, #0]
			pte[PTE_System] = sys;				/* System type */
 8014d70:	69bb      	ldr	r3, [r7, #24]
 8014d72:	3304      	adds	r3, #4
 8014d74:	f897 204e 	ldrb.w	r2, [r7, #78]	@ 0x4e
 8014d78:	701a      	strb	r2, [r3, #0]
			n = (b_vol + sz_vol) / (63 * 255);	/* (End CHS may be invalid) */
 8014d7a:	693a      	ldr	r2, [r7, #16]
 8014d7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014d7e:	441a      	add	r2, r3
 8014d80:	4b21      	ldr	r3, [pc, #132]	@ (8014e08 <f_mkfs+0x854>)
 8014d82:	fba3 1302 	umull	r1, r3, r3, r2
 8014d86:	1ad2      	subs	r2, r2, r3
 8014d88:	0852      	lsrs	r2, r2, #1
 8014d8a:	4413      	add	r3, r2
 8014d8c:	0b5b      	lsrs	r3, r3, #13
 8014d8e:	65fb      	str	r3, [r7, #92]	@ 0x5c
			pte[PTE_EdHead] = 254;				/* End head */
 8014d90:	69bb      	ldr	r3, [r7, #24]
 8014d92:	3305      	adds	r3, #5
 8014d94:	22fe      	movs	r2, #254	@ 0xfe
 8014d96:	701a      	strb	r2, [r3, #0]
			pte[PTE_EdSec] = (BYTE)(n >> 2 | 63);	/* End sector */
 8014d98:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8014d9a:	089b      	lsrs	r3, r3, #2
 8014d9c:	b2da      	uxtb	r2, r3
 8014d9e:	69bb      	ldr	r3, [r7, #24]
 8014da0:	3306      	adds	r3, #6
 8014da2:	f042 023f 	orr.w	r2, r2, #63	@ 0x3f
 8014da6:	b2d2      	uxtb	r2, r2
 8014da8:	701a      	strb	r2, [r3, #0]
			pte[PTE_EdCyl] = (BYTE)n;			/* End cylinder */
 8014daa:	69bb      	ldr	r3, [r7, #24]
 8014dac:	3307      	adds	r3, #7
 8014dae:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8014db0:	b2d2      	uxtb	r2, r2
 8014db2:	701a      	strb	r2, [r3, #0]
			st_dword(pte + PTE_StLba, b_vol);	/* Start offset in LBA */
 8014db4:	69bb      	ldr	r3, [r7, #24]
 8014db6:	3308      	adds	r3, #8
 8014db8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8014dba:	4618      	mov	r0, r3
 8014dbc:	f7fd fc3b 	bl	8012636 <st_dword>
			st_dword(pte + PTE_SizLba, sz_vol);	/* Size in sectors */
 8014dc0:	69bb      	ldr	r3, [r7, #24]
 8014dc2:	330c      	adds	r3, #12
 8014dc4:	693a      	ldr	r2, [r7, #16]
 8014dc6:	4611      	mov	r1, r2
 8014dc8:	4618      	mov	r0, r3
 8014dca:	f7fd fc34 	bl	8012636 <st_dword>
			if (disk_write(pdrv, buf, 0, 1) != RES_OK) return FR_DISK_ERR;	/* Write it to the MBR */
 8014dce:	f897 003b 	ldrb.w	r0, [r7, #59]	@ 0x3b
 8014dd2:	2301      	movs	r3, #1
 8014dd4:	2200      	movs	r2, #0
 8014dd6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8014dd8:	f7fd fb98 	bl	801250c <disk_write>
 8014ddc:	4603      	mov	r3, r0
 8014dde:	2b00      	cmp	r3, #0
 8014de0:	d001      	beq.n	8014de6 <f_mkfs+0x832>
 8014de2:	2301      	movs	r3, #1
 8014de4:	e00c      	b.n	8014e00 <f_mkfs+0x84c>
		}
	}

	if (disk_ioctl(pdrv, CTRL_SYNC, 0) != RES_OK) return FR_DISK_ERR;
 8014de6:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8014dea:	2200      	movs	r2, #0
 8014dec:	2100      	movs	r1, #0
 8014dee:	4618      	mov	r0, r3
 8014df0:	f7fd fbac 	bl	801254c <disk_ioctl>
 8014df4:	4603      	mov	r3, r0
 8014df6:	2b00      	cmp	r3, #0
 8014df8:	d001      	beq.n	8014dfe <f_mkfs+0x84a>
 8014dfa:	2301      	movs	r3, #1
 8014dfc:	e000      	b.n	8014e00 <f_mkfs+0x84c>

	return FR_OK;
 8014dfe:	2300      	movs	r3, #0
}
 8014e00:	4618      	mov	r0, r3
 8014e02:	3774      	adds	r7, #116	@ 0x74
 8014e04:	46bd      	mov	sp, r7
 8014e06:	bd90      	pop	{r4, r7, pc}
 8014e08:	0515565b 	.word	0x0515565b

08014e0c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8014e0c:	b480      	push	{r7}
 8014e0e:	b087      	sub	sp, #28
 8014e10:	af00      	add	r7, sp, #0
 8014e12:	60f8      	str	r0, [r7, #12]
 8014e14:	60b9      	str	r1, [r7, #8]
 8014e16:	4613      	mov	r3, r2
 8014e18:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8014e1a:	2301      	movs	r3, #1
 8014e1c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8014e1e:	2300      	movs	r3, #0
 8014e20:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8014e22:	4b1f      	ldr	r3, [pc, #124]	@ (8014ea0 <FATFS_LinkDriverEx+0x94>)
 8014e24:	7a5b      	ldrb	r3, [r3, #9]
 8014e26:	b2db      	uxtb	r3, r3
 8014e28:	2b00      	cmp	r3, #0
 8014e2a:	d131      	bne.n	8014e90 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8014e2c:	4b1c      	ldr	r3, [pc, #112]	@ (8014ea0 <FATFS_LinkDriverEx+0x94>)
 8014e2e:	7a5b      	ldrb	r3, [r3, #9]
 8014e30:	b2db      	uxtb	r3, r3
 8014e32:	461a      	mov	r2, r3
 8014e34:	4b1a      	ldr	r3, [pc, #104]	@ (8014ea0 <FATFS_LinkDriverEx+0x94>)
 8014e36:	2100      	movs	r1, #0
 8014e38:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8014e3a:	4b19      	ldr	r3, [pc, #100]	@ (8014ea0 <FATFS_LinkDriverEx+0x94>)
 8014e3c:	7a5b      	ldrb	r3, [r3, #9]
 8014e3e:	b2db      	uxtb	r3, r3
 8014e40:	4a17      	ldr	r2, [pc, #92]	@ (8014ea0 <FATFS_LinkDriverEx+0x94>)
 8014e42:	009b      	lsls	r3, r3, #2
 8014e44:	4413      	add	r3, r2
 8014e46:	68fa      	ldr	r2, [r7, #12]
 8014e48:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8014e4a:	4b15      	ldr	r3, [pc, #84]	@ (8014ea0 <FATFS_LinkDriverEx+0x94>)
 8014e4c:	7a5b      	ldrb	r3, [r3, #9]
 8014e4e:	b2db      	uxtb	r3, r3
 8014e50:	461a      	mov	r2, r3
 8014e52:	4b13      	ldr	r3, [pc, #76]	@ (8014ea0 <FATFS_LinkDriverEx+0x94>)
 8014e54:	4413      	add	r3, r2
 8014e56:	79fa      	ldrb	r2, [r7, #7]
 8014e58:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8014e5a:	4b11      	ldr	r3, [pc, #68]	@ (8014ea0 <FATFS_LinkDriverEx+0x94>)
 8014e5c:	7a5b      	ldrb	r3, [r3, #9]
 8014e5e:	b2db      	uxtb	r3, r3
 8014e60:	1c5a      	adds	r2, r3, #1
 8014e62:	b2d1      	uxtb	r1, r2
 8014e64:	4a0e      	ldr	r2, [pc, #56]	@ (8014ea0 <FATFS_LinkDriverEx+0x94>)
 8014e66:	7251      	strb	r1, [r2, #9]
 8014e68:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8014e6a:	7dbb      	ldrb	r3, [r7, #22]
 8014e6c:	3330      	adds	r3, #48	@ 0x30
 8014e6e:	b2da      	uxtb	r2, r3
 8014e70:	68bb      	ldr	r3, [r7, #8]
 8014e72:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8014e74:	68bb      	ldr	r3, [r7, #8]
 8014e76:	3301      	adds	r3, #1
 8014e78:	223a      	movs	r2, #58	@ 0x3a
 8014e7a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8014e7c:	68bb      	ldr	r3, [r7, #8]
 8014e7e:	3302      	adds	r3, #2
 8014e80:	222f      	movs	r2, #47	@ 0x2f
 8014e82:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8014e84:	68bb      	ldr	r3, [r7, #8]
 8014e86:	3303      	adds	r3, #3
 8014e88:	2200      	movs	r2, #0
 8014e8a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8014e8c:	2300      	movs	r3, #0
 8014e8e:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8014e90:	7dfb      	ldrb	r3, [r7, #23]
}
 8014e92:	4618      	mov	r0, r3
 8014e94:	371c      	adds	r7, #28
 8014e96:	46bd      	mov	sp, r7
 8014e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e9c:	4770      	bx	lr
 8014e9e:	bf00      	nop
 8014ea0:	20001c4c 	.word	0x20001c4c

08014ea4 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8014ea4:	b580      	push	{r7, lr}
 8014ea6:	b082      	sub	sp, #8
 8014ea8:	af00      	add	r7, sp, #0
 8014eaa:	6078      	str	r0, [r7, #4]
 8014eac:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8014eae:	2200      	movs	r2, #0
 8014eb0:	6839      	ldr	r1, [r7, #0]
 8014eb2:	6878      	ldr	r0, [r7, #4]
 8014eb4:	f7ff ffaa 	bl	8014e0c <FATFS_LinkDriverEx>
 8014eb8:	4603      	mov	r3, r0
}
 8014eba:	4618      	mov	r0, r3
 8014ebc:	3708      	adds	r7, #8
 8014ebe:	46bd      	mov	sp, r7
 8014ec0:	bd80      	pop	{r7, pc}

08014ec2 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8014ec2:	b480      	push	{r7}
 8014ec4:	b085      	sub	sp, #20
 8014ec6:	af00      	add	r7, sp, #0
 8014ec8:	4603      	mov	r3, r0
 8014eca:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8014ecc:	2300      	movs	r3, #0
 8014ece:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8014ed0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8014ed4:	2b84      	cmp	r3, #132	@ 0x84
 8014ed6:	d005      	beq.n	8014ee4 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8014ed8:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8014edc:	68fb      	ldr	r3, [r7, #12]
 8014ede:	4413      	add	r3, r2
 8014ee0:	3303      	adds	r3, #3
 8014ee2:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8014ee4:	68fb      	ldr	r3, [r7, #12]
}
 8014ee6:	4618      	mov	r0, r3
 8014ee8:	3714      	adds	r7, #20
 8014eea:	46bd      	mov	sp, r7
 8014eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014ef0:	4770      	bx	lr

08014ef2 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8014ef2:	b480      	push	{r7}
 8014ef4:	b083      	sub	sp, #12
 8014ef6:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8014ef8:	f3ef 8305 	mrs	r3, IPSR
 8014efc:	607b      	str	r3, [r7, #4]
  return(result);
 8014efe:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8014f00:	2b00      	cmp	r3, #0
 8014f02:	bf14      	ite	ne
 8014f04:	2301      	movne	r3, #1
 8014f06:	2300      	moveq	r3, #0
 8014f08:	b2db      	uxtb	r3, r3
}
 8014f0a:	4618      	mov	r0, r3
 8014f0c:	370c      	adds	r7, #12
 8014f0e:	46bd      	mov	sp, r7
 8014f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014f14:	4770      	bx	lr

08014f16 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8014f16:	b580      	push	{r7, lr}
 8014f18:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8014f1a:	f001 f9cd 	bl	80162b8 <vTaskStartScheduler>
  
  return osOK;
 8014f1e:	2300      	movs	r3, #0
}
 8014f20:	4618      	mov	r0, r3
 8014f22:	bd80      	pop	{r7, pc}

08014f24 <osKernelRunning>:
*         (1) RTOS is started
*         (-1) if this feature is disabled in FreeRTOSConfig.h 
* @note  MUST REMAIN UNCHANGED: \b osKernelRunning shall be consistent in every CMSIS-RTOS.
*/
int32_t osKernelRunning(void)
{
 8014f24:	b580      	push	{r7, lr}
 8014f26:	af00      	add	r7, sp, #0
#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
  if (xTaskGetSchedulerState() == taskSCHEDULER_NOT_STARTED)
 8014f28:	f001 fe2e 	bl	8016b88 <xTaskGetSchedulerState>
 8014f2c:	4603      	mov	r3, r0
 8014f2e:	2b01      	cmp	r3, #1
 8014f30:	d101      	bne.n	8014f36 <osKernelRunning+0x12>
    return 0;
 8014f32:	2300      	movs	r3, #0
 8014f34:	e000      	b.n	8014f38 <osKernelRunning+0x14>
  else
    return 1;
 8014f36:	2301      	movs	r3, #1
#else
	return (-1);
#endif	
}
 8014f38:	4618      	mov	r0, r3
 8014f3a:	bd80      	pop	{r7, pc}

08014f3c <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 8014f3c:	b580      	push	{r7, lr}
 8014f3e:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 8014f40:	f7ff ffd7 	bl	8014ef2 <inHandlerMode>
 8014f44:	4603      	mov	r3, r0
 8014f46:	2b00      	cmp	r3, #0
 8014f48:	d003      	beq.n	8014f52 <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 8014f4a:	f001 fad9 	bl	8016500 <xTaskGetTickCountFromISR>
 8014f4e:	4603      	mov	r3, r0
 8014f50:	e002      	b.n	8014f58 <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 8014f52:	f001 fac5 	bl	80164e0 <xTaskGetTickCount>
 8014f56:	4603      	mov	r3, r0
  }
}
 8014f58:	4618      	mov	r0, r3
 8014f5a:	bd80      	pop	{r7, pc}

08014f5c <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8014f5c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8014f5e:	b089      	sub	sp, #36	@ 0x24
 8014f60:	af04      	add	r7, sp, #16
 8014f62:	6078      	str	r0, [r7, #4]
 8014f64:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8014f66:	687b      	ldr	r3, [r7, #4]
 8014f68:	695b      	ldr	r3, [r3, #20]
 8014f6a:	2b00      	cmp	r3, #0
 8014f6c:	d020      	beq.n	8014fb0 <osThreadCreate+0x54>
 8014f6e:	687b      	ldr	r3, [r7, #4]
 8014f70:	699b      	ldr	r3, [r3, #24]
 8014f72:	2b00      	cmp	r3, #0
 8014f74:	d01c      	beq.n	8014fb0 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8014f76:	687b      	ldr	r3, [r7, #4]
 8014f78:	685c      	ldr	r4, [r3, #4]
 8014f7a:	687b      	ldr	r3, [r7, #4]
 8014f7c:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8014f7e:	687b      	ldr	r3, [r7, #4]
 8014f80:	691e      	ldr	r6, [r3, #16]
 8014f82:	687b      	ldr	r3, [r7, #4]
 8014f84:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8014f88:	4618      	mov	r0, r3
 8014f8a:	f7ff ff9a 	bl	8014ec2 <makeFreeRtosPriority>
 8014f8e:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8014f90:	687b      	ldr	r3, [r7, #4]
 8014f92:	695b      	ldr	r3, [r3, #20]
 8014f94:	687a      	ldr	r2, [r7, #4]
 8014f96:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8014f98:	9202      	str	r2, [sp, #8]
 8014f9a:	9301      	str	r3, [sp, #4]
 8014f9c:	9100      	str	r1, [sp, #0]
 8014f9e:	683b      	ldr	r3, [r7, #0]
 8014fa0:	4632      	mov	r2, r6
 8014fa2:	4629      	mov	r1, r5
 8014fa4:	4620      	mov	r0, r4
 8014fa6:	f000 ffa5 	bl	8015ef4 <xTaskCreateStatic>
 8014faa:	4603      	mov	r3, r0
 8014fac:	60fb      	str	r3, [r7, #12]
 8014fae:	e01c      	b.n	8014fea <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8014fb0:	687b      	ldr	r3, [r7, #4]
 8014fb2:	685c      	ldr	r4, [r3, #4]
 8014fb4:	687b      	ldr	r3, [r7, #4]
 8014fb6:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8014fb8:	687b      	ldr	r3, [r7, #4]
 8014fba:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8014fbc:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8014fbe:	687b      	ldr	r3, [r7, #4]
 8014fc0:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8014fc4:	4618      	mov	r0, r3
 8014fc6:	f7ff ff7c 	bl	8014ec2 <makeFreeRtosPriority>
 8014fca:	4602      	mov	r2, r0
 8014fcc:	f107 030c 	add.w	r3, r7, #12
 8014fd0:	9301      	str	r3, [sp, #4]
 8014fd2:	9200      	str	r2, [sp, #0]
 8014fd4:	683b      	ldr	r3, [r7, #0]
 8014fd6:	4632      	mov	r2, r6
 8014fd8:	4629      	mov	r1, r5
 8014fda:	4620      	mov	r0, r4
 8014fdc:	f000 fff0 	bl	8015fc0 <xTaskCreate>
 8014fe0:	4603      	mov	r3, r0
 8014fe2:	2b01      	cmp	r3, #1
 8014fe4:	d001      	beq.n	8014fea <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8014fe6:	2300      	movs	r3, #0
 8014fe8:	e000      	b.n	8014fec <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8014fea:	68fb      	ldr	r3, [r7, #12]
}
 8014fec:	4618      	mov	r0, r3
 8014fee:	3714      	adds	r7, #20
 8014ff0:	46bd      	mov	sp, r7
 8014ff2:	bdf0      	pop	{r4, r5, r6, r7, pc}

08014ff4 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8014ff4:	b580      	push	{r7, lr}
 8014ff6:	b084      	sub	sp, #16
 8014ff8:	af00      	add	r7, sp, #0
 8014ffa:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8014ffc:	687b      	ldr	r3, [r7, #4]
 8014ffe:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8015000:	68fb      	ldr	r3, [r7, #12]
 8015002:	2b00      	cmp	r3, #0
 8015004:	d001      	beq.n	801500a <osDelay+0x16>
 8015006:	68fb      	ldr	r3, [r7, #12]
 8015008:	e000      	b.n	801500c <osDelay+0x18>
 801500a:	2301      	movs	r3, #1
 801500c:	4618      	mov	r0, r3
 801500e:	f001 f91b 	bl	8016248 <vTaskDelay>
  
  return osOK;
 8015012:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8015014:	4618      	mov	r0, r3
 8015016:	3710      	adds	r7, #16
 8015018:	46bd      	mov	sp, r7
 801501a:	bd80      	pop	{r7, pc}

0801501c <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 801501c:	b590      	push	{r4, r7, lr}
 801501e:	b085      	sub	sp, #20
 8015020:	af02      	add	r7, sp, #8
 8015022:	6078      	str	r0, [r7, #4]
 8015024:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 8015026:	687b      	ldr	r3, [r7, #4]
 8015028:	689b      	ldr	r3, [r3, #8]
 801502a:	2b00      	cmp	r3, #0
 801502c:	d011      	beq.n	8015052 <osMessageCreate+0x36>
 801502e:	687b      	ldr	r3, [r7, #4]
 8015030:	68db      	ldr	r3, [r3, #12]
 8015032:	2b00      	cmp	r3, #0
 8015034:	d00d      	beq.n	8015052 <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8015036:	687b      	ldr	r3, [r7, #4]
 8015038:	6818      	ldr	r0, [r3, #0]
 801503a:	687b      	ldr	r3, [r7, #4]
 801503c:	6859      	ldr	r1, [r3, #4]
 801503e:	687b      	ldr	r3, [r7, #4]
 8015040:	689a      	ldr	r2, [r3, #8]
 8015042:	687b      	ldr	r3, [r7, #4]
 8015044:	68db      	ldr	r3, [r3, #12]
 8015046:	2400      	movs	r4, #0
 8015048:	9400      	str	r4, [sp, #0]
 801504a:	f000 f9f9 	bl	8015440 <xQueueGenericCreateStatic>
 801504e:	4603      	mov	r3, r0
 8015050:	e008      	b.n	8015064 <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 8015052:	687b      	ldr	r3, [r7, #4]
 8015054:	6818      	ldr	r0, [r3, #0]
 8015056:	687b      	ldr	r3, [r7, #4]
 8015058:	685b      	ldr	r3, [r3, #4]
 801505a:	2200      	movs	r2, #0
 801505c:	4619      	mov	r1, r3
 801505e:	f000 fa76 	bl	801554e <xQueueGenericCreate>
 8015062:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 8015064:	4618      	mov	r0, r3
 8015066:	370c      	adds	r7, #12
 8015068:	46bd      	mov	sp, r7
 801506a:	bd90      	pop	{r4, r7, pc}

0801506c <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 801506c:	b580      	push	{r7, lr}
 801506e:	b086      	sub	sp, #24
 8015070:	af00      	add	r7, sp, #0
 8015072:	60f8      	str	r0, [r7, #12]
 8015074:	60b9      	str	r1, [r7, #8]
 8015076:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 8015078:	2300      	movs	r3, #0
 801507a:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 801507c:	687b      	ldr	r3, [r7, #4]
 801507e:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 8015080:	697b      	ldr	r3, [r7, #20]
 8015082:	2b00      	cmp	r3, #0
 8015084:	d101      	bne.n	801508a <osMessagePut+0x1e>
    ticks = 1;
 8015086:	2301      	movs	r3, #1
 8015088:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 801508a:	f7ff ff32 	bl	8014ef2 <inHandlerMode>
 801508e:	4603      	mov	r3, r0
 8015090:	2b00      	cmp	r3, #0
 8015092:	d018      	beq.n	80150c6 <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 8015094:	f107 0210 	add.w	r2, r7, #16
 8015098:	f107 0108 	add.w	r1, r7, #8
 801509c:	2300      	movs	r3, #0
 801509e:	68f8      	ldr	r0, [r7, #12]
 80150a0:	f000 fbc2 	bl	8015828 <xQueueGenericSendFromISR>
 80150a4:	4603      	mov	r3, r0
 80150a6:	2b01      	cmp	r3, #1
 80150a8:	d001      	beq.n	80150ae <osMessagePut+0x42>
      return osErrorOS;
 80150aa:	23ff      	movs	r3, #255	@ 0xff
 80150ac:	e018      	b.n	80150e0 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 80150ae:	693b      	ldr	r3, [r7, #16]
 80150b0:	2b00      	cmp	r3, #0
 80150b2:	d014      	beq.n	80150de <osMessagePut+0x72>
 80150b4:	4b0c      	ldr	r3, [pc, #48]	@ (80150e8 <osMessagePut+0x7c>)
 80150b6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80150ba:	601a      	str	r2, [r3, #0]
 80150bc:	f3bf 8f4f 	dsb	sy
 80150c0:	f3bf 8f6f 	isb	sy
 80150c4:	e00b      	b.n	80150de <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 80150c6:	f107 0108 	add.w	r1, r7, #8
 80150ca:	2300      	movs	r3, #0
 80150cc:	697a      	ldr	r2, [r7, #20]
 80150ce:	68f8      	ldr	r0, [r7, #12]
 80150d0:	f000 faa0 	bl	8015614 <xQueueGenericSend>
 80150d4:	4603      	mov	r3, r0
 80150d6:	2b01      	cmp	r3, #1
 80150d8:	d001      	beq.n	80150de <osMessagePut+0x72>
      return osErrorOS;
 80150da:	23ff      	movs	r3, #255	@ 0xff
 80150dc:	e000      	b.n	80150e0 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 80150de:	2300      	movs	r3, #0
}
 80150e0:	4618      	mov	r0, r3
 80150e2:	3718      	adds	r7, #24
 80150e4:	46bd      	mov	sp, r7
 80150e6:	bd80      	pop	{r7, pc}
 80150e8:	e000ed04 	.word	0xe000ed04

080150ec <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 80150ec:	b590      	push	{r4, r7, lr}
 80150ee:	b08b      	sub	sp, #44	@ 0x2c
 80150f0:	af00      	add	r7, sp, #0
 80150f2:	60f8      	str	r0, [r7, #12]
 80150f4:	60b9      	str	r1, [r7, #8]
 80150f6:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 80150f8:	68bb      	ldr	r3, [r7, #8]
 80150fa:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 80150fc:	2300      	movs	r3, #0
 80150fe:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 8015100:	68bb      	ldr	r3, [r7, #8]
 8015102:	2b00      	cmp	r3, #0
 8015104:	d10a      	bne.n	801511c <osMessageGet+0x30>
    event.status = osErrorParameter;
 8015106:	2380      	movs	r3, #128	@ 0x80
 8015108:	617b      	str	r3, [r7, #20]
    return event;
 801510a:	68fb      	ldr	r3, [r7, #12]
 801510c:	461c      	mov	r4, r3
 801510e:	f107 0314 	add.w	r3, r7, #20
 8015112:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8015116:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 801511a:	e054      	b.n	80151c6 <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 801511c:	2300      	movs	r3, #0
 801511e:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 8015120:	2300      	movs	r3, #0
 8015122:	627b      	str	r3, [r7, #36]	@ 0x24
  if (millisec == osWaitForever) {
 8015124:	687b      	ldr	r3, [r7, #4]
 8015126:	f1b3 3fff 	cmp.w	r3, #4294967295
 801512a:	d103      	bne.n	8015134 <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 801512c:	f04f 33ff 	mov.w	r3, #4294967295
 8015130:	627b      	str	r3, [r7, #36]	@ 0x24
 8015132:	e009      	b.n	8015148 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 8015134:	687b      	ldr	r3, [r7, #4]
 8015136:	2b00      	cmp	r3, #0
 8015138:	d006      	beq.n	8015148 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 801513a:	687b      	ldr	r3, [r7, #4]
 801513c:	627b      	str	r3, [r7, #36]	@ 0x24
    if (ticks == 0) {
 801513e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015140:	2b00      	cmp	r3, #0
 8015142:	d101      	bne.n	8015148 <osMessageGet+0x5c>
      ticks = 1;
 8015144:	2301      	movs	r3, #1
 8015146:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  
  if (inHandlerMode()) {
 8015148:	f7ff fed3 	bl	8014ef2 <inHandlerMode>
 801514c:	4603      	mov	r3, r0
 801514e:	2b00      	cmp	r3, #0
 8015150:	d01c      	beq.n	801518c <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 8015152:	f107 0220 	add.w	r2, r7, #32
 8015156:	f107 0314 	add.w	r3, r7, #20
 801515a:	3304      	adds	r3, #4
 801515c:	4619      	mov	r1, r3
 801515e:	68b8      	ldr	r0, [r7, #8]
 8015160:	f000 fcee 	bl	8015b40 <xQueueReceiveFromISR>
 8015164:	4603      	mov	r3, r0
 8015166:	2b01      	cmp	r3, #1
 8015168:	d102      	bne.n	8015170 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 801516a:	2310      	movs	r3, #16
 801516c:	617b      	str	r3, [r7, #20]
 801516e:	e001      	b.n	8015174 <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 8015170:	2300      	movs	r3, #0
 8015172:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 8015174:	6a3b      	ldr	r3, [r7, #32]
 8015176:	2b00      	cmp	r3, #0
 8015178:	d01d      	beq.n	80151b6 <osMessageGet+0xca>
 801517a:	4b15      	ldr	r3, [pc, #84]	@ (80151d0 <osMessageGet+0xe4>)
 801517c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8015180:	601a      	str	r2, [r3, #0]
 8015182:	f3bf 8f4f 	dsb	sy
 8015186:	f3bf 8f6f 	isb	sy
 801518a:	e014      	b.n	80151b6 <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 801518c:	f107 0314 	add.w	r3, r7, #20
 8015190:	3304      	adds	r3, #4
 8015192:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8015194:	4619      	mov	r1, r3
 8015196:	68b8      	ldr	r0, [r7, #8]
 8015198:	f000 fbea 	bl	8015970 <xQueueReceive>
 801519c:	4603      	mov	r3, r0
 801519e:	2b01      	cmp	r3, #1
 80151a0:	d102      	bne.n	80151a8 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 80151a2:	2310      	movs	r3, #16
 80151a4:	617b      	str	r3, [r7, #20]
 80151a6:	e006      	b.n	80151b6 <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 80151a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80151aa:	2b00      	cmp	r3, #0
 80151ac:	d101      	bne.n	80151b2 <osMessageGet+0xc6>
 80151ae:	2300      	movs	r3, #0
 80151b0:	e000      	b.n	80151b4 <osMessageGet+0xc8>
 80151b2:	2340      	movs	r3, #64	@ 0x40
 80151b4:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 80151b6:	68fb      	ldr	r3, [r7, #12]
 80151b8:	461c      	mov	r4, r3
 80151ba:	f107 0314 	add.w	r3, r7, #20
 80151be:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80151c2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 80151c6:	68f8      	ldr	r0, [r7, #12]
 80151c8:	372c      	adds	r7, #44	@ 0x2c
 80151ca:	46bd      	mov	sp, r7
 80151cc:	bd90      	pop	{r4, r7, pc}
 80151ce:	bf00      	nop
 80151d0:	e000ed04 	.word	0xe000ed04

080151d4 <osMessageWaiting>:
* @brief  Get the number of messaged stored in a queue.
* @param  queue_id  message queue ID obtained with \ref osMessageCreate.
* @retval number of messages stored in a queue.
*/
uint32_t osMessageWaiting(osMessageQId queue_id)
{
 80151d4:	b580      	push	{r7, lr}
 80151d6:	b082      	sub	sp, #8
 80151d8:	af00      	add	r7, sp, #0
 80151da:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 80151dc:	f7ff fe89 	bl	8014ef2 <inHandlerMode>
 80151e0:	4603      	mov	r3, r0
 80151e2:	2b00      	cmp	r3, #0
 80151e4:	d004      	beq.n	80151f0 <osMessageWaiting+0x1c>
    return uxQueueMessagesWaitingFromISR(queue_id);
 80151e6:	6878      	ldr	r0, [r7, #4]
 80151e8:	f000 fd53 	bl	8015c92 <uxQueueMessagesWaitingFromISR>
 80151ec:	4603      	mov	r3, r0
 80151ee:	e003      	b.n	80151f8 <osMessageWaiting+0x24>
  }
  else
  {
    return uxQueueMessagesWaiting(queue_id);
 80151f0:	6878      	ldr	r0, [r7, #4]
 80151f2:	f000 fd2d 	bl	8015c50 <uxQueueMessagesWaiting>
 80151f6:	4603      	mov	r3, r0
  }
}
 80151f8:	4618      	mov	r0, r3
 80151fa:	3708      	adds	r7, #8
 80151fc:	46bd      	mov	sp, r7
 80151fe:	bd80      	pop	{r7, pc}

08015200 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8015200:	b480      	push	{r7}
 8015202:	b083      	sub	sp, #12
 8015204:	af00      	add	r7, sp, #0
 8015206:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8015208:	687b      	ldr	r3, [r7, #4]
 801520a:	f103 0208 	add.w	r2, r3, #8
 801520e:	687b      	ldr	r3, [r7, #4]
 8015210:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8015212:	687b      	ldr	r3, [r7, #4]
 8015214:	f04f 32ff 	mov.w	r2, #4294967295
 8015218:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 801521a:	687b      	ldr	r3, [r7, #4]
 801521c:	f103 0208 	add.w	r2, r3, #8
 8015220:	687b      	ldr	r3, [r7, #4]
 8015222:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8015224:	687b      	ldr	r3, [r7, #4]
 8015226:	f103 0208 	add.w	r2, r3, #8
 801522a:	687b      	ldr	r3, [r7, #4]
 801522c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 801522e:	687b      	ldr	r3, [r7, #4]
 8015230:	2200      	movs	r2, #0
 8015232:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8015234:	bf00      	nop
 8015236:	370c      	adds	r7, #12
 8015238:	46bd      	mov	sp, r7
 801523a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801523e:	4770      	bx	lr

08015240 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8015240:	b480      	push	{r7}
 8015242:	b083      	sub	sp, #12
 8015244:	af00      	add	r7, sp, #0
 8015246:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8015248:	687b      	ldr	r3, [r7, #4]
 801524a:	2200      	movs	r2, #0
 801524c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 801524e:	bf00      	nop
 8015250:	370c      	adds	r7, #12
 8015252:	46bd      	mov	sp, r7
 8015254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015258:	4770      	bx	lr

0801525a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 801525a:	b480      	push	{r7}
 801525c:	b085      	sub	sp, #20
 801525e:	af00      	add	r7, sp, #0
 8015260:	6078      	str	r0, [r7, #4]
 8015262:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8015264:	687b      	ldr	r3, [r7, #4]
 8015266:	685b      	ldr	r3, [r3, #4]
 8015268:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 801526a:	683b      	ldr	r3, [r7, #0]
 801526c:	68fa      	ldr	r2, [r7, #12]
 801526e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8015270:	68fb      	ldr	r3, [r7, #12]
 8015272:	689a      	ldr	r2, [r3, #8]
 8015274:	683b      	ldr	r3, [r7, #0]
 8015276:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8015278:	68fb      	ldr	r3, [r7, #12]
 801527a:	689b      	ldr	r3, [r3, #8]
 801527c:	683a      	ldr	r2, [r7, #0]
 801527e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8015280:	68fb      	ldr	r3, [r7, #12]
 8015282:	683a      	ldr	r2, [r7, #0]
 8015284:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8015286:	683b      	ldr	r3, [r7, #0]
 8015288:	687a      	ldr	r2, [r7, #4]
 801528a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 801528c:	687b      	ldr	r3, [r7, #4]
 801528e:	681b      	ldr	r3, [r3, #0]
 8015290:	1c5a      	adds	r2, r3, #1
 8015292:	687b      	ldr	r3, [r7, #4]
 8015294:	601a      	str	r2, [r3, #0]
}
 8015296:	bf00      	nop
 8015298:	3714      	adds	r7, #20
 801529a:	46bd      	mov	sp, r7
 801529c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80152a0:	4770      	bx	lr

080152a2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80152a2:	b480      	push	{r7}
 80152a4:	b085      	sub	sp, #20
 80152a6:	af00      	add	r7, sp, #0
 80152a8:	6078      	str	r0, [r7, #4]
 80152aa:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80152ac:	683b      	ldr	r3, [r7, #0]
 80152ae:	681b      	ldr	r3, [r3, #0]
 80152b0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80152b2:	68bb      	ldr	r3, [r7, #8]
 80152b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80152b8:	d103      	bne.n	80152c2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80152ba:	687b      	ldr	r3, [r7, #4]
 80152bc:	691b      	ldr	r3, [r3, #16]
 80152be:	60fb      	str	r3, [r7, #12]
 80152c0:	e00c      	b.n	80152dc <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80152c2:	687b      	ldr	r3, [r7, #4]
 80152c4:	3308      	adds	r3, #8
 80152c6:	60fb      	str	r3, [r7, #12]
 80152c8:	e002      	b.n	80152d0 <vListInsert+0x2e>
 80152ca:	68fb      	ldr	r3, [r7, #12]
 80152cc:	685b      	ldr	r3, [r3, #4]
 80152ce:	60fb      	str	r3, [r7, #12]
 80152d0:	68fb      	ldr	r3, [r7, #12]
 80152d2:	685b      	ldr	r3, [r3, #4]
 80152d4:	681b      	ldr	r3, [r3, #0]
 80152d6:	68ba      	ldr	r2, [r7, #8]
 80152d8:	429a      	cmp	r2, r3
 80152da:	d2f6      	bcs.n	80152ca <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80152dc:	68fb      	ldr	r3, [r7, #12]
 80152de:	685a      	ldr	r2, [r3, #4]
 80152e0:	683b      	ldr	r3, [r7, #0]
 80152e2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80152e4:	683b      	ldr	r3, [r7, #0]
 80152e6:	685b      	ldr	r3, [r3, #4]
 80152e8:	683a      	ldr	r2, [r7, #0]
 80152ea:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80152ec:	683b      	ldr	r3, [r7, #0]
 80152ee:	68fa      	ldr	r2, [r7, #12]
 80152f0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80152f2:	68fb      	ldr	r3, [r7, #12]
 80152f4:	683a      	ldr	r2, [r7, #0]
 80152f6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80152f8:	683b      	ldr	r3, [r7, #0]
 80152fa:	687a      	ldr	r2, [r7, #4]
 80152fc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80152fe:	687b      	ldr	r3, [r7, #4]
 8015300:	681b      	ldr	r3, [r3, #0]
 8015302:	1c5a      	adds	r2, r3, #1
 8015304:	687b      	ldr	r3, [r7, #4]
 8015306:	601a      	str	r2, [r3, #0]
}
 8015308:	bf00      	nop
 801530a:	3714      	adds	r7, #20
 801530c:	46bd      	mov	sp, r7
 801530e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015312:	4770      	bx	lr

08015314 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8015314:	b480      	push	{r7}
 8015316:	b085      	sub	sp, #20
 8015318:	af00      	add	r7, sp, #0
 801531a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 801531c:	687b      	ldr	r3, [r7, #4]
 801531e:	691b      	ldr	r3, [r3, #16]
 8015320:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8015322:	687b      	ldr	r3, [r7, #4]
 8015324:	685b      	ldr	r3, [r3, #4]
 8015326:	687a      	ldr	r2, [r7, #4]
 8015328:	6892      	ldr	r2, [r2, #8]
 801532a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 801532c:	687b      	ldr	r3, [r7, #4]
 801532e:	689b      	ldr	r3, [r3, #8]
 8015330:	687a      	ldr	r2, [r7, #4]
 8015332:	6852      	ldr	r2, [r2, #4]
 8015334:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8015336:	68fb      	ldr	r3, [r7, #12]
 8015338:	685b      	ldr	r3, [r3, #4]
 801533a:	687a      	ldr	r2, [r7, #4]
 801533c:	429a      	cmp	r2, r3
 801533e:	d103      	bne.n	8015348 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8015340:	687b      	ldr	r3, [r7, #4]
 8015342:	689a      	ldr	r2, [r3, #8]
 8015344:	68fb      	ldr	r3, [r7, #12]
 8015346:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8015348:	687b      	ldr	r3, [r7, #4]
 801534a:	2200      	movs	r2, #0
 801534c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 801534e:	68fb      	ldr	r3, [r7, #12]
 8015350:	681b      	ldr	r3, [r3, #0]
 8015352:	1e5a      	subs	r2, r3, #1
 8015354:	68fb      	ldr	r3, [r7, #12]
 8015356:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8015358:	68fb      	ldr	r3, [r7, #12]
 801535a:	681b      	ldr	r3, [r3, #0]
}
 801535c:	4618      	mov	r0, r3
 801535e:	3714      	adds	r7, #20
 8015360:	46bd      	mov	sp, r7
 8015362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015366:	4770      	bx	lr

08015368 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8015368:	b580      	push	{r7, lr}
 801536a:	b084      	sub	sp, #16
 801536c:	af00      	add	r7, sp, #0
 801536e:	6078      	str	r0, [r7, #4]
 8015370:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8015372:	687b      	ldr	r3, [r7, #4]
 8015374:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8015376:	68fb      	ldr	r3, [r7, #12]
 8015378:	2b00      	cmp	r3, #0
 801537a:	d10d      	bne.n	8015398 <xQueueGenericReset+0x30>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 801537c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015380:	b672      	cpsid	i
 8015382:	f383 8811 	msr	BASEPRI, r3
 8015386:	f3bf 8f6f 	isb	sy
 801538a:	f3bf 8f4f 	dsb	sy
 801538e:	b662      	cpsie	i
 8015390:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8015392:	bf00      	nop
 8015394:	bf00      	nop
 8015396:	e7fd      	b.n	8015394 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 8015398:	f001 fe18 	bl	8016fcc <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 801539c:	68fb      	ldr	r3, [r7, #12]
 801539e:	681a      	ldr	r2, [r3, #0]
 80153a0:	68fb      	ldr	r3, [r7, #12]
 80153a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80153a4:	68f9      	ldr	r1, [r7, #12]
 80153a6:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80153a8:	fb01 f303 	mul.w	r3, r1, r3
 80153ac:	441a      	add	r2, r3
 80153ae:	68fb      	ldr	r3, [r7, #12]
 80153b0:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80153b2:	68fb      	ldr	r3, [r7, #12]
 80153b4:	2200      	movs	r2, #0
 80153b6:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80153b8:	68fb      	ldr	r3, [r7, #12]
 80153ba:	681a      	ldr	r2, [r3, #0]
 80153bc:	68fb      	ldr	r3, [r7, #12]
 80153be:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80153c0:	68fb      	ldr	r3, [r7, #12]
 80153c2:	681a      	ldr	r2, [r3, #0]
 80153c4:	68fb      	ldr	r3, [r7, #12]
 80153c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80153c8:	3b01      	subs	r3, #1
 80153ca:	68f9      	ldr	r1, [r7, #12]
 80153cc:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80153ce:	fb01 f303 	mul.w	r3, r1, r3
 80153d2:	441a      	add	r2, r3
 80153d4:	68fb      	ldr	r3, [r7, #12]
 80153d6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80153d8:	68fb      	ldr	r3, [r7, #12]
 80153da:	22ff      	movs	r2, #255	@ 0xff
 80153dc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80153e0:	68fb      	ldr	r3, [r7, #12]
 80153e2:	22ff      	movs	r2, #255	@ 0xff
 80153e4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80153e8:	683b      	ldr	r3, [r7, #0]
 80153ea:	2b00      	cmp	r3, #0
 80153ec:	d114      	bne.n	8015418 <xQueueGenericReset+0xb0>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80153ee:	68fb      	ldr	r3, [r7, #12]
 80153f0:	691b      	ldr	r3, [r3, #16]
 80153f2:	2b00      	cmp	r3, #0
 80153f4:	d01a      	beq.n	801542c <xQueueGenericReset+0xc4>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80153f6:	68fb      	ldr	r3, [r7, #12]
 80153f8:	3310      	adds	r3, #16
 80153fa:	4618      	mov	r0, r3
 80153fc:	f001 f9fa 	bl	80167f4 <xTaskRemoveFromEventList>
 8015400:	4603      	mov	r3, r0
 8015402:	2b00      	cmp	r3, #0
 8015404:	d012      	beq.n	801542c <xQueueGenericReset+0xc4>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8015406:	4b0d      	ldr	r3, [pc, #52]	@ (801543c <xQueueGenericReset+0xd4>)
 8015408:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801540c:	601a      	str	r2, [r3, #0]
 801540e:	f3bf 8f4f 	dsb	sy
 8015412:	f3bf 8f6f 	isb	sy
 8015416:	e009      	b.n	801542c <xQueueGenericReset+0xc4>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8015418:	68fb      	ldr	r3, [r7, #12]
 801541a:	3310      	adds	r3, #16
 801541c:	4618      	mov	r0, r3
 801541e:	f7ff feef 	bl	8015200 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8015422:	68fb      	ldr	r3, [r7, #12]
 8015424:	3324      	adds	r3, #36	@ 0x24
 8015426:	4618      	mov	r0, r3
 8015428:	f7ff feea 	bl	8015200 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 801542c:	f001 fe04 	bl	8017038 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8015430:	2301      	movs	r3, #1
}
 8015432:	4618      	mov	r0, r3
 8015434:	3710      	adds	r7, #16
 8015436:	46bd      	mov	sp, r7
 8015438:	bd80      	pop	{r7, pc}
 801543a:	bf00      	nop
 801543c:	e000ed04 	.word	0xe000ed04

08015440 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8015440:	b580      	push	{r7, lr}
 8015442:	b08e      	sub	sp, #56	@ 0x38
 8015444:	af02      	add	r7, sp, #8
 8015446:	60f8      	str	r0, [r7, #12]
 8015448:	60b9      	str	r1, [r7, #8]
 801544a:	607a      	str	r2, [r7, #4]
 801544c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 801544e:	68fb      	ldr	r3, [r7, #12]
 8015450:	2b00      	cmp	r3, #0
 8015452:	d10d      	bne.n	8015470 <xQueueGenericCreateStatic+0x30>
	__asm volatile
 8015454:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015458:	b672      	cpsid	i
 801545a:	f383 8811 	msr	BASEPRI, r3
 801545e:	f3bf 8f6f 	isb	sy
 8015462:	f3bf 8f4f 	dsb	sy
 8015466:	b662      	cpsie	i
 8015468:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 801546a:	bf00      	nop
 801546c:	bf00      	nop
 801546e:	e7fd      	b.n	801546c <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8015470:	683b      	ldr	r3, [r7, #0]
 8015472:	2b00      	cmp	r3, #0
 8015474:	d10d      	bne.n	8015492 <xQueueGenericCreateStatic+0x52>
	__asm volatile
 8015476:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801547a:	b672      	cpsid	i
 801547c:	f383 8811 	msr	BASEPRI, r3
 8015480:	f3bf 8f6f 	isb	sy
 8015484:	f3bf 8f4f 	dsb	sy
 8015488:	b662      	cpsie	i
 801548a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 801548c:	bf00      	nop
 801548e:	bf00      	nop
 8015490:	e7fd      	b.n	801548e <xQueueGenericCreateStatic+0x4e>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8015492:	687b      	ldr	r3, [r7, #4]
 8015494:	2b00      	cmp	r3, #0
 8015496:	d002      	beq.n	801549e <xQueueGenericCreateStatic+0x5e>
 8015498:	68bb      	ldr	r3, [r7, #8]
 801549a:	2b00      	cmp	r3, #0
 801549c:	d001      	beq.n	80154a2 <xQueueGenericCreateStatic+0x62>
 801549e:	2301      	movs	r3, #1
 80154a0:	e000      	b.n	80154a4 <xQueueGenericCreateStatic+0x64>
 80154a2:	2300      	movs	r3, #0
 80154a4:	2b00      	cmp	r3, #0
 80154a6:	d10d      	bne.n	80154c4 <xQueueGenericCreateStatic+0x84>
	__asm volatile
 80154a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80154ac:	b672      	cpsid	i
 80154ae:	f383 8811 	msr	BASEPRI, r3
 80154b2:	f3bf 8f6f 	isb	sy
 80154b6:	f3bf 8f4f 	dsb	sy
 80154ba:	b662      	cpsie	i
 80154bc:	623b      	str	r3, [r7, #32]
}
 80154be:	bf00      	nop
 80154c0:	bf00      	nop
 80154c2:	e7fd      	b.n	80154c0 <xQueueGenericCreateStatic+0x80>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80154c4:	687b      	ldr	r3, [r7, #4]
 80154c6:	2b00      	cmp	r3, #0
 80154c8:	d102      	bne.n	80154d0 <xQueueGenericCreateStatic+0x90>
 80154ca:	68bb      	ldr	r3, [r7, #8]
 80154cc:	2b00      	cmp	r3, #0
 80154ce:	d101      	bne.n	80154d4 <xQueueGenericCreateStatic+0x94>
 80154d0:	2301      	movs	r3, #1
 80154d2:	e000      	b.n	80154d6 <xQueueGenericCreateStatic+0x96>
 80154d4:	2300      	movs	r3, #0
 80154d6:	2b00      	cmp	r3, #0
 80154d8:	d10d      	bne.n	80154f6 <xQueueGenericCreateStatic+0xb6>
	__asm volatile
 80154da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80154de:	b672      	cpsid	i
 80154e0:	f383 8811 	msr	BASEPRI, r3
 80154e4:	f3bf 8f6f 	isb	sy
 80154e8:	f3bf 8f4f 	dsb	sy
 80154ec:	b662      	cpsie	i
 80154ee:	61fb      	str	r3, [r7, #28]
}
 80154f0:	bf00      	nop
 80154f2:	bf00      	nop
 80154f4:	e7fd      	b.n	80154f2 <xQueueGenericCreateStatic+0xb2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80154f6:	2348      	movs	r3, #72	@ 0x48
 80154f8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80154fa:	697b      	ldr	r3, [r7, #20]
 80154fc:	2b48      	cmp	r3, #72	@ 0x48
 80154fe:	d00d      	beq.n	801551c <xQueueGenericCreateStatic+0xdc>
	__asm volatile
 8015500:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015504:	b672      	cpsid	i
 8015506:	f383 8811 	msr	BASEPRI, r3
 801550a:	f3bf 8f6f 	isb	sy
 801550e:	f3bf 8f4f 	dsb	sy
 8015512:	b662      	cpsie	i
 8015514:	61bb      	str	r3, [r7, #24]
}
 8015516:	bf00      	nop
 8015518:	bf00      	nop
 801551a:	e7fd      	b.n	8015518 <xQueueGenericCreateStatic+0xd8>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 801551c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 801551e:	683b      	ldr	r3, [r7, #0]
 8015520:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8015522:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015524:	2b00      	cmp	r3, #0
 8015526:	d00d      	beq.n	8015544 <xQueueGenericCreateStatic+0x104>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8015528:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801552a:	2201      	movs	r2, #1
 801552c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8015530:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8015534:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015536:	9300      	str	r3, [sp, #0]
 8015538:	4613      	mov	r3, r2
 801553a:	687a      	ldr	r2, [r7, #4]
 801553c:	68b9      	ldr	r1, [r7, #8]
 801553e:	68f8      	ldr	r0, [r7, #12]
 8015540:	f000 f848 	bl	80155d4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8015544:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8015546:	4618      	mov	r0, r3
 8015548:	3730      	adds	r7, #48	@ 0x30
 801554a:	46bd      	mov	sp, r7
 801554c:	bd80      	pop	{r7, pc}

0801554e <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 801554e:	b580      	push	{r7, lr}
 8015550:	b08a      	sub	sp, #40	@ 0x28
 8015552:	af02      	add	r7, sp, #8
 8015554:	60f8      	str	r0, [r7, #12]
 8015556:	60b9      	str	r1, [r7, #8]
 8015558:	4613      	mov	r3, r2
 801555a:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 801555c:	68fb      	ldr	r3, [r7, #12]
 801555e:	2b00      	cmp	r3, #0
 8015560:	d10d      	bne.n	801557e <xQueueGenericCreate+0x30>
	__asm volatile
 8015562:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015566:	b672      	cpsid	i
 8015568:	f383 8811 	msr	BASEPRI, r3
 801556c:	f3bf 8f6f 	isb	sy
 8015570:	f3bf 8f4f 	dsb	sy
 8015574:	b662      	cpsie	i
 8015576:	613b      	str	r3, [r7, #16]
}
 8015578:	bf00      	nop
 801557a:	bf00      	nop
 801557c:	e7fd      	b.n	801557a <xQueueGenericCreate+0x2c>

		if( uxItemSize == ( UBaseType_t ) 0 )
 801557e:	68bb      	ldr	r3, [r7, #8]
 8015580:	2b00      	cmp	r3, #0
 8015582:	d102      	bne.n	801558a <xQueueGenericCreate+0x3c>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8015584:	2300      	movs	r3, #0
 8015586:	61fb      	str	r3, [r7, #28]
 8015588:	e004      	b.n	8015594 <xQueueGenericCreate+0x46>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801558a:	68fb      	ldr	r3, [r7, #12]
 801558c:	68ba      	ldr	r2, [r7, #8]
 801558e:	fb02 f303 	mul.w	r3, r2, r3
 8015592:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8015594:	69fb      	ldr	r3, [r7, #28]
 8015596:	3348      	adds	r3, #72	@ 0x48
 8015598:	4618      	mov	r0, r3
 801559a:	f001 fe45 	bl	8017228 <pvPortMalloc>
 801559e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80155a0:	69bb      	ldr	r3, [r7, #24]
 80155a2:	2b00      	cmp	r3, #0
 80155a4:	d011      	beq.n	80155ca <xQueueGenericCreate+0x7c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80155a6:	69bb      	ldr	r3, [r7, #24]
 80155a8:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80155aa:	697b      	ldr	r3, [r7, #20]
 80155ac:	3348      	adds	r3, #72	@ 0x48
 80155ae:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80155b0:	69bb      	ldr	r3, [r7, #24]
 80155b2:	2200      	movs	r2, #0
 80155b4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80155b8:	79fa      	ldrb	r2, [r7, #7]
 80155ba:	69bb      	ldr	r3, [r7, #24]
 80155bc:	9300      	str	r3, [sp, #0]
 80155be:	4613      	mov	r3, r2
 80155c0:	697a      	ldr	r2, [r7, #20]
 80155c2:	68b9      	ldr	r1, [r7, #8]
 80155c4:	68f8      	ldr	r0, [r7, #12]
 80155c6:	f000 f805 	bl	80155d4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80155ca:	69bb      	ldr	r3, [r7, #24]
	}
 80155cc:	4618      	mov	r0, r3
 80155ce:	3720      	adds	r7, #32
 80155d0:	46bd      	mov	sp, r7
 80155d2:	bd80      	pop	{r7, pc}

080155d4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80155d4:	b580      	push	{r7, lr}
 80155d6:	b084      	sub	sp, #16
 80155d8:	af00      	add	r7, sp, #0
 80155da:	60f8      	str	r0, [r7, #12]
 80155dc:	60b9      	str	r1, [r7, #8]
 80155de:	607a      	str	r2, [r7, #4]
 80155e0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80155e2:	68bb      	ldr	r3, [r7, #8]
 80155e4:	2b00      	cmp	r3, #0
 80155e6:	d103      	bne.n	80155f0 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80155e8:	69bb      	ldr	r3, [r7, #24]
 80155ea:	69ba      	ldr	r2, [r7, #24]
 80155ec:	601a      	str	r2, [r3, #0]
 80155ee:	e002      	b.n	80155f6 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80155f0:	69bb      	ldr	r3, [r7, #24]
 80155f2:	687a      	ldr	r2, [r7, #4]
 80155f4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80155f6:	69bb      	ldr	r3, [r7, #24]
 80155f8:	68fa      	ldr	r2, [r7, #12]
 80155fa:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80155fc:	69bb      	ldr	r3, [r7, #24]
 80155fe:	68ba      	ldr	r2, [r7, #8]
 8015600:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8015602:	2101      	movs	r1, #1
 8015604:	69b8      	ldr	r0, [r7, #24]
 8015606:	f7ff feaf 	bl	8015368 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 801560a:	bf00      	nop
 801560c:	3710      	adds	r7, #16
 801560e:	46bd      	mov	sp, r7
 8015610:	bd80      	pop	{r7, pc}
	...

08015614 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8015614:	b580      	push	{r7, lr}
 8015616:	b08e      	sub	sp, #56	@ 0x38
 8015618:	af00      	add	r7, sp, #0
 801561a:	60f8      	str	r0, [r7, #12]
 801561c:	60b9      	str	r1, [r7, #8]
 801561e:	607a      	str	r2, [r7, #4]
 8015620:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8015622:	2300      	movs	r3, #0
 8015624:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8015626:	68fb      	ldr	r3, [r7, #12]
 8015628:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 801562a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801562c:	2b00      	cmp	r3, #0
 801562e:	d10d      	bne.n	801564c <xQueueGenericSend+0x38>
	__asm volatile
 8015630:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015634:	b672      	cpsid	i
 8015636:	f383 8811 	msr	BASEPRI, r3
 801563a:	f3bf 8f6f 	isb	sy
 801563e:	f3bf 8f4f 	dsb	sy
 8015642:	b662      	cpsie	i
 8015644:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8015646:	bf00      	nop
 8015648:	bf00      	nop
 801564a:	e7fd      	b.n	8015648 <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 801564c:	68bb      	ldr	r3, [r7, #8]
 801564e:	2b00      	cmp	r3, #0
 8015650:	d103      	bne.n	801565a <xQueueGenericSend+0x46>
 8015652:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015654:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015656:	2b00      	cmp	r3, #0
 8015658:	d101      	bne.n	801565e <xQueueGenericSend+0x4a>
 801565a:	2301      	movs	r3, #1
 801565c:	e000      	b.n	8015660 <xQueueGenericSend+0x4c>
 801565e:	2300      	movs	r3, #0
 8015660:	2b00      	cmp	r3, #0
 8015662:	d10d      	bne.n	8015680 <xQueueGenericSend+0x6c>
	__asm volatile
 8015664:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015668:	b672      	cpsid	i
 801566a:	f383 8811 	msr	BASEPRI, r3
 801566e:	f3bf 8f6f 	isb	sy
 8015672:	f3bf 8f4f 	dsb	sy
 8015676:	b662      	cpsie	i
 8015678:	627b      	str	r3, [r7, #36]	@ 0x24
}
 801567a:	bf00      	nop
 801567c:	bf00      	nop
 801567e:	e7fd      	b.n	801567c <xQueueGenericSend+0x68>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8015680:	683b      	ldr	r3, [r7, #0]
 8015682:	2b02      	cmp	r3, #2
 8015684:	d103      	bne.n	801568e <xQueueGenericSend+0x7a>
 8015686:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015688:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801568a:	2b01      	cmp	r3, #1
 801568c:	d101      	bne.n	8015692 <xQueueGenericSend+0x7e>
 801568e:	2301      	movs	r3, #1
 8015690:	e000      	b.n	8015694 <xQueueGenericSend+0x80>
 8015692:	2300      	movs	r3, #0
 8015694:	2b00      	cmp	r3, #0
 8015696:	d10d      	bne.n	80156b4 <xQueueGenericSend+0xa0>
	__asm volatile
 8015698:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801569c:	b672      	cpsid	i
 801569e:	f383 8811 	msr	BASEPRI, r3
 80156a2:	f3bf 8f6f 	isb	sy
 80156a6:	f3bf 8f4f 	dsb	sy
 80156aa:	b662      	cpsie	i
 80156ac:	623b      	str	r3, [r7, #32]
}
 80156ae:	bf00      	nop
 80156b0:	bf00      	nop
 80156b2:	e7fd      	b.n	80156b0 <xQueueGenericSend+0x9c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80156b4:	f001 fa68 	bl	8016b88 <xTaskGetSchedulerState>
 80156b8:	4603      	mov	r3, r0
 80156ba:	2b00      	cmp	r3, #0
 80156bc:	d102      	bne.n	80156c4 <xQueueGenericSend+0xb0>
 80156be:	687b      	ldr	r3, [r7, #4]
 80156c0:	2b00      	cmp	r3, #0
 80156c2:	d101      	bne.n	80156c8 <xQueueGenericSend+0xb4>
 80156c4:	2301      	movs	r3, #1
 80156c6:	e000      	b.n	80156ca <xQueueGenericSend+0xb6>
 80156c8:	2300      	movs	r3, #0
 80156ca:	2b00      	cmp	r3, #0
 80156cc:	d10d      	bne.n	80156ea <xQueueGenericSend+0xd6>
	__asm volatile
 80156ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80156d2:	b672      	cpsid	i
 80156d4:	f383 8811 	msr	BASEPRI, r3
 80156d8:	f3bf 8f6f 	isb	sy
 80156dc:	f3bf 8f4f 	dsb	sy
 80156e0:	b662      	cpsie	i
 80156e2:	61fb      	str	r3, [r7, #28]
}
 80156e4:	bf00      	nop
 80156e6:	bf00      	nop
 80156e8:	e7fd      	b.n	80156e6 <xQueueGenericSend+0xd2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80156ea:	f001 fc6f 	bl	8016fcc <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80156ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80156f0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80156f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80156f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80156f6:	429a      	cmp	r2, r3
 80156f8:	d302      	bcc.n	8015700 <xQueueGenericSend+0xec>
 80156fa:	683b      	ldr	r3, [r7, #0]
 80156fc:	2b02      	cmp	r3, #2
 80156fe:	d129      	bne.n	8015754 <xQueueGenericSend+0x140>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8015700:	683a      	ldr	r2, [r7, #0]
 8015702:	68b9      	ldr	r1, [r7, #8]
 8015704:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8015706:	f000 fae5 	bl	8015cd4 <prvCopyDataToQueue>
 801570a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801570c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801570e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015710:	2b00      	cmp	r3, #0
 8015712:	d010      	beq.n	8015736 <xQueueGenericSend+0x122>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8015714:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015716:	3324      	adds	r3, #36	@ 0x24
 8015718:	4618      	mov	r0, r3
 801571a:	f001 f86b 	bl	80167f4 <xTaskRemoveFromEventList>
 801571e:	4603      	mov	r3, r0
 8015720:	2b00      	cmp	r3, #0
 8015722:	d013      	beq.n	801574c <xQueueGenericSend+0x138>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8015724:	4b3f      	ldr	r3, [pc, #252]	@ (8015824 <xQueueGenericSend+0x210>)
 8015726:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801572a:	601a      	str	r2, [r3, #0]
 801572c:	f3bf 8f4f 	dsb	sy
 8015730:	f3bf 8f6f 	isb	sy
 8015734:	e00a      	b.n	801574c <xQueueGenericSend+0x138>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8015736:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015738:	2b00      	cmp	r3, #0
 801573a:	d007      	beq.n	801574c <xQueueGenericSend+0x138>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 801573c:	4b39      	ldr	r3, [pc, #228]	@ (8015824 <xQueueGenericSend+0x210>)
 801573e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8015742:	601a      	str	r2, [r3, #0]
 8015744:	f3bf 8f4f 	dsb	sy
 8015748:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 801574c:	f001 fc74 	bl	8017038 <vPortExitCritical>
				return pdPASS;
 8015750:	2301      	movs	r3, #1
 8015752:	e063      	b.n	801581c <xQueueGenericSend+0x208>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8015754:	687b      	ldr	r3, [r7, #4]
 8015756:	2b00      	cmp	r3, #0
 8015758:	d103      	bne.n	8015762 <xQueueGenericSend+0x14e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 801575a:	f001 fc6d 	bl	8017038 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 801575e:	2300      	movs	r3, #0
 8015760:	e05c      	b.n	801581c <xQueueGenericSend+0x208>
				}
				else if( xEntryTimeSet == pdFALSE )
 8015762:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015764:	2b00      	cmp	r3, #0
 8015766:	d106      	bne.n	8015776 <xQueueGenericSend+0x162>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8015768:	f107 0314 	add.w	r3, r7, #20
 801576c:	4618      	mov	r0, r3
 801576e:	f001 f8a7 	bl	80168c0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8015772:	2301      	movs	r3, #1
 8015774:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8015776:	f001 fc5f 	bl	8017038 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 801577a:	f000 fe03 	bl	8016384 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 801577e:	f001 fc25 	bl	8016fcc <vPortEnterCritical>
 8015782:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015784:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8015788:	b25b      	sxtb	r3, r3
 801578a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801578e:	d103      	bne.n	8015798 <xQueueGenericSend+0x184>
 8015790:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015792:	2200      	movs	r2, #0
 8015794:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8015798:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801579a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801579e:	b25b      	sxtb	r3, r3
 80157a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80157a4:	d103      	bne.n	80157ae <xQueueGenericSend+0x19a>
 80157a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80157a8:	2200      	movs	r2, #0
 80157aa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80157ae:	f001 fc43 	bl	8017038 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80157b2:	1d3a      	adds	r2, r7, #4
 80157b4:	f107 0314 	add.w	r3, r7, #20
 80157b8:	4611      	mov	r1, r2
 80157ba:	4618      	mov	r0, r3
 80157bc:	f001 f896 	bl	80168ec <xTaskCheckForTimeOut>
 80157c0:	4603      	mov	r3, r0
 80157c2:	2b00      	cmp	r3, #0
 80157c4:	d124      	bne.n	8015810 <xQueueGenericSend+0x1fc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80157c6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80157c8:	f000 fb7c 	bl	8015ec4 <prvIsQueueFull>
 80157cc:	4603      	mov	r3, r0
 80157ce:	2b00      	cmp	r3, #0
 80157d0:	d018      	beq.n	8015804 <xQueueGenericSend+0x1f0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80157d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80157d4:	3310      	adds	r3, #16
 80157d6:	687a      	ldr	r2, [r7, #4]
 80157d8:	4611      	mov	r1, r2
 80157da:	4618      	mov	r0, r3
 80157dc:	f000 ffe2 	bl	80167a4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80157e0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80157e2:	f000 fb07 	bl	8015df4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80157e6:	f000 fddb 	bl	80163a0 <xTaskResumeAll>
 80157ea:	4603      	mov	r3, r0
 80157ec:	2b00      	cmp	r3, #0
 80157ee:	f47f af7c 	bne.w	80156ea <xQueueGenericSend+0xd6>
				{
					portYIELD_WITHIN_API();
 80157f2:	4b0c      	ldr	r3, [pc, #48]	@ (8015824 <xQueueGenericSend+0x210>)
 80157f4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80157f8:	601a      	str	r2, [r3, #0]
 80157fa:	f3bf 8f4f 	dsb	sy
 80157fe:	f3bf 8f6f 	isb	sy
 8015802:	e772      	b.n	80156ea <xQueueGenericSend+0xd6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8015804:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8015806:	f000 faf5 	bl	8015df4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 801580a:	f000 fdc9 	bl	80163a0 <xTaskResumeAll>
 801580e:	e76c      	b.n	80156ea <xQueueGenericSend+0xd6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8015810:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8015812:	f000 faef 	bl	8015df4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8015816:	f000 fdc3 	bl	80163a0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 801581a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 801581c:	4618      	mov	r0, r3
 801581e:	3738      	adds	r7, #56	@ 0x38
 8015820:	46bd      	mov	sp, r7
 8015822:	bd80      	pop	{r7, pc}
 8015824:	e000ed04 	.word	0xe000ed04

08015828 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8015828:	b580      	push	{r7, lr}
 801582a:	b08e      	sub	sp, #56	@ 0x38
 801582c:	af00      	add	r7, sp, #0
 801582e:	60f8      	str	r0, [r7, #12]
 8015830:	60b9      	str	r1, [r7, #8]
 8015832:	607a      	str	r2, [r7, #4]
 8015834:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8015836:	68fb      	ldr	r3, [r7, #12]
 8015838:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 801583a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801583c:	2b00      	cmp	r3, #0
 801583e:	d10d      	bne.n	801585c <xQueueGenericSendFromISR+0x34>
	__asm volatile
 8015840:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015844:	b672      	cpsid	i
 8015846:	f383 8811 	msr	BASEPRI, r3
 801584a:	f3bf 8f6f 	isb	sy
 801584e:	f3bf 8f4f 	dsb	sy
 8015852:	b662      	cpsie	i
 8015854:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8015856:	bf00      	nop
 8015858:	bf00      	nop
 801585a:	e7fd      	b.n	8015858 <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 801585c:	68bb      	ldr	r3, [r7, #8]
 801585e:	2b00      	cmp	r3, #0
 8015860:	d103      	bne.n	801586a <xQueueGenericSendFromISR+0x42>
 8015862:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015864:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015866:	2b00      	cmp	r3, #0
 8015868:	d101      	bne.n	801586e <xQueueGenericSendFromISR+0x46>
 801586a:	2301      	movs	r3, #1
 801586c:	e000      	b.n	8015870 <xQueueGenericSendFromISR+0x48>
 801586e:	2300      	movs	r3, #0
 8015870:	2b00      	cmp	r3, #0
 8015872:	d10d      	bne.n	8015890 <xQueueGenericSendFromISR+0x68>
	__asm volatile
 8015874:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015878:	b672      	cpsid	i
 801587a:	f383 8811 	msr	BASEPRI, r3
 801587e:	f3bf 8f6f 	isb	sy
 8015882:	f3bf 8f4f 	dsb	sy
 8015886:	b662      	cpsie	i
 8015888:	623b      	str	r3, [r7, #32]
}
 801588a:	bf00      	nop
 801588c:	bf00      	nop
 801588e:	e7fd      	b.n	801588c <xQueueGenericSendFromISR+0x64>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8015890:	683b      	ldr	r3, [r7, #0]
 8015892:	2b02      	cmp	r3, #2
 8015894:	d103      	bne.n	801589e <xQueueGenericSendFromISR+0x76>
 8015896:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015898:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801589a:	2b01      	cmp	r3, #1
 801589c:	d101      	bne.n	80158a2 <xQueueGenericSendFromISR+0x7a>
 801589e:	2301      	movs	r3, #1
 80158a0:	e000      	b.n	80158a4 <xQueueGenericSendFromISR+0x7c>
 80158a2:	2300      	movs	r3, #0
 80158a4:	2b00      	cmp	r3, #0
 80158a6:	d10d      	bne.n	80158c4 <xQueueGenericSendFromISR+0x9c>
	__asm volatile
 80158a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80158ac:	b672      	cpsid	i
 80158ae:	f383 8811 	msr	BASEPRI, r3
 80158b2:	f3bf 8f6f 	isb	sy
 80158b6:	f3bf 8f4f 	dsb	sy
 80158ba:	b662      	cpsie	i
 80158bc:	61fb      	str	r3, [r7, #28]
}
 80158be:	bf00      	nop
 80158c0:	bf00      	nop
 80158c2:	e7fd      	b.n	80158c0 <xQueueGenericSendFromISR+0x98>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80158c4:	f001 fc6a 	bl	801719c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80158c8:	f3ef 8211 	mrs	r2, BASEPRI
 80158cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80158d0:	b672      	cpsid	i
 80158d2:	f383 8811 	msr	BASEPRI, r3
 80158d6:	f3bf 8f6f 	isb	sy
 80158da:	f3bf 8f4f 	dsb	sy
 80158de:	b662      	cpsie	i
 80158e0:	61ba      	str	r2, [r7, #24]
 80158e2:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80158e4:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80158e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80158e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80158ea:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80158ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80158ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80158f0:	429a      	cmp	r2, r3
 80158f2:	d302      	bcc.n	80158fa <xQueueGenericSendFromISR+0xd2>
 80158f4:	683b      	ldr	r3, [r7, #0]
 80158f6:	2b02      	cmp	r3, #2
 80158f8:	d12c      	bne.n	8015954 <xQueueGenericSendFromISR+0x12c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80158fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80158fc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8015900:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8015904:	683a      	ldr	r2, [r7, #0]
 8015906:	68b9      	ldr	r1, [r7, #8]
 8015908:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801590a:	f000 f9e3 	bl	8015cd4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 801590e:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 8015912:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015916:	d112      	bne.n	801593e <xQueueGenericSendFromISR+0x116>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8015918:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801591a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801591c:	2b00      	cmp	r3, #0
 801591e:	d016      	beq.n	801594e <xQueueGenericSendFromISR+0x126>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8015920:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015922:	3324      	adds	r3, #36	@ 0x24
 8015924:	4618      	mov	r0, r3
 8015926:	f000 ff65 	bl	80167f4 <xTaskRemoveFromEventList>
 801592a:	4603      	mov	r3, r0
 801592c:	2b00      	cmp	r3, #0
 801592e:	d00e      	beq.n	801594e <xQueueGenericSendFromISR+0x126>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8015930:	687b      	ldr	r3, [r7, #4]
 8015932:	2b00      	cmp	r3, #0
 8015934:	d00b      	beq.n	801594e <xQueueGenericSendFromISR+0x126>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8015936:	687b      	ldr	r3, [r7, #4]
 8015938:	2201      	movs	r2, #1
 801593a:	601a      	str	r2, [r3, #0]
 801593c:	e007      	b.n	801594e <xQueueGenericSendFromISR+0x126>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 801593e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8015942:	3301      	adds	r3, #1
 8015944:	b2db      	uxtb	r3, r3
 8015946:	b25a      	sxtb	r2, r3
 8015948:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801594a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 801594e:	2301      	movs	r3, #1
 8015950:	637b      	str	r3, [r7, #52]	@ 0x34
		{
 8015952:	e001      	b.n	8015958 <xQueueGenericSendFromISR+0x130>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8015954:	2300      	movs	r3, #0
 8015956:	637b      	str	r3, [r7, #52]	@ 0x34
 8015958:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801595a:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 801595c:	693b      	ldr	r3, [r7, #16]
 801595e:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8015962:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8015964:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8015966:	4618      	mov	r0, r3
 8015968:	3738      	adds	r7, #56	@ 0x38
 801596a:	46bd      	mov	sp, r7
 801596c:	bd80      	pop	{r7, pc}
	...

08015970 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8015970:	b580      	push	{r7, lr}
 8015972:	b08c      	sub	sp, #48	@ 0x30
 8015974:	af00      	add	r7, sp, #0
 8015976:	60f8      	str	r0, [r7, #12]
 8015978:	60b9      	str	r1, [r7, #8]
 801597a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 801597c:	2300      	movs	r3, #0
 801597e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8015980:	68fb      	ldr	r3, [r7, #12]
 8015982:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8015984:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015986:	2b00      	cmp	r3, #0
 8015988:	d10d      	bne.n	80159a6 <xQueueReceive+0x36>
	__asm volatile
 801598a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801598e:	b672      	cpsid	i
 8015990:	f383 8811 	msr	BASEPRI, r3
 8015994:	f3bf 8f6f 	isb	sy
 8015998:	f3bf 8f4f 	dsb	sy
 801599c:	b662      	cpsie	i
 801599e:	623b      	str	r3, [r7, #32]
}
 80159a0:	bf00      	nop
 80159a2:	bf00      	nop
 80159a4:	e7fd      	b.n	80159a2 <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80159a6:	68bb      	ldr	r3, [r7, #8]
 80159a8:	2b00      	cmp	r3, #0
 80159aa:	d103      	bne.n	80159b4 <xQueueReceive+0x44>
 80159ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80159ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80159b0:	2b00      	cmp	r3, #0
 80159b2:	d101      	bne.n	80159b8 <xQueueReceive+0x48>
 80159b4:	2301      	movs	r3, #1
 80159b6:	e000      	b.n	80159ba <xQueueReceive+0x4a>
 80159b8:	2300      	movs	r3, #0
 80159ba:	2b00      	cmp	r3, #0
 80159bc:	d10d      	bne.n	80159da <xQueueReceive+0x6a>
	__asm volatile
 80159be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80159c2:	b672      	cpsid	i
 80159c4:	f383 8811 	msr	BASEPRI, r3
 80159c8:	f3bf 8f6f 	isb	sy
 80159cc:	f3bf 8f4f 	dsb	sy
 80159d0:	b662      	cpsie	i
 80159d2:	61fb      	str	r3, [r7, #28]
}
 80159d4:	bf00      	nop
 80159d6:	bf00      	nop
 80159d8:	e7fd      	b.n	80159d6 <xQueueReceive+0x66>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80159da:	f001 f8d5 	bl	8016b88 <xTaskGetSchedulerState>
 80159de:	4603      	mov	r3, r0
 80159e0:	2b00      	cmp	r3, #0
 80159e2:	d102      	bne.n	80159ea <xQueueReceive+0x7a>
 80159e4:	687b      	ldr	r3, [r7, #4]
 80159e6:	2b00      	cmp	r3, #0
 80159e8:	d101      	bne.n	80159ee <xQueueReceive+0x7e>
 80159ea:	2301      	movs	r3, #1
 80159ec:	e000      	b.n	80159f0 <xQueueReceive+0x80>
 80159ee:	2300      	movs	r3, #0
 80159f0:	2b00      	cmp	r3, #0
 80159f2:	d10d      	bne.n	8015a10 <xQueueReceive+0xa0>
	__asm volatile
 80159f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80159f8:	b672      	cpsid	i
 80159fa:	f383 8811 	msr	BASEPRI, r3
 80159fe:	f3bf 8f6f 	isb	sy
 8015a02:	f3bf 8f4f 	dsb	sy
 8015a06:	b662      	cpsie	i
 8015a08:	61bb      	str	r3, [r7, #24]
}
 8015a0a:	bf00      	nop
 8015a0c:	bf00      	nop
 8015a0e:	e7fd      	b.n	8015a0c <xQueueReceive+0x9c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8015a10:	f001 fadc 	bl	8016fcc <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8015a14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015a16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015a18:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8015a1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015a1c:	2b00      	cmp	r3, #0
 8015a1e:	d01f      	beq.n	8015a60 <xQueueReceive+0xf0>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8015a20:	68b9      	ldr	r1, [r7, #8]
 8015a22:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8015a24:	f000 f9c0 	bl	8015da8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8015a28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015a2a:	1e5a      	subs	r2, r3, #1
 8015a2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015a2e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8015a30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015a32:	691b      	ldr	r3, [r3, #16]
 8015a34:	2b00      	cmp	r3, #0
 8015a36:	d00f      	beq.n	8015a58 <xQueueReceive+0xe8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8015a38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015a3a:	3310      	adds	r3, #16
 8015a3c:	4618      	mov	r0, r3
 8015a3e:	f000 fed9 	bl	80167f4 <xTaskRemoveFromEventList>
 8015a42:	4603      	mov	r3, r0
 8015a44:	2b00      	cmp	r3, #0
 8015a46:	d007      	beq.n	8015a58 <xQueueReceive+0xe8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8015a48:	4b3c      	ldr	r3, [pc, #240]	@ (8015b3c <xQueueReceive+0x1cc>)
 8015a4a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8015a4e:	601a      	str	r2, [r3, #0]
 8015a50:	f3bf 8f4f 	dsb	sy
 8015a54:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8015a58:	f001 faee 	bl	8017038 <vPortExitCritical>
				return pdPASS;
 8015a5c:	2301      	movs	r3, #1
 8015a5e:	e069      	b.n	8015b34 <xQueueReceive+0x1c4>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8015a60:	687b      	ldr	r3, [r7, #4]
 8015a62:	2b00      	cmp	r3, #0
 8015a64:	d103      	bne.n	8015a6e <xQueueReceive+0xfe>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8015a66:	f001 fae7 	bl	8017038 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8015a6a:	2300      	movs	r3, #0
 8015a6c:	e062      	b.n	8015b34 <xQueueReceive+0x1c4>
				}
				else if( xEntryTimeSet == pdFALSE )
 8015a6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015a70:	2b00      	cmp	r3, #0
 8015a72:	d106      	bne.n	8015a82 <xQueueReceive+0x112>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8015a74:	f107 0310 	add.w	r3, r7, #16
 8015a78:	4618      	mov	r0, r3
 8015a7a:	f000 ff21 	bl	80168c0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8015a7e:	2301      	movs	r3, #1
 8015a80:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8015a82:	f001 fad9 	bl	8017038 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8015a86:	f000 fc7d 	bl	8016384 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8015a8a:	f001 fa9f 	bl	8016fcc <vPortEnterCritical>
 8015a8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015a90:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8015a94:	b25b      	sxtb	r3, r3
 8015a96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015a9a:	d103      	bne.n	8015aa4 <xQueueReceive+0x134>
 8015a9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015a9e:	2200      	movs	r2, #0
 8015aa0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8015aa4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015aa6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8015aaa:	b25b      	sxtb	r3, r3
 8015aac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015ab0:	d103      	bne.n	8015aba <xQueueReceive+0x14a>
 8015ab2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015ab4:	2200      	movs	r2, #0
 8015ab6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8015aba:	f001 fabd 	bl	8017038 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8015abe:	1d3a      	adds	r2, r7, #4
 8015ac0:	f107 0310 	add.w	r3, r7, #16
 8015ac4:	4611      	mov	r1, r2
 8015ac6:	4618      	mov	r0, r3
 8015ac8:	f000 ff10 	bl	80168ec <xTaskCheckForTimeOut>
 8015acc:	4603      	mov	r3, r0
 8015ace:	2b00      	cmp	r3, #0
 8015ad0:	d123      	bne.n	8015b1a <xQueueReceive+0x1aa>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8015ad2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8015ad4:	f000 f9e0 	bl	8015e98 <prvIsQueueEmpty>
 8015ad8:	4603      	mov	r3, r0
 8015ada:	2b00      	cmp	r3, #0
 8015adc:	d017      	beq.n	8015b0e <xQueueReceive+0x19e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8015ade:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015ae0:	3324      	adds	r3, #36	@ 0x24
 8015ae2:	687a      	ldr	r2, [r7, #4]
 8015ae4:	4611      	mov	r1, r2
 8015ae6:	4618      	mov	r0, r3
 8015ae8:	f000 fe5c 	bl	80167a4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8015aec:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8015aee:	f000 f981 	bl	8015df4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8015af2:	f000 fc55 	bl	80163a0 <xTaskResumeAll>
 8015af6:	4603      	mov	r3, r0
 8015af8:	2b00      	cmp	r3, #0
 8015afa:	d189      	bne.n	8015a10 <xQueueReceive+0xa0>
				{
					portYIELD_WITHIN_API();
 8015afc:	4b0f      	ldr	r3, [pc, #60]	@ (8015b3c <xQueueReceive+0x1cc>)
 8015afe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8015b02:	601a      	str	r2, [r3, #0]
 8015b04:	f3bf 8f4f 	dsb	sy
 8015b08:	f3bf 8f6f 	isb	sy
 8015b0c:	e780      	b.n	8015a10 <xQueueReceive+0xa0>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8015b0e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8015b10:	f000 f970 	bl	8015df4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8015b14:	f000 fc44 	bl	80163a0 <xTaskResumeAll>
 8015b18:	e77a      	b.n	8015a10 <xQueueReceive+0xa0>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8015b1a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8015b1c:	f000 f96a 	bl	8015df4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8015b20:	f000 fc3e 	bl	80163a0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8015b24:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8015b26:	f000 f9b7 	bl	8015e98 <prvIsQueueEmpty>
 8015b2a:	4603      	mov	r3, r0
 8015b2c:	2b00      	cmp	r3, #0
 8015b2e:	f43f af6f 	beq.w	8015a10 <xQueueReceive+0xa0>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8015b32:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8015b34:	4618      	mov	r0, r3
 8015b36:	3730      	adds	r7, #48	@ 0x30
 8015b38:	46bd      	mov	sp, r7
 8015b3a:	bd80      	pop	{r7, pc}
 8015b3c:	e000ed04 	.word	0xe000ed04

08015b40 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8015b40:	b580      	push	{r7, lr}
 8015b42:	b08e      	sub	sp, #56	@ 0x38
 8015b44:	af00      	add	r7, sp, #0
 8015b46:	60f8      	str	r0, [r7, #12]
 8015b48:	60b9      	str	r1, [r7, #8]
 8015b4a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8015b4c:	68fb      	ldr	r3, [r7, #12]
 8015b4e:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8015b50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015b52:	2b00      	cmp	r3, #0
 8015b54:	d10d      	bne.n	8015b72 <xQueueReceiveFromISR+0x32>
	__asm volatile
 8015b56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015b5a:	b672      	cpsid	i
 8015b5c:	f383 8811 	msr	BASEPRI, r3
 8015b60:	f3bf 8f6f 	isb	sy
 8015b64:	f3bf 8f4f 	dsb	sy
 8015b68:	b662      	cpsie	i
 8015b6a:	623b      	str	r3, [r7, #32]
}
 8015b6c:	bf00      	nop
 8015b6e:	bf00      	nop
 8015b70:	e7fd      	b.n	8015b6e <xQueueReceiveFromISR+0x2e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8015b72:	68bb      	ldr	r3, [r7, #8]
 8015b74:	2b00      	cmp	r3, #0
 8015b76:	d103      	bne.n	8015b80 <xQueueReceiveFromISR+0x40>
 8015b78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015b7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015b7c:	2b00      	cmp	r3, #0
 8015b7e:	d101      	bne.n	8015b84 <xQueueReceiveFromISR+0x44>
 8015b80:	2301      	movs	r3, #1
 8015b82:	e000      	b.n	8015b86 <xQueueReceiveFromISR+0x46>
 8015b84:	2300      	movs	r3, #0
 8015b86:	2b00      	cmp	r3, #0
 8015b88:	d10d      	bne.n	8015ba6 <xQueueReceiveFromISR+0x66>
	__asm volatile
 8015b8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015b8e:	b672      	cpsid	i
 8015b90:	f383 8811 	msr	BASEPRI, r3
 8015b94:	f3bf 8f6f 	isb	sy
 8015b98:	f3bf 8f4f 	dsb	sy
 8015b9c:	b662      	cpsie	i
 8015b9e:	61fb      	str	r3, [r7, #28]
}
 8015ba0:	bf00      	nop
 8015ba2:	bf00      	nop
 8015ba4:	e7fd      	b.n	8015ba2 <xQueueReceiveFromISR+0x62>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8015ba6:	f001 faf9 	bl	801719c <vPortValidateInterruptPriority>
	__asm volatile
 8015baa:	f3ef 8211 	mrs	r2, BASEPRI
 8015bae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015bb2:	b672      	cpsid	i
 8015bb4:	f383 8811 	msr	BASEPRI, r3
 8015bb8:	f3bf 8f6f 	isb	sy
 8015bbc:	f3bf 8f4f 	dsb	sy
 8015bc0:	b662      	cpsie	i
 8015bc2:	61ba      	str	r2, [r7, #24]
 8015bc4:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8015bc6:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8015bc8:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8015bca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015bcc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015bce:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8015bd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015bd2:	2b00      	cmp	r3, #0
 8015bd4:	d02f      	beq.n	8015c36 <xQueueReceiveFromISR+0xf6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8015bd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015bd8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8015bdc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8015be0:	68b9      	ldr	r1, [r7, #8]
 8015be2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8015be4:	f000 f8e0 	bl	8015da8 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8015be8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015bea:	1e5a      	subs	r2, r3, #1
 8015bec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015bee:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8015bf0:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8015bf4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015bf8:	d112      	bne.n	8015c20 <xQueueReceiveFromISR+0xe0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8015bfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015bfc:	691b      	ldr	r3, [r3, #16]
 8015bfe:	2b00      	cmp	r3, #0
 8015c00:	d016      	beq.n	8015c30 <xQueueReceiveFromISR+0xf0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8015c02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015c04:	3310      	adds	r3, #16
 8015c06:	4618      	mov	r0, r3
 8015c08:	f000 fdf4 	bl	80167f4 <xTaskRemoveFromEventList>
 8015c0c:	4603      	mov	r3, r0
 8015c0e:	2b00      	cmp	r3, #0
 8015c10:	d00e      	beq.n	8015c30 <xQueueReceiveFromISR+0xf0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8015c12:	687b      	ldr	r3, [r7, #4]
 8015c14:	2b00      	cmp	r3, #0
 8015c16:	d00b      	beq.n	8015c30 <xQueueReceiveFromISR+0xf0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8015c18:	687b      	ldr	r3, [r7, #4]
 8015c1a:	2201      	movs	r2, #1
 8015c1c:	601a      	str	r2, [r3, #0]
 8015c1e:	e007      	b.n	8015c30 <xQueueReceiveFromISR+0xf0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8015c20:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015c24:	3301      	adds	r3, #1
 8015c26:	b2db      	uxtb	r3, r3
 8015c28:	b25a      	sxtb	r2, r3
 8015c2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015c2c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8015c30:	2301      	movs	r3, #1
 8015c32:	637b      	str	r3, [r7, #52]	@ 0x34
 8015c34:	e001      	b.n	8015c3a <xQueueReceiveFromISR+0xfa>
		}
		else
		{
			xReturn = pdFAIL;
 8015c36:	2300      	movs	r3, #0
 8015c38:	637b      	str	r3, [r7, #52]	@ 0x34
 8015c3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015c3c:	613b      	str	r3, [r7, #16]
	__asm volatile
 8015c3e:	693b      	ldr	r3, [r7, #16]
 8015c40:	f383 8811 	msr	BASEPRI, r3
}
 8015c44:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8015c46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8015c48:	4618      	mov	r0, r3
 8015c4a:	3738      	adds	r7, #56	@ 0x38
 8015c4c:	46bd      	mov	sp, r7
 8015c4e:	bd80      	pop	{r7, pc}

08015c50 <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 8015c50:	b580      	push	{r7, lr}
 8015c52:	b084      	sub	sp, #16
 8015c54:	af00      	add	r7, sp, #0
 8015c56:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 8015c58:	687b      	ldr	r3, [r7, #4]
 8015c5a:	2b00      	cmp	r3, #0
 8015c5c:	d10d      	bne.n	8015c7a <uxQueueMessagesWaiting+0x2a>
	__asm volatile
 8015c5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015c62:	b672      	cpsid	i
 8015c64:	f383 8811 	msr	BASEPRI, r3
 8015c68:	f3bf 8f6f 	isb	sy
 8015c6c:	f3bf 8f4f 	dsb	sy
 8015c70:	b662      	cpsie	i
 8015c72:	60bb      	str	r3, [r7, #8]
}
 8015c74:	bf00      	nop
 8015c76:	bf00      	nop
 8015c78:	e7fd      	b.n	8015c76 <uxQueueMessagesWaiting+0x26>

	taskENTER_CRITICAL();
 8015c7a:	f001 f9a7 	bl	8016fcc <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 8015c7e:	687b      	ldr	r3, [r7, #4]
 8015c80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015c82:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 8015c84:	f001 f9d8 	bl	8017038 <vPortExitCritical>

	return uxReturn;
 8015c88:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8015c8a:	4618      	mov	r0, r3
 8015c8c:	3710      	adds	r7, #16
 8015c8e:	46bd      	mov	sp, r7
 8015c90:	bd80      	pop	{r7, pc}

08015c92 <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 8015c92:	b480      	push	{r7}
 8015c94:	b087      	sub	sp, #28
 8015c96:	af00      	add	r7, sp, #0
 8015c98:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 8015c9a:	687b      	ldr	r3, [r7, #4]
 8015c9c:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 8015c9e:	697b      	ldr	r3, [r7, #20]
 8015ca0:	2b00      	cmp	r3, #0
 8015ca2:	d10d      	bne.n	8015cc0 <uxQueueMessagesWaitingFromISR+0x2e>
	__asm volatile
 8015ca4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015ca8:	b672      	cpsid	i
 8015caa:	f383 8811 	msr	BASEPRI, r3
 8015cae:	f3bf 8f6f 	isb	sy
 8015cb2:	f3bf 8f4f 	dsb	sy
 8015cb6:	b662      	cpsie	i
 8015cb8:	60fb      	str	r3, [r7, #12]
}
 8015cba:	bf00      	nop
 8015cbc:	bf00      	nop
 8015cbe:	e7fd      	b.n	8015cbc <uxQueueMessagesWaitingFromISR+0x2a>
	uxReturn = pxQueue->uxMessagesWaiting;
 8015cc0:	697b      	ldr	r3, [r7, #20]
 8015cc2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015cc4:	613b      	str	r3, [r7, #16]

	return uxReturn;
 8015cc6:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8015cc8:	4618      	mov	r0, r3
 8015cca:	371c      	adds	r7, #28
 8015ccc:	46bd      	mov	sp, r7
 8015cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015cd2:	4770      	bx	lr

08015cd4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8015cd4:	b580      	push	{r7, lr}
 8015cd6:	b086      	sub	sp, #24
 8015cd8:	af00      	add	r7, sp, #0
 8015cda:	60f8      	str	r0, [r7, #12]
 8015cdc:	60b9      	str	r1, [r7, #8]
 8015cde:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8015ce0:	2300      	movs	r3, #0
 8015ce2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8015ce4:	68fb      	ldr	r3, [r7, #12]
 8015ce6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015ce8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8015cea:	68fb      	ldr	r3, [r7, #12]
 8015cec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015cee:	2b00      	cmp	r3, #0
 8015cf0:	d10d      	bne.n	8015d0e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8015cf2:	68fb      	ldr	r3, [r7, #12]
 8015cf4:	681b      	ldr	r3, [r3, #0]
 8015cf6:	2b00      	cmp	r3, #0
 8015cf8:	d14d      	bne.n	8015d96 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8015cfa:	68fb      	ldr	r3, [r7, #12]
 8015cfc:	689b      	ldr	r3, [r3, #8]
 8015cfe:	4618      	mov	r0, r3
 8015d00:	f000 ff60 	bl	8016bc4 <xTaskPriorityDisinherit>
 8015d04:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8015d06:	68fb      	ldr	r3, [r7, #12]
 8015d08:	2200      	movs	r2, #0
 8015d0a:	609a      	str	r2, [r3, #8]
 8015d0c:	e043      	b.n	8015d96 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8015d0e:	687b      	ldr	r3, [r7, #4]
 8015d10:	2b00      	cmp	r3, #0
 8015d12:	d119      	bne.n	8015d48 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8015d14:	68fb      	ldr	r3, [r7, #12]
 8015d16:	6858      	ldr	r0, [r3, #4]
 8015d18:	68fb      	ldr	r3, [r7, #12]
 8015d1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015d1c:	461a      	mov	r2, r3
 8015d1e:	68b9      	ldr	r1, [r7, #8]
 8015d20:	f002 f859 	bl	8017dd6 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8015d24:	68fb      	ldr	r3, [r7, #12]
 8015d26:	685a      	ldr	r2, [r3, #4]
 8015d28:	68fb      	ldr	r3, [r7, #12]
 8015d2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015d2c:	441a      	add	r2, r3
 8015d2e:	68fb      	ldr	r3, [r7, #12]
 8015d30:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8015d32:	68fb      	ldr	r3, [r7, #12]
 8015d34:	685a      	ldr	r2, [r3, #4]
 8015d36:	68fb      	ldr	r3, [r7, #12]
 8015d38:	689b      	ldr	r3, [r3, #8]
 8015d3a:	429a      	cmp	r2, r3
 8015d3c:	d32b      	bcc.n	8015d96 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8015d3e:	68fb      	ldr	r3, [r7, #12]
 8015d40:	681a      	ldr	r2, [r3, #0]
 8015d42:	68fb      	ldr	r3, [r7, #12]
 8015d44:	605a      	str	r2, [r3, #4]
 8015d46:	e026      	b.n	8015d96 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8015d48:	68fb      	ldr	r3, [r7, #12]
 8015d4a:	68d8      	ldr	r0, [r3, #12]
 8015d4c:	68fb      	ldr	r3, [r7, #12]
 8015d4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015d50:	461a      	mov	r2, r3
 8015d52:	68b9      	ldr	r1, [r7, #8]
 8015d54:	f002 f83f 	bl	8017dd6 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8015d58:	68fb      	ldr	r3, [r7, #12]
 8015d5a:	68da      	ldr	r2, [r3, #12]
 8015d5c:	68fb      	ldr	r3, [r7, #12]
 8015d5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015d60:	425b      	negs	r3, r3
 8015d62:	441a      	add	r2, r3
 8015d64:	68fb      	ldr	r3, [r7, #12]
 8015d66:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8015d68:	68fb      	ldr	r3, [r7, #12]
 8015d6a:	68da      	ldr	r2, [r3, #12]
 8015d6c:	68fb      	ldr	r3, [r7, #12]
 8015d6e:	681b      	ldr	r3, [r3, #0]
 8015d70:	429a      	cmp	r2, r3
 8015d72:	d207      	bcs.n	8015d84 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8015d74:	68fb      	ldr	r3, [r7, #12]
 8015d76:	689a      	ldr	r2, [r3, #8]
 8015d78:	68fb      	ldr	r3, [r7, #12]
 8015d7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015d7c:	425b      	negs	r3, r3
 8015d7e:	441a      	add	r2, r3
 8015d80:	68fb      	ldr	r3, [r7, #12]
 8015d82:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8015d84:	687b      	ldr	r3, [r7, #4]
 8015d86:	2b02      	cmp	r3, #2
 8015d88:	d105      	bne.n	8015d96 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8015d8a:	693b      	ldr	r3, [r7, #16]
 8015d8c:	2b00      	cmp	r3, #0
 8015d8e:	d002      	beq.n	8015d96 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8015d90:	693b      	ldr	r3, [r7, #16]
 8015d92:	3b01      	subs	r3, #1
 8015d94:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8015d96:	693b      	ldr	r3, [r7, #16]
 8015d98:	1c5a      	adds	r2, r3, #1
 8015d9a:	68fb      	ldr	r3, [r7, #12]
 8015d9c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8015d9e:	697b      	ldr	r3, [r7, #20]
}
 8015da0:	4618      	mov	r0, r3
 8015da2:	3718      	adds	r7, #24
 8015da4:	46bd      	mov	sp, r7
 8015da6:	bd80      	pop	{r7, pc}

08015da8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8015da8:	b580      	push	{r7, lr}
 8015daa:	b082      	sub	sp, #8
 8015dac:	af00      	add	r7, sp, #0
 8015dae:	6078      	str	r0, [r7, #4]
 8015db0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8015db2:	687b      	ldr	r3, [r7, #4]
 8015db4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015db6:	2b00      	cmp	r3, #0
 8015db8:	d018      	beq.n	8015dec <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8015dba:	687b      	ldr	r3, [r7, #4]
 8015dbc:	68da      	ldr	r2, [r3, #12]
 8015dbe:	687b      	ldr	r3, [r7, #4]
 8015dc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015dc2:	441a      	add	r2, r3
 8015dc4:	687b      	ldr	r3, [r7, #4]
 8015dc6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8015dc8:	687b      	ldr	r3, [r7, #4]
 8015dca:	68da      	ldr	r2, [r3, #12]
 8015dcc:	687b      	ldr	r3, [r7, #4]
 8015dce:	689b      	ldr	r3, [r3, #8]
 8015dd0:	429a      	cmp	r2, r3
 8015dd2:	d303      	bcc.n	8015ddc <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8015dd4:	687b      	ldr	r3, [r7, #4]
 8015dd6:	681a      	ldr	r2, [r3, #0]
 8015dd8:	687b      	ldr	r3, [r7, #4]
 8015dda:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8015ddc:	687b      	ldr	r3, [r7, #4]
 8015dde:	68d9      	ldr	r1, [r3, #12]
 8015de0:	687b      	ldr	r3, [r7, #4]
 8015de2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015de4:	461a      	mov	r2, r3
 8015de6:	6838      	ldr	r0, [r7, #0]
 8015de8:	f001 fff5 	bl	8017dd6 <memcpy>
	}
}
 8015dec:	bf00      	nop
 8015dee:	3708      	adds	r7, #8
 8015df0:	46bd      	mov	sp, r7
 8015df2:	bd80      	pop	{r7, pc}

08015df4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8015df4:	b580      	push	{r7, lr}
 8015df6:	b084      	sub	sp, #16
 8015df8:	af00      	add	r7, sp, #0
 8015dfa:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8015dfc:	f001 f8e6 	bl	8016fcc <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8015e00:	687b      	ldr	r3, [r7, #4]
 8015e02:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8015e06:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8015e08:	e011      	b.n	8015e2e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8015e0a:	687b      	ldr	r3, [r7, #4]
 8015e0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015e0e:	2b00      	cmp	r3, #0
 8015e10:	d012      	beq.n	8015e38 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8015e12:	687b      	ldr	r3, [r7, #4]
 8015e14:	3324      	adds	r3, #36	@ 0x24
 8015e16:	4618      	mov	r0, r3
 8015e18:	f000 fcec 	bl	80167f4 <xTaskRemoveFromEventList>
 8015e1c:	4603      	mov	r3, r0
 8015e1e:	2b00      	cmp	r3, #0
 8015e20:	d001      	beq.n	8015e26 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8015e22:	f000 fdcb 	bl	80169bc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8015e26:	7bfb      	ldrb	r3, [r7, #15]
 8015e28:	3b01      	subs	r3, #1
 8015e2a:	b2db      	uxtb	r3, r3
 8015e2c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8015e2e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015e32:	2b00      	cmp	r3, #0
 8015e34:	dce9      	bgt.n	8015e0a <prvUnlockQueue+0x16>
 8015e36:	e000      	b.n	8015e3a <prvUnlockQueue+0x46>
					break;
 8015e38:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8015e3a:	687b      	ldr	r3, [r7, #4]
 8015e3c:	22ff      	movs	r2, #255	@ 0xff
 8015e3e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8015e42:	f001 f8f9 	bl	8017038 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8015e46:	f001 f8c1 	bl	8016fcc <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8015e4a:	687b      	ldr	r3, [r7, #4]
 8015e4c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8015e50:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8015e52:	e011      	b.n	8015e78 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8015e54:	687b      	ldr	r3, [r7, #4]
 8015e56:	691b      	ldr	r3, [r3, #16]
 8015e58:	2b00      	cmp	r3, #0
 8015e5a:	d012      	beq.n	8015e82 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8015e5c:	687b      	ldr	r3, [r7, #4]
 8015e5e:	3310      	adds	r3, #16
 8015e60:	4618      	mov	r0, r3
 8015e62:	f000 fcc7 	bl	80167f4 <xTaskRemoveFromEventList>
 8015e66:	4603      	mov	r3, r0
 8015e68:	2b00      	cmp	r3, #0
 8015e6a:	d001      	beq.n	8015e70 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8015e6c:	f000 fda6 	bl	80169bc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8015e70:	7bbb      	ldrb	r3, [r7, #14]
 8015e72:	3b01      	subs	r3, #1
 8015e74:	b2db      	uxtb	r3, r3
 8015e76:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8015e78:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8015e7c:	2b00      	cmp	r3, #0
 8015e7e:	dce9      	bgt.n	8015e54 <prvUnlockQueue+0x60>
 8015e80:	e000      	b.n	8015e84 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8015e82:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8015e84:	687b      	ldr	r3, [r7, #4]
 8015e86:	22ff      	movs	r2, #255	@ 0xff
 8015e88:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8015e8c:	f001 f8d4 	bl	8017038 <vPortExitCritical>
}
 8015e90:	bf00      	nop
 8015e92:	3710      	adds	r7, #16
 8015e94:	46bd      	mov	sp, r7
 8015e96:	bd80      	pop	{r7, pc}

08015e98 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8015e98:	b580      	push	{r7, lr}
 8015e9a:	b084      	sub	sp, #16
 8015e9c:	af00      	add	r7, sp, #0
 8015e9e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8015ea0:	f001 f894 	bl	8016fcc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8015ea4:	687b      	ldr	r3, [r7, #4]
 8015ea6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015ea8:	2b00      	cmp	r3, #0
 8015eaa:	d102      	bne.n	8015eb2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8015eac:	2301      	movs	r3, #1
 8015eae:	60fb      	str	r3, [r7, #12]
 8015eb0:	e001      	b.n	8015eb6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8015eb2:	2300      	movs	r3, #0
 8015eb4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8015eb6:	f001 f8bf 	bl	8017038 <vPortExitCritical>

	return xReturn;
 8015eba:	68fb      	ldr	r3, [r7, #12]
}
 8015ebc:	4618      	mov	r0, r3
 8015ebe:	3710      	adds	r7, #16
 8015ec0:	46bd      	mov	sp, r7
 8015ec2:	bd80      	pop	{r7, pc}

08015ec4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8015ec4:	b580      	push	{r7, lr}
 8015ec6:	b084      	sub	sp, #16
 8015ec8:	af00      	add	r7, sp, #0
 8015eca:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8015ecc:	f001 f87e 	bl	8016fcc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8015ed0:	687b      	ldr	r3, [r7, #4]
 8015ed2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8015ed4:	687b      	ldr	r3, [r7, #4]
 8015ed6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8015ed8:	429a      	cmp	r2, r3
 8015eda:	d102      	bne.n	8015ee2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8015edc:	2301      	movs	r3, #1
 8015ede:	60fb      	str	r3, [r7, #12]
 8015ee0:	e001      	b.n	8015ee6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8015ee2:	2300      	movs	r3, #0
 8015ee4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8015ee6:	f001 f8a7 	bl	8017038 <vPortExitCritical>

	return xReturn;
 8015eea:	68fb      	ldr	r3, [r7, #12]
}
 8015eec:	4618      	mov	r0, r3
 8015eee:	3710      	adds	r7, #16
 8015ef0:	46bd      	mov	sp, r7
 8015ef2:	bd80      	pop	{r7, pc}

08015ef4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8015ef4:	b580      	push	{r7, lr}
 8015ef6:	b08e      	sub	sp, #56	@ 0x38
 8015ef8:	af04      	add	r7, sp, #16
 8015efa:	60f8      	str	r0, [r7, #12]
 8015efc:	60b9      	str	r1, [r7, #8]
 8015efe:	607a      	str	r2, [r7, #4]
 8015f00:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8015f02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015f04:	2b00      	cmp	r3, #0
 8015f06:	d10d      	bne.n	8015f24 <xTaskCreateStatic+0x30>
	__asm volatile
 8015f08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015f0c:	b672      	cpsid	i
 8015f0e:	f383 8811 	msr	BASEPRI, r3
 8015f12:	f3bf 8f6f 	isb	sy
 8015f16:	f3bf 8f4f 	dsb	sy
 8015f1a:	b662      	cpsie	i
 8015f1c:	623b      	str	r3, [r7, #32]
}
 8015f1e:	bf00      	nop
 8015f20:	bf00      	nop
 8015f22:	e7fd      	b.n	8015f20 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 8015f24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015f26:	2b00      	cmp	r3, #0
 8015f28:	d10d      	bne.n	8015f46 <xTaskCreateStatic+0x52>
	__asm volatile
 8015f2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015f2e:	b672      	cpsid	i
 8015f30:	f383 8811 	msr	BASEPRI, r3
 8015f34:	f3bf 8f6f 	isb	sy
 8015f38:	f3bf 8f4f 	dsb	sy
 8015f3c:	b662      	cpsie	i
 8015f3e:	61fb      	str	r3, [r7, #28]
}
 8015f40:	bf00      	nop
 8015f42:	bf00      	nop
 8015f44:	e7fd      	b.n	8015f42 <xTaskCreateStatic+0x4e>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8015f46:	2358      	movs	r3, #88	@ 0x58
 8015f48:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8015f4a:	693b      	ldr	r3, [r7, #16]
 8015f4c:	2b58      	cmp	r3, #88	@ 0x58
 8015f4e:	d00d      	beq.n	8015f6c <xTaskCreateStatic+0x78>
	__asm volatile
 8015f50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015f54:	b672      	cpsid	i
 8015f56:	f383 8811 	msr	BASEPRI, r3
 8015f5a:	f3bf 8f6f 	isb	sy
 8015f5e:	f3bf 8f4f 	dsb	sy
 8015f62:	b662      	cpsie	i
 8015f64:	61bb      	str	r3, [r7, #24]
}
 8015f66:	bf00      	nop
 8015f68:	bf00      	nop
 8015f6a:	e7fd      	b.n	8015f68 <xTaskCreateStatic+0x74>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8015f6c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8015f6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015f70:	2b00      	cmp	r3, #0
 8015f72:	d01e      	beq.n	8015fb2 <xTaskCreateStatic+0xbe>
 8015f74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015f76:	2b00      	cmp	r3, #0
 8015f78:	d01b      	beq.n	8015fb2 <xTaskCreateStatic+0xbe>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8015f7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015f7c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8015f7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015f80:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8015f82:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8015f84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015f86:	2202      	movs	r2, #2
 8015f88:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8015f8c:	2300      	movs	r3, #0
 8015f8e:	9303      	str	r3, [sp, #12]
 8015f90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015f92:	9302      	str	r3, [sp, #8]
 8015f94:	f107 0314 	add.w	r3, r7, #20
 8015f98:	9301      	str	r3, [sp, #4]
 8015f9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015f9c:	9300      	str	r3, [sp, #0]
 8015f9e:	683b      	ldr	r3, [r7, #0]
 8015fa0:	687a      	ldr	r2, [r7, #4]
 8015fa2:	68b9      	ldr	r1, [r7, #8]
 8015fa4:	68f8      	ldr	r0, [r7, #12]
 8015fa6:	f000 f850 	bl	801604a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8015faa:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8015fac:	f000 f8e2 	bl	8016174 <prvAddNewTaskToReadyList>
 8015fb0:	e001      	b.n	8015fb6 <xTaskCreateStatic+0xc2>
		}
		else
		{
			xReturn = NULL;
 8015fb2:	2300      	movs	r3, #0
 8015fb4:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8015fb6:	697b      	ldr	r3, [r7, #20]
	}
 8015fb8:	4618      	mov	r0, r3
 8015fba:	3728      	adds	r7, #40	@ 0x28
 8015fbc:	46bd      	mov	sp, r7
 8015fbe:	bd80      	pop	{r7, pc}

08015fc0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8015fc0:	b580      	push	{r7, lr}
 8015fc2:	b08c      	sub	sp, #48	@ 0x30
 8015fc4:	af04      	add	r7, sp, #16
 8015fc6:	60f8      	str	r0, [r7, #12]
 8015fc8:	60b9      	str	r1, [r7, #8]
 8015fca:	603b      	str	r3, [r7, #0]
 8015fcc:	4613      	mov	r3, r2
 8015fce:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8015fd0:	88fb      	ldrh	r3, [r7, #6]
 8015fd2:	009b      	lsls	r3, r3, #2
 8015fd4:	4618      	mov	r0, r3
 8015fd6:	f001 f927 	bl	8017228 <pvPortMalloc>
 8015fda:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8015fdc:	697b      	ldr	r3, [r7, #20]
 8015fde:	2b00      	cmp	r3, #0
 8015fe0:	d00e      	beq.n	8016000 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8015fe2:	2058      	movs	r0, #88	@ 0x58
 8015fe4:	f001 f920 	bl	8017228 <pvPortMalloc>
 8015fe8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8015fea:	69fb      	ldr	r3, [r7, #28]
 8015fec:	2b00      	cmp	r3, #0
 8015fee:	d003      	beq.n	8015ff8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8015ff0:	69fb      	ldr	r3, [r7, #28]
 8015ff2:	697a      	ldr	r2, [r7, #20]
 8015ff4:	631a      	str	r2, [r3, #48]	@ 0x30
 8015ff6:	e005      	b.n	8016004 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8015ff8:	6978      	ldr	r0, [r7, #20]
 8015ffa:	f001 f9e7 	bl	80173cc <vPortFree>
 8015ffe:	e001      	b.n	8016004 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8016000:	2300      	movs	r3, #0
 8016002:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8016004:	69fb      	ldr	r3, [r7, #28]
 8016006:	2b00      	cmp	r3, #0
 8016008:	d017      	beq.n	801603a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 801600a:	69fb      	ldr	r3, [r7, #28]
 801600c:	2200      	movs	r2, #0
 801600e:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8016012:	88fa      	ldrh	r2, [r7, #6]
 8016014:	2300      	movs	r3, #0
 8016016:	9303      	str	r3, [sp, #12]
 8016018:	69fb      	ldr	r3, [r7, #28]
 801601a:	9302      	str	r3, [sp, #8]
 801601c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801601e:	9301      	str	r3, [sp, #4]
 8016020:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016022:	9300      	str	r3, [sp, #0]
 8016024:	683b      	ldr	r3, [r7, #0]
 8016026:	68b9      	ldr	r1, [r7, #8]
 8016028:	68f8      	ldr	r0, [r7, #12]
 801602a:	f000 f80e 	bl	801604a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 801602e:	69f8      	ldr	r0, [r7, #28]
 8016030:	f000 f8a0 	bl	8016174 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8016034:	2301      	movs	r3, #1
 8016036:	61bb      	str	r3, [r7, #24]
 8016038:	e002      	b.n	8016040 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 801603a:	f04f 33ff 	mov.w	r3, #4294967295
 801603e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8016040:	69bb      	ldr	r3, [r7, #24]
	}
 8016042:	4618      	mov	r0, r3
 8016044:	3720      	adds	r7, #32
 8016046:	46bd      	mov	sp, r7
 8016048:	bd80      	pop	{r7, pc}

0801604a <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 801604a:	b580      	push	{r7, lr}
 801604c:	b088      	sub	sp, #32
 801604e:	af00      	add	r7, sp, #0
 8016050:	60f8      	str	r0, [r7, #12]
 8016052:	60b9      	str	r1, [r7, #8]
 8016054:	607a      	str	r2, [r7, #4]
 8016056:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8016058:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801605a:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 801605c:	687b      	ldr	r3, [r7, #4]
 801605e:	009b      	lsls	r3, r3, #2
 8016060:	461a      	mov	r2, r3
 8016062:	21a5      	movs	r1, #165	@ 0xa5
 8016064:	f001 fdf6 	bl	8017c54 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8016068:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801606a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 801606c:	6879      	ldr	r1, [r7, #4]
 801606e:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8016072:	440b      	add	r3, r1
 8016074:	009b      	lsls	r3, r3, #2
 8016076:	4413      	add	r3, r2
 8016078:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 801607a:	69bb      	ldr	r3, [r7, #24]
 801607c:	f023 0307 	bic.w	r3, r3, #7
 8016080:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8016082:	69bb      	ldr	r3, [r7, #24]
 8016084:	f003 0307 	and.w	r3, r3, #7
 8016088:	2b00      	cmp	r3, #0
 801608a:	d00d      	beq.n	80160a8 <prvInitialiseNewTask+0x5e>
	__asm volatile
 801608c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016090:	b672      	cpsid	i
 8016092:	f383 8811 	msr	BASEPRI, r3
 8016096:	f3bf 8f6f 	isb	sy
 801609a:	f3bf 8f4f 	dsb	sy
 801609e:	b662      	cpsie	i
 80160a0:	617b      	str	r3, [r7, #20]
}
 80160a2:	bf00      	nop
 80160a4:	bf00      	nop
 80160a6:	e7fd      	b.n	80160a4 <prvInitialiseNewTask+0x5a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80160a8:	68bb      	ldr	r3, [r7, #8]
 80160aa:	2b00      	cmp	r3, #0
 80160ac:	d01f      	beq.n	80160ee <prvInitialiseNewTask+0xa4>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80160ae:	2300      	movs	r3, #0
 80160b0:	61fb      	str	r3, [r7, #28]
 80160b2:	e012      	b.n	80160da <prvInitialiseNewTask+0x90>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80160b4:	68ba      	ldr	r2, [r7, #8]
 80160b6:	69fb      	ldr	r3, [r7, #28]
 80160b8:	4413      	add	r3, r2
 80160ba:	7819      	ldrb	r1, [r3, #0]
 80160bc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80160be:	69fb      	ldr	r3, [r7, #28]
 80160c0:	4413      	add	r3, r2
 80160c2:	3334      	adds	r3, #52	@ 0x34
 80160c4:	460a      	mov	r2, r1
 80160c6:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80160c8:	68ba      	ldr	r2, [r7, #8]
 80160ca:	69fb      	ldr	r3, [r7, #28]
 80160cc:	4413      	add	r3, r2
 80160ce:	781b      	ldrb	r3, [r3, #0]
 80160d0:	2b00      	cmp	r3, #0
 80160d2:	d006      	beq.n	80160e2 <prvInitialiseNewTask+0x98>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80160d4:	69fb      	ldr	r3, [r7, #28]
 80160d6:	3301      	adds	r3, #1
 80160d8:	61fb      	str	r3, [r7, #28]
 80160da:	69fb      	ldr	r3, [r7, #28]
 80160dc:	2b0f      	cmp	r3, #15
 80160de:	d9e9      	bls.n	80160b4 <prvInitialiseNewTask+0x6a>
 80160e0:	e000      	b.n	80160e4 <prvInitialiseNewTask+0x9a>
			{
				break;
 80160e2:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80160e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80160e6:	2200      	movs	r2, #0
 80160e8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80160ec:	e003      	b.n	80160f6 <prvInitialiseNewTask+0xac>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80160ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80160f0:	2200      	movs	r2, #0
 80160f2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80160f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80160f8:	2b06      	cmp	r3, #6
 80160fa:	d901      	bls.n	8016100 <prvInitialiseNewTask+0xb6>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80160fc:	2306      	movs	r3, #6
 80160fe:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8016100:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016102:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8016104:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8016106:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016108:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801610a:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 801610c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801610e:	2200      	movs	r2, #0
 8016110:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8016112:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016114:	3304      	adds	r3, #4
 8016116:	4618      	mov	r0, r3
 8016118:	f7ff f892 	bl	8015240 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 801611c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801611e:	3318      	adds	r3, #24
 8016120:	4618      	mov	r0, r3
 8016122:	f7ff f88d 	bl	8015240 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8016126:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016128:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801612a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801612c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801612e:	f1c3 0207 	rsb	r2, r3, #7
 8016132:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016134:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8016136:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016138:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801613a:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif /* portCRITICAL_NESTING_IN_TCB */

	#if ( configUSE_APPLICATION_TASK_TAG == 1 )
	{
		pxNewTCB->pxTaskTag = NULL;
 801613c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801613e:	2200      	movs	r2, #0
 8016140:	64da      	str	r2, [r3, #76]	@ 0x4c
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8016142:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016144:	2200      	movs	r2, #0
 8016146:	651a      	str	r2, [r3, #80]	@ 0x50
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8016148:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801614a:	2200      	movs	r2, #0
 801614c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8016150:	683a      	ldr	r2, [r7, #0]
 8016152:	68f9      	ldr	r1, [r7, #12]
 8016154:	69b8      	ldr	r0, [r7, #24]
 8016156:	f000 fe27 	bl	8016da8 <pxPortInitialiseStack>
 801615a:	4602      	mov	r2, r0
 801615c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801615e:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8016160:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016162:	2b00      	cmp	r3, #0
 8016164:	d002      	beq.n	801616c <prvInitialiseNewTask+0x122>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8016166:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016168:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801616a:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 801616c:	bf00      	nop
 801616e:	3720      	adds	r7, #32
 8016170:	46bd      	mov	sp, r7
 8016172:	bd80      	pop	{r7, pc}

08016174 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8016174:	b580      	push	{r7, lr}
 8016176:	b082      	sub	sp, #8
 8016178:	af00      	add	r7, sp, #0
 801617a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 801617c:	f000 ff26 	bl	8016fcc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8016180:	4b2a      	ldr	r3, [pc, #168]	@ (801622c <prvAddNewTaskToReadyList+0xb8>)
 8016182:	681b      	ldr	r3, [r3, #0]
 8016184:	3301      	adds	r3, #1
 8016186:	4a29      	ldr	r2, [pc, #164]	@ (801622c <prvAddNewTaskToReadyList+0xb8>)
 8016188:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 801618a:	4b29      	ldr	r3, [pc, #164]	@ (8016230 <prvAddNewTaskToReadyList+0xbc>)
 801618c:	681b      	ldr	r3, [r3, #0]
 801618e:	2b00      	cmp	r3, #0
 8016190:	d109      	bne.n	80161a6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8016192:	4a27      	ldr	r2, [pc, #156]	@ (8016230 <prvAddNewTaskToReadyList+0xbc>)
 8016194:	687b      	ldr	r3, [r7, #4]
 8016196:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8016198:	4b24      	ldr	r3, [pc, #144]	@ (801622c <prvAddNewTaskToReadyList+0xb8>)
 801619a:	681b      	ldr	r3, [r3, #0]
 801619c:	2b01      	cmp	r3, #1
 801619e:	d110      	bne.n	80161c2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80161a0:	f000 fc32 	bl	8016a08 <prvInitialiseTaskLists>
 80161a4:	e00d      	b.n	80161c2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80161a6:	4b23      	ldr	r3, [pc, #140]	@ (8016234 <prvAddNewTaskToReadyList+0xc0>)
 80161a8:	681b      	ldr	r3, [r3, #0]
 80161aa:	2b00      	cmp	r3, #0
 80161ac:	d109      	bne.n	80161c2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80161ae:	4b20      	ldr	r3, [pc, #128]	@ (8016230 <prvAddNewTaskToReadyList+0xbc>)
 80161b0:	681b      	ldr	r3, [r3, #0]
 80161b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80161b4:	687b      	ldr	r3, [r7, #4]
 80161b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80161b8:	429a      	cmp	r2, r3
 80161ba:	d802      	bhi.n	80161c2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80161bc:	4a1c      	ldr	r2, [pc, #112]	@ (8016230 <prvAddNewTaskToReadyList+0xbc>)
 80161be:	687b      	ldr	r3, [r7, #4]
 80161c0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80161c2:	4b1d      	ldr	r3, [pc, #116]	@ (8016238 <prvAddNewTaskToReadyList+0xc4>)
 80161c4:	681b      	ldr	r3, [r3, #0]
 80161c6:	3301      	adds	r3, #1
 80161c8:	4a1b      	ldr	r2, [pc, #108]	@ (8016238 <prvAddNewTaskToReadyList+0xc4>)
 80161ca:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80161cc:	687b      	ldr	r3, [r7, #4]
 80161ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80161d0:	2201      	movs	r2, #1
 80161d2:	409a      	lsls	r2, r3
 80161d4:	4b19      	ldr	r3, [pc, #100]	@ (801623c <prvAddNewTaskToReadyList+0xc8>)
 80161d6:	681b      	ldr	r3, [r3, #0]
 80161d8:	4313      	orrs	r3, r2
 80161da:	4a18      	ldr	r2, [pc, #96]	@ (801623c <prvAddNewTaskToReadyList+0xc8>)
 80161dc:	6013      	str	r3, [r2, #0]
 80161de:	687b      	ldr	r3, [r7, #4]
 80161e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80161e2:	4613      	mov	r3, r2
 80161e4:	009b      	lsls	r3, r3, #2
 80161e6:	4413      	add	r3, r2
 80161e8:	009b      	lsls	r3, r3, #2
 80161ea:	4a15      	ldr	r2, [pc, #84]	@ (8016240 <prvAddNewTaskToReadyList+0xcc>)
 80161ec:	441a      	add	r2, r3
 80161ee:	687b      	ldr	r3, [r7, #4]
 80161f0:	3304      	adds	r3, #4
 80161f2:	4619      	mov	r1, r3
 80161f4:	4610      	mov	r0, r2
 80161f6:	f7ff f830 	bl	801525a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80161fa:	f000 ff1d 	bl	8017038 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80161fe:	4b0d      	ldr	r3, [pc, #52]	@ (8016234 <prvAddNewTaskToReadyList+0xc0>)
 8016200:	681b      	ldr	r3, [r3, #0]
 8016202:	2b00      	cmp	r3, #0
 8016204:	d00e      	beq.n	8016224 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8016206:	4b0a      	ldr	r3, [pc, #40]	@ (8016230 <prvAddNewTaskToReadyList+0xbc>)
 8016208:	681b      	ldr	r3, [r3, #0]
 801620a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801620c:	687b      	ldr	r3, [r7, #4]
 801620e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016210:	429a      	cmp	r2, r3
 8016212:	d207      	bcs.n	8016224 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8016214:	4b0b      	ldr	r3, [pc, #44]	@ (8016244 <prvAddNewTaskToReadyList+0xd0>)
 8016216:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801621a:	601a      	str	r2, [r3, #0]
 801621c:	f3bf 8f4f 	dsb	sy
 8016220:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8016224:	bf00      	nop
 8016226:	3708      	adds	r7, #8
 8016228:	46bd      	mov	sp, r7
 801622a:	bd80      	pop	{r7, pc}
 801622c:	20001d58 	.word	0x20001d58
 8016230:	20001c58 	.word	0x20001c58
 8016234:	20001d64 	.word	0x20001d64
 8016238:	20001d74 	.word	0x20001d74
 801623c:	20001d60 	.word	0x20001d60
 8016240:	20001c5c 	.word	0x20001c5c
 8016244:	e000ed04 	.word	0xe000ed04

08016248 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8016248:	b580      	push	{r7, lr}
 801624a:	b084      	sub	sp, #16
 801624c:	af00      	add	r7, sp, #0
 801624e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8016250:	2300      	movs	r3, #0
 8016252:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8016254:	687b      	ldr	r3, [r7, #4]
 8016256:	2b00      	cmp	r3, #0
 8016258:	d01a      	beq.n	8016290 <vTaskDelay+0x48>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 801625a:	4b15      	ldr	r3, [pc, #84]	@ (80162b0 <vTaskDelay+0x68>)
 801625c:	681b      	ldr	r3, [r3, #0]
 801625e:	2b00      	cmp	r3, #0
 8016260:	d00d      	beq.n	801627e <vTaskDelay+0x36>
	__asm volatile
 8016262:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016266:	b672      	cpsid	i
 8016268:	f383 8811 	msr	BASEPRI, r3
 801626c:	f3bf 8f6f 	isb	sy
 8016270:	f3bf 8f4f 	dsb	sy
 8016274:	b662      	cpsie	i
 8016276:	60bb      	str	r3, [r7, #8]
}
 8016278:	bf00      	nop
 801627a:	bf00      	nop
 801627c:	e7fd      	b.n	801627a <vTaskDelay+0x32>
			vTaskSuspendAll();
 801627e:	f000 f881 	bl	8016384 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8016282:	2100      	movs	r1, #0
 8016284:	6878      	ldr	r0, [r7, #4]
 8016286:	f000 fd29 	bl	8016cdc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 801628a:	f000 f889 	bl	80163a0 <xTaskResumeAll>
 801628e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8016290:	68fb      	ldr	r3, [r7, #12]
 8016292:	2b00      	cmp	r3, #0
 8016294:	d107      	bne.n	80162a6 <vTaskDelay+0x5e>
		{
			portYIELD_WITHIN_API();
 8016296:	4b07      	ldr	r3, [pc, #28]	@ (80162b4 <vTaskDelay+0x6c>)
 8016298:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801629c:	601a      	str	r2, [r3, #0]
 801629e:	f3bf 8f4f 	dsb	sy
 80162a2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80162a6:	bf00      	nop
 80162a8:	3710      	adds	r7, #16
 80162aa:	46bd      	mov	sp, r7
 80162ac:	bd80      	pop	{r7, pc}
 80162ae:	bf00      	nop
 80162b0:	20001d80 	.word	0x20001d80
 80162b4:	e000ed04 	.word	0xe000ed04

080162b8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80162b8:	b580      	push	{r7, lr}
 80162ba:	b08a      	sub	sp, #40	@ 0x28
 80162bc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80162be:	2300      	movs	r3, #0
 80162c0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80162c2:	2300      	movs	r3, #0
 80162c4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80162c6:	463a      	mov	r2, r7
 80162c8:	1d39      	adds	r1, r7, #4
 80162ca:	f107 0308 	add.w	r3, r7, #8
 80162ce:	4618      	mov	r0, r3
 80162d0:	f7eb fe68 	bl	8001fa4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80162d4:	6839      	ldr	r1, [r7, #0]
 80162d6:	687b      	ldr	r3, [r7, #4]
 80162d8:	68ba      	ldr	r2, [r7, #8]
 80162da:	9202      	str	r2, [sp, #8]
 80162dc:	9301      	str	r3, [sp, #4]
 80162de:	2300      	movs	r3, #0
 80162e0:	9300      	str	r3, [sp, #0]
 80162e2:	2300      	movs	r3, #0
 80162e4:	460a      	mov	r2, r1
 80162e6:	4921      	ldr	r1, [pc, #132]	@ (801636c <vTaskStartScheduler+0xb4>)
 80162e8:	4821      	ldr	r0, [pc, #132]	@ (8016370 <vTaskStartScheduler+0xb8>)
 80162ea:	f7ff fe03 	bl	8015ef4 <xTaskCreateStatic>
 80162ee:	4603      	mov	r3, r0
 80162f0:	4a20      	ldr	r2, [pc, #128]	@ (8016374 <vTaskStartScheduler+0xbc>)
 80162f2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80162f4:	4b1f      	ldr	r3, [pc, #124]	@ (8016374 <vTaskStartScheduler+0xbc>)
 80162f6:	681b      	ldr	r3, [r3, #0]
 80162f8:	2b00      	cmp	r3, #0
 80162fa:	d002      	beq.n	8016302 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80162fc:	2301      	movs	r3, #1
 80162fe:	617b      	str	r3, [r7, #20]
 8016300:	e001      	b.n	8016306 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8016302:	2300      	movs	r3, #0
 8016304:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8016306:	697b      	ldr	r3, [r7, #20]
 8016308:	2b01      	cmp	r3, #1
 801630a:	d118      	bne.n	801633e <vTaskStartScheduler+0x86>
	__asm volatile
 801630c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016310:	b672      	cpsid	i
 8016312:	f383 8811 	msr	BASEPRI, r3
 8016316:	f3bf 8f6f 	isb	sy
 801631a:	f3bf 8f4f 	dsb	sy
 801631e:	b662      	cpsie	i
 8016320:	613b      	str	r3, [r7, #16]
}
 8016322:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8016324:	4b14      	ldr	r3, [pc, #80]	@ (8016378 <vTaskStartScheduler+0xc0>)
 8016326:	f04f 32ff 	mov.w	r2, #4294967295
 801632a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 801632c:	4b13      	ldr	r3, [pc, #76]	@ (801637c <vTaskStartScheduler+0xc4>)
 801632e:	2201      	movs	r2, #1
 8016330:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8016332:	4b13      	ldr	r3, [pc, #76]	@ (8016380 <vTaskStartScheduler+0xc8>)
 8016334:	2200      	movs	r2, #0
 8016336:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8016338:	f000 fdca 	bl	8016ed0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 801633c:	e011      	b.n	8016362 <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 801633e:	697b      	ldr	r3, [r7, #20]
 8016340:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016344:	d10d      	bne.n	8016362 <vTaskStartScheduler+0xaa>
	__asm volatile
 8016346:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801634a:	b672      	cpsid	i
 801634c:	f383 8811 	msr	BASEPRI, r3
 8016350:	f3bf 8f6f 	isb	sy
 8016354:	f3bf 8f4f 	dsb	sy
 8016358:	b662      	cpsie	i
 801635a:	60fb      	str	r3, [r7, #12]
}
 801635c:	bf00      	nop
 801635e:	bf00      	nop
 8016360:	e7fd      	b.n	801635e <vTaskStartScheduler+0xa6>
}
 8016362:	bf00      	nop
 8016364:	3718      	adds	r7, #24
 8016366:	46bd      	mov	sp, r7
 8016368:	bd80      	pop	{r7, pc}
 801636a:	bf00      	nop
 801636c:	0801ccf4 	.word	0x0801ccf4
 8016370:	080169d5 	.word	0x080169d5
 8016374:	20001d7c 	.word	0x20001d7c
 8016378:	20001d78 	.word	0x20001d78
 801637c:	20001d64 	.word	0x20001d64
 8016380:	20001d5c 	.word	0x20001d5c

08016384 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8016384:	b480      	push	{r7}
 8016386:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8016388:	4b04      	ldr	r3, [pc, #16]	@ (801639c <vTaskSuspendAll+0x18>)
 801638a:	681b      	ldr	r3, [r3, #0]
 801638c:	3301      	adds	r3, #1
 801638e:	4a03      	ldr	r2, [pc, #12]	@ (801639c <vTaskSuspendAll+0x18>)
 8016390:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8016392:	bf00      	nop
 8016394:	46bd      	mov	sp, r7
 8016396:	f85d 7b04 	ldr.w	r7, [sp], #4
 801639a:	4770      	bx	lr
 801639c:	20001d80 	.word	0x20001d80

080163a0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80163a0:	b580      	push	{r7, lr}
 80163a2:	b084      	sub	sp, #16
 80163a4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80163a6:	2300      	movs	r3, #0
 80163a8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80163aa:	2300      	movs	r3, #0
 80163ac:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80163ae:	4b43      	ldr	r3, [pc, #268]	@ (80164bc <xTaskResumeAll+0x11c>)
 80163b0:	681b      	ldr	r3, [r3, #0]
 80163b2:	2b00      	cmp	r3, #0
 80163b4:	d10d      	bne.n	80163d2 <xTaskResumeAll+0x32>
	__asm volatile
 80163b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80163ba:	b672      	cpsid	i
 80163bc:	f383 8811 	msr	BASEPRI, r3
 80163c0:	f3bf 8f6f 	isb	sy
 80163c4:	f3bf 8f4f 	dsb	sy
 80163c8:	b662      	cpsie	i
 80163ca:	603b      	str	r3, [r7, #0]
}
 80163cc:	bf00      	nop
 80163ce:	bf00      	nop
 80163d0:	e7fd      	b.n	80163ce <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80163d2:	f000 fdfb 	bl	8016fcc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80163d6:	4b39      	ldr	r3, [pc, #228]	@ (80164bc <xTaskResumeAll+0x11c>)
 80163d8:	681b      	ldr	r3, [r3, #0]
 80163da:	3b01      	subs	r3, #1
 80163dc:	4a37      	ldr	r2, [pc, #220]	@ (80164bc <xTaskResumeAll+0x11c>)
 80163de:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80163e0:	4b36      	ldr	r3, [pc, #216]	@ (80164bc <xTaskResumeAll+0x11c>)
 80163e2:	681b      	ldr	r3, [r3, #0]
 80163e4:	2b00      	cmp	r3, #0
 80163e6:	d161      	bne.n	80164ac <xTaskResumeAll+0x10c>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80163e8:	4b35      	ldr	r3, [pc, #212]	@ (80164c0 <xTaskResumeAll+0x120>)
 80163ea:	681b      	ldr	r3, [r3, #0]
 80163ec:	2b00      	cmp	r3, #0
 80163ee:	d05d      	beq.n	80164ac <xTaskResumeAll+0x10c>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80163f0:	e02e      	b.n	8016450 <xTaskResumeAll+0xb0>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80163f2:	4b34      	ldr	r3, [pc, #208]	@ (80164c4 <xTaskResumeAll+0x124>)
 80163f4:	68db      	ldr	r3, [r3, #12]
 80163f6:	68db      	ldr	r3, [r3, #12]
 80163f8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80163fa:	68fb      	ldr	r3, [r7, #12]
 80163fc:	3318      	adds	r3, #24
 80163fe:	4618      	mov	r0, r3
 8016400:	f7fe ff88 	bl	8015314 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8016404:	68fb      	ldr	r3, [r7, #12]
 8016406:	3304      	adds	r3, #4
 8016408:	4618      	mov	r0, r3
 801640a:	f7fe ff83 	bl	8015314 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 801640e:	68fb      	ldr	r3, [r7, #12]
 8016410:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016412:	2201      	movs	r2, #1
 8016414:	409a      	lsls	r2, r3
 8016416:	4b2c      	ldr	r3, [pc, #176]	@ (80164c8 <xTaskResumeAll+0x128>)
 8016418:	681b      	ldr	r3, [r3, #0]
 801641a:	4313      	orrs	r3, r2
 801641c:	4a2a      	ldr	r2, [pc, #168]	@ (80164c8 <xTaskResumeAll+0x128>)
 801641e:	6013      	str	r3, [r2, #0]
 8016420:	68fb      	ldr	r3, [r7, #12]
 8016422:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016424:	4613      	mov	r3, r2
 8016426:	009b      	lsls	r3, r3, #2
 8016428:	4413      	add	r3, r2
 801642a:	009b      	lsls	r3, r3, #2
 801642c:	4a27      	ldr	r2, [pc, #156]	@ (80164cc <xTaskResumeAll+0x12c>)
 801642e:	441a      	add	r2, r3
 8016430:	68fb      	ldr	r3, [r7, #12]
 8016432:	3304      	adds	r3, #4
 8016434:	4619      	mov	r1, r3
 8016436:	4610      	mov	r0, r2
 8016438:	f7fe ff0f 	bl	801525a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 801643c:	68fb      	ldr	r3, [r7, #12]
 801643e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016440:	4b23      	ldr	r3, [pc, #140]	@ (80164d0 <xTaskResumeAll+0x130>)
 8016442:	681b      	ldr	r3, [r3, #0]
 8016444:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016446:	429a      	cmp	r2, r3
 8016448:	d302      	bcc.n	8016450 <xTaskResumeAll+0xb0>
					{
						xYieldPending = pdTRUE;
 801644a:	4b22      	ldr	r3, [pc, #136]	@ (80164d4 <xTaskResumeAll+0x134>)
 801644c:	2201      	movs	r2, #1
 801644e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8016450:	4b1c      	ldr	r3, [pc, #112]	@ (80164c4 <xTaskResumeAll+0x124>)
 8016452:	681b      	ldr	r3, [r3, #0]
 8016454:	2b00      	cmp	r3, #0
 8016456:	d1cc      	bne.n	80163f2 <xTaskResumeAll+0x52>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8016458:	68fb      	ldr	r3, [r7, #12]
 801645a:	2b00      	cmp	r3, #0
 801645c:	d001      	beq.n	8016462 <xTaskResumeAll+0xc2>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 801645e:	f000 fb73 	bl	8016b48 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8016462:	4b1d      	ldr	r3, [pc, #116]	@ (80164d8 <xTaskResumeAll+0x138>)
 8016464:	681b      	ldr	r3, [r3, #0]
 8016466:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8016468:	687b      	ldr	r3, [r7, #4]
 801646a:	2b00      	cmp	r3, #0
 801646c:	d010      	beq.n	8016490 <xTaskResumeAll+0xf0>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 801646e:	f000 f859 	bl	8016524 <xTaskIncrementTick>
 8016472:	4603      	mov	r3, r0
 8016474:	2b00      	cmp	r3, #0
 8016476:	d002      	beq.n	801647e <xTaskResumeAll+0xde>
							{
								xYieldPending = pdTRUE;
 8016478:	4b16      	ldr	r3, [pc, #88]	@ (80164d4 <xTaskResumeAll+0x134>)
 801647a:	2201      	movs	r2, #1
 801647c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 801647e:	687b      	ldr	r3, [r7, #4]
 8016480:	3b01      	subs	r3, #1
 8016482:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8016484:	687b      	ldr	r3, [r7, #4]
 8016486:	2b00      	cmp	r3, #0
 8016488:	d1f1      	bne.n	801646e <xTaskResumeAll+0xce>

						uxPendedTicks = 0;
 801648a:	4b13      	ldr	r3, [pc, #76]	@ (80164d8 <xTaskResumeAll+0x138>)
 801648c:	2200      	movs	r2, #0
 801648e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8016490:	4b10      	ldr	r3, [pc, #64]	@ (80164d4 <xTaskResumeAll+0x134>)
 8016492:	681b      	ldr	r3, [r3, #0]
 8016494:	2b00      	cmp	r3, #0
 8016496:	d009      	beq.n	80164ac <xTaskResumeAll+0x10c>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8016498:	2301      	movs	r3, #1
 801649a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 801649c:	4b0f      	ldr	r3, [pc, #60]	@ (80164dc <xTaskResumeAll+0x13c>)
 801649e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80164a2:	601a      	str	r2, [r3, #0]
 80164a4:	f3bf 8f4f 	dsb	sy
 80164a8:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80164ac:	f000 fdc4 	bl	8017038 <vPortExitCritical>

	return xAlreadyYielded;
 80164b0:	68bb      	ldr	r3, [r7, #8]
}
 80164b2:	4618      	mov	r0, r3
 80164b4:	3710      	adds	r7, #16
 80164b6:	46bd      	mov	sp, r7
 80164b8:	bd80      	pop	{r7, pc}
 80164ba:	bf00      	nop
 80164bc:	20001d80 	.word	0x20001d80
 80164c0:	20001d58 	.word	0x20001d58
 80164c4:	20001d18 	.word	0x20001d18
 80164c8:	20001d60 	.word	0x20001d60
 80164cc:	20001c5c 	.word	0x20001c5c
 80164d0:	20001c58 	.word	0x20001c58
 80164d4:	20001d6c 	.word	0x20001d6c
 80164d8:	20001d68 	.word	0x20001d68
 80164dc:	e000ed04 	.word	0xe000ed04

080164e0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80164e0:	b480      	push	{r7}
 80164e2:	b083      	sub	sp, #12
 80164e4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80164e6:	4b05      	ldr	r3, [pc, #20]	@ (80164fc <xTaskGetTickCount+0x1c>)
 80164e8:	681b      	ldr	r3, [r3, #0]
 80164ea:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80164ec:	687b      	ldr	r3, [r7, #4]
}
 80164ee:	4618      	mov	r0, r3
 80164f0:	370c      	adds	r7, #12
 80164f2:	46bd      	mov	sp, r7
 80164f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80164f8:	4770      	bx	lr
 80164fa:	bf00      	nop
 80164fc:	20001d5c 	.word	0x20001d5c

08016500 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8016500:	b580      	push	{r7, lr}
 8016502:	b082      	sub	sp, #8
 8016504:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8016506:	f000 fe49 	bl	801719c <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 801650a:	2300      	movs	r3, #0
 801650c:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 801650e:	4b04      	ldr	r3, [pc, #16]	@ (8016520 <xTaskGetTickCountFromISR+0x20>)
 8016510:	681b      	ldr	r3, [r3, #0]
 8016512:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8016514:	683b      	ldr	r3, [r7, #0]
}
 8016516:	4618      	mov	r0, r3
 8016518:	3708      	adds	r7, #8
 801651a:	46bd      	mov	sp, r7
 801651c:	bd80      	pop	{r7, pc}
 801651e:	bf00      	nop
 8016520:	20001d5c 	.word	0x20001d5c

08016524 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8016524:	b580      	push	{r7, lr}
 8016526:	b086      	sub	sp, #24
 8016528:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 801652a:	2300      	movs	r3, #0
 801652c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801652e:	4b50      	ldr	r3, [pc, #320]	@ (8016670 <xTaskIncrementTick+0x14c>)
 8016530:	681b      	ldr	r3, [r3, #0]
 8016532:	2b00      	cmp	r3, #0
 8016534:	f040 808b 	bne.w	801664e <xTaskIncrementTick+0x12a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8016538:	4b4e      	ldr	r3, [pc, #312]	@ (8016674 <xTaskIncrementTick+0x150>)
 801653a:	681b      	ldr	r3, [r3, #0]
 801653c:	3301      	adds	r3, #1
 801653e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8016540:	4a4c      	ldr	r2, [pc, #304]	@ (8016674 <xTaskIncrementTick+0x150>)
 8016542:	693b      	ldr	r3, [r7, #16]
 8016544:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8016546:	693b      	ldr	r3, [r7, #16]
 8016548:	2b00      	cmp	r3, #0
 801654a:	d123      	bne.n	8016594 <xTaskIncrementTick+0x70>
		{
			taskSWITCH_DELAYED_LISTS();
 801654c:	4b4a      	ldr	r3, [pc, #296]	@ (8016678 <xTaskIncrementTick+0x154>)
 801654e:	681b      	ldr	r3, [r3, #0]
 8016550:	681b      	ldr	r3, [r3, #0]
 8016552:	2b00      	cmp	r3, #0
 8016554:	d00d      	beq.n	8016572 <xTaskIncrementTick+0x4e>
	__asm volatile
 8016556:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801655a:	b672      	cpsid	i
 801655c:	f383 8811 	msr	BASEPRI, r3
 8016560:	f3bf 8f6f 	isb	sy
 8016564:	f3bf 8f4f 	dsb	sy
 8016568:	b662      	cpsie	i
 801656a:	603b      	str	r3, [r7, #0]
}
 801656c:	bf00      	nop
 801656e:	bf00      	nop
 8016570:	e7fd      	b.n	801656e <xTaskIncrementTick+0x4a>
 8016572:	4b41      	ldr	r3, [pc, #260]	@ (8016678 <xTaskIncrementTick+0x154>)
 8016574:	681b      	ldr	r3, [r3, #0]
 8016576:	60fb      	str	r3, [r7, #12]
 8016578:	4b40      	ldr	r3, [pc, #256]	@ (801667c <xTaskIncrementTick+0x158>)
 801657a:	681b      	ldr	r3, [r3, #0]
 801657c:	4a3e      	ldr	r2, [pc, #248]	@ (8016678 <xTaskIncrementTick+0x154>)
 801657e:	6013      	str	r3, [r2, #0]
 8016580:	4a3e      	ldr	r2, [pc, #248]	@ (801667c <xTaskIncrementTick+0x158>)
 8016582:	68fb      	ldr	r3, [r7, #12]
 8016584:	6013      	str	r3, [r2, #0]
 8016586:	4b3e      	ldr	r3, [pc, #248]	@ (8016680 <xTaskIncrementTick+0x15c>)
 8016588:	681b      	ldr	r3, [r3, #0]
 801658a:	3301      	adds	r3, #1
 801658c:	4a3c      	ldr	r2, [pc, #240]	@ (8016680 <xTaskIncrementTick+0x15c>)
 801658e:	6013      	str	r3, [r2, #0]
 8016590:	f000 fada 	bl	8016b48 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8016594:	4b3b      	ldr	r3, [pc, #236]	@ (8016684 <xTaskIncrementTick+0x160>)
 8016596:	681b      	ldr	r3, [r3, #0]
 8016598:	693a      	ldr	r2, [r7, #16]
 801659a:	429a      	cmp	r2, r3
 801659c:	d348      	bcc.n	8016630 <xTaskIncrementTick+0x10c>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801659e:	4b36      	ldr	r3, [pc, #216]	@ (8016678 <xTaskIncrementTick+0x154>)
 80165a0:	681b      	ldr	r3, [r3, #0]
 80165a2:	681b      	ldr	r3, [r3, #0]
 80165a4:	2b00      	cmp	r3, #0
 80165a6:	d104      	bne.n	80165b2 <xTaskIncrementTick+0x8e>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80165a8:	4b36      	ldr	r3, [pc, #216]	@ (8016684 <xTaskIncrementTick+0x160>)
 80165aa:	f04f 32ff 	mov.w	r2, #4294967295
 80165ae:	601a      	str	r2, [r3, #0]
					break;
 80165b0:	e03e      	b.n	8016630 <xTaskIncrementTick+0x10c>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80165b2:	4b31      	ldr	r3, [pc, #196]	@ (8016678 <xTaskIncrementTick+0x154>)
 80165b4:	681b      	ldr	r3, [r3, #0]
 80165b6:	68db      	ldr	r3, [r3, #12]
 80165b8:	68db      	ldr	r3, [r3, #12]
 80165ba:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80165bc:	68bb      	ldr	r3, [r7, #8]
 80165be:	685b      	ldr	r3, [r3, #4]
 80165c0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80165c2:	693a      	ldr	r2, [r7, #16]
 80165c4:	687b      	ldr	r3, [r7, #4]
 80165c6:	429a      	cmp	r2, r3
 80165c8:	d203      	bcs.n	80165d2 <xTaskIncrementTick+0xae>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80165ca:	4a2e      	ldr	r2, [pc, #184]	@ (8016684 <xTaskIncrementTick+0x160>)
 80165cc:	687b      	ldr	r3, [r7, #4]
 80165ce:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80165d0:	e02e      	b.n	8016630 <xTaskIncrementTick+0x10c>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80165d2:	68bb      	ldr	r3, [r7, #8]
 80165d4:	3304      	adds	r3, #4
 80165d6:	4618      	mov	r0, r3
 80165d8:	f7fe fe9c 	bl	8015314 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80165dc:	68bb      	ldr	r3, [r7, #8]
 80165de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80165e0:	2b00      	cmp	r3, #0
 80165e2:	d004      	beq.n	80165ee <xTaskIncrementTick+0xca>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80165e4:	68bb      	ldr	r3, [r7, #8]
 80165e6:	3318      	adds	r3, #24
 80165e8:	4618      	mov	r0, r3
 80165ea:	f7fe fe93 	bl	8015314 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80165ee:	68bb      	ldr	r3, [r7, #8]
 80165f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80165f2:	2201      	movs	r2, #1
 80165f4:	409a      	lsls	r2, r3
 80165f6:	4b24      	ldr	r3, [pc, #144]	@ (8016688 <xTaskIncrementTick+0x164>)
 80165f8:	681b      	ldr	r3, [r3, #0]
 80165fa:	4313      	orrs	r3, r2
 80165fc:	4a22      	ldr	r2, [pc, #136]	@ (8016688 <xTaskIncrementTick+0x164>)
 80165fe:	6013      	str	r3, [r2, #0]
 8016600:	68bb      	ldr	r3, [r7, #8]
 8016602:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016604:	4613      	mov	r3, r2
 8016606:	009b      	lsls	r3, r3, #2
 8016608:	4413      	add	r3, r2
 801660a:	009b      	lsls	r3, r3, #2
 801660c:	4a1f      	ldr	r2, [pc, #124]	@ (801668c <xTaskIncrementTick+0x168>)
 801660e:	441a      	add	r2, r3
 8016610:	68bb      	ldr	r3, [r7, #8]
 8016612:	3304      	adds	r3, #4
 8016614:	4619      	mov	r1, r3
 8016616:	4610      	mov	r0, r2
 8016618:	f7fe fe1f 	bl	801525a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 801661c:	68bb      	ldr	r3, [r7, #8]
 801661e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016620:	4b1b      	ldr	r3, [pc, #108]	@ (8016690 <xTaskIncrementTick+0x16c>)
 8016622:	681b      	ldr	r3, [r3, #0]
 8016624:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016626:	429a      	cmp	r2, r3
 8016628:	d3b9      	bcc.n	801659e <xTaskIncrementTick+0x7a>
						{
							xSwitchRequired = pdTRUE;
 801662a:	2301      	movs	r3, #1
 801662c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801662e:	e7b6      	b.n	801659e <xTaskIncrementTick+0x7a>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8016630:	4b17      	ldr	r3, [pc, #92]	@ (8016690 <xTaskIncrementTick+0x16c>)
 8016632:	681b      	ldr	r3, [r3, #0]
 8016634:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016636:	4915      	ldr	r1, [pc, #84]	@ (801668c <xTaskIncrementTick+0x168>)
 8016638:	4613      	mov	r3, r2
 801663a:	009b      	lsls	r3, r3, #2
 801663c:	4413      	add	r3, r2
 801663e:	009b      	lsls	r3, r3, #2
 8016640:	440b      	add	r3, r1
 8016642:	681b      	ldr	r3, [r3, #0]
 8016644:	2b01      	cmp	r3, #1
 8016646:	d907      	bls.n	8016658 <xTaskIncrementTick+0x134>
			{
				xSwitchRequired = pdTRUE;
 8016648:	2301      	movs	r3, #1
 801664a:	617b      	str	r3, [r7, #20]
 801664c:	e004      	b.n	8016658 <xTaskIncrementTick+0x134>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 801664e:	4b11      	ldr	r3, [pc, #68]	@ (8016694 <xTaskIncrementTick+0x170>)
 8016650:	681b      	ldr	r3, [r3, #0]
 8016652:	3301      	adds	r3, #1
 8016654:	4a0f      	ldr	r2, [pc, #60]	@ (8016694 <xTaskIncrementTick+0x170>)
 8016656:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8016658:	4b0f      	ldr	r3, [pc, #60]	@ (8016698 <xTaskIncrementTick+0x174>)
 801665a:	681b      	ldr	r3, [r3, #0]
 801665c:	2b00      	cmp	r3, #0
 801665e:	d001      	beq.n	8016664 <xTaskIncrementTick+0x140>
		{
			xSwitchRequired = pdTRUE;
 8016660:	2301      	movs	r3, #1
 8016662:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8016664:	697b      	ldr	r3, [r7, #20]
}
 8016666:	4618      	mov	r0, r3
 8016668:	3718      	adds	r7, #24
 801666a:	46bd      	mov	sp, r7
 801666c:	bd80      	pop	{r7, pc}
 801666e:	bf00      	nop
 8016670:	20001d80 	.word	0x20001d80
 8016674:	20001d5c 	.word	0x20001d5c
 8016678:	20001d10 	.word	0x20001d10
 801667c:	20001d14 	.word	0x20001d14
 8016680:	20001d70 	.word	0x20001d70
 8016684:	20001d78 	.word	0x20001d78
 8016688:	20001d60 	.word	0x20001d60
 801668c:	20001c5c 	.word	0x20001c5c
 8016690:	20001c58 	.word	0x20001c58
 8016694:	20001d68 	.word	0x20001d68
 8016698:	20001d6c 	.word	0x20001d6c

0801669c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 801669c:	b580      	push	{r7, lr}
 801669e:	b088      	sub	sp, #32
 80166a0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80166a2:	4b3b      	ldr	r3, [pc, #236]	@ (8016790 <vTaskSwitchContext+0xf4>)
 80166a4:	681b      	ldr	r3, [r3, #0]
 80166a6:	2b00      	cmp	r3, #0
 80166a8:	d003      	beq.n	80166b2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80166aa:	4b3a      	ldr	r3, [pc, #232]	@ (8016794 <vTaskSwitchContext+0xf8>)
 80166ac:	2201      	movs	r2, #1
 80166ae:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80166b0:	e069      	b.n	8016786 <vTaskSwitchContext+0xea>
		xYieldPending = pdFALSE;
 80166b2:	4b38      	ldr	r3, [pc, #224]	@ (8016794 <vTaskSwitchContext+0xf8>)
 80166b4:	2200      	movs	r2, #0
 80166b6:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 80166b8:	4b37      	ldr	r3, [pc, #220]	@ (8016798 <vTaskSwitchContext+0xfc>)
 80166ba:	681b      	ldr	r3, [r3, #0]
 80166bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80166be:	61fb      	str	r3, [r7, #28]
 80166c0:	f04f 33a5 	mov.w	r3, #2779096485	@ 0xa5a5a5a5
 80166c4:	61bb      	str	r3, [r7, #24]
 80166c6:	69fb      	ldr	r3, [r7, #28]
 80166c8:	681b      	ldr	r3, [r3, #0]
 80166ca:	69ba      	ldr	r2, [r7, #24]
 80166cc:	429a      	cmp	r2, r3
 80166ce:	d111      	bne.n	80166f4 <vTaskSwitchContext+0x58>
 80166d0:	69fb      	ldr	r3, [r7, #28]
 80166d2:	3304      	adds	r3, #4
 80166d4:	681b      	ldr	r3, [r3, #0]
 80166d6:	69ba      	ldr	r2, [r7, #24]
 80166d8:	429a      	cmp	r2, r3
 80166da:	d10b      	bne.n	80166f4 <vTaskSwitchContext+0x58>
 80166dc:	69fb      	ldr	r3, [r7, #28]
 80166de:	3308      	adds	r3, #8
 80166e0:	681b      	ldr	r3, [r3, #0]
 80166e2:	69ba      	ldr	r2, [r7, #24]
 80166e4:	429a      	cmp	r2, r3
 80166e6:	d105      	bne.n	80166f4 <vTaskSwitchContext+0x58>
 80166e8:	69fb      	ldr	r3, [r7, #28]
 80166ea:	330c      	adds	r3, #12
 80166ec:	681b      	ldr	r3, [r3, #0]
 80166ee:	69ba      	ldr	r2, [r7, #24]
 80166f0:	429a      	cmp	r2, r3
 80166f2:	d008      	beq.n	8016706 <vTaskSwitchContext+0x6a>
 80166f4:	4b28      	ldr	r3, [pc, #160]	@ (8016798 <vTaskSwitchContext+0xfc>)
 80166f6:	681a      	ldr	r2, [r3, #0]
 80166f8:	4b27      	ldr	r3, [pc, #156]	@ (8016798 <vTaskSwitchContext+0xfc>)
 80166fa:	681b      	ldr	r3, [r3, #0]
 80166fc:	3334      	adds	r3, #52	@ 0x34
 80166fe:	4619      	mov	r1, r3
 8016700:	4610      	mov	r0, r2
 8016702:	f7eb fc3c 	bl	8001f7e <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8016706:	4b25      	ldr	r3, [pc, #148]	@ (801679c <vTaskSwitchContext+0x100>)
 8016708:	681b      	ldr	r3, [r3, #0]
 801670a:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 801670c:	68fb      	ldr	r3, [r7, #12]
 801670e:	fab3 f383 	clz	r3, r3
 8016712:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8016714:	7afb      	ldrb	r3, [r7, #11]
 8016716:	f1c3 031f 	rsb	r3, r3, #31
 801671a:	617b      	str	r3, [r7, #20]
 801671c:	4920      	ldr	r1, [pc, #128]	@ (80167a0 <vTaskSwitchContext+0x104>)
 801671e:	697a      	ldr	r2, [r7, #20]
 8016720:	4613      	mov	r3, r2
 8016722:	009b      	lsls	r3, r3, #2
 8016724:	4413      	add	r3, r2
 8016726:	009b      	lsls	r3, r3, #2
 8016728:	440b      	add	r3, r1
 801672a:	681b      	ldr	r3, [r3, #0]
 801672c:	2b00      	cmp	r3, #0
 801672e:	d10d      	bne.n	801674c <vTaskSwitchContext+0xb0>
	__asm volatile
 8016730:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016734:	b672      	cpsid	i
 8016736:	f383 8811 	msr	BASEPRI, r3
 801673a:	f3bf 8f6f 	isb	sy
 801673e:	f3bf 8f4f 	dsb	sy
 8016742:	b662      	cpsie	i
 8016744:	607b      	str	r3, [r7, #4]
}
 8016746:	bf00      	nop
 8016748:	bf00      	nop
 801674a:	e7fd      	b.n	8016748 <vTaskSwitchContext+0xac>
 801674c:	697a      	ldr	r2, [r7, #20]
 801674e:	4613      	mov	r3, r2
 8016750:	009b      	lsls	r3, r3, #2
 8016752:	4413      	add	r3, r2
 8016754:	009b      	lsls	r3, r3, #2
 8016756:	4a12      	ldr	r2, [pc, #72]	@ (80167a0 <vTaskSwitchContext+0x104>)
 8016758:	4413      	add	r3, r2
 801675a:	613b      	str	r3, [r7, #16]
 801675c:	693b      	ldr	r3, [r7, #16]
 801675e:	685b      	ldr	r3, [r3, #4]
 8016760:	685a      	ldr	r2, [r3, #4]
 8016762:	693b      	ldr	r3, [r7, #16]
 8016764:	605a      	str	r2, [r3, #4]
 8016766:	693b      	ldr	r3, [r7, #16]
 8016768:	685a      	ldr	r2, [r3, #4]
 801676a:	693b      	ldr	r3, [r7, #16]
 801676c:	3308      	adds	r3, #8
 801676e:	429a      	cmp	r2, r3
 8016770:	d104      	bne.n	801677c <vTaskSwitchContext+0xe0>
 8016772:	693b      	ldr	r3, [r7, #16]
 8016774:	685b      	ldr	r3, [r3, #4]
 8016776:	685a      	ldr	r2, [r3, #4]
 8016778:	693b      	ldr	r3, [r7, #16]
 801677a:	605a      	str	r2, [r3, #4]
 801677c:	693b      	ldr	r3, [r7, #16]
 801677e:	685b      	ldr	r3, [r3, #4]
 8016780:	68db      	ldr	r3, [r3, #12]
 8016782:	4a05      	ldr	r2, [pc, #20]	@ (8016798 <vTaskSwitchContext+0xfc>)
 8016784:	6013      	str	r3, [r2, #0]
}
 8016786:	bf00      	nop
 8016788:	3720      	adds	r7, #32
 801678a:	46bd      	mov	sp, r7
 801678c:	bd80      	pop	{r7, pc}
 801678e:	bf00      	nop
 8016790:	20001d80 	.word	0x20001d80
 8016794:	20001d6c 	.word	0x20001d6c
 8016798:	20001c58 	.word	0x20001c58
 801679c:	20001d60 	.word	0x20001d60
 80167a0:	20001c5c 	.word	0x20001c5c

080167a4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80167a4:	b580      	push	{r7, lr}
 80167a6:	b084      	sub	sp, #16
 80167a8:	af00      	add	r7, sp, #0
 80167aa:	6078      	str	r0, [r7, #4]
 80167ac:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80167ae:	687b      	ldr	r3, [r7, #4]
 80167b0:	2b00      	cmp	r3, #0
 80167b2:	d10d      	bne.n	80167d0 <vTaskPlaceOnEventList+0x2c>
	__asm volatile
 80167b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80167b8:	b672      	cpsid	i
 80167ba:	f383 8811 	msr	BASEPRI, r3
 80167be:	f3bf 8f6f 	isb	sy
 80167c2:	f3bf 8f4f 	dsb	sy
 80167c6:	b662      	cpsie	i
 80167c8:	60fb      	str	r3, [r7, #12]
}
 80167ca:	bf00      	nop
 80167cc:	bf00      	nop
 80167ce:	e7fd      	b.n	80167cc <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80167d0:	4b07      	ldr	r3, [pc, #28]	@ (80167f0 <vTaskPlaceOnEventList+0x4c>)
 80167d2:	681b      	ldr	r3, [r3, #0]
 80167d4:	3318      	adds	r3, #24
 80167d6:	4619      	mov	r1, r3
 80167d8:	6878      	ldr	r0, [r7, #4]
 80167da:	f7fe fd62 	bl	80152a2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80167de:	2101      	movs	r1, #1
 80167e0:	6838      	ldr	r0, [r7, #0]
 80167e2:	f000 fa7b 	bl	8016cdc <prvAddCurrentTaskToDelayedList>
}
 80167e6:	bf00      	nop
 80167e8:	3710      	adds	r7, #16
 80167ea:	46bd      	mov	sp, r7
 80167ec:	bd80      	pop	{r7, pc}
 80167ee:	bf00      	nop
 80167f0:	20001c58 	.word	0x20001c58

080167f4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80167f4:	b580      	push	{r7, lr}
 80167f6:	b086      	sub	sp, #24
 80167f8:	af00      	add	r7, sp, #0
 80167fa:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80167fc:	687b      	ldr	r3, [r7, #4]
 80167fe:	68db      	ldr	r3, [r3, #12]
 8016800:	68db      	ldr	r3, [r3, #12]
 8016802:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8016804:	693b      	ldr	r3, [r7, #16]
 8016806:	2b00      	cmp	r3, #0
 8016808:	d10d      	bne.n	8016826 <xTaskRemoveFromEventList+0x32>
	__asm volatile
 801680a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801680e:	b672      	cpsid	i
 8016810:	f383 8811 	msr	BASEPRI, r3
 8016814:	f3bf 8f6f 	isb	sy
 8016818:	f3bf 8f4f 	dsb	sy
 801681c:	b662      	cpsie	i
 801681e:	60fb      	str	r3, [r7, #12]
}
 8016820:	bf00      	nop
 8016822:	bf00      	nop
 8016824:	e7fd      	b.n	8016822 <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8016826:	693b      	ldr	r3, [r7, #16]
 8016828:	3318      	adds	r3, #24
 801682a:	4618      	mov	r0, r3
 801682c:	f7fe fd72 	bl	8015314 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8016830:	4b1d      	ldr	r3, [pc, #116]	@ (80168a8 <xTaskRemoveFromEventList+0xb4>)
 8016832:	681b      	ldr	r3, [r3, #0]
 8016834:	2b00      	cmp	r3, #0
 8016836:	d11c      	bne.n	8016872 <xTaskRemoveFromEventList+0x7e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8016838:	693b      	ldr	r3, [r7, #16]
 801683a:	3304      	adds	r3, #4
 801683c:	4618      	mov	r0, r3
 801683e:	f7fe fd69 	bl	8015314 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8016842:	693b      	ldr	r3, [r7, #16]
 8016844:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016846:	2201      	movs	r2, #1
 8016848:	409a      	lsls	r2, r3
 801684a:	4b18      	ldr	r3, [pc, #96]	@ (80168ac <xTaskRemoveFromEventList+0xb8>)
 801684c:	681b      	ldr	r3, [r3, #0]
 801684e:	4313      	orrs	r3, r2
 8016850:	4a16      	ldr	r2, [pc, #88]	@ (80168ac <xTaskRemoveFromEventList+0xb8>)
 8016852:	6013      	str	r3, [r2, #0]
 8016854:	693b      	ldr	r3, [r7, #16]
 8016856:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016858:	4613      	mov	r3, r2
 801685a:	009b      	lsls	r3, r3, #2
 801685c:	4413      	add	r3, r2
 801685e:	009b      	lsls	r3, r3, #2
 8016860:	4a13      	ldr	r2, [pc, #76]	@ (80168b0 <xTaskRemoveFromEventList+0xbc>)
 8016862:	441a      	add	r2, r3
 8016864:	693b      	ldr	r3, [r7, #16]
 8016866:	3304      	adds	r3, #4
 8016868:	4619      	mov	r1, r3
 801686a:	4610      	mov	r0, r2
 801686c:	f7fe fcf5 	bl	801525a <vListInsertEnd>
 8016870:	e005      	b.n	801687e <xTaskRemoveFromEventList+0x8a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8016872:	693b      	ldr	r3, [r7, #16]
 8016874:	3318      	adds	r3, #24
 8016876:	4619      	mov	r1, r3
 8016878:	480e      	ldr	r0, [pc, #56]	@ (80168b4 <xTaskRemoveFromEventList+0xc0>)
 801687a:	f7fe fcee 	bl	801525a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 801687e:	693b      	ldr	r3, [r7, #16]
 8016880:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016882:	4b0d      	ldr	r3, [pc, #52]	@ (80168b8 <xTaskRemoveFromEventList+0xc4>)
 8016884:	681b      	ldr	r3, [r3, #0]
 8016886:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016888:	429a      	cmp	r2, r3
 801688a:	d905      	bls.n	8016898 <xTaskRemoveFromEventList+0xa4>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 801688c:	2301      	movs	r3, #1
 801688e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8016890:	4b0a      	ldr	r3, [pc, #40]	@ (80168bc <xTaskRemoveFromEventList+0xc8>)
 8016892:	2201      	movs	r2, #1
 8016894:	601a      	str	r2, [r3, #0]
 8016896:	e001      	b.n	801689c <xTaskRemoveFromEventList+0xa8>
	}
	else
	{
		xReturn = pdFALSE;
 8016898:	2300      	movs	r3, #0
 801689a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 801689c:	697b      	ldr	r3, [r7, #20]
}
 801689e:	4618      	mov	r0, r3
 80168a0:	3718      	adds	r7, #24
 80168a2:	46bd      	mov	sp, r7
 80168a4:	bd80      	pop	{r7, pc}
 80168a6:	bf00      	nop
 80168a8:	20001d80 	.word	0x20001d80
 80168ac:	20001d60 	.word	0x20001d60
 80168b0:	20001c5c 	.word	0x20001c5c
 80168b4:	20001d18 	.word	0x20001d18
 80168b8:	20001c58 	.word	0x20001c58
 80168bc:	20001d6c 	.word	0x20001d6c

080168c0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80168c0:	b480      	push	{r7}
 80168c2:	b083      	sub	sp, #12
 80168c4:	af00      	add	r7, sp, #0
 80168c6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80168c8:	4b06      	ldr	r3, [pc, #24]	@ (80168e4 <vTaskInternalSetTimeOutState+0x24>)
 80168ca:	681a      	ldr	r2, [r3, #0]
 80168cc:	687b      	ldr	r3, [r7, #4]
 80168ce:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80168d0:	4b05      	ldr	r3, [pc, #20]	@ (80168e8 <vTaskInternalSetTimeOutState+0x28>)
 80168d2:	681a      	ldr	r2, [r3, #0]
 80168d4:	687b      	ldr	r3, [r7, #4]
 80168d6:	605a      	str	r2, [r3, #4]
}
 80168d8:	bf00      	nop
 80168da:	370c      	adds	r7, #12
 80168dc:	46bd      	mov	sp, r7
 80168de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80168e2:	4770      	bx	lr
 80168e4:	20001d70 	.word	0x20001d70
 80168e8:	20001d5c 	.word	0x20001d5c

080168ec <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80168ec:	b580      	push	{r7, lr}
 80168ee:	b088      	sub	sp, #32
 80168f0:	af00      	add	r7, sp, #0
 80168f2:	6078      	str	r0, [r7, #4]
 80168f4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80168f6:	687b      	ldr	r3, [r7, #4]
 80168f8:	2b00      	cmp	r3, #0
 80168fa:	d10d      	bne.n	8016918 <xTaskCheckForTimeOut+0x2c>
	__asm volatile
 80168fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016900:	b672      	cpsid	i
 8016902:	f383 8811 	msr	BASEPRI, r3
 8016906:	f3bf 8f6f 	isb	sy
 801690a:	f3bf 8f4f 	dsb	sy
 801690e:	b662      	cpsie	i
 8016910:	613b      	str	r3, [r7, #16]
}
 8016912:	bf00      	nop
 8016914:	bf00      	nop
 8016916:	e7fd      	b.n	8016914 <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 8016918:	683b      	ldr	r3, [r7, #0]
 801691a:	2b00      	cmp	r3, #0
 801691c:	d10d      	bne.n	801693a <xTaskCheckForTimeOut+0x4e>
	__asm volatile
 801691e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016922:	b672      	cpsid	i
 8016924:	f383 8811 	msr	BASEPRI, r3
 8016928:	f3bf 8f6f 	isb	sy
 801692c:	f3bf 8f4f 	dsb	sy
 8016930:	b662      	cpsie	i
 8016932:	60fb      	str	r3, [r7, #12]
}
 8016934:	bf00      	nop
 8016936:	bf00      	nop
 8016938:	e7fd      	b.n	8016936 <xTaskCheckForTimeOut+0x4a>

	taskENTER_CRITICAL();
 801693a:	f000 fb47 	bl	8016fcc <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 801693e:	4b1d      	ldr	r3, [pc, #116]	@ (80169b4 <xTaskCheckForTimeOut+0xc8>)
 8016940:	681b      	ldr	r3, [r3, #0]
 8016942:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8016944:	687b      	ldr	r3, [r7, #4]
 8016946:	685b      	ldr	r3, [r3, #4]
 8016948:	69ba      	ldr	r2, [r7, #24]
 801694a:	1ad3      	subs	r3, r2, r3
 801694c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 801694e:	683b      	ldr	r3, [r7, #0]
 8016950:	681b      	ldr	r3, [r3, #0]
 8016952:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016956:	d102      	bne.n	801695e <xTaskCheckForTimeOut+0x72>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8016958:	2300      	movs	r3, #0
 801695a:	61fb      	str	r3, [r7, #28]
 801695c:	e023      	b.n	80169a6 <xTaskCheckForTimeOut+0xba>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 801695e:	687b      	ldr	r3, [r7, #4]
 8016960:	681a      	ldr	r2, [r3, #0]
 8016962:	4b15      	ldr	r3, [pc, #84]	@ (80169b8 <xTaskCheckForTimeOut+0xcc>)
 8016964:	681b      	ldr	r3, [r3, #0]
 8016966:	429a      	cmp	r2, r3
 8016968:	d007      	beq.n	801697a <xTaskCheckForTimeOut+0x8e>
 801696a:	687b      	ldr	r3, [r7, #4]
 801696c:	685b      	ldr	r3, [r3, #4]
 801696e:	69ba      	ldr	r2, [r7, #24]
 8016970:	429a      	cmp	r2, r3
 8016972:	d302      	bcc.n	801697a <xTaskCheckForTimeOut+0x8e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8016974:	2301      	movs	r3, #1
 8016976:	61fb      	str	r3, [r7, #28]
 8016978:	e015      	b.n	80169a6 <xTaskCheckForTimeOut+0xba>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 801697a:	683b      	ldr	r3, [r7, #0]
 801697c:	681b      	ldr	r3, [r3, #0]
 801697e:	697a      	ldr	r2, [r7, #20]
 8016980:	429a      	cmp	r2, r3
 8016982:	d20b      	bcs.n	801699c <xTaskCheckForTimeOut+0xb0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8016984:	683b      	ldr	r3, [r7, #0]
 8016986:	681a      	ldr	r2, [r3, #0]
 8016988:	697b      	ldr	r3, [r7, #20]
 801698a:	1ad2      	subs	r2, r2, r3
 801698c:	683b      	ldr	r3, [r7, #0]
 801698e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8016990:	6878      	ldr	r0, [r7, #4]
 8016992:	f7ff ff95 	bl	80168c0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8016996:	2300      	movs	r3, #0
 8016998:	61fb      	str	r3, [r7, #28]
 801699a:	e004      	b.n	80169a6 <xTaskCheckForTimeOut+0xba>
		}
		else
		{
			*pxTicksToWait = 0;
 801699c:	683b      	ldr	r3, [r7, #0]
 801699e:	2200      	movs	r2, #0
 80169a0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80169a2:	2301      	movs	r3, #1
 80169a4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80169a6:	f000 fb47 	bl	8017038 <vPortExitCritical>

	return xReturn;
 80169aa:	69fb      	ldr	r3, [r7, #28]
}
 80169ac:	4618      	mov	r0, r3
 80169ae:	3720      	adds	r7, #32
 80169b0:	46bd      	mov	sp, r7
 80169b2:	bd80      	pop	{r7, pc}
 80169b4:	20001d5c 	.word	0x20001d5c
 80169b8:	20001d70 	.word	0x20001d70

080169bc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80169bc:	b480      	push	{r7}
 80169be:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80169c0:	4b03      	ldr	r3, [pc, #12]	@ (80169d0 <vTaskMissedYield+0x14>)
 80169c2:	2201      	movs	r2, #1
 80169c4:	601a      	str	r2, [r3, #0]
}
 80169c6:	bf00      	nop
 80169c8:	46bd      	mov	sp, r7
 80169ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80169ce:	4770      	bx	lr
 80169d0:	20001d6c 	.word	0x20001d6c

080169d4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80169d4:	b580      	push	{r7, lr}
 80169d6:	b082      	sub	sp, #8
 80169d8:	af00      	add	r7, sp, #0
 80169da:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80169dc:	f000 f854 	bl	8016a88 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80169e0:	4b07      	ldr	r3, [pc, #28]	@ (8016a00 <prvIdleTask+0x2c>)
 80169e2:	681b      	ldr	r3, [r3, #0]
 80169e4:	2b01      	cmp	r3, #1
 80169e6:	d907      	bls.n	80169f8 <prvIdleTask+0x24>
			{
				taskYIELD();
 80169e8:	4b06      	ldr	r3, [pc, #24]	@ (8016a04 <prvIdleTask+0x30>)
 80169ea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80169ee:	601a      	str	r2, [r3, #0]
 80169f0:	f3bf 8f4f 	dsb	sy
 80169f4:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 80169f8:	f7eb faba 	bl	8001f70 <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 80169fc:	e7ee      	b.n	80169dc <prvIdleTask+0x8>
 80169fe:	bf00      	nop
 8016a00:	20001c5c 	.word	0x20001c5c
 8016a04:	e000ed04 	.word	0xe000ed04

08016a08 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8016a08:	b580      	push	{r7, lr}
 8016a0a:	b082      	sub	sp, #8
 8016a0c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8016a0e:	2300      	movs	r3, #0
 8016a10:	607b      	str	r3, [r7, #4]
 8016a12:	e00c      	b.n	8016a2e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8016a14:	687a      	ldr	r2, [r7, #4]
 8016a16:	4613      	mov	r3, r2
 8016a18:	009b      	lsls	r3, r3, #2
 8016a1a:	4413      	add	r3, r2
 8016a1c:	009b      	lsls	r3, r3, #2
 8016a1e:	4a12      	ldr	r2, [pc, #72]	@ (8016a68 <prvInitialiseTaskLists+0x60>)
 8016a20:	4413      	add	r3, r2
 8016a22:	4618      	mov	r0, r3
 8016a24:	f7fe fbec 	bl	8015200 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8016a28:	687b      	ldr	r3, [r7, #4]
 8016a2a:	3301      	adds	r3, #1
 8016a2c:	607b      	str	r3, [r7, #4]
 8016a2e:	687b      	ldr	r3, [r7, #4]
 8016a30:	2b06      	cmp	r3, #6
 8016a32:	d9ef      	bls.n	8016a14 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8016a34:	480d      	ldr	r0, [pc, #52]	@ (8016a6c <prvInitialiseTaskLists+0x64>)
 8016a36:	f7fe fbe3 	bl	8015200 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8016a3a:	480d      	ldr	r0, [pc, #52]	@ (8016a70 <prvInitialiseTaskLists+0x68>)
 8016a3c:	f7fe fbe0 	bl	8015200 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8016a40:	480c      	ldr	r0, [pc, #48]	@ (8016a74 <prvInitialiseTaskLists+0x6c>)
 8016a42:	f7fe fbdd 	bl	8015200 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8016a46:	480c      	ldr	r0, [pc, #48]	@ (8016a78 <prvInitialiseTaskLists+0x70>)
 8016a48:	f7fe fbda 	bl	8015200 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8016a4c:	480b      	ldr	r0, [pc, #44]	@ (8016a7c <prvInitialiseTaskLists+0x74>)
 8016a4e:	f7fe fbd7 	bl	8015200 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8016a52:	4b0b      	ldr	r3, [pc, #44]	@ (8016a80 <prvInitialiseTaskLists+0x78>)
 8016a54:	4a05      	ldr	r2, [pc, #20]	@ (8016a6c <prvInitialiseTaskLists+0x64>)
 8016a56:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8016a58:	4b0a      	ldr	r3, [pc, #40]	@ (8016a84 <prvInitialiseTaskLists+0x7c>)
 8016a5a:	4a05      	ldr	r2, [pc, #20]	@ (8016a70 <prvInitialiseTaskLists+0x68>)
 8016a5c:	601a      	str	r2, [r3, #0]
}
 8016a5e:	bf00      	nop
 8016a60:	3708      	adds	r7, #8
 8016a62:	46bd      	mov	sp, r7
 8016a64:	bd80      	pop	{r7, pc}
 8016a66:	bf00      	nop
 8016a68:	20001c5c 	.word	0x20001c5c
 8016a6c:	20001ce8 	.word	0x20001ce8
 8016a70:	20001cfc 	.word	0x20001cfc
 8016a74:	20001d18 	.word	0x20001d18
 8016a78:	20001d2c 	.word	0x20001d2c
 8016a7c:	20001d44 	.word	0x20001d44
 8016a80:	20001d10 	.word	0x20001d10
 8016a84:	20001d14 	.word	0x20001d14

08016a88 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8016a88:	b580      	push	{r7, lr}
 8016a8a:	b082      	sub	sp, #8
 8016a8c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8016a8e:	e019      	b.n	8016ac4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8016a90:	f000 fa9c 	bl	8016fcc <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8016a94:	4b10      	ldr	r3, [pc, #64]	@ (8016ad8 <prvCheckTasksWaitingTermination+0x50>)
 8016a96:	68db      	ldr	r3, [r3, #12]
 8016a98:	68db      	ldr	r3, [r3, #12]
 8016a9a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8016a9c:	687b      	ldr	r3, [r7, #4]
 8016a9e:	3304      	adds	r3, #4
 8016aa0:	4618      	mov	r0, r3
 8016aa2:	f7fe fc37 	bl	8015314 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8016aa6:	4b0d      	ldr	r3, [pc, #52]	@ (8016adc <prvCheckTasksWaitingTermination+0x54>)
 8016aa8:	681b      	ldr	r3, [r3, #0]
 8016aaa:	3b01      	subs	r3, #1
 8016aac:	4a0b      	ldr	r2, [pc, #44]	@ (8016adc <prvCheckTasksWaitingTermination+0x54>)
 8016aae:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8016ab0:	4b0b      	ldr	r3, [pc, #44]	@ (8016ae0 <prvCheckTasksWaitingTermination+0x58>)
 8016ab2:	681b      	ldr	r3, [r3, #0]
 8016ab4:	3b01      	subs	r3, #1
 8016ab6:	4a0a      	ldr	r2, [pc, #40]	@ (8016ae0 <prvCheckTasksWaitingTermination+0x58>)
 8016ab8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8016aba:	f000 fabd 	bl	8017038 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8016abe:	6878      	ldr	r0, [r7, #4]
 8016ac0:	f000 f810 	bl	8016ae4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8016ac4:	4b06      	ldr	r3, [pc, #24]	@ (8016ae0 <prvCheckTasksWaitingTermination+0x58>)
 8016ac6:	681b      	ldr	r3, [r3, #0]
 8016ac8:	2b00      	cmp	r3, #0
 8016aca:	d1e1      	bne.n	8016a90 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8016acc:	bf00      	nop
 8016ace:	bf00      	nop
 8016ad0:	3708      	adds	r7, #8
 8016ad2:	46bd      	mov	sp, r7
 8016ad4:	bd80      	pop	{r7, pc}
 8016ad6:	bf00      	nop
 8016ad8:	20001d2c 	.word	0x20001d2c
 8016adc:	20001d58 	.word	0x20001d58
 8016ae0:	20001d40 	.word	0x20001d40

08016ae4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8016ae4:	b580      	push	{r7, lr}
 8016ae6:	b084      	sub	sp, #16
 8016ae8:	af00      	add	r7, sp, #0
 8016aea:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8016aec:	687b      	ldr	r3, [r7, #4]
 8016aee:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 8016af2:	2b00      	cmp	r3, #0
 8016af4:	d108      	bne.n	8016b08 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8016af6:	687b      	ldr	r3, [r7, #4]
 8016af8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8016afa:	4618      	mov	r0, r3
 8016afc:	f000 fc66 	bl	80173cc <vPortFree>
				vPortFree( pxTCB );
 8016b00:	6878      	ldr	r0, [r7, #4]
 8016b02:	f000 fc63 	bl	80173cc <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8016b06:	e01b      	b.n	8016b40 <prvDeleteTCB+0x5c>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8016b08:	687b      	ldr	r3, [r7, #4]
 8016b0a:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 8016b0e:	2b01      	cmp	r3, #1
 8016b10:	d103      	bne.n	8016b1a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8016b12:	6878      	ldr	r0, [r7, #4]
 8016b14:	f000 fc5a 	bl	80173cc <vPortFree>
	}
 8016b18:	e012      	b.n	8016b40 <prvDeleteTCB+0x5c>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8016b1a:	687b      	ldr	r3, [r7, #4]
 8016b1c:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 8016b20:	2b02      	cmp	r3, #2
 8016b22:	d00d      	beq.n	8016b40 <prvDeleteTCB+0x5c>
	__asm volatile
 8016b24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016b28:	b672      	cpsid	i
 8016b2a:	f383 8811 	msr	BASEPRI, r3
 8016b2e:	f3bf 8f6f 	isb	sy
 8016b32:	f3bf 8f4f 	dsb	sy
 8016b36:	b662      	cpsie	i
 8016b38:	60fb      	str	r3, [r7, #12]
}
 8016b3a:	bf00      	nop
 8016b3c:	bf00      	nop
 8016b3e:	e7fd      	b.n	8016b3c <prvDeleteTCB+0x58>
	}
 8016b40:	bf00      	nop
 8016b42:	3710      	adds	r7, #16
 8016b44:	46bd      	mov	sp, r7
 8016b46:	bd80      	pop	{r7, pc}

08016b48 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8016b48:	b480      	push	{r7}
 8016b4a:	b083      	sub	sp, #12
 8016b4c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8016b4e:	4b0c      	ldr	r3, [pc, #48]	@ (8016b80 <prvResetNextTaskUnblockTime+0x38>)
 8016b50:	681b      	ldr	r3, [r3, #0]
 8016b52:	681b      	ldr	r3, [r3, #0]
 8016b54:	2b00      	cmp	r3, #0
 8016b56:	d104      	bne.n	8016b62 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8016b58:	4b0a      	ldr	r3, [pc, #40]	@ (8016b84 <prvResetNextTaskUnblockTime+0x3c>)
 8016b5a:	f04f 32ff 	mov.w	r2, #4294967295
 8016b5e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8016b60:	e008      	b.n	8016b74 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8016b62:	4b07      	ldr	r3, [pc, #28]	@ (8016b80 <prvResetNextTaskUnblockTime+0x38>)
 8016b64:	681b      	ldr	r3, [r3, #0]
 8016b66:	68db      	ldr	r3, [r3, #12]
 8016b68:	68db      	ldr	r3, [r3, #12]
 8016b6a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8016b6c:	687b      	ldr	r3, [r7, #4]
 8016b6e:	685b      	ldr	r3, [r3, #4]
 8016b70:	4a04      	ldr	r2, [pc, #16]	@ (8016b84 <prvResetNextTaskUnblockTime+0x3c>)
 8016b72:	6013      	str	r3, [r2, #0]
}
 8016b74:	bf00      	nop
 8016b76:	370c      	adds	r7, #12
 8016b78:	46bd      	mov	sp, r7
 8016b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016b7e:	4770      	bx	lr
 8016b80:	20001d10 	.word	0x20001d10
 8016b84:	20001d78 	.word	0x20001d78

08016b88 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8016b88:	b480      	push	{r7}
 8016b8a:	b083      	sub	sp, #12
 8016b8c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8016b8e:	4b0b      	ldr	r3, [pc, #44]	@ (8016bbc <xTaskGetSchedulerState+0x34>)
 8016b90:	681b      	ldr	r3, [r3, #0]
 8016b92:	2b00      	cmp	r3, #0
 8016b94:	d102      	bne.n	8016b9c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8016b96:	2301      	movs	r3, #1
 8016b98:	607b      	str	r3, [r7, #4]
 8016b9a:	e008      	b.n	8016bae <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8016b9c:	4b08      	ldr	r3, [pc, #32]	@ (8016bc0 <xTaskGetSchedulerState+0x38>)
 8016b9e:	681b      	ldr	r3, [r3, #0]
 8016ba0:	2b00      	cmp	r3, #0
 8016ba2:	d102      	bne.n	8016baa <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8016ba4:	2302      	movs	r3, #2
 8016ba6:	607b      	str	r3, [r7, #4]
 8016ba8:	e001      	b.n	8016bae <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8016baa:	2300      	movs	r3, #0
 8016bac:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8016bae:	687b      	ldr	r3, [r7, #4]
	}
 8016bb0:	4618      	mov	r0, r3
 8016bb2:	370c      	adds	r7, #12
 8016bb4:	46bd      	mov	sp, r7
 8016bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016bba:	4770      	bx	lr
 8016bbc:	20001d64 	.word	0x20001d64
 8016bc0:	20001d80 	.word	0x20001d80

08016bc4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8016bc4:	b580      	push	{r7, lr}
 8016bc6:	b086      	sub	sp, #24
 8016bc8:	af00      	add	r7, sp, #0
 8016bca:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8016bcc:	687b      	ldr	r3, [r7, #4]
 8016bce:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8016bd0:	2300      	movs	r3, #0
 8016bd2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8016bd4:	687b      	ldr	r3, [r7, #4]
 8016bd6:	2b00      	cmp	r3, #0
 8016bd8:	d074      	beq.n	8016cc4 <xTaskPriorityDisinherit+0x100>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8016bda:	4b3d      	ldr	r3, [pc, #244]	@ (8016cd0 <xTaskPriorityDisinherit+0x10c>)
 8016bdc:	681b      	ldr	r3, [r3, #0]
 8016bde:	693a      	ldr	r2, [r7, #16]
 8016be0:	429a      	cmp	r2, r3
 8016be2:	d00d      	beq.n	8016c00 <xTaskPriorityDisinherit+0x3c>
	__asm volatile
 8016be4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016be8:	b672      	cpsid	i
 8016bea:	f383 8811 	msr	BASEPRI, r3
 8016bee:	f3bf 8f6f 	isb	sy
 8016bf2:	f3bf 8f4f 	dsb	sy
 8016bf6:	b662      	cpsie	i
 8016bf8:	60fb      	str	r3, [r7, #12]
}
 8016bfa:	bf00      	nop
 8016bfc:	bf00      	nop
 8016bfe:	e7fd      	b.n	8016bfc <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 8016c00:	693b      	ldr	r3, [r7, #16]
 8016c02:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8016c04:	2b00      	cmp	r3, #0
 8016c06:	d10d      	bne.n	8016c24 <xTaskPriorityDisinherit+0x60>
	__asm volatile
 8016c08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016c0c:	b672      	cpsid	i
 8016c0e:	f383 8811 	msr	BASEPRI, r3
 8016c12:	f3bf 8f6f 	isb	sy
 8016c16:	f3bf 8f4f 	dsb	sy
 8016c1a:	b662      	cpsie	i
 8016c1c:	60bb      	str	r3, [r7, #8]
}
 8016c1e:	bf00      	nop
 8016c20:	bf00      	nop
 8016c22:	e7fd      	b.n	8016c20 <xTaskPriorityDisinherit+0x5c>
			( pxTCB->uxMutexesHeld )--;
 8016c24:	693b      	ldr	r3, [r7, #16]
 8016c26:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8016c28:	1e5a      	subs	r2, r3, #1
 8016c2a:	693b      	ldr	r3, [r7, #16]
 8016c2c:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8016c2e:	693b      	ldr	r3, [r7, #16]
 8016c30:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016c32:	693b      	ldr	r3, [r7, #16]
 8016c34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8016c36:	429a      	cmp	r2, r3
 8016c38:	d044      	beq.n	8016cc4 <xTaskPriorityDisinherit+0x100>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8016c3a:	693b      	ldr	r3, [r7, #16]
 8016c3c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8016c3e:	2b00      	cmp	r3, #0
 8016c40:	d140      	bne.n	8016cc4 <xTaskPriorityDisinherit+0x100>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8016c42:	693b      	ldr	r3, [r7, #16]
 8016c44:	3304      	adds	r3, #4
 8016c46:	4618      	mov	r0, r3
 8016c48:	f7fe fb64 	bl	8015314 <uxListRemove>
 8016c4c:	4603      	mov	r3, r0
 8016c4e:	2b00      	cmp	r3, #0
 8016c50:	d115      	bne.n	8016c7e <xTaskPriorityDisinherit+0xba>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8016c52:	693b      	ldr	r3, [r7, #16]
 8016c54:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016c56:	491f      	ldr	r1, [pc, #124]	@ (8016cd4 <xTaskPriorityDisinherit+0x110>)
 8016c58:	4613      	mov	r3, r2
 8016c5a:	009b      	lsls	r3, r3, #2
 8016c5c:	4413      	add	r3, r2
 8016c5e:	009b      	lsls	r3, r3, #2
 8016c60:	440b      	add	r3, r1
 8016c62:	681b      	ldr	r3, [r3, #0]
 8016c64:	2b00      	cmp	r3, #0
 8016c66:	d10a      	bne.n	8016c7e <xTaskPriorityDisinherit+0xba>
 8016c68:	693b      	ldr	r3, [r7, #16]
 8016c6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016c6c:	2201      	movs	r2, #1
 8016c6e:	fa02 f303 	lsl.w	r3, r2, r3
 8016c72:	43da      	mvns	r2, r3
 8016c74:	4b18      	ldr	r3, [pc, #96]	@ (8016cd8 <xTaskPriorityDisinherit+0x114>)
 8016c76:	681b      	ldr	r3, [r3, #0]
 8016c78:	4013      	ands	r3, r2
 8016c7a:	4a17      	ldr	r2, [pc, #92]	@ (8016cd8 <xTaskPriorityDisinherit+0x114>)
 8016c7c:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8016c7e:	693b      	ldr	r3, [r7, #16]
 8016c80:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8016c82:	693b      	ldr	r3, [r7, #16]
 8016c84:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8016c86:	693b      	ldr	r3, [r7, #16]
 8016c88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016c8a:	f1c3 0207 	rsb	r2, r3, #7
 8016c8e:	693b      	ldr	r3, [r7, #16]
 8016c90:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8016c92:	693b      	ldr	r3, [r7, #16]
 8016c94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016c96:	2201      	movs	r2, #1
 8016c98:	409a      	lsls	r2, r3
 8016c9a:	4b0f      	ldr	r3, [pc, #60]	@ (8016cd8 <xTaskPriorityDisinherit+0x114>)
 8016c9c:	681b      	ldr	r3, [r3, #0]
 8016c9e:	4313      	orrs	r3, r2
 8016ca0:	4a0d      	ldr	r2, [pc, #52]	@ (8016cd8 <xTaskPriorityDisinherit+0x114>)
 8016ca2:	6013      	str	r3, [r2, #0]
 8016ca4:	693b      	ldr	r3, [r7, #16]
 8016ca6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016ca8:	4613      	mov	r3, r2
 8016caa:	009b      	lsls	r3, r3, #2
 8016cac:	4413      	add	r3, r2
 8016cae:	009b      	lsls	r3, r3, #2
 8016cb0:	4a08      	ldr	r2, [pc, #32]	@ (8016cd4 <xTaskPriorityDisinherit+0x110>)
 8016cb2:	441a      	add	r2, r3
 8016cb4:	693b      	ldr	r3, [r7, #16]
 8016cb6:	3304      	adds	r3, #4
 8016cb8:	4619      	mov	r1, r3
 8016cba:	4610      	mov	r0, r2
 8016cbc:	f7fe facd 	bl	801525a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8016cc0:	2301      	movs	r3, #1
 8016cc2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8016cc4:	697b      	ldr	r3, [r7, #20]
	}
 8016cc6:	4618      	mov	r0, r3
 8016cc8:	3718      	adds	r7, #24
 8016cca:	46bd      	mov	sp, r7
 8016ccc:	bd80      	pop	{r7, pc}
 8016cce:	bf00      	nop
 8016cd0:	20001c58 	.word	0x20001c58
 8016cd4:	20001c5c 	.word	0x20001c5c
 8016cd8:	20001d60 	.word	0x20001d60

08016cdc <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8016cdc:	b580      	push	{r7, lr}
 8016cde:	b084      	sub	sp, #16
 8016ce0:	af00      	add	r7, sp, #0
 8016ce2:	6078      	str	r0, [r7, #4]
 8016ce4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8016ce6:	4b29      	ldr	r3, [pc, #164]	@ (8016d8c <prvAddCurrentTaskToDelayedList+0xb0>)
 8016ce8:	681b      	ldr	r3, [r3, #0]
 8016cea:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8016cec:	4b28      	ldr	r3, [pc, #160]	@ (8016d90 <prvAddCurrentTaskToDelayedList+0xb4>)
 8016cee:	681b      	ldr	r3, [r3, #0]
 8016cf0:	3304      	adds	r3, #4
 8016cf2:	4618      	mov	r0, r3
 8016cf4:	f7fe fb0e 	bl	8015314 <uxListRemove>
 8016cf8:	4603      	mov	r3, r0
 8016cfa:	2b00      	cmp	r3, #0
 8016cfc:	d10b      	bne.n	8016d16 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8016cfe:	4b24      	ldr	r3, [pc, #144]	@ (8016d90 <prvAddCurrentTaskToDelayedList+0xb4>)
 8016d00:	681b      	ldr	r3, [r3, #0]
 8016d02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016d04:	2201      	movs	r2, #1
 8016d06:	fa02 f303 	lsl.w	r3, r2, r3
 8016d0a:	43da      	mvns	r2, r3
 8016d0c:	4b21      	ldr	r3, [pc, #132]	@ (8016d94 <prvAddCurrentTaskToDelayedList+0xb8>)
 8016d0e:	681b      	ldr	r3, [r3, #0]
 8016d10:	4013      	ands	r3, r2
 8016d12:	4a20      	ldr	r2, [pc, #128]	@ (8016d94 <prvAddCurrentTaskToDelayedList+0xb8>)
 8016d14:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8016d16:	687b      	ldr	r3, [r7, #4]
 8016d18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016d1c:	d10a      	bne.n	8016d34 <prvAddCurrentTaskToDelayedList+0x58>
 8016d1e:	683b      	ldr	r3, [r7, #0]
 8016d20:	2b00      	cmp	r3, #0
 8016d22:	d007      	beq.n	8016d34 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8016d24:	4b1a      	ldr	r3, [pc, #104]	@ (8016d90 <prvAddCurrentTaskToDelayedList+0xb4>)
 8016d26:	681b      	ldr	r3, [r3, #0]
 8016d28:	3304      	adds	r3, #4
 8016d2a:	4619      	mov	r1, r3
 8016d2c:	481a      	ldr	r0, [pc, #104]	@ (8016d98 <prvAddCurrentTaskToDelayedList+0xbc>)
 8016d2e:	f7fe fa94 	bl	801525a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8016d32:	e026      	b.n	8016d82 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8016d34:	68fa      	ldr	r2, [r7, #12]
 8016d36:	687b      	ldr	r3, [r7, #4]
 8016d38:	4413      	add	r3, r2
 8016d3a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8016d3c:	4b14      	ldr	r3, [pc, #80]	@ (8016d90 <prvAddCurrentTaskToDelayedList+0xb4>)
 8016d3e:	681b      	ldr	r3, [r3, #0]
 8016d40:	68ba      	ldr	r2, [r7, #8]
 8016d42:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8016d44:	68ba      	ldr	r2, [r7, #8]
 8016d46:	68fb      	ldr	r3, [r7, #12]
 8016d48:	429a      	cmp	r2, r3
 8016d4a:	d209      	bcs.n	8016d60 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8016d4c:	4b13      	ldr	r3, [pc, #76]	@ (8016d9c <prvAddCurrentTaskToDelayedList+0xc0>)
 8016d4e:	681a      	ldr	r2, [r3, #0]
 8016d50:	4b0f      	ldr	r3, [pc, #60]	@ (8016d90 <prvAddCurrentTaskToDelayedList+0xb4>)
 8016d52:	681b      	ldr	r3, [r3, #0]
 8016d54:	3304      	adds	r3, #4
 8016d56:	4619      	mov	r1, r3
 8016d58:	4610      	mov	r0, r2
 8016d5a:	f7fe faa2 	bl	80152a2 <vListInsert>
}
 8016d5e:	e010      	b.n	8016d82 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8016d60:	4b0f      	ldr	r3, [pc, #60]	@ (8016da0 <prvAddCurrentTaskToDelayedList+0xc4>)
 8016d62:	681a      	ldr	r2, [r3, #0]
 8016d64:	4b0a      	ldr	r3, [pc, #40]	@ (8016d90 <prvAddCurrentTaskToDelayedList+0xb4>)
 8016d66:	681b      	ldr	r3, [r3, #0]
 8016d68:	3304      	adds	r3, #4
 8016d6a:	4619      	mov	r1, r3
 8016d6c:	4610      	mov	r0, r2
 8016d6e:	f7fe fa98 	bl	80152a2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8016d72:	4b0c      	ldr	r3, [pc, #48]	@ (8016da4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8016d74:	681b      	ldr	r3, [r3, #0]
 8016d76:	68ba      	ldr	r2, [r7, #8]
 8016d78:	429a      	cmp	r2, r3
 8016d7a:	d202      	bcs.n	8016d82 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8016d7c:	4a09      	ldr	r2, [pc, #36]	@ (8016da4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8016d7e:	68bb      	ldr	r3, [r7, #8]
 8016d80:	6013      	str	r3, [r2, #0]
}
 8016d82:	bf00      	nop
 8016d84:	3710      	adds	r7, #16
 8016d86:	46bd      	mov	sp, r7
 8016d88:	bd80      	pop	{r7, pc}
 8016d8a:	bf00      	nop
 8016d8c:	20001d5c 	.word	0x20001d5c
 8016d90:	20001c58 	.word	0x20001c58
 8016d94:	20001d60 	.word	0x20001d60
 8016d98:	20001d44 	.word	0x20001d44
 8016d9c:	20001d14 	.word	0x20001d14
 8016da0:	20001d10 	.word	0x20001d10
 8016da4:	20001d78 	.word	0x20001d78

08016da8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8016da8:	b480      	push	{r7}
 8016daa:	b085      	sub	sp, #20
 8016dac:	af00      	add	r7, sp, #0
 8016dae:	60f8      	str	r0, [r7, #12]
 8016db0:	60b9      	str	r1, [r7, #8]
 8016db2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8016db4:	68fb      	ldr	r3, [r7, #12]
 8016db6:	3b04      	subs	r3, #4
 8016db8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8016dba:	68fb      	ldr	r3, [r7, #12]
 8016dbc:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8016dc0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8016dc2:	68fb      	ldr	r3, [r7, #12]
 8016dc4:	3b04      	subs	r3, #4
 8016dc6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8016dc8:	68bb      	ldr	r3, [r7, #8]
 8016dca:	f023 0201 	bic.w	r2, r3, #1
 8016dce:	68fb      	ldr	r3, [r7, #12]
 8016dd0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8016dd2:	68fb      	ldr	r3, [r7, #12]
 8016dd4:	3b04      	subs	r3, #4
 8016dd6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8016dd8:	4a0c      	ldr	r2, [pc, #48]	@ (8016e0c <pxPortInitialiseStack+0x64>)
 8016dda:	68fb      	ldr	r3, [r7, #12]
 8016ddc:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8016dde:	68fb      	ldr	r3, [r7, #12]
 8016de0:	3b14      	subs	r3, #20
 8016de2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8016de4:	687a      	ldr	r2, [r7, #4]
 8016de6:	68fb      	ldr	r3, [r7, #12]
 8016de8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8016dea:	68fb      	ldr	r3, [r7, #12]
 8016dec:	3b04      	subs	r3, #4
 8016dee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8016df0:	68fb      	ldr	r3, [r7, #12]
 8016df2:	f06f 0202 	mvn.w	r2, #2
 8016df6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8016df8:	68fb      	ldr	r3, [r7, #12]
 8016dfa:	3b20      	subs	r3, #32
 8016dfc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8016dfe:	68fb      	ldr	r3, [r7, #12]
}
 8016e00:	4618      	mov	r0, r3
 8016e02:	3714      	adds	r7, #20
 8016e04:	46bd      	mov	sp, r7
 8016e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016e0a:	4770      	bx	lr
 8016e0c:	08016e11 	.word	0x08016e11

08016e10 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8016e10:	b480      	push	{r7}
 8016e12:	b085      	sub	sp, #20
 8016e14:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8016e16:	2300      	movs	r3, #0
 8016e18:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8016e1a:	4b15      	ldr	r3, [pc, #84]	@ (8016e70 <prvTaskExitError+0x60>)
 8016e1c:	681b      	ldr	r3, [r3, #0]
 8016e1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016e22:	d00d      	beq.n	8016e40 <prvTaskExitError+0x30>
	__asm volatile
 8016e24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016e28:	b672      	cpsid	i
 8016e2a:	f383 8811 	msr	BASEPRI, r3
 8016e2e:	f3bf 8f6f 	isb	sy
 8016e32:	f3bf 8f4f 	dsb	sy
 8016e36:	b662      	cpsie	i
 8016e38:	60fb      	str	r3, [r7, #12]
}
 8016e3a:	bf00      	nop
 8016e3c:	bf00      	nop
 8016e3e:	e7fd      	b.n	8016e3c <prvTaskExitError+0x2c>
	__asm volatile
 8016e40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016e44:	b672      	cpsid	i
 8016e46:	f383 8811 	msr	BASEPRI, r3
 8016e4a:	f3bf 8f6f 	isb	sy
 8016e4e:	f3bf 8f4f 	dsb	sy
 8016e52:	b662      	cpsie	i
 8016e54:	60bb      	str	r3, [r7, #8]
}
 8016e56:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8016e58:	bf00      	nop
 8016e5a:	687b      	ldr	r3, [r7, #4]
 8016e5c:	2b00      	cmp	r3, #0
 8016e5e:	d0fc      	beq.n	8016e5a <prvTaskExitError+0x4a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8016e60:	bf00      	nop
 8016e62:	bf00      	nop
 8016e64:	3714      	adds	r7, #20
 8016e66:	46bd      	mov	sp, r7
 8016e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016e6c:	4770      	bx	lr
 8016e6e:	bf00      	nop
 8016e70:	20000074 	.word	0x20000074
	...

08016e80 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8016e80:	4b07      	ldr	r3, [pc, #28]	@ (8016ea0 <pxCurrentTCBConst2>)
 8016e82:	6819      	ldr	r1, [r3, #0]
 8016e84:	6808      	ldr	r0, [r1, #0]
 8016e86:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016e8a:	f380 8809 	msr	PSP, r0
 8016e8e:	f3bf 8f6f 	isb	sy
 8016e92:	f04f 0000 	mov.w	r0, #0
 8016e96:	f380 8811 	msr	BASEPRI, r0
 8016e9a:	4770      	bx	lr
 8016e9c:	f3af 8000 	nop.w

08016ea0 <pxCurrentTCBConst2>:
 8016ea0:	20001c58 	.word	0x20001c58
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8016ea4:	bf00      	nop
 8016ea6:	bf00      	nop

08016ea8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8016ea8:	4808      	ldr	r0, [pc, #32]	@ (8016ecc <prvPortStartFirstTask+0x24>)
 8016eaa:	6800      	ldr	r0, [r0, #0]
 8016eac:	6800      	ldr	r0, [r0, #0]
 8016eae:	f380 8808 	msr	MSP, r0
 8016eb2:	f04f 0000 	mov.w	r0, #0
 8016eb6:	f380 8814 	msr	CONTROL, r0
 8016eba:	b662      	cpsie	i
 8016ebc:	b661      	cpsie	f
 8016ebe:	f3bf 8f4f 	dsb	sy
 8016ec2:	f3bf 8f6f 	isb	sy
 8016ec6:	df00      	svc	0
 8016ec8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8016eca:	bf00      	nop
 8016ecc:	e000ed08 	.word	0xe000ed08

08016ed0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8016ed0:	b580      	push	{r7, lr}
 8016ed2:	b084      	sub	sp, #16
 8016ed4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8016ed6:	4b37      	ldr	r3, [pc, #220]	@ (8016fb4 <xPortStartScheduler+0xe4>)
 8016ed8:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8016eda:	68fb      	ldr	r3, [r7, #12]
 8016edc:	781b      	ldrb	r3, [r3, #0]
 8016ede:	b2db      	uxtb	r3, r3
 8016ee0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8016ee2:	68fb      	ldr	r3, [r7, #12]
 8016ee4:	22ff      	movs	r2, #255	@ 0xff
 8016ee6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8016ee8:	68fb      	ldr	r3, [r7, #12]
 8016eea:	781b      	ldrb	r3, [r3, #0]
 8016eec:	b2db      	uxtb	r3, r3
 8016eee:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8016ef0:	78fb      	ldrb	r3, [r7, #3]
 8016ef2:	b2db      	uxtb	r3, r3
 8016ef4:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8016ef8:	b2da      	uxtb	r2, r3
 8016efa:	4b2f      	ldr	r3, [pc, #188]	@ (8016fb8 <xPortStartScheduler+0xe8>)
 8016efc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8016efe:	4b2f      	ldr	r3, [pc, #188]	@ (8016fbc <xPortStartScheduler+0xec>)
 8016f00:	2207      	movs	r2, #7
 8016f02:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8016f04:	e009      	b.n	8016f1a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8016f06:	4b2d      	ldr	r3, [pc, #180]	@ (8016fbc <xPortStartScheduler+0xec>)
 8016f08:	681b      	ldr	r3, [r3, #0]
 8016f0a:	3b01      	subs	r3, #1
 8016f0c:	4a2b      	ldr	r2, [pc, #172]	@ (8016fbc <xPortStartScheduler+0xec>)
 8016f0e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8016f10:	78fb      	ldrb	r3, [r7, #3]
 8016f12:	b2db      	uxtb	r3, r3
 8016f14:	005b      	lsls	r3, r3, #1
 8016f16:	b2db      	uxtb	r3, r3
 8016f18:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8016f1a:	78fb      	ldrb	r3, [r7, #3]
 8016f1c:	b2db      	uxtb	r3, r3
 8016f1e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8016f22:	2b80      	cmp	r3, #128	@ 0x80
 8016f24:	d0ef      	beq.n	8016f06 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8016f26:	4b25      	ldr	r3, [pc, #148]	@ (8016fbc <xPortStartScheduler+0xec>)
 8016f28:	681b      	ldr	r3, [r3, #0]
 8016f2a:	f1c3 0307 	rsb	r3, r3, #7
 8016f2e:	2b04      	cmp	r3, #4
 8016f30:	d00d      	beq.n	8016f4e <xPortStartScheduler+0x7e>
	__asm volatile
 8016f32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016f36:	b672      	cpsid	i
 8016f38:	f383 8811 	msr	BASEPRI, r3
 8016f3c:	f3bf 8f6f 	isb	sy
 8016f40:	f3bf 8f4f 	dsb	sy
 8016f44:	b662      	cpsie	i
 8016f46:	60bb      	str	r3, [r7, #8]
}
 8016f48:	bf00      	nop
 8016f4a:	bf00      	nop
 8016f4c:	e7fd      	b.n	8016f4a <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8016f4e:	4b1b      	ldr	r3, [pc, #108]	@ (8016fbc <xPortStartScheduler+0xec>)
 8016f50:	681b      	ldr	r3, [r3, #0]
 8016f52:	021b      	lsls	r3, r3, #8
 8016f54:	4a19      	ldr	r2, [pc, #100]	@ (8016fbc <xPortStartScheduler+0xec>)
 8016f56:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8016f58:	4b18      	ldr	r3, [pc, #96]	@ (8016fbc <xPortStartScheduler+0xec>)
 8016f5a:	681b      	ldr	r3, [r3, #0]
 8016f5c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8016f60:	4a16      	ldr	r2, [pc, #88]	@ (8016fbc <xPortStartScheduler+0xec>)
 8016f62:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8016f64:	687b      	ldr	r3, [r7, #4]
 8016f66:	b2da      	uxtb	r2, r3
 8016f68:	68fb      	ldr	r3, [r7, #12]
 8016f6a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8016f6c:	4b14      	ldr	r3, [pc, #80]	@ (8016fc0 <xPortStartScheduler+0xf0>)
 8016f6e:	681b      	ldr	r3, [r3, #0]
 8016f70:	4a13      	ldr	r2, [pc, #76]	@ (8016fc0 <xPortStartScheduler+0xf0>)
 8016f72:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8016f76:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8016f78:	4b11      	ldr	r3, [pc, #68]	@ (8016fc0 <xPortStartScheduler+0xf0>)
 8016f7a:	681b      	ldr	r3, [r3, #0]
 8016f7c:	4a10      	ldr	r2, [pc, #64]	@ (8016fc0 <xPortStartScheduler+0xf0>)
 8016f7e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8016f82:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8016f84:	f000 f8dc 	bl	8017140 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8016f88:	4b0e      	ldr	r3, [pc, #56]	@ (8016fc4 <xPortStartScheduler+0xf4>)
 8016f8a:	2200      	movs	r2, #0
 8016f8c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8016f8e:	f000 f8fb 	bl	8017188 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8016f92:	4b0d      	ldr	r3, [pc, #52]	@ (8016fc8 <xPortStartScheduler+0xf8>)
 8016f94:	681b      	ldr	r3, [r3, #0]
 8016f96:	4a0c      	ldr	r2, [pc, #48]	@ (8016fc8 <xPortStartScheduler+0xf8>)
 8016f98:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8016f9c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8016f9e:	f7ff ff83 	bl	8016ea8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8016fa2:	f7ff fb7b 	bl	801669c <vTaskSwitchContext>
	prvTaskExitError();
 8016fa6:	f7ff ff33 	bl	8016e10 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8016faa:	2300      	movs	r3, #0
}
 8016fac:	4618      	mov	r0, r3
 8016fae:	3710      	adds	r7, #16
 8016fb0:	46bd      	mov	sp, r7
 8016fb2:	bd80      	pop	{r7, pc}
 8016fb4:	e000e400 	.word	0xe000e400
 8016fb8:	20001d84 	.word	0x20001d84
 8016fbc:	20001d88 	.word	0x20001d88
 8016fc0:	e000ed20 	.word	0xe000ed20
 8016fc4:	20000074 	.word	0x20000074
 8016fc8:	e000ef34 	.word	0xe000ef34

08016fcc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8016fcc:	b480      	push	{r7}
 8016fce:	b083      	sub	sp, #12
 8016fd0:	af00      	add	r7, sp, #0
	__asm volatile
 8016fd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016fd6:	b672      	cpsid	i
 8016fd8:	f383 8811 	msr	BASEPRI, r3
 8016fdc:	f3bf 8f6f 	isb	sy
 8016fe0:	f3bf 8f4f 	dsb	sy
 8016fe4:	b662      	cpsie	i
 8016fe6:	607b      	str	r3, [r7, #4]
}
 8016fe8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8016fea:	4b11      	ldr	r3, [pc, #68]	@ (8017030 <vPortEnterCritical+0x64>)
 8016fec:	681b      	ldr	r3, [r3, #0]
 8016fee:	3301      	adds	r3, #1
 8016ff0:	4a0f      	ldr	r2, [pc, #60]	@ (8017030 <vPortEnterCritical+0x64>)
 8016ff2:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8016ff4:	4b0e      	ldr	r3, [pc, #56]	@ (8017030 <vPortEnterCritical+0x64>)
 8016ff6:	681b      	ldr	r3, [r3, #0]
 8016ff8:	2b01      	cmp	r3, #1
 8016ffa:	d112      	bne.n	8017022 <vPortEnterCritical+0x56>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8016ffc:	4b0d      	ldr	r3, [pc, #52]	@ (8017034 <vPortEnterCritical+0x68>)
 8016ffe:	681b      	ldr	r3, [r3, #0]
 8017000:	b2db      	uxtb	r3, r3
 8017002:	2b00      	cmp	r3, #0
 8017004:	d00d      	beq.n	8017022 <vPortEnterCritical+0x56>
	__asm volatile
 8017006:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801700a:	b672      	cpsid	i
 801700c:	f383 8811 	msr	BASEPRI, r3
 8017010:	f3bf 8f6f 	isb	sy
 8017014:	f3bf 8f4f 	dsb	sy
 8017018:	b662      	cpsie	i
 801701a:	603b      	str	r3, [r7, #0]
}
 801701c:	bf00      	nop
 801701e:	bf00      	nop
 8017020:	e7fd      	b.n	801701e <vPortEnterCritical+0x52>
	}
}
 8017022:	bf00      	nop
 8017024:	370c      	adds	r7, #12
 8017026:	46bd      	mov	sp, r7
 8017028:	f85d 7b04 	ldr.w	r7, [sp], #4
 801702c:	4770      	bx	lr
 801702e:	bf00      	nop
 8017030:	20000074 	.word	0x20000074
 8017034:	e000ed04 	.word	0xe000ed04

08017038 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8017038:	b480      	push	{r7}
 801703a:	b083      	sub	sp, #12
 801703c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 801703e:	4b13      	ldr	r3, [pc, #76]	@ (801708c <vPortExitCritical+0x54>)
 8017040:	681b      	ldr	r3, [r3, #0]
 8017042:	2b00      	cmp	r3, #0
 8017044:	d10d      	bne.n	8017062 <vPortExitCritical+0x2a>
	__asm volatile
 8017046:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801704a:	b672      	cpsid	i
 801704c:	f383 8811 	msr	BASEPRI, r3
 8017050:	f3bf 8f6f 	isb	sy
 8017054:	f3bf 8f4f 	dsb	sy
 8017058:	b662      	cpsie	i
 801705a:	607b      	str	r3, [r7, #4]
}
 801705c:	bf00      	nop
 801705e:	bf00      	nop
 8017060:	e7fd      	b.n	801705e <vPortExitCritical+0x26>
	uxCriticalNesting--;
 8017062:	4b0a      	ldr	r3, [pc, #40]	@ (801708c <vPortExitCritical+0x54>)
 8017064:	681b      	ldr	r3, [r3, #0]
 8017066:	3b01      	subs	r3, #1
 8017068:	4a08      	ldr	r2, [pc, #32]	@ (801708c <vPortExitCritical+0x54>)
 801706a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 801706c:	4b07      	ldr	r3, [pc, #28]	@ (801708c <vPortExitCritical+0x54>)
 801706e:	681b      	ldr	r3, [r3, #0]
 8017070:	2b00      	cmp	r3, #0
 8017072:	d105      	bne.n	8017080 <vPortExitCritical+0x48>
 8017074:	2300      	movs	r3, #0
 8017076:	603b      	str	r3, [r7, #0]
	__asm volatile
 8017078:	683b      	ldr	r3, [r7, #0]
 801707a:	f383 8811 	msr	BASEPRI, r3
}
 801707e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8017080:	bf00      	nop
 8017082:	370c      	adds	r7, #12
 8017084:	46bd      	mov	sp, r7
 8017086:	f85d 7b04 	ldr.w	r7, [sp], #4
 801708a:	4770      	bx	lr
 801708c:	20000074 	.word	0x20000074

08017090 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8017090:	f3ef 8009 	mrs	r0, PSP
 8017094:	f3bf 8f6f 	isb	sy
 8017098:	4b15      	ldr	r3, [pc, #84]	@ (80170f0 <pxCurrentTCBConst>)
 801709a:	681a      	ldr	r2, [r3, #0]
 801709c:	f01e 0f10 	tst.w	lr, #16
 80170a0:	bf08      	it	eq
 80170a2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80170a6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80170aa:	6010      	str	r0, [r2, #0]
 80170ac:	e92d 0009 	stmdb	sp!, {r0, r3}
 80170b0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80170b4:	b672      	cpsid	i
 80170b6:	f380 8811 	msr	BASEPRI, r0
 80170ba:	f3bf 8f4f 	dsb	sy
 80170be:	f3bf 8f6f 	isb	sy
 80170c2:	b662      	cpsie	i
 80170c4:	f7ff faea 	bl	801669c <vTaskSwitchContext>
 80170c8:	f04f 0000 	mov.w	r0, #0
 80170cc:	f380 8811 	msr	BASEPRI, r0
 80170d0:	bc09      	pop	{r0, r3}
 80170d2:	6819      	ldr	r1, [r3, #0]
 80170d4:	6808      	ldr	r0, [r1, #0]
 80170d6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80170da:	f01e 0f10 	tst.w	lr, #16
 80170de:	bf08      	it	eq
 80170e0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80170e4:	f380 8809 	msr	PSP, r0
 80170e8:	f3bf 8f6f 	isb	sy
 80170ec:	4770      	bx	lr
 80170ee:	bf00      	nop

080170f0 <pxCurrentTCBConst>:
 80170f0:	20001c58 	.word	0x20001c58
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80170f4:	bf00      	nop
 80170f6:	bf00      	nop

080170f8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80170f8:	b580      	push	{r7, lr}
 80170fa:	b082      	sub	sp, #8
 80170fc:	af00      	add	r7, sp, #0
	__asm volatile
 80170fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017102:	b672      	cpsid	i
 8017104:	f383 8811 	msr	BASEPRI, r3
 8017108:	f3bf 8f6f 	isb	sy
 801710c:	f3bf 8f4f 	dsb	sy
 8017110:	b662      	cpsie	i
 8017112:	607b      	str	r3, [r7, #4]
}
 8017114:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8017116:	f7ff fa05 	bl	8016524 <xTaskIncrementTick>
 801711a:	4603      	mov	r3, r0
 801711c:	2b00      	cmp	r3, #0
 801711e:	d003      	beq.n	8017128 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8017120:	4b06      	ldr	r3, [pc, #24]	@ (801713c <SysTick_Handler+0x44>)
 8017122:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8017126:	601a      	str	r2, [r3, #0]
 8017128:	2300      	movs	r3, #0
 801712a:	603b      	str	r3, [r7, #0]
	__asm volatile
 801712c:	683b      	ldr	r3, [r7, #0]
 801712e:	f383 8811 	msr	BASEPRI, r3
}
 8017132:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8017134:	bf00      	nop
 8017136:	3708      	adds	r7, #8
 8017138:	46bd      	mov	sp, r7
 801713a:	bd80      	pop	{r7, pc}
 801713c:	e000ed04 	.word	0xe000ed04

08017140 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8017140:	b480      	push	{r7}
 8017142:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8017144:	4b0b      	ldr	r3, [pc, #44]	@ (8017174 <vPortSetupTimerInterrupt+0x34>)
 8017146:	2200      	movs	r2, #0
 8017148:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 801714a:	4b0b      	ldr	r3, [pc, #44]	@ (8017178 <vPortSetupTimerInterrupt+0x38>)
 801714c:	2200      	movs	r2, #0
 801714e:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8017150:	4b0a      	ldr	r3, [pc, #40]	@ (801717c <vPortSetupTimerInterrupt+0x3c>)
 8017152:	681b      	ldr	r3, [r3, #0]
 8017154:	4a0a      	ldr	r2, [pc, #40]	@ (8017180 <vPortSetupTimerInterrupt+0x40>)
 8017156:	fba2 2303 	umull	r2, r3, r2, r3
 801715a:	099b      	lsrs	r3, r3, #6
 801715c:	4a09      	ldr	r2, [pc, #36]	@ (8017184 <vPortSetupTimerInterrupt+0x44>)
 801715e:	3b01      	subs	r3, #1
 8017160:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8017162:	4b04      	ldr	r3, [pc, #16]	@ (8017174 <vPortSetupTimerInterrupt+0x34>)
 8017164:	2207      	movs	r2, #7
 8017166:	601a      	str	r2, [r3, #0]
}
 8017168:	bf00      	nop
 801716a:	46bd      	mov	sp, r7
 801716c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017170:	4770      	bx	lr
 8017172:	bf00      	nop
 8017174:	e000e010 	.word	0xe000e010
 8017178:	e000e018 	.word	0xe000e018
 801717c:	2000001c 	.word	0x2000001c
 8017180:	10624dd3 	.word	0x10624dd3
 8017184:	e000e014 	.word	0xe000e014

08017188 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8017188:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8017198 <vPortEnableVFP+0x10>
 801718c:	6801      	ldr	r1, [r0, #0]
 801718e:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8017192:	6001      	str	r1, [r0, #0]
 8017194:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8017196:	bf00      	nop
 8017198:	e000ed88 	.word	0xe000ed88

0801719c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 801719c:	b480      	push	{r7}
 801719e:	b085      	sub	sp, #20
 80171a0:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80171a2:	f3ef 8305 	mrs	r3, IPSR
 80171a6:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80171a8:	68fb      	ldr	r3, [r7, #12]
 80171aa:	2b0f      	cmp	r3, #15
 80171ac:	d917      	bls.n	80171de <vPortValidateInterruptPriority+0x42>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80171ae:	4a1a      	ldr	r2, [pc, #104]	@ (8017218 <vPortValidateInterruptPriority+0x7c>)
 80171b0:	68fb      	ldr	r3, [r7, #12]
 80171b2:	4413      	add	r3, r2
 80171b4:	781b      	ldrb	r3, [r3, #0]
 80171b6:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80171b8:	4b18      	ldr	r3, [pc, #96]	@ (801721c <vPortValidateInterruptPriority+0x80>)
 80171ba:	781b      	ldrb	r3, [r3, #0]
 80171bc:	7afa      	ldrb	r2, [r7, #11]
 80171be:	429a      	cmp	r2, r3
 80171c0:	d20d      	bcs.n	80171de <vPortValidateInterruptPriority+0x42>
	__asm volatile
 80171c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80171c6:	b672      	cpsid	i
 80171c8:	f383 8811 	msr	BASEPRI, r3
 80171cc:	f3bf 8f6f 	isb	sy
 80171d0:	f3bf 8f4f 	dsb	sy
 80171d4:	b662      	cpsie	i
 80171d6:	607b      	str	r3, [r7, #4]
}
 80171d8:	bf00      	nop
 80171da:	bf00      	nop
 80171dc:	e7fd      	b.n	80171da <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80171de:	4b10      	ldr	r3, [pc, #64]	@ (8017220 <vPortValidateInterruptPriority+0x84>)
 80171e0:	681b      	ldr	r3, [r3, #0]
 80171e2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80171e6:	4b0f      	ldr	r3, [pc, #60]	@ (8017224 <vPortValidateInterruptPriority+0x88>)
 80171e8:	681b      	ldr	r3, [r3, #0]
 80171ea:	429a      	cmp	r2, r3
 80171ec:	d90d      	bls.n	801720a <vPortValidateInterruptPriority+0x6e>
	__asm volatile
 80171ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80171f2:	b672      	cpsid	i
 80171f4:	f383 8811 	msr	BASEPRI, r3
 80171f8:	f3bf 8f6f 	isb	sy
 80171fc:	f3bf 8f4f 	dsb	sy
 8017200:	b662      	cpsie	i
 8017202:	603b      	str	r3, [r7, #0]
}
 8017204:	bf00      	nop
 8017206:	bf00      	nop
 8017208:	e7fd      	b.n	8017206 <vPortValidateInterruptPriority+0x6a>
	}
 801720a:	bf00      	nop
 801720c:	3714      	adds	r7, #20
 801720e:	46bd      	mov	sp, r7
 8017210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017214:	4770      	bx	lr
 8017216:	bf00      	nop
 8017218:	e000e3f0 	.word	0xe000e3f0
 801721c:	20001d84 	.word	0x20001d84
 8017220:	e000ed0c 	.word	0xe000ed0c
 8017224:	20001d88 	.word	0x20001d88

08017228 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8017228:	b580      	push	{r7, lr}
 801722a:	b08a      	sub	sp, #40	@ 0x28
 801722c:	af00      	add	r7, sp, #0
 801722e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8017230:	2300      	movs	r3, #0
 8017232:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8017234:	f7ff f8a6 	bl	8016384 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8017238:	4b5f      	ldr	r3, [pc, #380]	@ (80173b8 <pvPortMalloc+0x190>)
 801723a:	681b      	ldr	r3, [r3, #0]
 801723c:	2b00      	cmp	r3, #0
 801723e:	d101      	bne.n	8017244 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8017240:	f000 f924 	bl	801748c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8017244:	4b5d      	ldr	r3, [pc, #372]	@ (80173bc <pvPortMalloc+0x194>)
 8017246:	681a      	ldr	r2, [r3, #0]
 8017248:	687b      	ldr	r3, [r7, #4]
 801724a:	4013      	ands	r3, r2
 801724c:	2b00      	cmp	r3, #0
 801724e:	f040 8094 	bne.w	801737a <pvPortMalloc+0x152>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8017252:	687b      	ldr	r3, [r7, #4]
 8017254:	2b00      	cmp	r3, #0
 8017256:	d020      	beq.n	801729a <pvPortMalloc+0x72>
			{
				xWantedSize += xHeapStructSize;
 8017258:	2208      	movs	r2, #8
 801725a:	687b      	ldr	r3, [r7, #4]
 801725c:	4413      	add	r3, r2
 801725e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8017260:	687b      	ldr	r3, [r7, #4]
 8017262:	f003 0307 	and.w	r3, r3, #7
 8017266:	2b00      	cmp	r3, #0
 8017268:	d017      	beq.n	801729a <pvPortMalloc+0x72>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 801726a:	687b      	ldr	r3, [r7, #4]
 801726c:	f023 0307 	bic.w	r3, r3, #7
 8017270:	3308      	adds	r3, #8
 8017272:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8017274:	687b      	ldr	r3, [r7, #4]
 8017276:	f003 0307 	and.w	r3, r3, #7
 801727a:	2b00      	cmp	r3, #0
 801727c:	d00d      	beq.n	801729a <pvPortMalloc+0x72>
	__asm volatile
 801727e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017282:	b672      	cpsid	i
 8017284:	f383 8811 	msr	BASEPRI, r3
 8017288:	f3bf 8f6f 	isb	sy
 801728c:	f3bf 8f4f 	dsb	sy
 8017290:	b662      	cpsie	i
 8017292:	617b      	str	r3, [r7, #20]
}
 8017294:	bf00      	nop
 8017296:	bf00      	nop
 8017298:	e7fd      	b.n	8017296 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 801729a:	687b      	ldr	r3, [r7, #4]
 801729c:	2b00      	cmp	r3, #0
 801729e:	d06c      	beq.n	801737a <pvPortMalloc+0x152>
 80172a0:	4b47      	ldr	r3, [pc, #284]	@ (80173c0 <pvPortMalloc+0x198>)
 80172a2:	681b      	ldr	r3, [r3, #0]
 80172a4:	687a      	ldr	r2, [r7, #4]
 80172a6:	429a      	cmp	r2, r3
 80172a8:	d867      	bhi.n	801737a <pvPortMalloc+0x152>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80172aa:	4b46      	ldr	r3, [pc, #280]	@ (80173c4 <pvPortMalloc+0x19c>)
 80172ac:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80172ae:	4b45      	ldr	r3, [pc, #276]	@ (80173c4 <pvPortMalloc+0x19c>)
 80172b0:	681b      	ldr	r3, [r3, #0]
 80172b2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80172b4:	e004      	b.n	80172c0 <pvPortMalloc+0x98>
				{
					pxPreviousBlock = pxBlock;
 80172b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80172b8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80172ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80172bc:	681b      	ldr	r3, [r3, #0]
 80172be:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80172c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80172c2:	685b      	ldr	r3, [r3, #4]
 80172c4:	687a      	ldr	r2, [r7, #4]
 80172c6:	429a      	cmp	r2, r3
 80172c8:	d903      	bls.n	80172d2 <pvPortMalloc+0xaa>
 80172ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80172cc:	681b      	ldr	r3, [r3, #0]
 80172ce:	2b00      	cmp	r3, #0
 80172d0:	d1f1      	bne.n	80172b6 <pvPortMalloc+0x8e>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80172d2:	4b39      	ldr	r3, [pc, #228]	@ (80173b8 <pvPortMalloc+0x190>)
 80172d4:	681b      	ldr	r3, [r3, #0]
 80172d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80172d8:	429a      	cmp	r2, r3
 80172da:	d04e      	beq.n	801737a <pvPortMalloc+0x152>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80172dc:	6a3b      	ldr	r3, [r7, #32]
 80172de:	681b      	ldr	r3, [r3, #0]
 80172e0:	2208      	movs	r2, #8
 80172e2:	4413      	add	r3, r2
 80172e4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80172e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80172e8:	681a      	ldr	r2, [r3, #0]
 80172ea:	6a3b      	ldr	r3, [r7, #32]
 80172ec:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80172ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80172f0:	685a      	ldr	r2, [r3, #4]
 80172f2:	687b      	ldr	r3, [r7, #4]
 80172f4:	1ad2      	subs	r2, r2, r3
 80172f6:	2308      	movs	r3, #8
 80172f8:	005b      	lsls	r3, r3, #1
 80172fa:	429a      	cmp	r2, r3
 80172fc:	d922      	bls.n	8017344 <pvPortMalloc+0x11c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80172fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8017300:	687b      	ldr	r3, [r7, #4]
 8017302:	4413      	add	r3, r2
 8017304:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8017306:	69bb      	ldr	r3, [r7, #24]
 8017308:	f003 0307 	and.w	r3, r3, #7
 801730c:	2b00      	cmp	r3, #0
 801730e:	d00d      	beq.n	801732c <pvPortMalloc+0x104>
	__asm volatile
 8017310:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017314:	b672      	cpsid	i
 8017316:	f383 8811 	msr	BASEPRI, r3
 801731a:	f3bf 8f6f 	isb	sy
 801731e:	f3bf 8f4f 	dsb	sy
 8017322:	b662      	cpsie	i
 8017324:	613b      	str	r3, [r7, #16]
}
 8017326:	bf00      	nop
 8017328:	bf00      	nop
 801732a:	e7fd      	b.n	8017328 <pvPortMalloc+0x100>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 801732c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801732e:	685a      	ldr	r2, [r3, #4]
 8017330:	687b      	ldr	r3, [r7, #4]
 8017332:	1ad2      	subs	r2, r2, r3
 8017334:	69bb      	ldr	r3, [r7, #24]
 8017336:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8017338:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801733a:	687a      	ldr	r2, [r7, #4]
 801733c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 801733e:	69b8      	ldr	r0, [r7, #24]
 8017340:	f000 f906 	bl	8017550 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8017344:	4b1e      	ldr	r3, [pc, #120]	@ (80173c0 <pvPortMalloc+0x198>)
 8017346:	681a      	ldr	r2, [r3, #0]
 8017348:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801734a:	685b      	ldr	r3, [r3, #4]
 801734c:	1ad3      	subs	r3, r2, r3
 801734e:	4a1c      	ldr	r2, [pc, #112]	@ (80173c0 <pvPortMalloc+0x198>)
 8017350:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8017352:	4b1b      	ldr	r3, [pc, #108]	@ (80173c0 <pvPortMalloc+0x198>)
 8017354:	681a      	ldr	r2, [r3, #0]
 8017356:	4b1c      	ldr	r3, [pc, #112]	@ (80173c8 <pvPortMalloc+0x1a0>)
 8017358:	681b      	ldr	r3, [r3, #0]
 801735a:	429a      	cmp	r2, r3
 801735c:	d203      	bcs.n	8017366 <pvPortMalloc+0x13e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 801735e:	4b18      	ldr	r3, [pc, #96]	@ (80173c0 <pvPortMalloc+0x198>)
 8017360:	681b      	ldr	r3, [r3, #0]
 8017362:	4a19      	ldr	r2, [pc, #100]	@ (80173c8 <pvPortMalloc+0x1a0>)
 8017364:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8017366:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017368:	685a      	ldr	r2, [r3, #4]
 801736a:	4b14      	ldr	r3, [pc, #80]	@ (80173bc <pvPortMalloc+0x194>)
 801736c:	681b      	ldr	r3, [r3, #0]
 801736e:	431a      	orrs	r2, r3
 8017370:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017372:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8017374:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017376:	2200      	movs	r2, #0
 8017378:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 801737a:	f7ff f811 	bl	80163a0 <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
 801737e:	69fb      	ldr	r3, [r7, #28]
 8017380:	2b00      	cmp	r3, #0
 8017382:	d101      	bne.n	8017388 <pvPortMalloc+0x160>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 8017384:	f7ea fe06 	bl	8001f94 <vApplicationMallocFailedHook>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8017388:	69fb      	ldr	r3, [r7, #28]
 801738a:	f003 0307 	and.w	r3, r3, #7
 801738e:	2b00      	cmp	r3, #0
 8017390:	d00d      	beq.n	80173ae <pvPortMalloc+0x186>
	__asm volatile
 8017392:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017396:	b672      	cpsid	i
 8017398:	f383 8811 	msr	BASEPRI, r3
 801739c:	f3bf 8f6f 	isb	sy
 80173a0:	f3bf 8f4f 	dsb	sy
 80173a4:	b662      	cpsie	i
 80173a6:	60fb      	str	r3, [r7, #12]
}
 80173a8:	bf00      	nop
 80173aa:	bf00      	nop
 80173ac:	e7fd      	b.n	80173aa <pvPortMalloc+0x182>
	return pvReturn;
 80173ae:	69fb      	ldr	r3, [r7, #28]
}
 80173b0:	4618      	mov	r0, r3
 80173b2:	3728      	adds	r7, #40	@ 0x28
 80173b4:	46bd      	mov	sp, r7
 80173b6:	bd80      	pop	{r7, pc}
 80173b8:	20011d94 	.word	0x20011d94
 80173bc:	20011da0 	.word	0x20011da0
 80173c0:	20011d98 	.word	0x20011d98
 80173c4:	20011d8c 	.word	0x20011d8c
 80173c8:	20011d9c 	.word	0x20011d9c

080173cc <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80173cc:	b580      	push	{r7, lr}
 80173ce:	b086      	sub	sp, #24
 80173d0:	af00      	add	r7, sp, #0
 80173d2:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80173d4:	687b      	ldr	r3, [r7, #4]
 80173d6:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80173d8:	687b      	ldr	r3, [r7, #4]
 80173da:	2b00      	cmp	r3, #0
 80173dc:	d04e      	beq.n	801747c <vPortFree+0xb0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80173de:	2308      	movs	r3, #8
 80173e0:	425b      	negs	r3, r3
 80173e2:	697a      	ldr	r2, [r7, #20]
 80173e4:	4413      	add	r3, r2
 80173e6:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80173e8:	697b      	ldr	r3, [r7, #20]
 80173ea:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80173ec:	693b      	ldr	r3, [r7, #16]
 80173ee:	685a      	ldr	r2, [r3, #4]
 80173f0:	4b24      	ldr	r3, [pc, #144]	@ (8017484 <vPortFree+0xb8>)
 80173f2:	681b      	ldr	r3, [r3, #0]
 80173f4:	4013      	ands	r3, r2
 80173f6:	2b00      	cmp	r3, #0
 80173f8:	d10d      	bne.n	8017416 <vPortFree+0x4a>
	__asm volatile
 80173fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80173fe:	b672      	cpsid	i
 8017400:	f383 8811 	msr	BASEPRI, r3
 8017404:	f3bf 8f6f 	isb	sy
 8017408:	f3bf 8f4f 	dsb	sy
 801740c:	b662      	cpsie	i
 801740e:	60fb      	str	r3, [r7, #12]
}
 8017410:	bf00      	nop
 8017412:	bf00      	nop
 8017414:	e7fd      	b.n	8017412 <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8017416:	693b      	ldr	r3, [r7, #16]
 8017418:	681b      	ldr	r3, [r3, #0]
 801741a:	2b00      	cmp	r3, #0
 801741c:	d00d      	beq.n	801743a <vPortFree+0x6e>
	__asm volatile
 801741e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017422:	b672      	cpsid	i
 8017424:	f383 8811 	msr	BASEPRI, r3
 8017428:	f3bf 8f6f 	isb	sy
 801742c:	f3bf 8f4f 	dsb	sy
 8017430:	b662      	cpsie	i
 8017432:	60bb      	str	r3, [r7, #8]
}
 8017434:	bf00      	nop
 8017436:	bf00      	nop
 8017438:	e7fd      	b.n	8017436 <vPortFree+0x6a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 801743a:	693b      	ldr	r3, [r7, #16]
 801743c:	685a      	ldr	r2, [r3, #4]
 801743e:	4b11      	ldr	r3, [pc, #68]	@ (8017484 <vPortFree+0xb8>)
 8017440:	681b      	ldr	r3, [r3, #0]
 8017442:	4013      	ands	r3, r2
 8017444:	2b00      	cmp	r3, #0
 8017446:	d019      	beq.n	801747c <vPortFree+0xb0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8017448:	693b      	ldr	r3, [r7, #16]
 801744a:	681b      	ldr	r3, [r3, #0]
 801744c:	2b00      	cmp	r3, #0
 801744e:	d115      	bne.n	801747c <vPortFree+0xb0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8017450:	693b      	ldr	r3, [r7, #16]
 8017452:	685a      	ldr	r2, [r3, #4]
 8017454:	4b0b      	ldr	r3, [pc, #44]	@ (8017484 <vPortFree+0xb8>)
 8017456:	681b      	ldr	r3, [r3, #0]
 8017458:	43db      	mvns	r3, r3
 801745a:	401a      	ands	r2, r3
 801745c:	693b      	ldr	r3, [r7, #16]
 801745e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8017460:	f7fe ff90 	bl	8016384 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8017464:	693b      	ldr	r3, [r7, #16]
 8017466:	685a      	ldr	r2, [r3, #4]
 8017468:	4b07      	ldr	r3, [pc, #28]	@ (8017488 <vPortFree+0xbc>)
 801746a:	681b      	ldr	r3, [r3, #0]
 801746c:	4413      	add	r3, r2
 801746e:	4a06      	ldr	r2, [pc, #24]	@ (8017488 <vPortFree+0xbc>)
 8017470:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8017472:	6938      	ldr	r0, [r7, #16]
 8017474:	f000 f86c 	bl	8017550 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8017478:	f7fe ff92 	bl	80163a0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 801747c:	bf00      	nop
 801747e:	3718      	adds	r7, #24
 8017480:	46bd      	mov	sp, r7
 8017482:	bd80      	pop	{r7, pc}
 8017484:	20011da0 	.word	0x20011da0
 8017488:	20011d98 	.word	0x20011d98

0801748c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 801748c:	b480      	push	{r7}
 801748e:	b085      	sub	sp, #20
 8017490:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8017492:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8017496:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8017498:	4b27      	ldr	r3, [pc, #156]	@ (8017538 <prvHeapInit+0xac>)
 801749a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 801749c:	68fb      	ldr	r3, [r7, #12]
 801749e:	f003 0307 	and.w	r3, r3, #7
 80174a2:	2b00      	cmp	r3, #0
 80174a4:	d00c      	beq.n	80174c0 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80174a6:	68fb      	ldr	r3, [r7, #12]
 80174a8:	3307      	adds	r3, #7
 80174aa:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80174ac:	68fb      	ldr	r3, [r7, #12]
 80174ae:	f023 0307 	bic.w	r3, r3, #7
 80174b2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80174b4:	68ba      	ldr	r2, [r7, #8]
 80174b6:	68fb      	ldr	r3, [r7, #12]
 80174b8:	1ad3      	subs	r3, r2, r3
 80174ba:	4a1f      	ldr	r2, [pc, #124]	@ (8017538 <prvHeapInit+0xac>)
 80174bc:	4413      	add	r3, r2
 80174be:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80174c0:	68fb      	ldr	r3, [r7, #12]
 80174c2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80174c4:	4a1d      	ldr	r2, [pc, #116]	@ (801753c <prvHeapInit+0xb0>)
 80174c6:	687b      	ldr	r3, [r7, #4]
 80174c8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80174ca:	4b1c      	ldr	r3, [pc, #112]	@ (801753c <prvHeapInit+0xb0>)
 80174cc:	2200      	movs	r2, #0
 80174ce:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80174d0:	687b      	ldr	r3, [r7, #4]
 80174d2:	68ba      	ldr	r2, [r7, #8]
 80174d4:	4413      	add	r3, r2
 80174d6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80174d8:	2208      	movs	r2, #8
 80174da:	68fb      	ldr	r3, [r7, #12]
 80174dc:	1a9b      	subs	r3, r3, r2
 80174de:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80174e0:	68fb      	ldr	r3, [r7, #12]
 80174e2:	f023 0307 	bic.w	r3, r3, #7
 80174e6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80174e8:	68fb      	ldr	r3, [r7, #12]
 80174ea:	4a15      	ldr	r2, [pc, #84]	@ (8017540 <prvHeapInit+0xb4>)
 80174ec:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80174ee:	4b14      	ldr	r3, [pc, #80]	@ (8017540 <prvHeapInit+0xb4>)
 80174f0:	681b      	ldr	r3, [r3, #0]
 80174f2:	2200      	movs	r2, #0
 80174f4:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80174f6:	4b12      	ldr	r3, [pc, #72]	@ (8017540 <prvHeapInit+0xb4>)
 80174f8:	681b      	ldr	r3, [r3, #0]
 80174fa:	2200      	movs	r2, #0
 80174fc:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80174fe:	687b      	ldr	r3, [r7, #4]
 8017500:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8017502:	683b      	ldr	r3, [r7, #0]
 8017504:	68fa      	ldr	r2, [r7, #12]
 8017506:	1ad2      	subs	r2, r2, r3
 8017508:	683b      	ldr	r3, [r7, #0]
 801750a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 801750c:	4b0c      	ldr	r3, [pc, #48]	@ (8017540 <prvHeapInit+0xb4>)
 801750e:	681a      	ldr	r2, [r3, #0]
 8017510:	683b      	ldr	r3, [r7, #0]
 8017512:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8017514:	683b      	ldr	r3, [r7, #0]
 8017516:	685b      	ldr	r3, [r3, #4]
 8017518:	4a0a      	ldr	r2, [pc, #40]	@ (8017544 <prvHeapInit+0xb8>)
 801751a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 801751c:	683b      	ldr	r3, [r7, #0]
 801751e:	685b      	ldr	r3, [r3, #4]
 8017520:	4a09      	ldr	r2, [pc, #36]	@ (8017548 <prvHeapInit+0xbc>)
 8017522:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8017524:	4b09      	ldr	r3, [pc, #36]	@ (801754c <prvHeapInit+0xc0>)
 8017526:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 801752a:	601a      	str	r2, [r3, #0]
}
 801752c:	bf00      	nop
 801752e:	3714      	adds	r7, #20
 8017530:	46bd      	mov	sp, r7
 8017532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017536:	4770      	bx	lr
 8017538:	20001d8c 	.word	0x20001d8c
 801753c:	20011d8c 	.word	0x20011d8c
 8017540:	20011d94 	.word	0x20011d94
 8017544:	20011d9c 	.word	0x20011d9c
 8017548:	20011d98 	.word	0x20011d98
 801754c:	20011da0 	.word	0x20011da0

08017550 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8017550:	b480      	push	{r7}
 8017552:	b085      	sub	sp, #20
 8017554:	af00      	add	r7, sp, #0
 8017556:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8017558:	4b28      	ldr	r3, [pc, #160]	@ (80175fc <prvInsertBlockIntoFreeList+0xac>)
 801755a:	60fb      	str	r3, [r7, #12]
 801755c:	e002      	b.n	8017564 <prvInsertBlockIntoFreeList+0x14>
 801755e:	68fb      	ldr	r3, [r7, #12]
 8017560:	681b      	ldr	r3, [r3, #0]
 8017562:	60fb      	str	r3, [r7, #12]
 8017564:	68fb      	ldr	r3, [r7, #12]
 8017566:	681b      	ldr	r3, [r3, #0]
 8017568:	687a      	ldr	r2, [r7, #4]
 801756a:	429a      	cmp	r2, r3
 801756c:	d8f7      	bhi.n	801755e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 801756e:	68fb      	ldr	r3, [r7, #12]
 8017570:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8017572:	68fb      	ldr	r3, [r7, #12]
 8017574:	685b      	ldr	r3, [r3, #4]
 8017576:	68ba      	ldr	r2, [r7, #8]
 8017578:	4413      	add	r3, r2
 801757a:	687a      	ldr	r2, [r7, #4]
 801757c:	429a      	cmp	r2, r3
 801757e:	d108      	bne.n	8017592 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8017580:	68fb      	ldr	r3, [r7, #12]
 8017582:	685a      	ldr	r2, [r3, #4]
 8017584:	687b      	ldr	r3, [r7, #4]
 8017586:	685b      	ldr	r3, [r3, #4]
 8017588:	441a      	add	r2, r3
 801758a:	68fb      	ldr	r3, [r7, #12]
 801758c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 801758e:	68fb      	ldr	r3, [r7, #12]
 8017590:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8017592:	687b      	ldr	r3, [r7, #4]
 8017594:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8017596:	687b      	ldr	r3, [r7, #4]
 8017598:	685b      	ldr	r3, [r3, #4]
 801759a:	68ba      	ldr	r2, [r7, #8]
 801759c:	441a      	add	r2, r3
 801759e:	68fb      	ldr	r3, [r7, #12]
 80175a0:	681b      	ldr	r3, [r3, #0]
 80175a2:	429a      	cmp	r2, r3
 80175a4:	d118      	bne.n	80175d8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80175a6:	68fb      	ldr	r3, [r7, #12]
 80175a8:	681a      	ldr	r2, [r3, #0]
 80175aa:	4b15      	ldr	r3, [pc, #84]	@ (8017600 <prvInsertBlockIntoFreeList+0xb0>)
 80175ac:	681b      	ldr	r3, [r3, #0]
 80175ae:	429a      	cmp	r2, r3
 80175b0:	d00d      	beq.n	80175ce <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80175b2:	687b      	ldr	r3, [r7, #4]
 80175b4:	685a      	ldr	r2, [r3, #4]
 80175b6:	68fb      	ldr	r3, [r7, #12]
 80175b8:	681b      	ldr	r3, [r3, #0]
 80175ba:	685b      	ldr	r3, [r3, #4]
 80175bc:	441a      	add	r2, r3
 80175be:	687b      	ldr	r3, [r7, #4]
 80175c0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80175c2:	68fb      	ldr	r3, [r7, #12]
 80175c4:	681b      	ldr	r3, [r3, #0]
 80175c6:	681a      	ldr	r2, [r3, #0]
 80175c8:	687b      	ldr	r3, [r7, #4]
 80175ca:	601a      	str	r2, [r3, #0]
 80175cc:	e008      	b.n	80175e0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80175ce:	4b0c      	ldr	r3, [pc, #48]	@ (8017600 <prvInsertBlockIntoFreeList+0xb0>)
 80175d0:	681a      	ldr	r2, [r3, #0]
 80175d2:	687b      	ldr	r3, [r7, #4]
 80175d4:	601a      	str	r2, [r3, #0]
 80175d6:	e003      	b.n	80175e0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80175d8:	68fb      	ldr	r3, [r7, #12]
 80175da:	681a      	ldr	r2, [r3, #0]
 80175dc:	687b      	ldr	r3, [r7, #4]
 80175de:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80175e0:	68fa      	ldr	r2, [r7, #12]
 80175e2:	687b      	ldr	r3, [r7, #4]
 80175e4:	429a      	cmp	r2, r3
 80175e6:	d002      	beq.n	80175ee <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80175e8:	68fb      	ldr	r3, [r7, #12]
 80175ea:	687a      	ldr	r2, [r7, #4]
 80175ec:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80175ee:	bf00      	nop
 80175f0:	3714      	adds	r7, #20
 80175f2:	46bd      	mov	sp, r7
 80175f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80175f8:	4770      	bx	lr
 80175fa:	bf00      	nop
 80175fc:	20011d8c 	.word	0x20011d8c
 8017600:	20011d94 	.word	0x20011d94

08017604 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8017604:	b580      	push	{r7, lr}
 8017606:	b082      	sub	sp, #8
 8017608:	af00      	add	r7, sp, #0
 801760a:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 801760c:	687b      	ldr	r3, [r7, #4]
 801760e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8017612:	4618      	mov	r0, r3
 8017614:	f7fa fe32 	bl	801227c <USBH_LL_IncTimer>
}
 8017618:	bf00      	nop
 801761a:	3708      	adds	r7, #8
 801761c:	46bd      	mov	sp, r7
 801761e:	bd80      	pop	{r7, pc}

08017620 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8017620:	b580      	push	{r7, lr}
 8017622:	b082      	sub	sp, #8
 8017624:	af00      	add	r7, sp, #0
 8017626:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 8017628:	687b      	ldr	r3, [r7, #4]
 801762a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 801762e:	4618      	mov	r0, r3
 8017630:	f7fa fe72 	bl	8012318 <USBH_LL_Connect>
}
 8017634:	bf00      	nop
 8017636:	3708      	adds	r7, #8
 8017638:	46bd      	mov	sp, r7
 801763a:	bd80      	pop	{r7, pc}

0801763c <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 801763c:	b580      	push	{r7, lr}
 801763e:	b082      	sub	sp, #8
 8017640:	af00      	add	r7, sp, #0
 8017642:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8017644:	687b      	ldr	r3, [r7, #4]
 8017646:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 801764a:	4618      	mov	r0, r3
 801764c:	f7fa fe7f 	bl	801234e <USBH_LL_Disconnect>
}
 8017650:	bf00      	nop
 8017652:	3708      	adds	r7, #8
 8017654:	46bd      	mov	sp, r7
 8017656:	bd80      	pop	{r7, pc}

08017658 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8017658:	b580      	push	{r7, lr}
 801765a:	b082      	sub	sp, #8
 801765c:	af00      	add	r7, sp, #0
 801765e:	6078      	str	r0, [r7, #4]
 8017660:	460b      	mov	r3, r1
 8017662:	70fb      	strb	r3, [r7, #3]
 8017664:	4613      	mov	r3, r2
 8017666:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
 8017668:	687b      	ldr	r3, [r7, #4]
 801766a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 801766e:	4618      	mov	r0, r3
 8017670:	f7fa febe 	bl	80123f0 <USBH_LL_NotifyURBChange>
#endif
}
 8017674:	bf00      	nop
 8017676:	3708      	adds	r7, #8
 8017678:	46bd      	mov	sp, r7
 801767a:	bd80      	pop	{r7, pc}

0801767c <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 801767c:	b580      	push	{r7, lr}
 801767e:	b082      	sub	sp, #8
 8017680:	af00      	add	r7, sp, #0
 8017682:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 8017684:	687b      	ldr	r3, [r7, #4]
 8017686:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 801768a:	4618      	mov	r0, r3
 801768c:	f7fa fe20 	bl	80122d0 <USBH_LL_PortEnabled>
}
 8017690:	bf00      	nop
 8017692:	3708      	adds	r7, #8
 8017694:	46bd      	mov	sp, r7
 8017696:	bd80      	pop	{r7, pc}

08017698 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8017698:	b580      	push	{r7, lr}
 801769a:	b082      	sub	sp, #8
 801769c:	af00      	add	r7, sp, #0
 801769e:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 80176a0:	687b      	ldr	r3, [r7, #4]
 80176a2:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 80176a6:	4618      	mov	r0, r3
 80176a8:	f7fa fe24 	bl	80122f4 <USBH_LL_PortDisabled>
}
 80176ac:	bf00      	nop
 80176ae:	3708      	adds	r7, #8
 80176b0:	46bd      	mov	sp, r7
 80176b2:	bd80      	pop	{r7, pc}

080176b4 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 80176b4:	b580      	push	{r7, lr}
 80176b6:	b084      	sub	sp, #16
 80176b8:	af00      	add	r7, sp, #0
 80176ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80176bc:	2300      	movs	r3, #0
 80176be:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80176c0:	2300      	movs	r3, #0
 80176c2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 80176c4:	687b      	ldr	r3, [r7, #4]
 80176c6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 80176ca:	4618      	mov	r0, r3
 80176cc:	f7f1 f869 	bl	80087a2 <HAL_HCD_Stop>
 80176d0:	4603      	mov	r3, r0
 80176d2:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80176d4:	7bfb      	ldrb	r3, [r7, #15]
 80176d6:	4618      	mov	r0, r3
 80176d8:	f000 f808 	bl	80176ec <USBH_Get_USB_Status>
 80176dc:	4603      	mov	r3, r0
 80176de:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80176e0:	7bbb      	ldrb	r3, [r7, #14]
}
 80176e2:	4618      	mov	r0, r3
 80176e4:	3710      	adds	r7, #16
 80176e6:	46bd      	mov	sp, r7
 80176e8:	bd80      	pop	{r7, pc}
	...

080176ec <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80176ec:	b480      	push	{r7}
 80176ee:	b085      	sub	sp, #20
 80176f0:	af00      	add	r7, sp, #0
 80176f2:	4603      	mov	r3, r0
 80176f4:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80176f6:	2300      	movs	r3, #0
 80176f8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80176fa:	79fb      	ldrb	r3, [r7, #7]
 80176fc:	2b03      	cmp	r3, #3
 80176fe:	d817      	bhi.n	8017730 <USBH_Get_USB_Status+0x44>
 8017700:	a201      	add	r2, pc, #4	@ (adr r2, 8017708 <USBH_Get_USB_Status+0x1c>)
 8017702:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017706:	bf00      	nop
 8017708:	08017719 	.word	0x08017719
 801770c:	0801771f 	.word	0x0801771f
 8017710:	08017725 	.word	0x08017725
 8017714:	0801772b 	.word	0x0801772b
  {
    case HAL_OK :
      usb_status = USBH_OK;
 8017718:	2300      	movs	r3, #0
 801771a:	73fb      	strb	r3, [r7, #15]
    break;
 801771c:	e00b      	b.n	8017736 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 801771e:	2302      	movs	r3, #2
 8017720:	73fb      	strb	r3, [r7, #15]
    break;
 8017722:	e008      	b.n	8017736 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8017724:	2301      	movs	r3, #1
 8017726:	73fb      	strb	r3, [r7, #15]
    break;
 8017728:	e005      	b.n	8017736 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 801772a:	2302      	movs	r3, #2
 801772c:	73fb      	strb	r3, [r7, #15]
    break;
 801772e:	e002      	b.n	8017736 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 8017730:	2302      	movs	r3, #2
 8017732:	73fb      	strb	r3, [r7, #15]
    break;
 8017734:	bf00      	nop
  }
  return usb_status;
 8017736:	7bfb      	ldrb	r3, [r7, #15]
}
 8017738:	4618      	mov	r0, r3
 801773a:	3714      	adds	r7, #20
 801773c:	46bd      	mov	sp, r7
 801773e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017742:	4770      	bx	lr

08017744 <sbrk_aligned>:
 8017744:	b570      	push	{r4, r5, r6, lr}
 8017746:	4e0f      	ldr	r6, [pc, #60]	@ (8017784 <sbrk_aligned+0x40>)
 8017748:	460c      	mov	r4, r1
 801774a:	6831      	ldr	r1, [r6, #0]
 801774c:	4605      	mov	r5, r0
 801774e:	b911      	cbnz	r1, 8017756 <sbrk_aligned+0x12>
 8017750:	f000 faf2 	bl	8017d38 <_sbrk_r>
 8017754:	6030      	str	r0, [r6, #0]
 8017756:	4621      	mov	r1, r4
 8017758:	4628      	mov	r0, r5
 801775a:	f000 faed 	bl	8017d38 <_sbrk_r>
 801775e:	1c43      	adds	r3, r0, #1
 8017760:	d103      	bne.n	801776a <sbrk_aligned+0x26>
 8017762:	f04f 34ff 	mov.w	r4, #4294967295
 8017766:	4620      	mov	r0, r4
 8017768:	bd70      	pop	{r4, r5, r6, pc}
 801776a:	1cc4      	adds	r4, r0, #3
 801776c:	f024 0403 	bic.w	r4, r4, #3
 8017770:	42a0      	cmp	r0, r4
 8017772:	d0f8      	beq.n	8017766 <sbrk_aligned+0x22>
 8017774:	1a21      	subs	r1, r4, r0
 8017776:	4628      	mov	r0, r5
 8017778:	f000 fade 	bl	8017d38 <_sbrk_r>
 801777c:	3001      	adds	r0, #1
 801777e:	d1f2      	bne.n	8017766 <sbrk_aligned+0x22>
 8017780:	e7ef      	b.n	8017762 <sbrk_aligned+0x1e>
 8017782:	bf00      	nop
 8017784:	20012184 	.word	0x20012184

08017788 <_malloc_r>:
 8017788:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801778c:	1ccd      	adds	r5, r1, #3
 801778e:	f025 0503 	bic.w	r5, r5, #3
 8017792:	3508      	adds	r5, #8
 8017794:	2d0c      	cmp	r5, #12
 8017796:	bf38      	it	cc
 8017798:	250c      	movcc	r5, #12
 801779a:	2d00      	cmp	r5, #0
 801779c:	4606      	mov	r6, r0
 801779e:	db01      	blt.n	80177a4 <_malloc_r+0x1c>
 80177a0:	42a9      	cmp	r1, r5
 80177a2:	d904      	bls.n	80177ae <_malloc_r+0x26>
 80177a4:	230c      	movs	r3, #12
 80177a6:	6033      	str	r3, [r6, #0]
 80177a8:	2000      	movs	r0, #0
 80177aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80177ae:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8017884 <_malloc_r+0xfc>
 80177b2:	f000 f869 	bl	8017888 <__malloc_lock>
 80177b6:	f8d8 3000 	ldr.w	r3, [r8]
 80177ba:	461c      	mov	r4, r3
 80177bc:	bb44      	cbnz	r4, 8017810 <_malloc_r+0x88>
 80177be:	4629      	mov	r1, r5
 80177c0:	4630      	mov	r0, r6
 80177c2:	f7ff ffbf 	bl	8017744 <sbrk_aligned>
 80177c6:	1c43      	adds	r3, r0, #1
 80177c8:	4604      	mov	r4, r0
 80177ca:	d158      	bne.n	801787e <_malloc_r+0xf6>
 80177cc:	f8d8 4000 	ldr.w	r4, [r8]
 80177d0:	4627      	mov	r7, r4
 80177d2:	2f00      	cmp	r7, #0
 80177d4:	d143      	bne.n	801785e <_malloc_r+0xd6>
 80177d6:	2c00      	cmp	r4, #0
 80177d8:	d04b      	beq.n	8017872 <_malloc_r+0xea>
 80177da:	6823      	ldr	r3, [r4, #0]
 80177dc:	4639      	mov	r1, r7
 80177de:	4630      	mov	r0, r6
 80177e0:	eb04 0903 	add.w	r9, r4, r3
 80177e4:	f000 faa8 	bl	8017d38 <_sbrk_r>
 80177e8:	4581      	cmp	r9, r0
 80177ea:	d142      	bne.n	8017872 <_malloc_r+0xea>
 80177ec:	6821      	ldr	r1, [r4, #0]
 80177ee:	1a6d      	subs	r5, r5, r1
 80177f0:	4629      	mov	r1, r5
 80177f2:	4630      	mov	r0, r6
 80177f4:	f7ff ffa6 	bl	8017744 <sbrk_aligned>
 80177f8:	3001      	adds	r0, #1
 80177fa:	d03a      	beq.n	8017872 <_malloc_r+0xea>
 80177fc:	6823      	ldr	r3, [r4, #0]
 80177fe:	442b      	add	r3, r5
 8017800:	6023      	str	r3, [r4, #0]
 8017802:	f8d8 3000 	ldr.w	r3, [r8]
 8017806:	685a      	ldr	r2, [r3, #4]
 8017808:	bb62      	cbnz	r2, 8017864 <_malloc_r+0xdc>
 801780a:	f8c8 7000 	str.w	r7, [r8]
 801780e:	e00f      	b.n	8017830 <_malloc_r+0xa8>
 8017810:	6822      	ldr	r2, [r4, #0]
 8017812:	1b52      	subs	r2, r2, r5
 8017814:	d420      	bmi.n	8017858 <_malloc_r+0xd0>
 8017816:	2a0b      	cmp	r2, #11
 8017818:	d917      	bls.n	801784a <_malloc_r+0xc2>
 801781a:	1961      	adds	r1, r4, r5
 801781c:	42a3      	cmp	r3, r4
 801781e:	6025      	str	r5, [r4, #0]
 8017820:	bf18      	it	ne
 8017822:	6059      	strne	r1, [r3, #4]
 8017824:	6863      	ldr	r3, [r4, #4]
 8017826:	bf08      	it	eq
 8017828:	f8c8 1000 	streq.w	r1, [r8]
 801782c:	5162      	str	r2, [r4, r5]
 801782e:	604b      	str	r3, [r1, #4]
 8017830:	4630      	mov	r0, r6
 8017832:	f000 f82f 	bl	8017894 <__malloc_unlock>
 8017836:	f104 000b 	add.w	r0, r4, #11
 801783a:	1d23      	adds	r3, r4, #4
 801783c:	f020 0007 	bic.w	r0, r0, #7
 8017840:	1ac2      	subs	r2, r0, r3
 8017842:	bf1c      	itt	ne
 8017844:	1a1b      	subne	r3, r3, r0
 8017846:	50a3      	strne	r3, [r4, r2]
 8017848:	e7af      	b.n	80177aa <_malloc_r+0x22>
 801784a:	6862      	ldr	r2, [r4, #4]
 801784c:	42a3      	cmp	r3, r4
 801784e:	bf0c      	ite	eq
 8017850:	f8c8 2000 	streq.w	r2, [r8]
 8017854:	605a      	strne	r2, [r3, #4]
 8017856:	e7eb      	b.n	8017830 <_malloc_r+0xa8>
 8017858:	4623      	mov	r3, r4
 801785a:	6864      	ldr	r4, [r4, #4]
 801785c:	e7ae      	b.n	80177bc <_malloc_r+0x34>
 801785e:	463c      	mov	r4, r7
 8017860:	687f      	ldr	r7, [r7, #4]
 8017862:	e7b6      	b.n	80177d2 <_malloc_r+0x4a>
 8017864:	461a      	mov	r2, r3
 8017866:	685b      	ldr	r3, [r3, #4]
 8017868:	42a3      	cmp	r3, r4
 801786a:	d1fb      	bne.n	8017864 <_malloc_r+0xdc>
 801786c:	2300      	movs	r3, #0
 801786e:	6053      	str	r3, [r2, #4]
 8017870:	e7de      	b.n	8017830 <_malloc_r+0xa8>
 8017872:	230c      	movs	r3, #12
 8017874:	6033      	str	r3, [r6, #0]
 8017876:	4630      	mov	r0, r6
 8017878:	f000 f80c 	bl	8017894 <__malloc_unlock>
 801787c:	e794      	b.n	80177a8 <_malloc_r+0x20>
 801787e:	6005      	str	r5, [r0, #0]
 8017880:	e7d6      	b.n	8017830 <_malloc_r+0xa8>
 8017882:	bf00      	nop
 8017884:	20012188 	.word	0x20012188

08017888 <__malloc_lock>:
 8017888:	4801      	ldr	r0, [pc, #4]	@ (8017890 <__malloc_lock+0x8>)
 801788a:	f000 baa2 	b.w	8017dd2 <__retarget_lock_acquire_recursive>
 801788e:	bf00      	nop
 8017890:	200122cc 	.word	0x200122cc

08017894 <__malloc_unlock>:
 8017894:	4801      	ldr	r0, [pc, #4]	@ (801789c <__malloc_unlock+0x8>)
 8017896:	f000 ba9d 	b.w	8017dd4 <__retarget_lock_release_recursive>
 801789a:	bf00      	nop
 801789c:	200122cc 	.word	0x200122cc

080178a0 <std>:
 80178a0:	2300      	movs	r3, #0
 80178a2:	b510      	push	{r4, lr}
 80178a4:	4604      	mov	r4, r0
 80178a6:	e9c0 3300 	strd	r3, r3, [r0]
 80178aa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80178ae:	6083      	str	r3, [r0, #8]
 80178b0:	8181      	strh	r1, [r0, #12]
 80178b2:	6643      	str	r3, [r0, #100]	@ 0x64
 80178b4:	81c2      	strh	r2, [r0, #14]
 80178b6:	6183      	str	r3, [r0, #24]
 80178b8:	4619      	mov	r1, r3
 80178ba:	2208      	movs	r2, #8
 80178bc:	305c      	adds	r0, #92	@ 0x5c
 80178be:	f000 f9c9 	bl	8017c54 <memset>
 80178c2:	4b0d      	ldr	r3, [pc, #52]	@ (80178f8 <std+0x58>)
 80178c4:	6263      	str	r3, [r4, #36]	@ 0x24
 80178c6:	4b0d      	ldr	r3, [pc, #52]	@ (80178fc <std+0x5c>)
 80178c8:	62a3      	str	r3, [r4, #40]	@ 0x28
 80178ca:	4b0d      	ldr	r3, [pc, #52]	@ (8017900 <std+0x60>)
 80178cc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80178ce:	4b0d      	ldr	r3, [pc, #52]	@ (8017904 <std+0x64>)
 80178d0:	6323      	str	r3, [r4, #48]	@ 0x30
 80178d2:	4b0d      	ldr	r3, [pc, #52]	@ (8017908 <std+0x68>)
 80178d4:	6224      	str	r4, [r4, #32]
 80178d6:	429c      	cmp	r4, r3
 80178d8:	d006      	beq.n	80178e8 <std+0x48>
 80178da:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80178de:	4294      	cmp	r4, r2
 80178e0:	d002      	beq.n	80178e8 <std+0x48>
 80178e2:	33d0      	adds	r3, #208	@ 0xd0
 80178e4:	429c      	cmp	r4, r3
 80178e6:	d105      	bne.n	80178f4 <std+0x54>
 80178e8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80178ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80178f0:	f000 ba6e 	b.w	8017dd0 <__retarget_lock_init_recursive>
 80178f4:	bd10      	pop	{r4, pc}
 80178f6:	bf00      	nop
 80178f8:	08017b51 	.word	0x08017b51
 80178fc:	08017b77 	.word	0x08017b77
 8017900:	08017baf 	.word	0x08017baf
 8017904:	08017bd3 	.word	0x08017bd3
 8017908:	2001218c 	.word	0x2001218c

0801790c <stdio_exit_handler>:
 801790c:	4a02      	ldr	r2, [pc, #8]	@ (8017918 <stdio_exit_handler+0xc>)
 801790e:	4903      	ldr	r1, [pc, #12]	@ (801791c <stdio_exit_handler+0x10>)
 8017910:	4803      	ldr	r0, [pc, #12]	@ (8017920 <stdio_exit_handler+0x14>)
 8017912:	f000 b869 	b.w	80179e8 <_fwalk_sglue>
 8017916:	bf00      	nop
 8017918:	20000078 	.word	0x20000078
 801791c:	08018e19 	.word	0x08018e19
 8017920:	20000088 	.word	0x20000088

08017924 <cleanup_stdio>:
 8017924:	6841      	ldr	r1, [r0, #4]
 8017926:	4b0c      	ldr	r3, [pc, #48]	@ (8017958 <cleanup_stdio+0x34>)
 8017928:	4299      	cmp	r1, r3
 801792a:	b510      	push	{r4, lr}
 801792c:	4604      	mov	r4, r0
 801792e:	d001      	beq.n	8017934 <cleanup_stdio+0x10>
 8017930:	f001 fa72 	bl	8018e18 <_fflush_r>
 8017934:	68a1      	ldr	r1, [r4, #8]
 8017936:	4b09      	ldr	r3, [pc, #36]	@ (801795c <cleanup_stdio+0x38>)
 8017938:	4299      	cmp	r1, r3
 801793a:	d002      	beq.n	8017942 <cleanup_stdio+0x1e>
 801793c:	4620      	mov	r0, r4
 801793e:	f001 fa6b 	bl	8018e18 <_fflush_r>
 8017942:	68e1      	ldr	r1, [r4, #12]
 8017944:	4b06      	ldr	r3, [pc, #24]	@ (8017960 <cleanup_stdio+0x3c>)
 8017946:	4299      	cmp	r1, r3
 8017948:	d004      	beq.n	8017954 <cleanup_stdio+0x30>
 801794a:	4620      	mov	r0, r4
 801794c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8017950:	f001 ba62 	b.w	8018e18 <_fflush_r>
 8017954:	bd10      	pop	{r4, pc}
 8017956:	bf00      	nop
 8017958:	2001218c 	.word	0x2001218c
 801795c:	200121f4 	.word	0x200121f4
 8017960:	2001225c 	.word	0x2001225c

08017964 <global_stdio_init.part.0>:
 8017964:	b510      	push	{r4, lr}
 8017966:	4b0b      	ldr	r3, [pc, #44]	@ (8017994 <global_stdio_init.part.0+0x30>)
 8017968:	4c0b      	ldr	r4, [pc, #44]	@ (8017998 <global_stdio_init.part.0+0x34>)
 801796a:	4a0c      	ldr	r2, [pc, #48]	@ (801799c <global_stdio_init.part.0+0x38>)
 801796c:	601a      	str	r2, [r3, #0]
 801796e:	4620      	mov	r0, r4
 8017970:	2200      	movs	r2, #0
 8017972:	2104      	movs	r1, #4
 8017974:	f7ff ff94 	bl	80178a0 <std>
 8017978:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 801797c:	2201      	movs	r2, #1
 801797e:	2109      	movs	r1, #9
 8017980:	f7ff ff8e 	bl	80178a0 <std>
 8017984:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8017988:	2202      	movs	r2, #2
 801798a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801798e:	2112      	movs	r1, #18
 8017990:	f7ff bf86 	b.w	80178a0 <std>
 8017994:	200122c4 	.word	0x200122c4
 8017998:	2001218c 	.word	0x2001218c
 801799c:	0801790d 	.word	0x0801790d

080179a0 <__sfp_lock_acquire>:
 80179a0:	4801      	ldr	r0, [pc, #4]	@ (80179a8 <__sfp_lock_acquire+0x8>)
 80179a2:	f000 ba16 	b.w	8017dd2 <__retarget_lock_acquire_recursive>
 80179a6:	bf00      	nop
 80179a8:	200122cd 	.word	0x200122cd

080179ac <__sfp_lock_release>:
 80179ac:	4801      	ldr	r0, [pc, #4]	@ (80179b4 <__sfp_lock_release+0x8>)
 80179ae:	f000 ba11 	b.w	8017dd4 <__retarget_lock_release_recursive>
 80179b2:	bf00      	nop
 80179b4:	200122cd 	.word	0x200122cd

080179b8 <__sinit>:
 80179b8:	b510      	push	{r4, lr}
 80179ba:	4604      	mov	r4, r0
 80179bc:	f7ff fff0 	bl	80179a0 <__sfp_lock_acquire>
 80179c0:	6a23      	ldr	r3, [r4, #32]
 80179c2:	b11b      	cbz	r3, 80179cc <__sinit+0x14>
 80179c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80179c8:	f7ff bff0 	b.w	80179ac <__sfp_lock_release>
 80179cc:	4b04      	ldr	r3, [pc, #16]	@ (80179e0 <__sinit+0x28>)
 80179ce:	6223      	str	r3, [r4, #32]
 80179d0:	4b04      	ldr	r3, [pc, #16]	@ (80179e4 <__sinit+0x2c>)
 80179d2:	681b      	ldr	r3, [r3, #0]
 80179d4:	2b00      	cmp	r3, #0
 80179d6:	d1f5      	bne.n	80179c4 <__sinit+0xc>
 80179d8:	f7ff ffc4 	bl	8017964 <global_stdio_init.part.0>
 80179dc:	e7f2      	b.n	80179c4 <__sinit+0xc>
 80179de:	bf00      	nop
 80179e0:	08017925 	.word	0x08017925
 80179e4:	200122c4 	.word	0x200122c4

080179e8 <_fwalk_sglue>:
 80179e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80179ec:	4607      	mov	r7, r0
 80179ee:	4688      	mov	r8, r1
 80179f0:	4614      	mov	r4, r2
 80179f2:	2600      	movs	r6, #0
 80179f4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80179f8:	f1b9 0901 	subs.w	r9, r9, #1
 80179fc:	d505      	bpl.n	8017a0a <_fwalk_sglue+0x22>
 80179fe:	6824      	ldr	r4, [r4, #0]
 8017a00:	2c00      	cmp	r4, #0
 8017a02:	d1f7      	bne.n	80179f4 <_fwalk_sglue+0xc>
 8017a04:	4630      	mov	r0, r6
 8017a06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8017a0a:	89ab      	ldrh	r3, [r5, #12]
 8017a0c:	2b01      	cmp	r3, #1
 8017a0e:	d907      	bls.n	8017a20 <_fwalk_sglue+0x38>
 8017a10:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8017a14:	3301      	adds	r3, #1
 8017a16:	d003      	beq.n	8017a20 <_fwalk_sglue+0x38>
 8017a18:	4629      	mov	r1, r5
 8017a1a:	4638      	mov	r0, r7
 8017a1c:	47c0      	blx	r8
 8017a1e:	4306      	orrs	r6, r0
 8017a20:	3568      	adds	r5, #104	@ 0x68
 8017a22:	e7e9      	b.n	80179f8 <_fwalk_sglue+0x10>

08017a24 <iprintf>:
 8017a24:	b40f      	push	{r0, r1, r2, r3}
 8017a26:	b507      	push	{r0, r1, r2, lr}
 8017a28:	4906      	ldr	r1, [pc, #24]	@ (8017a44 <iprintf+0x20>)
 8017a2a:	ab04      	add	r3, sp, #16
 8017a2c:	6808      	ldr	r0, [r1, #0]
 8017a2e:	f853 2b04 	ldr.w	r2, [r3], #4
 8017a32:	6881      	ldr	r1, [r0, #8]
 8017a34:	9301      	str	r3, [sp, #4]
 8017a36:	f000 fd79 	bl	801852c <_vfiprintf_r>
 8017a3a:	b003      	add	sp, #12
 8017a3c:	f85d eb04 	ldr.w	lr, [sp], #4
 8017a40:	b004      	add	sp, #16
 8017a42:	4770      	bx	lr
 8017a44:	20000084 	.word	0x20000084

08017a48 <sniprintf>:
 8017a48:	b40c      	push	{r2, r3}
 8017a4a:	b530      	push	{r4, r5, lr}
 8017a4c:	4b18      	ldr	r3, [pc, #96]	@ (8017ab0 <sniprintf+0x68>)
 8017a4e:	1e0c      	subs	r4, r1, #0
 8017a50:	681d      	ldr	r5, [r3, #0]
 8017a52:	b09d      	sub	sp, #116	@ 0x74
 8017a54:	da08      	bge.n	8017a68 <sniprintf+0x20>
 8017a56:	238b      	movs	r3, #139	@ 0x8b
 8017a58:	602b      	str	r3, [r5, #0]
 8017a5a:	f04f 30ff 	mov.w	r0, #4294967295
 8017a5e:	b01d      	add	sp, #116	@ 0x74
 8017a60:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8017a64:	b002      	add	sp, #8
 8017a66:	4770      	bx	lr
 8017a68:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8017a6c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8017a70:	f04f 0300 	mov.w	r3, #0
 8017a74:	931b      	str	r3, [sp, #108]	@ 0x6c
 8017a76:	bf14      	ite	ne
 8017a78:	f104 33ff 	addne.w	r3, r4, #4294967295
 8017a7c:	4623      	moveq	r3, r4
 8017a7e:	9304      	str	r3, [sp, #16]
 8017a80:	9307      	str	r3, [sp, #28]
 8017a82:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8017a86:	9002      	str	r0, [sp, #8]
 8017a88:	9006      	str	r0, [sp, #24]
 8017a8a:	f8ad 3016 	strh.w	r3, [sp, #22]
 8017a8e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8017a90:	ab21      	add	r3, sp, #132	@ 0x84
 8017a92:	a902      	add	r1, sp, #8
 8017a94:	4628      	mov	r0, r5
 8017a96:	9301      	str	r3, [sp, #4]
 8017a98:	f000 fa52 	bl	8017f40 <_svfiprintf_r>
 8017a9c:	1c43      	adds	r3, r0, #1
 8017a9e:	bfbc      	itt	lt
 8017aa0:	238b      	movlt	r3, #139	@ 0x8b
 8017aa2:	602b      	strlt	r3, [r5, #0]
 8017aa4:	2c00      	cmp	r4, #0
 8017aa6:	d0da      	beq.n	8017a5e <sniprintf+0x16>
 8017aa8:	9b02      	ldr	r3, [sp, #8]
 8017aaa:	2200      	movs	r2, #0
 8017aac:	701a      	strb	r2, [r3, #0]
 8017aae:	e7d6      	b.n	8017a5e <sniprintf+0x16>
 8017ab0:	20000084 	.word	0x20000084

08017ab4 <siprintf>:
 8017ab4:	b40e      	push	{r1, r2, r3}
 8017ab6:	b510      	push	{r4, lr}
 8017ab8:	b09d      	sub	sp, #116	@ 0x74
 8017aba:	ab1f      	add	r3, sp, #124	@ 0x7c
 8017abc:	9002      	str	r0, [sp, #8]
 8017abe:	9006      	str	r0, [sp, #24]
 8017ac0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8017ac4:	480a      	ldr	r0, [pc, #40]	@ (8017af0 <siprintf+0x3c>)
 8017ac6:	9107      	str	r1, [sp, #28]
 8017ac8:	9104      	str	r1, [sp, #16]
 8017aca:	490a      	ldr	r1, [pc, #40]	@ (8017af4 <siprintf+0x40>)
 8017acc:	f853 2b04 	ldr.w	r2, [r3], #4
 8017ad0:	9105      	str	r1, [sp, #20]
 8017ad2:	2400      	movs	r4, #0
 8017ad4:	a902      	add	r1, sp, #8
 8017ad6:	6800      	ldr	r0, [r0, #0]
 8017ad8:	9301      	str	r3, [sp, #4]
 8017ada:	941b      	str	r4, [sp, #108]	@ 0x6c
 8017adc:	f000 fa30 	bl	8017f40 <_svfiprintf_r>
 8017ae0:	9b02      	ldr	r3, [sp, #8]
 8017ae2:	701c      	strb	r4, [r3, #0]
 8017ae4:	b01d      	add	sp, #116	@ 0x74
 8017ae6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8017aea:	b003      	add	sp, #12
 8017aec:	4770      	bx	lr
 8017aee:	bf00      	nop
 8017af0:	20000084 	.word	0x20000084
 8017af4:	ffff0208 	.word	0xffff0208

08017af8 <siscanf>:
 8017af8:	b40e      	push	{r1, r2, r3}
 8017afa:	b570      	push	{r4, r5, r6, lr}
 8017afc:	b09d      	sub	sp, #116	@ 0x74
 8017afe:	ac21      	add	r4, sp, #132	@ 0x84
 8017b00:	2500      	movs	r5, #0
 8017b02:	f44f 7201 	mov.w	r2, #516	@ 0x204
 8017b06:	f854 6b04 	ldr.w	r6, [r4], #4
 8017b0a:	f8ad 2014 	strh.w	r2, [sp, #20]
 8017b0e:	951b      	str	r5, [sp, #108]	@ 0x6c
 8017b10:	9002      	str	r0, [sp, #8]
 8017b12:	9006      	str	r0, [sp, #24]
 8017b14:	f7e8 fb86 	bl	8000224 <strlen>
 8017b18:	4b0b      	ldr	r3, [pc, #44]	@ (8017b48 <siscanf+0x50>)
 8017b1a:	9003      	str	r0, [sp, #12]
 8017b1c:	9007      	str	r0, [sp, #28]
 8017b1e:	480b      	ldr	r0, [pc, #44]	@ (8017b4c <siscanf+0x54>)
 8017b20:	930b      	str	r3, [sp, #44]	@ 0x2c
 8017b22:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8017b26:	f8ad 3016 	strh.w	r3, [sp, #22]
 8017b2a:	4632      	mov	r2, r6
 8017b2c:	4623      	mov	r3, r4
 8017b2e:	a902      	add	r1, sp, #8
 8017b30:	6800      	ldr	r0, [r0, #0]
 8017b32:	950f      	str	r5, [sp, #60]	@ 0x3c
 8017b34:	9514      	str	r5, [sp, #80]	@ 0x50
 8017b36:	9401      	str	r4, [sp, #4]
 8017b38:	f000 fb58 	bl	80181ec <__ssvfiscanf_r>
 8017b3c:	b01d      	add	sp, #116	@ 0x74
 8017b3e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8017b42:	b003      	add	sp, #12
 8017b44:	4770      	bx	lr
 8017b46:	bf00      	nop
 8017b48:	08017b73 	.word	0x08017b73
 8017b4c:	20000084 	.word	0x20000084

08017b50 <__sread>:
 8017b50:	b510      	push	{r4, lr}
 8017b52:	460c      	mov	r4, r1
 8017b54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017b58:	f000 f8dc 	bl	8017d14 <_read_r>
 8017b5c:	2800      	cmp	r0, #0
 8017b5e:	bfab      	itete	ge
 8017b60:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8017b62:	89a3      	ldrhlt	r3, [r4, #12]
 8017b64:	181b      	addge	r3, r3, r0
 8017b66:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8017b6a:	bfac      	ite	ge
 8017b6c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8017b6e:	81a3      	strhlt	r3, [r4, #12]
 8017b70:	bd10      	pop	{r4, pc}

08017b72 <__seofread>:
 8017b72:	2000      	movs	r0, #0
 8017b74:	4770      	bx	lr

08017b76 <__swrite>:
 8017b76:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017b7a:	461f      	mov	r7, r3
 8017b7c:	898b      	ldrh	r3, [r1, #12]
 8017b7e:	05db      	lsls	r3, r3, #23
 8017b80:	4605      	mov	r5, r0
 8017b82:	460c      	mov	r4, r1
 8017b84:	4616      	mov	r6, r2
 8017b86:	d505      	bpl.n	8017b94 <__swrite+0x1e>
 8017b88:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017b8c:	2302      	movs	r3, #2
 8017b8e:	2200      	movs	r2, #0
 8017b90:	f000 f8ae 	bl	8017cf0 <_lseek_r>
 8017b94:	89a3      	ldrh	r3, [r4, #12]
 8017b96:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8017b9a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8017b9e:	81a3      	strh	r3, [r4, #12]
 8017ba0:	4632      	mov	r2, r6
 8017ba2:	463b      	mov	r3, r7
 8017ba4:	4628      	mov	r0, r5
 8017ba6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8017baa:	f000 b8d5 	b.w	8017d58 <_write_r>

08017bae <__sseek>:
 8017bae:	b510      	push	{r4, lr}
 8017bb0:	460c      	mov	r4, r1
 8017bb2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017bb6:	f000 f89b 	bl	8017cf0 <_lseek_r>
 8017bba:	1c43      	adds	r3, r0, #1
 8017bbc:	89a3      	ldrh	r3, [r4, #12]
 8017bbe:	bf15      	itete	ne
 8017bc0:	6560      	strne	r0, [r4, #84]	@ 0x54
 8017bc2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8017bc6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8017bca:	81a3      	strheq	r3, [r4, #12]
 8017bcc:	bf18      	it	ne
 8017bce:	81a3      	strhne	r3, [r4, #12]
 8017bd0:	bd10      	pop	{r4, pc}

08017bd2 <__sclose>:
 8017bd2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017bd6:	f000 b87b 	b.w	8017cd0 <_close_r>

08017bda <_vsniprintf_r>:
 8017bda:	b530      	push	{r4, r5, lr}
 8017bdc:	4614      	mov	r4, r2
 8017bde:	2c00      	cmp	r4, #0
 8017be0:	b09b      	sub	sp, #108	@ 0x6c
 8017be2:	4605      	mov	r5, r0
 8017be4:	461a      	mov	r2, r3
 8017be6:	da05      	bge.n	8017bf4 <_vsniprintf_r+0x1a>
 8017be8:	238b      	movs	r3, #139	@ 0x8b
 8017bea:	6003      	str	r3, [r0, #0]
 8017bec:	f04f 30ff 	mov.w	r0, #4294967295
 8017bf0:	b01b      	add	sp, #108	@ 0x6c
 8017bf2:	bd30      	pop	{r4, r5, pc}
 8017bf4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8017bf8:	f8ad 300c 	strh.w	r3, [sp, #12]
 8017bfc:	f04f 0300 	mov.w	r3, #0
 8017c00:	9319      	str	r3, [sp, #100]	@ 0x64
 8017c02:	bf14      	ite	ne
 8017c04:	f104 33ff 	addne.w	r3, r4, #4294967295
 8017c08:	4623      	moveq	r3, r4
 8017c0a:	9302      	str	r3, [sp, #8]
 8017c0c:	9305      	str	r3, [sp, #20]
 8017c0e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8017c12:	9100      	str	r1, [sp, #0]
 8017c14:	9104      	str	r1, [sp, #16]
 8017c16:	f8ad 300e 	strh.w	r3, [sp, #14]
 8017c1a:	4669      	mov	r1, sp
 8017c1c:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8017c1e:	f000 f98f 	bl	8017f40 <_svfiprintf_r>
 8017c22:	1c43      	adds	r3, r0, #1
 8017c24:	bfbc      	itt	lt
 8017c26:	238b      	movlt	r3, #139	@ 0x8b
 8017c28:	602b      	strlt	r3, [r5, #0]
 8017c2a:	2c00      	cmp	r4, #0
 8017c2c:	d0e0      	beq.n	8017bf0 <_vsniprintf_r+0x16>
 8017c2e:	9b00      	ldr	r3, [sp, #0]
 8017c30:	2200      	movs	r2, #0
 8017c32:	701a      	strb	r2, [r3, #0]
 8017c34:	e7dc      	b.n	8017bf0 <_vsniprintf_r+0x16>
	...

08017c38 <vsniprintf>:
 8017c38:	b507      	push	{r0, r1, r2, lr}
 8017c3a:	9300      	str	r3, [sp, #0]
 8017c3c:	4613      	mov	r3, r2
 8017c3e:	460a      	mov	r2, r1
 8017c40:	4601      	mov	r1, r0
 8017c42:	4803      	ldr	r0, [pc, #12]	@ (8017c50 <vsniprintf+0x18>)
 8017c44:	6800      	ldr	r0, [r0, #0]
 8017c46:	f7ff ffc8 	bl	8017bda <_vsniprintf_r>
 8017c4a:	b003      	add	sp, #12
 8017c4c:	f85d fb04 	ldr.w	pc, [sp], #4
 8017c50:	20000084 	.word	0x20000084

08017c54 <memset>:
 8017c54:	4402      	add	r2, r0
 8017c56:	4603      	mov	r3, r0
 8017c58:	4293      	cmp	r3, r2
 8017c5a:	d100      	bne.n	8017c5e <memset+0xa>
 8017c5c:	4770      	bx	lr
 8017c5e:	f803 1b01 	strb.w	r1, [r3], #1
 8017c62:	e7f9      	b.n	8017c58 <memset+0x4>

08017c64 <strchr>:
 8017c64:	b2c9      	uxtb	r1, r1
 8017c66:	4603      	mov	r3, r0
 8017c68:	4618      	mov	r0, r3
 8017c6a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8017c6e:	b112      	cbz	r2, 8017c76 <strchr+0x12>
 8017c70:	428a      	cmp	r2, r1
 8017c72:	d1f9      	bne.n	8017c68 <strchr+0x4>
 8017c74:	4770      	bx	lr
 8017c76:	2900      	cmp	r1, #0
 8017c78:	bf18      	it	ne
 8017c7a:	2000      	movne	r0, #0
 8017c7c:	4770      	bx	lr

08017c7e <strncpy>:
 8017c7e:	b510      	push	{r4, lr}
 8017c80:	3901      	subs	r1, #1
 8017c82:	4603      	mov	r3, r0
 8017c84:	b132      	cbz	r2, 8017c94 <strncpy+0x16>
 8017c86:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8017c8a:	f803 4b01 	strb.w	r4, [r3], #1
 8017c8e:	3a01      	subs	r2, #1
 8017c90:	2c00      	cmp	r4, #0
 8017c92:	d1f7      	bne.n	8017c84 <strncpy+0x6>
 8017c94:	441a      	add	r2, r3
 8017c96:	2100      	movs	r1, #0
 8017c98:	4293      	cmp	r3, r2
 8017c9a:	d100      	bne.n	8017c9e <strncpy+0x20>
 8017c9c:	bd10      	pop	{r4, pc}
 8017c9e:	f803 1b01 	strb.w	r1, [r3], #1
 8017ca2:	e7f9      	b.n	8017c98 <strncpy+0x1a>

08017ca4 <strstr>:
 8017ca4:	780a      	ldrb	r2, [r1, #0]
 8017ca6:	b570      	push	{r4, r5, r6, lr}
 8017ca8:	b96a      	cbnz	r2, 8017cc6 <strstr+0x22>
 8017caa:	bd70      	pop	{r4, r5, r6, pc}
 8017cac:	429a      	cmp	r2, r3
 8017cae:	d109      	bne.n	8017cc4 <strstr+0x20>
 8017cb0:	460c      	mov	r4, r1
 8017cb2:	4605      	mov	r5, r0
 8017cb4:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8017cb8:	2b00      	cmp	r3, #0
 8017cba:	d0f6      	beq.n	8017caa <strstr+0x6>
 8017cbc:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8017cc0:	429e      	cmp	r6, r3
 8017cc2:	d0f7      	beq.n	8017cb4 <strstr+0x10>
 8017cc4:	3001      	adds	r0, #1
 8017cc6:	7803      	ldrb	r3, [r0, #0]
 8017cc8:	2b00      	cmp	r3, #0
 8017cca:	d1ef      	bne.n	8017cac <strstr+0x8>
 8017ccc:	4618      	mov	r0, r3
 8017cce:	e7ec      	b.n	8017caa <strstr+0x6>

08017cd0 <_close_r>:
 8017cd0:	b538      	push	{r3, r4, r5, lr}
 8017cd2:	4d06      	ldr	r5, [pc, #24]	@ (8017cec <_close_r+0x1c>)
 8017cd4:	2300      	movs	r3, #0
 8017cd6:	4604      	mov	r4, r0
 8017cd8:	4608      	mov	r0, r1
 8017cda:	602b      	str	r3, [r5, #0]
 8017cdc:	f7ed fbf1 	bl	80054c2 <_close>
 8017ce0:	1c43      	adds	r3, r0, #1
 8017ce2:	d102      	bne.n	8017cea <_close_r+0x1a>
 8017ce4:	682b      	ldr	r3, [r5, #0]
 8017ce6:	b103      	cbz	r3, 8017cea <_close_r+0x1a>
 8017ce8:	6023      	str	r3, [r4, #0]
 8017cea:	bd38      	pop	{r3, r4, r5, pc}
 8017cec:	200122c8 	.word	0x200122c8

08017cf0 <_lseek_r>:
 8017cf0:	b538      	push	{r3, r4, r5, lr}
 8017cf2:	4d07      	ldr	r5, [pc, #28]	@ (8017d10 <_lseek_r+0x20>)
 8017cf4:	4604      	mov	r4, r0
 8017cf6:	4608      	mov	r0, r1
 8017cf8:	4611      	mov	r1, r2
 8017cfa:	2200      	movs	r2, #0
 8017cfc:	602a      	str	r2, [r5, #0]
 8017cfe:	461a      	mov	r2, r3
 8017d00:	f7ed fc06 	bl	8005510 <_lseek>
 8017d04:	1c43      	adds	r3, r0, #1
 8017d06:	d102      	bne.n	8017d0e <_lseek_r+0x1e>
 8017d08:	682b      	ldr	r3, [r5, #0]
 8017d0a:	b103      	cbz	r3, 8017d0e <_lseek_r+0x1e>
 8017d0c:	6023      	str	r3, [r4, #0]
 8017d0e:	bd38      	pop	{r3, r4, r5, pc}
 8017d10:	200122c8 	.word	0x200122c8

08017d14 <_read_r>:
 8017d14:	b538      	push	{r3, r4, r5, lr}
 8017d16:	4d07      	ldr	r5, [pc, #28]	@ (8017d34 <_read_r+0x20>)
 8017d18:	4604      	mov	r4, r0
 8017d1a:	4608      	mov	r0, r1
 8017d1c:	4611      	mov	r1, r2
 8017d1e:	2200      	movs	r2, #0
 8017d20:	602a      	str	r2, [r5, #0]
 8017d22:	461a      	mov	r2, r3
 8017d24:	f7ed fb94 	bl	8005450 <_read>
 8017d28:	1c43      	adds	r3, r0, #1
 8017d2a:	d102      	bne.n	8017d32 <_read_r+0x1e>
 8017d2c:	682b      	ldr	r3, [r5, #0]
 8017d2e:	b103      	cbz	r3, 8017d32 <_read_r+0x1e>
 8017d30:	6023      	str	r3, [r4, #0]
 8017d32:	bd38      	pop	{r3, r4, r5, pc}
 8017d34:	200122c8 	.word	0x200122c8

08017d38 <_sbrk_r>:
 8017d38:	b538      	push	{r3, r4, r5, lr}
 8017d3a:	4d06      	ldr	r5, [pc, #24]	@ (8017d54 <_sbrk_r+0x1c>)
 8017d3c:	2300      	movs	r3, #0
 8017d3e:	4604      	mov	r4, r0
 8017d40:	4608      	mov	r0, r1
 8017d42:	602b      	str	r3, [r5, #0]
 8017d44:	f7ed fbf2 	bl	800552c <_sbrk>
 8017d48:	1c43      	adds	r3, r0, #1
 8017d4a:	d102      	bne.n	8017d52 <_sbrk_r+0x1a>
 8017d4c:	682b      	ldr	r3, [r5, #0]
 8017d4e:	b103      	cbz	r3, 8017d52 <_sbrk_r+0x1a>
 8017d50:	6023      	str	r3, [r4, #0]
 8017d52:	bd38      	pop	{r3, r4, r5, pc}
 8017d54:	200122c8 	.word	0x200122c8

08017d58 <_write_r>:
 8017d58:	b538      	push	{r3, r4, r5, lr}
 8017d5a:	4d07      	ldr	r5, [pc, #28]	@ (8017d78 <_write_r+0x20>)
 8017d5c:	4604      	mov	r4, r0
 8017d5e:	4608      	mov	r0, r1
 8017d60:	4611      	mov	r1, r2
 8017d62:	2200      	movs	r2, #0
 8017d64:	602a      	str	r2, [r5, #0]
 8017d66:	461a      	mov	r2, r3
 8017d68:	f7ed fb8f 	bl	800548a <_write>
 8017d6c:	1c43      	adds	r3, r0, #1
 8017d6e:	d102      	bne.n	8017d76 <_write_r+0x1e>
 8017d70:	682b      	ldr	r3, [r5, #0]
 8017d72:	b103      	cbz	r3, 8017d76 <_write_r+0x1e>
 8017d74:	6023      	str	r3, [r4, #0]
 8017d76:	bd38      	pop	{r3, r4, r5, pc}
 8017d78:	200122c8 	.word	0x200122c8

08017d7c <__errno>:
 8017d7c:	4b01      	ldr	r3, [pc, #4]	@ (8017d84 <__errno+0x8>)
 8017d7e:	6818      	ldr	r0, [r3, #0]
 8017d80:	4770      	bx	lr
 8017d82:	bf00      	nop
 8017d84:	20000084 	.word	0x20000084

08017d88 <__libc_init_array>:
 8017d88:	b570      	push	{r4, r5, r6, lr}
 8017d8a:	4d0d      	ldr	r5, [pc, #52]	@ (8017dc0 <__libc_init_array+0x38>)
 8017d8c:	4c0d      	ldr	r4, [pc, #52]	@ (8017dc4 <__libc_init_array+0x3c>)
 8017d8e:	1b64      	subs	r4, r4, r5
 8017d90:	10a4      	asrs	r4, r4, #2
 8017d92:	2600      	movs	r6, #0
 8017d94:	42a6      	cmp	r6, r4
 8017d96:	d109      	bne.n	8017dac <__libc_init_array+0x24>
 8017d98:	4d0b      	ldr	r5, [pc, #44]	@ (8017dc8 <__libc_init_array+0x40>)
 8017d9a:	4c0c      	ldr	r4, [pc, #48]	@ (8017dcc <__libc_init_array+0x44>)
 8017d9c:	f001 fb2c 	bl	80193f8 <_init>
 8017da0:	1b64      	subs	r4, r4, r5
 8017da2:	10a4      	asrs	r4, r4, #2
 8017da4:	2600      	movs	r6, #0
 8017da6:	42a6      	cmp	r6, r4
 8017da8:	d105      	bne.n	8017db6 <__libc_init_array+0x2e>
 8017daa:	bd70      	pop	{r4, r5, r6, pc}
 8017dac:	f855 3b04 	ldr.w	r3, [r5], #4
 8017db0:	4798      	blx	r3
 8017db2:	3601      	adds	r6, #1
 8017db4:	e7ee      	b.n	8017d94 <__libc_init_array+0xc>
 8017db6:	f855 3b04 	ldr.w	r3, [r5], #4
 8017dba:	4798      	blx	r3
 8017dbc:	3601      	adds	r6, #1
 8017dbe:	e7f2      	b.n	8017da6 <__libc_init_array+0x1e>
 8017dc0:	0801cf34 	.word	0x0801cf34
 8017dc4:	0801cf34 	.word	0x0801cf34
 8017dc8:	0801cf34 	.word	0x0801cf34
 8017dcc:	0801cf38 	.word	0x0801cf38

08017dd0 <__retarget_lock_init_recursive>:
 8017dd0:	4770      	bx	lr

08017dd2 <__retarget_lock_acquire_recursive>:
 8017dd2:	4770      	bx	lr

08017dd4 <__retarget_lock_release_recursive>:
 8017dd4:	4770      	bx	lr

08017dd6 <memcpy>:
 8017dd6:	440a      	add	r2, r1
 8017dd8:	4291      	cmp	r1, r2
 8017dda:	f100 33ff 	add.w	r3, r0, #4294967295
 8017dde:	d100      	bne.n	8017de2 <memcpy+0xc>
 8017de0:	4770      	bx	lr
 8017de2:	b510      	push	{r4, lr}
 8017de4:	f811 4b01 	ldrb.w	r4, [r1], #1
 8017de8:	f803 4f01 	strb.w	r4, [r3, #1]!
 8017dec:	4291      	cmp	r1, r2
 8017dee:	d1f9      	bne.n	8017de4 <memcpy+0xe>
 8017df0:	bd10      	pop	{r4, pc}
	...

08017df4 <_free_r>:
 8017df4:	b538      	push	{r3, r4, r5, lr}
 8017df6:	4605      	mov	r5, r0
 8017df8:	2900      	cmp	r1, #0
 8017dfa:	d041      	beq.n	8017e80 <_free_r+0x8c>
 8017dfc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8017e00:	1f0c      	subs	r4, r1, #4
 8017e02:	2b00      	cmp	r3, #0
 8017e04:	bfb8      	it	lt
 8017e06:	18e4      	addlt	r4, r4, r3
 8017e08:	f7ff fd3e 	bl	8017888 <__malloc_lock>
 8017e0c:	4a1d      	ldr	r2, [pc, #116]	@ (8017e84 <_free_r+0x90>)
 8017e0e:	6813      	ldr	r3, [r2, #0]
 8017e10:	b933      	cbnz	r3, 8017e20 <_free_r+0x2c>
 8017e12:	6063      	str	r3, [r4, #4]
 8017e14:	6014      	str	r4, [r2, #0]
 8017e16:	4628      	mov	r0, r5
 8017e18:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8017e1c:	f7ff bd3a 	b.w	8017894 <__malloc_unlock>
 8017e20:	42a3      	cmp	r3, r4
 8017e22:	d908      	bls.n	8017e36 <_free_r+0x42>
 8017e24:	6820      	ldr	r0, [r4, #0]
 8017e26:	1821      	adds	r1, r4, r0
 8017e28:	428b      	cmp	r3, r1
 8017e2a:	bf01      	itttt	eq
 8017e2c:	6819      	ldreq	r1, [r3, #0]
 8017e2e:	685b      	ldreq	r3, [r3, #4]
 8017e30:	1809      	addeq	r1, r1, r0
 8017e32:	6021      	streq	r1, [r4, #0]
 8017e34:	e7ed      	b.n	8017e12 <_free_r+0x1e>
 8017e36:	461a      	mov	r2, r3
 8017e38:	685b      	ldr	r3, [r3, #4]
 8017e3a:	b10b      	cbz	r3, 8017e40 <_free_r+0x4c>
 8017e3c:	42a3      	cmp	r3, r4
 8017e3e:	d9fa      	bls.n	8017e36 <_free_r+0x42>
 8017e40:	6811      	ldr	r1, [r2, #0]
 8017e42:	1850      	adds	r0, r2, r1
 8017e44:	42a0      	cmp	r0, r4
 8017e46:	d10b      	bne.n	8017e60 <_free_r+0x6c>
 8017e48:	6820      	ldr	r0, [r4, #0]
 8017e4a:	4401      	add	r1, r0
 8017e4c:	1850      	adds	r0, r2, r1
 8017e4e:	4283      	cmp	r3, r0
 8017e50:	6011      	str	r1, [r2, #0]
 8017e52:	d1e0      	bne.n	8017e16 <_free_r+0x22>
 8017e54:	6818      	ldr	r0, [r3, #0]
 8017e56:	685b      	ldr	r3, [r3, #4]
 8017e58:	6053      	str	r3, [r2, #4]
 8017e5a:	4408      	add	r0, r1
 8017e5c:	6010      	str	r0, [r2, #0]
 8017e5e:	e7da      	b.n	8017e16 <_free_r+0x22>
 8017e60:	d902      	bls.n	8017e68 <_free_r+0x74>
 8017e62:	230c      	movs	r3, #12
 8017e64:	602b      	str	r3, [r5, #0]
 8017e66:	e7d6      	b.n	8017e16 <_free_r+0x22>
 8017e68:	6820      	ldr	r0, [r4, #0]
 8017e6a:	1821      	adds	r1, r4, r0
 8017e6c:	428b      	cmp	r3, r1
 8017e6e:	bf04      	itt	eq
 8017e70:	6819      	ldreq	r1, [r3, #0]
 8017e72:	685b      	ldreq	r3, [r3, #4]
 8017e74:	6063      	str	r3, [r4, #4]
 8017e76:	bf04      	itt	eq
 8017e78:	1809      	addeq	r1, r1, r0
 8017e7a:	6021      	streq	r1, [r4, #0]
 8017e7c:	6054      	str	r4, [r2, #4]
 8017e7e:	e7ca      	b.n	8017e16 <_free_r+0x22>
 8017e80:	bd38      	pop	{r3, r4, r5, pc}
 8017e82:	bf00      	nop
 8017e84:	20012188 	.word	0x20012188

08017e88 <__ssputs_r>:
 8017e88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8017e8c:	688e      	ldr	r6, [r1, #8]
 8017e8e:	461f      	mov	r7, r3
 8017e90:	42be      	cmp	r6, r7
 8017e92:	680b      	ldr	r3, [r1, #0]
 8017e94:	4682      	mov	sl, r0
 8017e96:	460c      	mov	r4, r1
 8017e98:	4690      	mov	r8, r2
 8017e9a:	d82d      	bhi.n	8017ef8 <__ssputs_r+0x70>
 8017e9c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8017ea0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8017ea4:	d026      	beq.n	8017ef4 <__ssputs_r+0x6c>
 8017ea6:	6965      	ldr	r5, [r4, #20]
 8017ea8:	6909      	ldr	r1, [r1, #16]
 8017eaa:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8017eae:	eba3 0901 	sub.w	r9, r3, r1
 8017eb2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8017eb6:	1c7b      	adds	r3, r7, #1
 8017eb8:	444b      	add	r3, r9
 8017eba:	106d      	asrs	r5, r5, #1
 8017ebc:	429d      	cmp	r5, r3
 8017ebe:	bf38      	it	cc
 8017ec0:	461d      	movcc	r5, r3
 8017ec2:	0553      	lsls	r3, r2, #21
 8017ec4:	d527      	bpl.n	8017f16 <__ssputs_r+0x8e>
 8017ec6:	4629      	mov	r1, r5
 8017ec8:	f7ff fc5e 	bl	8017788 <_malloc_r>
 8017ecc:	4606      	mov	r6, r0
 8017ece:	b360      	cbz	r0, 8017f2a <__ssputs_r+0xa2>
 8017ed0:	6921      	ldr	r1, [r4, #16]
 8017ed2:	464a      	mov	r2, r9
 8017ed4:	f7ff ff7f 	bl	8017dd6 <memcpy>
 8017ed8:	89a3      	ldrh	r3, [r4, #12]
 8017eda:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8017ede:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8017ee2:	81a3      	strh	r3, [r4, #12]
 8017ee4:	6126      	str	r6, [r4, #16]
 8017ee6:	6165      	str	r5, [r4, #20]
 8017ee8:	444e      	add	r6, r9
 8017eea:	eba5 0509 	sub.w	r5, r5, r9
 8017eee:	6026      	str	r6, [r4, #0]
 8017ef0:	60a5      	str	r5, [r4, #8]
 8017ef2:	463e      	mov	r6, r7
 8017ef4:	42be      	cmp	r6, r7
 8017ef6:	d900      	bls.n	8017efa <__ssputs_r+0x72>
 8017ef8:	463e      	mov	r6, r7
 8017efa:	6820      	ldr	r0, [r4, #0]
 8017efc:	4632      	mov	r2, r6
 8017efe:	4641      	mov	r1, r8
 8017f00:	f001 f8ba 	bl	8019078 <memmove>
 8017f04:	68a3      	ldr	r3, [r4, #8]
 8017f06:	1b9b      	subs	r3, r3, r6
 8017f08:	60a3      	str	r3, [r4, #8]
 8017f0a:	6823      	ldr	r3, [r4, #0]
 8017f0c:	4433      	add	r3, r6
 8017f0e:	6023      	str	r3, [r4, #0]
 8017f10:	2000      	movs	r0, #0
 8017f12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017f16:	462a      	mov	r2, r5
 8017f18:	f001 f8c8 	bl	80190ac <_realloc_r>
 8017f1c:	4606      	mov	r6, r0
 8017f1e:	2800      	cmp	r0, #0
 8017f20:	d1e0      	bne.n	8017ee4 <__ssputs_r+0x5c>
 8017f22:	6921      	ldr	r1, [r4, #16]
 8017f24:	4650      	mov	r0, sl
 8017f26:	f7ff ff65 	bl	8017df4 <_free_r>
 8017f2a:	230c      	movs	r3, #12
 8017f2c:	f8ca 3000 	str.w	r3, [sl]
 8017f30:	89a3      	ldrh	r3, [r4, #12]
 8017f32:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8017f36:	81a3      	strh	r3, [r4, #12]
 8017f38:	f04f 30ff 	mov.w	r0, #4294967295
 8017f3c:	e7e9      	b.n	8017f12 <__ssputs_r+0x8a>
	...

08017f40 <_svfiprintf_r>:
 8017f40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017f44:	4698      	mov	r8, r3
 8017f46:	898b      	ldrh	r3, [r1, #12]
 8017f48:	061b      	lsls	r3, r3, #24
 8017f4a:	b09d      	sub	sp, #116	@ 0x74
 8017f4c:	4607      	mov	r7, r0
 8017f4e:	460d      	mov	r5, r1
 8017f50:	4614      	mov	r4, r2
 8017f52:	d510      	bpl.n	8017f76 <_svfiprintf_r+0x36>
 8017f54:	690b      	ldr	r3, [r1, #16]
 8017f56:	b973      	cbnz	r3, 8017f76 <_svfiprintf_r+0x36>
 8017f58:	2140      	movs	r1, #64	@ 0x40
 8017f5a:	f7ff fc15 	bl	8017788 <_malloc_r>
 8017f5e:	6028      	str	r0, [r5, #0]
 8017f60:	6128      	str	r0, [r5, #16]
 8017f62:	b930      	cbnz	r0, 8017f72 <_svfiprintf_r+0x32>
 8017f64:	230c      	movs	r3, #12
 8017f66:	603b      	str	r3, [r7, #0]
 8017f68:	f04f 30ff 	mov.w	r0, #4294967295
 8017f6c:	b01d      	add	sp, #116	@ 0x74
 8017f6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017f72:	2340      	movs	r3, #64	@ 0x40
 8017f74:	616b      	str	r3, [r5, #20]
 8017f76:	2300      	movs	r3, #0
 8017f78:	9309      	str	r3, [sp, #36]	@ 0x24
 8017f7a:	2320      	movs	r3, #32
 8017f7c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8017f80:	f8cd 800c 	str.w	r8, [sp, #12]
 8017f84:	2330      	movs	r3, #48	@ 0x30
 8017f86:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8018124 <_svfiprintf_r+0x1e4>
 8017f8a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8017f8e:	f04f 0901 	mov.w	r9, #1
 8017f92:	4623      	mov	r3, r4
 8017f94:	469a      	mov	sl, r3
 8017f96:	f813 2b01 	ldrb.w	r2, [r3], #1
 8017f9a:	b10a      	cbz	r2, 8017fa0 <_svfiprintf_r+0x60>
 8017f9c:	2a25      	cmp	r2, #37	@ 0x25
 8017f9e:	d1f9      	bne.n	8017f94 <_svfiprintf_r+0x54>
 8017fa0:	ebba 0b04 	subs.w	fp, sl, r4
 8017fa4:	d00b      	beq.n	8017fbe <_svfiprintf_r+0x7e>
 8017fa6:	465b      	mov	r3, fp
 8017fa8:	4622      	mov	r2, r4
 8017faa:	4629      	mov	r1, r5
 8017fac:	4638      	mov	r0, r7
 8017fae:	f7ff ff6b 	bl	8017e88 <__ssputs_r>
 8017fb2:	3001      	adds	r0, #1
 8017fb4:	f000 80a7 	beq.w	8018106 <_svfiprintf_r+0x1c6>
 8017fb8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8017fba:	445a      	add	r2, fp
 8017fbc:	9209      	str	r2, [sp, #36]	@ 0x24
 8017fbe:	f89a 3000 	ldrb.w	r3, [sl]
 8017fc2:	2b00      	cmp	r3, #0
 8017fc4:	f000 809f 	beq.w	8018106 <_svfiprintf_r+0x1c6>
 8017fc8:	2300      	movs	r3, #0
 8017fca:	f04f 32ff 	mov.w	r2, #4294967295
 8017fce:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8017fd2:	f10a 0a01 	add.w	sl, sl, #1
 8017fd6:	9304      	str	r3, [sp, #16]
 8017fd8:	9307      	str	r3, [sp, #28]
 8017fda:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8017fde:	931a      	str	r3, [sp, #104]	@ 0x68
 8017fe0:	4654      	mov	r4, sl
 8017fe2:	2205      	movs	r2, #5
 8017fe4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017fe8:	484e      	ldr	r0, [pc, #312]	@ (8018124 <_svfiprintf_r+0x1e4>)
 8017fea:	f7e8 f929 	bl	8000240 <memchr>
 8017fee:	9a04      	ldr	r2, [sp, #16]
 8017ff0:	b9d8      	cbnz	r0, 801802a <_svfiprintf_r+0xea>
 8017ff2:	06d0      	lsls	r0, r2, #27
 8017ff4:	bf44      	itt	mi
 8017ff6:	2320      	movmi	r3, #32
 8017ff8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8017ffc:	0711      	lsls	r1, r2, #28
 8017ffe:	bf44      	itt	mi
 8018000:	232b      	movmi	r3, #43	@ 0x2b
 8018002:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8018006:	f89a 3000 	ldrb.w	r3, [sl]
 801800a:	2b2a      	cmp	r3, #42	@ 0x2a
 801800c:	d015      	beq.n	801803a <_svfiprintf_r+0xfa>
 801800e:	9a07      	ldr	r2, [sp, #28]
 8018010:	4654      	mov	r4, sl
 8018012:	2000      	movs	r0, #0
 8018014:	f04f 0c0a 	mov.w	ip, #10
 8018018:	4621      	mov	r1, r4
 801801a:	f811 3b01 	ldrb.w	r3, [r1], #1
 801801e:	3b30      	subs	r3, #48	@ 0x30
 8018020:	2b09      	cmp	r3, #9
 8018022:	d94b      	bls.n	80180bc <_svfiprintf_r+0x17c>
 8018024:	b1b0      	cbz	r0, 8018054 <_svfiprintf_r+0x114>
 8018026:	9207      	str	r2, [sp, #28]
 8018028:	e014      	b.n	8018054 <_svfiprintf_r+0x114>
 801802a:	eba0 0308 	sub.w	r3, r0, r8
 801802e:	fa09 f303 	lsl.w	r3, r9, r3
 8018032:	4313      	orrs	r3, r2
 8018034:	9304      	str	r3, [sp, #16]
 8018036:	46a2      	mov	sl, r4
 8018038:	e7d2      	b.n	8017fe0 <_svfiprintf_r+0xa0>
 801803a:	9b03      	ldr	r3, [sp, #12]
 801803c:	1d19      	adds	r1, r3, #4
 801803e:	681b      	ldr	r3, [r3, #0]
 8018040:	9103      	str	r1, [sp, #12]
 8018042:	2b00      	cmp	r3, #0
 8018044:	bfbb      	ittet	lt
 8018046:	425b      	neglt	r3, r3
 8018048:	f042 0202 	orrlt.w	r2, r2, #2
 801804c:	9307      	strge	r3, [sp, #28]
 801804e:	9307      	strlt	r3, [sp, #28]
 8018050:	bfb8      	it	lt
 8018052:	9204      	strlt	r2, [sp, #16]
 8018054:	7823      	ldrb	r3, [r4, #0]
 8018056:	2b2e      	cmp	r3, #46	@ 0x2e
 8018058:	d10a      	bne.n	8018070 <_svfiprintf_r+0x130>
 801805a:	7863      	ldrb	r3, [r4, #1]
 801805c:	2b2a      	cmp	r3, #42	@ 0x2a
 801805e:	d132      	bne.n	80180c6 <_svfiprintf_r+0x186>
 8018060:	9b03      	ldr	r3, [sp, #12]
 8018062:	1d1a      	adds	r2, r3, #4
 8018064:	681b      	ldr	r3, [r3, #0]
 8018066:	9203      	str	r2, [sp, #12]
 8018068:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801806c:	3402      	adds	r4, #2
 801806e:	9305      	str	r3, [sp, #20]
 8018070:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8018134 <_svfiprintf_r+0x1f4>
 8018074:	7821      	ldrb	r1, [r4, #0]
 8018076:	2203      	movs	r2, #3
 8018078:	4650      	mov	r0, sl
 801807a:	f7e8 f8e1 	bl	8000240 <memchr>
 801807e:	b138      	cbz	r0, 8018090 <_svfiprintf_r+0x150>
 8018080:	9b04      	ldr	r3, [sp, #16]
 8018082:	eba0 000a 	sub.w	r0, r0, sl
 8018086:	2240      	movs	r2, #64	@ 0x40
 8018088:	4082      	lsls	r2, r0
 801808a:	4313      	orrs	r3, r2
 801808c:	3401      	adds	r4, #1
 801808e:	9304      	str	r3, [sp, #16]
 8018090:	f814 1b01 	ldrb.w	r1, [r4], #1
 8018094:	4824      	ldr	r0, [pc, #144]	@ (8018128 <_svfiprintf_r+0x1e8>)
 8018096:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801809a:	2206      	movs	r2, #6
 801809c:	f7e8 f8d0 	bl	8000240 <memchr>
 80180a0:	2800      	cmp	r0, #0
 80180a2:	d036      	beq.n	8018112 <_svfiprintf_r+0x1d2>
 80180a4:	4b21      	ldr	r3, [pc, #132]	@ (801812c <_svfiprintf_r+0x1ec>)
 80180a6:	bb1b      	cbnz	r3, 80180f0 <_svfiprintf_r+0x1b0>
 80180a8:	9b03      	ldr	r3, [sp, #12]
 80180aa:	3307      	adds	r3, #7
 80180ac:	f023 0307 	bic.w	r3, r3, #7
 80180b0:	3308      	adds	r3, #8
 80180b2:	9303      	str	r3, [sp, #12]
 80180b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80180b6:	4433      	add	r3, r6
 80180b8:	9309      	str	r3, [sp, #36]	@ 0x24
 80180ba:	e76a      	b.n	8017f92 <_svfiprintf_r+0x52>
 80180bc:	fb0c 3202 	mla	r2, ip, r2, r3
 80180c0:	460c      	mov	r4, r1
 80180c2:	2001      	movs	r0, #1
 80180c4:	e7a8      	b.n	8018018 <_svfiprintf_r+0xd8>
 80180c6:	2300      	movs	r3, #0
 80180c8:	3401      	adds	r4, #1
 80180ca:	9305      	str	r3, [sp, #20]
 80180cc:	4619      	mov	r1, r3
 80180ce:	f04f 0c0a 	mov.w	ip, #10
 80180d2:	4620      	mov	r0, r4
 80180d4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80180d8:	3a30      	subs	r2, #48	@ 0x30
 80180da:	2a09      	cmp	r2, #9
 80180dc:	d903      	bls.n	80180e6 <_svfiprintf_r+0x1a6>
 80180de:	2b00      	cmp	r3, #0
 80180e0:	d0c6      	beq.n	8018070 <_svfiprintf_r+0x130>
 80180e2:	9105      	str	r1, [sp, #20]
 80180e4:	e7c4      	b.n	8018070 <_svfiprintf_r+0x130>
 80180e6:	fb0c 2101 	mla	r1, ip, r1, r2
 80180ea:	4604      	mov	r4, r0
 80180ec:	2301      	movs	r3, #1
 80180ee:	e7f0      	b.n	80180d2 <_svfiprintf_r+0x192>
 80180f0:	ab03      	add	r3, sp, #12
 80180f2:	9300      	str	r3, [sp, #0]
 80180f4:	462a      	mov	r2, r5
 80180f6:	4b0e      	ldr	r3, [pc, #56]	@ (8018130 <_svfiprintf_r+0x1f0>)
 80180f8:	a904      	add	r1, sp, #16
 80180fa:	4638      	mov	r0, r7
 80180fc:	f3af 8000 	nop.w
 8018100:	1c42      	adds	r2, r0, #1
 8018102:	4606      	mov	r6, r0
 8018104:	d1d6      	bne.n	80180b4 <_svfiprintf_r+0x174>
 8018106:	89ab      	ldrh	r3, [r5, #12]
 8018108:	065b      	lsls	r3, r3, #25
 801810a:	f53f af2d 	bmi.w	8017f68 <_svfiprintf_r+0x28>
 801810e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8018110:	e72c      	b.n	8017f6c <_svfiprintf_r+0x2c>
 8018112:	ab03      	add	r3, sp, #12
 8018114:	9300      	str	r3, [sp, #0]
 8018116:	462a      	mov	r2, r5
 8018118:	4b05      	ldr	r3, [pc, #20]	@ (8018130 <_svfiprintf_r+0x1f0>)
 801811a:	a904      	add	r1, sp, #16
 801811c:	4638      	mov	r0, r7
 801811e:	f000 fb8b 	bl	8018838 <_printf_i>
 8018122:	e7ed      	b.n	8018100 <_svfiprintf_r+0x1c0>
 8018124:	0801cdda 	.word	0x0801cdda
 8018128:	0801cde4 	.word	0x0801cde4
 801812c:	00000000 	.word	0x00000000
 8018130:	08017e89 	.word	0x08017e89
 8018134:	0801cde0 	.word	0x0801cde0

08018138 <_sungetc_r>:
 8018138:	b538      	push	{r3, r4, r5, lr}
 801813a:	1c4b      	adds	r3, r1, #1
 801813c:	4614      	mov	r4, r2
 801813e:	d103      	bne.n	8018148 <_sungetc_r+0x10>
 8018140:	f04f 35ff 	mov.w	r5, #4294967295
 8018144:	4628      	mov	r0, r5
 8018146:	bd38      	pop	{r3, r4, r5, pc}
 8018148:	8993      	ldrh	r3, [r2, #12]
 801814a:	f023 0320 	bic.w	r3, r3, #32
 801814e:	8193      	strh	r3, [r2, #12]
 8018150:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8018152:	6852      	ldr	r2, [r2, #4]
 8018154:	b2cd      	uxtb	r5, r1
 8018156:	b18b      	cbz	r3, 801817c <_sungetc_r+0x44>
 8018158:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 801815a:	4293      	cmp	r3, r2
 801815c:	dd08      	ble.n	8018170 <_sungetc_r+0x38>
 801815e:	6823      	ldr	r3, [r4, #0]
 8018160:	1e5a      	subs	r2, r3, #1
 8018162:	6022      	str	r2, [r4, #0]
 8018164:	f803 5c01 	strb.w	r5, [r3, #-1]
 8018168:	6863      	ldr	r3, [r4, #4]
 801816a:	3301      	adds	r3, #1
 801816c:	6063      	str	r3, [r4, #4]
 801816e:	e7e9      	b.n	8018144 <_sungetc_r+0xc>
 8018170:	4621      	mov	r1, r4
 8018172:	f000 feb2 	bl	8018eda <__submore>
 8018176:	2800      	cmp	r0, #0
 8018178:	d0f1      	beq.n	801815e <_sungetc_r+0x26>
 801817a:	e7e1      	b.n	8018140 <_sungetc_r+0x8>
 801817c:	6921      	ldr	r1, [r4, #16]
 801817e:	6823      	ldr	r3, [r4, #0]
 8018180:	b151      	cbz	r1, 8018198 <_sungetc_r+0x60>
 8018182:	4299      	cmp	r1, r3
 8018184:	d208      	bcs.n	8018198 <_sungetc_r+0x60>
 8018186:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 801818a:	42a9      	cmp	r1, r5
 801818c:	d104      	bne.n	8018198 <_sungetc_r+0x60>
 801818e:	3b01      	subs	r3, #1
 8018190:	3201      	adds	r2, #1
 8018192:	6023      	str	r3, [r4, #0]
 8018194:	6062      	str	r2, [r4, #4]
 8018196:	e7d5      	b.n	8018144 <_sungetc_r+0xc>
 8018198:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 801819c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80181a0:	6363      	str	r3, [r4, #52]	@ 0x34
 80181a2:	2303      	movs	r3, #3
 80181a4:	63a3      	str	r3, [r4, #56]	@ 0x38
 80181a6:	4623      	mov	r3, r4
 80181a8:	f803 5f46 	strb.w	r5, [r3, #70]!
 80181ac:	6023      	str	r3, [r4, #0]
 80181ae:	2301      	movs	r3, #1
 80181b0:	e7dc      	b.n	801816c <_sungetc_r+0x34>

080181b2 <__ssrefill_r>:
 80181b2:	b510      	push	{r4, lr}
 80181b4:	460c      	mov	r4, r1
 80181b6:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 80181b8:	b169      	cbz	r1, 80181d6 <__ssrefill_r+0x24>
 80181ba:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80181be:	4299      	cmp	r1, r3
 80181c0:	d001      	beq.n	80181c6 <__ssrefill_r+0x14>
 80181c2:	f7ff fe17 	bl	8017df4 <_free_r>
 80181c6:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80181c8:	6063      	str	r3, [r4, #4]
 80181ca:	2000      	movs	r0, #0
 80181cc:	6360      	str	r0, [r4, #52]	@ 0x34
 80181ce:	b113      	cbz	r3, 80181d6 <__ssrefill_r+0x24>
 80181d0:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80181d2:	6023      	str	r3, [r4, #0]
 80181d4:	bd10      	pop	{r4, pc}
 80181d6:	6923      	ldr	r3, [r4, #16]
 80181d8:	6023      	str	r3, [r4, #0]
 80181da:	2300      	movs	r3, #0
 80181dc:	6063      	str	r3, [r4, #4]
 80181de:	89a3      	ldrh	r3, [r4, #12]
 80181e0:	f043 0320 	orr.w	r3, r3, #32
 80181e4:	81a3      	strh	r3, [r4, #12]
 80181e6:	f04f 30ff 	mov.w	r0, #4294967295
 80181ea:	e7f3      	b.n	80181d4 <__ssrefill_r+0x22>

080181ec <__ssvfiscanf_r>:
 80181ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80181f0:	460c      	mov	r4, r1
 80181f2:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 80181f6:	2100      	movs	r1, #0
 80181f8:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 80181fc:	49a6      	ldr	r1, [pc, #664]	@ (8018498 <__ssvfiscanf_r+0x2ac>)
 80181fe:	91a0      	str	r1, [sp, #640]	@ 0x280
 8018200:	f10d 0804 	add.w	r8, sp, #4
 8018204:	49a5      	ldr	r1, [pc, #660]	@ (801849c <__ssvfiscanf_r+0x2b0>)
 8018206:	4fa6      	ldr	r7, [pc, #664]	@ (80184a0 <__ssvfiscanf_r+0x2b4>)
 8018208:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 801820c:	4606      	mov	r6, r0
 801820e:	91a1      	str	r1, [sp, #644]	@ 0x284
 8018210:	9300      	str	r3, [sp, #0]
 8018212:	f892 9000 	ldrb.w	r9, [r2]
 8018216:	f1b9 0f00 	cmp.w	r9, #0
 801821a:	f000 8158 	beq.w	80184ce <__ssvfiscanf_r+0x2e2>
 801821e:	f817 3009 	ldrb.w	r3, [r7, r9]
 8018222:	f013 0308 	ands.w	r3, r3, #8
 8018226:	f102 0501 	add.w	r5, r2, #1
 801822a:	d019      	beq.n	8018260 <__ssvfiscanf_r+0x74>
 801822c:	6863      	ldr	r3, [r4, #4]
 801822e:	2b00      	cmp	r3, #0
 8018230:	dd0f      	ble.n	8018252 <__ssvfiscanf_r+0x66>
 8018232:	6823      	ldr	r3, [r4, #0]
 8018234:	781a      	ldrb	r2, [r3, #0]
 8018236:	5cba      	ldrb	r2, [r7, r2]
 8018238:	0712      	lsls	r2, r2, #28
 801823a:	d401      	bmi.n	8018240 <__ssvfiscanf_r+0x54>
 801823c:	462a      	mov	r2, r5
 801823e:	e7e8      	b.n	8018212 <__ssvfiscanf_r+0x26>
 8018240:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8018242:	3201      	adds	r2, #1
 8018244:	9245      	str	r2, [sp, #276]	@ 0x114
 8018246:	6862      	ldr	r2, [r4, #4]
 8018248:	3301      	adds	r3, #1
 801824a:	3a01      	subs	r2, #1
 801824c:	6062      	str	r2, [r4, #4]
 801824e:	6023      	str	r3, [r4, #0]
 8018250:	e7ec      	b.n	801822c <__ssvfiscanf_r+0x40>
 8018252:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8018254:	4621      	mov	r1, r4
 8018256:	4630      	mov	r0, r6
 8018258:	4798      	blx	r3
 801825a:	2800      	cmp	r0, #0
 801825c:	d0e9      	beq.n	8018232 <__ssvfiscanf_r+0x46>
 801825e:	e7ed      	b.n	801823c <__ssvfiscanf_r+0x50>
 8018260:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 8018264:	f040 8085 	bne.w	8018372 <__ssvfiscanf_r+0x186>
 8018268:	9341      	str	r3, [sp, #260]	@ 0x104
 801826a:	9343      	str	r3, [sp, #268]	@ 0x10c
 801826c:	7853      	ldrb	r3, [r2, #1]
 801826e:	2b2a      	cmp	r3, #42	@ 0x2a
 8018270:	bf02      	ittt	eq
 8018272:	2310      	moveq	r3, #16
 8018274:	1c95      	addeq	r5, r2, #2
 8018276:	9341      	streq	r3, [sp, #260]	@ 0x104
 8018278:	220a      	movs	r2, #10
 801827a:	46aa      	mov	sl, r5
 801827c:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8018280:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 8018284:	2b09      	cmp	r3, #9
 8018286:	d91e      	bls.n	80182c6 <__ssvfiscanf_r+0xda>
 8018288:	f8df b218 	ldr.w	fp, [pc, #536]	@ 80184a4 <__ssvfiscanf_r+0x2b8>
 801828c:	2203      	movs	r2, #3
 801828e:	4658      	mov	r0, fp
 8018290:	f7e7 ffd6 	bl	8000240 <memchr>
 8018294:	b138      	cbz	r0, 80182a6 <__ssvfiscanf_r+0xba>
 8018296:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8018298:	eba0 000b 	sub.w	r0, r0, fp
 801829c:	2301      	movs	r3, #1
 801829e:	4083      	lsls	r3, r0
 80182a0:	4313      	orrs	r3, r2
 80182a2:	9341      	str	r3, [sp, #260]	@ 0x104
 80182a4:	4655      	mov	r5, sl
 80182a6:	f815 3b01 	ldrb.w	r3, [r5], #1
 80182aa:	2b78      	cmp	r3, #120	@ 0x78
 80182ac:	d806      	bhi.n	80182bc <__ssvfiscanf_r+0xd0>
 80182ae:	2b57      	cmp	r3, #87	@ 0x57
 80182b0:	d810      	bhi.n	80182d4 <__ssvfiscanf_r+0xe8>
 80182b2:	2b25      	cmp	r3, #37	@ 0x25
 80182b4:	d05d      	beq.n	8018372 <__ssvfiscanf_r+0x186>
 80182b6:	d857      	bhi.n	8018368 <__ssvfiscanf_r+0x17c>
 80182b8:	2b00      	cmp	r3, #0
 80182ba:	d075      	beq.n	80183a8 <__ssvfiscanf_r+0x1bc>
 80182bc:	2303      	movs	r3, #3
 80182be:	9347      	str	r3, [sp, #284]	@ 0x11c
 80182c0:	230a      	movs	r3, #10
 80182c2:	9342      	str	r3, [sp, #264]	@ 0x108
 80182c4:	e088      	b.n	80183d8 <__ssvfiscanf_r+0x1ec>
 80182c6:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 80182c8:	fb02 1103 	mla	r1, r2, r3, r1
 80182cc:	3930      	subs	r1, #48	@ 0x30
 80182ce:	9143      	str	r1, [sp, #268]	@ 0x10c
 80182d0:	4655      	mov	r5, sl
 80182d2:	e7d2      	b.n	801827a <__ssvfiscanf_r+0x8e>
 80182d4:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 80182d8:	2a20      	cmp	r2, #32
 80182da:	d8ef      	bhi.n	80182bc <__ssvfiscanf_r+0xd0>
 80182dc:	a101      	add	r1, pc, #4	@ (adr r1, 80182e4 <__ssvfiscanf_r+0xf8>)
 80182de:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80182e2:	bf00      	nop
 80182e4:	080183b7 	.word	0x080183b7
 80182e8:	080182bd 	.word	0x080182bd
 80182ec:	080182bd 	.word	0x080182bd
 80182f0:	08018411 	.word	0x08018411
 80182f4:	080182bd 	.word	0x080182bd
 80182f8:	080182bd 	.word	0x080182bd
 80182fc:	080182bd 	.word	0x080182bd
 8018300:	080182bd 	.word	0x080182bd
 8018304:	080182bd 	.word	0x080182bd
 8018308:	080182bd 	.word	0x080182bd
 801830c:	080182bd 	.word	0x080182bd
 8018310:	08018427 	.word	0x08018427
 8018314:	0801840d 	.word	0x0801840d
 8018318:	0801836f 	.word	0x0801836f
 801831c:	0801836f 	.word	0x0801836f
 8018320:	0801836f 	.word	0x0801836f
 8018324:	080182bd 	.word	0x080182bd
 8018328:	080183c9 	.word	0x080183c9
 801832c:	080182bd 	.word	0x080182bd
 8018330:	080182bd 	.word	0x080182bd
 8018334:	080182bd 	.word	0x080182bd
 8018338:	080182bd 	.word	0x080182bd
 801833c:	08018437 	.word	0x08018437
 8018340:	080183d1 	.word	0x080183d1
 8018344:	080183af 	.word	0x080183af
 8018348:	080182bd 	.word	0x080182bd
 801834c:	080182bd 	.word	0x080182bd
 8018350:	08018433 	.word	0x08018433
 8018354:	080182bd 	.word	0x080182bd
 8018358:	0801840d 	.word	0x0801840d
 801835c:	080182bd 	.word	0x080182bd
 8018360:	080182bd 	.word	0x080182bd
 8018364:	080183b7 	.word	0x080183b7
 8018368:	3b45      	subs	r3, #69	@ 0x45
 801836a:	2b02      	cmp	r3, #2
 801836c:	d8a6      	bhi.n	80182bc <__ssvfiscanf_r+0xd0>
 801836e:	2305      	movs	r3, #5
 8018370:	e031      	b.n	80183d6 <__ssvfiscanf_r+0x1ea>
 8018372:	6863      	ldr	r3, [r4, #4]
 8018374:	2b00      	cmp	r3, #0
 8018376:	dd0d      	ble.n	8018394 <__ssvfiscanf_r+0x1a8>
 8018378:	6823      	ldr	r3, [r4, #0]
 801837a:	781a      	ldrb	r2, [r3, #0]
 801837c:	454a      	cmp	r2, r9
 801837e:	f040 80a6 	bne.w	80184ce <__ssvfiscanf_r+0x2e2>
 8018382:	3301      	adds	r3, #1
 8018384:	6862      	ldr	r2, [r4, #4]
 8018386:	6023      	str	r3, [r4, #0]
 8018388:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 801838a:	3a01      	subs	r2, #1
 801838c:	3301      	adds	r3, #1
 801838e:	6062      	str	r2, [r4, #4]
 8018390:	9345      	str	r3, [sp, #276]	@ 0x114
 8018392:	e753      	b.n	801823c <__ssvfiscanf_r+0x50>
 8018394:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8018396:	4621      	mov	r1, r4
 8018398:	4630      	mov	r0, r6
 801839a:	4798      	blx	r3
 801839c:	2800      	cmp	r0, #0
 801839e:	d0eb      	beq.n	8018378 <__ssvfiscanf_r+0x18c>
 80183a0:	9844      	ldr	r0, [sp, #272]	@ 0x110
 80183a2:	2800      	cmp	r0, #0
 80183a4:	f040 808b 	bne.w	80184be <__ssvfiscanf_r+0x2d2>
 80183a8:	f04f 30ff 	mov.w	r0, #4294967295
 80183ac:	e08b      	b.n	80184c6 <__ssvfiscanf_r+0x2da>
 80183ae:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80183b0:	f042 0220 	orr.w	r2, r2, #32
 80183b4:	9241      	str	r2, [sp, #260]	@ 0x104
 80183b6:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80183b8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80183bc:	9241      	str	r2, [sp, #260]	@ 0x104
 80183be:	2210      	movs	r2, #16
 80183c0:	2b6e      	cmp	r3, #110	@ 0x6e
 80183c2:	9242      	str	r2, [sp, #264]	@ 0x108
 80183c4:	d902      	bls.n	80183cc <__ssvfiscanf_r+0x1e0>
 80183c6:	e005      	b.n	80183d4 <__ssvfiscanf_r+0x1e8>
 80183c8:	2300      	movs	r3, #0
 80183ca:	9342      	str	r3, [sp, #264]	@ 0x108
 80183cc:	2303      	movs	r3, #3
 80183ce:	e002      	b.n	80183d6 <__ssvfiscanf_r+0x1ea>
 80183d0:	2308      	movs	r3, #8
 80183d2:	9342      	str	r3, [sp, #264]	@ 0x108
 80183d4:	2304      	movs	r3, #4
 80183d6:	9347      	str	r3, [sp, #284]	@ 0x11c
 80183d8:	6863      	ldr	r3, [r4, #4]
 80183da:	2b00      	cmp	r3, #0
 80183dc:	dd39      	ble.n	8018452 <__ssvfiscanf_r+0x266>
 80183de:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 80183e0:	0659      	lsls	r1, r3, #25
 80183e2:	d404      	bmi.n	80183ee <__ssvfiscanf_r+0x202>
 80183e4:	6823      	ldr	r3, [r4, #0]
 80183e6:	781a      	ldrb	r2, [r3, #0]
 80183e8:	5cba      	ldrb	r2, [r7, r2]
 80183ea:	0712      	lsls	r2, r2, #28
 80183ec:	d438      	bmi.n	8018460 <__ssvfiscanf_r+0x274>
 80183ee:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 80183f0:	2b02      	cmp	r3, #2
 80183f2:	dc47      	bgt.n	8018484 <__ssvfiscanf_r+0x298>
 80183f4:	466b      	mov	r3, sp
 80183f6:	4622      	mov	r2, r4
 80183f8:	a941      	add	r1, sp, #260	@ 0x104
 80183fa:	4630      	mov	r0, r6
 80183fc:	f000 fb3a 	bl	8018a74 <_scanf_chars>
 8018400:	2801      	cmp	r0, #1
 8018402:	d064      	beq.n	80184ce <__ssvfiscanf_r+0x2e2>
 8018404:	2802      	cmp	r0, #2
 8018406:	f47f af19 	bne.w	801823c <__ssvfiscanf_r+0x50>
 801840a:	e7c9      	b.n	80183a0 <__ssvfiscanf_r+0x1b4>
 801840c:	220a      	movs	r2, #10
 801840e:	e7d7      	b.n	80183c0 <__ssvfiscanf_r+0x1d4>
 8018410:	4629      	mov	r1, r5
 8018412:	4640      	mov	r0, r8
 8018414:	f000 fd28 	bl	8018e68 <__sccl>
 8018418:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 801841a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801841e:	9341      	str	r3, [sp, #260]	@ 0x104
 8018420:	4605      	mov	r5, r0
 8018422:	2301      	movs	r3, #1
 8018424:	e7d7      	b.n	80183d6 <__ssvfiscanf_r+0x1ea>
 8018426:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8018428:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801842c:	9341      	str	r3, [sp, #260]	@ 0x104
 801842e:	2300      	movs	r3, #0
 8018430:	e7d1      	b.n	80183d6 <__ssvfiscanf_r+0x1ea>
 8018432:	2302      	movs	r3, #2
 8018434:	e7cf      	b.n	80183d6 <__ssvfiscanf_r+0x1ea>
 8018436:	9841      	ldr	r0, [sp, #260]	@ 0x104
 8018438:	06c3      	lsls	r3, r0, #27
 801843a:	f53f aeff 	bmi.w	801823c <__ssvfiscanf_r+0x50>
 801843e:	9b00      	ldr	r3, [sp, #0]
 8018440:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8018442:	1d19      	adds	r1, r3, #4
 8018444:	9100      	str	r1, [sp, #0]
 8018446:	681b      	ldr	r3, [r3, #0]
 8018448:	07c0      	lsls	r0, r0, #31
 801844a:	bf4c      	ite	mi
 801844c:	801a      	strhmi	r2, [r3, #0]
 801844e:	601a      	strpl	r2, [r3, #0]
 8018450:	e6f4      	b.n	801823c <__ssvfiscanf_r+0x50>
 8018452:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8018454:	4621      	mov	r1, r4
 8018456:	4630      	mov	r0, r6
 8018458:	4798      	blx	r3
 801845a:	2800      	cmp	r0, #0
 801845c:	d0bf      	beq.n	80183de <__ssvfiscanf_r+0x1f2>
 801845e:	e79f      	b.n	80183a0 <__ssvfiscanf_r+0x1b4>
 8018460:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8018462:	3201      	adds	r2, #1
 8018464:	9245      	str	r2, [sp, #276]	@ 0x114
 8018466:	6862      	ldr	r2, [r4, #4]
 8018468:	3a01      	subs	r2, #1
 801846a:	2a00      	cmp	r2, #0
 801846c:	6062      	str	r2, [r4, #4]
 801846e:	dd02      	ble.n	8018476 <__ssvfiscanf_r+0x28a>
 8018470:	3301      	adds	r3, #1
 8018472:	6023      	str	r3, [r4, #0]
 8018474:	e7b6      	b.n	80183e4 <__ssvfiscanf_r+0x1f8>
 8018476:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8018478:	4621      	mov	r1, r4
 801847a:	4630      	mov	r0, r6
 801847c:	4798      	blx	r3
 801847e:	2800      	cmp	r0, #0
 8018480:	d0b0      	beq.n	80183e4 <__ssvfiscanf_r+0x1f8>
 8018482:	e78d      	b.n	80183a0 <__ssvfiscanf_r+0x1b4>
 8018484:	2b04      	cmp	r3, #4
 8018486:	dc0f      	bgt.n	80184a8 <__ssvfiscanf_r+0x2bc>
 8018488:	466b      	mov	r3, sp
 801848a:	4622      	mov	r2, r4
 801848c:	a941      	add	r1, sp, #260	@ 0x104
 801848e:	4630      	mov	r0, r6
 8018490:	f000 fb4a 	bl	8018b28 <_scanf_i>
 8018494:	e7b4      	b.n	8018400 <__ssvfiscanf_r+0x214>
 8018496:	bf00      	nop
 8018498:	08018139 	.word	0x08018139
 801849c:	080181b3 	.word	0x080181b3
 80184a0:	0801ce29 	.word	0x0801ce29
 80184a4:	0801cde0 	.word	0x0801cde0
 80184a8:	4b0a      	ldr	r3, [pc, #40]	@ (80184d4 <__ssvfiscanf_r+0x2e8>)
 80184aa:	2b00      	cmp	r3, #0
 80184ac:	f43f aec6 	beq.w	801823c <__ssvfiscanf_r+0x50>
 80184b0:	466b      	mov	r3, sp
 80184b2:	4622      	mov	r2, r4
 80184b4:	a941      	add	r1, sp, #260	@ 0x104
 80184b6:	4630      	mov	r0, r6
 80184b8:	f3af 8000 	nop.w
 80184bc:	e7a0      	b.n	8018400 <__ssvfiscanf_r+0x214>
 80184be:	89a3      	ldrh	r3, [r4, #12]
 80184c0:	065b      	lsls	r3, r3, #25
 80184c2:	f53f af71 	bmi.w	80183a8 <__ssvfiscanf_r+0x1bc>
 80184c6:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 80184ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80184ce:	9844      	ldr	r0, [sp, #272]	@ 0x110
 80184d0:	e7f9      	b.n	80184c6 <__ssvfiscanf_r+0x2da>
 80184d2:	bf00      	nop
 80184d4:	00000000 	.word	0x00000000

080184d8 <__sfputc_r>:
 80184d8:	6893      	ldr	r3, [r2, #8]
 80184da:	3b01      	subs	r3, #1
 80184dc:	2b00      	cmp	r3, #0
 80184de:	b410      	push	{r4}
 80184e0:	6093      	str	r3, [r2, #8]
 80184e2:	da08      	bge.n	80184f6 <__sfputc_r+0x1e>
 80184e4:	6994      	ldr	r4, [r2, #24]
 80184e6:	42a3      	cmp	r3, r4
 80184e8:	db01      	blt.n	80184ee <__sfputc_r+0x16>
 80184ea:	290a      	cmp	r1, #10
 80184ec:	d103      	bne.n	80184f6 <__sfputc_r+0x1e>
 80184ee:	f85d 4b04 	ldr.w	r4, [sp], #4
 80184f2:	f000 bd2c 	b.w	8018f4e <__swbuf_r>
 80184f6:	6813      	ldr	r3, [r2, #0]
 80184f8:	1c58      	adds	r0, r3, #1
 80184fa:	6010      	str	r0, [r2, #0]
 80184fc:	7019      	strb	r1, [r3, #0]
 80184fe:	4608      	mov	r0, r1
 8018500:	f85d 4b04 	ldr.w	r4, [sp], #4
 8018504:	4770      	bx	lr

08018506 <__sfputs_r>:
 8018506:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018508:	4606      	mov	r6, r0
 801850a:	460f      	mov	r7, r1
 801850c:	4614      	mov	r4, r2
 801850e:	18d5      	adds	r5, r2, r3
 8018510:	42ac      	cmp	r4, r5
 8018512:	d101      	bne.n	8018518 <__sfputs_r+0x12>
 8018514:	2000      	movs	r0, #0
 8018516:	e007      	b.n	8018528 <__sfputs_r+0x22>
 8018518:	f814 1b01 	ldrb.w	r1, [r4], #1
 801851c:	463a      	mov	r2, r7
 801851e:	4630      	mov	r0, r6
 8018520:	f7ff ffda 	bl	80184d8 <__sfputc_r>
 8018524:	1c43      	adds	r3, r0, #1
 8018526:	d1f3      	bne.n	8018510 <__sfputs_r+0xa>
 8018528:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801852c <_vfiprintf_r>:
 801852c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018530:	460d      	mov	r5, r1
 8018532:	b09d      	sub	sp, #116	@ 0x74
 8018534:	4614      	mov	r4, r2
 8018536:	4698      	mov	r8, r3
 8018538:	4606      	mov	r6, r0
 801853a:	b118      	cbz	r0, 8018544 <_vfiprintf_r+0x18>
 801853c:	6a03      	ldr	r3, [r0, #32]
 801853e:	b90b      	cbnz	r3, 8018544 <_vfiprintf_r+0x18>
 8018540:	f7ff fa3a 	bl	80179b8 <__sinit>
 8018544:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8018546:	07d9      	lsls	r1, r3, #31
 8018548:	d405      	bmi.n	8018556 <_vfiprintf_r+0x2a>
 801854a:	89ab      	ldrh	r3, [r5, #12]
 801854c:	059a      	lsls	r2, r3, #22
 801854e:	d402      	bmi.n	8018556 <_vfiprintf_r+0x2a>
 8018550:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8018552:	f7ff fc3e 	bl	8017dd2 <__retarget_lock_acquire_recursive>
 8018556:	89ab      	ldrh	r3, [r5, #12]
 8018558:	071b      	lsls	r3, r3, #28
 801855a:	d501      	bpl.n	8018560 <_vfiprintf_r+0x34>
 801855c:	692b      	ldr	r3, [r5, #16]
 801855e:	b99b      	cbnz	r3, 8018588 <_vfiprintf_r+0x5c>
 8018560:	4629      	mov	r1, r5
 8018562:	4630      	mov	r0, r6
 8018564:	f000 fd32 	bl	8018fcc <__swsetup_r>
 8018568:	b170      	cbz	r0, 8018588 <_vfiprintf_r+0x5c>
 801856a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801856c:	07dc      	lsls	r4, r3, #31
 801856e:	d504      	bpl.n	801857a <_vfiprintf_r+0x4e>
 8018570:	f04f 30ff 	mov.w	r0, #4294967295
 8018574:	b01d      	add	sp, #116	@ 0x74
 8018576:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801857a:	89ab      	ldrh	r3, [r5, #12]
 801857c:	0598      	lsls	r0, r3, #22
 801857e:	d4f7      	bmi.n	8018570 <_vfiprintf_r+0x44>
 8018580:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8018582:	f7ff fc27 	bl	8017dd4 <__retarget_lock_release_recursive>
 8018586:	e7f3      	b.n	8018570 <_vfiprintf_r+0x44>
 8018588:	2300      	movs	r3, #0
 801858a:	9309      	str	r3, [sp, #36]	@ 0x24
 801858c:	2320      	movs	r3, #32
 801858e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8018592:	f8cd 800c 	str.w	r8, [sp, #12]
 8018596:	2330      	movs	r3, #48	@ 0x30
 8018598:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8018748 <_vfiprintf_r+0x21c>
 801859c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80185a0:	f04f 0901 	mov.w	r9, #1
 80185a4:	4623      	mov	r3, r4
 80185a6:	469a      	mov	sl, r3
 80185a8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80185ac:	b10a      	cbz	r2, 80185b2 <_vfiprintf_r+0x86>
 80185ae:	2a25      	cmp	r2, #37	@ 0x25
 80185b0:	d1f9      	bne.n	80185a6 <_vfiprintf_r+0x7a>
 80185b2:	ebba 0b04 	subs.w	fp, sl, r4
 80185b6:	d00b      	beq.n	80185d0 <_vfiprintf_r+0xa4>
 80185b8:	465b      	mov	r3, fp
 80185ba:	4622      	mov	r2, r4
 80185bc:	4629      	mov	r1, r5
 80185be:	4630      	mov	r0, r6
 80185c0:	f7ff ffa1 	bl	8018506 <__sfputs_r>
 80185c4:	3001      	adds	r0, #1
 80185c6:	f000 80a7 	beq.w	8018718 <_vfiprintf_r+0x1ec>
 80185ca:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80185cc:	445a      	add	r2, fp
 80185ce:	9209      	str	r2, [sp, #36]	@ 0x24
 80185d0:	f89a 3000 	ldrb.w	r3, [sl]
 80185d4:	2b00      	cmp	r3, #0
 80185d6:	f000 809f 	beq.w	8018718 <_vfiprintf_r+0x1ec>
 80185da:	2300      	movs	r3, #0
 80185dc:	f04f 32ff 	mov.w	r2, #4294967295
 80185e0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80185e4:	f10a 0a01 	add.w	sl, sl, #1
 80185e8:	9304      	str	r3, [sp, #16]
 80185ea:	9307      	str	r3, [sp, #28]
 80185ec:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80185f0:	931a      	str	r3, [sp, #104]	@ 0x68
 80185f2:	4654      	mov	r4, sl
 80185f4:	2205      	movs	r2, #5
 80185f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80185fa:	4853      	ldr	r0, [pc, #332]	@ (8018748 <_vfiprintf_r+0x21c>)
 80185fc:	f7e7 fe20 	bl	8000240 <memchr>
 8018600:	9a04      	ldr	r2, [sp, #16]
 8018602:	b9d8      	cbnz	r0, 801863c <_vfiprintf_r+0x110>
 8018604:	06d1      	lsls	r1, r2, #27
 8018606:	bf44      	itt	mi
 8018608:	2320      	movmi	r3, #32
 801860a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801860e:	0713      	lsls	r3, r2, #28
 8018610:	bf44      	itt	mi
 8018612:	232b      	movmi	r3, #43	@ 0x2b
 8018614:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8018618:	f89a 3000 	ldrb.w	r3, [sl]
 801861c:	2b2a      	cmp	r3, #42	@ 0x2a
 801861e:	d015      	beq.n	801864c <_vfiprintf_r+0x120>
 8018620:	9a07      	ldr	r2, [sp, #28]
 8018622:	4654      	mov	r4, sl
 8018624:	2000      	movs	r0, #0
 8018626:	f04f 0c0a 	mov.w	ip, #10
 801862a:	4621      	mov	r1, r4
 801862c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8018630:	3b30      	subs	r3, #48	@ 0x30
 8018632:	2b09      	cmp	r3, #9
 8018634:	d94b      	bls.n	80186ce <_vfiprintf_r+0x1a2>
 8018636:	b1b0      	cbz	r0, 8018666 <_vfiprintf_r+0x13a>
 8018638:	9207      	str	r2, [sp, #28]
 801863a:	e014      	b.n	8018666 <_vfiprintf_r+0x13a>
 801863c:	eba0 0308 	sub.w	r3, r0, r8
 8018640:	fa09 f303 	lsl.w	r3, r9, r3
 8018644:	4313      	orrs	r3, r2
 8018646:	9304      	str	r3, [sp, #16]
 8018648:	46a2      	mov	sl, r4
 801864a:	e7d2      	b.n	80185f2 <_vfiprintf_r+0xc6>
 801864c:	9b03      	ldr	r3, [sp, #12]
 801864e:	1d19      	adds	r1, r3, #4
 8018650:	681b      	ldr	r3, [r3, #0]
 8018652:	9103      	str	r1, [sp, #12]
 8018654:	2b00      	cmp	r3, #0
 8018656:	bfbb      	ittet	lt
 8018658:	425b      	neglt	r3, r3
 801865a:	f042 0202 	orrlt.w	r2, r2, #2
 801865e:	9307      	strge	r3, [sp, #28]
 8018660:	9307      	strlt	r3, [sp, #28]
 8018662:	bfb8      	it	lt
 8018664:	9204      	strlt	r2, [sp, #16]
 8018666:	7823      	ldrb	r3, [r4, #0]
 8018668:	2b2e      	cmp	r3, #46	@ 0x2e
 801866a:	d10a      	bne.n	8018682 <_vfiprintf_r+0x156>
 801866c:	7863      	ldrb	r3, [r4, #1]
 801866e:	2b2a      	cmp	r3, #42	@ 0x2a
 8018670:	d132      	bne.n	80186d8 <_vfiprintf_r+0x1ac>
 8018672:	9b03      	ldr	r3, [sp, #12]
 8018674:	1d1a      	adds	r2, r3, #4
 8018676:	681b      	ldr	r3, [r3, #0]
 8018678:	9203      	str	r2, [sp, #12]
 801867a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801867e:	3402      	adds	r4, #2
 8018680:	9305      	str	r3, [sp, #20]
 8018682:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8018758 <_vfiprintf_r+0x22c>
 8018686:	7821      	ldrb	r1, [r4, #0]
 8018688:	2203      	movs	r2, #3
 801868a:	4650      	mov	r0, sl
 801868c:	f7e7 fdd8 	bl	8000240 <memchr>
 8018690:	b138      	cbz	r0, 80186a2 <_vfiprintf_r+0x176>
 8018692:	9b04      	ldr	r3, [sp, #16]
 8018694:	eba0 000a 	sub.w	r0, r0, sl
 8018698:	2240      	movs	r2, #64	@ 0x40
 801869a:	4082      	lsls	r2, r0
 801869c:	4313      	orrs	r3, r2
 801869e:	3401      	adds	r4, #1
 80186a0:	9304      	str	r3, [sp, #16]
 80186a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80186a6:	4829      	ldr	r0, [pc, #164]	@ (801874c <_vfiprintf_r+0x220>)
 80186a8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80186ac:	2206      	movs	r2, #6
 80186ae:	f7e7 fdc7 	bl	8000240 <memchr>
 80186b2:	2800      	cmp	r0, #0
 80186b4:	d03f      	beq.n	8018736 <_vfiprintf_r+0x20a>
 80186b6:	4b26      	ldr	r3, [pc, #152]	@ (8018750 <_vfiprintf_r+0x224>)
 80186b8:	bb1b      	cbnz	r3, 8018702 <_vfiprintf_r+0x1d6>
 80186ba:	9b03      	ldr	r3, [sp, #12]
 80186bc:	3307      	adds	r3, #7
 80186be:	f023 0307 	bic.w	r3, r3, #7
 80186c2:	3308      	adds	r3, #8
 80186c4:	9303      	str	r3, [sp, #12]
 80186c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80186c8:	443b      	add	r3, r7
 80186ca:	9309      	str	r3, [sp, #36]	@ 0x24
 80186cc:	e76a      	b.n	80185a4 <_vfiprintf_r+0x78>
 80186ce:	fb0c 3202 	mla	r2, ip, r2, r3
 80186d2:	460c      	mov	r4, r1
 80186d4:	2001      	movs	r0, #1
 80186d6:	e7a8      	b.n	801862a <_vfiprintf_r+0xfe>
 80186d8:	2300      	movs	r3, #0
 80186da:	3401      	adds	r4, #1
 80186dc:	9305      	str	r3, [sp, #20]
 80186de:	4619      	mov	r1, r3
 80186e0:	f04f 0c0a 	mov.w	ip, #10
 80186e4:	4620      	mov	r0, r4
 80186e6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80186ea:	3a30      	subs	r2, #48	@ 0x30
 80186ec:	2a09      	cmp	r2, #9
 80186ee:	d903      	bls.n	80186f8 <_vfiprintf_r+0x1cc>
 80186f0:	2b00      	cmp	r3, #0
 80186f2:	d0c6      	beq.n	8018682 <_vfiprintf_r+0x156>
 80186f4:	9105      	str	r1, [sp, #20]
 80186f6:	e7c4      	b.n	8018682 <_vfiprintf_r+0x156>
 80186f8:	fb0c 2101 	mla	r1, ip, r1, r2
 80186fc:	4604      	mov	r4, r0
 80186fe:	2301      	movs	r3, #1
 8018700:	e7f0      	b.n	80186e4 <_vfiprintf_r+0x1b8>
 8018702:	ab03      	add	r3, sp, #12
 8018704:	9300      	str	r3, [sp, #0]
 8018706:	462a      	mov	r2, r5
 8018708:	4b12      	ldr	r3, [pc, #72]	@ (8018754 <_vfiprintf_r+0x228>)
 801870a:	a904      	add	r1, sp, #16
 801870c:	4630      	mov	r0, r6
 801870e:	f3af 8000 	nop.w
 8018712:	4607      	mov	r7, r0
 8018714:	1c78      	adds	r0, r7, #1
 8018716:	d1d6      	bne.n	80186c6 <_vfiprintf_r+0x19a>
 8018718:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801871a:	07d9      	lsls	r1, r3, #31
 801871c:	d405      	bmi.n	801872a <_vfiprintf_r+0x1fe>
 801871e:	89ab      	ldrh	r3, [r5, #12]
 8018720:	059a      	lsls	r2, r3, #22
 8018722:	d402      	bmi.n	801872a <_vfiprintf_r+0x1fe>
 8018724:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8018726:	f7ff fb55 	bl	8017dd4 <__retarget_lock_release_recursive>
 801872a:	89ab      	ldrh	r3, [r5, #12]
 801872c:	065b      	lsls	r3, r3, #25
 801872e:	f53f af1f 	bmi.w	8018570 <_vfiprintf_r+0x44>
 8018732:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8018734:	e71e      	b.n	8018574 <_vfiprintf_r+0x48>
 8018736:	ab03      	add	r3, sp, #12
 8018738:	9300      	str	r3, [sp, #0]
 801873a:	462a      	mov	r2, r5
 801873c:	4b05      	ldr	r3, [pc, #20]	@ (8018754 <_vfiprintf_r+0x228>)
 801873e:	a904      	add	r1, sp, #16
 8018740:	4630      	mov	r0, r6
 8018742:	f000 f879 	bl	8018838 <_printf_i>
 8018746:	e7e4      	b.n	8018712 <_vfiprintf_r+0x1e6>
 8018748:	0801cdda 	.word	0x0801cdda
 801874c:	0801cde4 	.word	0x0801cde4
 8018750:	00000000 	.word	0x00000000
 8018754:	08018507 	.word	0x08018507
 8018758:	0801cde0 	.word	0x0801cde0

0801875c <_printf_common>:
 801875c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8018760:	4616      	mov	r6, r2
 8018762:	4698      	mov	r8, r3
 8018764:	688a      	ldr	r2, [r1, #8]
 8018766:	690b      	ldr	r3, [r1, #16]
 8018768:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801876c:	4293      	cmp	r3, r2
 801876e:	bfb8      	it	lt
 8018770:	4613      	movlt	r3, r2
 8018772:	6033      	str	r3, [r6, #0]
 8018774:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8018778:	4607      	mov	r7, r0
 801877a:	460c      	mov	r4, r1
 801877c:	b10a      	cbz	r2, 8018782 <_printf_common+0x26>
 801877e:	3301      	adds	r3, #1
 8018780:	6033      	str	r3, [r6, #0]
 8018782:	6823      	ldr	r3, [r4, #0]
 8018784:	0699      	lsls	r1, r3, #26
 8018786:	bf42      	ittt	mi
 8018788:	6833      	ldrmi	r3, [r6, #0]
 801878a:	3302      	addmi	r3, #2
 801878c:	6033      	strmi	r3, [r6, #0]
 801878e:	6825      	ldr	r5, [r4, #0]
 8018790:	f015 0506 	ands.w	r5, r5, #6
 8018794:	d106      	bne.n	80187a4 <_printf_common+0x48>
 8018796:	f104 0a19 	add.w	sl, r4, #25
 801879a:	68e3      	ldr	r3, [r4, #12]
 801879c:	6832      	ldr	r2, [r6, #0]
 801879e:	1a9b      	subs	r3, r3, r2
 80187a0:	42ab      	cmp	r3, r5
 80187a2:	dc26      	bgt.n	80187f2 <_printf_common+0x96>
 80187a4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80187a8:	6822      	ldr	r2, [r4, #0]
 80187aa:	3b00      	subs	r3, #0
 80187ac:	bf18      	it	ne
 80187ae:	2301      	movne	r3, #1
 80187b0:	0692      	lsls	r2, r2, #26
 80187b2:	d42b      	bmi.n	801880c <_printf_common+0xb0>
 80187b4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80187b8:	4641      	mov	r1, r8
 80187ba:	4638      	mov	r0, r7
 80187bc:	47c8      	blx	r9
 80187be:	3001      	adds	r0, #1
 80187c0:	d01e      	beq.n	8018800 <_printf_common+0xa4>
 80187c2:	6823      	ldr	r3, [r4, #0]
 80187c4:	6922      	ldr	r2, [r4, #16]
 80187c6:	f003 0306 	and.w	r3, r3, #6
 80187ca:	2b04      	cmp	r3, #4
 80187cc:	bf02      	ittt	eq
 80187ce:	68e5      	ldreq	r5, [r4, #12]
 80187d0:	6833      	ldreq	r3, [r6, #0]
 80187d2:	1aed      	subeq	r5, r5, r3
 80187d4:	68a3      	ldr	r3, [r4, #8]
 80187d6:	bf0c      	ite	eq
 80187d8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80187dc:	2500      	movne	r5, #0
 80187de:	4293      	cmp	r3, r2
 80187e0:	bfc4      	itt	gt
 80187e2:	1a9b      	subgt	r3, r3, r2
 80187e4:	18ed      	addgt	r5, r5, r3
 80187e6:	2600      	movs	r6, #0
 80187e8:	341a      	adds	r4, #26
 80187ea:	42b5      	cmp	r5, r6
 80187ec:	d11a      	bne.n	8018824 <_printf_common+0xc8>
 80187ee:	2000      	movs	r0, #0
 80187f0:	e008      	b.n	8018804 <_printf_common+0xa8>
 80187f2:	2301      	movs	r3, #1
 80187f4:	4652      	mov	r2, sl
 80187f6:	4641      	mov	r1, r8
 80187f8:	4638      	mov	r0, r7
 80187fa:	47c8      	blx	r9
 80187fc:	3001      	adds	r0, #1
 80187fe:	d103      	bne.n	8018808 <_printf_common+0xac>
 8018800:	f04f 30ff 	mov.w	r0, #4294967295
 8018804:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018808:	3501      	adds	r5, #1
 801880a:	e7c6      	b.n	801879a <_printf_common+0x3e>
 801880c:	18e1      	adds	r1, r4, r3
 801880e:	1c5a      	adds	r2, r3, #1
 8018810:	2030      	movs	r0, #48	@ 0x30
 8018812:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8018816:	4422      	add	r2, r4
 8018818:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801881c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8018820:	3302      	adds	r3, #2
 8018822:	e7c7      	b.n	80187b4 <_printf_common+0x58>
 8018824:	2301      	movs	r3, #1
 8018826:	4622      	mov	r2, r4
 8018828:	4641      	mov	r1, r8
 801882a:	4638      	mov	r0, r7
 801882c:	47c8      	blx	r9
 801882e:	3001      	adds	r0, #1
 8018830:	d0e6      	beq.n	8018800 <_printf_common+0xa4>
 8018832:	3601      	adds	r6, #1
 8018834:	e7d9      	b.n	80187ea <_printf_common+0x8e>
	...

08018838 <_printf_i>:
 8018838:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801883c:	7e0f      	ldrb	r7, [r1, #24]
 801883e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8018840:	2f78      	cmp	r7, #120	@ 0x78
 8018842:	4691      	mov	r9, r2
 8018844:	4680      	mov	r8, r0
 8018846:	460c      	mov	r4, r1
 8018848:	469a      	mov	sl, r3
 801884a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801884e:	d807      	bhi.n	8018860 <_printf_i+0x28>
 8018850:	2f62      	cmp	r7, #98	@ 0x62
 8018852:	d80a      	bhi.n	801886a <_printf_i+0x32>
 8018854:	2f00      	cmp	r7, #0
 8018856:	f000 80d1 	beq.w	80189fc <_printf_i+0x1c4>
 801885a:	2f58      	cmp	r7, #88	@ 0x58
 801885c:	f000 80b8 	beq.w	80189d0 <_printf_i+0x198>
 8018860:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8018864:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8018868:	e03a      	b.n	80188e0 <_printf_i+0xa8>
 801886a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801886e:	2b15      	cmp	r3, #21
 8018870:	d8f6      	bhi.n	8018860 <_printf_i+0x28>
 8018872:	a101      	add	r1, pc, #4	@ (adr r1, 8018878 <_printf_i+0x40>)
 8018874:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8018878:	080188d1 	.word	0x080188d1
 801887c:	080188e5 	.word	0x080188e5
 8018880:	08018861 	.word	0x08018861
 8018884:	08018861 	.word	0x08018861
 8018888:	08018861 	.word	0x08018861
 801888c:	08018861 	.word	0x08018861
 8018890:	080188e5 	.word	0x080188e5
 8018894:	08018861 	.word	0x08018861
 8018898:	08018861 	.word	0x08018861
 801889c:	08018861 	.word	0x08018861
 80188a0:	08018861 	.word	0x08018861
 80188a4:	080189e3 	.word	0x080189e3
 80188a8:	0801890f 	.word	0x0801890f
 80188ac:	0801899d 	.word	0x0801899d
 80188b0:	08018861 	.word	0x08018861
 80188b4:	08018861 	.word	0x08018861
 80188b8:	08018a05 	.word	0x08018a05
 80188bc:	08018861 	.word	0x08018861
 80188c0:	0801890f 	.word	0x0801890f
 80188c4:	08018861 	.word	0x08018861
 80188c8:	08018861 	.word	0x08018861
 80188cc:	080189a5 	.word	0x080189a5
 80188d0:	6833      	ldr	r3, [r6, #0]
 80188d2:	1d1a      	adds	r2, r3, #4
 80188d4:	681b      	ldr	r3, [r3, #0]
 80188d6:	6032      	str	r2, [r6, #0]
 80188d8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80188dc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80188e0:	2301      	movs	r3, #1
 80188e2:	e09c      	b.n	8018a1e <_printf_i+0x1e6>
 80188e4:	6833      	ldr	r3, [r6, #0]
 80188e6:	6820      	ldr	r0, [r4, #0]
 80188e8:	1d19      	adds	r1, r3, #4
 80188ea:	6031      	str	r1, [r6, #0]
 80188ec:	0606      	lsls	r6, r0, #24
 80188ee:	d501      	bpl.n	80188f4 <_printf_i+0xbc>
 80188f0:	681d      	ldr	r5, [r3, #0]
 80188f2:	e003      	b.n	80188fc <_printf_i+0xc4>
 80188f4:	0645      	lsls	r5, r0, #25
 80188f6:	d5fb      	bpl.n	80188f0 <_printf_i+0xb8>
 80188f8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80188fc:	2d00      	cmp	r5, #0
 80188fe:	da03      	bge.n	8018908 <_printf_i+0xd0>
 8018900:	232d      	movs	r3, #45	@ 0x2d
 8018902:	426d      	negs	r5, r5
 8018904:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8018908:	4858      	ldr	r0, [pc, #352]	@ (8018a6c <_printf_i+0x234>)
 801890a:	230a      	movs	r3, #10
 801890c:	e011      	b.n	8018932 <_printf_i+0xfa>
 801890e:	6821      	ldr	r1, [r4, #0]
 8018910:	6833      	ldr	r3, [r6, #0]
 8018912:	0608      	lsls	r0, r1, #24
 8018914:	f853 5b04 	ldr.w	r5, [r3], #4
 8018918:	d402      	bmi.n	8018920 <_printf_i+0xe8>
 801891a:	0649      	lsls	r1, r1, #25
 801891c:	bf48      	it	mi
 801891e:	b2ad      	uxthmi	r5, r5
 8018920:	2f6f      	cmp	r7, #111	@ 0x6f
 8018922:	4852      	ldr	r0, [pc, #328]	@ (8018a6c <_printf_i+0x234>)
 8018924:	6033      	str	r3, [r6, #0]
 8018926:	bf14      	ite	ne
 8018928:	230a      	movne	r3, #10
 801892a:	2308      	moveq	r3, #8
 801892c:	2100      	movs	r1, #0
 801892e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8018932:	6866      	ldr	r6, [r4, #4]
 8018934:	60a6      	str	r6, [r4, #8]
 8018936:	2e00      	cmp	r6, #0
 8018938:	db05      	blt.n	8018946 <_printf_i+0x10e>
 801893a:	6821      	ldr	r1, [r4, #0]
 801893c:	432e      	orrs	r6, r5
 801893e:	f021 0104 	bic.w	r1, r1, #4
 8018942:	6021      	str	r1, [r4, #0]
 8018944:	d04b      	beq.n	80189de <_printf_i+0x1a6>
 8018946:	4616      	mov	r6, r2
 8018948:	fbb5 f1f3 	udiv	r1, r5, r3
 801894c:	fb03 5711 	mls	r7, r3, r1, r5
 8018950:	5dc7      	ldrb	r7, [r0, r7]
 8018952:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8018956:	462f      	mov	r7, r5
 8018958:	42bb      	cmp	r3, r7
 801895a:	460d      	mov	r5, r1
 801895c:	d9f4      	bls.n	8018948 <_printf_i+0x110>
 801895e:	2b08      	cmp	r3, #8
 8018960:	d10b      	bne.n	801897a <_printf_i+0x142>
 8018962:	6823      	ldr	r3, [r4, #0]
 8018964:	07df      	lsls	r7, r3, #31
 8018966:	d508      	bpl.n	801897a <_printf_i+0x142>
 8018968:	6923      	ldr	r3, [r4, #16]
 801896a:	6861      	ldr	r1, [r4, #4]
 801896c:	4299      	cmp	r1, r3
 801896e:	bfde      	ittt	le
 8018970:	2330      	movle	r3, #48	@ 0x30
 8018972:	f806 3c01 	strble.w	r3, [r6, #-1]
 8018976:	f106 36ff 	addle.w	r6, r6, #4294967295
 801897a:	1b92      	subs	r2, r2, r6
 801897c:	6122      	str	r2, [r4, #16]
 801897e:	f8cd a000 	str.w	sl, [sp]
 8018982:	464b      	mov	r3, r9
 8018984:	aa03      	add	r2, sp, #12
 8018986:	4621      	mov	r1, r4
 8018988:	4640      	mov	r0, r8
 801898a:	f7ff fee7 	bl	801875c <_printf_common>
 801898e:	3001      	adds	r0, #1
 8018990:	d14a      	bne.n	8018a28 <_printf_i+0x1f0>
 8018992:	f04f 30ff 	mov.w	r0, #4294967295
 8018996:	b004      	add	sp, #16
 8018998:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801899c:	6823      	ldr	r3, [r4, #0]
 801899e:	f043 0320 	orr.w	r3, r3, #32
 80189a2:	6023      	str	r3, [r4, #0]
 80189a4:	4832      	ldr	r0, [pc, #200]	@ (8018a70 <_printf_i+0x238>)
 80189a6:	2778      	movs	r7, #120	@ 0x78
 80189a8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80189ac:	6823      	ldr	r3, [r4, #0]
 80189ae:	6831      	ldr	r1, [r6, #0]
 80189b0:	061f      	lsls	r7, r3, #24
 80189b2:	f851 5b04 	ldr.w	r5, [r1], #4
 80189b6:	d402      	bmi.n	80189be <_printf_i+0x186>
 80189b8:	065f      	lsls	r7, r3, #25
 80189ba:	bf48      	it	mi
 80189bc:	b2ad      	uxthmi	r5, r5
 80189be:	6031      	str	r1, [r6, #0]
 80189c0:	07d9      	lsls	r1, r3, #31
 80189c2:	bf44      	itt	mi
 80189c4:	f043 0320 	orrmi.w	r3, r3, #32
 80189c8:	6023      	strmi	r3, [r4, #0]
 80189ca:	b11d      	cbz	r5, 80189d4 <_printf_i+0x19c>
 80189cc:	2310      	movs	r3, #16
 80189ce:	e7ad      	b.n	801892c <_printf_i+0xf4>
 80189d0:	4826      	ldr	r0, [pc, #152]	@ (8018a6c <_printf_i+0x234>)
 80189d2:	e7e9      	b.n	80189a8 <_printf_i+0x170>
 80189d4:	6823      	ldr	r3, [r4, #0]
 80189d6:	f023 0320 	bic.w	r3, r3, #32
 80189da:	6023      	str	r3, [r4, #0]
 80189dc:	e7f6      	b.n	80189cc <_printf_i+0x194>
 80189de:	4616      	mov	r6, r2
 80189e0:	e7bd      	b.n	801895e <_printf_i+0x126>
 80189e2:	6833      	ldr	r3, [r6, #0]
 80189e4:	6825      	ldr	r5, [r4, #0]
 80189e6:	6961      	ldr	r1, [r4, #20]
 80189e8:	1d18      	adds	r0, r3, #4
 80189ea:	6030      	str	r0, [r6, #0]
 80189ec:	062e      	lsls	r6, r5, #24
 80189ee:	681b      	ldr	r3, [r3, #0]
 80189f0:	d501      	bpl.n	80189f6 <_printf_i+0x1be>
 80189f2:	6019      	str	r1, [r3, #0]
 80189f4:	e002      	b.n	80189fc <_printf_i+0x1c4>
 80189f6:	0668      	lsls	r0, r5, #25
 80189f8:	d5fb      	bpl.n	80189f2 <_printf_i+0x1ba>
 80189fa:	8019      	strh	r1, [r3, #0]
 80189fc:	2300      	movs	r3, #0
 80189fe:	6123      	str	r3, [r4, #16]
 8018a00:	4616      	mov	r6, r2
 8018a02:	e7bc      	b.n	801897e <_printf_i+0x146>
 8018a04:	6833      	ldr	r3, [r6, #0]
 8018a06:	1d1a      	adds	r2, r3, #4
 8018a08:	6032      	str	r2, [r6, #0]
 8018a0a:	681e      	ldr	r6, [r3, #0]
 8018a0c:	6862      	ldr	r2, [r4, #4]
 8018a0e:	2100      	movs	r1, #0
 8018a10:	4630      	mov	r0, r6
 8018a12:	f7e7 fc15 	bl	8000240 <memchr>
 8018a16:	b108      	cbz	r0, 8018a1c <_printf_i+0x1e4>
 8018a18:	1b80      	subs	r0, r0, r6
 8018a1a:	6060      	str	r0, [r4, #4]
 8018a1c:	6863      	ldr	r3, [r4, #4]
 8018a1e:	6123      	str	r3, [r4, #16]
 8018a20:	2300      	movs	r3, #0
 8018a22:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8018a26:	e7aa      	b.n	801897e <_printf_i+0x146>
 8018a28:	6923      	ldr	r3, [r4, #16]
 8018a2a:	4632      	mov	r2, r6
 8018a2c:	4649      	mov	r1, r9
 8018a2e:	4640      	mov	r0, r8
 8018a30:	47d0      	blx	sl
 8018a32:	3001      	adds	r0, #1
 8018a34:	d0ad      	beq.n	8018992 <_printf_i+0x15a>
 8018a36:	6823      	ldr	r3, [r4, #0]
 8018a38:	079b      	lsls	r3, r3, #30
 8018a3a:	d413      	bmi.n	8018a64 <_printf_i+0x22c>
 8018a3c:	68e0      	ldr	r0, [r4, #12]
 8018a3e:	9b03      	ldr	r3, [sp, #12]
 8018a40:	4298      	cmp	r0, r3
 8018a42:	bfb8      	it	lt
 8018a44:	4618      	movlt	r0, r3
 8018a46:	e7a6      	b.n	8018996 <_printf_i+0x15e>
 8018a48:	2301      	movs	r3, #1
 8018a4a:	4632      	mov	r2, r6
 8018a4c:	4649      	mov	r1, r9
 8018a4e:	4640      	mov	r0, r8
 8018a50:	47d0      	blx	sl
 8018a52:	3001      	adds	r0, #1
 8018a54:	d09d      	beq.n	8018992 <_printf_i+0x15a>
 8018a56:	3501      	adds	r5, #1
 8018a58:	68e3      	ldr	r3, [r4, #12]
 8018a5a:	9903      	ldr	r1, [sp, #12]
 8018a5c:	1a5b      	subs	r3, r3, r1
 8018a5e:	42ab      	cmp	r3, r5
 8018a60:	dcf2      	bgt.n	8018a48 <_printf_i+0x210>
 8018a62:	e7eb      	b.n	8018a3c <_printf_i+0x204>
 8018a64:	2500      	movs	r5, #0
 8018a66:	f104 0619 	add.w	r6, r4, #25
 8018a6a:	e7f5      	b.n	8018a58 <_printf_i+0x220>
 8018a6c:	0801cdeb 	.word	0x0801cdeb
 8018a70:	0801cdfc 	.word	0x0801cdfc

08018a74 <_scanf_chars>:
 8018a74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8018a78:	4615      	mov	r5, r2
 8018a7a:	688a      	ldr	r2, [r1, #8]
 8018a7c:	4680      	mov	r8, r0
 8018a7e:	460c      	mov	r4, r1
 8018a80:	b932      	cbnz	r2, 8018a90 <_scanf_chars+0x1c>
 8018a82:	698a      	ldr	r2, [r1, #24]
 8018a84:	2a00      	cmp	r2, #0
 8018a86:	bf14      	ite	ne
 8018a88:	f04f 32ff 	movne.w	r2, #4294967295
 8018a8c:	2201      	moveq	r2, #1
 8018a8e:	608a      	str	r2, [r1, #8]
 8018a90:	6822      	ldr	r2, [r4, #0]
 8018a92:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 8018b24 <_scanf_chars+0xb0>
 8018a96:	06d1      	lsls	r1, r2, #27
 8018a98:	bf5f      	itttt	pl
 8018a9a:	681a      	ldrpl	r2, [r3, #0]
 8018a9c:	1d11      	addpl	r1, r2, #4
 8018a9e:	6019      	strpl	r1, [r3, #0]
 8018aa0:	6816      	ldrpl	r6, [r2, #0]
 8018aa2:	2700      	movs	r7, #0
 8018aa4:	69a0      	ldr	r0, [r4, #24]
 8018aa6:	b188      	cbz	r0, 8018acc <_scanf_chars+0x58>
 8018aa8:	2801      	cmp	r0, #1
 8018aaa:	d107      	bne.n	8018abc <_scanf_chars+0x48>
 8018aac:	682b      	ldr	r3, [r5, #0]
 8018aae:	781a      	ldrb	r2, [r3, #0]
 8018ab0:	6963      	ldr	r3, [r4, #20]
 8018ab2:	5c9b      	ldrb	r3, [r3, r2]
 8018ab4:	b953      	cbnz	r3, 8018acc <_scanf_chars+0x58>
 8018ab6:	2f00      	cmp	r7, #0
 8018ab8:	d031      	beq.n	8018b1e <_scanf_chars+0xaa>
 8018aba:	e022      	b.n	8018b02 <_scanf_chars+0x8e>
 8018abc:	2802      	cmp	r0, #2
 8018abe:	d120      	bne.n	8018b02 <_scanf_chars+0x8e>
 8018ac0:	682b      	ldr	r3, [r5, #0]
 8018ac2:	781b      	ldrb	r3, [r3, #0]
 8018ac4:	f819 3003 	ldrb.w	r3, [r9, r3]
 8018ac8:	071b      	lsls	r3, r3, #28
 8018aca:	d41a      	bmi.n	8018b02 <_scanf_chars+0x8e>
 8018acc:	6823      	ldr	r3, [r4, #0]
 8018ace:	06da      	lsls	r2, r3, #27
 8018ad0:	bf5e      	ittt	pl
 8018ad2:	682b      	ldrpl	r3, [r5, #0]
 8018ad4:	781b      	ldrbpl	r3, [r3, #0]
 8018ad6:	f806 3b01 	strbpl.w	r3, [r6], #1
 8018ada:	682a      	ldr	r2, [r5, #0]
 8018adc:	686b      	ldr	r3, [r5, #4]
 8018ade:	3201      	adds	r2, #1
 8018ae0:	602a      	str	r2, [r5, #0]
 8018ae2:	68a2      	ldr	r2, [r4, #8]
 8018ae4:	3b01      	subs	r3, #1
 8018ae6:	3a01      	subs	r2, #1
 8018ae8:	606b      	str	r3, [r5, #4]
 8018aea:	3701      	adds	r7, #1
 8018aec:	60a2      	str	r2, [r4, #8]
 8018aee:	b142      	cbz	r2, 8018b02 <_scanf_chars+0x8e>
 8018af0:	2b00      	cmp	r3, #0
 8018af2:	dcd7      	bgt.n	8018aa4 <_scanf_chars+0x30>
 8018af4:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8018af8:	4629      	mov	r1, r5
 8018afa:	4640      	mov	r0, r8
 8018afc:	4798      	blx	r3
 8018afe:	2800      	cmp	r0, #0
 8018b00:	d0d0      	beq.n	8018aa4 <_scanf_chars+0x30>
 8018b02:	6823      	ldr	r3, [r4, #0]
 8018b04:	f013 0310 	ands.w	r3, r3, #16
 8018b08:	d105      	bne.n	8018b16 <_scanf_chars+0xa2>
 8018b0a:	68e2      	ldr	r2, [r4, #12]
 8018b0c:	3201      	adds	r2, #1
 8018b0e:	60e2      	str	r2, [r4, #12]
 8018b10:	69a2      	ldr	r2, [r4, #24]
 8018b12:	b102      	cbz	r2, 8018b16 <_scanf_chars+0xa2>
 8018b14:	7033      	strb	r3, [r6, #0]
 8018b16:	6923      	ldr	r3, [r4, #16]
 8018b18:	443b      	add	r3, r7
 8018b1a:	6123      	str	r3, [r4, #16]
 8018b1c:	2000      	movs	r0, #0
 8018b1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8018b22:	bf00      	nop
 8018b24:	0801ce29 	.word	0x0801ce29

08018b28 <_scanf_i>:
 8018b28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018b2c:	4698      	mov	r8, r3
 8018b2e:	4b74      	ldr	r3, [pc, #464]	@ (8018d00 <_scanf_i+0x1d8>)
 8018b30:	460c      	mov	r4, r1
 8018b32:	4682      	mov	sl, r0
 8018b34:	4616      	mov	r6, r2
 8018b36:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8018b3a:	b087      	sub	sp, #28
 8018b3c:	ab03      	add	r3, sp, #12
 8018b3e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8018b42:	4b70      	ldr	r3, [pc, #448]	@ (8018d04 <_scanf_i+0x1dc>)
 8018b44:	69a1      	ldr	r1, [r4, #24]
 8018b46:	4a70      	ldr	r2, [pc, #448]	@ (8018d08 <_scanf_i+0x1e0>)
 8018b48:	2903      	cmp	r1, #3
 8018b4a:	bf08      	it	eq
 8018b4c:	461a      	moveq	r2, r3
 8018b4e:	68a3      	ldr	r3, [r4, #8]
 8018b50:	9201      	str	r2, [sp, #4]
 8018b52:	1e5a      	subs	r2, r3, #1
 8018b54:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8018b58:	bf88      	it	hi
 8018b5a:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8018b5e:	4627      	mov	r7, r4
 8018b60:	bf82      	ittt	hi
 8018b62:	eb03 0905 	addhi.w	r9, r3, r5
 8018b66:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8018b6a:	60a3      	strhi	r3, [r4, #8]
 8018b6c:	f857 3b1c 	ldr.w	r3, [r7], #28
 8018b70:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 8018b74:	bf98      	it	ls
 8018b76:	f04f 0900 	movls.w	r9, #0
 8018b7a:	6023      	str	r3, [r4, #0]
 8018b7c:	463d      	mov	r5, r7
 8018b7e:	f04f 0b00 	mov.w	fp, #0
 8018b82:	6831      	ldr	r1, [r6, #0]
 8018b84:	ab03      	add	r3, sp, #12
 8018b86:	7809      	ldrb	r1, [r1, #0]
 8018b88:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8018b8c:	2202      	movs	r2, #2
 8018b8e:	f7e7 fb57 	bl	8000240 <memchr>
 8018b92:	b328      	cbz	r0, 8018be0 <_scanf_i+0xb8>
 8018b94:	f1bb 0f01 	cmp.w	fp, #1
 8018b98:	d159      	bne.n	8018c4e <_scanf_i+0x126>
 8018b9a:	6862      	ldr	r2, [r4, #4]
 8018b9c:	b92a      	cbnz	r2, 8018baa <_scanf_i+0x82>
 8018b9e:	6822      	ldr	r2, [r4, #0]
 8018ba0:	2108      	movs	r1, #8
 8018ba2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8018ba6:	6061      	str	r1, [r4, #4]
 8018ba8:	6022      	str	r2, [r4, #0]
 8018baa:	6822      	ldr	r2, [r4, #0]
 8018bac:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 8018bb0:	6022      	str	r2, [r4, #0]
 8018bb2:	68a2      	ldr	r2, [r4, #8]
 8018bb4:	1e51      	subs	r1, r2, #1
 8018bb6:	60a1      	str	r1, [r4, #8]
 8018bb8:	b192      	cbz	r2, 8018be0 <_scanf_i+0xb8>
 8018bba:	6832      	ldr	r2, [r6, #0]
 8018bbc:	1c51      	adds	r1, r2, #1
 8018bbe:	6031      	str	r1, [r6, #0]
 8018bc0:	7812      	ldrb	r2, [r2, #0]
 8018bc2:	f805 2b01 	strb.w	r2, [r5], #1
 8018bc6:	6872      	ldr	r2, [r6, #4]
 8018bc8:	3a01      	subs	r2, #1
 8018bca:	2a00      	cmp	r2, #0
 8018bcc:	6072      	str	r2, [r6, #4]
 8018bce:	dc07      	bgt.n	8018be0 <_scanf_i+0xb8>
 8018bd0:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 8018bd4:	4631      	mov	r1, r6
 8018bd6:	4650      	mov	r0, sl
 8018bd8:	4790      	blx	r2
 8018bda:	2800      	cmp	r0, #0
 8018bdc:	f040 8085 	bne.w	8018cea <_scanf_i+0x1c2>
 8018be0:	f10b 0b01 	add.w	fp, fp, #1
 8018be4:	f1bb 0f03 	cmp.w	fp, #3
 8018be8:	d1cb      	bne.n	8018b82 <_scanf_i+0x5a>
 8018bea:	6863      	ldr	r3, [r4, #4]
 8018bec:	b90b      	cbnz	r3, 8018bf2 <_scanf_i+0xca>
 8018bee:	230a      	movs	r3, #10
 8018bf0:	6063      	str	r3, [r4, #4]
 8018bf2:	6863      	ldr	r3, [r4, #4]
 8018bf4:	4945      	ldr	r1, [pc, #276]	@ (8018d0c <_scanf_i+0x1e4>)
 8018bf6:	6960      	ldr	r0, [r4, #20]
 8018bf8:	1ac9      	subs	r1, r1, r3
 8018bfa:	f000 f935 	bl	8018e68 <__sccl>
 8018bfe:	f04f 0b00 	mov.w	fp, #0
 8018c02:	68a3      	ldr	r3, [r4, #8]
 8018c04:	6822      	ldr	r2, [r4, #0]
 8018c06:	2b00      	cmp	r3, #0
 8018c08:	d03d      	beq.n	8018c86 <_scanf_i+0x15e>
 8018c0a:	6831      	ldr	r1, [r6, #0]
 8018c0c:	6960      	ldr	r0, [r4, #20]
 8018c0e:	f891 c000 	ldrb.w	ip, [r1]
 8018c12:	f810 000c 	ldrb.w	r0, [r0, ip]
 8018c16:	2800      	cmp	r0, #0
 8018c18:	d035      	beq.n	8018c86 <_scanf_i+0x15e>
 8018c1a:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 8018c1e:	d124      	bne.n	8018c6a <_scanf_i+0x142>
 8018c20:	0510      	lsls	r0, r2, #20
 8018c22:	d522      	bpl.n	8018c6a <_scanf_i+0x142>
 8018c24:	f10b 0b01 	add.w	fp, fp, #1
 8018c28:	f1b9 0f00 	cmp.w	r9, #0
 8018c2c:	d003      	beq.n	8018c36 <_scanf_i+0x10e>
 8018c2e:	3301      	adds	r3, #1
 8018c30:	f109 39ff 	add.w	r9, r9, #4294967295
 8018c34:	60a3      	str	r3, [r4, #8]
 8018c36:	6873      	ldr	r3, [r6, #4]
 8018c38:	3b01      	subs	r3, #1
 8018c3a:	2b00      	cmp	r3, #0
 8018c3c:	6073      	str	r3, [r6, #4]
 8018c3e:	dd1b      	ble.n	8018c78 <_scanf_i+0x150>
 8018c40:	6833      	ldr	r3, [r6, #0]
 8018c42:	3301      	adds	r3, #1
 8018c44:	6033      	str	r3, [r6, #0]
 8018c46:	68a3      	ldr	r3, [r4, #8]
 8018c48:	3b01      	subs	r3, #1
 8018c4a:	60a3      	str	r3, [r4, #8]
 8018c4c:	e7d9      	b.n	8018c02 <_scanf_i+0xda>
 8018c4e:	f1bb 0f02 	cmp.w	fp, #2
 8018c52:	d1ae      	bne.n	8018bb2 <_scanf_i+0x8a>
 8018c54:	6822      	ldr	r2, [r4, #0]
 8018c56:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 8018c5a:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8018c5e:	d1c4      	bne.n	8018bea <_scanf_i+0xc2>
 8018c60:	2110      	movs	r1, #16
 8018c62:	6061      	str	r1, [r4, #4]
 8018c64:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8018c68:	e7a2      	b.n	8018bb0 <_scanf_i+0x88>
 8018c6a:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 8018c6e:	6022      	str	r2, [r4, #0]
 8018c70:	780b      	ldrb	r3, [r1, #0]
 8018c72:	f805 3b01 	strb.w	r3, [r5], #1
 8018c76:	e7de      	b.n	8018c36 <_scanf_i+0x10e>
 8018c78:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8018c7c:	4631      	mov	r1, r6
 8018c7e:	4650      	mov	r0, sl
 8018c80:	4798      	blx	r3
 8018c82:	2800      	cmp	r0, #0
 8018c84:	d0df      	beq.n	8018c46 <_scanf_i+0x11e>
 8018c86:	6823      	ldr	r3, [r4, #0]
 8018c88:	05d9      	lsls	r1, r3, #23
 8018c8a:	d50d      	bpl.n	8018ca8 <_scanf_i+0x180>
 8018c8c:	42bd      	cmp	r5, r7
 8018c8e:	d909      	bls.n	8018ca4 <_scanf_i+0x17c>
 8018c90:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8018c94:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8018c98:	4632      	mov	r2, r6
 8018c9a:	4650      	mov	r0, sl
 8018c9c:	4798      	blx	r3
 8018c9e:	f105 39ff 	add.w	r9, r5, #4294967295
 8018ca2:	464d      	mov	r5, r9
 8018ca4:	42bd      	cmp	r5, r7
 8018ca6:	d028      	beq.n	8018cfa <_scanf_i+0x1d2>
 8018ca8:	6822      	ldr	r2, [r4, #0]
 8018caa:	f012 0210 	ands.w	r2, r2, #16
 8018cae:	d113      	bne.n	8018cd8 <_scanf_i+0x1b0>
 8018cb0:	702a      	strb	r2, [r5, #0]
 8018cb2:	6863      	ldr	r3, [r4, #4]
 8018cb4:	9e01      	ldr	r6, [sp, #4]
 8018cb6:	4639      	mov	r1, r7
 8018cb8:	4650      	mov	r0, sl
 8018cba:	47b0      	blx	r6
 8018cbc:	f8d8 3000 	ldr.w	r3, [r8]
 8018cc0:	6821      	ldr	r1, [r4, #0]
 8018cc2:	1d1a      	adds	r2, r3, #4
 8018cc4:	f8c8 2000 	str.w	r2, [r8]
 8018cc8:	f011 0f20 	tst.w	r1, #32
 8018ccc:	681b      	ldr	r3, [r3, #0]
 8018cce:	d00f      	beq.n	8018cf0 <_scanf_i+0x1c8>
 8018cd0:	6018      	str	r0, [r3, #0]
 8018cd2:	68e3      	ldr	r3, [r4, #12]
 8018cd4:	3301      	adds	r3, #1
 8018cd6:	60e3      	str	r3, [r4, #12]
 8018cd8:	6923      	ldr	r3, [r4, #16]
 8018cda:	1bed      	subs	r5, r5, r7
 8018cdc:	445d      	add	r5, fp
 8018cde:	442b      	add	r3, r5
 8018ce0:	6123      	str	r3, [r4, #16]
 8018ce2:	2000      	movs	r0, #0
 8018ce4:	b007      	add	sp, #28
 8018ce6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018cea:	f04f 0b00 	mov.w	fp, #0
 8018cee:	e7ca      	b.n	8018c86 <_scanf_i+0x15e>
 8018cf0:	07ca      	lsls	r2, r1, #31
 8018cf2:	bf4c      	ite	mi
 8018cf4:	8018      	strhmi	r0, [r3, #0]
 8018cf6:	6018      	strpl	r0, [r3, #0]
 8018cf8:	e7eb      	b.n	8018cd2 <_scanf_i+0x1aa>
 8018cfa:	2001      	movs	r0, #1
 8018cfc:	e7f2      	b.n	8018ce4 <_scanf_i+0x1bc>
 8018cfe:	bf00      	nop
 8018d00:	0801ccfc 	.word	0x0801ccfc
 8018d04:	080191fd 	.word	0x080191fd
 8018d08:	080192dd 	.word	0x080192dd
 8018d0c:	0801ce1d 	.word	0x0801ce1d

08018d10 <__sflush_r>:
 8018d10:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8018d14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018d18:	0716      	lsls	r6, r2, #28
 8018d1a:	4605      	mov	r5, r0
 8018d1c:	460c      	mov	r4, r1
 8018d1e:	d454      	bmi.n	8018dca <__sflush_r+0xba>
 8018d20:	684b      	ldr	r3, [r1, #4]
 8018d22:	2b00      	cmp	r3, #0
 8018d24:	dc02      	bgt.n	8018d2c <__sflush_r+0x1c>
 8018d26:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8018d28:	2b00      	cmp	r3, #0
 8018d2a:	dd48      	ble.n	8018dbe <__sflush_r+0xae>
 8018d2c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8018d2e:	2e00      	cmp	r6, #0
 8018d30:	d045      	beq.n	8018dbe <__sflush_r+0xae>
 8018d32:	2300      	movs	r3, #0
 8018d34:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8018d38:	682f      	ldr	r7, [r5, #0]
 8018d3a:	6a21      	ldr	r1, [r4, #32]
 8018d3c:	602b      	str	r3, [r5, #0]
 8018d3e:	d030      	beq.n	8018da2 <__sflush_r+0x92>
 8018d40:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8018d42:	89a3      	ldrh	r3, [r4, #12]
 8018d44:	0759      	lsls	r1, r3, #29
 8018d46:	d505      	bpl.n	8018d54 <__sflush_r+0x44>
 8018d48:	6863      	ldr	r3, [r4, #4]
 8018d4a:	1ad2      	subs	r2, r2, r3
 8018d4c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8018d4e:	b10b      	cbz	r3, 8018d54 <__sflush_r+0x44>
 8018d50:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8018d52:	1ad2      	subs	r2, r2, r3
 8018d54:	2300      	movs	r3, #0
 8018d56:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8018d58:	6a21      	ldr	r1, [r4, #32]
 8018d5a:	4628      	mov	r0, r5
 8018d5c:	47b0      	blx	r6
 8018d5e:	1c43      	adds	r3, r0, #1
 8018d60:	89a3      	ldrh	r3, [r4, #12]
 8018d62:	d106      	bne.n	8018d72 <__sflush_r+0x62>
 8018d64:	6829      	ldr	r1, [r5, #0]
 8018d66:	291d      	cmp	r1, #29
 8018d68:	d82b      	bhi.n	8018dc2 <__sflush_r+0xb2>
 8018d6a:	4a2a      	ldr	r2, [pc, #168]	@ (8018e14 <__sflush_r+0x104>)
 8018d6c:	40ca      	lsrs	r2, r1
 8018d6e:	07d6      	lsls	r6, r2, #31
 8018d70:	d527      	bpl.n	8018dc2 <__sflush_r+0xb2>
 8018d72:	2200      	movs	r2, #0
 8018d74:	6062      	str	r2, [r4, #4]
 8018d76:	04d9      	lsls	r1, r3, #19
 8018d78:	6922      	ldr	r2, [r4, #16]
 8018d7a:	6022      	str	r2, [r4, #0]
 8018d7c:	d504      	bpl.n	8018d88 <__sflush_r+0x78>
 8018d7e:	1c42      	adds	r2, r0, #1
 8018d80:	d101      	bne.n	8018d86 <__sflush_r+0x76>
 8018d82:	682b      	ldr	r3, [r5, #0]
 8018d84:	b903      	cbnz	r3, 8018d88 <__sflush_r+0x78>
 8018d86:	6560      	str	r0, [r4, #84]	@ 0x54
 8018d88:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8018d8a:	602f      	str	r7, [r5, #0]
 8018d8c:	b1b9      	cbz	r1, 8018dbe <__sflush_r+0xae>
 8018d8e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8018d92:	4299      	cmp	r1, r3
 8018d94:	d002      	beq.n	8018d9c <__sflush_r+0x8c>
 8018d96:	4628      	mov	r0, r5
 8018d98:	f7ff f82c 	bl	8017df4 <_free_r>
 8018d9c:	2300      	movs	r3, #0
 8018d9e:	6363      	str	r3, [r4, #52]	@ 0x34
 8018da0:	e00d      	b.n	8018dbe <__sflush_r+0xae>
 8018da2:	2301      	movs	r3, #1
 8018da4:	4628      	mov	r0, r5
 8018da6:	47b0      	blx	r6
 8018da8:	4602      	mov	r2, r0
 8018daa:	1c50      	adds	r0, r2, #1
 8018dac:	d1c9      	bne.n	8018d42 <__sflush_r+0x32>
 8018dae:	682b      	ldr	r3, [r5, #0]
 8018db0:	2b00      	cmp	r3, #0
 8018db2:	d0c6      	beq.n	8018d42 <__sflush_r+0x32>
 8018db4:	2b1d      	cmp	r3, #29
 8018db6:	d001      	beq.n	8018dbc <__sflush_r+0xac>
 8018db8:	2b16      	cmp	r3, #22
 8018dba:	d11e      	bne.n	8018dfa <__sflush_r+0xea>
 8018dbc:	602f      	str	r7, [r5, #0]
 8018dbe:	2000      	movs	r0, #0
 8018dc0:	e022      	b.n	8018e08 <__sflush_r+0xf8>
 8018dc2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8018dc6:	b21b      	sxth	r3, r3
 8018dc8:	e01b      	b.n	8018e02 <__sflush_r+0xf2>
 8018dca:	690f      	ldr	r7, [r1, #16]
 8018dcc:	2f00      	cmp	r7, #0
 8018dce:	d0f6      	beq.n	8018dbe <__sflush_r+0xae>
 8018dd0:	0793      	lsls	r3, r2, #30
 8018dd2:	680e      	ldr	r6, [r1, #0]
 8018dd4:	bf08      	it	eq
 8018dd6:	694b      	ldreq	r3, [r1, #20]
 8018dd8:	600f      	str	r7, [r1, #0]
 8018dda:	bf18      	it	ne
 8018ddc:	2300      	movne	r3, #0
 8018dde:	eba6 0807 	sub.w	r8, r6, r7
 8018de2:	608b      	str	r3, [r1, #8]
 8018de4:	f1b8 0f00 	cmp.w	r8, #0
 8018de8:	dde9      	ble.n	8018dbe <__sflush_r+0xae>
 8018dea:	6a21      	ldr	r1, [r4, #32]
 8018dec:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8018dee:	4643      	mov	r3, r8
 8018df0:	463a      	mov	r2, r7
 8018df2:	4628      	mov	r0, r5
 8018df4:	47b0      	blx	r6
 8018df6:	2800      	cmp	r0, #0
 8018df8:	dc08      	bgt.n	8018e0c <__sflush_r+0xfc>
 8018dfa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8018dfe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8018e02:	81a3      	strh	r3, [r4, #12]
 8018e04:	f04f 30ff 	mov.w	r0, #4294967295
 8018e08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018e0c:	4407      	add	r7, r0
 8018e0e:	eba8 0800 	sub.w	r8, r8, r0
 8018e12:	e7e7      	b.n	8018de4 <__sflush_r+0xd4>
 8018e14:	20400001 	.word	0x20400001

08018e18 <_fflush_r>:
 8018e18:	b538      	push	{r3, r4, r5, lr}
 8018e1a:	690b      	ldr	r3, [r1, #16]
 8018e1c:	4605      	mov	r5, r0
 8018e1e:	460c      	mov	r4, r1
 8018e20:	b913      	cbnz	r3, 8018e28 <_fflush_r+0x10>
 8018e22:	2500      	movs	r5, #0
 8018e24:	4628      	mov	r0, r5
 8018e26:	bd38      	pop	{r3, r4, r5, pc}
 8018e28:	b118      	cbz	r0, 8018e32 <_fflush_r+0x1a>
 8018e2a:	6a03      	ldr	r3, [r0, #32]
 8018e2c:	b90b      	cbnz	r3, 8018e32 <_fflush_r+0x1a>
 8018e2e:	f7fe fdc3 	bl	80179b8 <__sinit>
 8018e32:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8018e36:	2b00      	cmp	r3, #0
 8018e38:	d0f3      	beq.n	8018e22 <_fflush_r+0xa>
 8018e3a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8018e3c:	07d0      	lsls	r0, r2, #31
 8018e3e:	d404      	bmi.n	8018e4a <_fflush_r+0x32>
 8018e40:	0599      	lsls	r1, r3, #22
 8018e42:	d402      	bmi.n	8018e4a <_fflush_r+0x32>
 8018e44:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8018e46:	f7fe ffc4 	bl	8017dd2 <__retarget_lock_acquire_recursive>
 8018e4a:	4628      	mov	r0, r5
 8018e4c:	4621      	mov	r1, r4
 8018e4e:	f7ff ff5f 	bl	8018d10 <__sflush_r>
 8018e52:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8018e54:	07da      	lsls	r2, r3, #31
 8018e56:	4605      	mov	r5, r0
 8018e58:	d4e4      	bmi.n	8018e24 <_fflush_r+0xc>
 8018e5a:	89a3      	ldrh	r3, [r4, #12]
 8018e5c:	059b      	lsls	r3, r3, #22
 8018e5e:	d4e1      	bmi.n	8018e24 <_fflush_r+0xc>
 8018e60:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8018e62:	f7fe ffb7 	bl	8017dd4 <__retarget_lock_release_recursive>
 8018e66:	e7dd      	b.n	8018e24 <_fflush_r+0xc>

08018e68 <__sccl>:
 8018e68:	b570      	push	{r4, r5, r6, lr}
 8018e6a:	780b      	ldrb	r3, [r1, #0]
 8018e6c:	4604      	mov	r4, r0
 8018e6e:	2b5e      	cmp	r3, #94	@ 0x5e
 8018e70:	bf0b      	itete	eq
 8018e72:	784b      	ldrbeq	r3, [r1, #1]
 8018e74:	1c4a      	addne	r2, r1, #1
 8018e76:	1c8a      	addeq	r2, r1, #2
 8018e78:	2100      	movne	r1, #0
 8018e7a:	bf08      	it	eq
 8018e7c:	2101      	moveq	r1, #1
 8018e7e:	3801      	subs	r0, #1
 8018e80:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 8018e84:	f800 1f01 	strb.w	r1, [r0, #1]!
 8018e88:	42a8      	cmp	r0, r5
 8018e8a:	d1fb      	bne.n	8018e84 <__sccl+0x1c>
 8018e8c:	b90b      	cbnz	r3, 8018e92 <__sccl+0x2a>
 8018e8e:	1e50      	subs	r0, r2, #1
 8018e90:	bd70      	pop	{r4, r5, r6, pc}
 8018e92:	f081 0101 	eor.w	r1, r1, #1
 8018e96:	54e1      	strb	r1, [r4, r3]
 8018e98:	4610      	mov	r0, r2
 8018e9a:	4602      	mov	r2, r0
 8018e9c:	f812 5b01 	ldrb.w	r5, [r2], #1
 8018ea0:	2d2d      	cmp	r5, #45	@ 0x2d
 8018ea2:	d005      	beq.n	8018eb0 <__sccl+0x48>
 8018ea4:	2d5d      	cmp	r5, #93	@ 0x5d
 8018ea6:	d016      	beq.n	8018ed6 <__sccl+0x6e>
 8018ea8:	2d00      	cmp	r5, #0
 8018eaa:	d0f1      	beq.n	8018e90 <__sccl+0x28>
 8018eac:	462b      	mov	r3, r5
 8018eae:	e7f2      	b.n	8018e96 <__sccl+0x2e>
 8018eb0:	7846      	ldrb	r6, [r0, #1]
 8018eb2:	2e5d      	cmp	r6, #93	@ 0x5d
 8018eb4:	d0fa      	beq.n	8018eac <__sccl+0x44>
 8018eb6:	42b3      	cmp	r3, r6
 8018eb8:	dcf8      	bgt.n	8018eac <__sccl+0x44>
 8018eba:	3002      	adds	r0, #2
 8018ebc:	461a      	mov	r2, r3
 8018ebe:	3201      	adds	r2, #1
 8018ec0:	4296      	cmp	r6, r2
 8018ec2:	54a1      	strb	r1, [r4, r2]
 8018ec4:	dcfb      	bgt.n	8018ebe <__sccl+0x56>
 8018ec6:	1af2      	subs	r2, r6, r3
 8018ec8:	3a01      	subs	r2, #1
 8018eca:	1c5d      	adds	r5, r3, #1
 8018ecc:	42b3      	cmp	r3, r6
 8018ece:	bfa8      	it	ge
 8018ed0:	2200      	movge	r2, #0
 8018ed2:	18ab      	adds	r3, r5, r2
 8018ed4:	e7e1      	b.n	8018e9a <__sccl+0x32>
 8018ed6:	4610      	mov	r0, r2
 8018ed8:	e7da      	b.n	8018e90 <__sccl+0x28>

08018eda <__submore>:
 8018eda:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018ede:	460c      	mov	r4, r1
 8018ee0:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8018ee2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8018ee6:	4299      	cmp	r1, r3
 8018ee8:	d11d      	bne.n	8018f26 <__submore+0x4c>
 8018eea:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8018eee:	f7fe fc4b 	bl	8017788 <_malloc_r>
 8018ef2:	b918      	cbnz	r0, 8018efc <__submore+0x22>
 8018ef4:	f04f 30ff 	mov.w	r0, #4294967295
 8018ef8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018efc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8018f00:	63a3      	str	r3, [r4, #56]	@ 0x38
 8018f02:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 8018f06:	6360      	str	r0, [r4, #52]	@ 0x34
 8018f08:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 8018f0c:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8018f10:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 8018f14:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8018f18:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 8018f1c:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 8018f20:	6020      	str	r0, [r4, #0]
 8018f22:	2000      	movs	r0, #0
 8018f24:	e7e8      	b.n	8018ef8 <__submore+0x1e>
 8018f26:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 8018f28:	0077      	lsls	r7, r6, #1
 8018f2a:	463a      	mov	r2, r7
 8018f2c:	f000 f8be 	bl	80190ac <_realloc_r>
 8018f30:	4605      	mov	r5, r0
 8018f32:	2800      	cmp	r0, #0
 8018f34:	d0de      	beq.n	8018ef4 <__submore+0x1a>
 8018f36:	eb00 0806 	add.w	r8, r0, r6
 8018f3a:	4601      	mov	r1, r0
 8018f3c:	4632      	mov	r2, r6
 8018f3e:	4640      	mov	r0, r8
 8018f40:	f7fe ff49 	bl	8017dd6 <memcpy>
 8018f44:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 8018f48:	f8c4 8000 	str.w	r8, [r4]
 8018f4c:	e7e9      	b.n	8018f22 <__submore+0x48>

08018f4e <__swbuf_r>:
 8018f4e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018f50:	460e      	mov	r6, r1
 8018f52:	4614      	mov	r4, r2
 8018f54:	4605      	mov	r5, r0
 8018f56:	b118      	cbz	r0, 8018f60 <__swbuf_r+0x12>
 8018f58:	6a03      	ldr	r3, [r0, #32]
 8018f5a:	b90b      	cbnz	r3, 8018f60 <__swbuf_r+0x12>
 8018f5c:	f7fe fd2c 	bl	80179b8 <__sinit>
 8018f60:	69a3      	ldr	r3, [r4, #24]
 8018f62:	60a3      	str	r3, [r4, #8]
 8018f64:	89a3      	ldrh	r3, [r4, #12]
 8018f66:	071a      	lsls	r2, r3, #28
 8018f68:	d501      	bpl.n	8018f6e <__swbuf_r+0x20>
 8018f6a:	6923      	ldr	r3, [r4, #16]
 8018f6c:	b943      	cbnz	r3, 8018f80 <__swbuf_r+0x32>
 8018f6e:	4621      	mov	r1, r4
 8018f70:	4628      	mov	r0, r5
 8018f72:	f000 f82b 	bl	8018fcc <__swsetup_r>
 8018f76:	b118      	cbz	r0, 8018f80 <__swbuf_r+0x32>
 8018f78:	f04f 37ff 	mov.w	r7, #4294967295
 8018f7c:	4638      	mov	r0, r7
 8018f7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018f80:	6823      	ldr	r3, [r4, #0]
 8018f82:	6922      	ldr	r2, [r4, #16]
 8018f84:	1a98      	subs	r0, r3, r2
 8018f86:	6963      	ldr	r3, [r4, #20]
 8018f88:	b2f6      	uxtb	r6, r6
 8018f8a:	4283      	cmp	r3, r0
 8018f8c:	4637      	mov	r7, r6
 8018f8e:	dc05      	bgt.n	8018f9c <__swbuf_r+0x4e>
 8018f90:	4621      	mov	r1, r4
 8018f92:	4628      	mov	r0, r5
 8018f94:	f7ff ff40 	bl	8018e18 <_fflush_r>
 8018f98:	2800      	cmp	r0, #0
 8018f9a:	d1ed      	bne.n	8018f78 <__swbuf_r+0x2a>
 8018f9c:	68a3      	ldr	r3, [r4, #8]
 8018f9e:	3b01      	subs	r3, #1
 8018fa0:	60a3      	str	r3, [r4, #8]
 8018fa2:	6823      	ldr	r3, [r4, #0]
 8018fa4:	1c5a      	adds	r2, r3, #1
 8018fa6:	6022      	str	r2, [r4, #0]
 8018fa8:	701e      	strb	r6, [r3, #0]
 8018faa:	6962      	ldr	r2, [r4, #20]
 8018fac:	1c43      	adds	r3, r0, #1
 8018fae:	429a      	cmp	r2, r3
 8018fb0:	d004      	beq.n	8018fbc <__swbuf_r+0x6e>
 8018fb2:	89a3      	ldrh	r3, [r4, #12]
 8018fb4:	07db      	lsls	r3, r3, #31
 8018fb6:	d5e1      	bpl.n	8018f7c <__swbuf_r+0x2e>
 8018fb8:	2e0a      	cmp	r6, #10
 8018fba:	d1df      	bne.n	8018f7c <__swbuf_r+0x2e>
 8018fbc:	4621      	mov	r1, r4
 8018fbe:	4628      	mov	r0, r5
 8018fc0:	f7ff ff2a 	bl	8018e18 <_fflush_r>
 8018fc4:	2800      	cmp	r0, #0
 8018fc6:	d0d9      	beq.n	8018f7c <__swbuf_r+0x2e>
 8018fc8:	e7d6      	b.n	8018f78 <__swbuf_r+0x2a>
	...

08018fcc <__swsetup_r>:
 8018fcc:	b538      	push	{r3, r4, r5, lr}
 8018fce:	4b29      	ldr	r3, [pc, #164]	@ (8019074 <__swsetup_r+0xa8>)
 8018fd0:	4605      	mov	r5, r0
 8018fd2:	6818      	ldr	r0, [r3, #0]
 8018fd4:	460c      	mov	r4, r1
 8018fd6:	b118      	cbz	r0, 8018fe0 <__swsetup_r+0x14>
 8018fd8:	6a03      	ldr	r3, [r0, #32]
 8018fda:	b90b      	cbnz	r3, 8018fe0 <__swsetup_r+0x14>
 8018fdc:	f7fe fcec 	bl	80179b8 <__sinit>
 8018fe0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8018fe4:	0719      	lsls	r1, r3, #28
 8018fe6:	d422      	bmi.n	801902e <__swsetup_r+0x62>
 8018fe8:	06da      	lsls	r2, r3, #27
 8018fea:	d407      	bmi.n	8018ffc <__swsetup_r+0x30>
 8018fec:	2209      	movs	r2, #9
 8018fee:	602a      	str	r2, [r5, #0]
 8018ff0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8018ff4:	81a3      	strh	r3, [r4, #12]
 8018ff6:	f04f 30ff 	mov.w	r0, #4294967295
 8018ffa:	e033      	b.n	8019064 <__swsetup_r+0x98>
 8018ffc:	0758      	lsls	r0, r3, #29
 8018ffe:	d512      	bpl.n	8019026 <__swsetup_r+0x5a>
 8019000:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8019002:	b141      	cbz	r1, 8019016 <__swsetup_r+0x4a>
 8019004:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8019008:	4299      	cmp	r1, r3
 801900a:	d002      	beq.n	8019012 <__swsetup_r+0x46>
 801900c:	4628      	mov	r0, r5
 801900e:	f7fe fef1 	bl	8017df4 <_free_r>
 8019012:	2300      	movs	r3, #0
 8019014:	6363      	str	r3, [r4, #52]	@ 0x34
 8019016:	89a3      	ldrh	r3, [r4, #12]
 8019018:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801901c:	81a3      	strh	r3, [r4, #12]
 801901e:	2300      	movs	r3, #0
 8019020:	6063      	str	r3, [r4, #4]
 8019022:	6923      	ldr	r3, [r4, #16]
 8019024:	6023      	str	r3, [r4, #0]
 8019026:	89a3      	ldrh	r3, [r4, #12]
 8019028:	f043 0308 	orr.w	r3, r3, #8
 801902c:	81a3      	strh	r3, [r4, #12]
 801902e:	6923      	ldr	r3, [r4, #16]
 8019030:	b94b      	cbnz	r3, 8019046 <__swsetup_r+0x7a>
 8019032:	89a3      	ldrh	r3, [r4, #12]
 8019034:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8019038:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801903c:	d003      	beq.n	8019046 <__swsetup_r+0x7a>
 801903e:	4621      	mov	r1, r4
 8019040:	4628      	mov	r0, r5
 8019042:	f000 f973 	bl	801932c <__smakebuf_r>
 8019046:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801904a:	f013 0201 	ands.w	r2, r3, #1
 801904e:	d00a      	beq.n	8019066 <__swsetup_r+0x9a>
 8019050:	2200      	movs	r2, #0
 8019052:	60a2      	str	r2, [r4, #8]
 8019054:	6962      	ldr	r2, [r4, #20]
 8019056:	4252      	negs	r2, r2
 8019058:	61a2      	str	r2, [r4, #24]
 801905a:	6922      	ldr	r2, [r4, #16]
 801905c:	b942      	cbnz	r2, 8019070 <__swsetup_r+0xa4>
 801905e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8019062:	d1c5      	bne.n	8018ff0 <__swsetup_r+0x24>
 8019064:	bd38      	pop	{r3, r4, r5, pc}
 8019066:	0799      	lsls	r1, r3, #30
 8019068:	bf58      	it	pl
 801906a:	6962      	ldrpl	r2, [r4, #20]
 801906c:	60a2      	str	r2, [r4, #8]
 801906e:	e7f4      	b.n	801905a <__swsetup_r+0x8e>
 8019070:	2000      	movs	r0, #0
 8019072:	e7f7      	b.n	8019064 <__swsetup_r+0x98>
 8019074:	20000084 	.word	0x20000084

08019078 <memmove>:
 8019078:	4288      	cmp	r0, r1
 801907a:	b510      	push	{r4, lr}
 801907c:	eb01 0402 	add.w	r4, r1, r2
 8019080:	d902      	bls.n	8019088 <memmove+0x10>
 8019082:	4284      	cmp	r4, r0
 8019084:	4623      	mov	r3, r4
 8019086:	d807      	bhi.n	8019098 <memmove+0x20>
 8019088:	1e43      	subs	r3, r0, #1
 801908a:	42a1      	cmp	r1, r4
 801908c:	d008      	beq.n	80190a0 <memmove+0x28>
 801908e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8019092:	f803 2f01 	strb.w	r2, [r3, #1]!
 8019096:	e7f8      	b.n	801908a <memmove+0x12>
 8019098:	4402      	add	r2, r0
 801909a:	4601      	mov	r1, r0
 801909c:	428a      	cmp	r2, r1
 801909e:	d100      	bne.n	80190a2 <memmove+0x2a>
 80190a0:	bd10      	pop	{r4, pc}
 80190a2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80190a6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80190aa:	e7f7      	b.n	801909c <memmove+0x24>

080190ac <_realloc_r>:
 80190ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80190b0:	4607      	mov	r7, r0
 80190b2:	4614      	mov	r4, r2
 80190b4:	460d      	mov	r5, r1
 80190b6:	b921      	cbnz	r1, 80190c2 <_realloc_r+0x16>
 80190b8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80190bc:	4611      	mov	r1, r2
 80190be:	f7fe bb63 	b.w	8017788 <_malloc_r>
 80190c2:	b92a      	cbnz	r2, 80190d0 <_realloc_r+0x24>
 80190c4:	f7fe fe96 	bl	8017df4 <_free_r>
 80190c8:	4625      	mov	r5, r4
 80190ca:	4628      	mov	r0, r5
 80190cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80190d0:	f000 f98a 	bl	80193e8 <_malloc_usable_size_r>
 80190d4:	4284      	cmp	r4, r0
 80190d6:	4606      	mov	r6, r0
 80190d8:	d802      	bhi.n	80190e0 <_realloc_r+0x34>
 80190da:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80190de:	d8f4      	bhi.n	80190ca <_realloc_r+0x1e>
 80190e0:	4621      	mov	r1, r4
 80190e2:	4638      	mov	r0, r7
 80190e4:	f7fe fb50 	bl	8017788 <_malloc_r>
 80190e8:	4680      	mov	r8, r0
 80190ea:	b908      	cbnz	r0, 80190f0 <_realloc_r+0x44>
 80190ec:	4645      	mov	r5, r8
 80190ee:	e7ec      	b.n	80190ca <_realloc_r+0x1e>
 80190f0:	42b4      	cmp	r4, r6
 80190f2:	4622      	mov	r2, r4
 80190f4:	4629      	mov	r1, r5
 80190f6:	bf28      	it	cs
 80190f8:	4632      	movcs	r2, r6
 80190fa:	f7fe fe6c 	bl	8017dd6 <memcpy>
 80190fe:	4629      	mov	r1, r5
 8019100:	4638      	mov	r0, r7
 8019102:	f7fe fe77 	bl	8017df4 <_free_r>
 8019106:	e7f1      	b.n	80190ec <_realloc_r+0x40>

08019108 <_strtol_l.isra.0>:
 8019108:	2b24      	cmp	r3, #36	@ 0x24
 801910a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801910e:	4686      	mov	lr, r0
 8019110:	4690      	mov	r8, r2
 8019112:	d801      	bhi.n	8019118 <_strtol_l.isra.0+0x10>
 8019114:	2b01      	cmp	r3, #1
 8019116:	d106      	bne.n	8019126 <_strtol_l.isra.0+0x1e>
 8019118:	f7fe fe30 	bl	8017d7c <__errno>
 801911c:	2316      	movs	r3, #22
 801911e:	6003      	str	r3, [r0, #0]
 8019120:	2000      	movs	r0, #0
 8019122:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019126:	4834      	ldr	r0, [pc, #208]	@ (80191f8 <_strtol_l.isra.0+0xf0>)
 8019128:	460d      	mov	r5, r1
 801912a:	462a      	mov	r2, r5
 801912c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8019130:	5d06      	ldrb	r6, [r0, r4]
 8019132:	f016 0608 	ands.w	r6, r6, #8
 8019136:	d1f8      	bne.n	801912a <_strtol_l.isra.0+0x22>
 8019138:	2c2d      	cmp	r4, #45	@ 0x2d
 801913a:	d110      	bne.n	801915e <_strtol_l.isra.0+0x56>
 801913c:	782c      	ldrb	r4, [r5, #0]
 801913e:	2601      	movs	r6, #1
 8019140:	1c95      	adds	r5, r2, #2
 8019142:	f033 0210 	bics.w	r2, r3, #16
 8019146:	d115      	bne.n	8019174 <_strtol_l.isra.0+0x6c>
 8019148:	2c30      	cmp	r4, #48	@ 0x30
 801914a:	d10d      	bne.n	8019168 <_strtol_l.isra.0+0x60>
 801914c:	782a      	ldrb	r2, [r5, #0]
 801914e:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8019152:	2a58      	cmp	r2, #88	@ 0x58
 8019154:	d108      	bne.n	8019168 <_strtol_l.isra.0+0x60>
 8019156:	786c      	ldrb	r4, [r5, #1]
 8019158:	3502      	adds	r5, #2
 801915a:	2310      	movs	r3, #16
 801915c:	e00a      	b.n	8019174 <_strtol_l.isra.0+0x6c>
 801915e:	2c2b      	cmp	r4, #43	@ 0x2b
 8019160:	bf04      	itt	eq
 8019162:	782c      	ldrbeq	r4, [r5, #0]
 8019164:	1c95      	addeq	r5, r2, #2
 8019166:	e7ec      	b.n	8019142 <_strtol_l.isra.0+0x3a>
 8019168:	2b00      	cmp	r3, #0
 801916a:	d1f6      	bne.n	801915a <_strtol_l.isra.0+0x52>
 801916c:	2c30      	cmp	r4, #48	@ 0x30
 801916e:	bf14      	ite	ne
 8019170:	230a      	movne	r3, #10
 8019172:	2308      	moveq	r3, #8
 8019174:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8019178:	f10c 3cff 	add.w	ip, ip, #4294967295
 801917c:	2200      	movs	r2, #0
 801917e:	fbbc f9f3 	udiv	r9, ip, r3
 8019182:	4610      	mov	r0, r2
 8019184:	fb03 ca19 	mls	sl, r3, r9, ip
 8019188:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 801918c:	2f09      	cmp	r7, #9
 801918e:	d80f      	bhi.n	80191b0 <_strtol_l.isra.0+0xa8>
 8019190:	463c      	mov	r4, r7
 8019192:	42a3      	cmp	r3, r4
 8019194:	dd1b      	ble.n	80191ce <_strtol_l.isra.0+0xc6>
 8019196:	1c57      	adds	r7, r2, #1
 8019198:	d007      	beq.n	80191aa <_strtol_l.isra.0+0xa2>
 801919a:	4581      	cmp	r9, r0
 801919c:	d314      	bcc.n	80191c8 <_strtol_l.isra.0+0xc0>
 801919e:	d101      	bne.n	80191a4 <_strtol_l.isra.0+0x9c>
 80191a0:	45a2      	cmp	sl, r4
 80191a2:	db11      	blt.n	80191c8 <_strtol_l.isra.0+0xc0>
 80191a4:	fb00 4003 	mla	r0, r0, r3, r4
 80191a8:	2201      	movs	r2, #1
 80191aa:	f815 4b01 	ldrb.w	r4, [r5], #1
 80191ae:	e7eb      	b.n	8019188 <_strtol_l.isra.0+0x80>
 80191b0:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80191b4:	2f19      	cmp	r7, #25
 80191b6:	d801      	bhi.n	80191bc <_strtol_l.isra.0+0xb4>
 80191b8:	3c37      	subs	r4, #55	@ 0x37
 80191ba:	e7ea      	b.n	8019192 <_strtol_l.isra.0+0x8a>
 80191bc:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80191c0:	2f19      	cmp	r7, #25
 80191c2:	d804      	bhi.n	80191ce <_strtol_l.isra.0+0xc6>
 80191c4:	3c57      	subs	r4, #87	@ 0x57
 80191c6:	e7e4      	b.n	8019192 <_strtol_l.isra.0+0x8a>
 80191c8:	f04f 32ff 	mov.w	r2, #4294967295
 80191cc:	e7ed      	b.n	80191aa <_strtol_l.isra.0+0xa2>
 80191ce:	1c53      	adds	r3, r2, #1
 80191d0:	d108      	bne.n	80191e4 <_strtol_l.isra.0+0xdc>
 80191d2:	2322      	movs	r3, #34	@ 0x22
 80191d4:	f8ce 3000 	str.w	r3, [lr]
 80191d8:	4660      	mov	r0, ip
 80191da:	f1b8 0f00 	cmp.w	r8, #0
 80191de:	d0a0      	beq.n	8019122 <_strtol_l.isra.0+0x1a>
 80191e0:	1e69      	subs	r1, r5, #1
 80191e2:	e006      	b.n	80191f2 <_strtol_l.isra.0+0xea>
 80191e4:	b106      	cbz	r6, 80191e8 <_strtol_l.isra.0+0xe0>
 80191e6:	4240      	negs	r0, r0
 80191e8:	f1b8 0f00 	cmp.w	r8, #0
 80191ec:	d099      	beq.n	8019122 <_strtol_l.isra.0+0x1a>
 80191ee:	2a00      	cmp	r2, #0
 80191f0:	d1f6      	bne.n	80191e0 <_strtol_l.isra.0+0xd8>
 80191f2:	f8c8 1000 	str.w	r1, [r8]
 80191f6:	e794      	b.n	8019122 <_strtol_l.isra.0+0x1a>
 80191f8:	0801ce29 	.word	0x0801ce29

080191fc <_strtol_r>:
 80191fc:	f7ff bf84 	b.w	8019108 <_strtol_l.isra.0>

08019200 <_strtoul_l.isra.0>:
 8019200:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8019204:	4e34      	ldr	r6, [pc, #208]	@ (80192d8 <_strtoul_l.isra.0+0xd8>)
 8019206:	4686      	mov	lr, r0
 8019208:	460d      	mov	r5, r1
 801920a:	4628      	mov	r0, r5
 801920c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8019210:	5d37      	ldrb	r7, [r6, r4]
 8019212:	f017 0708 	ands.w	r7, r7, #8
 8019216:	d1f8      	bne.n	801920a <_strtoul_l.isra.0+0xa>
 8019218:	2c2d      	cmp	r4, #45	@ 0x2d
 801921a:	d110      	bne.n	801923e <_strtoul_l.isra.0+0x3e>
 801921c:	782c      	ldrb	r4, [r5, #0]
 801921e:	2701      	movs	r7, #1
 8019220:	1c85      	adds	r5, r0, #2
 8019222:	f033 0010 	bics.w	r0, r3, #16
 8019226:	d115      	bne.n	8019254 <_strtoul_l.isra.0+0x54>
 8019228:	2c30      	cmp	r4, #48	@ 0x30
 801922a:	d10d      	bne.n	8019248 <_strtoul_l.isra.0+0x48>
 801922c:	7828      	ldrb	r0, [r5, #0]
 801922e:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 8019232:	2858      	cmp	r0, #88	@ 0x58
 8019234:	d108      	bne.n	8019248 <_strtoul_l.isra.0+0x48>
 8019236:	786c      	ldrb	r4, [r5, #1]
 8019238:	3502      	adds	r5, #2
 801923a:	2310      	movs	r3, #16
 801923c:	e00a      	b.n	8019254 <_strtoul_l.isra.0+0x54>
 801923e:	2c2b      	cmp	r4, #43	@ 0x2b
 8019240:	bf04      	itt	eq
 8019242:	782c      	ldrbeq	r4, [r5, #0]
 8019244:	1c85      	addeq	r5, r0, #2
 8019246:	e7ec      	b.n	8019222 <_strtoul_l.isra.0+0x22>
 8019248:	2b00      	cmp	r3, #0
 801924a:	d1f6      	bne.n	801923a <_strtoul_l.isra.0+0x3a>
 801924c:	2c30      	cmp	r4, #48	@ 0x30
 801924e:	bf14      	ite	ne
 8019250:	230a      	movne	r3, #10
 8019252:	2308      	moveq	r3, #8
 8019254:	f04f 38ff 	mov.w	r8, #4294967295
 8019258:	2600      	movs	r6, #0
 801925a:	fbb8 f8f3 	udiv	r8, r8, r3
 801925e:	fb03 f908 	mul.w	r9, r3, r8
 8019262:	ea6f 0909 	mvn.w	r9, r9
 8019266:	4630      	mov	r0, r6
 8019268:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 801926c:	f1bc 0f09 	cmp.w	ip, #9
 8019270:	d810      	bhi.n	8019294 <_strtoul_l.isra.0+0x94>
 8019272:	4664      	mov	r4, ip
 8019274:	42a3      	cmp	r3, r4
 8019276:	dd1e      	ble.n	80192b6 <_strtoul_l.isra.0+0xb6>
 8019278:	f1b6 3fff 	cmp.w	r6, #4294967295
 801927c:	d007      	beq.n	801928e <_strtoul_l.isra.0+0x8e>
 801927e:	4580      	cmp	r8, r0
 8019280:	d316      	bcc.n	80192b0 <_strtoul_l.isra.0+0xb0>
 8019282:	d101      	bne.n	8019288 <_strtoul_l.isra.0+0x88>
 8019284:	45a1      	cmp	r9, r4
 8019286:	db13      	blt.n	80192b0 <_strtoul_l.isra.0+0xb0>
 8019288:	fb00 4003 	mla	r0, r0, r3, r4
 801928c:	2601      	movs	r6, #1
 801928e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8019292:	e7e9      	b.n	8019268 <_strtoul_l.isra.0+0x68>
 8019294:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8019298:	f1bc 0f19 	cmp.w	ip, #25
 801929c:	d801      	bhi.n	80192a2 <_strtoul_l.isra.0+0xa2>
 801929e:	3c37      	subs	r4, #55	@ 0x37
 80192a0:	e7e8      	b.n	8019274 <_strtoul_l.isra.0+0x74>
 80192a2:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 80192a6:	f1bc 0f19 	cmp.w	ip, #25
 80192aa:	d804      	bhi.n	80192b6 <_strtoul_l.isra.0+0xb6>
 80192ac:	3c57      	subs	r4, #87	@ 0x57
 80192ae:	e7e1      	b.n	8019274 <_strtoul_l.isra.0+0x74>
 80192b0:	f04f 36ff 	mov.w	r6, #4294967295
 80192b4:	e7eb      	b.n	801928e <_strtoul_l.isra.0+0x8e>
 80192b6:	1c73      	adds	r3, r6, #1
 80192b8:	d106      	bne.n	80192c8 <_strtoul_l.isra.0+0xc8>
 80192ba:	2322      	movs	r3, #34	@ 0x22
 80192bc:	f8ce 3000 	str.w	r3, [lr]
 80192c0:	4630      	mov	r0, r6
 80192c2:	b932      	cbnz	r2, 80192d2 <_strtoul_l.isra.0+0xd2>
 80192c4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80192c8:	b107      	cbz	r7, 80192cc <_strtoul_l.isra.0+0xcc>
 80192ca:	4240      	negs	r0, r0
 80192cc:	2a00      	cmp	r2, #0
 80192ce:	d0f9      	beq.n	80192c4 <_strtoul_l.isra.0+0xc4>
 80192d0:	b106      	cbz	r6, 80192d4 <_strtoul_l.isra.0+0xd4>
 80192d2:	1e69      	subs	r1, r5, #1
 80192d4:	6011      	str	r1, [r2, #0]
 80192d6:	e7f5      	b.n	80192c4 <_strtoul_l.isra.0+0xc4>
 80192d8:	0801ce29 	.word	0x0801ce29

080192dc <_strtoul_r>:
 80192dc:	f7ff bf90 	b.w	8019200 <_strtoul_l.isra.0>

080192e0 <__swhatbuf_r>:
 80192e0:	b570      	push	{r4, r5, r6, lr}
 80192e2:	460c      	mov	r4, r1
 80192e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80192e8:	2900      	cmp	r1, #0
 80192ea:	b096      	sub	sp, #88	@ 0x58
 80192ec:	4615      	mov	r5, r2
 80192ee:	461e      	mov	r6, r3
 80192f0:	da0d      	bge.n	801930e <__swhatbuf_r+0x2e>
 80192f2:	89a3      	ldrh	r3, [r4, #12]
 80192f4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80192f8:	f04f 0100 	mov.w	r1, #0
 80192fc:	bf14      	ite	ne
 80192fe:	2340      	movne	r3, #64	@ 0x40
 8019300:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8019304:	2000      	movs	r0, #0
 8019306:	6031      	str	r1, [r6, #0]
 8019308:	602b      	str	r3, [r5, #0]
 801930a:	b016      	add	sp, #88	@ 0x58
 801930c:	bd70      	pop	{r4, r5, r6, pc}
 801930e:	466a      	mov	r2, sp
 8019310:	f000 f848 	bl	80193a4 <_fstat_r>
 8019314:	2800      	cmp	r0, #0
 8019316:	dbec      	blt.n	80192f2 <__swhatbuf_r+0x12>
 8019318:	9901      	ldr	r1, [sp, #4]
 801931a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801931e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8019322:	4259      	negs	r1, r3
 8019324:	4159      	adcs	r1, r3
 8019326:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801932a:	e7eb      	b.n	8019304 <__swhatbuf_r+0x24>

0801932c <__smakebuf_r>:
 801932c:	898b      	ldrh	r3, [r1, #12]
 801932e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8019330:	079d      	lsls	r5, r3, #30
 8019332:	4606      	mov	r6, r0
 8019334:	460c      	mov	r4, r1
 8019336:	d507      	bpl.n	8019348 <__smakebuf_r+0x1c>
 8019338:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801933c:	6023      	str	r3, [r4, #0]
 801933e:	6123      	str	r3, [r4, #16]
 8019340:	2301      	movs	r3, #1
 8019342:	6163      	str	r3, [r4, #20]
 8019344:	b003      	add	sp, #12
 8019346:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8019348:	ab01      	add	r3, sp, #4
 801934a:	466a      	mov	r2, sp
 801934c:	f7ff ffc8 	bl	80192e0 <__swhatbuf_r>
 8019350:	9f00      	ldr	r7, [sp, #0]
 8019352:	4605      	mov	r5, r0
 8019354:	4639      	mov	r1, r7
 8019356:	4630      	mov	r0, r6
 8019358:	f7fe fa16 	bl	8017788 <_malloc_r>
 801935c:	b948      	cbnz	r0, 8019372 <__smakebuf_r+0x46>
 801935e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8019362:	059a      	lsls	r2, r3, #22
 8019364:	d4ee      	bmi.n	8019344 <__smakebuf_r+0x18>
 8019366:	f023 0303 	bic.w	r3, r3, #3
 801936a:	f043 0302 	orr.w	r3, r3, #2
 801936e:	81a3      	strh	r3, [r4, #12]
 8019370:	e7e2      	b.n	8019338 <__smakebuf_r+0xc>
 8019372:	89a3      	ldrh	r3, [r4, #12]
 8019374:	6020      	str	r0, [r4, #0]
 8019376:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801937a:	81a3      	strh	r3, [r4, #12]
 801937c:	9b01      	ldr	r3, [sp, #4]
 801937e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8019382:	b15b      	cbz	r3, 801939c <__smakebuf_r+0x70>
 8019384:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8019388:	4630      	mov	r0, r6
 801938a:	f000 f81d 	bl	80193c8 <_isatty_r>
 801938e:	b128      	cbz	r0, 801939c <__smakebuf_r+0x70>
 8019390:	89a3      	ldrh	r3, [r4, #12]
 8019392:	f023 0303 	bic.w	r3, r3, #3
 8019396:	f043 0301 	orr.w	r3, r3, #1
 801939a:	81a3      	strh	r3, [r4, #12]
 801939c:	89a3      	ldrh	r3, [r4, #12]
 801939e:	431d      	orrs	r5, r3
 80193a0:	81a5      	strh	r5, [r4, #12]
 80193a2:	e7cf      	b.n	8019344 <__smakebuf_r+0x18>

080193a4 <_fstat_r>:
 80193a4:	b538      	push	{r3, r4, r5, lr}
 80193a6:	4d07      	ldr	r5, [pc, #28]	@ (80193c4 <_fstat_r+0x20>)
 80193a8:	2300      	movs	r3, #0
 80193aa:	4604      	mov	r4, r0
 80193ac:	4608      	mov	r0, r1
 80193ae:	4611      	mov	r1, r2
 80193b0:	602b      	str	r3, [r5, #0]
 80193b2:	f7ec f892 	bl	80054da <_fstat>
 80193b6:	1c43      	adds	r3, r0, #1
 80193b8:	d102      	bne.n	80193c0 <_fstat_r+0x1c>
 80193ba:	682b      	ldr	r3, [r5, #0]
 80193bc:	b103      	cbz	r3, 80193c0 <_fstat_r+0x1c>
 80193be:	6023      	str	r3, [r4, #0]
 80193c0:	bd38      	pop	{r3, r4, r5, pc}
 80193c2:	bf00      	nop
 80193c4:	200122c8 	.word	0x200122c8

080193c8 <_isatty_r>:
 80193c8:	b538      	push	{r3, r4, r5, lr}
 80193ca:	4d06      	ldr	r5, [pc, #24]	@ (80193e4 <_isatty_r+0x1c>)
 80193cc:	2300      	movs	r3, #0
 80193ce:	4604      	mov	r4, r0
 80193d0:	4608      	mov	r0, r1
 80193d2:	602b      	str	r3, [r5, #0]
 80193d4:	f7ec f891 	bl	80054fa <_isatty>
 80193d8:	1c43      	adds	r3, r0, #1
 80193da:	d102      	bne.n	80193e2 <_isatty_r+0x1a>
 80193dc:	682b      	ldr	r3, [r5, #0]
 80193de:	b103      	cbz	r3, 80193e2 <_isatty_r+0x1a>
 80193e0:	6023      	str	r3, [r4, #0]
 80193e2:	bd38      	pop	{r3, r4, r5, pc}
 80193e4:	200122c8 	.word	0x200122c8

080193e8 <_malloc_usable_size_r>:
 80193e8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80193ec:	1f18      	subs	r0, r3, #4
 80193ee:	2b00      	cmp	r3, #0
 80193f0:	bfbc      	itt	lt
 80193f2:	580b      	ldrlt	r3, [r1, r0]
 80193f4:	18c0      	addlt	r0, r0, r3
 80193f6:	4770      	bx	lr

080193f8 <_init>:
 80193f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80193fa:	bf00      	nop
 80193fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80193fe:	bc08      	pop	{r3}
 8019400:	469e      	mov	lr, r3
 8019402:	4770      	bx	lr

08019404 <_fini>:
 8019404:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019406:	bf00      	nop
 8019408:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801940a:	bc08      	pop	{r3}
 801940c:	469e      	mov	lr, r3
 801940e:	4770      	bx	lr
