[ERROR]: during executing: "yosys -c /openlane/scripts/yosys/synth.tcl -l /home/crab/windows/ASIC/ExperiarSoC/openlane/ExperiarCore/runs/ExperiarCore/logs/synthesis/1-synthesis.log |& tee /dev/null"
[ERROR]: Exit code: 1
[ERROR]: Last 10 lines:
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /home/crab/windows/ASIC/ExperiarSoC/openlane/ExperiarCore/../../verilog/rtl/ExperiarCore/ExperiarCore_top.v
Parsing SystemVerilog input from `/home/crab/windows/ASIC/ExperiarSoC/openlane/ExperiarCore/../../verilog/rtl/ExperiarCore/ExperiarCore_top.v' to AST representation.
Generating RTLIL representation for module `\ExperiarCore'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /home/crab/windows/ASIC/ExperiarSoC/openlane/ExperiarCore/../../verilog/rtl/ExperiarCore/RV32ICore.v
/home/crab/windows/ASIC/ExperiarSoC/openlane/ExperiarCore/../../verilog/rtl/ExperiarCore/RV32ICore.v:49: ERROR: syntax error, unexpected '='
child process exited abnormally

[ERROR]: Flow failed.
openlane/ExperiarCore\runs\ExperiarCore\logs\synthesis\1-synthesis.log[40]: /home/crab/windows/ASIC/ExperiarSoC/openlane/ExperiarCore/../../verilog/rtl/ExperiarCore/RV32ICore.v:49: ERROR: syntax error, unexpected '='
