#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1cb5c40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1cb5dd0 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x1cadd40 .functor NOT 1, L_0x1ce6d10, C4<0>, C4<0>, C4<0>;
L_0x1ce6600 .functor XOR 1, L_0x1ce69b0, L_0x1ce6a70, C4<0>, C4<0>;
L_0x1ce6c00 .functor XOR 1, L_0x1ce6600, L_0x1ce6b60, C4<0>, C4<0>;
v0x1ce3f00_0 .net *"_ivl_10", 0 0, L_0x1ce6b60;  1 drivers
v0x1ce4000_0 .net *"_ivl_12", 0 0, L_0x1ce6c00;  1 drivers
v0x1ce40e0_0 .net *"_ivl_2", 0 0, L_0x1ce6910;  1 drivers
v0x1ce41a0_0 .net *"_ivl_4", 0 0, L_0x1ce69b0;  1 drivers
v0x1ce4280_0 .net *"_ivl_6", 0 0, L_0x1ce6a70;  1 drivers
v0x1ce43b0_0 .net *"_ivl_8", 0 0, L_0x1ce6600;  1 drivers
v0x1ce4490_0 .net "a", 0 0, v0x1ce22b0_0;  1 drivers
v0x1ce4530_0 .net "b", 0 0, v0x1ce2350_0;  1 drivers
v0x1ce45d0_0 .net "c", 0 0, v0x1ce23f0_0;  1 drivers
v0x1ce4670_0 .var "clk", 0 0;
v0x1ce4710_0 .net "d", 0 0, v0x1ce2560_0;  1 drivers
v0x1ce47b0_0 .net "out_dut", 0 0, L_0x1ce6730;  1 drivers
v0x1ce4850_0 .net "out_ref", 0 0, L_0x1ce5820;  1 drivers
v0x1ce48f0_0 .var/2u "stats1", 159 0;
v0x1ce4990_0 .var/2u "strobe", 0 0;
v0x1ce4a30_0 .net "tb_match", 0 0, L_0x1ce6d10;  1 drivers
v0x1ce4af0_0 .net "tb_mismatch", 0 0, L_0x1cadd40;  1 drivers
v0x1ce4cc0_0 .net "wavedrom_enable", 0 0, v0x1ce2650_0;  1 drivers
v0x1ce4d60_0 .net "wavedrom_title", 511 0, v0x1ce26f0_0;  1 drivers
L_0x1ce6910 .concat [ 1 0 0 0], L_0x1ce5820;
L_0x1ce69b0 .concat [ 1 0 0 0], L_0x1ce5820;
L_0x1ce6a70 .concat [ 1 0 0 0], L_0x1ce6730;
L_0x1ce6b60 .concat [ 1 0 0 0], L_0x1ce5820;
L_0x1ce6d10 .cmp/eeq 1, L_0x1ce6910, L_0x1ce6c00;
S_0x1cb5f60 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x1cb5dd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1cb66e0 .functor NOT 1, v0x1ce23f0_0, C4<0>, C4<0>, C4<0>;
L_0x1cae600 .functor NOT 1, v0x1ce2350_0, C4<0>, C4<0>, C4<0>;
L_0x1ce4f70 .functor AND 1, L_0x1cb66e0, L_0x1cae600, C4<1>, C4<1>;
L_0x1ce5010 .functor NOT 1, v0x1ce2560_0, C4<0>, C4<0>, C4<0>;
L_0x1ce5140 .functor NOT 1, v0x1ce22b0_0, C4<0>, C4<0>, C4<0>;
L_0x1ce5240 .functor AND 1, L_0x1ce5010, L_0x1ce5140, C4<1>, C4<1>;
L_0x1ce5320 .functor OR 1, L_0x1ce4f70, L_0x1ce5240, C4<0>, C4<0>;
L_0x1ce53e0 .functor AND 1, v0x1ce22b0_0, v0x1ce23f0_0, C4<1>, C4<1>;
L_0x1ce54a0 .functor AND 1, L_0x1ce53e0, v0x1ce2560_0, C4<1>, C4<1>;
L_0x1ce5560 .functor OR 1, L_0x1ce5320, L_0x1ce54a0, C4<0>, C4<0>;
L_0x1ce56d0 .functor AND 1, v0x1ce2350_0, v0x1ce23f0_0, C4<1>, C4<1>;
L_0x1ce5740 .functor AND 1, L_0x1ce56d0, v0x1ce2560_0, C4<1>, C4<1>;
L_0x1ce5820 .functor OR 1, L_0x1ce5560, L_0x1ce5740, C4<0>, C4<0>;
v0x1cadfb0_0 .net *"_ivl_0", 0 0, L_0x1cb66e0;  1 drivers
v0x1cae050_0 .net *"_ivl_10", 0 0, L_0x1ce5240;  1 drivers
v0x1ce0aa0_0 .net *"_ivl_12", 0 0, L_0x1ce5320;  1 drivers
v0x1ce0b60_0 .net *"_ivl_14", 0 0, L_0x1ce53e0;  1 drivers
v0x1ce0c40_0 .net *"_ivl_16", 0 0, L_0x1ce54a0;  1 drivers
v0x1ce0d70_0 .net *"_ivl_18", 0 0, L_0x1ce5560;  1 drivers
v0x1ce0e50_0 .net *"_ivl_2", 0 0, L_0x1cae600;  1 drivers
v0x1ce0f30_0 .net *"_ivl_20", 0 0, L_0x1ce56d0;  1 drivers
v0x1ce1010_0 .net *"_ivl_22", 0 0, L_0x1ce5740;  1 drivers
v0x1ce10f0_0 .net *"_ivl_4", 0 0, L_0x1ce4f70;  1 drivers
v0x1ce11d0_0 .net *"_ivl_6", 0 0, L_0x1ce5010;  1 drivers
v0x1ce12b0_0 .net *"_ivl_8", 0 0, L_0x1ce5140;  1 drivers
v0x1ce1390_0 .net "a", 0 0, v0x1ce22b0_0;  alias, 1 drivers
v0x1ce1450_0 .net "b", 0 0, v0x1ce2350_0;  alias, 1 drivers
v0x1ce1510_0 .net "c", 0 0, v0x1ce23f0_0;  alias, 1 drivers
v0x1ce15d0_0 .net "d", 0 0, v0x1ce2560_0;  alias, 1 drivers
v0x1ce1690_0 .net "out", 0 0, L_0x1ce5820;  alias, 1 drivers
S_0x1ce17f0 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x1cb5dd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1ce22b0_0 .var "a", 0 0;
v0x1ce2350_0 .var "b", 0 0;
v0x1ce23f0_0 .var "c", 0 0;
v0x1ce24c0_0 .net "clk", 0 0, v0x1ce4670_0;  1 drivers
v0x1ce2560_0 .var "d", 0 0;
v0x1ce2650_0 .var "wavedrom_enable", 0 0;
v0x1ce26f0_0 .var "wavedrom_title", 511 0;
S_0x1ce1a90 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x1ce17f0;
 .timescale -12 -12;
v0x1ce1cf0_0 .var/2s "count", 31 0;
E_0x1cb0b90/0 .event negedge, v0x1ce24c0_0;
E_0x1cb0b90/1 .event posedge, v0x1ce24c0_0;
E_0x1cb0b90 .event/or E_0x1cb0b90/0, E_0x1cb0b90/1;
E_0x1cb0de0 .event negedge, v0x1ce24c0_0;
E_0x1c9b9f0 .event posedge, v0x1ce24c0_0;
S_0x1ce1df0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1ce17f0;
 .timescale -12 -12;
v0x1ce1ff0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1ce20d0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1ce17f0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1ce2850 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x1cb5dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1ce5980 .functor AND 1, v0x1ce22b0_0, v0x1ce2350_0, C4<1>, C4<1>;
L_0x1ce59f0 .functor NOT 1, v0x1ce22b0_0, C4<0>, C4<0>, C4<0>;
L_0x1ce5a80 .functor AND 1, L_0x1ce59f0, v0x1ce2350_0, C4<1>, C4<1>;
L_0x1ce5b40 .functor NOT 1, v0x1ce23f0_0, C4<0>, C4<0>, C4<0>;
L_0x1ce5be0 .functor AND 1, L_0x1ce5a80, L_0x1ce5b40, C4<1>, C4<1>;
L_0x1ce5cf0 .functor OR 1, L_0x1ce5980, L_0x1ce5be0, C4<0>, C4<0>;
L_0x1ce5e40 .functor NOT 1, v0x1ce2350_0, C4<0>, C4<0>, C4<0>;
L_0x1ce5fc0 .functor AND 1, v0x1ce22b0_0, L_0x1ce5e40, C4<1>, C4<1>;
L_0x1ce61e0 .functor AND 1, L_0x1ce5fc0, v0x1ce23f0_0, C4<1>, C4<1>;
L_0x1ce63b0 .functor OR 1, L_0x1ce5cf0, L_0x1ce61e0, C4<0>, C4<0>;
L_0x1ce6520 .functor AND 1, v0x1ce22b0_0, v0x1ce2350_0, C4<1>, C4<1>;
L_0x1ce6590 .functor NOT 1, v0x1ce2560_0, C4<0>, C4<0>, C4<0>;
L_0x1ce6670 .functor AND 1, L_0x1ce6520, L_0x1ce6590, C4<1>, C4<1>;
L_0x1ce6730 .functor OR 1, L_0x1ce63b0, L_0x1ce6670, C4<0>, C4<0>;
v0x1ce2b40_0 .net *"_ivl_0", 0 0, L_0x1ce5980;  1 drivers
v0x1ce2c20_0 .net *"_ivl_10", 0 0, L_0x1ce5cf0;  1 drivers
v0x1ce2d00_0 .net *"_ivl_12", 0 0, L_0x1ce5e40;  1 drivers
v0x1ce2df0_0 .net *"_ivl_14", 0 0, L_0x1ce5fc0;  1 drivers
v0x1ce2ed0_0 .net *"_ivl_16", 0 0, L_0x1ce61e0;  1 drivers
v0x1ce3000_0 .net *"_ivl_18", 0 0, L_0x1ce63b0;  1 drivers
v0x1ce30e0_0 .net *"_ivl_2", 0 0, L_0x1ce59f0;  1 drivers
v0x1ce31c0_0 .net *"_ivl_20", 0 0, L_0x1ce6520;  1 drivers
v0x1ce32a0_0 .net *"_ivl_22", 0 0, L_0x1ce6590;  1 drivers
v0x1ce3380_0 .net *"_ivl_24", 0 0, L_0x1ce6670;  1 drivers
v0x1ce3460_0 .net *"_ivl_4", 0 0, L_0x1ce5a80;  1 drivers
v0x1ce3540_0 .net *"_ivl_6", 0 0, L_0x1ce5b40;  1 drivers
v0x1ce3620_0 .net *"_ivl_8", 0 0, L_0x1ce5be0;  1 drivers
v0x1ce3700_0 .net "a", 0 0, v0x1ce22b0_0;  alias, 1 drivers
v0x1ce37a0_0 .net "b", 0 0, v0x1ce2350_0;  alias, 1 drivers
v0x1ce3890_0 .net "c", 0 0, v0x1ce23f0_0;  alias, 1 drivers
v0x1ce3980_0 .net "d", 0 0, v0x1ce2560_0;  alias, 1 drivers
v0x1ce3b80_0 .net "out", 0 0, L_0x1ce6730;  alias, 1 drivers
S_0x1ce3ce0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x1cb5dd0;
 .timescale -12 -12;
E_0x1cb0930 .event anyedge, v0x1ce4990_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1ce4990_0;
    %nor/r;
    %assign/vec4 v0x1ce4990_0, 0;
    %wait E_0x1cb0930;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1ce17f0;
T_3 ;
    %fork t_1, S_0x1ce1a90;
    %jmp t_0;
    .scope S_0x1ce1a90;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1ce1cf0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ce2560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ce23f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ce2350_0, 0;
    %assign/vec4 v0x1ce22b0_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c9b9f0;
    %load/vec4 v0x1ce1cf0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1ce1cf0_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1ce2560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ce23f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ce2350_0, 0;
    %assign/vec4 v0x1ce22b0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1cb0de0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1ce20d0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1cb0b90;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1ce22b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ce2350_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ce23f0_0, 0;
    %assign/vec4 v0x1ce2560_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x1ce17f0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x1cb5dd0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ce4670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ce4990_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1cb5dd0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1ce4670_0;
    %inv;
    %store/vec4 v0x1ce4670_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1cb5dd0;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1ce24c0_0, v0x1ce4af0_0, v0x1ce4490_0, v0x1ce4530_0, v0x1ce45d0_0, v0x1ce4710_0, v0x1ce4850_0, v0x1ce47b0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1cb5dd0;
T_7 ;
    %load/vec4 v0x1ce48f0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1ce48f0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1ce48f0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1ce48f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1ce48f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1ce48f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1ce48f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1cb5dd0;
T_8 ;
    %wait E_0x1cb0b90;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ce48f0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ce48f0_0, 4, 32;
    %load/vec4 v0x1ce4a30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1ce48f0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ce48f0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ce48f0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ce48f0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1ce4850_0;
    %load/vec4 v0x1ce4850_0;
    %load/vec4 v0x1ce47b0_0;
    %xor;
    %load/vec4 v0x1ce4850_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1ce48f0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ce48f0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1ce48f0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ce48f0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/kmap2/iter0/response24/top_module.sv";
