Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,52
design__inferred_latch__count,0
design__instance__count,3075
design__instance__area,37093.6
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.002150679938495159
power__switching__total,0.001970854355022311
power__leakage__total,0.0000017620950529817492
power__total,0.0041232965886592865
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.48320537827575477
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2703498890165522
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.1015211277112896
timing__setup__ws__corner:nom_fast_1p32V_m40C,5.813429013836599
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.101521
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,8.864396
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.8148979499620248
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,-0.3148979222064484
timing__hold__ws__corner:nom_slow_1p08V_125C,0.5859325412928037
timing__setup__ws__corner:nom_slow_1p08V_125C,5.878774078378862
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.585933
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,7.656487
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.6084488640697291
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2769523855307294
timing__hold__ws__corner:nom_typ_1p20V_25C,0.27939878979025556
timing__setup__ws__corner:nom_typ_1p20V_25C,5.841246762728346
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.279399
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,8.430082
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.48320537827575477
clock__skew__worst_setup,-0.3148979222064484
timing__hold__ws,0.1015211277112896
timing__setup__ws,5.813429013836599
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.101521
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,7.656487
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 313.74
design__core__bbox,2.88 3.78 199.2 309.96
design__io,45
design__die__area,63400.6
design__core__area,60109.3
design__instance__count__stdcell,3075
design__instance__area__stdcell,37093.6
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.617103
design__instance__utilization__stdcell,0.617103
design__rows,81
design__rows:CoreSite,81
design__sites,33129
design__sites:CoreSite,33129
design__instance__count__class:buffer,2
design__instance__area__class:buffer,14.5152
design__instance__count__class:inverter,97
design__instance__area__class:inverter,540.691
design__instance__count__class:sequential_cell,120
design__instance__area__class:sequential_cell,5660.93
design__instance__count__class:multi_input_combinational_cell,2477
design__instance__area__class:multi_input_combinational_cell,26167.3
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,316
design__instance__area__class:timing_repair_buffer,4174.93
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,86974
design__violations,0
design__instance__count__class:clock_buffer,53
design__instance__area__class:clock_buffer,480.816
design__instance__count__class:clock_inverter,10
design__instance__area__class:clock_inverter,54.432
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,131
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,3205
route__net__special,2
route__drc_errors__iter:0,3251
route__wirelength__iter:0,101128
route__drc_errors__iter:1,1859
route__wirelength__iter:1,100344
route__drc_errors__iter:2,1863
route__wirelength__iter:2,100102
route__drc_errors__iter:3,326
route__wirelength__iter:3,99505
route__drc_errors__iter:4,111
route__wirelength__iter:4,99459
route__drc_errors__iter:5,44
route__wirelength__iter:5,99461
route__drc_errors__iter:6,4
route__wirelength__iter:6,99431
route__drc_errors__iter:7,0
route__wirelength__iter:7,99431
route__drc_errors,0
route__wirelength,99431
route__vias,23725
route__vias__singlecut,23725
route__vias__multicut,0
design__disconnected_pin__count,9
design__critical_disconnected_pin__count,0
route__wirelength__max,497.09
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,105
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,105
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,105
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,105
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19984
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19997
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.00015807
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000173403
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000235625
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000173403
design_powergrid__voltage__worst,0.000173403
design_powergrid__voltage__worst__net:VPWR,1.19984
design_powergrid__drop__worst,0.000173403
design_powergrid__drop__worst__net:VPWR,0.00015807
design_powergrid__voltage__worst__net:VGND,0.000173403
design_powergrid__drop__worst__net:VGND,0.000173403
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00002580000000000000031480894280289106745840399526059627532958984375
ir__drop__worst,0.0001579999999999999915796522476085783637245185673236846923828125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
