

================================================================
== Vitis HLS Report for 'bicg_Pipeline_lp3_lp4'
================================================================
* Date:           Mon Dec  2 12:52:41 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    16391|    16391|  0.164 ms|  0.164 ms|  16391|  16391|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- lp3_lp4  |    16389|    16389|        22|         16|          1|  1024|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      92|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     286|    -|
|Register         |        -|     -|     547|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     547|     378|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln29_1_fu_236_p2   |         +|   0|  0|  18|          11|           1|
    |add_ln29_fu_248_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln30_fu_367_p2     |         +|   0|  0|  14|           7|           3|
    |ap_condition_575       |       and|   0|  0|   2|           1|           1|
    |ap_condition_581       |       and|   0|  0|   2|           1|           1|
    |icmp_ln29_fu_230_p2    |      icmp|   0|  0|  19|          11|          12|
    |or_ln31_fu_323_p2      |        or|   0|  0|   5|           5|           1|
    |or_ln5_fu_262_p2       |        or|   0|  0|   2|           1|           1|
    |select_ln29_fu_276_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln5_fu_268_p3   |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  92|          47|          31|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  81|         17|    1|         17|
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                |   9|          2|    7|         14|
    |ap_sig_allocacmp_indvar_flatten7_load  |   9|          2|   11|         22|
    |ap_sig_allocacmp_j_1_load              |   9|          2|    7|         14|
    |buff_q_out_address0                    |  14|          3|    6|         18|
    |empty_fu_70                            |   9|          2|   32|         64|
    |grp_fu_198_p0                          |  14|          3|   32|         96|
    |grp_fu_198_p1                          |  26|          5|   32|        160|
    |grp_fu_202_p0                          |  26|          5|   32|        160|
    |grp_fu_202_p1                          |  26|          5|   32|        160|
    |i_fu_62                                |   9|          2|    7|         14|
    |indvar_flatten7_fu_66                  |   9|          2|   11|         22|
    |j_1_fu_58                              |   9|          2|    7|         14|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 286|         60|  221|        783|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                              |  16|   0|   16|          0|
    |ap_done_reg                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |buff_A_1_load_1_reg_511                |  32|   0|   32|          0|
    |buff_A_1_load_reg_491                  |  32|   0|   32|          0|
    |buff_A_load_1_reg_501                  |  32|   0|   32|          0|
    |buff_A_load_reg_481                    |  32|   0|   32|          0|
    |buff_p_1_load_1_reg_516                |  32|   0|   32|          0|
    |buff_p_1_load_reg_496                  |  32|   0|   32|          0|
    |buff_p_load_1_reg_506                  |  32|   0|   32|          0|
    |buff_p_load_reg_486                    |  32|   0|   32|          0|
    |buff_q_out_addr_reg_431                |   6|   0|    6|          0|
    |buff_q_out_addr_reg_431_pp0_iter1_reg  |   6|   0|    6|          0|
    |buff_q_out_load_reg_476                |  32|   0|   32|          0|
    |empty_fu_70                            |  32|   0|   32|          0|
    |i_fu_62                                |   7|   0|    7|          0|
    |icmp_ln29_reg_418                      |   1|   0|    1|          0|
    |icmp_ln29_reg_418_pp0_iter1_reg        |   1|   0|    1|          0|
    |indvar_flatten7_fu_66                  |  11|   0|   11|          0|
    |j_1_fu_58                              |   7|   0|    7|          0|
    |mul1_reg_521                           |  32|   0|   32|          0|
    |mul61_1_reg_531                        |  32|   0|   32|          0|
    |mul61_2_reg_536                        |  32|   0|   32|          0|
    |mul61_3_reg_541                        |  32|   0|   32|          0|
    |or_ln5_reg_422                         |   1|   0|    1|          0|
    |reg_206                                |  32|   0|   32|          0|
    |select_ln5_reg_426                     |   7|   0|    7|          0|
    |tmp_1_reg_546                          |   1|   0|    1|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 547|   0|  547|          0|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+---------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  bicg_Pipeline_lp3_lp4|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  bicg_Pipeline_lp3_lp4|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  bicg_Pipeline_lp3_lp4|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  bicg_Pipeline_lp3_lp4|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  bicg_Pipeline_lp3_lp4|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  bicg_Pipeline_lp3_lp4|  return value|
|grp_fu_450_p_din0    |  out|   32|  ap_ctrl_hs|  bicg_Pipeline_lp3_lp4|  return value|
|grp_fu_450_p_din1    |  out|   32|  ap_ctrl_hs|  bicg_Pipeline_lp3_lp4|  return value|
|grp_fu_450_p_opcode  |  out|    2|  ap_ctrl_hs|  bicg_Pipeline_lp3_lp4|  return value|
|grp_fu_450_p_dout0   |   in|   32|  ap_ctrl_hs|  bicg_Pipeline_lp3_lp4|  return value|
|grp_fu_450_p_ce      |  out|    1|  ap_ctrl_hs|  bicg_Pipeline_lp3_lp4|  return value|
|grp_fu_454_p_din0    |  out|   32|  ap_ctrl_hs|  bicg_Pipeline_lp3_lp4|  return value|
|grp_fu_454_p_din1    |  out|   32|  ap_ctrl_hs|  bicg_Pipeline_lp3_lp4|  return value|
|grp_fu_454_p_dout0   |   in|   32|  ap_ctrl_hs|  bicg_Pipeline_lp3_lp4|  return value|
|grp_fu_454_p_ce      |  out|    1|  ap_ctrl_hs|  bicg_Pipeline_lp3_lp4|  return value|
|buff_A_address0      |  out|   11|   ap_memory|                 buff_A|         array|
|buff_A_ce0           |  out|    1|   ap_memory|                 buff_A|         array|
|buff_A_q0            |   in|   32|   ap_memory|                 buff_A|         array|
|buff_A_address1      |  out|   11|   ap_memory|                 buff_A|         array|
|buff_A_ce1           |  out|    1|   ap_memory|                 buff_A|         array|
|buff_A_q1            |   in|   32|   ap_memory|                 buff_A|         array|
|buff_A_1_address0    |  out|   11|   ap_memory|               buff_A_1|         array|
|buff_A_1_ce0         |  out|    1|   ap_memory|               buff_A_1|         array|
|buff_A_1_q0          |   in|   32|   ap_memory|               buff_A_1|         array|
|buff_A_1_address1    |  out|   11|   ap_memory|               buff_A_1|         array|
|buff_A_1_ce1         |  out|    1|   ap_memory|               buff_A_1|         array|
|buff_A_1_q1          |   in|   32|   ap_memory|               buff_A_1|         array|
|buff_p_address0      |  out|    5|   ap_memory|                 buff_p|         array|
|buff_p_ce0           |  out|    1|   ap_memory|                 buff_p|         array|
|buff_p_q0            |   in|   32|   ap_memory|                 buff_p|         array|
|buff_p_address1      |  out|    5|   ap_memory|                 buff_p|         array|
|buff_p_ce1           |  out|    1|   ap_memory|                 buff_p|         array|
|buff_p_q1            |   in|   32|   ap_memory|                 buff_p|         array|
|buff_p_1_address0    |  out|    5|   ap_memory|               buff_p_1|         array|
|buff_p_1_ce0         |  out|    1|   ap_memory|               buff_p_1|         array|
|buff_p_1_q0          |   in|   32|   ap_memory|               buff_p_1|         array|
|buff_p_1_address1    |  out|    5|   ap_memory|               buff_p_1|         array|
|buff_p_1_ce1         |  out|    1|   ap_memory|               buff_p_1|         array|
|buff_p_1_q1          |   in|   32|   ap_memory|               buff_p_1|         array|
|buff_q_out_address0  |  out|    6|   ap_memory|             buff_q_out|         array|
|buff_q_out_ce0       |  out|    1|   ap_memory|             buff_q_out|         array|
|buff_q_out_we0       |  out|    1|   ap_memory|             buff_q_out|         array|
|buff_q_out_d0        |  out|   32|   ap_memory|             buff_q_out|         array|
|buff_q_out_q0        |   in|   32|   ap_memory|             buff_q_out|         array|
+---------------------+-----+-----+------------+-----------------------+--------------+

