{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1486012241812 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Angelia EP4CE115F29C8 " "Selected device EP4CE115F29C8 for design \"Angelia\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1486012242352 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1486012242408 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1486012242408 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "C122_PLL:PLL_inst\|altpll:altpll_component\|C122_PLL_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"C122_PLL:PLL_inst\|altpll:altpll_component\|C122_PLL_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "C122_PLL:PLL_inst\|altpll:altpll_component\|C122_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 125 1536 0 0 " "Implementing clock multiplication of 125, clock division of 1536, and phase shift of 0 degrees (0 ps) for C122_PLL:PLL_inst\|altpll:altpll_component\|C122_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/c122_pll_altpll.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/db/c122_pll_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 1429 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1486012242475 ""}  } { { "db/c122_pll_altpll.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/db/c122_pll_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 1429 14046 14942 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1486012242475 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL_IF:PLL_IF_inst\|altpll:altpll_component\|PLL_IF_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"PLL_IF:PLL_IF_inst\|altpll:altpll_component\|PLL_IF_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_IF:PLL_IF_inst\|altpll:altpll_component\|PLL_IF_altpll:auto_generated\|wire_pll1_clk\[0\] 43 110 0 0 " "Implementing clock multiplication of 43, clock division of 110, and phase shift of 0 degrees (0 ps) for PLL_IF:PLL_IF_inst\|altpll:altpll_component\|PLL_IF_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_if_altpll.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/db/pll_if_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 14840 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1486012242477 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_IF:PLL_IF_inst\|altpll:altpll_component\|PLL_IF_altpll:auto_generated\|wire_pll1_clk\[1\] 1 10 0 0 " "Implementing clock multiplication of 1, clock division of 10, and phase shift of 0 degrees (0 ps) for PLL_IF:PLL_IF_inst\|altpll:altpll_component\|PLL_IF_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_if_altpll.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/db/pll_if_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 14841 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1486012242477 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_IF:PLL_IF_inst\|altpll:altpll_component\|PLL_IF_altpll:auto_generated\|wire_pll1_clk\[2\] 1 40 90 81380 " "Implementing clock multiplication of 1, clock division of 40, and phase shift of 90 degrees (81380 ps) for PLL_IF:PLL_IF_inst\|altpll:altpll_component\|PLL_IF_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_if_altpll.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/db/pll_if_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 14842 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1486012242477 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_IF:PLL_IF_inst\|altpll:altpll_component\|PLL_IF_altpll:auto_generated\|wire_pll1_clk\[3\] 1 2560 0 0 " "Implementing clock multiplication of 1, clock division of 2560, and phase shift of 0 degrees (0 ps) for PLL_IF:PLL_IF_inst\|altpll:altpll_component\|PLL_IF_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/pll_if_altpll.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/db/pll_if_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 14843 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1486012242477 ""}  } { { "db/pll_if_altpll.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/db/pll_if_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 14840 14046 14942 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1486012242477 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL_clocks:PLL_clocks_inst\|altpll:altpll_component\|PLL_clocks_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"PLL_clocks:PLL_clocks_inst\|altpll:altpll_component\|PLL_clocks_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_clocks:PLL_clocks_inst\|altpll:altpll_component\|PLL_clocks_altpll:auto_generated\|wire_pll1_clk\[0\] 1 50 0 0 " "Implementing clock multiplication of 1, clock division of 50, and phase shift of 0 degrees (0 ps) for PLL_clocks:PLL_clocks_inst\|altpll:altpll_component\|PLL_clocks_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_clocks_altpll.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/db/pll_clocks_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 14817 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1486012242478 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_clocks:PLL_clocks_inst\|altpll:altpll_component\|PLL_clocks_altpll:auto_generated\|wire_pll1_clk\[1\] 1 5 0 0 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for PLL_clocks:PLL_clocks_inst\|altpll:altpll_component\|PLL_clocks_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_clocks_altpll.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/db/pll_clocks_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 14818 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1486012242478 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_clocks:PLL_clocks_inst\|altpll:altpll_component\|PLL_clocks_altpll:auto_generated\|wire_pll1_clk\[2\] 1 10 0 0 " "Implementing clock multiplication of 1, clock division of 10, and phase shift of 0 degrees (0 ps) for PLL_clocks:PLL_clocks_inst\|altpll:altpll_component\|PLL_clocks_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_clocks_altpll.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/db/pll_clocks_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 14819 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1486012242478 ""}  } { { "db/pll_clocks_altpll.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/db/pll_clocks_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 14817 14046 14942 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1486012242478 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "C122_SHIFT_PLL:SHIFT_inst\|altpll:altpll_component\|C122_SHIFT_PLL_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"C122_SHIFT_PLL:SHIFT_inst\|altpll:altpll_component\|C122_SHIFT_PLL_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "C122_SHIFT_PLL:SHIFT_inst\|altpll:altpll_component\|C122_SHIFT_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 15 339 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 15 degrees (339 ps) for C122_SHIFT_PLL:SHIFT_inst\|altpll:altpll_component\|C122_SHIFT_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/c122_shift_pll_altpll.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/db/c122_shift_pll_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 1408 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1486012242479 ""}  } { { "db/c122_shift_pll_altpll.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/db/c122_shift_pll_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 1408 14046 14942 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1486012242479 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1486012243391 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1486012243403 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C8 " "Device EP4CE40F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1486012244306 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C8 " "Device EP4CE30F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1486012244306 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C8 " "Device EP4CE55F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1486012244306 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C8 " "Device EP4CE75F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1486012244306 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1486012244306 ""}
{ "Critical Warning" "WFIOMGR_IGNORED_SPI_RESERVE_PIN_ASSIGNMENT" "Data\[1\]/ASDO " "Ignored reserve pin assignment to SPI programming pin Data\[1\]/ASDO" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|sd2~ALTERA_SDO } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ASMI_interface:ASMI_int_inst\|ASMI:ASMI_inst\|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component\|sd2~ALTERA_SDO" } } } } { "db/ASMI.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/db/ASMI.v" 457 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 65605 14046 14942 0 0 ""}  }  } }  } 1 169123 "Ignored reserve pin assignment to SPI programming pin %1!s!" 0 0 "Fitter" 0 -1 1486012244422 ""}
{ "Critical Warning" "WFIOMGR_IGNORED_SPI_RESERVE_PIN_ASSIGNMENT" "FLASH_nCE/nCSO " "Ignored reserve pin assignment to SPI programming pin FLASH_nCE/nCSO" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|sd2~ALTERA_SCE } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ASMI_interface:ASMI_int_inst\|ASMI:ASMI_inst\|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component\|sd2~ALTERA_SCE" } } } } { "db/ASMI.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/db/ASMI.v" 457 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 65603 14046 14942 0 0 ""}  }  } }  } 1 169123 "Ignored reserve pin assignment to SPI programming pin %1!s!" 0 0 "Fitter" 0 -1 1486012244422 ""}
{ "Critical Warning" "WFIOMGR_IGNORED_SPI_RESERVE_PIN_ASSIGNMENT" "DCLK " "Ignored reserve pin assignment to SPI programming pin DCLK" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|sd2~ALTERA_DCLK } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ASMI_interface:ASMI_int_inst\|ASMI:ASMI_inst\|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component\|sd2~ALTERA_DCLK" } } } } { "db/ASMI.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/db/ASMI.v" 457 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 65601 14046 14942 0 0 ""}  }  } }  } 1 169123 "Ignored reserve pin assignment to SPI programming pin %1!s!" 0 0 "Fitter" 0 -1 1486012244422 ""}
{ "Critical Warning" "WFIOMGR_IGNORED_SPI_RESERVE_PIN_ASSIGNMENT" "Data\[0\] " "Ignored reserve pin assignment to SPI programming pin Data\[0\]" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|sd2~ALTERA_DATA0 } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ASMI_interface:ASMI_int_inst\|ASMI:ASMI_inst\|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component\|sd2~ALTERA_DATA0" } } } } { "db/ASMI.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/db/ASMI.v" 457 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 65607 14046 14942 0 0 ""}  }  } }  } 1 169123 "Ignored reserve pin assignment to SPI programming pin %1!s!" 0 0 "Fitter" 0 -1 1486012244422 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1486012244458 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1486012253241 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "15 158 " "No exact pin location assignment(s) for 15 pins of 158 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1486012256015 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "C122_SHIFT_PLL:SHIFT_inst\|altpll:altpll_component\|C122_SHIFT_PLL_altpll:auto_generated\|pll1 C122_PLL:PLL_inst\|altpll:altpll_component\|C122_PLL_altpll:auto_generated\|pll1 " "The parameters of the PLL C122_SHIFT_PLL:SHIFT_inst\|altpll:altpll_component\|C122_SHIFT_PLL_altpll:auto_generated\|pll1 and the PLL C122_PLL:PLL_inst\|altpll:altpll_component\|C122_PLL_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M C122_PLL:PLL_inst\|altpll:altpll_component\|C122_PLL_altpll:auto_generated\|pll1 C122_SHIFT_PLL:SHIFT_inst\|altpll:altpll_component\|C122_SHIFT_PLL_altpll:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms C122_PLL:PLL_inst\|altpll:altpll_component\|C122_PLL_altpll:auto_generated\|pll1 and PLL C122_SHIFT_PLL:SHIFT_inst\|altpll:altpll_component\|C122_SHIFT_PLL_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M C122_PLL:PLL_inst\|altpll:altpll_component\|C122_PLL_altpll:auto_generated\|pll1 125 " "The value of the parameter \"M\" for the PLL atom C122_PLL:PLL_inst\|altpll:altpll_component\|C122_PLL_altpll:auto_generated\|pll1 is 125" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1486012256221 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M C122_SHIFT_PLL:SHIFT_inst\|altpll:altpll_component\|C122_SHIFT_PLL_altpll:auto_generated\|pll1 3 " "The value of the parameter \"M\" for the PLL atom C122_SHIFT_PLL:SHIFT_inst\|altpll:altpll_component\|C122_SHIFT_PLL_altpll:auto_generated\|pll1 is 3" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1486012256221 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1486012256221 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "N C122_PLL:PLL_inst\|altpll:altpll_component\|C122_PLL_altpll:auto_generated\|pll1 C122_SHIFT_PLL:SHIFT_inst\|altpll:altpll_component\|C122_SHIFT_PLL_altpll:auto_generated\|pll1 " "The values of the parameter \"N\" do not match for the PLL atoms C122_PLL:PLL_inst\|altpll:altpll_component\|C122_PLL_altpll:auto_generated\|pll1 and PLL C122_SHIFT_PLL:SHIFT_inst\|altpll:altpll_component\|C122_SHIFT_PLL_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N C122_PLL:PLL_inst\|altpll:altpll_component\|C122_PLL_altpll:auto_generated\|pll1 24 " "The value of the parameter \"N\" for the PLL atom C122_PLL:PLL_inst\|altpll:altpll_component\|C122_PLL_altpll:auto_generated\|pll1 is 24" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1486012256221 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N C122_SHIFT_PLL:SHIFT_inst\|altpll:altpll_component\|C122_SHIFT_PLL_altpll:auto_generated\|pll1 1 " "The value of the parameter \"N\" for the PLL atom C122_SHIFT_PLL:SHIFT_inst\|altpll:altpll_component\|C122_SHIFT_PLL_altpll:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1486012256221 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1486012256221 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "LOOP FILTER R C122_PLL:PLL_inst\|altpll:altpll_component\|C122_PLL_altpll:auto_generated\|pll1 C122_SHIFT_PLL:SHIFT_inst\|altpll:altpll_component\|C122_SHIFT_PLL_altpll:auto_generated\|pll1 " "The values of the parameter \"LOOP FILTER R\" do not match for the PLL atoms C122_PLL:PLL_inst\|altpll:altpll_component\|C122_PLL_altpll:auto_generated\|pll1 and PLL C122_SHIFT_PLL:SHIFT_inst\|altpll:altpll_component\|C122_SHIFT_PLL_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R C122_PLL:PLL_inst\|altpll:altpll_component\|C122_PLL_altpll:auto_generated\|pll1 14000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom C122_PLL:PLL_inst\|altpll:altpll_component\|C122_PLL_altpll:auto_generated\|pll1 is 14000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1486012256221 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R C122_SHIFT_PLL:SHIFT_inst\|altpll:altpll_component\|C122_SHIFT_PLL_altpll:auto_generated\|pll1 2000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom C122_SHIFT_PLL:SHIFT_inst\|altpll:altpll_component\|C122_SHIFT_PLL_altpll:auto_generated\|pll1 is 2000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1486012256221 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1486012256221 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period C122_PLL:PLL_inst\|altpll:altpll_component\|C122_PLL_altpll:auto_generated\|pll1 C122_SHIFT_PLL:SHIFT_inst\|altpll:altpll_component\|C122_SHIFT_PLL_altpll:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms C122_PLL:PLL_inst\|altpll:altpll_component\|C122_PLL_altpll:auto_generated\|pll1 and PLL C122_SHIFT_PLL:SHIFT_inst\|altpll:altpll_component\|C122_SHIFT_PLL_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period C122_PLL:PLL_inst\|altpll:altpll_component\|C122_PLL_altpll:auto_generated\|pll1 8010 " "The value of the parameter \"Min Lock Period\" for the PLL atom C122_PLL:PLL_inst\|altpll:altpll_component\|C122_PLL_altpll:auto_generated\|pll1 is 8010" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1486012256221 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period C122_SHIFT_PLL:SHIFT_inst\|altpll:altpll_component\|C122_SHIFT_PLL_altpll:auto_generated\|pll1 4614 " "The value of the parameter \"Min Lock Period\" for the PLL atom C122_SHIFT_PLL:SHIFT_inst\|altpll:altpll_component\|C122_SHIFT_PLL_altpll:auto_generated\|pll1 is 4614" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1486012256221 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1486012256221 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period C122_PLL:PLL_inst\|altpll:altpll_component\|C122_PLL_altpll:auto_generated\|pll1 C122_SHIFT_PLL:SHIFT_inst\|altpll:altpll_component\|C122_SHIFT_PLL_altpll:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms C122_PLL:PLL_inst\|altpll:altpll_component\|C122_PLL_altpll:auto_generated\|pll1 and PLL C122_SHIFT_PLL:SHIFT_inst\|altpll:altpll_component\|C122_SHIFT_PLL_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period C122_PLL:PLL_inst\|altpll:altpll_component\|C122_PLL_altpll:auto_generated\|pll1 8333 " "The value of the parameter \"Max Lock Period\" for the PLL atom C122_PLL:PLL_inst\|altpll:altpll_component\|C122_PLL_altpll:auto_generated\|pll1 is 8333" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1486012256221 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period C122_SHIFT_PLL:SHIFT_inst\|altpll:altpll_component\|C122_SHIFT_PLL_altpll:auto_generated\|pll1 9999 " "The value of the parameter \"Max Lock Period\" for the PLL atom C122_SHIFT_PLL:SHIFT_inst\|altpll:altpll_component\|C122_SHIFT_PLL_altpll:auto_generated\|pll1 is 9999" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1486012256221 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1486012256221 ""}  } { { "db/c122_shift_pll_altpll.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/db/c122_shift_pll_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 1408 14046 14942 0 0 ""} { 0 { 0 ""} 0 1429 14046 14942 0 0 ""}  }  } } { "db/c122_pll_altpll.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/db/c122_pll_altpll.v" 93 -1 0 } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1486012256221 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_0jk1 " "Entity dcfifo_0jk1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ve9:dffpipe19\|dffe20a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ve9:dffpipe19\|dffe20a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1486012261138 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_te9:dffpipe15\|dffe16a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_te9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1486012261138 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1486012261138 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_ghh1 " "Entity dcfifo_ghh1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1486012261138 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1486012261138 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1486012261138 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_gul1 " "Entity dcfifo_gul1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_1f9:dffpipe17\|dffe18a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_1f9:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1486012261138 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_0f9:dffpipe14\|dffe15a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_0f9:dffpipe14\|dffe15a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1486012261138 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1486012261138 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_jal1 " "Entity dcfifo_jal1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_4f9:dffpipe13\|dffe14a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_4f9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1486012261138 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_3f9:dffpipe10\|dffe11a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_3f9:dffpipe10\|dffe11a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1486012261138 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1486012261138 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_tbh1 " "Entity dcfifo_tbh1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_fd9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_fd9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1486012261138 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ed9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ed9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1486012261138 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1486012261138 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1486012261138 ""}
{ "Info" "ISTA_SDC_FOUND" "Angelia.sdc " "Reading SDC File: 'Angelia.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1486012261534 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_clocks_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{PLL_clocks_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{PLL_clocks_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{PLL_clocks_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{PLL_clocks_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{PLL_clocks_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1486012261569 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_clocks_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{PLL_clocks_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{PLL_clocks_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{PLL_clocks_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{PLL_clocks_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{PLL_clocks_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1486012261569 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_clocks_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{PLL_clocks_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{PLL_clocks_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{PLL_clocks_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{PLL_clocks_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{PLL_clocks_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1486012261569 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_IF_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 110 -multiply_by 43 -duty_cycle 50.00 -name \{PLL_IF_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{PLL_IF_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{PLL_IF_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 110 -multiply_by 43 -duty_cycle 50.00 -name \{PLL_IF_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{PLL_IF_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1486012261569 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_IF_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{PLL_IF_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{PLL_IF_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{PLL_IF_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{PLL_IF_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{PLL_IF_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1486012261569 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_IF_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 40 -phase 90.00 -duty_cycle 50.00 -name \{PLL_IF_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{PLL_IF_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{PLL_IF_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 40 -phase 90.00 -duty_cycle 50.00 -name \{PLL_IF_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{PLL_IF_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1486012261569 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_IF_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2560 -duty_cycle 50.00 -name \{PLL_IF_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{PLL_IF_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{PLL_IF_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2560 -duty_cycle 50.00 -name \{PLL_IF_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{PLL_IF_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1486012261569 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{SHIFT_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -phase 15.00 -duty_cycle 50.00 -name \{SHIFT_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{SHIFT_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{SHIFT_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -phase 15.00 -duty_cycle 50.00 -name \{SHIFT_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{SHIFT_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1486012261569 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 1536 -multiply_by 125 -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 1536 -multiply_by 125 -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1486012261569 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1486012261569 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1486012261570 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Angelia.sdc 62 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] clock " "Ignored filter at Angelia.sdc(62): PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] could not be matched with a clock" {  } { { "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Angelia.sdc" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Angelia.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1486012261572 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Angelia.sdc 62 PLL2_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] clock " "Ignored filter at Angelia.sdc(62): PLL2_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] could not be matched with a clock" {  } { { "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Angelia.sdc" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Angelia.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1486012261572 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1486012262686 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "virt_PHY_RX_CLOCK " "Virtual clock virt_PHY_RX_CLOCK is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Fitter" 0 -1 1486012262709 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "virt_122MHz " "Virtual clock virt_122MHz is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Fitter" 0 -1 1486012262709 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "virt_122MHz_2 " "Virtual clock virt_122MHz_2 is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Fitter" 0 -1 1486012262709 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1486012262713 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 24 clocks " "Found 24 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1486012262713 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1486012262713 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.138      _122MHz " "   8.138      _122MHz" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1486012262713 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 325.520        CBCLK " " 325.520        CBCLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1486012262713 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "20833.280       CLRCIN " "20833.280       CLRCIN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1486012262713 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "20833.280      CLRCOUT " "20833.280      CLRCOUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1486012262713 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  81.380        CMCLK " "  81.380        CMCLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1486012262713 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.138 LTC2208_122MHz " "   8.138 LTC2208_122MHz" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1486012262713 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.138 LTC2208_122MHz_2 " "   8.138 LTC2208_122MHz_2" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1486012262713 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000    OSC_10MHZ " " 100.000    OSC_10MHZ" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1486012262713 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000   PHY_CLK125 " "   8.000   PHY_CLK125" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1486012262713 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 PHY_RX_CLOCK " "  40.000 PHY_RX_CLOCK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1486012262713 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  80.000 PHY_RX_CLOCK_2 " "  80.000 PHY_RX_CLOCK_2" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1486012262713 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 400.000 PLL_clocks_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " " 400.000 PLL_clocks_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1486012262713 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 PLL_clocks_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  40.000 PLL_clocks_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1486012262713 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  80.000 PLL_clocks_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "  80.000 PLL_clocks_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1486012262713 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.818 PLL_IF_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  20.818 PLL_IF_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1486012262713 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  81.380 PLL_IF_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  81.380 PLL_IF_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1486012262713 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 325.520 PLL_IF_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " " 325.520 PLL_IF_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1486012262713 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "20833.280 PLL_IF_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "20833.280 PLL_IF_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1486012262713 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  99.999 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  99.999 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1486012262713 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.138 SHIFT_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "   8.138 SHIFT_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1486012262713 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.138  virt_122MHz " "   8.138  virt_122MHz" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1486012262713 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.138 virt_122MHz_2 " "   8.138 virt_122MHz_2" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1486012262713 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 325.520   virt_CBCLK " " 325.520   virt_CBCLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1486012262713 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 virt_PHY_RX_CLOCK " "   8.000 virt_PHY_RX_CLOCK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1486012262713 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1486012262713 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "_122MHz~input (placed in PIN B15 (CLK9, DIFFCLK_5p)) " "Automatically promoted node _122MHz~input (placed in PIN B15 (CLK9, DIFFCLK_5p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G12 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G12" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1486012267685 ""}  } { { "Angelia.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Angelia.v" 341 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 191432 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1486012267685 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "C122_PLL:PLL_inst\|altpll:altpll_component\|C122_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3) " "Automatically promoted node C122_PLL:PLL_inst\|altpll:altpll_component\|C122_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1486012267686 ""}  } { { "db/c122_pll_altpll.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/db/c122_pll_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 1429 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1486012267686 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "C122_SHIFT_PLL:SHIFT_inst\|altpll:altpll_component\|C122_SHIFT_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node C122_SHIFT_PLL:SHIFT_inst\|altpll:altpll_component\|C122_SHIFT_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1486012267686 ""}  } { { "db/c122_shift_pll_altpll.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/db/c122_shift_pll_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 1408 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1486012267686 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LTC2208_122MHz~input (placed in PIN J27 (CLK4, DIFFCLK_2p)) " "Automatically promoted node LTC2208_122MHz~input (placed in PIN J27 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1486012267686 ""}  } { { "Angelia.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Angelia.v" 356 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 191433 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1486012267686 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PHY_CLK125~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node PHY_CLK125~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1486012267686 ""}  } { { "Angelia.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Angelia.v" 392 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 191434 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1486012267686 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_clocks:PLL_clocks_inst\|altpll:altpll_component\|PLL_clocks_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node PLL_clocks:PLL_clocks_inst\|altpll:altpll_component\|PLL_clocks_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1486012267686 ""}  } { { "db/pll_clocks_altpll.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/db/pll_clocks_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 14817 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1486012267686 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_clocks:PLL_clocks_inst\|altpll:altpll_component\|PLL_clocks_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1) " "Automatically promoted node PLL_clocks:PLL_clocks_inst\|altpll:altpll_component\|PLL_clocks_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1486012267686 ""}  } { { "db/pll_clocks_altpll.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/db/pll_clocks_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 14817 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1486012267686 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_clocks:PLL_clocks_inst\|altpll:altpll_component\|PLL_clocks_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1) " "Automatically promoted node PLL_clocks:PLL_clocks_inst\|altpll:altpll_component\|PLL_clocks_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1486012267686 ""}  } { { "db/pll_clocks_altpll.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/db/pll_clocks_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 14817 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1486012267686 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_IF:PLL_IF_inst\|altpll:altpll_component\|PLL_IF_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node PLL_IF:PLL_IF_inst\|altpll:altpll_component\|PLL_IF_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1486012267686 ""}  } { { "db/pll_if_altpll.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/db/pll_if_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 14840 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1486012267686 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_IF:PLL_IF_inst\|altpll:altpll_component\|PLL_IF_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_2) " "Automatically promoted node PLL_IF:PLL_IF_inst\|altpll:altpll_component\|PLL_IF_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1486012267686 ""}  } { { "db/pll_if_altpll.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/db/pll_if_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 14840 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1486012267686 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_IF:PLL_IF_inst\|altpll:altpll_component\|PLL_IF_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_2) " "Automatically promoted node PLL_IF:PLL_IF_inst\|altpll:altpll_component\|PLL_IF_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G5 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1486012267686 ""}  } { { "db/pll_if_altpll.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/db/pll_if_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 14840 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1486012267686 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_IF:PLL_IF_inst\|altpll:altpll_component\|PLL_IF_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C4 of PLL_2) " "Automatically promoted node PLL_IF:PLL_IF_inst\|altpll:altpll_component\|PLL_IF_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C4 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1486012267686 ""}  } { { "db/pll_if_altpll.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/db/pll_if_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 14840 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1486012267686 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PHY_RX_CLOCK~input (placed in PIN AG15 (CLK13, DIFFCLK_7p)) " "Automatically promoted node PHY_RX_CLOCK~input (placed in PIN AG15 (CLK13, DIFFCLK_7p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1486012267686 ""}  } { { "Angelia.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Angelia.v" 391 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 191439 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1486012267686 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PHY_RX_CLOCK_2  " "Automatically promoted node PHY_RX_CLOCK_2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1486012267686 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PHY_RX_CLOCK_2~0 " "Destination node PHY_RX_CLOCK_2~0" {  } { { "Angelia.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Angelia.v" 577 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 138657 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1486012267686 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1486012267686 ""}  } { { "Angelia.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Angelia.v" 577 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 16560 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1486012267686 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Rx_MAC:Rx_MAC_inst\|run  " "Automatically promoted node Rx_MAC:Rx_MAC_inst\|run " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1486012267686 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SP_fifo:SPF\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_gul1:auto_generated\|altsyncram_8l31:fifo_ram\|address_reg_b\[0\] " "Destination node SP_fifo:SPF\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_gul1:auto_generated\|altsyncram_8l31:fifo_ram\|address_reg_b\[0\]" {  } { { "db/altsyncram_8l31.tdf" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/db/altsyncram_8l31.tdf" 47 15 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 11376 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1486012267686 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SP_fifo:SPF\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_gul1:auto_generated\|altsyncram_8l31:fifo_ram\|address_reg_b\[1\] " "Destination node SP_fifo:SPF\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_gul1:auto_generated\|altsyncram_8l31:fifo_ram\|address_reg_b\[1\]" {  } { { "db/altsyncram_8l31.tdf" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/db/altsyncram_8l31.tdf" 47 15 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 11375 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1486012267686 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "profile:profile_CW\|profile_count\[4\]~0 " "Destination node profile:profile_CW\|profile_count\[4\]~0" {  } { { "profile.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/profile.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 65912 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1486012267686 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CW_char~0 " "Destination node CW_char~0" {  } { { "Angelia.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Angelia.v" 1229 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 67615 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1486012267686 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Tx_MAC:Tx_MAC_inst\|Add40~0 " "Destination node Tx_MAC:Tx_MAC_inst\|Add40~0" {  } { { "Tx_MAC.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Tx_MAC.v" 737 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 70052 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1486012267686 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Tx_MAC:Tx_MAC_inst\|Selector172~178 " "Destination node Tx_MAC:Tx_MAC_inst\|Selector172~178" {  } { { "Tx_MAC.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Tx_MAC.v" 921 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 70659 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1486012267686 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Tx_MAC:Tx_MAC_inst\|Add40~1 " "Destination node Tx_MAC:Tx_MAC_inst\|Add40~1" {  } { { "Tx_MAC.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Tx_MAC.v" 737 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 70968 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1486012267686 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Tx_MAC:Tx_MAC_inst\|Add40~2 " "Destination node Tx_MAC:Tx_MAC_inst\|Add40~2" {  } { { "Tx_MAC.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Tx_MAC.v" 737 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 71261 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1486012267686 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Tx_MAC:Tx_MAC_inst\|always1~0 " "Destination node Tx_MAC:Tx_MAC_inst\|always1~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 71493 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1486012267686 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Rx_MAC:Rx_MAC_inst\|always2~32 " "Destination node Rx_MAC:Rx_MAC_inst\|always2~32" {  } { { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 71537 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1486012267686 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1486012267686 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1486012267686 ""}  } { { "Rx_MAC.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Rx_MAC.v" 195 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 14078 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1486012267686 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comb~4  " "Automatically promoted node comb~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1486012267687 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PHY_Rx_fifo:PHY_Rx_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0jk1:auto_generated\|altsyncram_6l31:fifo_ram\|address_reg_b\[0\] " "Destination node PHY_Rx_fifo:PHY_Rx_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0jk1:auto_generated\|altsyncram_6l31:fifo_ram\|address_reg_b\[0\]" {  } { { "db/altsyncram_6l31.tdf" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/db/altsyncram_6l31.tdf" 47 15 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 11668 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1486012267687 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1486012267687 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 138236 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1486012267687 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comb~3  " "Automatically promoted node comb~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1486012267687 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 72743 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1486012267687 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IF_rst~0  " "Automatically promoted node IF_rst~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1486012267687 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IF_SYNC_state.SYNC_START " "Destination node IF_SYNC_state.SYNC_START" {  } { { "Angelia.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Angelia.v" 1941 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 16720 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1486012267687 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FIFO:RXF\|usedw\[8\] " "Destination node FIFO:RXF\|usedw\[8\]" {  } { { "FIFO.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/FIFO.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 1606 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1486012267687 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FIFO:RXF\|usedw\[9\] " "Destination node FIFO:RXF\|usedw\[9\]" {  } { { "FIFO.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/FIFO.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 1607 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1486012267687 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FIFO:RXF\|usedw\[10\] " "Destination node FIFO:RXF\|usedw\[10\]" {  } { { "FIFO.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/FIFO.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 1608 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1486012267687 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FIFO:RXF\|usedw\[11\] " "Destination node FIFO:RXF\|usedw\[11\]" {  } { { "FIFO.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/FIFO.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 1609 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1486012267687 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FIFO:RXF\|usedw\[2\] " "Destination node FIFO:RXF\|usedw\[2\]" {  } { { "FIFO.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/FIFO.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 1600 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1486012267687 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FIFO:RXF\|usedw\[3\] " "Destination node FIFO:RXF\|usedw\[3\]" {  } { { "FIFO.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/FIFO.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 1601 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1486012267687 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FIFO:RXF\|usedw\[4\] " "Destination node FIFO:RXF\|usedw\[4\]" {  } { { "FIFO.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/FIFO.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 1602 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1486012267687 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FIFO:RXF\|usedw\[5\] " "Destination node FIFO:RXF\|usedw\[5\]" {  } { { "FIFO.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/FIFO.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 1603 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1486012267687 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FIFO:RXF\|usedw\[6\] " "Destination node FIFO:RXF\|usedw\[6\]" {  } { { "FIFO.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/FIFO.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 1604 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1486012267687 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1486012267687 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1486012267687 ""}  } { { "Angelia.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Angelia.v" 518 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 65661 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1486012267687 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1486012274301 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1486012274391 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1486012274396 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1486012274510 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1486012274695 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1486012274861 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1486012280240 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "4869 Embedded multiplier block " "Packed 4869 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1486012280327 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "100 Embedded multiplier output " "Packed 100 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1486012280327 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "1 I/O Input Buffer " "Packed 1 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1486012280327 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "2264 " "Created 2264 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1486012280327 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1486012280327 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "15 unused 3.3V 1 14 0 " "Number of I/O pins in group: 15 (unused VREF, 3.3V VCCIO, 1 input, 14 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVCMOS. " "I/O standards used: 3.3-V LVCMOS." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1486012280871 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1486012280871 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1486012280871 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 16 40 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 16 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1486012280873 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 11 52 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 11 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1486012280873 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 14 59 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  59 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1486012280873 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 9 62 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1486012280873 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 20 45 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 20 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1486012280873 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 37 21 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 37 total pin(s) used --  21 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1486012280873 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 18 54 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 18 total pin(s) used --  54 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1486012280873 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 18 53 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 18 total pin(s) used --  53 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1486012280873 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1486012280873 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1486012280873 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL_IF:PLL_IF_inst\|altpll:altpll_component\|PLL_IF_altpll:auto_generated\|pll1 clk\[1\] CMCLK~output " "PLL \"PLL_IF:PLL_IF_inst\|altpll:altpll_component\|PLL_IF_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"CMCLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_if_altpll.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/db/pll_if_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "PLL_IF.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/PLL_IF.v" 116 0 0 } } { "Angelia.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Angelia.v" 549 0 0 } } { "Angelia.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Angelia.v" 378 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1486012281431 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL_IF:PLL_IF_inst\|altpll:altpll_component\|PLL_IF_altpll:auto_generated\|pll1 clk\[2\] CBCLK~output " "PLL \"PLL_IF:PLL_IF_inst\|altpll:altpll_component\|PLL_IF_altpll:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"CBCLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_if_altpll.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/db/pll_if_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "PLL_IF.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/PLL_IF.v" 116 0 0 } } { "Angelia.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Angelia.v" 549 0 0 } } { "Angelia.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Angelia.v" 374 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1486012281432 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL_IF:PLL_IF_inst\|altpll:altpll_component\|PLL_IF_altpll:auto_generated\|pll1 clk\[3\] CLRCOUT~output " "PLL \"PLL_IF:PLL_IF_inst\|altpll:altpll_component\|PLL_IF_altpll:auto_generated\|pll1\" output port clk\[3\] feeds output pin \"CLRCOUT~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_if_altpll.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/db/pll_if_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "PLL_IF.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/PLL_IF.v" 116 0 0 } } { "Angelia.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Angelia.v" 549 0 0 } } { "Angelia.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Angelia.v" 376 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1486012281432 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL_IF:PLL_IF_inst\|altpll:altpll_component\|PLL_IF_altpll:auto_generated\|pll1 clk\[3\] CLRCIN~output " "PLL \"PLL_IF:PLL_IF_inst\|altpll:altpll_component\|PLL_IF_altpll:auto_generated\|pll1\" output port clk\[3\] feeds output pin \"CLRCIN~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_if_altpll.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/db/pll_if_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "PLL_IF.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/PLL_IF.v" 116 0 0 } } { "Angelia.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Angelia.v" 549 0 0 } } { "Angelia.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Angelia.v" 375 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1486012281432 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL_clocks:PLL_clocks_inst\|altpll:altpll_component\|PLL_clocks_altpll:auto_generated\|pll1 clk\[1\] ASMI_interface:ASMI_int_inst\|ASMI:ASMI_inst\|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component\|sd2~ALTERA_DCLK_OBUF " "PLL \"PLL_clocks:PLL_clocks_inst\|altpll:altpll_component\|PLL_clocks_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"ASMI_interface:ASMI_int_inst\|ASMI:ASMI_inst\|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component\|sd2~ALTERA_DCLK_OBUF\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_clocks_altpll.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/db/pll_clocks_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "PLL_clocks.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/PLL_clocks.v" 112 0 0 } } { "Angelia.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Angelia.v" 566 0 0 } } { "db/ASMI.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/db/ASMI.v" 457 -1 0 } } { "db/ASMI.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/db/ASMI.v" 1825 0 0 } } { "ASMI_interface.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/ASMI_interface.v" 196 0 0 } } { "Angelia.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Angelia.v" 1205 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1486012281435 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL_clocks:PLL_clocks_inst\|altpll:altpll_component\|PLL_clocks_altpll:auto_generated\|pll1 clk\[1\] PHY_TX_CLOCK~output " "PLL \"PLL_clocks:PLL_clocks_inst\|altpll:altpll_component\|PLL_clocks_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"PHY_TX_CLOCK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_clocks_altpll.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/db/pll_clocks_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "PLL_clocks.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/PLL_clocks.v" 112 0 0 } } { "Angelia.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Angelia.v" 566 0 0 } } { "Angelia.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Angelia.v" 388 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1486012281435 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "C122_SHIFT_PLL:SHIFT_inst\|altpll:altpll_component\|C122_SHIFT_PLL_altpll:auto_generated\|pll1 0 " "PLL \"C122_SHIFT_PLL:SHIFT_inst\|altpll:altpll_component\|C122_SHIFT_PLL_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] C122_SHIFT_PLL:SHIFT_inst\|altpll:altpll_component\|C122_SHIFT_PLL_altpll:auto_generated\|pll1 driven by _122MHz~inputclkctrl which is OUTCLK output port of Clock control block type node _122MHz~inputclkctrl " "Input port INCLK\[0\] of node \"C122_SHIFT_PLL:SHIFT_inst\|altpll:altpll_component\|C122_SHIFT_PLL_altpll:auto_generated\|pll1\" is driven by _122MHz~inputclkctrl which is OUTCLK output port of Clock control block type node _122MHz~inputclkctrl" {  } { { "db/c122_shift_pll_altpll.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/db/c122_shift_pll_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "C122_SHIFT_PLL.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/C122_SHIFT_PLL.v" 104 0 0 } } { "Angelia.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Angelia.v" 2765 0 0 } } { "Angelia.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Angelia.v" 341 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1486012281439 ""}  } { { "db/c122_shift_pll_altpll.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/db/c122_shift_pll_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "C122_SHIFT_PLL.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/C122_SHIFT_PLL.v" 104 0 0 } } { "Angelia.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Angelia.v" 2765 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1486012281439 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:47 " "Fitter preparation operations ending: elapsed time is 00:00:47" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1486012290133 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1486012290219 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1486012298548 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:52 " "Fitter placement preparation operations ending: elapsed time is 00:00:52" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1486012351006 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1486012351780 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1486012999327 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:10:48 " "Fitter placement operations ending: elapsed time is 00:10:48" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1486012999327 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1486013009842 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "18 " "Router estimated average interconnect usage is 18% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "35 X92_Y24 X103_Y36 " "Router estimated peak interconnect usage is 35% of the available device resources in the region that extends from location X92_Y24 to location X103_Y36" {  } { { "loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 1 { 0 "Router estimated peak interconnect usage is 35% of the available device resources in the region that extends from location X92_Y24 to location X103_Y36"} { { 12 { 0 ""} 92 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1486013087146 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1486013087146 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1486013114515 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1486013114515 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1486013114515 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:39 " "Fitter routing operations ending: elapsed time is 00:01:39" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1486013114526 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 122.81 " "Total time spent on timing analysis during the Fitter is 122.81 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1486013116450 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1486013117014 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1486013124281 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1486013124310 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1486013133234 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:31 " "Fitter post-fit operations ending: elapsed time is 00:00:31" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1486013147361 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1486013158679 ""}
{ "Warning" "WFIOMGR_FIOMGR_MUST_USE_EXTERNAL_CLAMPING_DIODE_TOP_LEVEL" "1 " "Following 1 pins must use external clamping diodes." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ASMI_interface:ASMI_int_inst\|ASMI:ASMI_inst\|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component\|sd2~ALTERA_DATA0 3.3-V LVCMOS N7 " "Pin ASMI_interface:ASMI_int_inst\|ASMI:ASMI_inst\|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component\|sd2~ALTERA_DATA0 uses I/O standard 3.3-V LVCMOS at N7" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|sd2~ALTERA_DATA0 } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ASMI_interface:ASMI_int_inst\|ASMI:ASMI_inst\|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component\|sd2~ALTERA_DATA0" } } } } { "db/ASMI.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/db/ASMI.v" 457 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 65607 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1486013160031 ""}  } {  } 0 169180 "Following %1!d! pins must use external clamping diodes." 0 0 "Fitter" 0 -1 1486013160031 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "62 Cyclone IV E " "62 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PHY_INT_N 3.3-V LVCMOS D1 " "Pin PHY_INT_N uses I/O standard 3.3-V LVCMOS at D1" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { PHY_INT_N } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PHY_INT_N" } } } } { "Angelia.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Angelia.v" 393 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 1062 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1486013160031 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK_25MHZ 3.3-V LVCMOS AG14 " "Pin CLK_25MHZ uses I/O standard 3.3-V LVCMOS at AG14" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { CLK_25MHZ } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_25MHZ" } } } } { "Angelia.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Angelia.v" 395 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 1064 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1486013160031 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_SDI 3.3-V LVCMOS J28 " "Pin SPI_SDI uses I/O standard 3.3-V LVCMOS at J28" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SPI_SDI } } } { "Angelia.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Angelia.v" 418 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 1075 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1486013160031 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MODE2 3.3-V LVCMOS Y13 " "Pin MODE2 uses I/O standard 3.3-V LVCMOS at Y13" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { MODE2 } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MODE2" } } } } { "Angelia.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Angelia.v" 428 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 1079 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1486013160031 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ANT_TUNE 3.3-V LVCMOS AH11 " "Pin ANT_TUNE uses I/O standard 3.3-V LVCMOS at AH11" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ANT_TUNE } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ANT_TUNE" } } } } { "Angelia.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Angelia.v" 429 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 1080 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1486013160031 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO2 3.3-V LVCMOS AH10 " "Pin IO2 uses I/O standard 3.3-V LVCMOS at AH10" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { IO2 } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO2" } } } } { "Angelia.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Angelia.v" 431 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 1082 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1486013160031 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PHY_MDIO 3.3-V LVCMOS G5 " "Pin PHY_MDIO uses I/O standard 3.3-V LVCMOS at G5" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { PHY_MDIO } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PHY_MDIO" } } } } { "Angelia.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Angelia.v" 398 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 1065 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1486013160031 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OSC_10MHZ 3.3-V LVCMOS B14 " "Pin OSC_10MHZ uses I/O standard 3.3-V LVCMOS at B14" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { OSC_10MHZ } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OSC_10MHZ" } } } } { "Angelia.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Angelia.v" 342 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 1028 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1486013160031 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO4 3.3-V LVCMOS AE18 " "Pin IO4 uses I/O standard 3.3-V LVCMOS at AE18" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { IO4 } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO4" } } } } { "Angelia.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Angelia.v" 434 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 1083 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1486013160031 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "_122MHz 3.3-V LVCMOS B15 " "Pin _122MHz uses I/O standard 3.3-V LVCMOS at B15" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { _122MHz } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "_122MHz" } } } } { "Angelia.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Angelia.v" 341 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 1027 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1486013160031 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LTC2208_122MHz 3.3-V LVCMOS J27 " "Pin LTC2208_122MHz uses I/O standard 3.3-V LVCMOS at J27" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { LTC2208_122MHz } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LTC2208_122MHz" } } } } { "Angelia.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Angelia.v" 356 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 1035 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1486013160031 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PHY_CLK125 3.3-V LVCMOS Y2 " "Pin PHY_CLK125 uses I/O standard 3.3-V LVCMOS at Y2" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { PHY_CLK125 } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PHY_CLK125" } } } } { "Angelia.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Angelia.v" 392 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 1061 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1486013160031 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RX_DV 3.3-V LVCMOS C2 " "Pin RX_DV uses I/O standard 3.3-V LVCMOS at C2" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { RX_DV } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RX_DV" } } } } { "Angelia.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Angelia.v" 390 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 1059 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1486013160031 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY_DASH 3.3-V LVCMOS AE20 " "Pin KEY_DASH uses I/O standard 3.3-V LVCMOS at AE20" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { KEY_DASH } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY_DASH" } } } } { "Angelia.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Angelia.v" 426 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 1078 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1486013160031 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY_DOT 3.3-V LVCMOS AE19 " "Pin KEY_DOT uses I/O standard 3.3-V LVCMOS at AE19" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { KEY_DOT } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY_DOT" } } } } { "Angelia.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Angelia.v" 425 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 1077 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1486013160031 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SO 3.3-V LVCMOS AH7 " "Pin SO uses I/O standard 3.3-V LVCMOS at AH7" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SO } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SO" } } } } { "Angelia.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Angelia.v" 404 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 1069 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1486013160031 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PHY_RX_CLOCK 3.3-V LVCMOS AG15 " "Pin PHY_RX_CLOCK uses I/O standard 3.3-V LVCMOS at AG15" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { PHY_RX_CLOCK } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PHY_RX_CLOCK" } } } } { "Angelia.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Angelia.v" 391 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 1060 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1486013160031 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO8 3.3-V LVCMOS AE25 " "Pin IO8 uses I/O standard 3.3-V LVCMOS at AE25" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { IO8 } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO8" } } } } { "Angelia.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Angelia.v" 437 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 1086 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1486013160031 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OVERFLOW 3.3-V LVCMOS H24 " "Pin OVERFLOW uses I/O standard 3.3-V LVCMOS at H24" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { OVERFLOW } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OVERFLOW" } } } } { "Angelia.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Angelia.v" 358 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 1037 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1486013160031 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OVERFLOW_2 3.3-V LVCMOS R26 " "Pin OVERFLOW_2 uses I/O standard 3.3-V LVCMOS at R26" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { OVERFLOW_2 } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OVERFLOW_2" } } } } { "Angelia.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Angelia.v" 359 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 1038 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1486013160031 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO5 3.3-V LVCMOS AE21 " "Pin IO5 uses I/O standard 3.3-V LVCMOS at AE21" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { IO5 } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO5" } } } } { "Angelia.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Angelia.v" 435 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 1084 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1486013160031 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO6 3.3-V LVCMOS AE24 " "Pin IO6 uses I/O standard 3.3-V LVCMOS at AE24" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { IO6 } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO6" } } } } { "Angelia.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Angelia.v" 436 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 1085 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1486013160031 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "INA\[4\] 3.3-V LVCMOS E25 " "Pin INA\[4\] uses I/O standard 3.3-V LVCMOS at E25" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { INA[4] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "INA\[4\]" } } } } { "Angelia.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Angelia.v" 354 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 975 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1486013160031 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "INA\[0\] 3.3-V LVCMOS B26 " "Pin INA\[0\] uses I/O standard 3.3-V LVCMOS at B26" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { INA[0] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "INA\[0\]" } } } } { "Angelia.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Angelia.v" 354 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 971 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1486013160031 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "INA\[12\] 3.3-V LVCMOS G24 " "Pin INA\[12\] uses I/O standard 3.3-V LVCMOS at G24" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { INA[12] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "INA\[12\]" } } } } { "Angelia.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Angelia.v" 354 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 983 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1486013160031 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "INA\[8\] 3.3-V LVCMOS F25 " "Pin INA\[8\] uses I/O standard 3.3-V LVCMOS at F25" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { INA[8] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "INA\[8\]" } } } } { "Angelia.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Angelia.v" 354 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 979 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1486013160031 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "INA\[5\] 3.3-V LVCMOS E26 " "Pin INA\[5\] uses I/O standard 3.3-V LVCMOS at E26" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { INA[5] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "INA\[5\]" } } } } { "Angelia.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Angelia.v" 354 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 976 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1486013160031 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "INA\[13\] 3.3-V LVCMOS G25 " "Pin INA\[13\] uses I/O standard 3.3-V LVCMOS at G25" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { INA[13] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "INA\[13\]" } } } } { "Angelia.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Angelia.v" 354 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 984 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1486013160031 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "INA\[1\] 3.3-V LVCMOS C26 " "Pin INA\[1\] uses I/O standard 3.3-V LVCMOS at C26" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { INA[1] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "INA\[1\]" } } } } { "Angelia.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Angelia.v" 354 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 972 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1486013160031 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "INA\[9\] 3.3-V LVCMOS F26 " "Pin INA\[9\] uses I/O standard 3.3-V LVCMOS at F26" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { INA[9] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "INA\[9\]" } } } } { "Angelia.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Angelia.v" 354 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 980 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1486013160031 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "INA\[6\] 3.3-V LVCMOS E27 " "Pin INA\[6\] uses I/O standard 3.3-V LVCMOS at E27" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { INA[6] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "INA\[6\]" } } } } { "Angelia.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Angelia.v" 354 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 977 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1486013160031 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "INA\[14\] 3.3-V LVCMOS G26 " "Pin INA\[14\] uses I/O standard 3.3-V LVCMOS at G26" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { INA[14] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "INA\[14\]" } } } } { "Angelia.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Angelia.v" 354 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 985 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1486013160031 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "INA\[2\] 3.3-V LVCMOS D26 " "Pin INA\[2\] uses I/O standard 3.3-V LVCMOS at D26" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { INA[2] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "INA\[2\]" } } } } { "Angelia.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Angelia.v" 354 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 973 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1486013160031 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "INA\[10\] 3.3-V LVCMOS F27 " "Pin INA\[10\] uses I/O standard 3.3-V LVCMOS at F27" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { INA[10] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "INA\[10\]" } } } } { "Angelia.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Angelia.v" 354 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 981 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1486013160031 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "INA\[7\] 3.3-V LVCMOS F24 " "Pin INA\[7\] uses I/O standard 3.3-V LVCMOS at F24" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { INA[7] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "INA\[7\]" } } } } { "Angelia.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Angelia.v" 354 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 978 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1486013160031 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "INA\[15\] 3.3-V LVCMOS H23 " "Pin INA\[15\] uses I/O standard 3.3-V LVCMOS at H23" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { INA[15] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "INA\[15\]" } } } } { "Angelia.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Angelia.v" 354 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 986 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1486013160031 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "INA\[3\] 3.3-V LVCMOS E24 " "Pin INA\[3\] uses I/O standard 3.3-V LVCMOS at E24" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { INA[3] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "INA\[3\]" } } } } { "Angelia.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Angelia.v" 354 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 974 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1486013160031 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "INA\[11\] 3.3-V LVCMOS G23 " "Pin INA\[11\] uses I/O standard 3.3-V LVCMOS at G23" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { INA[11] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "INA\[11\]" } } } } { "Angelia.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Angelia.v" 354 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 982 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1486013160031 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LTC2208_122MHz_2 3.3-V LVCMOS Y27 " "Pin LTC2208_122MHz_2 uses I/O standard 3.3-V LVCMOS at Y27" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { LTC2208_122MHz_2 } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LTC2208_122MHz_2" } } } } { "Angelia.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Angelia.v" 357 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 1036 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1486013160031 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PHY_RX\[0\] 3.3-V LVCMOS E1 " "Pin PHY_RX\[0\] uses I/O standard 3.3-V LVCMOS at E1" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { PHY_RX[0] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PHY_RX\[0\]" } } } } { "Angelia.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Angelia.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 1007 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1486013160031 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PHY_RX\[1\] 3.3-V LVCMOS E4 " "Pin PHY_RX\[1\] uses I/O standard 3.3-V LVCMOS at E4" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { PHY_RX[1] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PHY_RX\[1\]" } } } } { "Angelia.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Angelia.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 1008 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1486013160031 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PHY_RX\[3\] 3.3-V LVCMOS F1 " "Pin PHY_RX\[3\] uses I/O standard 3.3-V LVCMOS at F1" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { PHY_RX[3] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PHY_RX\[3\]" } } } } { "Angelia.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Angelia.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 1010 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1486013160031 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PHY_RX\[2\] 3.3-V LVCMOS E5 " "Pin PHY_RX\[2\] uses I/O standard 3.3-V LVCMOS at E5" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { PHY_RX[2] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PHY_RX\[2\]" } } } } { "Angelia.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Angelia.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 1009 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1486013160031 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADCMISO 3.3-V LVCMOS AE26 " "Pin ADCMISO uses I/O standard 3.3-V LVCMOS at AE26" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ADCMISO } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADCMISO" } } } } { "Angelia.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Angelia.v" 413 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 1073 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1486013160031 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PTT 3.3-V LVCMOS AE22 " "Pin PTT uses I/O standard 3.3-V LVCMOS at AE22" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { PTT } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PTT" } } } } { "Angelia.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Angelia.v" 424 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 1076 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1486013160031 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CDOUT 3.3-V LVCMOS B3 " "Pin CDOUT uses I/O standard 3.3-V LVCMOS at B3" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { CDOUT } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CDOUT" } } } } { "Angelia.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Angelia.v" 383 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 1056 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1486013160031 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "INA_2\[15\] 3.3-V LVCMOS N25 " "Pin INA_2\[15\] uses I/O standard 3.3-V LVCMOS at N25" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { INA_2[15] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "INA_2\[15\]" } } } } { "Angelia.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Angelia.v" 355 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 1002 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1486013160031 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "INA_2\[0\] 3.3-V LVCMOS K22 " "Pin INA_2\[0\] uses I/O standard 3.3-V LVCMOS at K22" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { INA_2[0] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "INA_2\[0\]" } } } } { "Angelia.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Angelia.v" 355 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 987 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1486013160031 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "INA_2\[14\] 3.3-V LVCMOS M28 " "Pin INA_2\[14\] uses I/O standard 3.3-V LVCMOS at M28" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { INA_2[14] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "INA_2\[14\]" } } } } { "Angelia.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Angelia.v" 355 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 1001 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1486013160031 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "INA_2\[13\] 3.3-V LVCMOS M27 " "Pin INA_2\[13\] uses I/O standard 3.3-V LVCMOS at M27" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { INA_2[13] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "INA_2\[13\]" } } } } { "Angelia.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Angelia.v" 355 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 1000 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1486013160031 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "INA_2\[12\] 3.3-V LVCMOS M26 " "Pin INA_2\[12\] uses I/O standard 3.3-V LVCMOS at M26" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { INA_2[12] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "INA_2\[12\]" } } } } { "Angelia.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Angelia.v" 355 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 999 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1486013160031 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "INA_2\[11\] 3.3-V LVCMOS M25 " "Pin INA_2\[11\] uses I/O standard 3.3-V LVCMOS at M25" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { INA_2[11] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "INA_2\[11\]" } } } } { "Angelia.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Angelia.v" 355 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 998 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1486013160031 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "INA_2\[10\] 3.3-V LVCMOS L28 " "Pin INA_2\[10\] uses I/O standard 3.3-V LVCMOS at L28" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { INA_2[10] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "INA_2\[10\]" } } } } { "Angelia.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Angelia.v" 355 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 997 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1486013160031 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "INA_2\[9\] 3.3-V LVCMOS L27 " "Pin INA_2\[9\] uses I/O standard 3.3-V LVCMOS at L27" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { INA_2[9] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "INA_2\[9\]" } } } } { "Angelia.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Angelia.v" 355 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 996 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1486013160031 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "INA_2\[8\] 3.3-V LVCMOS L24 " "Pin INA_2\[8\] uses I/O standard 3.3-V LVCMOS at L24" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { INA_2[8] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "INA_2\[8\]" } } } } { "Angelia.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Angelia.v" 355 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 995 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1486013160031 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "INA_2\[7\] 3.3-V LVCMOS L23 " "Pin INA_2\[7\] uses I/O standard 3.3-V LVCMOS at L23" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { INA_2[7] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "INA_2\[7\]" } } } } { "Angelia.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Angelia.v" 355 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 994 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1486013160031 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "INA_2\[6\] 3.3-V LVCMOS L22 " "Pin INA_2\[6\] uses I/O standard 3.3-V LVCMOS at L22" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { INA_2[6] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "INA_2\[6\]" } } } } { "Angelia.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Angelia.v" 355 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 993 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1486013160031 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "INA_2\[5\] 3.3-V LVCMOS L21 " "Pin INA_2\[5\] uses I/O standard 3.3-V LVCMOS at L21" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { INA_2[5] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "INA_2\[5\]" } } } } { "Angelia.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Angelia.v" 355 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 992 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1486013160031 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "INA_2\[4\] 3.3-V LVCMOS K28 " "Pin INA_2\[4\] uses I/O standard 3.3-V LVCMOS at K28" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { INA_2[4] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "INA_2\[4\]" } } } } { "Angelia.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Angelia.v" 355 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 991 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1486013160031 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "INA_2\[3\] 3.3-V LVCMOS K27 " "Pin INA_2\[3\] uses I/O standard 3.3-V LVCMOS at K27" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { INA_2[3] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "INA_2\[3\]" } } } } { "Angelia.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Angelia.v" 355 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 990 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1486013160031 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "INA_2\[2\] 3.3-V LVCMOS K26 " "Pin INA_2\[2\] uses I/O standard 3.3-V LVCMOS at K26" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { INA_2[2] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "INA_2\[2\]" } } } } { "Angelia.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Angelia.v" 355 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 989 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1486013160031 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "INA_2\[1\] 3.3-V LVCMOS K25 " "Pin INA_2\[1\] uses I/O standard 3.3-V LVCMOS at K25" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { INA_2[1] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "INA_2\[1\]" } } } } { "Angelia.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Angelia.v" 355 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 988 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1486013160031 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1486013160031 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_FOR_CONFIGURATION_PIN_TOP_LEVEL" "1 " "PCI-clamp diode is not supported in this mode. The following 1 pins must meet the Altera requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Altera recommends termination method as specified in the Application Note 447." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ASMI_interface:ASMI_int_inst\|ASMI:ASMI_inst\|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component\|sd2~ALTERA_DATA0 3.3-V LVCMOS N7 " "Pin ASMI_interface:ASMI_int_inst\|ASMI:ASMI_inst\|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component\|sd2~ALTERA_DATA0 uses I/O standard 3.3-V LVCMOS at N7" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|sd2~ALTERA_DATA0 } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ASMI_interface:ASMI_int_inst\|ASMI:ASMI_inst\|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component\|sd2~ALTERA_DATA0" } } } } { "db/ASMI.v" "" { Text "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/db/ASMI.v" 457 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/" { { 0 { 0 ""} 0 65607 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1486013160035 ""}  } {  } 0 169203 "PCI-clamp diode is not supported in this mode. The following %1!d! pins must meet the Altera requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Altera recommends termination method as specified in the Application Note 447." 0 0 "Fitter" 0 -1 1486013160035 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Angelia.fit.smsg " "Generated suppressed messages file C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Angelia.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1486013163518 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 26 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2239 " "Peak virtual memory: 2239 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1486013171940 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 01 22:26:11 2017 " "Processing ended: Wed Feb 01 22:26:11 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1486013171940 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:15:31 " "Elapsed time: 00:15:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1486013171940 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:15:32 " "Total CPU time (on all processors): 00:15:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1486013171940 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1486013171940 ""}
