#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Thu Aug  2 11:57:30 2018
# Process ID: 27418
# Current directory: /home/yang/vcu118/vcu118.runs/synth_1
# Command line: vivado -log U500VCU118DevKitFPGAChip.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source U500VCU118DevKitFPGAChip.tcl
# Log file: /home/yang/vcu118/vcu118.runs/synth_1/U500VCU118DevKitFPGAChip.vds
# Journal file: /home/yang/vcu118/vcu118.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source U500VCU118DevKitFPGAChip.tcl -notrace
Command: synth_design -top U500VCU118DevKitFPGAChip -part xczu9eg-ffvb1156-2-i-es2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg-es2'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg-es2'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 27426 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1209.301 ; gain = 271.934 ; free physical = 7900 ; free virtual = 59397
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'U500VCU118DevKitFPGAChip' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:327705]
INFO: [Synth 8-638] synthesizing module 'IBUFDS' [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14161]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS' (1#1) [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14161]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [/home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (2#1) [/home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_1' [/home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/realtime/clk_wiz_1_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_1' (3#1) [/home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/realtime/clk_wiz_1_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'vcu118reset' [/home/yang/code/freedom/fpga-shells/xilinx/vcu118/vsrc/vcu118reset.v:7]
INFO: [Synth 8-638] synthesizing module 'sifive_reset_hold' [/home/yang/code/freedom/fpga-shells/xilinx/vcu118/vsrc/vcu118reset.v:46]
INFO: [Synth 8-638] synthesizing module 'sifive_reset_sync' [/home/yang/code/freedom/fpga-shells/xilinx/vcu118/vsrc/vcu118reset.v:30]
INFO: [Synth 8-256] done synthesizing module 'sifive_reset_sync' (4#1) [/home/yang/code/freedom/fpga-shells/xilinx/vcu118/vsrc/vcu118reset.v:30]
INFO: [Synth 8-256] done synthesizing module 'sifive_reset_hold' (5#1) [/home/yang/code/freedom/fpga-shells/xilinx/vcu118/vsrc/vcu118reset.v:46]
INFO: [Synth 8-256] done synthesizing module 'vcu118reset' (6#1) [/home/yang/code/freedom/fpga-shells/xilinx/vcu118/vsrc/vcu118reset.v:7]
INFO: [Synth 8-638] synthesizing module 'U500VCU118DevKitSystem' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:324837]
INFO: [Synth 8-638] synthesizing module 'IntXbar' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:1]
INFO: [Synth 8-256] done synthesizing module 'IntXbar' (7#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:1]
INFO: [Synth 8-638] synthesizing module 'SystemBus' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:100175]
INFO: [Synth 8-638] synthesizing module 'TLXbar' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:5872]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:7899]
INFO: [Synth 8-638] synthesizing module 'TLMonitor' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:22]
INFO: [Synth 8-638] synthesizing module 'plusarg_reader' [/home/yang/code/freedom/rocket-chip/src/main/resources/vsrc/plusarg_reader.v:7]
	Parameter FORMAT bound to: tilelink_timeout=%d - type: string 
	Parameter DEFAULT bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'plusarg_reader' (8#1) [/home/yang/code/freedom/rocket-chip/src/main/resources/vsrc/plusarg_reader.v:7]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor' (9#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:22]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:7937]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:7975]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:8013]
INFO: [Synth 8-256] done synthesizing module 'TLXbar' (10#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:5872]
INFO: [Synth 8-638] synthesizing module 'TLSplitter' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:17214]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:17658]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_4' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:11364]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_4' (11#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:11364]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:17696]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:17734]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:17772]
INFO: [Synth 8-256] done synthesizing module 'TLSplitter' (12#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:17214]
INFO: [Synth 8-638] synthesizing module 'PeripheryBus' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:72231]
INFO: [Synth 8-638] synthesizing module 'TLXbar_1' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:21199]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:21511]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_8' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:18103]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_8' (13#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:18103]
INFO: [Synth 8-256] done synthesizing module 'TLXbar_1' (14#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:21199]
INFO: [Synth 8-638] synthesizing module 'SimpleLazyModule' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:40917]
INFO: [Synth 8-638] synthesizing module 'TLBuffer' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:25838]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:25946]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_9' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:22128]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_9' (15#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:22128]
INFO: [Synth 8-638] synthesizing module 'Queue' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:25258]
INFO: [Synth 8-256] done synthesizing module 'Queue' (16#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:25258]
INFO: [Synth 8-638] synthesizing module 'Queue_1' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:25548]
INFO: [Synth 8-256] done synthesizing module 'Queue_1' (17#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:25548]
INFO: [Synth 8-256] done synthesizing module 'TLBuffer' (18#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:25838]
INFO: [Synth 8-638] synthesizing module 'TLAtomicAutomata' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:29219]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:30032]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_10' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:26081]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_10' (19#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:26081]
INFO: [Synth 8-256] done synthesizing module 'TLAtomicAutomata' (20#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:29219]
INFO: [Synth 8-638] synthesizing module 'TLFIFOFixer' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:34260]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:34324]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_11' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:31122]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_11' (21#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:31122]
INFO: [Synth 8-256] done synthesizing module 'TLFIFOFixer' (22#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:34260]
INFO: [Synth 8-638] synthesizing module 'TLWidthWidget' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:37525]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:37589]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_12' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:34387]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_12' (23#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:34387]
INFO: [Synth 8-256] done synthesizing module 'TLWidthWidget' (24#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:37525]
INFO: [Synth 8-638] synthesizing module 'TLBuffer_1' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:40790]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:40854]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_13' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:37652]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_13' (25#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:37652]
INFO: [Synth 8-256] done synthesizing module 'TLBuffer_1' (26#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:40790]
INFO: [Synth 8-256] done synthesizing module 'SimpleLazyModule' (27#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:40917]
INFO: [Synth 8-638] synthesizing module 'SimpleLazyModule_1' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:48268]
INFO: [Synth 8-638] synthesizing module 'TLFragmenter' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:44676]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:44845]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_14' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:41522]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_14' (28#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:41522]
INFO: [Synth 8-638] synthesizing module 'Repeater' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:44527]
INFO: [Synth 8-256] done synthesizing module 'Repeater' (29#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:44527]
INFO: [Synth 8-256] done synthesizing module 'TLFragmenter' (30#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:44676]
INFO: [Synth 8-638] synthesizing module 'TLBuffer_2' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:48165]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:48217]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_15' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:45160]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_15' (31#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:45160]
INFO: [Synth 8-256] done synthesizing module 'TLBuffer_2' (32#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:48165]
INFO: [Synth 8-256] done synthesizing module 'SimpleLazyModule_1' (33#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:48268]
INFO: [Synth 8-638] synthesizing module 'SimpleLazyModule_2' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:55175]
INFO: [Synth 8-638] synthesizing module 'TLFragmenter_1' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:51617]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:51786]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_16' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:48497]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_16' (34#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:48497]
INFO: [Synth 8-638] synthesizing module 'Repeater_1' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:51468]
INFO: [Synth 8-256] done synthesizing module 'Repeater_1' (35#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:51468]
INFO: [Synth 8-256] done synthesizing module 'TLFragmenter_1' (36#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:51617]
INFO: [Synth 8-638] synthesizing module 'TLBuffer_3' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:55072]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:55124]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_17' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:52101]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_17' (37#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:52101]
INFO: [Synth 8-256] done synthesizing module 'TLBuffer_3' (38#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:55072]
INFO: [Synth 8-256] done synthesizing module 'SimpleLazyModule_2' (39#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:55175]
INFO: [Synth 8-638] synthesizing module 'SimpleLazyModule_3' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:62078]
INFO: [Synth 8-638] synthesizing module 'TLFragmenter_2' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:58522]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:58691]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_18' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:55404]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_18' (40#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:55404]
INFO: [Synth 8-638] synthesizing module 'Repeater_2' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:58373]
INFO: [Synth 8-256] done synthesizing module 'Repeater_2' (41#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:58373]
INFO: [Synth 8-256] done synthesizing module 'TLFragmenter_2' (42#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:58522]
INFO: [Synth 8-638] synthesizing module 'TLBuffer_4' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:61975]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:62027]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_19' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:59006]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_19' (43#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:59006]
INFO: [Synth 8-256] done synthesizing module 'TLBuffer_4' (44#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:61975]
INFO: [Synth 8-256] done synthesizing module 'SimpleLazyModule_3' (45#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:62078]
INFO: [Synth 8-638] synthesizing module 'SimpleLazyModule_8' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:71941]
INFO: [Synth 8-638] synthesizing module 'TLFragmenter_3' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:65283]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:65429]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_20' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:62307]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_20' (46#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:62307]
INFO: [Synth 8-638] synthesizing module 'Repeater_3' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:65134]
INFO: [Synth 8-256] done synthesizing module 'Repeater_3' (47#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:65134]
INFO: [Synth 8-256] done synthesizing module 'TLFragmenter_3' (48#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:65283]
INFO: [Synth 8-638] synthesizing module 'TLWidthWidget_1' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:68684]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:68781]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_21' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:65722]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_21' (49#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:65722]
INFO: [Synth 8-638] synthesizing module 'Repeater_4' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:68613]
INFO: [Synth 8-256] done synthesizing module 'Repeater_4' (50#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:68613]
INFO: [Synth 8-256] done synthesizing module 'TLWidthWidget_1' (51#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:68684]
INFO: [Synth 8-638] synthesizing module 'TLBuffer_9' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:71844]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:71893]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_22' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:68953]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_22' (52#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:68953]
INFO: [Synth 8-256] done synthesizing module 'TLBuffer_9' (53#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:71844]
INFO: [Synth 8-256] done synthesizing module 'SimpleLazyModule_8' (54#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:71941]
INFO: [Synth 8-256] done synthesizing module 'PeripheryBus' (55#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:72231]
INFO: [Synth 8-638] synthesizing module 'SimpleLazyModule_9' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:82738]
INFO: [Synth 8-638] synthesizing module 'TLFIFOFixer_1' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:76137]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:76201]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_23' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:73027]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_23' (56#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:73027]
INFO: [Synth 8-256] done synthesizing module 'TLFIFOFixer_1' (57#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:76137]
INFO: [Synth 8-638] synthesizing module 'TLWidthWidget_2' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:79374]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:79438]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_24' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:76264]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_24' (58#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:76264]
INFO: [Synth 8-256] done synthesizing module 'TLWidthWidget_2' (59#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:79374]
INFO: [Synth 8-638] synthesizing module 'TLBuffer_10' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:82611]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:82675]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_25' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:79501]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_25' (60#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:79501]
INFO: [Synth 8-256] done synthesizing module 'TLBuffer_10' (61#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:82611]
INFO: [Synth 8-256] done synthesizing module 'SimpleLazyModule_9' (62#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:82738]
INFO: [Synth 8-638] synthesizing module 'SimpleLazyModule_11' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:83127]
INFO: [Synth 8-256] done synthesizing module 'SimpleLazyModule_11' (63#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:83127]
INFO: [Synth 8-638] synthesizing module 'SimpleLazyModule_12' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:95886]
INFO: [Synth 8-638] synthesizing module 'TLBuffer_11' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:89312]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:89438]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_26' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:83238]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_26' (64#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:83238]
INFO: [Synth 8-256] done synthesizing module 'TLBuffer_11' (65#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:89312]
INFO: [Synth 8-638] synthesizing module 'TLFIFOFixer_2' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:95636]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:95762]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_27' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:89562]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_27' (66#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:89562]
INFO: [Synth 8-256] done synthesizing module 'TLFIFOFixer_2' (67#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:95636]
INFO: [Synth 8-256] done synthesizing module 'SimpleLazyModule_12' (68#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:95886]
INFO: [Synth 8-638] synthesizing module 'SimpleLazyModule_16' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:100026]
INFO: [Synth 8-638] synthesizing module 'TLBuffer_15' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:99795]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:99895]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_34' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:96436]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_34' (69#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:96436]
INFO: [Synth 8-638] synthesizing module 'Queue_2' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:99530]
INFO: [Synth 8-256] done synthesizing module 'Queue_2' (70#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:99530]
INFO: [Synth 8-256] done synthesizing module 'TLBuffer_15' (71#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:99795]
INFO: [Synth 8-256] done synthesizing module 'SimpleLazyModule_16' (72#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:100026]
INFO: [Synth 8-256] done synthesizing module 'SystemBus' (73#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:100175]
INFO: [Synth 8-638] synthesizing module 'PeripheryBus_1' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:139944]
INFO: [Synth 8-638] synthesizing module 'TLXbar_2' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:106465]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:106722]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_35' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:103397]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_35' (74#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:103397]
INFO: [Synth 8-256] done synthesizing module 'TLXbar_2' (75#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:106465]
INFO: [Synth 8-638] synthesizing module 'SimpleLazyModule_17' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:115887]
INFO: [Synth 8-638] synthesizing module 'TLBuffer_16' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:110629]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:110737]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_36' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:107237]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_36' (76#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:107237]
INFO: [Synth 8-638] synthesizing module 'Queue_4' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:110339]
INFO: [Synth 8-256] done synthesizing module 'Queue_4' (77#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:110339]
INFO: [Synth 8-256] done synthesizing module 'TLBuffer_16' (78#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:110629]
INFO: [Synth 8-638] synthesizing module 'TLAtomicAutomata_1' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:113982]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:114796]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_37' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:110872]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_37' (79#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:110872]
INFO: [Synth 8-256] done synthesizing module 'TLAtomicAutomata_1' (80#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:113982]
INFO: [Synth 8-256] done synthesizing module 'SimpleLazyModule_17' (81#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:115887]
INFO: [Synth 8-638] synthesizing module 'TLBuffer_17' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:119278]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:119386]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_38' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:116168]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_38' (82#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:116168]
INFO: [Synth 8-256] done synthesizing module 'TLBuffer_17' (83#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:119278]
INFO: [Synth 8-638] synthesizing module 'SimpleLazyModule_18' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:126199]
INFO: [Synth 8-638] synthesizing module 'TLFragmenter_4' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:122641]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:122810]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_39' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:119521]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_39' (84#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:119521]
INFO: [Synth 8-638] synthesizing module 'Repeater_5' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:122492]
INFO: [Synth 8-256] done synthesizing module 'Repeater_5' (85#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:122492]
INFO: [Synth 8-256] done synthesizing module 'TLFragmenter_4' (86#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:122641]
INFO: [Synth 8-638] synthesizing module 'TLBuffer_18' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:126096]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:126148]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_40' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:123125]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_40' (87#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:123125]
INFO: [Synth 8-256] done synthesizing module 'TLBuffer_18' (88#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:126096]
INFO: [Synth 8-256] done synthesizing module 'SimpleLazyModule_18' (89#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:126199]
INFO: [Synth 8-638] synthesizing module 'SimpleLazyModule_19' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:132957]
INFO: [Synth 8-638] synthesizing module 'TLFragmenter_5' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:129399]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:129568]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_41' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:126428]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_41' (90#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:126428]
INFO: [Synth 8-256] done synthesizing module 'TLFragmenter_5' (91#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:129399]
INFO: [Synth 8-638] synthesizing module 'TLBuffer_19' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:132854]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:132906]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_42' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:129883]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_42' (92#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:129883]
INFO: [Synth 8-256] done synthesizing module 'TLBuffer_19' (93#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:132854]
INFO: [Synth 8-256] done synthesizing module 'SimpleLazyModule_19' (94#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:132957]
INFO: [Synth 8-638] synthesizing module 'SimpleLazyModule_20' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:139715]
INFO: [Synth 8-638] synthesizing module 'TLFragmenter_6' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:136157]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:136326]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_43' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:133186]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_43' (95#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:133186]
INFO: [Synth 8-256] done synthesizing module 'TLFragmenter_6' (96#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:136157]
INFO: [Synth 8-638] synthesizing module 'TLBuffer_20' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:139612]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:139664]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_44' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:136641]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_44' (97#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:136641]
INFO: [Synth 8-256] done synthesizing module 'TLBuffer_20' (98#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:139612]
INFO: [Synth 8-256] done synthesizing module 'SimpleLazyModule_20' (99#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:139715]
INFO: [Synth 8-256] done synthesizing module 'PeripheryBus_1' (100#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:139944]
INFO: [Synth 8-638] synthesizing module 'TLBroadcast' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:148010]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:148762]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_45' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:140709]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_45' (101#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:140709]
INFO: [Synth 8-638] synthesizing module 'TLBroadcastTracker' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:146594]
INFO: [Synth 8-638] synthesizing module 'Queue_8' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:146454]
INFO: [Synth 8-256] done synthesizing module 'Queue_8' (102#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:146454]
INFO: [Synth 8-256] done synthesizing module 'TLBroadcastTracker' (103#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:146594]
INFO: [Synth 8-638] synthesizing module 'TLBroadcastTracker_1' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:146948]
INFO: [Synth 8-256] done synthesizing module 'TLBroadcastTracker_1' (104#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:146948]
INFO: [Synth 8-638] synthesizing module 'TLBroadcastTracker_2' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:147302]
INFO: [Synth 8-256] done synthesizing module 'TLBroadcastTracker_2' (105#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:147302]
INFO: [Synth 8-638] synthesizing module 'TLBroadcastTracker_3' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:147656]
INFO: [Synth 8-256] done synthesizing module 'TLBroadcastTracker_3' (106#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:147656]
INFO: [Synth 8-256] done synthesizing module 'TLBroadcast' (107#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:148010]
INFO: [Synth 8-638] synthesizing module 'TLWidthWidget_3' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:152930]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:152993]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_46' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:149956]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_46' (108#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:149956]
INFO: [Synth 8-256] done synthesizing module 'TLWidthWidget_3' (109#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:152930]
INFO: [Synth 8-638] synthesizing module 'MemoryBus' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:166019]
INFO: [Synth 8-638] synthesizing module 'TLXbar_4' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:156029]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:156101]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_47' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:153055]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_47' (110#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:153055]
INFO: [Synth 8-256] done synthesizing module 'TLXbar_4' (111#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:156029]
INFO: [Synth 8-638] synthesizing module 'SimpleLazyModule_22' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:162464]
INFO: [Synth 8-638] synthesizing module 'TLBuffer_23' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:159236]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:159300]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_48' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:156262]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_48' (112#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:156262]
INFO: [Synth 8-256] done synthesizing module 'TLBuffer_23' (113#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:159236]
INFO: [Synth 8-638] synthesizing module 'TLFilter' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:162337]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:162401]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_49' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:159363]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_49' (114#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:159363]
INFO: [Synth 8-256] done synthesizing module 'TLFilter' (115#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:162337]
INFO: [Synth 8-256] done synthesizing module 'SimpleLazyModule_22' (116#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:162464]
INFO: [Synth 8-638] synthesizing module 'SimpleLazyModule_23' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:165846]
INFO: [Synth 8-638] synthesizing module 'TLBuffer_24' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:165719]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:165783]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_50' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:162745]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_50' (117#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:162745]
INFO: [Synth 8-256] done synthesizing module 'TLBuffer_24' (118#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:165719]
INFO: [Synth 8-256] done synthesizing module 'SimpleLazyModule_23' (119#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:165846]
INFO: [Synth 8-256] done synthesizing module 'MemoryBus' (120#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:166019]
INFO: [Synth 8-638] synthesizing module 'TLPLIC' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:169583]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:170246]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_51' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:166408]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_51' (121#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:166408]
INFO: [Synth 8-638] synthesizing module 'LevelGateway' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:169271]
INFO: [Synth 8-256] done synthesizing module 'LevelGateway' (122#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:169271]
INFO: [Synth 8-638] synthesizing module 'PLICFanIn' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:169324]
INFO: [Synth 8-256] done synthesizing module 'PLICFanIn' (123#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:169324]
INFO: [Synth 8-638] synthesizing module 'Queue_12' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:169404]
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_read_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_35_read_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_index_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_35_index_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_data_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_35_data_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_mask_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_35_mask_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_extra_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_35_extra_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'Queue_12' (124#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:169404]
INFO: [Synth 8-256] done synthesizing module 'TLPLIC' (125#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:169583]
INFO: [Synth 8-638] synthesizing module 'CLINT' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:174316]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:174733]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_52' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:171487]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_52' (126#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:171487]
INFO: [Synth 8-256] done synthesizing module 'CLINT' (127#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:174316]
INFO: [Synth 8-638] synthesizing module 'TLDebugModule' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:204981]
INFO: [Synth 8-638] synthesizing module 'TLDebugModuleOuterAsync' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:185938]
INFO: [Synth 8-638] synthesizing module 'DMIToTL' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:175237]
INFO: [Synth 8-256] done synthesizing module 'DMIToTL' (128#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:175237]
INFO: [Synth 8-638] synthesizing module 'TLXbar_5' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:177939]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:178132]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_53' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:175286]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_53' (129#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:175286]
INFO: [Synth 8-256] done synthesizing module 'TLXbar_5' (130#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:177939]
INFO: [Synth 8-638] synthesizing module 'TLDebugModuleOuter' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:181724]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:181870]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_54' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:178533]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_54' (131#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:178533]
INFO: [Synth 8-638] synthesizing module 'AsyncResetRegVec_w32_i0' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:181067]
INFO: [Synth 8-638] synthesizing module 'AsyncResetReg' [/home/yang/code/freedom/rocket-chip/src/main/resources/vsrc/AsyncResetReg.v:40]
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'AsyncResetReg' (132#1) [/home/yang/code/freedom/rocket-chip/src/main/resources/vsrc/AsyncResetReg.v:40]
INFO: [Synth 8-256] done synthesizing module 'AsyncResetRegVec_w32_i0' (133#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:181067]
INFO: [Synth 8-638] synthesizing module 'AsyncResetRegVec_w4_i0' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:181647]
INFO: [Synth 8-256] done synthesizing module 'AsyncResetRegVec_w4_i0' (134#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:181647]
INFO: [Synth 8-256] done synthesizing module 'TLDebugModuleOuter' (135#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:181724]
INFO: [Synth 8-638] synthesizing module 'IntSyncCrossingSource' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:182030]
INFO: [Synth 8-256] done synthesizing module 'IntSyncCrossingSource' (136#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:182030]
INFO: [Synth 8-638] synthesizing module 'TLAsyncCrossingSource' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:185526]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:185622]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_55' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:182045]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_55' (137#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:182045]
INFO: [Synth 8-638] synthesizing module 'AsyncQueueSource' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:185066]
INFO: [Synth 8-638] synthesizing module 'AsyncResetRegVec_w1_i0' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:184826]
INFO: [Synth 8-256] done synthesizing module 'AsyncResetRegVec_w1_i0' (138#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:184826]
INFO: [Synth 8-638] synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d3_i0' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:184851]
INFO: [Synth 8-256] done synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d3_i0' (139#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:184851]
INFO: [Synth 8-638] synthesizing module 'AsyncValidSync' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:184979]
INFO: [Synth 8-638] synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d4_i0' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:184907]
INFO: [Synth 8-256] done synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d4_i0' (140#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:184907]
INFO: [Synth 8-256] done synthesizing module 'AsyncValidSync' (141#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:184979]
INFO: [Synth 8-638] synthesizing module 'AsyncValidSync_1' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:185024]
INFO: [Synth 8-638] synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d1_i0' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:185000]
INFO: [Synth 8-256] done synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d1_i0' (142#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:185000]
INFO: [Synth 8-256] done synthesizing module 'AsyncValidSync_1' (143#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:185024]
INFO: [Synth 8-638] synthesizing module 'AsyncValidSync_2' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:185045]
INFO: [Synth 8-256] done synthesizing module 'AsyncValidSync_2' (144#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:185045]
INFO: [Synth 8-256] done synthesizing module 'AsyncQueueSource' (145#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:185066]
INFO: [Synth 8-638] synthesizing module 'AsyncQueueSink' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:185311]
INFO: [Synth 8-638] synthesizing module 'SynchronizerShiftReg_w43_d1' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:185275]
INFO: [Synth 8-256] done synthesizing module 'SynchronizerShiftReg_w43_d1' (146#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:185275]
INFO: [Synth 8-256] done synthesizing module 'AsyncQueueSink' (147#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:185311]
INFO: [Synth 8-256] done synthesizing module 'TLAsyncCrossingSource' (148#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:185526]
INFO: [Synth 8-638] synthesizing module 'AsyncQueueSource_1' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:185741]
INFO: [Synth 8-256] done synthesizing module 'AsyncQueueSource_1' (149#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:185741]
INFO: [Synth 8-256] done synthesizing module 'TLDebugModuleOuterAsync' (150#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:185938]
INFO: [Synth 8-638] synthesizing module 'TLDebugModuleInnerAsync' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:204656]
INFO: [Synth 8-638] synthesizing module 'TLDebugModuleInner' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:192040]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:196860]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_56' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:186382]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_56' (151#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:186382]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:196878]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_57' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:189213]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_57' (152#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:189213]
INFO: [Synth 8-256] done synthesizing module 'TLDebugModuleInner' (153#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:192040]
INFO: [Synth 8-638] synthesizing module 'TLAsyncCrossingSink' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:204252]
INFO: [Synth 8-638] synthesizing module 'AsyncQueueSink_1' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:203828]
INFO: [Synth 8-638] synthesizing module 'SynchronizerShiftReg_w55_d1' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:203792]
INFO: [Synth 8-256] done synthesizing module 'SynchronizerShiftReg_w55_d1' (154#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:203792]
INFO: [Synth 8-256] done synthesizing module 'AsyncQueueSink_1' (155#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:203828]
INFO: [Synth 8-638] synthesizing module 'AsyncQueueSource_2' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:204043]
INFO: [Synth 8-256] done synthesizing module 'AsyncQueueSource_2' (156#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:204043]
INFO: [Synth 8-256] done synthesizing module 'TLAsyncCrossingSink' (157#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:204252]
INFO: [Synth 8-638] synthesizing module 'AsyncQueueSink_2' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:204453]
INFO: [Synth 8-638] synthesizing module 'SynchronizerShiftReg_w12_d1' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:204417]
INFO: [Synth 8-256] done synthesizing module 'SynchronizerShiftReg_w12_d1' (158#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:204417]
INFO: [Synth 8-256] done synthesizing module 'AsyncQueueSink_2' (159#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:204453]
INFO: [Synth 8-638] synthesizing module 'ResetCatchAndSync_d3' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:204634]
INFO: [Synth 8-256] done synthesizing module 'ResetCatchAndSync_d3' (160#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:204634]
INFO: [Synth 8-256] done synthesizing module 'TLDebugModuleInnerAsync' (161#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:204656]
INFO: [Synth 8-256] done synthesizing module 'TLDebugModule' (162#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:204981]
INFO: [Synth 8-638] synthesizing module 'RocketTile' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:274379]
INFO: [Synth 8-638] synthesizing module 'TLXbar_6' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:214398]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:214690]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_58' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:205274]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_58' (163#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:205274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:214732]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_59' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:211316]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_59' (164#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:211316]
INFO: [Synth 8-256] done synthesizing module 'TLXbar_6' (165#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:214398]
INFO: [Synth 8-638] synthesizing module 'IntXbar_1' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:215337]
INFO: [Synth 8-256] done synthesizing module 'IntXbar_1' (166#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:215337]
INFO: [Synth 8-638] synthesizing module 'DCache' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:222827]
INFO: [Synth 8-638] synthesizing module 'Arbiter' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:215355]
INFO: [Synth 8-256] done synthesizing module 'Arbiter' (167#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:215355]
INFO: [Synth 8-638] synthesizing module 'DCacheDataArray' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:215452]
INFO: [Synth 8-256] done synthesizing module 'DCacheDataArray' (168#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:215452]
INFO: [Synth 8-638] synthesizing module 'Arbiter_1' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:216630]
INFO: [Synth 8-256] done synthesizing module 'Arbiter_1' (169#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:216630]
INFO: [Synth 8-638] synthesizing module 'TLB' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:217659]
INFO: [Synth 8-638] synthesizing module 'PMPChecker' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:216685]
INFO: [Synth 8-256] done synthesizing module 'PMPChecker' (170#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:216685]
INFO: [Synth 8-256] done synthesizing module 'TLB' (171#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:217659]
INFO: [Synth 8-638] synthesizing module 'AMOALU' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:222658]
INFO: [Synth 8-256] done synthesizing module 'AMOALU' (172#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:222658]
INFO: [Synth 8-256] done synthesizing module 'DCache' (173#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:222827]
INFO: [Synth 8-638] synthesizing module 'Frontend' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:237311]
INFO: [Synth 8-638] synthesizing module 'ICache' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:227097]
INFO: [Synth 8-256] done synthesizing module 'ICache' (174#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:227097]
INFO: [Synth 8-638] synthesizing module 'TLB_1' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:228548]
INFO: [Synth 8-638] synthesizing module 'PMPChecker_1' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:228105]
INFO: [Synth 8-256] done synthesizing module 'PMPChecker_1' (175#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:228105]
INFO: [Synth 8-256] done synthesizing module 'TLB_1' (176#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:228548]
INFO: [Synth 8-638] synthesizing module 'ShiftQueue' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:232590]
INFO: [Synth 8-256] done synthesizing module 'ShiftQueue' (177#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:232590]
INFO: [Synth 8-638] synthesizing module 'BTB' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:233343]
INFO: [Synth 8-256] done synthesizing module 'BTB' (178#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:233343]
INFO: [Synth 8-256] done synthesizing module 'Frontend' (179#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:237311]
INFO: [Synth 8-638] synthesizing module 'TLBuffer_25' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:246389]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:246607]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_60' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:239090]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_60' (180#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:239090]
INFO: [Synth 8-638] synthesizing module 'Queue_13' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:245164]
INFO: [Synth 8-256] done synthesizing module 'Queue_13' (181#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:245164]
INFO: [Synth 8-638] synthesizing module 'Queue_14' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:245454]
INFO: [Synth 8-256] done synthesizing module 'Queue_14' (182#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:245454]
INFO: [Synth 8-638] synthesizing module 'Queue_15' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:245744]
INFO: [Synth 8-256] done synthesizing module 'Queue_15' (183#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:245744]
INFO: [Synth 8-638] synthesizing module 'Queue_16' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:246009]
INFO: [Synth 8-256] done synthesizing module 'Queue_16' (184#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:246009]
INFO: [Synth 8-638] synthesizing module 'Queue_17' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:246274]
INFO: [Synth 8-256] done synthesizing module 'Queue_17' (185#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:246274]
INFO: [Synth 8-256] done synthesizing module 'TLBuffer_25' (186#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:246389]
INFO: [Synth 8-638] synthesizing module 'IntSyncCrossingSink' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:246934]
INFO: [Synth 8-638] synthesizing module 'SynchronizerShiftReg_w1_d3' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:246884]
INFO: [Synth 8-256] done synthesizing module 'SynchronizerShiftReg_w1_d3' (187#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:246884]
INFO: [Synth 8-256] done synthesizing module 'IntSyncCrossingSink' (188#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:246934]
INFO: [Synth 8-638] synthesizing module 'IntSyncCrossingSink_1' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:246951]
INFO: [Synth 8-256] done synthesizing module 'IntSyncCrossingSink_1' (189#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:246951]
INFO: [Synth 8-638] synthesizing module 'IntSyncCrossingSink_2' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:246960]
INFO: [Synth 8-256] done synthesizing module 'IntSyncCrossingSink_2' (190#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:246960]
INFO: [Synth 8-638] synthesizing module 'FPU' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:257645]
INFO: [Synth 8-638] synthesizing module 'FPUDecoder' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:246966]
INFO: [Synth 8-256] done synthesizing module 'FPUDecoder' (191#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:246966]
INFO: [Synth 8-638] synthesizing module 'FPUFMAPipe' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:249171]
INFO: [Synth 8-638] synthesizing module 'MulAddRecFNPipe' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:248721]
INFO: [Synth 8-638] synthesizing module 'MulAddRecFNToRaw_preMul' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:247144]
INFO: [Synth 8-256] done synthesizing module 'MulAddRecFNToRaw_preMul' (192#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:247144]
INFO: [Synth 8-638] synthesizing module 'MulAddRecFNToRaw_postMul' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:247467]
INFO: [Synth 8-256] done synthesizing module 'MulAddRecFNToRaw_postMul' (193#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:247467]
INFO: [Synth 8-638] synthesizing module 'RoundRawFNToRecFN' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:248669]
INFO: [Synth 8-638] synthesizing module 'RoundAnyRawFNToRecFN' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:248232]
INFO: [Synth 8-256] done synthesizing module 'RoundAnyRawFNToRecFN' (194#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:248232]
INFO: [Synth 8-256] done synthesizing module 'RoundRawFNToRecFN' (195#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:248669]
INFO: [Synth 8-256] done synthesizing module 'MulAddRecFNPipe' (196#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:248721]
INFO: [Synth 8-256] done synthesizing module 'FPUFMAPipe' (197#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:249171]
INFO: [Synth 8-638] synthesizing module 'FPToInt' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:249872]
INFO: [Synth 8-638] synthesizing module 'CompareRecFN' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:249308]
INFO: [Synth 8-256] done synthesizing module 'CompareRecFN' (198#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:249308]
INFO: [Synth 8-638] synthesizing module 'RecFNToIN' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:249458]
INFO: [Synth 8-256] done synthesizing module 'RecFNToIN' (199#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:249458]
INFO: [Synth 8-638] synthesizing module 'RecFNToIN_1' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:249680]
INFO: [Synth 8-256] done synthesizing module 'RecFNToIN_1' (200#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:249680]
INFO: [Synth 8-256] done synthesizing module 'FPToInt' (201#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:249872]
INFO: [Synth 8-638] synthesizing module 'IntToFP' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:251567]
INFO: [Synth 8-638] synthesizing module 'INToRecFN' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:250633]
INFO: [Synth 8-638] synthesizing module 'RoundAnyRawFNToRecFN_1' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:250509]
INFO: [Synth 8-256] done synthesizing module 'RoundAnyRawFNToRecFN_1' (202#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:250509]
INFO: [Synth 8-256] done synthesizing module 'INToRecFN' (203#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:250633]
INFO: [Synth 8-638] synthesizing module 'INToRecFN_1' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:251162]
INFO: [Synth 8-638] synthesizing module 'RoundAnyRawFNToRecFN_2' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:251038]
INFO: [Synth 8-256] done synthesizing module 'RoundAnyRawFNToRecFN_2' (204#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:251038]
INFO: [Synth 8-256] done synthesizing module 'INToRecFN_1' (205#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:251162]
INFO: [Synth 8-256] done synthesizing module 'IntToFP' (206#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:251567]
INFO: [Synth 8-638] synthesizing module 'FPToFP' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:252998]
INFO: [Synth 8-638] synthesizing module 'RecFNToRecFN' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:252931]
INFO: [Synth 8-638] synthesizing module 'RoundAnyRawFNToRecFN_3' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:252518]
INFO: [Synth 8-256] done synthesizing module 'RoundAnyRawFNToRecFN_3' (207#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:252518]
INFO: [Synth 8-256] done synthesizing module 'RecFNToRecFN' (208#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:252931]
INFO: [Synth 8-256] done synthesizing module 'FPToFP' (209#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:252998]
INFO: [Synth 8-638] synthesizing module 'FPUFMAPipe_1' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:256092]
INFO: [Synth 8-638] synthesizing module 'MulAddRecFNPipe_1' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:255629]
INFO: [Synth 8-638] synthesizing module 'MulAddRecFNToRaw_preMul_1' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:253338]
INFO: [Synth 8-256] done synthesizing module 'MulAddRecFNToRaw_preMul_1' (210#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:253338]
INFO: [Synth 8-638] synthesizing module 'MulAddRecFNToRaw_postMul_1' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:253745]
INFO: [Synth 8-256] done synthesizing module 'MulAddRecFNToRaw_postMul_1' (211#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:253745]
INFO: [Synth 8-638] synthesizing module 'RoundRawFNToRecFN_1' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:255577]
INFO: [Synth 8-638] synthesizing module 'RoundAnyRawFNToRecFN_4' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:255038]
INFO: [Synth 8-256] done synthesizing module 'RoundAnyRawFNToRecFN_4' (212#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:255038]
INFO: [Synth 8-256] done synthesizing module 'RoundRawFNToRecFN_1' (213#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:255577]
INFO: [Synth 8-256] done synthesizing module 'MulAddRecFNPipe_1' (214#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:255629]
INFO: [Synth 8-256] done synthesizing module 'FPUFMAPipe_1' (215#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:256092]
INFO: [Synth 8-638] synthesizing module 'DivSqrtRecFN_small' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:256854]
INFO: [Synth 8-638] synthesizing module 'DivSqrtRecFNToRaw_small' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:256263]
INFO: [Synth 8-256] done synthesizing module 'DivSqrtRecFNToRaw_small' (216#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:256263]
INFO: [Synth 8-256] done synthesizing module 'DivSqrtRecFN_small' (217#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:256854]
INFO: [Synth 8-638] synthesizing module 'DivSqrtRecFN_small_1' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:257545]
INFO: [Synth 8-638] synthesizing module 'DivSqrtRecFNToRaw_small_1' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:256954]
INFO: [Synth 8-256] done synthesizing module 'DivSqrtRecFNToRaw_small_1' (218#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:256954]
INFO: [Synth 8-256] done synthesizing module 'DivSqrtRecFN_small_1' (219#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:257545]
WARNING: [Synth 8-4767] Trying to implement RAM 'regfile_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "regfile_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'FPU' (220#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:257645]
INFO: [Synth 8-638] synthesizing module 'HellaCacheArbiter' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:260174]
INFO: [Synth 8-256] done synthesizing module 'HellaCacheArbiter' (221#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:260174]
INFO: [Synth 8-638] synthesizing module 'PTW' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:260403]
INFO: [Synth 8-638] synthesizing module 'RRArbiter' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:260337]
INFO: [Synth 8-256] done synthesizing module 'RRArbiter' (222#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:260337]
INFO: [Synth 8-256] done synthesizing module 'PTW' (223#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:260403]
INFO: [Synth 8-638] synthesizing module 'Rocket' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:270299]
INFO: [Synth 8-638] synthesizing module 'IBuf' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:263456]
INFO: [Synth 8-638] synthesizing module 'RVCExpander' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:262538]
INFO: [Synth 8-256] done synthesizing module 'RVCExpander' (224#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:262538]
INFO: [Synth 8-256] done synthesizing module 'IBuf' (225#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:263456]
INFO: [Synth 8-638] synthesizing module 'CSRFile' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:263908]
INFO: [Synth 8-256] done synthesizing module 'CSRFile' (226#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:263908]
INFO: [Synth 8-638] synthesizing module 'BreakpointUnit' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:268636]
INFO: [Synth 8-256] done synthesizing module 'BreakpointUnit' (227#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:268636]
INFO: [Synth 8-638] synthesizing module 'ALU' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:268744]
INFO: [Synth 8-256] done synthesizing module 'ALU' (228#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:268744]
INFO: [Synth 8-638] synthesizing module 'MulDiv' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:269075]
INFO: [Synth 8-256] done synthesizing module 'MulDiv' (229#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:269075]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:272162]
INFO: [Synth 8-638] synthesizing module 'PlusArgTimeout' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:270257]
INFO: [Synth 8-638] synthesizing module 'plusarg_reader__parameterized0' [/home/yang/code/freedom/rocket-chip/src/main/resources/vsrc/plusarg_reader.v:7]
	Parameter FORMAT bound to: max_core_cycles=%d - type: string 
	Parameter DEFAULT bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'plusarg_reader__parameterized0' (229#1) [/home/yang/code/freedom/rocket-chip/src/main/resources/vsrc/plusarg_reader.v:7]
INFO: [Synth 8-256] done synthesizing module 'PlusArgTimeout' (230#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:270257]
INFO: [Synth 8-256] done synthesizing module 'Rocket' (231#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:270299]
INFO: [Synth 8-256] done synthesizing module 'RocketTile' (232#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:274379]
INFO: [Synth 8-638] synthesizing module 'IntSyncCrossingSource_2' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:276946]
INFO: [Synth 8-638] synthesizing module 'AsyncResetRegVec_w2_i0' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:276905]
INFO: [Synth 8-256] done synthesizing module 'AsyncResetRegVec_w2_i0' (233#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:276905]
INFO: [Synth 8-256] done synthesizing module 'IntSyncCrossingSource_2' (234#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:276946]
INFO: [Synth 8-638] synthesizing module 'IntSyncCrossingSource_3' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:276973]
INFO: [Synth 8-256] done synthesizing module 'IntSyncCrossingSource_3' (235#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:276973]
INFO: [Synth 8-638] synthesizing module 'TLMaskROM' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:279708]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:279764]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_70' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:276997]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_70' (236#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:276997]
INFO: [Synth 8-638] synthesizing module 'BootROM' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.rom.v:3]
WARNING: [Synth 8-639] system function call 'value$plusargs' not supported [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.rom.v:26]
INFO: [Synth 8-3876] $readmem data file '/home/yang/code/freedom/builds/u500vcu118devkit/sdboot.hex' is read successfully [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.rom.v:29]
INFO: [Synth 8-256] done synthesizing module 'BootROM' (237#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.rom.v:3]
INFO: [Synth 8-256] done synthesizing module 'TLMaskROM' (238#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:279708]
INFO: [Synth 8-638] synthesizing module 'TLError' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:283033]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:283124]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_71' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:279884]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_71' (239#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:279884]
INFO: [Synth 8-638] synthesizing module 'Queue_33' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:282904]
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_opcode_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_35_opcode_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_size_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_35_size_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_source_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_35_source_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'Queue_33' (240#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:282904]
INFO: [Synth 8-256] done synthesizing module 'TLError' (241#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:283033]
INFO: [Synth 8-638] synthesizing module 'TLUART' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:286704]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:286920]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_72' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:283309]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_72' (242#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:283309]
INFO: [Synth 8-638] synthesizing module 'UARTTx' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:286138]
INFO: [Synth 8-638] synthesizing module 'plusarg_reader__parameterized1' [/home/yang/code/freedom/rocket-chip/src/main/resources/vsrc/plusarg_reader.v:7]
	Parameter FORMAT bound to: uart_tx=%d - type: string 
	Parameter DEFAULT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'plusarg_reader__parameterized1' (242#1) [/home/yang/code/freedom/rocket-chip/src/main/resources/vsrc/plusarg_reader.v:7]
INFO: [Synth 8-256] done synthesizing module 'UARTTx' (243#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:286138]
INFO: [Synth 8-638] synthesizing module 'Queue_34' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:286293]
INFO: [Synth 8-256] done synthesizing module 'Queue_34' (244#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:286293]
INFO: [Synth 8-638] synthesizing module 'UARTRx' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:286418]
INFO: [Synth 8-256] done synthesizing module 'UARTRx' (245#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:286418]
INFO: [Synth 8-256] done synthesizing module 'TLUART' (246#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:286704]
INFO: [Synth 8-638] synthesizing module 'IntXing' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:287264]
INFO: [Synth 8-256] done synthesizing module 'IntXing' (247#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:287264]
INFO: [Synth 8-638] synthesizing module 'TLSPI' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:291354]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:291717]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_73' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:287281]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_73' (248#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:287281]
INFO: [Synth 8-638] synthesizing module 'SPIFIFO' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:290110]
INFO: [Synth 8-256] done synthesizing module 'SPIFIFO' (249#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:290110]
INFO: [Synth 8-638] synthesizing module 'SPIMedia' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:291015]
INFO: [Synth 8-638] synthesizing module 'SPIPhysical' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:290310]
INFO: [Synth 8-256] done synthesizing module 'SPIPhysical' (250#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:290310]
INFO: [Synth 8-256] done synthesizing module 'SPIMedia' (251#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:291015]
INFO: [Synth 8-256] done synthesizing module 'TLSPI' (252#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:291354]
INFO: [Synth 8-638] synthesizing module 'TLGPIO' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:295185]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:295484]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_74' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:292306]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_74' (253#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:292306]
INFO: [Synth 8-638] synthesizing module 'SynchronizerShiftReg_w4_d3' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:295135]
INFO: [Synth 8-256] done synthesizing module 'SynchronizerShiftReg_w4_d3' (254#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:295135]
INFO: [Synth 8-256] done synthesizing module 'TLGPIO' (255#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:295185]
INFO: [Synth 8-638] synthesizing module 'IntXing_2' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:295936]
INFO: [Synth 8-256] done synthesizing module 'IntXing_2' (256#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:295936]
INFO: [Synth 8-638] synthesizing module 'XilinxVCU118MIG' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:319320]
INFO: [Synth 8-638] synthesizing module 'TLBuffer_33' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:299520]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:299624]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_75' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:295968]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_75' (257#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:295968]
INFO: [Synth 8-638] synthesizing module 'Queue_38' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:298942]
INFO: [Synth 8-256] done synthesizing module 'Queue_38' (258#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:298942]
INFO: [Synth 8-638] synthesizing module 'Queue_39' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:299232]
INFO: [Synth 8-256] done synthesizing module 'Queue_39' (259#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:299232]
INFO: [Synth 8-256] done synthesizing module 'TLBuffer_33' (260#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:299520]
INFO: [Synth 8-638] synthesizing module 'TLToAXI4' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:303164]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:304112]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_76' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:299755]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_76' (261#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:299755]
INFO: [Synth 8-638] synthesizing module 'Queue_40' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:302679]
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_data_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_35_data_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_strb_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_35_strb_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_last_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_35_last_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'Queue_40' (262#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:302679]
INFO: [Synth 8-638] synthesizing module 'Queue_41' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:302824]
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_id_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_35_id_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_addr_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_35_addr_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_len_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_35_len_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_size_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_35_size_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_burst_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_35_burst_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_lock_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_35_lock_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_cache_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_35_cache_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_prot_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_35_prot_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_qos_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_35_qos_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_user_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_35_user_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_wen_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_35_wen_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'Queue_41' (263#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:302824]
INFO: [Synth 8-256] done synthesizing module 'TLToAXI4' (264#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:303164]
INFO: [Synth 8-638] synthesizing module 'AXI4IdIndexer' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:306822]
INFO: [Synth 8-256] done synthesizing module 'AXI4IdIndexer' (265#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:306822]
INFO: [Synth 8-638] synthesizing module 'AXI4Deinterleaver' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:307171]
INFO: [Synth 8-638] synthesizing module 'Queue_42' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:306956]
INFO: [Synth 8-256] done synthesizing module 'Queue_42' (266#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:306956]
INFO: [Synth 8-256] done synthesizing module 'AXI4Deinterleaver' (267#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:307171]
INFO: [Synth 8-638] synthesizing module 'AXI4UserYanker' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:310254]
INFO: [Synth 8-638] synthesizing module 'Queue_58' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:310139]
INFO: [Synth 8-256] done synthesizing module 'Queue_58' (268#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:310139]
INFO: [Synth 8-256] done synthesizing module 'AXI4UserYanker' (269#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:310254]
INFO: [Synth 8-638] synthesizing module 'XilinxVCU118MIGIsland' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:314681]
INFO: [Synth 8-638] synthesizing module 'AXI4AsyncCrossingSink' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:313508]
INFO: [Synth 8-638] synthesizing module 'AsyncQueueSink_3' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:311810]
INFO: [Synth 8-638] synthesizing module 'AsyncResetSynchronizerShiftReg_w4_d3_i0' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:311718]
INFO: [Synth 8-256] done synthesizing module 'AsyncResetSynchronizerShiftReg_w4_d3_i0' (270#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:311718]
INFO: [Synth 8-638] synthesizing module 'SynchronizerShiftReg_w61_d1' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:311774]
INFO: [Synth 8-256] done synthesizing module 'SynchronizerShiftReg_w61_d1' (271#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:311774]
INFO: [Synth 8-256] done synthesizing module 'AsyncQueueSink_3' (272#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:311810]
INFO: [Synth 8-638] synthesizing module 'AsyncQueueSink_5' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:312273]
INFO: [Synth 8-638] synthesizing module 'SynchronizerShiftReg_w73_d1' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:312237]
INFO: [Synth 8-256] done synthesizing module 'SynchronizerShiftReg_w73_d1' (273#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:312237]
INFO: [Synth 8-256] done synthesizing module 'AsyncQueueSink_5' (274#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:312273]
INFO: [Synth 8-638] synthesizing module 'AsyncQueueSource_3' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:312532]
INFO: [Synth 8-256] done synthesizing module 'AsyncQueueSource_3' (275#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:312532]
INFO: [Synth 8-638] synthesizing module 'AsyncQueueSource_4' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:313125]
INFO: [Synth 8-256] done synthesizing module 'AsyncQueueSource_4' (276#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:313125]
INFO: [Synth 8-256] done synthesizing module 'AXI4AsyncCrossingSink' (277#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:313508]
INFO: [Synth 8-638] synthesizing module 'ddr4_0' [/home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/realtime/ddr4_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ddr4_0' (278#1) [/home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/realtime/ddr4_0_stub.v:6]
WARNING: [Synth 8-689] width (64) of port connection 'c0_ddr4_s_axi_rdata' does not match port width (512) of module 'ddr4_0' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:315583]
WARNING: [Synth 8-689] width (8) of port connection 'c0_ddr4_s_axi_wstrb' does not match port width (64) of module 'ddr4_0' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:315604]
WARNING: [Synth 8-689] width (64) of port connection 'c0_ddr4_s_axi_wdata' does not match port width (512) of module 'ddr4_0' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:315605]
WARNING: [Synth 8-350] instance 'blackbox' of module 'ddr4_0' requires 61 connections, but only 57 given [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:315579]
INFO: [Synth 8-256] done synthesizing module 'XilinxVCU118MIGIsland' (279#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:314681]
INFO: [Synth 8-638] synthesizing module 'AXI4AsyncCrossingSource' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:318143]
INFO: [Synth 8-638] synthesizing module 'AsyncQueueSource_5' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:315947]
INFO: [Synth 8-256] done synthesizing module 'AsyncQueueSource_5' (280#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:315947]
INFO: [Synth 8-638] synthesizing module 'AsyncQueueSource_7' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:317065]
INFO: [Synth 8-256] done synthesizing module 'AsyncQueueSource_7' (281#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:317065]
INFO: [Synth 8-638] synthesizing module 'AsyncQueueSink_6' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:317589]
INFO: [Synth 8-638] synthesizing module 'SynchronizerShiftReg_w71_d1' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:317553]
INFO: [Synth 8-256] done synthesizing module 'SynchronizerShiftReg_w71_d1' (282#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:317553]
INFO: [Synth 8-256] done synthesizing module 'AsyncQueueSink_6' (283#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:317589]
INFO: [Synth 8-638] synthesizing module 'AsyncQueueSink_7' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:317912]
INFO: [Synth 8-638] synthesizing module 'SynchronizerShiftReg_w6_d1' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:317876]
INFO: [Synth 8-256] done synthesizing module 'SynchronizerShiftReg_w6_d1' (284#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:317876]
INFO: [Synth 8-256] done synthesizing module 'AsyncQueueSink_7' (285#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:317912]
INFO: [Synth 8-256] done synthesizing module 'AXI4AsyncCrossingSource' (286#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:318143]
INFO: [Synth 8-256] done synthesizing module 'XilinxVCU118MIG' (287#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:319320]
INFO: [Synth 8-638] synthesizing module 'DebugTransportModuleJTAG' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:324248]
INFO: [Synth 8-638] synthesizing module 'CaptureUpdateChain' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:321643]
INFO: [Synth 8-256] done synthesizing module 'CaptureUpdateChain' (288#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:321643]
INFO: [Synth 8-638] synthesizing module 'CaptureUpdateChain_1' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:322335]
INFO: [Synth 8-256] done synthesizing module 'CaptureUpdateChain_1' (289#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:322335]
INFO: [Synth 8-638] synthesizing module 'CaptureChain' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:323204]
INFO: [Synth 8-256] done synthesizing module 'CaptureChain' (290#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:323204]
INFO: [Synth 8-638] synthesizing module 'JtagTapController' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:324032]
INFO: [Synth 8-638] synthesizing module 'JtagStateMachine' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:323771]
INFO: [Synth 8-638] synthesizing module 'AsyncResetRegVec_w4_i15' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:323695]
INFO: [Synth 8-638] synthesizing module 'AsyncResetReg__parameterized0' [/home/yang/code/freedom/rocket-chip/src/main/resources/vsrc/AsyncResetReg.v:40]
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'AsyncResetReg__parameterized0' (290#1) [/home/yang/code/freedom/rocket-chip/src/main/resources/vsrc/AsyncResetReg.v:40]
INFO: [Synth 8-638] synthesizing module 'AsyncResetReg__parameterized1' [/home/yang/code/freedom/rocket-chip/src/main/resources/vsrc/AsyncResetReg.v:40]
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'AsyncResetReg__parameterized1' (290#1) [/home/yang/code/freedom/rocket-chip/src/main/resources/vsrc/AsyncResetReg.v:40]
INFO: [Synth 8-638] synthesizing module 'AsyncResetReg__parameterized2' [/home/yang/code/freedom/rocket-chip/src/main/resources/vsrc/AsyncResetReg.v:40]
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'AsyncResetReg__parameterized2' (290#1) [/home/yang/code/freedom/rocket-chip/src/main/resources/vsrc/AsyncResetReg.v:40]
INFO: [Synth 8-638] synthesizing module 'AsyncResetReg__parameterized3' [/home/yang/code/freedom/rocket-chip/src/main/resources/vsrc/AsyncResetReg.v:40]
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'AsyncResetReg__parameterized3' (290#1) [/home/yang/code/freedom/rocket-chip/src/main/resources/vsrc/AsyncResetReg.v:40]
INFO: [Synth 8-256] done synthesizing module 'AsyncResetRegVec_w4_i15' (291#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:323695]
INFO: [Synth 8-256] done synthesizing module 'JtagStateMachine' (292#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:323771]
INFO: [Synth 8-638] synthesizing module 'CaptureUpdateChain_2' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:323874]
INFO: [Synth 8-256] done synthesizing module 'CaptureUpdateChain_2' (293#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:323874]
INFO: [Synth 8-256] done synthesizing module 'JtagTapController' (294#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:324032]
INFO: [Synth 8-638] synthesizing module 'JtagBypassChain' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:324160]
INFO: [Synth 8-256] done synthesizing module 'JtagBypassChain' (295#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:324160]
INFO: [Synth 8-256] done synthesizing module 'DebugTransportModuleJTAG' (296#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:324248]
INFO: [Synth 8-256] done synthesizing module 'U500VCU118DevKitSystem' (297#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:324837]
INFO: [Synth 8-638] synthesizing module 'PowerOnResetFPGAOnly' [/home/yang/code/freedom/fpga-shells/xilinx/common/vsrc/PowerOnResetFPGAOnly.v:3]
INFO: [Synth 8-256] done synthesizing module 'PowerOnResetFPGAOnly' (298#1) [/home/yang/code/freedom/fpga-shells/xilinx/common/vsrc/PowerOnResetFPGAOnly.v:3]
INFO: [Synth 8-638] synthesizing module 'sdio_spi_bridge' [/home/yang/code/freedom/fpga-shells/xilinx/vcu118/vsrc/sdio.v:5]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17333]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (299#1) [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17333]
WARNING: [Synth 8-3848] Net spi_cs in module/entity sdio_spi_bridge does not have driver. [/home/yang/code/freedom/fpga-shells/xilinx/vcu118/vsrc/sdio.v:16]
INFO: [Synth 8-256] done synthesizing module 'sdio_spi_bridge' (300#1) [/home/yang/code/freedom/fpga-shells/xilinx/vcu118/vsrc/sdio.v:5]
WARNING: [Synth 8-350] instance 'sdio_spi_bridge' of module 'sdio_spi_bridge' requires 9 connections, but only 8 given [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:327902]
INFO: [Synth 8-638] synthesizing module 'SyncResetSynchronizerShiftReg_w1_d2_i1' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:327653]
INFO: [Synth 8-256] done synthesizing module 'SyncResetSynchronizerShiftReg_w1_d2_i1' (301#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:327653]
INFO: [Synth 8-256] done synthesizing module 'U500VCU118DevKitFPGAChip' (302#1) [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:327705]
WARNING: [Synth 8-3917] design U500VCU118DevKitFPGAChip has port uart_rtsn driven by constant 0
WARNING: [Synth 8-3331] design sdio_spi_bridge has unconnected port sd_dat[2]
WARNING: [Synth 8-3331] design sdio_spi_bridge has unconnected port sd_dat[1]
WARNING: [Synth 8-3331] design sdio_spi_bridge has unconnected port spi_dq_o[3]
WARNING: [Synth 8-3331] design sdio_spi_bridge has unconnected port spi_dq_o[2]
WARNING: [Synth 8-3331] design sdio_spi_bridge has unconnected port spi_dq_o[1]
WARNING: [Synth 8-3331] design JtagBypassChain has unconnected port reset
WARNING: [Synth 8-3331] design JtagBypassChain has unconnected port io_chainIn_update
WARNING: [Synth 8-3331] design CaptureUpdateChain_2 has unconnected port reset
WARNING: [Synth 8-3331] design CaptureChain has unconnected port reset
WARNING: [Synth 8-3331] design CaptureChain has unconnected port io_chainIn_update
WARNING: [Synth 8-3331] design CaptureUpdateChain_1 has unconnected port reset
WARNING: [Synth 8-3331] design CaptureUpdateChain has unconnected port reset
WARNING: [Synth 8-3331] design TLMonitor_76 has unconnected port clock
WARNING: [Synth 8-3331] design TLMonitor_76 has unconnected port reset
WARNING: [Synth 8-3331] design TLMonitor_76 has unconnected port io_in_a_ready
WARNING: [Synth 8-3331] design TLMonitor_76 has unconnected port io_in_a_valid
WARNING: [Synth 8-3331] design TLMonitor_76 has unconnected port io_in_a_bits_opcode[2]
WARNING: [Synth 8-3331] design TLMonitor_76 has unconnected port io_in_a_bits_opcode[1]
WARNING: [Synth 8-3331] design TLMonitor_76 has unconnected port io_in_a_bits_opcode[0]
WARNING: [Synth 8-3331] design TLMonitor_76 has unconnected port io_in_a_bits_param[2]
WARNING: [Synth 8-3331] design TLMonitor_76 has unconnected port io_in_a_bits_param[1]
WARNING: [Synth 8-3331] design TLMonitor_76 has unconnected port io_in_a_bits_param[0]
WARNING: [Synth 8-3331] design TLMonitor_76 has unconnected port io_in_a_bits_size[3]
WARNING: [Synth 8-3331] design TLMonitor_76 has unconnected port io_in_a_bits_size[2]
WARNING: [Synth 8-3331] design TLMonitor_76 has unconnected port io_in_a_bits_size[1]
WARNING: [Synth 8-3331] design TLMonitor_76 has unconnected port io_in_a_bits_size[0]
WARNING: [Synth 8-3331] design TLMonitor_76 has unconnected port io_in_a_bits_source[5]
WARNING: [Synth 8-3331] design TLMonitor_76 has unconnected port io_in_a_bits_source[4]
WARNING: [Synth 8-3331] design TLMonitor_76 has unconnected port io_in_a_bits_source[3]
WARNING: [Synth 8-3331] design TLMonitor_76 has unconnected port io_in_a_bits_source[2]
WARNING: [Synth 8-3331] design TLMonitor_76 has unconnected port io_in_a_bits_source[1]
WARNING: [Synth 8-3331] design TLMonitor_76 has unconnected port io_in_a_bits_source[0]
WARNING: [Synth 8-3331] design TLMonitor_76 has unconnected port io_in_a_bits_address[31]
WARNING: [Synth 8-3331] design TLMonitor_76 has unconnected port io_in_a_bits_address[30]
WARNING: [Synth 8-3331] design TLMonitor_76 has unconnected port io_in_a_bits_address[29]
WARNING: [Synth 8-3331] design TLMonitor_76 has unconnected port io_in_a_bits_address[28]
WARNING: [Synth 8-3331] design TLMonitor_76 has unconnected port io_in_a_bits_address[27]
WARNING: [Synth 8-3331] design TLMonitor_76 has unconnected port io_in_a_bits_address[26]
WARNING: [Synth 8-3331] design TLMonitor_76 has unconnected port io_in_a_bits_address[25]
WARNING: [Synth 8-3331] design TLMonitor_76 has unconnected port io_in_a_bits_address[24]
WARNING: [Synth 8-3331] design TLMonitor_76 has unconnected port io_in_a_bits_address[23]
WARNING: [Synth 8-3331] design TLMonitor_76 has unconnected port io_in_a_bits_address[22]
WARNING: [Synth 8-3331] design TLMonitor_76 has unconnected port io_in_a_bits_address[21]
WARNING: [Synth 8-3331] design TLMonitor_76 has unconnected port io_in_a_bits_address[20]
WARNING: [Synth 8-3331] design TLMonitor_76 has unconnected port io_in_a_bits_address[19]
WARNING: [Synth 8-3331] design TLMonitor_76 has unconnected port io_in_a_bits_address[18]
WARNING: [Synth 8-3331] design TLMonitor_76 has unconnected port io_in_a_bits_address[17]
WARNING: [Synth 8-3331] design TLMonitor_76 has unconnected port io_in_a_bits_address[16]
WARNING: [Synth 8-3331] design TLMonitor_76 has unconnected port io_in_a_bits_address[15]
WARNING: [Synth 8-3331] design TLMonitor_76 has unconnected port io_in_a_bits_address[14]
WARNING: [Synth 8-3331] design TLMonitor_76 has unconnected port io_in_a_bits_address[13]
WARNING: [Synth 8-3331] design TLMonitor_76 has unconnected port io_in_a_bits_address[12]
WARNING: [Synth 8-3331] design TLMonitor_76 has unconnected port io_in_a_bits_address[11]
WARNING: [Synth 8-3331] design TLMonitor_76 has unconnected port io_in_a_bits_address[10]
WARNING: [Synth 8-3331] design TLMonitor_76 has unconnected port io_in_a_bits_address[9]
WARNING: [Synth 8-3331] design TLMonitor_76 has unconnected port io_in_a_bits_address[8]
WARNING: [Synth 8-3331] design TLMonitor_76 has unconnected port io_in_a_bits_address[7]
WARNING: [Synth 8-3331] design TLMonitor_76 has unconnected port io_in_a_bits_address[6]
WARNING: [Synth 8-3331] design TLMonitor_76 has unconnected port io_in_a_bits_address[5]
WARNING: [Synth 8-3331] design TLMonitor_76 has unconnected port io_in_a_bits_address[4]
WARNING: [Synth 8-3331] design TLMonitor_76 has unconnected port io_in_a_bits_address[3]
WARNING: [Synth 8-3331] design TLMonitor_76 has unconnected port io_in_a_bits_address[2]
WARNING: [Synth 8-3331] design TLMonitor_76 has unconnected port io_in_a_bits_address[1]
WARNING: [Synth 8-3331] design TLMonitor_76 has unconnected port io_in_a_bits_address[0]
WARNING: [Synth 8-3331] design TLMonitor_76 has unconnected port io_in_a_bits_mask[7]
WARNING: [Synth 8-3331] design TLMonitor_76 has unconnected port io_in_a_bits_mask[6]
WARNING: [Synth 8-3331] design TLMonitor_76 has unconnected port io_in_a_bits_mask[5]
WARNING: [Synth 8-3331] design TLMonitor_76 has unconnected port io_in_a_bits_mask[4]
WARNING: [Synth 8-3331] design TLMonitor_76 has unconnected port io_in_a_bits_mask[3]
WARNING: [Synth 8-3331] design TLMonitor_76 has unconnected port io_in_a_bits_mask[2]
WARNING: [Synth 8-3331] design TLMonitor_76 has unconnected port io_in_a_bits_mask[1]
WARNING: [Synth 8-3331] design TLMonitor_76 has unconnected port io_in_a_bits_mask[0]
WARNING: [Synth 8-3331] design TLMonitor_76 has unconnected port io_in_a_bits_corrupt
WARNING: [Synth 8-3331] design TLMonitor_76 has unconnected port io_in_d_ready
WARNING: [Synth 8-3331] design TLMonitor_76 has unconnected port io_in_d_valid
WARNING: [Synth 8-3331] design TLMonitor_76 has unconnected port io_in_d_bits_opcode[2]
WARNING: [Synth 8-3331] design TLMonitor_76 has unconnected port io_in_d_bits_opcode[1]
WARNING: [Synth 8-3331] design TLMonitor_76 has unconnected port io_in_d_bits_opcode[0]
WARNING: [Synth 8-3331] design TLMonitor_76 has unconnected port io_in_d_bits_size[3]
WARNING: [Synth 8-3331] design TLMonitor_76 has unconnected port io_in_d_bits_size[2]
WARNING: [Synth 8-3331] design TLMonitor_76 has unconnected port io_in_d_bits_size[1]
WARNING: [Synth 8-3331] design TLMonitor_76 has unconnected port io_in_d_bits_size[0]
WARNING: [Synth 8-3331] design TLMonitor_76 has unconnected port io_in_d_bits_source[5]
WARNING: [Synth 8-3331] design TLMonitor_76 has unconnected port io_in_d_bits_source[4]
WARNING: [Synth 8-3331] design TLMonitor_76 has unconnected port io_in_d_bits_source[3]
WARNING: [Synth 8-3331] design TLMonitor_76 has unconnected port io_in_d_bits_source[2]
WARNING: [Synth 8-3331] design TLMonitor_76 has unconnected port io_in_d_bits_source[1]
WARNING: [Synth 8-3331] design TLMonitor_76 has unconnected port io_in_d_bits_source[0]
WARNING: [Synth 8-3331] design TLMonitor_76 has unconnected port io_in_d_bits_denied
WARNING: [Synth 8-3331] design TLMonitor_76 has unconnected port io_in_d_bits_corrupt
WARNING: [Synth 8-3331] design TLMonitor_75 has unconnected port clock
WARNING: [Synth 8-3331] design TLMonitor_75 has unconnected port reset
WARNING: [Synth 8-3331] design TLMonitor_75 has unconnected port io_in_a_ready
WARNING: [Synth 8-3331] design TLMonitor_75 has unconnected port io_in_a_valid
WARNING: [Synth 8-3331] design TLMonitor_75 has unconnected port io_in_a_bits_opcode[2]
WARNING: [Synth 8-3331] design TLMonitor_75 has unconnected port io_in_a_bits_opcode[1]
WARNING: [Synth 8-3331] design TLMonitor_75 has unconnected port io_in_a_bits_opcode[0]
WARNING: [Synth 8-3331] design TLMonitor_75 has unconnected port io_in_a_bits_param[2]
WARNING: [Synth 8-3331] design TLMonitor_75 has unconnected port io_in_a_bits_param[1]
WARNING: [Synth 8-3331] design TLMonitor_75 has unconnected port io_in_a_bits_param[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1600.191 ; gain = 662.824 ; free physical = 7497 ; free virtual = 59003
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1600.191 ; gain = 662.824 ; free physical = 7497 ; free virtual = 59003
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'clk_wiz_0' instantiated as 'vcu118_sys_clock_mmcm0' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:327827]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'clk_wiz_1' instantiated as 'vcu118_sys_clock_mmcm1' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:327839]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'ddr4_0' instantiated as 'dut_/xilinxvcu118mig_1/island/blackbox' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:315579]
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-i-es2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp/clk_wiz_0_in_context.xdc] for cell 'vcu118_sys_clock_mmcm0'
Finished Parsing XDC File [/home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp/clk_wiz_0_in_context.xdc] for cell 'vcu118_sys_clock_mmcm0'
Parsing XDC File [/home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_2/clk_wiz_1_in_context.xdc] for cell 'vcu118_sys_clock_mmcm1'
Finished Parsing XDC File [/home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_2/clk_wiz_1_in_context.xdc] for cell 'vcu118_sys_clock_mmcm1'
Parsing XDC File [/home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc] for cell 'dut_/xilinxvcu118mig_1/island/blackbox'
Finished Parsing XDC File [/home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc] for cell 'dut_/xilinxvcu118mig_1/island/blackbox'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  IOBUF => IOBUF (INBUF, OBUFT, IBUFCTRL): 3 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2612.262 ; gain = 27.000 ; free physical = 6487 ; free virtual = 58115
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:57 ; elapsed = 00:00:54 . Memory (MB): peak = 2612.262 ; gain = 1674.895 ; free physical = 6481 ; free virtual = 58109
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-i-es2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:57 ; elapsed = 00:00:54 . Memory (MB): peak = 2612.262 ; gain = 1674.895 ; free physical = 6481 ; free virtual = 58110
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_act_n. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_act_n. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_adr[0]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_adr[0]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_adr[10]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_adr[10]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_adr[11]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_adr[11]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_adr[12]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_adr[12]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_adr[13]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_adr[13]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_adr[14]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_adr[14]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_adr[15]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_adr[15]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_adr[16]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_adr[16]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_adr[1]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_adr[1]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_adr[2]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_adr[2]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_adr[3]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_adr[3]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_adr[4]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_adr[4]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_adr[5]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_adr[5]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_adr[6]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_adr[6]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_adr[7]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_adr[7]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_adr[8]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_adr[8]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_adr[9]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_adr[9]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_ba[0]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_ba[0]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_ba[1]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_ba[1]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_bg. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_bg. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_ck_c. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_ck_c. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_ck_t. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_ck_t. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_cke. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_cke. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_cs_n. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_cs_n. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_dm_dbi_n[0]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_dm_dbi_n[0]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_dm_dbi_n[1]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_dm_dbi_n[1]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_dm_dbi_n[2]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_dm_dbi_n[2]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_dm_dbi_n[3]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_dm_dbi_n[3]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_dm_dbi_n[4]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_dm_dbi_n[4]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_dm_dbi_n[5]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_dm_dbi_n[5]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_dm_dbi_n[6]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_dm_dbi_n[6]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_dm_dbi_n[7]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 69).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_dm_dbi_n[7]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[0]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 71).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[0]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[10]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[10]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[11]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 75).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[11]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[12]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 77).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[12]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[13]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 79).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[13]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[14]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 81).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[14]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[15]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 83).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[15]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 84).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[16]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 85).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[16]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 86).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[17]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 87).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[17]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 88).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[18]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 89).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[18]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 90).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[19]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 91).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[19]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 92).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[1]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 93).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[1]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 94).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[20]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 95).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[20]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 96).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[21]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 97).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[21]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 98).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[22]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 99).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[22]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 100).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[23]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 101).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[23]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 102).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[24]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 103).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[24]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 104).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[25]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 105).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[25]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 106).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[26]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 107).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[26]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 108).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[27]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 109).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[27]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 110).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[28]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 111).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[28]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 112).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[29]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 113).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[29]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 114).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[2]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 115).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[2]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 116).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[30]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 117).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[30]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 118).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[31]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 119).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[31]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 120).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[32]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 121).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[32]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 122).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[33]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 123).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[33]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 124).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[34]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 125).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[34]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 126).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[35]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 127).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[35]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 128).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[36]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 129).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[36]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 130).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[37]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 131).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[37]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 132).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[38]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 133).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[38]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 134).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[39]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 135).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[39]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 136).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[3]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 137).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[3]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 138).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[40]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 139).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[40]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 140).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[41]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 141).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[41]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 142).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[42]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 143).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[42]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 144).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[43]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 145).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[43]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 146).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[44]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 147).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[44]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 148).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[45]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 149).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[45]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 150).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[46]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 151).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[46]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 152).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[47]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 153).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[47]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 154).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[48]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 155).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[48]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 156).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[49]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 157).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[49]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 158).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[4]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 159).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[4]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 160).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[50]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 161).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[50]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 162).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[51]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 163).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[51]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 164).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[52]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 165).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[52]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 166).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[53]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 167).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[53]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 168).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[54]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 169).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[54]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 170).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[55]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 171).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[55]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 172).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[56]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 173).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[56]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 174).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[57]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 175).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[57]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 176).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[58]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 177).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[58]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 178).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[59]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 179).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[59]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 180).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[5]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 181).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[5]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 182).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[60]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 183).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[60]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 184).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[61]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 185).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[61]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 186).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[62]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 187).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[62]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 188).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[63]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 189).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[63]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 190).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[6]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 191).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[6]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 192).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[7]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 193).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[7]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 194).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[8]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 195).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[8]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 196).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[9]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 197).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_dq[9]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 198).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_dqs_c[0]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 199).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_dqs_c[0]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 200).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_dqs_c[1]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 201).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_dqs_c[1]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 202).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_dqs_c[2]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 203).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_dqs_c[2]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 204).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_dqs_c[3]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 205).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_dqs_c[3]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 206).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_dqs_c[4]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 207).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_dqs_c[4]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 208).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_dqs_c[5]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 209).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_dqs_c[5]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 210).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_dqs_c[6]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 211).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_dqs_c[6]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 212).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_dqs_c[7]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 213).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_dqs_c[7]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 214).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_dqs_t[0]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 215).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_dqs_t[0]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 216).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_dqs_t[1]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 217).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_dqs_t[1]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 218).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_dqs_t[2]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 219).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_dqs_t[2]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 220).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_dqs_t[3]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 221).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_dqs_t[3]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 222).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_dqs_t[4]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 223).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_dqs_t[4]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 224).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_dqs_t[5]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 225).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_dqs_t[5]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 226).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_dqs_t[6]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 227).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_dqs_t[6]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 228).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_dqs_t[7]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 229).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_dqs_t[7]. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 230).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_odt. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 231).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_odt. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 232).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_c0_ddr4_reset_n. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 233).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_c0_ddr4_reset_n. (constraint file  /home/yang/vcu118/vcu118.runs/synth_1/.Xil/Vivado-27418-yang-linux/dcp_3/ddr4_0_in_context.xdc, line 234).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:58 ; elapsed = 00:00:55 . Memory (MB): peak = 2612.262 ; gain = 1674.895 ; free physical = 6457 ; free virtual = 58085
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register '_T_269_0_bits_opcode_reg' and it is trimmed from '3' to '1' bits. [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:30600]
INFO: [Synth 8-5544] ROM "_T_333" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_258_0_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_269_0_lut" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register '_T_269_0_bits_opcode_reg' and it is trimmed from '3' to '1' bits. [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:115365]
INFO: [Synth 8-5544] ROM "_T_327" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_258_0_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_269_0_lut" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TLBroadcastTracker_io_probe" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_299" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_301" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_418" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_960" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_960" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_977" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_978" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_979" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "_GEN_6970" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "_GEN_83" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "resumeReqRegs_17" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "resumeReqRegs_24" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "resumeReqRegs_33" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "_GEN_6970" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "_GEN_83" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "resumeReqRegs_17" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "resumeReqRegs_24" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "resumeReqRegs_33" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "abstractGeneratedMem_1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "abstractGeneratedMem_1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ctrlStateReg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ctrlStateReg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'data_arrays_0_1__T_211_addr_pipe_0_reg[8:0]' into 'data_arrays_0_0__T_211_addr_pipe_0_reg[8:0]' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:215864]
INFO: [Synth 8-4471] merging register 'data_arrays_0_2__T_211_addr_pipe_0_reg[8:0]' into 'data_arrays_0_0__T_211_addr_pipe_0_reg[8:0]' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:215870]
INFO: [Synth 8-4471] merging register 'data_arrays_0_3__T_211_addr_pipe_0_reg[8:0]' into 'data_arrays_0_0__T_211_addr_pipe_0_reg[8:0]' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:215876]
INFO: [Synth 8-4471] merging register 'data_arrays_0_4__T_211_addr_pipe_0_reg[8:0]' into 'data_arrays_0_0__T_211_addr_pipe_0_reg[8:0]' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:215882]
INFO: [Synth 8-4471] merging register 'data_arrays_0_5__T_211_addr_pipe_0_reg[8:0]' into 'data_arrays_0_0__T_211_addr_pipe_0_reg[8:0]' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:215888]
INFO: [Synth 8-4471] merging register 'data_arrays_0_6__T_211_addr_pipe_0_reg[8:0]' into 'data_arrays_0_0__T_211_addr_pipe_0_reg[8:0]' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:215894]
INFO: [Synth 8-4471] merging register 'data_arrays_0_7__T_211_addr_pipe_0_reg[8:0]' into 'data_arrays_0_0__T_211_addr_pipe_0_reg[8:0]' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:215900]
INFO: [Synth 8-4471] merging register 'data_arrays_0_8__T_211_addr_pipe_0_reg[8:0]' into 'data_arrays_0_0__T_211_addr_pipe_0_reg[8:0]' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:215906]
INFO: [Synth 8-4471] merging register 'data_arrays_0_9__T_211_addr_pipe_0_reg[8:0]' into 'data_arrays_0_0__T_211_addr_pipe_0_reg[8:0]' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:215912]
INFO: [Synth 8-4471] merging register 'data_arrays_0_10__T_211_addr_pipe_0_reg[8:0]' into 'data_arrays_0_0__T_211_addr_pipe_0_reg[8:0]' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:215918]
INFO: [Synth 8-4471] merging register 'data_arrays_0_11__T_211_addr_pipe_0_reg[8:0]' into 'data_arrays_0_0__T_211_addr_pipe_0_reg[8:0]' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:215924]
INFO: [Synth 8-4471] merging register 'data_arrays_0_12__T_211_addr_pipe_0_reg[8:0]' into 'data_arrays_0_0__T_211_addr_pipe_0_reg[8:0]' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:215930]
INFO: [Synth 8-4471] merging register 'data_arrays_0_13__T_211_addr_pipe_0_reg[8:0]' into 'data_arrays_0_0__T_211_addr_pipe_0_reg[8:0]' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:215936]
INFO: [Synth 8-4471] merging register 'data_arrays_0_14__T_211_addr_pipe_0_reg[8:0]' into 'data_arrays_0_0__T_211_addr_pipe_0_reg[8:0]' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:215942]
INFO: [Synth 8-4471] merging register 'data_arrays_0_15__T_211_addr_pipe_0_reg[8:0]' into 'data_arrays_0_0__T_211_addr_pipe_0_reg[8:0]' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:215948]
INFO: [Synth 8-4471] merging register 'data_arrays_0_16__T_211_addr_pipe_0_reg[8:0]' into 'data_arrays_0_0__T_211_addr_pipe_0_reg[8:0]' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:215954]
INFO: [Synth 8-4471] merging register 'data_arrays_0_17__T_211_addr_pipe_0_reg[8:0]' into 'data_arrays_0_0__T_211_addr_pipe_0_reg[8:0]' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:215960]
INFO: [Synth 8-4471] merging register 'data_arrays_0_18__T_211_addr_pipe_0_reg[8:0]' into 'data_arrays_0_0__T_211_addr_pipe_0_reg[8:0]' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:215966]
INFO: [Synth 8-4471] merging register 'data_arrays_0_19__T_211_addr_pipe_0_reg[8:0]' into 'data_arrays_0_0__T_211_addr_pipe_0_reg[8:0]' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:215972]
INFO: [Synth 8-4471] merging register 'data_arrays_0_20__T_211_addr_pipe_0_reg[8:0]' into 'data_arrays_0_0__T_211_addr_pipe_0_reg[8:0]' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:215978]
INFO: [Synth 8-4471] merging register 'data_arrays_0_21__T_211_addr_pipe_0_reg[8:0]' into 'data_arrays_0_0__T_211_addr_pipe_0_reg[8:0]' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:215984]
INFO: [Synth 8-4471] merging register 'data_arrays_0_22__T_211_addr_pipe_0_reg[8:0]' into 'data_arrays_0_0__T_211_addr_pipe_0_reg[8:0]' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:215990]
INFO: [Synth 8-4471] merging register 'data_arrays_0_23__T_211_addr_pipe_0_reg[8:0]' into 'data_arrays_0_0__T_211_addr_pipe_0_reg[8:0]' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:215996]
INFO: [Synth 8-4471] merging register 'data_arrays_0_24__T_211_addr_pipe_0_reg[8:0]' into 'data_arrays_0_0__T_211_addr_pipe_0_reg[8:0]' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:216002]
INFO: [Synth 8-4471] merging register 'data_arrays_0_25__T_211_addr_pipe_0_reg[8:0]' into 'data_arrays_0_0__T_211_addr_pipe_0_reg[8:0]' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:216008]
INFO: [Synth 8-4471] merging register 'data_arrays_0_26__T_211_addr_pipe_0_reg[8:0]' into 'data_arrays_0_0__T_211_addr_pipe_0_reg[8:0]' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:216014]
INFO: [Synth 8-4471] merging register 'data_arrays_0_27__T_211_addr_pipe_0_reg[8:0]' into 'data_arrays_0_0__T_211_addr_pipe_0_reg[8:0]' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:216020]
INFO: [Synth 8-4471] merging register 'data_arrays_0_28__T_211_addr_pipe_0_reg[8:0]' into 'data_arrays_0_0__T_211_addr_pipe_0_reg[8:0]' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:216026]
INFO: [Synth 8-4471] merging register 'data_arrays_0_29__T_211_addr_pipe_0_reg[8:0]' into 'data_arrays_0_0__T_211_addr_pipe_0_reg[8:0]' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:216032]
INFO: [Synth 8-4471] merging register 'data_arrays_0_30__T_211_addr_pipe_0_reg[8:0]' into 'data_arrays_0_0__T_211_addr_pipe_0_reg[8:0]' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:216038]
INFO: [Synth 8-4471] merging register 'data_arrays_0_31__T_211_addr_pipe_0_reg[8:0]' into 'data_arrays_0_0__T_211_addr_pipe_0_reg[8:0]' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:216044]
INFO: [Synth 8-5546] ROM "reg_entries_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_entries_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_entries_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_entries_3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_entries_4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_entries_5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_entries_6" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_entries_7" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_entries_8" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_entries_9" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_entries_10" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_entries_11" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_entries_12" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_entries_13" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_entries_14" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_entries_15" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_entries_16" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_entries_17" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_entries_18" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_entries_19" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_entries_20" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_entries_21" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_entries_22" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_entries_23" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_entries_24" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_entries_25" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_entries_26" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_entries_27" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_entries_28" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_entries_29" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_entries_30" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_entries_31" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_entries_32" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_entries_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_entries_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_entries_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_entries_3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_entries_4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_entries_5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_entries_6" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_entries_7" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_entries_8" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_entries_9" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_entries_10" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_entries_11" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_entries_12" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_entries_13" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_entries_14" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_entries_15" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_entries_16" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_entries_17" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_entries_18" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_entries_19" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_entries_20" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_entries_21" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_entries_22" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_entries_23" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_entries_24" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_entries_25" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_entries_26" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_entries_27" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_entries_28" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_entries_29" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_entries_30" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_entries_31" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_entries_32" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "_T_3232" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'tag_array_1_s1_meta_addr_pipe_0_reg[5:0]' into 'tag_array_0_s1_meta_addr_pipe_0_reg[5:0]' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:224566]
INFO: [Synth 8-4471] merging register 'tag_array_2_s1_meta_addr_pipe_0_reg[5:0]' into 'tag_array_0_s1_meta_addr_pipe_0_reg[5:0]' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:224572]
INFO: [Synth 8-4471] merging register 'tag_array_3_s1_meta_addr_pipe_0_reg[5:0]' into 'tag_array_0_s1_meta_addr_pipe_0_reg[5:0]' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:224578]
WARNING: [Synth 8-3936] Found unconnected internal register 'uncachedReqs_0_addr_reg' and it is trimmed from '40' to '3' bits. [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:225474]
INFO: [Synth 8-5544] ROM "release_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_828" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_GEN_241" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_1039" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_973" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_1018" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_2978" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_2980" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "release_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "release_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pstore2_addr" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'tag_array_1_tag_rdata_addr_pipe_0_reg[5:0]' into 'tag_array_0_tag_rdata_addr_pipe_0_reg[5:0]' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:227421]
INFO: [Synth 8-4471] merging register 'tag_array_2_tag_rdata_addr_pipe_0_reg[5:0]' into 'tag_array_0_tag_rdata_addr_pipe_0_reg[5:0]' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:227427]
INFO: [Synth 8-4471] merging register 'tag_array_3_tag_rdata_addr_pipe_0_reg[5:0]' into 'tag_array_0_tag_rdata_addr_pipe_0_reg[5:0]' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:227433]
INFO: [Synth 8-4471] merging register 'data_arrays_0_1__T_512_addr_pipe_0_reg[8:0]' into 'data_arrays_0_0__T_512_addr_pipe_0_reg[8:0]' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:227445]
INFO: [Synth 8-4471] merging register 'data_arrays_0_2__T_512_addr_pipe_0_reg[8:0]' into 'data_arrays_0_0__T_512_addr_pipe_0_reg[8:0]' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:227451]
INFO: [Synth 8-4471] merging register 'data_arrays_0_3__T_512_addr_pipe_0_reg[8:0]' into 'data_arrays_0_0__T_512_addr_pipe_0_reg[8:0]' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:227457]
INFO: [Synth 8-4471] merging register 'data_arrays_1_1__T_582_addr_pipe_0_reg[8:0]' into 'data_arrays_1_0__T_582_addr_pipe_0_reg[8:0]' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:227469]
INFO: [Synth 8-4471] merging register 'data_arrays_1_2__T_582_addr_pipe_0_reg[8:0]' into 'data_arrays_1_0__T_582_addr_pipe_0_reg[8:0]' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:227475]
INFO: [Synth 8-4471] merging register 'data_arrays_1_3__T_582_addr_pipe_0_reg[8:0]' into 'data_arrays_1_0__T_582_addr_pipe_0_reg[8:0]' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:227481]
INFO: [Synth 8-5546] ROM "reg_entries_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_entries_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_entries_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_entries_3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_entries_4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_entries_5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_entries_6" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_entries_7" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_entries_8" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_entries_9" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_entries_10" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_entries_11" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_entries_12" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_entries_13" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_entries_14" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_entries_15" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_entries_16" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_entries_17" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_entries_18" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_entries_19" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_entries_20" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_entries_21" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_entries_22" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_entries_23" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_entries_24" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_entries_25" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_entries_26" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_entries_27" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_entries_28" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_entries_29" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_entries_30" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_entries_31" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "_T_3232" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_1258_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_1258_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_1258_2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_1258_3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_1258_4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_1258_5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_GEN_91" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s2_pc" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:248229]
INFO: [Synth 8-4471] merging register 'roundingMode_stage0_reg[2:0]' into '_T_39_reg[2:0]' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:249138]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:248915]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_in1_reg' and it is trimmed from '65' to '33' bits. [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:249233]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_in3_reg' and it is trimmed from '65' to '33' bits. [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:249235]
INFO: [Synth 8-5544] ROM "_T_21" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_239" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_381" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:255035]
INFO: [Synth 8-4471] merging register 'roundingMode_stage0_reg[2:0]' into '_T_39_reg[2:0]' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:256054]
WARNING: [Synth 8-3936] Found unconnected internal register 'mem_reg_inst_reg' and it is trimmed from '32' to '12' bits. [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:259330]
WARNING: [Synth 8-3936] Found unconnected internal register 'ex_reg_inst_reg' and it is trimmed from '32' to '28' bits. [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:259178]
INFO: [Synth 8-5544] ROM "_T_550" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_581" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_63" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_281" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_423" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_855" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_858" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wen" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_612" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_873" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_886" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_875" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_888" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_872" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_885" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_878" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_891" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_377_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_377_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_377_2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_377_3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_377_4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_377_5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_377_6" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_377_7" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_377_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_377_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_377_2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_377_3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_377_4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_377_5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_377_6" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_377_7" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_643" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_389" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_391" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_278" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_10" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_307" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_237" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_584" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_mstatus_prv0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_1406" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'mem_ctrl_mul_reg' into 'mem_ctrl_rocc_reg' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:272866]
WARNING: [Synth 8-3936] Found unconnected internal register 'wb_ctrl_mem_type_reg' and it is trimmed from '3' to '2' bits. [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:273266]
WARNING: [Synth 8-3936] Found unconnected internal register 'wb_reg_raw_inst_reg' and it is trimmed from '32' to '16' bits. [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:273164]
WARNING: [Synth 8-3936] Found unconnected internal register 'mem_ctrl_mem_type_reg' and it is trimmed from '3' to '2' bits. [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:273967]
WARNING: [Synth 8-3936] Found unconnected internal register 'mem_reg_raw_inst_reg' and it is trimmed from '32' to '16' bits. [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:274138]
WARNING: [Synth 8-3936] Found unconnected internal register 'ex_reg_raw_inst_reg' and it is trimmed from '32' to '16' bits. [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:274069]
INFO: [Synth 8-4471] merging register '_T_35_qos_reg[3:0]' into '_T_35_cache_reg[3:0]'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:19 ; elapsed = 00:01:16 . Memory (MB): peak = 2612.262 ; gain = 1674.895 ; free physical = 3481 ; free virtual = 55110
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'dut_/debug_1/dmOuter/asource/AsyncQueueSource/widx_bin' (AsyncResetRegVec_w1_i0) to 'dut_/debug_1/dmOuter/asource/AsyncQueueSource/widx_gray'
INFO: [Synth 8-223] decloning instance 'dut_/debug_1/dmOuter/asource/AsyncQueueSink/ridx_bin' (AsyncResetRegVec_w1_i0) to 'dut_/debug_1/dmOuter/asource/AsyncQueueSink/ridx_gray'
INFO: [Synth 8-223] decloning instance 'dut_/debug_1/dmOuter/AsyncQueueSource/widx_bin' (AsyncResetRegVec_w1_i0) to 'dut_/debug_1/dmOuter/AsyncQueueSource/widx_gray'
INFO: [Synth 8-223] decloning instance 'dut_/debug_1/dmInner/dmiXing/AsyncQueueSink/ridx_bin' (AsyncResetRegVec_w1_i0) to 'dut_/debug_1/dmInner/dmiXing/AsyncQueueSink/ridx_gray'
INFO: [Synth 8-223] decloning instance 'dut_/debug_1/dmInner/dmiXing/AsyncQueueSource/widx_bin' (AsyncResetRegVec_w1_i0) to 'dut_/debug_1/dmInner/dmiXing/AsyncQueueSource/widx_gray'
INFO: [Synth 8-223] decloning instance 'dut_/debug_1/dmInner/AsyncQueueSink/ridx_bin' (AsyncResetRegVec_w1_i0) to 'dut_/debug_1/dmInner/AsyncQueueSink/ridx_gray'

Report RTL Partitions: 
+------+------------------------------+------------+----------+
|      |RTL Partition                 |Replication |Instances |
+------+------------------------------+------------+----------+
|1     |FPU__GB0                      |           1|     34192|
|2     |FPU__GB1                      |           1|     34845|
|3     |RocketTile__GCBM0             |           1|     34476|
|4     |RocketTile__GCBM1             |           1|     30508|
|5     |RocketTile__GCBM2             |           1|     23700|
|6     |RocketTile__GCBM3             |           1|         3|
|7     |U500VCU118DevKitSystem__GCB0  |           1|     43022|
|8     |U500VCU118DevKitSystem__GCB1  |           1|     31031|
|9     |sdio_spi_bridge__GC0          |           1|         2|
|10    |U500VCU118DevKitFPGAChip__GC0 |           1|        74|
+------+------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    109 Bit       Adders := 4     
	   2 Input    107 Bit       Adders := 4     
	   2 Input     73 Bit       Adders := 4     
	   3 Input     65 Bit       Adders := 4     
	   2 Input     64 Bit       Adders := 19    
	   3 Input     64 Bit       Adders := 4     
	   3 Input     63 Bit       Adders := 4     
	   2 Input     58 Bit       Adders := 8     
	   2 Input     55 Bit       Adders := 16    
	   2 Input     51 Bit       Adders := 4     
	   2 Input     49 Bit       Adders := 4     
	   2 Input     40 Bit       Adders := 12    
	   3 Input     40 Bit       Adders := 8     
	   2 Input     39 Bit       Adders := 8     
	   2 Input     33 Bit       Adders := 4     
	   3 Input     31 Bit       Adders := 4     
	   2 Input     30 Bit       Adders := 32    
	   2 Input     26 Bit       Adders := 20    
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 4     
	   2 Input     14 Bit       Adders := 16    
	   4 Input     14 Bit       Adders := 4     
	   3 Input     14 Bit       Adders := 4     
	   2 Input     13 Bit       Adders := 10    
	   3 Input     13 Bit       Adders := 4     
	   3 Input     12 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 17    
	   4 Input     11 Bit       Adders := 4     
	   3 Input     11 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 16    
	   2 Input     10 Bit       Adders := 8     
	   3 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 28    
	   3 Input      9 Bit       Adders := 5     
	   2 Input      8 Bit       Adders := 6     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 16    
	   2 Input      6 Bit       Adders := 9     
	   3 Input      6 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 12    
	   2 Input      4 Bit       Adders := 60    
	   3 Input      4 Bit       Adders := 13    
	   4 Input      4 Bit       Adders := 16    
	   2 Input      3 Bit       Adders := 82    
	   3 Input      3 Bit       Adders := 18    
	   2 Input      2 Bit       Adders := 97    
	   3 Input      2 Bit       Adders := 12    
	   4 Input      2 Bit       Adders := 8     
	   3 Input      1 Bit       Adders := 6     
	   2 Input      1 Bit       Adders := 67    
	   4 Input      1 Bit       Adders := 32    
+---XORs : 
	   2 Input     66 Bit         XORs := 60    
	   2 Input     65 Bit         XORs := 8     
	   2 Input     64 Bit         XORs := 12    
	   2 Input     40 Bit         XORs := 80    
	   2 Input     33 Bit         XORs := 4     
	   2 Input     32 Bit         XORs := 56    
	   2 Input     31 Bit         XORs := 4     
	   2 Input     29 Bit         XORs := 32    
	   2 Input     28 Bit         XORs := 4     
	   2 Input     12 Bit         XORs := 8     
	   2 Input      9 Bit         XORs := 31    
	   2 Input      4 Bit         XORs := 15    
	   2 Input      3 Bit         XORs := 42    
	   3 Input      1 Bit         XORs := 16    
	   2 Input      1 Bit         XORs := 51    
	   4 Input      1 Bit         XORs := 8     
+---Registers : 
	              256 Bit    Registers := 4     
	              130 Bit    Registers := 4     
	              107 Bit    Registers := 4     
	               73 Bit    Registers := 1     
	               71 Bit    Registers := 1     
	               65 Bit    Registers := 176   
	               64 Bit    Registers := 103   
	               62 Bit    Registers := 272   
	               61 Bit    Registers := 2     
	               56 Bit    Registers := 4     
	               55 Bit    Registers := 13    
	               52 Bit    Registers := 4     
	               49 Bit    Registers := 4     
	               44 Bit    Registers := 8     
	               43 Bit    Registers := 1     
	               40 Bit    Registers := 72    
	               39 Bit    Registers := 40    
	               34 Bit    Registers := 4     
	               33 Bit    Registers := 16    
	               32 Bit    Registers := 149   
	               31 Bit    Registers := 12    
	               30 Bit    Registers := 32    
	               28 Bit    Registers := 10    
	               27 Bit    Registers := 20    
	               26 Bit    Registers := 14    
	               25 Bit    Registers := 24    
	               24 Bit    Registers := 1     
	               23 Bit    Registers := 5     
	               20 Bit    Registers := 36    
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 27    
	               13 Bit    Registers := 237   
	               12 Bit    Registers := 10    
	               10 Bit    Registers := 15    
	                9 Bit    Registers := 164   
	                8 Bit    Registers := 206   
	                7 Bit    Registers := 25    
	                6 Bit    Registers := 62    
	                5 Bit    Registers := 134   
	                4 Bit    Registers := 197   
	                3 Bit    Registers := 483   
	                2 Bit    Registers := 309   
	                1 Bit    Registers := 2399  
+---Multipliers : 
	                53x53  Multipliers := 4     
	                 9x65  Multipliers := 4     
+---RAMs : 
	              16K Bit         RAMs := 32    
	               4K Bit         RAMs := 128   
	               1K Bit         RAMs := 36    
	              512 Bit         RAMs := 24    
	              128 Bit         RAMs := 21    
	               88 Bit         RAMs := 16    
	               64 Bit         RAMs := 21    
	               62 Bit         RAMs := 2     
	               56 Bit         RAMs := 1     
	               44 Bit         RAMs := 32    
	               32 Bit         RAMs := 16    
	               28 Bit         RAMs := 1     
	               16 Bit         RAMs := 29    
	               12 Bit         RAMs := 2     
	                8 Bit         RAMs := 26    
	                6 Bit         RAMs := 63    
	                4 Bit         RAMs := 37    
	                2 Bit         RAMs := 40    
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input   2080 Bit        Muxes := 4     
	   2 Input    256 Bit        Muxes := 4     
	   2 Input    130 Bit        Muxes := 12    
	   2 Input    129 Bit        Muxes := 4     
	   2 Input    121 Bit        Muxes := 5     
	   2 Input    118 Bit        Muxes := 16    
	   2 Input    117 Bit        Muxes := 2     
	   2 Input    116 Bit        Muxes := 8     
	   2 Input    114 Bit        Muxes := 2     
	   2 Input    110 Bit        Muxes := 4     
	   2 Input    109 Bit        Muxes := 4     
	   2 Input    108 Bit        Muxes := 4     
	   2 Input     80 Bit        Muxes := 18    
	   2 Input     79 Bit        Muxes := 7     
	   2 Input     65 Bit        Muxes := 416   
	   2 Input     64 Bit        Muxes := 411   
	   4 Input     64 Bit        Muxes := 13    
	  13 Input     64 Bit        Muxes := 4     
	   2 Input     62 Bit        Muxes := 8     
	   3 Input     62 Bit        Muxes := 4     
	   2 Input     60 Bit        Muxes := 1     
	   2 Input     58 Bit        Muxes := 8     
	   2 Input     56 Bit        Muxes := 16    
	   2 Input     55 Bit        Muxes := 48    
	   2 Input     54 Bit        Muxes := 24    
	   2 Input     53 Bit        Muxes := 4     
	   2 Input     52 Bit        Muxes := 28    
	   3 Input     52 Bit        Muxes := 8     
	   2 Input     51 Bit        Muxes := 36    
	   2 Input     50 Bit        Muxes := 4     
	   2 Input     48 Bit        Muxes := 4     
	   2 Input     44 Bit        Muxes := 24    
	   4 Input     44 Bit        Muxes := 4     
	   2 Input     43 Bit        Muxes := 2     
	   2 Input     40 Bit        Muxes := 180   
	   4 Input     40 Bit        Muxes := 4     
	   2 Input     39 Bit        Muxes := 16    
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 40    
	   2 Input     33 Bit        Muxes := 60    
	   5 Input     33 Bit        Muxes := 8     
	   2 Input     32 Bit        Muxes := 333   
	   4 Input     32 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 4     
	  13 Input     32 Bit        Muxes := 4     
	   2 Input     31 Bit        Muxes := 3     
	   2 Input     30 Bit        Muxes := 96    
	   2 Input     28 Bit        Muxes := 57    
	   2 Input     27 Bit        Muxes := 24    
	   2 Input     26 Bit        Muxes := 61    
	   2 Input     25 Bit        Muxes := 60    
	   2 Input     24 Bit        Muxes := 4     
	   3 Input     23 Bit        Muxes := 12    
	   2 Input     23 Bit        Muxes := 28    
	   2 Input     22 Bit        Muxes := 12    
	   2 Input     21 Bit        Muxes := 9     
	   2 Input     20 Bit        Muxes := 296   
	   4 Input     20 Bit        Muxes := 4     
	   2 Input     18 Bit        Muxes := 8     
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 13    
	   2 Input     13 Bit        Muxes := 133   
	   2 Input     12 Bit        Muxes := 63    
	   3 Input     12 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 17    
	   2 Input     10 Bit        Muxes := 49    
	   2 Input      9 Bit        Muxes := 80    
	   4 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 237   
	  13 Input      8 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 59    
	   4 Input      7 Bit        Muxes := 4     
	   5 Input      7 Bit        Muxes := 4     
	   3 Input      7 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 54    
	  63 Input      6 Bit        Muxes := 8     
	  51 Input      6 Bit        Muxes := 8     
	  54 Input      6 Bit        Muxes := 4     
	   4 Input      6 Bit        Muxes := 4     
	  25 Input      5 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 396   
	  22 Input      5 Bit        Muxes := 8     
	   4 Input      5 Bit        Muxes := 8     
	  33 Input      5 Bit        Muxes := 8     
	  60 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 248   
	   4 Input      4 Bit        Muxes := 6     
	  38 Input      4 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 13    
	   5 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 713   
	   4 Input      3 Bit        Muxes := 4     
	   8 Input      3 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 19    
	   6 Input      3 Bit        Muxes := 6     
	  13 Input      3 Bit        Muxes := 12    
	  10 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1036  
	   3 Input      2 Bit        Muxes := 22    
	   4 Input      2 Bit        Muxes := 20    
	   5 Input      2 Bit        Muxes := 8     
	  19 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3731  
	   4 Input      1 Bit        Muxes := 81    
	   7 Input      1 Bit        Muxes := 5     
	  11 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
	  22 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	 246 Input      1 Bit        Muxes := 1     
	  32 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module MulAddRecFNToRaw_preMul 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module MulAddRecFNToRaw_postMul 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     51 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
	   2 Input     50 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	  25 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module RoundAnyRawFNToRecFN 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 3     
	   2 Input     25 Bit        Muxes := 2     
	   3 Input     23 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module MulAddRecFNPipe 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     49 Bit       Adders := 1     
+---Registers : 
	               49 Bit    Registers := 1     
	               27 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 19    
Module FPUFMAPipe 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     33 Bit         XORs := 1     
+---Registers : 
	               65 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
Module RecFNToIN 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module RecFNToIN_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module FPToInt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               65 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 7     
	   2 Input     52 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module RoundAnyRawFNToRecFN_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
Module INToRecFN 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	  63 Input      6 Bit        Muxes := 1     
Module RoundAnyRawFNToRecFN_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     55 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
+---Muxes : 
	   2 Input     55 Bit        Muxes := 1     
	   2 Input     52 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
Module INToRecFN_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	  63 Input      6 Bit        Muxes := 1     
Module IntToFP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input     12 Bit         XORs := 1     
	   2 Input      9 Bit         XORs := 1     
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 4     
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     52 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	  51 Input      6 Bit        Muxes := 1     
	  22 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module RoundAnyRawFNToRecFN_3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 3     
	   2 Input     25 Bit        Muxes := 2     
	   3 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
Module FPToFP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input     65 Bit         XORs := 1     
+---Registers : 
	               65 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 10    
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
Module MulAddRecFNToRaw_preMul_1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     14 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input     54 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module MulAddRecFNToRaw_postMul_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    109 Bit       Adders := 1     
	   2 Input     55 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input    109 Bit        Muxes := 1     
	   2 Input    108 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	  54 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module RoundAnyRawFNToRecFN_4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     55 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
+---Muxes : 
	   2 Input     55 Bit        Muxes := 3     
	   2 Input     54 Bit        Muxes := 2     
	   3 Input     52 Bit        Muxes := 1     
	   2 Input     52 Bit        Muxes := 1     
	   2 Input     51 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module MulAddRecFNPipe_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    107 Bit       Adders := 1     
+---Registers : 
	              107 Bit    Registers := 1     
	               56 Bit    Registers := 1     
	               55 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 20    
+---Multipliers : 
	                53x53  Multipliers := 1     
Module FPUFMAPipe_1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     65 Bit         XORs := 1     
+---Registers : 
	               65 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 2     
Module DivSqrtRecFNToRaw_small 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     31 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               26 Bit    Registers := 2     
	               23 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 2     
	   2 Input     26 Bit        Muxes := 5     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module RoundAnyRawFNToRecFN__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 3     
	   2 Input     25 Bit        Muxes := 2     
	   3 Input     23 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module DivSqrtRecFNToRaw_small_1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     63 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               55 Bit    Registers := 2     
	               52 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     62 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 2     
	   2 Input     55 Bit        Muxes := 5     
	   2 Input     54 Bit        Muxes := 1     
	   2 Input     53 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module RoundAnyRawFNToRecFN_4__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     55 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
+---Muxes : 
	   2 Input     55 Bit        Muxes := 3     
	   2 Input     54 Bit        Muxes := 2     
	   3 Input     52 Bit        Muxes := 1     
	   2 Input     52 Bit        Muxes := 1     
	   2 Input     51 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module FPU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 3     
+---XORs : 
	   2 Input     12 Bit         XORs := 1     
	   2 Input      9 Bit         XORs := 1     
+---Registers : 
	               65 Bit    Registers := 32    
	               64 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                5 Bit    Registers := 9     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 37    
+---Muxes : 
	   2 Input   2080 Bit        Muxes := 1     
	   2 Input     65 Bit        Muxes := 87    
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     52 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 3     
	  51 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 14    
	  22 Input      5 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 43    
Module ICache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 5     
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---RAMs : 
	              16K Bit         RAMs := 8     
	               1K Bit         RAMs := 4     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 8     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module PMPChecker_1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module TLB_1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     40 Bit         XORs := 10    
+---Registers : 
	               62 Bit    Registers := 33    
	               33 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	               27 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 5     
	   5 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     28 Bit        Muxes := 2     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 33    
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	  33 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 36    
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 39    
Module ShiftQueue 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 5     
	               32 Bit    Registers := 5     
	                8 Bit    Registers := 5     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 30    
+---Muxes : 
	   2 Input     40 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 36    
Module BTB 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 5     
+---XORs : 
	   2 Input      9 Bit         XORs := 4     
+---Registers : 
	               39 Bit    Registers := 8     
	               28 Bit    Registers := 1     
	               27 Bit    Registers := 1     
	               25 Bit    Registers := 6     
	               13 Bit    Registers := 56    
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 59    
	                2 Bit    Registers := 29    
	                1 Bit    Registers := 32    
+---RAMs : 
	              512 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     39 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 10    
	   2 Input     25 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 28    
	   2 Input      8 Bit        Muxes := 8     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 62    
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 38    
Module Frontend 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 1     
	   3 Input     40 Bit       Adders := 2     
	   2 Input     39 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     40 Bit        Muxes := 6     
	   2 Input     39 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     21 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 41    
Module RRArbiter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module PTW 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     66 Bit         XORs := 15    
+---Registers : 
	               44 Bit    Registers := 1     
	               32 Bit    Registers := 8     
	               27 Bit    Registers := 1     
	               20 Bit    Registers := 8     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     44 Bit        Muxes := 6     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 8     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 32    
	   4 Input      1 Bit        Muxes := 17    
Module RVCExpander 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 16    
	   2 Input     30 Bit        Muxes := 7     
	   2 Input     25 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 42    
	   4 Input      5 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	  19 Input      2 Bit        Muxes := 1     
Module IBuf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 4     
	   3 Input      2 Bit       Adders := 3     
	   4 Input      2 Bit       Adders := 2     
	   3 Input      1 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 10    
Module CSRFile 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     58 Bit       Adders := 2     
	   2 Input     30 Bit       Adders := 8     
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 9     
	               44 Bit    Registers := 1     
	               40 Bit    Registers := 5     
	               39 Bit    Registers := 2     
	               32 Bit    Registers := 3     
	               30 Bit    Registers := 8     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 13    
	                1 Bit    Registers := 63    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 39    
	   2 Input     58 Bit        Muxes := 2     
	   4 Input     44 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 26    
	   4 Input     40 Bit        Muxes := 1     
	   2 Input     39 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 7     
	   2 Input     30 Bit        Muxes := 16    
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 7     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	  38 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 24    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 70    
Module BreakpointUnit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 1     
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 9     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module MulDiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     73 Bit       Adders := 1     
	   3 Input     65 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
+---Registers : 
	              130 Bit    Registers := 1     
	               65 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Multipliers : 
	                 9x65  Multipliers := 1     
+---Muxes : 
	   2 Input    130 Bit        Muxes := 3     
	   2 Input    129 Bit        Muxes := 1     
	   2 Input     65 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 4     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 16    
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 82    
	   2 Input      1 Bit        Muxes := 21    
	   4 Input      1 Bit        Muxes := 1     
Module Rocket 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 1     
	   2 Input     39 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 6     
	               62 Bit    Registers := 2     
	               40 Bit    Registers := 3     
	               32 Bit    Registers := 5     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 55    
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 17    
	   4 Input     64 Bit        Muxes := 3     
	   3 Input     62 Bit        Muxes := 1     
	   2 Input     62 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 12    
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module HellaCacheArbiter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module Queue_13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	               64 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
	                6 Bit         RAMs := 3     
	                4 Bit         RAMs := 1     
	                2 Bit         RAMs := 1     
Module Queue_14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	                6 Bit         RAMs := 2     
	                4 Bit         RAMs := 3     
	                2 Bit         RAMs := 2     
Module Queue_15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
	                6 Bit         RAMs := 2     
	                4 Bit         RAMs := 2     
	                2 Bit         RAMs := 1     
Module Queue_16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	               64 Bit         RAMs := 1     
	                6 Bit         RAMs := 3     
	                4 Bit         RAMs := 1     
	                2 Bit         RAMs := 1     
Module Queue_17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	                4 Bit         RAMs := 1     
Module Arbiter 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module DCacheDataArray 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 32    
+---RAMs : 
	               4K Bit         RAMs := 32    
Module Arbiter_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module PMPChecker 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     29 Bit         XORs := 8     
	   2 Input      3 Bit         XORs := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
Module TLB 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     40 Bit         XORs := 10    
+---Registers : 
	               62 Bit    Registers := 33    
	               33 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	               27 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 10    
	   2 Input     33 Bit        Muxes := 7     
	   5 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     28 Bit        Muxes := 2     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 33    
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	  33 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 37    
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 37    
	   4 Input      1 Bit        Muxes := 1     
Module AMOALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---XORs : 
	   2 Input     64 Bit         XORs := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 9     
Module DCache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               40 Bit    Registers := 2     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 11    
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 7     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 30    
+---RAMs : 
	               1K Bit         RAMs := 4     
+---Muxes : 
	  13 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 6     
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 8     
	  13 Input     32 Bit        Muxes := 1     
	   4 Input     20 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	  13 Input      8 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 31    
	   3 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 3     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 65    
	  11 Input      1 Bit        Muxes := 1     
Module TLXbar_6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    116 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module SynchronizerShiftReg_w1_d3__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module TLXbar 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 9     
	   3 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 24    
+---Registers : 
	                4 Bit    Registers := 19    
	                1 Bit    Registers := 41    
+---Muxes : 
	   2 Input    118 Bit        Muxes := 16    
	   2 Input    110 Bit        Muxes := 4     
	   2 Input     80 Bit        Muxes := 16    
	   2 Input      4 Bit        Muxes := 37    
	   2 Input      3 Bit        Muxes := 12    
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 91    
Module TLXbar_1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input     28 Bit         XORs := 3     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     79 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 9     
Module Queue 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	               56 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
	                6 Bit         RAMs := 3     
	                2 Bit         RAMs := 1     
Module Queue_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
	                6 Bit         RAMs := 2     
	                4 Bit         RAMs := 1     
	                2 Bit         RAMs := 3     
Module TLAtomicAutomata 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input     28 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    114 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
Module Repeater 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module TLFragmenter 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module Repeater_1 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module TLFragmenter_1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module Repeater_2 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module TLFragmenter_2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module Repeater_3 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module TLFragmenter_3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module Repeater_4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module TLWidthWidget_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module Queue_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               28 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
	                6 Bit         RAMs := 3     
	                2 Bit         RAMs := 1     
Module Queue_1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
	                6 Bit         RAMs := 2     
	                4 Bit         RAMs := 1     
	                2 Bit         RAMs := 3     
Module TLXbar_2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input     31 Bit         XORs := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     79 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 7     
Module Queue_4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	               62 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
	                6 Bit         RAMs := 3     
	                2 Bit         RAMs := 1     
Module Queue_1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
	                6 Bit         RAMs := 2     
	                4 Bit         RAMs := 1     
	                2 Bit         RAMs := 3     
Module TLAtomicAutomata_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input     31 Bit         XORs := 2     
+---Registers : 
	               64 Bit    Registers := 2     
	               31 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    117 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
Module Queue_4__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	               62 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
	                6 Bit         RAMs := 3     
	                2 Bit         RAMs := 1     
Module Queue_1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
	                6 Bit         RAMs := 2     
	                4 Bit         RAMs := 1     
	                2 Bit         RAMs := 3     
Module Repeater_5 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module TLFragmenter_4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module Repeater_5__2 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module TLFragmenter_5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module Repeater_5__1 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module TLFragmenter_6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module Queue_8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
	               64 Bit         RAMs := 1     
Module TLBroadcastTracker 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module Queue_8__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
	               64 Bit         RAMs := 1     
Module TLBroadcastTracker_1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module Queue_8__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
	               64 Bit         RAMs := 1     
Module TLBroadcastTracker_2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module Queue_8__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
	               64 Bit         RAMs := 1     
Module TLBroadcastTracker_3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module TLBroadcast 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               26 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input    121 Bit        Muxes := 5     
	   2 Input     80 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 11    
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 21    
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module LevelGateway__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module LevelGateway__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module LevelGateway__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module LevelGateway__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module LevelGateway__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module LevelGateway 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLICFanIn__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module PLICFanIn__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module PLICFanIn__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module PLICFanIn__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module PLICFanIn__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module PLICFanIn__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module PLICFanIn__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module PLICFanIn 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module Queue_12 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module TLPLIC 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 8     
	                3 Bit    Registers := 30    
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	  22 Input      1 Bit        Muxes := 1     
Module CLINT 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 5     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 7     
	   7 Input      1 Bit        Muxes := 1     
Module Queue_38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	               64 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
	               12 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
	                6 Bit         RAMs := 2     
	                2 Bit         RAMs := 1     
Module Queue_39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	               12 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
	                6 Bit         RAMs := 1     
	                4 Bit         RAMs := 1     
	                2 Bit         RAMs := 3     
Module Queue_40 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module Queue_41 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module TLToAXI4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   4 Input      1 Bit       Adders := 32    
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 36    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	  60 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module Queue_42__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
	               88 Bit         RAMs := 1     
	               32 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
Module Queue_42__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
	               88 Bit         RAMs := 1     
	               32 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
Module Queue_42__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
	               88 Bit         RAMs := 1     
	               32 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
Module Queue_42__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
	               88 Bit         RAMs := 1     
	               32 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
Module Queue_42__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
	               88 Bit         RAMs := 1     
	               32 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
Module Queue_42__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
	               88 Bit         RAMs := 1     
	               32 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
Module Queue_42__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
	               88 Bit         RAMs := 1     
	               32 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
Module Queue_42__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
	               88 Bit         RAMs := 1     
	               32 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
Module Queue_42__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
	               88 Bit         RAMs := 1     
	               32 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
Module Queue_42__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
	               88 Bit         RAMs := 1     
	               32 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
Module Queue_42__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
	               88 Bit         RAMs := 1     
	               32 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
Module Queue_42__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
	               88 Bit         RAMs := 1     
	               32 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
Module Queue_42__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
	               88 Bit         RAMs := 1     
	               32 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
Module Queue_42__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
	               88 Bit         RAMs := 1     
	               32 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
Module Queue_42__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
	               88 Bit         RAMs := 1     
	               32 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
Module Queue_42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
	               88 Bit         RAMs := 1     
	               32 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
Module AXI4Deinterleaver 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 16    
	   2 Input      4 Bit       Adders := 16    
+---Registers : 
	                4 Bit    Registers := 17    
	                1 Bit    Registers := 1     
Module Queue_58__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               44 Bit         RAMs := 1     
Module Queue_58__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               44 Bit         RAMs := 1     
Module Queue_58__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               44 Bit         RAMs := 1     
Module Queue_58__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               44 Bit         RAMs := 1     
Module Queue_58__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               44 Bit         RAMs := 1     
Module Queue_58__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               44 Bit         RAMs := 1     
Module Queue_58__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               44 Bit         RAMs := 1     
Module Queue_58__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               44 Bit         RAMs := 1     
Module Queue_58__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               44 Bit         RAMs := 1     
Module Queue_58__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               44 Bit         RAMs := 1     
Module Queue_58__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               44 Bit         RAMs := 1     
Module Queue_58__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               44 Bit         RAMs := 1     
Module Queue_58__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               44 Bit         RAMs := 1     
Module Queue_58__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               44 Bit         RAMs := 1     
Module Queue_58__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               44 Bit         RAMs := 1     
Module Queue_58__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               44 Bit         RAMs := 1     
Module Queue_58__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               44 Bit         RAMs := 1     
Module Queue_58__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               44 Bit         RAMs := 1     
Module Queue_58__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               44 Bit         RAMs := 1     
Module Queue_58__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               44 Bit         RAMs := 1     
Module Queue_58__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               44 Bit         RAMs := 1     
Module Queue_58__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               44 Bit         RAMs := 1     
Module Queue_58__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               44 Bit         RAMs := 1     
Module Queue_58__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               44 Bit         RAMs := 1     
Module Queue_58__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               44 Bit         RAMs := 1     
Module Queue_58__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               44 Bit         RAMs := 1     
Module Queue_58__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               44 Bit         RAMs := 1     
Module Queue_58__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               44 Bit         RAMs := 1     
Module Queue_58__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               44 Bit         RAMs := 1     
Module Queue_58__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               44 Bit         RAMs := 1     
Module Queue_58__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               44 Bit         RAMs := 1     
Module Queue_58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               44 Bit         RAMs := 1     
Module AsyncResetReg__310 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__309 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__308 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__307 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__306 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__305 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__304 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__303 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__302 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__301 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__300 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__299 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__298 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__297 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__296 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__295 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SynchronizerShiftReg_w61_d1__1 
Detailed RTL Component Info : 
+---Registers : 
	               61 Bit    Registers := 1     
Module AsyncResetReg__294 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__293 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__292 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__291 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__290 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__289 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__288 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__287 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__286 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__285 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__284 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__283 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__282 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__281 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncQueueSink_3__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      3 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module AsyncResetReg__92 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__91 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__90 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__89 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SynchronizerShiftReg_w61_d1 
Detailed RTL Component Info : 
+---Registers : 
	               61 Bit    Registers := 1     
Module AsyncResetReg__111 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__97 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__98 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__99 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__100 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__96 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__93 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__94 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__95 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__311 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncQueueSink_3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      3 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module AsyncResetReg__84 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__83 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__82 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__81 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__251 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__250 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__249 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__248 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__247 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__246 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__245 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__244 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__243 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__242 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__241 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__240 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SynchronizerShiftReg_w73_d1 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 1     
Module AsyncResetReg__109 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__88 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__87 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__86 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__85 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__167 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__166 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__165 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__164 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__139 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__132 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__131 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__130 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__110 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncQueueSink_5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      3 Bit         XORs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module AsyncResetReg__76 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__75 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__74 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__73 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__239 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__238 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__237 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__236 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__235 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__234 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__233 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__232 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__231 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__230 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__229 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__228 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__108 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__80 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__79 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__78 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__77 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__163 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__162 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__161 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__160 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__138 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__129 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__128 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__127 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncQueueSource_3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 2     
	   2 Input      3 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 8     
	                4 Bit    Registers := 8     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module AsyncResetReg__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__227 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__226 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__225 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__224 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__223 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__222 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__221 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__220 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__219 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__218 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__217 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__216 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__107 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__72 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__71 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__70 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__159 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__158 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__157 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__156 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__137 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__126 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__125 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__124 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncQueueSource_4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 2     
	   2 Input      3 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 8     
	                2 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module AsyncResetReg__280 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__279 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__278 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__277 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__276 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__275 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__274 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__273 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__272 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__271 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__270 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__269 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__268 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__267 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__266 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__265 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__264 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__263 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__262 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__261 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__260 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__259 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__258 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__257 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__256 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__255 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__254 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__253 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__252 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncQueueSource_5__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 2     
	   2 Input      3 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 8     
	                8 Bit    Registers := 8     
	                4 Bit    Registers := 24    
	                3 Bit    Registers := 16    
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module AsyncResetReg__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__215 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__214 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__213 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__212 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__211 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__210 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__209 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__208 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__207 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__206 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__205 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__204 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__106 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__155 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__154 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__153 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__152 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__136 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__123 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__122 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__121 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncQueueSource_5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 2     
	   2 Input      3 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 8     
	                8 Bit    Registers := 8     
	                4 Bit    Registers := 24    
	                3 Bit    Registers := 16    
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module AsyncResetReg__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__203 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__202 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__201 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__200 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__199 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__198 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__197 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__196 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__195 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__194 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__193 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__192 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__105 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__151 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__150 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__149 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__148 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__135 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__120 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__119 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__118 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncQueueSource_7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 2     
	   2 Input      3 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 8     
	                8 Bit    Registers := 8     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module AsyncResetReg__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__191 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__190 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__189 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__188 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__187 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__186 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__185 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__184 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__183 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__182 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__181 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__180 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SynchronizerShiftReg_w71_d1 
Detailed RTL Component Info : 
+---Registers : 
	               71 Bit    Registers := 1     
Module AsyncResetReg__103 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__147 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__146 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__145 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__144 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__134 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__117 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__116 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__115 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__104 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncQueueSink_6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      3 Bit         XORs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module AsyncResetReg__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__179 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__178 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__177 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__176 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__175 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__174 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__173 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__172 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__171 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__170 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__169 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__168 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SynchronizerShiftReg_w6_d1 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module AsyncResetReg__101 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__143 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__142 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__141 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__140 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__133 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__114 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__113 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__112 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__102 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncQueueSink_7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      3 Bit         XORs := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module SynchronizerShiftReg_w4_d3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 3     
Module AsyncResetReg__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SynchronizerShiftReg_w4_d3__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 3     
Module AsyncResetReg__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TLGPIO 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 12    
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module SynchronizerShiftReg_w1_d3__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module Queue_34__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
Module Queue_34 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
Module SPIFIFO 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module SPIPhysical 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 13    
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 29    
Module SPIMedia 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 22    
Module TLSPI 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 1     
Module SynchronizerShiftReg_w1_d3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module UARTTx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Queue_34__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
Module UARTRx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module Queue_34__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
Module TLUART 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
Module AsyncResetReg__438 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__437 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__443 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__444 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__440 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__439 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__445 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__446 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module BootROM 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module TLMaskROM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Queue_33 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module TLError 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module AsyncResetReg__447 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__448 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__442 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__441 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__449 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__312 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__349 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DMIToTL 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
Module TLXbar_5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      9 Bit         XORs := 7     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module AsyncResetReg__317 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__318 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__319 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__320 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__321 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__322 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__323 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__324 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__325 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__326 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__327 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__328 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__329 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__330 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__331 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__332 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__333 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__334 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__335 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__336 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__337 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__338 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__339 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__340 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__341 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__342 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__343 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__344 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__345 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__346 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__347 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__348 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__313 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__314 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__315 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__316 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TLDebugModuleOuter 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module AsyncResetReg__371 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__350 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__351 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__352 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__372 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__354 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__355 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__356 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__357 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__353 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__378 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__377 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__376 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncQueueSource 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
Module AsyncResetReg__368 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__393 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__392 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__391 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SynchronizerShiftReg_w43_d1 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 1     
Module AsyncResetReg__369 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__436 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__435 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__434 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__433 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__416 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__411 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__410 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__409 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__370 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncQueueSink 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module AsyncResetReg__366 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__390 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__389 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__388 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__367 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__432 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__431 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__430 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__429 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__415 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__408 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__407 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__406 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncQueueSource_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module TLDebugModuleInner 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 73    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     60 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 72    
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1139  
	   4 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 1     
	 246 Input      1 Bit        Muxes := 1     
	  32 Input      1 Bit        Muxes := 1     
Module AsyncResetReg__363 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__387 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__386 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__385 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SynchronizerShiftReg_w55_d1 
Detailed RTL Component Info : 
+---Registers : 
	               55 Bit    Registers := 1     
Module AsyncResetReg__364 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__428 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__427 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__426 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__425 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__414 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__405 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__404 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__403 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__365 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncQueueSink_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module AsyncResetReg__361 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__384 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__383 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__382 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__362 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__424 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__423 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__422 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__421 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__413 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__402 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__401 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__400 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncQueueSource_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module AsyncResetReg__358 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__381 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__380 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__379 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SynchronizerShiftReg_w12_d1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module AsyncResetReg__359 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__420 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__419 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__418 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__417 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__412 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__399 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__398 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__397 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__360 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncQueueSink_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module AsyncResetReg__396 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__395 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__394 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CaptureUpdateChain 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module CaptureUpdateChain_1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 41    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 42    
Module CaptureChain 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 32    
Module AsyncResetReg__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module JtagStateMachine 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      4 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 12    
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
Module CaptureUpdateChain_2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module JtagTapController 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module JtagBypassChain 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DebugTransportModuleJTAG 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 1     
Module AsyncResetReg__375 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__374 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__373 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module U500VCU118DevKitSystem 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sdio_spi_bridge 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sifive_reset_sync__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module sifive_reset_hold 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
Module sifive_reset_sync__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module sifive_reset_sync__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module sifive_reset_sync 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module PowerOnResetFPGAOnly 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SyncResetSynchronizerShiftReg_w1_d2_i1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design U500VCU118DevKitFPGAChip has port uart_rtsn driven by constant 0
DSP Report: Generating DSP _T_14, operation Mode is: A*B.
DSP Report: operator _T_14 is absorbed into DSP _T_14.
DSP Report: operator _T_14 is absorbed into DSP _T_14.
DSP Report: Generating DSP _T_14, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator _T_14 is absorbed into DSP _T_14.
DSP Report: operator _T_14 is absorbed into DSP _T_14.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 10 [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:255826]
DSP Report: Generating DSP _T_14, operation Mode is: A*B.
DSP Report: operator _T_14 is absorbed into DSP _T_14.
DSP Report: operator _T_14 is absorbed into DSP _T_14.
DSP Report: Generating DSP _T_14, operation Mode is: PCIN+A*B.
DSP Report: operator _T_14 is absorbed into DSP _T_14.
DSP Report: operator _T_14 is absorbed into DSP _T_14.
DSP Report: Generating DSP _T_14, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator _T_14 is absorbed into DSP _T_14.
DSP Report: operator _T_14 is absorbed into DSP _T_14.
DSP Report: Generating DSP _T_14, operation Mode is: A*B.
DSP Report: operator _T_14 is absorbed into DSP _T_14.
DSP Report: operator _T_14 is absorbed into DSP _T_14.
DSP Report: Generating DSP _T_14, operation Mode is: PCIN+A*B.
DSP Report: operator _T_14 is absorbed into DSP _T_14.
DSP Report: operator _T_14 is absorbed into DSP _T_14.
DSP Report: Generating DSP _T_14, operation Mode is: PCIN+A*B.
DSP Report: operator _T_14 is absorbed into DSP _T_14.
DSP Report: operator _T_14 is absorbed into DSP _T_14.
DSP Report: Generating DSP _T_14, operation Mode is: A*B.
DSP Report: operator _T_14 is absorbed into DSP _T_14.
DSP Report: operator _T_14 is absorbed into DSP _T_14.
DSP Report: Generating DSP _T_14, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator _T_14 is absorbed into DSP _T_14.
DSP Report: operator _T_14 is absorbed into DSP _T_14.
DSP Report: Generating DSP _T_14, operation Mode is: PCIN+A*B.
DSP Report: operator _T_14 is absorbed into DSP _T_14.
DSP Report: operator _T_14 is absorbed into DSP _T_14.
INFO: [Synth 8-3886] merging instance 'ifpu/_T_456_exc_reg[1]' (FDE) to 'ifpu/_T_456_exc_reg[2]'
INFO: [Synth 8-3886] merging instance 'wb_toint_exc_reg[1]' (FDE) to 'wb_toint_exc_reg[2]'
INFO: [Synth 8-3886] merging instance 'ifpu/_T_456_exc_reg[2]' (FDE) to 'ifpu/_T_456_exc_reg[3]'
INFO: [Synth 8-3886] merging instance 'wb_toint_exc_reg[2]' (FDE) to 'wb_toint_exc_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpmu/\_T_101_exc_reg[3] )
INFO: [Synth 8-3886] merging instance 'ifpu/_T_456_exc_reg[3]' (FDE) to 'ifpu/_T_456_exc_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FPUFMAPipe/\_T_28_exc_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wb_toint_exc_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ifpu/\_T_456_exc_reg[4] )
WARNING: [Synth 8-3332] Sequential element (in_in2_reg[64]) is unused and will be removed from module FPUFMAPipe.
WARNING: [Synth 8-3332] Sequential element (in_in2_reg[63]) is unused and will be removed from module FPUFMAPipe.
WARNING: [Synth 8-3332] Sequential element (in_in2_reg[62]) is unused and will be removed from module FPUFMAPipe.
WARNING: [Synth 8-3332] Sequential element (in_in2_reg[61]) is unused and will be removed from module FPUFMAPipe.
WARNING: [Synth 8-3332] Sequential element (in_in2_reg[60]) is unused and will be removed from module FPUFMAPipe.
WARNING: [Synth 8-3332] Sequential element (in_in2_reg[59]) is unused and will be removed from module FPUFMAPipe.
WARNING: [Synth 8-3332] Sequential element (in_in2_reg[58]) is unused and will be removed from module FPUFMAPipe.
WARNING: [Synth 8-3332] Sequential element (in_in2_reg[57]) is unused and will be removed from module FPUFMAPipe.
WARNING: [Synth 8-3332] Sequential element (in_in2_reg[56]) is unused and will be removed from module FPUFMAPipe.
WARNING: [Synth 8-3332] Sequential element (in_in2_reg[55]) is unused and will be removed from module FPUFMAPipe.
WARNING: [Synth 8-3332] Sequential element (in_in2_reg[54]) is unused and will be removed from module FPUFMAPipe.
WARNING: [Synth 8-3332] Sequential element (in_in2_reg[53]) is unused and will be removed from module FPUFMAPipe.
WARNING: [Synth 8-3332] Sequential element (in_in2_reg[52]) is unused and will be removed from module FPUFMAPipe.
WARNING: [Synth 8-3332] Sequential element (in_in2_reg[51]) is unused and will be removed from module FPUFMAPipe.
WARNING: [Synth 8-3332] Sequential element (in_in2_reg[50]) is unused and will be removed from module FPUFMAPipe.
WARNING: [Synth 8-3332] Sequential element (in_in2_reg[49]) is unused and will be removed from module FPUFMAPipe.
WARNING: [Synth 8-3332] Sequential element (in_in2_reg[48]) is unused and will be removed from module FPUFMAPipe.
WARNING: [Synth 8-3332] Sequential element (in_in2_reg[47]) is unused and will be removed from module FPUFMAPipe.
WARNING: [Synth 8-3332] Sequential element (in_in2_reg[46]) is unused and will be removed from module FPUFMAPipe.
WARNING: [Synth 8-3332] Sequential element (in_in2_reg[45]) is unused and will be removed from module FPUFMAPipe.
WARNING: [Synth 8-3332] Sequential element (in_in2_reg[44]) is unused and will be removed from module FPUFMAPipe.
WARNING: [Synth 8-3332] Sequential element (in_in2_reg[43]) is unused and will be removed from module FPUFMAPipe.
WARNING: [Synth 8-3332] Sequential element (in_in2_reg[42]) is unused and will be removed from module FPUFMAPipe.
WARNING: [Synth 8-3332] Sequential element (in_in2_reg[41]) is unused and will be removed from module FPUFMAPipe.
WARNING: [Synth 8-3332] Sequential element (in_in2_reg[40]) is unused and will be removed from module FPUFMAPipe.
WARNING: [Synth 8-3332] Sequential element (in_in2_reg[39]) is unused and will be removed from module FPUFMAPipe.
WARNING: [Synth 8-3332] Sequential element (in_in2_reg[38]) is unused and will be removed from module FPUFMAPipe.
WARNING: [Synth 8-3332] Sequential element (in_in2_reg[37]) is unused and will be removed from module FPUFMAPipe.
WARNING: [Synth 8-3332] Sequential element (in_in2_reg[36]) is unused and will be removed from module FPUFMAPipe.
WARNING: [Synth 8-3332] Sequential element (in_in2_reg[35]) is unused and will be removed from module FPUFMAPipe.
WARNING: [Synth 8-3332] Sequential element (in_in2_reg[34]) is unused and will be removed from module FPUFMAPipe.
WARNING: [Synth 8-3332] Sequential element (in_in2_reg[33]) is unused and will be removed from module FPUFMAPipe.
WARNING: [Synth 8-3332] Sequential element (_T_456_exc_reg[4]) is unused and will be removed from module IntToFP.
WARNING: [Synth 8-3332] Sequential element (_T_101_exc_reg[3]) is unused and will be removed from module FPToFP.
WARNING: [Synth 8-3332] Sequential element (_T_28_exc_reg[3]) is unused and will be removed from module FPUFMAPipe_1.
INFO: [Synth 8-4471] merging register '_T_1163_reg[7:0]' into '_T_1163_reg[7:0]' [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:235345]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_btb_update_bits_br_pc_reg' and it is trimmed from '39' to '2' bits. [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:234849]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'ptw/_T_377_2_reg[0]' (FDE) to 'ptw/_T_377_2_reg[1]'
INFO: [Synth 8-3886] merging instance 'ptw/_T_377_2_reg[1]' (FDE) to 'ptw/_T_377_2_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ptw/\_T_377_2_reg[2] )
INFO: [Synth 8-3886] merging instance 'ptw/_T_377_3_reg[0]' (FDE) to 'ptw/_T_377_3_reg[1]'
INFO: [Synth 8-3886] merging instance 'ptw/_T_377_3_reg[1]' (FDE) to 'ptw/_T_377_3_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ptw/\_T_377_3_reg[2] )
INFO: [Synth 8-3886] merging instance 'ptw/_T_377_0_reg[0]' (FDE) to 'ptw/_T_377_0_reg[1]'
INFO: [Synth 8-3886] merging instance 'ptw/_T_377_0_reg[1]' (FDE) to 'ptw/_T_377_0_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ptw/\_T_377_0_reg[2] )
INFO: [Synth 8-3886] merging instance 'ptw/_T_377_1_reg[0]' (FDE) to 'ptw/_T_377_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'ptw/_T_377_1_reg[1]' (FDE) to 'ptw/_T_377_1_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ptw/\_T_377_1_reg[2] )
INFO: [Synth 8-3886] merging instance 'ptw/_T_377_7_reg[0]' (FDE) to 'ptw/_T_377_7_reg[1]'
INFO: [Synth 8-3886] merging instance 'ptw/_T_377_7_reg[1]' (FDE) to 'ptw/_T_377_7_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ptw/\_T_377_7_reg[2] )
INFO: [Synth 8-3886] merging instance 'ptw/_T_377_6_reg[0]' (FDE) to 'ptw/_T_377_6_reg[1]'
INFO: [Synth 8-3886] merging instance 'ptw/_T_377_6_reg[1]' (FDE) to 'ptw/_T_377_6_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ptw/\_T_377_6_reg[2] )
INFO: [Synth 8-3886] merging instance 'ptw/_T_377_4_reg[0]' (FDE) to 'ptw/_T_377_4_reg[1]'
INFO: [Synth 8-3886] merging instance 'ptw/_T_377_4_reg[1]' (FDE) to 'ptw/_T_377_4_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ptw/\_T_377_4_reg[2] )
INFO: [Synth 8-3886] merging instance 'ptw/_T_377_5_reg[0]' (FDE) to 'ptw/_T_377_5_reg[1]'
INFO: [Synth 8-3886] merging instance 'ptw/_T_377_5_reg[1]' (FDE) to 'ptw/_T_377_5_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ptw/\_T_377_5_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (frontend/\s1_pc_reg[0] )
INFO: [Synth 8-3886] merging instance 'frontend/s2_partial_insn_reg[1]' (FDE) to 'frontend/s2_partial_insn_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (frontend/\s2_partial_insn_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (frontend/\s2_pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (frontend/fq/\_T_82_4_pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (frontend/fq/\_T_82_3_pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (frontend/fq/\_T_82_2_pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (frontend/fq/\_T_82_1_pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (frontend/fq/\_T_82_0_pc_reg[0] )
WARNING: [Synth 8-3332] Sequential element (refill_addr_reg[5]) is unused and will be removed from module ICache.
WARNING: [Synth 8-3332] Sequential element (refill_addr_reg[4]) is unused and will be removed from module ICache.
WARNING: [Synth 8-3332] Sequential element (refill_addr_reg[3]) is unused and will be removed from module ICache.
WARNING: [Synth 8-3332] Sequential element (refill_addr_reg[2]) is unused and will be removed from module ICache.
WARNING: [Synth 8-3332] Sequential element (refill_addr_reg[1]) is unused and will be removed from module ICache.
WARNING: [Synth 8-3332] Sequential element (refill_addr_reg[0]) is unused and will be removed from module ICache.
WARNING: [Synth 8-3332] Sequential element (reg_entries_32_reg[10]) is unused and will be removed from module TLB_1.
WARNING: [Synth 8-3332] Sequential element (reg_entries_32_reg[9]) is unused and will be removed from module TLB_1.
WARNING: [Synth 8-3332] Sequential element (reg_entries_32_reg[7]) is unused and will be removed from module TLB_1.
WARNING: [Synth 8-3332] Sequential element (reg_entries_32_reg[6]) is unused and will be removed from module TLB_1.
WARNING: [Synth 8-3332] Sequential element (reg_entries_32_reg[5]) is unused and will be removed from module TLB_1.
WARNING: [Synth 8-3332] Sequential element (reg_entries_32_reg[4]) is unused and will be removed from module TLB_1.
WARNING: [Synth 8-3332] Sequential element (reg_entries_32_reg[3]) is unused and will be removed from module TLB_1.
WARNING: [Synth 8-3332] Sequential element (reg_entries_32_reg[2]) is unused and will be removed from module TLB_1.
WARNING: [Synth 8-3332] Sequential element (reg_entries_32_reg[1]) is unused and will be removed from module TLB_1.
WARNING: [Synth 8-3332] Sequential element (reg_entries_32_reg[0]) is unused and will be removed from module TLB_1.
WARNING: [Synth 8-3332] Sequential element (reg_entries_1_reg[10]) is unused and will be removed from module TLB_1.
WARNING: [Synth 8-3332] Sequential element (reg_entries_1_reg[9]) is unused and will be removed from module TLB_1.
WARNING: [Synth 8-3332] Sequential element (reg_entries_1_reg[7]) is unused and will be removed from module TLB_1.
WARNING: [Synth 8-3332] Sequential element (reg_entries_1_reg[6]) is unused and will be removed from module TLB_1.
WARNING: [Synth 8-3332] Sequential element (reg_entries_1_reg[4]) is unused and will be removed from module TLB_1.
WARNING: [Synth 8-3332] Sequential element (reg_entries_1_reg[3]) is unused and will be removed from module TLB_1.
WARNING: [Synth 8-3332] Sequential element (reg_entries_1_reg[2]) is unused and will be removed from module TLB_1.
WARNING: [Synth 8-3332] Sequential element (reg_entries_1_reg[1]) is unused and will be removed from module TLB_1.
WARNING: [Synth 8-3332] Sequential element (reg_entries_2_reg[10]) is unused and will be removed from module TLB_1.
WARNING: [Synth 8-3332] Sequential element (reg_entries_2_reg[9]) is unused and will be removed from module TLB_1.
WARNING: [Synth 8-3332] Sequential element (reg_entries_2_reg[7]) is unused and will be removed from module TLB_1.
WARNING: [Synth 8-3332] Sequential element (reg_entries_2_reg[6]) is unused and will be removed from module TLB_1.
WARNING: [Synth 8-3332] Sequential element (reg_entries_2_reg[4]) is unused and will be removed from module TLB_1.
WARNING: [Synth 8-3332] Sequential element (reg_entries_2_reg[3]) is unused and will be removed from module TLB_1.
WARNING: [Synth 8-3332] Sequential element (reg_entries_2_reg[2]) is unused and will be removed from module TLB_1.
WARNING: [Synth 8-3332] Sequential element (reg_entries_2_reg[1]) is unused and will be removed from module TLB_1.
WARNING: [Synth 8-3332] Sequential element (reg_entries_3_reg[10]) is unused and will be removed from module TLB_1.
WARNING: [Synth 8-3332] Sequential element (reg_entries_3_reg[9]) is unused and will be removed from module TLB_1.
WARNING: [Synth 8-3332] Sequential element (reg_entries_3_reg[7]) is unused and will be removed from module TLB_1.
WARNING: [Synth 8-3332] Sequential element (reg_entries_3_reg[6]) is unused and will be removed from module TLB_1.
WARNING: [Synth 8-3332] Sequential element (reg_entries_3_reg[4]) is unused and will be removed from module TLB_1.
WARNING: [Synth 8-3332] Sequential element (reg_entries_3_reg[3]) is unused and will be removed from module TLB_1.
WARNING: [Synth 8-3332] Sequential element (reg_entries_3_reg[2]) is unused and will be removed from module TLB_1.
WARNING: [Synth 8-3332] Sequential element (reg_entries_3_reg[1]) is unused and will be removed from module TLB_1.
WARNING: [Synth 8-3332] Sequential element (reg_entries_4_reg[10]) is unused and will be removed from module TLB_1.
WARNING: [Synth 8-3332] Sequential element (reg_entries_4_reg[9]) is unused and will be removed from module TLB_1.
WARNING: [Synth 8-3332] Sequential element (reg_entries_4_reg[7]) is unused and will be removed from module TLB_1.
WARNING: [Synth 8-3332] Sequential element (reg_entries_4_reg[6]) is unused and will be removed from module TLB_1.
WARNING: [Synth 8-3332] Sequential element (reg_entries_4_reg[4]) is unused and will be removed from module TLB_1.
WARNING: [Synth 8-3332] Sequential element (reg_entries_4_reg[3]) is unused and will be removed from module TLB_1.
WARNING: [Synth 8-3332] Sequential element (reg_entries_4_reg[2]) is unused and will be removed from module TLB_1.
WARNING: [Synth 8-3332] Sequential element (reg_entries_4_reg[1]) is unused and will be removed from module TLB_1.
WARNING: [Synth 8-3332] Sequential element (reg_entries_5_reg[10]) is unused and will be removed from module TLB_1.
WARNING: [Synth 8-3332] Sequential element (reg_entries_5_reg[9]) is unused and will be removed from module TLB_1.
WARNING: [Synth 8-3332] Sequential element (reg_entries_5_reg[7]) is unused and will be removed from module TLB_1.
WARNING: [Synth 8-3332] Sequential element (reg_entries_5_reg[6]) is unused and will be removed from module TLB_1.
WARNING: [Synth 8-3332] Sequential element (reg_entries_5_reg[4]) is unused and will be removed from module TLB_1.
WARNING: [Synth 8-3332] Sequential element (reg_entries_5_reg[3]) is unused and will be removed from module TLB_1.
WARNING: [Synth 8-3332] Sequential element (reg_entries_5_reg[2]) is unused and will be removed from module TLB_1.
WARNING: [Synth 8-3332] Sequential element (reg_entries_5_reg[1]) is unused and will be removed from module TLB_1.
WARNING: [Synth 8-3332] Sequential element (reg_entries_6_reg[10]) is unused and will be removed from module TLB_1.
WARNING: [Synth 8-3332] Sequential element (reg_entries_6_reg[9]) is unused and will be removed from module TLB_1.
WARNING: [Synth 8-3332] Sequential element (reg_entries_6_reg[7]) is unused and will be removed from module TLB_1.
WARNING: [Synth 8-3332] Sequential element (reg_entries_6_reg[6]) is unused and will be removed from module TLB_1.
WARNING: [Synth 8-3332] Sequential element (reg_entries_6_reg[4]) is unused and will be removed from module TLB_1.
WARNING: [Synth 8-3332] Sequential element (reg_entries_6_reg[3]) is unused and will be removed from module TLB_1.
WARNING: [Synth 8-3332] Sequential element (reg_entries_6_reg[2]) is unused and will be removed from module TLB_1.
WARNING: [Synth 8-3332] Sequential element (reg_entries_6_reg[1]) is unused and will be removed from module TLB_1.
WARNING: [Synth 8-3332] Sequential element (reg_entries_7_reg[10]) is unused and will be removed from module TLB_1.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/yang/code/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:269622]
DSP Report: Generating DSP _T_84, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP _T_84.
DSP Report: register A is absorbed into DSP _T_84.
DSP Report: operator _T_84 is absorbed into DSP _T_84.
DSP Report: operator _T_84 is absorbed into DSP _T_84.
DSP Report: Generating DSP _T_84, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP _T_84.
DSP Report: register A is absorbed into DSP _T_84.
DSP Report: operator _T_84 is absorbed into DSP _T_84.
DSP Report: operator _T_84 is absorbed into DSP _T_84.
DSP Report: Generating DSP _T_84, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP _T_84.
DSP Report: register A is absorbed into DSP _T_84.
DSP Report: operator _T_84 is absorbed into DSP _T_84.
DSP Report: operator _T_84 is absorbed into DSP _T_84.
DSP Report: Generating DSP _T_84, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP _T_84.
DSP Report: register A is absorbed into DSP _T_84.
DSP Report: operator _T_84 is absorbed into DSP _T_84.
DSP Report: operator _T_84 is absorbed into DSP _T_84.
WARNING: [Synth 8-3917] design RocketTile__GCBM1 has port io_mem_s1_data_mask[7] driven by constant 0
WARNING: [Synth 8-3917] design RocketTile__GCBM1 has port io_mem_s1_data_mask[6] driven by constant 0
WARNING: [Synth 8-3917] design RocketTile__GCBM1 has port io_mem_s1_data_mask[5] driven by constant 0
WARNING: [Synth 8-3917] design RocketTile__GCBM1 has port io_mem_s1_data_mask[4] driven by constant 0
WARNING: [Synth 8-3917] design RocketTile__GCBM1 has port io_mem_s1_data_mask[3] driven by constant 0
WARNING: [Synth 8-3917] design RocketTile__GCBM1 has port io_mem_s1_data_mask[2] driven by constant 0
WARNING: [Synth 8-3917] design RocketTile__GCBM1 has port io_mem_s1_data_mask[1] driven by constant 0
WARNING: [Synth 8-3917] design RocketTile__GCBM1 has port io_mem_s1_data_mask[0] driven by constant 0
INFO: [Synth 8-3886] merging instance 'core/ex_cause_reg[8]' (FDE) to 'core/ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_cause_reg[9]' (FDE) to 'core/ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_cause_reg[10]' (FDE) to 'core/ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_cause_reg[11]' (FDE) to 'core/ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_cause_reg[12]' (FDE) to 'core/ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_cause_reg[13]' (FDE) to 'core/ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_cause_reg[14]' (FDE) to 'core/ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_cause_reg[15]' (FDE) to 'core/ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_cause_reg[16]' (FDE) to 'core/ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_cause_reg[17]' (FDE) to 'core/ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_cause_reg[18]' (FDE) to 'core/ex_cause_reg[4]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/\ex_cause_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[60] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (core/csr/\reg_misa_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[17] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (core/csr/\reg_misa_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[19] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (core/csr/\reg_misa_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (core/csr/\reg_misa_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_mcounteren_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_scounteren_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_sptbr_ppn_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_sptbr_mode_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/mem_ctrl_rocc_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_stvec_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_mtvec_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_mideleg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_medeleg_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/\mem_reg_cause_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/wb_ctrl_rocc_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/\wb_reg_cause_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_mcause_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_scause_reg[12] )
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dcache/s1_flush_valid_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dcache/s1_flush_valid_reg)
WARNING: [Synth 8-3936] Found unconnected internal register 'Queue/_T_35_data_reg' and it is trimmed from '64' to '35' bits.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/ridx_gray/reg_3/q_reg' (FDC) to 'xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/ridx_bin/reg_3/q_reg'
INFO: [Synth 8-3886] merging instance 'xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_1/ridx_gray/reg_3/q_reg' (FDC) to 'xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_1/ridx_bin/reg_3/q_reg'
INFO: [Synth 8-3886] merging instance 'xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink/ridx_gray/reg_3/q_reg' (FDC) to 'xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink/ridx_bin/reg_3/q_reg'
INFO: [Synth 8-3886] merging instance 'xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/ridx_gray/reg_3/q_reg' (FDC) to 'xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/ridx_bin/reg_3/q_reg'
INFO: [Synth 8-3886] merging instance 'xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink_1/ridx_gray/reg_3/q_reg' (FDC) to 'xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink_1/ridx_bin/reg_3/q_reg'
INFO: [Synth 8-3886] merging instance 'gpio_0/inSyncReg/sync_2_reg[2]' (FD) to 'gpio_0/inSyncReg/sync_2_reg[0]'
INFO: [Synth 8-3886] merging instance 'gpio_0/inSyncReg/sync_2_reg[3]' (FD) to 'gpio_0/inSyncReg/sync_2_reg[0]'
INFO: [Synth 8-3886] merging instance 'gpio_0/inSyncReg/sync_2_reg[0]' (FD) to 'gpio_0/inSyncReg/sync_2_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpio_0/\inSyncReg/sync_2_reg[1] )
INFO: [Synth 8-3886] merging instance 'gpio_0/inSyncReg/sync_1_reg[2]' (FD) to 'gpio_0/inSyncReg/sync_1_reg[3]'
INFO: [Synth 8-3886] merging instance 'gpio_0/inSyncReg/sync_1_reg[3]' (FD) to 'gpio_0/inSyncReg/sync_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'gpio_0/inSyncReg/sync_1_reg[0]' (FD) to 'gpio_0/inSyncReg/sync_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'gpio_0/inSyncReg/sync_1_reg[1]' (FD) to 'gpio_0/inSyncReg/sync_2_reg[1]'
INFO: [Synth 8-3886] merging instance 'xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/widx_gray/reg_3/q_reg' (FDC) to 'xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/widx_bin/reg_3/q_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pbus/\coupler_from_sbus/atomics/_T_269_0_lut_reg[0] )
INFO: [Synth 8-3886] merging instance 'xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/widx_gray/reg_3/q_reg' (FDC) to 'xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/widx_bin/reg_3/q_reg'
INFO: [Synth 8-3886] merging instance 'xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/widx_gray/reg_3/q_reg' (FDC) to 'xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/widx_bin/reg_3/q_reg'
INFO: [Synth 8-3886] merging instance 'xilinxvcu118mig_1/toaxi4/Queue_1/_T_35_cache_reg[0]' (FDE) to 'xilinxvcu118mig_1/toaxi4/Queue_1/_T_35_prot_reg[1]'
INFO: [Synth 8-3886] merging instance 'xilinxvcu118mig_1/toaxi4/Queue_1/_T_35_cache_reg[1]' (FDE) to 'xilinxvcu118mig_1/toaxi4/Queue_1/_T_35_prot_reg[1]'
INFO: [Synth 8-3886] merging instance 'xilinxvcu118mig_1/toaxi4/Queue_1/_T_35_cache_reg[2]' (FDE) to 'xilinxvcu118mig_1/toaxi4/Queue_1/_T_35_prot_reg[1]'
INFO: [Synth 8-3886] merging instance 'xilinxvcu118mig_1/toaxi4/Queue_1/_T_35_cache_reg[3]' (FDE) to 'xilinxvcu118mig_1/toaxi4/Queue_1/_T_35_prot_reg[1]'
INFO: [Synth 8-3886] merging instance 'xilinxvcu118mig_1/toaxi4/Queue_1/_T_35_prot_reg[0]' (FDE) to 'xilinxvcu118mig_1/toaxi4/Queue_1/_T_35_burst_reg[0]'
INFO: [Synth 8-3886] merging instance 'xilinxvcu118mig_1/toaxi4/Queue_1/_T_35_prot_reg[1]' (FDE) to 'xilinxvcu118mig_1/toaxi4/Queue_1/_T_35_prot_reg[2]'
INFO: [Synth 8-3886] merging instance 'xilinxvcu118mig_1/toaxi4/Queue_1/_T_35_prot_reg[2]' (FDE) to 'xilinxvcu118mig_1/toaxi4/Queue_1/_T_35_lock_reg[0]'
INFO: [Synth 8-3886] merging instance 'xilinxvcu118mig_1/toaxi4/Queue_1/_T_35_lock_reg[0]' (FDE) to 'xilinxvcu118mig_1/toaxi4/Queue_1/_T_35_burst_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (xilinxvcu118mig_1/toaxi4/\Queue_1/_T_35_burst_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xilinxvcu118mig_1/toaxi4/\Queue_1/_T_35_burst_reg[1] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'xilinxvcu118mig_1/toaxi4/Queue_1/_T_35_len_reg[4]' (FDE) to 'xilinxvcu118mig_1/toaxi4/Queue_1/_T_35_user_reg[9]'
INFO: [Synth 8-3886] merging instance 'xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_1/widx_gray/reg_3/q_reg' (FDC) to 'xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_1/widx_bin/reg_3/q_reg'
INFO: [Synth 8-3886] merging instance 'gpio_0/inSyncReg/sync_0_reg[2]' (FD) to 'gpio_0/inSyncReg/sync_0_reg[1]'
INFO: [Synth 8-3886] merging instance 'gpio_0/inSyncReg/sync_0_reg[3]' (FD) to 'gpio_0/inSyncReg/sync_0_reg[1]'
INFO: [Synth 8-3886] merging instance 'gpio_0/inSyncReg/sync_0_reg[0]' (FD) to 'gpio_0/inSyncReg/sync_0_reg[1]'
INFO: [Synth 8-3886] merging instance 'xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource_1/widx_gray/reg_3/q_reg' (FDC) to 'xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource_1/widx_bin/reg_3/q_reg'
INFO: [Synth 8-3886] merging instance 'gpio_0/valueReg_reg[2]' (FDR) to 'gpio_0/valueReg_reg[0]'
INFO: [Synth 8-3886] merging instance 'gpio_0/valueReg_reg[3]' (FDR) to 'gpio_0/valueReg_reg[0]'
INFO: [Synth 8-3886] merging instance 'gpio_0/valueReg_reg[0]' (FDR) to 'gpio_0/valueReg_reg[1]'
INFO: [Synth 8-3886] merging instance 'xilinxvcu118mig_1/toaxi4/Queue_1/_T_35_user_reg[5]' (FDE) to 'xilinxvcu118mig_1/toaxi4/Queue_1/_T_35_id_reg[4]'
INFO: [Synth 8-3886] merging instance 'xilinxvcu118mig_1/toaxi4/Queue_1/_T_35_user_reg[3]' (FDE) to 'xilinxvcu118mig_1/toaxi4/Queue_1/_T_35_id_reg[2]'
INFO: [Synth 8-3886] merging instance 'xilinxvcu118mig_1/toaxi4/Queue_1/_T_35_user_reg[4]' (FDE) to 'xilinxvcu118mig_1/toaxi4/Queue_1/_T_35_id_reg[3]'
INFO: [Synth 8-3886] merging instance 'gpio_0/inSyncReg/sync_0_reg[1]' (FD) to 'gpio_0/inSyncReg/sync_2_reg[1]'
INFO: [Synth 8-3886] merging instance 'xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/mem_7_qos_reg[0]' (FDE) to 'xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/mem_7_qos_reg[1]'
INFO: [Synth 8-3886] merging instance 'xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/mem_6_qos_reg[0]' (FDE) to 'xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/mem_6_qos_reg[1]'
INFO: [Synth 8-3886] merging instance 'xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/mem_5_qos_reg[0]' (FDE) to 'xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/mem_5_qos_reg[1]'
INFO: [Synth 8-3886] merging instance 'xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/mem_4_qos_reg[0]' (FDE) to 'xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/mem_4_qos_reg[1]'
INFO: [Synth 8-3886] merging instance 'xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/mem_3_qos_reg[0]' (FDE) to 'xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/mem_3_qos_reg[1]'
INFO: [Synth 8-3886] merging instance 'xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/mem_2_qos_reg[0]' (FDE) to 'xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/mem_2_qos_reg[1]'
INFO: [Synth 8-3886] merging instance 'xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/mem_1_qos_reg[0]' (FDE) to 'xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/mem_1_qos_reg[1]'
INFO: [Synth 8-3886] merging instance 'xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/mem_0_qos_reg[0]' (FDE) to 'xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/mem_0_qos_reg[1]'
INFO: [Synth 8-3886] merging instance 'xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/mem_7_qos_reg[1]' (FDE) to 'xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/mem_7_qos_reg[2]'
INFO: [Synth 8-3886] merging instance 'xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/mem_6_qos_reg[1]' (FDE) to 'xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/mem_6_qos_reg[2]'
INFO: [Synth 8-3886] merging instance 'xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/mem_5_qos_reg[1]' (FDE) to 'xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/mem_5_qos_reg[2]'
INFO: [Synth 8-3886] merging instance 'xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/mem_4_qos_reg[1]' (FDE) to 'xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/mem_4_qos_reg[2]'
INFO: [Synth 8-3886] merging instance 'xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/mem_3_qos_reg[1]' (FDE) to 'xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/mem_3_qos_reg[2]'
INFO: [Synth 8-3886] merging instance 'xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/mem_2_qos_reg[1]' (FDE) to 'xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/mem_2_qos_reg[2]'
INFO: [Synth 8-3886] merging instance 'xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/mem_1_qos_reg[1]' (FDE) to 'xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/mem_1_qos_reg[2]'
INFO: [Synth 8-3886] merging instance 'xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/mem_0_qos_reg[1]' (FDE) to 'xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/mem_0_qos_reg[2]'
INFO: [Synth 8-3886] merging instance 'xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/mem_7_qos_reg[2]' (FDE) to 'xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/mem_7_qos_reg[3]'
INFO: [Synth 8-3886] merging instance 'xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/mem_6_qos_reg[2]' (FDE) to 'xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/mem_6_qos_reg[3]'
INFO: [Synth 8-3886] merging instance 'xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/mem_5_qos_reg[2]' (FDE) to 'xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/mem_5_qos_reg[3]'
INFO: [Synth 8-3886] merging instance 'xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/mem_4_qos_reg[2]' (FDE) to 'xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/mem_4_qos_reg[3]'
INFO: [Synth 8-3886] merging instance 'xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/mem_3_qos_reg[2]' (FDE) to 'xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/mem_3_qos_reg[3]'
INFO: [Synth 8-3886] merging instance 'xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/mem_2_qos_reg[2]' (FDE) to 'xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/mem_2_qos_reg[3]'
INFO: [Synth 8-3886] merging instance 'xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/mem_1_qos_reg[2]' (FDE) to 'xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/mem_1_qos_reg[3]'
INFO: [Synth 8-3886] merging instance 'xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/mem_0_qos_reg[2]' (FDE) to 'xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/mem_0_qos_reg[3]'
INFO: [Synth 8-3886] merging instance 'xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/mem_7_qos_reg[3]' (FDE) to 'xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/mem_7_prot_reg[1]'
INFO: [Synth 8-3886] merging instance 'xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/mem_6_qos_reg[3]' (FDE) to 'xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/mem_6_prot_reg[1]'
INFO: [Synth 8-3886] merging instance 'xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/mem_5_qos_reg[3]' (FDE) to 'xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/mem_5_prot_reg[1]'
INFO: [Synth 8-3886] merging instance 'xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/mem_4_qos_reg[3]' (FDE) to 'xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/mem_4_prot_reg[1]'
INFO: [Synth 8-3886] merging instance 'xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/mem_3_qos_reg[3]' (FDE) to 'xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/mem_3_prot_reg[1]'
INFO: [Synth 8-3886] merging instance 'xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/mem_2_qos_reg[3]' (FDE) to 'xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/mem_2_prot_reg[1]'
INFO: [Synth 8-3886] merging instance 'xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/mem_1_qos_reg[3]' (FDE) to 'xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/mem_1_prot_reg[1]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:47 ; elapsed = 00:02:55 . Memory (MB): peak = 2953.816 ; gain = 2016.449 ; free physical = 1511 ; free virtual = 53143
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|BootROM     | out_reg    | 2048x32       | Block RAM      | 
+------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+----------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name     | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ICache          | tag_array_1_reg      | 64 x 21(READ_FIRST)    | W |   | 64 x 21(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ICache          | tag_array_2_reg      | 64 x 21(READ_FIRST)    | W |   | 64 x 21(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ICache          | tag_array_3_reg      | 64 x 21(READ_FIRST)    | W |   | 64 x 21(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ICache          | tag_array_0_reg      | 64 x 21(READ_FIRST)    | W |   | 64 x 21(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ICache          | data_arrays_0_1_reg  | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ICache          | data_arrays_1_1_reg  | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ICache          | data_arrays_0_2_reg  | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ICache          | data_arrays_1_2_reg  | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ICache          | data_arrays_0_3_reg  | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ICache          | data_arrays_1_3_reg  | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ICache          | data_arrays_0_0_reg  | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ICache          | data_arrays_1_0_reg  | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|DCacheDataArray | data_arrays_0_0_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DCacheDataArray | data_arrays_0_1_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DCacheDataArray | data_arrays_0_2_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DCacheDataArray | data_arrays_0_3_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DCacheDataArray | data_arrays_0_4_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DCacheDataArray | data_arrays_0_5_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DCacheDataArray | data_arrays_0_6_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DCacheDataArray | data_arrays_0_7_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DCacheDataArray | data_arrays_0_8_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DCacheDataArray | data_arrays_0_9_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DCacheDataArray | data_arrays_0_10_reg | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DCacheDataArray | data_arrays_0_11_reg | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DCacheDataArray | data_arrays_0_12_reg | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DCacheDataArray | data_arrays_0_13_reg | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DCacheDataArray | data_arrays_0_14_reg | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DCacheDataArray | data_arrays_0_15_reg | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DCacheDataArray | data_arrays_0_16_reg | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DCacheDataArray | data_arrays_0_17_reg | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DCacheDataArray | data_arrays_0_18_reg | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DCacheDataArray | data_arrays_0_19_reg | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DCacheDataArray | data_arrays_0_20_reg | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DCacheDataArray | data_arrays_0_21_reg | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DCacheDataArray | data_arrays_0_22_reg | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DCacheDataArray | data_arrays_0_23_reg | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DCacheDataArray | data_arrays_0_24_reg | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DCacheDataArray | data_arrays_0_25_reg | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DCacheDataArray | data_arrays_0_26_reg | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DCacheDataArray | data_arrays_0_27_reg | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DCacheDataArray | data_arrays_0_28_reg | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DCacheDataArray | data_arrays_0_29_reg | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DCacheDataArray | data_arrays_0_30_reg | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DCacheDataArray | data_arrays_0_31_reg | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DCache          | tag_array_1_reg      | 64 x 22(READ_FIRST)    | W |   | 64 x 22(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DCache          | tag_array_2_reg      | 64 x 22(READ_FIRST)    | W |   | 64 x 22(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DCache          | tag_array_3_reg      | 64 x 22(READ_FIRST)    | W |   | 64 x 22(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DCache          | tag_array_0_reg      | 64 x 22(READ_FIRST)    | W |   | 64 x 22(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+----------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------------+----------------------------------------------------------------+-----------+----------------------+-----------------+
|Module Name       | RTL Object                                                     | Inference | Size (Depth x Width) | Primitives      | 
+------------------+----------------------------------------------------------------+-----------+----------------------+-----------------+
|BTB               | _T_1161_reg                                                    | Implied   | 512 x 1              | RAM256X1D x 2   | 
|Rocket            | _T_689_reg                                                     | Implied   | 32 x 64              |                 | 
|RocketTile__GCBM2 | sync_xing/Queue/_T_35_opcode_reg                               | Implied   | 2 x 3                |                 | 
|RocketTile__GCBM2 | sync_xing/Queue/_T_35_param_reg                                | Implied   | 2 x 3                |                 | 
|RocketTile__GCBM2 | sync_xing/Queue/_T_35_size_reg                                 | Implied   | 2 x 3                |                 | 
|RocketTile__GCBM2 | sync_xing/Queue/_T_35_source_reg                               | Implied   | 2 x 2                | RAM16X1D x 2    | 
|RocketTile__GCBM2 | sync_xing/Queue/_T_35_address_reg                              | Implied   | 2 x 32               |                 | 
|RocketTile__GCBM2 | sync_xing/Queue/_T_35_mask_reg                                 | Implied   | 2 x 8                |                 | 
|RocketTile__GCBM2 | sync_xing/Queue/_T_35_data_reg                                 | Implied   | 2 x 64               |                 | 
|RocketTile__GCBM2 | sync_xing/Queue/_T_35_corrupt_reg                              | Implied   | 2 x 1                | RAM16X1D x 1    | 
|RocketTile__GCBM2 | sync_xing/Queue_1/_T_35_opcode_reg                             | Implied   | 2 x 3                |                 | 
|RocketTile__GCBM2 | sync_xing/Queue_1/_T_35_param_reg                              | Implied   | 2 x 2                | RAM16X1D x 2    | 
|RocketTile__GCBM2 | sync_xing/Queue_1/_T_35_size_reg                               | Implied   | 2 x 3                |                 | 
|RocketTile__GCBM2 | sync_xing/Queue_1/_T_35_source_reg                             | Implied   | 2 x 2                | RAM16X1D x 2    | 
|RocketTile__GCBM2 | sync_xing/Queue_1/_T_35_sink_reg                               | Implied   | 2 x 2                | RAM16X1D x 2    | 
|RocketTile__GCBM2 | sync_xing/Queue_1/_T_35_denied_reg                             | Implied   | 2 x 1                | RAM16X1D x 1    | 
|RocketTile__GCBM2 | sync_xing/Queue_1/_T_35_data_reg                               | Implied   | 2 x 64               |                 | 
|RocketTile__GCBM2 | sync_xing/Queue_1/_T_35_corrupt_reg                            | Implied   | 2 x 1                | RAM16X1D x 1    | 
|RocketTile__GCBM2 | sync_xing/Queue_2/_T_35_param_reg                              | Implied   | 2 x 2                | RAM16X1D x 2    | 
|RocketTile__GCBM2 | sync_xing/Queue_2/_T_35_size_reg                               | Implied   | 2 x 3                |                 | 
|RocketTile__GCBM2 | sync_xing/Queue_2/_T_35_source_reg                             | Implied   | 2 x 2                | RAM16X1D x 2    | 
|RocketTile__GCBM2 | sync_xing/Queue_2/_T_35_address_reg                            | Implied   | 2 x 32               |                 | 
|RocketTile__GCBM2 | sync_xing/Queue_3/_T_35_opcode_reg                             | Implied   | 2 x 3                |                 | 
|RocketTile__GCBM2 | sync_xing/Queue_3/_T_35_param_reg                              | Implied   | 2 x 3                |                 | 
|RocketTile__GCBM2 | sync_xing/Queue_3/_T_35_size_reg                               | Implied   | 2 x 3                |                 | 
|RocketTile__GCBM2 | sync_xing/Queue_3/_T_35_source_reg                             | Implied   | 2 x 2                | RAM16X1D x 2    | 
|RocketTile__GCBM2 | sync_xing/Queue_3/_T_35_address_reg                            | Implied   | 2 x 32               |                 | 
|RocketTile__GCBM2 | sync_xing/Queue_3/_T_35_data_reg                               | Implied   | 2 x 64               |                 | 
|RocketTile__GCBM2 | sync_xing/Queue_3/_T_35_corrupt_reg                            | Implied   | 2 x 1                | RAM16X1D x 1    | 
|RocketTile__GCBM2 | sync_xing/Queue_4/_T_35_sink_reg                               | Implied   | 2 x 2                | RAM16X1D x 2    | 
|SystemBus         | control_bus/coupler_from_sbus/buffer/Queue/_T_35_opcode_reg    | Implied   | 2 x 3                |                 | 
|SystemBus         | control_bus/coupler_from_sbus/buffer/Queue/_T_35_param_reg     | Implied   | 2 x 3                |                 | 
|SystemBus         | control_bus/coupler_from_sbus/buffer/Queue/_T_35_size_reg      | Implied   | 2 x 3                |                 | 
|SystemBus         | control_bus/coupler_from_sbus/buffer/Queue/_T_35_source_reg    | Implied   | 2 x 4                |                 | 
|SystemBus         | control_bus/coupler_from_sbus/buffer/Queue/_T_35_address_reg   | Implied   | 2 x 28               |                 | 
|SystemBus         | control_bus/coupler_from_sbus/buffer/Queue/_T_35_mask_reg      | Implied   | 2 x 8                |                 | 
|SystemBus         | control_bus/coupler_from_sbus/buffer/Queue/_T_35_data_reg      | Implied   | 2 x 64               |                 | 
|SystemBus         | control_bus/coupler_from_sbus/buffer/Queue/_T_35_corrupt_reg   | Implied   | 2 x 1                | RAM16X1D x 1    | 
|SystemBus         | control_bus/coupler_from_sbus/buffer/Queue_1/_T_35_opcode_reg  | Implied   | 2 x 3                |                 | 
|SystemBus         | control_bus/coupler_from_sbus/buffer/Queue_1/_T_35_param_reg   | Implied   | 2 x 2                | RAM16X1D x 2    | 
|SystemBus         | control_bus/coupler_from_sbus/buffer/Queue_1/_T_35_size_reg    | Implied   | 2 x 3                |                 | 
|SystemBus         | control_bus/coupler_from_sbus/buffer/Queue_1/_T_35_source_reg  | Implied   | 2 x 4                |                 | 
|SystemBus         | control_bus/coupler_from_sbus/buffer/Queue_1/_T_35_sink_reg    | Implied   | 2 x 1                | RAM16X1D x 1    | 
|SystemBus         | control_bus/coupler_from_sbus/buffer/Queue_1/_T_35_denied_reg  | Implied   | 2 x 1                | RAM16X1D x 1    | 
|SystemBus         | control_bus/coupler_from_sbus/buffer/Queue_1/_T_35_data_reg    | Implied   | 2 x 64               |                 | 
|SystemBus         | control_bus/coupler_from_sbus/buffer/Queue_1/_T_35_corrupt_reg | Implied   | 2 x 1                | RAM16X1D x 1    | 
|SystemBus         | coupler_to_slave_named_Error/buffer/Queue/_T_35_opcode_reg     | Implied   | 2 x 3                |                 | 
|SystemBus         | coupler_to_slave_named_Error/buffer/Queue/_T_35_param_reg      | Implied   | 2 x 3                |                 | 
|SystemBus         | coupler_to_slave_named_Error/buffer/Queue/_T_35_size_reg       | Implied   | 2 x 3                |                 | 
|SystemBus         | coupler_to_slave_named_Error/buffer/Queue/_T_35_source_reg     | Implied   | 2 x 4                |                 | 
|SystemBus         | coupler_to_slave_named_Error/buffer/Queue/_T_35_address_reg    | Implied   | 2 x 14               |                 | 
|SystemBus         | coupler_to_slave_named_Error/buffer/Queue/_T_35_mask_reg       | Implied   | 2 x 8                |                 | 
|SystemBus         | coupler_to_slave_named_Error/buffer/Queue/_T_35_corrupt_reg    | Implied   | 2 x 1                | RAM16X1D x 1    | 
|SystemBus         | coupler_to_slave_named_Error/buffer/Queue_1/_T_35_opcode_reg   | Implied   | 2 x 3                |                 | 
|SystemBus         | coupler_to_slave_named_Error/buffer/Queue_1/_T_35_param_reg    | Implied   | 2 x 2                | RAM16X1D x 2    | 
|SystemBus         | coupler_to_slave_named_Error/buffer/Queue_1/_T_35_size_reg     | Implied   | 2 x 3                |                 | 
|SystemBus         | coupler_to_slave_named_Error/buffer/Queue_1/_T_35_source_reg   | Implied   | 2 x 4                |                 | 
|SystemBus         | coupler_to_slave_named_Error/buffer/Queue_1/_T_35_sink_reg     | Implied   | 2 x 1                | RAM16X1D x 1    | 
|SystemBus         | coupler_to_slave_named_Error/buffer/Queue_1/_T_35_denied_reg   | Implied   | 2 x 1                | RAM16X1D x 1    | 
|SystemBus         | coupler_to_slave_named_Error/buffer/Queue_1/_T_35_data_reg     | Implied   | 2 x 64               |                 | 
|SystemBus         | coupler_to_slave_named_Error/buffer/Queue_1/_T_35_corrupt_reg  | Implied   | 2 x 1                | RAM16X1D x 1    | 
|PeripheryBus_1    | coupler_from_sbus/buffer/Queue/_T_35_opcode_reg                | Implied   | 2 x 3                |                 | 
|PeripheryBus_1    | coupler_from_sbus/buffer/Queue/_T_35_size_reg                  | Implied   | 2 x 3                |                 | 
|PeripheryBus_1    | coupler_from_sbus/buffer/Queue/_T_35_source_reg                | Implied   | 2 x 4                |                 | 
|PeripheryBus_1    | coupler_from_sbus/buffer/Queue/_T_35_address_reg               | Implied   | 2 x 31               |                 | 
|PeripheryBus_1    | coupler_from_sbus/buffer/Queue/_T_35_mask_reg                  | Implied   | 2 x 8                |                 | 
|PeripheryBus_1    | coupler_from_sbus/buffer/Queue/_T_35_data_reg                  | Implied   | 2 x 64               |                 | 
|PeripheryBus_1    | coupler_from_sbus/buffer/Queue_1/_T_35_opcode_reg              | Implied   | 2 x 3                |                 | 
|PeripheryBus_1    | coupler_from_sbus/buffer/Queue_1/_T_35_param_reg               | Implied   | 2 x 2                | RAM16X1D x 2    | 
|PeripheryBus_1    | coupler_from_sbus/buffer/Queue_1/_T_35_size_reg                | Implied   | 2 x 3                |                 | 
|PeripheryBus_1    | coupler_from_sbus/buffer/Queue_1/_T_35_source_reg              | Implied   | 2 x 4                |                 | 
|PeripheryBus_1    | coupler_from_sbus/buffer/Queue_1/_T_35_sink_reg                | Implied   | 2 x 1                | RAM16X1D x 1    | 
|PeripheryBus_1    | coupler_from_sbus/buffer/Queue_1/_T_35_denied_reg              | Implied   | 2 x 1                | RAM16X1D x 1    | 
|PeripheryBus_1    | coupler_from_sbus/buffer/Queue_1/_T_35_data_reg                | Implied   | 2 x 64               |                 | 
|PeripheryBus_1    | coupler_from_sbus/buffer/Queue_1/_T_35_corrupt_reg             | Implied   | 2 x 1                | RAM16X1D x 1    | 
|PeripheryBus_1    | sync_xing/Queue/_T_35_opcode_reg                               | Implied   | 2 x 3                |                 | 
|PeripheryBus_1    | sync_xing/Queue/_T_35_param_reg                                | Implied   | 2 x 3                |                 | 
|PeripheryBus_1    | sync_xing/Queue/_T_35_size_reg                                 | Implied   | 2 x 3                |                 | 
|PeripheryBus_1    | sync_xing/Queue/_T_35_source_reg                               | Implied   | 2 x 4                |                 | 
|PeripheryBus_1    | sync_xing/Queue/_T_35_address_reg                              | Implied   | 2 x 31               |                 | 
|PeripheryBus_1    | sync_xing/Queue/_T_35_mask_reg                                 | Implied   | 2 x 8                |                 | 
|PeripheryBus_1    | sync_xing/Queue/_T_35_data_reg                                 | Implied   | 2 x 64               |                 | 
|PeripheryBus_1    | sync_xing/Queue_1/_T_35_opcode_reg                             | Implied   | 2 x 3                |                 | 
|PeripheryBus_1    | sync_xing/Queue_1/_T_35_param_reg                              | Implied   | 2 x 2                | RAM16X1D x 2    | 
|PeripheryBus_1    | sync_xing/Queue_1/_T_35_size_reg                               | Implied   | 2 x 3                |                 | 
|PeripheryBus_1    | sync_xing/Queue_1/_T_35_source_reg                             | Implied   | 2 x 4                |                 | 
|PeripheryBus_1    | sync_xing/Queue_1/_T_35_sink_reg                               | Implied   | 2 x 1                | RAM16X1D x 1    | 
|PeripheryBus_1    | sync_xing/Queue_1/_T_35_denied_reg                             | Implied   | 2 x 1                | RAM16X1D x 1    | 
|PeripheryBus_1    | sync_xing/Queue_1/_T_35_data_reg                               | Implied   | 2 x 64               |                 | 
|PeripheryBus_1    | sync_xing/Queue_1/_T_35_corrupt_reg                            | Implied   | 2 x 1                | RAM16X1D x 1    | 
|TLBroadcast       | TLBroadcastTracker/o_data/_T_35_mask_reg                       | Implied   | 8 x 8                |                 | 
|TLBroadcast       | TLBroadcastTracker/o_data/_T_35_data_reg                       | Implied   | 8 x 64               |                 | 
|TLBroadcast       | TLBroadcastTracker_1/o_data/_T_35_mask_reg                     | Implied   | 8 x 8                |                 | 
|TLBroadcast       | TLBroadcastTracker_1/o_data/_T_35_data_reg                     | Implied   | 8 x 64               |                 | 
|TLBroadcast       | TLBroadcastTracker_2/o_data/_T_35_mask_reg                     | Implied   | 8 x 8                |                 | 
|TLBroadcast       | TLBroadcastTracker_2/o_data/_T_35_data_reg                     | Implied   | 8 x 64               |                 | 
|TLBroadcast       | TLBroadcastTracker_3/o_data/_T_35_mask_reg                     | Implied   | 8 x 8                |                 | 
|TLBroadcast       | TLBroadcastTracker_3/o_data/_T_35_data_reg                     | Implied   | 8 x 64               |                 | 
|TLBuffer_33       | Queue/_T_35_opcode_reg                                         | Implied   | 2 x 3                |                 | 
|TLBuffer_33       | Queue/_T_35_size_reg                                           | Implied   | 2 x 4                |                 | 
|TLBuffer_33       | Queue/_T_35_source_reg                                         | Implied   | 2 x 6                |                 | 
|TLBuffer_33       | Queue/_T_35_address_reg                                        | Implied   | 2 x 32               |                 | 
|TLBuffer_33       | Queue/_T_35_mask_reg                                           | Implied   | 2 x 8                |                 | 
|TLBuffer_33       | Queue/_T_35_data_reg                                           | Implied   | 2 x 64               |                 | 
|TLBuffer_33       | Queue_1/_T_35_opcode_reg                                       | Implied   | 2 x 3                |                 | 
|TLBuffer_33       | Queue_1/_T_35_param_reg                                        | Implied   | 2 x 2                | RAM16X1D x 2    | 
|TLBuffer_33       | Queue_1/_T_35_size_reg                                         | Implied   | 2 x 4                |                 | 
|TLBuffer_33       | Queue_1/_T_35_source_reg                                       | Implied   | 2 x 6                |                 | 
|TLBuffer_33       | Queue_1/_T_35_denied_reg                                       | Implied   | 2 x 1                | RAM16X1D x 1    | 
|TLBuffer_33       | Queue_1/_T_35_data_reg                                         | Implied   | 2 x 64               |                 | 
|TLBuffer_33       | Queue_1/_T_35_corrupt_reg                                      | Implied   | 2 x 1                | RAM16X1D x 1    | 
|AXI4Deinterleaver | Queue/_T_35_id_reg                                             | Implied   | 8 x 4                |                 | 
|AXI4Deinterleaver | Queue/_T_35_data_reg                                           | Implied   | 8 x 64               |                 | 
|AXI4Deinterleaver | Queue/_T_35_resp_reg                                           | Implied   | 8 x 2                | RAM16X1D x 2    | 
|AXI4Deinterleaver | Queue/_T_35_user_reg                                           | Implied   | 8 x 11               |                 | 
|AXI4Deinterleaver | Queue/_T_35_last_reg                                           | Implied   | 8 x 1                | RAM16X1D x 1    | 
|AXI4Deinterleaver | Queue_1/_T_35_id_reg                                           | Implied   | 8 x 4                |                 | 
|AXI4Deinterleaver | Queue_1/_T_35_data_reg                                         | Implied   | 8 x 64               |                 | 
|AXI4Deinterleaver | Queue_1/_T_35_resp_reg                                         | Implied   | 8 x 2                | RAM16X1D x 2    | 
|AXI4Deinterleaver | Queue_1/_T_35_user_reg                                         | Implied   | 8 x 11               |                 | 
|AXI4Deinterleaver | Queue_1/_T_35_last_reg                                         | Implied   | 8 x 1                | RAM16X1D x 1    | 
|AXI4Deinterleaver | Queue_2/_T_35_id_reg                                           | Implied   | 8 x 4                |                 | 
|AXI4Deinterleaver | Queue_2/_T_35_data_reg                                         | Implied   | 8 x 64               |                 | 
|AXI4Deinterleaver | Queue_2/_T_35_resp_reg                                         | Implied   | 8 x 2                | RAM16X1D x 2    | 
|AXI4Deinterleaver | Queue_2/_T_35_user_reg                                         | Implied   | 8 x 11               |                 | 
|AXI4Deinterleaver | Queue_2/_T_35_last_reg                                         | Implied   | 8 x 1                | RAM16X1D x 1    | 
|AXI4Deinterleaver | Queue_3/_T_35_id_reg                                           | Implied   | 8 x 4                |                 | 
|AXI4Deinterleaver | Queue_3/_T_35_data_reg                                         | Implied   | 8 x 64               |                 | 
|AXI4Deinterleaver | Queue_3/_T_35_resp_reg                                         | Implied   | 8 x 2                | RAM16X1D x 2    | 
|AXI4Deinterleaver | Queue_3/_T_35_user_reg                                         | Implied   | 8 x 11               |                 | 
|AXI4Deinterleaver | Queue_3/_T_35_last_reg                                         | Implied   | 8 x 1                | RAM16X1D x 1    | 
|AXI4Deinterleaver | Queue_4/_T_35_id_reg                                           | Implied   | 8 x 4                |                 | 
|AXI4Deinterleaver | Queue_4/_T_35_data_reg                                         | Implied   | 8 x 64               |                 | 
|AXI4Deinterleaver | Queue_4/_T_35_resp_reg                                         | Implied   | 8 x 2                | RAM16X1D x 2    | 
|AXI4Deinterleaver | Queue_4/_T_35_user_reg                                         | Implied   | 8 x 11               |                 | 
|AXI4Deinterleaver | Queue_4/_T_35_last_reg                                         | Implied   | 8 x 1                | RAM16X1D x 1    | 
|AXI4Deinterleaver | Queue_5/_T_35_id_reg                                           | Implied   | 8 x 4                |                 | 
|AXI4Deinterleaver | Queue_5/_T_35_data_reg                                         | Implied   | 8 x 64               |                 | 
|AXI4Deinterleaver | Queue_5/_T_35_resp_reg                                         | Implied   | 8 x 2                | RAM16X1D x 2    | 
|AXI4Deinterleaver | Queue_5/_T_35_user_reg                                         | Implied   | 8 x 11               |                 | 
|AXI4Deinterleaver | Queue_5/_T_35_last_reg                                         | Implied   | 8 x 1                | RAM16X1D x 1    | 
|AXI4Deinterleaver | Queue_6/_T_35_id_reg                                           | Implied   | 8 x 4                |                 | 
|AXI4Deinterleaver | Queue_6/_T_35_data_reg                                         | Implied   | 8 x 64               |                 | 
|AXI4Deinterleaver | Queue_6/_T_35_resp_reg                                         | Implied   | 8 x 2                | RAM16X1D x 2    | 
|AXI4Deinterleaver | Queue_6/_T_35_user_reg                                         | Implied   | 8 x 11               |                 | 
|AXI4Deinterleaver | Queue_6/_T_35_last_reg                                         | Implied   | 8 x 1                | RAM16X1D x 1    | 
|AXI4Deinterleaver | Queue_7/_T_35_id_reg                                           | Implied   | 8 x 4                |                 | 
|AXI4Deinterleaver | Queue_7/_T_35_data_reg                                         | Implied   | 8 x 64               |                 | 
|AXI4Deinterleaver | Queue_7/_T_35_resp_reg                                         | Implied   | 8 x 2                | RAM16X1D x 2    | 
|AXI4Deinterleaver | Queue_7/_T_35_user_reg                                         | Implied   | 8 x 11               |                 | 
|AXI4Deinterleaver | Queue_7/_T_35_last_reg                                         | Implied   | 8 x 1                | RAM16X1D x 1    | 
|AXI4Deinterleaver | Queue_8/_T_35_id_reg                                           | Implied   | 8 x 4                |                 | 
|AXI4Deinterleaver | Queue_8/_T_35_data_reg                                         | Implied   | 8 x 64               |                 | 
|AXI4Deinterleaver | Queue_8/_T_35_resp_reg                                         | Implied   | 8 x 2                | RAM16X1D x 2    | 
|AXI4Deinterleaver | Queue_8/_T_35_user_reg                                         | Implied   | 8 x 11               |                 | 
|AXI4Deinterleaver | Queue_8/_T_35_last_reg                                         | Implied   | 8 x 1                | RAM16X1D x 1    | 
|AXI4Deinterleaver | Queue_9/_T_35_id_reg                                           | Implied   | 8 x 4                |                 | 
|AXI4Deinterleaver | Queue_9/_T_35_data_reg                                         | Implied   | 8 x 64               |                 | 
|AXI4Deinterleaver | Queue_9/_T_35_resp_reg                                         | Implied   | 8 x 2                | RAM16X1D x 2    | 
|AXI4Deinterleaver | Queue_9/_T_35_user_reg                                         | Implied   | 8 x 11               |                 | 
|AXI4Deinterleaver | Queue_9/_T_35_last_reg                                         | Implied   | 8 x 1                | RAM16X1D x 1    | 
|AXI4Deinterleaver | Queue_10/_T_35_id_reg                                          | Implied   | 8 x 4                |                 | 
|AXI4Deinterleaver | Queue_10/_T_35_data_reg                                        | Implied   | 8 x 64               |                 | 
|AXI4Deinterleaver | Queue_10/_T_35_resp_reg                                        | Implied   | 8 x 2                | RAM16X1D x 2    | 
|AXI4Deinterleaver | Queue_10/_T_35_user_reg                                        | Implied   | 8 x 11               |                 | 
|AXI4Deinterleaver | Queue_10/_T_35_last_reg                                        | Implied   | 8 x 1                | RAM16X1D x 1    | 
|AXI4Deinterleaver | Queue_11/_T_35_id_reg                                          | Implied   | 8 x 4                |                 | 
|AXI4Deinterleaver | Queue_11/_T_35_data_reg                                        | Implied   | 8 x 64               |                 | 
|AXI4Deinterleaver | Queue_11/_T_35_resp_reg                                        | Implied   | 8 x 2                | RAM16X1D x 2    | 
|AXI4Deinterleaver | Queue_11/_T_35_user_reg                                        | Implied   | 8 x 11               |                 | 
|AXI4Deinterleaver | Queue_11/_T_35_last_reg                                        | Implied   | 8 x 1                | RAM16X1D x 1    | 
|AXI4Deinterleaver | Queue_12/_T_35_id_reg                                          | Implied   | 8 x 4                |                 | 
|AXI4Deinterleaver | Queue_12/_T_35_data_reg                                        | Implied   | 8 x 64               |                 | 
|AXI4Deinterleaver | Queue_12/_T_35_resp_reg                                        | Implied   | 8 x 2                | RAM16X1D x 2    | 
|AXI4Deinterleaver | Queue_12/_T_35_user_reg                                        | Implied   | 8 x 11               |                 | 
|AXI4Deinterleaver | Queue_12/_T_35_last_reg                                        | Implied   | 8 x 1                | RAM16X1D x 1    | 
|AXI4Deinterleaver | Queue_13/_T_35_id_reg                                          | Implied   | 8 x 4                |                 | 
|AXI4Deinterleaver | Queue_13/_T_35_data_reg                                        | Implied   | 8 x 64               |                 | 
|AXI4Deinterleaver | Queue_13/_T_35_resp_reg                                        | Implied   | 8 x 2                | RAM16X1D x 2    | 
|AXI4Deinterleaver | Queue_13/_T_35_user_reg                                        | Implied   | 8 x 11               |                 | 
|AXI4Deinterleaver | Queue_13/_T_35_last_reg                                        | Implied   | 8 x 1                | RAM16X1D x 1    | 
|AXI4Deinterleaver | Queue_14/_T_35_id_reg                                          | Implied   | 8 x 4                |                 | 
|AXI4Deinterleaver | Queue_14/_T_35_data_reg                                        | Implied   | 8 x 64               |                 | 
|AXI4Deinterleaver | Queue_14/_T_35_resp_reg                                        | Implied   | 8 x 2                | RAM16X1D x 2    | 
|AXI4Deinterleaver | Queue_14/_T_35_user_reg                                        | Implied   | 8 x 11               |                 | 
|AXI4Deinterleaver | Queue_14/_T_35_last_reg                                        | Implied   | 8 x 1                | RAM16X1D x 1    | 
|AXI4Deinterleaver | Queue_15/_T_35_id_reg                                          | Implied   | 8 x 4                |                 | 
|AXI4Deinterleaver | Queue_15/_T_35_data_reg                                        | Implied   | 8 x 64               |                 | 
|AXI4Deinterleaver | Queue_15/_T_35_resp_reg                                        | Implied   | 8 x 2                | RAM16X1D x 2    | 
|AXI4Deinterleaver | Queue_15/_T_35_user_reg                                        | Implied   | 8 x 11               |                 | 
|AXI4Deinterleaver | Queue_15/_T_35_last_reg                                        | Implied   | 8 x 1                | RAM16X1D x 1    | 
|AXI4UserYanker    | Queue/_T_35_reg                                                | Implied   | 4 x 11               |                 | 
|AXI4UserYanker    | Queue_1/_T_35_reg                                              | Implied   | 4 x 11               |                 | 
|AXI4UserYanker    | Queue_2/_T_35_reg                                              | Implied   | 4 x 11               |                 | 
|AXI4UserYanker    | Queue_3/_T_35_reg                                              | Implied   | 4 x 11               |                 | 
|AXI4UserYanker    | Queue_4/_T_35_reg                                              | Implied   | 4 x 11               |                 | 
|AXI4UserYanker    | Queue_5/_T_35_reg                                              | Implied   | 4 x 11               |                 | 
|AXI4UserYanker    | Queue_6/_T_35_reg                                              | Implied   | 4 x 11               |                 | 
|AXI4UserYanker    | Queue_7/_T_35_reg                                              | Implied   | 4 x 11               |                 | 
|AXI4UserYanker    | Queue_8/_T_35_reg                                              | Implied   | 4 x 11               |                 | 
|AXI4UserYanker    | Queue_9/_T_35_reg                                              | Implied   | 4 x 11               |                 | 
|AXI4UserYanker    | Queue_10/_T_35_reg                                             | Implied   | 4 x 11               |                 | 
|AXI4UserYanker    | Queue_11/_T_35_reg                                             | Implied   | 4 x 11               |                 | 
|AXI4UserYanker    | Queue_12/_T_35_reg                                             | Implied   | 4 x 11               |                 | 
|AXI4UserYanker    | Queue_13/_T_35_reg                                             | Implied   | 4 x 11               |                 | 
|AXI4UserYanker    | Queue_14/_T_35_reg                                             | Implied   | 4 x 11               |                 | 
|AXI4UserYanker    | Queue_15/_T_35_reg                                             | Implied   | 4 x 11               |                 | 
|AXI4UserYanker    | Queue_16/_T_35_reg                                             | Implied   | 4 x 11               |                 | 
|AXI4UserYanker    | Queue_17/_T_35_reg                                             | Implied   | 4 x 11               |                 | 
|AXI4UserYanker    | Queue_18/_T_35_reg                                             | Implied   | 4 x 11               |                 | 
|AXI4UserYanker    | Queue_19/_T_35_reg                                             | Implied   | 4 x 11               |                 | 
|AXI4UserYanker    | Queue_20/_T_35_reg                                             | Implied   | 4 x 11               |                 | 
|AXI4UserYanker    | Queue_21/_T_35_reg                                             | Implied   | 4 x 11               |                 | 
|AXI4UserYanker    | Queue_22/_T_35_reg                                             | Implied   | 4 x 11               |                 | 
|AXI4UserYanker    | Queue_23/_T_35_reg                                             | Implied   | 4 x 11               |                 | 
|AXI4UserYanker    | Queue_24/_T_35_reg                                             | Implied   | 4 x 11               |                 | 
|AXI4UserYanker    | Queue_25/_T_35_reg                                             | Implied   | 4 x 11               |                 | 
|AXI4UserYanker    | Queue_26/_T_35_reg                                             | Implied   | 4 x 11               |                 | 
|AXI4UserYanker    | Queue_27/_T_35_reg                                             | Implied   | 4 x 11               |                 | 
|AXI4UserYanker    | Queue_28/_T_35_reg                                             | Implied   | 4 x 11               |                 | 
|AXI4UserYanker    | Queue_29/_T_35_reg                                             | Implied   | 4 x 11               |                 | 
|AXI4UserYanker    | Queue_30/_T_35_reg                                             | Implied   | 4 x 11               |                 | 
|AXI4UserYanker    | Queue_31/_T_35_reg                                             | Implied   | 4 x 11               |                 | 
|TLSPI             | fifo/txq/_T_35_reg                                             | Implied   | 8 x 8                |                 | 
|TLSPI             | fifo/rxq/_T_35_reg                                             | Implied   | 8 x 8                |                 | 
|TLUART            | txq/_T_35_reg                                                  | Implied   | 8 x 8                |                 | 
|TLUART            | rxq/_T_35_reg                                                  | Implied   | 8 x 8                |                 | 
+------------------+----------------------------------------------------------------+-----------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name       | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|MulAddRecFNPipe   | A*B              | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MulAddRecFNPipe   | (PCIN>>17)+A*B   | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MulAddRecFNPipe_1 | A*B              | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MulAddRecFNPipe_1 | PCIN+A*B         | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MulAddRecFNPipe_1 | (PCIN>>17)+A*B   | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MulAddRecFNPipe_1 | A*B              | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MulAddRecFNPipe_1 | PCIN+A*B         | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MulAddRecFNPipe_1 | PCIN+A*B         | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MulAddRecFNPipe_1 | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MulAddRecFNPipe_1 | (PCIN>>17)+A*B   | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MulAddRecFNPipe_1 | PCIN+A*B         | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MulDiv            | A2*B2            | 18     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv            | (PCIN>>17)+A2*B2 | 14     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv            | A2*B2            | 18     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv            | (PCIN>>17)+A2*B2 | 18     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------+------------+----------+
|      |RTL Partition                 |Replication |Instances |
+------+------------------------------+------------+----------+
|1     |FPU__GB0                      |           4|     24402|
|2     |FPU__GB1                      |           4|     22616|
|3     |RocketTile__GCBM0             |           4|     23663|
|4     |RocketTile__GCBM1             |           4|     18332|
|5     |RocketTile__GCBM2             |           4|     16299|
|6     |RocketTile__GCBM3             |           4|         3|
|7     |U500VCU118DevKitSystem__GCB0  |           1|     32564|
|8     |U500VCU118DevKitSystem__GCB1  |           1|      9311|
|9     |sdio_spi_bridge__GC0          |           1|         2|
|10    |U500VCU118DevKitFPGAChip__GC0 |           1|        73|
+------+------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'vcu118_sys_clock_mmcm0/clk_in1' to pin 'sys_clk_ibufds/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'vcu118_sys_clock_mmcm0/clk_out1' to pin 'vcu118_sys_clock_mmcm0/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'vcu118_sys_clock_mmcm0/clk_in1' to 'sys_clk_ibufds/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'vcu118_sys_clock_mmcm0/clk_out2' to pin 'vcu118_sys_clock_mmcm0/bbstub_clk_out2/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'vcu118_sys_clock_mmcm0/clk_in1' to 'sys_clk_ibufds/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'vcu118_sys_clock_mmcm0/clk_out3' to pin 'vcu118_sys_clock_mmcm0/bbstub_clk_out3/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'vcu118_sys_clock_mmcm0/clk_in1' to 'sys_clk_ibufds/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'vcu118_sys_clock_mmcm0/clk_out4' to pin 'vcu118_sys_clock_mmcm0/bbstub_clk_out4/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'vcu118_sys_clock_mmcm0/clk_in1' to 'sys_clk_ibufds/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'vcu118_sys_clock_mmcm0/clk_out5' to pin 'vcu118_sys_clock_mmcm0/bbstub_clk_out5/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'vcu118_sys_clock_mmcm0/clk_in1' to 'sys_clk_ibufds/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'vcu118_sys_clock_mmcm0/clk_out6' to pin 'vcu118_sys_clock_mmcm0/bbstub_clk_out6/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'vcu118_sys_clock_mmcm0/clk_in1' to 'sys_clk_ibufds/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'vcu118_sys_clock_mmcm0/clk_out7' to pin 'vcu118_sys_clock_mmcm0/bbstub_clk_out7/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'vcu118_sys_clock_mmcm0/clk_in1' to 'sys_clk_ibufds/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'vcu118_sys_clock_mmcm1/clk_in1' to pin 'sys_clk_ibufds/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'vcu118_sys_clock_mmcm1/clk_out1' to pin 'vcu118_sys_clock_mmcm1/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'vcu118_sys_clock_mmcm1/clk_in1' to 'sys_clk_ibufds/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'vcu118_sys_clock_mmcm1/clk_out2' to pin 'vcu118_sys_clock_mmcm1/bbstub_clk_out2/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'vcu118_sys_clock_mmcm1/clk_in1' to 'sys_clk_ibufds/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'xilinxvcu118mig_1/island/blackbox/c0_sys_clk_p' to pin 'sys_clk_ibufds/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'xilinxvcu118mig_1/island/blackbox/addn_ui_clkout1' to pin 'xilinxvcu118mig_1/island/blackbox/bbstub_addn_ui_clkout1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'xilinxvcu118mig_1/island/blackbox/c0_sys_clk_p' to 'sys_clk_ibufds/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'xilinxvcu118mig_1/island/blackbox/c0_ddr4_ui_clk' to pin 'xilinxvcu118mig_1/island/blackbox/bbstub_c0_ddr4_ui_clk/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'xilinxvcu118mig_1/island/blackbox/c0_sys_clk_p' to 'sys_clk_ibufds/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'xilinxvcu118mig_1/island/blackbox/dbg_clk' to pin 'xilinxvcu118mig_1/island/blackbox/bbstub_dbg_clk/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'xilinxvcu118mig_1/island/blackbox/c0_sys_clk_p' to 'sys_clk_ibufds/O'
INFO: [Synth 8-5819] Moved 18 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:01 ; elapsed = 00:03:10 . Memory (MB): peak = 3709.418 ; gain = 2772.051 ; free physical = 735 ; free virtual = 52399
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:25 ; elapsed = 00:03:36 . Memory (MB): peak = 4252.793 ; gain = 3315.426 ; free physical = 270 ; free virtual = 51854
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------+------------+----------+
|      |RTL Partition                 |Replication |Instances |
+------+------------------------------+------------+----------+
|1     |FPU__GB0                      |           4|     23723|
|2     |FPU__GB1                      |           4|     22610|
|3     |RocketTile__GCBM0             |           4|     23365|
|4     |RocketTile__GCBM1             |           1|     18320|
|5     |RocketTile__GCBM2             |           4|     16187|
|6     |RocketTile__GCBM3             |           4|         3|
|7     |U500VCU118DevKitSystem__GCB0  |           1|     32252|
|8     |U500VCU118DevKitSystem__GCB1  |           1|      9311|
|9     |sdio_spi_bridge__GC0          |           1|         2|
|10    |U500VCU118DevKitFPGAChip__GC0 |           1|        73|
|11    |RocketTile__GCBM1__1          |           1|     18328|
|12    |RocketTile__GCBM1__2          |           1|     18324|
|13    |RocketTile__GCBM1__3          |           1|     18329|
+------+------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance dut_/maskROM/rom/out_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut_/maskROM/rom/out_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance tilei_2/dut_/tile/frontend/icache/tag_array_1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance tilei_2/dut_/tile/frontend/icache/tag_array_2_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance tilei_2/dut_/tile/frontend/icache/tag_array_3_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance tilei_2/dut_/tile/frontend/icache/tag_array_0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance tilei_2/dut_/tile/frontend/icache/data_arrays_0_1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance tilei_2/dut_/tile/frontend/icache/data_arrays_1_1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance tilei_2/dut_/tile/frontend/icache/data_arrays_0_2_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance tilei_2/dut_/tile/frontend/icache/data_arrays_1_2_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance tilei_2/dut_/tile/frontend/icache/data_arrays_0_3_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance tilei_2/dut_/tile/frontend/icache/data_arrays_1_3_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance tilei_2/dut_/tile/frontend/icache/data_arrays_0_0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance tilei_2/dut_/tile/frontend/icache/data_arrays_1_0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4480] The timing for the instance tilei_4/dut_/tile/dcache/data/data_arrays_0_0_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance tilei_4/dut_/tile/dcache/data/data_arrays_0_1_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance tilei_4/dut_/tile/dcache/data/data_arrays_0_2_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance tilei_4/dut_/tile/dcache/data/data_arrays_0_3_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance tilei_4/dut_/tile/dcache/data/data_arrays_0_4_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance tilei_4/dut_/tile/dcache/data/data_arrays_0_5_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance tilei_4/dut_/tile/dcache/data/data_arrays_0_6_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance tilei_4/dut_/tile/dcache/data/data_arrays_0_7_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance tilei_4/dut_/tile/dcache/data/data_arrays_0_8_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance tilei_4/dut_/tile/dcache/data/data_arrays_0_9_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance tilei_4/dut_/tile/dcache/data/data_arrays_0_10_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance tilei_4/dut_/tile/dcache/data/data_arrays_0_11_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance tilei_4/dut_/tile/dcache/data/data_arrays_0_12_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance tilei_4/dut_/tile/dcache/data/data_arrays_0_13_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance tilei_4/dut_/tile/dcache/data/data_arrays_0_14_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance tilei_4/dut_/tile/dcache/data/data_arrays_0_15_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance tilei_4/dut_/tile/dcache/data/data_arrays_0_16_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance tilei_4/dut_/tile/dcache/data/data_arrays_0_17_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance tilei_4/dut_/tile/dcache/data/data_arrays_0_18_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance tilei_4/dut_/tile/dcache/data/data_arrays_0_19_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance tilei_4/dut_/tile/dcache/data/data_arrays_0_20_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance tilei_4/dut_/tile/dcache/data/data_arrays_0_21_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance tilei_4/dut_/tile/dcache/data/data_arrays_0_22_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance tilei_4/dut_/tile/dcache/data/data_arrays_0_23_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance tilei_4/dut_/tile/dcache/data/data_arrays_0_24_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance tilei_4/dut_/tile/dcache/data/data_arrays_0_25_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance tilei_4/dut_/tile/dcache/data/data_arrays_0_26_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance tilei_4/dut_/tile/dcache/data/data_arrays_0_27_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance tilei_4/dut_/tile/dcache/data/data_arrays_0_28_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance tilei_4/dut_/tile/dcache/data/data_arrays_0_29_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance tilei_4/dut_/tile/dcache/data/data_arrays_0_30_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance tilei_4/dut_/tile/dcache/data/data_arrays_0_31_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance tilei_4/dut_/tile/dcache/tag_array_1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance tilei_4/dut_/tile/dcache/tag_array_2_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance tilei_4/dut_/tile/dcache/tag_array_3_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance tilei_4/dut_/tile/dcache/tag_array_0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:01 ; elapsed = 00:04:13 . Memory (MB): peak = 4264.719 ; gain = 3327.352 ; free physical = 461 ; free virtual = 48504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------+------------+----------+
|      |RTL Partition                |Replication |Instances |
+------+-----------------------------+------------+----------+
|1     |FPU__GB0                     |           4|     10526|
|2     |FPU__GB1                     |           4|      8333|
|3     |RocketTile__GCBM0            |           4|     10618|
|4     |RocketTile__GCBM1            |           1|      8684|
|5     |RocketTile__GCBM2            |           4|      6738|
|6     |U500VCU118DevKitSystem__GCB0 |           1|     14489|
|7     |RocketTile__GCBM1__1         |           1|      8693|
|8     |RocketTile__GCBM1__2         |           1|      8691|
|9     |RocketTile__GCBM1__3         |           1|      8694|
+------+-----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance dut_/tile/frontend/icache/tag_array_1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut_/tile/frontend/icache/tag_array_2_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut_/tile/frontend/icache/tag_array_3_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut_/tile/frontend/icache/tag_array_0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut_/tile/frontend/icache/data_arrays_0_1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut_/tile/frontend/icache/data_arrays_1_1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut_/tile/frontend/icache/data_arrays_0_2_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut_/tile/frontend/icache/data_arrays_1_2_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut_/tile/frontend/icache/data_arrays_0_3_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut_/tile/frontend/icache/data_arrays_1_3_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut_/tile/frontend/icache/data_arrays_0_0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut_/tile/frontend/icache/data_arrays_1_0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut_/tile/dcache/data/data_arrays_0_0_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut_/tile/dcache/data/data_arrays_0_1_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut_/tile/dcache/data/data_arrays_0_2_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut_/tile/dcache/data/data_arrays_0_3_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut_/tile/dcache/data/data_arrays_0_4_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut_/tile/dcache/data/data_arrays_0_5_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut_/tile/dcache/data/data_arrays_0_6_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut_/tile/dcache/data/data_arrays_0_7_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut_/tile/dcache/data/data_arrays_0_8_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut_/tile/dcache/data/data_arrays_0_9_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut_/tile/dcache/data/data_arrays_0_10_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut_/tile/dcache/data/data_arrays_0_11_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut_/tile/dcache/data/data_arrays_0_12_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut_/tile/dcache/data/data_arrays_0_13_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut_/tile/dcache/data/data_arrays_0_14_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut_/tile/dcache/data/data_arrays_0_15_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut_/tile/dcache/data/data_arrays_0_16_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut_/tile/dcache/data/data_arrays_0_17_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut_/tile/dcache/data/data_arrays_0_18_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut_/tile/dcache/data/data_arrays_0_19_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut_/tile/dcache/data/data_arrays_0_20_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut_/tile/dcache/data/data_arrays_0_21_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut_/tile/dcache/data/data_arrays_0_22_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut_/tile/dcache/data/data_arrays_0_23_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut_/tile/dcache/data/data_arrays_0_24_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut_/tile/dcache/data/data_arrays_0_25_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut_/tile/dcache/data/data_arrays_0_26_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut_/tile/dcache/data/data_arrays_0_27_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut_/tile/dcache/data/data_arrays_0_28_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut_/tile/dcache/data/data_arrays_0_29_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut_/tile/dcache/data/data_arrays_0_30_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut_/tile/dcache/data/data_arrays_0_31_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut_/tile/dcache/tag_array_1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut_/tile/dcache/tag_array_2_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut_/tile/dcache/tag_array_3_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut_/tile/dcache/tag_array_0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut_/tile_1/frontend/icache/tag_array_1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut_/tile_1/frontend/icache/tag_array_2_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-4480' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5365] Flop dut_/tile/fpuOpt/FPUFMAPipe/fma/_T_21_sExpSum_reg[12] is being inverted and renamed to dut_/tile/fpuOpt/FPUFMAPipe/fma/_T_21_sExpSum_reg[12]_inv.
INFO: [Synth 8-5365] Flop dut_/tile_1/fpuOpt/FPUFMAPipe/fma/_T_21_sExpSum_reg[12] is being inverted and renamed to dut_/tile_1/fpuOpt/FPUFMAPipe/fma/_T_21_sExpSum_reg[12]_inv.
INFO: [Synth 8-5365] Flop dut_/tile_2/fpuOpt/FPUFMAPipe/fma/_T_21_sExpSum_reg[12] is being inverted and renamed to dut_/tile_2/fpuOpt/FPUFMAPipe/fma/_T_21_sExpSum_reg[12]_inv.
INFO: [Synth 8-5365] Flop dut_/tile_3/fpuOpt/FPUFMAPipe/fma/_T_21_sExpSum_reg[12] is being inverted and renamed to dut_/tile_3/fpuOpt/FPUFMAPipe/fma/_T_21_sExpSum_reg[12]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \dut_/xilinxvcu118mig_1/island/blackbox  has unconnected pin c0_sys_clk_n
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:25 ; elapsed = 00:04:37 . Memory (MB): peak = 4264.719 ; gain = 3327.352 ; free physical = 462 ; free virtual = 48505
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:26 ; elapsed = 00:04:38 . Memory (MB): peak = 4264.719 ; gain = 3327.352 ; free physical = 462 ; free virtual = 48505
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:50 ; elapsed = 00:05:03 . Memory (MB): peak = 4264.719 ; gain = 3327.352 ; free physical = 456 ; free virtual = 48500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:51 ; elapsed = 00:05:04 . Memory (MB): peak = 4264.719 ; gain = 3327.352 ; free physical = 456 ; free virtual = 48499
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:00 ; elapsed = 00:05:13 . Memory (MB): peak = 4264.719 ; gain = 3327.352 ; free physical = 457 ; free virtual = 48500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:00 ; elapsed = 00:05:13 . Memory (MB): peak = 4264.719 ; gain = 3327.352 ; free physical = 457 ; free virtual = 48500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------------+----------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name              | RTL Name                                                                                                             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------------+----------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|U500VCU118DevKitFPGAChip | dut_/tile/intsink/SynchronizerShiftReg_w1_d3/sync_0_reg                                                              | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|U500VCU118DevKitFPGAChip | dut_/tile_1/intsink/SynchronizerShiftReg_w1_d3/sync_0_reg                                                            | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|U500VCU118DevKitFPGAChip | dut_/tile_2/intsink/SynchronizerShiftReg_w1_d3/sync_0_reg                                                            | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|U500VCU118DevKitFPGAChip | dut_/tile_3/intsink/SynchronizerShiftReg_w1_d3/sync_0_reg                                                            | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|U500VCU118DevKitFPGAChip | dut_/asyncXing_1/SynchronizerShiftReg_w1_d3/sync_0_reg                                                               | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|U500VCU118DevKitFPGAChip | dut_/asyncXing/SynchronizerShiftReg_w1_d3/sync_0_reg                                                                 | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|U500VCU118DevKitFPGAChip | safe_reset/hold_clock0/sync_reset_reg[0]                                                                             | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|U500VCU118DevKitFPGAChip | dut_/tile/frontend/icache/_T_188_reg[5]                                                                              | 11     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|U500VCU118DevKitFPGAChip | dut_/tile/dcache/_T_210_reg[5]                                                                                       | 11     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|U500VCU118DevKitFPGAChip | dut_/tile_1/frontend/icache/_T_188_reg[5]                                                                            | 11     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|U500VCU118DevKitFPGAChip | dut_/tile_1/dcache/_T_210_reg[5]                                                                                     | 11     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|U500VCU118DevKitFPGAChip | dut_/tile_2/frontend/icache/_T_188_reg[5]                                                                            | 11     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|U500VCU118DevKitFPGAChip | dut_/tile_2/dcache/_T_210_reg[5]                                                                                     | 11     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|U500VCU118DevKitFPGAChip | dut_/tile_3/frontend/icache/_T_188_reg[5]                                                                            | 11     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|U500VCU118DevKitFPGAChip | dut_/tile_3/dcache/_T_210_reg[5]                                                                                     | 11     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|U500VCU118DevKitFPGAChip | dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource_1/AsyncValidSync/source_valid/sync_0/reg_0/q_reg | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|U500VCU118DevKitFPGAChip | dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_1/AsyncValidSync/source_valid/sync_0/reg_0/q_reg      | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|U500VCU118DevKitFPGAChip | dut_/dtm/idcodeChain/regs_12_reg                                                                                     | 17     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|U500VCU118DevKitFPGAChip | dut_/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg                         | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|U500VCU118DevKitFPGAChip | dut_/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/q_reg                           | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+-------------------------+----------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |clk_wiz_1     |         1|
|3     |ddr4_0        |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |clk_wiz_0       |     1|
|2     |clk_wiz_1       |     1|
|3     |ddr4_0          |     1|
|4     |BUFG            |     1|
|5     |CARRY8          |  2359|
|6     |DSP_ALU         |    60|
|7     |DSP_A_B_DATA    |     4|
|8     |DSP_A_B_DATA_1  |    32|
|9     |DSP_A_B_DATA_2  |    24|
|10    |DSP_C_DATA      |    60|
|11    |DSP_MULTIPLIER  |    60|
|12    |DSP_M_DATA      |    60|
|13    |DSP_OUTPUT      |    60|
|14    |DSP_PREADD      |    60|
|15    |DSP_PREADD_DATA |    60|
|16    |LUT1            |  3598|
|17    |LUT2            |  7994|
|18    |LUT3            | 14243|
|19    |LUT4            | 18919|
|20    |LUT5            | 19828|
|21    |LUT6            | 64641|
|22    |MUXF7           |  5310|
|23    |MUXF8           |   422|
|24    |RAM16X1D        |   127|
|25    |RAM256X1D       |     8|
|26    |RAM32M16        |   426|
|27    |RAMB18E2        |    64|
|28    |RAMB18E2_1      |   128|
|29    |RAMB36E2        |     1|
|30    |RAMB36E2_1      |     1|
|31    |SRL16E          |    20|
|32    |XORCY           |     4|
|33    |FDCE            |   315|
|34    |FDPE            |    20|
|35    |FDRE            | 57935|
|36    |FDSE            |   609|
|37    |IBUF            |     5|
|38    |IBUFDS          |     1|
|39    |IOBUF           |     3|
|40    |OBUF            |     4|
+------+----------------+------+

Report Instance Areas: 
+------+--------------------------------------------------+------------------------------------------------------+-------+
|      |Instance                                          |Module                                                |Cells  |
+------+--------------------------------------------------+------------------------------------------------------+-------+
|1     |top                                               |                                                      | 198551|
|2     |  PowerOnResetFPGAOnly                            |PowerOnResetFPGAOnly                                  |      1|
|3     |  dut_                                            |U500VCU118DevKitSystem                                | 198301|
|4     |    gpio_0                                        |TLGPIO                                                |     47|
|5     |      ieReg                                       |AsyncResetRegVec_w4_i0_571                            |      6|
|6     |        reg_0                                     |AsyncResetReg_582                                     |      2|
|7     |        reg_1                                     |AsyncResetReg_583                                     |      2|
|8     |        reg_2                                     |AsyncResetReg_584                                     |      1|
|9     |        reg_3                                     |AsyncResetReg_585                                     |      1|
|10    |      oeReg                                       |AsyncResetRegVec_w4_i0_572                            |      4|
|11    |        reg_0                                     |AsyncResetReg_578                                     |      1|
|12    |        reg_1                                     |AsyncResetReg_579                                     |      1|
|13    |        reg_2                                     |AsyncResetReg_580                                     |      1|
|14    |        reg_3                                     |AsyncResetReg_581                                     |      1|
|15    |      pueReg                                      |AsyncResetRegVec_w4_i0_573                            |      4|
|16    |        reg_0                                     |AsyncResetReg_574                                     |      1|
|17    |        reg_1                                     |AsyncResetReg_575                                     |      1|
|18    |        reg_2                                     |AsyncResetReg_576                                     |      1|
|19    |        reg_3                                     |AsyncResetReg_577                                     |      1|
|20    |    asyncXing                                     |IntXing                                               |      2|
|21    |      SynchronizerShiftReg_w1_d3                  |SynchronizerShiftReg_w1_d3_735                        |      2|
|22    |    asyncXing_1                                   |IntXing_3                                             |      2|
|23    |      SynchronizerShiftReg_w1_d3                  |SynchronizerShiftReg_w1_d3_734                        |      2|
|24    |    asyncXing_2                                   |IntXing_2                                             |     13|
|25    |      SynchronizerShiftReg_w4_d3                  |SynchronizerShiftReg_w4_d3                            |     13|
|26    |    bh                                            |TLBroadcast                                           |    768|
|27    |      TLBroadcastTracker                          |TLBroadcastTracker                                    |    221|
|28    |        o_data                                    |Queue_8_733                                           |    150|
|29    |      TLBroadcastTracker_1                        |TLBroadcastTracker_1                                  |    132|
|30    |        o_data                                    |Queue_8_732                                           |     59|
|31    |      TLBroadcastTracker_2                        |TLBroadcastTracker_2                                  |    215|
|32    |        o_data                                    |Queue_8_731                                           |    151|
|33    |      TLBroadcastTracker_3                        |TLBroadcastTracker_3                                  |    113|
|34    |        o_data                                    |Queue_8                                               |     39|
|35    |    clint                                         |CLINT                                                 |    736|
|36    |    debug_1                                       |TLDebugModule                                         |   3083|
|37    |      dmInner                                     |TLDebugModuleInnerAsync                               |   2921|
|38    |        AsyncQueueSink                            |AsyncQueueSink_2                                      |     28|
|39    |          deq_bits_reg                            |SynchronizerShiftReg_w12_d1                           |     19|
|40    |          ridx_bin                                |AsyncResetRegVec_w1_i0_720                            |      1|
|41    |            reg_0                                 |AsyncResetReg_730                                     |      1|
|42    |          valid_reg                               |AsyncResetRegVec_w1_i0_721                            |      5|
|43    |            reg_0                                 |AsyncResetReg_729                                     |      5|
|44    |          widx_gray                               |AsyncResetSynchronizerShiftReg_w1_d3_i0_722           |      3|
|45    |            sync_0                                |AsyncResetRegVec_w1_i0_723                            |      1|
|46    |              reg_0                               |AsyncResetReg_728                                     |      1|
|47    |            sync_1                                |AsyncResetRegVec_w1_i0_724                            |      1|
|48    |              reg_0                               |AsyncResetReg_727                                     |      1|
|49    |            sync_2                                |AsyncResetRegVec_w1_i0_725                            |      1|
|50    |              reg_0                               |AsyncResetReg_726                                     |      1|
|51    |        dmInner                                   |TLDebugModuleInner                                    |   2566|
|52    |        dmactiveSync                              |ResetCatchAndSync_d3_668                              |      4|
|53    |          AsyncResetSynchronizerShiftReg_w1_d3_i0 |AsyncResetSynchronizerShiftReg_w1_d3_i0_713           |      4|
|54    |            sync_0                                |AsyncResetRegVec_w1_i0_714                            |      2|
|55    |              reg_0                               |AsyncResetReg_719                                     |      2|
|56    |            sync_1                                |AsyncResetRegVec_w1_i0_715                            |      1|
|57    |              reg_0                               |AsyncResetReg_718                                     |      1|
|58    |            sync_2                                |AsyncResetRegVec_w1_i0_716                            |      1|
|59    |              reg_0                               |AsyncResetReg_717                                     |      1|
|60    |        dmiXing                                   |TLAsyncCrossingSink                                   |    318|
|61    |          AsyncQueueSink                          |AsyncQueueSink_1                                      |    265|
|62    |            deq_bits_reg                          |SynchronizerShiftReg_w55_d1                           |    258|
|63    |            ridx_bin                              |AsyncResetRegVec_w1_i0_702                            |      1|
|64    |              reg_0                               |AsyncResetReg_712                                     |      1|
|65    |            valid_reg                             |AsyncResetRegVec_w1_i0_703                            |      3|
|66    |              reg_0                               |AsyncResetReg_711                                     |      3|
|67    |            widx_gray                             |AsyncResetSynchronizerShiftReg_w1_d3_i0_704           |      3|
|68    |              sync_0                              |AsyncResetRegVec_w1_i0_705                            |      1|
|69    |                reg_0                             |AsyncResetReg_710                                     |      1|
|70    |              sync_1                              |AsyncResetRegVec_w1_i0_706                            |      1|
|71    |                reg_0                             |AsyncResetReg_709                                     |      1|
|72    |              sync_2                              |AsyncResetRegVec_w1_i0_707                            |      1|
|73    |                reg_0                             |AsyncResetReg_708                                     |      1|
|74    |          AsyncQueueSource                        |AsyncQueueSource_2                                    |     53|
|75    |            AsyncValidSync                        |AsyncValidSync_669                                    |      7|
|76    |              source_valid                        |AsyncResetSynchronizerShiftReg_w1_d4_i0_693           |      7|
|77    |                sync_0                            |AsyncResetRegVec_w1_i0_694                            |      1|
|78    |                  reg_0                           |AsyncResetReg_701                                     |      1|
|79    |                sync_1                            |AsyncResetRegVec_w1_i0_695                            |      3|
|80    |                  reg_0                           |AsyncResetReg_700                                     |      3|
|81    |                sync_2                            |AsyncResetRegVec_w1_i0_696                            |      2|
|82    |                  reg_0                           |AsyncResetReg_699                                     |      2|
|83    |                sync_3                            |AsyncResetRegVec_w1_i0_697                            |      1|
|84    |                  reg_0                           |AsyncResetReg_698                                     |      1|
|85    |            AsyncValidSync_1                      |AsyncValidSync_1_670                                  |      1|
|86    |              sink_extend                         |AsyncResetSynchronizerShiftReg_w1_d1_i0_690           |      1|
|87    |                sync_0                            |AsyncResetRegVec_w1_i0_691                            |      1|
|88    |                  reg_0                           |AsyncResetReg_692                                     |      1|
|89    |            AsyncValidSync_2                      |AsyncValidSync_2_671                                  |      6|
|90    |              sink_valid                          |AsyncResetSynchronizerShiftReg_w1_d3_i0_683           |      6|
|91    |                sync_0                            |AsyncResetRegVec_w1_i0_684                            |      4|
|92    |                  reg_0                           |AsyncResetReg_689                                     |      4|
|93    |                sync_1                            |AsyncResetRegVec_w1_i0_685                            |      1|
|94    |                  reg_0                           |AsyncResetReg_688                                     |      1|
|95    |                sync_2                            |AsyncResetRegVec_w1_i0_686                            |      1|
|96    |                  reg_0                           |AsyncResetReg_687                                     |      1|
|97    |            ready_reg                             |AsyncResetRegVec_w1_i0_672                            |      1|
|98    |              reg_0                               |AsyncResetReg_682                                     |      1|
|99    |            ridx_gray                             |AsyncResetSynchronizerShiftReg_w1_d3_i0_673           |      3|
|100   |              sync_0                              |AsyncResetRegVec_w1_i0_676                            |      1|
|101   |                reg_0                             |AsyncResetReg_681                                     |      1|
|102   |              sync_1                              |AsyncResetRegVec_w1_i0_677                            |      1|
|103   |                reg_0                             |AsyncResetReg_680                                     |      1|
|104   |              sync_2                              |AsyncResetRegVec_w1_i0_678                            |      1|
|105   |                reg_0                             |AsyncResetReg_679                                     |      1|
|106   |            widx_bin                              |AsyncResetRegVec_w1_i0_674                            |      1|
|107   |              reg_0                               |AsyncResetReg_675                                     |      1|
|108   |      dmOuter                                     |TLDebugModuleOuterAsync                               |    162|
|109   |        AsyncQueueSource                          |AsyncQueueSource_1                                    |     20|
|110   |          ready_reg                               |AsyncResetRegVec_w1_i0_657                            |      4|
|111   |            reg_0                                 |AsyncResetReg_667                                     |      4|
|112   |          ridx_gray                               |AsyncResetSynchronizerShiftReg_w1_d3_i0_658           |      3|
|113   |            sync_0                                |AsyncResetRegVec_w1_i0_661                            |      1|
|114   |              reg_0                               |AsyncResetReg_666                                     |      1|
|115   |            sync_1                                |AsyncResetRegVec_w1_i0_662                            |      1|
|116   |              reg_0                               |AsyncResetReg_665                                     |      1|
|117   |            sync_2                                |AsyncResetRegVec_w1_i0_663                            |      1|
|118   |              reg_0                               |AsyncResetReg_664                                     |      1|
|119   |          widx_bin                                |AsyncResetRegVec_w1_i0_659                            |      1|
|120   |            reg_0                                 |AsyncResetReg_660                                     |      1|
|121   |        asource                                   |TLAsyncCrossingSource                                 |    102|
|122   |          AsyncQueueSink                          |AsyncQueueSink                                        |     53|
|123   |            AsyncValidSync                        |AsyncValidSync_624                                    |      7|
|124   |              source_valid                        |AsyncResetSynchronizerShiftReg_w1_d4_i0_648           |      7|
|125   |                sync_0                            |AsyncResetRegVec_w1_i0_649                            |      1|
|126   |                  reg_0                           |AsyncResetReg_656                                     |      1|
|127   |                sync_1                            |AsyncResetRegVec_w1_i0_650                            |      3|
|128   |                  reg_0                           |AsyncResetReg_655                                     |      3|
|129   |                sync_2                            |AsyncResetRegVec_w1_i0_651                            |      2|
|130   |                  reg_0                           |AsyncResetReg_654                                     |      2|
|131   |                sync_3                            |AsyncResetRegVec_w1_i0_652                            |      1|
|132   |                  reg_0                           |AsyncResetReg_653                                     |      1|
|133   |            AsyncValidSync_1                      |AsyncValidSync_1_625                                  |      1|
|134   |              sink_extend                         |AsyncResetSynchronizerShiftReg_w1_d1_i0_645           |      1|
|135   |                sync_0                            |AsyncResetRegVec_w1_i0_646                            |      1|
|136   |                  reg_0                           |AsyncResetReg_647                                     |      1|
|137   |            AsyncValidSync_2                      |AsyncValidSync_2_626                                  |      6|
|138   |              sink_valid                          |AsyncResetSynchronizerShiftReg_w1_d3_i0_638           |      6|
|139   |                sync_0                            |AsyncResetRegVec_w1_i0_639                            |      4|
|140   |                  reg_0                           |AsyncResetReg_644                                     |      4|
|141   |                sync_1                            |AsyncResetRegVec_w1_i0_640                            |      1|
|142   |                  reg_0                           |AsyncResetReg_643                                     |      1|
|143   |                sync_2                            |AsyncResetRegVec_w1_i0_641                            |      1|
|144   |                  reg_0                           |AsyncResetReg_642                                     |      1|
|145   |            deq_bits_reg                          |SynchronizerShiftReg_w43_d1                           |     32|
|146   |            ridx_bin                              |AsyncResetRegVec_w1_i0_627                            |      1|
|147   |              reg_0                               |AsyncResetReg_637                                     |      1|
|148   |            valid_reg                             |AsyncResetRegVec_w1_i0_628                            |      3|
|149   |              reg_0                               |AsyncResetReg_636                                     |      3|
|150   |            widx_gray                             |AsyncResetSynchronizerShiftReg_w1_d3_i0_629           |      3|
|151   |              sync_0                              |AsyncResetRegVec_w1_i0_630                            |      1|
|152   |                reg_0                             |AsyncResetReg_635                                     |      1|
|153   |              sync_1                              |AsyncResetRegVec_w1_i0_631                            |      1|
|154   |                reg_0                             |AsyncResetReg_634                                     |      1|
|155   |              sync_2                              |AsyncResetRegVec_w1_i0_632                            |      1|
|156   |                reg_0                             |AsyncResetReg_633                                     |      1|
|157   |          AsyncQueueSource                        |AsyncQueueSource                                      |     49|
|158   |            ready_reg                             |AsyncResetRegVec_w1_i0_613                            |      1|
|159   |              reg_0                               |AsyncResetReg_623                                     |      1|
|160   |            ridx_gray                             |AsyncResetSynchronizerShiftReg_w1_d3_i0_614           |      3|
|161   |              sync_0                              |AsyncResetRegVec_w1_i0_617                            |      1|
|162   |                reg_0                             |AsyncResetReg_622                                     |      1|
|163   |              sync_1                              |AsyncResetRegVec_w1_i0_618                            |      1|
|164   |                reg_0                             |AsyncResetReg_621                                     |      1|
|165   |              sync_2                              |AsyncResetRegVec_w1_i0_619                            |      1|
|166   |                reg_0                             |AsyncResetReg_620                                     |      1|
|167   |            widx_bin                              |AsyncResetRegVec_w1_i0_615                            |      3|
|168   |              reg_0                               |AsyncResetReg_616                                     |      3|
|169   |        dmOuter                                   |TLDebugModuleOuter                                    |     28|
|170   |          DMCONTROL                               |AsyncResetRegVec_w32_i0                               |     24|
|171   |            reg_0                                 |AsyncResetReg_598                                     |      3|
|172   |            reg_1                                 |AsyncResetReg_599                                     |      2|
|173   |            reg_16                                |AsyncResetReg_600                                     |      1|
|174   |            reg_17                                |AsyncResetReg_601                                     |      2|
|175   |            reg_18                                |AsyncResetReg_602                                     |      1|
|176   |            reg_19                                |AsyncResetReg_603                                     |      1|
|177   |            reg_20                                |AsyncResetReg_604                                     |      1|
|178   |            reg_21                                |AsyncResetReg_605                                     |      2|
|179   |            reg_22                                |AsyncResetReg_606                                     |      2|
|180   |            reg_23                                |AsyncResetReg_607                                     |      2|
|181   |            reg_24                                |AsyncResetReg_608                                     |      1|
|182   |            reg_25                                |AsyncResetReg_609                                     |      2|
|183   |            reg_28                                |AsyncResetReg_610                                     |      1|
|184   |            reg_30                                |AsyncResetReg_611                                     |      2|
|185   |            reg_31                                |AsyncResetReg_612                                     |      1|
|186   |          debugInterrupts                         |AsyncResetRegVec_w4_i0_593                            |      4|
|187   |            reg_0                                 |AsyncResetReg_594                                     |      1|
|188   |            reg_1                                 |AsyncResetReg_595                                     |      1|
|189   |            reg_2                                 |AsyncResetReg_596                                     |      1|
|190   |            reg_3                                 |AsyncResetReg_597                                     |      1|
|191   |        dmiXbar                                   |TLXbar_5                                              |     12|
|192   |    dmiResetCatch                                 |ResetCatchAndSync_d3                                  |      4|
|193   |      AsyncResetSynchronizerShiftReg_w1_d3_i0     |AsyncResetSynchronizerShiftReg_w1_d3_i0_586           |      4|
|194   |        sync_0                                    |AsyncResetRegVec_w1_i0_587                            |      2|
|195   |          reg_0                                   |AsyncResetReg_592                                     |      2|
|196   |        sync_1                                    |AsyncResetRegVec_w1_i0_588                            |      1|
|197   |          reg_0                                   |AsyncResetReg_591                                     |      1|
|198   |        sync_2                                    |AsyncResetRegVec_w1_i0_589                            |      1|
|199   |          reg_0                                   |AsyncResetReg_590                                     |      1|
|200   |    dtm                                           |DebugTransportModuleJTAG                              |    360|
|201   |      JtagBypassChain                             |JtagBypassChain                                       |      1|
|202   |      JtagTapController                           |JtagTapController                                     |    104|
|203   |        irChain                                   |CaptureUpdateChain_2                                  |      5|
|204   |        stateMachine                              |JtagStateMachine                                      |     87|
|205   |          currStateReg                            |AsyncResetRegVec_w4_i15                               |     87|
|206   |            reg_0                                 |AsyncResetReg__parameterized0                         |     75|
|207   |            reg_1                                 |AsyncResetReg__parameterized1                         |      4|
|208   |            reg_2                                 |AsyncResetReg__parameterized2                         |      2|
|209   |            reg_3                                 |AsyncResetReg__parameterized3                         |      6|
|210   |      dmiAccessChain                              |CaptureUpdateChain_1                                  |     68|
|211   |      dtmInfoChain                                |CaptureUpdateChain                                    |     61|
|212   |      idcodeChain                                 |CaptureChain                                          |     35|
|213   |    error                                         |TLError                                               |     42|
|214   |      a                                           |Queue_33                                              |     31|
|215   |    int_sync_xing_source                          |IntSyncCrossingSource_2                               |      2|
|216   |      AsyncResetRegVec_w2_i0                      |AsyncResetRegVec_w2_i0_568                            |      2|
|217   |        reg_0                                     |AsyncResetReg_569                                     |      1|
|218   |        reg_1                                     |AsyncResetReg_570                                     |      1|
|219   |    int_sync_xing_source_1                        |IntSyncCrossingSource_3                               |      1|
|220   |      AsyncResetRegVec_w1_i0                      |AsyncResetRegVec_w1_i0_566                            |      1|
|221   |        reg_0                                     |AsyncResetReg_567                                     |      1|
|222   |    int_sync_xing_source_10                       |IntSyncCrossingSource_3_4                             |      1|
|223   |      AsyncResetRegVec_w1_i0                      |AsyncResetRegVec_w1_i0_564                            |      1|
|224   |        reg_0                                     |AsyncResetReg_565                                     |      1|
|225   |    int_sync_xing_source_11                       |IntSyncCrossingSource_3_5                             |      1|
|226   |      AsyncResetRegVec_w1_i0                      |AsyncResetRegVec_w1_i0_562                            |      1|
|227   |        reg_0                                     |AsyncResetReg_563                                     |      1|
|228   |    int_sync_xing_source_2                        |IntSyncCrossingSource_3_6                             |      1|
|229   |      AsyncResetRegVec_w1_i0                      |AsyncResetRegVec_w1_i0_560                            |      1|
|230   |        reg_0                                     |AsyncResetReg_561                                     |      1|
|231   |    int_sync_xing_source_3                        |IntSyncCrossingSource_2_7                             |      2|
|232   |      AsyncResetRegVec_w2_i0                      |AsyncResetRegVec_w2_i0_557                            |      2|
|233   |        reg_0                                     |AsyncResetReg_558                                     |      1|
|234   |        reg_1                                     |AsyncResetReg_559                                     |      1|
|235   |    int_sync_xing_source_4                        |IntSyncCrossingSource_3_8                             |      1|
|236   |      AsyncResetRegVec_w1_i0                      |AsyncResetRegVec_w1_i0_555                            |      1|
|237   |        reg_0                                     |AsyncResetReg_556                                     |      1|
|238   |    int_sync_xing_source_5                        |IntSyncCrossingSource_3_9                             |      1|
|239   |      AsyncResetRegVec_w1_i0                      |AsyncResetRegVec_w1_i0_553                            |      1|
|240   |        reg_0                                     |AsyncResetReg_554                                     |      1|
|241   |    int_sync_xing_source_6                        |IntSyncCrossingSource_2_10                            |      2|
|242   |      AsyncResetRegVec_w2_i0                      |AsyncResetRegVec_w2_i0_550                            |      2|
|243   |        reg_0                                     |AsyncResetReg_551                                     |      1|
|244   |        reg_1                                     |AsyncResetReg_552                                     |      1|
|245   |    int_sync_xing_source_7                        |IntSyncCrossingSource_3_11                            |      1|
|246   |      AsyncResetRegVec_w1_i0                      |AsyncResetRegVec_w1_i0_548                            |      1|
|247   |        reg_0                                     |AsyncResetReg_549                                     |      1|
|248   |    int_sync_xing_source_8                        |IntSyncCrossingSource_3_12                            |      1|
|249   |      AsyncResetRegVec_w1_i0                      |AsyncResetRegVec_w1_i0_546                            |      1|
|250   |        reg_0                                     |AsyncResetReg_547                                     |      1|
|251   |    int_sync_xing_source_9                        |IntSyncCrossingSource_2_13                            |      2|
|252   |      AsyncResetRegVec_w2_i0                      |AsyncResetRegVec_w2_i0                                |      2|
|253   |        reg_0                                     |AsyncResetReg_544                                     |      1|
|254   |        reg_1                                     |AsyncResetReg_545                                     |      1|
|255   |    maskROM                                       |TLMaskROM                                             |     86|
|256   |      rom                                         |BootROM                                               |      2|
|257   |    pbus                                          |PeripheryBus_1                                        |   1161|
|258   |      coupler_from_sbus                           |SimpleLazyModule_17                                   |    689|
|259   |        atomics                                   |TLAtomicAutomata_1                                    |    564|
|260   |        buffer                                    |TLBuffer_16                                           |    125|
|261   |          Queue                                   |Queue_4_542                                           |     28|
|262   |          Queue_1                                 |Queue_1_543                                           |     97|
|263   |      coupler_to_slave_named_gpio_0               |SimpleLazyModule_20                                   |    101|
|264   |        fragmenter                                |TLFragmenter_6                                        |    101|
|265   |          Repeater                                |Repeater_5_541                                        |     91|
|266   |      coupler_to_slave_named_spi_0                |SimpleLazyModule_19                                   |    141|
|267   |        fragmenter                                |TLFragmenter_5                                        |    141|
|268   |          Repeater                                |Repeater_5_540                                        |    131|
|269   |      coupler_to_slave_named_uart_0               |SimpleLazyModule_18                                   |    107|
|270   |        fragmenter                                |TLFragmenter_4                                        |    107|
|271   |          Repeater                                |Repeater_5                                            |     97|
|272   |      periphery_bus_xbar                          |TLXbar_2                                              |     49|
|273   |      sync_xing                                   |TLBuffer_17                                           |     74|
|274   |        Queue                                     |Queue_4                                               |     36|
|275   |        Queue_1                                   |Queue_1_539                                           |     38|
|276   |    plic                                          |TLPLIC                                                |    680|
|277   |      LevelGateway                                |LevelGateway                                          |      3|
|278   |      LevelGateway_1                              |LevelGateway_534                                      |      3|
|279   |      LevelGateway_2                              |LevelGateway_535                                      |      3|
|280   |      LevelGateway_3                              |LevelGateway_536                                      |      3|
|281   |      LevelGateway_4                              |LevelGateway_537                                      |      3|
|282   |      LevelGateway_5                              |LevelGateway_538                                      |      3|
|283   |      Queue                                       |Queue_12                                              |    274|
|284   |    sbus                                          |SystemBus                                             |   4437|
|285   |      control_bus                                 |PeripheryBus                                          |   2334|
|286   |        coupler_from_sbus                         |SimpleLazyModule                                      |   1471|
|287   |          atomics                                 |TLAtomicAutomata                                      |    691|
|288   |          buffer                                  |TLBuffer                                              |    780|
|289   |            Queue                                 |Queue                                                 |    722|
|290   |            Queue_1                               |Queue_1_533                                           |     58|
|291   |        coupler_to_slave_named_MaskROM            |SimpleLazyModule_8                                    |    130|
|292   |          fragmenter                              |TLFragmenter_3                                        |     65|
|293   |            Repeater                              |Repeater_3                                            |     47|
|294   |          widget                                  |TLWidthWidget_1                                       |     65|
|295   |        coupler_to_slave_named_clint              |SimpleLazyModule_2                                    |    180|
|296   |          fragmenter                              |TLFragmenter_1                                        |    180|
|297   |            Repeater                              |Repeater_1                                            |    170|
|298   |        coupler_to_slave_named_debug              |SimpleLazyModule_3                                    |    338|
|299   |          fragmenter                              |TLFragmenter_2                                        |    338|
|300   |            Repeater                              |Repeater_2                                            |    328|
|301   |        coupler_to_slave_named_plic               |SimpleLazyModule_1                                    |     85|
|302   |          fragmenter                              |TLFragmenter                                          |     85|
|303   |            Repeater                              |Repeater                                              |     73|
|304   |        periphery_bus_xbar                        |TLXbar_1                                              |    130|
|305   |      coupler_to_slave_named_Error                |SimpleLazyModule_16                                   |     46|
|306   |        buffer                                    |TLBuffer_15                                           |     46|
|307   |          Queue                                   |Queue_2                                               |     16|
|308   |          Queue_1                                 |Queue_1                                               |     30|
|309   |      system_bus_xbar                             |TLXbar                                                |   2057|
|310   |    spi_0                                         |TLSPI                                                 |    327|
|311   |      fifo                                        |SPIFIFO                                               |     59|
|312   |        rxq                                       |Queue_34_531                                          |     24|
|313   |        txq                                       |Queue_34_532                                          |     32|
|314   |      mac                                         |SPIMedia                                              |    197|
|315   |        phy                                       |SPIPhysical                                           |    185|
|316   |    tile                                          |RocketTile                                            |  44887|
|317   |      core                                        |Rocket_479                                            |   9132|
|318   |        csr                                       |CSRFile_528                                           |   4513|
|319   |        div                                       |MulDiv_529                                            |   2255|
|320   |          _T_84                                   |_T_84_funnel                                          |      8|
|321   |          _T_84__0                                |_T_84_funnel__1                                       |      8|
|322   |          _T_84__1                                |_T_84_funnel__2                                       |      8|
|323   |          _T_84__2                                |_T_84_funnel__3                                       |      8|
|324   |        ibuf                                      |IBuf_530                                              |    314|
|325   |      dcache                                      |DCache_480                                            |   5907|
|326   |        data                                      |DCacheDataArray_526                                   |    452|
|327   |        tlb                                       |TLB_527                                               |   3688|
|328   |      dcacheArb                                   |HellaCacheArbiter_481                                 |     33|
|329   |      fpuOpt                                      |FPU_482                                               |  18889|
|330   |        DivSqrtRecFN_small                        |DivSqrtRecFN_small_499                                |   2747|
|331   |          divSqrtRecFNToRaw                       |DivSqrtRecFNToRaw_small_523                           |   2744|
|332   |          roundRawFNToRecFN                       |RoundRawFNToRecFN_524                                 |      3|
|333   |            roundAnyRawFNToRecFN                  |RoundAnyRawFNToRecFN_525                              |      3|
|334   |        DivSqrtRecFN_small_1                      |DivSqrtRecFN_small_1_500                              |   1083|
|335   |          divSqrtRecFNToRaw                       |DivSqrtRecFNToRaw_small_1_520                         |   1074|
|336   |          roundRawFNToRecFN                       |RoundRawFNToRecFN_1_521                               |      9|
|337   |            roundAnyRawFNToRecFN                  |RoundAnyRawFNToRecFN_4_522                            |      9|
|338   |        FPUFMAPipe                                |FPUFMAPipe_1_501                                      |   5103|
|339   |          fma                                     |MulAddRecFNPipe_1_517                                 |   4055|
|340   |            _T_14                                 |\dut_/tile/fpuOpt/FPUFMAPipe/fma/_T_14__2_funnel__10  |      8|
|341   |            _T_14__0                              |\dut_/tile/fpuOpt/FPUFMAPipe/fma/_T_14__2_funnel__9   |      8|
|342   |            _T_14__1                              |\dut_/tile/fpuOpt/FPUFMAPipe/fma/_T_14__2_funnel__8   |      8|
|343   |            _T_14__2                              |\dut_/tile/fpuOpt/FPUFMAPipe/fma/_T_14__2_funnel__7   |      8|
|344   |            _T_14__3                              |\dut_/tile/fpuOpt/FPUFMAPipe/fma/_T_14__6_funnel__7   |      8|
|345   |            _T_14__4                              |\dut_/tile/fpuOpt/FPUFMAPipe/fma/_T_14__2_funnel__6   |      8|
|346   |            _T_14__5                              |\dut_/tile/fpuOpt/FPUFMAPipe/fma/_T_14__6_funnel__6   |      8|
|347   |            _T_14__6                              |\dut_/tile/fpuOpt/FPUFMAPipe/fma/_T_14__6_funnel__5   |      8|
|348   |            _T_14__7                              |\dut_/tile/fpuOpt/FPUFMAPipe/fma/_T_14__6_funnel__4   |      8|
|349   |            roundRawFNToRecFN                     |RoundRawFNToRecFN_1_518                               |     15|
|350   |              roundAnyRawFNToRecFN                |RoundAnyRawFNToRecFN_4_519                            |     15|
|351   |        fpiu                                      |FPToInt_502                                           |   1630|
|352   |          dcmp                                    |CompareRecFN_516                                      |     86|
|353   |        fpmu                                      |FPToFP_503                                            |    934|
|354   |          RecFNToRecFN                            |RecFNToRecFN_514                                      |      4|
|355   |            RoundAnyRawFNToRecFN                  |RoundAnyRawFNToRecFN_3_515                            |      4|
|356   |        ifpu                                      |IntToFP_504                                           |   1759|
|357   |          INToRecFN                               |INToRecFN_510                                         |      3|
|358   |            roundAnyRawFNToRecFN                  |RoundAnyRawFNToRecFN_1_513                            |      3|
|359   |          INToRecFN_1                             |INToRecFN_1_511                                       |    621|
|360   |            roundAnyRawFNToRecFN                  |RoundAnyRawFNToRecFN_2_512                            |    620|
|361   |        sfma                                      |FPUFMAPipe_505                                        |   1934|
|362   |          fma                                     |MulAddRecFNPipe_506                                   |   1350|
|363   |            _T_14                                 |\dut_/tile/fpuOpt/FPUFMAPipe/fma/_T_14__2_funnel__11  |      8|
|364   |            _T_14__0                              |\fma/_T_14_funnel__11                                 |      8|
|365   |            roundRawFNToRecFN                     |RoundRawFNToRecFN_508                                 |      3|
|366   |              roundAnyRawFNToRecFN                |RoundAnyRawFNToRecFN_509                              |      3|
|367   |            mulAddRecFNToRaw_preMul               |MulAddRecFNToRaw_preMul_507                           |    361|
|368   |      frontend                                    |Frontend_483                                          |   9266|
|369   |        BTB                                       |BTB_495                                               |   2783|
|370   |        fq                                        |ShiftQueue_496                                        |   1682|
|371   |        icache                                    |ICache_497                                            |   1457|
|372   |        tlb                                       |TLB_1_498                                             |   3174|
|373   |      intsink                                     |IntSyncCrossingSink_484                               |      2|
|374   |        SynchronizerShiftReg_w1_d3                |SynchronizerShiftReg_w1_d3_494                        |      2|
|375   |      ptw                                         |PTW_485                                               |   1352|
|376   |        arb                                       |RRArbiter_493                                         |      6|
|377   |      sync_xing                                   |TLBuffer_25_486                                       |    253|
|378   |        Queue                                     |Queue_13_488                                          |     69|
|379   |        Queue_1                                   |Queue_14_489                                          |    123|
|380   |        Queue_2                                   |Queue_15_490                                          |     18|
|381   |        Queue_3                                   |Queue_16_491                                          |     29|
|382   |        Queue_4                                   |Queue_17_492                                          |     14|
|383   |      tlMasterXbar                                |TLXbar_6_487                                          |     53|
|384   |    tile_1                                        |RocketTile_14                                         |  44892|
|385   |      core                                        |Rocket_427                                            |   9141|
|386   |        csr                                       |CSRFile_476                                           |   4522|
|387   |        div                                       |MulDiv_477                                            |   2255|
|388   |          _T_84                                   |_T_84_funnel__7                                       |      8|
|389   |          _T_84__0                                |_T_84_funnel__6                                       |      8|
|390   |          _T_84__1                                |_T_84_funnel__5                                       |      8|
|391   |          _T_84__2                                |_T_84_funnel__4                                       |      8|
|392   |        ibuf                                      |IBuf_478                                              |    314|
|393   |      dcache                                      |DCache_428                                            |   5907|
|394   |        data                                      |DCacheDataArray_474                                   |    452|
|395   |        tlb                                       |TLB_475                                               |   3688|
|396   |      dcacheArb                                   |HellaCacheArbiter_429                                 |     33|
|397   |      fpuOpt                                      |FPU_430                                               |  18889|
|398   |        DivSqrtRecFN_small                        |DivSqrtRecFN_small_447                                |   2747|
|399   |          divSqrtRecFNToRaw                       |DivSqrtRecFNToRaw_small_471                           |   2744|
|400   |          roundRawFNToRecFN                       |RoundRawFNToRecFN_472                                 |      3|
|401   |            roundAnyRawFNToRecFN                  |RoundAnyRawFNToRecFN_473                              |      3|
|402   |        DivSqrtRecFN_small_1                      |DivSqrtRecFN_small_1_448                              |   1083|
|403   |          divSqrtRecFNToRaw                       |DivSqrtRecFNToRaw_small_1_468                         |   1074|
|404   |          roundRawFNToRecFN                       |RoundRawFNToRecFN_1_469                               |      9|
|405   |            roundAnyRawFNToRecFN                  |RoundAnyRawFNToRecFN_4_470                            |      9|
|406   |        FPUFMAPipe                                |FPUFMAPipe_1_449                                      |   5103|
|407   |          fma                                     |MulAddRecFNPipe_1_465                                 |   4055|
|408   |            _T_14                                 |\dut_/tile/fpuOpt/FPUFMAPipe/fma/_T_14__2_funnel__16  |      8|
|409   |            _T_14__0                              |\dut_/tile/fpuOpt/FPUFMAPipe/fma/_T_14__2_funnel__15  |      8|
|410   |            _T_14__1                              |\dut_/tile/fpuOpt/FPUFMAPipe/fma/_T_14__2_funnel__14  |      8|
|411   |            _T_14__2                              |\dut_/tile/fpuOpt/FPUFMAPipe/fma/_T_14__2_funnel__13  |      8|
|412   |            _T_14__3                              |\dut_/tile/fpuOpt/FPUFMAPipe/fma/_T_14__6_funnel__11  |      8|
|413   |            _T_14__4                              |\dut_/tile/fpuOpt/FPUFMAPipe/fma/_T_14__2_funnel__12  |      8|
|414   |            _T_14__5                              |\dut_/tile/fpuOpt/FPUFMAPipe/fma/_T_14__6_funnel__10  |      8|
|415   |            _T_14__6                              |\dut_/tile/fpuOpt/FPUFMAPipe/fma/_T_14__6_funnel__9   |      8|
|416   |            _T_14__7                              |\dut_/tile/fpuOpt/FPUFMAPipe/fma/_T_14__6_funnel__8   |      8|
|417   |            roundRawFNToRecFN                     |RoundRawFNToRecFN_1_466                               |     15|
|418   |              roundAnyRawFNToRecFN                |RoundAnyRawFNToRecFN_4_467                            |     15|
|419   |        fpiu                                      |FPToInt_450                                           |   1630|
|420   |          dcmp                                    |CompareRecFN_464                                      |     86|
|421   |        fpmu                                      |FPToFP_451                                            |    934|
|422   |          RecFNToRecFN                            |RecFNToRecFN_462                                      |      4|
|423   |            RoundAnyRawFNToRecFN                  |RoundAnyRawFNToRecFN_3_463                            |      4|
|424   |        ifpu                                      |IntToFP_452                                           |   1759|
|425   |          INToRecFN                               |INToRecFN_458                                         |      3|
|426   |            roundAnyRawFNToRecFN                  |RoundAnyRawFNToRecFN_1_461                            |      3|
|427   |          INToRecFN_1                             |INToRecFN_1_459                                       |    621|
|428   |            roundAnyRawFNToRecFN                  |RoundAnyRawFNToRecFN_2_460                            |    620|
|429   |        sfma                                      |FPUFMAPipe_453                                        |   1934|
|430   |          fma                                     |MulAddRecFNPipe_454                                   |   1350|
|431   |            _T_14                                 |\dut_/tile/fpuOpt/FPUFMAPipe/fma/_T_14__2_funnel__17  |      8|
|432   |            _T_14__0                              |\fma/_T_14_funnel__12                                 |      8|
|433   |            roundRawFNToRecFN                     |RoundRawFNToRecFN_456                                 |      3|
|434   |              roundAnyRawFNToRecFN                |RoundAnyRawFNToRecFN_457                              |      3|
|435   |            mulAddRecFNToRaw_preMul               |MulAddRecFNToRaw_preMul_455                           |    361|
|436   |      frontend                                    |Frontend_431                                          |   9266|
|437   |        BTB                                       |BTB_443                                               |   2783|
|438   |        fq                                        |ShiftQueue_444                                        |   1682|
|439   |        icache                                    |ICache_445                                            |   1457|
|440   |        tlb                                       |TLB_1_446                                             |   3174|
|441   |      intsink                                     |IntSyncCrossingSink_432                               |      2|
|442   |        SynchronizerShiftReg_w1_d3                |SynchronizerShiftReg_w1_d3_442                        |      2|
|443   |      ptw                                         |PTW_433                                               |   1352|
|444   |        arb                                       |RRArbiter_441                                         |      6|
|445   |      sync_xing                                   |TLBuffer_25_434                                       |    249|
|446   |        Queue                                     |Queue_13_436                                          |     66|
|447   |        Queue_1                                   |Queue_14_437                                          |    123|
|448   |        Queue_2                                   |Queue_15_438                                          |     18|
|449   |        Queue_3                                   |Queue_16_439                                          |     30|
|450   |        Queue_4                                   |Queue_17_440                                          |     12|
|451   |      tlMasterXbar                                |TLXbar_6_435                                          |     53|
|452   |    tile_2                                        |RocketTile_15                                         |  44892|
|453   |      core                                        |Rocket_375                                            |   9139|
|454   |        csr                                       |CSRFile_424                                           |   4520|
|455   |        div                                       |MulDiv_425                                            |   2255|
|456   |          _T_84                                   |_T_84_funnel__11                                      |      8|
|457   |          _T_84__0                                |_T_84_funnel__10                                      |      8|
|458   |          _T_84__1                                |_T_84_funnel__9                                       |      8|
|459   |          _T_84__2                                |_T_84_funnel__8                                       |      8|
|460   |        ibuf                                      |IBuf_426                                              |    314|
|461   |      dcache                                      |DCache_376                                            |   5907|
|462   |        data                                      |DCacheDataArray_422                                   |    452|
|463   |        tlb                                       |TLB_423                                               |   3688|
|464   |      dcacheArb                                   |HellaCacheArbiter_377                                 |     33|
|465   |      fpuOpt                                      |FPU_378                                               |  18889|
|466   |        DivSqrtRecFN_small                        |DivSqrtRecFN_small_395                                |   2747|
|467   |          divSqrtRecFNToRaw                       |DivSqrtRecFNToRaw_small_419                           |   2744|
|468   |          roundRawFNToRecFN                       |RoundRawFNToRecFN_420                                 |      3|
|469   |            roundAnyRawFNToRecFN                  |RoundAnyRawFNToRecFN_421                              |      3|
|470   |        DivSqrtRecFN_small_1                      |DivSqrtRecFN_small_1_396                              |   1083|
|471   |          divSqrtRecFNToRaw                       |DivSqrtRecFNToRaw_small_1_416                         |   1074|
|472   |          roundRawFNToRecFN                       |RoundRawFNToRecFN_1_417                               |      9|
|473   |            roundAnyRawFNToRecFN                  |RoundAnyRawFNToRecFN_4_418                            |      9|
|474   |        FPUFMAPipe                                |FPUFMAPipe_1_397                                      |   5103|
|475   |          fma                                     |MulAddRecFNPipe_1_413                                 |   4055|
|476   |            _T_14                                 |\dut_/tile/fpuOpt/FPUFMAPipe/fma/_T_14__2_funnel__22  |      8|
|477   |            _T_14__0                              |\dut_/tile/fpuOpt/FPUFMAPipe/fma/_T_14__2_funnel__21  |      8|
|478   |            _T_14__1                              |\dut_/tile/fpuOpt/FPUFMAPipe/fma/_T_14__2_funnel__20  |      8|
|479   |            _T_14__2                              |\dut_/tile/fpuOpt/FPUFMAPipe/fma/_T_14__2_funnel__19  |      8|
|480   |            _T_14__3                              |\dut_/tile/fpuOpt/FPUFMAPipe/fma/_T_14__6_funnel__15  |      8|
|481   |            _T_14__4                              |\dut_/tile/fpuOpt/FPUFMAPipe/fma/_T_14__2_funnel__18  |      8|
|482   |            _T_14__5                              |\dut_/tile/fpuOpt/FPUFMAPipe/fma/_T_14__6_funnel__14  |      8|
|483   |            _T_14__6                              |\dut_/tile/fpuOpt/FPUFMAPipe/fma/_T_14__6_funnel__13  |      8|
|484   |            _T_14__7                              |\dut_/tile/fpuOpt/FPUFMAPipe/fma/_T_14__6_funnel__12  |      8|
|485   |            roundRawFNToRecFN                     |RoundRawFNToRecFN_1_414                               |     15|
|486   |              roundAnyRawFNToRecFN                |RoundAnyRawFNToRecFN_4_415                            |     15|
|487   |        fpiu                                      |FPToInt_398                                           |   1630|
|488   |          dcmp                                    |CompareRecFN_412                                      |     86|
|489   |        fpmu                                      |FPToFP_399                                            |    934|
|490   |          RecFNToRecFN                            |RecFNToRecFN_410                                      |      4|
|491   |            RoundAnyRawFNToRecFN                  |RoundAnyRawFNToRecFN_3_411                            |      4|
|492   |        ifpu                                      |IntToFP_400                                           |   1759|
|493   |          INToRecFN                               |INToRecFN_406                                         |      3|
|494   |            roundAnyRawFNToRecFN                  |RoundAnyRawFNToRecFN_1_409                            |      3|
|495   |          INToRecFN_1                             |INToRecFN_1_407                                       |    621|
|496   |            roundAnyRawFNToRecFN                  |RoundAnyRawFNToRecFN_2_408                            |    620|
|497   |        sfma                                      |FPUFMAPipe_401                                        |   1934|
|498   |          fma                                     |MulAddRecFNPipe_402                                   |   1350|
|499   |            _T_14                                 |\dut_/tile/fpuOpt/FPUFMAPipe/fma/_T_14__2_funnel__23  |      8|
|500   |            _T_14__0                              |\fma/_T_14_funnel__13                                 |      8|
|501   |            roundRawFNToRecFN                     |RoundRawFNToRecFN_404                                 |      3|
|502   |              roundAnyRawFNToRecFN                |RoundAnyRawFNToRecFN_405                              |      3|
|503   |            mulAddRecFNToRaw_preMul               |MulAddRecFNToRaw_preMul_403                           |    361|
|504   |      frontend                                    |Frontend_379                                          |   9266|
|505   |        BTB                                       |BTB_391                                               |   2783|
|506   |        fq                                        |ShiftQueue_392                                        |   1682|
|507   |        icache                                    |ICache_393                                            |   1457|
|508   |        tlb                                       |TLB_1_394                                             |   3174|
|509   |      intsink                                     |IntSyncCrossingSink_380                               |      2|
|510   |        SynchronizerShiftReg_w1_d3                |SynchronizerShiftReg_w1_d3_390                        |      2|
|511   |      ptw                                         |PTW_381                                               |   1352|
|512   |        arb                                       |RRArbiter_389                                         |      6|
|513   |      sync_xing                                   |TLBuffer_25_382                                       |    251|
|514   |        Queue                                     |Queue_13_384                                          |     67|
|515   |        Queue_1                                   |Queue_14_385                                          |    123|
|516   |        Queue_2                                   |Queue_15_386                                          |     18|
|517   |        Queue_3                                   |Queue_16_387                                          |     30|
|518   |        Queue_4                                   |Queue_17_388                                          |     13|
|519   |      tlMasterXbar                                |TLXbar_6_383                                          |     53|
|520   |    tile_3                                        |RocketTile_16                                         |  44885|
|521   |      core                                        |Rocket                                                |   9142|
|522   |        csr                                       |CSRFile                                               |   4523|
|523   |        div                                       |MulDiv                                                |   2255|
|524   |          _T_84                                   |_T_84_funnel__15                                      |      8|
|525   |          _T_84__0                                |_T_84_funnel__14                                      |      8|
|526   |          _T_84__1                                |_T_84_funnel__13                                      |      8|
|527   |          _T_84__2                                |_T_84_funnel__12                                      |      8|
|528   |        ibuf                                      |IBuf                                                  |    314|
|529   |      dcache                                      |DCache                                                |   5907|
|530   |        data                                      |DCacheDataArray                                       |    452|
|531   |        tlb                                       |TLB                                                   |   3688|
|532   |      dcacheArb                                   |HellaCacheArbiter                                     |     33|
|533   |      fpuOpt                                      |FPU                                                   |  18889|
|534   |        DivSqrtRecFN_small                        |DivSqrtRecFN_small                                    |   2747|
|535   |          divSqrtRecFNToRaw                       |DivSqrtRecFNToRaw_small                               |   2744|
|536   |          roundRawFNToRecFN                       |RoundRawFNToRecFN_373                                 |      3|
|537   |            roundAnyRawFNToRecFN                  |RoundAnyRawFNToRecFN_374                              |      3|
|538   |        DivSqrtRecFN_small_1                      |DivSqrtRecFN_small_1                                  |   1083|
|539   |          divSqrtRecFNToRaw                       |DivSqrtRecFNToRaw_small_1                             |   1074|
|540   |          roundRawFNToRecFN                       |RoundRawFNToRecFN_1_371                               |      9|
|541   |            roundAnyRawFNToRecFN                  |RoundAnyRawFNToRecFN_4_372                            |      9|
|542   |        FPUFMAPipe                                |FPUFMAPipe_1                                          |   5103|
|543   |          fma                                     |MulAddRecFNPipe_1                                     |   4055|
|544   |            _T_14                                 |\dut_/tile/fpuOpt/FPUFMAPipe/fma/_T_14__2_funnel__1   |      8|
|545   |            _T_14__0                              |\dut_/tile/fpuOpt/FPUFMAPipe/fma/_T_14__2_funnel__2   |      8|
|546   |            _T_14__1                              |\dut_/tile/fpuOpt/FPUFMAPipe/fma/_T_14__2_funnel__5   |      8|
|547   |            _T_14__2                              |\dut_/tile/fpuOpt/FPUFMAPipe/fma/_T_14__2_funnel      |      8|
|548   |            _T_14__3                              |\dut_/tile/fpuOpt/FPUFMAPipe/fma/_T_14__6_funnel__1   |      8|
|549   |            _T_14__4                              |\dut_/tile/fpuOpt/FPUFMAPipe/fma/_T_14__2_funnel__3   |      8|
|550   |            _T_14__5                              |\dut_/tile/fpuOpt/FPUFMAPipe/fma/_T_14__6_funnel__3   |      8|
|551   |            _T_14__6                              |\dut_/tile/fpuOpt/FPUFMAPipe/fma/_T_14__6_funnel      |      8|
|552   |            _T_14__7                              |\dut_/tile/fpuOpt/FPUFMAPipe/fma/_T_14__6_funnel__2   |      8|
|553   |            roundRawFNToRecFN                     |RoundRawFNToRecFN_1                                   |     15|
|554   |              roundAnyRawFNToRecFN                |RoundAnyRawFNToRecFN_4                                |     15|
|555   |        fpiu                                      |FPToInt                                               |   1630|
|556   |          dcmp                                    |CompareRecFN                                          |     86|
|557   |        fpmu                                      |FPToFP                                                |    934|
|558   |          RecFNToRecFN                            |RecFNToRecFN                                          |      4|
|559   |            RoundAnyRawFNToRecFN                  |RoundAnyRawFNToRecFN_3                                |      4|
|560   |        ifpu                                      |IntToFP                                               |   1759|
|561   |          INToRecFN                               |INToRecFN                                             |      3|
|562   |            roundAnyRawFNToRecFN                  |RoundAnyRawFNToRecFN_1                                |      3|
|563   |          INToRecFN_1                             |INToRecFN_1                                           |    621|
|564   |            roundAnyRawFNToRecFN                  |RoundAnyRawFNToRecFN_2                                |    620|
|565   |        sfma                                      |FPUFMAPipe                                            |   1934|
|566   |          fma                                     |MulAddRecFNPipe                                       |   1350|
|567   |            _T_14                                 |\dut_/tile/fpuOpt/FPUFMAPipe/fma/_T_14__2_funnel__4   |      8|
|568   |            _T_14__0                              |\fma/_T_14_funnel__1                                  |      8|
|569   |            roundRawFNToRecFN                     |RoundRawFNToRecFN                                     |      3|
|570   |              roundAnyRawFNToRecFN                |RoundAnyRawFNToRecFN                                  |      3|
|571   |            mulAddRecFNToRaw_preMul               |MulAddRecFNToRaw_preMul                               |    361|
|572   |      frontend                                    |Frontend                                              |   9266|
|573   |        BTB                                       |BTB                                                   |   2783|
|574   |        fq                                        |ShiftQueue                                            |   1682|
|575   |        icache                                    |ICache                                                |   1457|
|576   |        tlb                                       |TLB_1                                                 |   3174|
|577   |      intsink                                     |IntSyncCrossingSink                                   |      2|
|578   |        SynchronizerShiftReg_w1_d3                |SynchronizerShiftReg_w1_d3                            |      2|
|579   |      ptw                                         |PTW                                                   |   1352|
|580   |        arb                                       |RRArbiter                                             |      6|
|581   |      sync_xing                                   |TLBuffer_25                                           |    241|
|582   |        Queue                                     |Queue_13                                              |     55|
|583   |        Queue_1                                   |Queue_14                                              |    123|
|584   |        Queue_2                                   |Queue_15                                              |     18|
|585   |        Queue_3                                   |Queue_16                                              |     28|
|586   |        Queue_4                                   |Queue_17                                              |     17|
|587   |      tlMasterXbar                                |TLXbar_6                                              |     53|
|588   |    uart_0                                        |TLUART                                                |    221|
|589   |      rxm                                         |UARTRx                                                |     78|
|590   |      rxq                                         |Queue_34                                              |     22|
|591   |      txm                                         |UARTTx                                                |     70|
|592   |      txq                                         |Queue_34_370                                          |     22|
|593   |    xilinxvcu118mig_1                             |XilinxVCU118MIG                                       |   6748|
|594   |      axi4_async_xing_source                      |AXI4AsyncCrossingSource                               |   2198|
|595   |        AsyncQueueSink                            |AsyncQueueSink_6                                      |    192|
|596   |          deq_bits_reg                            |SynchronizerShiftReg_w71_d1                           |    161|
|597   |          ridx_bin                                |AsyncResetRegVec_w4_i0_343                            |     13|
|598   |            reg_0                                 |AsyncResetReg_366                                     |     10|
|599   |            reg_1                                 |AsyncResetReg_367                                     |      1|
|600   |            reg_2                                 |AsyncResetReg_368                                     |      1|
|601   |            reg_3                                 |AsyncResetReg_369                                     |      1|
|602   |          ridx_gray                               |AsyncResetRegVec_w4_i0_344                            |      3|
|603   |            reg_0                                 |AsyncResetReg_363                                     |      1|
|604   |            reg_1                                 |AsyncResetReg_364                                     |      1|
|605   |            reg_2                                 |AsyncResetReg_365                                     |      1|
|606   |          valid_reg                               |AsyncResetRegVec_w1_i0_345                            |      3|
|607   |            reg_0                                 |AsyncResetReg_362                                     |      3|
|608   |          widx_gray                               |AsyncResetSynchronizerShiftReg_w4_d3_i0_346           |     12|
|609   |            sync_0                                |AsyncResetRegVec_w4_i0_347                            |      4|
|610   |              reg_0                               |AsyncResetReg_358                                     |      1|
|611   |              reg_1                               |AsyncResetReg_359                                     |      1|
|612   |              reg_2                               |AsyncResetReg_360                                     |      1|
|613   |              reg_3                               |AsyncResetReg_361                                     |      1|
|614   |            sync_1                                |AsyncResetRegVec_w4_i0_348                            |      4|
|615   |              reg_0                               |AsyncResetReg_354                                     |      1|
|616   |              reg_1                               |AsyncResetReg_355                                     |      1|
|617   |              reg_2                               |AsyncResetReg_356                                     |      1|
|618   |              reg_3                               |AsyncResetReg_357                                     |      1|
|619   |            sync_2                                |AsyncResetRegVec_w4_i0_349                            |      4|
|620   |              reg_0                               |AsyncResetReg_350                                     |      1|
|621   |              reg_1                               |AsyncResetReg_351                                     |      1|
|622   |              reg_2                               |AsyncResetReg_352                                     |      1|
|623   |              reg_3                               |AsyncResetReg_353                                     |      1|
|624   |        AsyncQueueSink_1                          |AsyncQueueSink_7                                      |    100|
|625   |          AsyncValidSync_1                        |AsyncValidSync_1_304                                  |      1|
|626   |            sink_extend                           |AsyncResetSynchronizerShiftReg_w1_d1_i0_340           |      1|
|627   |              sync_0                              |AsyncResetRegVec_w1_i0_341                            |      1|
|628   |                reg_0                             |AsyncResetReg_342                                     |      1|
|629   |          AsyncValidSync_2                        |AsyncValidSync_2_305                                  |     19|
|630   |            sink_valid                            |AsyncResetSynchronizerShiftReg_w1_d3_i0_333           |     19|
|631   |              sync_0                              |AsyncResetRegVec_w1_i0_334                            |     17|
|632   |                reg_0                             |AsyncResetReg_339                                     |     17|
|633   |              sync_1                              |AsyncResetRegVec_w1_i0_335                            |      1|
|634   |                reg_0                             |AsyncResetReg_338                                     |      1|
|635   |              sync_2                              |AsyncResetRegVec_w1_i0_336                            |      1|
|636   |                reg_0                             |AsyncResetReg_337                                     |      1|
|637   |          deq_bits_reg                            |SynchronizerShiftReg_w6_d1                            |     42|
|638   |          ridx_bin                                |AsyncResetRegVec_w4_i0_306                            |     20|
|639   |            reg_0                                 |AsyncResetReg_329                                     |      2|
|640   |            reg_1                                 |AsyncResetReg_330                                     |     13|
|641   |            reg_2                                 |AsyncResetReg_331                                     |      3|
|642   |            reg_3                                 |AsyncResetReg_332                                     |      2|
|643   |          ridx_gray                               |AsyncResetRegVec_w4_i0_307                            |      3|
|644   |            reg_0                                 |AsyncResetReg_326                                     |      1|
|645   |            reg_1                                 |AsyncResetReg_327                                     |      1|
|646   |            reg_2                                 |AsyncResetReg_328                                     |      1|
|647   |          valid_reg                               |AsyncResetRegVec_w1_i0_308                            |      3|
|648   |            reg_0                                 |AsyncResetReg_325                                     |      3|
|649   |          widx_gray                               |AsyncResetSynchronizerShiftReg_w4_d3_i0_309           |     12|
|650   |            sync_0                                |AsyncResetRegVec_w4_i0_310                            |      4|
|651   |              reg_0                               |AsyncResetReg_321                                     |      1|
|652   |              reg_1                               |AsyncResetReg_322                                     |      1|
|653   |              reg_2                               |AsyncResetReg_323                                     |      1|
|654   |              reg_3                               |AsyncResetReg_324                                     |      1|
|655   |            sync_1                                |AsyncResetRegVec_w4_i0_311                            |      4|
|656   |              reg_0                               |AsyncResetReg_317                                     |      1|
|657   |              reg_1                               |AsyncResetReg_318                                     |      1|
|658   |              reg_2                               |AsyncResetReg_319                                     |      1|
|659   |              reg_3                               |AsyncResetReg_320                                     |      1|
|660   |            sync_2                                |AsyncResetRegVec_w4_i0_312                            |      4|
|661   |              reg_0                               |AsyncResetReg_313                                     |      1|
|662   |              reg_1                               |AsyncResetReg_314                                     |      1|
|663   |              reg_2                               |AsyncResetReg_315                                     |      1|
|664   |              reg_3                               |AsyncResetReg_316                                     |      1|
|665   |        AsyncQueueSource                          |AsyncQueueSource_5                                    |    530|
|666   |          ready_reg                               |AsyncResetRegVec_w1_i0_277                            |      1|
|667   |            reg_0                                 |AsyncResetReg_303                                     |      1|
|668   |          ridx_gray                               |AsyncResetSynchronizerShiftReg_w4_d3_i0_278           |     12|
|669   |            sync_0                                |AsyncResetRegVec_w4_i0_288                            |      4|
|670   |              reg_0                               |AsyncResetReg_299                                     |      1|
|671   |              reg_1                               |AsyncResetReg_300                                     |      1|
|672   |              reg_2                               |AsyncResetReg_301                                     |      1|
|673   |              reg_3                               |AsyncResetReg_302                                     |      1|
|674   |            sync_1                                |AsyncResetRegVec_w4_i0_289                            |      4|
|675   |              reg_0                               |AsyncResetReg_295                                     |      1|
|676   |              reg_1                               |AsyncResetReg_296                                     |      1|
|677   |              reg_2                               |AsyncResetReg_297                                     |      1|
|678   |              reg_3                               |AsyncResetReg_298                                     |      1|
|679   |            sync_2                                |AsyncResetRegVec_w4_i0_290                            |      4|
|680   |              reg_0                               |AsyncResetReg_291                                     |      1|
|681   |              reg_1                               |AsyncResetReg_292                                     |      1|
|682   |              reg_2                               |AsyncResetReg_293                                     |      1|
|683   |              reg_3                               |AsyncResetReg_294                                     |      1|
|684   |          widx_bin                                |AsyncResetRegVec_w4_i0_279                            |     11|
|685   |            reg_0                                 |AsyncResetReg_284                                     |      5|
|686   |            reg_1                                 |AsyncResetReg_285                                     |      2|
|687   |            reg_2                                 |AsyncResetReg_286                                     |      2|
|688   |            reg_3                                 |AsyncResetReg_287                                     |      2|
|689   |          widx_gray                               |AsyncResetRegVec_w4_i0_280                            |     11|
|690   |            reg_0                                 |AsyncResetReg_281                                     |      1|
|691   |            reg_1                                 |AsyncResetReg_282                                     |      5|
|692   |            reg_2                                 |AsyncResetReg_283                                     |      5|
|693   |        AsyncQueueSource_1                        |AsyncQueueSource_5_212                                |    537|
|694   |          AsyncValidSync                          |AsyncValidSync_240                                    |      7|
|695   |            source_valid                          |AsyncResetSynchronizerShiftReg_w1_d4_i0_268           |      7|
|696   |              sync_0                              |AsyncResetRegVec_w1_i0_269                            |      1|
|697   |                reg_0                             |AsyncResetReg_276                                     |      1|
|698   |              sync_1                              |AsyncResetRegVec_w1_i0_270                            |      3|
|699   |                reg_0                             |AsyncResetReg_275                                     |      3|
|700   |              sync_2                              |AsyncResetRegVec_w1_i0_271                            |      2|
|701   |                reg_0                             |AsyncResetReg_274                                     |      2|
|702   |              sync_3                              |AsyncResetRegVec_w1_i0_272                            |      1|
|703   |                reg_0                             |AsyncResetReg_273                                     |      1|
|704   |          ready_reg                               |AsyncResetRegVec_w1_i0_241                            |      1|
|705   |            reg_0                                 |AsyncResetReg_267                                     |      1|
|706   |          ridx_gray                               |AsyncResetSynchronizerShiftReg_w4_d3_i0_242           |     12|
|707   |            sync_0                                |AsyncResetRegVec_w4_i0_252                            |      4|
|708   |              reg_0                               |AsyncResetReg_263                                     |      1|
|709   |              reg_1                               |AsyncResetReg_264                                     |      1|
|710   |              reg_2                               |AsyncResetReg_265                                     |      1|
|711   |              reg_3                               |AsyncResetReg_266                                     |      1|
|712   |            sync_1                                |AsyncResetRegVec_w4_i0_253                            |      4|
|713   |              reg_0                               |AsyncResetReg_259                                     |      1|
|714   |              reg_1                               |AsyncResetReg_260                                     |      1|
|715   |              reg_2                               |AsyncResetReg_261                                     |      1|
|716   |              reg_3                               |AsyncResetReg_262                                     |      1|
|717   |            sync_2                                |AsyncResetRegVec_w4_i0_254                            |      4|
|718   |              reg_0                               |AsyncResetReg_255                                     |      1|
|719   |              reg_1                               |AsyncResetReg_256                                     |      1|
|720   |              reg_2                               |AsyncResetReg_257                                     |      1|
|721   |              reg_3                               |AsyncResetReg_258                                     |      1|
|722   |          widx_bin                                |AsyncResetRegVec_w4_i0_243                            |     11|
|723   |            reg_0                                 |AsyncResetReg_248                                     |      5|
|724   |            reg_1                                 |AsyncResetReg_249                                     |      2|
|725   |            reg_2                                 |AsyncResetReg_250                                     |      2|
|726   |            reg_3                                 |AsyncResetReg_251                                     |      2|
|727   |          widx_gray                               |AsyncResetRegVec_w4_i0_244                            |     11|
|728   |            reg_0                                 |AsyncResetReg_245                                     |      1|
|729   |            reg_1                                 |AsyncResetReg_246                                     |      5|
|730   |            reg_2                                 |AsyncResetReg_247                                     |      5|
|731   |        AsyncQueueSource_2                        |AsyncQueueSource_7                                    |    839|
|732   |          ready_reg                               |AsyncResetRegVec_w1_i0_213                            |      1|
|733   |            reg_0                                 |AsyncResetReg_239                                     |      1|
|734   |          ridx_gray                               |AsyncResetSynchronizerShiftReg_w4_d3_i0_214           |     12|
|735   |            sync_0                                |AsyncResetRegVec_w4_i0_224                            |      4|
|736   |              reg_0                               |AsyncResetReg_235                                     |      1|
|737   |              reg_1                               |AsyncResetReg_236                                     |      1|
|738   |              reg_2                               |AsyncResetReg_237                                     |      1|
|739   |              reg_3                               |AsyncResetReg_238                                     |      1|
|740   |            sync_1                                |AsyncResetRegVec_w4_i0_225                            |      4|
|741   |              reg_0                               |AsyncResetReg_231                                     |      1|
|742   |              reg_1                               |AsyncResetReg_232                                     |      1|
|743   |              reg_2                               |AsyncResetReg_233                                     |      1|
|744   |              reg_3                               |AsyncResetReg_234                                     |      1|
|745   |            sync_2                                |AsyncResetRegVec_w4_i0_226                            |      4|
|746   |              reg_0                               |AsyncResetReg_227                                     |      1|
|747   |              reg_1                               |AsyncResetReg_228                                     |      1|
|748   |              reg_2                               |AsyncResetReg_229                                     |      1|
|749   |              reg_3                               |AsyncResetReg_230                                     |      1|
|750   |          widx_bin                                |AsyncResetRegVec_w4_i0_215                            |     12|
|751   |            reg_0                                 |AsyncResetReg_220                                     |      4|
|752   |            reg_1                                 |AsyncResetReg_221                                     |      4|
|753   |            reg_2                                 |AsyncResetReg_222                                     |      2|
|754   |            reg_3                                 |AsyncResetReg_223                                     |      2|
|755   |          widx_gray                               |AsyncResetRegVec_w4_i0_216                            |     11|
|756   |            reg_0                                 |AsyncResetReg_217                                     |      1|
|757   |            reg_1                                 |AsyncResetReg_218                                     |      5|
|758   |            reg_2                                 |AsyncResetReg_219                                     |      5|
|759   |      buffer                                      |TLBuffer_33                                           |    167|
|760   |        Queue                                     |Queue_38                                              |    123|
|761   |        Queue_1                                   |Queue_39                                              |     44|
|762   |      deint                                       |AXI4Deinterleaver                                     |   1221|
|763   |        Queue                                     |Queue_42                                              |     27|
|764   |        Queue_1                                   |Queue_42_197                                          |     27|
|765   |        Queue_10                                  |Queue_42_198                                          |     27|
|766   |        Queue_11                                  |Queue_42_199                                          |    330|
|767   |        Queue_12                                  |Queue_42_200                                          |     27|
|768   |        Queue_13                                  |Queue_42_201                                          |     27|
|769   |        Queue_14                                  |Queue_42_202                                          |     27|
|770   |        Queue_15                                  |Queue_42_203                                          |    112|
|771   |        Queue_2                                   |Queue_42_204                                          |     27|
|772   |        Queue_3                                   |Queue_42_205                                          |    275|
|773   |        Queue_4                                   |Queue_42_206                                          |     27|
|774   |        Queue_5                                   |Queue_42_207                                          |     27|
|775   |        Queue_6                                   |Queue_42_208                                          |     27|
|776   |        Queue_7                                   |Queue_42_209                                          |    111|
|777   |        Queue_8                                   |Queue_42_210                                          |     27|
|778   |        Queue_9                                   |Queue_42_211                                          |     27|
|779   |      island                                      |XilinxVCU118MIGIsland                                 |   2272|
|780   |        axi4_async_xing_sink                      |AXI4AsyncCrossingSink                                 |   1197|
|781   |          AsyncQueueSink                          |AsyncQueueSink_3                                      |     81|
|782   |            deq_bits_reg                          |SynchronizerShiftReg_w61_d1_169                       |     47|
|783   |            ridx_bin                              |AsyncResetRegVec_w4_i0_170                            |     16|
|784   |              reg_0                               |AsyncResetReg_193                                     |      7|
|785   |              reg_1                               |AsyncResetReg_194                                     |      5|
|786   |              reg_2                               |AsyncResetReg_195                                     |      2|
|787   |              reg_3                               |AsyncResetReg_196                                     |      2|
|788   |            ridx_gray                             |AsyncResetRegVec_w4_i0_171                            |      3|
|789   |              reg_0                               |AsyncResetReg_190                                     |      1|
|790   |              reg_1                               |AsyncResetReg_191                                     |      1|
|791   |              reg_2                               |AsyncResetReg_192                                     |      1|
|792   |            valid_reg                             |AsyncResetRegVec_w1_i0_172                            |      3|
|793   |              reg_0                               |AsyncResetReg_189                                     |      3|
|794   |            widx_gray                             |AsyncResetSynchronizerShiftReg_w4_d3_i0_173           |     12|
|795   |              sync_0                              |AsyncResetRegVec_w4_i0_174                            |      4|
|796   |                reg_0                             |AsyncResetReg_185                                     |      1|
|797   |                reg_1                             |AsyncResetReg_186                                     |      1|
|798   |                reg_2                             |AsyncResetReg_187                                     |      1|
|799   |                reg_3                             |AsyncResetReg_188                                     |      1|
|800   |              sync_1                              |AsyncResetRegVec_w4_i0_175                            |      4|
|801   |                reg_0                             |AsyncResetReg_181                                     |      1|
|802   |                reg_1                             |AsyncResetReg_182                                     |      1|
|803   |                reg_2                             |AsyncResetReg_183                                     |      1|
|804   |                reg_3                             |AsyncResetReg_184                                     |      1|
|805   |              sync_2                              |AsyncResetRegVec_w4_i0_176                            |      4|
|806   |                reg_0                             |AsyncResetReg_177                                     |      1|
|807   |                reg_1                             |AsyncResetReg_178                                     |      1|
|808   |                reg_2                             |AsyncResetReg_179                                     |      1|
|809   |                reg_3                             |AsyncResetReg_180                                     |      1|
|810   |          AsyncQueueSink_1                        |AsyncQueueSink_3_48                                   |     87|
|811   |            AsyncValidSync_1                      |AsyncValidSync_1                                      |      1|
|812   |              sink_extend                         |AsyncResetSynchronizerShiftReg_w1_d1_i0               |      1|
|813   |                sync_0                            |AsyncResetRegVec_w1_i0_167                            |      1|
|814   |                  reg_0                           |AsyncResetReg_168                                     |      1|
|815   |            AsyncValidSync_2                      |AsyncValidSync_2                                      |      6|
|816   |              sink_valid                          |AsyncResetSynchronizerShiftReg_w1_d3_i0               |      6|
|817   |                sync_0                            |AsyncResetRegVec_w1_i0_161                            |      4|
|818   |                  reg_0                           |AsyncResetReg_166                                     |      4|
|819   |                sync_1                            |AsyncResetRegVec_w1_i0_162                            |      1|
|820   |                  reg_0                           |AsyncResetReg_165                                     |      1|
|821   |                sync_2                            |AsyncResetRegVec_w1_i0_163                            |      1|
|822   |                  reg_0                           |AsyncResetReg_164                                     |      1|
|823   |            deq_bits_reg                          |SynchronizerShiftReg_w61_d1                           |     47|
|824   |            ridx_bin                              |AsyncResetRegVec_w4_i0_134                            |     16|
|825   |              reg_0                               |AsyncResetReg_157                                     |      7|
|826   |              reg_1                               |AsyncResetReg_158                                     |      5|
|827   |              reg_2                               |AsyncResetReg_159                                     |      2|
|828   |              reg_3                               |AsyncResetReg_160                                     |      2|
|829   |            ridx_gray                             |AsyncResetRegVec_w4_i0_135                            |      3|
|830   |              reg_0                               |AsyncResetReg_154                                     |      1|
|831   |              reg_1                               |AsyncResetReg_155                                     |      1|
|832   |              reg_2                               |AsyncResetReg_156                                     |      1|
|833   |            valid_reg                             |AsyncResetRegVec_w1_i0_136                            |      2|
|834   |              reg_0                               |AsyncResetReg_153                                     |      2|
|835   |            widx_gray                             |AsyncResetSynchronizerShiftReg_w4_d3_i0_137           |     12|
|836   |              sync_0                              |AsyncResetRegVec_w4_i0_138                            |      4|
|837   |                reg_0                             |AsyncResetReg_149                                     |      1|
|838   |                reg_1                             |AsyncResetReg_150                                     |      1|
|839   |                reg_2                             |AsyncResetReg_151                                     |      1|
|840   |                reg_3                             |AsyncResetReg_152                                     |      1|
|841   |              sync_1                              |AsyncResetRegVec_w4_i0_139                            |      4|
|842   |                reg_0                             |AsyncResetReg_145                                     |      1|
|843   |                reg_1                             |AsyncResetReg_146                                     |      1|
|844   |                reg_2                             |AsyncResetReg_147                                     |      1|
|845   |                reg_3                             |AsyncResetReg_148                                     |      1|
|846   |              sync_2                              |AsyncResetRegVec_w4_i0_140                            |      4|
|847   |                reg_0                             |AsyncResetReg_141                                     |      1|
|848   |                reg_1                             |AsyncResetReg_142                                     |      1|
|849   |                reg_2                             |AsyncResetReg_143                                     |      1|
|850   |                reg_3                             |AsyncResetReg_144                                     |      1|
|851   |          AsyncQueueSink_2                        |AsyncQueueSink_5                                      |    105|
|852   |            deq_bits_reg                          |SynchronizerShiftReg_w73_d1                           |     73|
|853   |            ridx_bin                              |AsyncResetRegVec_w4_i0_107                            |     14|
|854   |              reg_0                               |AsyncResetReg_130                                     |      5|
|855   |              reg_1                               |AsyncResetReg_131                                     |      4|
|856   |              reg_2                               |AsyncResetReg_132                                     |      3|
|857   |              reg_3                               |AsyncResetReg_133                                     |      2|
|858   |            ridx_gray                             |AsyncResetRegVec_w4_i0_108                            |      3|
|859   |              reg_0                               |AsyncResetReg_127                                     |      1|
|860   |              reg_1                               |AsyncResetReg_128                                     |      1|
|861   |              reg_2                               |AsyncResetReg_129                                     |      1|
|862   |            valid_reg                             |AsyncResetRegVec_w1_i0_109                            |      3|
|863   |              reg_0                               |AsyncResetReg_126                                     |      3|
|864   |            widx_gray                             |AsyncResetSynchronizerShiftReg_w4_d3_i0_110           |     12|
|865   |              sync_0                              |AsyncResetRegVec_w4_i0_111                            |      4|
|866   |                reg_0                             |AsyncResetReg_122                                     |      1|
|867   |                reg_1                             |AsyncResetReg_123                                     |      1|
|868   |                reg_2                             |AsyncResetReg_124                                     |      1|
|869   |                reg_3                             |AsyncResetReg_125                                     |      1|
|870   |              sync_1                              |AsyncResetRegVec_w4_i0_112                            |      4|
|871   |                reg_0                             |AsyncResetReg_118                                     |      1|
|872   |                reg_1                             |AsyncResetReg_119                                     |      1|
|873   |                reg_2                             |AsyncResetReg_120                                     |      1|
|874   |                reg_3                             |AsyncResetReg_121                                     |      1|
|875   |              sync_2                              |AsyncResetRegVec_w4_i0_113                            |      4|
|876   |                reg_0                             |AsyncResetReg_114                                     |      1|
|877   |                reg_1                             |AsyncResetReg_115                                     |      1|
|878   |                reg_2                             |AsyncResetReg_116                                     |      1|
|879   |                reg_3                             |AsyncResetReg_117                                     |      1|
|880   |          AsyncQueueSource                        |AsyncQueueSource_3                                    |    819|
|881   |            ready_reg                             |AsyncResetRegVec_w1_i0_80                             |      3|
|882   |              reg_0                               |AsyncResetReg_106                                     |      3|
|883   |            ridx_gray                             |AsyncResetSynchronizerShiftReg_w4_d3_i0_81            |     12|
|884   |              sync_0                              |AsyncResetRegVec_w4_i0_91                             |      4|
|885   |                reg_0                             |AsyncResetReg_102                                     |      1|
|886   |                reg_1                             |AsyncResetReg_103                                     |      1|
|887   |                reg_2                             |AsyncResetReg_104                                     |      1|
|888   |                reg_3                             |AsyncResetReg_105                                     |      1|
|889   |              sync_1                              |AsyncResetRegVec_w4_i0_92                             |      4|
|890   |                reg_0                             |AsyncResetReg_98                                      |      1|
|891   |                reg_1                             |AsyncResetReg_99                                      |      1|
|892   |                reg_2                             |AsyncResetReg_100                                     |      1|
|893   |                reg_3                             |AsyncResetReg_101                                     |      1|
|894   |              sync_2                              |AsyncResetRegVec_w4_i0_93                             |      4|
|895   |                reg_0                             |AsyncResetReg_94                                      |      1|
|896   |                reg_1                             |AsyncResetReg_95                                      |      1|
|897   |                reg_2                             |AsyncResetReg_96                                      |      1|
|898   |                reg_3                             |AsyncResetReg_97                                      |      1|
|899   |            widx_bin                              |AsyncResetRegVec_w4_i0_82                             |     12|
|900   |              reg_0                               |AsyncResetReg_87                                      |      4|
|901   |              reg_1                               |AsyncResetReg_88                                      |      4|
|902   |              reg_2                               |AsyncResetReg_89                                      |      2|
|903   |              reg_3                               |AsyncResetReg_90                                      |      2|
|904   |            widx_gray                             |AsyncResetRegVec_w4_i0_83                             |     11|
|905   |              reg_0                               |AsyncResetReg_84                                      |      1|
|906   |              reg_1                               |AsyncResetReg_85                                      |      5|
|907   |              reg_2                               |AsyncResetReg_86                                      |      5|
|908   |          AsyncQueueSource_1                      |AsyncQueueSource_4                                    |    105|
|909   |            AsyncValidSync                        |AsyncValidSync                                        |      7|
|910   |              source_valid                        |AsyncResetSynchronizerShiftReg_w1_d4_i0               |      7|
|911   |                sync_0                            |AsyncResetRegVec_w1_i0_72                             |      1|
|912   |                  reg_0                           |AsyncResetReg_79                                      |      1|
|913   |                sync_1                            |AsyncResetRegVec_w1_i0_73                             |      3|
|914   |                  reg_0                           |AsyncResetReg_78                                      |      3|
|915   |                sync_2                            |AsyncResetRegVec_w1_i0_74                             |      2|
|916   |                  reg_0                           |AsyncResetReg_77                                      |      2|
|917   |                sync_3                            |AsyncResetRegVec_w1_i0_75                             |      1|
|918   |                  reg_0                           |AsyncResetReg_76                                      |      1|
|919   |            ready_reg                             |AsyncResetRegVec_w1_i0                                |      3|
|920   |              reg_0                               |AsyncResetReg_71                                      |      3|
|921   |            ridx_gray                             |AsyncResetSynchronizerShiftReg_w4_d3_i0               |     12|
|922   |              sync_0                              |AsyncResetRegVec_w4_i0_56                             |      4|
|923   |                reg_0                             |AsyncResetReg_67                                      |      1|
|924   |                reg_1                             |AsyncResetReg_68                                      |      1|
|925   |                reg_2                             |AsyncResetReg_69                                      |      1|
|926   |                reg_3                             |AsyncResetReg_70                                      |      1|
|927   |              sync_1                              |AsyncResetRegVec_w4_i0_57                             |      4|
|928   |                reg_0                             |AsyncResetReg_63                                      |      1|
|929   |                reg_1                             |AsyncResetReg_64                                      |      1|
|930   |                reg_2                             |AsyncResetReg_65                                      |      1|
|931   |                reg_3                             |AsyncResetReg_66                                      |      1|
|932   |              sync_2                              |AsyncResetRegVec_w4_i0_58                             |      4|
|933   |                reg_0                             |AsyncResetReg_59                                      |      1|
|934   |                reg_1                             |AsyncResetReg_60                                      |      1|
|935   |                reg_2                             |AsyncResetReg_61                                      |      1|
|936   |                reg_3                             |AsyncResetReg_62                                      |      1|
|937   |            widx_bin                              |AsyncResetRegVec_w4_i0                                |     12|
|938   |              reg_0                               |AsyncResetReg_52                                      |      4|
|939   |              reg_1                               |AsyncResetReg_53                                      |      4|
|940   |              reg_2                               |AsyncResetReg_54                                      |      2|
|941   |              reg_3                               |AsyncResetReg_55                                      |      2|
|942   |            widx_gray                             |AsyncResetRegVec_w4_i0_49                             |     11|
|943   |              reg_0                               |AsyncResetReg                                         |      1|
|944   |              reg_1                               |AsyncResetReg_50                                      |      5|
|945   |              reg_2                               |AsyncResetReg_51                                      |      5|
|946   |      toaxi4                                      |TLToAXI4                                              |    338|
|947   |        Queue                                     |Queue_40                                              |    152|
|948   |        Queue_1                                   |Queue_41                                              |    130|
|949   |      yank                                        |AXI4UserYanker                                        |    552|
|950   |        Queue                                     |Queue_58                                              |     12|
|951   |        Queue_1                                   |Queue_58_17                                           |     12|
|952   |        Queue_10                                  |Queue_58_18                                           |     12|
|953   |        Queue_11                                  |Queue_58_19                                           |     36|
|954   |        Queue_12                                  |Queue_58_20                                           |     12|
|955   |        Queue_13                                  |Queue_58_21                                           |     12|
|956   |        Queue_14                                  |Queue_58_22                                           |     12|
|957   |        Queue_15                                  |Queue_58_23                                           |     24|
|958   |        Queue_16                                  |Queue_58_24                                           |     12|
|959   |        Queue_17                                  |Queue_58_25                                           |     12|
|960   |        Queue_18                                  |Queue_58_26                                           |     12|
|961   |        Queue_19                                  |Queue_58_27                                           |     48|
|962   |        Queue_2                                   |Queue_58_28                                           |     12|
|963   |        Queue_20                                  |Queue_58_29                                           |     12|
|964   |        Queue_21                                  |Queue_58_30                                           |     12|
|965   |        Queue_22                                  |Queue_58_31                                           |     12|
|966   |        Queue_23                                  |Queue_58_32                                           |     24|
|967   |        Queue_24                                  |Queue_58_33                                           |     12|
|968   |        Queue_25                                  |Queue_58_34                                           |     12|
|969   |        Queue_26                                  |Queue_58_35                                           |     12|
|970   |        Queue_27                                  |Queue_58_36                                           |     36|
|971   |        Queue_28                                  |Queue_58_37                                           |     12|
|972   |        Queue_29                                  |Queue_58_38                                           |     12|
|973   |        Queue_3                                   |Queue_58_39                                           |     48|
|974   |        Queue_30                                  |Queue_58_40                                           |     12|
|975   |        Queue_31                                  |Queue_58_41                                           |     24|
|976   |        Queue_4                                   |Queue_58_42                                           |     12|
|977   |        Queue_5                                   |Queue_58_43                                           |     12|
|978   |        Queue_6                                   |Queue_58_44                                           |     12|
|979   |        Queue_7                                   |Queue_58_45                                           |     24|
|980   |        Queue_8                                   |Queue_58_46                                           |     12|
|981   |        Queue_9                                   |Queue_58_47                                           |     12|
|982   |  safe_reset                                      |vcu118reset                                           |     59|
|983   |    hold_clock0                                   |sifive_reset_hold                                     |     26|
|984   |      capture                                     |sifive_reset_sync_2                                   |      4|
|985   |    sync_clock2                                   |sifive_reset_sync                                     |      4|
|986   |    sync_clock3                                   |sifive_reset_sync_0                                   |      4|
|987   |    sync_clock4                                   |sifive_reset_sync_1                                   |     25|
|988   |  sdio_spi_bridge                                 |sdio_spi_bridge                                       |      5|
|989   |  uart_rxd_sync                                   |SyncResetSynchronizerShiftReg_w1_d2_i1                |      2|
+------+--------------------------------------------------+------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:00 ; elapsed = 00:05:13 . Memory (MB): peak = 4264.719 ; gain = 3327.352 ; free physical = 461 ; free virtual = 48506
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 723 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:28 ; elapsed = 00:04:47 . Memory (MB): peak = 4264.719 ; gain = 2106.348 ; free physical = 8450 ; free virtual = 56494
Synthesis Optimization Complete : Time (s): cpu = 00:05:01 ; elapsed = 00:05:15 . Memory (MB): peak = 4264.719 ; gain = 3327.352 ; free physical = 8460 ; free virtual = 56494
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 635 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 635 instances were transformed.
  (CARRY4) => CARRY8: 4 instances
  BUFG => BUFGCE: 1 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 60 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 5 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 3 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 127 instances
  RAM256X1D => RAM256X1D (RAMD64E, RAMD64E, RAMD64E, RAMD64E, MUXF7, MUXF7, MUXF7, MUXF7, MUXF8, MUXF8, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 8 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 426 instances

INFO: [Common 17-83] Releasing license: Synthesis
1244 Infos, 320 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:34 ; elapsed = 00:05:46 . Memory (MB): peak = 4308.820 ; gain = 3291.949 ; free physical = 8459 ; free virtual = 56495
INFO: [Common 17-1381] The checkpoint '/home/yang/vcu118/vcu118.runs/synth_1/U500VCU118DevKitFPGAChip.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 4332.832 ; gain = 24.012 ; free physical = 8432 ; free virtual = 56496
report_utilization: Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.92 . Memory (MB): peak = 4332.832 ; gain = 0.000 ; free physical = 8432 ; free virtual = 56496
INFO: [Common 17-206] Exiting Vivado at Thu Aug  2 12:03:42 2018...
