git clone --depth 1 --no-tags https://github.com/Ren-Ps/pd_verif_sky130a_ps.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/578921780
git clone --depth 1 --no-tags https://github.com/1820189-CPE/HDL_Experiments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/579893782
git clone --depth 1 --no-tags https://github.com/metamong6658/AIIC_PROJECT3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/579863033
git clone --depth 1 --no-tags https://github.com/GalavilliRambabu/FullAdder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/579326774
git clone --depth 1 --no-tags https://github.com/1820182cpe/HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/579366786
git clone --depth 1 --no-tags https://github.com/Shubham-codebench/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/579433979
git clone --depth 1 --no-tags https://github.com/Yusuf-Sari/bil265_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/579612785
git clone --depth 1 --no-tags https://github.com/2120646-CPE/CP317L--HDL-Activities.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/579671561
git clone --depth 1 --no-tags https://github.com/whutddk/Rift2Go_2300_Sky130_MPW8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/580787297
git clone --depth 1 --no-tags https://github.com/sasankn7/Verilog-mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/580759572
git clone --depth 1 --no-tags https://github.com/elifduru/ee241midterm2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/580869516
git clone --depth 1 --no-tags https://github.com/guttatus/hdlbits-solution.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/580417121
git clone --depth 1 --no-tags https://github.com/muhammedTarek001/garage-fsm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581162958
git clone --depth 1 --no-tags https://github.com/Lavelliane/HDL-Final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/580659394
git clone --depth 1 --no-tags https://github.com/bytetriper/RISCV_CPU_ForOJ.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581076665
git clone --depth 1 --no-tags https://github.com/bchyes/CPU_for_commit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/582231399
git clone --depth 1 --no-tags https://github.com/DarianDraught/Memristor-based-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/582381085
git clone --depth 1 --no-tags https://github.com/zainbmaged/CA-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/582163423
git clone --depth 1 --no-tags https://github.com/MuhammedEmadd/apbbus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/582404770
git clone --depth 1 --no-tags https://github.com/wlfoj/MI-Circuitos-Digitais.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/579185498
git clone --depth 1 --no-tags https://github.com/Xiao1Ma/A.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/578045875
git clone --depth 1 --no-tags https://github.com/bhim4078652/MIPS_32_SINGLE_CYCLE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581595530
git clone --depth 1 --no-tags https://github.com/SG2505/ATM-FSM-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581692060
git clone --depth 1 --no-tags https://github.com/Ahmed712441/Verilog-ATM-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/582053176
git clone --depth 1 --no-tags https://github.com/sumanthnimmakayala/iir6_multi_ext.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581915993
git clone --depth 1 --no-tags https://github.com/andreamifsud/mega4_rram_splits_r2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581901898
git clone --depth 1 --no-tags https://github.com/alexm610/Exponent_Accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/582959451
git clone --depth 1 --no-tags https://github.com/ellen-wood/counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/582943288
git clone --depth 1 --no-tags https://github.com/chandani18/SPI_CONTROLLER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/578904524
git clone --depth 1 --no-tags https://github.com/akash-ambekar/RTLtoGDSII-implementation-of-IEEE754-single-precision-floating-point-unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/582250946
git clone --depth 1 --no-tags https://github.com/tekinmurat1/Proje_264.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/579743242
git clone --depth 1 --no-tags https://github.com/anirudhSK/caravel_user_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/580158716
git clone --depth 1 --no-tags https://github.com/jfstepha/my_risc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581615584
git clone --depth 1 --no-tags https://github.com/siweinstock/archlab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/582078387
git clone --depth 1 --no-tags https://github.com/greyqwilson/CS3650_MIPS32ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581274613
git clone --depth 1 --no-tags https://github.com/VioletteVee/APS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/579932389
git clone --depth 1 --no-tags https://github.com/arianniakan/MipsMultiCycleProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/579588838
git clone --depth 1 --no-tags https://github.com/nazimalagoz/firstrep.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/579735572
git clone --depth 1 --no-tags https://github.com/abdoibrahim257/FloatingPoint_Calc_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/580100215
git clone --depth 1 --no-tags https://github.com/mukullokhande99/jubilant-funicular.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583378155
git clone --depth 1 --no-tags https://github.com/taeyoup/FPGA-Digital-Stopwatch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/582914976
git clone --depth 1 --no-tags https://github.com/WilberDE/Practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/578832223
git clone --depth 1 --no-tags https://github.com/Anmol-S314/iiitb_sfifo_mpw8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/579118954
git clone --depth 1 --no-tags https://github.com/VrushabhDamle/sky130CLA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583692552
git clone --depth 1 --no-tags https://github.com/sajjadahmed677/azadi-v3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583707149
git clone --depth 1 --no-tags https://github.com/Scrawach/spi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583593939
git clone --depth 1 --no-tags https://github.com/mohithharsha/fastmul_16x16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583606388
git clone --depth 1 --no-tags https://github.com/Appledee/System_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581662339
git clone --depth 1 --no-tags https://github.com/akhilesh911/caravel_prj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581462114
git clone --depth 1 --no-tags https://github.com/Creperi/VerilogDemos.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581682503
git clone --depth 1 --no-tags https://github.com/jge162/ScoreBoard-wTimer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587549877
git clone --depth 1 --no-tags https://github.com/RIOSMPW/OpenXRAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/589414849
git clone --depth 1 --no-tags https://github.com/juj/gowin_flipflop_drainer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584544119
git clone --depth 1 --no-tags https://github.com/Mazamars312/Analogue_Pocket_Neogeo_Overdrive.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/588784411
git clone --depth 1 --no-tags https://github.com/ABKGroup/TritonPart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583819973
git clone --depth 1 --no-tags https://github.com/410011max/IC-Contest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/588475286
git clone --depth 1 --no-tags https://github.com/vlsiexcellence/Digital-ASIC-Design-Projects-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587597192
git clone --depth 1 --no-tags https://github.com/0611roxe/SDRAM-dependent-image-system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587212183
git clone --depth 1 --no-tags https://github.com/antongale/arcade-slapfight.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583966047
git clone --depth 1 --no-tags https://github.com/7vik-g/16bit-pipelined-RISC-processor-sky130.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584047989
git clone --depth 1 --no-tags https://github.com/Blue-Silence/ArchLab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/588020866
git clone --depth 1 --no-tags https://github.com/Nidhinchandran47/my_rtl_code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/588915458
git clone --depth 1 --no-tags https://github.com/abdelazeem201/Cadence-RTL-to-GDSII-Flow.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586590591
git clone --depth 1 --no-tags https://github.com/anozaki/tc-fpga-counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/589137334
git clone --depth 1 --no-tags https://github.com/Feanor1021/PYNQ-Z2-Arduino-LCDKEYPAD-shield-pcb-and-verilog-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585929703
git clone --depth 1 --no-tags https://github.com/Li-Jinsong/MIPS-Single-39.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586463268
git clone --depth 1 --no-tags https://github.com/chaoyij/EE457_Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/588684593
git clone --depth 1 --no-tags https://github.com/Kalache-abdesattar/Flexible-Multipurpose-Cryptographic-System-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584382353
git clone --depth 1 --no-tags https://github.com/kallateju8/100_Days_Of_RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584441324
git clone --depth 1 --no-tags https://github.com/trailofbits/verilog_tools.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585272202
git clone --depth 1 --no-tags https://github.com/wjwangcrypto/KyberISE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/588191758
git clone --depth 1 --no-tags https://github.com/SJTU-ECTL/MECALS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587596252
git clone --depth 1 --no-tags https://github.com/spiritTrance/hardware_synthesis.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584150914
git clone --depth 1 --no-tags https://github.com/LueApp/FPGA_elevator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585356423
git clone --depth 1 --no-tags https://github.com/fereshtehbaradaran/FPGA-Synthesizable-Verilog-Modules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/588054066
git clone --depth 1 --no-tags https://github.com/deilt/Deilt_RISCV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584683852
git clone --depth 1 --no-tags https://github.com/huyphan168/Sobel-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/588432364
git clone --depth 1 --no-tags https://github.com/transistorfet/fidget.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/589131791
git clone --depth 1 --no-tags https://github.com/Cassie-Lim/CAlab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583824227
git clone --depth 1 --no-tags https://github.com/MuratovAS/icesugar-z80.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/589059204
git clone --depth 1 --no-tags https://github.com/AKASHTHER/floating-point-arithmatic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586738428
git clone --depth 1 --no-tags https://github.com/shikye/design_r.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586148916
git clone --depth 1 --no-tags https://github.com/zhangkai0425/Dual-Port-RAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587356971
git clone --depth 1 --no-tags https://github.com/Dai-dirk/UPTRA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/589101403
git clone --depth 1 --no-tags https://github.com/CyberPunkYu/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/589137631
git clone --depth 1 --no-tags https://github.com/bhim4078652/BFloat-16-and-INT-8-Arithmetics-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584108988
git clone --depth 1 --no-tags https://github.com/Abonite/MACPU-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584132828
git clone --depth 1 --no-tags https://github.com/R-Rjn/Verilog-learnings.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/588829521
git clone --depth 1 --no-tags https://github.com/SERV-VPU/vpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/588577805
git clone --depth 1 --no-tags https://github.com/3abqreno/AES-Encryption-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585318972
git clone --depth 1 --no-tags https://github.com/EnPassant123/MPW8_Submission2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583991798
git clone --depth 1 --no-tags https://github.com/Enqurance/2022_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/588086281
git clone --depth 1 --no-tags https://github.com/yangjx66/taxi-meter-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/588009663
git clone --depth 1 --no-tags https://github.com/MuratovAS/icesugar-riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587770952
