TimeQuest Timing Analyzer report for coco3fpga_dw
Wed Aug 04 22:59:04 2021
Quartus Prime Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'CLK50MHZ'
 14. Slow 1200mV 85C Model Hold: 'CLK50MHZ'
 15. Slow 1200mV 85C Model Metastability Summary
 16. Slow 1200mV 0C Model Fmax Summary
 17. Slow 1200mV 0C Model Setup Summary
 18. Slow 1200mV 0C Model Hold Summary
 19. Slow 1200mV 0C Model Recovery Summary
 20. Slow 1200mV 0C Model Removal Summary
 21. Slow 1200mV 0C Model Minimum Pulse Width Summary
 22. Slow 1200mV 0C Model Setup: 'CLK50MHZ'
 23. Slow 1200mV 0C Model Hold: 'CLK50MHZ'
 24. Slow 1200mV 0C Model Metastability Summary
 25. Fast 1200mV 0C Model Setup Summary
 26. Fast 1200mV 0C Model Hold Summary
 27. Fast 1200mV 0C Model Recovery Summary
 28. Fast 1200mV 0C Model Removal Summary
 29. Fast 1200mV 0C Model Minimum Pulse Width Summary
 30. Fast 1200mV 0C Model Setup: 'CLK50MHZ'
 31. Fast 1200mV 0C Model Hold: 'CLK50MHZ'
 32. Fast 1200mV 0C Model Metastability Summary
 33. Multicorner Timing Analysis Summary
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Signal Integrity Metrics (Slow 1200mv 0c Model)
 37. Signal Integrity Metrics (Slow 1200mv 85c Model)
 38. Signal Integrity Metrics (Fast 1200mv 0c Model)
 39. Setup Transfers
 40. Hold Transfers
 41. Report TCCS
 42. Report RSKM
 43. Unconstrained Paths Summary
 44. Clock Status Summary
 45. Unconstrained Input Ports
 46. Unconstrained Output Ports
 47. Unconstrained Input Ports
 48. Unconstrained Output Ports
 49. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; coco3fpga_dw                                        ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.27        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   4.1%      ;
;     Processor 3            ;   3.9%      ;
;     Processor 4            ;   3.9%      ;
;     Processors 5-8         ;   3.8%      ;
+----------------------------+-------------+


+------------------------------------------------------+
; SDC File List                                        ;
+------------------+--------+--------------------------+
; SDC File Path    ; Status ; Read at                  ;
+------------------+--------+--------------------------+
; coco3fpga_dw.sdc ; OK     ; Wed Aug 04 22:58:46 2021 ;
+------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                        ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets               ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------+
; CLK50MHZ   ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK50MHZ CLK27MHZ } ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 64.18 MHz ; 64.18 MHz       ; CLK50MHZ   ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+----------+-------+------------------+
; Clock    ; Slack ; End Point TNS    ;
+----------+-------+------------------+
; CLK50MHZ ; 2.209 ; 0.000            ;
+----------+-------+------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; CLK50MHZ ; 0.225 ; 0.000           ;
+----------+-------+-----------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+----------+-------+--------------------------------+
; Clock    ; Slack ; End Point TNS                  ;
+----------+-------+--------------------------------+
; CLK50MHZ ; 9.518 ; 0.000                          ;
+----------+-------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK50MHZ'                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                           ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.209 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a42~porta_we_reg ; GART_BUF[2]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.077      ; 7.866      ;
; 2.397 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a56~porta_we_reg ; GART_BUF[0]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.101      ; 7.702      ;
; 2.440 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a57~porta_we_reg ; GART_BUF[1]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.099      ; 7.657      ;
; 2.589 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a50~porta_we_reg ; GART_BUF[2]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.126      ; 7.535      ;
; 2.600 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a8~porta_we_reg  ; GART_BUF[0]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.132      ; 7.530      ;
; 2.628 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a29~porta_we_reg ; GART_BUF[5]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.105      ; 7.475      ;
; 2.628 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a48~porta_we_reg ; GART_BUF[0]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.151      ; 7.521      ;
; 2.629 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a58~porta_we_reg ; GART_BUF[2]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.080      ; 7.449      ;
; 2.644 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a34~porta_we_reg ; GART_BUF[2]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.130      ; 7.484      ;
; 2.662 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a49~porta_we_reg ; GART_BUF[1]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.086      ; 7.422      ;
; 2.697 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a41~porta_we_reg ; GART_BUF[1]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.088      ; 7.389      ;
; 2.701 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a6~porta_we_reg  ; GART_BUF[6]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.116      ; 7.413      ;
; 2.702 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a2~porta_we_reg  ; GART_BUF[2]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.128      ; 7.424      ;
; 2.706 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a21~porta_we_reg ; GART_BUF[5]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.088      ; 7.380      ;
; 2.719 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a40~porta_we_reg ; GART_BUF[0]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.135      ; 7.414      ;
; 2.734 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a26~porta_we_reg ; GART_BUF[2]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.109      ; 7.373      ;
; 2.746 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a0~porta_we_reg  ; GART_BUF[0]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.122      ; 7.374      ;
; 2.785 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a52~porta_we_reg ; GART_BUF[4]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.117      ; 7.330      ;
; 2.791 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a17~porta_we_reg ; GART_BUF[1]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.109      ; 7.316      ;
; 2.797 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a14~porta_we_reg ; GART_BUF[6]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.162      ; 7.363      ;
; 2.815 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a58~porta_we_reg ; GART_BUF[2]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.093      ; 7.276      ;
; 2.819 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a60~porta_we_reg ; GART_BUF[4]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.138      ; 7.317      ;
; 2.836 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a16~porta_we_reg ; GART_BUF[0]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.127      ; 7.289      ;
; 2.840 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a44~porta_we_reg ; GART_BUF[4]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.119      ; 7.277      ;
; 2.841 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a33~porta_we_reg ; GART_BUF[1]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.096      ; 7.253      ;
; 2.849 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a36~porta_we_reg ; GART_BUF[4]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.135      ; 7.284      ;
; 2.866 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a26~porta_we_reg ; GART_BUF[2]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.101      ; 7.233      ;
; 2.871 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a20~porta_we_reg ; GART_BUF[4]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.136      ; 7.263      ;
; 2.885 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a52~porta_we_reg ; GART_BUF[4]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.130      ; 7.243      ;
; 2.886 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a13~porta_we_reg ; GART_BUF[5]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.103      ; 7.215      ;
; 2.887 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a4~porta_we_reg  ; GART_BUF[4]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.168      ; 7.279      ;
; 2.887 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a30~porta_we_reg ; GART_BUF[6]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.149      ; 7.260      ;
; 2.888 ; RAM0_ADDRESS[9]                                                                                     ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a44~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.074      ; 7.224      ;
; 2.907 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a28~porta_we_reg ; GART_BUF[4]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.148      ; 7.239      ;
; 2.910 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a12~porta_we_reg ; GART_BUF[4]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.126      ; 7.214      ;
; 2.911 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a62~porta_we_reg ; GART_BUF[6]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.103      ; 7.190      ;
; 2.912 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a50~porta_we_reg ; GART_BUF[2]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.118      ; 7.204      ;
; 2.918 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a40~porta_we_reg ; GART_BUF[0]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.135      ; 7.215      ;
; 2.924 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a25~porta_we_reg ; GART_BUF[1]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.120      ; 7.194      ;
; 2.944 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a38~porta_we_reg ; GART_BUF[6]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.182      ; 7.236      ;
; 2.949 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a34~porta_we_reg ; GART_BUF[2]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.098      ; 7.147      ;
; 2.950 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a60~porta_we_reg ; GART_BUF[4]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.115      ; 7.163      ;
; 2.956 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a10~porta_we_reg ; GART_BUF[2]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.113      ; 7.155      ;
; 2.966 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a6~porta_we_reg  ; GART_BUF[6]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.158      ; 7.190      ;
; 2.972 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a49~porta_we_reg ; GART_BUF[1]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.149      ; 7.175      ;
; 2.979 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a1~porta_we_reg  ; GART_BUF[1]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.093      ; 7.112      ;
; 2.989 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a12~porta_we_reg ; GART_BUF[4]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.150      ; 7.159      ;
; 3.007 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a46~porta_we_reg ; GART_BUF[6]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.122      ; 7.113      ;
; 3.023 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a37~porta_we_reg ; GART_BUF[5]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.160      ; 7.135      ;
; 3.024 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a32~porta_we_reg ; GART_BUF[0]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.132      ; 7.106      ;
; 3.034 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a17~porta_we_reg ; GART_BUF[1]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.174      ; 7.138      ;
; 3.035 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a9~porta_we_reg  ; GART_BUF[1]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.099      ; 7.062      ;
; 3.052 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a14~porta_we_reg ; GART_BUF[6]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.093      ; 7.039      ;
; 3.053 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a56~porta_we_reg ; GART_BUF[0]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.143      ; 7.088      ;
; 3.055 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a37~porta_we_reg ; GART_BUF[5]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.088      ; 7.031      ;
; 3.065 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a42~porta_we_reg ; GART_BUF[2]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.131      ; 7.064      ;
; 3.067 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a18~porta_we_reg ; GART_BUF[2]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.125      ; 7.056      ;
; 3.073 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a61~porta_we_reg ; GART_BUF[5]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.155      ; 7.080      ;
; 3.076 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a18~porta_we_reg ; GART_BUF[2]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.111      ; 7.033      ;
; 3.077 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a2~porta_we_reg  ; GART_BUF[2]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.112      ; 7.033      ;
; 3.084 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a5~porta_we_reg  ; GART_BUF[5]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.173      ; 7.087      ;
; 3.084 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a30~porta_we_reg ; GART_BUF[6]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.090      ; 7.004      ;
; 3.086 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a24~porta_we_reg ; GART_BUF[0]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.134      ; 7.046      ;
; 3.093 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a57~porta_we_reg ; GART_BUF[1]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.140      ; 7.045      ;
; 3.105 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a21~porta_we_reg ; GART_BUF[5]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.148      ; 7.041      ;
; 3.135 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a25~porta_we_reg ; GART_BUF[1]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.149      ; 7.012      ;
; 3.137 ; RAM0_ADDRESS[9]                                                                                     ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a60~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.079      ; 6.980      ;
; 3.170 ; RAM0_ADDRESS[9]                                                                                     ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a52~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.077      ; 6.945      ;
; 3.186 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a28~porta_we_reg ; GART_BUF[4]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.172      ; 6.984      ;
; 3.193 ; RAM0_ADDRESS[9]                                                                                     ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a62~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.040      ; 6.885      ;
; 3.194 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a33~porta_we_reg ; GART_BUF[1]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.133      ; 6.937      ;
; 3.224 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a54~porta_we_reg ; GART_BUF[6]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.165      ; 6.939      ;
; 3.258 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a53~porta_we_reg ; GART_BUF[5]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.101      ; 6.841      ;
; 3.261 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a32~porta_we_reg ; GART_BUF[0]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.119      ; 6.856      ;
; 3.263 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a24~porta_we_reg ; GART_BUF[0]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.119      ; 6.854      ;
; 3.270 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a22~porta_we_reg ; GART_BUF[6]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.157      ; 6.885      ;
; 3.280 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a45~porta_we_reg ; GART_BUF[5]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.126      ; 6.844      ;
; 3.283 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a19~porta_we_reg ; GART_BUF[3]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.104      ; 6.819      ;
; 3.307 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a54~porta_we_reg ; GART_BUF[6]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.168      ; 6.859      ;
; 3.335 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a11~porta_we_reg ; GART_BUF[3]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.104      ; 6.767      ;
; 3.335 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a7~porta_we_reg  ; GART_BUF[7]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.130      ; 6.793      ;
; 3.343 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a22~porta_we_reg ; GART_BUF[6]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.156      ; 6.811      ;
; 3.343 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a47~porta_we_reg ; GART_BUF[7]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.173      ; 6.828      ;
; 3.355 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a10~porta_we_reg ; GART_BUF[2]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.106      ; 6.749      ;
; 3.377 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a63~porta_we_reg ; GART_BUF[7]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.162      ; 6.783      ;
; 3.379 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a9~porta_we_reg  ; GART_BUF[1]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.126      ; 6.745      ;
; 3.383 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a48~porta_we_reg ; GART_BUF[0]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.139      ; 6.754      ;
; 3.406 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a8~porta_we_reg  ; GART_BUF[0]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.122      ; 6.714      ;
; 3.421 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a1~porta_we_reg  ; GART_BUF[1]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.151      ; 6.728      ;
; 3.423 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a13~porta_we_reg ; GART_BUF[5]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.156      ; 6.731      ;
; 3.450 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a45~porta_we_reg ; GART_BUF[5]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.166      ; 6.714      ;
; 3.480 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a36~porta_we_reg ; GART_BUF[4]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.119      ; 6.637      ;
; 3.480 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a61~porta_we_reg ; GART_BUF[5]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.119      ; 6.637      ;
; 3.501 ; RAM0_ADDRESS[9]                                                                                     ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a52~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.063      ; 6.600      ;
; 3.503 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a31~porta_we_reg ; GART_BUF[7]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.190      ; 6.685      ;
; 3.512 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a53~porta_we_reg ; GART_BUF[5]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.172      ; 6.658      ;
; 3.513 ; RAM0_ADDRESS[9]                                                                                     ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a17~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.012      ; 6.537      ;
; 3.521 ; RAM0_ADDRESS[9]                                                                                     ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a38~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.020      ; 6.537      ;
; 3.525 ; RAM0_ADDRESS[9]                                                                                     ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a12~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.068      ; 6.581      ;
; 3.527 ; RAM0_ADDRESS[9]                                                                                     ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a15~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.071      ; 6.582      ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK50MHZ'                                                                                                          ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; 0.225 ; COM1_STATE[2]                   ; COM1_CLOCK_X                    ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.506      ; 0.917      ;
; 0.403 ; SWITCH_L[0]                     ; SWITCH_L[0]                     ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DIV_7[1]                        ; DIV_7[1]                        ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DIV_7[2]                        ; DIV_7[2]                        ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.080      ; 0.669      ;
; 0.408 ; COCOKEY:coco_keyboard|KB_CLK[0] ; COCOKEY:coco_keyboard|KB_CLK[0] ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; CLK[0]                          ; CLK[0]                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; DIV_7[0]                        ; DIV_7[0]                        ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.080      ; 0.674      ;
; 0.434 ; DIV_7[1]                        ; DIV_7[2]                        ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.080      ; 0.700      ;
; 0.435 ; DIV_7[2]                        ; DIV_7[1]                        ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.080      ; 0.701      ;
; 0.437 ; DIV_7[1]                        ; DIV_7[0]                        ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.080      ; 0.703      ;
; 0.440 ; DIV_14                          ; DIV_14                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.043      ; 0.669      ;
; 0.502 ; COCOKEY:coco_keyboard|KB_CLK[4] ; COCOKEY:coco_keyboard|KB_CLK[4] ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.043      ; 0.731      ;
; 0.591 ; COCOKEY:coco_keyboard|KB_CLK[3] ; COCOKEY:coco_keyboard|KB_CLK[4] ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.456      ; 1.233      ;
; 0.597 ; MCLOCK[8]                       ; MCLOCK[9]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.437      ; 1.220      ;
; 0.607 ; MCLOCK[5]                       ; MCLOCK[6]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.437      ; 1.230      ;
; 0.610 ; MCLOCK[1]                       ; MCLOCK[2]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.437      ; 1.233      ;
; 0.612 ; MCLOCK[7]                       ; MCLOCK[9]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.437      ; 1.235      ;
; 0.635 ; MCLOCK[8]                       ; MCLOCK[8]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.082      ; 0.903      ;
; 0.635 ; MCLOCK[7]                       ; MCLOCK[7]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.082      ; 0.903      ;
; 0.635 ; MCLOCK[5]                       ; MCLOCK[5]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.082      ; 0.903      ;
; 0.635 ; MCLOCK[4]                       ; MCLOCK[4]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.082      ; 0.903      ;
; 0.636 ; COCOKEY:coco_keyboard|KB_CLK[2] ; COCOKEY:coco_keyboard|KB_CLK[2] ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.080      ; 0.902      ;
; 0.638 ; MCLOCK[3]                       ; MCLOCK[3]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.082      ; 0.906      ;
; 0.640 ; COCOKEY:coco_keyboard|KB_CLK[3] ; COCOKEY:coco_keyboard|KB_CLK[3] ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.080      ; 0.906      ;
; 0.652 ; MCLOCK[1]                       ; MCLOCK[1]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.082      ; 0.920      ;
; 0.653 ; COCOKEY:coco_keyboard|KB_CLK[1] ; COCOKEY:coco_keyboard|KB_CLK[1] ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.080      ; 0.919      ;
; 0.656 ; COM1_STATE[4]                   ; COM1_STATE[4]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.080      ; 0.922      ;
; 0.657 ; COCOKEY:coco_keyboard|KB_CLK[0] ; COCOKEY:coco_keyboard|KB_CLK[1] ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.080      ; 0.923      ;
; 0.670 ; DIV_7[0]                        ; DIV_7[2]                        ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.080      ; 0.936      ;
; 0.672 ; DIV_7[0]                        ; DIV_7[1]                        ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.080      ; 0.938      ;
; 0.685 ; DIV_7[2]                        ; DIV_7[0]                        ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.080      ; 0.951      ;
; 0.696 ; MCLOCK[2]                       ; MCLOCK[2]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.043      ; 0.925      ;
; 0.696 ; MCLOCK[6]                       ; MCLOCK[6]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.043      ; 0.925      ;
; 0.697 ; MCLOCK[9]                       ; MCLOCK[9]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.043      ; 0.926      ;
; 0.698 ; COCOKEY:coco_keyboard|KB_CLK[2] ; COCOKEY:coco_keyboard|KB_CLK[4] ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.456      ; 1.340      ;
; 0.707 ; COM1_STATE[2]                   ; COM1_STATE[2]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.080      ; 0.973      ;
; 0.708 ; COM1_STATE[3]                   ; COM1_STATE[3]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.080      ; 0.974      ;
; 0.714 ; COM1_STATE[1]                   ; COM1_CLOCK_X                    ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.506      ; 1.406      ;
; 0.715 ; DIV_7[0]                        ; DIV_14                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.519      ; 1.420      ;
; 0.716 ; COCOKEY:coco_keyboard|KB_CLK[1] ; COCOKEY:coco_keyboard|KB_CLK[4] ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.456      ; 1.358      ;
; 0.717 ; COCOKEY:coco_keyboard|KB_CLK[0] ; COCOKEY:coco_keyboard|KB_CLK[4] ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.456      ; 1.359      ;
; 0.718 ; MCLOCK[4]                       ; MCLOCK[6]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.437      ; 1.341      ;
; 0.720 ; COM1_STATE[0]                   ; COM1_STATE[0]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.080      ; 0.986      ;
; 0.722 ; CLK[0]                          ; CLK[1]                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.080      ; 0.988      ;
; 0.723 ; COM1_STATE[1]                   ; COM1_STATE[1]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.080      ; 0.989      ;
; 0.736 ; MCLOCK[3]                       ; MCLOCK[6]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.437      ; 1.359      ;
; 0.738 ; MCLOCK[5]                       ; MCLOCK[9]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.437      ; 1.361      ;
; 0.773 ; MCLOCK[0]                       ; MCLOCK[0]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.099      ; 1.058      ;
; 0.779 ; COM1_STATE[3]                   ; COM1_CLOCK_X                    ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.506      ; 1.471      ;
; 0.813 ; CLK[1]                          ; CLK[1]                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.080      ; 1.079      ;
; 0.814 ; CLK[1]                          ; CLK[0]                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.080      ; 1.080      ;
; 0.815 ; CLK[5]                          ; CLK[3]                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.082      ; 1.083      ;
; 0.849 ; MCLOCK[4]                       ; MCLOCK[9]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.437      ; 1.472      ;
; 0.858 ; COM1_STATE[0]                   ; COM1_CLOCK_X                    ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.506      ; 1.550      ;
; 0.862 ; MCLOCK[1]                       ; MCLOCK[6]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.437      ; 1.485      ;
; 0.867 ; MCLOCK[3]                       ; MCLOCK[9]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.437      ; 1.490      ;
; 0.920 ; CLK[4]                          ; CLK[5]                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.078      ; 1.184      ;
; 0.939 ; CLK[4]                          ; CLK[1]                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.080      ; 1.205      ;
; 0.940 ; CLK[4]                          ; CLK[0]                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.080      ; 1.206      ;
; 0.952 ; MCLOCK[4]                       ; MCLOCK[5]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.082      ; 1.220      ;
; 0.953 ; COCOKEY:coco_keyboard|KB_CLK[2] ; COCOKEY:coco_keyboard|KB_CLK[3] ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.080      ; 1.219      ;
; 0.962 ; MCLOCK[7]                       ; MCLOCK[8]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.082      ; 1.230      ;
; 0.965 ; MCLOCK[3]                       ; MCLOCK[4]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.082      ; 1.233      ;
; 0.966 ; COCOKEY:coco_keyboard|KB_CLK[1] ; COCOKEY:coco_keyboard|KB_CLK[2] ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.080      ; 1.232      ;
; 0.967 ; COCOKEY:coco_keyboard|KB_CLK[0] ; COCOKEY:coco_keyboard|KB_CLK[2] ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.080      ; 1.233      ;
; 0.967 ; MCLOCK[5]                       ; MCLOCK[7]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.082      ; 1.235      ;
; 0.970 ; MCLOCK[1]                       ; MCLOCK[3]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.082      ; 1.238      ;
; 0.970 ; MCLOCK[3]                       ; MCLOCK[5]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.082      ; 1.238      ;
; 0.971 ; COCOKEY:coco_keyboard|KB_CLK[1] ; COCOKEY:coco_keyboard|KB_CLK[3] ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.080      ; 1.237      ;
; 0.972 ; COCOKEY:coco_keyboard|KB_CLK[0] ; COCOKEY:coco_keyboard|KB_CLK[3] ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.080      ; 1.238      ;
; 0.993 ; CLK[1]                          ; CLK[5]                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.078      ; 1.257      ;
; 0.993 ; MCLOCK[1]                       ; MCLOCK[9]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.437      ; 1.616      ;
; 1.017 ; CLK[5]                          ; CLK[2]                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.082      ; 1.285      ;
; 1.017 ; COM1_STATE[4]                   ; COM1_CLOCK_X                    ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.506      ; 1.709      ;
; 1.020 ; CLK[5]                          ; CLK[4]                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.082      ; 1.288      ;
; 1.020 ; CLK[3]                          ; CLK[3]                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.080      ; 1.286      ;
; 1.024 ; COM1_STATE[0]                   ; COM1_STATE[1]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.080      ; 1.290      ;
; 1.026 ; COM1_STATE[3]                   ; COM1_STATE[4]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.080      ; 1.292      ;
; 1.029 ; COM1_STATE[0]                   ; COM1_STATE[2]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.080      ; 1.295      ;
; 1.034 ; COM1_STATE[2]                   ; COM1_STATE[3]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.080      ; 1.300      ;
; 1.039 ; COM1_STATE[2]                   ; COM1_STATE[4]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.080      ; 1.305      ;
; 1.040 ; COM1_STATE[1]                   ; COM1_STATE[2]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.080      ; 1.306      ;
; 1.044 ; CLK[4]                          ; RAM0_BE0_N                      ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.078      ; 1.308      ;
; 1.046 ; CLK[4]                          ; RAM0_BE1_N                      ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.078      ; 1.310      ;
; 1.047 ; GART_BUF[4]                     ; RAM0_DATA_I[12]                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; -0.344     ; 0.889      ;
; 1.078 ; MCLOCK[4]                       ; MCLOCK[7]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.082      ; 1.346      ;
; 1.088 ; MCLOCK[5]                       ; MCLOCK[8]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.082      ; 1.356      ;
; 1.091 ; MCLOCK[1]                       ; MCLOCK[4]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.082      ; 1.359      ;
; 1.096 ; MCLOCK[1]                       ; MCLOCK[5]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.082      ; 1.364      ;
; 1.096 ; MCLOCK[3]                       ; MCLOCK[7]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.082      ; 1.364      ;
; 1.133 ; MCLOCK[6]                       ; MCLOCK[9]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.049      ; 1.368      ;
; 1.142 ; CLK[5]                          ; CLK[5]                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.080      ; 1.408      ;
; 1.142 ; CLK[2]                          ; CLK[2]                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.080      ; 1.408      ;
; 1.150 ; COM1_STATE[0]                   ; COM1_STATE[3]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.080      ; 1.416      ;
; 1.153 ; CLK[4]                          ; CLK[4]                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.080      ; 1.419      ;
; 1.155 ; COM1_STATE[0]                   ; COM1_STATE[4]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.080      ; 1.421      ;
; 1.161 ; COM1_STATE[1]                   ; COM1_STATE[3]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.080      ; 1.427      ;
; 1.166 ; COM1_STATE[1]                   ; COM1_STATE[4]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.080      ; 1.432      ;
; 1.168 ; COM1_STATE[3]                   ; COM1_STATE[2]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.080      ; 1.434      ;
; 1.172 ; COM1_CLOCK_X                    ; COM1_CLOCK_X                    ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.085      ; 1.443      ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 70.03 MHz ; 70.03 MHz       ; CLK50MHZ   ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; CLK50MHZ ; 2.860 ; 0.000           ;
+----------+-------+-----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLK50MHZ ; 0.094 ; 0.000          ;
+----------+-------+----------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+-------+-------------------------------+
; Clock    ; Slack ; End Point TNS                 ;
+----------+-------+-------------------------------+
; CLK50MHZ ; 9.456 ; 0.000                         ;
+----------+-------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK50MHZ'                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                           ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.860 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a42~porta_we_reg ; GART_BUF[2]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.066      ; 7.205      ;
; 3.103 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a56~porta_we_reg ; GART_BUF[0]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.092      ; 6.988      ;
; 3.129 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a57~porta_we_reg ; GART_BUF[1]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.091      ; 6.961      ;
; 3.159 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a58~porta_we_reg ; GART_BUF[2]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.071      ; 6.911      ;
; 3.167 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a50~porta_we_reg ; GART_BUF[2]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.114      ; 6.946      ;
; 3.221 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a34~porta_we_reg ; GART_BUF[2]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.119      ; 6.897      ;
; 3.230 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a49~porta_we_reg ; GART_BUF[1]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.077      ; 6.846      ;
; 3.249 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a2~porta_we_reg  ; GART_BUF[2]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.116      ; 6.866      ;
; 3.254 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a6~porta_we_reg  ; GART_BUF[6]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.107      ; 6.852      ;
; 3.255 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a41~porta_we_reg ; GART_BUF[1]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.079      ; 6.823      ;
; 3.272 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a29~porta_we_reg ; GART_BUF[5]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.095      ; 6.822      ;
; 3.278 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a26~porta_we_reg ; GART_BUF[2]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.096      ; 6.817      ;
; 3.280 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a8~porta_we_reg  ; GART_BUF[0]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.117      ; 6.836      ;
; 3.292 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a48~porta_we_reg ; GART_BUF[0]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.139      ; 6.846      ;
; 3.294 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a21~porta_we_reg ; GART_BUF[5]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.077      ; 6.782      ;
; 3.344 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a17~porta_we_reg ; GART_BUF[1]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.101      ; 6.756      ;
; 3.347 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a52~porta_we_reg ; GART_BUF[4]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.106      ; 6.758      ;
; 3.349 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a40~porta_we_reg ; GART_BUF[0]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.124      ; 6.774      ;
; 3.357 ; RAM0_ADDRESS[9]                                                                                     ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a44~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.056      ; 6.729      ;
; 3.384 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a33~porta_we_reg ; GART_BUF[1]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.088      ; 6.703      ;
; 3.392 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a14~porta_we_reg ; GART_BUF[6]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.150      ; 6.757      ;
; 3.411 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a60~porta_we_reg ; GART_BUF[4]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.127      ; 6.715      ;
; 3.412 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a58~porta_we_reg ; GART_BUF[2]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.083      ; 6.670      ;
; 3.423 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a0~porta_we_reg  ; GART_BUF[0]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.109      ; 6.685      ;
; 3.426 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a36~porta_we_reg ; GART_BUF[4]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.120      ; 6.693      ;
; 3.443 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a62~porta_we_reg ; GART_BUF[6]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.094      ; 6.650      ;
; 3.446 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a26~porta_we_reg ; GART_BUF[2]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.092      ; 6.645      ;
; 3.457 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a4~porta_we_reg  ; GART_BUF[4]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.152      ; 6.694      ;
; 3.464 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a44~porta_we_reg ; GART_BUF[4]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.108      ; 6.643      ;
; 3.472 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a30~porta_we_reg ; GART_BUF[6]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.138      ; 6.665      ;
; 3.480 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a52~porta_we_reg ; GART_BUF[4]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.118      ; 6.637      ;
; 3.480 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a20~porta_we_reg ; GART_BUF[4]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.121      ; 6.640      ;
; 3.483 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a12~porta_we_reg ; GART_BUF[4]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.115      ; 6.631      ;
; 3.483 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a13~porta_we_reg ; GART_BUF[5]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.092      ; 6.608      ;
; 3.484 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a10~porta_we_reg ; GART_BUF[2]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.101      ; 6.616      ;
; 3.488 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a25~porta_we_reg ; GART_BUF[1]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.106      ; 6.617      ;
; 3.489 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a60~porta_we_reg ; GART_BUF[4]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.103      ; 6.613      ;
; 3.494 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a16~porta_we_reg ; GART_BUF[0]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.113      ; 6.618      ;
; 3.502 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a34~porta_we_reg ; GART_BUF[2]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.087      ; 6.584      ;
; 3.508 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a28~porta_we_reg ; GART_BUF[4]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.134      ; 6.625      ;
; 3.516 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a6~porta_we_reg  ; GART_BUF[6]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.151      ; 6.634      ;
; 3.517 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a1~porta_we_reg  ; GART_BUF[1]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.084      ; 6.566      ;
; 3.541 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a40~porta_we_reg ; GART_BUF[0]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.124      ; 6.582      ;
; 3.545 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a46~porta_we_reg ; GART_BUF[6]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.114      ; 6.568      ;
; 3.556 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a38~porta_we_reg ; GART_BUF[6]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.171      ; 6.614      ;
; 3.563 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a50~porta_we_reg ; GART_BUF[2]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.109      ; 6.545      ;
; 3.574 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a12~porta_we_reg ; GART_BUF[4]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.137      ; 6.562      ;
; 3.576 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a37~porta_we_reg ; GART_BUF[5]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.151      ; 6.574      ;
; 3.584 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a32~porta_we_reg ; GART_BUF[0]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.121      ; 6.536      ;
; 3.584 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a14~porta_we_reg ; GART_BUF[6]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.084      ; 6.499      ;
; 3.588 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a17~porta_we_reg ; GART_BUF[1]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.168      ; 6.579      ;
; 3.593 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a9~porta_we_reg  ; GART_BUF[1]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.091      ; 6.497      ;
; 3.594 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a49~porta_we_reg ; GART_BUF[1]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.142      ; 6.547      ;
; 3.594 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a18~porta_we_reg ; GART_BUF[2]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.098      ; 6.503      ;
; 3.596 ; RAM0_ADDRESS[9]                                                                                     ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a60~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.060      ; 6.494      ;
; 3.605 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a37~porta_we_reg ; GART_BUF[5]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.077      ; 6.471      ;
; 3.610 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a18~porta_we_reg ; GART_BUF[2]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.116      ; 6.505      ;
; 3.616 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a30~porta_we_reg ; GART_BUF[6]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.082      ; 6.465      ;
; 3.627 ; RAM0_ADDRESS[9]                                                                                     ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a52~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.058      ; 6.461      ;
; 3.627 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a2~porta_we_reg  ; GART_BUF[2]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.103      ; 6.475      ;
; 3.637 ; RAM0_ADDRESS[9]                                                                                     ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a62~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.021      ; 6.414      ;
; 3.648 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a42~porta_we_reg ; GART_BUF[2]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.123      ; 6.474      ;
; 3.652 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a56~porta_we_reg ; GART_BUF[0]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.131      ; 6.478      ;
; 3.666 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a5~porta_we_reg  ; GART_BUF[5]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.165      ; 6.498      ;
; 3.673 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a61~porta_we_reg ; GART_BUF[5]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.145      ; 6.471      ;
; 3.680 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a25~porta_we_reg ; GART_BUF[1]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.142      ; 6.461      ;
; 3.687 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a57~porta_we_reg ; GART_BUF[1]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.131      ; 6.443      ;
; 3.687 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a21~porta_we_reg ; GART_BUF[5]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.138      ; 6.450      ;
; 3.695 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a33~porta_we_reg ; GART_BUF[1]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.125      ; 6.429      ;
; 3.724 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a24~porta_we_reg ; GART_BUF[0]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.121      ; 6.396      ;
; 3.755 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a28~porta_we_reg ; GART_BUF[4]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.157      ; 6.401      ;
; 3.794 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a24~porta_we_reg ; GART_BUF[0]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.106      ; 6.311      ;
; 3.798 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a22~porta_we_reg ; GART_BUF[6]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.150      ; 6.351      ;
; 3.801 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a53~porta_we_reg ; GART_BUF[5]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.088      ; 6.286      ;
; 3.822 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a45~porta_we_reg ; GART_BUF[5]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.115      ; 6.292      ;
; 3.843 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a54~porta_we_reg ; GART_BUF[6]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.157      ; 6.313      ;
; 3.849 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a32~porta_we_reg ; GART_BUF[0]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.106      ; 6.256      ;
; 3.880 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a22~porta_we_reg ; GART_BUF[6]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.144      ; 6.263      ;
; 3.883 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a10~porta_we_reg ; GART_BUF[2]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.096      ; 6.212      ;
; 3.884 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a7~porta_we_reg  ; GART_BUF[7]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.117      ; 6.232      ;
; 3.888 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a54~porta_we_reg ; GART_BUF[6]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.159      ; 6.270      ;
; 3.909 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a19~porta_we_reg ; GART_BUF[3]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.092      ; 6.182      ;
; 3.912 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a9~porta_we_reg  ; GART_BUF[1]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.114      ; 6.201      ;
; 3.912 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a48~porta_we_reg ; GART_BUF[0]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.127      ; 6.214      ;
; 3.915 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a8~porta_we_reg  ; GART_BUF[0]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.109      ; 6.193      ;
; 3.931 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a11~porta_we_reg ; GART_BUF[3]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.093      ; 6.161      ;
; 3.932 ; RAM0_ADDRESS[9]                                                                                     ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a52~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.046      ; 6.144      ;
; 3.932 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a1~porta_we_reg  ; GART_BUF[1]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.144      ; 6.211      ;
; 3.936 ; RAM0_ADDRESS[9]                                                                                     ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a17~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.008     ; 6.086      ;
; 3.943 ; RAM0_ADDRESS[9]                                                                                     ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a38~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.000      ; 6.087      ;
; 3.951 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a13~porta_we_reg ; GART_BUF[5]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.147      ; 6.195      ;
; 3.953 ; RAM0_ADDRESS[9]                                                                                     ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a12~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.049      ; 6.126      ;
; 3.955 ; RAM0_ADDRESS[9]                                                                                     ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a15~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.052      ; 6.127      ;
; 3.968 ; RAM0_ADDRESS[9]                                                                                     ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a7~porta_address_reg0  ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.043      ; 6.105      ;
; 3.978 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a45~porta_we_reg ; GART_BUF[5]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.157      ; 6.178      ;
; 3.999 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a47~porta_we_reg ; GART_BUF[7]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.163      ; 6.163      ;
; 4.001 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a36~porta_we_reg ; GART_BUF[4]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.102      ; 6.100      ;
; 4.021 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a61~porta_we_reg ; GART_BUF[5]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.107      ; 6.085      ;
; 4.023 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a63~porta_we_reg ; GART_BUF[7]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.150      ; 6.126      ;
; 4.049 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a31~porta_we_reg ; GART_BUF[7]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.176      ; 6.126      ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK50MHZ'                                                                                                           ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; 0.094 ; COM1_STATE[2]                   ; COM1_CLOCK_X                    ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.579      ; 0.844      ;
; 0.354 ; DIV_7[1]                        ; DIV_7[1]                        ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DIV_7[2]                        ; DIV_7[2]                        ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; SWITCH_L[0]                     ; SWITCH_L[0]                     ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 0.597      ;
; 0.365 ; COCOKEY:coco_keyboard|KB_CLK[0] ; COCOKEY:coco_keyboard|KB_CLK[0] ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; DIV_7[0]                        ; DIV_7[0]                        ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.072      ; 0.608      ;
; 0.366 ; CLK[0]                          ; CLK[0]                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 0.608      ;
; 0.387 ; DIV_14                          ; DIV_14                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.039      ; 0.597      ;
; 0.392 ; DIV_7[2]                        ; DIV_7[1]                        ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.072      ; 0.635      ;
; 0.392 ; DIV_7[1]                        ; DIV_7[2]                        ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.072      ; 0.635      ;
; 0.395 ; DIV_7[1]                        ; DIV_7[0]                        ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.072      ; 0.638      ;
; 0.427 ; MCLOCK[5]                       ; MCLOCK[6]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.514      ; 1.112      ;
; 0.428 ; MCLOCK[8]                       ; MCLOCK[9]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.514      ; 1.113      ;
; 0.431 ; MCLOCK[1]                       ; MCLOCK[2]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.514      ; 1.116      ;
; 0.438 ; MCLOCK[7]                       ; MCLOCK[9]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.514      ; 1.123      ;
; 0.452 ; COCOKEY:coco_keyboard|KB_CLK[4] ; COCOKEY:coco_keyboard|KB_CLK[4] ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.039      ; 0.662      ;
; 0.510 ; COCOKEY:coco_keyboard|KB_CLK[3] ; COCOKEY:coco_keyboard|KB_CLK[4] ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.435      ; 1.116      ;
; 0.527 ; MCLOCK[4]                       ; MCLOCK[6]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.514      ; 1.212      ;
; 0.534 ; DIV_7[0]                        ; DIV_14                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.584      ; 1.289      ;
; 0.541 ; MCLOCK[3]                       ; MCLOCK[6]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.514      ; 1.226      ;
; 0.548 ; MCLOCK[5]                       ; MCLOCK[9]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.514      ; 1.233      ;
; 0.553 ; COM1_STATE[1]                   ; COM1_CLOCK_X                    ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.579      ; 1.303      ;
; 0.581 ; MCLOCK[7]                       ; MCLOCK[7]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.072      ; 0.824      ;
; 0.581 ; MCLOCK[5]                       ; MCLOCK[5]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.072      ; 0.824      ;
; 0.582 ; COCOKEY:coco_keyboard|KB_CLK[2] ; COCOKEY:coco_keyboard|KB_CLK[2] ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.072      ; 0.825      ;
; 0.583 ; MCLOCK[8]                       ; MCLOCK[8]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.072      ; 0.826      ;
; 0.583 ; MCLOCK[4]                       ; MCLOCK[4]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.072      ; 0.826      ;
; 0.585 ; COCOKEY:coco_keyboard|KB_CLK[3] ; COCOKEY:coco_keyboard|KB_CLK[3] ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.072      ; 0.828      ;
; 0.585 ; MCLOCK[3]                       ; MCLOCK[3]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.072      ; 0.828      ;
; 0.589 ; COM1_STATE[3]                   ; COM1_CLOCK_X                    ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.579      ; 1.339      ;
; 0.599 ; COCOKEY:coco_keyboard|KB_CLK[1] ; COCOKEY:coco_keyboard|KB_CLK[1] ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.072      ; 0.842      ;
; 0.600 ; MCLOCK[1]                       ; MCLOCK[1]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.072      ; 0.843      ;
; 0.604 ; COCOKEY:coco_keyboard|KB_CLK[0] ; COCOKEY:coco_keyboard|KB_CLK[1] ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.072      ; 0.847      ;
; 0.605 ; COCOKEY:coco_keyboard|KB_CLK[2] ; COCOKEY:coco_keyboard|KB_CLK[4] ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.435      ; 1.211      ;
; 0.610 ; COM1_STATE[4]                   ; COM1_STATE[4]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 0.852      ;
; 0.613 ; DIV_7[0]                        ; DIV_7[2]                        ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.072      ; 0.856      ;
; 0.614 ; DIV_7[0]                        ; DIV_7[1]                        ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.072      ; 0.857      ;
; 0.619 ; COCOKEY:coco_keyboard|KB_CLK[0] ; COCOKEY:coco_keyboard|KB_CLK[4] ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.435      ; 1.225      ;
; 0.619 ; COCOKEY:coco_keyboard|KB_CLK[1] ; COCOKEY:coco_keyboard|KB_CLK[4] ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.435      ; 1.225      ;
; 0.622 ; DIV_7[2]                        ; DIV_7[0]                        ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.072      ; 0.865      ;
; 0.634 ; MCLOCK[9]                       ; MCLOCK[9]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.039      ; 0.844      ;
; 0.636 ; MCLOCK[6]                       ; MCLOCK[6]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.039      ; 0.846      ;
; 0.636 ; MCLOCK[2]                       ; MCLOCK[2]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.039      ; 0.846      ;
; 0.645 ; COM1_STATE[2]                   ; COM1_STATE[2]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 0.887      ;
; 0.648 ; MCLOCK[4]                       ; MCLOCK[9]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.514      ; 1.333      ;
; 0.649 ; COM1_STATE[3]                   ; COM1_STATE[3]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 0.891      ;
; 0.651 ; MCLOCK[1]                       ; MCLOCK[6]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.514      ; 1.336      ;
; 0.656 ; COM1_STATE[0]                   ; COM1_STATE[0]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 0.898      ;
; 0.658 ; CLK[0]                          ; CLK[1]                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 0.900      ;
; 0.660 ; COM1_STATE[1]                   ; COM1_STATE[1]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 0.902      ;
; 0.662 ; MCLOCK[3]                       ; MCLOCK[9]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.514      ; 1.347      ;
; 0.680 ; COM1_STATE[0]                   ; COM1_CLOCK_X                    ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.579      ; 1.430      ;
; 0.693 ; MCLOCK[0]                       ; MCLOCK[0]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.092      ; 0.956      ;
; 0.733 ; CLK[1]                          ; CLK[0]                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 0.975      ;
; 0.733 ; CLK[1]                          ; CLK[1]                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 0.975      ;
; 0.750 ; CLK[5]                          ; CLK[3]                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.074      ; 0.995      ;
; 0.772 ; MCLOCK[1]                       ; MCLOCK[9]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.514      ; 1.457      ;
; 0.803 ; COM1_STATE[4]                   ; COM1_CLOCK_X                    ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.579      ; 1.553      ;
; 0.848 ; CLK[4]                          ; CLK[5]                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.069      ; 1.088      ;
; 0.849 ; CLK[4]                          ; CLK[0]                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 1.091      ;
; 0.849 ; CLK[4]                          ; CLK[1]                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 1.091      ;
; 0.869 ; COCOKEY:coco_keyboard|KB_CLK[2] ; COCOKEY:coco_keyboard|KB_CLK[3] ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.072      ; 1.112      ;
; 0.869 ; MCLOCK[7]                       ; MCLOCK[8]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.072      ; 1.112      ;
; 0.870 ; MCLOCK[4]                       ; MCLOCK[5]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.072      ; 1.113      ;
; 0.872 ; COCOKEY:coco_keyboard|KB_CLK[0] ; COCOKEY:coco_keyboard|KB_CLK[2] ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.072      ; 1.115      ;
; 0.872 ; COCOKEY:coco_keyboard|KB_CLK[1] ; COCOKEY:coco_keyboard|KB_CLK[2] ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.072      ; 1.115      ;
; 0.873 ; MCLOCK[3]                       ; MCLOCK[4]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.072      ; 1.116      ;
; 0.880 ; MCLOCK[5]                       ; MCLOCK[7]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.072      ; 1.123      ;
; 0.883 ; COCOKEY:coco_keyboard|KB_CLK[0] ; COCOKEY:coco_keyboard|KB_CLK[3] ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.072      ; 1.126      ;
; 0.883 ; COCOKEY:coco_keyboard|KB_CLK[1] ; COCOKEY:coco_keyboard|KB_CLK[3] ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.072      ; 1.126      ;
; 0.884 ; MCLOCK[1]                       ; MCLOCK[3]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.072      ; 1.127      ;
; 0.884 ; MCLOCK[3]                       ; MCLOCK[5]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.072      ; 1.127      ;
; 0.908 ; CLK[1]                          ; CLK[5]                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.069      ; 1.148      ;
; 0.923 ; COM1_STATE[0]                   ; COM1_STATE[1]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 1.165      ;
; 0.933 ; COM1_STATE[2]                   ; COM1_STATE[3]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 1.175      ;
; 0.934 ; COM1_STATE[0]                   ; COM1_STATE[2]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 1.176      ;
; 0.935 ; CLK[5]                          ; CLK[2]                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.074      ; 1.180      ;
; 0.935 ; COM1_STATE[3]                   ; COM1_STATE[4]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 1.177      ;
; 0.937 ; CLK[5]                          ; CLK[4]                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.074      ; 1.182      ;
; 0.938 ; CLK[3]                          ; CLK[3]                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 1.180      ;
; 0.944 ; COM1_STATE[2]                   ; COM1_STATE[4]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 1.186      ;
; 0.947 ; COM1_STATE[1]                   ; COM1_STATE[2]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 1.189      ;
; 0.949 ; GART_BUF[4]                     ; RAM0_DATA_I[12]                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; -0.303     ; 0.817      ;
; 0.961 ; CLK[4]                          ; RAM0_BE0_N                      ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.069      ; 1.201      ;
; 0.963 ; CLK[4]                          ; RAM0_BE1_N                      ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.069      ; 1.203      ;
; 0.979 ; MCLOCK[5]                       ; MCLOCK[8]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.072      ; 1.222      ;
; 0.980 ; MCLOCK[4]                       ; MCLOCK[7]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.072      ; 1.223      ;
; 0.983 ; MCLOCK[1]                       ; MCLOCK[4]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.072      ; 1.226      ;
; 0.994 ; MCLOCK[1]                       ; MCLOCK[5]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.072      ; 1.237      ;
; 0.994 ; MCLOCK[3]                       ; MCLOCK[7]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.072      ; 1.237      ;
; 1.029 ; MCLOCK[6]                       ; MCLOCK[9]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.043      ; 1.243      ;
; 1.033 ; COM1_STATE[0]                   ; COM1_STATE[3]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 1.275      ;
; 1.040 ; CLK[5]                          ; CLK[5]                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.072      ; 1.283      ;
; 1.044 ; COM1_STATE[0]                   ; COM1_STATE[4]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 1.286      ;
; 1.046 ; CLK[2]                          ; CLK[2]                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 1.288      ;
; 1.046 ; COM1_STATE[1]                   ; COM1_STATE[3]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 1.288      ;
; 1.056 ; CLK[4]                          ; CLK[4]                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 1.298      ;
; 1.057 ; COM1_STATE[1]                   ; COM1_STATE[4]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 1.299      ;
; 1.066 ; COM1_STATE[3]                   ; COM1_STATE[2]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 1.308      ;
; 1.071 ; COM1_STATE[3]                   ; COM1_STATE[1]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 1.313      ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; CLK50MHZ ; 5.457 ; 0.000           ;
+----------+-------+-----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLK50MHZ ; 0.178 ; 0.000          ;
+----------+-------+----------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+-------+-------------------------------+
; Clock    ; Slack ; End Point TNS                 ;
+----------+-------+-------------------------------+
; CLK50MHZ ; 9.199 ; 0.000                         ;
+----------+-------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK50MHZ'                                                                                                                                                                     ;
+-------+------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node        ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 5.457 ; RAM0_ADDRESS[9]  ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a44~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.465     ; 4.087      ;
; 5.601 ; RAM0_ADDRESS[9]  ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a60~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.461     ; 3.947      ;
; 5.619 ; RAM0_ADDRESS[9]  ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a52~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.463     ; 3.927      ;
; 5.621 ; RAM0_ADDRESS[9]  ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a62~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.499     ; 3.889      ;
; 5.797 ; RAM0_ADDRESS[9]  ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a17~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.527     ; 3.685      ;
; 5.802 ; RAM0_ADDRESS[9]  ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a38~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.520     ; 3.687      ;
; 5.811 ; RAM0_ADDRESS[9]  ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a52~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.475     ; 3.723      ;
; 5.820 ; RAM0_ADDRESS[9]  ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a12~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.472     ; 3.717      ;
; 5.824 ; RAM0_ADDRESS[9]  ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a15~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.467     ; 3.718      ;
; 5.836 ; RAM0_ADDRESS[9]  ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a7~porta_address_reg0  ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.478     ; 3.695      ;
; 5.936 ; RAM0_ADDRESS[9]  ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a63~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.493     ; 3.580      ;
; 5.950 ; RAM0_ADDRESS[9]  ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a47~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.505     ; 3.554      ;
; 5.957 ; RAM0_ADDRESS[9]  ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a33~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.488     ; 3.564      ;
; 5.963 ; RAM0_ADDRESS[9]  ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a1~porta_address_reg0  ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.505     ; 3.541      ;
; 5.972 ; RAM0_ADDRESS[9]  ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a57~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.493     ; 3.544      ;
; 5.977 ; RAM0_ADDRESS[9]  ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a60~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.484     ; 3.548      ;
; 5.982 ; RAM0_ADDRESS[9]  ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a46~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.512     ; 3.515      ;
; 6.031 ; RAM0_ADDRESS[9]  ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a54~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.520     ; 3.458      ;
; 6.101 ; RAM0_ADDRESS[6]  ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a6~porta_address_reg0  ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.509     ; 3.399      ;
; 6.122 ; RAM0_ADDRESS[9]  ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a6~porta_address_reg0  ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.470     ; 3.417      ;
; 6.126 ; RAM0_ADDRESS[6]  ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a17~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.524     ; 3.359      ;
; 6.135 ; RAM0_ADDRESS[9]  ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a46~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.475     ; 3.399      ;
; 6.135 ; RAM0_ADDRESS[6]  ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a46~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.509     ; 3.365      ;
; 6.140 ; RAM0_ADDRESS[9]  ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a6~porta_address_reg0  ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.512     ; 3.357      ;
; 6.145 ; RAM0_ADDRESS[6]  ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a54~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.517     ; 3.347      ;
; 6.186 ; RAM0_ADDRESS[6]  ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a63~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.490     ; 3.333      ;
; 6.186 ; RAM0_ADDRESS[9]  ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a56~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.466     ; 3.357      ;
; 6.190 ; RAM0_ADDRESS[6]  ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a47~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.502     ; 3.317      ;
; 6.209 ; RAM0_ADDRESS[15] ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a63~porta_we_reg       ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.493     ; 3.307      ;
; 6.210 ; RAM0_ADDRESS[6]  ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a17~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.462     ; 3.337      ;
; 6.211 ; RAM0_ADDRESS[2]  ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a17~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.524     ; 3.274      ;
; 6.219 ; RAM0_ADDRESS[15] ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a38~porta_we_reg       ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.520     ; 3.270      ;
; 6.224 ; RAM0_ADDRESS[2]  ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a54~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.517     ; 3.268      ;
; 6.227 ; RAM0_ADDRESS[2]  ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a6~porta_address_reg0  ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.509     ; 3.273      ;
; 6.233 ; RAM0_ADDRESS[15] ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a49~porta_we_reg       ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.440     ; 3.336      ;
; 6.235 ; RAM0_ADDRESS[15] ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a17~porta_we_reg       ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.465     ; 3.309      ;
; 6.236 ; RAM0_ADDRESS[2]  ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a38~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.517     ; 3.256      ;
; 6.244 ; RAM0_ADDRESS[15] ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a23~porta_we_reg       ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.459     ; 3.306      ;
; 6.246 ; RAM0_ADDRESS[2]  ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a46~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.509     ; 3.254      ;
; 6.251 ; RAM0_ADDRESS[2]  ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a47~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.502     ; 3.256      ;
; 6.251 ; RAM0_ADDRESS[15] ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a1~porta_we_reg        ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.505     ; 3.253      ;
; 6.252 ; RAM0_ADDRESS[15] ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a19~porta_we_reg       ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.462     ; 3.295      ;
; 6.261 ; RAM0_ADDRESS[11] ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a63~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.493     ; 3.255      ;
; 6.265 ; RAM0_ADDRESS[15] ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a17~porta_we_reg       ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.527     ; 3.217      ;
; 6.273 ; RAM0_ADDRESS[7]  ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a46~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.512     ; 3.224      ;
; 6.274 ; RAM0_ADDRESS[2]  ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a63~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.490     ; 3.245      ;
; 6.281 ; RAM0_ADDRESS[15] ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a2~porta_we_reg        ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.452     ; 3.276      ;
; 6.283 ; RAM0_ADDRESS[6]  ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a42~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.438     ; 3.288      ;
; 6.287 ; RAM0_ADDRESS[6]  ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a41~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.440     ; 3.282      ;
; 6.291 ; RAM0_ADDRESS[9]  ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a42~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.441     ; 3.277      ;
; 6.293 ; RAM0_ADDRESS[15] ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a10~porta_we_reg       ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.470     ; 3.246      ;
; 6.296 ; RAM0_ADDRESS[15] ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a60~porta_we_reg       ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.484     ; 3.229      ;
; 6.297 ; RAM0_ADDRESS[9]  ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a49~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.440     ; 3.272      ;
; 6.300 ; RAM0_ADDRESS[7]  ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a47~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.505     ; 3.204      ;
; 6.303 ; RAM0_ADDRESS[15] ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a56~porta_we_reg       ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.466     ; 3.240      ;
; 6.322 ; RAM0_ADDRESS[7]  ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a17~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.465     ; 3.222      ;
; 6.324 ; RAM0_ADDRESS[15] ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a54~porta_we_reg       ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.520     ; 3.165      ;
; 6.326 ; RAM0_ADDRESS[15] ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a6~porta_we_reg        ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.470     ; 3.213      ;
; 6.327 ; RAM0_ADDRESS[9]  ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a41~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.443     ; 3.239      ;
; 6.328 ; RAM0_ADDRESS[15] ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a36~porta_we_reg       ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.425     ; 3.256      ;
; 6.330 ; RAM0_ADDRESS[15] ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a55~porta_we_reg       ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.449     ; 3.230      ;
; 6.335 ; RAM0_ADDRESS[15] ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a7~porta_we_reg        ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.460     ; 3.214      ;
; 6.338 ; RAM0_ADDRESS[9]  ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a58~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.445     ; 3.226      ;
; 6.338 ; RAM0_ADDRESS[15] ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a39~porta_we_reg       ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.458     ; 3.213      ;
; 6.345 ; RAM0_RW_N        ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a17~porta_we_reg       ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.465     ; 3.199      ;
; 6.346 ; RAM0_ADDRESS[7]  ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a63~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.493     ; 3.170      ;
; 6.346 ; RAM0_ADDRESS[15] ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a62~porta_we_reg       ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.456     ; 3.207      ;
; 6.352 ; RAM0_ADDRESS[9]  ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a62~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.456     ; 3.201      ;
; 6.354 ; RAM0_RW_N        ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a23~porta_we_reg       ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.459     ; 3.196      ;
; 6.355 ; RAM0_ADDRESS[9]  ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a55~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.457     ; 3.197      ;
; 6.360 ; RAM0_ADDRESS[6]  ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a49~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.437     ; 3.212      ;
; 6.361 ; RAM0_RW_N        ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a1~porta_we_reg        ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.505     ; 3.143      ;
; 6.362 ; RAM0_ADDRESS[15] ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a22~porta_we_reg       ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.466     ; 3.181      ;
; 6.362 ; RAM0_RW_N        ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a19~porta_we_reg       ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.462     ; 3.185      ;
; 6.364 ; RAM0_ADDRESS[9]  ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a57~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.453     ; 3.192      ;
; 6.366 ; RAM0_ADDRESS[15] ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a18~porta_we_reg       ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.434     ; 3.209      ;
; 6.367 ; RAM0_ADDRESS[9]  ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a7~porta_address_reg0  ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.460     ; 3.182      ;
; 6.367 ; RAM0_BE1_N       ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a17~porta_we_reg       ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.455     ; 3.187      ;
; 6.370 ; RAM0_RW_N        ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a63~porta_we_reg       ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.493     ; 3.146      ;
; 6.375 ; RAM0_RW_N        ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a17~porta_we_reg       ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.527     ; 3.107      ;
; 6.376 ; RAM0_BE1_N       ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a23~porta_we_reg       ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.449     ; 3.184      ;
; 6.380 ; RAM0_RW_N        ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a38~porta_we_reg       ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.520     ; 3.109      ;
; 6.383 ; RAM0_ADDRESS[15] ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a26~porta_we_reg       ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.466     ; 3.160      ;
; 6.384 ; RAM0_ADDRESS[15] ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a48~porta_we_reg       ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.474     ; 3.151      ;
; 6.384 ; RAM0_BE1_N       ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a19~porta_we_reg       ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.452     ; 3.173      ;
; 6.385 ; RAM0_ADDRESS[9]  ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a33~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.449     ; 3.175      ;
; 6.388 ; RAM0_ADDRESS[15] ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a51~porta_we_reg       ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.456     ; 3.165      ;
; 6.389 ; RAM0_ADDRESS[15] ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a61~porta_we_reg       ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.484     ; 3.136      ;
; 6.391 ; RAM0_RW_N        ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a2~porta_we_reg        ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.452     ; 3.166      ;
; 6.392 ; RAM0_ADDRESS[15] ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a59~porta_we_reg       ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.469     ; 3.148      ;
; 6.394 ; RAM0_ADDRESS[15] ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a6~porta_we_reg        ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.512     ; 3.103      ;
; 6.394 ; RAM0_RW_N        ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a49~porta_we_reg       ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.440     ; 3.175      ;
; 6.395 ; RAM0_ADDRESS[15] ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a50~porta_we_reg       ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.449     ; 3.165      ;
; 6.395 ; RAM0_ADDRESS[15] ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a46~porta_we_reg       ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.512     ; 3.102      ;
; 6.401 ; RAM0_DATA_I[1]   ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a57~porta_datain_reg0  ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.477     ; 3.131      ;
; 6.402 ; RAM0_ADDRESS[15] ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a47~porta_we_reg       ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.505     ; 3.102      ;
; 6.402 ; RAM0_ADDRESS[15] ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a30~porta_we_reg       ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.445     ; 3.162      ;
; 6.403 ; RAM0_ADDRESS[15] ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a3~porta_we_reg        ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.465     ; 3.141      ;
; 6.403 ; RAM0_RW_N        ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a10~porta_we_reg       ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.470     ; 3.136      ;
; 6.404 ; RAM0_ADDRESS[15] ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a55~porta_we_reg       ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.457     ; 3.148      ;
+-------+------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK50MHZ'                                                                                                           ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; 0.178 ; SWITCH_L[0]                     ; SWITCH_L[0]                     ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; DIV_7[1]                        ; DIV_7[1]                        ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; DIV_7[2]                        ; DIV_7[2]                        ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.045      ; 0.307      ;
; 0.185 ; DIV_7[0]                        ; DIV_7[0]                        ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.045      ; 0.314      ;
; 0.186 ; CLK[0]                          ; CLK[0]                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.044      ; 0.314      ;
; 0.189 ; COCOKEY:coco_keyboard|KB_CLK[0] ; COCOKEY:coco_keyboard|KB_CLK[0] ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.041      ; 0.314      ;
; 0.193 ; DIV_7[1]                        ; DIV_7[2]                        ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.045      ; 0.322      ;
; 0.197 ; DIV_7[2]                        ; DIV_7[1]                        ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.045      ; 0.326      ;
; 0.199 ; DIV_14                          ; DIV_14                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; DIV_7[1]                        ; DIV_7[0]                        ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.045      ; 0.328      ;
; 0.230 ; COM1_STATE[2]                   ; COM1_CLOCK_X                    ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.097      ; 0.411      ;
; 0.231 ; COCOKEY:coco_keyboard|KB_CLK[4] ; COCOKEY:coco_keyboard|KB_CLK[4] ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.022      ; 0.337      ;
; 0.242 ; COCOKEY:coco_keyboard|KB_CLK[3] ; COCOKEY:coco_keyboard|KB_CLK[4] ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.248      ; 0.574      ;
; 0.284 ; MCLOCK[8]                       ; MCLOCK[8]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.046      ; 0.414      ;
; 0.285 ; MCLOCK[7]                       ; MCLOCK[7]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.046      ; 0.415      ;
; 0.285 ; MCLOCK[5]                       ; MCLOCK[5]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.046      ; 0.415      ;
; 0.285 ; MCLOCK[4]                       ; MCLOCK[4]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.046      ; 0.415      ;
; 0.286 ; MCLOCK[3]                       ; MCLOCK[3]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.046      ; 0.416      ;
; 0.289 ; COCOKEY:coco_keyboard|KB_CLK[2] ; COCOKEY:coco_keyboard|KB_CLK[2] ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.041      ; 0.414      ;
; 0.291 ; COCOKEY:coco_keyboard|KB_CLK[3] ; COCOKEY:coco_keyboard|KB_CLK[3] ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.041      ; 0.416      ;
; 0.291 ; MCLOCK[1]                       ; MCLOCK[1]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.046      ; 0.421      ;
; 0.294 ; COCOKEY:coco_keyboard|KB_CLK[2] ; COCOKEY:coco_keyboard|KB_CLK[4] ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.248      ; 0.626      ;
; 0.295 ; COCOKEY:coco_keyboard|KB_CLK[1] ; COCOKEY:coco_keyboard|KB_CLK[1] ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; COM1_STATE[4]                   ; COM1_STATE[4]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.044      ; 0.423      ;
; 0.299 ; COCOKEY:coco_keyboard|KB_CLK[0] ; COCOKEY:coco_keyboard|KB_CLK[1] ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.041      ; 0.424      ;
; 0.303 ; DIV_7[0]                        ; DIV_7[2]                        ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.045      ; 0.432      ;
; 0.305 ; DIV_7[0]                        ; DIV_7[1]                        ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.045      ; 0.434      ;
; 0.307 ; COCOKEY:coco_keyboard|KB_CLK[1] ; COCOKEY:coco_keyboard|KB_CLK[4] ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.248      ; 0.639      ;
; 0.308 ; DIV_7[2]                        ; DIV_7[0]                        ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.045      ; 0.437      ;
; 0.310 ; COCOKEY:coco_keyboard|KB_CLK[0] ; COCOKEY:coco_keyboard|KB_CLK[4] ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.248      ; 0.642      ;
; 0.317 ; MCLOCK[9]                       ; MCLOCK[9]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.024      ; 0.425      ;
; 0.318 ; MCLOCK[2]                       ; MCLOCK[2]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.024      ; 0.426      ;
; 0.319 ; MCLOCK[6]                       ; MCLOCK[6]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.024      ; 0.427      ;
; 0.326 ; COM1_STATE[2]                   ; COM1_STATE[2]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.044      ; 0.454      ;
; 0.327 ; COM1_STATE[3]                   ; COM1_STATE[3]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.044      ; 0.455      ;
; 0.329 ; CLK[0]                          ; CLK[1]                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.044      ; 0.457      ;
; 0.330 ; COM1_STATE[0]                   ; COM1_STATE[0]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.044      ; 0.458      ;
; 0.332 ; COM1_STATE[1]                   ; COM1_STATE[1]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.044      ; 0.460      ;
; 0.362 ; MCLOCK[0]                       ; MCLOCK[0]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.052      ; 0.498      ;
; 0.364 ; CLK[1]                          ; CLK[0]                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.044      ; 0.492      ;
; 0.364 ; CLK[1]                          ; CLK[1]                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.044      ; 0.492      ;
; 0.369 ; CLK[5]                          ; CLK[3]                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.046      ; 0.499      ;
; 0.403 ; MCLOCK[2]                       ; MCLOCK[3]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.088      ; 0.575      ;
; 0.404 ; MCLOCK[6]                       ; MCLOCK[7]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.088      ; 0.576      ;
; 0.420 ; CLK[4]                          ; CLK[5]                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.042      ; 0.546      ;
; 0.426 ; CLK[4]                          ; CLK[0]                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.044      ; 0.554      ;
; 0.426 ; CLK[4]                          ; CLK[1]                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.044      ; 0.554      ;
; 0.434 ; MCLOCK[4]                       ; MCLOCK[5]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.046      ; 0.564      ;
; 0.438 ; COCOKEY:coco_keyboard|KB_CLK[2] ; COCOKEY:coco_keyboard|KB_CLK[3] ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.041      ; 0.563      ;
; 0.439 ; MCLOCK[8]                       ; MCLOCK[9]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.040      ; 0.563      ;
; 0.443 ; MCLOCK[7]                       ; MCLOCK[8]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.046      ; 0.573      ;
; 0.444 ; MCLOCK[3]                       ; MCLOCK[4]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.046      ; 0.574      ;
; 0.446 ; MCLOCK[5]                       ; MCLOCK[7]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.046      ; 0.576      ;
; 0.447 ; MCLOCK[1]                       ; MCLOCK[3]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.046      ; 0.577      ;
; 0.447 ; MCLOCK[3]                       ; MCLOCK[5]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.046      ; 0.577      ;
; 0.448 ; COCOKEY:coco_keyboard|KB_CLK[1] ; COCOKEY:coco_keyboard|KB_CLK[2] ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.041      ; 0.573      ;
; 0.449 ; MCLOCK[5]                       ; MCLOCK[6]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.040      ; 0.573      ;
; 0.450 ; MCLOCK[1]                       ; MCLOCK[2]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.040      ; 0.574      ;
; 0.451 ; COCOKEY:coco_keyboard|KB_CLK[1] ; COCOKEY:coco_keyboard|KB_CLK[3] ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.041      ; 0.576      ;
; 0.451 ; COCOKEY:coco_keyboard|KB_CLK[0] ; COCOKEY:coco_keyboard|KB_CLK[2] ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.041      ; 0.576      ;
; 0.452 ; MCLOCK[7]                       ; MCLOCK[9]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.040      ; 0.576      ;
; 0.454 ; COCOKEY:coco_keyboard|KB_CLK[0] ; COCOKEY:coco_keyboard|KB_CLK[3] ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.041      ; 0.579      ;
; 0.456 ; COM1_STATE[1]                   ; COM1_CLOCK_X                    ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.097      ; 0.637      ;
; 0.458 ; CLK[1]                          ; CLK[5]                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.042      ; 0.584      ;
; 0.460 ; CLK[3]                          ; CLK[3]                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.044      ; 0.588      ;
; 0.464 ; CLK[5]                          ; CLK[2]                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.046      ; 0.594      ;
; 0.466 ; MCLOCK[2]                       ; MCLOCK[4]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.088      ; 0.638      ;
; 0.467 ; MCLOCK[6]                       ; MCLOCK[8]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.088      ; 0.639      ;
; 0.467 ; CLK[5]                          ; CLK[4]                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.046      ; 0.597      ;
; 0.469 ; MCLOCK[2]                       ; MCLOCK[5]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.088      ; 0.641      ;
; 0.471 ; CLK[4]                          ; RAM0_BE0_N                      ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.042      ; 0.597      ;
; 0.473 ; CLK[4]                          ; RAM0_BE1_N                      ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.042      ; 0.599      ;
; 0.476 ; COM1_STATE[3]                   ; COM1_STATE[4]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.044      ; 0.604      ;
; 0.477 ; COM1_STATE[0]                   ; COM1_STATE[1]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.044      ; 0.605      ;
; 0.478 ; DIV_7[0]                        ; DIV_14                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.102      ; 0.664      ;
; 0.480 ; COM1_STATE[0]                   ; COM1_STATE[2]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.044      ; 0.608      ;
; 0.481 ; COM1_STATE[1]                   ; COM1_STATE[2]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.044      ; 0.609      ;
; 0.482 ; COM1_STATE[3]                   ; COM1_CLOCK_X                    ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.097      ; 0.663      ;
; 0.484 ; COM1_STATE[2]                   ; COM1_STATE[3]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.044      ; 0.612      ;
; 0.487 ; COM1_STATE[2]                   ; COM1_STATE[4]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.044      ; 0.615      ;
; 0.489 ; GART_BUF[4]                     ; RAM0_DATA_I[12]                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; -0.180     ; 0.393      ;
; 0.500 ; MCLOCK[4]                       ; MCLOCK[7]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.046      ; 0.630      ;
; 0.503 ; MCLOCK[4]                       ; MCLOCK[6]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.040      ; 0.627      ;
; 0.509 ; MCLOCK[5]                       ; MCLOCK[8]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.046      ; 0.639      ;
; 0.510 ; MCLOCK[1]                       ; MCLOCK[4]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.046      ; 0.640      ;
; 0.513 ; MCLOCK[1]                       ; MCLOCK[5]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.046      ; 0.643      ;
; 0.513 ; MCLOCK[3]                       ; MCLOCK[7]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.046      ; 0.643      ;
; 0.516 ; MCLOCK[3]                       ; MCLOCK[6]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.040      ; 0.640      ;
; 0.518 ; MCLOCK[5]                       ; MCLOCK[9]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.040      ; 0.642      ;
; 0.519 ; CLK[2]                          ; CLK[2]                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.044      ; 0.647      ;
; 0.520 ; COM1_STATE[3]                   ; COM1_STATE[2]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.044      ; 0.648      ;
; 0.524 ; COM1_STATE[0]                   ; COM1_CLOCK_X                    ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.097      ; 0.705      ;
; 0.526 ; CLK[4]                          ; CLK[4]                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.044      ; 0.654      ;
; 0.530 ; COM1_STATE[3]                   ; COM1_STATE[0]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.044      ; 0.658      ;
; 0.532 ; MCLOCK[6]                       ; MCLOCK[9]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.026      ; 0.642      ;
; 0.535 ; MCLOCK[2]                       ; MCLOCK[7]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.088      ; 0.707      ;
; 0.537 ; CLK[5]                          ; CLK[5]                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.044      ; 0.665      ;
; 0.542 ; COM1_CLOCK_X                    ; COM1_CLOCK_X                    ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.043      ; 0.669      ;
; 0.543 ; CLK[0]                          ; RAM0_RW_N                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.052      ; 0.679      ;
; 0.543 ; COM1_STATE[0]                   ; COM1_STATE[3]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.044      ; 0.671      ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                         ;
+------------------+-------+-------+----------+---------+---------------------+
; Clock            ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack ; 2.209 ; 0.094 ; N/A      ; N/A     ; 9.199               ;
;  CLK50MHZ        ; 2.209 ; 0.094 ; N/A      ; N/A     ; 9.199               ;
; Design-wide TNS  ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLK50MHZ        ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; RED7          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GREEN7        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BLUE7         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RED6          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GREEN6        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BLUE6         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RED5          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GREEN5        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BLUE5         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RED4          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GREEN4        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BLUE4         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RED3          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GREEN3        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BLUE3         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RED2          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GREEN2        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BLUE2         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RED1          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GREEN1        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BLUE1         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RED0          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GREEN0        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BLUE0         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; H_SYNC        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; V_SYNC        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DE1TXD        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPTTXD        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCL       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_XCK       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PADDLE_MCLK   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HBLANK        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VBLANK        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_DAT       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLK27MHZ                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCDAT              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_DAT                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[0]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[1]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[2]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[3]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[4]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[5]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[6]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[7]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLK50MHZ                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_BCLK                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; P_SWITCH[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; P_SWITCH[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; P_SWITCH[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; P_SWITCH[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_DACLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PADDLE_CLK[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PADDLE_CLK[2]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PADDLE_CLK[3]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PADDLE_CLK[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OPTRXD                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DE1RXD                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ps2_clk                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ps2_data                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; RED7          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GREEN7        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; BLUE7         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; RED6          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GREEN6        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; BLUE6         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; RED5          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GREEN5        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; BLUE5         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; RED4          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GREEN4        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; BLUE4         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; RED3          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GREEN3        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; BLUE3         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; RED2          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GREEN2        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; BLUE2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; RED1          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GREEN1        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; BLUE1         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; RED0          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GREEN0        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; BLUE0         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; H_SYNC        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; V_SYNC        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_SYNC_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DE1TXD        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; OPTTXD        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; I2C_SCL       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AUD_XCK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; PADDLE_MCLK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HBLANK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VBLANK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; I2C_DAT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; RED7          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GREEN7        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; BLUE7         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; RED6          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GREEN6        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; BLUE6         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; RED5          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GREEN5        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; BLUE5         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; RED4          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GREEN4        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; BLUE4         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; RED3          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GREEN3        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; BLUE3         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; RED2          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GREEN2        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; BLUE2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; RED1          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GREEN1        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; BLUE1         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; RED0          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GREEN0        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; BLUE0         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; H_SYNC        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; V_SYNC        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_SYNC_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DE1TXD        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; OPTTXD        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; I2C_SCL       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AUD_XCK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; PADDLE_MCLK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HBLANK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VBLANK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; I2C_DAT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; RED7          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GREEN7        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; BLUE7         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; RED6          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GREEN6        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; BLUE6         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; RED5          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GREEN5        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; BLUE5         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; RED4          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GREEN4        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; BLUE4         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; RED3          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GREEN3        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; BLUE3         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; RED2          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GREEN2        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; BLUE2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; RED1          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GREEN1        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; BLUE1         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; RED0          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GREEN0        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; BLUE0         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; H_SYNC        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; V_SYNC        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_SYNC_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DE1TXD        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; OPTTXD        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; I2C_SCL       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AUD_XCK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; PADDLE_MCLK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HBLANK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VBLANK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; I2C_DAT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK50MHZ   ; CLK50MHZ ; 15       ; 2438     ; 512      ; 969      ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK50MHZ   ; CLK50MHZ ; 15       ; 2438     ; 512      ; 969      ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 24    ; 24   ;
; Unconstrained Input Ports       ; 18    ; 18   ;
; Unconstrained Input Port Paths  ; 252   ; 252  ;
; Unconstrained Output Ports      ; 32    ; 32   ;
; Unconstrained Output Port Paths ; 43    ; 43   ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------+
; Clock Status Summary                                              ;
+---------------------------------+----------+------+---------------+
; Target                          ; Clock    ; Type ; Status        ;
+---------------------------------+----------+------+---------------+
; AUD_BCLK                        ;          ; Base ; Unconstrained ;
; AUD_DACLRCK                     ;          ; Base ; Unconstrained ;
; CART_INT_IN_N                   ;          ; Base ; Unconstrained ;
; CLK27MHZ                        ; CLK50MHZ ; Base ; Constrained   ;
; CLK50MHZ                        ; CLK50MHZ ; Base ; Constrained   ;
; COCO3VIDEO:COCOVID|HSYNC_N      ;          ; Base ; Unconstrained ;
; COCO3VIDEO:COCOVID|VBLANKING    ;          ; Base ; Unconstrained ;
; COCO3VIDEO:COCOVID|VSYNC_N      ;          ; Base ; Unconstrained ;
; COCOKEY:coco_keyboard|KB_CLK[4] ;          ; Base ; Unconstrained ;
; COCOKEY:coco_keyboard|RESET     ;          ; Base ; Unconstrained ;
; COM1_CLOCK                      ;          ; Base ; Unconstrained ;
; COM1_CLOCK_X                    ;          ; Base ; Unconstrained ;
; COM2_STATE[2]                   ;          ; Base ; Unconstrained ;
; MCLOCK[0]                       ;          ; Base ; Unconstrained ;
; MCLOCK[2]                       ;          ; Base ; Unconstrained ;
; MCLOCK[6]                       ;          ; Base ; Unconstrained ;
; MCLOCK[9]                       ;          ; Base ; Unconstrained ;
; PADDLE_CLK[0]                   ;          ; Base ; Unconstrained ;
; PADDLE_CLK[1]                   ;          ; Base ; Unconstrained ;
; PADDLE_CLK[2]                   ;          ; Base ; Unconstrained ;
; PADDLE_CLK[3]                   ;          ; Base ; Unconstrained ;
; PH_2_RAW                        ;          ; Base ; Unconstrained ;
; P_SWITCH[0]                     ;          ; Base ; Unconstrained ;
; TIMER_INT_N                     ;          ; Base ; Unconstrained ;
; V_SYNC~reg0                     ;          ; Base ; Unconstrained ;
; glb6551:RS232|TX_CLK_REG        ;          ; Base ; Unconstrained ;
+---------------------------------+----------+------+---------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; AUD_DACLRCK ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DE1RXD      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[2]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[4]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[5]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[6]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[7]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_DAT     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPTRXD      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; P_SWITCH[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; P_SWITCH[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; P_SWITCH[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; P_SWITCH[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2_clk     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2_data    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; AUD_DACDAT  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_XCK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BLUE4       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BLUE5       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BLUE6       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BLUE7       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DE1TXD      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GREEN4      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GREEN5      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GREEN6      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GREEN7      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HBLANK      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; H_SYNC      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_DAT     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SCL     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPTTXD      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PADDLE_MCLK ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RED4        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RED5        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RED6        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RED7        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VBLANK      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_CLK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; V_SYNC      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; AUD_DACLRCK ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DE1RXD      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[2]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[4]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[5]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[6]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[7]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_DAT     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPTRXD      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; P_SWITCH[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; P_SWITCH[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; P_SWITCH[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; P_SWITCH[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2_clk     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2_data    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; AUD_DACDAT  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_XCK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BLUE4       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BLUE5       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BLUE6       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BLUE7       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DE1TXD      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GREEN4      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GREEN5      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GREEN6      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GREEN7      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HBLANK      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; H_SYNC      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_DAT     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SCL     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPTTXD      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PADDLE_MCLK ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RED4        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RED5        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RED6        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RED7        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VBLANK      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_CLK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; V_SYNC      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition
    Info: Processing started: Wed Aug 04 22:58:36 2021
Info: Command: quartus_sta coco3fpga_dw -c coco3fpga_dw
Info: qsta_default_script.tcl version: #1
Info (20032): Parallel compilation is enabled and will use up to 8 processors
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 29 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_14i1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_ue9:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_te9:dffpipe12|dffe13a* 
    Info (332165): Entity dcfifo_m6m1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a* 
    Info (332165): Entity dcfifo_s6m1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_se9:dffpipe8|dffe9a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_re9:dffpipe5|dffe6a* 
Info (332104): Reading SDC File: 'coco3fpga_dw.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at CoCo3FPGA_dw.sdc(18): RAM0_DATA* could not be matched with a port File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 18
Warning (332049): Ignored set_input_delay at CoCo3FPGA_dw.sdc(18): Argument <targets> is an empty collection File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 18
    Info (332050): set_input_delay -fall -max -clock CLK50MHZ 10 [get_ports RAM0_DATA*] File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 18
Warning (332049): Ignored set_input_delay at CoCo3FPGA_dw.sdc(19): Argument <targets> is an empty collection File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 19
    Info (332050): set_input_delay -fall -min -clock CLK50MHZ 10 [get_ports RAM0_DATA*] File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 19
Warning (332049): Ignored set_output_delay at CoCo3FPGA_dw.sdc(20): Argument <targets> is an empty collection File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 20
    Info (332050): set_output_delay -fall -min -clock CLK50MHZ -0.5 [get_ports RAM0_DATA*] File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 20
Warning (332049): Ignored set_output_delay at CoCo3FPGA_dw.sdc(21): Argument <targets> is an empty collection File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 21
    Info (332050): set_output_delay -fall -max -clock CLK50MHZ -0.5 [get_ports RAM0_DATA*] File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 21
Warning (332174): Ignored filter at CoCo3FPGA_dw.sdc(22): RAM0_ADDRESS* could not be matched with a port File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 22
Warning (332049): Ignored set_output_delay at CoCo3FPGA_dw.sdc(22): Argument <targets> is an empty collection File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 22
    Info (332050): set_output_delay -fall -clock CLK50MHZ 1 [get_ports RAM0_ADDRESS*] File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 22
Warning (332174): Ignored filter at CoCo3FPGA_dw.sdc(23): RAM0_RW* could not be matched with a port File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 23
Warning (332049): Ignored set_output_delay at CoCo3FPGA_dw.sdc(23): Argument <targets> is an empty collection File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 23
    Info (332050): set_output_delay -fall -clock CLK50MHZ 3 [get_ports RAM0_RW*] File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 23
Warning (332174): Ignored filter at CoCo3FPGA_dw.sdc(24): RAM0_BE* could not be matched with a port File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 24
Warning (332049): Ignored set_output_delay at CoCo3FPGA_dw.sdc(24): Argument <targets> is an empty collection File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 24
    Info (332050): set_output_delay -fall -clock CLK50MHZ 3 [get_ports RAM0_BE*] File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 24
Warning (332174): Ignored filter at CoCo3FPGA_dw.sdc(26): RAM1_DATA* could not be matched with a port File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 26
Warning (332049): Ignored set_input_delay at CoCo3FPGA_dw.sdc(26): Argument <targets> is an empty collection File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 26
    Info (332050): set_input_delay -fall -clock CLK50MHZ 10 [get_ports RAM1_DATA*] File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 26
Warning (332174): Ignored filter at CoCo3FPGA_dw.sdc(27): RAM1_ADDRESS* could not be matched with a port File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 27
Warning (332049): Ignored set_output_delay at CoCo3FPGA_dw.sdc(27): Argument <targets> is an empty collection File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 27
    Info (332050): set_output_delay -fall -clock CLK50MHZ 1 [get_ports RAM1_ADDRESS*] File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 27
Warning (332174): Ignored filter at CoCo3FPGA_dw.sdc(28): RAM1_RW* could not be matched with a port File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 28
Warning (332049): Ignored set_output_delay at CoCo3FPGA_dw.sdc(28): Argument <targets> is an empty collection File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 28
    Info (332050): set_output_delay -fall -clock CLK50MHZ 1 [get_ports RAM1_RW*] File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 28
Warning (332174): Ignored filter at CoCo3FPGA_dw.sdc(29): RAM1_BE* could not be matched with a port File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 29
Warning (332049): Ignored set_output_delay at CoCo3FPGA_dw.sdc(29): Argument <targets> is an empty collection File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 29
    Info (332050): set_output_delay -fall -clock CLK50MHZ 4 [get_ports RAM1_BE*] File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 29
Warning (332174): Ignored filter at CoCo3FPGA_dw.sdc(31): PH_2 could not be matched with a port File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 31
Warning (332049): Ignored set_output_delay at CoCo3FPGA_dw.sdc(31): Argument <targets> is an empty collection File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 31
    Info (332050): set_output_delay -fall -clock CLK50MHZ 1 [get_ports PH_2] File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 31
Warning (332060): Node: MCLOCK[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register RED7~reg0 is being clocked by MCLOCK[0]
Warning (332060): Node: PH_2_RAW was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register CRES[1] is being clocked by PH_2_RAW
Warning (332060): Node: MCLOCK[9] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register CPU_RESET is being clocked by MCLOCK[9]
Warning (332060): Node: COCOKEY:coco_keyboard|KB_CLK[4] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register COCOKEY:coco_keyboard|RESET is being clocked by COCOKEY:coco_keyboard|KB_CLK[4]
Warning (332060): Node: COCO3VIDEO:COCOVID|VSYNC_N was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register COCOKEY:coco_keyboard|SLO_RESET[2] is being clocked by COCO3VIDEO:COCOVID|VSYNC_N
Warning (332060): Node: COCO3VIDEO:COCOVID|HSYNC_N was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register COCO3VIDEO:COCOVID|VSYNC_N is being clocked by COCO3VIDEO:COCOVID|HSYNC_N
Warning (332060): Node: MCLOCK[2] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register FIFO_READ:FIFO_READ_inst|dcfifo:dcfifo_component|dcfifo_m6m1:auto_generated|altsyncram_hs61:fifo_ram|ram_block11a0~porta_we_reg is being clocked by MCLOCK[2]
Warning (332060): Node: TIMER_INT_N was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register TIMER3_FIRQ_STAT_N is being clocked by TIMER_INT_N
Warning (332060): Node: COCO3VIDEO:COCOVID|VBLANKING was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch COCO3VIDEO:COCOVID|ROW_ADD[5]~59 is being clocked by COCO3VIDEO:COCOVID|VBLANKING
Warning (332060): Node: CART_INT_IN_N was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register CART3_IRQ_STAT_N is being clocked by CART_INT_IN_N
Warning (332060): Node: V_SYNC~reg0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register SEC[9] is being clocked by V_SYNC~reg0
Warning (332060): Node: MCLOCK[6] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register I2C:GLB_I2C|DONE is being clocked by MCLOCK[6]
Warning (332060): Node: COM1_CLOCK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register glb6850:COM1|UART_RX:RX|READY is being clocked by COM1_CLOCK
Warning (332060): Node: COM1_CLOCK_X was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register COM1_CLOCK is being clocked by COM1_CLOCK_X
Warning (332060): Node: glb6551:RS232|TX_CLK_REG was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register glb6551:RS232|uart51_tx:tx|TX_DONE is being clocked by glb6551:RS232|TX_CLK_REG
Warning (332060): Node: COM2_STATE[2] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register glb6551:RS232|TX_CLK_REG is being clocked by COM2_STATE[2]
Warning (332060): Node: P_SWITCH[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register KEY3_IRQ_STAT_N is being clocked by P_SWITCH[0]
Warning (332060): Node: PADDLE_CLK[1] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register JOY2_COUNT[0] is being clocked by PADDLE_CLK[1]
Warning (332060): Node: PADDLE_CLK[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register JOY1_COUNT[0] is being clocked by PADDLE_CLK[0]
Warning (332060): Node: PADDLE_CLK[2] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register JOY3_COUNT[0] is being clocked by PADDLE_CLK[2]
Warning (332060): Node: PADDLE_CLK[3] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register JOY4_COUNT[0] is being clocked by PADDLE_CLK[3]
Warning (332060): Node: AUD_DACLRCK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register altshift_taps:LEFT_BUF2_rtl_0|shift_taps_56m:auto_generated|altsyncram_uk31:altsyncram4|ram_block5a0 is being clocked by AUD_DACLRCK
Warning (332060): Node: AUD_BCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register AUD_DACDAT~reg0 is being clocked by AUD_BCLK
Warning (332060): Node: COCOKEY:coco_keyboard|RESET was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MUGS is being clocked by COCOKEY:coco_keyboard|RESET
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 2.209
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.209               0.000 CLK50MHZ 
Info (332146): Worst-case hold slack is 0.225
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.225               0.000 CLK50MHZ 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.518
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.518               0.000 CLK50MHZ 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: MCLOCK[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register RED7~reg0 is being clocked by MCLOCK[0]
Warning (332060): Node: PH_2_RAW was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register CRES[1] is being clocked by PH_2_RAW
Warning (332060): Node: MCLOCK[9] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register CPU_RESET is being clocked by MCLOCK[9]
Warning (332060): Node: COCOKEY:coco_keyboard|KB_CLK[4] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register COCOKEY:coco_keyboard|RESET is being clocked by COCOKEY:coco_keyboard|KB_CLK[4]
Warning (332060): Node: COCO3VIDEO:COCOVID|VSYNC_N was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register COCOKEY:coco_keyboard|SLO_RESET[2] is being clocked by COCO3VIDEO:COCOVID|VSYNC_N
Warning (332060): Node: COCO3VIDEO:COCOVID|HSYNC_N was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register COCO3VIDEO:COCOVID|VSYNC_N is being clocked by COCO3VIDEO:COCOVID|HSYNC_N
Warning (332060): Node: MCLOCK[2] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register FIFO_READ:FIFO_READ_inst|dcfifo:dcfifo_component|dcfifo_m6m1:auto_generated|altsyncram_hs61:fifo_ram|ram_block11a0~porta_we_reg is being clocked by MCLOCK[2]
Warning (332060): Node: TIMER_INT_N was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register TIMER3_FIRQ_STAT_N is being clocked by TIMER_INT_N
Warning (332060): Node: COCO3VIDEO:COCOVID|VBLANKING was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch COCO3VIDEO:COCOVID|ROW_ADD[5]~59 is being clocked by COCO3VIDEO:COCOVID|VBLANKING
Warning (332060): Node: CART_INT_IN_N was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register CART3_IRQ_STAT_N is being clocked by CART_INT_IN_N
Warning (332060): Node: V_SYNC~reg0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register SEC[9] is being clocked by V_SYNC~reg0
Warning (332060): Node: MCLOCK[6] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register I2C:GLB_I2C|DONE is being clocked by MCLOCK[6]
Warning (332060): Node: COM1_CLOCK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register glb6850:COM1|UART_RX:RX|READY is being clocked by COM1_CLOCK
Warning (332060): Node: COM1_CLOCK_X was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register COM1_CLOCK is being clocked by COM1_CLOCK_X
Warning (332060): Node: glb6551:RS232|TX_CLK_REG was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register glb6551:RS232|uart51_tx:tx|TX_DONE is being clocked by glb6551:RS232|TX_CLK_REG
Warning (332060): Node: COM2_STATE[2] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register glb6551:RS232|TX_CLK_REG is being clocked by COM2_STATE[2]
Warning (332060): Node: P_SWITCH[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register KEY3_IRQ_STAT_N is being clocked by P_SWITCH[0]
Warning (332060): Node: PADDLE_CLK[1] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register JOY2_COUNT[0] is being clocked by PADDLE_CLK[1]
Warning (332060): Node: PADDLE_CLK[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register JOY1_COUNT[0] is being clocked by PADDLE_CLK[0]
Warning (332060): Node: PADDLE_CLK[2] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register JOY3_COUNT[0] is being clocked by PADDLE_CLK[2]
Warning (332060): Node: PADDLE_CLK[3] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register JOY4_COUNT[0] is being clocked by PADDLE_CLK[3]
Warning (332060): Node: AUD_DACLRCK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register altshift_taps:LEFT_BUF2_rtl_0|shift_taps_56m:auto_generated|altsyncram_uk31:altsyncram4|ram_block5a0 is being clocked by AUD_DACLRCK
Warning (332060): Node: AUD_BCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register AUD_DACDAT~reg0 is being clocked by AUD_BCLK
Warning (332060): Node: COCOKEY:coco_keyboard|RESET was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MUGS is being clocked by COCOKEY:coco_keyboard|RESET
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 2.860
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.860               0.000 CLK50MHZ 
Info (332146): Worst-case hold slack is 0.094
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.094               0.000 CLK50MHZ 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.456
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.456               0.000 CLK50MHZ 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: MCLOCK[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register RED7~reg0 is being clocked by MCLOCK[0]
Warning (332060): Node: PH_2_RAW was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register CRES[1] is being clocked by PH_2_RAW
Warning (332060): Node: MCLOCK[9] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register CPU_RESET is being clocked by MCLOCK[9]
Warning (332060): Node: COCOKEY:coco_keyboard|KB_CLK[4] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register COCOKEY:coco_keyboard|RESET is being clocked by COCOKEY:coco_keyboard|KB_CLK[4]
Warning (332060): Node: COCO3VIDEO:COCOVID|VSYNC_N was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register COCOKEY:coco_keyboard|SLO_RESET[2] is being clocked by COCO3VIDEO:COCOVID|VSYNC_N
Warning (332060): Node: COCO3VIDEO:COCOVID|HSYNC_N was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register COCO3VIDEO:COCOVID|VSYNC_N is being clocked by COCO3VIDEO:COCOVID|HSYNC_N
Warning (332060): Node: MCLOCK[2] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register FIFO_READ:FIFO_READ_inst|dcfifo:dcfifo_component|dcfifo_m6m1:auto_generated|altsyncram_hs61:fifo_ram|ram_block11a0~porta_we_reg is being clocked by MCLOCK[2]
Warning (332060): Node: TIMER_INT_N was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register TIMER3_FIRQ_STAT_N is being clocked by TIMER_INT_N
Warning (332060): Node: COCO3VIDEO:COCOVID|VBLANKING was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch COCO3VIDEO:COCOVID|ROW_ADD[5]~59 is being clocked by COCO3VIDEO:COCOVID|VBLANKING
Warning (332060): Node: CART_INT_IN_N was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register CART3_IRQ_STAT_N is being clocked by CART_INT_IN_N
Warning (332060): Node: V_SYNC~reg0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register SEC[9] is being clocked by V_SYNC~reg0
Warning (332060): Node: MCLOCK[6] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register I2C:GLB_I2C|DONE is being clocked by MCLOCK[6]
Warning (332060): Node: COM1_CLOCK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register glb6850:COM1|UART_RX:RX|READY is being clocked by COM1_CLOCK
Warning (332060): Node: COM1_CLOCK_X was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register COM1_CLOCK is being clocked by COM1_CLOCK_X
Warning (332060): Node: glb6551:RS232|TX_CLK_REG was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register glb6551:RS232|uart51_tx:tx|TX_DONE is being clocked by glb6551:RS232|TX_CLK_REG
Warning (332060): Node: COM2_STATE[2] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register glb6551:RS232|TX_CLK_REG is being clocked by COM2_STATE[2]
Warning (332060): Node: P_SWITCH[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register KEY3_IRQ_STAT_N is being clocked by P_SWITCH[0]
Warning (332060): Node: PADDLE_CLK[1] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register JOY2_COUNT[0] is being clocked by PADDLE_CLK[1]
Warning (332060): Node: PADDLE_CLK[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register JOY1_COUNT[0] is being clocked by PADDLE_CLK[0]
Warning (332060): Node: PADDLE_CLK[2] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register JOY3_COUNT[0] is being clocked by PADDLE_CLK[2]
Warning (332060): Node: PADDLE_CLK[3] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register JOY4_COUNT[0] is being clocked by PADDLE_CLK[3]
Warning (332060): Node: AUD_DACLRCK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register altshift_taps:LEFT_BUF2_rtl_0|shift_taps_56m:auto_generated|altsyncram_uk31:altsyncram4|ram_block5a0 is being clocked by AUD_DACLRCK
Warning (332060): Node: AUD_BCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register AUD_DACDAT~reg0 is being clocked by AUD_BCLK
Warning (332060): Node: COCOKEY:coco_keyboard|RESET was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MUGS is being clocked by COCOKEY:coco_keyboard|RESET
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 5.457
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.457               0.000 CLK50MHZ 
Info (332146): Worst-case hold slack is 0.178
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.178               0.000 CLK50MHZ 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.199
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.199               0.000 CLK50MHZ 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 97 warnings
    Info: Peak virtual memory: 5344 megabytes
    Info: Processing ended: Wed Aug 04 22:59:04 2021
    Info: Elapsed time: 00:00:28
    Info: Total CPU time (on all processors): 00:00:20


