m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Administrator/Desktop/FPGA-Verilog/0224/Adder/simulation/modelsim
Eadder0_vhd
Z1 w1771903305
Z2 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z5 8C:/Users/Administrator/Desktop/FPGA-Verilog/0224/Adder/Adder0_vhd.vhd
Z6 FC:/Users/Administrator/Desktop/FPGA-Verilog/0224/Adder/Adder0_vhd.vhd
l0
L5
VJ7PN[4Dl4_7NHI?QjZ<RA3
!s100 4`4Bn>2gd@_AVobZG`T>D1
Z7 OV;C;10.5b;63
31
Z8 !s110 1771903725
!i10b 1
Z9 !s108 1771903725.000000
Z10 !s90 -reportprogress|300|-93|-work|work|C:/Users/Administrator/Desktop/FPGA-Verilog/0224/Adder/Adder0_vhd.vhd|
Z11 !s107 C:/Users/Administrator/Desktop/FPGA-Verilog/0224/Adder/Adder0_vhd.vhd|
!i113 1
Z12 o-93 -work work
Z13 tExplicit 1 CvgOpt 0
Artl
R2
R3
R4
DEx4 work 10 adder0_vhd 0 22 J7PN[4Dl4_7NHI?QjZ<RA3
l17
L16
Vc<_7UdNIl553>J6e7V>^>0
!s100 ORjhW9C>79S:V;8hc0O>W2
R7
31
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
vTb_Adder0
DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
R8
!i10b 1
!s100 G6SdL00Ic8z:b7@A]_8OF1
I<;19ASD2^i<^=7T0d:B0P0
VDg1SIo80bB@j0V0VzS_@n1
!s105 Tb_Adder0_sv_unit
S1
R0
w1771903717
8C:/Users/Administrator/Desktop/FPGA-Verilog/0224/Adder/Tb_Adder0.sv
FC:/Users/Administrator/Desktop/FPGA-Verilog/0224/Adder/Tb_Adder0.sv
L0 2
OV;L;10.5b;63
r1
!s85 0
31
R9
!s107 C:/Users/Administrator/Desktop/FPGA-Verilog/0224/Adder/Tb_Adder0.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/Administrator/Desktop/FPGA-Verilog/0224/Adder|C:/Users/Administrator/Desktop/FPGA-Verilog/0224/Adder/Tb_Adder0.sv|
!i113 1
o-sv -work work
!s92 -sv -work work +incdir+C:/Users/Administrator/Desktop/FPGA-Verilog/0224/Adder
tCvgOpt 0
n@tb_@adder0
