<?xml version="1.0" encoding="UTF-8" standalone="no" ?><workspace xmlns="http://actel.com/sweng/afi"><name>smartgen</name><netlistFormat>Verilog</netlistFormat><reports><resource select="T"/></reports><subproject libero="T"/><hdltype>Verilog</hdltype><componentInstances/><component name="blinky_sd::work"/><component name="PF_OSC_C0::work"/><component name="PF_CCC_C0::work"/><component name="PFSOC_INIT_MONITOR_C0::work"/><device die="PA5SOC025T" family="PolarFireSoC" package="fcvg484"/><component name="MSS_barebones::work"/><SmartGen version="8.0"/></workspace>