# Simulation  

This is a MyHDL based simulation for which either `Icarus Verilog` is required.

Run the following command for simulation:
```
make
```  