// Seed: 474866192
module module_0 (
    output id_0,
    output logic id_1,
    input id_2,
    inout logic id_3
);
  type_6(
      id_0, 1, 1, 1 << 1, (!1), 1'h0 == id_0
  );
endmodule
