// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _ecpri_demux_HH_
#define _ecpri_demux_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct ecpri_demux : public sc_module {
    // Port declarations 22
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_lv<128> > CU_data_in_TDATA;
    sc_in< sc_logic > CU_data_in_TVALID;
    sc_out< sc_logic > CU_data_in_TREADY;
    sc_in< sc_lv<1> > CU_data_in_TUSER;
    sc_in< sc_lv<16> > CU_data_in_TKEEP;
    sc_in< sc_lv<1> > CU_data_in_TLAST;
    sc_out< sc_lv<128> > control_data_out_TDATA;
    sc_out< sc_logic > control_data_out_TVALID;
    sc_in< sc_logic > control_data_out_TREADY;
    sc_out< sc_lv<1> > control_data_out_TUSER;
    sc_out< sc_lv<16> > control_data_out_TKEEP;
    sc_out< sc_lv<1> > control_data_out_TLAST;
    sc_out< sc_lv<128> > user_data_out_TDATA;
    sc_out< sc_logic > user_data_out_TVALID;
    sc_in< sc_logic > user_data_out_TREADY;
    sc_out< sc_lv<1> > user_data_out_TUSER;
    sc_out< sc_lv<16> > user_data_out_TKEEP;
    sc_out< sc_lv<1> > user_data_out_TLAST;
    sc_out< sc_lv<2> > ecpri_demux_eth_state_out_V;
    sc_out< sc_lv<8> > msg_type_out_V;


    // Module declarations
    ecpri_demux(sc_module_name name);
    SC_HAS_PROCESS(ecpri_demux);

    ~ecpri_demux();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_lv<128> > CU_data_in_V_data_V_0_data_out;
    sc_signal< sc_logic > CU_data_in_V_data_V_0_vld_in;
    sc_signal< sc_logic > CU_data_in_V_data_V_0_vld_out;
    sc_signal< sc_logic > CU_data_in_V_data_V_0_ack_in;
    sc_signal< sc_logic > CU_data_in_V_data_V_0_ack_out;
    sc_signal< sc_lv<128> > CU_data_in_V_data_V_0_payload_A;
    sc_signal< sc_lv<128> > CU_data_in_V_data_V_0_payload_B;
    sc_signal< sc_logic > CU_data_in_V_data_V_0_sel_rd;
    sc_signal< sc_logic > CU_data_in_V_data_V_0_sel_wr;
    sc_signal< sc_logic > CU_data_in_V_data_V_0_sel;
    sc_signal< sc_logic > CU_data_in_V_data_V_0_load_A;
    sc_signal< sc_logic > CU_data_in_V_data_V_0_load_B;
    sc_signal< sc_lv<2> > CU_data_in_V_data_V_0_state;
    sc_signal< sc_logic > CU_data_in_V_data_V_0_state_cmp_full;
    sc_signal< sc_lv<1> > CU_data_in_V_user_V_0_data_out;
    sc_signal< sc_logic > CU_data_in_V_user_V_0_vld_in;
    sc_signal< sc_logic > CU_data_in_V_user_V_0_vld_out;
    sc_signal< sc_logic > CU_data_in_V_user_V_0_ack_in;
    sc_signal< sc_logic > CU_data_in_V_user_V_0_ack_out;
    sc_signal< sc_lv<1> > CU_data_in_V_user_V_0_payload_A;
    sc_signal< sc_lv<1> > CU_data_in_V_user_V_0_payload_B;
    sc_signal< sc_logic > CU_data_in_V_user_V_0_sel_rd;
    sc_signal< sc_logic > CU_data_in_V_user_V_0_sel_wr;
    sc_signal< sc_logic > CU_data_in_V_user_V_0_sel;
    sc_signal< sc_logic > CU_data_in_V_user_V_0_load_A;
    sc_signal< sc_logic > CU_data_in_V_user_V_0_load_B;
    sc_signal< sc_lv<2> > CU_data_in_V_user_V_0_state;
    sc_signal< sc_logic > CU_data_in_V_user_V_0_state_cmp_full;
    sc_signal< sc_lv<16> > CU_data_in_V_keep_V_0_data_out;
    sc_signal< sc_logic > CU_data_in_V_keep_V_0_vld_in;
    sc_signal< sc_logic > CU_data_in_V_keep_V_0_vld_out;
    sc_signal< sc_logic > CU_data_in_V_keep_V_0_ack_in;
    sc_signal< sc_logic > CU_data_in_V_keep_V_0_ack_out;
    sc_signal< sc_lv<16> > CU_data_in_V_keep_V_0_payload_A;
    sc_signal< sc_lv<16> > CU_data_in_V_keep_V_0_payload_B;
    sc_signal< sc_logic > CU_data_in_V_keep_V_0_sel_rd;
    sc_signal< sc_logic > CU_data_in_V_keep_V_0_sel_wr;
    sc_signal< sc_logic > CU_data_in_V_keep_V_0_sel;
    sc_signal< sc_logic > CU_data_in_V_keep_V_0_load_A;
    sc_signal< sc_logic > CU_data_in_V_keep_V_0_load_B;
    sc_signal< sc_lv<2> > CU_data_in_V_keep_V_0_state;
    sc_signal< sc_logic > CU_data_in_V_keep_V_0_state_cmp_full;
    sc_signal< sc_lv<1> > CU_data_in_V_last_V_0_data_out;
    sc_signal< sc_logic > CU_data_in_V_last_V_0_vld_in;
    sc_signal< sc_logic > CU_data_in_V_last_V_0_vld_out;
    sc_signal< sc_logic > CU_data_in_V_last_V_0_ack_in;
    sc_signal< sc_logic > CU_data_in_V_last_V_0_ack_out;
    sc_signal< sc_lv<1> > CU_data_in_V_last_V_0_payload_A;
    sc_signal< sc_lv<1> > CU_data_in_V_last_V_0_payload_B;
    sc_signal< sc_logic > CU_data_in_V_last_V_0_sel_rd;
    sc_signal< sc_logic > CU_data_in_V_last_V_0_sel_wr;
    sc_signal< sc_logic > CU_data_in_V_last_V_0_sel;
    sc_signal< sc_logic > CU_data_in_V_last_V_0_load_A;
    sc_signal< sc_logic > CU_data_in_V_last_V_0_load_B;
    sc_signal< sc_lv<2> > CU_data_in_V_last_V_0_state;
    sc_signal< sc_logic > CU_data_in_V_last_V_0_state_cmp_full;
    sc_signal< sc_lv<128> > control_data_out_V_data_V_1_data_out;
    sc_signal< sc_logic > control_data_out_V_data_V_1_vld_in;
    sc_signal< sc_logic > control_data_out_V_data_V_1_vld_out;
    sc_signal< sc_logic > control_data_out_V_data_V_1_ack_in;
    sc_signal< sc_logic > control_data_out_V_data_V_1_ack_out;
    sc_signal< sc_lv<128> > control_data_out_V_data_V_1_payload_A;
    sc_signal< sc_lv<128> > control_data_out_V_data_V_1_payload_B;
    sc_signal< sc_logic > control_data_out_V_data_V_1_sel_rd;
    sc_signal< sc_logic > control_data_out_V_data_V_1_sel_wr;
    sc_signal< sc_logic > control_data_out_V_data_V_1_sel;
    sc_signal< sc_logic > control_data_out_V_data_V_1_load_A;
    sc_signal< sc_logic > control_data_out_V_data_V_1_load_B;
    sc_signal< sc_lv<2> > control_data_out_V_data_V_1_state;
    sc_signal< sc_logic > control_data_out_V_data_V_1_state_cmp_full;
    sc_signal< sc_lv<1> > control_data_out_V_user_V_1_data_out;
    sc_signal< sc_logic > control_data_out_V_user_V_1_vld_in;
    sc_signal< sc_logic > control_data_out_V_user_V_1_vld_out;
    sc_signal< sc_logic > control_data_out_V_user_V_1_ack_in;
    sc_signal< sc_logic > control_data_out_V_user_V_1_ack_out;
    sc_signal< sc_lv<1> > control_data_out_V_user_V_1_payload_A;
    sc_signal< sc_lv<1> > control_data_out_V_user_V_1_payload_B;
    sc_signal< sc_logic > control_data_out_V_user_V_1_sel_rd;
    sc_signal< sc_logic > control_data_out_V_user_V_1_sel_wr;
    sc_signal< sc_logic > control_data_out_V_user_V_1_sel;
    sc_signal< sc_logic > control_data_out_V_user_V_1_load_A;
    sc_signal< sc_logic > control_data_out_V_user_V_1_load_B;
    sc_signal< sc_lv<2> > control_data_out_V_user_V_1_state;
    sc_signal< sc_logic > control_data_out_V_user_V_1_state_cmp_full;
    sc_signal< sc_lv<16> > control_data_out_V_keep_V_1_data_out;
    sc_signal< sc_logic > control_data_out_V_keep_V_1_vld_in;
    sc_signal< sc_logic > control_data_out_V_keep_V_1_vld_out;
    sc_signal< sc_logic > control_data_out_V_keep_V_1_ack_in;
    sc_signal< sc_logic > control_data_out_V_keep_V_1_ack_out;
    sc_signal< sc_lv<16> > control_data_out_V_keep_V_1_payload_A;
    sc_signal< sc_lv<16> > control_data_out_V_keep_V_1_payload_B;
    sc_signal< sc_logic > control_data_out_V_keep_V_1_sel_rd;
    sc_signal< sc_logic > control_data_out_V_keep_V_1_sel_wr;
    sc_signal< sc_logic > control_data_out_V_keep_V_1_sel;
    sc_signal< sc_logic > control_data_out_V_keep_V_1_load_A;
    sc_signal< sc_logic > control_data_out_V_keep_V_1_load_B;
    sc_signal< sc_lv<2> > control_data_out_V_keep_V_1_state;
    sc_signal< sc_logic > control_data_out_V_keep_V_1_state_cmp_full;
    sc_signal< sc_lv<1> > control_data_out_V_last_V_1_data_in;
    sc_signal< sc_lv<1> > control_data_out_V_last_V_1_data_out;
    sc_signal< sc_logic > control_data_out_V_last_V_1_vld_in;
    sc_signal< sc_logic > control_data_out_V_last_V_1_vld_out;
    sc_signal< sc_logic > control_data_out_V_last_V_1_ack_in;
    sc_signal< sc_logic > control_data_out_V_last_V_1_ack_out;
    sc_signal< sc_lv<1> > control_data_out_V_last_V_1_payload_A;
    sc_signal< sc_lv<1> > control_data_out_V_last_V_1_payload_B;
    sc_signal< sc_logic > control_data_out_V_last_V_1_sel_rd;
    sc_signal< sc_logic > control_data_out_V_last_V_1_sel_wr;
    sc_signal< sc_logic > control_data_out_V_last_V_1_sel;
    sc_signal< sc_logic > control_data_out_V_last_V_1_load_A;
    sc_signal< sc_logic > control_data_out_V_last_V_1_load_B;
    sc_signal< sc_lv<2> > control_data_out_V_last_V_1_state;
    sc_signal< sc_logic > control_data_out_V_last_V_1_state_cmp_full;
    sc_signal< sc_lv<128> > user_data_out_V_data_V_1_data_out;
    sc_signal< sc_logic > user_data_out_V_data_V_1_vld_in;
    sc_signal< sc_logic > user_data_out_V_data_V_1_vld_out;
    sc_signal< sc_logic > user_data_out_V_data_V_1_ack_in;
    sc_signal< sc_logic > user_data_out_V_data_V_1_ack_out;
    sc_signal< sc_lv<128> > user_data_out_V_data_V_1_payload_A;
    sc_signal< sc_lv<128> > user_data_out_V_data_V_1_payload_B;
    sc_signal< sc_logic > user_data_out_V_data_V_1_sel_rd;
    sc_signal< sc_logic > user_data_out_V_data_V_1_sel_wr;
    sc_signal< sc_logic > user_data_out_V_data_V_1_sel;
    sc_signal< sc_logic > user_data_out_V_data_V_1_load_A;
    sc_signal< sc_logic > user_data_out_V_data_V_1_load_B;
    sc_signal< sc_lv<2> > user_data_out_V_data_V_1_state;
    sc_signal< sc_logic > user_data_out_V_data_V_1_state_cmp_full;
    sc_signal< sc_lv<1> > user_data_out_V_user_V_1_data_in;
    sc_signal< sc_lv<1> > user_data_out_V_user_V_1_data_out;
    sc_signal< sc_logic > user_data_out_V_user_V_1_vld_in;
    sc_signal< sc_logic > user_data_out_V_user_V_1_vld_out;
    sc_signal< sc_logic > user_data_out_V_user_V_1_ack_in;
    sc_signal< sc_logic > user_data_out_V_user_V_1_ack_out;
    sc_signal< sc_lv<1> > user_data_out_V_user_V_1_payload_A;
    sc_signal< sc_lv<1> > user_data_out_V_user_V_1_payload_B;
    sc_signal< sc_logic > user_data_out_V_user_V_1_sel_rd;
    sc_signal< sc_logic > user_data_out_V_user_V_1_sel_wr;
    sc_signal< sc_logic > user_data_out_V_user_V_1_sel;
    sc_signal< sc_logic > user_data_out_V_user_V_1_load_A;
    sc_signal< sc_logic > user_data_out_V_user_V_1_load_B;
    sc_signal< sc_lv<2> > user_data_out_V_user_V_1_state;
    sc_signal< sc_logic > user_data_out_V_user_V_1_state_cmp_full;
    sc_signal< sc_lv<16> > user_data_out_V_keep_V_1_data_out;
    sc_signal< sc_logic > user_data_out_V_keep_V_1_vld_in;
    sc_signal< sc_logic > user_data_out_V_keep_V_1_vld_out;
    sc_signal< sc_logic > user_data_out_V_keep_V_1_ack_in;
    sc_signal< sc_logic > user_data_out_V_keep_V_1_ack_out;
    sc_signal< sc_lv<16> > user_data_out_V_keep_V_1_payload_A;
    sc_signal< sc_lv<16> > user_data_out_V_keep_V_1_payload_B;
    sc_signal< sc_logic > user_data_out_V_keep_V_1_sel_rd;
    sc_signal< sc_logic > user_data_out_V_keep_V_1_sel_wr;
    sc_signal< sc_logic > user_data_out_V_keep_V_1_sel;
    sc_signal< sc_logic > user_data_out_V_keep_V_1_load_A;
    sc_signal< sc_logic > user_data_out_V_keep_V_1_load_B;
    sc_signal< sc_lv<2> > user_data_out_V_keep_V_1_state;
    sc_signal< sc_logic > user_data_out_V_keep_V_1_state_cmp_full;
    sc_signal< sc_lv<1> > user_data_out_V_last_V_1_data_in;
    sc_signal< sc_lv<1> > user_data_out_V_last_V_1_data_out;
    sc_signal< sc_logic > user_data_out_V_last_V_1_vld_in;
    sc_signal< sc_logic > user_data_out_V_last_V_1_vld_out;
    sc_signal< sc_logic > user_data_out_V_last_V_1_ack_in;
    sc_signal< sc_logic > user_data_out_V_last_V_1_ack_out;
    sc_signal< sc_lv<1> > user_data_out_V_last_V_1_payload_A;
    sc_signal< sc_lv<1> > user_data_out_V_last_V_1_payload_B;
    sc_signal< sc_logic > user_data_out_V_last_V_1_sel_rd;
    sc_signal< sc_logic > user_data_out_V_last_V_1_sel_wr;
    sc_signal< sc_logic > user_data_out_V_last_V_1_sel;
    sc_signal< sc_logic > user_data_out_V_last_V_1_load_A;
    sc_signal< sc_logic > user_data_out_V_last_V_1_load_B;
    sc_signal< sc_lv<2> > user_data_out_V_last_V_1_state;
    sc_signal< sc_logic > user_data_out_V_last_V_1_state_cmp_full;
    sc_signal< sc_lv<2> > state_V;
    sc_signal< sc_lv<8> > msg_type_V;
    sc_signal< sc_lv<1> > first_read;
    sc_signal< sc_logic > CU_data_in_TDATA_blk_n;
    sc_signal< sc_lv<1> > ap_CS_iter0_fsm;
    sc_signal< sc_logic > ap_CS_iter0_fsm_state1;
    sc_signal< sc_lv<2> > ap_CS_iter1_fsm;
    sc_signal< sc_logic > ap_CS_iter1_fsm_state2;
    sc_signal< sc_lv<2> > ap_CS_iter2_fsm;
    sc_signal< sc_logic > ap_CS_iter2_fsm_state3;
    sc_signal< sc_logic > control_data_out_TDATA_blk_n;
    sc_signal< sc_lv<2> > state_V_load_reg_268;
    sc_signal< sc_lv<1> > first_read_load_reg_273;
    sc_signal< sc_lv<1> > icmp_ln879_reg_291;
    sc_signal< sc_lv<2> > state_V_load_reg_268_pp0_iter1_reg;
    sc_signal< sc_lv<1> > first_read_load_reg_273_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln879_reg_291_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_last_V_2_reg_286;
    sc_signal< sc_lv<1> > tmp_last_V_2_reg_286_pp0_iter1_reg;
    sc_signal< sc_logic > user_data_out_TDATA_blk_n;
    sc_signal< sc_lv<8> > p_Result_s_reg_314;
    sc_signal< sc_lv<8> > p_Result_s_reg_314_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_last_V_1_reg_300;
    sc_signal< sc_lv<1> > tmp_last_V_1_reg_300_pp0_iter1_reg;
    sc_signal< sc_lv<128> > reg_194;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_predicate_op41_write_state2;
    sc_signal< bool > ap_predicate_op42_write_state2;
    sc_signal< bool > ap_predicate_op43_write_state2;
    sc_signal< bool > ap_predicate_op44_write_state2;
    sc_signal< bool > ap_predicate_op45_write_state2;
    sc_signal< bool > ap_predicate_op46_write_state2;
    sc_signal< bool > ap_block_state2_io;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2;
    sc_signal< bool > ap_predicate_op76_write_state3;
    sc_signal< bool > ap_predicate_op78_write_state3;
    sc_signal< bool > ap_predicate_op82_write_state3;
    sc_signal< bool > ap_predicate_op86_write_state3;
    sc_signal< bool > ap_predicate_op88_write_state3;
    sc_signal< bool > ap_predicate_op94_write_state3;
    sc_signal< bool > ap_block_state3_io;
    sc_signal< sc_lv<16> > reg_200;
    sc_signal< sc_lv<1> > first_read_load_load_fu_210_p1;
    sc_signal< sc_lv<1> > grp_fu_160_p1;
    sc_signal< sc_lv<1> > tmp_user_V_2_reg_281;
    sc_signal< sc_lv<1> > icmp_ln879_fu_230_p2;
    sc_signal< sc_lv<1> > tmp_user_V_1_reg_295;
    sc_signal< sc_lv<1> > tmp_user_V_reg_304;
    sc_signal< sc_lv<1> > tmp_last_V_reg_309;
    sc_signal< sc_lv<8> > p_Result_s_fu_236_p4;
    sc_signal< sc_lv<8> > section_type_V_fu_220_p4;
    sc_signal< sc_lv<1> > ap_NS_iter0_fsm;
    sc_signal< sc_lv<2> > ap_NS_iter1_fsm;
    sc_signal< sc_lv<2> > ap_NS_iter2_fsm;
    sc_signal< bool > ap_condition_1031;
    sc_signal< bool > ap_condition_931;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<1> ap_ST_iter0_fsm_state1;
    static const sc_lv<2> ap_ST_iter1_fsm_state2;
    static const sc_lv<2> ap_ST_iter2_fsm_state3;
    static const sc_lv<2> ap_ST_iter1_fsm_state0;
    static const sc_lv<2> ap_ST_iter2_fsm_state0;
    static const bool ap_const_boolean_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<8> ap_const_lv8_2;
    static const sc_lv<32> ap_const_lv32_58;
    static const sc_lv<32> ap_const_lv32_5F;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<32> ap_const_lv32_78;
    static const sc_lv<32> ap_const_lv32_7F;
    static const bool ap_const_boolean_0;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_CU_data_in_TDATA_blk_n();
    void thread_CU_data_in_TREADY();
    void thread_CU_data_in_V_data_V_0_ack_in();
    void thread_CU_data_in_V_data_V_0_ack_out();
    void thread_CU_data_in_V_data_V_0_data_out();
    void thread_CU_data_in_V_data_V_0_load_A();
    void thread_CU_data_in_V_data_V_0_load_B();
    void thread_CU_data_in_V_data_V_0_sel();
    void thread_CU_data_in_V_data_V_0_state_cmp_full();
    void thread_CU_data_in_V_data_V_0_vld_in();
    void thread_CU_data_in_V_data_V_0_vld_out();
    void thread_CU_data_in_V_keep_V_0_ack_in();
    void thread_CU_data_in_V_keep_V_0_ack_out();
    void thread_CU_data_in_V_keep_V_0_data_out();
    void thread_CU_data_in_V_keep_V_0_load_A();
    void thread_CU_data_in_V_keep_V_0_load_B();
    void thread_CU_data_in_V_keep_V_0_sel();
    void thread_CU_data_in_V_keep_V_0_state_cmp_full();
    void thread_CU_data_in_V_keep_V_0_vld_in();
    void thread_CU_data_in_V_keep_V_0_vld_out();
    void thread_CU_data_in_V_last_V_0_ack_in();
    void thread_CU_data_in_V_last_V_0_ack_out();
    void thread_CU_data_in_V_last_V_0_data_out();
    void thread_CU_data_in_V_last_V_0_load_A();
    void thread_CU_data_in_V_last_V_0_load_B();
    void thread_CU_data_in_V_last_V_0_sel();
    void thread_CU_data_in_V_last_V_0_state_cmp_full();
    void thread_CU_data_in_V_last_V_0_vld_in();
    void thread_CU_data_in_V_last_V_0_vld_out();
    void thread_CU_data_in_V_user_V_0_ack_in();
    void thread_CU_data_in_V_user_V_0_ack_out();
    void thread_CU_data_in_V_user_V_0_data_out();
    void thread_CU_data_in_V_user_V_0_load_A();
    void thread_CU_data_in_V_user_V_0_load_B();
    void thread_CU_data_in_V_user_V_0_sel();
    void thread_CU_data_in_V_user_V_0_state_cmp_full();
    void thread_CU_data_in_V_user_V_0_vld_in();
    void thread_CU_data_in_V_user_V_0_vld_out();
    void thread_ap_CS_iter0_fsm_state1();
    void thread_ap_CS_iter1_fsm_state2();
    void thread_ap_CS_iter2_fsm_state3();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_io();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_block_state3_io();
    void thread_ap_block_state3_pp0_stage0_iter2();
    void thread_ap_condition_1031();
    void thread_ap_condition_931();
    void thread_ap_predicate_op41_write_state2();
    void thread_ap_predicate_op42_write_state2();
    void thread_ap_predicate_op43_write_state2();
    void thread_ap_predicate_op44_write_state2();
    void thread_ap_predicate_op45_write_state2();
    void thread_ap_predicate_op46_write_state2();
    void thread_ap_predicate_op76_write_state3();
    void thread_ap_predicate_op78_write_state3();
    void thread_ap_predicate_op82_write_state3();
    void thread_ap_predicate_op86_write_state3();
    void thread_ap_predicate_op88_write_state3();
    void thread_ap_predicate_op94_write_state3();
    void thread_ap_rst_n_inv();
    void thread_control_data_out_TDATA();
    void thread_control_data_out_TDATA_blk_n();
    void thread_control_data_out_TKEEP();
    void thread_control_data_out_TLAST();
    void thread_control_data_out_TUSER();
    void thread_control_data_out_TVALID();
    void thread_control_data_out_V_data_V_1_ack_in();
    void thread_control_data_out_V_data_V_1_ack_out();
    void thread_control_data_out_V_data_V_1_data_out();
    void thread_control_data_out_V_data_V_1_load_A();
    void thread_control_data_out_V_data_V_1_load_B();
    void thread_control_data_out_V_data_V_1_sel();
    void thread_control_data_out_V_data_V_1_state_cmp_full();
    void thread_control_data_out_V_data_V_1_vld_in();
    void thread_control_data_out_V_data_V_1_vld_out();
    void thread_control_data_out_V_keep_V_1_ack_in();
    void thread_control_data_out_V_keep_V_1_ack_out();
    void thread_control_data_out_V_keep_V_1_data_out();
    void thread_control_data_out_V_keep_V_1_load_A();
    void thread_control_data_out_V_keep_V_1_load_B();
    void thread_control_data_out_V_keep_V_1_sel();
    void thread_control_data_out_V_keep_V_1_state_cmp_full();
    void thread_control_data_out_V_keep_V_1_vld_in();
    void thread_control_data_out_V_keep_V_1_vld_out();
    void thread_control_data_out_V_last_V_1_ack_in();
    void thread_control_data_out_V_last_V_1_ack_out();
    void thread_control_data_out_V_last_V_1_data_in();
    void thread_control_data_out_V_last_V_1_data_out();
    void thread_control_data_out_V_last_V_1_load_A();
    void thread_control_data_out_V_last_V_1_load_B();
    void thread_control_data_out_V_last_V_1_sel();
    void thread_control_data_out_V_last_V_1_state_cmp_full();
    void thread_control_data_out_V_last_V_1_vld_in();
    void thread_control_data_out_V_last_V_1_vld_out();
    void thread_control_data_out_V_user_V_1_ack_in();
    void thread_control_data_out_V_user_V_1_ack_out();
    void thread_control_data_out_V_user_V_1_data_out();
    void thread_control_data_out_V_user_V_1_load_A();
    void thread_control_data_out_V_user_V_1_load_B();
    void thread_control_data_out_V_user_V_1_sel();
    void thread_control_data_out_V_user_V_1_state_cmp_full();
    void thread_control_data_out_V_user_V_1_vld_in();
    void thread_control_data_out_V_user_V_1_vld_out();
    void thread_ecpri_demux_eth_state_out_V();
    void thread_first_read_load_load_fu_210_p1();
    void thread_grp_fu_160_p1();
    void thread_icmp_ln879_fu_230_p2();
    void thread_msg_type_out_V();
    void thread_p_Result_s_fu_236_p4();
    void thread_section_type_V_fu_220_p4();
    void thread_user_data_out_TDATA();
    void thread_user_data_out_TDATA_blk_n();
    void thread_user_data_out_TKEEP();
    void thread_user_data_out_TLAST();
    void thread_user_data_out_TUSER();
    void thread_user_data_out_TVALID();
    void thread_user_data_out_V_data_V_1_ack_in();
    void thread_user_data_out_V_data_V_1_ack_out();
    void thread_user_data_out_V_data_V_1_data_out();
    void thread_user_data_out_V_data_V_1_load_A();
    void thread_user_data_out_V_data_V_1_load_B();
    void thread_user_data_out_V_data_V_1_sel();
    void thread_user_data_out_V_data_V_1_state_cmp_full();
    void thread_user_data_out_V_data_V_1_vld_in();
    void thread_user_data_out_V_data_V_1_vld_out();
    void thread_user_data_out_V_keep_V_1_ack_in();
    void thread_user_data_out_V_keep_V_1_ack_out();
    void thread_user_data_out_V_keep_V_1_data_out();
    void thread_user_data_out_V_keep_V_1_load_A();
    void thread_user_data_out_V_keep_V_1_load_B();
    void thread_user_data_out_V_keep_V_1_sel();
    void thread_user_data_out_V_keep_V_1_state_cmp_full();
    void thread_user_data_out_V_keep_V_1_vld_in();
    void thread_user_data_out_V_keep_V_1_vld_out();
    void thread_user_data_out_V_last_V_1_ack_in();
    void thread_user_data_out_V_last_V_1_ack_out();
    void thread_user_data_out_V_last_V_1_data_in();
    void thread_user_data_out_V_last_V_1_data_out();
    void thread_user_data_out_V_last_V_1_load_A();
    void thread_user_data_out_V_last_V_1_load_B();
    void thread_user_data_out_V_last_V_1_sel();
    void thread_user_data_out_V_last_V_1_state_cmp_full();
    void thread_user_data_out_V_last_V_1_vld_in();
    void thread_user_data_out_V_last_V_1_vld_out();
    void thread_user_data_out_V_user_V_1_ack_in();
    void thread_user_data_out_V_user_V_1_ack_out();
    void thread_user_data_out_V_user_V_1_data_in();
    void thread_user_data_out_V_user_V_1_data_out();
    void thread_user_data_out_V_user_V_1_load_A();
    void thread_user_data_out_V_user_V_1_load_B();
    void thread_user_data_out_V_user_V_1_sel();
    void thread_user_data_out_V_user_V_1_state_cmp_full();
    void thread_user_data_out_V_user_V_1_vld_in();
    void thread_user_data_out_V_user_V_1_vld_out();
    void thread_ap_NS_iter0_fsm();
    void thread_ap_NS_iter1_fsm();
    void thread_ap_NS_iter2_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
