# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-DTRACE -DSIMULATION -DRISCV_BINARY=_/home/hjv27/ecad-distribution2025/riscv/clarvi/../assembly/build/mem.txt_ -Wno-fatal -Wno-lint --binary clarvi_sim.sv"
S  10993608   176742  1755170725   788443272  1705136080           0 "/usr/bin/verilator_bin"
S      4942   178563  1755170725   800443318  1705136080           0 "/usr/share/verilator/include/verilated_std.sv"
S     37109  1705789  1762462659   619559713  1762462659   619559713 "clarvi.sv"
S      3922  1705790  1762462659   619559713  1762462659   619559713 "clarvi_avalon.sv"
S      7177  1705791  1762462659   619559713  1762462659   619559713 "clarvi_debug.sv"
S      6280  1705793  1762462659   620559719  1762462659   620559719 "clarvi_sim.sv"
S      3640  1705795  1762462659   620559719  1762462659   620559719 "dual_port_bram.sv"
T      3498  1706259  1762547908   869842895  1762547908   869842895 "obj_dir/Vclarvi_sim.cpp"
T      3262  1706258  1762547908   869842895  1762547908   869842895 "obj_dir/Vclarvi_sim.h"
T      1770  1706272  1762547908   879842960  1762547908   879842960 "obj_dir/Vclarvi_sim.mk"
T       420  1706257  1762547908   869842895  1762547908   869842895 "obj_dir/Vclarvi_sim__ConstPool_0.cpp"
T       973  1706255  1762547908   869842895  1762547908   869842895 "obj_dir/Vclarvi_sim__Syms.cpp"
T      1061  1706256  1762547908   869842895  1762547908   869842895 "obj_dir/Vclarvi_sim__Syms.h"
T     11030  1706261  1762547908   870842902  1762547908   870842902 "obj_dir/Vclarvi_sim___024root.h"
T    397041  1706267  1762547908   878842954  1762547908   878842954 "obj_dir/Vclarvi_sim___024root__DepSet_hd4046c5c__0.cpp"
T    230264  1706265  1762547908   873842922  1762547908   873842922 "obj_dir/Vclarvi_sim___024root__DepSet_hd4046c5c__0__Slow.cpp"
T    115184  1706266  1762547908   875842934  1762547908   875842934 "obj_dir/Vclarvi_sim___024root__DepSet_hfd562ed1__0.cpp"
T      1962  1706264  1762547908   870842902  1762547908   870842902 "obj_dir/Vclarvi_sim___024root__DepSet_hfd562ed1__0__Slow.cpp"
T       746  1706263  1762547908   870842902  1762547908   870842902 "obj_dir/Vclarvi_sim___024root__Slow.cpp"
T      1041  1706262  1762547908   870842902  1762547908   870842902 "obj_dir/Vclarvi_sim___024unit.h"
T      7400  1706269  1762547908   879842960  1762547908   879842960 "obj_dir/Vclarvi_sim___024unit__DepSet_hf262917b__0__Slow.cpp"
T      1036  1706268  1762547908   879842960  1762547908   879842960 "obj_dir/Vclarvi_sim___024unit__Slow.cpp"
T       979  1706270  1762547908   879842960  1762547908   879842960 "obj_dir/Vclarvi_sim__main.cpp"
T       719  1706260  1762547908   870842902  1762547908   870842902 "obj_dir/Vclarvi_sim__pch.h"
T       897  1706273  1762547908   879842960  1762547908   879842960 "obj_dir/Vclarvi_sim__ver.d"
T         0        0  1762547908   879842960  1762547908   879842960 "obj_dir/Vclarvi_sim__verFiles.dat"
T      1829  1706271  1762547908   879842960  1762547908   879842960 "obj_dir/Vclarvi_sim_classes.mk"
S      7593  1705796  1762462659   620559719  1762462659   620559719 "riscv.svh"
