#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x13a714d70 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x13a714ee0 .scope module, "com_tb" "com_tb" 3 4;
 .timescale -9 -12;
v0x13a742000_0 .var "clk_in", 0 0;
v0x13a742090_0 .var "rst_in", 0 0;
v0x13a742120_0 .var "tabulate_in", 0 0;
v0x13a7421b0_0 .var "valid_in", 0 0;
v0x13a742240_0 .net "valid_out", 0 0, v0x13a741980_0;  1 drivers
v0x13a7422d0_0 .var "x_in", 10 0;
v0x13a742360_0 .net "x_out", 10 0, v0x13a741ad0_0;  1 drivers
v0x13a742410_0 .var "y_in", 9 0;
v0x13a7424c0_0 .net "y_out", 9 0, v0x13a741dd0_0;  1 drivers
S_0x13a70c730 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 99, 3 99 0, S_0x13a714ee0;
 .timescale -9 -12;
v0x13a70f1c0_0 .var/2s "i", 31 0;
S_0x13a73ede0 .scope module, "uut" "center_of_mass" 3 17, 4 4 0, S_0x13a714ee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 11 "x_in";
    .port_info 3 /INPUT 10 "y_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /INPUT 1 "tabulate_in";
    .port_info 6 /OUTPUT 11 "x_out";
    .port_info 7 /OUTPUT 10 "y_out";
    .port_info 8 /OUTPUT 1 "valid_out";
enum0x13a71d2b0 .enum2/s (32)
   "IDLE" 0,
   "ACCUMULATE" 1,
   "START_DIVIDING" 2,
   "OUTPUT" 3
 ;
L_0x140088010 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x13a740fe0_0 .net/2s *"_ivl_0", 31 0, L_0x140088010;  1 drivers
L_0x140088058 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x13a7410a0_0 .net/2s *"_ivl_4", 31 0, L_0x140088058;  1 drivers
v0x13a741140_0 .net "avg_x", 31 0, v0x13a73fd60_0;  1 drivers
v0x13a7411d0_0 .net "avg_y", 31 0, v0x13a740c90_0;  1 drivers
v0x13a741280_0 .net "clk_in", 0 0, v0x13a742000_0;  1 drivers
v0x13a741390_0 .var "count", 31 0;
v0x13a741460_0 .net "divide_x_done", 0 0, v0x13a73f870_0;  1 drivers
v0x13a7414f0_0 .net "divide_y_done", 0 0, v0x13a7407a0_0;  1 drivers
v0x13a741580_0 .var/2s "major_fsm_state", 31 0;
v0x13a741690_0 .net "rst_in", 0 0, v0x13a742090_0;  1 drivers
v0x13a741720_0 .var "sum_x", 31 0;
v0x13a7417b0_0 .var "sum_y", 31 0;
v0x13a741860_0 .net "tabulate_in", 0 0, v0x13a742120_0;  1 drivers
v0x13a7418f0_0 .net "valid_in", 0 0, v0x13a7421b0_0;  1 drivers
v0x13a741980_0 .var "valid_out", 0 0;
v0x13a741a20_0 .net "x_in", 10 0, v0x13a7422d0_0;  1 drivers
v0x13a741ad0_0 .var "x_out", 10 0;
v0x13a741c80_0 .var "x_ready", 0 0;
v0x13a741d20_0 .net "y_in", 9 0, v0x13a742410_0;  1 drivers
v0x13a741dd0_0 .var "y_out", 9 0;
v0x13a741e80_0 .var "y_ready", 0 0;
L_0x13a742610 .cmp/eq 32, v0x13a741580_0, L_0x140088010;
L_0x13a742730 .cmp/eq 32, v0x13a741580_0, L_0x140088058;
S_0x13a73f0e0 .scope module, "divide_x" "divider" 4 24, 5 4 0, S_0x13a73ede0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 32 "dividend_in";
    .port_info 3 /INPUT 32 "divisor_in";
    .port_info 4 /INPUT 1 "data_valid_in";
    .port_info 5 /OUTPUT 32 "quotient_out";
    .port_info 6 /OUTPUT 32 "remainder_out";
    .port_info 7 /OUTPUT 1 "data_valid_out";
    .port_info 8 /OUTPUT 1 "error_out";
    .port_info 9 /OUTPUT 1 "busy_out";
P_0x13a73f2a0 .param/l "DIVIDING" 1 5 15, +C4<00000000000000000000000000000001>;
P_0x13a73f2e0 .param/l "RESTING" 1 5 14, +C4<00000000000000000000000000000000>;
P_0x13a73f320 .param/l "WIDTH" 0 5 4, +C4<00000000000000000000000000100000>;
v0x13a73f690_0 .var "busy_out", 0 0;
v0x13a73f740_0 .net "clk_in", 0 0, v0x13a742000_0;  alias, 1 drivers
v0x13a73f7e0_0 .net "data_valid_in", 0 0, L_0x13a742610;  1 drivers
v0x13a73f870_0 .var "data_valid_out", 0 0;
v0x13a73f900_0 .var "dividend", 31 0;
v0x13a73f9a0_0 .net "dividend_in", 31 0, v0x13a741720_0;  1 drivers
v0x13a73fa50_0 .var "divisor", 31 0;
v0x13a73fb00_0 .net "divisor_in", 31 0, v0x13a741390_0;  1 drivers
v0x13a73fbb0_0 .var "error_out", 0 0;
v0x13a73fcc0_0 .var "quotient", 31 0;
v0x13a73fd60_0 .var "quotient_out", 31 0;
v0x13a73fe10_0 .var "remainder_out", 31 0;
v0x13a73fec0_0 .net "rst_in", 0 0, v0x13a742090_0;  alias, 1 drivers
v0x13a73ff60_0 .var "state", 0 0;
E_0x13a73f640 .event posedge, v0x13a73f740_0;
S_0x13a7400f0 .scope module, "divide_y" "divider" 4 37, 5 4 0, S_0x13a73ede0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 32 "dividend_in";
    .port_info 3 /INPUT 32 "divisor_in";
    .port_info 4 /INPUT 1 "data_valid_in";
    .port_info 5 /OUTPUT 32 "quotient_out";
    .port_info 6 /OUTPUT 32 "remainder_out";
    .port_info 7 /OUTPUT 1 "data_valid_out";
    .port_info 8 /OUTPUT 1 "error_out";
    .port_info 9 /OUTPUT 1 "busy_out";
P_0x13a740260 .param/l "DIVIDING" 1 5 15, +C4<00000000000000000000000000000001>;
P_0x13a7402a0 .param/l "RESTING" 1 5 14, +C4<00000000000000000000000000000000>;
P_0x13a7402e0 .param/l "WIDTH" 0 5 4, +C4<00000000000000000000000000100000>;
v0x13a7405e0_0 .var "busy_out", 0 0;
v0x13a740670_0 .net "clk_in", 0 0, v0x13a742000_0;  alias, 1 drivers
v0x13a740710_0 .net "data_valid_in", 0 0, L_0x13a742730;  1 drivers
v0x13a7407a0_0 .var "data_valid_out", 0 0;
v0x13a740830_0 .var "dividend", 31 0;
v0x13a7408d0_0 .net "dividend_in", 31 0, v0x13a7417b0_0;  1 drivers
v0x13a740980_0 .var "divisor", 31 0;
v0x13a740a30_0 .net "divisor_in", 31 0, v0x13a741390_0;  alias, 1 drivers
v0x13a740ad0_0 .var "error_out", 0 0;
v0x13a740be0_0 .var "quotient", 31 0;
v0x13a740c90_0 .var "quotient_out", 31 0;
v0x13a740d40_0 .var "remainder_out", 31 0;
v0x13a740df0_0 .net "rst_in", 0 0, v0x13a742090_0;  alias, 1 drivers
v0x13a740ea0_0 .var "state", 0 0;
    .scope S_0x13a73f0e0;
T_0 ;
    %wait E_0x13a73f640;
    %load/vec4 v0x13a73fec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13a73fcc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13a73f900_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13a73fa50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13a73fe10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13a73f690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13a73fbb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13a73ff60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13a73f870_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x13a73ff60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %jmp T_0.4;
T_0.2 ;
    %load/vec4 v0x13a73f7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13a73ff60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13a73fcc0_0, 0;
    %load/vec4 v0x13a73f9a0_0;
    %assign/vec4 v0x13a73f900_0, 0;
    %load/vec4 v0x13a73fb00_0;
    %assign/vec4 v0x13a73fa50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13a73f690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13a73fbb0_0, 0;
T_0.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13a73f870_0, 0;
    %jmp T_0.4;
T_0.3 ;
    %load/vec4 v0x13a73f900_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_0.7, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13a73ff60_0, 0;
    %load/vec4 v0x13a73f900_0;
    %assign/vec4 v0x13a73fe10_0, 0;
    %load/vec4 v0x13a73fcc0_0;
    %assign/vec4 v0x13a73fd60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13a73f690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13a73fbb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13a73f870_0, 0;
    %jmp T_0.8;
T_0.7 ;
    %load/vec4 v0x13a73fa50_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13a73ff60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13a73fe10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13a73fd60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13a73f690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13a73fbb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13a73f870_0, 0;
    %jmp T_0.10;
T_0.9 ;
    %load/vec4 v0x13a73f900_0;
    %load/vec4 v0x13a73fa50_0;
    %cmp/u;
    %jmp/0xz  T_0.11, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13a73ff60_0, 0;
    %load/vec4 v0x13a73f900_0;
    %assign/vec4 v0x13a73fe10_0, 0;
    %load/vec4 v0x13a73fcc0_0;
    %assign/vec4 v0x13a73fd60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13a73f690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13a73fbb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13a73f870_0, 0;
    %jmp T_0.12;
T_0.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13a73ff60_0, 0;
    %load/vec4 v0x13a73fcc0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x13a73fcc0_0, 0;
    %load/vec4 v0x13a73f900_0;
    %load/vec4 v0x13a73fa50_0;
    %sub;
    %assign/vec4 v0x13a73f900_0, 0;
T_0.12 ;
T_0.10 ;
T_0.8 ;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x13a7400f0;
T_1 ;
    %wait E_0x13a73f640;
    %load/vec4 v0x13a740df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13a740be0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13a740830_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13a740980_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13a740d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13a7405e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13a740ad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13a740ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13a7407a0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x13a740ea0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v0x13a740710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13a740ea0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13a740be0_0, 0;
    %load/vec4 v0x13a7408d0_0;
    %assign/vec4 v0x13a740830_0, 0;
    %load/vec4 v0x13a740a30_0;
    %assign/vec4 v0x13a740980_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13a7405e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13a740ad0_0, 0;
T_1.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13a7407a0_0, 0;
    %jmp T_1.4;
T_1.3 ;
    %load/vec4 v0x13a740830_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_1.7, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13a740ea0_0, 0;
    %load/vec4 v0x13a740830_0;
    %assign/vec4 v0x13a740d40_0, 0;
    %load/vec4 v0x13a740be0_0;
    %assign/vec4 v0x13a740c90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13a7405e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13a740ad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13a7407a0_0, 0;
    %jmp T_1.8;
T_1.7 ;
    %load/vec4 v0x13a740980_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13a740ea0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13a740d40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13a740c90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13a7405e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13a740ad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13a7407a0_0, 0;
    %jmp T_1.10;
T_1.9 ;
    %load/vec4 v0x13a740830_0;
    %load/vec4 v0x13a740980_0;
    %cmp/u;
    %jmp/0xz  T_1.11, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13a740ea0_0, 0;
    %load/vec4 v0x13a740830_0;
    %assign/vec4 v0x13a740d40_0, 0;
    %load/vec4 v0x13a740be0_0;
    %assign/vec4 v0x13a740c90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13a7405e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13a740ad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13a7407a0_0, 0;
    %jmp T_1.12;
T_1.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13a740ea0_0, 0;
    %load/vec4 v0x13a740be0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x13a740be0_0, 0;
    %load/vec4 v0x13a740830_0;
    %load/vec4 v0x13a740980_0;
    %sub;
    %assign/vec4 v0x13a740830_0, 0;
T_1.12 ;
T_1.10 ;
T_1.8 ;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x13a73ede0;
T_2 ;
    %wait E_0x13a73f640;
    %load/vec4 v0x13a741690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13a741580_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13a741720_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13a7417b0_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x13a741ad0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x13a741dd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13a741390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13a741980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13a741c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13a741e80_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x13a741580_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %jmp T_2.6;
T_2.2 ;
    %load/vec4 v0x13a7418f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.7, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x13a741580_0, 0;
    %load/vec4 v0x13a741a20_0;
    %pad/u 32;
    %assign/vec4 v0x13a741720_0, 0;
    %load/vec4 v0x13a741d20_0;
    %pad/u 32;
    %assign/vec4 v0x13a7417b0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x13a741390_0, 0;
T_2.7 ;
    %jmp T_2.6;
T_2.3 ;
    %load/vec4 v0x13a7418f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    %load/vec4 v0x13a741720_0;
    %load/vec4 v0x13a741a20_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x13a741720_0, 0;
    %load/vec4 v0x13a7417b0_0;
    %load/vec4 v0x13a741d20_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x13a7417b0_0, 0;
    %load/vec4 v0x13a741390_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x13a741390_0, 0;
T_2.9 ;
    %load/vec4 v0x13a741860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x13a741580_0, 0;
T_2.11 ;
    %jmp T_2.6;
T_2.4 ;
    %load/vec4 v0x13a741460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.13, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13a741c80_0, 0;
T_2.13 ;
    %load/vec4 v0x13a7414f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.15, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13a741e80_0, 0;
T_2.15 ;
    %load/vec4 v0x13a741c80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.19, 9;
    %load/vec4 v0x13a741e80_0;
    %and;
T_2.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.17, 8;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x13a741580_0, 0;
T_2.17 ;
    %jmp T_2.6;
T_2.5 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13a741580_0, 0;
    %load/vec4 v0x13a741140_0;
    %pad/u 11;
    %assign/vec4 v0x13a741ad0_0, 0;
    %load/vec4 v0x13a7411d0_0;
    %pad/u 10;
    %assign/vec4 v0x13a741dd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13a741980_0, 0;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x13a714ee0;
T_3 ;
    %delay 5000, 0;
    %load/vec4 v0x13a742000_0;
    %nor/r;
    %store/vec4 v0x13a742000_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x13a714ee0;
T_4 ;
    %vpi_call/w 3 32 "$dumpfile", "com.vcd" {0 0 0};
    %vpi_call/w 3 33 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x13a714ee0 {0 0 0};
    %vpi_call/w 3 34 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a742000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a742090_0, 0, 1;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x13a7422d0_0, 0, 11;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x13a742410_0, 0, 10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a7421b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a742120_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a742090_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a742090_0, 0, 1;
    %delay 10000, 0;
    %fork t_1, S_0x13a70c730;
    %jmp t_0;
    .scope S_0x13a70c730;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13a70f1c0_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x13a70f1c0_0;
    %cmpi/s 700, 0, 32;
    %jmp/0xz T_4.1, 5;
    %load/vec4 v0x13a70f1c0_0;
    %pad/s 11;
    %store/vec4 v0x13a7422d0_0, 0, 11;
    %pushi/vec4 700, 0, 32;
    %load/vec4 v0x13a70f1c0_0;
    %sub;
    %pad/s 10;
    %store/vec4 v0x13a742410_0, 0, 10;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a7421b0_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0x13a70f1c0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x13a70f1c0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .scope S_0x13a714ee0;
t_0 %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a7421b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a742120_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a742120_0, 0, 1;
T_4.2 ;
    %load/vec4 v0x13a742240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_4.3, 8;
    %delay 10000, 0;
    %jmp T_4.2;
T_4.3 ;
    %vpi_call/w 3 124 "$display", "Finishing Sim" {0 0 0};
    %vpi_call/w 3 125 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "sim/com_tb.sv";
    "hdl/center_of_mass.sv";
    "hdl/divider.sv";
