// Seed: 1601370629
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  assign module_1.id_0 = 0;
  logic id_3;
  ;
endmodule
module module_1 (
    input tri id_0,
    input wor id_1,
    output supply1 id_2,
    output uwire id_3,
    output tri1 id_4,
    input wire id_5,
    input supply1 id_6,
    input wor id_7,
    input tri0 id_8,
    input uwire id_9,
    input wor id_10,
    input uwire id_11,
    input wire id_12,
    output tri id_13,
    output wand id_14,
    output tri0 id_15,
    output wand id_16,
    output logic id_17,
    input wor id_18,
    output supply1 id_19,
    output tri0 id_20
    , id_23,
    output wor id_21
);
  wire [-1 : 1] id_24;
  wire id_25;
  module_0 modCall_1 (
      id_24,
      id_24
  );
  always
    repeat (id_1)
      if (1) begin : LABEL_0
        id_17 = -1'b0;
      end
endmodule
