[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/MaskNeg/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 60
LIB: work
FILE f<10>:${SURELOG_DIR}/tests/MaskNeg/dut.sv
n<> u<59> t<Top_level_rule> c<1> l<1:1> el<10:1>
  n<> u<1> t<Null_rule> p<59> s<58> l<1:1> el<1:0>
  n<> u<58> t<Source_text> p<59> c<29> l<1:1> el<9:10>
    n<> u<29> t<Description> p<58> c<28> s<57> l<1:1> el<3:10>
      n<> u<28> t<Module_declaration> p<29> c<4> l<1:1> el<3:10>
        n<> u<4> t<Module_ansi_header> p<28> c<2> s<26> l<1:1> el<1:12>
          n<module> u<2> t<Module_keyword> p<4> s<3> l<1:1> el<1:7>
          n<dut> u<3> t<StringConst> p<4> l<1:8> el<1:11>
        n<> u<26> t<Non_port_module_item> p<28> c<25> s<27> l<2:4> el<2:33>
          n<> u<25> t<Module_or_generate_item> p<26> c<24> l<2:4> el<2:33>
            n<> u<24> t<Module_common_item> p<25> c<23> l<2:4> el<2:33>
              n<> u<23> t<Module_or_generate_item_declaration> p<24> c<22> l<2:4> el<2:33>
                n<> u<22> t<Package_or_generate_item_declaration> p<23> c<21> l<2:4> el<2:33>
                  n<> u<21> t<Parameter_declaration> p<22> c<17> l<2:4> el<2:32>
                    n<> u<17> t<Data_type_or_implicit> p<21> c<16> s<20> l<2:14> el<2:25>
                      n<> u<16> t<Data_type> p<17> c<5> l<2:14> el<2:25>
                        n<> u<5> t<IntVec_TypeLogic> p<16> s<15> l<2:14> el<2:19>
                        n<> u<15> t<Packed_dimension> p<16> c<14> l<2:20> el<2:25>
                          n<> u<14> t<Constant_range> p<15> c<9> l<2:21> el<2:24>
                            n<> u<9> t<Constant_expression> p<14> c<8> s<13> l<2:21> el<2:22>
                              n<> u<8> t<Constant_primary> p<9> c<7> l<2:21> el<2:22>
                                n<> u<7> t<Primary_literal> p<8> c<6> l<2:21> el<2:22>
                                  n<1> u<6> t<IntConst> p<7> l<2:21> el<2:22>
                            n<> u<13> t<Constant_expression> p<14> c<12> l<2:23> el<2:24>
                              n<> u<12> t<Constant_primary> p<13> c<11> l<2:23> el<2:24>
                                n<> u<11> t<Primary_literal> p<12> c<10> l<2:23> el<2:24>
                                  n<0> u<10> t<IntConst> p<11> l<2:23> el<2:24>
                    n<> u<20> t<List_of_param_assignments> p<21> c<19> l<2:26> el<2:32>
                      n<> u<19> t<Param_assignment> p<20> c<18> l<2:26> el<2:32>
                        n<RESVAL> u<18> t<StringConst> p<19> l<2:26> el<2:32>
        n<> u<27> t<ENDMODULE> p<28> l<3:1> el<3:10>
    n<> u<57> t<Description> p<58> c<56> l<5:1> el<9:10>
      n<> u<56> t<Module_declaration> p<57> c<32> l<5:1> el<9:10>
        n<> u<32> t<Module_ansi_header> p<56> c<30> s<54> l<5:1> el<5:12>
          n<module> u<30> t<Module_keyword> p<32> s<31> l<5:1> el<5:7>
          n<top> u<31> t<StringConst> p<32> l<5:8> el<5:11>
        n<> u<54> t<Non_port_module_item> p<56> c<53> s<55> l<6:4> el<8:14>
          n<> u<53> t<Module_or_generate_item> p<54> c<52> l<6:4> el<8:14>
            n<> u<52> t<Module_instantiation> p<53> c<33> l<6:4> el<8:14>
              n<dut> u<33> t<StringConst> p<52> s<46> l<6:4> el<6:7>
              n<> u<46> t<Parameter_value_assignment> p<52> c<45> s<51> l<6:8> el<8:5>
                n<> u<45> t<List_of_parameter_assignments> p<46> c<44> l<7:7> el<7:23>
                  n<> u<44> t<Named_parameter_assignment> p<45> c<34> l<7:7> el<7:23>
                    n<RESVAL> u<34> t<StringConst> p<44> s<43> l<7:8> el<7:14>
                    n<> u<43> t<Param_expression> p<44> c<42> l<7:15> el<7:22>
                      n<> u<42> t<Mintypmax_expression> p<43> c<41> l<7:15> el<7:22>
                        n<> u<41> t<Expression> p<42> c<40> l<7:15> el<7:22>
                          n<> u<40> t<Unary_Tilda> p<41> s<39> l<7:15> el<7:16>
                          n<> u<39> t<Expression> p<41> c<38> l<7:16> el<7:22>
                            n<> u<38> t<Expression> p<39> c<37> l<7:17> el<7:21>
                              n<> u<37> t<Primary> p<38> c<36> l<7:17> el<7:21>
                                n<> u<36> t<Primary_literal> p<37> c<35> l<7:17> el<7:21>
                                  n<2'h0> u<35> t<IntConst> p<36> l<7:17> el<7:21>
              n<> u<51> t<Hierarchical_instance> p<52> c<48> l<8:6> el<8:13>
                n<> u<48> t<Name_of_instance> p<51> c<47> s<50> l<8:6> el<8:11>
                  n<u_dut> u<47> t<StringConst> p<48> l<8:6> el<8:11>
                n<> u<50> t<List_of_port_connections> p<51> c<49> l<8:12> el<8:12>
                  n<> u<49> t<Ordered_port_connection> p<50> l<8:12> el<8:12>
        n<> u<55> t<ENDMODULE> p<56> l<9:1> el<9:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/MaskNeg/dut.sv:1:1: No timescale set for "dut".
[WRN:PA0205] ${SURELOG_DIR}/tests/MaskNeg/dut.sv:5:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/MaskNeg/dut.sv:1:1: Compile module "work@dut".
[INF:CP0303] ${SURELOG_DIR}/tests/MaskNeg/dut.sv:5:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                               2
Design                                                 1
LogicTypespec                                          1
Module                                                 2
ParamAssign                                            1
Parameter                                              1
Range                                                  1
RefModule                                              1
RefTypespec                                            1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/MaskNeg/slpp_all/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/MaskNeg/slpp_all/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/MaskNeg/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|uhdmallModules:
\_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/MaskNeg/dut.sv, line:1:1, endln:3:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiFullName:work@dut
  |vpiParameter:
  \_Parameter: (work@dut.RESVAL), line:2:26, endln:2:32
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/MaskNeg/dut.sv, line:1:1, endln:3:10
    |vpiTypespec:
    \_RefTypespec: (work@dut.RESVAL)
      |vpiParent:
      \_Parameter: (work@dut.RESVAL), line:2:26, endln:2:32
      |vpiFullName:work@dut.RESVAL
      |vpiActual:
      \_LogicTypespec: , line:2:14, endln:2:25
    |vpiName:RESVAL
    |vpiFullName:work@dut.RESVAL
  |vpiParamAssign:
  \_ParamAssign: , line:2:26, endln:2:32
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/MaskNeg/dut.sv, line:1:1, endln:3:10
    |vpiLhs:
    \_Parameter: (work@dut.RESVAL), line:2:26, endln:2:32
  |vpiDefName:work@dut
|uhdmallModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/MaskNeg/dut.sv, line:5:1, endln:9:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiRefModule:
  \_RefModule: work@dut (u_dut), line:8:6, endln:8:11
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/MaskNeg/dut.sv, line:5:1, endln:9:10
    |vpiName:u_dut
    |vpiDefName:work@dut
    |vpiActual:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/MaskNeg/dut.sv, line:1:1, endln:3:10
\_weaklyReferenced:
\_LogicTypespec: , line:2:14, endln:2:25
  |vpiParent:
  \_Parameter: (work@dut.RESVAL), line:2:26, endln:2:32
  |vpiRange:
  \_Range: , line:2:20, endln:2:25
    |vpiParent:
    \_LogicTypespec: , line:2:14, endln:2:25
    |vpiLeftRange:
    \_Constant: , line:2:21, endln:2:22
      |vpiParent:
      \_Range: , line:2:20, endln:2:25
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_Constant: , line:2:23, endln:2:24
      |vpiParent:
      \_Range: , line:2:20, endln:2:25
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0
