verilog-gate-ios is a variable defined in `verilog-mode.el'.<br/>Its value is shown below.<br/><br/>Documentation:<br/>Map of direction for each positional argument to each gate primitive.<br/><br/>Value: (("and" "output")<br/> ("buf" "output")<br/> ("bufif0" "output")<br/> ("bufif1" "output")<br/> ("cmos" "output")<br/> ("nand" "output")<br/> ("nmos" "output")<br/> ("nor" "output")<br/> ("not" "output")<br/> ("notif0" "output")<br/> ("notif1" "output")<br/> ("or" "output")<br/> ("pmos" "output")<br/> ("pulldown" "output")<br/> ("pullup" "output")<br/> ("rcmos" "output")<br/> ("rnmos" "output")<br/> ("rpmos" "output")<br/> ("rtran" "inout" "inout")<br/> ("rtranif0" "inout" "inout")<br/> ("rtranif1" "inout" "inout")<br/> ("tran" "inout" "inout")<br/> ("tranif0" "inout" "inout")<br/> ("tranif1" "inout" "inout")<br/> ("xnor" "output")<br/> ("xor" "output"))<br/><br/>