[03/07 13:28:21      0s] 
[03/07 13:28:21      0s] Cadence Innovus(TM) Implementation System.
[03/07 13:28:21      0s] Copyright 2016 Cadence Design Systems, Inc. All rights reserved worldwide.
[03/07 13:28:21      0s] 
[03/07 13:28:21      0s] Version:	v16.17-s018_1, built Thu Aug 31 09:57:10 PDT 2017
[03/07 13:28:21      0s] Options:	-common_ui 
[03/07 13:28:21      0s] Date:		Tue Mar  7 13:28:21 2023
[03/07 13:28:21      0s] Host:		pgmicro04 (x86_64 w/Linux 3.10.0-1160.81.1.el7.x86_64) (10cores*20cpus*Intel(R) Xeon(R) CPU E5-2650L v2 @ 1.70GHz 25600KB)
[03/07 13:28:21      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[03/07 13:28:21      0s] 
[03/07 13:28:21      0s] License:
[03/07 13:28:21      0s] 		invs	Innovus Implementation System	16.1	checkout succeeded
[03/07 13:28:21      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[03/07 13:28:39      5s] 
[03/07 13:28:39      5s] ***************************************************************************************
[03/07 13:28:39      5s] INFO:    You have enabled the Common UI that has been internally qualified at Cadence but
[03/07 13:28:39      5s]          has only limited customer testing. You are encouraged to work with Cadence directly
[03/07 13:28:39      5s]          to qualify your usage and make sure it meets your needs before deploying it widely.
[03/07 13:28:39      5s] ***************************************************************************************
[03/07 13:28:39      5s] 
[03/07 13:28:54     14s] @(#)CDS: Innovus v16.17-s018_1 (64bit) 08/31/2017 09:57 (Linux 2.6.18-194.el5)
[03/07 13:28:54     14s] @(#)CDS: NanoRoute 16.17-s018_1 NR170729-1044/16_17-UB (database version 2.30, 373.6.1) {superthreading v1.33}
[03/07 13:28:54     14s] @(#)CDS: AAE 16.17-s002 (64bit) 08/31/2017 (Linux 2.6.18-194.el5)
[03/07 13:28:54     14s] @(#)CDS: CTE 16.17-s002_1 () May 30 2017 04:32:42 ( )
[03/07 13:28:54     14s] @(#)CDS: SYNTECH 16.15-s004_1 () Jan 10 2017 07:20:10 ( )
[03/07 13:28:54     14s] @(#)CDS: CPE v16.17-s005
[03/07 13:28:54     14s] @(#)CDS: IQRC/TQRC 15.2.6-s621 (64bit) Thu Oct 27 23:06:47 PDT 2016 (Linux 2.6.18-194.el5)
[03/07 13:28:54     14s] @(#)CDS: OA 22.50-p051 Thu Aug  4 00:05:16 2016
[03/07 13:28:54     14s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[03/07 13:28:54     14s] @(#)CDS: RCDB 11.8
[03/07 13:28:54     14s] --- Running on pgmicro04 (x86_64 w/Linux 3.10.0-1160.81.1.el7.x86_64) (10cores*20cpus*Intel(R) Xeon(R) CPU E5-2650L v2 @ 1.70GHz 25600KB) ---
[03/07 13:28:54     14s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_45450_pgmicro04_leonardo.abreu_TIJLNf.

[03/07 13:28:54     14s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_45450_pgmicro04_leonardo.abreu_TIJLNf.
[03/07 13:28:54     14s] 
[03/07 13:28:56     15s] 
[03/07 13:28:56     15s] **INFO:  MMMC transition support version v31-84 
[03/07 13:28:56     15s] 
[03/07 13:28:57     15s] Loading fill procedures ...
[03/07 13:29:24     17s] [DEV]innovus 1> eval_legacy {source poscts_01.inn}
Set Default Net Delay as 1000 ps.
[03/07 13:29:42     19s] Set Default Net Load as 0.5 pF. 
[03/07 13:29:42     19s] Set Default Input Pin Transition as 0.1 ps.
[03/07 13:29:42     19s] Set Using Default Delay Limit as 1000.
[03/07 13:29:42     19s] Set Default Input Pin Transition as 0.1 ps.
[03/07 13:29:42     19s] **WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[03/07 13:29:42     19s] Reading default_emulate_libset_max timing library '/pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib' ...
[03/07 13:29:45     22s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'SIG' of cell 'SIGNALHOLD' is not defined in the library. (File /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib)
[03/07 13:29:45     22s] Read 811 cells in library 'D_CELLS_MOSST_typ_1_80V_25C' 
[03/07 13:29:45     22s] Reading default_emulate_libset_max timing library '/pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.lib' ...
[03/07 13:29:47     24s] Read 414 cells in library 'IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C' 
[03/07 13:29:47     24s] 
[03/07 13:29:47     24s] Loading LEF file /home/inf01185/leonardo.abreu/cci2/neo430-cci2/synthesis/poscts_01.inn.dat/libs/lef/xc018m6_FE.lef ...
[03/07 13:29:47     24s] 
[03/07 13:29:47     24s] Loading LEF file /home/inf01185/leonardo.abreu/cci2/neo430-cci2/synthesis/poscts_01.inn.dat/libs/lef/D_CELLS.lef ...
[03/07 13:29:47     24s] Set DBUPerIGU to M2 pitch 630.
[03/07 13:29:47     24s] 
[03/07 13:29:47     24s] Loading LEF file /home/inf01185/leonardo.abreu/cci2/neo430-cci2/synthesis/poscts_01.inn.dat/libs/lef/IO_CELLS_5V.lef ...
[03/07 13:29:48     24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JTP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 13:29:48     24s] Type 'man IMPLF-200' for more detail.
[03/07 13:29:48     24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JTGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 13:29:48     24s] Type 'man IMPLF-200' for more detail.
[03/07 13:29:48     24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JSP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 13:29:48     24s] Type 'man IMPLF-200' for more detail.
[03/07 13:29:48     24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JSGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 13:29:48     24s] Type 'man IMPLF-200' for more detail.
[03/07 13:29:48     24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JLP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 13:29:48     24s] Type 'man IMPLF-200' for more detail.
[03/07 13:29:48     24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JLGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 13:29:48     24s] Type 'man IMPLF-200' for more detail.
[03/07 13:29:48     24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JCP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 13:29:48     24s] Type 'man IMPLF-200' for more detail.
[03/07 13:29:48     24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JCGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 13:29:48     24s] Type 'man IMPLF-200' for more detail.
[03/07 13:29:48     24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JCAP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 13:29:48     24s] Type 'man IMPLF-200' for more detail.
[03/07 13:29:48     24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ITUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 13:29:48     24s] Type 'man IMPLF-200' for more detail.
[03/07 13:29:48     24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ITP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 13:29:48     24s] Type 'man IMPLF-200' for more detail.
[03/07 13:29:48     24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ITHDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 13:29:48     24s] Type 'man IMPLF-200' for more detail.
[03/07 13:29:48     24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ISUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 13:29:48     24s] Type 'man IMPLF-200' for more detail.
[03/07 13:29:48     24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ISP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 13:29:48     24s] Type 'man IMPLF-200' for more detail.
[03/07 13:29:48     24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ISHDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 13:29:48     24s] Type 'man IMPLF-200' for more detail.
[03/07 13:29:48     24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ILUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 13:29:48     24s] Type 'man IMPLF-200' for more detail.
[03/07 13:29:48     24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ILP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 13:29:48     24s] Type 'man IMPLF-200' for more detail.
[03/07 13:29:48     24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ILHDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 13:29:48     24s] Type 'man IMPLF-200' for more detail.
[03/07 13:29:48     24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ICUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 13:29:48     24s] Type 'man IMPLF-200' for more detail.
[03/07 13:29:48     24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ICP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 13:29:48     24s] Type 'man IMPLF-200' for more detail.
[03/07 13:29:48     24s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[03/07 13:29:48     24s] To increase the message display limit, refer to the product command reference manual.
[03/07 13:29:48     24s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 13:29:48     24s] Type 'man IMPLF-201' for more detail.
[03/07 13:29:48     24s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 13:29:48     24s] Type 'man IMPLF-201' for more detail.
[03/07 13:29:48     24s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 13:29:48     24s] Type 'man IMPLF-201' for more detail.
[03/07 13:29:48     24s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 13:29:48     24s] Type 'man IMPLF-201' for more detail.
[03/07 13:29:48     24s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 13:29:48     24s] Type 'man IMPLF-201' for more detail.
[03/07 13:29:48     24s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 13:29:48     24s] Type 'man IMPLF-201' for more detail.
[03/07 13:29:48     24s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT2SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 13:29:48     24s] Type 'man IMPLF-201' for more detail.
[03/07 13:29:48     24s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT2P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 13:29:48     24s] Type 'man IMPLF-201' for more detail.
[03/07 13:29:48     24s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 13:29:48     24s] Type 'man IMPLF-201' for more detail.
[03/07 13:29:48     24s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 13:29:48     24s] Type 'man IMPLF-201' for more detail.
[03/07 13:29:48     24s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 13:29:48     24s] Type 'man IMPLF-201' for more detail.
[03/07 13:29:48     24s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT1P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 13:29:48     24s] Type 'man IMPLF-201' for more detail.
[03/07 13:29:48     24s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 13:29:48     24s] Type 'man IMPLF-201' for more detail.
[03/07 13:29:48     24s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 13:29:48     24s] Type 'man IMPLF-201' for more detail.
[03/07 13:29:48     24s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 13:29:48     24s] Type 'man IMPLF-201' for more detail.
[03/07 13:29:48     24s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 13:29:48     24s] Type 'man IMPLF-201' for more detail.
[03/07 13:29:48     24s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 13:29:48     24s] Type 'man IMPLF-201' for more detail.
[03/07 13:29:48     24s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 13:29:48     24s] Type 'man IMPLF-201' for more detail.
[03/07 13:29:48     24s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD4SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 13:29:48     24s] Type 'man IMPLF-201' for more detail.
[03/07 13:29:48     24s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD4SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 13:29:48     24s] Type 'man IMPLF-201' for more detail.
[03/07 13:29:48     24s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[03/07 13:29:48     24s] To increase the message display limit, refer to the product command reference manual.
[03/07 13:29:48     24s] 
[03/07 13:29:48     24s] viaInitial starts at Tue Mar  7 13:29:48 2023
[03/07 13:29:48     24s] viaInitial ends at Tue Mar  7 13:29:48 2023
[03/07 13:29:48     24s] Loading view definition file from /home/inf01185/leonardo.abreu/cci2/neo430-cci2/synthesis/poscts_01.inn.dat/viewDefinition.tcl
[03/07 13:29:48     25s] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.42min, fe_real=1.45min, fe_mem=558.5M) ***
[03/07 13:29:48     25s] #- Begin Load netlist data ... (date=03/07 13:29:48, mem=558.5M)
[03/07 13:29:48     25s] *** Begin netlist parsing (mem=558.5M) ***
[03/07 13:29:48     25s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP25LP' is defined in LEF but not in the timing library.
[03/07 13:29:48     25s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP25LP' is defined in LEF but not in the timing library.
[03/07 13:29:48     25s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP25' is defined in LEF but not in the timing library.
[03/07 13:29:48     25s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP25' is defined in LEF but not in the timing library.
[03/07 13:29:48     25s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP15LP' is defined in LEF but not in the timing library.
[03/07 13:29:48     25s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP15LP' is defined in LEF but not in the timing library.
[03/07 13:29:48     25s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP15' is defined in LEF but not in the timing library.
[03/07 13:29:48     25s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP15' is defined in LEF but not in the timing library.
[03/07 13:29:48     25s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP10LP' is defined in LEF but not in the timing library.
[03/07 13:29:48     25s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP10LP' is defined in LEF but not in the timing library.
[03/07 13:29:48     25s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP10' is defined in LEF but not in the timing library.
[03/07 13:29:48     25s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP10' is defined in LEF but not in the timing library.
[03/07 13:29:48     25s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP7LP' is defined in LEF but not in the timing library.
[03/07 13:29:48     25s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP7LP' is defined in LEF but not in the timing library.
[03/07 13:29:48     25s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP7' is defined in LEF but not in the timing library.
[03/07 13:29:48     25s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP7' is defined in LEF but not in the timing library.
[03/07 13:29:48     25s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP5LP' is defined in LEF but not in the timing library.
[03/07 13:29:48     25s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP5LP' is defined in LEF but not in the timing library.
[03/07 13:29:48     25s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP5' is defined in LEF but not in the timing library.
[03/07 13:29:48     25s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP5' is defined in LEF but not in the timing library.
[03/07 13:29:48     25s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[03/07 13:29:48     25s] To increase the message display limit, refer to the product command reference manual.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDOR' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDI' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDC' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'POWERCUTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDOR' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDI' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDO' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'GNDR' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDD' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDO' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Pin 'VDDR' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 13:29:48     25s] Created 1225 new cells from 2 timing libraries.
[03/07 13:29:48     25s] Reading netlist ...
[03/07 13:29:48     25s] Backslashed names will retain backslash and a trailing blank character.
[03/07 13:29:48     25s] Reading verilogBinary netlist '/home/inf01185/leonardo.abreu/cci2/neo430-cci2/synthesis/poscts_01.inn.dat/neo430_top.v.bin'
[03/07 13:29:48     25s] Reading binary database version 1
[03/07 13:29:49     25s] 
[03/07 13:29:49     25s] *** Memory Usage v#1 (Current mem = 1154.941M, initial mem = 173.020M) ***
[03/07 13:29:49     25s] *** End netlist parsing (cpu=0:00:00.7, real=0:00:01.0, mem=1154.9M) ***
[03/07 13:29:49     25s] #- End Load netlist data ... (date=03/07 13:29:49, total cpu=0:00:00.7, real=0:00:01.0, peak res=1154.9M, current mem=1154.9M)
[03/07 13:29:49     25s] Top level cell is neo430_top.
[03/07 13:29:49     26s] **WARN: (IMPTS-282):	Cell 'BT8SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/07 13:29:49     26s] Type 'man IMPTS-282' for more detail.
[03/07 13:29:49     26s] **WARN: (IMPTS-282):	Cell 'BT8SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/07 13:29:49     26s] Type 'man IMPTS-282' for more detail.
[03/07 13:29:49     26s] **WARN: (IMPTS-282):	Cell 'BT8P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/07 13:29:49     26s] Type 'man IMPTS-282' for more detail.
[03/07 13:29:49     26s] **WARN: (IMPTS-282):	Cell 'BT4SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/07 13:29:49     26s] Type 'man IMPTS-282' for more detail.
[03/07 13:29:49     26s] **WARN: (IMPTS-282):	Cell 'BT4SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/07 13:29:49     26s] Type 'man IMPTS-282' for more detail.
[03/07 13:29:49     26s] **WARN: (IMPTS-282):	Cell 'BT4P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/07 13:29:49     26s] Type 'man IMPTS-282' for more detail.
[03/07 13:29:49     26s] **WARN: (IMPTS-282):	Cell 'BT2SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/07 13:29:49     26s] Type 'man IMPTS-282' for more detail.
[03/07 13:29:49     26s] **WARN: (IMPTS-282):	Cell 'BT2P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/07 13:29:49     26s] Type 'man IMPTS-282' for more detail.
[03/07 13:29:49     26s] **WARN: (IMPTS-282):	Cell 'BT24SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/07 13:29:49     26s] Type 'man IMPTS-282' for more detail.
[03/07 13:29:49     26s] **WARN: (IMPTS-282):	Cell 'BT24SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/07 13:29:49     26s] Type 'man IMPTS-282' for more detail.
[03/07 13:29:49     26s] **WARN: (IMPTS-282):	Cell 'BT24P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/07 13:29:49     26s] Type 'man IMPTS-282' for more detail.
[03/07 13:29:49     26s] **WARN: (IMPTS-282):	Cell 'BT1P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/07 13:29:49     26s] Type 'man IMPTS-282' for more detail.
[03/07 13:29:49     26s] **WARN: (IMPTS-282):	Cell 'BT16SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/07 13:29:49     26s] Type 'man IMPTS-282' for more detail.
[03/07 13:29:49     26s] **WARN: (IMPTS-282):	Cell 'BT16SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/07 13:29:49     26s] Type 'man IMPTS-282' for more detail.
[03/07 13:29:49     26s] **WARN: (IMPTS-282):	Cell 'BT16P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/07 13:29:49     26s] Type 'man IMPTS-282' for more detail.
[03/07 13:29:49     26s] **WARN: (IMPTS-282):	Cell 'BD8SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/07 13:29:49     26s] Type 'man IMPTS-282' for more detail.
[03/07 13:29:49     26s] **WARN: (IMPTS-282):	Cell 'BD8SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/07 13:29:49     26s] Type 'man IMPTS-282' for more detail.
[03/07 13:29:49     26s] **WARN: (IMPTS-282):	Cell 'BD8P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/07 13:29:49     26s] Type 'man IMPTS-282' for more detail.
[03/07 13:29:49     26s] **WARN: (IMPTS-282):	Cell 'BD4SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/07 13:29:49     26s] Type 'man IMPTS-282' for more detail.
[03/07 13:29:49     26s] **WARN: (IMPTS-282):	Cell 'BD4SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/07 13:29:49     26s] Type 'man IMPTS-282' for more detail.
[03/07 13:29:49     26s] **WARN: (EMS-27):	Message (IMPTS-282) has exceeded the current message display limit of 20.
[03/07 13:29:49     26s] To increase the message display limit, refer to the product command reference manual.
[03/07 13:29:49     26s] Hooked 1225 DB cells to tlib cells.
[03/07 13:29:49     26s] ** Removed 1 unused lib cells.
[03/07 13:29:49     26s] Starting recursive module instantiation check.
[03/07 13:29:49     26s] No recursion found.
[03/07 13:29:49     26s] Building hierarchical netlist for Cell neo430_top ...
[03/07 13:29:49     27s] *** Netlist is unique.
[03/07 13:29:49     27s] ** info: there are 7465 modules.
[03/07 13:29:49     27s] ** info: there are 115431 stdCell insts.
[03/07 13:29:49     27s] 
[03/07 13:29:49     27s] *** Memory Usage v#1 (Current mem = 1180.953M, initial mem = 173.020M) ***
[03/07 13:29:50     27s] *info: set bottom ioPad orient R0
[03/07 13:29:50     27s] **WARN: (IMPFP-3961):	The techSite 'io_site_5V' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/07 13:29:50     27s] Type 'man IMPFP-3961' for more detail.
[03/07 13:29:50     27s] Set Default Net Delay as 1000 ps.
[03/07 13:29:50     27s] Set Default Net Load as 0.5 pF. 
[03/07 13:29:50     27s] Set Default Input Pin Transition as 0.1 ps.
[03/07 13:29:50     27s] Loading preference file /home/inf01185/leonardo.abreu/cci2/neo430-cci2/synthesis/poscts_01.inn.dat/gui.pref.tcl ...
[03/07 13:29:50     28s] Extraction setup Started 
[03/07 13:29:50     28s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[03/07 13:29:50     28s] Reading Capacitance Table File /home/inf01185/leonardo.abreu/cci2/neo430-cci2/synthesis/poscts_01.inn.dat/libs/mmmc/xc018m6_typ.capTbl ...
[03/07 13:29:50     28s] Cap table was created using Encounter 07.10-s219_1.
[03/07 13:29:50     28s] Process name: xc018m6_typ.
[03/07 13:29:50     28s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[03/07 13:29:50     28s] Type 'man IMPEXT-2773' for more detail.
[03/07 13:29:50     28s] Importing multi-corner RC tables ... 
[03/07 13:29:50     28s] Summary of Active RC-Corners : 
[03/07 13:29:50     28s]  
[03/07 13:29:50     28s]  Analysis View: default_emulate_view
[03/07 13:29:50     28s]     RC-Corner Name        : default_emulate_rc_corner
[03/07 13:29:50     28s]     RC-Corner Index       : 0
[03/07 13:29:50     28s]     RC-Corner Temperature : 25 Celsius
[03/07 13:29:50     28s]     RC-Corner Cap Table   : '/home/inf01185/leonardo.abreu/cci2/neo430-cci2/synthesis/poscts_01.inn.dat/libs/mmmc/xc018m6_typ.capTbl'
[03/07 13:29:50     28s]     RC-Corner PreRoute Res Factor         : 1
[03/07 13:29:50     28s]     RC-Corner PreRoute Cap Factor         : 1
[03/07 13:29:50     28s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/07 13:29:50     28s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/07 13:29:50     28s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/07 13:29:50     28s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/07 13:29:50     28s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/07 13:29:50     28s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
[03/07 13:29:50     28s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
[03/07 13:29:50     28s] *Info: initialize multi-corner CTS.
[03/07 13:29:50     28s] Reading timing constraints file '/home/inf01185/leonardo.abreu/cci2/neo430-cci2/synthesis/poscts_01.inn.dat/libs/mmmc/neo430.default_emulate_constraint_mode.sdc' ...
[03/07 13:29:50     28s] Current (total cpu=0:00:28.4, real=0:01:29, peak res=525.2M, current mem=905.3M)
[03/07 13:29:50     28s] neo430_top
[03/07 13:29:51     28s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk_i' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File /home/inf01185/leonardo.abreu/cci2/neo430-cci2/synthesis/poscts_01.inn.dat/libs/mmmc/neo430.default_emulate_constraint_mode.sdc, Line 221586).
[03/07 13:29:51     28s] 
[03/07 13:29:51     28s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk_i' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File /home/inf01185/leonardo.abreu/cci2/neo430-cci2/synthesis/poscts_01.inn.dat/libs/mmmc/neo430.default_emulate_constraint_mode.sdc, Line 221587).
[03/07 13:29:51     28s] 
[03/07 13:29:51     28s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk_i' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File /home/inf01185/leonardo.abreu/cci2/neo430-cci2/synthesis/poscts_01.inn.dat/libs/mmmc/neo430.default_emulate_constraint_mode.sdc, Line 221588).
[03/07 13:29:51     28s] 
[03/07 13:29:51     29s] Number of path exceptions in the constraint file = 1
[03/07 13:29:51     29s] Number of paths exceptions after getting compressed = 1
[03/07 13:29:51     29s] INFO (CTE): Reading of timing constraints file /home/inf01185/leonardo.abreu/cci2/neo430-cci2/synthesis/poscts_01.inn.dat/libs/mmmc/neo430.default_emulate_constraint_mode.sdc completed, with 3 WARNING
[03/07 13:29:51     29s] Ending "Constraint file reading stats" (total cpu=0:00:00.6, real=0:00:01.0, peak res=544.9M, current mem=924.2M)
[03/07 13:29:51     29s] Current (total cpu=0:00:29.1, real=0:01:30, peak res=544.9M, current mem=924.2M)
[03/07 13:29:51     29s] **WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
[03/07 13:29:51     29s] Summary for sequential cells idenfication: 
[03/07 13:29:51     29s] Identified SBFF number: 128
[03/07 13:29:51     29s] Identified MBFF number: 0
[03/07 13:29:51     29s] Not identified SBFF number: 0
[03/07 13:29:51     29s] Not identified MBFF number: 0
[03/07 13:29:51     29s] Number of sequential cells which are not FFs: 106
[03/07 13:29:51     29s] 
[03/07 13:29:51     29s] Total number of combinational cells: 512
[03/07 13:29:51     29s] Total number of sequential cells: 234
[03/07 13:29:51     29s] Total number of tristate cells: 64
[03/07 13:29:51     29s] Total number of level shifter cells: 0
[03/07 13:29:51     29s] Total number of power gating cells: 0
[03/07 13:29:51     29s] Total number of isolation cells: 0
[03/07 13:29:51     29s] Total number of power switch cells: 0
[03/07 13:29:51     29s] Total number of pulse generator cells: 0
[03/07 13:29:51     29s] Total number of always on buffers: 0
[03/07 13:29:51     29s] Total number of retention cells: 0
[03/07 13:29:51     29s] List of usable buffers: BUX1 BUX0 BUX2 BUX12 BUX16 BUX20 BUX3 BUX4 BUX6 BUX8
[03/07 13:29:51     29s] Total number of usable buffers: 10
[03/07 13:29:51     29s] List of unusable buffers:
[03/07 13:29:51     29s] Total number of unusable buffers: 0
[03/07 13:29:51     29s] List of usable inverters: INCX12 INCX16 INCX20 INX1 INX0 INX2 INX12 INX16 INX20 INX3 INX4 INX6 INX8
[03/07 13:29:51     29s] Total number of usable inverters: 13
[03/07 13:29:51     29s] List of unusable inverters:
[03/07 13:29:51     29s] Total number of unusable inverters: 0
[03/07 13:29:51     29s] List of identified usable delay cells: BUCX12 BUCX16 BUCX20 BUCX4 BUCX6 BUCX8 DLY1X1 DLY1X0 DLY2X0 DLY2X1 DLY4X1 DLY4X0 DLY8X1 DLY8X0
[03/07 13:29:51     29s] Total number of identified usable delay cells: 14
[03/07 13:29:51     29s] List of identified unusable delay cells:
[03/07 13:29:51     29s] Total number of identified unusable delay cells: 0
[03/07 13:29:51     29s] #- Begin Load SymbolTable ... (date=03/07 13:29:51, mem=929.7M)
[03/07 13:29:52     29s] #- End Load SymbolTable ... (date=03/07 13:29:52, total cpu=0:00:00.6, real=0:00:01.0, peak res=943.7M, current mem=943.7M)
[03/07 13:29:52     29s] #- Begin Load floorplan data ... (date=03/07 13:29:52, mem=943.7M)
[03/07 13:29:52     29s] Reading floorplan file - /home/inf01185/leonardo.abreu/cci2/neo430-cci2/synthesis/poscts_01.inn.dat/neo430_top.fp.gz (mem = 943.7M).
[03/07 13:29:52     29s] *info: reset 119772 existing net BottomPreferredLayer and AvoidDetour
[03/07 13:29:52     29s] Deleting old partition specification.
[03/07 13:29:52     29s] Set FPlanBox to (0 0 2337300 2333860)
[03/07 13:29:53     30s]  ... processed partition successfully.
[03/07 13:29:53     30s] Extracting standard cell pins and blockage ...... 
[03/07 13:29:53     30s] Pin and blockage extraction finished
[03/07 13:29:53     30s] Delete all existing relative floorplan constraints.
[03/07 13:29:53     30s] *** End loading floorplan (cpu = 0:00:00.8, mem = 967.7M) ***
[03/07 13:29:53     30s] #- End Load floorplan data ... (date=03/07 13:29:53, total cpu=0:00:00.8, real=0:00:01.0, peak res=967.7M, current mem=967.7M)
[03/07 13:29:53     30s] #- Begin Load placement data ... (date=03/07 13:29:53, mem=967.7M)
[03/07 13:29:53     30s] *** Checked 4 GNC rules.
[03/07 13:29:53     30s] *** applyConnectGlobalNets disabled.
[03/07 13:29:53     30s] Reading placement file - /home/inf01185/leonardo.abreu/cci2/neo430-cci2/synthesis/poscts_01.inn.dat/neo430_top.place.gz.
[03/07 13:29:53     30s] ** Reading stdCellPlacement "/home/inf01185/leonardo.abreu/cci2/neo430-cci2/synthesis/poscts_01.inn.dat/neo430_top.place.gz" ...
[03/07 13:29:54     31s] *** Completed restorePlace (cpu=0:00:00.9 real=0:00:01.0 mem=990.0M) ***
[03/07 13:29:54     31s] Total net length = 8.734e+06 (5.025e+06 3.709e+06) (ext = 1.767e+05)
[03/07 13:29:54     31s] #- End Load placement data ... (date=03/07 13:29:54, total cpu=0:00:00.9, real=0:00:01.0, peak res=990.0M, current mem=990.0M)
[03/07 13:29:54     31s] *** Checked 4 GNC rules.
[03/07 13:29:54     31s] *** Applying global-net connections...
[03/07 13:29:54     31s] *** Applied 4 GNC rules (cpu = 0:00:00.1)
[03/07 13:29:54     31s] #- Begin Load routing data ... (date=03/07 13:29:54, mem=990.0M)
[03/07 13:29:54     31s] Reading routing file - /home/inf01185/leonardo.abreu/cci2/neo430-cci2/synthesis/poscts_01.inn.dat/neo430_top.route.gz.
[03/07 13:29:54     31s] Reading Innovus routing data (Created by Innovus v16.17-s018_1 on Tue Mar  7 12:39:55 2023 Format: 16.1) ...
[03/07 13:29:54     31s] routingBox: (0 0) (2337300 2333860)
[03/07 13:29:54     31s] Suppress "**WARN ..." messages.
[03/07 13:29:54     31s] coreBox:    (3150 3050) (2334150 2330810)
[03/07 13:29:54     31s] Un-suppress "**WARN ..." messages.
[03/07 13:29:56     33s] *** Total 119657 nets are successfully restored.
[03/07 13:29:56     33s] *** Completed restoreRoute (cpu=0:00:02.0 real=0:00:02.0 mem=1117.2M) ***
[03/07 13:29:56     33s] #- End Load routing data ... (date=03/07 13:29:56, total cpu=0:00:02.0, real=0:00:02.0, peak res=1117.2M, current mem=1117.2M)
[03/07 13:29:56     33s] Reading property file /home/inf01185/leonardo.abreu/cci2/neo430-cci2/synthesis/poscts_01.inn.dat/neo430_top.prop
[03/07 13:29:56     33s] Extracting macro/IO cell pins and blockage ...... 
[03/07 13:29:56     33s] Pin and blockage extraction finished
[03/07 13:29:56     34s] *** Completed restoreProperty (cpu=0:00:00.5 real=0:00:00.0 mem=1118.2M) ***
[03/07 13:29:56     34s] **WARN: (IMPCK-8086):	The command specifyClockTree is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to a CCOpt-based flow.
[03/07 13:29:56     34s] Checking spec file integrity...
[03/07 13:29:56     34s] 
[03/07 13:29:56     34s] Reading clock tree spec file '/home/inf01185/leonardo.abreu/cci2/neo430-cci2/synthesis/poscts_01.inn.dat/neo430_top.ctstch' ...
[03/07 13:29:56     34s] 
[03/07 13:29:56     34s] RouteType               : FE_CTS_DEFAULT
[03/07 13:29:56     34s] PreferredExtraSpace     : 1
[03/07 13:29:56     34s] Shield                  : NONE
[03/07 13:29:56     34s] PreferLayer             : M3 M4 
[03/07 13:29:56     34s] RC Information for View default_emulate_view :
[03/07 13:29:56     34s] Est. Cap                : 0.134357(V=0.13395 H=0.134764) (ff/um) [0.000134357]
[03/07 13:29:56     34s] Est. Res                : 0.301629(V=0.301629 H=0.301629)(ohm/um) [0.000301629]
[03/07 13:29:56     34s] Est. Via Res            : 4.25829(ohm) [8.23269]
[03/07 13:29:56     34s] Est. Via Cap            : 0.183117(ff)
[03/07 13:29:56     34s] M1(H) w=0.23(um) s=0.23(um) p=0.61(um) es=0.99(um) cap=0.128(ff/um) res=0.41(ohm/um) viaRes=0(ohm) viaCap=0(ff)
[03/07 13:29:56     34s] M2(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.134(ff/um) res=0.302(ohm/um) viaRes=3.9744(ohm) viaCap=0.186661(ff)
[03/07 13:29:56     34s] M3(H) w=0.28(um) s=0.28(um) p=0.61(um) es=0.94(um) cap=0.135(ff/um) res=0.302(ohm/um) viaRes=4.25829(ohm) viaCap=0.183117(ff)
[03/07 13:29:56     34s] M4(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.134(ff/um) res=0.302(ohm/um) viaRes=4.25829(ohm) viaCap=0.183117(ff)
[03/07 13:29:56     34s] M5(H) w=0.28(um) s=0.28(um) p=0.61(um) es=0.94(um) cap=0.132(ff/um) res=0.302(ohm/um) viaRes=4.25829(ohm) viaCap=0.181299(ff)
[03/07 13:29:56     34s] M6(V) w=0.44(um) s=0.46(um) p=1.26(um) es=2.08(um) cap=0.11(ff/um) res=0.0836(ohm/um) viaRes=1.3248(ohm) viaCap=0.248205(ff)
[03/07 13:29:56     34s] 
[03/07 13:29:56     34s] RouteType               : FE_CTS_DEFAULT_LEAF
[03/07 13:29:56     34s] PreferredExtraSpace     : 1
[03/07 13:29:56     34s] Shield                  : NONE
[03/07 13:29:56     34s] PreferLayer             : M3 M4 
[03/07 13:29:56     34s] RC Information for View default_emulate_view :
[03/07 13:29:56     34s] Est. Cap                : 0.134357(V=0.13395 H=0.134764) (ff/um) [0.000134357]
[03/07 13:29:56     34s] Est. Res                : 0.301629(V=0.301629 H=0.301629)(ohm/um) [0.000301629]
[03/07 13:29:56     34s] Est. Via Res            : 4.25829(ohm) [8.23269]
[03/07 13:29:56     34s] Est. Via Cap            : 0.183117(ff)
[03/07 13:29:56     34s] M1(H) w=0.23(um) s=0.23(um) p=0.61(um) es=0.99(um) cap=0.128(ff/um) res=0.41(ohm/um) viaRes=0(ohm) viaCap=0(ff)
[03/07 13:29:56     34s] M2(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.134(ff/um) res=0.302(ohm/um) viaRes=3.9744(ohm) viaCap=0.186661(ff)
[03/07 13:29:56     34s] M3(H) w=0.28(um) s=0.28(um) p=0.61(um) es=0.94(um) cap=0.135(ff/um) res=0.302(ohm/um) viaRes=4.25829(ohm) viaCap=0.183117(ff)
[03/07 13:29:56     34s] M4(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.134(ff/um) res=0.302(ohm/um) viaRes=4.25829(ohm) viaCap=0.183117(ff)
[03/07 13:29:56     34s] M5(H) w=0.28(um) s=0.28(um) p=0.61(um) es=0.94(um) cap=0.132(ff/um) res=0.302(ohm/um) viaRes=4.25829(ohm) viaCap=0.181299(ff)
[03/07 13:29:56     34s] M6(V) w=0.44(um) s=0.46(um) p=1.26(um) es=2.08(um) cap=0.11(ff/um) res=0.0836(ohm/um) viaRes=1.3248(ohm) viaCap=0.248205(ff)
[03/07 13:29:56     34s] 
[03/07 13:29:56     34s] Switching off Advanced RC Correlation modes in AAE mode.
[03/07 13:29:56     34s] Active Analysis Views for CTS are,
[03/07 13:29:56     34s] #1 default_emulate_view
[03/07 13:29:56     34s] Default Analysis Views is default_emulate_view
[03/07 13:29:56     34s] 
[03/07 13:29:56     34s] 
[03/07 13:29:56     34s] ****** AutoClockRootPin ******
[03/07 13:29:56     34s] AutoClockRootPin 1: clk_i
[03/07 13:29:56     34s] # NoGating         NO
[03/07 13:29:56     34s] # SetDPinAsSync    NO
[03/07 13:29:56     34s] # SetIoPinAsSync   NO
[03/07 13:29:56     34s] # SetAsyncSRPinAsSync   NO
[03/07 13:29:56     34s] # SetTriStEnPinAsSync   NO
[03/07 13:29:56     34s] # SetBBoxPinAsSync   NO
[03/07 13:29:56     34s] # RouteClkNet      YES
[03/07 13:29:56     34s] # PostOpt          YES
[03/07 13:29:56     34s] # RouteType        FE_CTS_DEFAULT
[03/07 13:29:56     34s] # LeafRouteType    FE_CTS_DEFAULT_LEAF
[03/07 13:29:56     34s] 
[03/07 13:29:56     34s] ***** !! NOTE !! *****
[03/07 13:29:56     34s] 
[03/07 13:29:56     34s] CTS treats D-pins and I/O pins as non-synchronous pins by default.
[03/07 13:29:56     34s] If you want to change the behavior, you need to use the SetDPinAsSync
[03/07 13:29:56     34s] or SetIoPinAsSync statement in the clock tree specification file,
[03/07 13:29:56     34s] or use the setCTSMode -traceDPinAsLeaf {true|false} command,
[03/07 13:29:56     34s] or use the setCTSMode -traceIoPinAsLeaf {true|false} command
[03/07 13:29:56     34s] before specifyClockTree command.
[03/07 13:29:56     34s] 
[03/07 13:29:57     34s] *** End specifyClockTree (cpu=0:00:00.0, real=0:00:01.0, mem=1128.2M) ***
[03/07 13:29:57     34s] #- Begin Load power constraints ... (date=03/07 13:29:57, mem=1128.2M)
[03/07 13:29:57     34s] source /home/inf01185/leonardo.abreu/cci2/neo430-cci2/synthesis/poscts_01.inn.dat/neo430_top_power_constraints.tcl
[03/07 13:29:57     34s] 'set_default_switching_activity' finished successfully.
[03/07 13:29:57     34s] #- End Load power constraints ... (date=03/07 13:29:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1128.2M, current mem=1128.2M)
[03/07 13:29:57     34s] #- Begin load AAE data ... (date=03/07 13:29:57, mem=1128.2M)
[03/07 13:29:57     34s] #- End load AAE data ... (date=03/07 13:29:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1128.2M, current mem=1128.2M)
[03/07 13:29:57     34s] 
[03/07 13:29:57     34s] *** Summary of all messages that are not suppressed in this session:
[03/07 13:29:57     34s] Severity  ID               Count  Summary                                  
[03/07 13:29:57     34s] WARNING   IMPLF-200          434  Pin '%s' in macro '%s' has no ANTENNAGAT...
[03/07 13:29:57     34s] WARNING   IMPLF-201          362  Pin '%s' in macro '%s' has no ANTENNADIF...
[03/07 13:29:57     34s] WARNING   IMPFP-3961           1  The techSite '%s' has no related standar...
[03/07 13:29:57     34s] WARNING   IMPTS-282           30  Cell '%s' is not a level shifter cell bu...
[03/07 13:29:57     34s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[03/07 13:29:57     34s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[03/07 13:29:57     34s] WARNING   IMPVL-159         1620  Pin '%s' of cell '%s' is defined in LEF ...
[03/07 13:29:57     34s] WARNING   TA-976               1  Path groups asserted by the group_path c...
[03/07 13:29:57     34s] WARNING   GLOBAL-100           1  Global '%s' has become obsolete. It will...
[03/07 13:29:57     34s] WARNING   TCLNL-330            3  set_input_delay on clock root '%s' is no...
[03/07 13:29:57     34s] WARNING   TECHLIB-436          1  Attribute '%s' on '%s' pin '%s' of cell ...
[03/07 13:29:57     34s] *** Message Summary: 2455 warning(s), 0 error(s)
[03/07 13:29:57     34s] 
[03/07 13:29:57     34s] 3
[03/07 13:29:57     34s] [DEV]innovus 2> route_design -global
#route_design: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1176.26 (MB), peak = 1176.26 (MB)
[03/07 13:31:41     45s] #default_emulate_rc_corner has no qx tech file defined
[03/07 13:31:41     45s] #No active RC corner or QRC tech file is missing.
[03/07 13:31:41     45s] #**INFO: setDesignMode -flowEffort standard
[03/07 13:31:41     45s] #**INFO: mulit-cut via swapping is disabled by user.
[03/07 13:31:41     45s] #**INFO: All auto set options tuned by route_design will be restored to their original settings on command completion.
[03/07 13:31:41     45s] #**INFO: auto set of routeReserveSpaceForMultiCut to true
[03/07 13:31:41     45s] #**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
[03/07 13:31:42     46s] Core basic site is core
[03/07 13:31:43     46s] Estimated cell power/ground rail width = 0.915 um
[03/07 13:31:43     46s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/07 13:31:44     48s] Initialize ViaPillar Halo for 172194 instances.
[03/07 13:31:44     48s] Begin checking placement ... (start mem=1318.0M, init mem=1362.0M)
[03/07 13:31:45     48s] *info: Placed = 172194         (Fixed = 56763)
[03/07 13:31:45     48s] *info: Unplaced = 0           
[03/07 13:31:45     48s] Placement Density:72.85%(3825651/5251496)
[03/07 13:31:45     48s] Placement Density (including fixed std cells):73.72%(4000163/5426009)
[03/07 13:31:45     48s] Finished checkPlace (cpu: total=0:00:03.3, vio checks=0:00:00.6; mem=1391.0M)
[03/07 13:31:45     48s] #**INFO: auto set of routeWithTimingDriven to true
[03/07 13:31:45     48s] #**INFO: auto set of routeWithSiDriven to true
[03/07 13:31:45     48s] 
[03/07 13:31:45     48s] changeUseClockNetStatus Option :  -noFixedNetWires 
[03/07 13:31:45     48s] *** Changed status on (0) nets in Clock.
[03/07 13:31:45     48s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1391.0M) ***
[03/07 13:31:45     48s] 
[03/07 13:31:45     48s] globalRoute
[03/07 13:31:45     48s] 
[03/07 13:31:45     48s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[03/07 13:31:45     48s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[03/07 13:31:45     48s] #setNanoRouteMode -routeWithSiDriven true
[03/07 13:31:45     48s] #setNanoRouteMode -routeWithTimingDriven true
[03/07 13:31:45     48s] #Start globalRoute on Tue Mar  7 13:31:45 2023
[03/07 13:31:45     48s] #
[03/07 13:31:45     49s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT8SP does not have antenna diff area.
[03/07 13:31:45     49s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT8SMP does not have antenna diff area.
[03/07 13:31:45     49s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT8P does not have antenna diff area.
[03/07 13:31:45     49s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT4SP does not have antenna diff area.
[03/07 13:31:45     49s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT4SMP does not have antenna diff area.
[03/07 13:31:45     49s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT4P does not have antenna diff area.
[03/07 13:31:45     49s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT2SP does not have antenna diff area.
[03/07 13:31:45     49s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT2P does not have antenna diff area.
[03/07 13:31:45     49s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT24SP does not have antenna diff area.
[03/07 13:31:45     49s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT24SMP does not have antenna diff area.
[03/07 13:31:45     49s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT24P does not have antenna diff area.
[03/07 13:31:45     49s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT1P does not have antenna diff area.
[03/07 13:31:45     49s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT16SP does not have antenna diff area.
[03/07 13:31:45     49s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT16SMP does not have antenna diff area.
[03/07 13:31:45     49s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT16P does not have antenna diff area.
[03/07 13:31:45     49s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD8SP does not have antenna diff area.
[03/07 13:31:45     49s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD8SMP does not have antenna diff area.
[03/07 13:31:45     49s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD8P does not have antenna diff area.
[03/07 13:31:45     49s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD4SP does not have antenna diff area.
[03/07 13:31:45     49s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD4SMP does not have antenna diff area.
[03/07 13:31:45     49s] #WARNING (EMS-27) Message (NRDB-728) has exceeded the current message display limit of 20.
[03/07 13:31:45     49s] #To increase the message display limit, refer to the product command reference manual.
[03/07 13:31:47     51s] Updating RC grid for preRoute extraction ...
[03/07 13:31:47     51s] Initializing multi-corner capacitance tables ... 
[03/07 13:31:47     51s] Initializing multi-corner resistance tables ...
[03/07 13:31:48     52s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio_o[15] of net gpio_o[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/07 13:31:48     52s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio_o[14] of net gpio_o[14] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/07 13:31:48     52s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wb_we_o of net wb_we_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/07 13:31:48     52s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wb_sel_o[3] of net wb_sel_o[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/07 13:31:48     52s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wb_sel_o[2] of net wb_sel_o[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/07 13:31:48     52s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wb_sel_o[1] of net wb_sel_o[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/07 13:31:48     52s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wb_sel_o[0] of net wb_sel_o[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/07 13:31:48     52s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wb_stb_o of net wb_stb_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/07 13:31:48     52s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wb_cyc_o of net wb_cyc_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/07 13:31:48     52s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wb_ack_i of net wb_ack_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/07 13:31:48     52s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/ext_irq_i[7] of net ext_irq_i[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/07 13:31:48     52s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/ext_irq_i[6] of net ext_irq_i[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/07 13:31:48     52s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/ext_irq_i[5] of net ext_irq_i[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/07 13:31:48     52s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/ext_irq_i[4] of net ext_irq_i[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/07 13:31:48     52s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/ext_irq_i[3] of net ext_irq_i[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/07 13:31:48     52s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/ext_irq_i[2] of net ext_irq_i[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/07 13:31:48     52s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/ext_irq_i[1] of net ext_irq_i[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/07 13:31:48     52s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/ext_irq_i[0] of net ext_irq_i[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/07 13:31:48     52s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/ext_ack_o[7] of net ext_ack_o[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/07 13:31:48     52s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/ext_ack_o[6] of net ext_ack_o[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/07 13:31:48     52s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[03/07 13:31:48     52s] #To increase the message display limit, refer to the product command reference manual.
[03/07 13:31:48     53s] ### Net info: total nets: 119772
[03/07 13:31:48     53s] ### Net info: dirty nets: 5
[03/07 13:31:48     53s] ### Net info: marked as disconnected nets: 0
[03/07 13:31:49     53s] ### Net info: fully routed nets: 0
[03/07 13:31:49     53s] ### Net info: trivial (single pin) nets: 0
[03/07 13:31:49     53s] ### Net info: unrouted nets: 119772
[03/07 13:31:49     53s] ### Net info: re-extraction nets: 0
[03/07 13:31:49     53s] ### Net info: ignored nets: 0
[03/07 13:31:49     53s] ### Net info: skip routing nets: 0
[03/07 13:31:49     54s] #NanoRoute Version 16.17-s018_1 NR170729-1044/16_17-UB
[03/07 13:31:50     54s] #Start routing data preparation.
[03/07 13:31:50     54s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET1 is not specified for width 0.230.
[03/07 13:31:50     54s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET2 is not specified for width 0.280.
[03/07 13:31:50     54s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET1 is not specified for width 0.230.
[03/07 13:31:50     54s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET2 is not specified for width 0.280.
[03/07 13:31:50     54s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET2 is not specified for width 0.280.
[03/07 13:31:50     54s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET3 is not specified for width 0.280.
[03/07 13:31:50     54s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET2 is not specified for width 0.280.
[03/07 13:31:50     54s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET3 is not specified for width 0.280.
[03/07 13:31:50     54s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET3 is not specified for width 0.280.
[03/07 13:31:50     54s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET4 is not specified for width 0.280.
[03/07 13:31:50     54s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET3 is not specified for width 0.280.
[03/07 13:31:50     54s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET4 is not specified for width 0.280.
[03/07 13:31:50     54s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET4 is not specified for width 0.280.
[03/07 13:31:50     54s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET5 is not specified for width 0.280.
[03/07 13:31:50     54s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET4 is not specified for width 0.280.
[03/07 13:31:50     54s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET5 is not specified for width 0.280.
[03/07 13:31:50     54s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET5 is not specified for width 0.280.
[03/07 13:31:50     54s] #WARNING (NRDB-2078) The above via enclosure for LAYER METTP is not specified for width 0.440.
[03/07 13:31:50     54s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET5 is not specified for width 0.280.
[03/07 13:31:50     54s] #WARNING (NRDB-2078) The above via enclosure for LAYER METTP is not specified for width 0.440.
[03/07 13:31:50     54s] #Minimum voltage of a net in the design = 0.000.
[03/07 13:31:50     54s] #Maximum voltage of a net in the design = 1.800.
[03/07 13:31:50     54s] #Voltage range [0.000 - 0.000] has 3 nets.
[03/07 13:31:50     54s] #Voltage range [0.000 - 1.800] has 119768 nets.
[03/07 13:31:50     54s] #Voltage range [1.800 - 1.800] has 1 net.
[03/07 13:31:53     57s] # MET1         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.485
[03/07 13:31:53     57s] # MET2         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[03/07 13:31:53     57s] # MET3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[03/07 13:31:53     57s] # MET4         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[03/07 13:31:53     57s] # MET5         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[03/07 13:31:53     57s] # METTP        V   Track-Pitch = 1.260    Line-2-Via Pitch = 0.950
[03/07 13:31:56     60s] #Regenerating Ggrids automatically.
[03/07 13:31:56     60s] #Auto generating G-grids with size=15 tracks, using layer MET3's pitch = 0.610.
[03/07 13:31:56     60s] #Using automatically generated G-grids.
[03/07 13:31:56     60s] #Done routing data preparation.
[03/07 13:31:56     60s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1385.77 (MB), peak = 1415.26 (MB)
[03/07 13:31:56     60s] #Merging special wires...
[03/07 13:31:57     61s] #
[03/07 13:31:57     61s] #Connectivity extraction summary:
[03/07 13:31:57     61s] #115733 (96.63%) nets are without wires.
[03/07 13:31:57     61s] #4039 nets are fixed|skipped|trivial (not extracted).
[03/07 13:31:57     61s] #Total number of nets = 119772.
[03/07 13:31:57     61s] #
[03/07 13:31:57     61s] #Number of eco nets is 0
[03/07 13:31:57     61s] #
[03/07 13:31:57     61s] #Start data preparation...
[03/07 13:31:57     61s] #
[03/07 13:31:57     61s] #Data preparation is done on Tue Mar  7 13:31:57 2023
[03/07 13:31:57     61s] #
[03/07 13:31:57     61s] #Analyzing routing resource...
[03/07 13:32:00     64s] #Routing resource analysis is done on Tue Mar  7 13:32:00 2023
[03/07 13:32:00     64s] #
[03/07 13:32:00     64s] #  Resource Analysis:
[03/07 13:32:00     64s] #
[03/07 13:32:00     64s] #               Routing  #Avail      #Track     #Total     %Gcell
[03/07 13:32:00     64s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/07 13:32:00     64s] #  --------------------------------------------------------------
[03/07 13:32:00     64s] #  Metal 1        H        3825           0       65025    92.46%
[03/07 13:32:00     64s] #  Metal 2        V        3710           0       65025     0.00%
[03/07 13:32:00     64s] #  Metal 3        H        3825           0       65025     0.00%
[03/07 13:32:00     64s] #  Metal 4        V        3710           0       65025     0.00%
[03/07 13:32:00     64s] #  Metal 5        H        3825           0       65025     0.00%
[03/07 13:32:00     64s] #  Metal 6        V        1855           0       65025     0.00%
[03/07 13:32:00     64s] #  --------------------------------------------------------------
[03/07 13:32:00     64s] #  Total                  20750       0.00%      390150    15.41%
[03/07 13:32:00     64s] #
[03/07 13:32:00     64s] #
[03/07 13:32:00     64s] #
[03/07 13:32:00     64s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1397.80 (MB), peak = 1415.26 (MB)
[03/07 13:32:00     64s] #
[03/07 13:32:00     64s] #start global routing iteration 1...
[03/07 13:32:04     68s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1409.63 (MB), peak = 1415.26 (MB)
[03/07 13:32:04     68s] #
[03/07 13:32:04     68s] #start global routing iteration 2...
[03/07 13:32:17     81s] #cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1481.52 (MB), peak = 1481.52 (MB)
[03/07 13:32:17     81s] #
[03/07 13:32:17     81s] #start global routing iteration 3...
[03/07 13:32:34     98s] #cpu time = 00:00:17, elapsed time = 00:00:17, memory = 1507.22 (MB), peak = 1507.22 (MB)
[03/07 13:32:34     98s] #
[03/07 13:32:34     98s] #start global routing iteration 4...
[03/07 13:34:56    240s] #cpu time = 00:02:22, elapsed time = 00:02:22, memory = 1528.49 (MB), peak = 1528.49 (MB)
[03/07 13:34:56    240s] #
[03/07 13:34:56    240s] #
[03/07 13:34:56    240s] #Total number of trivial nets (e.g. < 2 pins) = 4039 (skipped).
[03/07 13:34:56    240s] #Total number of routable nets = 115733.
[03/07 13:34:56    240s] #Total number of nets in the design = 119772.
[03/07 13:34:56    240s] #
[03/07 13:34:56    240s] #115733 routable nets have only global wires.
[03/07 13:34:56    240s] #
[03/07 13:34:56    240s] #Routed nets constraints summary:
[03/07 13:34:56    240s] #-----------------------------
[03/07 13:34:56    240s] #        Rules   Unconstrained  
[03/07 13:34:56    240s] #-----------------------------
[03/07 13:34:56    240s] #      Default          115733  
[03/07 13:34:56    240s] #-----------------------------
[03/07 13:34:56    240s] #        Total          115733  
[03/07 13:34:56    240s] #-----------------------------
[03/07 13:34:56    240s] #
[03/07 13:34:56    240s] #Routing constraints summary of the whole design:
[03/07 13:34:56    240s] #-----------------------------
[03/07 13:34:56    240s] #        Rules   Unconstrained  
[03/07 13:34:56    240s] #-----------------------------
[03/07 13:34:56    240s] #      Default          115733  
[03/07 13:34:56    240s] #-----------------------------
[03/07 13:34:56    240s] #        Total          115733  
[03/07 13:34:56    240s] #-----------------------------
[03/07 13:34:56    240s] #
[03/07 13:34:57    242s] #
[03/07 13:34:57    242s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/07 13:34:57    242s] #
[03/07 13:34:57    242s] #                 OverCon       OverCon       OverCon       OverCon          
[03/07 13:34:57    242s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[03/07 13:34:57    242s] #     Layer         (1-2)         (3-4)         (5-6)         (7-8)   OverCon
[03/07 13:34:57    242s] #  --------------------------------------------------------------------------
[03/07 13:34:57    242s] #   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/07 13:34:57    242s] #   Metal 2    889(1.37%)    184(0.28%)     50(0.08%)      3(0.00%)   (1.73%)
[03/07 13:34:57    242s] #   Metal 3      6(0.01%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.01%)
[03/07 13:34:57    242s] #   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/07 13:34:57    242s] #   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/07 13:34:57    242s] #   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/07 13:34:57    242s] #  --------------------------------------------------------------------------
[03/07 13:34:57    242s] #     Total    895(0.25%)    184(0.05%)     50(0.01%)      3(0.00%)   (0.32%)
[03/07 13:34:57    242s] #
[03/07 13:34:57    242s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 8
[03/07 13:34:57    242s] #  Overflow after GR: 0.00% H + 0.58% V
[03/07 13:34:57    242s] #
[03/07 13:34:57    242s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/07 13:34:57    242s] 
[03/07 13:34:57    242s] ** np local hotspot detection info verbose **
[03/07 13:34:57    242s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/07 13:34:57    242s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/07 13:34:57    242s] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/07 13:34:57    242s] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[03/07 13:34:57    242s] 
[03/07 13:34:58    242s] #Complete Global Routing.
[03/07 13:34:58    242s] #Total wire length = 11657071 um.
[03/07 13:34:58    242s] #Total half perimeter of net bounding box = 9034012 um.
[03/07 13:34:58    242s] #Total wire length on LAYER MET1 = 73 um.
[03/07 13:34:58    242s] #Total wire length on LAYER MET2 = 1901256 um.
[03/07 13:34:58    242s] #Total wire length on LAYER MET3 = 3230491 um.
[03/07 13:34:58    242s] #Total wire length on LAYER MET4 = 2757369 um.
[03/07 13:34:58    242s] #Total wire length on LAYER MET5 = 3085355 um.
[03/07 13:34:58    242s] #Total wire length on LAYER METTP = 682526 um.
[03/07 13:34:58    242s] #Total number of vias = 839658
[03/07 13:34:58    242s] #Up-Via Summary (total 839658):
[03/07 13:34:58    242s] #           
[03/07 13:34:58    242s] #-----------------------
[03/07 13:34:58    242s] #  Metal 1       402471
[03/07 13:34:58    242s] #  Metal 2       297098
[03/07 13:34:58    242s] #  Metal 3        86725
[03/07 13:34:58    242s] #  Metal 4        45397
[03/07 13:34:58    242s] #  Metal 5         7967
[03/07 13:34:58    242s] #-----------------------
[03/07 13:34:58    242s] #                839658 
[03/07 13:34:58    242s] #
[03/07 13:34:58    242s] #Max overcon = 8 tracks.
[03/07 13:34:58    242s] #Total overcon = 0.32%.
[03/07 13:34:58    242s] #Worst layer Gcell overcon rate = 0.01%.
[03/07 13:34:58    242s] #cpu time = 00:03:01, elapsed time = 00:03:01, memory = 1528.68 (MB), peak = 1528.68 (MB)
[03/07 13:34:58    242s] #
[03/07 13:34:58    243s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1483.74 (MB), peak = 1528.68 (MB)
[03/07 13:34:59    243s] #Start Track Assignment.
[03/07 13:35:31    275s] #Done with 231649 horizontal wires in 2 hboxes and 234358 vertical wires in 2 hboxes.
[03/07 13:36:06    311s] #Done with 59302 horizontal wires in 2 hboxes and 57599 vertical wires in 2 hboxes.
[03/07 13:36:12    316s] #Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
[03/07 13:36:12    316s] #
[03/07 13:36:12    316s] #Track assignment summary:
[03/07 13:36:12    316s] #layer  (wire length)   (overlap)        (long ovlp) 
[03/07 13:36:12    316s] #----------------------------------------------------
[03/07 13:36:12    316s] #M1 	     59.74 	  5.32%  	  0.00%
[03/07 13:36:12    316s] #M2 	1868736.23 	  0.20%  	  0.00%
[03/07 13:36:12    316s] #M3 	3213404.63 	  0.24%  	  0.00%
[03/07 13:36:12    316s] #M4 	2759070.35 	  0.04%  	  0.00%
[03/07 13:36:12    316s] #M5 	3094140.65 	  0.02%  	  0.00%
[03/07 13:36:12    316s] #M6 	 684586.83 	  0.01%  	  0.00%
[03/07 13:36:12    316s] #----------------------------------------------------
[03/07 13:36:12    316s] #All 	11619998.43  	  0.11% 	  0.00%
[03/07 13:36:12    316s] #Complete Track Assignment.
[03/07 13:36:12    316s] #Total wire length = 12108058 um.
[03/07 13:36:12    316s] #Total half perimeter of net bounding box = 9034012 um.
[03/07 13:36:12    316s] #Total wire length on LAYER MET1 = 305307 um.
[03/07 13:36:12    316s] #Total wire length on LAYER MET2 = 1872641 um.
[03/07 13:36:12    316s] #Total wire length on LAYER MET3 = 3359247 um.
[03/07 13:36:12    316s] #Total wire length on LAYER MET4 = 2774849 um.
[03/07 13:36:12    316s] #Total wire length on LAYER MET5 = 3110150 um.
[03/07 13:36:12    316s] #Total wire length on LAYER METTP = 685863 um.
[03/07 13:36:12    316s] #Total number of vias = 839659
[03/07 13:36:12    316s] #Up-Via Summary (total 839659):
[03/07 13:36:12    316s] #           
[03/07 13:36:12    316s] #-----------------------
[03/07 13:36:12    316s] #  Metal 1       402472
[03/07 13:36:12    316s] #  Metal 2       297098
[03/07 13:36:12    316s] #  Metal 3        86725
[03/07 13:36:12    316s] #  Metal 4        45397
[03/07 13:36:12    316s] #  Metal 5         7967
[03/07 13:36:12    316s] #-----------------------
[03/07 13:36:12    316s] #                839659 
[03/07 13:36:12    316s] #
[03/07 13:36:12    317s] #cpu time = 00:01:14, elapsed time = 00:01:14, memory = 1559.57 (MB), peak = 1559.57 (MB)
[03/07 13:36:12    317s] #
[03/07 13:36:16    320s] #
[03/07 13:36:16    320s] #globalRoute statistics:
[03/07 13:36:16    320s] #Cpu time = 00:04:31
[03/07 13:36:16    320s] #Elapsed time = 00:04:31
[03/07 13:36:16    320s] #Increased memory = 61.28 (MB)
[03/07 13:36:16    320s] #Total memory = 1310.59 (MB)
[03/07 13:36:16    320s] #Peak memory = 1559.70 (MB)
[03/07 13:36:16    320s] #Number of warnings = 62
[03/07 13:36:16    320s] #Total number of warnings = 63
[03/07 13:36:16    320s] #Number of fails = 0
[03/07 13:36:16    320s] #Total number of fails = 0
[03/07 13:36:16    320s] #Complete globalRoute on Tue Mar  7 13:36:16 2023
[03/07 13:36:16    320s] #
[03/07 13:36:16    320s] UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/07 13:36:16    320s] UM:                                                                   final
[03/07 13:36:18    322s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/07 13:36:18    322s] UM:        294.86            388                                      route_design
[03/07 13:36:18    322s] #route_design: cpu time = 00:04:37, elapsed time = 00:04:37, memory = 1308.06 (MB), peak = 1559.70 (MB)
[03/07 13:36:18    322s] [DEV]innovus 3> route_detail

[03/07 13:41:14    374s] route_detail
[03/07 13:41:14    374s] 
[03/07 13:41:14    374s] #Start route_detail on Tue Mar  7 13:41:14 2023
[03/07 13:41:14    374s] #
[03/07 13:41:16    375s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio_o[15] of net gpio_o[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/07 13:41:16    375s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio_o[14] of net gpio_o[14] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/07 13:41:16    375s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wb_we_o of net wb_we_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/07 13:41:16    375s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wb_sel_o[3] of net wb_sel_o[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/07 13:41:16    375s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wb_sel_o[2] of net wb_sel_o[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/07 13:41:16    375s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wb_sel_o[1] of net wb_sel_o[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/07 13:41:16    375s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wb_sel_o[0] of net wb_sel_o[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/07 13:41:16    375s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wb_stb_o of net wb_stb_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/07 13:41:16    375s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wb_cyc_o of net wb_cyc_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/07 13:41:16    375s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wb_ack_i of net wb_ack_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/07 13:41:16    375s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/ext_irq_i[7] of net ext_irq_i[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/07 13:41:16    375s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/ext_irq_i[6] of net ext_irq_i[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/07 13:41:16    375s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/ext_irq_i[5] of net ext_irq_i[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/07 13:41:16    375s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/ext_irq_i[4] of net ext_irq_i[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/07 13:41:16    375s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/ext_irq_i[3] of net ext_irq_i[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/07 13:41:16    375s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/ext_irq_i[2] of net ext_irq_i[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/07 13:41:16    375s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/ext_irq_i[1] of net ext_irq_i[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/07 13:41:16    375s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/ext_irq_i[0] of net ext_irq_i[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/07 13:41:16    375s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/ext_ack_o[7] of net ext_ack_o[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/07 13:41:16    375s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/ext_ack_o[6] of net ext_ack_o[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/07 13:41:16    375s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[03/07 13:41:16    375s] #To increase the message display limit, refer to the product command reference manual.
[03/07 13:41:16    375s] ### Net info: total nets: 119772
[03/07 13:41:16    375s] ### Net info: dirty nets: 0
[03/07 13:41:16    375s] ### Net info: marked as disconnected nets: 0
[03/07 13:41:20    379s] ### Net info: fully routed nets: 115733
[03/07 13:41:20    379s] ### Net info: trivial (single pin) nets: 0
[03/07 13:41:20    379s] ### Net info: unrouted nets: 4039
[03/07 13:41:20    379s] ### Net info: re-extraction nets: 0
[03/07 13:41:20    379s] ### Net info: ignored nets: 0
[03/07 13:41:20    379s] ### Net info: skip routing nets: 0
[03/07 13:41:21    380s] #NanoRoute Version 16.17-s018_1 NR170729-1044/16_17-UB
[03/07 13:41:21    380s] #Start routing data preparation.
[03/07 13:41:21    380s] #Minimum voltage of a net in the design = 0.000.
[03/07 13:41:21    380s] #Maximum voltage of a net in the design = 1.800.
[03/07 13:41:21    380s] #Voltage range [0.000 - 0.000] has 3 nets.
[03/07 13:41:21    380s] #Voltage range [0.000 - 1.800] has 119768 nets.
[03/07 13:41:21    380s] #Voltage range [1.800 - 1.800] has 1 net.
[03/07 13:41:22    381s] # MET1         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.485
[03/07 13:41:22    381s] # MET2         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[03/07 13:41:22    381s] # MET3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[03/07 13:41:22    381s] # MET4         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[03/07 13:41:22    381s] # MET5         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[03/07 13:41:22    381s] # METTP        V   Track-Pitch = 1.260    Line-2-Via Pitch = 0.950
[03/07 13:41:24    383s] #Using user defined Ggrids in DB.
[03/07 13:41:24    384s] #Done routing data preparation.
[03/07 13:41:24    384s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1443.00 (MB), peak = 1559.70 (MB)
[03/07 13:41:25    384s] #Merging special wires...
[03/07 13:41:26    385s] #
[03/07 13:41:26    385s] #Start Detail Routing..
[03/07 13:41:26    385s] #start initial detail routing ...
[03/07 13:54:33   1172s] #   number of violations = 14333
[03/07 13:54:33   1172s] #
[03/07 13:54:33   1172s] #    By Layer and Type :
[03/07 13:54:33   1172s] #	         MetSpc    Short     Loop   CShort      Mar   WreExt   Totals
[03/07 13:54:33   1172s] #	MET1       1100      131       15        4        0        0     1250
[03/07 13:54:33   1172s] #	MET2       6380     1143        0        0      250     5281    13054
[03/07 13:54:33   1172s] #	MET3          4       22        0        0        2        1       29
[03/07 13:54:33   1172s] #	Totals     7484     1296       15        4      252     5282    14333
[03/07 13:54:33   1172s] #cpu time = 00:13:07, elapsed time = 00:13:07, memory = 1573.91 (MB), peak = 1577.86 (MB)
[03/07 13:54:33   1172s] #start 1st optimization iteration ...
[03/07 13:55:05   1204s] #    completing 10% with 13417 violations
[03/07 13:55:05   1204s] #    cpu time = 00:00:32, elapsed time = 00:00:32, memory = 1571.05 (MB), peak = 1602.74 (MB)
[03/07 13:55:35   1235s] #    completing 20% with 12492 violations
[03/07 13:55:35   1235s] #    cpu time = 00:01:03, elapsed time = 00:01:03, memory = 1571.77 (MB), peak = 1602.74 (MB)
[03/07 13:56:06   1265s] #    completing 30% with 11515 violations
[03/07 13:56:06   1265s] #    cpu time = 00:01:33, elapsed time = 00:01:33, memory = 1569.30 (MB), peak = 1602.74 (MB)
[03/07 13:56:34   1293s] #    completing 40% with 10597 violations
[03/07 13:56:34   1293s] #    cpu time = 00:02:01, elapsed time = 00:02:01, memory = 1566.89 (MB), peak = 1602.74 (MB)
[03/07 13:57:07   1327s] #    completing 50% with 9582 violations
[03/07 13:57:07   1327s] #    cpu time = 00:02:35, elapsed time = 00:02:35, memory = 1567.48 (MB), peak = 1602.74 (MB)
[03/07 13:57:42   1362s] #    completing 60% with 8587 violations
[03/07 13:57:42   1362s] #    cpu time = 00:03:10, elapsed time = 00:03:10, memory = 1565.77 (MB), peak = 1602.74 (MB)
[03/07 13:58:18   1397s] #    completing 70% with 7602 violations
[03/07 13:58:18   1397s] #    cpu time = 00:03:45, elapsed time = 00:03:45, memory = 1567.92 (MB), peak = 1602.74 (MB)
[03/07 13:58:53   1432s] #    completing 80% with 6570 violations
[03/07 13:58:53   1432s] #    cpu time = 00:04:20, elapsed time = 00:04:20, memory = 1567.86 (MB), peak = 1602.74 (MB)
[03/07 13:59:29   1468s] #    completing 90% with 5529 violations
[03/07 13:59:29   1468s] #    cpu time = 00:04:56, elapsed time = 00:04:56, memory = 1569.02 (MB), peak = 1602.74 (MB)
[03/07 13:59:59   1498s] #    completing 100% with 4575 violations
[03/07 13:59:59   1498s] #    cpu time = 00:05:26, elapsed time = 00:05:26, memory = 1561.98 (MB), peak = 1602.74 (MB)
[03/07 14:00:00   1499s] #   number of violations = 4575
[03/07 14:00:00   1499s] #
[03/07 14:00:00   1499s] #    By Layer and Type :
[03/07 14:00:00   1499s] #	         MetSpc    NSMet    Short     Loop   CShort      Mar   WreExt   Totals
[03/07 14:00:00   1499s] #	MET1        233        0       62        9        1        0        0      305
[03/07 14:00:00   1499s] #	MET2       2198        1      425        1        0        7     1590     4222
[03/07 14:00:00   1499s] #	MET3         12        0       28        1        0        3        3       47
[03/07 14:00:00   1499s] #	MET4          0        0        0        0        0        0        1        1
[03/07 14:00:00   1499s] #	Totals     2443        1      515       11        1       10     1594     4575
[03/07 14:00:00   1499s] #    number of process antenna violations = 81808
[03/07 14:00:00   1499s] #cpu time = 00:05:27, elapsed time = 00:05:27, memory = 1561.98 (MB), peak = 1602.74 (MB)
[03/07 14:00:00   1499s] #start 2nd optimization iteration ...
[03/07 14:00:15   1515s] #    completing 10% with 4399 violations
[03/07 14:00:15   1515s] #    cpu time = 00:00:16, elapsed time = 00:00:16, memory = 1567.32 (MB), peak = 1602.74 (MB)
[03/07 14:00:29   1528s] #    completing 20% with 4201 violations
[03/07 14:00:29   1528s] #    cpu time = 00:00:30, elapsed time = 00:00:30, memory = 1568.43 (MB), peak = 1602.74 (MB)
[03/07 14:00:43   1542s] #    completing 30% with 3983 violations
[03/07 14:00:43   1542s] #    cpu time = 00:00:44, elapsed time = 00:00:44, memory = 1566.97 (MB), peak = 1602.74 (MB)
[03/07 14:00:57   1556s] #    completing 40% with 3738 violations
[03/07 14:00:57   1556s] #    cpu time = 00:00:58, elapsed time = 00:00:58, memory = 1568.66 (MB), peak = 1602.74 (MB)
[03/07 14:01:11   1571s] #    completing 50% with 3581 violations
[03/07 14:01:11   1571s] #    cpu time = 00:01:12, elapsed time = 00:01:12, memory = 1568.77 (MB), peak = 1602.74 (MB)
[03/07 14:01:24   1583s] #    completing 60% with 3378 violations
[03/07 14:01:24   1583s] #    cpu time = 00:01:25, elapsed time = 00:01:25, memory = 1565.81 (MB), peak = 1602.74 (MB)
[03/07 14:01:35   1594s] #    completing 70% with 3228 violations
[03/07 14:01:35   1594s] #    cpu time = 00:01:36, elapsed time = 00:01:36, memory = 1567.52 (MB), peak = 1602.74 (MB)
[03/07 14:01:47   1606s] #    completing 80% with 3066 violations
[03/07 14:01:47   1606s] #    cpu time = 00:01:48, elapsed time = 00:01:48, memory = 1565.00 (MB), peak = 1602.74 (MB)
[03/07 14:02:00   1619s] #    completing 90% with 2885 violations
[03/07 14:02:00   1619s] #    cpu time = 00:02:00, elapsed time = 00:02:00, memory = 1567.46 (MB), peak = 1602.74 (MB)
[03/07 14:02:10   1629s] #    completing 100% with 2708 violations
[03/07 14:02:10   1629s] #    cpu time = 00:02:11, elapsed time = 00:02:11, memory = 1564.68 (MB), peak = 1602.74 (MB)
[03/07 14:02:10   1630s] #   number of violations = 2708
[03/07 14:02:10   1630s] #
[03/07 14:02:10   1630s] #    By Layer and Type :
[03/07 14:02:10   1630s] #	         MetSpc    Short     Loop      Mar   WreExt   Totals
[03/07 14:02:10   1630s] #	MET1        125       32        8        0        0      165
[03/07 14:02:10   1630s] #	MET2       1067      460        0       12      990     2529
[03/07 14:02:10   1630s] #	MET3          3        7        0        1        3       14
[03/07 14:02:10   1630s] #	Totals     1195      499        8       13      993     2708
[03/07 14:02:10   1630s] #    number of process antenna violations = 81803
[03/07 14:02:10   1630s] #cpu time = 00:02:11, elapsed time = 00:02:11, memory = 1564.68 (MB), peak = 1602.74 (MB)
[03/07 14:02:10   1630s] #start 3rd optimization iteration ...
[03/07 14:02:51   1670s] #    completing 10% with 2640 violations
[03/07 14:02:51   1670s] #    cpu time = 00:00:41, elapsed time = 00:00:41, memory = 1565.61 (MB), peak = 1602.74 (MB)
[03/07 14:03:30   1709s] #    completing 20% with 2550 violations
[03/07 14:03:30   1709s] #    cpu time = 00:01:20, elapsed time = 00:01:20, memory = 1567.20 (MB), peak = 1602.74 (MB)
[03/07 14:04:10   1749s] #    completing 30% with 2499 violations
[03/07 14:04:10   1749s] #    cpu time = 00:01:59, elapsed time = 00:01:59, memory = 1568.68 (MB), peak = 1602.74 (MB)
[03/07 14:04:50   1789s] #    completing 40% with 2423 violations
[03/07 14:04:50   1789s] #    cpu time = 00:02:39, elapsed time = 00:02:39, memory = 1570.13 (MB), peak = 1602.74 (MB)
[03/07 14:05:30   1829s] #    completing 50% with 2363 violations
[03/07 14:05:30   1829s] #    cpu time = 00:03:20, elapsed time = 00:03:20, memory = 1569.89 (MB), peak = 1602.74 (MB)
[03/07 14:06:11   1870s] #    completing 60% with 2328 violations
[03/07 14:06:11   1870s] #    cpu time = 00:04:00, elapsed time = 00:04:00, memory = 1571.30 (MB), peak = 1602.74 (MB)
[03/07 14:06:51   1910s] #    completing 70% with 2288 violations
[03/07 14:06:51   1910s] #    cpu time = 00:04:41, elapsed time = 00:04:41, memory = 1573.81 (MB), peak = 1602.74 (MB)
[03/07 14:07:30   1950s] #    completing 80% with 2253 violations
[03/07 14:07:30   1950s] #    cpu time = 00:05:20, elapsed time = 00:05:20, memory = 1571.61 (MB), peak = 1602.74 (MB)
[03/07 14:08:09   1988s] #    completing 90% with 2025 violations
[03/07 14:08:09   1988s] #    cpu time = 00:05:58, elapsed time = 00:05:58, memory = 1573.16 (MB), peak = 1602.74 (MB)
[03/07 14:08:51   2030s] #    completing 100% with 1792 violations
[03/07 14:08:51   2030s] #    cpu time = 00:06:40, elapsed time = 00:06:40, memory = 1572.27 (MB), peak = 1602.74 (MB)
[03/07 14:08:51   2030s] #   number of violations = 1792
[03/07 14:08:51   2030s] #
[03/07 14:08:51   2030s] #    By Layer and Type :
[03/07 14:08:51   2030s] #	         MetSpc    Short     Loop      Mar   WreExt   Totals
[03/07 14:08:51   2030s] #	MET1        106       31        8        0        0      145
[03/07 14:08:51   2030s] #	MET2        603      271        0        9      755     1638
[03/07 14:08:51   2030s] #	MET3          1        4        0        1        2        8
[03/07 14:08:51   2030s] #	MET4          0        0        0        0        0        0
[03/07 14:08:51   2030s] #	MET5          0        0        0        0        0        0
[03/07 14:08:51   2030s] #	METTP         1        0        0        0        0        1
[03/07 14:08:51   2030s] #	Totals      711      306        8       10      757     1792
[03/07 14:08:51   2030s] #    number of process antenna violations = 81989
[03/07 14:08:51   2030s] #cpu time = 00:06:40, elapsed time = 00:06:40, memory = 1572.27 (MB), peak = 1602.74 (MB)
[03/07 14:08:51   2030s] #start 4th optimization iteration ...
[03/07 14:09:05   2045s] #    completing 10% with 1792 violations
[03/07 14:09:05   2045s] #    cpu time = 00:00:15, elapsed time = 00:00:15, memory = 1573.66 (MB), peak = 1602.74 (MB)
[03/07 14:09:16   2055s] #    completing 20% with 1790 violations
[03/07 14:09:16   2055s] #    cpu time = 00:00:25, elapsed time = 00:00:25, memory = 1571.62 (MB), peak = 1602.74 (MB)
[03/07 14:09:27   2066s] #    completing 30% with 1788 violations
[03/07 14:09:27   2066s] #    cpu time = 00:00:36, elapsed time = 00:00:36, memory = 1574.64 (MB), peak = 1602.74 (MB)
[03/07 14:09:38   2078s] #    completing 40% with 1783 violations
[03/07 14:09:38   2078s] #    cpu time = 00:00:48, elapsed time = 00:00:48, memory = 1570.32 (MB), peak = 1602.74 (MB)
[03/07 14:09:50   2089s] #    completing 50% with 1766 violations
[03/07 14:09:50   2089s] #    cpu time = 00:00:59, elapsed time = 00:00:59, memory = 1576.21 (MB), peak = 1602.74 (MB)
[03/07 14:10:01   2100s] #    completing 60% with 1779 violations
[03/07 14:10:01   2100s] #    cpu time = 00:01:10, elapsed time = 00:01:10, memory = 1571.84 (MB), peak = 1602.74 (MB)
[03/07 14:10:14   2113s] #    completing 70% with 1759 violations
[03/07 14:10:14   2113s] #    cpu time = 00:01:23, elapsed time = 00:01:23, memory = 1573.35 (MB), peak = 1602.74 (MB)
[03/07 14:10:26   2125s] #    completing 80% with 1765 violations
[03/07 14:10:26   2125s] #    cpu time = 00:01:35, elapsed time = 00:01:35, memory = 1574.24 (MB), peak = 1602.74 (MB)
[03/07 14:10:37   2136s] #    completing 90% with 1760 violations
[03/07 14:10:37   2136s] #    cpu time = 00:01:46, elapsed time = 00:01:46, memory = 1574.14 (MB), peak = 1602.74 (MB)
[03/07 14:10:48   2147s] #    completing 100% with 1756 violations
[03/07 14:10:48   2147s] #    cpu time = 00:01:57, elapsed time = 00:01:57, memory = 1574.68 (MB), peak = 1602.74 (MB)
[03/07 14:10:48   2147s] #   number of violations = 1756
[03/07 14:10:48   2147s] #
[03/07 14:10:48   2147s] #    By Layer and Type :
[03/07 14:10:48   2147s] #	         MetSpc    Short     Loop      Mar   WreExt   Totals
[03/07 14:10:48   2147s] #	MET1        102       30        8        0        0      140
[03/07 14:10:48   2147s] #	MET2        520      322        0       10      761     1613
[03/07 14:10:48   2147s] #	MET3          2        0        0        0        0        2
[03/07 14:10:48   2147s] #	MET4          0        0        0        0        0        0
[03/07 14:10:48   2147s] #	MET5          0        0        0        0        0        0
[03/07 14:10:48   2147s] #	METTP         1        0        0        0        0        1
[03/07 14:10:48   2147s] #	Totals      625      352        8       10      761     1756
[03/07 14:10:48   2147s] #    number of process antenna violations = 19960
[03/07 14:10:48   2147s] #cpu time = 00:01:57, elapsed time = 00:01:57, memory = 1574.68 (MB), peak = 1602.74 (MB)
[03/07 14:10:48   2147s] #start 5th optimization iteration ...
[03/07 14:11:48   2207s] #   number of violations = 1620
[03/07 14:11:48   2207s] #
[03/07 14:11:48   2207s] #    By Layer and Type :
[03/07 14:11:48   2207s] #	         MetSpc    Short     Loop   CutSpc      Mar   WreExt   Totals
[03/07 14:11:48   2207s] #	MET1        101       29        7        0        0        0      137
[03/07 14:11:48   2207s] #	MET2        555      274        0        1        6      645     1481
[03/07 14:11:48   2207s] #	MET3          1        0        0        0        0        0        1
[03/07 14:11:48   2207s] #	MET4          0        0        0        0        0        0        0
[03/07 14:11:48   2207s] #	MET5          0        0        0        0        0        0        0
[03/07 14:11:48   2207s] #	METTP         1        0        0        0        0        0        1
[03/07 14:11:48   2207s] #	Totals      658      303        7        1        6      645     1620
[03/07 14:11:48   2207s] #    number of process antenna violations = 9484
[03/07 14:11:48   2207s] #cpu time = 00:01:00, elapsed time = 00:01:00, memory = 1575.07 (MB), peak = 1602.74 (MB)
[03/07 14:11:48   2207s] #start 6th optimization iteration ...
[03/07 14:13:29   2308s] #   number of violations = 1540
[03/07 14:13:29   2308s] #
[03/07 14:13:29   2308s] #    By Layer and Type :
[03/07 14:13:29   2308s] #	         MetSpc    Short     Loop      Mar   WreExt   Totals
[03/07 14:13:29   2308s] #	MET1         81       28        5        0        0      114
[03/07 14:13:29   2308s] #	MET2        491      298        0       30      606     1425
[03/07 14:13:29   2308s] #	MET3          0        0        1        0        0        1
[03/07 14:13:29   2308s] #	Totals      572      326        6       30      606     1540
[03/07 14:13:29   2308s] #    number of process antenna violations = 8001
[03/07 14:13:29   2308s] #cpu time = 00:01:41, elapsed time = 00:01:41, memory = 1587.21 (MB), peak = 1602.74 (MB)
[03/07 14:13:29   2308s] #start 7th optimization iteration ...
[03/07 14:15:21   2421s] #   number of violations = 1510
[03/07 14:15:21   2421s] #
[03/07 14:15:21   2421s] #    By Layer and Type :
[03/07 14:15:21   2421s] #	         MetSpc    Short     Loop      Mar   WreExt   Totals
[03/07 14:15:21   2421s] #	MET1         78       27        5        0        0      110
[03/07 14:15:21   2421s] #	MET2        464      296        1       14      620     1395
[03/07 14:15:21   2421s] #	MET3          3        1        0        0        1        5
[03/07 14:15:21   2421s] #	Totals      545      324        6       14      621     1510
[03/07 14:15:21   2421s] #    number of process antenna violations = 7885
[03/07 14:15:21   2421s] #cpu time = 00:01:52, elapsed time = 00:01:52, memory = 1588.59 (MB), peak = 1602.74 (MB)
[03/07 14:15:21   2421s] #start 8th optimization iteration ...
[03/07 14:16:53   2512s] #   number of violations = 1486
[03/07 14:16:53   2512s] #
[03/07 14:16:53   2512s] #    By Layer and Type :
[03/07 14:16:53   2512s] #	         MetSpc    Short     Loop      Mar   WreExt   Totals
[03/07 14:16:53   2512s] #	MET1         80       28        5        0        0      113
[03/07 14:16:53   2512s] #	MET2        464      262        0       20      626     1372
[03/07 14:16:53   2512s] #	MET3          0        0        0        0        0        0
[03/07 14:16:53   2512s] #	MET4          0        0        0        0        0        0
[03/07 14:16:53   2512s] #	MET5          1        0        0        0        0        1
[03/07 14:16:53   2512s] #	Totals      545      290        5       20      626     1486
[03/07 14:16:53   2512s] #    number of process antenna violations = 8070
[03/07 14:16:53   2512s] #cpu time = 00:01:32, elapsed time = 00:01:32, memory = 1587.60 (MB), peak = 1602.74 (MB)
[03/07 14:16:53   2512s] #start 9th optimization iteration ...
[03/07 14:18:15   2594s] #   number of violations = 1445
[03/07 14:18:15   2594s] #
[03/07 14:18:15   2594s] #    By Layer and Type :
[03/07 14:18:15   2594s] #	         MetSpc    Short     Loop      Mar   WreExt   Totals
[03/07 14:18:15   2594s] #	MET1         72       21        5        0        0       98
[03/07 14:18:15   2594s] #	MET2        418      293        0       19      616     1346
[03/07 14:18:15   2594s] #	MET3          1        0        0        0        0        1
[03/07 14:18:15   2594s] #	Totals      491      314        5       19      616     1445
[03/07 14:18:15   2594s] #    number of process antenna violations = 7649
[03/07 14:18:15   2594s] #cpu time = 00:01:22, elapsed time = 00:01:22, memory = 1587.58 (MB), peak = 1602.74 (MB)
[03/07 14:18:15   2594s] #start 10th optimization iteration ...
[03/07 14:19:37   2677s] #   number of violations = 1397
[03/07 14:19:37   2677s] #
[03/07 14:19:37   2677s] #    By Layer and Type :
[03/07 14:19:37   2677s] #	         MetSpc    Short     Loop      Mar   WreExt   Totals
[03/07 14:19:37   2677s] #	MET1         73       26        5        0        0      104
[03/07 14:19:37   2677s] #	MET2        447      258        1       23      563     1292
[03/07 14:19:37   2677s] #	MET3          0        1        0        0        0        1
[03/07 14:19:37   2677s] #	Totals      520      285        6       23      563     1397
[03/07 14:19:37   2677s] #    number of process antenna violations = 7559
[03/07 14:19:37   2677s] #cpu time = 00:01:23, elapsed time = 00:01:23, memory = 1586.34 (MB), peak = 1602.74 (MB)
[03/07 14:19:37   2677s] #start 11th optimization iteration ...
[03/07 14:22:24   2843s] #   number of violations = 1298
[03/07 14:22:24   2843s] #
[03/07 14:22:24   2843s] #    By Layer and Type :
[03/07 14:22:24   2843s] #	         MetSpc    Short     Loop      Mar   WreExt   Totals
[03/07 14:22:24   2843s] #	MET1         62       20        5        0        0       87
[03/07 14:22:24   2843s] #	MET2        385      286        0       27      511     1209
[03/07 14:22:24   2843s] #	MET3          2        0        0        0        0        2
[03/07 14:22:24   2843s] #	Totals      449      306        5       27      511     1298
[03/07 14:22:24   2843s] #    number of process antenna violations = 7645
[03/07 14:22:24   2843s] #cpu time = 00:02:46, elapsed time = 00:02:46, memory = 1611.95 (MB), peak = 1618.63 (MB)
[03/07 14:22:24   2843s] #start 12th optimization iteration ...
[03/07 14:24:47   2987s] #   number of violations = 1306
[03/07 14:24:47   2987s] #
[03/07 14:24:47   2987s] #    By Layer and Type :
[03/07 14:24:47   2987s] #	         MetSpc    Short     Loop      Mar   WreExt   Totals
[03/07 14:24:47   2987s] #	MET1         61       20        5        0        0       86
[03/07 14:24:47   2987s] #	MET2        370      268        0       53      527     1218
[03/07 14:24:47   2987s] #	MET3          1        1        0        0        0        2
[03/07 14:24:47   2987s] #	Totals      432      289        5       53      527     1306
[03/07 14:24:47   2987s] #    number of process antenna violations = 7827
[03/07 14:24:47   2987s] #cpu time = 00:02:24, elapsed time = 00:02:24, memory = 1607.11 (MB), peak = 1618.63 (MB)
[03/07 14:24:47   2987s] #start 13th optimization iteration ...
[03/07 14:26:53   3112s] #   number of violations = 1265
[03/07 14:26:53   3112s] #
[03/07 14:26:53   3112s] #    By Layer and Type :
[03/07 14:26:53   3112s] #	         MetSpc    Short     Loop      Mar   WreExt   Totals
[03/07 14:26:53   3112s] #	MET1         59       18        5        0        0       82
[03/07 14:26:53   3112s] #	MET2        384      250        0       14      535     1183
[03/07 14:26:53   3112s] #	Totals      443      268        5       14      535     1265
[03/07 14:26:53   3112s] #    number of process antenna violations = 7593
[03/07 14:26:53   3112s] #cpu time = 00:02:05, elapsed time = 00:02:05, memory = 1608.17 (MB), peak = 1618.63 (MB)
[03/07 14:26:53   3112s] #start 14th optimization iteration ...
[03/07 14:28:58   3237s] #   number of violations = 1291
[03/07 14:28:58   3237s] #
[03/07 14:28:58   3237s] #    By Layer and Type :
[03/07 14:28:58   3237s] #	         MetSpc    Short     Loop      Mar   WreExt   Totals
[03/07 14:28:58   3237s] #	MET1         60       19        5        0        0       84
[03/07 14:28:58   3237s] #	MET2        365      269        0       51      522     1207
[03/07 14:28:58   3237s] #	Totals      425      288        5       51      522     1291
[03/07 14:28:58   3237s] #cpu time = 00:02:05, elapsed time = 00:02:05, memory = 1609.98 (MB), peak = 1618.63 (MB)
[03/07 14:28:58   3237s] #start 15th optimization iteration ...
[03/07 14:31:13   3373s] #   number of violations = 817
[03/07 14:31:13   3373s] #
[03/07 14:31:13   3373s] #    By Layer and Type :
[03/07 14:31:13   3373s] #	         MetSpc    Short     Loop   CutSpc      Mar   WreExt   Totals
[03/07 14:31:13   3373s] #	MET1          4        0        0        0        0        0        4
[03/07 14:31:13   3373s] #	MET2        292      177        1        1       15      327      813
[03/07 14:31:13   3373s] #	Totals      296      177        1        1       15      327      817
[03/07 14:31:13   3373s] #cpu time = 00:02:15, elapsed time = 00:02:15, memory = 1620.53 (MB), peak = 1624.46 (MB)
[03/07 14:31:13   3373s] #start 16th optimization iteration ...
[03/07 14:33:22   3502s] #   number of violations = 816
[03/07 14:33:22   3502s] #
[03/07 14:33:22   3502s] #    By Layer and Type :
[03/07 14:33:22   3502s] #	         MetSpc    Short      Mar   WreExt   Totals
[03/07 14:33:22   3502s] #	MET1          2        0        0        0        2
[03/07 14:33:22   3502s] #	MET2        267      187       68      292      814
[03/07 14:33:22   3502s] #	Totals      269      187       68      292      816
[03/07 14:33:22   3502s] #cpu time = 00:02:09, elapsed time = 00:02:09, memory = 1639.05 (MB), peak = 1642.20 (MB)
[03/07 14:33:22   3502s] #start 17th optimization iteration ...
[03/07 14:35:22   3621s] #   number of violations = 806
[03/07 14:35:22   3621s] #
[03/07 14:35:22   3621s] #    By Layer and Type :
[03/07 14:35:22   3621s] #	         MetSpc    Short      Mar   WreExt   Totals
[03/07 14:35:22   3621s] #	MET1          1        0        0        0        1
[03/07 14:35:22   3621s] #	MET2        267      186       23      329      805
[03/07 14:35:22   3621s] #	Totals      268      186       23      329      806
[03/07 14:35:22   3621s] #cpu time = 00:02:00, elapsed time = 00:01:59, memory = 1637.53 (MB), peak = 1642.20 (MB)
[03/07 14:35:22   3621s] #start 18th optimization iteration ...
[03/07 14:37:22   3741s] #   number of violations = 812
[03/07 14:37:22   3741s] #
[03/07 14:37:22   3741s] #    By Layer and Type :
[03/07 14:37:22   3741s] #	         MetSpc    Short      Mar   WreExt   Totals
[03/07 14:37:22   3741s] #	MET1          2        0        0        0        2
[03/07 14:37:22   3741s] #	MET2        268      179       62      301      810
[03/07 14:37:22   3741s] #	Totals      270      179       62      301      812
[03/07 14:37:22   3741s] #cpu time = 00:02:00, elapsed time = 00:02:00, memory = 1642.59 (MB), peak = 1643.70 (MB)
[03/07 14:37:22   3741s] #start 19th optimization iteration ...
[03/07 14:39:37   3877s] #   number of violations = 791
[03/07 14:39:37   3877s] #
[03/07 14:39:37   3877s] #    By Layer and Type :
[03/07 14:39:37   3877s] #	         MetSpc    Short      Mar   WreExt   Totals
[03/07 14:39:37   3877s] #	MET1          1        0        0        0        1
[03/07 14:39:37   3877s] #	MET2        264      183       16      327      790
[03/07 14:39:37   3877s] #	Totals      265      183       16      327      791
[03/07 14:39:37   3877s] #cpu time = 00:02:16, elapsed time = 00:02:15, memory = 1637.26 (MB), peak = 1643.70 (MB)
[03/07 14:39:37   3877s] #start 20th optimization iteration ...
[03/07 14:40:34   3934s] 
[03/07 14:40:34   3934s] *** INTERRUPTED *** [signal 1]
