.chipsets:
input		a
clock		b
output		s
4081		gate

.links:
a:1		gate:1
b:1		gate:2
s:1		gate:3
