/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [10:0] _02_;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [4:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [11:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [5:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [17:0] celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = !(in_data[140] ? celloutsig_1_2z : celloutsig_1_0z);
  assign celloutsig_0_1z = !(_01_ ? _01_ : _00_);
  assign celloutsig_1_19z = ~(celloutsig_1_6z | in_data[172]);
  assign celloutsig_0_6z = ~(celloutsig_0_5z | celloutsig_0_5z);
  assign celloutsig_1_0z = ~(in_data[179] | in_data[124]);
  assign celloutsig_1_1z = ~(celloutsig_1_0z | in_data[147]);
  assign celloutsig_1_2z = ~(celloutsig_1_1z | celloutsig_1_1z);
  assign celloutsig_1_6z = ~(celloutsig_1_1z | celloutsig_1_2z);
  assign celloutsig_1_9z = ~(celloutsig_1_6z | celloutsig_1_3z[4]);
  assign celloutsig_0_10z = ~((celloutsig_0_2z | celloutsig_0_9z) & celloutsig_0_6z);
  assign celloutsig_0_11z = ~((celloutsig_0_1z | celloutsig_0_10z) & celloutsig_0_2z);
  reg [10:0] _14_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _14_ <= 11'h000;
    else _14_ <= in_data[55:45];
  assign { _02_[10], _01_, _02_[8:6], _00_, _02_[4:0] } = _14_;
  assign celloutsig_0_9z = celloutsig_0_8z[4:0] == { celloutsig_0_3z[3:0], celloutsig_0_4z };
  assign celloutsig_1_18z = in_data[140:138] <= celloutsig_1_14z[3:1];
  assign celloutsig_0_2z = ! { in_data[91:75], celloutsig_0_1z };
  assign celloutsig_0_4z = ! { _00_, _02_[4:0], celloutsig_0_1z };
  assign celloutsig_0_5z = celloutsig_0_3z[4:2] !== in_data[16:14];
  assign celloutsig_1_14z = { in_data[155:151], celloutsig_1_9z } << { in_data[105:101], celloutsig_1_5z };
  assign celloutsig_0_3z = { _02_[8:6], celloutsig_0_2z, celloutsig_0_2z } >> { _00_, _02_[4:2], celloutsig_0_2z };
  assign celloutsig_1_3z = in_data[135:118] >> { in_data[114:100], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_8z = in_data[46:35] ~^ { in_data[95], _02_[10], _01_, _02_[8:6], _00_, _02_[4:0] };
  assign { _02_[9], _02_[5] } = { _01_, _00_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_10z, celloutsig_0_11z };
endmodule
