|err_estimat
clk => clk.IN3
rst => rst.IN3
i_start => i_start.IN3
i_nv[0] => i_nv[0].IN1
i_nv[1] => i_nv[1].IN1
i_nv[2] => i_nv[2].IN1
i_nv[3] => i_nv[3].IN1
i_nv[4] => i_nv[4].IN1
i_nv[5] => i_nv[5].IN1
i_nv[6] => i_nv[6].IN1
i_nv[7] => i_nv[7].IN1
i_nv[8] => i_nv[8].IN1
i_nv[9] => i_nv[9].IN1
i_nv[10] => i_nv[10].IN1
i_nv[11] => i_nv[11].IN1
i_nv[12] => i_nv[12].IN1
i_nv[13] => i_nv[13].IN1
i_nv[14] => i_nv[14].IN1
i_nv[15] => i_nv[15].IN1
i_nv[16] => i_nv[16].IN1
i_nv[17] => i_nv[17].IN1
i_nv[18] => i_nv[18].IN1
i_nv[19] => i_nv[19].IN1
i_nv[20] => i_nv[20].IN1
i_nu[0] => i_nu[0].IN1
i_nu[1] => i_nu[1].IN1
i_nu[2] => i_nu[2].IN1
i_nu[3] => i_nu[3].IN1
i_nu[4] => i_nu[4].IN1
i_nu[5] => i_nu[5].IN1
i_nu[6] => i_nu[6].IN1
i_nu[7] => i_nu[7].IN1
i_nu[8] => i_nu[8].IN1
i_nu[9] => i_nu[9].IN1
i_nu[10] => i_nu[10].IN1
i_nu[11] => i_nu[11].IN1
i_nu[12] => i_nu[12].IN1
i_nu[13] => i_nu[13].IN1
i_nu[14] => i_nu[14].IN1
i_nu[15] => i_nu[15].IN1
i_nu[16] => i_nu[16].IN1
i_nu[17] => i_nu[17].IN1
i_nu[18] => i_nu[18].IN1
i_nu[19] => i_nu[19].IN1
i_nu[20] => i_nu[20].IN1
i_nu[21] => i_nu[21].IN1
i_nu[22] => i_nu[22].IN1
i_nu[23] => i_nu[23].IN1
i_nu[24] => i_nu[24].IN1
i_no[0] => i_no[0].IN1
i_no[1] => i_no[1].IN1
i_no[2] => i_no[2].IN1
i_no[3] => i_no[3].IN1
i_no[4] => i_no[4].IN1
i_no[5] => i_no[5].IN1
i_no[6] => i_no[6].IN1
i_no[7] => i_no[7].IN1
i_no[8] => i_no[8].IN1
i_no[9] => i_no[9].IN1
i_no[10] => i_no[10].IN1
i_no[11] => i_no[11].IN1
i_no[12] => i_no[12].IN1
i_no[13] => i_no[13].IN1
i_no[14] => i_no[14].IN1
i_no[15] => i_no[15].IN1
i_no[16] => i_no[16].IN1
i_no[17] => i_no[17].IN1
i_no[18] => i_no[18].IN1
i_no[19] => i_no[19].IN1
i_no[20] => i_no[20].IN1
i_mv[0] => i_mv[0].IN1
i_mv[1] => i_mv[1].IN1
i_mv[2] => i_mv[2].IN1
i_mv[3] => i_mv[3].IN1
i_mv[4] => i_mv[4].IN1
i_mv[5] => i_mv[5].IN1
i_mv[6] => i_mv[6].IN1
i_mv[7] => i_mv[7].IN1
i_mv[8] => i_mv[8].IN1
i_mv[9] => i_mv[9].IN1
i_mv[10] => i_mv[10].IN1
i_mv[11] => i_mv[11].IN1
i_mv[12] => i_mv[12].IN1
i_mv[13] => i_mv[13].IN1
i_mv[14] => i_mv[14].IN1
i_mv[15] => i_mv[15].IN1
i_mv[16] => i_mv[16].IN1
i_mv[17] => i_mv[17].IN1
i_mv[18] => i_mv[18].IN1
i_mv[19] => i_mv[19].IN1
i_mv[20] => i_mv[20].IN1
i_mo[0] => i_mo[0].IN1
i_mo[1] => i_mo[1].IN1
i_mo[2] => i_mo[2].IN1
i_mo[3] => i_mo[3].IN1
i_mo[4] => i_mo[4].IN1
i_mo[5] => i_mo[5].IN1
i_mo[6] => i_mo[6].IN1
i_mo[7] => i_mo[7].IN1
i_mo[8] => i_mo[8].IN1
i_mo[9] => i_mo[9].IN1
i_mo[10] => i_mo[10].IN1
i_mo[11] => i_mo[11].IN1
i_mo[12] => i_mo[12].IN1
i_mo[13] => i_mo[13].IN1
i_mo[14] => i_mo[14].IN1
i_mo[15] => i_mo[15].IN1
i_mo[16] => i_mo[16].IN1
i_mo[17] => i_mo[17].IN1
i_mo[18] => i_mo[18].IN1
i_mo[19] => i_mo[19].IN1
i_mo[20] => i_mo[20].IN1
i_nleak[0] => i_nleak[0].IN1
i_nleak[1] => i_nleak[1].IN1
i_nleak[2] => i_nleak[2].IN1
i_nleak[3] => i_nleak[3].IN1
i_nleak[4] => i_nleak[4].IN1
i_nleak[5] => i_nleak[5].IN1
i_nleak[6] => i_nleak[6].IN1
i_nleak[7] => i_nleak[7].IN1
i_nleak[8] => i_nleak[8].IN1
i_nleak[9] => i_nleak[9].IN1
i_nleak[10] => i_nleak[10].IN1
i_nleak[11] => i_nleak[11].IN1
i_nleak[12] => i_nleak[12].IN1
i_nleak[13] => i_nleak[13].IN1
i_nleak[14] => i_nleak[14].IN1
i_nleak[15] => i_nleak[15].IN1
i_nleak[16] => i_nleak[16].IN1
i_nleak[17] => i_nleak[17].IN1
i_nleak[18] => i_nleak[18].IN1
i_nleak[19] => i_nleak[19].IN1
i_nleak[20] => i_nleak[20].IN1
i_nleak[21] => i_nleak[21].IN1
i_nleak[22] => i_nleak[22].IN1
i_nleak[23] => i_nleak[23].IN1
i_nleak[24] => i_nleak[24].IN1
i_nleak[25] => i_nleak[25].IN1
i_nleak[26] => i_nleak[26].IN1
i_nleak[27] => i_nleak[27].IN1
i_nleak[28] => i_nleak[28].IN1
i_nleak[29] => i_nleak[29].IN1
i_nleak[30] => i_nleak[30].IN1
i_nleak[31] => i_nleak[31].IN1
o_err_value[0] <= o_err_value[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_err_value[1] <= o_err_value[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_err_value[2] <= o_err_value[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_err_value[3] <= o_err_value[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_err_value[4] <= o_err_value[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_err_value[5] <= o_err_value[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_err_value[6] <= o_err_value[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_err_value[7] <= o_err_value[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_err_value[8] <= o_err_value[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_err_value[9] <= o_err_value[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_err_value[10] <= o_err_value[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_err_value[11] <= o_err_value[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_err_value[12] <= o_err_value[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_err_value[13] <= o_err_value[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_err_value[14] <= o_err_value[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_err_value[15] <= o_err_value[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_err_value[16] <= o_err_value[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_err_value[17] <= o_err_value[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_err_value[18] <= o_err_value[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_err_value[19] <= o_err_value[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_err_value[20] <= o_err_value[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_err_value[21] <= o_err_value[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_err_value[22] <= o_err_value[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_err_value[23] <= o_err_value[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_err_value[24] <= o_err_value[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_err_value[25] <= o_err_value[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_err_value[26] <= o_err_value[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_err_value[27] <= o_err_value[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_err_value[28] <= o_err_value[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_err_value[29] <= o_err_value[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_err_value[30] <= o_err_value[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_err_value[31] <= o_err_value[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_err_value_vld <= o_err_value_vld~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_err_cal_busy <= o_err_cal_busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_cal_error <= o_cal_error~reg0.DB_MAX_OUTPUT_PORT_TYPE


|err_estimat|alt_cal_s1:cal_s1_inst
rst[0] => rst[0].IN2
clk[0] => clk[0].IN2
i_start[0] => k0xnv.OUTPUTSELECT
i_start[0] => k0xnv.OUTPUTSELECT
i_start[0] => k0xnv.OUTPUTSELECT
i_start[0] => k0xnv.OUTPUTSELECT
i_start[0] => k0xnv.OUTPUTSELECT
i_start[0] => k0xnv.OUTPUTSELECT
i_start[0] => k0xnv.OUTPUTSELECT
i_start[0] => k0xnv.OUTPUTSELECT
i_start[0] => k0xnv.OUTPUTSELECT
i_start[0] => k0xnv.OUTPUTSELECT
i_start[0] => k0xnv.OUTPUTSELECT
i_start[0] => k0xnv.OUTPUTSELECT
i_start[0] => k0xnv.OUTPUTSELECT
i_start[0] => k0xnv.OUTPUTSELECT
i_start[0] => k0xnv.OUTPUTSELECT
i_start[0] => k0xnv.OUTPUTSELECT
i_start[0] => k0xnv.OUTPUTSELECT
i_start[0] => k0xnv.OUTPUTSELECT
i_start[0] => k0xnv.OUTPUTSELECT
i_start[0] => k0xnv.OUTPUTSELECT
i_start[0] => k0xnv.OUTPUTSELECT
i_start[0] => k0xnv.OUTPUTSELECT
i_start[0] => k0xnv.OUTPUTSELECT
i_start[0] => k0xnv.OUTPUTSELECT
i_start[0] => k0xnv.OUTPUTSELECT
i_start[0] => k0xnv.OUTPUTSELECT
i_start[0] => k0xnv.OUTPUTSELECT
i_start[0] => k0xnv.OUTPUTSELECT
i_start[0] => k0xnv.OUTPUTSELECT
i_start[0] => k0xnv.OUTPUTSELECT
i_start[0] => k0xnv.OUTPUTSELECT
i_start[0] => k0xnv.OUTPUTSELECT
i_start[0] => k0xnv.OUTPUTSELECT
i_start[0] => k0xnv.OUTPUTSELECT
i_start[0] => k0xnv.OUTPUTSELECT
i_start[0] => k0xnv.OUTPUTSELECT
i_start[0] => k0xnv.OUTPUTSELECT
i_start[0] => k0xnv.OUTPUTSELECT
i_start[0] => k0xnv.OUTPUTSELECT
i_start[0] => k0xnv.OUTPUTSELECT
i_start[0] => k0xnv.OUTPUTSELECT
i_start[0] => k0xnv.OUTPUTSELECT
i_start[0] => k0xnv.OUTPUTSELECT
i_start[0] => k0xnv.OUTPUTSELECT
i_start[0] => k0xnv.OUTPUTSELECT
i_start[0] => k0xnv.OUTPUTSELECT
i_start[0] => k0xnv.OUTPUTSELECT
i_start[0] => k0xnv.OUTPUTSELECT
i_start[0] => k0xnv.OUTPUTSELECT
i_start[0] => k0xnv.OUTPUTSELECT
i_start[0] => k0xnv.OUTPUTSELECT
i_start[0] => k1xnu.OUTPUTSELECT
i_start[0] => k1xnu.OUTPUTSELECT
i_start[0] => k1xnu.OUTPUTSELECT
i_start[0] => k1xnu.OUTPUTSELECT
i_start[0] => k1xnu.OUTPUTSELECT
i_start[0] => k1xnu.OUTPUTSELECT
i_start[0] => k1xnu.OUTPUTSELECT
i_start[0] => k1xnu.OUTPUTSELECT
i_start[0] => k1xnu.OUTPUTSELECT
i_start[0] => k1xnu.OUTPUTSELECT
i_start[0] => k1xnu.OUTPUTSELECT
i_start[0] => k1xnu.OUTPUTSELECT
i_start[0] => k1xnu.OUTPUTSELECT
i_start[0] => k1xnu.OUTPUTSELECT
i_start[0] => k1xnu.OUTPUTSELECT
i_start[0] => k1xnu.OUTPUTSELECT
i_start[0] => k1xnu.OUTPUTSELECT
i_start[0] => k1xnu.OUTPUTSELECT
i_start[0] => k1xnu.OUTPUTSELECT
i_start[0] => k1xnu.OUTPUTSELECT
i_start[0] => k1xnu.OUTPUTSELECT
i_start[0] => k1xnu.OUTPUTSELECT
i_start[0] => k1xnu.OUTPUTSELECT
i_start[0] => k1xnu.OUTPUTSELECT
i_start[0] => k1xnu.OUTPUTSELECT
i_start[0] => k1xnu.OUTPUTSELECT
i_start[0] => k1xnu.OUTPUTSELECT
i_start[0] => k1xnu.OUTPUTSELECT
i_start[0] => k1xnu.OUTPUTSELECT
i_start[0] => k1xnu.OUTPUTSELECT
i_start[0] => k1xnu.OUTPUTSELECT
i_start[0] => k1xnu.OUTPUTSELECT
i_start[0] => k1xnu.OUTPUTSELECT
i_start[0] => k1xnu.OUTPUTSELECT
i_start[0] => k1xnu.OUTPUTSELECT
i_start[0] => k1xnu.OUTPUTSELECT
i_start[0] => k1xnu.OUTPUTSELECT
i_start[0] => k1xnu.OUTPUTSELECT
i_start[0] => k1xnu.OUTPUTSELECT
i_start[0] => k1xnu.OUTPUTSELECT
i_start[0] => k1xnu.OUTPUTSELECT
i_start[0] => k1xnu.OUTPUTSELECT
i_start[0] => k1xnu.OUTPUTSELECT
i_start[0] => k1xnu.OUTPUTSELECT
i_start[0] => k1xnu.OUTPUTSELECT
i_start[0] => k1xnu.OUTPUTSELECT
i_start[0] => k1xnu.OUTPUTSELECT
i_start[0] => k1xnu.OUTPUTSELECT
i_start[0] => k1xnu.OUTPUTSELECT
i_start[0] => k1xnu.OUTPUTSELECT
i_start[0] => k1xnu.OUTPUTSELECT
i_start[0] => k2xno.OUTPUTSELECT
i_start[0] => k2xno.OUTPUTSELECT
i_start[0] => k2xno.OUTPUTSELECT
i_start[0] => k2xno.OUTPUTSELECT
i_start[0] => k2xno.OUTPUTSELECT
i_start[0] => k2xno.OUTPUTSELECT
i_start[0] => k2xno.OUTPUTSELECT
i_start[0] => k2xno.OUTPUTSELECT
i_start[0] => k2xno.OUTPUTSELECT
i_start[0] => k2xno.OUTPUTSELECT
i_start[0] => k2xno.OUTPUTSELECT
i_start[0] => k2xno.OUTPUTSELECT
i_start[0] => k2xno.OUTPUTSELECT
i_start[0] => k2xno.OUTPUTSELECT
i_start[0] => k2xno.OUTPUTSELECT
i_start[0] => k2xno.OUTPUTSELECT
i_start[0] => k2xno.OUTPUTSELECT
i_start[0] => k2xno.OUTPUTSELECT
i_start[0] => k2xno.OUTPUTSELECT
i_start[0] => k2xno.OUTPUTSELECT
i_start[0] => k2xno.OUTPUTSELECT
i_start[0] => k2xno.OUTPUTSELECT
i_start[0] => k2xno.OUTPUTSELECT
i_start[0] => k2xno.OUTPUTSELECT
i_start[0] => k2xno.OUTPUTSELECT
i_start[0] => k2xno.OUTPUTSELECT
i_start[0] => k2xno.OUTPUTSELECT
i_start[0] => k2xno.OUTPUTSELECT
i_start[0] => k2xno.OUTPUTSELECT
i_start[0] => k2xno.OUTPUTSELECT
i_start[0] => k2xno.OUTPUTSELECT
i_start[0] => k2xno.OUTPUTSELECT
i_start[0] => k2xno.OUTPUTSELECT
i_start[0] => k2xno.OUTPUTSELECT
i_start[0] => k2xno.OUTPUTSELECT
i_start[0] => k2xno.OUTPUTSELECT
i_start[0] => k2xno.OUTPUTSELECT
i_start[0] => k2xno.OUTPUTSELECT
i_start[0] => k2xno.OUTPUTSELECT
i_start[0] => k2xno.OUTPUTSELECT
i_start[0] => k2xno.OUTPUTSELECT
i_start[0] => k2xno.OUTPUTSELECT
i_start[0] => k2xno.OUTPUTSELECT
i_start[0] => k2xno.OUTPUTSELECT
i_start[0] => k2xno.OUTPUTSELECT
i_start[0] => k2xno.OUTPUTSELECT
i_start[0] => k2xno.OUTPUTSELECT
i_start[0] => k2xno.OUTPUTSELECT
i_start[0] => k2xno.OUTPUTSELECT
i_start[0] => k2xno.OUTPUTSELECT
i_start[0] => k2xno.OUTPUTSELECT
i_start[0] => k0xnv_cpld.DATAA
i_start[0] => o_s1_busy.OUTPUTSELECT
i_start[0] => o_s1_error.OUTPUTSELECT
i_nv[0] => Mult0.IN50
i_nv[1] => Mult0.IN49
i_nv[2] => Mult0.IN48
i_nv[3] => Mult0.IN47
i_nv[4] => Mult0.IN46
i_nv[5] => Mult0.IN45
i_nv[6] => Mult0.IN44
i_nv[7] => Mult0.IN43
i_nv[8] => Mult0.IN42
i_nv[9] => Mult0.IN41
i_nv[10] => Mult0.IN40
i_nv[11] => Mult0.IN39
i_nv[12] => Mult0.IN38
i_nv[13] => Mult0.IN37
i_nv[14] => Mult0.IN36
i_nv[15] => Mult0.IN35
i_nv[16] => Mult0.IN34
i_nv[17] => Mult0.IN33
i_nv[18] => Mult0.IN32
i_nv[19] => Mult0.IN31
i_nv[20] => Mult0.IN30
i_nu[0] => Mult1.IN47
i_nu[1] => Mult1.IN46
i_nu[2] => Mult1.IN45
i_nu[3] => Mult1.IN44
i_nu[4] => Mult1.IN43
i_nu[5] => Mult1.IN42
i_nu[6] => Mult1.IN41
i_nu[7] => Mult1.IN40
i_nu[8] => Mult1.IN39
i_nu[9] => Mult1.IN38
i_nu[10] => Mult1.IN37
i_nu[11] => Mult1.IN36
i_nu[12] => Mult1.IN35
i_nu[13] => Mult1.IN34
i_nu[14] => Mult1.IN33
i_nu[15] => Mult1.IN32
i_nu[16] => Mult1.IN31
i_nu[17] => Mult1.IN30
i_nu[18] => Mult1.IN29
i_nu[19] => Mult1.IN28
i_nu[20] => Mult1.IN27
i_nu[21] => Mult1.IN26
i_nu[22] => Mult1.IN25
i_nu[23] => Mult1.IN24
i_nu[24] => Mult1.IN23
i_no[0] => Mult2.IN51
i_no[1] => Mult2.IN50
i_no[2] => Mult2.IN49
i_no[3] => Mult2.IN48
i_no[4] => Mult2.IN47
i_no[5] => Mult2.IN46
i_no[6] => Mult2.IN45
i_no[7] => Mult2.IN44
i_no[8] => Mult2.IN43
i_no[9] => Mult2.IN42
i_no[10] => Mult2.IN41
i_no[11] => Mult2.IN40
i_no[12] => Mult2.IN39
i_no[13] => Mult2.IN38
i_no[14] => Mult2.IN37
i_no[15] => Mult2.IN36
i_no[16] => Mult2.IN35
i_no[17] => Mult2.IN34
i_no[18] => Mult2.IN33
i_no[19] => Mult2.IN32
i_no[20] => Mult2.IN31
o_s1_busy[0] <= o_s1_busy[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_s1[0] <= div[0].DB_MAX_OUTPUT_PORT_TYPE
o_s1[1] <= div[1].DB_MAX_OUTPUT_PORT_TYPE
o_s1[2] <= div[2].DB_MAX_OUTPUT_PORT_TYPE
o_s1[3] <= div[3].DB_MAX_OUTPUT_PORT_TYPE
o_s1[4] <= div[4].DB_MAX_OUTPUT_PORT_TYPE
o_s1[5] <= div[5].DB_MAX_OUTPUT_PORT_TYPE
o_s1[6] <= div[6].DB_MAX_OUTPUT_PORT_TYPE
o_s1[7] <= div[7].DB_MAX_OUTPUT_PORT_TYPE
o_s1[8] <= div[8].DB_MAX_OUTPUT_PORT_TYPE
o_s1[9] <= div[9].DB_MAX_OUTPUT_PORT_TYPE
o_s1[10] <= div[10].DB_MAX_OUTPUT_PORT_TYPE
o_s1[11] <= div[11].DB_MAX_OUTPUT_PORT_TYPE
o_s1[12] <= div[12].DB_MAX_OUTPUT_PORT_TYPE
o_s1[13] <= div[13].DB_MAX_OUTPUT_PORT_TYPE
o_s1[14] <= div[14].DB_MAX_OUTPUT_PORT_TYPE
o_s1[15] <= div[15].DB_MAX_OUTPUT_PORT_TYPE
o_s1[16] <= div[16].DB_MAX_OUTPUT_PORT_TYPE
o_s1[17] <= div[17].DB_MAX_OUTPUT_PORT_TYPE
o_s1[18] <= div[18].DB_MAX_OUTPUT_PORT_TYPE
o_s1[19] <= div[19].DB_MAX_OUTPUT_PORT_TYPE
o_s1[20] <= div[20].DB_MAX_OUTPUT_PORT_TYPE
o_s1[21] <= div[21].DB_MAX_OUTPUT_PORT_TYPE
o_s1[22] <= div[22].DB_MAX_OUTPUT_PORT_TYPE
o_s1[23] <= div[23].DB_MAX_OUTPUT_PORT_TYPE
o_s1[24] <= div[24].DB_MAX_OUTPUT_PORT_TYPE
o_s1[25] <= div[25].DB_MAX_OUTPUT_PORT_TYPE
o_s1[26] <= div[26].DB_MAX_OUTPUT_PORT_TYPE
o_s1[27] <= div[27].DB_MAX_OUTPUT_PORT_TYPE
o_s1[28] <= div[28].DB_MAX_OUTPUT_PORT_TYPE
o_s1[29] <= div[29].DB_MAX_OUTPUT_PORT_TYPE
o_s1[30] <= div[30].DB_MAX_OUTPUT_PORT_TYPE
o_s1[31] <= div[31].DB_MAX_OUTPUT_PORT_TYPE
o_s1_vld[0] <= div_vld.DB_MAX_OUTPUT_PORT_TYPE
o_s1_error[0] <= o_s1_error[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|err_estimat|alt_cal_s1:cal_s1_inst|qadd:qadd_inst0
clk => res_vld.CLK
clk => res[0].CLK
clk => res[1].CLK
clk => res[2].CLK
clk => res[3].CLK
clk => res[4].CLK
clk => res[5].CLK
clk => res[6].CLK
clk => res[7].CLK
clk => res[8].CLK
clk => res[9].CLK
clk => res[10].CLK
clk => res[11].CLK
clk => res[12].CLK
clk => res[13].CLK
clk => res[14].CLK
clk => res[15].CLK
clk => res[16].CLK
clk => res[17].CLK
clk => res[18].CLK
clk => res[19].CLK
clk => res[20].CLK
clk => res[21].CLK
clk => res[22].CLK
clk => res[23].CLK
clk => res[24].CLK
clk => res[25].CLK
clk => res[26].CLK
clk => res[27].CLK
clk => res[28].CLK
clk => res[29].CLK
clk => res[30].CLK
clk => res[31].CLK
clk => res[32].CLK
clk => res[33].CLK
clk => res[34].CLK
clk => res[35].CLK
clk => res[36].CLK
clk => res[37].CLK
clk => res[38].CLK
clk => res[39].CLK
clk => res[40].CLK
clk => res[41].CLK
clk => res[42].CLK
clk => res[43].CLK
clk => res[44].CLK
clk => res[45].CLK
clk => res[46].CLK
clk => res[47].CLK
clk => res[48].CLK
clk => res[49].CLK
clk => res[50].CLK
clk => res[51].CLK
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res_vld.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res_vld.DATAA
addend[0] => Add0.IN51
addend[0] => LessThan0.IN51
addend[0] => Add2.IN102
addend[0] => Add1.IN51
addend[1] => Add0.IN50
addend[1] => LessThan0.IN50
addend[1] => Add2.IN101
addend[1] => Add1.IN50
addend[2] => Add0.IN49
addend[2] => LessThan0.IN49
addend[2] => Add2.IN100
addend[2] => Add1.IN49
addend[3] => Add0.IN48
addend[3] => LessThan0.IN48
addend[3] => Add2.IN99
addend[3] => Add1.IN48
addend[4] => Add0.IN47
addend[4] => LessThan0.IN47
addend[4] => Add2.IN98
addend[4] => Add1.IN47
addend[5] => Add0.IN46
addend[5] => LessThan0.IN46
addend[5] => Add2.IN97
addend[5] => Add1.IN46
addend[6] => Add0.IN45
addend[6] => LessThan0.IN45
addend[6] => Add2.IN96
addend[6] => Add1.IN45
addend[7] => Add0.IN44
addend[7] => LessThan0.IN44
addend[7] => Add2.IN95
addend[7] => Add1.IN44
addend[8] => Add0.IN43
addend[8] => LessThan0.IN43
addend[8] => Add2.IN94
addend[8] => Add1.IN43
addend[9] => Add0.IN42
addend[9] => LessThan0.IN42
addend[9] => Add2.IN93
addend[9] => Add1.IN42
addend[10] => Add0.IN41
addend[10] => LessThan0.IN41
addend[10] => Add2.IN92
addend[10] => Add1.IN41
addend[11] => Add0.IN40
addend[11] => LessThan0.IN40
addend[11] => Add2.IN91
addend[11] => Add1.IN40
addend[12] => Add0.IN39
addend[12] => LessThan0.IN39
addend[12] => Add2.IN90
addend[12] => Add1.IN39
addend[13] => Add0.IN38
addend[13] => LessThan0.IN38
addend[13] => Add2.IN89
addend[13] => Add1.IN38
addend[14] => Add0.IN37
addend[14] => LessThan0.IN37
addend[14] => Add2.IN88
addend[14] => Add1.IN37
addend[15] => Add0.IN36
addend[15] => LessThan0.IN36
addend[15] => Add2.IN87
addend[15] => Add1.IN36
addend[16] => Add0.IN35
addend[16] => LessThan0.IN35
addend[16] => Add2.IN86
addend[16] => Add1.IN35
addend[17] => Add0.IN34
addend[17] => LessThan0.IN34
addend[17] => Add2.IN85
addend[17] => Add1.IN34
addend[18] => Add0.IN33
addend[18] => LessThan0.IN33
addend[18] => Add2.IN84
addend[18] => Add1.IN33
addend[19] => Add0.IN32
addend[19] => LessThan0.IN32
addend[19] => Add2.IN83
addend[19] => Add1.IN32
addend[20] => Add0.IN31
addend[20] => LessThan0.IN31
addend[20] => Add2.IN82
addend[20] => Add1.IN31
addend[21] => Add0.IN30
addend[21] => LessThan0.IN30
addend[21] => Add2.IN81
addend[21] => Add1.IN30
addend[22] => Add0.IN29
addend[22] => LessThan0.IN29
addend[22] => Add2.IN80
addend[22] => Add1.IN29
addend[23] => Add0.IN28
addend[23] => LessThan0.IN28
addend[23] => Add2.IN79
addend[23] => Add1.IN28
addend[24] => Add0.IN27
addend[24] => LessThan0.IN27
addend[24] => Add2.IN78
addend[24] => Add1.IN27
addend[25] => Add0.IN26
addend[25] => LessThan0.IN26
addend[25] => Add2.IN77
addend[25] => Add1.IN26
addend[26] => Add0.IN25
addend[26] => LessThan0.IN25
addend[26] => Add2.IN76
addend[26] => Add1.IN25
addend[27] => Add0.IN24
addend[27] => LessThan0.IN24
addend[27] => Add2.IN75
addend[27] => Add1.IN24
addend[28] => Add0.IN23
addend[28] => LessThan0.IN23
addend[28] => Add2.IN74
addend[28] => Add1.IN23
addend[29] => Add0.IN22
addend[29] => LessThan0.IN22
addend[29] => Add2.IN73
addend[29] => Add1.IN22
addend[30] => Add0.IN21
addend[30] => LessThan0.IN21
addend[30] => Add2.IN72
addend[30] => Add1.IN21
addend[31] => Add0.IN20
addend[31] => LessThan0.IN20
addend[31] => Add2.IN71
addend[31] => Add1.IN20
addend[32] => Add0.IN19
addend[32] => LessThan0.IN19
addend[32] => Add2.IN70
addend[32] => Add1.IN19
addend[33] => Add0.IN18
addend[33] => LessThan0.IN18
addend[33] => Add2.IN69
addend[33] => Add1.IN18
addend[34] => Add0.IN17
addend[34] => LessThan0.IN17
addend[34] => Add2.IN68
addend[34] => Add1.IN17
addend[35] => Add0.IN16
addend[35] => LessThan0.IN16
addend[35] => Add2.IN67
addend[35] => Add1.IN16
addend[36] => Add0.IN15
addend[36] => LessThan0.IN15
addend[36] => Add2.IN66
addend[36] => Add1.IN15
addend[37] => Add0.IN14
addend[37] => LessThan0.IN14
addend[37] => Add2.IN65
addend[37] => Add1.IN14
addend[38] => Add0.IN13
addend[38] => LessThan0.IN13
addend[38] => Add2.IN64
addend[38] => Add1.IN13
addend[39] => Add0.IN12
addend[39] => LessThan0.IN12
addend[39] => Add2.IN63
addend[39] => Add1.IN12
addend[40] => Add0.IN11
addend[40] => LessThan0.IN11
addend[40] => Add2.IN62
addend[40] => Add1.IN11
addend[41] => Add0.IN10
addend[41] => LessThan0.IN10
addend[41] => Add2.IN61
addend[41] => Add1.IN10
addend[42] => Add0.IN9
addend[42] => LessThan0.IN9
addend[42] => Add2.IN60
addend[42] => Add1.IN9
addend[43] => Add0.IN8
addend[43] => LessThan0.IN8
addend[43] => Add2.IN59
addend[43] => Add1.IN8
addend[44] => Add0.IN7
addend[44] => LessThan0.IN7
addend[44] => Add2.IN58
addend[44] => Add1.IN7
addend[45] => Add0.IN6
addend[45] => LessThan0.IN6
addend[45] => Add2.IN57
addend[45] => Add1.IN6
addend[46] => Add0.IN5
addend[46] => LessThan0.IN5
addend[46] => Add2.IN56
addend[46] => Add1.IN5
addend[47] => Add0.IN4
addend[47] => LessThan0.IN4
addend[47] => Add2.IN55
addend[47] => Add1.IN4
addend[48] => Add0.IN3
addend[48] => LessThan0.IN3
addend[48] => Add2.IN54
addend[48] => Add1.IN3
addend[49] => Add0.IN2
addend[49] => LessThan0.IN2
addend[49] => Add2.IN53
addend[49] => Add1.IN2
addend[50] => Add0.IN1
addend[50] => LessThan0.IN1
addend[50] => Add2.IN52
addend[50] => Add1.IN1
addend[51] => always0.IN0
addend[51] => res.DATAB
addend[51] => always0.IN0
adder[0] => Add0.IN102
adder[0] => Add1.IN102
adder[0] => LessThan0.IN102
adder[0] => Add2.IN51
adder[1] => Add0.IN101
adder[1] => Add1.IN101
adder[1] => LessThan0.IN101
adder[1] => Add2.IN50
adder[2] => Add0.IN100
adder[2] => Add1.IN100
adder[2] => LessThan0.IN100
adder[2] => Add2.IN49
adder[3] => Add0.IN99
adder[3] => Add1.IN99
adder[3] => LessThan0.IN99
adder[3] => Add2.IN48
adder[4] => Add0.IN98
adder[4] => Add1.IN98
adder[4] => LessThan0.IN98
adder[4] => Add2.IN47
adder[5] => Add0.IN97
adder[5] => Add1.IN97
adder[5] => LessThan0.IN97
adder[5] => Add2.IN46
adder[6] => Add0.IN96
adder[6] => Add1.IN96
adder[6] => LessThan0.IN96
adder[6] => Add2.IN45
adder[7] => Add0.IN95
adder[7] => Add1.IN95
adder[7] => LessThan0.IN95
adder[7] => Add2.IN44
adder[8] => Add0.IN94
adder[8] => Add1.IN94
adder[8] => LessThan0.IN94
adder[8] => Add2.IN43
adder[9] => Add0.IN93
adder[9] => Add1.IN93
adder[9] => LessThan0.IN93
adder[9] => Add2.IN42
adder[10] => Add0.IN92
adder[10] => Add1.IN92
adder[10] => LessThan0.IN92
adder[10] => Add2.IN41
adder[11] => Add0.IN91
adder[11] => Add1.IN91
adder[11] => LessThan0.IN91
adder[11] => Add2.IN40
adder[12] => Add0.IN90
adder[12] => Add1.IN90
adder[12] => LessThan0.IN90
adder[12] => Add2.IN39
adder[13] => Add0.IN89
adder[13] => Add1.IN89
adder[13] => LessThan0.IN89
adder[13] => Add2.IN38
adder[14] => Add0.IN88
adder[14] => Add1.IN88
adder[14] => LessThan0.IN88
adder[14] => Add2.IN37
adder[15] => Add0.IN87
adder[15] => Add1.IN87
adder[15] => LessThan0.IN87
adder[15] => Add2.IN36
adder[16] => Add0.IN86
adder[16] => Add1.IN86
adder[16] => LessThan0.IN86
adder[16] => Add2.IN35
adder[17] => Add0.IN85
adder[17] => Add1.IN85
adder[17] => LessThan0.IN85
adder[17] => Add2.IN34
adder[18] => Add0.IN84
adder[18] => Add1.IN84
adder[18] => LessThan0.IN84
adder[18] => Add2.IN33
adder[19] => Add0.IN83
adder[19] => Add1.IN83
adder[19] => LessThan0.IN83
adder[19] => Add2.IN32
adder[20] => Add0.IN82
adder[20] => Add1.IN82
adder[20] => LessThan0.IN82
adder[20] => Add2.IN31
adder[21] => Add0.IN81
adder[21] => Add1.IN81
adder[21] => LessThan0.IN81
adder[21] => Add2.IN30
adder[22] => Add0.IN80
adder[22] => Add1.IN80
adder[22] => LessThan0.IN80
adder[22] => Add2.IN29
adder[23] => Add0.IN79
adder[23] => Add1.IN79
adder[23] => LessThan0.IN79
adder[23] => Add2.IN28
adder[24] => Add0.IN78
adder[24] => Add1.IN78
adder[24] => LessThan0.IN78
adder[24] => Add2.IN27
adder[25] => Add0.IN77
adder[25] => Add1.IN77
adder[25] => LessThan0.IN77
adder[25] => Add2.IN26
adder[26] => Add0.IN76
adder[26] => Add1.IN76
adder[26] => LessThan0.IN76
adder[26] => Add2.IN25
adder[27] => Add0.IN75
adder[27] => Add1.IN75
adder[27] => LessThan0.IN75
adder[27] => Add2.IN24
adder[28] => Add0.IN74
adder[28] => Add1.IN74
adder[28] => LessThan0.IN74
adder[28] => Add2.IN23
adder[29] => Add0.IN73
adder[29] => Add1.IN73
adder[29] => LessThan0.IN73
adder[29] => Add2.IN22
adder[30] => Add0.IN72
adder[30] => Add1.IN72
adder[30] => LessThan0.IN72
adder[30] => Add2.IN21
adder[31] => Add0.IN71
adder[31] => Add1.IN71
adder[31] => LessThan0.IN71
adder[31] => Add2.IN20
adder[32] => Add0.IN70
adder[32] => Add1.IN70
adder[32] => LessThan0.IN70
adder[32] => Add2.IN19
adder[33] => Add0.IN69
adder[33] => Add1.IN69
adder[33] => LessThan0.IN69
adder[33] => Add2.IN18
adder[34] => Add0.IN68
adder[34] => Add1.IN68
adder[34] => LessThan0.IN68
adder[34] => Add2.IN17
adder[35] => Add0.IN67
adder[35] => Add1.IN67
adder[35] => LessThan0.IN67
adder[35] => Add2.IN16
adder[36] => Add0.IN66
adder[36] => Add1.IN66
adder[36] => LessThan0.IN66
adder[36] => Add2.IN15
adder[37] => Add0.IN65
adder[37] => Add1.IN65
adder[37] => LessThan0.IN65
adder[37] => Add2.IN14
adder[38] => Add0.IN64
adder[38] => Add1.IN64
adder[38] => LessThan0.IN64
adder[38] => Add2.IN13
adder[39] => Add0.IN63
adder[39] => Add1.IN63
adder[39] => LessThan0.IN63
adder[39] => Add2.IN12
adder[40] => Add0.IN62
adder[40] => Add1.IN62
adder[40] => LessThan0.IN62
adder[40] => Add2.IN11
adder[41] => Add0.IN61
adder[41] => Add1.IN61
adder[41] => LessThan0.IN61
adder[41] => Add2.IN10
adder[42] => Add0.IN60
adder[42] => Add1.IN60
adder[42] => LessThan0.IN60
adder[42] => Add2.IN9
adder[43] => Add0.IN59
adder[43] => Add1.IN59
adder[43] => LessThan0.IN59
adder[43] => Add2.IN8
adder[44] => Add0.IN58
adder[44] => Add1.IN58
adder[44] => LessThan0.IN58
adder[44] => Add2.IN7
adder[45] => Add0.IN57
adder[45] => Add1.IN57
adder[45] => LessThan0.IN57
adder[45] => Add2.IN6
adder[46] => Add0.IN56
adder[46] => Add1.IN56
adder[46] => LessThan0.IN56
adder[46] => Add2.IN5
adder[47] => Add0.IN55
adder[47] => Add1.IN55
adder[47] => LessThan0.IN55
adder[47] => Add2.IN4
adder[48] => Add0.IN54
adder[48] => Add1.IN54
adder[48] => LessThan0.IN54
adder[48] => Add2.IN3
adder[49] => Add0.IN53
adder[49] => Add1.IN53
adder[49] => LessThan0.IN53
adder[49] => Add2.IN2
adder[50] => Add0.IN52
adder[50] => Add1.IN52
adder[50] => LessThan0.IN52
adder[50] => Add2.IN1
adder[51] => always0.IN1
adder[51] => always0.IN1
add_res[0] <= res[0].DB_MAX_OUTPUT_PORT_TYPE
add_res[1] <= res[1].DB_MAX_OUTPUT_PORT_TYPE
add_res[2] <= res[2].DB_MAX_OUTPUT_PORT_TYPE
add_res[3] <= res[3].DB_MAX_OUTPUT_PORT_TYPE
add_res[4] <= res[4].DB_MAX_OUTPUT_PORT_TYPE
add_res[5] <= res[5].DB_MAX_OUTPUT_PORT_TYPE
add_res[6] <= res[6].DB_MAX_OUTPUT_PORT_TYPE
add_res[7] <= res[7].DB_MAX_OUTPUT_PORT_TYPE
add_res[8] <= res[8].DB_MAX_OUTPUT_PORT_TYPE
add_res[9] <= res[9].DB_MAX_OUTPUT_PORT_TYPE
add_res[10] <= res[10].DB_MAX_OUTPUT_PORT_TYPE
add_res[11] <= res[11].DB_MAX_OUTPUT_PORT_TYPE
add_res[12] <= res[12].DB_MAX_OUTPUT_PORT_TYPE
add_res[13] <= res[13].DB_MAX_OUTPUT_PORT_TYPE
add_res[14] <= res[14].DB_MAX_OUTPUT_PORT_TYPE
add_res[15] <= res[15].DB_MAX_OUTPUT_PORT_TYPE
add_res[16] <= res[16].DB_MAX_OUTPUT_PORT_TYPE
add_res[17] <= res[17].DB_MAX_OUTPUT_PORT_TYPE
add_res[18] <= res[18].DB_MAX_OUTPUT_PORT_TYPE
add_res[19] <= res[19].DB_MAX_OUTPUT_PORT_TYPE
add_res[20] <= res[20].DB_MAX_OUTPUT_PORT_TYPE
add_res[21] <= res[21].DB_MAX_OUTPUT_PORT_TYPE
add_res[22] <= res[22].DB_MAX_OUTPUT_PORT_TYPE
add_res[23] <= res[23].DB_MAX_OUTPUT_PORT_TYPE
add_res[24] <= res[24].DB_MAX_OUTPUT_PORT_TYPE
add_res[25] <= res[25].DB_MAX_OUTPUT_PORT_TYPE
add_res[26] <= res[26].DB_MAX_OUTPUT_PORT_TYPE
add_res[27] <= res[27].DB_MAX_OUTPUT_PORT_TYPE
add_res[28] <= res[28].DB_MAX_OUTPUT_PORT_TYPE
add_res[29] <= res[29].DB_MAX_OUTPUT_PORT_TYPE
add_res[30] <= res[30].DB_MAX_OUTPUT_PORT_TYPE
add_res[31] <= res[31].DB_MAX_OUTPUT_PORT_TYPE
add_res[32] <= res[32].DB_MAX_OUTPUT_PORT_TYPE
add_res[33] <= res[33].DB_MAX_OUTPUT_PORT_TYPE
add_res[34] <= res[34].DB_MAX_OUTPUT_PORT_TYPE
add_res[35] <= res[35].DB_MAX_OUTPUT_PORT_TYPE
add_res[36] <= res[36].DB_MAX_OUTPUT_PORT_TYPE
add_res[37] <= res[37].DB_MAX_OUTPUT_PORT_TYPE
add_res[38] <= res[38].DB_MAX_OUTPUT_PORT_TYPE
add_res[39] <= res[39].DB_MAX_OUTPUT_PORT_TYPE
add_res[40] <= res[40].DB_MAX_OUTPUT_PORT_TYPE
add_res[41] <= res[41].DB_MAX_OUTPUT_PORT_TYPE
add_res[42] <= res[42].DB_MAX_OUTPUT_PORT_TYPE
add_res[43] <= res[43].DB_MAX_OUTPUT_PORT_TYPE
add_res[44] <= res[44].DB_MAX_OUTPUT_PORT_TYPE
add_res[45] <= res[45].DB_MAX_OUTPUT_PORT_TYPE
add_res[46] <= res[46].DB_MAX_OUTPUT_PORT_TYPE
add_res[47] <= res[47].DB_MAX_OUTPUT_PORT_TYPE
add_res[48] <= res[48].DB_MAX_OUTPUT_PORT_TYPE
add_res[49] <= res[49].DB_MAX_OUTPUT_PORT_TYPE
add_res[50] <= res[50].DB_MAX_OUTPUT_PORT_TYPE
add_res[51] <= res[51].DB_MAX_OUTPUT_PORT_TYPE
add_res_vld <= res_vld.DB_MAX_OUTPUT_PORT_TYPE


|err_estimat|alt_cal_s1:cal_s1_inst|qadd:qadd_inst1
clk => res_vld.CLK
clk => res[0].CLK
clk => res[1].CLK
clk => res[2].CLK
clk => res[3].CLK
clk => res[4].CLK
clk => res[5].CLK
clk => res[6].CLK
clk => res[7].CLK
clk => res[8].CLK
clk => res[9].CLK
clk => res[10].CLK
clk => res[11].CLK
clk => res[12].CLK
clk => res[13].CLK
clk => res[14].CLK
clk => res[15].CLK
clk => res[16].CLK
clk => res[17].CLK
clk => res[18].CLK
clk => res[19].CLK
clk => res[20].CLK
clk => res[21].CLK
clk => res[22].CLK
clk => res[23].CLK
clk => res[24].CLK
clk => res[25].CLK
clk => res[26].CLK
clk => res[27].CLK
clk => res[28].CLK
clk => res[29].CLK
clk => res[30].CLK
clk => res[31].CLK
clk => res[32].CLK
clk => res[33].CLK
clk => res[34].CLK
clk => res[35].CLK
clk => res[36].CLK
clk => res[37].CLK
clk => res[38].CLK
clk => res[39].CLK
clk => res[40].CLK
clk => res[41].CLK
clk => res[42].CLK
clk => res[43].CLK
clk => res[44].CLK
clk => res[45].CLK
clk => res[46].CLK
clk => res[47].CLK
clk => res[48].CLK
clk => res[49].CLK
clk => res[50].CLK
clk => res[51].CLK
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res_vld.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res_vld.DATAA
addend[0] => Add0.IN51
addend[0] => LessThan0.IN51
addend[0] => Add2.IN102
addend[0] => Add1.IN51
addend[1] => Add0.IN50
addend[1] => LessThan0.IN50
addend[1] => Add2.IN101
addend[1] => Add1.IN50
addend[2] => Add0.IN49
addend[2] => LessThan0.IN49
addend[2] => Add2.IN100
addend[2] => Add1.IN49
addend[3] => Add0.IN48
addend[3] => LessThan0.IN48
addend[3] => Add2.IN99
addend[3] => Add1.IN48
addend[4] => Add0.IN47
addend[4] => LessThan0.IN47
addend[4] => Add2.IN98
addend[4] => Add1.IN47
addend[5] => Add0.IN46
addend[5] => LessThan0.IN46
addend[5] => Add2.IN97
addend[5] => Add1.IN46
addend[6] => Add0.IN45
addend[6] => LessThan0.IN45
addend[6] => Add2.IN96
addend[6] => Add1.IN45
addend[7] => Add0.IN44
addend[7] => LessThan0.IN44
addend[7] => Add2.IN95
addend[7] => Add1.IN44
addend[8] => Add0.IN43
addend[8] => LessThan0.IN43
addend[8] => Add2.IN94
addend[8] => Add1.IN43
addend[9] => Add0.IN42
addend[9] => LessThan0.IN42
addend[9] => Add2.IN93
addend[9] => Add1.IN42
addend[10] => Add0.IN41
addend[10] => LessThan0.IN41
addend[10] => Add2.IN92
addend[10] => Add1.IN41
addend[11] => Add0.IN40
addend[11] => LessThan0.IN40
addend[11] => Add2.IN91
addend[11] => Add1.IN40
addend[12] => Add0.IN39
addend[12] => LessThan0.IN39
addend[12] => Add2.IN90
addend[12] => Add1.IN39
addend[13] => Add0.IN38
addend[13] => LessThan0.IN38
addend[13] => Add2.IN89
addend[13] => Add1.IN38
addend[14] => Add0.IN37
addend[14] => LessThan0.IN37
addend[14] => Add2.IN88
addend[14] => Add1.IN37
addend[15] => Add0.IN36
addend[15] => LessThan0.IN36
addend[15] => Add2.IN87
addend[15] => Add1.IN36
addend[16] => Add0.IN35
addend[16] => LessThan0.IN35
addend[16] => Add2.IN86
addend[16] => Add1.IN35
addend[17] => Add0.IN34
addend[17] => LessThan0.IN34
addend[17] => Add2.IN85
addend[17] => Add1.IN34
addend[18] => Add0.IN33
addend[18] => LessThan0.IN33
addend[18] => Add2.IN84
addend[18] => Add1.IN33
addend[19] => Add0.IN32
addend[19] => LessThan0.IN32
addend[19] => Add2.IN83
addend[19] => Add1.IN32
addend[20] => Add0.IN31
addend[20] => LessThan0.IN31
addend[20] => Add2.IN82
addend[20] => Add1.IN31
addend[21] => Add0.IN30
addend[21] => LessThan0.IN30
addend[21] => Add2.IN81
addend[21] => Add1.IN30
addend[22] => Add0.IN29
addend[22] => LessThan0.IN29
addend[22] => Add2.IN80
addend[22] => Add1.IN29
addend[23] => Add0.IN28
addend[23] => LessThan0.IN28
addend[23] => Add2.IN79
addend[23] => Add1.IN28
addend[24] => Add0.IN27
addend[24] => LessThan0.IN27
addend[24] => Add2.IN78
addend[24] => Add1.IN27
addend[25] => Add0.IN26
addend[25] => LessThan0.IN26
addend[25] => Add2.IN77
addend[25] => Add1.IN26
addend[26] => Add0.IN25
addend[26] => LessThan0.IN25
addend[26] => Add2.IN76
addend[26] => Add1.IN25
addend[27] => Add0.IN24
addend[27] => LessThan0.IN24
addend[27] => Add2.IN75
addend[27] => Add1.IN24
addend[28] => Add0.IN23
addend[28] => LessThan0.IN23
addend[28] => Add2.IN74
addend[28] => Add1.IN23
addend[29] => Add0.IN22
addend[29] => LessThan0.IN22
addend[29] => Add2.IN73
addend[29] => Add1.IN22
addend[30] => Add0.IN21
addend[30] => LessThan0.IN21
addend[30] => Add2.IN72
addend[30] => Add1.IN21
addend[31] => Add0.IN20
addend[31] => LessThan0.IN20
addend[31] => Add2.IN71
addend[31] => Add1.IN20
addend[32] => Add0.IN19
addend[32] => LessThan0.IN19
addend[32] => Add2.IN70
addend[32] => Add1.IN19
addend[33] => Add0.IN18
addend[33] => LessThan0.IN18
addend[33] => Add2.IN69
addend[33] => Add1.IN18
addend[34] => Add0.IN17
addend[34] => LessThan0.IN17
addend[34] => Add2.IN68
addend[34] => Add1.IN17
addend[35] => Add0.IN16
addend[35] => LessThan0.IN16
addend[35] => Add2.IN67
addend[35] => Add1.IN16
addend[36] => Add0.IN15
addend[36] => LessThan0.IN15
addend[36] => Add2.IN66
addend[36] => Add1.IN15
addend[37] => Add0.IN14
addend[37] => LessThan0.IN14
addend[37] => Add2.IN65
addend[37] => Add1.IN14
addend[38] => Add0.IN13
addend[38] => LessThan0.IN13
addend[38] => Add2.IN64
addend[38] => Add1.IN13
addend[39] => Add0.IN12
addend[39] => LessThan0.IN12
addend[39] => Add2.IN63
addend[39] => Add1.IN12
addend[40] => Add0.IN11
addend[40] => LessThan0.IN11
addend[40] => Add2.IN62
addend[40] => Add1.IN11
addend[41] => Add0.IN10
addend[41] => LessThan0.IN10
addend[41] => Add2.IN61
addend[41] => Add1.IN10
addend[42] => Add0.IN9
addend[42] => LessThan0.IN9
addend[42] => Add2.IN60
addend[42] => Add1.IN9
addend[43] => Add0.IN8
addend[43] => LessThan0.IN8
addend[43] => Add2.IN59
addend[43] => Add1.IN8
addend[44] => Add0.IN7
addend[44] => LessThan0.IN7
addend[44] => Add2.IN58
addend[44] => Add1.IN7
addend[45] => Add0.IN6
addend[45] => LessThan0.IN6
addend[45] => Add2.IN57
addend[45] => Add1.IN6
addend[46] => Add0.IN5
addend[46] => LessThan0.IN5
addend[46] => Add2.IN56
addend[46] => Add1.IN5
addend[47] => Add0.IN4
addend[47] => LessThan0.IN4
addend[47] => Add2.IN55
addend[47] => Add1.IN4
addend[48] => Add0.IN3
addend[48] => LessThan0.IN3
addend[48] => Add2.IN54
addend[48] => Add1.IN3
addend[49] => Add0.IN2
addend[49] => LessThan0.IN2
addend[49] => Add2.IN53
addend[49] => Add1.IN2
addend[50] => Add0.IN1
addend[50] => LessThan0.IN1
addend[50] => Add2.IN52
addend[50] => Add1.IN1
addend[51] => always0.IN0
addend[51] => res.DATAB
addend[51] => always0.IN0
adder[0] => Add0.IN102
adder[0] => Add1.IN102
adder[0] => LessThan0.IN102
adder[0] => Add2.IN51
adder[1] => Add0.IN101
adder[1] => Add1.IN101
adder[1] => LessThan0.IN101
adder[1] => Add2.IN50
adder[2] => Add0.IN100
adder[2] => Add1.IN100
adder[2] => LessThan0.IN100
adder[2] => Add2.IN49
adder[3] => Add0.IN99
adder[3] => Add1.IN99
adder[3] => LessThan0.IN99
adder[3] => Add2.IN48
adder[4] => Add0.IN98
adder[4] => Add1.IN98
adder[4] => LessThan0.IN98
adder[4] => Add2.IN47
adder[5] => Add0.IN97
adder[5] => Add1.IN97
adder[5] => LessThan0.IN97
adder[5] => Add2.IN46
adder[6] => Add0.IN96
adder[6] => Add1.IN96
adder[6] => LessThan0.IN96
adder[6] => Add2.IN45
adder[7] => Add0.IN95
adder[7] => Add1.IN95
adder[7] => LessThan0.IN95
adder[7] => Add2.IN44
adder[8] => Add0.IN94
adder[8] => Add1.IN94
adder[8] => LessThan0.IN94
adder[8] => Add2.IN43
adder[9] => Add0.IN93
adder[9] => Add1.IN93
adder[9] => LessThan0.IN93
adder[9] => Add2.IN42
adder[10] => Add0.IN92
adder[10] => Add1.IN92
adder[10] => LessThan0.IN92
adder[10] => Add2.IN41
adder[11] => Add0.IN91
adder[11] => Add1.IN91
adder[11] => LessThan0.IN91
adder[11] => Add2.IN40
adder[12] => Add0.IN90
adder[12] => Add1.IN90
adder[12] => LessThan0.IN90
adder[12] => Add2.IN39
adder[13] => Add0.IN89
adder[13] => Add1.IN89
adder[13] => LessThan0.IN89
adder[13] => Add2.IN38
adder[14] => Add0.IN88
adder[14] => Add1.IN88
adder[14] => LessThan0.IN88
adder[14] => Add2.IN37
adder[15] => Add0.IN87
adder[15] => Add1.IN87
adder[15] => LessThan0.IN87
adder[15] => Add2.IN36
adder[16] => Add0.IN86
adder[16] => Add1.IN86
adder[16] => LessThan0.IN86
adder[16] => Add2.IN35
adder[17] => Add0.IN85
adder[17] => Add1.IN85
adder[17] => LessThan0.IN85
adder[17] => Add2.IN34
adder[18] => Add0.IN84
adder[18] => Add1.IN84
adder[18] => LessThan0.IN84
adder[18] => Add2.IN33
adder[19] => Add0.IN83
adder[19] => Add1.IN83
adder[19] => LessThan0.IN83
adder[19] => Add2.IN32
adder[20] => Add0.IN82
adder[20] => Add1.IN82
adder[20] => LessThan0.IN82
adder[20] => Add2.IN31
adder[21] => Add0.IN81
adder[21] => Add1.IN81
adder[21] => LessThan0.IN81
adder[21] => Add2.IN30
adder[22] => Add0.IN80
adder[22] => Add1.IN80
adder[22] => LessThan0.IN80
adder[22] => Add2.IN29
adder[23] => Add0.IN79
adder[23] => Add1.IN79
adder[23] => LessThan0.IN79
adder[23] => Add2.IN28
adder[24] => Add0.IN78
adder[24] => Add1.IN78
adder[24] => LessThan0.IN78
adder[24] => Add2.IN27
adder[25] => Add0.IN77
adder[25] => Add1.IN77
adder[25] => LessThan0.IN77
adder[25] => Add2.IN26
adder[26] => Add0.IN76
adder[26] => Add1.IN76
adder[26] => LessThan0.IN76
adder[26] => Add2.IN25
adder[27] => Add0.IN75
adder[27] => Add1.IN75
adder[27] => LessThan0.IN75
adder[27] => Add2.IN24
adder[28] => Add0.IN74
adder[28] => Add1.IN74
adder[28] => LessThan0.IN74
adder[28] => Add2.IN23
adder[29] => Add0.IN73
adder[29] => Add1.IN73
adder[29] => LessThan0.IN73
adder[29] => Add2.IN22
adder[30] => Add0.IN72
adder[30] => Add1.IN72
adder[30] => LessThan0.IN72
adder[30] => Add2.IN21
adder[31] => Add0.IN71
adder[31] => Add1.IN71
adder[31] => LessThan0.IN71
adder[31] => Add2.IN20
adder[32] => Add0.IN70
adder[32] => Add1.IN70
adder[32] => LessThan0.IN70
adder[32] => Add2.IN19
adder[33] => Add0.IN69
adder[33] => Add1.IN69
adder[33] => LessThan0.IN69
adder[33] => Add2.IN18
adder[34] => Add0.IN68
adder[34] => Add1.IN68
adder[34] => LessThan0.IN68
adder[34] => Add2.IN17
adder[35] => Add0.IN67
adder[35] => Add1.IN67
adder[35] => LessThan0.IN67
adder[35] => Add2.IN16
adder[36] => Add0.IN66
adder[36] => Add1.IN66
adder[36] => LessThan0.IN66
adder[36] => Add2.IN15
adder[37] => Add0.IN65
adder[37] => Add1.IN65
adder[37] => LessThan0.IN65
adder[37] => Add2.IN14
adder[38] => Add0.IN64
adder[38] => Add1.IN64
adder[38] => LessThan0.IN64
adder[38] => Add2.IN13
adder[39] => Add0.IN63
adder[39] => Add1.IN63
adder[39] => LessThan0.IN63
adder[39] => Add2.IN12
adder[40] => Add0.IN62
adder[40] => Add1.IN62
adder[40] => LessThan0.IN62
adder[40] => Add2.IN11
adder[41] => Add0.IN61
adder[41] => Add1.IN61
adder[41] => LessThan0.IN61
adder[41] => Add2.IN10
adder[42] => Add0.IN60
adder[42] => Add1.IN60
adder[42] => LessThan0.IN60
adder[42] => Add2.IN9
adder[43] => Add0.IN59
adder[43] => Add1.IN59
adder[43] => LessThan0.IN59
adder[43] => Add2.IN8
adder[44] => Add0.IN58
adder[44] => Add1.IN58
adder[44] => LessThan0.IN58
adder[44] => Add2.IN7
adder[45] => Add0.IN57
adder[45] => Add1.IN57
adder[45] => LessThan0.IN57
adder[45] => Add2.IN6
adder[46] => Add0.IN56
adder[46] => Add1.IN56
adder[46] => LessThan0.IN56
adder[46] => Add2.IN5
adder[47] => Add0.IN55
adder[47] => Add1.IN55
adder[47] => LessThan0.IN55
adder[47] => Add2.IN4
adder[48] => Add0.IN54
adder[48] => Add1.IN54
adder[48] => LessThan0.IN54
adder[48] => Add2.IN3
adder[49] => Add0.IN53
adder[49] => Add1.IN53
adder[49] => LessThan0.IN53
adder[49] => Add2.IN2
adder[50] => Add0.IN52
adder[50] => Add1.IN52
adder[50] => LessThan0.IN52
adder[50] => Add2.IN1
adder[51] => always0.IN1
adder[51] => always0.IN1
add_res[0] <= res[0].DB_MAX_OUTPUT_PORT_TYPE
add_res[1] <= res[1].DB_MAX_OUTPUT_PORT_TYPE
add_res[2] <= res[2].DB_MAX_OUTPUT_PORT_TYPE
add_res[3] <= res[3].DB_MAX_OUTPUT_PORT_TYPE
add_res[4] <= res[4].DB_MAX_OUTPUT_PORT_TYPE
add_res[5] <= res[5].DB_MAX_OUTPUT_PORT_TYPE
add_res[6] <= res[6].DB_MAX_OUTPUT_PORT_TYPE
add_res[7] <= res[7].DB_MAX_OUTPUT_PORT_TYPE
add_res[8] <= res[8].DB_MAX_OUTPUT_PORT_TYPE
add_res[9] <= res[9].DB_MAX_OUTPUT_PORT_TYPE
add_res[10] <= res[10].DB_MAX_OUTPUT_PORT_TYPE
add_res[11] <= res[11].DB_MAX_OUTPUT_PORT_TYPE
add_res[12] <= res[12].DB_MAX_OUTPUT_PORT_TYPE
add_res[13] <= res[13].DB_MAX_OUTPUT_PORT_TYPE
add_res[14] <= res[14].DB_MAX_OUTPUT_PORT_TYPE
add_res[15] <= res[15].DB_MAX_OUTPUT_PORT_TYPE
add_res[16] <= res[16].DB_MAX_OUTPUT_PORT_TYPE
add_res[17] <= res[17].DB_MAX_OUTPUT_PORT_TYPE
add_res[18] <= res[18].DB_MAX_OUTPUT_PORT_TYPE
add_res[19] <= res[19].DB_MAX_OUTPUT_PORT_TYPE
add_res[20] <= res[20].DB_MAX_OUTPUT_PORT_TYPE
add_res[21] <= res[21].DB_MAX_OUTPUT_PORT_TYPE
add_res[22] <= res[22].DB_MAX_OUTPUT_PORT_TYPE
add_res[23] <= res[23].DB_MAX_OUTPUT_PORT_TYPE
add_res[24] <= res[24].DB_MAX_OUTPUT_PORT_TYPE
add_res[25] <= res[25].DB_MAX_OUTPUT_PORT_TYPE
add_res[26] <= res[26].DB_MAX_OUTPUT_PORT_TYPE
add_res[27] <= res[27].DB_MAX_OUTPUT_PORT_TYPE
add_res[28] <= res[28].DB_MAX_OUTPUT_PORT_TYPE
add_res[29] <= res[29].DB_MAX_OUTPUT_PORT_TYPE
add_res[30] <= res[30].DB_MAX_OUTPUT_PORT_TYPE
add_res[31] <= res[31].DB_MAX_OUTPUT_PORT_TYPE
add_res[32] <= res[32].DB_MAX_OUTPUT_PORT_TYPE
add_res[33] <= res[33].DB_MAX_OUTPUT_PORT_TYPE
add_res[34] <= res[34].DB_MAX_OUTPUT_PORT_TYPE
add_res[35] <= res[35].DB_MAX_OUTPUT_PORT_TYPE
add_res[36] <= res[36].DB_MAX_OUTPUT_PORT_TYPE
add_res[37] <= res[37].DB_MAX_OUTPUT_PORT_TYPE
add_res[38] <= res[38].DB_MAX_OUTPUT_PORT_TYPE
add_res[39] <= res[39].DB_MAX_OUTPUT_PORT_TYPE
add_res[40] <= res[40].DB_MAX_OUTPUT_PORT_TYPE
add_res[41] <= res[41].DB_MAX_OUTPUT_PORT_TYPE
add_res[42] <= res[42].DB_MAX_OUTPUT_PORT_TYPE
add_res[43] <= res[43].DB_MAX_OUTPUT_PORT_TYPE
add_res[44] <= res[44].DB_MAX_OUTPUT_PORT_TYPE
add_res[45] <= res[45].DB_MAX_OUTPUT_PORT_TYPE
add_res[46] <= res[46].DB_MAX_OUTPUT_PORT_TYPE
add_res[47] <= res[47].DB_MAX_OUTPUT_PORT_TYPE
add_res[48] <= res[48].DB_MAX_OUTPUT_PORT_TYPE
add_res[49] <= res[49].DB_MAX_OUTPUT_PORT_TYPE
add_res[50] <= res[50].DB_MAX_OUTPUT_PORT_TYPE
add_res[51] <= res[51].DB_MAX_OUTPUT_PORT_TYPE
add_res_vld <= res_vld.DB_MAX_OUTPUT_PORT_TYPE


|err_estimat|alt_cal_e1:cal_e1_inst
rst[0] => rst[0].IN2
clk[0] => clk[0].IN2
i_start[0] => k3xmv.OUTPUTSELECT
i_start[0] => k3xmv.OUTPUTSELECT
i_start[0] => k3xmv.OUTPUTSELECT
i_start[0] => k3xmv.OUTPUTSELECT
i_start[0] => k3xmv.OUTPUTSELECT
i_start[0] => k3xmv.OUTPUTSELECT
i_start[0] => k3xmv.OUTPUTSELECT
i_start[0] => k3xmv.OUTPUTSELECT
i_start[0] => k3xmv.OUTPUTSELECT
i_start[0] => k3xmv.OUTPUTSELECT
i_start[0] => k3xmv.OUTPUTSELECT
i_start[0] => k3xmv.OUTPUTSELECT
i_start[0] => k3xmv.OUTPUTSELECT
i_start[0] => k3xmv.OUTPUTSELECT
i_start[0] => k3xmv.OUTPUTSELECT
i_start[0] => k3xmv.OUTPUTSELECT
i_start[0] => k3xmv.OUTPUTSELECT
i_start[0] => k3xmv.OUTPUTSELECT
i_start[0] => k3xmv.OUTPUTSELECT
i_start[0] => k3xmv.OUTPUTSELECT
i_start[0] => k3xmv.OUTPUTSELECT
i_start[0] => k3xmv.OUTPUTSELECT
i_start[0] => k3xmv.OUTPUTSELECT
i_start[0] => k3xmv.OUTPUTSELECT
i_start[0] => k3xmv.OUTPUTSELECT
i_start[0] => k3xmv.OUTPUTSELECT
i_start[0] => k3xmv.OUTPUTSELECT
i_start[0] => k3xmv.OUTPUTSELECT
i_start[0] => k3xmv.OUTPUTSELECT
i_start[0] => k3xmv.OUTPUTSELECT
i_start[0] => k3xmv.OUTPUTSELECT
i_start[0] => k3xmv.OUTPUTSELECT
i_start[0] => k3xmv.OUTPUTSELECT
i_start[0] => k3xmv.OUTPUTSELECT
i_start[0] => k3xmv.OUTPUTSELECT
i_start[0] => k3xmv.OUTPUTSELECT
i_start[0] => k3xmv.OUTPUTSELECT
i_start[0] => k3xmv.OUTPUTSELECT
i_start[0] => k3xmv.OUTPUTSELECT
i_start[0] => k3xmv.OUTPUTSELECT
i_start[0] => k3xmv.OUTPUTSELECT
i_start[0] => k3xmv.OUTPUTSELECT
i_start[0] => k3xmv.OUTPUTSELECT
i_start[0] => k3xmv.OUTPUTSELECT
i_start[0] => k3xmv.OUTPUTSELECT
i_start[0] => k3xmv.OUTPUTSELECT
i_start[0] => k3xmv.OUTPUTSELECT
i_start[0] => k3xmv.OUTPUTSELECT
i_start[0] => k3xmv.OUTPUTSELECT
i_start[0] => k3xmv.OUTPUTSELECT
i_start[0] => k3xmv.OUTPUTSELECT
i_start[0] => k3xmv.OUTPUTSELECT
i_start[0] => k3xmv.OUTPUTSELECT
i_start[0] => k4xmo.OUTPUTSELECT
i_start[0] => k4xmo.OUTPUTSELECT
i_start[0] => k4xmo.OUTPUTSELECT
i_start[0] => k4xmo.OUTPUTSELECT
i_start[0] => k4xmo.OUTPUTSELECT
i_start[0] => k4xmo.OUTPUTSELECT
i_start[0] => k4xmo.OUTPUTSELECT
i_start[0] => k4xmo.OUTPUTSELECT
i_start[0] => k4xmo.OUTPUTSELECT
i_start[0] => k4xmo.OUTPUTSELECT
i_start[0] => k4xmo.OUTPUTSELECT
i_start[0] => k4xmo.OUTPUTSELECT
i_start[0] => k4xmo.OUTPUTSELECT
i_start[0] => k4xmo.OUTPUTSELECT
i_start[0] => k4xmo.OUTPUTSELECT
i_start[0] => k4xmo.OUTPUTSELECT
i_start[0] => k4xmo.OUTPUTSELECT
i_start[0] => k4xmo.OUTPUTSELECT
i_start[0] => k4xmo.OUTPUTSELECT
i_start[0] => k4xmo.OUTPUTSELECT
i_start[0] => k4xmo.OUTPUTSELECT
i_start[0] => k4xmo.OUTPUTSELECT
i_start[0] => k4xmo.OUTPUTSELECT
i_start[0] => k4xmo.OUTPUTSELECT
i_start[0] => k4xmo.OUTPUTSELECT
i_start[0] => k4xmo.OUTPUTSELECT
i_start[0] => k4xmo.OUTPUTSELECT
i_start[0] => k4xmo.OUTPUTSELECT
i_start[0] => k4xmo.OUTPUTSELECT
i_start[0] => k4xmo.OUTPUTSELECT
i_start[0] => k4xmo.OUTPUTSELECT
i_start[0] => k4xmo.OUTPUTSELECT
i_start[0] => k4xmo.OUTPUTSELECT
i_start[0] => k4xmo.OUTPUTSELECT
i_start[0] => k4xmo.OUTPUTSELECT
i_start[0] => k4xmo.OUTPUTSELECT
i_start[0] => k4xmo.OUTPUTSELECT
i_start[0] => k4xmo.OUTPUTSELECT
i_start[0] => k4xmo.OUTPUTSELECT
i_start[0] => k4xmo.OUTPUTSELECT
i_start[0] => k4xmo.OUTPUTSELECT
i_start[0] => k4xmo.OUTPUTSELECT
i_start[0] => k4xmo.OUTPUTSELECT
i_start[0] => k4xmo.OUTPUTSELECT
i_start[0] => k4xmo.OUTPUTSELECT
i_start[0] => k4xmo.OUTPUTSELECT
i_start[0] => k4xmo.OUTPUTSELECT
i_start[0] => k4xmo.OUTPUTSELECT
i_start[0] => k4xmo.OUTPUTSELECT
i_start[0] => k4xmo.OUTPUTSELECT
i_start[0] => k4xmo.OUTPUTSELECT
i_start[0] => k4xmo.OUTPUTSELECT
i_start[0] => k4xmo.OUTPUTSELECT
i_start[0] => k3xmv_cpld.DATAA
i_start[0] => o_e1_busy.OUTPUTSELECT
i_start[0] => o_e1_error.OUTPUTSELECT
i_mv[0] => Mult0.IN52
i_mv[1] => Mult0.IN51
i_mv[2] => Mult0.IN50
i_mv[3] => Mult0.IN49
i_mv[4] => Mult0.IN48
i_mv[5] => Mult0.IN47
i_mv[6] => Mult0.IN46
i_mv[7] => Mult0.IN45
i_mv[8] => Mult0.IN44
i_mv[9] => Mult0.IN43
i_mv[10] => Mult0.IN42
i_mv[11] => Mult0.IN41
i_mv[12] => Mult0.IN40
i_mv[13] => Mult0.IN39
i_mv[14] => Mult0.IN38
i_mv[15] => Mult0.IN37
i_mv[16] => Mult0.IN36
i_mv[17] => Mult0.IN35
i_mv[18] => Mult0.IN34
i_mv[19] => Mult0.IN33
i_mv[20] => Mult0.IN32
i_mo[0] => Add0.IN42
i_mo[0] => k4xmo.DATAB
i_mo[1] => Add0.IN41
i_mo[1] => k4xmo.DATAB
i_mo[2] => Add0.IN39
i_mo[2] => Add0.IN40
i_mo[3] => Add0.IN37
i_mo[3] => Add0.IN38
i_mo[4] => Add0.IN35
i_mo[4] => Add0.IN36
i_mo[5] => Add0.IN33
i_mo[5] => Add0.IN34
i_mo[6] => Add0.IN31
i_mo[6] => Add0.IN32
i_mo[7] => Add0.IN29
i_mo[7] => Add0.IN30
i_mo[8] => Add0.IN27
i_mo[8] => Add0.IN28
i_mo[9] => Add0.IN25
i_mo[9] => Add0.IN26
i_mo[10] => Add0.IN23
i_mo[10] => Add0.IN24
i_mo[11] => Add0.IN21
i_mo[11] => Add0.IN22
i_mo[12] => Add0.IN19
i_mo[12] => Add0.IN20
i_mo[13] => Add0.IN17
i_mo[13] => Add0.IN18
i_mo[14] => Add0.IN15
i_mo[14] => Add0.IN16
i_mo[15] => Add0.IN13
i_mo[15] => Add0.IN14
i_mo[16] => Add0.IN11
i_mo[16] => Add0.IN12
i_mo[17] => Add0.IN9
i_mo[17] => Add0.IN10
i_mo[18] => Add0.IN7
i_mo[18] => Add0.IN8
i_mo[19] => Add0.IN5
i_mo[19] => Add0.IN6
i_mo[20] => Add0.IN3
i_mo[20] => Add0.IN4
i_s1[0] => i_s1[0].IN1
i_s1[1] => i_s1[1].IN1
i_s1[2] => i_s1[2].IN1
i_s1[3] => i_s1[3].IN1
i_s1[4] => i_s1[4].IN1
i_s1[5] => i_s1[5].IN1
i_s1[6] => i_s1[6].IN1
i_s1[7] => i_s1[7].IN1
i_s1[8] => i_s1[8].IN1
i_s1[9] => i_s1[9].IN1
i_s1[10] => i_s1[10].IN1
i_s1[11] => i_s1[11].IN1
i_s1[12] => i_s1[12].IN1
i_s1[13] => i_s1[13].IN1
i_s1[14] => i_s1[14].IN1
i_s1[15] => i_s1[15].IN1
i_s1[16] => i_s1[16].IN1
i_s1[17] => i_s1[17].IN1
i_s1[18] => i_s1[18].IN1
i_s1[19] => i_s1[19].IN1
i_s1[20] => i_s1[20].IN1
i_s1[21] => i_s1[21].IN1
i_s1[22] => i_s1[22].IN1
i_s1[23] => i_s1[23].IN1
i_s1[24] => i_s1[24].IN1
i_s1[25] => i_s1[25].IN1
i_s1[26] => i_s1[26].IN1
i_s1[27] => i_s1[27].IN1
i_s1[28] => i_s1[28].IN1
i_s1[29] => i_s1[29].IN1
i_s1[30] => i_s1[30].IN1
i_s1[31] => i_s1[31].IN1
i_s1_vld[0] => i_1divs1.OUTPUTSELECT
i_s1_vld[0] => i_1divs1.OUTPUTSELECT
i_s1_vld[0] => i_1divs1.OUTPUTSELECT
i_s1_vld[0] => i_1divs1.OUTPUTSELECT
i_s1_vld[0] => i_1divs1.OUTPUTSELECT
i_s1_vld[0] => i_1divs1.OUTPUTSELECT
i_s1_vld[0] => i_1divs1.OUTPUTSELECT
i_s1_vld[0] => i_1divs1.OUTPUTSELECT
i_s1_vld[0] => i_1divs1.OUTPUTSELECT
i_s1_vld[0] => i_1divs1.OUTPUTSELECT
i_s1_vld[0] => i_1divs1.OUTPUTSELECT
i_s1_vld[0] => i_1divs1.OUTPUTSELECT
i_s1_vld[0] => i_1divs1.OUTPUTSELECT
i_s1_vld[0] => i_1divs1.OUTPUTSELECT
i_s1_vld[0] => i_1divs1.OUTPUTSELECT
i_s1_vld[0] => i_1divs1.OUTPUTSELECT
i_s1_vld[0] => i_1divs1.OUTPUTSELECT
i_s1_vld[0] => i_1divs1.OUTPUTSELECT
i_s1_vld[0] => i_1divs1.OUTPUTSELECT
i_s1_vld[0] => i_1divs1.OUTPUTSELECT
i_s1_vld[0] => i_1divs1.OUTPUTSELECT
i_s1_vld[0] => i_1divs1.OUTPUTSELECT
i_s1_vld[0] => i_1divs1.OUTPUTSELECT
i_s1_vld[0] => i_1divs1.OUTPUTSELECT
i_s1_vld[0] => i_1divs1.OUTPUTSELECT
i_s1_vld[0] => i_1divs1.OUTPUTSELECT
i_s1_vld[0] => i_1divs1.OUTPUTSELECT
i_s1_vld[0] => i_1divs1.OUTPUTSELECT
i_s1_vld[0] => i_1divs1.OUTPUTSELECT
i_s1_vld[0] => i_1divs1.OUTPUTSELECT
i_s1_vld[0] => i_1divs1.OUTPUTSELECT
i_s1_vld[0] => i_1divs1.OUTPUTSELECT
i_s1_vld[0] => i_1divs1.OUTPUTSELECT
i_s1_vld[0] => i_1divs1.OUTPUTSELECT
i_s1_vld[0] => i_1divs1.OUTPUTSELECT
i_s1_vld[0] => i_1divs1.OUTPUTSELECT
i_s1_vld[0] => i_1divs1.OUTPUTSELECT
i_s1_vld[0] => i_1divs1.OUTPUTSELECT
i_s1_vld[0] => i_1divs1.OUTPUTSELECT
i_s1_vld[0] => i_1divs1.OUTPUTSELECT
i_s1_vld[0] => i_1divs1.OUTPUTSELECT
i_s1_vld[0] => i_1divs1.OUTPUTSELECT
i_s1_vld[0] => i_1divs1.OUTPUTSELECT
i_s1_vld[0] => i_1divs1.OUTPUTSELECT
i_s1_vld[0] => i_1divs1.OUTPUTSELECT
i_s1_vld[0] => i_1divs1.OUTPUTSELECT
i_s1_vld[0] => i_1divs1.OUTPUTSELECT
i_s1_vld[0] => i_1divs1.OUTPUTSELECT
i_s1_vld[0] => i_1divs1.OUTPUTSELECT
i_s1_vld[0] => i_1divs1.OUTPUTSELECT
i_s1_vld[0] => i_1divs1.OUTPUTSELECT
i_s1_vld[0] => i_1divs1.OUTPUTSELECT
i_s1_vld[0] => i_1divs1.OUTPUTSELECT
i_s1_vld[0] => i_1divs1.OUTPUTSELECT
i_s1_vld[0] => i_1divs1_vld.DATAIN
o_e1_busy[0] <= o_e1_busy[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_e1[0] <= o_e1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_e1[1] <= o_e1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_e1[2] <= o_e1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_e1[3] <= o_e1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_e1[4] <= o_e1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_e1[5] <= o_e1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_e1[6] <= o_e1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_e1[7] <= o_e1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_e1[8] <= o_e1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_e1[9] <= o_e1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_e1[10] <= o_e1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_e1[11] <= o_e1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_e1[12] <= o_e1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_e1[13] <= o_e1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_e1[14] <= o_e1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_e1[15] <= o_e1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_e1[16] <= o_e1[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_e1[17] <= o_e1[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_e1[18] <= o_e1[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_e1[19] <= o_e1[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_e1[20] <= o_e1[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_e1[21] <= o_e1[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_e1[22] <= o_e1[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_e1[23] <= o_e1[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_e1[24] <= o_e1[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_e1[25] <= o_e1[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_e1[26] <= o_e1[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_e1[27] <= o_e1[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_e1[28] <= o_e1[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_e1[29] <= o_e1[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_e1[30] <= o_e1[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_e1[31] <= o_e1[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_e1_vld[0] <= o_e1_vld[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_e1_error[0] <= o_e1_error[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|err_estimat|alt_cal_e1:cal_e1_inst|qadd:qadd_inst0
clk => res_vld.CLK
clk => res[0].CLK
clk => res[1].CLK
clk => res[2].CLK
clk => res[3].CLK
clk => res[4].CLK
clk => res[5].CLK
clk => res[6].CLK
clk => res[7].CLK
clk => res[8].CLK
clk => res[9].CLK
clk => res[10].CLK
clk => res[11].CLK
clk => res[12].CLK
clk => res[13].CLK
clk => res[14].CLK
clk => res[15].CLK
clk => res[16].CLK
clk => res[17].CLK
clk => res[18].CLK
clk => res[19].CLK
clk => res[20].CLK
clk => res[21].CLK
clk => res[22].CLK
clk => res[23].CLK
clk => res[24].CLK
clk => res[25].CLK
clk => res[26].CLK
clk => res[27].CLK
clk => res[28].CLK
clk => res[29].CLK
clk => res[30].CLK
clk => res[31].CLK
clk => res[32].CLK
clk => res[33].CLK
clk => res[34].CLK
clk => res[35].CLK
clk => res[36].CLK
clk => res[37].CLK
clk => res[38].CLK
clk => res[39].CLK
clk => res[40].CLK
clk => res[41].CLK
clk => res[42].CLK
clk => res[43].CLK
clk => res[44].CLK
clk => res[45].CLK
clk => res[46].CLK
clk => res[47].CLK
clk => res[48].CLK
clk => res[49].CLK
clk => res[50].CLK
clk => res[51].CLK
clk => res[52].CLK
clk => res[53].CLK
clk => res[54].CLK
clk => res[55].CLK
clk => res[56].CLK
clk => res[57].CLK
clk => res[58].CLK
clk => res[59].CLK
clk => res[60].CLK
clk => res[61].CLK
clk => res[62].CLK
clk => res[63].CLK
clk => res[64].CLK
clk => res[65].CLK
clk => res[66].CLK
clk => res[67].CLK
clk => res[68].CLK
clk => res[69].CLK
clk => res[70].CLK
clk => res[71].CLK
clk => res[72].CLK
clk => res[73].CLK
clk => res[74].CLK
clk => res[75].CLK
clk => res[76].CLK
clk => res[77].CLK
clk => res[78].CLK
clk => res[79].CLK
clk => res[80].CLK
clk => res[81].CLK
clk => res[82].CLK
clk => res[83].CLK
clk => res[84].CLK
clk => res[85].CLK
clk => res[86].CLK
clk => res[87].CLK
clk => res[88].CLK
clk => res[89].CLK
clk => res[90].CLK
clk => res[91].CLK
clk => res[92].CLK
clk => res[93].CLK
clk => res[94].CLK
clk => res[95].CLK
clk => res[96].CLK
clk => res[97].CLK
clk => res[98].CLK
clk => res[99].CLK
clk => res[100].CLK
clk => res[101].CLK
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res_vld.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res_vld.DATAA
addend[0] => Add0.IN101
addend[0] => LessThan0.IN101
addend[0] => Add2.IN202
addend[0] => Add1.IN101
addend[1] => Add0.IN100
addend[1] => LessThan0.IN100
addend[1] => Add2.IN201
addend[1] => Add1.IN100
addend[2] => Add0.IN99
addend[2] => LessThan0.IN99
addend[2] => Add2.IN200
addend[2] => Add1.IN99
addend[3] => Add0.IN98
addend[3] => LessThan0.IN98
addend[3] => Add2.IN199
addend[3] => Add1.IN98
addend[4] => Add0.IN97
addend[4] => LessThan0.IN97
addend[4] => Add2.IN198
addend[4] => Add1.IN97
addend[5] => Add0.IN96
addend[5] => LessThan0.IN96
addend[5] => Add2.IN197
addend[5] => Add1.IN96
addend[6] => Add0.IN95
addend[6] => LessThan0.IN95
addend[6] => Add2.IN196
addend[6] => Add1.IN95
addend[7] => Add0.IN94
addend[7] => LessThan0.IN94
addend[7] => Add2.IN195
addend[7] => Add1.IN94
addend[8] => Add0.IN93
addend[8] => LessThan0.IN93
addend[8] => Add2.IN194
addend[8] => Add1.IN93
addend[9] => Add0.IN92
addend[9] => LessThan0.IN92
addend[9] => Add2.IN193
addend[9] => Add1.IN92
addend[10] => Add0.IN91
addend[10] => LessThan0.IN91
addend[10] => Add2.IN192
addend[10] => Add1.IN91
addend[11] => Add0.IN90
addend[11] => LessThan0.IN90
addend[11] => Add2.IN191
addend[11] => Add1.IN90
addend[12] => Add0.IN89
addend[12] => LessThan0.IN89
addend[12] => Add2.IN190
addend[12] => Add1.IN89
addend[13] => Add0.IN88
addend[13] => LessThan0.IN88
addend[13] => Add2.IN189
addend[13] => Add1.IN88
addend[14] => Add0.IN87
addend[14] => LessThan0.IN87
addend[14] => Add2.IN188
addend[14] => Add1.IN87
addend[15] => Add0.IN86
addend[15] => LessThan0.IN86
addend[15] => Add2.IN187
addend[15] => Add1.IN86
addend[16] => Add0.IN85
addend[16] => LessThan0.IN85
addend[16] => Add2.IN186
addend[16] => Add1.IN85
addend[17] => Add0.IN84
addend[17] => LessThan0.IN84
addend[17] => Add2.IN185
addend[17] => Add1.IN84
addend[18] => Add0.IN83
addend[18] => LessThan0.IN83
addend[18] => Add2.IN184
addend[18] => Add1.IN83
addend[19] => Add0.IN82
addend[19] => LessThan0.IN82
addend[19] => Add2.IN183
addend[19] => Add1.IN82
addend[20] => Add0.IN81
addend[20] => LessThan0.IN81
addend[20] => Add2.IN182
addend[20] => Add1.IN81
addend[21] => Add0.IN80
addend[21] => LessThan0.IN80
addend[21] => Add2.IN181
addend[21] => Add1.IN80
addend[22] => Add0.IN79
addend[22] => LessThan0.IN79
addend[22] => Add2.IN180
addend[22] => Add1.IN79
addend[23] => Add0.IN78
addend[23] => LessThan0.IN78
addend[23] => Add2.IN179
addend[23] => Add1.IN78
addend[24] => Add0.IN77
addend[24] => LessThan0.IN77
addend[24] => Add2.IN178
addend[24] => Add1.IN77
addend[25] => Add0.IN76
addend[25] => LessThan0.IN76
addend[25] => Add2.IN177
addend[25] => Add1.IN76
addend[26] => Add0.IN75
addend[26] => LessThan0.IN75
addend[26] => Add2.IN176
addend[26] => Add1.IN75
addend[27] => Add0.IN74
addend[27] => LessThan0.IN74
addend[27] => Add2.IN175
addend[27] => Add1.IN74
addend[28] => Add0.IN73
addend[28] => LessThan0.IN73
addend[28] => Add2.IN174
addend[28] => Add1.IN73
addend[29] => Add0.IN72
addend[29] => LessThan0.IN72
addend[29] => Add2.IN173
addend[29] => Add1.IN72
addend[30] => Add0.IN71
addend[30] => LessThan0.IN71
addend[30] => Add2.IN172
addend[30] => Add1.IN71
addend[31] => Add0.IN70
addend[31] => LessThan0.IN70
addend[31] => Add2.IN171
addend[31] => Add1.IN70
addend[32] => Add0.IN69
addend[32] => LessThan0.IN69
addend[32] => Add2.IN170
addend[32] => Add1.IN69
addend[33] => Add0.IN68
addend[33] => LessThan0.IN68
addend[33] => Add2.IN169
addend[33] => Add1.IN68
addend[34] => Add0.IN67
addend[34] => LessThan0.IN67
addend[34] => Add2.IN168
addend[34] => Add1.IN67
addend[35] => Add0.IN66
addend[35] => LessThan0.IN66
addend[35] => Add2.IN167
addend[35] => Add1.IN66
addend[36] => Add0.IN65
addend[36] => LessThan0.IN65
addend[36] => Add2.IN166
addend[36] => Add1.IN65
addend[37] => Add0.IN64
addend[37] => LessThan0.IN64
addend[37] => Add2.IN165
addend[37] => Add1.IN64
addend[38] => Add0.IN63
addend[38] => LessThan0.IN63
addend[38] => Add2.IN164
addend[38] => Add1.IN63
addend[39] => Add0.IN62
addend[39] => LessThan0.IN62
addend[39] => Add2.IN163
addend[39] => Add1.IN62
addend[40] => Add0.IN61
addend[40] => LessThan0.IN61
addend[40] => Add2.IN162
addend[40] => Add1.IN61
addend[41] => Add0.IN60
addend[41] => LessThan0.IN60
addend[41] => Add2.IN161
addend[41] => Add1.IN60
addend[42] => Add0.IN59
addend[42] => LessThan0.IN59
addend[42] => Add2.IN160
addend[42] => Add1.IN59
addend[43] => Add0.IN58
addend[43] => LessThan0.IN58
addend[43] => Add2.IN159
addend[43] => Add1.IN58
addend[44] => Add0.IN57
addend[44] => LessThan0.IN57
addend[44] => Add2.IN158
addend[44] => Add1.IN57
addend[45] => Add0.IN56
addend[45] => LessThan0.IN56
addend[45] => Add2.IN157
addend[45] => Add1.IN56
addend[46] => Add0.IN55
addend[46] => LessThan0.IN55
addend[46] => Add2.IN156
addend[46] => Add1.IN55
addend[47] => Add0.IN54
addend[47] => LessThan0.IN54
addend[47] => Add2.IN155
addend[47] => Add1.IN54
addend[48] => Add0.IN53
addend[48] => LessThan0.IN53
addend[48] => Add2.IN154
addend[48] => Add1.IN53
addend[49] => Add0.IN52
addend[49] => LessThan0.IN52
addend[49] => Add2.IN153
addend[49] => Add1.IN52
addend[50] => Add0.IN51
addend[50] => LessThan0.IN51
addend[50] => Add2.IN152
addend[50] => Add1.IN51
addend[51] => Add0.IN50
addend[51] => LessThan0.IN50
addend[51] => Add2.IN151
addend[51] => Add1.IN50
addend[52] => Add0.IN49
addend[52] => LessThan0.IN49
addend[52] => Add2.IN150
addend[52] => Add1.IN49
addend[53] => Add0.IN48
addend[53] => LessThan0.IN48
addend[53] => Add2.IN149
addend[53] => Add1.IN48
addend[54] => Add0.IN47
addend[54] => LessThan0.IN47
addend[54] => Add2.IN148
addend[54] => Add1.IN47
addend[55] => Add0.IN46
addend[55] => LessThan0.IN46
addend[55] => Add2.IN147
addend[55] => Add1.IN46
addend[56] => Add0.IN45
addend[56] => LessThan0.IN45
addend[56] => Add2.IN146
addend[56] => Add1.IN45
addend[57] => Add0.IN44
addend[57] => LessThan0.IN44
addend[57] => Add2.IN145
addend[57] => Add1.IN44
addend[58] => Add0.IN43
addend[58] => LessThan0.IN43
addend[58] => Add2.IN144
addend[58] => Add1.IN43
addend[59] => Add0.IN42
addend[59] => LessThan0.IN42
addend[59] => Add2.IN143
addend[59] => Add1.IN42
addend[60] => Add0.IN41
addend[60] => LessThan0.IN41
addend[60] => Add2.IN142
addend[60] => Add1.IN41
addend[61] => Add0.IN40
addend[61] => LessThan0.IN40
addend[61] => Add2.IN141
addend[61] => Add1.IN40
addend[62] => Add0.IN39
addend[62] => LessThan0.IN39
addend[62] => Add2.IN140
addend[62] => Add1.IN39
addend[63] => Add0.IN38
addend[63] => LessThan0.IN38
addend[63] => Add2.IN139
addend[63] => Add1.IN38
addend[64] => Add0.IN37
addend[64] => LessThan0.IN37
addend[64] => Add2.IN138
addend[64] => Add1.IN37
addend[65] => Add0.IN36
addend[65] => LessThan0.IN36
addend[65] => Add2.IN137
addend[65] => Add1.IN36
addend[66] => Add0.IN35
addend[66] => LessThan0.IN35
addend[66] => Add2.IN136
addend[66] => Add1.IN35
addend[67] => Add0.IN34
addend[67] => LessThan0.IN34
addend[67] => Add2.IN135
addend[67] => Add1.IN34
addend[68] => Add0.IN33
addend[68] => LessThan0.IN33
addend[68] => Add2.IN134
addend[68] => Add1.IN33
addend[69] => Add0.IN32
addend[69] => LessThan0.IN32
addend[69] => Add2.IN133
addend[69] => Add1.IN32
addend[70] => Add0.IN31
addend[70] => LessThan0.IN31
addend[70] => Add2.IN132
addend[70] => Add1.IN31
addend[71] => Add0.IN30
addend[71] => LessThan0.IN30
addend[71] => Add2.IN131
addend[71] => Add1.IN30
addend[72] => Add0.IN29
addend[72] => LessThan0.IN29
addend[72] => Add2.IN130
addend[72] => Add1.IN29
addend[73] => Add0.IN28
addend[73] => LessThan0.IN28
addend[73] => Add2.IN129
addend[73] => Add1.IN28
addend[74] => Add0.IN27
addend[74] => LessThan0.IN27
addend[74] => Add2.IN128
addend[74] => Add1.IN27
addend[75] => Add0.IN26
addend[75] => LessThan0.IN26
addend[75] => Add2.IN127
addend[75] => Add1.IN26
addend[76] => Add0.IN25
addend[76] => LessThan0.IN25
addend[76] => Add2.IN126
addend[76] => Add1.IN25
addend[77] => Add0.IN24
addend[77] => LessThan0.IN24
addend[77] => Add2.IN125
addend[77] => Add1.IN24
addend[78] => Add0.IN23
addend[78] => LessThan0.IN23
addend[78] => Add2.IN124
addend[78] => Add1.IN23
addend[79] => Add0.IN22
addend[79] => LessThan0.IN22
addend[79] => Add2.IN123
addend[79] => Add1.IN22
addend[80] => Add0.IN21
addend[80] => LessThan0.IN21
addend[80] => Add2.IN122
addend[80] => Add1.IN21
addend[81] => Add0.IN20
addend[81] => LessThan0.IN20
addend[81] => Add2.IN121
addend[81] => Add1.IN20
addend[82] => Add0.IN19
addend[82] => LessThan0.IN19
addend[82] => Add2.IN120
addend[82] => Add1.IN19
addend[83] => Add0.IN18
addend[83] => LessThan0.IN18
addend[83] => Add2.IN119
addend[83] => Add1.IN18
addend[84] => Add0.IN17
addend[84] => LessThan0.IN17
addend[84] => Add2.IN118
addend[84] => Add1.IN17
addend[85] => Add0.IN16
addend[85] => LessThan0.IN16
addend[85] => Add2.IN117
addend[85] => Add1.IN16
addend[86] => Add0.IN15
addend[86] => LessThan0.IN15
addend[86] => Add2.IN116
addend[86] => Add1.IN15
addend[87] => Add0.IN14
addend[87] => LessThan0.IN14
addend[87] => Add2.IN115
addend[87] => Add1.IN14
addend[88] => Add0.IN13
addend[88] => LessThan0.IN13
addend[88] => Add2.IN114
addend[88] => Add1.IN13
addend[89] => Add0.IN12
addend[89] => LessThan0.IN12
addend[89] => Add2.IN113
addend[89] => Add1.IN12
addend[90] => Add0.IN11
addend[90] => LessThan0.IN11
addend[90] => Add2.IN112
addend[90] => Add1.IN11
addend[91] => Add0.IN10
addend[91] => LessThan0.IN10
addend[91] => Add2.IN111
addend[91] => Add1.IN10
addend[92] => Add0.IN9
addend[92] => LessThan0.IN9
addend[92] => Add2.IN110
addend[92] => Add1.IN9
addend[93] => Add0.IN8
addend[93] => LessThan0.IN8
addend[93] => Add2.IN109
addend[93] => Add1.IN8
addend[94] => Add0.IN7
addend[94] => LessThan0.IN7
addend[94] => Add2.IN108
addend[94] => Add1.IN7
addend[95] => Add0.IN6
addend[95] => LessThan0.IN6
addend[95] => Add2.IN107
addend[95] => Add1.IN6
addend[96] => Add0.IN5
addend[96] => LessThan0.IN5
addend[96] => Add2.IN106
addend[96] => Add1.IN5
addend[97] => Add0.IN4
addend[97] => LessThan0.IN4
addend[97] => Add2.IN105
addend[97] => Add1.IN4
addend[98] => Add0.IN3
addend[98] => LessThan0.IN3
addend[98] => Add2.IN104
addend[98] => Add1.IN3
addend[99] => Add0.IN2
addend[99] => LessThan0.IN2
addend[99] => Add2.IN103
addend[99] => Add1.IN2
addend[100] => Add0.IN1
addend[100] => LessThan0.IN1
addend[100] => Add2.IN102
addend[100] => Add1.IN1
addend[101] => always0.IN0
addend[101] => res.DATAB
addend[101] => always0.IN0
adder[0] => Add0.IN202
adder[0] => Add1.IN202
adder[0] => LessThan0.IN202
adder[0] => Add2.IN101
adder[1] => Add0.IN201
adder[1] => Add1.IN201
adder[1] => LessThan0.IN201
adder[1] => Add2.IN100
adder[2] => Add0.IN200
adder[2] => Add1.IN200
adder[2] => LessThan0.IN200
adder[2] => Add2.IN99
adder[3] => Add0.IN199
adder[3] => Add1.IN199
adder[3] => LessThan0.IN199
adder[3] => Add2.IN98
adder[4] => Add0.IN198
adder[4] => Add1.IN198
adder[4] => LessThan0.IN198
adder[4] => Add2.IN97
adder[5] => Add0.IN197
adder[5] => Add1.IN197
adder[5] => LessThan0.IN197
adder[5] => Add2.IN96
adder[6] => Add0.IN196
adder[6] => Add1.IN196
adder[6] => LessThan0.IN196
adder[6] => Add2.IN95
adder[7] => Add0.IN195
adder[7] => Add1.IN195
adder[7] => LessThan0.IN195
adder[7] => Add2.IN94
adder[8] => Add0.IN194
adder[8] => Add1.IN194
adder[8] => LessThan0.IN194
adder[8] => Add2.IN93
adder[9] => Add0.IN193
adder[9] => Add1.IN193
adder[9] => LessThan0.IN193
adder[9] => Add2.IN92
adder[10] => Add0.IN192
adder[10] => Add1.IN192
adder[10] => LessThan0.IN192
adder[10] => Add2.IN91
adder[11] => Add0.IN191
adder[11] => Add1.IN191
adder[11] => LessThan0.IN191
adder[11] => Add2.IN90
adder[12] => Add0.IN190
adder[12] => Add1.IN190
adder[12] => LessThan0.IN190
adder[12] => Add2.IN89
adder[13] => Add0.IN189
adder[13] => Add1.IN189
adder[13] => LessThan0.IN189
adder[13] => Add2.IN88
adder[14] => Add0.IN188
adder[14] => Add1.IN188
adder[14] => LessThan0.IN188
adder[14] => Add2.IN87
adder[15] => Add0.IN187
adder[15] => Add1.IN187
adder[15] => LessThan0.IN187
adder[15] => Add2.IN86
adder[16] => Add0.IN186
adder[16] => Add1.IN186
adder[16] => LessThan0.IN186
adder[16] => Add2.IN85
adder[17] => Add0.IN185
adder[17] => Add1.IN185
adder[17] => LessThan0.IN185
adder[17] => Add2.IN84
adder[18] => Add0.IN184
adder[18] => Add1.IN184
adder[18] => LessThan0.IN184
adder[18] => Add2.IN83
adder[19] => Add0.IN183
adder[19] => Add1.IN183
adder[19] => LessThan0.IN183
adder[19] => Add2.IN82
adder[20] => Add0.IN182
adder[20] => Add1.IN182
adder[20] => LessThan0.IN182
adder[20] => Add2.IN81
adder[21] => Add0.IN181
adder[21] => Add1.IN181
adder[21] => LessThan0.IN181
adder[21] => Add2.IN80
adder[22] => Add0.IN180
adder[22] => Add1.IN180
adder[22] => LessThan0.IN180
adder[22] => Add2.IN79
adder[23] => Add0.IN179
adder[23] => Add1.IN179
adder[23] => LessThan0.IN179
adder[23] => Add2.IN78
adder[24] => Add0.IN178
adder[24] => Add1.IN178
adder[24] => LessThan0.IN178
adder[24] => Add2.IN77
adder[25] => Add0.IN177
adder[25] => Add1.IN177
adder[25] => LessThan0.IN177
adder[25] => Add2.IN76
adder[26] => Add0.IN176
adder[26] => Add1.IN176
adder[26] => LessThan0.IN176
adder[26] => Add2.IN75
adder[27] => Add0.IN175
adder[27] => Add1.IN175
adder[27] => LessThan0.IN175
adder[27] => Add2.IN74
adder[28] => Add0.IN174
adder[28] => Add1.IN174
adder[28] => LessThan0.IN174
adder[28] => Add2.IN73
adder[29] => Add0.IN173
adder[29] => Add1.IN173
adder[29] => LessThan0.IN173
adder[29] => Add2.IN72
adder[30] => Add0.IN172
adder[30] => Add1.IN172
adder[30] => LessThan0.IN172
adder[30] => Add2.IN71
adder[31] => Add0.IN171
adder[31] => Add1.IN171
adder[31] => LessThan0.IN171
adder[31] => Add2.IN70
adder[32] => Add0.IN170
adder[32] => Add1.IN170
adder[32] => LessThan0.IN170
adder[32] => Add2.IN69
adder[33] => Add0.IN169
adder[33] => Add1.IN169
adder[33] => LessThan0.IN169
adder[33] => Add2.IN68
adder[34] => Add0.IN168
adder[34] => Add1.IN168
adder[34] => LessThan0.IN168
adder[34] => Add2.IN67
adder[35] => Add0.IN167
adder[35] => Add1.IN167
adder[35] => LessThan0.IN167
adder[35] => Add2.IN66
adder[36] => Add0.IN166
adder[36] => Add1.IN166
adder[36] => LessThan0.IN166
adder[36] => Add2.IN65
adder[37] => Add0.IN165
adder[37] => Add1.IN165
adder[37] => LessThan0.IN165
adder[37] => Add2.IN64
adder[38] => Add0.IN164
adder[38] => Add1.IN164
adder[38] => LessThan0.IN164
adder[38] => Add2.IN63
adder[39] => Add0.IN163
adder[39] => Add1.IN163
adder[39] => LessThan0.IN163
adder[39] => Add2.IN62
adder[40] => Add0.IN162
adder[40] => Add1.IN162
adder[40] => LessThan0.IN162
adder[40] => Add2.IN61
adder[41] => Add0.IN161
adder[41] => Add1.IN161
adder[41] => LessThan0.IN161
adder[41] => Add2.IN60
adder[42] => Add0.IN160
adder[42] => Add1.IN160
adder[42] => LessThan0.IN160
adder[42] => Add2.IN59
adder[43] => Add0.IN159
adder[43] => Add1.IN159
adder[43] => LessThan0.IN159
adder[43] => Add2.IN58
adder[44] => Add0.IN158
adder[44] => Add1.IN158
adder[44] => LessThan0.IN158
adder[44] => Add2.IN57
adder[45] => Add0.IN157
adder[45] => Add1.IN157
adder[45] => LessThan0.IN157
adder[45] => Add2.IN56
adder[46] => Add0.IN156
adder[46] => Add1.IN156
adder[46] => LessThan0.IN156
adder[46] => Add2.IN55
adder[47] => Add0.IN155
adder[47] => Add1.IN155
adder[47] => LessThan0.IN155
adder[47] => Add2.IN54
adder[48] => Add0.IN154
adder[48] => Add1.IN154
adder[48] => LessThan0.IN154
adder[48] => Add2.IN53
adder[49] => Add0.IN153
adder[49] => Add1.IN153
adder[49] => LessThan0.IN153
adder[49] => Add2.IN52
adder[50] => Add0.IN152
adder[50] => Add1.IN152
adder[50] => LessThan0.IN152
adder[50] => Add2.IN51
adder[51] => Add0.IN151
adder[51] => Add1.IN151
adder[51] => LessThan0.IN151
adder[51] => Add2.IN50
adder[52] => Add0.IN150
adder[52] => Add1.IN150
adder[52] => LessThan0.IN150
adder[52] => Add2.IN49
adder[53] => Add0.IN149
adder[53] => Add1.IN149
adder[53] => LessThan0.IN149
adder[53] => Add2.IN48
adder[54] => Add0.IN148
adder[54] => Add1.IN148
adder[54] => LessThan0.IN148
adder[54] => Add2.IN47
adder[55] => Add0.IN147
adder[55] => Add1.IN147
adder[55] => LessThan0.IN147
adder[55] => Add2.IN46
adder[56] => Add0.IN146
adder[56] => Add1.IN146
adder[56] => LessThan0.IN146
adder[56] => Add2.IN45
adder[57] => Add0.IN145
adder[57] => Add1.IN145
adder[57] => LessThan0.IN145
adder[57] => Add2.IN44
adder[58] => Add0.IN144
adder[58] => Add1.IN144
adder[58] => LessThan0.IN144
adder[58] => Add2.IN43
adder[59] => Add0.IN143
adder[59] => Add1.IN143
adder[59] => LessThan0.IN143
adder[59] => Add2.IN42
adder[60] => Add0.IN142
adder[60] => Add1.IN142
adder[60] => LessThan0.IN142
adder[60] => Add2.IN41
adder[61] => Add0.IN141
adder[61] => Add1.IN141
adder[61] => LessThan0.IN141
adder[61] => Add2.IN40
adder[62] => Add0.IN140
adder[62] => Add1.IN140
adder[62] => LessThan0.IN140
adder[62] => Add2.IN39
adder[63] => Add0.IN139
adder[63] => Add1.IN139
adder[63] => LessThan0.IN139
adder[63] => Add2.IN38
adder[64] => Add0.IN138
adder[64] => Add1.IN138
adder[64] => LessThan0.IN138
adder[64] => Add2.IN37
adder[65] => Add0.IN137
adder[65] => Add1.IN137
adder[65] => LessThan0.IN137
adder[65] => Add2.IN36
adder[66] => Add0.IN136
adder[66] => Add1.IN136
adder[66] => LessThan0.IN136
adder[66] => Add2.IN35
adder[67] => Add0.IN135
adder[67] => Add1.IN135
adder[67] => LessThan0.IN135
adder[67] => Add2.IN34
adder[68] => Add0.IN134
adder[68] => Add1.IN134
adder[68] => LessThan0.IN134
adder[68] => Add2.IN33
adder[69] => Add0.IN133
adder[69] => Add1.IN133
adder[69] => LessThan0.IN133
adder[69] => Add2.IN32
adder[70] => Add0.IN132
adder[70] => Add1.IN132
adder[70] => LessThan0.IN132
adder[70] => Add2.IN31
adder[71] => Add0.IN131
adder[71] => Add1.IN131
adder[71] => LessThan0.IN131
adder[71] => Add2.IN30
adder[72] => Add0.IN130
adder[72] => Add1.IN130
adder[72] => LessThan0.IN130
adder[72] => Add2.IN29
adder[73] => Add0.IN129
adder[73] => Add1.IN129
adder[73] => LessThan0.IN129
adder[73] => Add2.IN28
adder[74] => Add0.IN128
adder[74] => Add1.IN128
adder[74] => LessThan0.IN128
adder[74] => Add2.IN27
adder[75] => Add0.IN127
adder[75] => Add1.IN127
adder[75] => LessThan0.IN127
adder[75] => Add2.IN26
adder[76] => Add0.IN126
adder[76] => Add1.IN126
adder[76] => LessThan0.IN126
adder[76] => Add2.IN25
adder[77] => Add0.IN125
adder[77] => Add1.IN125
adder[77] => LessThan0.IN125
adder[77] => Add2.IN24
adder[78] => Add0.IN124
adder[78] => Add1.IN124
adder[78] => LessThan0.IN124
adder[78] => Add2.IN23
adder[79] => Add0.IN123
adder[79] => Add1.IN123
adder[79] => LessThan0.IN123
adder[79] => Add2.IN22
adder[80] => Add0.IN122
adder[80] => Add1.IN122
adder[80] => LessThan0.IN122
adder[80] => Add2.IN21
adder[81] => Add0.IN121
adder[81] => Add1.IN121
adder[81] => LessThan0.IN121
adder[81] => Add2.IN20
adder[82] => Add0.IN120
adder[82] => Add1.IN120
adder[82] => LessThan0.IN120
adder[82] => Add2.IN19
adder[83] => Add0.IN119
adder[83] => Add1.IN119
adder[83] => LessThan0.IN119
adder[83] => Add2.IN18
adder[84] => Add0.IN118
adder[84] => Add1.IN118
adder[84] => LessThan0.IN118
adder[84] => Add2.IN17
adder[85] => Add0.IN117
adder[85] => Add1.IN117
adder[85] => LessThan0.IN117
adder[85] => Add2.IN16
adder[86] => Add0.IN116
adder[86] => Add1.IN116
adder[86] => LessThan0.IN116
adder[86] => Add2.IN15
adder[87] => Add0.IN115
adder[87] => Add1.IN115
adder[87] => LessThan0.IN115
adder[87] => Add2.IN14
adder[88] => Add0.IN114
adder[88] => Add1.IN114
adder[88] => LessThan0.IN114
adder[88] => Add2.IN13
adder[89] => Add0.IN113
adder[89] => Add1.IN113
adder[89] => LessThan0.IN113
adder[89] => Add2.IN12
adder[90] => Add0.IN112
adder[90] => Add1.IN112
adder[90] => LessThan0.IN112
adder[90] => Add2.IN11
adder[91] => Add0.IN111
adder[91] => Add1.IN111
adder[91] => LessThan0.IN111
adder[91] => Add2.IN10
adder[92] => Add0.IN110
adder[92] => Add1.IN110
adder[92] => LessThan0.IN110
adder[92] => Add2.IN9
adder[93] => Add0.IN109
adder[93] => Add1.IN109
adder[93] => LessThan0.IN109
adder[93] => Add2.IN8
adder[94] => Add0.IN108
adder[94] => Add1.IN108
adder[94] => LessThan0.IN108
adder[94] => Add2.IN7
adder[95] => Add0.IN107
adder[95] => Add1.IN107
adder[95] => LessThan0.IN107
adder[95] => Add2.IN6
adder[96] => Add0.IN106
adder[96] => Add1.IN106
adder[96] => LessThan0.IN106
adder[96] => Add2.IN5
adder[97] => Add0.IN105
adder[97] => Add1.IN105
adder[97] => LessThan0.IN105
adder[97] => Add2.IN4
adder[98] => Add0.IN104
adder[98] => Add1.IN104
adder[98] => LessThan0.IN104
adder[98] => Add2.IN3
adder[99] => Add0.IN103
adder[99] => Add1.IN103
adder[99] => LessThan0.IN103
adder[99] => Add2.IN2
adder[100] => Add0.IN102
adder[100] => Add1.IN102
adder[100] => LessThan0.IN102
adder[100] => Add2.IN1
adder[101] => always0.IN1
adder[101] => always0.IN1
add_res[0] <= res[0].DB_MAX_OUTPUT_PORT_TYPE
add_res[1] <= res[1].DB_MAX_OUTPUT_PORT_TYPE
add_res[2] <= res[2].DB_MAX_OUTPUT_PORT_TYPE
add_res[3] <= res[3].DB_MAX_OUTPUT_PORT_TYPE
add_res[4] <= res[4].DB_MAX_OUTPUT_PORT_TYPE
add_res[5] <= res[5].DB_MAX_OUTPUT_PORT_TYPE
add_res[6] <= res[6].DB_MAX_OUTPUT_PORT_TYPE
add_res[7] <= res[7].DB_MAX_OUTPUT_PORT_TYPE
add_res[8] <= res[8].DB_MAX_OUTPUT_PORT_TYPE
add_res[9] <= res[9].DB_MAX_OUTPUT_PORT_TYPE
add_res[10] <= res[10].DB_MAX_OUTPUT_PORT_TYPE
add_res[11] <= res[11].DB_MAX_OUTPUT_PORT_TYPE
add_res[12] <= res[12].DB_MAX_OUTPUT_PORT_TYPE
add_res[13] <= res[13].DB_MAX_OUTPUT_PORT_TYPE
add_res[14] <= res[14].DB_MAX_OUTPUT_PORT_TYPE
add_res[15] <= res[15].DB_MAX_OUTPUT_PORT_TYPE
add_res[16] <= res[16].DB_MAX_OUTPUT_PORT_TYPE
add_res[17] <= res[17].DB_MAX_OUTPUT_PORT_TYPE
add_res[18] <= res[18].DB_MAX_OUTPUT_PORT_TYPE
add_res[19] <= res[19].DB_MAX_OUTPUT_PORT_TYPE
add_res[20] <= res[20].DB_MAX_OUTPUT_PORT_TYPE
add_res[21] <= res[21].DB_MAX_OUTPUT_PORT_TYPE
add_res[22] <= res[22].DB_MAX_OUTPUT_PORT_TYPE
add_res[23] <= res[23].DB_MAX_OUTPUT_PORT_TYPE
add_res[24] <= res[24].DB_MAX_OUTPUT_PORT_TYPE
add_res[25] <= res[25].DB_MAX_OUTPUT_PORT_TYPE
add_res[26] <= res[26].DB_MAX_OUTPUT_PORT_TYPE
add_res[27] <= res[27].DB_MAX_OUTPUT_PORT_TYPE
add_res[28] <= res[28].DB_MAX_OUTPUT_PORT_TYPE
add_res[29] <= res[29].DB_MAX_OUTPUT_PORT_TYPE
add_res[30] <= res[30].DB_MAX_OUTPUT_PORT_TYPE
add_res[31] <= res[31].DB_MAX_OUTPUT_PORT_TYPE
add_res[32] <= res[32].DB_MAX_OUTPUT_PORT_TYPE
add_res[33] <= res[33].DB_MAX_OUTPUT_PORT_TYPE
add_res[34] <= res[34].DB_MAX_OUTPUT_PORT_TYPE
add_res[35] <= res[35].DB_MAX_OUTPUT_PORT_TYPE
add_res[36] <= res[36].DB_MAX_OUTPUT_PORT_TYPE
add_res[37] <= res[37].DB_MAX_OUTPUT_PORT_TYPE
add_res[38] <= res[38].DB_MAX_OUTPUT_PORT_TYPE
add_res[39] <= res[39].DB_MAX_OUTPUT_PORT_TYPE
add_res[40] <= res[40].DB_MAX_OUTPUT_PORT_TYPE
add_res[41] <= res[41].DB_MAX_OUTPUT_PORT_TYPE
add_res[42] <= res[42].DB_MAX_OUTPUT_PORT_TYPE
add_res[43] <= res[43].DB_MAX_OUTPUT_PORT_TYPE
add_res[44] <= res[44].DB_MAX_OUTPUT_PORT_TYPE
add_res[45] <= res[45].DB_MAX_OUTPUT_PORT_TYPE
add_res[46] <= res[46].DB_MAX_OUTPUT_PORT_TYPE
add_res[47] <= res[47].DB_MAX_OUTPUT_PORT_TYPE
add_res[48] <= res[48].DB_MAX_OUTPUT_PORT_TYPE
add_res[49] <= res[49].DB_MAX_OUTPUT_PORT_TYPE
add_res[50] <= res[50].DB_MAX_OUTPUT_PORT_TYPE
add_res[51] <= res[51].DB_MAX_OUTPUT_PORT_TYPE
add_res[52] <= res[52].DB_MAX_OUTPUT_PORT_TYPE
add_res[53] <= res[53].DB_MAX_OUTPUT_PORT_TYPE
add_res[54] <= res[54].DB_MAX_OUTPUT_PORT_TYPE
add_res[55] <= res[55].DB_MAX_OUTPUT_PORT_TYPE
add_res[56] <= res[56].DB_MAX_OUTPUT_PORT_TYPE
add_res[57] <= res[57].DB_MAX_OUTPUT_PORT_TYPE
add_res[58] <= res[58].DB_MAX_OUTPUT_PORT_TYPE
add_res[59] <= res[59].DB_MAX_OUTPUT_PORT_TYPE
add_res[60] <= res[60].DB_MAX_OUTPUT_PORT_TYPE
add_res[61] <= res[61].DB_MAX_OUTPUT_PORT_TYPE
add_res[62] <= res[62].DB_MAX_OUTPUT_PORT_TYPE
add_res[63] <= res[63].DB_MAX_OUTPUT_PORT_TYPE
add_res[64] <= res[64].DB_MAX_OUTPUT_PORT_TYPE
add_res[65] <= res[65].DB_MAX_OUTPUT_PORT_TYPE
add_res[66] <= res[66].DB_MAX_OUTPUT_PORT_TYPE
add_res[67] <= res[67].DB_MAX_OUTPUT_PORT_TYPE
add_res[68] <= res[68].DB_MAX_OUTPUT_PORT_TYPE
add_res[69] <= res[69].DB_MAX_OUTPUT_PORT_TYPE
add_res[70] <= res[70].DB_MAX_OUTPUT_PORT_TYPE
add_res[71] <= res[71].DB_MAX_OUTPUT_PORT_TYPE
add_res[72] <= res[72].DB_MAX_OUTPUT_PORT_TYPE
add_res[73] <= res[73].DB_MAX_OUTPUT_PORT_TYPE
add_res[74] <= res[74].DB_MAX_OUTPUT_PORT_TYPE
add_res[75] <= res[75].DB_MAX_OUTPUT_PORT_TYPE
add_res[76] <= res[76].DB_MAX_OUTPUT_PORT_TYPE
add_res[77] <= res[77].DB_MAX_OUTPUT_PORT_TYPE
add_res[78] <= res[78].DB_MAX_OUTPUT_PORT_TYPE
add_res[79] <= res[79].DB_MAX_OUTPUT_PORT_TYPE
add_res[80] <= res[80].DB_MAX_OUTPUT_PORT_TYPE
add_res[81] <= res[81].DB_MAX_OUTPUT_PORT_TYPE
add_res[82] <= res[82].DB_MAX_OUTPUT_PORT_TYPE
add_res[83] <= res[83].DB_MAX_OUTPUT_PORT_TYPE
add_res[84] <= res[84].DB_MAX_OUTPUT_PORT_TYPE
add_res[85] <= res[85].DB_MAX_OUTPUT_PORT_TYPE
add_res[86] <= res[86].DB_MAX_OUTPUT_PORT_TYPE
add_res[87] <= res[87].DB_MAX_OUTPUT_PORT_TYPE
add_res[88] <= res[88].DB_MAX_OUTPUT_PORT_TYPE
add_res[89] <= res[89].DB_MAX_OUTPUT_PORT_TYPE
add_res[90] <= res[90].DB_MAX_OUTPUT_PORT_TYPE
add_res[91] <= res[91].DB_MAX_OUTPUT_PORT_TYPE
add_res[92] <= res[92].DB_MAX_OUTPUT_PORT_TYPE
add_res[93] <= res[93].DB_MAX_OUTPUT_PORT_TYPE
add_res[94] <= res[94].DB_MAX_OUTPUT_PORT_TYPE
add_res[95] <= res[95].DB_MAX_OUTPUT_PORT_TYPE
add_res[96] <= res[96].DB_MAX_OUTPUT_PORT_TYPE
add_res[97] <= res[97].DB_MAX_OUTPUT_PORT_TYPE
add_res[98] <= res[98].DB_MAX_OUTPUT_PORT_TYPE
add_res[99] <= res[99].DB_MAX_OUTPUT_PORT_TYPE
add_res[100] <= res[100].DB_MAX_OUTPUT_PORT_TYPE
add_res[101] <= res[101].DB_MAX_OUTPUT_PORT_TYPE
add_res_vld <= res_vld.DB_MAX_OUTPUT_PORT_TYPE


|err_estimat|alt_cal_e1:cal_e1_inst|qdiv:qdiv_int
i_clk => reg_quotient[0].CLK
i_clk => reg_quotient[1].CLK
i_clk => reg_quotient[2].CLK
i_clk => reg_quotient[3].CLK
i_clk => reg_quotient[4].CLK
i_clk => reg_quotient[5].CLK
i_clk => reg_quotient[6].CLK
i_clk => reg_quotient[7].CLK
i_clk => reg_quotient[8].CLK
i_clk => reg_quotient[9].CLK
i_clk => reg_quotient[10].CLK
i_clk => reg_quotient[11].CLK
i_clk => reg_quotient[12].CLK
i_clk => reg_quotient[13].CLK
i_clk => reg_quotient[14].CLK
i_clk => reg_quotient[15].CLK
i_clk => reg_quotient[16].CLK
i_clk => reg_quotient[17].CLK
i_clk => reg_quotient[18].CLK
i_clk => reg_quotient[19].CLK
i_clk => reg_quotient[20].CLK
i_clk => reg_quotient[21].CLK
i_clk => reg_quotient[22].CLK
i_clk => reg_quotient[23].CLK
i_clk => reg_quotient[24].CLK
i_clk => reg_quotient[25].CLK
i_clk => reg_quotient[26].CLK
i_clk => reg_quotient[27].CLK
i_clk => reg_quotient[28].CLK
i_clk => reg_quotient[29].CLK
i_clk => reg_quotient[30].CLK
i_clk => reg_quotient[31].CLK
i_clk => reg_quotient[32].CLK
i_clk => reg_quotient[33].CLK
i_clk => reg_quotient[34].CLK
i_clk => reg_quotient[35].CLK
i_clk => reg_quotient[36].CLK
i_clk => reg_quotient[37].CLK
i_clk => reg_quotient[38].CLK
i_clk => reg_quotient[39].CLK
i_clk => reg_quotient[40].CLK
i_clk => reg_quotient[41].CLK
i_clk => reg_quotient[42].CLK
i_clk => reg_quotient[43].CLK
i_clk => reg_quotient[44].CLK
i_clk => reg_quotient[45].CLK
i_clk => reg_quotient[46].CLK
i_clk => reg_quotient[47].CLK
i_clk => reg_quotient[48].CLK
i_clk => reg_quotient[49].CLK
i_clk => reg_quotient[50].CLK
i_clk => reg_quotient[51].CLK
i_clk => reg_quotient[52].CLK
i_clk => reg_sign.CLK
i_clk => reg_overflow.CLK
i_clk => reg_working_divisor[0].CLK
i_clk => reg_working_divisor[1].CLK
i_clk => reg_working_divisor[2].CLK
i_clk => reg_working_divisor[3].CLK
i_clk => reg_working_divisor[4].CLK
i_clk => reg_working_divisor[5].CLK
i_clk => reg_working_divisor[6].CLK
i_clk => reg_working_divisor[7].CLK
i_clk => reg_working_divisor[8].CLK
i_clk => reg_working_divisor[9].CLK
i_clk => reg_working_divisor[10].CLK
i_clk => reg_working_divisor[11].CLK
i_clk => reg_working_divisor[12].CLK
i_clk => reg_working_divisor[13].CLK
i_clk => reg_working_divisor[14].CLK
i_clk => reg_working_divisor[15].CLK
i_clk => reg_working_divisor[16].CLK
i_clk => reg_working_divisor[17].CLK
i_clk => reg_working_divisor[18].CLK
i_clk => reg_working_divisor[19].CLK
i_clk => reg_working_divisor[20].CLK
i_clk => reg_working_divisor[21].CLK
i_clk => reg_working_divisor[22].CLK
i_clk => reg_working_divisor[23].CLK
i_clk => reg_working_divisor[24].CLK
i_clk => reg_working_divisor[25].CLK
i_clk => reg_working_divisor[26].CLK
i_clk => reg_working_divisor[27].CLK
i_clk => reg_working_divisor[28].CLK
i_clk => reg_working_divisor[29].CLK
i_clk => reg_working_divisor[30].CLK
i_clk => reg_working_divisor[31].CLK
i_clk => reg_working_divisor[32].CLK
i_clk => reg_working_divisor[33].CLK
i_clk => reg_working_divisor[34].CLK
i_clk => reg_working_divisor[35].CLK
i_clk => reg_working_divisor[36].CLK
i_clk => reg_working_divisor[37].CLK
i_clk => reg_working_divisor[38].CLK
i_clk => reg_working_divisor[39].CLK
i_clk => reg_working_divisor[40].CLK
i_clk => reg_working_divisor[41].CLK
i_clk => reg_working_divisor[42].CLK
i_clk => reg_working_divisor[43].CLK
i_clk => reg_working_divisor[44].CLK
i_clk => reg_working_divisor[45].CLK
i_clk => reg_working_divisor[46].CLK
i_clk => reg_working_divisor[47].CLK
i_clk => reg_working_divisor[48].CLK
i_clk => reg_working_divisor[49].CLK
i_clk => reg_working_divisor[50].CLK
i_clk => reg_working_divisor[51].CLK
i_clk => reg_working_divisor[52].CLK
i_clk => reg_working_divisor[53].CLK
i_clk => reg_working_divisor[54].CLK
i_clk => reg_working_divisor[55].CLK
i_clk => reg_working_divisor[56].CLK
i_clk => reg_working_divisor[57].CLK
i_clk => reg_working_divisor[58].CLK
i_clk => reg_working_divisor[59].CLK
i_clk => reg_working_divisor[60].CLK
i_clk => reg_working_divisor[61].CLK
i_clk => reg_working_divisor[62].CLK
i_clk => reg_working_divisor[63].CLK
i_clk => reg_working_divisor[64].CLK
i_clk => reg_working_divisor[65].CLK
i_clk => reg_working_divisor[66].CLK
i_clk => reg_working_divisor[67].CLK
i_clk => reg_working_divisor[68].CLK
i_clk => reg_working_divisor[69].CLK
i_clk => reg_working_divisor[70].CLK
i_clk => reg_working_divisor[71].CLK
i_clk => reg_working_divisor[72].CLK
i_clk => reg_working_divisor[73].CLK
i_clk => reg_working_divisor[74].CLK
i_clk => reg_working_divisor[75].CLK
i_clk => reg_working_divisor[76].CLK
i_clk => reg_working_divisor[77].CLK
i_clk => reg_working_divisor[78].CLK
i_clk => reg_working_divisor[79].CLK
i_clk => reg_working_divisor[80].CLK
i_clk => reg_working_divisor[81].CLK
i_clk => reg_working_divisor[82].CLK
i_clk => reg_working_divisor[83].CLK
i_clk => reg_working_divisor[84].CLK
i_clk => reg_working_divisor[85].CLK
i_clk => reg_working_divisor[86].CLK
i_clk => reg_working_divisor[87].CLK
i_clk => reg_working_divisor[88].CLK
i_clk => reg_working_divisor[89].CLK
i_clk => reg_working_divisor[90].CLK
i_clk => reg_working_divisor[91].CLK
i_clk => reg_working_divisor[92].CLK
i_clk => reg_working_divisor[93].CLK
i_clk => reg_working_divisor[94].CLK
i_clk => reg_working_divisor[95].CLK
i_clk => reg_working_divisor[96].CLK
i_clk => reg_working_divisor[97].CLK
i_clk => reg_working_divisor[98].CLK
i_clk => reg_working_divisor[99].CLK
i_clk => reg_working_divisor[100].CLK
i_clk => reg_working_divisor[101].CLK
i_clk => reg_working_divisor[102].CLK
i_clk => reg_working_divisor[103].CLK
i_clk => reg_working_divisor[104].CLK
i_clk => reg_working_divisor[105].CLK
i_clk => reg_working_dividend[0].CLK
i_clk => reg_working_dividend[1].CLK
i_clk => reg_working_dividend[2].CLK
i_clk => reg_working_dividend[3].CLK
i_clk => reg_working_dividend[4].CLK
i_clk => reg_working_dividend[5].CLK
i_clk => reg_working_dividend[6].CLK
i_clk => reg_working_dividend[7].CLK
i_clk => reg_working_dividend[8].CLK
i_clk => reg_working_dividend[9].CLK
i_clk => reg_working_dividend[10].CLK
i_clk => reg_working_dividend[11].CLK
i_clk => reg_working_dividend[12].CLK
i_clk => reg_working_dividend[13].CLK
i_clk => reg_working_dividend[14].CLK
i_clk => reg_working_dividend[15].CLK
i_clk => reg_working_dividend[16].CLK
i_clk => reg_working_dividend[17].CLK
i_clk => reg_working_dividend[18].CLK
i_clk => reg_working_dividend[19].CLK
i_clk => reg_working_dividend[20].CLK
i_clk => reg_working_dividend[21].CLK
i_clk => reg_working_dividend[22].CLK
i_clk => reg_working_dividend[23].CLK
i_clk => reg_working_dividend[24].CLK
i_clk => reg_working_dividend[25].CLK
i_clk => reg_working_dividend[26].CLK
i_clk => reg_working_dividend[27].CLK
i_clk => reg_working_dividend[28].CLK
i_clk => reg_working_dividend[29].CLK
i_clk => reg_working_dividend[30].CLK
i_clk => reg_working_dividend[31].CLK
i_clk => reg_working_dividend[32].CLK
i_clk => reg_working_dividend[33].CLK
i_clk => reg_working_dividend[34].CLK
i_clk => reg_working_dividend[35].CLK
i_clk => reg_working_dividend[36].CLK
i_clk => reg_working_dividend[37].CLK
i_clk => reg_working_dividend[38].CLK
i_clk => reg_working_dividend[39].CLK
i_clk => reg_working_dividend[40].CLK
i_clk => reg_working_dividend[41].CLK
i_clk => reg_working_dividend[42].CLK
i_clk => reg_working_dividend[43].CLK
i_clk => reg_working_dividend[44].CLK
i_clk => reg_working_dividend[45].CLK
i_clk => reg_working_dividend[46].CLK
i_clk => reg_working_dividend[47].CLK
i_clk => reg_working_dividend[48].CLK
i_clk => reg_working_dividend[49].CLK
i_clk => reg_working_dividend[50].CLK
i_clk => reg_working_dividend[51].CLK
i_clk => reg_working_dividend[52].CLK
i_clk => reg_working_quotient[0].CLK
i_clk => reg_working_quotient[1].CLK
i_clk => reg_working_quotient[2].CLK
i_clk => reg_working_quotient[3].CLK
i_clk => reg_working_quotient[4].CLK
i_clk => reg_working_quotient[5].CLK
i_clk => reg_working_quotient[6].CLK
i_clk => reg_working_quotient[7].CLK
i_clk => reg_working_quotient[8].CLK
i_clk => reg_working_quotient[9].CLK
i_clk => reg_working_quotient[10].CLK
i_clk => reg_working_quotient[11].CLK
i_clk => reg_working_quotient[12].CLK
i_clk => reg_working_quotient[13].CLK
i_clk => reg_working_quotient[14].CLK
i_clk => reg_working_quotient[15].CLK
i_clk => reg_working_quotient[16].CLK
i_clk => reg_working_quotient[17].CLK
i_clk => reg_working_quotient[18].CLK
i_clk => reg_working_quotient[19].CLK
i_clk => reg_working_quotient[20].CLK
i_clk => reg_working_quotient[21].CLK
i_clk => reg_working_quotient[22].CLK
i_clk => reg_working_quotient[23].CLK
i_clk => reg_working_quotient[24].CLK
i_clk => reg_working_quotient[25].CLK
i_clk => reg_working_quotient[26].CLK
i_clk => reg_working_quotient[27].CLK
i_clk => reg_working_quotient[28].CLK
i_clk => reg_working_quotient[29].CLK
i_clk => reg_working_quotient[30].CLK
i_clk => reg_working_quotient[31].CLK
i_clk => reg_working_quotient[32].CLK
i_clk => reg_working_quotient[33].CLK
i_clk => reg_working_quotient[34].CLK
i_clk => reg_working_quotient[35].CLK
i_clk => reg_working_quotient[36].CLK
i_clk => reg_working_quotient[37].CLK
i_clk => reg_working_quotient[38].CLK
i_clk => reg_working_quotient[39].CLK
i_clk => reg_working_quotient[40].CLK
i_clk => reg_working_quotient[41].CLK
i_clk => reg_working_quotient[42].CLK
i_clk => reg_working_quotient[43].CLK
i_clk => reg_working_quotient[44].CLK
i_clk => reg_working_quotient[45].CLK
i_clk => reg_working_quotient[46].CLK
i_clk => reg_working_quotient[47].CLK
i_clk => reg_working_quotient[48].CLK
i_clk => reg_working_quotient[49].CLK
i_clk => reg_working_quotient[50].CLK
i_clk => reg_working_quotient[51].CLK
i_clk => reg_working_quotient[52].CLK
i_clk => reg_working_quotient[54].CLK
i_clk => reg_working_quotient[55].CLK
i_clk => reg_working_quotient[56].CLK
i_clk => reg_working_quotient[57].CLK
i_clk => reg_working_quotient[58].CLK
i_clk => reg_working_quotient[59].CLK
i_clk => reg_working_quotient[60].CLK
i_clk => reg_working_quotient[61].CLK
i_clk => reg_working_quotient[62].CLK
i_clk => reg_working_quotient[63].CLK
i_clk => reg_working_quotient[64].CLK
i_clk => reg_working_quotient[65].CLK
i_clk => reg_working_quotient[66].CLK
i_clk => reg_working_quotient[67].CLK
i_clk => reg_working_quotient[68].CLK
i_clk => reg_working_quotient[69].CLK
i_clk => reg_working_quotient[70].CLK
i_clk => reg_working_quotient[71].CLK
i_clk => reg_working_quotient[72].CLK
i_clk => reg_working_quotient[73].CLK
i_clk => reg_working_quotient[74].CLK
i_clk => reg_working_quotient[75].CLK
i_clk => reg_working_quotient[76].CLK
i_clk => reg_working_quotient[77].CLK
i_clk => reg_working_quotient[78].CLK
i_clk => reg_working_quotient[79].CLK
i_clk => reg_working_quotient[80].CLK
i_clk => reg_working_quotient[81].CLK
i_clk => reg_working_quotient[82].CLK
i_clk => reg_working_quotient[83].CLK
i_clk => reg_working_quotient[84].CLK
i_clk => reg_working_quotient[85].CLK
i_clk => reg_working_quotient[86].CLK
i_clk => reg_working_quotient[87].CLK
i_clk => reg_working_quotient[88].CLK
i_clk => reg_working_quotient[89].CLK
i_clk => reg_working_quotient[90].CLK
i_clk => reg_working_quotient[91].CLK
i_clk => reg_working_quotient[92].CLK
i_clk => reg_working_quotient[93].CLK
i_clk => reg_working_quotient[94].CLK
i_clk => reg_working_quotient[95].CLK
i_clk => reg_working_quotient[96].CLK
i_clk => reg_working_quotient[97].CLK
i_clk => reg_working_quotient[98].CLK
i_clk => reg_working_quotient[99].CLK
i_clk => reg_working_quotient[100].CLK
i_clk => reg_working_quotient[101].CLK
i_clk => reg_working_quotient[102].CLK
i_clk => reg_working_quotient[103].CLK
i_clk => reg_working_quotient[104].CLK
i_clk => reg_working_quotient[105].CLK
i_clk => reg_count[0].CLK
i_clk => reg_count[1].CLK
i_clk => reg_count[2].CLK
i_clk => reg_count[3].CLK
i_clk => reg_count[4].CLK
i_clk => reg_count[5].CLK
i_clk => reg_count[6].CLK
i_clk => reg_count[7].CLK
i_clk => reg_count[8].CLK
i_clk => reg_count[9].CLK
i_clk => reg_count[10].CLK
i_clk => reg_count[11].CLK
i_clk => reg_count[12].CLK
i_clk => reg_count[13].CLK
i_clk => reg_count[14].CLK
i_clk => reg_count[15].CLK
i_clk => reg_count[16].CLK
i_clk => reg_count[17].CLK
i_clk => reg_count[18].CLK
i_clk => reg_count[19].CLK
i_clk => reg_count[20].CLK
i_clk => reg_count[21].CLK
i_clk => reg_count[22].CLK
i_clk => reg_count[23].CLK
i_clk => reg_count[24].CLK
i_clk => reg_count[25].CLK
i_clk => reg_count[26].CLK
i_clk => reg_count[27].CLK
i_clk => reg_count[28].CLK
i_clk => reg_count[29].CLK
i_clk => reg_count[30].CLK
i_clk => reg_count[31].CLK
i_clk => reg_count[32].CLK
i_clk => reg_count[33].CLK
i_clk => reg_count[34].CLK
i_clk => reg_count[35].CLK
i_clk => reg_count[36].CLK
i_clk => reg_count[37].CLK
i_clk => reg_count[38].CLK
i_clk => reg_count[39].CLK
i_clk => reg_count[40].CLK
i_clk => reg_count[41].CLK
i_clk => reg_count[42].CLK
i_clk => reg_count[43].CLK
i_clk => reg_count[44].CLK
i_clk => reg_count[45].CLK
i_clk => reg_count[46].CLK
i_clk => reg_count[47].CLK
i_clk => reg_count[48].CLK
i_clk => reg_count[49].CLK
i_clk => reg_count[50].CLK
i_clk => reg_count[51].CLK
i_clk => reg_count[52].CLK
i_clk => reg_count[53].CLK
i_clk => reg_done.CLK
i_rst => reg_done.OUTPUTSELECT
i_rst => reg_count.OUTPUTSELECT
i_rst => reg_count.OUTPUTSELECT
i_rst => reg_count.OUTPUTSELECT
i_rst => reg_count.OUTPUTSELECT
i_rst => reg_count.OUTPUTSELECT
i_rst => reg_count.OUTPUTSELECT
i_rst => reg_count.OUTPUTSELECT
i_rst => reg_count.OUTPUTSELECT
i_rst => reg_count.OUTPUTSELECT
i_rst => reg_count.OUTPUTSELECT
i_rst => reg_count.OUTPUTSELECT
i_rst => reg_count.OUTPUTSELECT
i_rst => reg_count.OUTPUTSELECT
i_rst => reg_count.OUTPUTSELECT
i_rst => reg_count.OUTPUTSELECT
i_rst => reg_count.OUTPUTSELECT
i_rst => reg_count.OUTPUTSELECT
i_rst => reg_count.OUTPUTSELECT
i_rst => reg_count.OUTPUTSELECT
i_rst => reg_count.OUTPUTSELECT
i_rst => reg_count.OUTPUTSELECT
i_rst => reg_count.OUTPUTSELECT
i_rst => reg_count.OUTPUTSELECT
i_rst => reg_count.OUTPUTSELECT
i_rst => reg_count.OUTPUTSELECT
i_rst => reg_count.OUTPUTSELECT
i_rst => reg_count.OUTPUTSELECT
i_rst => reg_count.OUTPUTSELECT
i_rst => reg_count.OUTPUTSELECT
i_rst => reg_count.OUTPUTSELECT
i_rst => reg_count.OUTPUTSELECT
i_rst => reg_count.OUTPUTSELECT
i_rst => reg_count.OUTPUTSELECT
i_rst => reg_count.OUTPUTSELECT
i_rst => reg_count.OUTPUTSELECT
i_rst => reg_count.OUTPUTSELECT
i_rst => reg_count.OUTPUTSELECT
i_rst => reg_count.OUTPUTSELECT
i_rst => reg_count.OUTPUTSELECT
i_rst => reg_count.OUTPUTSELECT
i_rst => reg_count.OUTPUTSELECT
i_rst => reg_count.OUTPUTSELECT
i_rst => reg_count.OUTPUTSELECT
i_rst => reg_count.OUTPUTSELECT
i_rst => reg_count.OUTPUTSELECT
i_rst => reg_count.OUTPUTSELECT
i_rst => reg_count.OUTPUTSELECT
i_rst => reg_count.OUTPUTSELECT
i_rst => reg_count.OUTPUTSELECT
i_rst => reg_count.OUTPUTSELECT
i_rst => reg_count.OUTPUTSELECT
i_rst => reg_count.OUTPUTSELECT
i_rst => reg_count.OUTPUTSELECT
i_rst => reg_count.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_quotient.OUTPUTSELECT
i_rst => reg_working_dividend.OUTPUTSELECT
i_rst => reg_working_dividend.OUTPUTSELECT
i_rst => reg_working_dividend.OUTPUTSELECT
i_rst => reg_working_dividend.OUTPUTSELECT
i_rst => reg_working_dividend.OUTPUTSELECT
i_rst => reg_working_dividend.OUTPUTSELECT
i_rst => reg_working_dividend.OUTPUTSELECT
i_rst => reg_working_dividend.OUTPUTSELECT
i_rst => reg_working_dividend.OUTPUTSELECT
i_rst => reg_working_dividend.OUTPUTSELECT
i_rst => reg_working_dividend.OUTPUTSELECT
i_rst => reg_working_dividend.OUTPUTSELECT
i_rst => reg_working_dividend.OUTPUTSELECT
i_rst => reg_working_dividend.OUTPUTSELECT
i_rst => reg_working_dividend.OUTPUTSELECT
i_rst => reg_working_dividend.OUTPUTSELECT
i_rst => reg_working_dividend.OUTPUTSELECT
i_rst => reg_working_dividend.OUTPUTSELECT
i_rst => reg_working_dividend.OUTPUTSELECT
i_rst => reg_working_dividend.OUTPUTSELECT
i_rst => reg_working_dividend.OUTPUTSELECT
i_rst => reg_working_dividend.OUTPUTSELECT
i_rst => reg_working_dividend.OUTPUTSELECT
i_rst => reg_working_dividend.OUTPUTSELECT
i_rst => reg_working_dividend.OUTPUTSELECT
i_rst => reg_working_dividend.OUTPUTSELECT
i_rst => reg_working_dividend.OUTPUTSELECT
i_rst => reg_working_dividend.OUTPUTSELECT
i_rst => reg_working_dividend.OUTPUTSELECT
i_rst => reg_working_dividend.OUTPUTSELECT
i_rst => reg_working_dividend.OUTPUTSELECT
i_rst => reg_working_dividend.OUTPUTSELECT
i_rst => reg_working_dividend.OUTPUTSELECT
i_rst => reg_working_dividend.OUTPUTSELECT
i_rst => reg_working_dividend.OUTPUTSELECT
i_rst => reg_working_dividend.OUTPUTSELECT
i_rst => reg_working_dividend.OUTPUTSELECT
i_rst => reg_working_dividend.OUTPUTSELECT
i_rst => reg_working_dividend.OUTPUTSELECT
i_rst => reg_working_dividend.OUTPUTSELECT
i_rst => reg_working_dividend.OUTPUTSELECT
i_rst => reg_working_dividend.OUTPUTSELECT
i_rst => reg_working_dividend.OUTPUTSELECT
i_rst => reg_working_dividend.OUTPUTSELECT
i_rst => reg_working_dividend.OUTPUTSELECT
i_rst => reg_working_dividend.OUTPUTSELECT
i_rst => reg_working_dividend.OUTPUTSELECT
i_rst => reg_working_dividend.OUTPUTSELECT
i_rst => reg_working_dividend.OUTPUTSELECT
i_rst => reg_working_dividend.OUTPUTSELECT
i_rst => reg_working_dividend.OUTPUTSELECT
i_rst => reg_working_dividend.OUTPUTSELECT
i_rst => reg_working_dividend.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_working_divisor.OUTPUTSELECT
i_rst => reg_overflow.OUTPUTSELECT
i_rst => reg_quotient[1].ENA
i_rst => reg_quotient[0].ENA
i_rst => reg_quotient[2].ENA
i_rst => reg_quotient[3].ENA
i_rst => reg_quotient[4].ENA
i_rst => reg_quotient[5].ENA
i_rst => reg_quotient[6].ENA
i_rst => reg_quotient[7].ENA
i_rst => reg_quotient[8].ENA
i_rst => reg_quotient[9].ENA
i_rst => reg_quotient[10].ENA
i_rst => reg_quotient[11].ENA
i_rst => reg_quotient[12].ENA
i_rst => reg_quotient[13].ENA
i_rst => reg_quotient[14].ENA
i_rst => reg_quotient[15].ENA
i_rst => reg_quotient[16].ENA
i_rst => reg_quotient[17].ENA
i_rst => reg_quotient[18].ENA
i_rst => reg_quotient[19].ENA
i_rst => reg_quotient[20].ENA
i_rst => reg_quotient[21].ENA
i_rst => reg_quotient[22].ENA
i_rst => reg_quotient[23].ENA
i_rst => reg_quotient[24].ENA
i_rst => reg_quotient[25].ENA
i_rst => reg_quotient[26].ENA
i_rst => reg_quotient[27].ENA
i_rst => reg_quotient[28].ENA
i_rst => reg_quotient[29].ENA
i_rst => reg_quotient[30].ENA
i_rst => reg_quotient[31].ENA
i_rst => reg_quotient[32].ENA
i_rst => reg_quotient[33].ENA
i_rst => reg_quotient[34].ENA
i_rst => reg_quotient[35].ENA
i_rst => reg_quotient[36].ENA
i_rst => reg_quotient[37].ENA
i_rst => reg_quotient[38].ENA
i_rst => reg_quotient[39].ENA
i_rst => reg_quotient[40].ENA
i_rst => reg_quotient[41].ENA
i_rst => reg_quotient[42].ENA
i_rst => reg_quotient[43].ENA
i_rst => reg_quotient[44].ENA
i_rst => reg_quotient[45].ENA
i_rst => reg_quotient[46].ENA
i_rst => reg_quotient[47].ENA
i_rst => reg_quotient[48].ENA
i_rst => reg_quotient[49].ENA
i_rst => reg_quotient[50].ENA
i_rst => reg_quotient[51].ENA
i_rst => reg_quotient[52].ENA
i_rst => reg_sign.ENA
i_start => reg_done.OUTPUTSELECT
i_start => reg_count.OUTPUTSELECT
i_start => reg_count.OUTPUTSELECT
i_start => reg_count.OUTPUTSELECT
i_start => reg_count.OUTPUTSELECT
i_start => reg_count.OUTPUTSELECT
i_start => reg_count.OUTPUTSELECT
i_start => reg_count.OUTPUTSELECT
i_start => reg_count.OUTPUTSELECT
i_start => reg_count.OUTPUTSELECT
i_start => reg_count.OUTPUTSELECT
i_start => reg_count.OUTPUTSELECT
i_start => reg_count.OUTPUTSELECT
i_start => reg_count.OUTPUTSELECT
i_start => reg_count.OUTPUTSELECT
i_start => reg_count.OUTPUTSELECT
i_start => reg_count.OUTPUTSELECT
i_start => reg_count.OUTPUTSELECT
i_start => reg_count.OUTPUTSELECT
i_start => reg_count.OUTPUTSELECT
i_start => reg_count.OUTPUTSELECT
i_start => reg_count.OUTPUTSELECT
i_start => reg_count.OUTPUTSELECT
i_start => reg_count.OUTPUTSELECT
i_start => reg_count.OUTPUTSELECT
i_start => reg_count.OUTPUTSELECT
i_start => reg_count.OUTPUTSELECT
i_start => reg_count.OUTPUTSELECT
i_start => reg_count.OUTPUTSELECT
i_start => reg_count.OUTPUTSELECT
i_start => reg_count.OUTPUTSELECT
i_start => reg_count.OUTPUTSELECT
i_start => reg_count.OUTPUTSELECT
i_start => reg_count.OUTPUTSELECT
i_start => reg_count.OUTPUTSELECT
i_start => reg_count.OUTPUTSELECT
i_start => reg_count.OUTPUTSELECT
i_start => reg_count.OUTPUTSELECT
i_start => reg_count.OUTPUTSELECT
i_start => reg_count.OUTPUTSELECT
i_start => reg_count.OUTPUTSELECT
i_start => reg_count.OUTPUTSELECT
i_start => reg_count.OUTPUTSELECT
i_start => reg_count.OUTPUTSELECT
i_start => reg_count.OUTPUTSELECT
i_start => reg_count.OUTPUTSELECT
i_start => reg_count.OUTPUTSELECT
i_start => reg_count.OUTPUTSELECT
i_start => reg_count.OUTPUTSELECT
i_start => reg_count.OUTPUTSELECT
i_start => reg_count.OUTPUTSELECT
i_start => reg_count.OUTPUTSELECT
i_start => reg_count.OUTPUTSELECT
i_start => reg_count.OUTPUTSELECT
i_start => reg_count.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_quotient.OUTPUTSELECT
i_start => reg_working_dividend.OUTPUTSELECT
i_start => reg_working_dividend.OUTPUTSELECT
i_start => reg_working_dividend.OUTPUTSELECT
i_start => reg_working_dividend.OUTPUTSELECT
i_start => reg_working_dividend.OUTPUTSELECT
i_start => reg_working_dividend.OUTPUTSELECT
i_start => reg_working_dividend.OUTPUTSELECT
i_start => reg_working_dividend.OUTPUTSELECT
i_start => reg_working_dividend.OUTPUTSELECT
i_start => reg_working_dividend.OUTPUTSELECT
i_start => reg_working_dividend.OUTPUTSELECT
i_start => reg_working_dividend.OUTPUTSELECT
i_start => reg_working_dividend.OUTPUTSELECT
i_start => reg_working_dividend.OUTPUTSELECT
i_start => reg_working_dividend.OUTPUTSELECT
i_start => reg_working_dividend.OUTPUTSELECT
i_start => reg_working_dividend.OUTPUTSELECT
i_start => reg_working_dividend.OUTPUTSELECT
i_start => reg_working_dividend.OUTPUTSELECT
i_start => reg_working_dividend.OUTPUTSELECT
i_start => reg_working_dividend.OUTPUTSELECT
i_start => reg_working_dividend.OUTPUTSELECT
i_start => reg_working_dividend.OUTPUTSELECT
i_start => reg_working_dividend.OUTPUTSELECT
i_start => reg_working_dividend.OUTPUTSELECT
i_start => reg_working_dividend.OUTPUTSELECT
i_start => reg_working_dividend.OUTPUTSELECT
i_start => reg_working_dividend.OUTPUTSELECT
i_start => reg_working_dividend.OUTPUTSELECT
i_start => reg_working_dividend.OUTPUTSELECT
i_start => reg_working_dividend.OUTPUTSELECT
i_start => reg_working_dividend.OUTPUTSELECT
i_start => reg_working_dividend.OUTPUTSELECT
i_start => reg_working_dividend.OUTPUTSELECT
i_start => reg_working_dividend.OUTPUTSELECT
i_start => reg_working_dividend.OUTPUTSELECT
i_start => reg_working_dividend.OUTPUTSELECT
i_start => reg_working_dividend.OUTPUTSELECT
i_start => reg_working_dividend.OUTPUTSELECT
i_start => reg_working_dividend.OUTPUTSELECT
i_start => reg_working_dividend.OUTPUTSELECT
i_start => reg_working_dividend.OUTPUTSELECT
i_start => reg_working_dividend.OUTPUTSELECT
i_start => reg_working_dividend.OUTPUTSELECT
i_start => reg_working_dividend.OUTPUTSELECT
i_start => reg_working_dividend.OUTPUTSELECT
i_start => reg_working_dividend.OUTPUTSELECT
i_start => reg_working_dividend.OUTPUTSELECT
i_start => reg_working_dividend.OUTPUTSELECT
i_start => reg_working_dividend.OUTPUTSELECT
i_start => reg_working_dividend.OUTPUTSELECT
i_start => reg_working_dividend.OUTPUTSELECT
i_start => reg_working_dividend.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_working_divisor.OUTPUTSELECT
i_start => reg_overflow.OUTPUTSELECT
i_start => reg_sign.OUTPUTSELECT
i_start => reg_quotient.OUTPUTSELECT
i_start => reg_quotient.OUTPUTSELECT
i_start => reg_quotient.OUTPUTSELECT
i_start => reg_quotient.OUTPUTSELECT
i_start => reg_quotient.OUTPUTSELECT
i_start => reg_quotient.OUTPUTSELECT
i_start => reg_quotient.OUTPUTSELECT
i_start => reg_quotient.OUTPUTSELECT
i_start => reg_quotient.OUTPUTSELECT
i_start => reg_quotient.OUTPUTSELECT
i_start => reg_quotient.OUTPUTSELECT
i_start => reg_quotient.OUTPUTSELECT
i_start => reg_quotient.OUTPUTSELECT
i_start => reg_quotient.OUTPUTSELECT
i_start => reg_quotient.OUTPUTSELECT
i_start => reg_quotient.OUTPUTSELECT
i_start => reg_quotient.OUTPUTSELECT
i_start => reg_quotient.OUTPUTSELECT
i_start => reg_quotient.OUTPUTSELECT
i_start => reg_quotient.OUTPUTSELECT
i_start => reg_quotient.OUTPUTSELECT
i_start => reg_quotient.OUTPUTSELECT
i_start => reg_quotient.OUTPUTSELECT
i_start => reg_quotient.OUTPUTSELECT
i_start => reg_quotient.OUTPUTSELECT
i_start => reg_quotient.OUTPUTSELECT
i_start => reg_quotient.OUTPUTSELECT
i_start => reg_quotient.OUTPUTSELECT
i_start => reg_quotient.OUTPUTSELECT
i_start => reg_quotient.OUTPUTSELECT
i_start => reg_quotient.OUTPUTSELECT
i_start => reg_quotient.OUTPUTSELECT
i_start => reg_quotient.OUTPUTSELECT
i_start => reg_quotient.OUTPUTSELECT
i_start => reg_quotient.OUTPUTSELECT
i_start => reg_quotient.OUTPUTSELECT
i_start => reg_quotient.OUTPUTSELECT
i_start => reg_quotient.OUTPUTSELECT
i_start => reg_quotient.OUTPUTSELECT
i_start => reg_quotient.OUTPUTSELECT
i_start => reg_quotient.OUTPUTSELECT
i_start => reg_quotient.OUTPUTSELECT
i_start => reg_quotient.OUTPUTSELECT
i_start => reg_quotient.OUTPUTSELECT
i_start => reg_quotient.OUTPUTSELECT
i_start => reg_quotient.OUTPUTSELECT
i_start => reg_quotient.OUTPUTSELECT
i_start => reg_quotient.OUTPUTSELECT
i_start => reg_quotient.OUTPUTSELECT
i_start => reg_quotient.OUTPUTSELECT
i_start => reg_quotient.OUTPUTSELECT
i_start => reg_quotient.OUTPUTSELECT
i_start => reg_quotient.OUTPUTSELECT
i_dividend[0] => reg_working_dividend.DATAB
i_dividend[1] => reg_working_dividend.DATAB
i_dividend[2] => reg_working_dividend.DATAB
i_dividend[3] => reg_working_dividend.DATAB
i_dividend[4] => reg_working_dividend.DATAB
i_dividend[5] => reg_working_dividend.DATAB
i_dividend[6] => reg_working_dividend.DATAB
i_dividend[7] => reg_working_dividend.DATAB
i_dividend[8] => reg_working_dividend.DATAB
i_dividend[9] => reg_working_dividend.DATAB
i_dividend[10] => reg_working_dividend.DATAB
i_dividend[11] => reg_working_dividend.DATAB
i_dividend[12] => reg_working_dividend.DATAB
i_dividend[13] => reg_working_dividend.DATAB
i_dividend[14] => reg_working_dividend.DATAB
i_dividend[15] => reg_working_dividend.DATAB
i_dividend[16] => reg_working_dividend.DATAB
i_dividend[17] => reg_working_dividend.DATAB
i_dividend[18] => reg_working_dividend.DATAB
i_dividend[19] => reg_working_dividend.DATAB
i_dividend[20] => reg_working_dividend.DATAB
i_dividend[21] => reg_working_dividend.DATAB
i_dividend[22] => reg_working_dividend.DATAB
i_dividend[23] => reg_working_dividend.DATAB
i_dividend[24] => reg_working_dividend.DATAB
i_dividend[25] => reg_working_dividend.DATAB
i_dividend[26] => reg_working_dividend.DATAB
i_dividend[27] => reg_working_dividend.DATAB
i_dividend[28] => reg_working_dividend.DATAB
i_dividend[29] => reg_working_dividend.DATAB
i_dividend[30] => reg_working_dividend.DATAB
i_dividend[31] => reg_working_dividend.DATAB
i_dividend[32] => reg_working_dividend.DATAB
i_dividend[33] => reg_working_dividend.DATAB
i_dividend[34] => reg_working_dividend.DATAB
i_dividend[35] => reg_working_dividend.DATAB
i_dividend[36] => reg_working_dividend.DATAB
i_dividend[37] => reg_working_dividend.DATAB
i_dividend[38] => reg_working_dividend.DATAB
i_dividend[39] => reg_working_dividend.DATAB
i_dividend[40] => reg_working_dividend.DATAB
i_dividend[41] => reg_working_dividend.DATAB
i_dividend[42] => reg_working_dividend.DATAB
i_dividend[43] => reg_working_dividend.DATAB
i_dividend[44] => reg_working_dividend.DATAB
i_dividend[45] => reg_working_dividend.DATAB
i_dividend[46] => reg_working_dividend.DATAB
i_dividend[47] => reg_working_dividend.DATAB
i_dividend[48] => reg_working_dividend.DATAB
i_dividend[49] => reg_working_dividend.DATAB
i_dividend[50] => reg_working_dividend.DATAB
i_dividend[51] => reg_working_dividend.DATAB
i_dividend[52] => reg_working_dividend.DATAB
i_dividend[53] => reg_sign.IN0
i_divisor[0] => reg_working_divisor.DATAB
i_divisor[1] => reg_working_divisor.DATAB
i_divisor[2] => reg_working_divisor.DATAB
i_divisor[3] => reg_working_divisor.DATAB
i_divisor[4] => reg_working_divisor.DATAB
i_divisor[5] => reg_working_divisor.DATAB
i_divisor[6] => reg_working_divisor.DATAB
i_divisor[7] => reg_working_divisor.DATAB
i_divisor[8] => reg_working_divisor.DATAB
i_divisor[9] => reg_working_divisor.DATAB
i_divisor[10] => reg_working_divisor.DATAB
i_divisor[11] => reg_working_divisor.DATAB
i_divisor[12] => reg_working_divisor.DATAB
i_divisor[13] => reg_working_divisor.DATAB
i_divisor[14] => reg_working_divisor.DATAB
i_divisor[15] => reg_working_divisor.DATAB
i_divisor[16] => reg_working_divisor.DATAB
i_divisor[17] => reg_working_divisor.DATAB
i_divisor[18] => reg_working_divisor.DATAB
i_divisor[19] => reg_working_divisor.DATAB
i_divisor[20] => reg_working_divisor.DATAB
i_divisor[21] => reg_working_divisor.DATAB
i_divisor[22] => reg_working_divisor.DATAB
i_divisor[23] => reg_working_divisor.DATAB
i_divisor[24] => reg_working_divisor.DATAB
i_divisor[25] => reg_working_divisor.DATAB
i_divisor[26] => reg_working_divisor.DATAB
i_divisor[27] => reg_working_divisor.DATAB
i_divisor[28] => reg_working_divisor.DATAB
i_divisor[29] => reg_working_divisor.DATAB
i_divisor[30] => reg_working_divisor.DATAB
i_divisor[31] => reg_working_divisor.DATAB
i_divisor[32] => reg_working_divisor.DATAB
i_divisor[33] => reg_working_divisor.DATAB
i_divisor[34] => reg_working_divisor.DATAB
i_divisor[35] => reg_working_divisor.DATAB
i_divisor[36] => reg_working_divisor.DATAB
i_divisor[37] => reg_working_divisor.DATAB
i_divisor[38] => reg_working_divisor.DATAB
i_divisor[39] => reg_working_divisor.DATAB
i_divisor[40] => reg_working_divisor.DATAB
i_divisor[41] => reg_working_divisor.DATAB
i_divisor[42] => reg_working_divisor.DATAB
i_divisor[43] => reg_working_divisor.DATAB
i_divisor[44] => reg_working_divisor.DATAB
i_divisor[45] => reg_working_divisor.DATAB
i_divisor[46] => reg_working_divisor.DATAB
i_divisor[47] => reg_working_divisor.DATAB
i_divisor[48] => reg_working_divisor.DATAB
i_divisor[49] => reg_working_divisor.DATAB
i_divisor[50] => reg_working_divisor.DATAB
i_divisor[51] => reg_working_divisor.DATAB
i_divisor[52] => reg_working_divisor.DATAB
i_divisor[53] => reg_sign.IN1
o_quotient_out[0] <= reg_quotient[0].DB_MAX_OUTPUT_PORT_TYPE
o_quotient_out[1] <= reg_quotient[1].DB_MAX_OUTPUT_PORT_TYPE
o_quotient_out[2] <= reg_quotient[2].DB_MAX_OUTPUT_PORT_TYPE
o_quotient_out[3] <= reg_quotient[3].DB_MAX_OUTPUT_PORT_TYPE
o_quotient_out[4] <= reg_quotient[4].DB_MAX_OUTPUT_PORT_TYPE
o_quotient_out[5] <= reg_quotient[5].DB_MAX_OUTPUT_PORT_TYPE
o_quotient_out[6] <= reg_quotient[6].DB_MAX_OUTPUT_PORT_TYPE
o_quotient_out[7] <= reg_quotient[7].DB_MAX_OUTPUT_PORT_TYPE
o_quotient_out[8] <= reg_quotient[8].DB_MAX_OUTPUT_PORT_TYPE
o_quotient_out[9] <= reg_quotient[9].DB_MAX_OUTPUT_PORT_TYPE
o_quotient_out[10] <= reg_quotient[10].DB_MAX_OUTPUT_PORT_TYPE
o_quotient_out[11] <= reg_quotient[11].DB_MAX_OUTPUT_PORT_TYPE
o_quotient_out[12] <= reg_quotient[12].DB_MAX_OUTPUT_PORT_TYPE
o_quotient_out[13] <= reg_quotient[13].DB_MAX_OUTPUT_PORT_TYPE
o_quotient_out[14] <= reg_quotient[14].DB_MAX_OUTPUT_PORT_TYPE
o_quotient_out[15] <= reg_quotient[15].DB_MAX_OUTPUT_PORT_TYPE
o_quotient_out[16] <= reg_quotient[16].DB_MAX_OUTPUT_PORT_TYPE
o_quotient_out[17] <= reg_quotient[17].DB_MAX_OUTPUT_PORT_TYPE
o_quotient_out[18] <= reg_quotient[18].DB_MAX_OUTPUT_PORT_TYPE
o_quotient_out[19] <= reg_quotient[19].DB_MAX_OUTPUT_PORT_TYPE
o_quotient_out[20] <= reg_quotient[20].DB_MAX_OUTPUT_PORT_TYPE
o_quotient_out[21] <= reg_quotient[21].DB_MAX_OUTPUT_PORT_TYPE
o_quotient_out[22] <= reg_quotient[22].DB_MAX_OUTPUT_PORT_TYPE
o_quotient_out[23] <= reg_quotient[23].DB_MAX_OUTPUT_PORT_TYPE
o_quotient_out[24] <= reg_quotient[24].DB_MAX_OUTPUT_PORT_TYPE
o_quotient_out[25] <= reg_quotient[25].DB_MAX_OUTPUT_PORT_TYPE
o_quotient_out[26] <= reg_quotient[26].DB_MAX_OUTPUT_PORT_TYPE
o_quotient_out[27] <= reg_quotient[27].DB_MAX_OUTPUT_PORT_TYPE
o_quotient_out[28] <= reg_quotient[28].DB_MAX_OUTPUT_PORT_TYPE
o_quotient_out[29] <= reg_quotient[29].DB_MAX_OUTPUT_PORT_TYPE
o_quotient_out[30] <= reg_quotient[30].DB_MAX_OUTPUT_PORT_TYPE
o_quotient_out[31] <= reg_quotient[31].DB_MAX_OUTPUT_PORT_TYPE
o_quotient_out[32] <= reg_quotient[32].DB_MAX_OUTPUT_PORT_TYPE
o_quotient_out[33] <= reg_quotient[33].DB_MAX_OUTPUT_PORT_TYPE
o_quotient_out[34] <= reg_quotient[34].DB_MAX_OUTPUT_PORT_TYPE
o_quotient_out[35] <= reg_quotient[35].DB_MAX_OUTPUT_PORT_TYPE
o_quotient_out[36] <= reg_quotient[36].DB_MAX_OUTPUT_PORT_TYPE
o_quotient_out[37] <= reg_quotient[37].DB_MAX_OUTPUT_PORT_TYPE
o_quotient_out[38] <= reg_quotient[38].DB_MAX_OUTPUT_PORT_TYPE
o_quotient_out[39] <= reg_quotient[39].DB_MAX_OUTPUT_PORT_TYPE
o_quotient_out[40] <= reg_quotient[40].DB_MAX_OUTPUT_PORT_TYPE
o_quotient_out[41] <= reg_quotient[41].DB_MAX_OUTPUT_PORT_TYPE
o_quotient_out[42] <= reg_quotient[42].DB_MAX_OUTPUT_PORT_TYPE
o_quotient_out[43] <= reg_quotient[43].DB_MAX_OUTPUT_PORT_TYPE
o_quotient_out[44] <= reg_quotient[44].DB_MAX_OUTPUT_PORT_TYPE
o_quotient_out[45] <= reg_quotient[45].DB_MAX_OUTPUT_PORT_TYPE
o_quotient_out[46] <= reg_quotient[46].DB_MAX_OUTPUT_PORT_TYPE
o_quotient_out[47] <= reg_quotient[47].DB_MAX_OUTPUT_PORT_TYPE
o_quotient_out[48] <= reg_quotient[48].DB_MAX_OUTPUT_PORT_TYPE
o_quotient_out[49] <= reg_quotient[49].DB_MAX_OUTPUT_PORT_TYPE
o_quotient_out[50] <= reg_quotient[50].DB_MAX_OUTPUT_PORT_TYPE
o_quotient_out[51] <= reg_quotient[51].DB_MAX_OUTPUT_PORT_TYPE
o_quotient_out[52] <= reg_quotient[52].DB_MAX_OUTPUT_PORT_TYPE
o_quotient_out[53] <= reg_sign.DB_MAX_OUTPUT_PORT_TYPE
o_complete <= reg_done.DB_MAX_OUTPUT_PORT_TYPE
o_overflow <= reg_overflow.DB_MAX_OUTPUT_PORT_TYPE


|err_estimat|alt_cal_l:cal_l_inst
rst[0] => rst[0].IN10
clk[0] => clk[0].IN14
i_start[0] => o_l_busy.OUTPUTSELECT
i_start[0] => o_l_error.OUTPUTSELECT
i_cal_s1_busy[0] => ~NO_FANOUT~
i_cal_e1_busy[0] => ~NO_FANOUT~
i_nleak[0] => i_nleak[0].IN1
i_nleak[1] => i_nleak[1].IN1
i_nleak[2] => i_nleak[2].IN1
i_nleak[3] => i_nleak[3].IN1
i_nleak[4] => i_nleak[4].IN1
i_nleak[5] => i_nleak[5].IN1
i_nleak[6] => i_nleak[6].IN1
i_nleak[7] => i_nleak[7].IN1
i_nleak[8] => i_nleak[8].IN1
i_nleak[9] => i_nleak[9].IN1
i_nleak[10] => i_nleak[10].IN1
i_nleak[11] => i_nleak[11].IN1
i_nleak[12] => i_nleak[12].IN1
i_nleak[13] => i_nleak[13].IN1
i_nleak[14] => i_nleak[14].IN1
i_nleak[15] => i_nleak[15].IN1
i_nleak[16] => i_nleak[16].IN1
i_nleak[17] => i_nleak[17].IN1
i_nleak[18] => i_nleak[18].IN1
i_nleak[19] => i_nleak[19].IN1
i_nleak[20] => i_nleak[20].IN1
i_nleak[21] => i_nleak[21].IN1
i_nleak[22] => i_nleak[22].IN1
i_nleak[23] => i_nleak[23].IN1
i_nleak[24] => i_nleak[24].IN1
i_nleak[25] => i_nleak[25].IN1
i_nleak[26] => i_nleak[26].IN1
i_nleak[27] => i_nleak[27].IN1
i_nleak[28] => i_nleak[28].IN1
i_nleak[29] => i_nleak[29].IN1
i_nleak[30] => i_nleak[30].IN1
i_nleak[31] => i_nleak[31].IN1
i_e1[0] => i_e1[0].IN2
i_e1[1] => i_e1[1].IN2
i_e1[2] => i_e1[2].IN2
i_e1[3] => i_e1[3].IN2
i_e1[4] => i_e1[4].IN2
i_e1[5] => i_e1[5].IN2
i_e1[6] => i_e1[6].IN2
i_e1[7] => i_e1[7].IN2
i_e1[8] => i_e1[8].IN2
i_e1[9] => i_e1[9].IN2
i_e1[10] => i_e1[10].IN2
i_e1[11] => i_e1[11].IN2
i_e1[12] => i_e1[12].IN2
i_e1[13] => i_e1[13].IN2
i_e1[14] => i_e1[14].IN2
i_e1[15] => i_e1[15].IN2
i_e1[16] => i_e1[16].IN2
i_e1[17] => i_e1[17].IN2
i_e1[18] => i_e1[18].IN2
i_e1[19] => i_e1[19].IN2
i_e1[20] => i_e1[20].IN2
i_e1[21] => i_e1[21].IN2
i_e1[22] => i_e1[22].IN2
i_e1[23] => i_e1[23].IN2
i_e1[24] => i_e1[24].IN2
i_e1[25] => i_e1[25].IN2
i_e1[26] => i_e1[26].IN2
i_e1[27] => i_e1[27].IN2
i_e1[28] => i_e1[28].IN2
i_e1[29] => i_e1[29].IN2
i_e1[30] => i_e1[30].IN2
i_e1[31] => i_e1[31].IN2
i_e1_vld[0] => i_e1_vld[0].IN2
i_s1[0] => Mult0.IN54
i_s1[1] => Mult0.IN53
i_s1[2] => Mult0.IN52
i_s1[3] => Mult0.IN51
i_s1[4] => Mult0.IN50
i_s1[5] => Mult0.IN49
i_s1[6] => Mult0.IN48
i_s1[7] => Mult0.IN47
i_s1[8] => Mult0.IN46
i_s1[9] => Mult0.IN45
i_s1[10] => Mult0.IN44
i_s1[11] => Mult0.IN43
i_s1[12] => Mult0.IN42
i_s1[13] => Mult0.IN41
i_s1[14] => Mult0.IN40
i_s1[15] => Mult0.IN39
i_s1[16] => Mult0.IN38
i_s1[17] => Mult0.IN37
i_s1[18] => Mult0.IN36
i_s1[19] => Mult0.IN35
i_s1[20] => Mult0.IN34
i_s1[21] => Mult0.IN33
i_s1[22] => Mult0.IN32
i_s1[23] => Mult0.IN31
i_s1[24] => Mult0.IN30
i_s1[25] => Mult0.IN29
i_s1[26] => Mult0.IN28
i_s1[27] => Mult0.IN27
i_s1[28] => Mult0.IN26
i_s1[29] => Mult0.IN25
i_s1[30] => Mult0.IN24
i_s1[31] => Mult0.IN23
i_s1_vld[0] => ~NO_FANOUT~
o_l_busy[0] <= o_l_busy[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_l[0] <= qadd:qadd_h_e1_sub0.add_res
o_l[1] <= qadd:qadd_h_e1_sub0.add_res
o_l[2] <= qadd:qadd_h_e1_sub0.add_res
o_l[3] <= qadd:qadd_h_e1_sub0.add_res
o_l[4] <= qadd:qadd_h_e1_sub0.add_res
o_l[5] <= qadd:qadd_h_e1_sub0.add_res
o_l[6] <= qadd:qadd_h_e1_sub0.add_res
o_l[7] <= qadd:qadd_h_e1_sub0.add_res
o_l[8] <= qadd:qadd_h_e1_sub0.add_res
o_l[9] <= qadd:qadd_h_e1_sub0.add_res
o_l[10] <= qadd:qadd_h_e1_sub0.add_res
o_l[11] <= qadd:qadd_h_e1_sub0.add_res
o_l[12] <= qadd:qadd_h_e1_sub0.add_res
o_l[13] <= qadd:qadd_h_e1_sub0.add_res
o_l[14] <= qadd:qadd_h_e1_sub0.add_res
o_l[15] <= qadd:qadd_h_e1_sub0.add_res
o_l[16] <= qadd:qadd_h_e1_sub0.add_res
o_l[17] <= qadd:qadd_h_e1_sub0.add_res
o_l[18] <= qadd:qadd_h_e1_sub0.add_res
o_l[19] <= qadd:qadd_h_e1_sub0.add_res
o_l[20] <= qadd:qadd_h_e1_sub0.add_res
o_l[21] <= qadd:qadd_h_e1_sub0.add_res
o_l[22] <= qadd:qadd_h_e1_sub0.add_res
o_l[23] <= qadd:qadd_h_e1_sub0.add_res
o_l[24] <= qadd:qadd_h_e1_sub0.add_res
o_l[25] <= qadd:qadd_h_e1_sub0.add_res
o_l[26] <= qadd:qadd_h_e1_sub0.add_res
o_l[27] <= qadd:qadd_h_e1_sub0.add_res
o_l[28] <= qadd:qadd_h_e1_sub0.add_res
o_l[29] <= qadd:qadd_h_e1_sub0.add_res
o_l[30] <= qadd:qadd_h_e1_sub0.add_res
o_l[31] <= qadd:qadd_h_e1_sub0.add_res
o_l_vld[0] <= qadd:qadd_h_e1_sub0.add_res_vld
o_l_error[0] <= o_l_error[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|err_estimat|alt_cal_l:cal_l_inst|qadd:qadd_inst0
clk => res_vld.CLK
clk => res[0].CLK
clk => res[1].CLK
clk => res[2].CLK
clk => res[3].CLK
clk => res[4].CLK
clk => res[5].CLK
clk => res[6].CLK
clk => res[7].CLK
clk => res[8].CLK
clk => res[9].CLK
clk => res[10].CLK
clk => res[11].CLK
clk => res[12].CLK
clk => res[13].CLK
clk => res[14].CLK
clk => res[15].CLK
clk => res[16].CLK
clk => res[17].CLK
clk => res[18].CLK
clk => res[19].CLK
clk => res[20].CLK
clk => res[21].CLK
clk => res[22].CLK
clk => res[23].CLK
clk => res[24].CLK
clk => res[25].CLK
clk => res[26].CLK
clk => res[27].CLK
clk => res[28].CLK
clk => res[29].CLK
clk => res[30].CLK
clk => res[31].CLK
clk => res[32].CLK
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res_vld.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res_vld.DATAA
addend[0] => Add0.IN32
addend[0] => LessThan0.IN32
addend[0] => Add2.IN64
addend[0] => Add1.IN32
addend[1] => Add0.IN31
addend[1] => LessThan0.IN31
addend[1] => Add2.IN63
addend[1] => Add1.IN31
addend[2] => Add0.IN30
addend[2] => LessThan0.IN30
addend[2] => Add2.IN62
addend[2] => Add1.IN30
addend[3] => Add0.IN29
addend[3] => LessThan0.IN29
addend[3] => Add2.IN61
addend[3] => Add1.IN29
addend[4] => Add0.IN28
addend[4] => LessThan0.IN28
addend[4] => Add2.IN60
addend[4] => Add1.IN28
addend[5] => Add0.IN27
addend[5] => LessThan0.IN27
addend[5] => Add2.IN59
addend[5] => Add1.IN27
addend[6] => Add0.IN26
addend[6] => LessThan0.IN26
addend[6] => Add2.IN58
addend[6] => Add1.IN26
addend[7] => Add0.IN25
addend[7] => LessThan0.IN25
addend[7] => Add2.IN57
addend[7] => Add1.IN25
addend[8] => Add0.IN24
addend[8] => LessThan0.IN24
addend[8] => Add2.IN56
addend[8] => Add1.IN24
addend[9] => Add0.IN23
addend[9] => LessThan0.IN23
addend[9] => Add2.IN55
addend[9] => Add1.IN23
addend[10] => Add0.IN22
addend[10] => LessThan0.IN22
addend[10] => Add2.IN54
addend[10] => Add1.IN22
addend[11] => Add0.IN21
addend[11] => LessThan0.IN21
addend[11] => Add2.IN53
addend[11] => Add1.IN21
addend[12] => Add0.IN20
addend[12] => LessThan0.IN20
addend[12] => Add2.IN52
addend[12] => Add1.IN20
addend[13] => Add0.IN19
addend[13] => LessThan0.IN19
addend[13] => Add2.IN51
addend[13] => Add1.IN19
addend[14] => Add0.IN18
addend[14] => LessThan0.IN18
addend[14] => Add2.IN50
addend[14] => Add1.IN18
addend[15] => Add0.IN17
addend[15] => LessThan0.IN17
addend[15] => Add2.IN49
addend[15] => Add1.IN17
addend[16] => Add0.IN16
addend[16] => LessThan0.IN16
addend[16] => Add2.IN48
addend[16] => Add1.IN16
addend[17] => Add0.IN15
addend[17] => LessThan0.IN15
addend[17] => Add2.IN47
addend[17] => Add1.IN15
addend[18] => Add0.IN14
addend[18] => LessThan0.IN14
addend[18] => Add2.IN46
addend[18] => Add1.IN14
addend[19] => Add0.IN13
addend[19] => LessThan0.IN13
addend[19] => Add2.IN45
addend[19] => Add1.IN13
addend[20] => Add0.IN12
addend[20] => LessThan0.IN12
addend[20] => Add2.IN44
addend[20] => Add1.IN12
addend[21] => Add0.IN11
addend[21] => LessThan0.IN11
addend[21] => Add2.IN43
addend[21] => Add1.IN11
addend[22] => Add0.IN10
addend[22] => LessThan0.IN10
addend[22] => Add2.IN42
addend[22] => Add1.IN10
addend[23] => Add0.IN9
addend[23] => LessThan0.IN9
addend[23] => Add2.IN41
addend[23] => Add1.IN9
addend[24] => Add0.IN8
addend[24] => LessThan0.IN8
addend[24] => Add2.IN40
addend[24] => Add1.IN8
addend[25] => Add0.IN7
addend[25] => LessThan0.IN7
addend[25] => Add2.IN39
addend[25] => Add1.IN7
addend[26] => Add0.IN6
addend[26] => LessThan0.IN6
addend[26] => Add2.IN38
addend[26] => Add1.IN6
addend[27] => Add0.IN5
addend[27] => LessThan0.IN5
addend[27] => Add2.IN37
addend[27] => Add1.IN5
addend[28] => Add0.IN4
addend[28] => LessThan0.IN4
addend[28] => Add2.IN36
addend[28] => Add1.IN4
addend[29] => Add0.IN3
addend[29] => LessThan0.IN3
addend[29] => Add2.IN35
addend[29] => Add1.IN3
addend[30] => Add0.IN2
addend[30] => LessThan0.IN2
addend[30] => Add2.IN34
addend[30] => Add1.IN2
addend[31] => Add0.IN1
addend[31] => LessThan0.IN1
addend[31] => Add2.IN33
addend[31] => Add1.IN1
addend[32] => always0.IN0
addend[32] => res.DATAB
addend[32] => always0.IN0
adder[0] => Add0.IN64
adder[0] => Add1.IN64
adder[0] => LessThan0.IN64
adder[0] => Add2.IN32
adder[1] => Add0.IN63
adder[1] => Add1.IN63
adder[1] => LessThan0.IN63
adder[1] => Add2.IN31
adder[2] => Add0.IN62
adder[2] => Add1.IN62
adder[2] => LessThan0.IN62
adder[2] => Add2.IN30
adder[3] => Add0.IN61
adder[3] => Add1.IN61
adder[3] => LessThan0.IN61
adder[3] => Add2.IN29
adder[4] => Add0.IN60
adder[4] => Add1.IN60
adder[4] => LessThan0.IN60
adder[4] => Add2.IN28
adder[5] => Add0.IN59
adder[5] => Add1.IN59
adder[5] => LessThan0.IN59
adder[5] => Add2.IN27
adder[6] => Add0.IN58
adder[6] => Add1.IN58
adder[6] => LessThan0.IN58
adder[6] => Add2.IN26
adder[7] => Add0.IN57
adder[7] => Add1.IN57
adder[7] => LessThan0.IN57
adder[7] => Add2.IN25
adder[8] => Add0.IN56
adder[8] => Add1.IN56
adder[8] => LessThan0.IN56
adder[8] => Add2.IN24
adder[9] => Add0.IN55
adder[9] => Add1.IN55
adder[9] => LessThan0.IN55
adder[9] => Add2.IN23
adder[10] => Add0.IN54
adder[10] => Add1.IN54
adder[10] => LessThan0.IN54
adder[10] => Add2.IN22
adder[11] => Add0.IN53
adder[11] => Add1.IN53
adder[11] => LessThan0.IN53
adder[11] => Add2.IN21
adder[12] => Add0.IN52
adder[12] => Add1.IN52
adder[12] => LessThan0.IN52
adder[12] => Add2.IN20
adder[13] => Add0.IN51
adder[13] => Add1.IN51
adder[13] => LessThan0.IN51
adder[13] => Add2.IN19
adder[14] => Add0.IN50
adder[14] => Add1.IN50
adder[14] => LessThan0.IN50
adder[14] => Add2.IN18
adder[15] => Add0.IN49
adder[15] => Add1.IN49
adder[15] => LessThan0.IN49
adder[15] => Add2.IN17
adder[16] => Add0.IN48
adder[16] => Add1.IN48
adder[16] => LessThan0.IN48
adder[16] => Add2.IN16
adder[17] => Add0.IN47
adder[17] => Add1.IN47
adder[17] => LessThan0.IN47
adder[17] => Add2.IN15
adder[18] => Add0.IN46
adder[18] => Add1.IN46
adder[18] => LessThan0.IN46
adder[18] => Add2.IN14
adder[19] => Add0.IN45
adder[19] => Add1.IN45
adder[19] => LessThan0.IN45
adder[19] => Add2.IN13
adder[20] => Add0.IN44
adder[20] => Add1.IN44
adder[20] => LessThan0.IN44
adder[20] => Add2.IN12
adder[21] => Add0.IN43
adder[21] => Add1.IN43
adder[21] => LessThan0.IN43
adder[21] => Add2.IN11
adder[22] => Add0.IN42
adder[22] => Add1.IN42
adder[22] => LessThan0.IN42
adder[22] => Add2.IN10
adder[23] => Add0.IN41
adder[23] => Add1.IN41
adder[23] => LessThan0.IN41
adder[23] => Add2.IN9
adder[24] => Add0.IN40
adder[24] => Add1.IN40
adder[24] => LessThan0.IN40
adder[24] => Add2.IN8
adder[25] => Add0.IN39
adder[25] => Add1.IN39
adder[25] => LessThan0.IN39
adder[25] => Add2.IN7
adder[26] => Add0.IN38
adder[26] => Add1.IN38
adder[26] => LessThan0.IN38
adder[26] => Add2.IN6
adder[27] => Add0.IN37
adder[27] => Add1.IN37
adder[27] => LessThan0.IN37
adder[27] => Add2.IN5
adder[28] => Add0.IN36
adder[28] => Add1.IN36
adder[28] => LessThan0.IN36
adder[28] => Add2.IN4
adder[29] => Add0.IN35
adder[29] => Add1.IN35
adder[29] => LessThan0.IN35
adder[29] => Add2.IN3
adder[30] => Add0.IN34
adder[30] => Add1.IN34
adder[30] => LessThan0.IN34
adder[30] => Add2.IN2
adder[31] => Add0.IN33
adder[31] => Add1.IN33
adder[31] => LessThan0.IN33
adder[31] => Add2.IN1
adder[32] => always0.IN1
adder[32] => always0.IN1
add_res[0] <= res[0].DB_MAX_OUTPUT_PORT_TYPE
add_res[1] <= res[1].DB_MAX_OUTPUT_PORT_TYPE
add_res[2] <= res[2].DB_MAX_OUTPUT_PORT_TYPE
add_res[3] <= res[3].DB_MAX_OUTPUT_PORT_TYPE
add_res[4] <= res[4].DB_MAX_OUTPUT_PORT_TYPE
add_res[5] <= res[5].DB_MAX_OUTPUT_PORT_TYPE
add_res[6] <= res[6].DB_MAX_OUTPUT_PORT_TYPE
add_res[7] <= res[7].DB_MAX_OUTPUT_PORT_TYPE
add_res[8] <= res[8].DB_MAX_OUTPUT_PORT_TYPE
add_res[9] <= res[9].DB_MAX_OUTPUT_PORT_TYPE
add_res[10] <= res[10].DB_MAX_OUTPUT_PORT_TYPE
add_res[11] <= res[11].DB_MAX_OUTPUT_PORT_TYPE
add_res[12] <= res[12].DB_MAX_OUTPUT_PORT_TYPE
add_res[13] <= res[13].DB_MAX_OUTPUT_PORT_TYPE
add_res[14] <= res[14].DB_MAX_OUTPUT_PORT_TYPE
add_res[15] <= res[15].DB_MAX_OUTPUT_PORT_TYPE
add_res[16] <= res[16].DB_MAX_OUTPUT_PORT_TYPE
add_res[17] <= res[17].DB_MAX_OUTPUT_PORT_TYPE
add_res[18] <= res[18].DB_MAX_OUTPUT_PORT_TYPE
add_res[19] <= res[19].DB_MAX_OUTPUT_PORT_TYPE
add_res[20] <= res[20].DB_MAX_OUTPUT_PORT_TYPE
add_res[21] <= res[21].DB_MAX_OUTPUT_PORT_TYPE
add_res[22] <= res[22].DB_MAX_OUTPUT_PORT_TYPE
add_res[23] <= res[23].DB_MAX_OUTPUT_PORT_TYPE
add_res[24] <= res[24].DB_MAX_OUTPUT_PORT_TYPE
add_res[25] <= res[25].DB_MAX_OUTPUT_PORT_TYPE
add_res[26] <= res[26].DB_MAX_OUTPUT_PORT_TYPE
add_res[27] <= res[27].DB_MAX_OUTPUT_PORT_TYPE
add_res[28] <= res[28].DB_MAX_OUTPUT_PORT_TYPE
add_res[29] <= res[29].DB_MAX_OUTPUT_PORT_TYPE
add_res[30] <= res[30].DB_MAX_OUTPUT_PORT_TYPE
add_res[31] <= res[31].DB_MAX_OUTPUT_PORT_TYPE
add_res[32] <= res[32].DB_MAX_OUTPUT_PORT_TYPE
add_res_vld <= res_vld.DB_MAX_OUTPUT_PORT_TYPE


|err_estimat|alt_cal_l:cal_l_inst|int2float:int2i2f_e1
clk => clk.IN6
ce => ce.IN6
rm[0] => rm[0].IN1
rm[1] => rm[1].IN1
rm[2] => rm[2].IN1
i[0] => comb.DATAA
i[0] => Add0.IN33
i[0] => Equal0.IN31
i[1] => comb.DATAA
i[1] => Add0.IN32
i[1] => Equal0.IN30
i[2] => comb.DATAA
i[2] => Add0.IN31
i[2] => Equal0.IN29
i[3] => comb.DATAA
i[3] => Add0.IN30
i[3] => Equal0.IN28
i[4] => comb.DATAA
i[4] => Add0.IN29
i[4] => Equal0.IN27
i[5] => comb.DATAA
i[5] => Add0.IN28
i[5] => Equal0.IN26
i[6] => comb.DATAA
i[6] => Add0.IN27
i[6] => Equal0.IN25
i[7] => comb.DATAA
i[7] => Add0.IN26
i[7] => Equal0.IN24
i[8] => comb.DATAA
i[8] => Add0.IN25
i[8] => Equal0.IN23
i[9] => comb.DATAA
i[9] => Add0.IN24
i[9] => Equal0.IN22
i[10] => comb.DATAA
i[10] => Add0.IN23
i[10] => Equal0.IN21
i[11] => comb.DATAA
i[11] => Add0.IN22
i[11] => Equal0.IN20
i[12] => comb.DATAA
i[12] => Add0.IN21
i[12] => Equal0.IN19
i[13] => comb.DATAA
i[13] => Add0.IN20
i[13] => Equal0.IN18
i[14] => comb.DATAA
i[14] => Add0.IN19
i[14] => Equal0.IN17
i[15] => comb.DATAA
i[15] => Add0.IN18
i[15] => Equal0.IN16
i[16] => comb.DATAA
i[16] => Add0.IN17
i[16] => Equal0.IN15
i[17] => comb.DATAA
i[17] => Add0.IN16
i[17] => Equal0.IN14
i[18] => comb.DATAA
i[18] => Add0.IN15
i[18] => Equal0.IN13
i[19] => comb.DATAA
i[19] => Add0.IN14
i[19] => Equal0.IN12
i[20] => comb.DATAA
i[20] => Add0.IN13
i[20] => Equal0.IN11
i[21] => comb.DATAA
i[21] => Add0.IN12
i[21] => Equal0.IN10
i[22] => comb.DATAA
i[22] => Add0.IN11
i[22] => Equal0.IN9
i[23] => comb.DATAA
i[23] => Add0.IN10
i[23] => Equal0.IN8
i[24] => comb.DATAA
i[24] => Add0.IN9
i[24] => Equal0.IN7
i[25] => comb.DATAA
i[25] => Add0.IN8
i[25] => Equal0.IN6
i[26] => comb.DATAA
i[26] => Add0.IN7
i[26] => Equal0.IN5
i[27] => comb.DATAA
i[27] => Add0.IN6
i[27] => Equal0.IN4
i[28] => comb.DATAA
i[28] => Add0.IN5
i[28] => Equal0.IN3
i[29] => comb.DATAA
i[29] => Add0.IN4
i[29] => Equal0.IN2
i[30] => comb.DATAA
i[30] => Add0.IN3
i[30] => Equal0.IN1
i[31] => i[31].IN1
o[0] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
o[6] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
o[7] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
o[8] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
o[9] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
o[10] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
o[11] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
o[12] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
o[13] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
o[14] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
o[15] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
o[16] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
o[17] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
o[18] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
o[19] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
o[20] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
o[21] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
o[22] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
o[23] <= comb.DB_MAX_OUTPUT_PORT_TYPE
o[24] <= comb.DB_MAX_OUTPUT_PORT_TYPE
o[25] <= comb.DB_MAX_OUTPUT_PORT_TYPE
o[26] <= comb.DB_MAX_OUTPUT_PORT_TYPE
o[27] <= comb.DB_MAX_OUTPUT_PORT_TYPE
o[28] <= comb.DB_MAX_OUTPUT_PORT_TYPE
o[29] <= comb.DB_MAX_OUTPUT_PORT_TYPE
o[30] <= comb.DB_MAX_OUTPUT_PORT_TYPE
o[31] <= delay:u3.o
o_vld <= delay:u4.o


|err_estimat|alt_cal_l:cal_l_inst|int2float:int2i2f_e1|delay:u0
clk => o[1]~reg0.CLK
clk => o[2]~reg0.CLK
ce => o[1]~reg0.ENA
ce => o[2]~reg0.ENA
i[1] => o[1]~reg0.DATAIN
i[2] => o[2]~reg0.DATAIN
o[1] <= o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|err_estimat|alt_cal_l:cal_l_inst|int2float:int2i2f_e1|delay:u1
clk => o[1]~reg0.CLK
ce => o[1]~reg0.ENA
i[1] => o[1]~reg0.DATAIN
o[1] <= o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|err_estimat|alt_cal_l:cal_l_inst|int2float:int2i2f_e1|delay:u2
clk => o[1]~reg0.CLK
clk => o[2]~reg0.CLK
clk => o[3]~reg0.CLK
clk => o[4]~reg0.CLK
clk => o[5]~reg0.CLK
clk => o[6]~reg0.CLK
clk => o[7]~reg0.CLK
clk => o[8]~reg0.CLK
clk => o[9]~reg0.CLK
clk => o[10]~reg0.CLK
clk => o[11]~reg0.CLK
clk => o[12]~reg0.CLK
clk => o[13]~reg0.CLK
clk => o[14]~reg0.CLK
clk => o[15]~reg0.CLK
clk => o[16]~reg0.CLK
clk => o[17]~reg0.CLK
clk => o[18]~reg0.CLK
clk => o[19]~reg0.CLK
clk => o[20]~reg0.CLK
clk => o[21]~reg0.CLK
clk => o[22]~reg0.CLK
clk => o[23]~reg0.CLK
clk => o[24]~reg0.CLK
clk => o[25]~reg0.CLK
clk => o[26]~reg0.CLK
clk => o[27]~reg0.CLK
clk => o[28]~reg0.CLK
clk => o[29]~reg0.CLK
clk => o[30]~reg0.CLK
clk => o[31]~reg0.CLK
clk => o[32]~reg0.CLK
ce => o[1]~reg0.ENA
ce => o[2]~reg0.ENA
ce => o[3]~reg0.ENA
ce => o[4]~reg0.ENA
ce => o[5]~reg0.ENA
ce => o[6]~reg0.ENA
ce => o[7]~reg0.ENA
ce => o[8]~reg0.ENA
ce => o[9]~reg0.ENA
ce => o[10]~reg0.ENA
ce => o[11]~reg0.ENA
ce => o[12]~reg0.ENA
ce => o[13]~reg0.ENA
ce => o[14]~reg0.ENA
ce => o[15]~reg0.ENA
ce => o[16]~reg0.ENA
ce => o[17]~reg0.ENA
ce => o[18]~reg0.ENA
ce => o[19]~reg0.ENA
ce => o[20]~reg0.ENA
ce => o[21]~reg0.ENA
ce => o[22]~reg0.ENA
ce => o[23]~reg0.ENA
ce => o[24]~reg0.ENA
ce => o[25]~reg0.ENA
ce => o[26]~reg0.ENA
ce => o[27]~reg0.ENA
ce => o[28]~reg0.ENA
ce => o[29]~reg0.ENA
ce => o[30]~reg0.ENA
ce => o[31]~reg0.ENA
ce => o[32]~reg0.ENA
i[1] => o[1]~reg0.DATAIN
i[2] => o[2]~reg0.DATAIN
i[3] => o[3]~reg0.DATAIN
i[4] => o[4]~reg0.DATAIN
i[5] => o[5]~reg0.DATAIN
i[6] => o[6]~reg0.DATAIN
i[7] => o[7]~reg0.DATAIN
i[8] => o[8]~reg0.DATAIN
i[9] => o[9]~reg0.DATAIN
i[10] => o[10]~reg0.DATAIN
i[11] => o[11]~reg0.DATAIN
i[12] => o[12]~reg0.DATAIN
i[13] => o[13]~reg0.DATAIN
i[14] => o[14]~reg0.DATAIN
i[15] => o[15]~reg0.DATAIN
i[16] => o[16]~reg0.DATAIN
i[17] => o[17]~reg0.DATAIN
i[18] => o[18]~reg0.DATAIN
i[19] => o[19]~reg0.DATAIN
i[20] => o[20]~reg0.DATAIN
i[21] => o[21]~reg0.DATAIN
i[22] => o[22]~reg0.DATAIN
i[23] => o[23]~reg0.DATAIN
i[24] => o[24]~reg0.DATAIN
i[25] => o[25]~reg0.DATAIN
i[26] => o[26]~reg0.DATAIN
i[27] => o[27]~reg0.DATAIN
i[28] => o[28]~reg0.DATAIN
i[29] => o[29]~reg0.DATAIN
i[30] => o[30]~reg0.DATAIN
i[31] => o[31]~reg0.DATAIN
i[32] => o[32]~reg0.DATAIN
o[1] <= o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[6] <= o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[7] <= o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[8] <= o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[9] <= o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[10] <= o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[11] <= o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[12] <= o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[13] <= o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[14] <= o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[15] <= o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[16] <= o[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[17] <= o[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[18] <= o[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[19] <= o[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[20] <= o[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[21] <= o[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[22] <= o[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[23] <= o[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[24] <= o[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[25] <= o[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[26] <= o[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[27] <= o[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[28] <= o[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[29] <= o[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[30] <= o[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[31] <= o[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[32] <= o[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|err_estimat|alt_cal_l:cal_l_inst|int2float:int2i2f_e1|delay:u3
clk => o[1]~reg0.CLK
ce => o[1]~reg0.ENA
i[1] => o[1]~reg0.DATAIN
o[1] <= o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|err_estimat|alt_cal_l:cal_l_inst|int2float:int2i2f_e1|delay:u4
clk => o[1]~reg0.CLK
ce => o[1]~reg0.ENA
i[1] => o[1]~reg0.DATAIN
o[1] <= o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|err_estimat|alt_cal_l:cal_l_inst|int2float:int2i2f_e1|cntlz32Reg:u4__duplicate
clk => o[0]~reg0.CLK
clk => o[1]~reg0.CLK
clk => o[2]~reg0.CLK
clk => o[3]~reg0.CLK
clk => o[4]~reg0.CLK
clk => o[5]~reg0.CLK
ce => o[0]~reg0.ENA
ce => o[1]~reg0.ENA
ce => o[2]~reg0.ENA
ce => o[3]~reg0.ENA
ce => o[4]~reg0.ENA
ce => o[5]~reg0.ENA
i[0] => i[0].IN1
i[1] => i[1].IN1
i[2] => i[2].IN1
i[3] => i[3].IN1
i[4] => i[4].IN1
i[5] => i[5].IN1
i[6] => i[6].IN1
i[7] => i[7].IN1
i[8] => i[8].IN1
i[9] => i[9].IN1
i[10] => i[10].IN1
i[11] => i[11].IN1
i[12] => i[12].IN1
i[13] => i[13].IN1
i[14] => i[14].IN1
i[15] => i[15].IN1
i[16] => i[16].IN1
i[17] => i[17].IN1
i[18] => i[18].IN1
i[19] => i[19].IN1
i[20] => i[20].IN1
i[21] => i[21].IN1
i[22] => i[22].IN1
i[23] => i[23].IN1
i[24] => i[24].IN1
i[25] => i[25].IN1
i[26] => i[26].IN1
i[27] => i[27].IN1
i[28] => i[28].IN1
i[29] => i[29].IN1
i[30] => i[30].IN1
i[31] => i[31].IN1
o[0] <= o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|err_estimat|alt_cal_l:cal_l_inst|int2float:int2i2f_e1|cntlz32Reg:u4__duplicate|cntlz32:u1
i[0] => i[0].IN1
i[1] => i[1].IN1
i[2] => i[2].IN1
i[3] => i[3].IN1
i[4] => i[4].IN1
i[5] => i[5].IN1
i[6] => i[6].IN1
i[7] => i[7].IN1
i[8] => i[8].IN1
i[9] => i[9].IN1
i[10] => i[10].IN1
i[11] => i[11].IN1
i[12] => i[12].IN1
i[13] => i[13].IN1
i[14] => i[14].IN1
i[15] => i[15].IN1
i[16] => i[16].IN1
i[17] => i[17].IN1
i[18] => i[18].IN1
i[19] => i[19].IN1
i[20] => i[20].IN1
i[21] => i[21].IN1
i[22] => i[22].IN1
i[23] => i[23].IN1
i[24] => i[24].IN1
i[25] => i[25].IN1
i[26] => i[26].IN1
i[27] => i[27].IN1
i[28] => i[28].IN1
i[29] => i[29].IN1
i[30] => i[30].IN1
i[31] => i[31].IN1
o[0] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= o.DB_MAX_OUTPUT_PORT_TYPE


|err_estimat|alt_cal_l:cal_l_inst|int2float:int2i2f_e1|cntlz32Reg:u4__duplicate|cntlz32:u1|cntlz8:u1
i[0] => Ram0.RADDR
i[1] => Ram0.RADDR1
i[2] => Ram0.RADDR2
i[3] => Ram0.RADDR3
i[4] => Ram0.RADDR4
i[5] => Ram0.RADDR5
i[6] => Ram0.RADDR6
i[7] => Ram0.RADDR7
o[0] <= Ram0.DATAOUT
o[1] <= Ram0.DATAOUT1
o[2] <= Ram0.DATAOUT2
o[3] <= Ram0.DATAOUT3


|err_estimat|alt_cal_l:cal_l_inst|int2float:int2i2f_e1|cntlz32Reg:u4__duplicate|cntlz32:u1|cntlz8:u2
i[0] => Ram0.RADDR
i[1] => Ram0.RADDR1
i[2] => Ram0.RADDR2
i[3] => Ram0.RADDR3
i[4] => Ram0.RADDR4
i[5] => Ram0.RADDR5
i[6] => Ram0.RADDR6
i[7] => Ram0.RADDR7
o[0] <= Ram0.DATAOUT
o[1] <= Ram0.DATAOUT1
o[2] <= Ram0.DATAOUT2
o[3] <= Ram0.DATAOUT3


|err_estimat|alt_cal_l:cal_l_inst|int2float:int2i2f_e1|cntlz32Reg:u4__duplicate|cntlz32:u1|cntlz8:u3
i[0] => Ram0.RADDR
i[1] => Ram0.RADDR1
i[2] => Ram0.RADDR2
i[3] => Ram0.RADDR3
i[4] => Ram0.RADDR4
i[5] => Ram0.RADDR5
i[6] => Ram0.RADDR6
i[7] => Ram0.RADDR7
o[0] <= Ram0.DATAOUT
o[1] <= Ram0.DATAOUT1
o[2] <= Ram0.DATAOUT2
o[3] <= Ram0.DATAOUT3


|err_estimat|alt_cal_l:cal_l_inst|int2float:int2i2f_e1|cntlz32Reg:u4__duplicate|cntlz32:u1|cntlz8:u4
i[0] => Ram0.RADDR
i[1] => Ram0.RADDR1
i[2] => Ram0.RADDR2
i[3] => Ram0.RADDR3
i[4] => Ram0.RADDR4
i[5] => Ram0.RADDR5
i[6] => Ram0.RADDR6
i[7] => Ram0.RADDR7
o[0] <= Ram0.DATAOUT
o[1] <= Ram0.DATAOUT1
o[2] <= Ram0.DATAOUT2
o[3] <= Ram0.DATAOUT3


|err_estimat|alt_cal_l:cal_l_inst|int2float:int2i2f_1sube1
clk => clk.IN6
ce => ce.IN6
rm[0] => rm[0].IN1
rm[1] => rm[1].IN1
rm[2] => rm[2].IN1
i[0] => comb.DATAA
i[0] => Add0.IN33
i[0] => Equal0.IN31
i[1] => comb.DATAA
i[1] => Add0.IN32
i[1] => Equal0.IN30
i[2] => comb.DATAA
i[2] => Add0.IN31
i[2] => Equal0.IN29
i[3] => comb.DATAA
i[3] => Add0.IN30
i[3] => Equal0.IN28
i[4] => comb.DATAA
i[4] => Add0.IN29
i[4] => Equal0.IN27
i[5] => comb.DATAA
i[5] => Add0.IN28
i[5] => Equal0.IN26
i[6] => comb.DATAA
i[6] => Add0.IN27
i[6] => Equal0.IN25
i[7] => comb.DATAA
i[7] => Add0.IN26
i[7] => Equal0.IN24
i[8] => comb.DATAA
i[8] => Add0.IN25
i[8] => Equal0.IN23
i[9] => comb.DATAA
i[9] => Add0.IN24
i[9] => Equal0.IN22
i[10] => comb.DATAA
i[10] => Add0.IN23
i[10] => Equal0.IN21
i[11] => comb.DATAA
i[11] => Add0.IN22
i[11] => Equal0.IN20
i[12] => comb.DATAA
i[12] => Add0.IN21
i[12] => Equal0.IN19
i[13] => comb.DATAA
i[13] => Add0.IN20
i[13] => Equal0.IN18
i[14] => comb.DATAA
i[14] => Add0.IN19
i[14] => Equal0.IN17
i[15] => comb.DATAA
i[15] => Add0.IN18
i[15] => Equal0.IN16
i[16] => comb.DATAA
i[16] => Add0.IN17
i[16] => Equal0.IN15
i[17] => comb.DATAA
i[17] => Add0.IN16
i[17] => Equal0.IN14
i[18] => comb.DATAA
i[18] => Add0.IN15
i[18] => Equal0.IN13
i[19] => comb.DATAA
i[19] => Add0.IN14
i[19] => Equal0.IN12
i[20] => comb.DATAA
i[20] => Add0.IN13
i[20] => Equal0.IN11
i[21] => comb.DATAA
i[21] => Add0.IN12
i[21] => Equal0.IN10
i[22] => comb.DATAA
i[22] => Add0.IN11
i[22] => Equal0.IN9
i[23] => comb.DATAA
i[23] => Add0.IN10
i[23] => Equal0.IN8
i[24] => comb.DATAA
i[24] => Add0.IN9
i[24] => Equal0.IN7
i[25] => comb.DATAA
i[25] => Add0.IN8
i[25] => Equal0.IN6
i[26] => comb.DATAA
i[26] => Add0.IN7
i[26] => Equal0.IN5
i[27] => comb.DATAA
i[27] => Add0.IN6
i[27] => Equal0.IN4
i[28] => comb.DATAA
i[28] => Add0.IN5
i[28] => Equal0.IN3
i[29] => comb.DATAA
i[29] => Add0.IN4
i[29] => Equal0.IN2
i[30] => comb.DATAA
i[30] => Add0.IN3
i[30] => Equal0.IN1
i[31] => i[31].IN1
o[0] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
o[6] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
o[7] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
o[8] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
o[9] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
o[10] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
o[11] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
o[12] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
o[13] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
o[14] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
o[15] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
o[16] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
o[17] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
o[18] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
o[19] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
o[20] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
o[21] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
o[22] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
o[23] <= comb.DB_MAX_OUTPUT_PORT_TYPE
o[24] <= comb.DB_MAX_OUTPUT_PORT_TYPE
o[25] <= comb.DB_MAX_OUTPUT_PORT_TYPE
o[26] <= comb.DB_MAX_OUTPUT_PORT_TYPE
o[27] <= comb.DB_MAX_OUTPUT_PORT_TYPE
o[28] <= comb.DB_MAX_OUTPUT_PORT_TYPE
o[29] <= comb.DB_MAX_OUTPUT_PORT_TYPE
o[30] <= comb.DB_MAX_OUTPUT_PORT_TYPE
o[31] <= delay:u3.o
o_vld <= delay:u4.o


|err_estimat|alt_cal_l:cal_l_inst|int2float:int2i2f_1sube1|delay:u0
clk => o[1]~reg0.CLK
clk => o[2]~reg0.CLK
ce => o[1]~reg0.ENA
ce => o[2]~reg0.ENA
i[1] => o[1]~reg0.DATAIN
i[2] => o[2]~reg0.DATAIN
o[1] <= o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|err_estimat|alt_cal_l:cal_l_inst|int2float:int2i2f_1sube1|delay:u1
clk => o[1]~reg0.CLK
ce => o[1]~reg0.ENA
i[1] => o[1]~reg0.DATAIN
o[1] <= o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|err_estimat|alt_cal_l:cal_l_inst|int2float:int2i2f_1sube1|delay:u2
clk => o[1]~reg0.CLK
clk => o[2]~reg0.CLK
clk => o[3]~reg0.CLK
clk => o[4]~reg0.CLK
clk => o[5]~reg0.CLK
clk => o[6]~reg0.CLK
clk => o[7]~reg0.CLK
clk => o[8]~reg0.CLK
clk => o[9]~reg0.CLK
clk => o[10]~reg0.CLK
clk => o[11]~reg0.CLK
clk => o[12]~reg0.CLK
clk => o[13]~reg0.CLK
clk => o[14]~reg0.CLK
clk => o[15]~reg0.CLK
clk => o[16]~reg0.CLK
clk => o[17]~reg0.CLK
clk => o[18]~reg0.CLK
clk => o[19]~reg0.CLK
clk => o[20]~reg0.CLK
clk => o[21]~reg0.CLK
clk => o[22]~reg0.CLK
clk => o[23]~reg0.CLK
clk => o[24]~reg0.CLK
clk => o[25]~reg0.CLK
clk => o[26]~reg0.CLK
clk => o[27]~reg0.CLK
clk => o[28]~reg0.CLK
clk => o[29]~reg0.CLK
clk => o[30]~reg0.CLK
clk => o[31]~reg0.CLK
clk => o[32]~reg0.CLK
ce => o[1]~reg0.ENA
ce => o[2]~reg0.ENA
ce => o[3]~reg0.ENA
ce => o[4]~reg0.ENA
ce => o[5]~reg0.ENA
ce => o[6]~reg0.ENA
ce => o[7]~reg0.ENA
ce => o[8]~reg0.ENA
ce => o[9]~reg0.ENA
ce => o[10]~reg0.ENA
ce => o[11]~reg0.ENA
ce => o[12]~reg0.ENA
ce => o[13]~reg0.ENA
ce => o[14]~reg0.ENA
ce => o[15]~reg0.ENA
ce => o[16]~reg0.ENA
ce => o[17]~reg0.ENA
ce => o[18]~reg0.ENA
ce => o[19]~reg0.ENA
ce => o[20]~reg0.ENA
ce => o[21]~reg0.ENA
ce => o[22]~reg0.ENA
ce => o[23]~reg0.ENA
ce => o[24]~reg0.ENA
ce => o[25]~reg0.ENA
ce => o[26]~reg0.ENA
ce => o[27]~reg0.ENA
ce => o[28]~reg0.ENA
ce => o[29]~reg0.ENA
ce => o[30]~reg0.ENA
ce => o[31]~reg0.ENA
ce => o[32]~reg0.ENA
i[1] => o[1]~reg0.DATAIN
i[2] => o[2]~reg0.DATAIN
i[3] => o[3]~reg0.DATAIN
i[4] => o[4]~reg0.DATAIN
i[5] => o[5]~reg0.DATAIN
i[6] => o[6]~reg0.DATAIN
i[7] => o[7]~reg0.DATAIN
i[8] => o[8]~reg0.DATAIN
i[9] => o[9]~reg0.DATAIN
i[10] => o[10]~reg0.DATAIN
i[11] => o[11]~reg0.DATAIN
i[12] => o[12]~reg0.DATAIN
i[13] => o[13]~reg0.DATAIN
i[14] => o[14]~reg0.DATAIN
i[15] => o[15]~reg0.DATAIN
i[16] => o[16]~reg0.DATAIN
i[17] => o[17]~reg0.DATAIN
i[18] => o[18]~reg0.DATAIN
i[19] => o[19]~reg0.DATAIN
i[20] => o[20]~reg0.DATAIN
i[21] => o[21]~reg0.DATAIN
i[22] => o[22]~reg0.DATAIN
i[23] => o[23]~reg0.DATAIN
i[24] => o[24]~reg0.DATAIN
i[25] => o[25]~reg0.DATAIN
i[26] => o[26]~reg0.DATAIN
i[27] => o[27]~reg0.DATAIN
i[28] => o[28]~reg0.DATAIN
i[29] => o[29]~reg0.DATAIN
i[30] => o[30]~reg0.DATAIN
i[31] => o[31]~reg0.DATAIN
i[32] => o[32]~reg0.DATAIN
o[1] <= o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[6] <= o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[7] <= o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[8] <= o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[9] <= o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[10] <= o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[11] <= o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[12] <= o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[13] <= o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[14] <= o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[15] <= o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[16] <= o[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[17] <= o[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[18] <= o[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[19] <= o[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[20] <= o[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[21] <= o[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[22] <= o[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[23] <= o[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[24] <= o[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[25] <= o[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[26] <= o[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[27] <= o[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[28] <= o[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[29] <= o[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[30] <= o[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[31] <= o[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[32] <= o[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|err_estimat|alt_cal_l:cal_l_inst|int2float:int2i2f_1sube1|delay:u3
clk => o[1]~reg0.CLK
ce => o[1]~reg0.ENA
i[1] => o[1]~reg0.DATAIN
o[1] <= o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|err_estimat|alt_cal_l:cal_l_inst|int2float:int2i2f_1sube1|delay:u4
clk => o[1]~reg0.CLK
ce => o[1]~reg0.ENA
i[1] => o[1]~reg0.DATAIN
o[1] <= o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|err_estimat|alt_cal_l:cal_l_inst|int2float:int2i2f_1sube1|cntlz32Reg:u4__duplicate
clk => o[0]~reg0.CLK
clk => o[1]~reg0.CLK
clk => o[2]~reg0.CLK
clk => o[3]~reg0.CLK
clk => o[4]~reg0.CLK
clk => o[5]~reg0.CLK
ce => o[0]~reg0.ENA
ce => o[1]~reg0.ENA
ce => o[2]~reg0.ENA
ce => o[3]~reg0.ENA
ce => o[4]~reg0.ENA
ce => o[5]~reg0.ENA
i[0] => i[0].IN1
i[1] => i[1].IN1
i[2] => i[2].IN1
i[3] => i[3].IN1
i[4] => i[4].IN1
i[5] => i[5].IN1
i[6] => i[6].IN1
i[7] => i[7].IN1
i[8] => i[8].IN1
i[9] => i[9].IN1
i[10] => i[10].IN1
i[11] => i[11].IN1
i[12] => i[12].IN1
i[13] => i[13].IN1
i[14] => i[14].IN1
i[15] => i[15].IN1
i[16] => i[16].IN1
i[17] => i[17].IN1
i[18] => i[18].IN1
i[19] => i[19].IN1
i[20] => i[20].IN1
i[21] => i[21].IN1
i[22] => i[22].IN1
i[23] => i[23].IN1
i[24] => i[24].IN1
i[25] => i[25].IN1
i[26] => i[26].IN1
i[27] => i[27].IN1
i[28] => i[28].IN1
i[29] => i[29].IN1
i[30] => i[30].IN1
i[31] => i[31].IN1
o[0] <= o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|err_estimat|alt_cal_l:cal_l_inst|int2float:int2i2f_1sube1|cntlz32Reg:u4__duplicate|cntlz32:u1
i[0] => i[0].IN1
i[1] => i[1].IN1
i[2] => i[2].IN1
i[3] => i[3].IN1
i[4] => i[4].IN1
i[5] => i[5].IN1
i[6] => i[6].IN1
i[7] => i[7].IN1
i[8] => i[8].IN1
i[9] => i[9].IN1
i[10] => i[10].IN1
i[11] => i[11].IN1
i[12] => i[12].IN1
i[13] => i[13].IN1
i[14] => i[14].IN1
i[15] => i[15].IN1
i[16] => i[16].IN1
i[17] => i[17].IN1
i[18] => i[18].IN1
i[19] => i[19].IN1
i[20] => i[20].IN1
i[21] => i[21].IN1
i[22] => i[22].IN1
i[23] => i[23].IN1
i[24] => i[24].IN1
i[25] => i[25].IN1
i[26] => i[26].IN1
i[27] => i[27].IN1
i[28] => i[28].IN1
i[29] => i[29].IN1
i[30] => i[30].IN1
i[31] => i[31].IN1
o[0] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= o.DB_MAX_OUTPUT_PORT_TYPE


|err_estimat|alt_cal_l:cal_l_inst|int2float:int2i2f_1sube1|cntlz32Reg:u4__duplicate|cntlz32:u1|cntlz8:u1
i[0] => Ram0.RADDR
i[1] => Ram0.RADDR1
i[2] => Ram0.RADDR2
i[3] => Ram0.RADDR3
i[4] => Ram0.RADDR4
i[5] => Ram0.RADDR5
i[6] => Ram0.RADDR6
i[7] => Ram0.RADDR7
o[0] <= Ram0.DATAOUT
o[1] <= Ram0.DATAOUT1
o[2] <= Ram0.DATAOUT2
o[3] <= Ram0.DATAOUT3


|err_estimat|alt_cal_l:cal_l_inst|int2float:int2i2f_1sube1|cntlz32Reg:u4__duplicate|cntlz32:u1|cntlz8:u2
i[0] => Ram0.RADDR
i[1] => Ram0.RADDR1
i[2] => Ram0.RADDR2
i[3] => Ram0.RADDR3
i[4] => Ram0.RADDR4
i[5] => Ram0.RADDR5
i[6] => Ram0.RADDR6
i[7] => Ram0.RADDR7
o[0] <= Ram0.DATAOUT
o[1] <= Ram0.DATAOUT1
o[2] <= Ram0.DATAOUT2
o[3] <= Ram0.DATAOUT3


|err_estimat|alt_cal_l:cal_l_inst|int2float:int2i2f_1sube1|cntlz32Reg:u4__duplicate|cntlz32:u1|cntlz8:u3
i[0] => Ram0.RADDR
i[1] => Ram0.RADDR1
i[2] => Ram0.RADDR2
i[3] => Ram0.RADDR3
i[4] => Ram0.RADDR4
i[5] => Ram0.RADDR5
i[6] => Ram0.RADDR6
i[7] => Ram0.RADDR7
o[0] <= Ram0.DATAOUT
o[1] <= Ram0.DATAOUT1
o[2] <= Ram0.DATAOUT2
o[3] <= Ram0.DATAOUT3


|err_estimat|alt_cal_l:cal_l_inst|int2float:int2i2f_1sube1|cntlz32Reg:u4__duplicate|cntlz32:u1|cntlz8:u4
i[0] => Ram0.RADDR
i[1] => Ram0.RADDR1
i[2] => Ram0.RADDR2
i[3] => Ram0.RADDR3
i[4] => Ram0.RADDR4
i[5] => Ram0.RADDR5
i[6] => Ram0.RADDR6
i[7] => Ram0.RADDR7
o[0] <= Ram0.DATAOUT
o[1] <= Ram0.DATAOUT1
o[2] <= Ram0.DATAOUT2
o[3] <= Ram0.DATAOUT3


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u0
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
areset => areset.IN1
clk => clk.IN1
en[0] => en[0].IN1
q[0] <= log2_single_altera_fp_functions_161_kypxfny:fp_functions_0.q
q[1] <= log2_single_altera_fp_functions_161_kypxfny:fp_functions_0.q
q[2] <= log2_single_altera_fp_functions_161_kypxfny:fp_functions_0.q
q[3] <= log2_single_altera_fp_functions_161_kypxfny:fp_functions_0.q
q[4] <= log2_single_altera_fp_functions_161_kypxfny:fp_functions_0.q
q[5] <= log2_single_altera_fp_functions_161_kypxfny:fp_functions_0.q
q[6] <= log2_single_altera_fp_functions_161_kypxfny:fp_functions_0.q
q[7] <= log2_single_altera_fp_functions_161_kypxfny:fp_functions_0.q
q[8] <= log2_single_altera_fp_functions_161_kypxfny:fp_functions_0.q
q[9] <= log2_single_altera_fp_functions_161_kypxfny:fp_functions_0.q
q[10] <= log2_single_altera_fp_functions_161_kypxfny:fp_functions_0.q
q[11] <= log2_single_altera_fp_functions_161_kypxfny:fp_functions_0.q
q[12] <= log2_single_altera_fp_functions_161_kypxfny:fp_functions_0.q
q[13] <= log2_single_altera_fp_functions_161_kypxfny:fp_functions_0.q
q[14] <= log2_single_altera_fp_functions_161_kypxfny:fp_functions_0.q
q[15] <= log2_single_altera_fp_functions_161_kypxfny:fp_functions_0.q
q[16] <= log2_single_altera_fp_functions_161_kypxfny:fp_functions_0.q
q[17] <= log2_single_altera_fp_functions_161_kypxfny:fp_functions_0.q
q[18] <= log2_single_altera_fp_functions_161_kypxfny:fp_functions_0.q
q[19] <= log2_single_altera_fp_functions_161_kypxfny:fp_functions_0.q
q[20] <= log2_single_altera_fp_functions_161_kypxfny:fp_functions_0.q
q[21] <= log2_single_altera_fp_functions_161_kypxfny:fp_functions_0.q
q[22] <= log2_single_altera_fp_functions_161_kypxfny:fp_functions_0.q
q[23] <= log2_single_altera_fp_functions_161_kypxfny:fp_functions_0.q
q[24] <= log2_single_altera_fp_functions_161_kypxfny:fp_functions_0.q
q[25] <= log2_single_altera_fp_functions_161_kypxfny:fp_functions_0.q
q[26] <= log2_single_altera_fp_functions_161_kypxfny:fp_functions_0.q
q[27] <= log2_single_altera_fp_functions_161_kypxfny:fp_functions_0.q
q[28] <= log2_single_altera_fp_functions_161_kypxfny:fp_functions_0.q
q[29] <= log2_single_altera_fp_functions_161_kypxfny:fp_functions_0.q
q[30] <= log2_single_altera_fp_functions_161_kypxfny:fp_functions_0.q
q[31] <= log2_single_altera_fp_functions_161_kypxfny:fp_functions_0.q


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u0|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0
a[0] => dspba_delay:redist23_frac_x_uid16_fpLog2Test_b_2.xin[0]
a[0] => Equal15.IN24
a[1] => dspba_delay:redist23_frac_x_uid16_fpLog2Test_b_2.xin[1]
a[1] => Equal15.IN23
a[2] => dspba_delay:redist23_frac_x_uid16_fpLog2Test_b_2.xin[2]
a[2] => Equal15.IN22
a[3] => dspba_delay:redist23_frac_x_uid16_fpLog2Test_b_2.xin[3]
a[3] => Equal15.IN21
a[4] => dspba_delay:redist23_frac_x_uid16_fpLog2Test_b_2.xin[4]
a[4] => Equal15.IN20
a[5] => dspba_delay:redist23_frac_x_uid16_fpLog2Test_b_2.xin[5]
a[5] => Equal15.IN19
a[6] => dspba_delay:redist23_frac_x_uid16_fpLog2Test_b_2.xin[6]
a[6] => Equal15.IN18
a[7] => dspba_delay:redist23_frac_x_uid16_fpLog2Test_b_2.xin[7]
a[7] => Equal15.IN17
a[8] => dspba_delay:redist23_frac_x_uid16_fpLog2Test_b_2.xin[8]
a[8] => Equal15.IN16
a[9] => dspba_delay:redist23_frac_x_uid16_fpLog2Test_b_2.xin[9]
a[9] => Equal15.IN15
a[10] => dspba_delay:redist23_frac_x_uid16_fpLog2Test_b_2.xin[10]
a[10] => Equal15.IN14
a[11] => dspba_delay:redist23_frac_x_uid16_fpLog2Test_b_2.xin[11]
a[11] => Equal15.IN13
a[12] => dspba_delay:redist23_frac_x_uid16_fpLog2Test_b_2.xin[12]
a[12] => Equal15.IN12
a[13] => dspba_delay:redist23_frac_x_uid16_fpLog2Test_b_2.xin[13]
a[13] => Equal15.IN11
a[14] => dspba_delay:redist23_frac_x_uid16_fpLog2Test_b_2.xin[14]
a[14] => Equal15.IN10
a[15] => altera_syncram:memoryC2_uid98_lnTables_lutmem_dmem.address_a[0]
a[15] => dspba_delay:redist23_frac_x_uid16_fpLog2Test_b_2.xin[15]
a[15] => dspba_delay:redist17_yAddr_uid32_fpLog2Test_b_3.xin[0]
a[15] => Equal15.IN9
a[16] => altera_syncram:memoryC2_uid98_lnTables_lutmem_dmem.address_a[1]
a[16] => dspba_delay:redist23_frac_x_uid16_fpLog2Test_b_2.xin[16]
a[16] => dspba_delay:redist17_yAddr_uid32_fpLog2Test_b_3.xin[1]
a[16] => Equal15.IN8
a[17] => altera_syncram:memoryC2_uid98_lnTables_lutmem_dmem.address_a[2]
a[17] => dspba_delay:redist23_frac_x_uid16_fpLog2Test_b_2.xin[17]
a[17] => dspba_delay:redist17_yAddr_uid32_fpLog2Test_b_3.xin[2]
a[17] => Equal15.IN7
a[18] => altera_syncram:memoryC2_uid98_lnTables_lutmem_dmem.address_a[3]
a[18] => dspba_delay:redist23_frac_x_uid16_fpLog2Test_b_2.xin[18]
a[18] => dspba_delay:redist17_yAddr_uid32_fpLog2Test_b_3.xin[3]
a[18] => Equal15.IN6
a[19] => altera_syncram:memoryC2_uid98_lnTables_lutmem_dmem.address_a[4]
a[19] => dspba_delay:redist23_frac_x_uid16_fpLog2Test_b_2.xin[19]
a[19] => dspba_delay:redist17_yAddr_uid32_fpLog2Test_b_3.xin[4]
a[19] => Equal15.IN5
a[20] => altera_syncram:memoryC2_uid98_lnTables_lutmem_dmem.address_a[5]
a[20] => dspba_delay:redist23_frac_x_uid16_fpLog2Test_b_2.xin[20]
a[20] => dspba_delay:redist17_yAddr_uid32_fpLog2Test_b_3.xin[5]
a[20] => Equal15.IN4
a[21] => altera_syncram:memoryC2_uid98_lnTables_lutmem_dmem.address_a[6]
a[21] => dspba_delay:redist23_frac_x_uid16_fpLog2Test_b_2.xin[21]
a[21] => dspba_delay:redist17_yAddr_uid32_fpLog2Test_b_3.xin[6]
a[21] => Equal15.IN3
a[22] => altera_syncram:memoryC2_uid98_lnTables_lutmem_dmem.address_a[7]
a[22] => dspba_delay:redist23_frac_x_uid16_fpLog2Test_b_2.xin[22]
a[22] => dspba_delay:redist17_yAddr_uid32_fpLog2Test_b_3.xin[7]
a[22] => Equal15.IN2
a[23] => altera_syncram:redist26_expX_uid6_fpLog2Test_b_13_mem_dmem.data_a[0]
a[23] => Equal0.IN1
a[23] => Equal15.IN31
a[24] => altera_syncram:redist26_expX_uid6_fpLog2Test_b_13_mem_dmem.data_a[1]
a[24] => Equal0.IN7
a[24] => Equal15.IN30
a[25] => altera_syncram:redist26_expX_uid6_fpLog2Test_b_13_mem_dmem.data_a[2]
a[25] => Equal0.IN6
a[25] => Equal15.IN29
a[26] => altera_syncram:redist26_expX_uid6_fpLog2Test_b_13_mem_dmem.data_a[3]
a[26] => Equal0.IN5
a[26] => Equal15.IN28
a[27] => altera_syncram:redist26_expX_uid6_fpLog2Test_b_13_mem_dmem.data_a[4]
a[27] => Equal0.IN4
a[27] => Equal15.IN27
a[28] => altera_syncram:redist26_expX_uid6_fpLog2Test_b_13_mem_dmem.data_a[5]
a[28] => Equal0.IN3
a[28] => Equal15.IN26
a[29] => altera_syncram:redist26_expX_uid6_fpLog2Test_b_13_mem_dmem.data_a[6]
a[29] => Equal0.IN2
a[29] => Equal15.IN25
a[30] => altera_syncram:redist26_expX_uid6_fpLog2Test_b_13_mem_dmem.data_a[7]
a[30] => Equal0.IN0
a[30] => Equal15.IN1
a[31] => dspba_delay:redist25_signX_uid7_fpLog2Test_b_13.xin[0]
a[31] => Equal15.IN0
en[0] => altera_syncram:memoryC2_uid98_lnTables_lutmem_dmem.clocken0
en[0] => dspba_delay:redist23_frac_x_uid16_fpLog2Test_b_2.ena
en[0] => dspba_delay:prodXY_uid154_pT1_uid105_invPolyEval_cma_delay.ena
en[0] => dspba_delay:redist17_yAddr_uid32_fpLog2Test_b_3.ena
en[0] => altera_syncram:memoryC1_uid95_lnTables_lutmem_dmem.clocken0
en[0] => dspba_delay:redist7_s1_uid109_invPolyEval_q_1.ena
en[0] => redist16_zPPolyEval_uid33_fpLog2Test_b_4_enaAnd_q[0].IN1
en[0] => altera_syncram:redist16_zPPolyEval_uid33_fpLog2Test_b_4_mem_dmem.wren_a
en[0] => dspba_delay:prodXY_uid157_pT2_uid111_invPolyEval_cma_delay.ena
en[0] => dspba_delay:redist18_yAddr_uid32_fpLog2Test_b_7.ena
en[0] => altera_syncram:memoryC0_uid92_lnTables_lutmem_dmem.clocken0
en[0] => dspba_delay:redist15_peOR_uid35_fpLog2Test_b_1.ena
en[0] => redist24_frac_x_uid16_fpLog2Test_b_10_enaAnd_q[0].IN1
en[0] => altera_syncram:redist24_frac_x_uid16_fpLog2Test_b_10_mem_dmem.wren_a
en[0] => dspba_delay:redist24_frac_x_uid16_fpLog2Test_b_10_outputreg.ena
en[0] => dspba_delay:redist19_c_uid29_fpLog2Test_q_10.ena
en[0] => dspba_delay:postPEMul_uid43_fpLog2Test_cma_delay.ena
en[0] => redist26_expX_uid6_fpLog2Test_b_13_enaAnd_q[0].IN1
en[0] => altera_syncram:redist26_expX_uid6_fpLog2Test_b_13_mem_dmem.wren_a
en[0] => dspba_delay:redist20_c_uid29_fpLog2Test_q_13.ena
en[0] => dspba_delay:signRC11_uid76_fpLog2Test_delay.ena
en[0] => dspba_delay:redist22_excZ_x_uid17_fpLog2Test_q_1.ena
en[0] => dspba_delay:fracXIsZero_uid19_fpLog2Test_delay.ena
en[0] => dspba_delay:redist21_fracXIsZero_uid19_fpLog2Test_q_3.ena
en[0] => dspba_delay:redist25_signX_uid7_fpLog2Test_b_13.ena
en[0] => dspba_delay:invExcRNaN_uid78_fpLog2Test_delay.ena
en[0] => dspba_delay:signRFull_uid79_fpLog2Test_delay.ena
en[0] => dspba_delay:redist9_signRFull_uid79_fpLog2Test_q_3.ena
en[0] => dspba_delay:redist14_msbUFinalSum_uid50_fpLog2Test_b_1.ena
en[0] => dspba_delay:finalSumOneComp_uid52_fpLog2Test_delay.ena
en[0] => dspba_delay:vCount_uid119_countZ_uid54_fpLog2Test_delay.ena
en[0] => dspba_delay:redist5_vCount_uid119_countZ_uid54_fpLog2Test_q_2.ena
en[0] => dspba_delay:redist12_finalSumAbs_uid53_fpLog2Test_q_1.ena
en[0] => dspba_delay:redist6_rVStage_uid118_countZ_uid54_fpLog2Test_b_1.ena
en[0] => dspba_delay:redist3_vCount_uid127_countZ_uid54_fpLog2Test_q_1.ena
en[0] => dspba_delay:redist2_vCount_uid133_countZ_uid54_fpLog2Test_q_1.ena
en[0] => dspba_delay:redist1_rVStage_uid138_countZ_uid54_fpLog2Test_b_1.ena
en[0] => dspba_delay:redist0_vStage_uid140_countZ_uid54_fpLog2Test_b_1.ena
en[0] => dspba_delay:redist4_vStage_uid121_countZ_uid54_fpLog2Test_b_1.ena
en[0] => dspba_delay:redist13_finalSumAbs_uid53_fpLog2Test_q_2.ena
en[0] => dspba_delay:redist11_expFracConc_uid59_fpLog2Test_q_1.ena
en[0] => dspba_delay:excRZero_uid66_fpLog2Test_delay.ena
en[0] => dspba_delay:redist10_excRZero_uid66_fpLog2Test_q_13.ena
en[0] => dspba_delay:redist8_excREnc_uid81_fpLog2Test_q_4.ena
en[0] => redist16_zPPolyEval_uid33_fpLog2Test_b_4_nor_q.IN1
en[0] => redist16_zPPolyEval_uid33_fpLog2Test_b_4_mem_ab[1].OUTPUTSELECT
en[0] => redist16_zPPolyEval_uid33_fpLog2Test_b_4_mem_ab[0].OUTPUTSELECT
en[0] => redist24_frac_x_uid16_fpLog2Test_b_10_mem_ab[2].OUTPUTSELECT
en[0] => redist24_frac_x_uid16_fpLog2Test_b_10_mem_ab[1].OUTPUTSELECT
en[0] => redist24_frac_x_uid16_fpLog2Test_b_10_mem_ab[0].OUTPUTSELECT
en[0] => redist24_frac_x_uid16_fpLog2Test_b_10_nor_q.IN1
en[0] => redist26_expX_uid6_fpLog2Test_b_13_mem_ab[3].OUTPUTSELECT
en[0] => redist26_expX_uid6_fpLog2Test_b_13_mem_ab[2].OUTPUTSELECT
en[0] => redist26_expX_uid6_fpLog2Test_b_13_mem_ab[1].OUTPUTSELECT
en[0] => redist26_expX_uid6_fpLog2Test_b_13_mem_ab[0].OUTPUTSELECT
en[0] => redist26_expX_uid6_fpLog2Test_b_13_nor_q.IN1
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_a0[0][11].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_a0[0][10].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_a0[0][9].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_a0[0][8].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_a0[0][7].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_a0[0][6].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_a0[0][5].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_a0[0][4].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_a0[0][3].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_a0[0][2].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_a0[0][1].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_a0[0][0].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_c0[0][11].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_c0[0][10].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_c0[0][9].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_c0[0][8].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_c0[0][7].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_c0[0][6].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_c0[0][5].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_c0[0][4].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_c0[0][3].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_c0[0][2].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_c0[0][1].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_c0[0][0].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_a1[0][11].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_a1[0][10].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_a1[0][9].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_a1[0][8].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_a1[0][7].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_a1[0][6].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_a1[0][5].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_a1[0][4].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_a1[0][3].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_a1[0][2].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_a1[0][1].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_a1[0][0].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_c1[0][11].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_c1[0][10].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_c1[0][9].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_c1[0][8].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_c1[0][7].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_c1[0][6].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_c1[0][5].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_c1[0][4].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_c1[0][3].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_c1[0][2].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_c1[0][1].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_c1[0][0].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][23].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][22].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][21].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][20].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][19].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][18].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][17].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][16].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][15].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][14].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][13].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][12].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][11].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][10].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][9].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][8].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][7].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][6].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][5].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][4].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][3].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][2].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][1].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][0].ENA
en[0] => redist16_zPPolyEval_uid33_fpLog2Test_b_4_cmpReg_q[0].ENA
en[0] => redist16_zPPolyEval_uid33_fpLog2Test_b_4_rdcnt_i[1].ENA
en[0] => redist16_zPPolyEval_uid33_fpLog2Test_b_4_rdcnt_i[0].ENA
en[0] => redist16_zPPolyEval_uid33_fpLog2Test_b_4_rdcnt_eq.ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_a0[0][14].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_a0[0][13].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_a0[0][12].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_a0[0][11].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_a0[0][10].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_a0[0][9].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_a0[0][8].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_a0[0][7].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_a0[0][6].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_a0[0][5].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_a0[0][4].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_a0[0][3].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_a0[0][2].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_a0[0][1].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_a0[0][0].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][21].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][20].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][19].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][18].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][17].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][16].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][15].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][14].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][13].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][12].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][11].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][10].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][9].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][8].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][7].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][6].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][5].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][4].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][3].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][2].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][1].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][0].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_a1[0][14].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_a1[0][13].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_a1[0][12].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_a1[0][11].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_a1[0][10].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_a1[0][9].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_a1[0][8].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_a1[0][7].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_a1[0][6].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_a1[0][5].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_a1[0][4].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_a1[0][3].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_a1[0][2].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_a1[0][1].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_a1[0][0].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][21].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][20].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][19].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][18].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][17].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][16].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][15].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][14].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][13].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][12].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][11].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][10].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][9].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][8].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][7].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][6].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][5].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][4].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][3].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][2].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][1].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][0].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][36].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][35].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][34].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][33].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][32].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][31].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][30].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][29].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][28].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][27].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][26].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][25].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][24].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][23].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][22].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][21].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][20].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][19].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][18].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][17].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][16].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][15].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][14].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][13].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][12].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][11].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][10].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][9].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][8].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][7].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][6].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][5].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][4].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][3].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][2].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][1].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][0].ENA
en[0] => redist24_frac_x_uid16_fpLog2Test_b_10_cmpReg_q[0].ENA
en[0] => redist24_frac_x_uid16_fpLog2Test_b_10_rdcnt_i[2].ENA
en[0] => redist24_frac_x_uid16_fpLog2Test_b_10_rdcnt_i[1].ENA
en[0] => redist24_frac_x_uid16_fpLog2Test_b_10_rdcnt_i[0].ENA
en[0] => redist24_frac_x_uid16_fpLog2Test_b_10_rdcnt_eq.ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a0[0][24].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a0[0][23].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a0[0][22].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a0[0][21].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a0[0][20].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a0[0][19].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a0[0][18].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a0[0][17].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a0[0][16].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a0[0][15].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a0[0][14].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a0[0][13].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a0[0][12].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a0[0][11].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a0[0][10].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a0[0][9].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a0[0][8].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a0[0][7].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a0[0][6].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a0[0][5].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a0[0][4].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a0[0][3].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a0[0][2].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a0[0][1].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a0[0][0].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c0[0][25].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c0[0][24].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c0[0][23].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c0[0][22].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c0[0][21].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c0[0][20].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c0[0][19].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c0[0][18].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c0[0][17].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c0[0][16].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c0[0][15].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c0[0][14].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c0[0][13].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c0[0][12].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c0[0][11].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c0[0][10].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c0[0][9].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c0[0][8].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c0[0][7].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c0[0][6].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c0[0][5].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c0[0][4].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c0[0][3].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c0[0][2].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c0[0][1].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c0[0][0].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a1[0][24].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a1[0][23].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a1[0][22].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a1[0][21].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a1[0][20].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a1[0][19].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a1[0][18].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a1[0][17].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a1[0][16].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a1[0][15].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a1[0][14].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a1[0][13].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a1[0][12].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a1[0][11].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a1[0][10].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a1[0][9].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a1[0][8].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a1[0][7].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a1[0][6].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a1[0][5].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a1[0][4].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a1[0][3].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a1[0][2].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a1[0][1].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a1[0][0].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c1[0][25].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c1[0][24].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c1[0][23].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c1[0][22].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c1[0][21].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c1[0][20].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c1[0][19].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c1[0][18].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c1[0][17].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c1[0][16].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c1[0][15].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c1[0][14].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c1[0][13].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c1[0][12].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c1[0][11].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c1[0][10].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c1[0][9].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c1[0][8].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c1[0][7].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c1[0][6].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c1[0][5].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c1[0][4].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c1[0][3].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c1[0][2].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c1[0][1].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c1[0][0].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][50].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][49].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][48].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][47].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][46].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][45].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][44].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][43].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][42].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][41].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][40].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][39].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][38].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][37].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][36].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][35].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][34].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][33].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][32].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][31].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][30].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][29].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][28].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][27].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][26].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][25].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][24].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][23].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][22].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][21].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][20].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][19].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][18].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][17].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][16].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][15].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][14].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][13].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][12].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][11].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][10].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][9].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][8].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][7].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][6].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][5].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][4].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][3].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][2].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][1].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][0].ENA
en[0] => redist26_expX_uid6_fpLog2Test_b_13_cmpReg_q[0].ENA
en[0] => redist26_expX_uid6_fpLog2Test_b_13_rdcnt_i[3].ENA
en[0] => redist26_expX_uid6_fpLog2Test_b_13_rdcnt_i[2].ENA
en[0] => redist26_expX_uid6_fpLog2Test_b_13_rdcnt_i[1].ENA
en[0] => redist26_expX_uid6_fpLog2Test_b_13_rdcnt_i[0].ENA
en[0] => redist26_expX_uid6_fpLog2Test_b_13_rdcnt_eq.ENA
en[0] => excREnc_uid81_fpLog2Test_q[0].ENA
en[0] => excREnc_uid81_fpLog2Test_q[1].ENA
q[0] <= Mux122.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= Mux121.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= Mux120.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= Mux119.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= Mux118.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= Mux117.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= Mux116.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= Mux115.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= Mux114.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= Mux113.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= Mux112.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= Mux111.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= Mux110.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= Mux109.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= Mux108.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= Mux107.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= Mux106.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= Mux105.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= Mux104.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= Mux103.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= Mux102.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= Mux101.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= Mux100.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= Mux99.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= Mux98.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= Mux97.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= Mux96.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= Mux95.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= Mux94.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= Mux93.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= Mux92.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= dspba_delay:redist9_signRFull_uid79_fpLog2Test_q_3.xout[0]
clk => altera_syncram:memoryC2_uid98_lnTables_lutmem_dmem.clock0
clk => excREnc_uid81_fpLog2Test_q[0].CLK
clk => excREnc_uid81_fpLog2Test_q[1].CLK
clk => redist26_expX_uid6_fpLog2Test_b_13_wraddr_q[0].CLK
clk => redist26_expX_uid6_fpLog2Test_b_13_wraddr_q[1].CLK
clk => redist26_expX_uid6_fpLog2Test_b_13_wraddr_q[2].CLK
clk => redist26_expX_uid6_fpLog2Test_b_13_wraddr_q[3].CLK
clk => redist26_expX_uid6_fpLog2Test_b_13_rdcnt_eq.CLK
clk => redist26_expX_uid6_fpLog2Test_b_13_rdcnt_i[0].CLK
clk => redist26_expX_uid6_fpLog2Test_b_13_rdcnt_i[1].CLK
clk => redist26_expX_uid6_fpLog2Test_b_13_rdcnt_i[2].CLK
clk => redist26_expX_uid6_fpLog2Test_b_13_rdcnt_i[3].CLK
clk => redist26_expX_uid6_fpLog2Test_b_13_sticky_ena_q[0].CLK
clk => redist26_expX_uid6_fpLog2Test_b_13_cmpReg_q[0].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][0].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][1].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][2].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][3].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][4].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][5].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][6].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][7].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][8].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][9].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][10].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][11].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][12].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][13].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][14].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][15].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][16].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][17].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][18].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][19].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][20].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][21].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][22].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][23].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][24].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][25].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][26].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][27].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][28].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][29].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][30].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][31].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][32].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][33].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][34].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][35].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][36].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][37].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][38].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][39].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][40].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][41].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][42].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][43].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][44].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][45].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][46].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][47].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][48].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][49].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][50].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c1[0][0].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c1[0][1].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c1[0][2].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c1[0][3].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c1[0][4].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c1[0][5].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c1[0][6].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c1[0][7].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c1[0][8].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c1[0][9].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c1[0][10].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c1[0][11].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c1[0][12].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c1[0][13].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c1[0][14].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c1[0][15].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c1[0][16].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c1[0][17].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c1[0][18].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c1[0][19].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c1[0][20].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c1[0][21].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c1[0][22].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c1[0][23].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c1[0][24].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c1[0][25].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a1[0][0].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a1[0][1].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a1[0][2].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a1[0][3].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a1[0][4].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a1[0][5].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a1[0][6].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a1[0][7].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a1[0][8].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a1[0][9].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a1[0][10].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a1[0][11].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a1[0][12].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a1[0][13].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a1[0][14].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a1[0][15].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a1[0][16].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a1[0][17].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a1[0][18].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a1[0][19].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a1[0][20].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a1[0][21].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a1[0][22].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a1[0][23].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a1[0][24].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c0[0][0].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c0[0][1].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c0[0][2].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c0[0][3].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c0[0][4].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c0[0][5].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c0[0][6].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c0[0][7].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c0[0][8].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c0[0][9].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c0[0][10].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c0[0][11].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c0[0][12].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c0[0][13].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c0[0][14].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c0[0][15].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c0[0][16].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c0[0][17].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c0[0][18].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c0[0][19].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c0[0][20].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c0[0][21].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c0[0][22].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c0[0][23].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c0[0][24].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c0[0][25].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a0[0][0].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a0[0][1].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a0[0][2].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a0[0][3].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a0[0][4].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a0[0][5].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a0[0][6].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a0[0][7].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a0[0][8].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a0[0][9].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a0[0][10].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a0[0][11].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a0[0][12].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a0[0][13].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a0[0][14].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a0[0][15].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a0[0][16].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a0[0][17].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a0[0][18].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a0[0][19].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a0[0][20].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a0[0][21].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a0[0][22].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a0[0][23].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a0[0][24].CLK
clk => redist24_frac_x_uid16_fpLog2Test_b_10_wraddr_q[0].CLK
clk => redist24_frac_x_uid16_fpLog2Test_b_10_wraddr_q[1].CLK
clk => redist24_frac_x_uid16_fpLog2Test_b_10_wraddr_q[2].CLK
clk => redist24_frac_x_uid16_fpLog2Test_b_10_rdcnt_eq.CLK
clk => redist24_frac_x_uid16_fpLog2Test_b_10_rdcnt_i[0].CLK
clk => redist24_frac_x_uid16_fpLog2Test_b_10_rdcnt_i[1].CLK
clk => redist24_frac_x_uid16_fpLog2Test_b_10_rdcnt_i[2].CLK
clk => redist24_frac_x_uid16_fpLog2Test_b_10_sticky_ena_q[0].CLK
clk => redist24_frac_x_uid16_fpLog2Test_b_10_cmpReg_q[0].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][0].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][1].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][2].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][3].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][4].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][5].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][6].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][7].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][8].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][9].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][10].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][11].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][12].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][13].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][14].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][15].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][16].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][17].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][18].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][19].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][20].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][21].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][22].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][23].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][24].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][25].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][26].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][27].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][28].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][29].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][30].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][31].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][32].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][33].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][34].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][35].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][36].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][0].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][1].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][2].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][3].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][4].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][5].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][6].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][7].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][8].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][9].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][10].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][11].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][12].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][13].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][14].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][15].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][16].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][17].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][18].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][19].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][20].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][21].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_a1[0][0].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_a1[0][1].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_a1[0][2].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_a1[0][3].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_a1[0][4].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_a1[0][5].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_a1[0][6].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_a1[0][7].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_a1[0][8].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_a1[0][9].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_a1[0][10].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_a1[0][11].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_a1[0][12].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_a1[0][13].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_a1[0][14].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][0].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][1].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][2].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][3].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][4].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][5].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][6].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][7].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][8].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][9].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][10].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][11].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][12].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][13].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][14].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][15].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][16].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][17].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][18].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][19].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][20].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][21].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_a0[0][0].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_a0[0][1].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_a0[0][2].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_a0[0][3].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_a0[0][4].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_a0[0][5].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_a0[0][6].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_a0[0][7].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_a0[0][8].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_a0[0][9].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_a0[0][10].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_a0[0][11].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_a0[0][12].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_a0[0][13].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_a0[0][14].CLK
clk => redist16_zPPolyEval_uid33_fpLog2Test_b_4_wraddr_q[0].CLK
clk => redist16_zPPolyEval_uid33_fpLog2Test_b_4_wraddr_q[1].CLK
clk => redist16_zPPolyEval_uid33_fpLog2Test_b_4_rdcnt_eq.CLK
clk => redist16_zPPolyEval_uid33_fpLog2Test_b_4_rdcnt_i[0].CLK
clk => redist16_zPPolyEval_uid33_fpLog2Test_b_4_rdcnt_i[1].CLK
clk => redist16_zPPolyEval_uid33_fpLog2Test_b_4_sticky_ena_q[0].CLK
clk => redist16_zPPolyEval_uid33_fpLog2Test_b_4_cmpReg_q[0].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][0].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][1].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][2].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][3].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][4].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][5].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][6].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][7].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][8].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][9].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][10].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][11].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][12].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][13].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][14].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][15].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][16].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][17].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][18].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][19].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][20].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][21].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][22].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][23].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_c1[0][0].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_c1[0][1].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_c1[0][2].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_c1[0][3].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_c1[0][4].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_c1[0][5].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_c1[0][6].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_c1[0][7].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_c1[0][8].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_c1[0][9].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_c1[0][10].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_c1[0][11].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_a1[0][0].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_a1[0][1].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_a1[0][2].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_a1[0][3].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_a1[0][4].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_a1[0][5].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_a1[0][6].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_a1[0][7].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_a1[0][8].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_a1[0][9].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_a1[0][10].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_a1[0][11].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_c0[0][0].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_c0[0][1].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_c0[0][2].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_c0[0][3].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_c0[0][4].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_c0[0][5].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_c0[0][6].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_c0[0][7].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_c0[0][8].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_c0[0][9].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_c0[0][10].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_c0[0][11].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_a0[0][0].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_a0[0][1].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_a0[0][2].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_a0[0][3].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_a0[0][4].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_a0[0][5].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_a0[0][6].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_a0[0][7].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_a0[0][8].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_a0[0][9].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_a0[0][10].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_a0[0][11].CLK
clk => dspba_delay:redist23_frac_x_uid16_fpLog2Test_b_2.clk
clk => dspba_delay:prodXY_uid154_pT1_uid105_invPolyEval_cma_delay.clk
clk => dspba_delay:redist17_yAddr_uid32_fpLog2Test_b_3.clk
clk => altera_syncram:memoryC1_uid95_lnTables_lutmem_dmem.clock0
clk => dspba_delay:redist7_s1_uid109_invPolyEval_q_1.clk
clk => altera_syncram:redist16_zPPolyEval_uid33_fpLog2Test_b_4_mem_dmem.clock0
clk => altera_syncram:redist16_zPPolyEval_uid33_fpLog2Test_b_4_mem_dmem.clock1
clk => dspba_delay:prodXY_uid157_pT2_uid111_invPolyEval_cma_delay.clk
clk => dspba_delay:redist18_yAddr_uid32_fpLog2Test_b_7.clk
clk => altera_syncram:memoryC0_uid92_lnTables_lutmem_dmem.clock0
clk => dspba_delay:redist15_peOR_uid35_fpLog2Test_b_1.clk
clk => altera_syncram:redist24_frac_x_uid16_fpLog2Test_b_10_mem_dmem.clock0
clk => altera_syncram:redist24_frac_x_uid16_fpLog2Test_b_10_mem_dmem.clock1
clk => dspba_delay:redist24_frac_x_uid16_fpLog2Test_b_10_outputreg.clk
clk => dspba_delay:redist19_c_uid29_fpLog2Test_q_10.clk
clk => dspba_delay:postPEMul_uid43_fpLog2Test_cma_delay.clk
clk => altera_syncram:redist26_expX_uid6_fpLog2Test_b_13_mem_dmem.clock0
clk => altera_syncram:redist26_expX_uid6_fpLog2Test_b_13_mem_dmem.clock1
clk => dspba_delay:redist20_c_uid29_fpLog2Test_q_13.clk
clk => dspba_delay:signRC11_uid76_fpLog2Test_delay.clk
clk => dspba_delay:redist22_excZ_x_uid17_fpLog2Test_q_1.clk
clk => dspba_delay:fracXIsZero_uid19_fpLog2Test_delay.clk
clk => dspba_delay:redist21_fracXIsZero_uid19_fpLog2Test_q_3.clk
clk => dspba_delay:redist25_signX_uid7_fpLog2Test_b_13.clk
clk => dspba_delay:invExcRNaN_uid78_fpLog2Test_delay.clk
clk => dspba_delay:signRFull_uid79_fpLog2Test_delay.clk
clk => dspba_delay:redist9_signRFull_uid79_fpLog2Test_q_3.clk
clk => dspba_delay:redist14_msbUFinalSum_uid50_fpLog2Test_b_1.clk
clk => dspba_delay:finalSumOneComp_uid52_fpLog2Test_delay.clk
clk => dspba_delay:vCount_uid119_countZ_uid54_fpLog2Test_delay.clk
clk => dspba_delay:redist5_vCount_uid119_countZ_uid54_fpLog2Test_q_2.clk
clk => dspba_delay:redist12_finalSumAbs_uid53_fpLog2Test_q_1.clk
clk => dspba_delay:redist6_rVStage_uid118_countZ_uid54_fpLog2Test_b_1.clk
clk => dspba_delay:redist3_vCount_uid127_countZ_uid54_fpLog2Test_q_1.clk
clk => dspba_delay:redist2_vCount_uid133_countZ_uid54_fpLog2Test_q_1.clk
clk => dspba_delay:redist1_rVStage_uid138_countZ_uid54_fpLog2Test_b_1.clk
clk => dspba_delay:redist0_vStage_uid140_countZ_uid54_fpLog2Test_b_1.clk
clk => dspba_delay:redist4_vStage_uid121_countZ_uid54_fpLog2Test_b_1.clk
clk => dspba_delay:redist13_finalSumAbs_uid53_fpLog2Test_q_2.clk
clk => dspba_delay:redist11_expFracConc_uid59_fpLog2Test_q_1.clk
clk => dspba_delay:excRZero_uid66_fpLog2Test_delay.clk
clk => dspba_delay:redist10_excRZero_uid66_fpLog2Test_q_13.clk
clk => dspba_delay:redist8_excREnc_uid81_fpLog2Test_q_4.clk
areset => dspba_delay:redist23_frac_x_uid16_fpLog2Test_b_2.aclr
areset => excREnc_uid81_fpLog2Test_q[0].PRESET
areset => excREnc_uid81_fpLog2Test_q[1].ACLR
areset => redist26_expX_uid6_fpLog2Test_b_13_wraddr_q[0].PRESET
areset => redist26_expX_uid6_fpLog2Test_b_13_wraddr_q[1].PRESET
areset => redist26_expX_uid6_fpLog2Test_b_13_wraddr_q[2].ACLR
areset => redist26_expX_uid6_fpLog2Test_b_13_wraddr_q[3].PRESET
areset => redist26_expX_uid6_fpLog2Test_b_13_rdcnt_eq.ACLR
areset => redist26_expX_uid6_fpLog2Test_b_13_rdcnt_i[0].ACLR
areset => redist26_expX_uid6_fpLog2Test_b_13_rdcnt_i[1].ACLR
areset => redist26_expX_uid6_fpLog2Test_b_13_rdcnt_i[2].ACLR
areset => redist26_expX_uid6_fpLog2Test_b_13_rdcnt_i[3].ACLR
areset => redist26_expX_uid6_fpLog2Test_b_13_sticky_ena_q[0].ACLR
areset => redist26_expX_uid6_fpLog2Test_b_13_cmpReg_q[0].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][0].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][1].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][2].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][3].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][4].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][5].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][6].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][7].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][8].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][9].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][10].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][11].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][12].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][13].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][14].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][15].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][16].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][17].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][18].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][19].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][20].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][21].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][22].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][23].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][24].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][25].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][26].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][27].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][28].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][29].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][30].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][31].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][32].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][33].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][34].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][35].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][36].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][37].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][38].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][39].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][40].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][41].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][42].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][43].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][44].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][45].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][46].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][47].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][48].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][49].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][50].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c1[0][0].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c1[0][1].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c1[0][2].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c1[0][3].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c1[0][4].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c1[0][5].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c1[0][6].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c1[0][7].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c1[0][8].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c1[0][9].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c1[0][10].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c1[0][11].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c1[0][12].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c1[0][13].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c1[0][14].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c1[0][15].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c1[0][16].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c1[0][17].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c1[0][18].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c1[0][19].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c1[0][20].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c1[0][21].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c1[0][22].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c1[0][23].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c1[0][24].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c1[0][25].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a1[0][0].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a1[0][1].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a1[0][2].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a1[0][3].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a1[0][4].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a1[0][5].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a1[0][6].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a1[0][7].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a1[0][8].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a1[0][9].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a1[0][10].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a1[0][11].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a1[0][12].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a1[0][13].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a1[0][14].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a1[0][15].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a1[0][16].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a1[0][17].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a1[0][18].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a1[0][19].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a1[0][20].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a1[0][21].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a1[0][22].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a1[0][23].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a1[0][24].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c0[0][0].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c0[0][1].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c0[0][2].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c0[0][3].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c0[0][4].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c0[0][5].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c0[0][6].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c0[0][7].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c0[0][8].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c0[0][9].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c0[0][10].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c0[0][11].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c0[0][12].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c0[0][13].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c0[0][14].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c0[0][15].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c0[0][16].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c0[0][17].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c0[0][18].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c0[0][19].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c0[0][20].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c0[0][21].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c0[0][22].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c0[0][23].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c0[0][24].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c0[0][25].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a0[0][0].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a0[0][1].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a0[0][2].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a0[0][3].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a0[0][4].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a0[0][5].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a0[0][6].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a0[0][7].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a0[0][8].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a0[0][9].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a0[0][10].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a0[0][11].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a0[0][12].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a0[0][13].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a0[0][14].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a0[0][15].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a0[0][16].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a0[0][17].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a0[0][18].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a0[0][19].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a0[0][20].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a0[0][21].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a0[0][22].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a0[0][23].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a0[0][24].ACLR
areset => redist24_frac_x_uid16_fpLog2Test_b_10_wraddr_q[0].PRESET
areset => redist24_frac_x_uid16_fpLog2Test_b_10_wraddr_q[1].ACLR
areset => redist24_frac_x_uid16_fpLog2Test_b_10_wraddr_q[2].PRESET
areset => redist24_frac_x_uid16_fpLog2Test_b_10_rdcnt_eq.ACLR
areset => redist24_frac_x_uid16_fpLog2Test_b_10_rdcnt_i[0].ACLR
areset => redist24_frac_x_uid16_fpLog2Test_b_10_rdcnt_i[1].ACLR
areset => redist24_frac_x_uid16_fpLog2Test_b_10_rdcnt_i[2].ACLR
areset => redist24_frac_x_uid16_fpLog2Test_b_10_sticky_ena_q[0].ACLR
areset => redist24_frac_x_uid16_fpLog2Test_b_10_cmpReg_q[0].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][0].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][1].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][2].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][3].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][4].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][5].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][6].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][7].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][8].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][9].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][10].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][11].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][12].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][13].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][14].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][15].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][16].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][17].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][18].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][19].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][20].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][21].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][22].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][23].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][24].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][25].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][26].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][27].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][28].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][29].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][30].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][31].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][32].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][33].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][34].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][35].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][36].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][0].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][1].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][2].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][3].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][4].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][5].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][6].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][7].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][8].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][9].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][10].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][11].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][12].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][13].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][14].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][15].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][16].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][17].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][18].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][19].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][20].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][21].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_a1[0][0].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_a1[0][1].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_a1[0][2].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_a1[0][3].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_a1[0][4].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_a1[0][5].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_a1[0][6].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_a1[0][7].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_a1[0][8].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_a1[0][9].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_a1[0][10].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_a1[0][11].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_a1[0][12].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_a1[0][13].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_a1[0][14].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][0].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][1].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][2].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][3].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][4].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][5].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][6].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][7].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][8].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][9].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][10].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][11].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][12].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][13].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][14].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][15].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][16].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][17].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][18].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][19].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][20].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][21].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_a0[0][0].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_a0[0][1].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_a0[0][2].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_a0[0][3].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_a0[0][4].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_a0[0][5].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_a0[0][6].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_a0[0][7].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_a0[0][8].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_a0[0][9].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_a0[0][10].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_a0[0][11].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_a0[0][12].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_a0[0][13].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_a0[0][14].ACLR
areset => redist16_zPPolyEval_uid33_fpLog2Test_b_4_wraddr_q[0].ACLR
areset => redist16_zPPolyEval_uid33_fpLog2Test_b_4_wraddr_q[1].PRESET
areset => redist16_zPPolyEval_uid33_fpLog2Test_b_4_rdcnt_eq.ACLR
areset => redist16_zPPolyEval_uid33_fpLog2Test_b_4_rdcnt_i[0].ACLR
areset => redist16_zPPolyEval_uid33_fpLog2Test_b_4_rdcnt_i[1].ACLR
areset => redist16_zPPolyEval_uid33_fpLog2Test_b_4_sticky_ena_q[0].ACLR
areset => redist16_zPPolyEval_uid33_fpLog2Test_b_4_cmpReg_q[0].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][0].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][1].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][2].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][3].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][4].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][5].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][6].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][7].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][8].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][9].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][10].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][11].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][12].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][13].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][14].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][15].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][16].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][17].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][18].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][19].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][20].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][21].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][22].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][23].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_c1[0][0].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_c1[0][1].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_c1[0][2].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_c1[0][3].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_c1[0][4].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_c1[0][5].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_c1[0][6].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_c1[0][7].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_c1[0][8].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_c1[0][9].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_c1[0][10].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_c1[0][11].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_a1[0][0].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_a1[0][1].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_a1[0][2].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_a1[0][3].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_a1[0][4].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_a1[0][5].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_a1[0][6].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_a1[0][7].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_a1[0][8].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_a1[0][9].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_a1[0][10].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_a1[0][11].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_c0[0][0].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_c0[0][1].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_c0[0][2].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_c0[0][3].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_c0[0][4].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_c0[0][5].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_c0[0][6].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_c0[0][7].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_c0[0][8].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_c0[0][9].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_c0[0][10].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_c0[0][11].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_a0[0][0].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_a0[0][1].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_a0[0][2].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_a0[0][3].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_a0[0][4].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_a0[0][5].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_a0[0][6].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_a0[0][7].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_a0[0][8].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_a0[0][9].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_a0[0][10].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_a0[0][11].ACLR
areset => altera_syncram:memoryC2_uid98_lnTables_lutmem_dmem.aclr0
areset => dspba_delay:prodXY_uid154_pT1_uid105_invPolyEval_cma_delay.aclr
areset => dspba_delay:redist17_yAddr_uid32_fpLog2Test_b_3.aclr
areset => altera_syncram:memoryC1_uid95_lnTables_lutmem_dmem.aclr0
areset => dspba_delay:redist7_s1_uid109_invPolyEval_q_1.aclr
areset => altera_syncram:redist16_zPPolyEval_uid33_fpLog2Test_b_4_mem_dmem.aclr1
areset => dspba_delay:prodXY_uid157_pT2_uid111_invPolyEval_cma_delay.aclr
areset => dspba_delay:redist18_yAddr_uid32_fpLog2Test_b_7.aclr
areset => altera_syncram:memoryC0_uid92_lnTables_lutmem_dmem.aclr0
areset => dspba_delay:redist15_peOR_uid35_fpLog2Test_b_1.aclr
areset => altera_syncram:redist24_frac_x_uid16_fpLog2Test_b_10_mem_dmem.aclr1
areset => dspba_delay:redist24_frac_x_uid16_fpLog2Test_b_10_outputreg.aclr
areset => dspba_delay:redist19_c_uid29_fpLog2Test_q_10.aclr
areset => dspba_delay:postPEMul_uid43_fpLog2Test_cma_delay.aclr
areset => altera_syncram:redist26_expX_uid6_fpLog2Test_b_13_mem_dmem.aclr1
areset => dspba_delay:redist20_c_uid29_fpLog2Test_q_13.aclr
areset => dspba_delay:signRC11_uid76_fpLog2Test_delay.aclr
areset => dspba_delay:redist22_excZ_x_uid17_fpLog2Test_q_1.aclr
areset => dspba_delay:fracXIsZero_uid19_fpLog2Test_delay.aclr
areset => dspba_delay:redist21_fracXIsZero_uid19_fpLog2Test_q_3.aclr
areset => dspba_delay:redist25_signX_uid7_fpLog2Test_b_13.aclr
areset => dspba_delay:invExcRNaN_uid78_fpLog2Test_delay.aclr
areset => dspba_delay:signRFull_uid79_fpLog2Test_delay.aclr
areset => dspba_delay:redist9_signRFull_uid79_fpLog2Test_q_3.aclr
areset => dspba_delay:redist14_msbUFinalSum_uid50_fpLog2Test_b_1.aclr
areset => dspba_delay:finalSumOneComp_uid52_fpLog2Test_delay.aclr
areset => dspba_delay:vCount_uid119_countZ_uid54_fpLog2Test_delay.aclr
areset => dspba_delay:redist5_vCount_uid119_countZ_uid54_fpLog2Test_q_2.aclr
areset => dspba_delay:redist12_finalSumAbs_uid53_fpLog2Test_q_1.aclr
areset => dspba_delay:redist6_rVStage_uid118_countZ_uid54_fpLog2Test_b_1.aclr
areset => dspba_delay:redist3_vCount_uid127_countZ_uid54_fpLog2Test_q_1.aclr
areset => dspba_delay:redist2_vCount_uid133_countZ_uid54_fpLog2Test_q_1.aclr
areset => dspba_delay:redist1_rVStage_uid138_countZ_uid54_fpLog2Test_b_1.aclr
areset => dspba_delay:redist0_vStage_uid140_countZ_uid54_fpLog2Test_b_1.aclr
areset => dspba_delay:redist4_vStage_uid121_countZ_uid54_fpLog2Test_b_1.aclr
areset => dspba_delay:redist13_finalSumAbs_uid53_fpLog2Test_q_2.aclr
areset => dspba_delay:redist11_expFracConc_uid59_fpLog2Test_q_1.aclr
areset => dspba_delay:excRZero_uid66_fpLog2Test_delay.aclr
areset => dspba_delay:redist10_excRZero_uid66_fpLog2Test_q_13.aclr
areset => dspba_delay:redist8_excREnc_uid81_fpLog2Test_q_4.aclr


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u0|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|altera_syncram:memoryC2_uid98_lnTables_lutmem_dmem
aclr0 => altera_syncram_gs84:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
address2_a[0] => ~NO_FANOUT~
address2_b[0] => ~NO_FANOUT~
address_a[0] => altera_syncram_gs84:auto_generated.address_a[0]
address_a[1] => altera_syncram_gs84:auto_generated.address_a[1]
address_a[2] => altera_syncram_gs84:auto_generated.address_a[2]
address_a[3] => altera_syncram_gs84:auto_generated.address_a[3]
address_a[4] => altera_syncram_gs84:auto_generated.address_a[4]
address_a[5] => altera_syncram_gs84:auto_generated.address_a[5]
address_a[6] => altera_syncram_gs84:auto_generated.address_a[6]
address_a[7] => altera_syncram_gs84:auto_generated.address_a[7]
address_a[8] => altera_syncram_gs84:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
clock0 => altera_syncram_gs84:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altera_syncram_gs84:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
eccencbypass => ~NO_FANOUT~
eccencparity[0] => ~NO_FANOUT~
eccencparity[1] => ~NO_FANOUT~
eccencparity[2] => ~NO_FANOUT~
eccencparity[3] => ~NO_FANOUT~
eccencparity[4] => ~NO_FANOUT~
eccencparity[5] => ~NO_FANOUT~
eccencparity[6] => ~NO_FANOUT~
eccencparity[7] => ~NO_FANOUT~
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
q_a[0] <= altera_syncram_gs84:auto_generated.q_a[0]
q_a[1] <= altera_syncram_gs84:auto_generated.q_a[1]
q_a[2] <= altera_syncram_gs84:auto_generated.q_a[2]
q_a[3] <= altera_syncram_gs84:auto_generated.q_a[3]
q_a[4] <= altera_syncram_gs84:auto_generated.q_a[4]
q_a[5] <= altera_syncram_gs84:auto_generated.q_a[5]
q_a[6] <= altera_syncram_gs84:auto_generated.q_a[6]
q_a[7] <= altera_syncram_gs84:auto_generated.q_a[7]
q_a[8] <= altera_syncram_gs84:auto_generated.q_a[8]
q_a[9] <= altera_syncram_gs84:auto_generated.q_a[9]
q_a[10] <= altera_syncram_gs84:auto_generated.q_a[10]
q_a[11] <= altera_syncram_gs84:auto_generated.q_a[11]
q_b[0] <= <GND>
rden_a => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
sclr => ~NO_FANOUT~
wren_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u0|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|altera_syncram:memoryC2_uid98_lnTables_lutmem_dmem|altera_syncram_gs84:auto_generated
aclr0 => altsyncram_sqg4:altsyncram1.aclr0
address_a[0] => altsyncram_sqg4:altsyncram1.address_a[0]
address_a[1] => altsyncram_sqg4:altsyncram1.address_a[1]
address_a[2] => altsyncram_sqg4:altsyncram1.address_a[2]
address_a[3] => altsyncram_sqg4:altsyncram1.address_a[3]
address_a[4] => altsyncram_sqg4:altsyncram1.address_a[4]
address_a[5] => altsyncram_sqg4:altsyncram1.address_a[5]
address_a[6] => altsyncram_sqg4:altsyncram1.address_a[6]
address_a[7] => altsyncram_sqg4:altsyncram1.address_a[7]
address_a[8] => altsyncram_sqg4:altsyncram1.address_a[8]
clock0 => altsyncram_sqg4:altsyncram1.clock0
clocken0 => altsyncram_sqg4:altsyncram1.clocken0
q_a[0] <= altsyncram_sqg4:altsyncram1.q_a[0]
q_a[1] <= altsyncram_sqg4:altsyncram1.q_a[1]
q_a[2] <= altsyncram_sqg4:altsyncram1.q_a[2]
q_a[3] <= altsyncram_sqg4:altsyncram1.q_a[3]
q_a[4] <= altsyncram_sqg4:altsyncram1.q_a[4]
q_a[5] <= altsyncram_sqg4:altsyncram1.q_a[5]
q_a[6] <= altsyncram_sqg4:altsyncram1.q_a[6]
q_a[7] <= altsyncram_sqg4:altsyncram1.q_a[7]
q_a[8] <= altsyncram_sqg4:altsyncram1.q_a[8]
q_a[9] <= altsyncram_sqg4:altsyncram1.q_a[9]
q_a[10] <= altsyncram_sqg4:altsyncram1.q_a[10]
q_a[11] <= altsyncram_sqg4:altsyncram1.q_a[11]


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u0|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|altera_syncram:memoryC2_uid98_lnTables_lutmem_dmem|altera_syncram_gs84:auto_generated|altsyncram_sqg4:altsyncram1
aclr0 => ram_block2a0.CLR0
aclr0 => ram_block2a1.CLR0
aclr0 => ram_block2a2.CLR0
aclr0 => ram_block2a3.CLR0
aclr0 => ram_block2a4.CLR0
aclr0 => ram_block2a5.CLR0
aclr0 => ram_block2a6.CLR0
aclr0 => ram_block2a7.CLR0
aclr0 => ram_block2a8.CLR0
aclr0 => ram_block2a9.CLR0
aclr0 => ram_block2a10.CLR0
aclr0 => ram_block2a11.CLR0
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[0] => ram_block2a8.PORTAADDR
address_a[0] => ram_block2a9.PORTAADDR
address_a[0] => ram_block2a10.PORTAADDR
address_a[0] => ram_block2a11.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[1] => ram_block2a8.PORTAADDR1
address_a[1] => ram_block2a9.PORTAADDR1
address_a[1] => ram_block2a10.PORTAADDR1
address_a[1] => ram_block2a11.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[2] => ram_block2a8.PORTAADDR2
address_a[2] => ram_block2a9.PORTAADDR2
address_a[2] => ram_block2a10.PORTAADDR2
address_a[2] => ram_block2a11.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[3] => ram_block2a8.PORTAADDR3
address_a[3] => ram_block2a9.PORTAADDR3
address_a[3] => ram_block2a10.PORTAADDR3
address_a[3] => ram_block2a11.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[4] => ram_block2a8.PORTAADDR4
address_a[4] => ram_block2a9.PORTAADDR4
address_a[4] => ram_block2a10.PORTAADDR4
address_a[4] => ram_block2a11.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[5] => ram_block2a8.PORTAADDR5
address_a[5] => ram_block2a9.PORTAADDR5
address_a[5] => ram_block2a10.PORTAADDR5
address_a[5] => ram_block2a11.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[6] => ram_block2a8.PORTAADDR6
address_a[6] => ram_block2a9.PORTAADDR6
address_a[6] => ram_block2a10.PORTAADDR6
address_a[6] => ram_block2a11.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[7] => ram_block2a1.PORTAADDR7
address_a[7] => ram_block2a2.PORTAADDR7
address_a[7] => ram_block2a3.PORTAADDR7
address_a[7] => ram_block2a4.PORTAADDR7
address_a[7] => ram_block2a5.PORTAADDR7
address_a[7] => ram_block2a6.PORTAADDR7
address_a[7] => ram_block2a7.PORTAADDR7
address_a[7] => ram_block2a8.PORTAADDR7
address_a[7] => ram_block2a9.PORTAADDR7
address_a[7] => ram_block2a10.PORTAADDR7
address_a[7] => ram_block2a11.PORTAADDR7
address_a[8] => ram_block2a0.PORTAADDR8
address_a[8] => ram_block2a1.PORTAADDR8
address_a[8] => ram_block2a2.PORTAADDR8
address_a[8] => ram_block2a3.PORTAADDR8
address_a[8] => ram_block2a4.PORTAADDR8
address_a[8] => ram_block2a5.PORTAADDR8
address_a[8] => ram_block2a6.PORTAADDR8
address_a[8] => ram_block2a7.PORTAADDR8
address_a[8] => ram_block2a8.PORTAADDR8
address_a[8] => ram_block2a9.PORTAADDR8
address_a[8] => ram_block2a10.PORTAADDR8
address_a[8] => ram_block2a11.PORTAADDR8
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock0 => ram_block2a8.CLK0
clock0 => ram_block2a9.CLK0
clock0 => ram_block2a10.CLK0
clock0 => ram_block2a11.CLK0
clocken0 => ram_block2a0.ENA0
clocken0 => ram_block2a1.ENA0
clocken0 => ram_block2a2.ENA0
clocken0 => ram_block2a3.ENA0
clocken0 => ram_block2a4.ENA0
clocken0 => ram_block2a5.ENA0
clocken0 => ram_block2a6.ENA0
clocken0 => ram_block2a7.ENA0
clocken0 => ram_block2a8.ENA0
clocken0 => ram_block2a9.ENA0
clocken0 => ram_block2a10.ENA0
clocken0 => ram_block2a11.ENA0
q_a[0] <= ram_block2a0.PORTADATAOUT
q_a[1] <= ram_block2a1.PORTADATAOUT
q_a[2] <= ram_block2a2.PORTADATAOUT
q_a[3] <= ram_block2a3.PORTADATAOUT
q_a[4] <= ram_block2a4.PORTADATAOUT
q_a[5] <= ram_block2a5.PORTADATAOUT
q_a[6] <= ram_block2a6.PORTADATAOUT
q_a[7] <= ram_block2a7.PORTADATAOUT
q_a[8] <= ram_block2a8.PORTADATAOUT
q_a[9] <= ram_block2a9.PORTADATAOUT
q_a[10] <= ram_block2a10.PORTADATAOUT
q_a[11] <= ram_block2a11.PORTADATAOUT


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u0|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|dspba_delay:redist23_frac_x_uid16_fpLog2Test_b_2
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
clk => delay_signals[1][11].CLK
clk => delay_signals[1][12].CLK
clk => delay_signals[1][13].CLK
clk => delay_signals[1][14].CLK
clk => delay_signals[1][15].CLK
clk => delay_signals[1][16].CLK
clk => delay_signals[1][17].CLK
clk => delay_signals[1][18].CLK
clk => delay_signals[1][19].CLK
clk => delay_signals[1][20].CLK
clk => delay_signals[1][21].CLK
clk => delay_signals[1][22].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
aclr => delay_signals[1][11].ACLR
aclr => delay_signals[1][12].ACLR
aclr => delay_signals[1][13].ACLR
aclr => delay_signals[1][14].ACLR
aclr => delay_signals[1][15].ACLR
aclr => delay_signals[1][16].ACLR
aclr => delay_signals[1][17].ACLR
aclr => delay_signals[1][18].ACLR
aclr => delay_signals[1][19].ACLR
aclr => delay_signals[1][20].ACLR
aclr => delay_signals[1][21].ACLR
aclr => delay_signals[1][22].ACLR
ena => delay_signals[1][22].ENA
ena => delay_signals[1][21].ENA
ena => delay_signals[1][20].ENA
ena => delay_signals[1][19].ENA
ena => delay_signals[1][18].ENA
ena => delay_signals[1][17].ENA
ena => delay_signals[1][16].ENA
ena => delay_signals[1][15].ENA
ena => delay_signals[1][14].ENA
ena => delay_signals[1][13].ENA
ena => delay_signals[1][12].ENA
ena => delay_signals[1][11].ENA
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xin[8] => delay_signals[1][8].DATAIN
xin[9] => delay_signals[1][9].DATAIN
xin[10] => delay_signals[1][10].DATAIN
xin[11] => delay_signals[1][11].DATAIN
xin[12] => delay_signals[1][12].DATAIN
xin[13] => delay_signals[1][13].DATAIN
xin[14] => delay_signals[1][14].DATAIN
xin[15] => delay_signals[1][15].DATAIN
xin[16] => delay_signals[1][16].DATAIN
xin[17] => delay_signals[1][17].DATAIN
xin[18] => delay_signals[1][18].DATAIN
xin[19] => delay_signals[1][19].DATAIN
xin[20] => delay_signals[1][20].DATAIN
xin[21] => delay_signals[1][21].DATAIN
xin[22] => delay_signals[1][22].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u0|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|dspba_delay:prodXY_uid154_pT1_uid105_invPolyEval_cma_delay
clk => ~NO_FANOUT~
aclr => ~NO_FANOUT~
ena => ~NO_FANOUT~
xin[0] => xout[0].DATAIN
xin[1] => xout[1].DATAIN
xin[2] => xout[2].DATAIN
xin[3] => xout[3].DATAIN
xin[4] => xout[4].DATAIN
xin[5] => xout[5].DATAIN
xin[6] => xout[6].DATAIN
xin[7] => xout[7].DATAIN
xin[8] => xout[8].DATAIN
xin[9] => xout[9].DATAIN
xin[10] => xout[10].DATAIN
xin[11] => xout[11].DATAIN
xin[12] => xout[12].DATAIN
xin[13] => xout[13].DATAIN
xin[14] => xout[14].DATAIN
xin[15] => xout[15].DATAIN
xin[16] => xout[16].DATAIN
xin[17] => xout[17].DATAIN
xin[18] => xout[18].DATAIN
xin[19] => xout[19].DATAIN
xin[20] => xout[20].DATAIN
xin[21] => xout[21].DATAIN
xin[22] => xout[22].DATAIN
xin[23] => xout[23].DATAIN
xout[0] <= xin[0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= xin[1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= xin[2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= xin[3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= xin[4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= xin[5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= xin[6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= xin[7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= xin[8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= xin[9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= xin[10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= xin[11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= xin[12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= xin[13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= xin[14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= xin[15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= xin[16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= xin[17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= xin[18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= xin[19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= xin[20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= xin[21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= xin[22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= xin[23].DB_MAX_OUTPUT_PORT_TYPE


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u0|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|dspba_delay:redist17_yAddr_uid32_fpLog2Test_b_3
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[2][1].CLK
clk => delay_signals[2][2].CLK
clk => delay_signals[2][3].CLK
clk => delay_signals[2][4].CLK
clk => delay_signals[2][5].CLK
clk => delay_signals[2][6].CLK
clk => delay_signals[2][7].CLK
clk => delay_signals[2][8].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[2][1].ACLR
aclr => delay_signals[2][2].ACLR
aclr => delay_signals[2][3].ACLR
aclr => delay_signals[2][4].ACLR
aclr => delay_signals[2][5].ACLR
aclr => delay_signals[2][6].ACLR
aclr => delay_signals[2][7].ACLR
aclr => delay_signals[2][8].ACLR
ena => delay_signals[2][8].ENA
ena => delay_signals[2][7].ENA
ena => delay_signals[2][6].ENA
ena => delay_signals[2][5].ENA
ena => delay_signals[2][4].ENA
ena => delay_signals[2][3].ENA
ena => delay_signals[2][2].ENA
ena => delay_signals[2][1].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xin[1] => delay_signals[2][1].DATAIN
xin[2] => delay_signals[2][2].DATAIN
xin[3] => delay_signals[2][3].DATAIN
xin[4] => delay_signals[2][4].DATAIN
xin[5] => delay_signals[2][5].DATAIN
xin[6] => delay_signals[2][6].DATAIN
xin[7] => delay_signals[2][7].DATAIN
xin[8] => delay_signals[2][8].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u0|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|altera_syncram:memoryC1_uid95_lnTables_lutmem_dmem
aclr0 => altera_syncram_bs84:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
address2_a[0] => ~NO_FANOUT~
address2_b[0] => ~NO_FANOUT~
address_a[0] => altera_syncram_bs84:auto_generated.address_a[0]
address_a[1] => altera_syncram_bs84:auto_generated.address_a[1]
address_a[2] => altera_syncram_bs84:auto_generated.address_a[2]
address_a[3] => altera_syncram_bs84:auto_generated.address_a[3]
address_a[4] => altera_syncram_bs84:auto_generated.address_a[4]
address_a[5] => altera_syncram_bs84:auto_generated.address_a[5]
address_a[6] => altera_syncram_bs84:auto_generated.address_a[6]
address_a[7] => altera_syncram_bs84:auto_generated.address_a[7]
address_a[8] => altera_syncram_bs84:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
clock0 => altera_syncram_bs84:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altera_syncram_bs84:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
eccencbypass => ~NO_FANOUT~
eccencparity[0] => ~NO_FANOUT~
eccencparity[1] => ~NO_FANOUT~
eccencparity[2] => ~NO_FANOUT~
eccencparity[3] => ~NO_FANOUT~
eccencparity[4] => ~NO_FANOUT~
eccencparity[5] => ~NO_FANOUT~
eccencparity[6] => ~NO_FANOUT~
eccencparity[7] => ~NO_FANOUT~
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
q_a[0] <= altera_syncram_bs84:auto_generated.q_a[0]
q_a[1] <= altera_syncram_bs84:auto_generated.q_a[1]
q_a[2] <= altera_syncram_bs84:auto_generated.q_a[2]
q_a[3] <= altera_syncram_bs84:auto_generated.q_a[3]
q_a[4] <= altera_syncram_bs84:auto_generated.q_a[4]
q_a[5] <= altera_syncram_bs84:auto_generated.q_a[5]
q_a[6] <= altera_syncram_bs84:auto_generated.q_a[6]
q_a[7] <= altera_syncram_bs84:auto_generated.q_a[7]
q_a[8] <= altera_syncram_bs84:auto_generated.q_a[8]
q_a[9] <= altera_syncram_bs84:auto_generated.q_a[9]
q_a[10] <= altera_syncram_bs84:auto_generated.q_a[10]
q_a[11] <= altera_syncram_bs84:auto_generated.q_a[11]
q_a[12] <= altera_syncram_bs84:auto_generated.q_a[12]
q_a[13] <= altera_syncram_bs84:auto_generated.q_a[13]
q_a[14] <= altera_syncram_bs84:auto_generated.q_a[14]
q_a[15] <= altera_syncram_bs84:auto_generated.q_a[15]
q_a[16] <= altera_syncram_bs84:auto_generated.q_a[16]
q_a[17] <= altera_syncram_bs84:auto_generated.q_a[17]
q_a[18] <= altera_syncram_bs84:auto_generated.q_a[18]
q_a[19] <= altera_syncram_bs84:auto_generated.q_a[19]
q_b[0] <= <GND>
rden_a => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
sclr => ~NO_FANOUT~
wren_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u0|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|altera_syncram:memoryC1_uid95_lnTables_lutmem_dmem|altera_syncram_bs84:auto_generated
aclr0 => altsyncram_nqg4:altsyncram1.aclr0
address_a[0] => altsyncram_nqg4:altsyncram1.address_a[0]
address_a[1] => altsyncram_nqg4:altsyncram1.address_a[1]
address_a[2] => altsyncram_nqg4:altsyncram1.address_a[2]
address_a[3] => altsyncram_nqg4:altsyncram1.address_a[3]
address_a[4] => altsyncram_nqg4:altsyncram1.address_a[4]
address_a[5] => altsyncram_nqg4:altsyncram1.address_a[5]
address_a[6] => altsyncram_nqg4:altsyncram1.address_a[6]
address_a[7] => altsyncram_nqg4:altsyncram1.address_a[7]
address_a[8] => altsyncram_nqg4:altsyncram1.address_a[8]
clock0 => altsyncram_nqg4:altsyncram1.clock0
clocken0 => altsyncram_nqg4:altsyncram1.clocken0
q_a[0] <= altsyncram_nqg4:altsyncram1.q_a[0]
q_a[1] <= altsyncram_nqg4:altsyncram1.q_a[1]
q_a[2] <= altsyncram_nqg4:altsyncram1.q_a[2]
q_a[3] <= altsyncram_nqg4:altsyncram1.q_a[3]
q_a[4] <= altsyncram_nqg4:altsyncram1.q_a[4]
q_a[5] <= altsyncram_nqg4:altsyncram1.q_a[5]
q_a[6] <= altsyncram_nqg4:altsyncram1.q_a[6]
q_a[7] <= altsyncram_nqg4:altsyncram1.q_a[7]
q_a[8] <= altsyncram_nqg4:altsyncram1.q_a[8]
q_a[9] <= altsyncram_nqg4:altsyncram1.q_a[9]
q_a[10] <= altsyncram_nqg4:altsyncram1.q_a[10]
q_a[11] <= altsyncram_nqg4:altsyncram1.q_a[11]
q_a[12] <= altsyncram_nqg4:altsyncram1.q_a[12]
q_a[13] <= altsyncram_nqg4:altsyncram1.q_a[13]
q_a[14] <= altsyncram_nqg4:altsyncram1.q_a[14]
q_a[15] <= altsyncram_nqg4:altsyncram1.q_a[15]
q_a[16] <= altsyncram_nqg4:altsyncram1.q_a[16]
q_a[17] <= altsyncram_nqg4:altsyncram1.q_a[17]
q_a[18] <= altsyncram_nqg4:altsyncram1.q_a[18]
q_a[19] <= altsyncram_nqg4:altsyncram1.q_a[19]


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u0|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|altera_syncram:memoryC1_uid95_lnTables_lutmem_dmem|altera_syncram_bs84:auto_generated|altsyncram_nqg4:altsyncram1
aclr0 => ram_block2a0.CLR0
aclr0 => ram_block2a1.CLR0
aclr0 => ram_block2a2.CLR0
aclr0 => ram_block2a3.CLR0
aclr0 => ram_block2a4.CLR0
aclr0 => ram_block2a5.CLR0
aclr0 => ram_block2a6.CLR0
aclr0 => ram_block2a7.CLR0
aclr0 => ram_block2a8.CLR0
aclr0 => ram_block2a9.CLR0
aclr0 => ram_block2a10.CLR0
aclr0 => ram_block2a11.CLR0
aclr0 => ram_block2a12.CLR0
aclr0 => ram_block2a13.CLR0
aclr0 => ram_block2a14.CLR0
aclr0 => ram_block2a15.CLR0
aclr0 => ram_block2a16.CLR0
aclr0 => ram_block2a17.CLR0
aclr0 => ram_block2a18.CLR0
aclr0 => ram_block2a19.CLR0
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[0] => ram_block2a8.PORTAADDR
address_a[0] => ram_block2a9.PORTAADDR
address_a[0] => ram_block2a10.PORTAADDR
address_a[0] => ram_block2a11.PORTAADDR
address_a[0] => ram_block2a12.PORTAADDR
address_a[0] => ram_block2a13.PORTAADDR
address_a[0] => ram_block2a14.PORTAADDR
address_a[0] => ram_block2a15.PORTAADDR
address_a[0] => ram_block2a16.PORTAADDR
address_a[0] => ram_block2a17.PORTAADDR
address_a[0] => ram_block2a18.PORTAADDR
address_a[0] => ram_block2a19.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[1] => ram_block2a8.PORTAADDR1
address_a[1] => ram_block2a9.PORTAADDR1
address_a[1] => ram_block2a10.PORTAADDR1
address_a[1] => ram_block2a11.PORTAADDR1
address_a[1] => ram_block2a12.PORTAADDR1
address_a[1] => ram_block2a13.PORTAADDR1
address_a[1] => ram_block2a14.PORTAADDR1
address_a[1] => ram_block2a15.PORTAADDR1
address_a[1] => ram_block2a16.PORTAADDR1
address_a[1] => ram_block2a17.PORTAADDR1
address_a[1] => ram_block2a18.PORTAADDR1
address_a[1] => ram_block2a19.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[2] => ram_block2a8.PORTAADDR2
address_a[2] => ram_block2a9.PORTAADDR2
address_a[2] => ram_block2a10.PORTAADDR2
address_a[2] => ram_block2a11.PORTAADDR2
address_a[2] => ram_block2a12.PORTAADDR2
address_a[2] => ram_block2a13.PORTAADDR2
address_a[2] => ram_block2a14.PORTAADDR2
address_a[2] => ram_block2a15.PORTAADDR2
address_a[2] => ram_block2a16.PORTAADDR2
address_a[2] => ram_block2a17.PORTAADDR2
address_a[2] => ram_block2a18.PORTAADDR2
address_a[2] => ram_block2a19.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[3] => ram_block2a8.PORTAADDR3
address_a[3] => ram_block2a9.PORTAADDR3
address_a[3] => ram_block2a10.PORTAADDR3
address_a[3] => ram_block2a11.PORTAADDR3
address_a[3] => ram_block2a12.PORTAADDR3
address_a[3] => ram_block2a13.PORTAADDR3
address_a[3] => ram_block2a14.PORTAADDR3
address_a[3] => ram_block2a15.PORTAADDR3
address_a[3] => ram_block2a16.PORTAADDR3
address_a[3] => ram_block2a17.PORTAADDR3
address_a[3] => ram_block2a18.PORTAADDR3
address_a[3] => ram_block2a19.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[4] => ram_block2a8.PORTAADDR4
address_a[4] => ram_block2a9.PORTAADDR4
address_a[4] => ram_block2a10.PORTAADDR4
address_a[4] => ram_block2a11.PORTAADDR4
address_a[4] => ram_block2a12.PORTAADDR4
address_a[4] => ram_block2a13.PORTAADDR4
address_a[4] => ram_block2a14.PORTAADDR4
address_a[4] => ram_block2a15.PORTAADDR4
address_a[4] => ram_block2a16.PORTAADDR4
address_a[4] => ram_block2a17.PORTAADDR4
address_a[4] => ram_block2a18.PORTAADDR4
address_a[4] => ram_block2a19.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[5] => ram_block2a8.PORTAADDR5
address_a[5] => ram_block2a9.PORTAADDR5
address_a[5] => ram_block2a10.PORTAADDR5
address_a[5] => ram_block2a11.PORTAADDR5
address_a[5] => ram_block2a12.PORTAADDR5
address_a[5] => ram_block2a13.PORTAADDR5
address_a[5] => ram_block2a14.PORTAADDR5
address_a[5] => ram_block2a15.PORTAADDR5
address_a[5] => ram_block2a16.PORTAADDR5
address_a[5] => ram_block2a17.PORTAADDR5
address_a[5] => ram_block2a18.PORTAADDR5
address_a[5] => ram_block2a19.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[6] => ram_block2a8.PORTAADDR6
address_a[6] => ram_block2a9.PORTAADDR6
address_a[6] => ram_block2a10.PORTAADDR6
address_a[6] => ram_block2a11.PORTAADDR6
address_a[6] => ram_block2a12.PORTAADDR6
address_a[6] => ram_block2a13.PORTAADDR6
address_a[6] => ram_block2a14.PORTAADDR6
address_a[6] => ram_block2a15.PORTAADDR6
address_a[6] => ram_block2a16.PORTAADDR6
address_a[6] => ram_block2a17.PORTAADDR6
address_a[6] => ram_block2a18.PORTAADDR6
address_a[6] => ram_block2a19.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[7] => ram_block2a1.PORTAADDR7
address_a[7] => ram_block2a2.PORTAADDR7
address_a[7] => ram_block2a3.PORTAADDR7
address_a[7] => ram_block2a4.PORTAADDR7
address_a[7] => ram_block2a5.PORTAADDR7
address_a[7] => ram_block2a6.PORTAADDR7
address_a[7] => ram_block2a7.PORTAADDR7
address_a[7] => ram_block2a8.PORTAADDR7
address_a[7] => ram_block2a9.PORTAADDR7
address_a[7] => ram_block2a10.PORTAADDR7
address_a[7] => ram_block2a11.PORTAADDR7
address_a[7] => ram_block2a12.PORTAADDR7
address_a[7] => ram_block2a13.PORTAADDR7
address_a[7] => ram_block2a14.PORTAADDR7
address_a[7] => ram_block2a15.PORTAADDR7
address_a[7] => ram_block2a16.PORTAADDR7
address_a[7] => ram_block2a17.PORTAADDR7
address_a[7] => ram_block2a18.PORTAADDR7
address_a[7] => ram_block2a19.PORTAADDR7
address_a[8] => ram_block2a0.PORTAADDR8
address_a[8] => ram_block2a1.PORTAADDR8
address_a[8] => ram_block2a2.PORTAADDR8
address_a[8] => ram_block2a3.PORTAADDR8
address_a[8] => ram_block2a4.PORTAADDR8
address_a[8] => ram_block2a5.PORTAADDR8
address_a[8] => ram_block2a6.PORTAADDR8
address_a[8] => ram_block2a7.PORTAADDR8
address_a[8] => ram_block2a8.PORTAADDR8
address_a[8] => ram_block2a9.PORTAADDR8
address_a[8] => ram_block2a10.PORTAADDR8
address_a[8] => ram_block2a11.PORTAADDR8
address_a[8] => ram_block2a12.PORTAADDR8
address_a[8] => ram_block2a13.PORTAADDR8
address_a[8] => ram_block2a14.PORTAADDR8
address_a[8] => ram_block2a15.PORTAADDR8
address_a[8] => ram_block2a16.PORTAADDR8
address_a[8] => ram_block2a17.PORTAADDR8
address_a[8] => ram_block2a18.PORTAADDR8
address_a[8] => ram_block2a19.PORTAADDR8
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock0 => ram_block2a8.CLK0
clock0 => ram_block2a9.CLK0
clock0 => ram_block2a10.CLK0
clock0 => ram_block2a11.CLK0
clock0 => ram_block2a12.CLK0
clock0 => ram_block2a13.CLK0
clock0 => ram_block2a14.CLK0
clock0 => ram_block2a15.CLK0
clock0 => ram_block2a16.CLK0
clock0 => ram_block2a17.CLK0
clock0 => ram_block2a18.CLK0
clock0 => ram_block2a19.CLK0
clocken0 => ram_block2a0.ENA0
clocken0 => ram_block2a1.ENA0
clocken0 => ram_block2a2.ENA0
clocken0 => ram_block2a3.ENA0
clocken0 => ram_block2a4.ENA0
clocken0 => ram_block2a5.ENA0
clocken0 => ram_block2a6.ENA0
clocken0 => ram_block2a7.ENA0
clocken0 => ram_block2a8.ENA0
clocken0 => ram_block2a9.ENA0
clocken0 => ram_block2a10.ENA0
clocken0 => ram_block2a11.ENA0
clocken0 => ram_block2a12.ENA0
clocken0 => ram_block2a13.ENA0
clocken0 => ram_block2a14.ENA0
clocken0 => ram_block2a15.ENA0
clocken0 => ram_block2a16.ENA0
clocken0 => ram_block2a17.ENA0
clocken0 => ram_block2a18.ENA0
clocken0 => ram_block2a19.ENA0
q_a[0] <= ram_block2a0.PORTADATAOUT
q_a[1] <= ram_block2a1.PORTADATAOUT
q_a[2] <= ram_block2a2.PORTADATAOUT
q_a[3] <= ram_block2a3.PORTADATAOUT
q_a[4] <= ram_block2a4.PORTADATAOUT
q_a[5] <= ram_block2a5.PORTADATAOUT
q_a[6] <= ram_block2a6.PORTADATAOUT
q_a[7] <= ram_block2a7.PORTADATAOUT
q_a[8] <= ram_block2a8.PORTADATAOUT
q_a[9] <= ram_block2a9.PORTADATAOUT
q_a[10] <= ram_block2a10.PORTADATAOUT
q_a[11] <= ram_block2a11.PORTADATAOUT
q_a[12] <= ram_block2a12.PORTADATAOUT
q_a[13] <= ram_block2a13.PORTADATAOUT
q_a[14] <= ram_block2a14.PORTADATAOUT
q_a[15] <= ram_block2a15.PORTADATAOUT
q_a[16] <= ram_block2a16.PORTADATAOUT
q_a[17] <= ram_block2a17.PORTADATAOUT
q_a[18] <= ram_block2a18.PORTADATAOUT
q_a[19] <= ram_block2a19.PORTADATAOUT


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u0|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|dspba_delay:redist7_s1_uid109_invPolyEval_q_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u0|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|altera_syncram:redist16_zPPolyEval_uid33_fpLog2Test_b_4_mem_dmem
aclr0 => ~NO_FANOUT~
aclr1 => altera_syncram_2214:auto_generated.aclr1
address2_a[0] => ~NO_FANOUT~
address2_b[0] => ~NO_FANOUT~
address_a[0] => altera_syncram_2214:auto_generated.address_a[0]
address_a[1] => altera_syncram_2214:auto_generated.address_a[1]
address_b[0] => altera_syncram_2214:auto_generated.address_b[0]
address_b[1] => altera_syncram_2214:auto_generated.address_b[1]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
clock0 => altera_syncram_2214:auto_generated.clock0
clock1 => altera_syncram_2214:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => altera_syncram_2214:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
data_a[0] => altera_syncram_2214:auto_generated.data_a[0]
data_a[1] => altera_syncram_2214:auto_generated.data_a[1]
data_a[2] => altera_syncram_2214:auto_generated.data_a[2]
data_a[3] => altera_syncram_2214:auto_generated.data_a[3]
data_a[4] => altera_syncram_2214:auto_generated.data_a[4]
data_a[5] => altera_syncram_2214:auto_generated.data_a[5]
data_a[6] => altera_syncram_2214:auto_generated.data_a[6]
data_a[7] => altera_syncram_2214:auto_generated.data_a[7]
data_a[8] => altera_syncram_2214:auto_generated.data_a[8]
data_a[9] => altera_syncram_2214:auto_generated.data_a[9]
data_a[10] => altera_syncram_2214:auto_generated.data_a[10]
data_a[11] => altera_syncram_2214:auto_generated.data_a[11]
data_a[12] => altera_syncram_2214:auto_generated.data_a[12]
data_a[13] => altera_syncram_2214:auto_generated.data_a[13]
data_a[14] => altera_syncram_2214:auto_generated.data_a[14]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
eccencbypass => ~NO_FANOUT~
eccencparity[0] => ~NO_FANOUT~
eccencparity[1] => ~NO_FANOUT~
eccencparity[2] => ~NO_FANOUT~
eccencparity[3] => ~NO_FANOUT~
eccencparity[4] => ~NO_FANOUT~
eccencparity[5] => ~NO_FANOUT~
eccencparity[6] => ~NO_FANOUT~
eccencparity[7] => ~NO_FANOUT~
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_b[0] <= altera_syncram_2214:auto_generated.q_b[0]
q_b[1] <= altera_syncram_2214:auto_generated.q_b[1]
q_b[2] <= altera_syncram_2214:auto_generated.q_b[2]
q_b[3] <= altera_syncram_2214:auto_generated.q_b[3]
q_b[4] <= altera_syncram_2214:auto_generated.q_b[4]
q_b[5] <= altera_syncram_2214:auto_generated.q_b[5]
q_b[6] <= altera_syncram_2214:auto_generated.q_b[6]
q_b[7] <= altera_syncram_2214:auto_generated.q_b[7]
q_b[8] <= altera_syncram_2214:auto_generated.q_b[8]
q_b[9] <= altera_syncram_2214:auto_generated.q_b[9]
q_b[10] <= altera_syncram_2214:auto_generated.q_b[10]
q_b[11] <= altera_syncram_2214:auto_generated.q_b[11]
q_b[12] <= altera_syncram_2214:auto_generated.q_b[12]
q_b[13] <= altera_syncram_2214:auto_generated.q_b[13]
q_b[14] <= altera_syncram_2214:auto_generated.q_b[14]
rden_a => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
sclr => ~NO_FANOUT~
wren_a => altera_syncram_2214:auto_generated.wren_a
wren_b => ~NO_FANOUT~


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u0|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|altera_syncram:redist16_zPPolyEval_uid33_fpLog2Test_b_4_mem_dmem|altera_syncram_2214:auto_generated
aclr1 => altsyncram_3fb4:altsyncram1.aclr1
address_a[0] => altsyncram_3fb4:altsyncram1.address_a[0]
address_a[1] => altsyncram_3fb4:altsyncram1.address_a[1]
address_b[0] => altsyncram_3fb4:altsyncram1.address_b[0]
address_b[1] => altsyncram_3fb4:altsyncram1.address_b[1]
clock0 => altsyncram_3fb4:altsyncram1.clock0
clock1 => altsyncram_3fb4:altsyncram1.clock1
clocken1 => altsyncram_3fb4:altsyncram1.clocken1
data_a[0] => altsyncram_3fb4:altsyncram1.data_a[0]
data_a[1] => altsyncram_3fb4:altsyncram1.data_a[1]
data_a[2] => altsyncram_3fb4:altsyncram1.data_a[2]
data_a[3] => altsyncram_3fb4:altsyncram1.data_a[3]
data_a[4] => altsyncram_3fb4:altsyncram1.data_a[4]
data_a[5] => altsyncram_3fb4:altsyncram1.data_a[5]
data_a[6] => altsyncram_3fb4:altsyncram1.data_a[6]
data_a[7] => altsyncram_3fb4:altsyncram1.data_a[7]
data_a[8] => altsyncram_3fb4:altsyncram1.data_a[8]
data_a[9] => altsyncram_3fb4:altsyncram1.data_a[9]
data_a[10] => altsyncram_3fb4:altsyncram1.data_a[10]
data_a[11] => altsyncram_3fb4:altsyncram1.data_a[11]
data_a[12] => altsyncram_3fb4:altsyncram1.data_a[12]
data_a[13] => altsyncram_3fb4:altsyncram1.data_a[13]
data_a[14] => altsyncram_3fb4:altsyncram1.data_a[14]
q_b[0] <= altsyncram_3fb4:altsyncram1.q_b[0]
q_b[1] <= altsyncram_3fb4:altsyncram1.q_b[1]
q_b[2] <= altsyncram_3fb4:altsyncram1.q_b[2]
q_b[3] <= altsyncram_3fb4:altsyncram1.q_b[3]
q_b[4] <= altsyncram_3fb4:altsyncram1.q_b[4]
q_b[5] <= altsyncram_3fb4:altsyncram1.q_b[5]
q_b[6] <= altsyncram_3fb4:altsyncram1.q_b[6]
q_b[7] <= altsyncram_3fb4:altsyncram1.q_b[7]
q_b[8] <= altsyncram_3fb4:altsyncram1.q_b[8]
q_b[9] <= altsyncram_3fb4:altsyncram1.q_b[9]
q_b[10] <= altsyncram_3fb4:altsyncram1.q_b[10]
q_b[11] <= altsyncram_3fb4:altsyncram1.q_b[11]
q_b[12] <= altsyncram_3fb4:altsyncram1.q_b[12]
q_b[13] <= altsyncram_3fb4:altsyncram1.q_b[13]
q_b[14] <= altsyncram_3fb4:altsyncram1.q_b[14]
wren_a => altsyncram_3fb4:altsyncram1.wren_a


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u0|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|altera_syncram:redist16_zPPolyEval_uid33_fpLog2Test_b_4_mem_dmem|altera_syncram_2214:auto_generated|altsyncram_3fb4:altsyncram1
aclr1 => dataout_reg[14].IN0
address_a[0] => lutrama0.PORTAADDR
address_a[0] => lutrama1.PORTAADDR
address_a[0] => lutrama2.PORTAADDR
address_a[0] => lutrama3.PORTAADDR
address_a[0] => lutrama4.PORTAADDR
address_a[0] => lutrama5.PORTAADDR
address_a[0] => lutrama6.PORTAADDR
address_a[0] => lutrama7.PORTAADDR
address_a[0] => lutrama8.PORTAADDR
address_a[0] => lutrama9.PORTAADDR
address_a[0] => lutrama10.PORTAADDR
address_a[0] => lutrama11.PORTAADDR
address_a[0] => lutrama12.PORTAADDR
address_a[0] => lutrama13.PORTAADDR
address_a[0] => lutrama14.PORTAADDR
address_a[1] => lutrama0.PORTAADDR1
address_a[1] => lutrama1.PORTAADDR1
address_a[1] => lutrama2.PORTAADDR1
address_a[1] => lutrama3.PORTAADDR1
address_a[1] => lutrama4.PORTAADDR1
address_a[1] => lutrama5.PORTAADDR1
address_a[1] => lutrama6.PORTAADDR1
address_a[1] => lutrama7.PORTAADDR1
address_a[1] => lutrama8.PORTAADDR1
address_a[1] => lutrama9.PORTAADDR1
address_a[1] => lutrama10.PORTAADDR1
address_a[1] => lutrama11.PORTAADDR1
address_a[1] => lutrama12.PORTAADDR1
address_a[1] => lutrama13.PORTAADDR1
address_a[1] => lutrama14.PORTAADDR1
address_b[0] => rdaddr_reg[0].DATAIN
address_b[1] => rdaddr_reg[1].DATAIN
clock0 => lutrama0.CLK0
clock0 => lutrama1.CLK0
clock0 => lutrama2.CLK0
clock0 => lutrama3.CLK0
clock0 => lutrama4.CLK0
clock0 => lutrama5.CLK0
clock0 => lutrama6.CLK0
clock0 => lutrama7.CLK0
clock0 => lutrama8.CLK0
clock0 => lutrama9.CLK0
clock0 => lutrama10.CLK0
clock0 => lutrama11.CLK0
clock0 => lutrama12.CLK0
clock0 => lutrama13.CLK0
clock0 => lutrama14.CLK0
clock0 => rdaddr_reg[1].CLK
clock0 => rdaddr_reg[0].CLK
clock1 => dataout_reg[14].CLK
clock1 => dataout_reg[13].CLK
clock1 => dataout_reg[12].CLK
clock1 => dataout_reg[11].CLK
clock1 => dataout_reg[10].CLK
clock1 => dataout_reg[9].CLK
clock1 => dataout_reg[8].CLK
clock1 => dataout_reg[7].CLK
clock1 => dataout_reg[6].CLK
clock1 => dataout_reg[5].CLK
clock1 => dataout_reg[4].CLK
clock1 => dataout_reg[3].CLK
clock1 => dataout_reg[2].CLK
clock1 => dataout_reg[1].CLK
clock1 => dataout_reg[0].CLK
clocken1 => dataout_reg[14].ENA
clocken1 => dataout_reg[13].ENA
clocken1 => dataout_reg[12].ENA
clocken1 => dataout_reg[11].ENA
clocken1 => dataout_reg[10].ENA
clocken1 => dataout_reg[9].ENA
clocken1 => dataout_reg[8].ENA
clocken1 => dataout_reg[7].ENA
clocken1 => dataout_reg[6].ENA
clocken1 => dataout_reg[5].ENA
clocken1 => dataout_reg[4].ENA
clocken1 => dataout_reg[3].ENA
clocken1 => dataout_reg[2].ENA
clocken1 => dataout_reg[1].ENA
clocken1 => dataout_reg[0].ENA
data_a[0] => lutrama0.PORTADATAIN
data_a[1] => lutrama1.PORTADATAIN
data_a[2] => lutrama2.PORTADATAIN
data_a[3] => lutrama3.PORTADATAIN
data_a[4] => lutrama4.PORTADATAIN
data_a[5] => lutrama5.PORTADATAIN
data_a[6] => lutrama6.PORTADATAIN
data_a[7] => lutrama7.PORTADATAIN
data_a[8] => lutrama8.PORTADATAIN
data_a[9] => lutrama9.PORTADATAIN
data_a[10] => lutrama10.PORTADATAIN
data_a[11] => lutrama11.PORTADATAIN
data_a[12] => lutrama12.PORTADATAIN
data_a[13] => lutrama13.PORTADATAIN
data_a[14] => lutrama14.PORTADATAIN
q_b[0] <= dataout_reg[0].DB_MAX_OUTPUT_PORT_TYPE
q_b[1] <= dataout_reg[1].DB_MAX_OUTPUT_PORT_TYPE
q_b[2] <= dataout_reg[2].DB_MAX_OUTPUT_PORT_TYPE
q_b[3] <= dataout_reg[3].DB_MAX_OUTPUT_PORT_TYPE
q_b[4] <= dataout_reg[4].DB_MAX_OUTPUT_PORT_TYPE
q_b[5] <= dataout_reg[5].DB_MAX_OUTPUT_PORT_TYPE
q_b[6] <= dataout_reg[6].DB_MAX_OUTPUT_PORT_TYPE
q_b[7] <= dataout_reg[7].DB_MAX_OUTPUT_PORT_TYPE
q_b[8] <= dataout_reg[8].DB_MAX_OUTPUT_PORT_TYPE
q_b[9] <= dataout_reg[9].DB_MAX_OUTPUT_PORT_TYPE
q_b[10] <= dataout_reg[10].DB_MAX_OUTPUT_PORT_TYPE
q_b[11] <= dataout_reg[11].DB_MAX_OUTPUT_PORT_TYPE
q_b[12] <= dataout_reg[12].DB_MAX_OUTPUT_PORT_TYPE
q_b[13] <= dataout_reg[13].DB_MAX_OUTPUT_PORT_TYPE
q_b[14] <= dataout_reg[14].DB_MAX_OUTPUT_PORT_TYPE
wren_a => lutrama0.ENA0
wren_a => lutrama1.ENA0
wren_a => lutrama2.ENA0
wren_a => lutrama3.ENA0
wren_a => lutrama4.ENA0
wren_a => lutrama5.ENA0
wren_a => lutrama6.ENA0
wren_a => lutrama7.ENA0
wren_a => lutrama8.ENA0
wren_a => lutrama9.ENA0
wren_a => lutrama10.ENA0
wren_a => lutrama11.ENA0
wren_a => lutrama12.ENA0
wren_a => lutrama13.ENA0
wren_a => lutrama14.ENA0


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u0|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|dspba_delay:prodXY_uid157_pT2_uid111_invPolyEval_cma_delay
clk => ~NO_FANOUT~
aclr => ~NO_FANOUT~
ena => ~NO_FANOUT~
xin[0] => xout[0].DATAIN
xin[1] => xout[1].DATAIN
xin[2] => xout[2].DATAIN
xin[3] => xout[3].DATAIN
xin[4] => xout[4].DATAIN
xin[5] => xout[5].DATAIN
xin[6] => xout[6].DATAIN
xin[7] => xout[7].DATAIN
xin[8] => xout[8].DATAIN
xin[9] => xout[9].DATAIN
xin[10] => xout[10].DATAIN
xin[11] => xout[11].DATAIN
xin[12] => xout[12].DATAIN
xin[13] => xout[13].DATAIN
xin[14] => xout[14].DATAIN
xin[15] => xout[15].DATAIN
xin[16] => xout[16].DATAIN
xin[17] => xout[17].DATAIN
xin[18] => xout[18].DATAIN
xin[19] => xout[19].DATAIN
xin[20] => xout[20].DATAIN
xin[21] => xout[21].DATAIN
xin[22] => xout[22].DATAIN
xin[23] => xout[23].DATAIN
xin[24] => xout[24].DATAIN
xin[25] => xout[25].DATAIN
xin[26] => xout[26].DATAIN
xin[27] => xout[27].DATAIN
xin[28] => xout[28].DATAIN
xin[29] => xout[29].DATAIN
xin[30] => xout[30].DATAIN
xin[31] => xout[31].DATAIN
xin[32] => xout[32].DATAIN
xin[33] => xout[33].DATAIN
xin[34] => xout[34].DATAIN
xin[35] => xout[35].DATAIN
xin[36] => xout[36].DATAIN
xout[0] <= xin[0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= xin[1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= xin[2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= xin[3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= xin[4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= xin[5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= xin[6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= xin[7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= xin[8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= xin[9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= xin[10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= xin[11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= xin[12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= xin[13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= xin[14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= xin[15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= xin[16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= xin[17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= xin[18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= xin[19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= xin[20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= xin[21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= xin[22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= xin[23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= xin[24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= xin[25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= xin[26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= xin[27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= xin[28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= xin[29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= xin[30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= xin[31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= xin[32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= xin[33].DB_MAX_OUTPUT_PORT_TYPE
xout[34] <= xin[34].DB_MAX_OUTPUT_PORT_TYPE
xout[35] <= xin[35].DB_MAX_OUTPUT_PORT_TYPE
xout[36] <= xin[36].DB_MAX_OUTPUT_PORT_TYPE


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u0|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|dspba_delay:redist18_yAddr_uid32_fpLog2Test_b_7
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[2][1].CLK
clk => delay_signals[2][2].CLK
clk => delay_signals[2][3].CLK
clk => delay_signals[2][4].CLK
clk => delay_signals[2][5].CLK
clk => delay_signals[2][6].CLK
clk => delay_signals[2][7].CLK
clk => delay_signals[2][8].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[3][1].CLK
clk => delay_signals[3][2].CLK
clk => delay_signals[3][3].CLK
clk => delay_signals[3][4].CLK
clk => delay_signals[3][5].CLK
clk => delay_signals[3][6].CLK
clk => delay_signals[3][7].CLK
clk => delay_signals[3][8].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[2][1].ACLR
aclr => delay_signals[2][2].ACLR
aclr => delay_signals[2][3].ACLR
aclr => delay_signals[2][4].ACLR
aclr => delay_signals[2][5].ACLR
aclr => delay_signals[2][6].ACLR
aclr => delay_signals[2][7].ACLR
aclr => delay_signals[2][8].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[3][1].ACLR
aclr => delay_signals[3][2].ACLR
aclr => delay_signals[3][3].ACLR
aclr => delay_signals[3][4].ACLR
aclr => delay_signals[3][5].ACLR
aclr => delay_signals[3][6].ACLR
aclr => delay_signals[3][7].ACLR
aclr => delay_signals[3][8].ACLR
ena => delay_signals[3][8].ENA
ena => delay_signals[3][7].ENA
ena => delay_signals[3][6].ENA
ena => delay_signals[3][5].ENA
ena => delay_signals[3][4].ENA
ena => delay_signals[3][3].ENA
ena => delay_signals[3][2].ENA
ena => delay_signals[3][1].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][8].ENA
ena => delay_signals[2][7].ENA
ena => delay_signals[2][6].ENA
ena => delay_signals[2][5].ENA
ena => delay_signals[2][4].ENA
ena => delay_signals[2][3].ENA
ena => delay_signals[2][2].ENA
ena => delay_signals[2][1].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[3][0].DATAIN
xin[1] => delay_signals[3][1].DATAIN
xin[2] => delay_signals[3][2].DATAIN
xin[3] => delay_signals[3][3].DATAIN
xin[4] => delay_signals[3][4].DATAIN
xin[5] => delay_signals[3][5].DATAIN
xin[6] => delay_signals[3][6].DATAIN
xin[7] => delay_signals[3][7].DATAIN
xin[8] => delay_signals[3][8].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u0|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|altera_syncram:memoryC0_uid92_lnTables_lutmem_dmem
aclr0 => altera_syncram_8s84:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
address2_a[0] => ~NO_FANOUT~
address2_b[0] => ~NO_FANOUT~
address_a[0] => altera_syncram_8s84:auto_generated.address_a[0]
address_a[1] => altera_syncram_8s84:auto_generated.address_a[1]
address_a[2] => altera_syncram_8s84:auto_generated.address_a[2]
address_a[3] => altera_syncram_8s84:auto_generated.address_a[3]
address_a[4] => altera_syncram_8s84:auto_generated.address_a[4]
address_a[5] => altera_syncram_8s84:auto_generated.address_a[5]
address_a[6] => altera_syncram_8s84:auto_generated.address_a[6]
address_a[7] => altera_syncram_8s84:auto_generated.address_a[7]
address_a[8] => altera_syncram_8s84:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
clock0 => altera_syncram_8s84:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altera_syncram_8s84:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
eccencbypass => ~NO_FANOUT~
eccencparity[0] => ~NO_FANOUT~
eccencparity[1] => ~NO_FANOUT~
eccencparity[2] => ~NO_FANOUT~
eccencparity[3] => ~NO_FANOUT~
eccencparity[4] => ~NO_FANOUT~
eccencparity[5] => ~NO_FANOUT~
eccencparity[6] => ~NO_FANOUT~
eccencparity[7] => ~NO_FANOUT~
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
q_a[0] <= altera_syncram_8s84:auto_generated.q_a[0]
q_a[1] <= altera_syncram_8s84:auto_generated.q_a[1]
q_a[2] <= altera_syncram_8s84:auto_generated.q_a[2]
q_a[3] <= altera_syncram_8s84:auto_generated.q_a[3]
q_a[4] <= altera_syncram_8s84:auto_generated.q_a[4]
q_a[5] <= altera_syncram_8s84:auto_generated.q_a[5]
q_a[6] <= altera_syncram_8s84:auto_generated.q_a[6]
q_a[7] <= altera_syncram_8s84:auto_generated.q_a[7]
q_a[8] <= altera_syncram_8s84:auto_generated.q_a[8]
q_a[9] <= altera_syncram_8s84:auto_generated.q_a[9]
q_a[10] <= altera_syncram_8s84:auto_generated.q_a[10]
q_a[11] <= altera_syncram_8s84:auto_generated.q_a[11]
q_a[12] <= altera_syncram_8s84:auto_generated.q_a[12]
q_a[13] <= altera_syncram_8s84:auto_generated.q_a[13]
q_a[14] <= altera_syncram_8s84:auto_generated.q_a[14]
q_a[15] <= altera_syncram_8s84:auto_generated.q_a[15]
q_a[16] <= altera_syncram_8s84:auto_generated.q_a[16]
q_a[17] <= altera_syncram_8s84:auto_generated.q_a[17]
q_a[18] <= altera_syncram_8s84:auto_generated.q_a[18]
q_a[19] <= altera_syncram_8s84:auto_generated.q_a[19]
q_a[20] <= altera_syncram_8s84:auto_generated.q_a[20]
q_a[21] <= altera_syncram_8s84:auto_generated.q_a[21]
q_a[22] <= altera_syncram_8s84:auto_generated.q_a[22]
q_a[23] <= altera_syncram_8s84:auto_generated.q_a[23]
q_a[24] <= altera_syncram_8s84:auto_generated.q_a[24]
q_a[25] <= altera_syncram_8s84:auto_generated.q_a[25]
q_a[26] <= altera_syncram_8s84:auto_generated.q_a[26]
q_a[27] <= altera_syncram_8s84:auto_generated.q_a[27]
q_a[28] <= altera_syncram_8s84:auto_generated.q_a[28]
q_a[29] <= altera_syncram_8s84:auto_generated.q_a[29]
q_b[0] <= <GND>
rden_a => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
sclr => ~NO_FANOUT~
wren_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u0|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|altera_syncram:memoryC0_uid92_lnTables_lutmem_dmem|altera_syncram_8s84:auto_generated
aclr0 => altsyncram_kqg4:altsyncram1.aclr0
address_a[0] => altsyncram_kqg4:altsyncram1.address_a[0]
address_a[1] => altsyncram_kqg4:altsyncram1.address_a[1]
address_a[2] => altsyncram_kqg4:altsyncram1.address_a[2]
address_a[3] => altsyncram_kqg4:altsyncram1.address_a[3]
address_a[4] => altsyncram_kqg4:altsyncram1.address_a[4]
address_a[5] => altsyncram_kqg4:altsyncram1.address_a[5]
address_a[6] => altsyncram_kqg4:altsyncram1.address_a[6]
address_a[7] => altsyncram_kqg4:altsyncram1.address_a[7]
address_a[8] => altsyncram_kqg4:altsyncram1.address_a[8]
clock0 => altsyncram_kqg4:altsyncram1.clock0
clocken0 => altsyncram_kqg4:altsyncram1.clocken0
q_a[0] <= altsyncram_kqg4:altsyncram1.q_a[0]
q_a[1] <= altsyncram_kqg4:altsyncram1.q_a[1]
q_a[2] <= altsyncram_kqg4:altsyncram1.q_a[2]
q_a[3] <= altsyncram_kqg4:altsyncram1.q_a[3]
q_a[4] <= altsyncram_kqg4:altsyncram1.q_a[4]
q_a[5] <= altsyncram_kqg4:altsyncram1.q_a[5]
q_a[6] <= altsyncram_kqg4:altsyncram1.q_a[6]
q_a[7] <= altsyncram_kqg4:altsyncram1.q_a[7]
q_a[8] <= altsyncram_kqg4:altsyncram1.q_a[8]
q_a[9] <= altsyncram_kqg4:altsyncram1.q_a[9]
q_a[10] <= altsyncram_kqg4:altsyncram1.q_a[10]
q_a[11] <= altsyncram_kqg4:altsyncram1.q_a[11]
q_a[12] <= altsyncram_kqg4:altsyncram1.q_a[12]
q_a[13] <= altsyncram_kqg4:altsyncram1.q_a[13]
q_a[14] <= altsyncram_kqg4:altsyncram1.q_a[14]
q_a[15] <= altsyncram_kqg4:altsyncram1.q_a[15]
q_a[16] <= altsyncram_kqg4:altsyncram1.q_a[16]
q_a[17] <= altsyncram_kqg4:altsyncram1.q_a[17]
q_a[18] <= altsyncram_kqg4:altsyncram1.q_a[18]
q_a[19] <= altsyncram_kqg4:altsyncram1.q_a[19]
q_a[20] <= altsyncram_kqg4:altsyncram1.q_a[20]
q_a[21] <= altsyncram_kqg4:altsyncram1.q_a[21]
q_a[22] <= altsyncram_kqg4:altsyncram1.q_a[22]
q_a[23] <= altsyncram_kqg4:altsyncram1.q_a[23]
q_a[24] <= altsyncram_kqg4:altsyncram1.q_a[24]
q_a[25] <= altsyncram_kqg4:altsyncram1.q_a[25]
q_a[26] <= altsyncram_kqg4:altsyncram1.q_a[26]
q_a[27] <= altsyncram_kqg4:altsyncram1.q_a[27]
q_a[28] <= altsyncram_kqg4:altsyncram1.q_a[28]
q_a[29] <= altsyncram_kqg4:altsyncram1.q_a[29]


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u0|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|altera_syncram:memoryC0_uid92_lnTables_lutmem_dmem|altera_syncram_8s84:auto_generated|altsyncram_kqg4:altsyncram1
aclr0 => ram_block2a0.CLR0
aclr0 => ram_block2a1.CLR0
aclr0 => ram_block2a2.CLR0
aclr0 => ram_block2a3.CLR0
aclr0 => ram_block2a4.CLR0
aclr0 => ram_block2a5.CLR0
aclr0 => ram_block2a6.CLR0
aclr0 => ram_block2a7.CLR0
aclr0 => ram_block2a8.CLR0
aclr0 => ram_block2a9.CLR0
aclr0 => ram_block2a10.CLR0
aclr0 => ram_block2a11.CLR0
aclr0 => ram_block2a12.CLR0
aclr0 => ram_block2a13.CLR0
aclr0 => ram_block2a14.CLR0
aclr0 => ram_block2a15.CLR0
aclr0 => ram_block2a16.CLR0
aclr0 => ram_block2a17.CLR0
aclr0 => ram_block2a18.CLR0
aclr0 => ram_block2a19.CLR0
aclr0 => ram_block2a20.CLR0
aclr0 => ram_block2a21.CLR0
aclr0 => ram_block2a22.CLR0
aclr0 => ram_block2a23.CLR0
aclr0 => ram_block2a24.CLR0
aclr0 => ram_block2a25.CLR0
aclr0 => ram_block2a26.CLR0
aclr0 => ram_block2a27.CLR0
aclr0 => ram_block2a28.CLR0
aclr0 => ram_block2a29.CLR0
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[0] => ram_block2a8.PORTAADDR
address_a[0] => ram_block2a9.PORTAADDR
address_a[0] => ram_block2a10.PORTAADDR
address_a[0] => ram_block2a11.PORTAADDR
address_a[0] => ram_block2a12.PORTAADDR
address_a[0] => ram_block2a13.PORTAADDR
address_a[0] => ram_block2a14.PORTAADDR
address_a[0] => ram_block2a15.PORTAADDR
address_a[0] => ram_block2a16.PORTAADDR
address_a[0] => ram_block2a17.PORTAADDR
address_a[0] => ram_block2a18.PORTAADDR
address_a[0] => ram_block2a19.PORTAADDR
address_a[0] => ram_block2a20.PORTAADDR
address_a[0] => ram_block2a21.PORTAADDR
address_a[0] => ram_block2a22.PORTAADDR
address_a[0] => ram_block2a23.PORTAADDR
address_a[0] => ram_block2a24.PORTAADDR
address_a[0] => ram_block2a25.PORTAADDR
address_a[0] => ram_block2a26.PORTAADDR
address_a[0] => ram_block2a27.PORTAADDR
address_a[0] => ram_block2a28.PORTAADDR
address_a[0] => ram_block2a29.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[1] => ram_block2a8.PORTAADDR1
address_a[1] => ram_block2a9.PORTAADDR1
address_a[1] => ram_block2a10.PORTAADDR1
address_a[1] => ram_block2a11.PORTAADDR1
address_a[1] => ram_block2a12.PORTAADDR1
address_a[1] => ram_block2a13.PORTAADDR1
address_a[1] => ram_block2a14.PORTAADDR1
address_a[1] => ram_block2a15.PORTAADDR1
address_a[1] => ram_block2a16.PORTAADDR1
address_a[1] => ram_block2a17.PORTAADDR1
address_a[1] => ram_block2a18.PORTAADDR1
address_a[1] => ram_block2a19.PORTAADDR1
address_a[1] => ram_block2a20.PORTAADDR1
address_a[1] => ram_block2a21.PORTAADDR1
address_a[1] => ram_block2a22.PORTAADDR1
address_a[1] => ram_block2a23.PORTAADDR1
address_a[1] => ram_block2a24.PORTAADDR1
address_a[1] => ram_block2a25.PORTAADDR1
address_a[1] => ram_block2a26.PORTAADDR1
address_a[1] => ram_block2a27.PORTAADDR1
address_a[1] => ram_block2a28.PORTAADDR1
address_a[1] => ram_block2a29.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[2] => ram_block2a8.PORTAADDR2
address_a[2] => ram_block2a9.PORTAADDR2
address_a[2] => ram_block2a10.PORTAADDR2
address_a[2] => ram_block2a11.PORTAADDR2
address_a[2] => ram_block2a12.PORTAADDR2
address_a[2] => ram_block2a13.PORTAADDR2
address_a[2] => ram_block2a14.PORTAADDR2
address_a[2] => ram_block2a15.PORTAADDR2
address_a[2] => ram_block2a16.PORTAADDR2
address_a[2] => ram_block2a17.PORTAADDR2
address_a[2] => ram_block2a18.PORTAADDR2
address_a[2] => ram_block2a19.PORTAADDR2
address_a[2] => ram_block2a20.PORTAADDR2
address_a[2] => ram_block2a21.PORTAADDR2
address_a[2] => ram_block2a22.PORTAADDR2
address_a[2] => ram_block2a23.PORTAADDR2
address_a[2] => ram_block2a24.PORTAADDR2
address_a[2] => ram_block2a25.PORTAADDR2
address_a[2] => ram_block2a26.PORTAADDR2
address_a[2] => ram_block2a27.PORTAADDR2
address_a[2] => ram_block2a28.PORTAADDR2
address_a[2] => ram_block2a29.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[3] => ram_block2a8.PORTAADDR3
address_a[3] => ram_block2a9.PORTAADDR3
address_a[3] => ram_block2a10.PORTAADDR3
address_a[3] => ram_block2a11.PORTAADDR3
address_a[3] => ram_block2a12.PORTAADDR3
address_a[3] => ram_block2a13.PORTAADDR3
address_a[3] => ram_block2a14.PORTAADDR3
address_a[3] => ram_block2a15.PORTAADDR3
address_a[3] => ram_block2a16.PORTAADDR3
address_a[3] => ram_block2a17.PORTAADDR3
address_a[3] => ram_block2a18.PORTAADDR3
address_a[3] => ram_block2a19.PORTAADDR3
address_a[3] => ram_block2a20.PORTAADDR3
address_a[3] => ram_block2a21.PORTAADDR3
address_a[3] => ram_block2a22.PORTAADDR3
address_a[3] => ram_block2a23.PORTAADDR3
address_a[3] => ram_block2a24.PORTAADDR3
address_a[3] => ram_block2a25.PORTAADDR3
address_a[3] => ram_block2a26.PORTAADDR3
address_a[3] => ram_block2a27.PORTAADDR3
address_a[3] => ram_block2a28.PORTAADDR3
address_a[3] => ram_block2a29.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[4] => ram_block2a8.PORTAADDR4
address_a[4] => ram_block2a9.PORTAADDR4
address_a[4] => ram_block2a10.PORTAADDR4
address_a[4] => ram_block2a11.PORTAADDR4
address_a[4] => ram_block2a12.PORTAADDR4
address_a[4] => ram_block2a13.PORTAADDR4
address_a[4] => ram_block2a14.PORTAADDR4
address_a[4] => ram_block2a15.PORTAADDR4
address_a[4] => ram_block2a16.PORTAADDR4
address_a[4] => ram_block2a17.PORTAADDR4
address_a[4] => ram_block2a18.PORTAADDR4
address_a[4] => ram_block2a19.PORTAADDR4
address_a[4] => ram_block2a20.PORTAADDR4
address_a[4] => ram_block2a21.PORTAADDR4
address_a[4] => ram_block2a22.PORTAADDR4
address_a[4] => ram_block2a23.PORTAADDR4
address_a[4] => ram_block2a24.PORTAADDR4
address_a[4] => ram_block2a25.PORTAADDR4
address_a[4] => ram_block2a26.PORTAADDR4
address_a[4] => ram_block2a27.PORTAADDR4
address_a[4] => ram_block2a28.PORTAADDR4
address_a[4] => ram_block2a29.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[5] => ram_block2a8.PORTAADDR5
address_a[5] => ram_block2a9.PORTAADDR5
address_a[5] => ram_block2a10.PORTAADDR5
address_a[5] => ram_block2a11.PORTAADDR5
address_a[5] => ram_block2a12.PORTAADDR5
address_a[5] => ram_block2a13.PORTAADDR5
address_a[5] => ram_block2a14.PORTAADDR5
address_a[5] => ram_block2a15.PORTAADDR5
address_a[5] => ram_block2a16.PORTAADDR5
address_a[5] => ram_block2a17.PORTAADDR5
address_a[5] => ram_block2a18.PORTAADDR5
address_a[5] => ram_block2a19.PORTAADDR5
address_a[5] => ram_block2a20.PORTAADDR5
address_a[5] => ram_block2a21.PORTAADDR5
address_a[5] => ram_block2a22.PORTAADDR5
address_a[5] => ram_block2a23.PORTAADDR5
address_a[5] => ram_block2a24.PORTAADDR5
address_a[5] => ram_block2a25.PORTAADDR5
address_a[5] => ram_block2a26.PORTAADDR5
address_a[5] => ram_block2a27.PORTAADDR5
address_a[5] => ram_block2a28.PORTAADDR5
address_a[5] => ram_block2a29.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[6] => ram_block2a8.PORTAADDR6
address_a[6] => ram_block2a9.PORTAADDR6
address_a[6] => ram_block2a10.PORTAADDR6
address_a[6] => ram_block2a11.PORTAADDR6
address_a[6] => ram_block2a12.PORTAADDR6
address_a[6] => ram_block2a13.PORTAADDR6
address_a[6] => ram_block2a14.PORTAADDR6
address_a[6] => ram_block2a15.PORTAADDR6
address_a[6] => ram_block2a16.PORTAADDR6
address_a[6] => ram_block2a17.PORTAADDR6
address_a[6] => ram_block2a18.PORTAADDR6
address_a[6] => ram_block2a19.PORTAADDR6
address_a[6] => ram_block2a20.PORTAADDR6
address_a[6] => ram_block2a21.PORTAADDR6
address_a[6] => ram_block2a22.PORTAADDR6
address_a[6] => ram_block2a23.PORTAADDR6
address_a[6] => ram_block2a24.PORTAADDR6
address_a[6] => ram_block2a25.PORTAADDR6
address_a[6] => ram_block2a26.PORTAADDR6
address_a[6] => ram_block2a27.PORTAADDR6
address_a[6] => ram_block2a28.PORTAADDR6
address_a[6] => ram_block2a29.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[7] => ram_block2a1.PORTAADDR7
address_a[7] => ram_block2a2.PORTAADDR7
address_a[7] => ram_block2a3.PORTAADDR7
address_a[7] => ram_block2a4.PORTAADDR7
address_a[7] => ram_block2a5.PORTAADDR7
address_a[7] => ram_block2a6.PORTAADDR7
address_a[7] => ram_block2a7.PORTAADDR7
address_a[7] => ram_block2a8.PORTAADDR7
address_a[7] => ram_block2a9.PORTAADDR7
address_a[7] => ram_block2a10.PORTAADDR7
address_a[7] => ram_block2a11.PORTAADDR7
address_a[7] => ram_block2a12.PORTAADDR7
address_a[7] => ram_block2a13.PORTAADDR7
address_a[7] => ram_block2a14.PORTAADDR7
address_a[7] => ram_block2a15.PORTAADDR7
address_a[7] => ram_block2a16.PORTAADDR7
address_a[7] => ram_block2a17.PORTAADDR7
address_a[7] => ram_block2a18.PORTAADDR7
address_a[7] => ram_block2a19.PORTAADDR7
address_a[7] => ram_block2a20.PORTAADDR7
address_a[7] => ram_block2a21.PORTAADDR7
address_a[7] => ram_block2a22.PORTAADDR7
address_a[7] => ram_block2a23.PORTAADDR7
address_a[7] => ram_block2a24.PORTAADDR7
address_a[7] => ram_block2a25.PORTAADDR7
address_a[7] => ram_block2a26.PORTAADDR7
address_a[7] => ram_block2a27.PORTAADDR7
address_a[7] => ram_block2a28.PORTAADDR7
address_a[7] => ram_block2a29.PORTAADDR7
address_a[8] => ram_block2a0.PORTAADDR8
address_a[8] => ram_block2a1.PORTAADDR8
address_a[8] => ram_block2a2.PORTAADDR8
address_a[8] => ram_block2a3.PORTAADDR8
address_a[8] => ram_block2a4.PORTAADDR8
address_a[8] => ram_block2a5.PORTAADDR8
address_a[8] => ram_block2a6.PORTAADDR8
address_a[8] => ram_block2a7.PORTAADDR8
address_a[8] => ram_block2a8.PORTAADDR8
address_a[8] => ram_block2a9.PORTAADDR8
address_a[8] => ram_block2a10.PORTAADDR8
address_a[8] => ram_block2a11.PORTAADDR8
address_a[8] => ram_block2a12.PORTAADDR8
address_a[8] => ram_block2a13.PORTAADDR8
address_a[8] => ram_block2a14.PORTAADDR8
address_a[8] => ram_block2a15.PORTAADDR8
address_a[8] => ram_block2a16.PORTAADDR8
address_a[8] => ram_block2a17.PORTAADDR8
address_a[8] => ram_block2a18.PORTAADDR8
address_a[8] => ram_block2a19.PORTAADDR8
address_a[8] => ram_block2a20.PORTAADDR8
address_a[8] => ram_block2a21.PORTAADDR8
address_a[8] => ram_block2a22.PORTAADDR8
address_a[8] => ram_block2a23.PORTAADDR8
address_a[8] => ram_block2a24.PORTAADDR8
address_a[8] => ram_block2a25.PORTAADDR8
address_a[8] => ram_block2a26.PORTAADDR8
address_a[8] => ram_block2a27.PORTAADDR8
address_a[8] => ram_block2a28.PORTAADDR8
address_a[8] => ram_block2a29.PORTAADDR8
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock0 => ram_block2a8.CLK0
clock0 => ram_block2a9.CLK0
clock0 => ram_block2a10.CLK0
clock0 => ram_block2a11.CLK0
clock0 => ram_block2a12.CLK0
clock0 => ram_block2a13.CLK0
clock0 => ram_block2a14.CLK0
clock0 => ram_block2a15.CLK0
clock0 => ram_block2a16.CLK0
clock0 => ram_block2a17.CLK0
clock0 => ram_block2a18.CLK0
clock0 => ram_block2a19.CLK0
clock0 => ram_block2a20.CLK0
clock0 => ram_block2a21.CLK0
clock0 => ram_block2a22.CLK0
clock0 => ram_block2a23.CLK0
clock0 => ram_block2a24.CLK0
clock0 => ram_block2a25.CLK0
clock0 => ram_block2a26.CLK0
clock0 => ram_block2a27.CLK0
clock0 => ram_block2a28.CLK0
clock0 => ram_block2a29.CLK0
clocken0 => ram_block2a0.ENA0
clocken0 => ram_block2a1.ENA0
clocken0 => ram_block2a2.ENA0
clocken0 => ram_block2a3.ENA0
clocken0 => ram_block2a4.ENA0
clocken0 => ram_block2a5.ENA0
clocken0 => ram_block2a6.ENA0
clocken0 => ram_block2a7.ENA0
clocken0 => ram_block2a8.ENA0
clocken0 => ram_block2a9.ENA0
clocken0 => ram_block2a10.ENA0
clocken0 => ram_block2a11.ENA0
clocken0 => ram_block2a12.ENA0
clocken0 => ram_block2a13.ENA0
clocken0 => ram_block2a14.ENA0
clocken0 => ram_block2a15.ENA0
clocken0 => ram_block2a16.ENA0
clocken0 => ram_block2a17.ENA0
clocken0 => ram_block2a18.ENA0
clocken0 => ram_block2a19.ENA0
clocken0 => ram_block2a20.ENA0
clocken0 => ram_block2a21.ENA0
clocken0 => ram_block2a22.ENA0
clocken0 => ram_block2a23.ENA0
clocken0 => ram_block2a24.ENA0
clocken0 => ram_block2a25.ENA0
clocken0 => ram_block2a26.ENA0
clocken0 => ram_block2a27.ENA0
clocken0 => ram_block2a28.ENA0
clocken0 => ram_block2a29.ENA0
q_a[0] <= ram_block2a0.PORTADATAOUT
q_a[1] <= ram_block2a1.PORTADATAOUT
q_a[2] <= ram_block2a2.PORTADATAOUT
q_a[3] <= ram_block2a3.PORTADATAOUT
q_a[4] <= ram_block2a4.PORTADATAOUT
q_a[5] <= ram_block2a5.PORTADATAOUT
q_a[6] <= ram_block2a6.PORTADATAOUT
q_a[7] <= ram_block2a7.PORTADATAOUT
q_a[8] <= ram_block2a8.PORTADATAOUT
q_a[9] <= ram_block2a9.PORTADATAOUT
q_a[10] <= ram_block2a10.PORTADATAOUT
q_a[11] <= ram_block2a11.PORTADATAOUT
q_a[12] <= ram_block2a12.PORTADATAOUT
q_a[13] <= ram_block2a13.PORTADATAOUT
q_a[14] <= ram_block2a14.PORTADATAOUT
q_a[15] <= ram_block2a15.PORTADATAOUT
q_a[16] <= ram_block2a16.PORTADATAOUT
q_a[17] <= ram_block2a17.PORTADATAOUT
q_a[18] <= ram_block2a18.PORTADATAOUT
q_a[19] <= ram_block2a19.PORTADATAOUT
q_a[20] <= ram_block2a20.PORTADATAOUT
q_a[21] <= ram_block2a21.PORTADATAOUT
q_a[22] <= ram_block2a22.PORTADATAOUT
q_a[23] <= ram_block2a23.PORTADATAOUT
q_a[24] <= ram_block2a24.PORTADATAOUT
q_a[25] <= ram_block2a25.PORTADATAOUT
q_a[26] <= ram_block2a26.PORTADATAOUT
q_a[27] <= ram_block2a27.PORTADATAOUT
q_a[28] <= ram_block2a28.PORTADATAOUT
q_a[29] <= ram_block2a29.PORTADATAOUT


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u0|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|dspba_delay:redist15_peOR_uid35_fpLog2Test_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u0|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|altera_syncram:redist24_frac_x_uid16_fpLog2Test_b_10_mem_dmem
aclr0 => ~NO_FANOUT~
aclr1 => altera_syncram_8214:auto_generated.aclr1
address2_a[0] => ~NO_FANOUT~
address2_b[0] => ~NO_FANOUT~
address_a[0] => altera_syncram_8214:auto_generated.address_a[0]
address_a[1] => altera_syncram_8214:auto_generated.address_a[1]
address_a[2] => altera_syncram_8214:auto_generated.address_a[2]
address_b[0] => altera_syncram_8214:auto_generated.address_b[0]
address_b[1] => altera_syncram_8214:auto_generated.address_b[1]
address_b[2] => altera_syncram_8214:auto_generated.address_b[2]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
clock0 => altera_syncram_8214:auto_generated.clock0
clock1 => altera_syncram_8214:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => altera_syncram_8214:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
data_a[0] => altera_syncram_8214:auto_generated.data_a[0]
data_a[1] => altera_syncram_8214:auto_generated.data_a[1]
data_a[2] => altera_syncram_8214:auto_generated.data_a[2]
data_a[3] => altera_syncram_8214:auto_generated.data_a[3]
data_a[4] => altera_syncram_8214:auto_generated.data_a[4]
data_a[5] => altera_syncram_8214:auto_generated.data_a[5]
data_a[6] => altera_syncram_8214:auto_generated.data_a[6]
data_a[7] => altera_syncram_8214:auto_generated.data_a[7]
data_a[8] => altera_syncram_8214:auto_generated.data_a[8]
data_a[9] => altera_syncram_8214:auto_generated.data_a[9]
data_a[10] => altera_syncram_8214:auto_generated.data_a[10]
data_a[11] => altera_syncram_8214:auto_generated.data_a[11]
data_a[12] => altera_syncram_8214:auto_generated.data_a[12]
data_a[13] => altera_syncram_8214:auto_generated.data_a[13]
data_a[14] => altera_syncram_8214:auto_generated.data_a[14]
data_a[15] => altera_syncram_8214:auto_generated.data_a[15]
data_a[16] => altera_syncram_8214:auto_generated.data_a[16]
data_a[17] => altera_syncram_8214:auto_generated.data_a[17]
data_a[18] => altera_syncram_8214:auto_generated.data_a[18]
data_a[19] => altera_syncram_8214:auto_generated.data_a[19]
data_a[20] => altera_syncram_8214:auto_generated.data_a[20]
data_a[21] => altera_syncram_8214:auto_generated.data_a[21]
data_a[22] => altera_syncram_8214:auto_generated.data_a[22]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
eccencbypass => ~NO_FANOUT~
eccencparity[0] => ~NO_FANOUT~
eccencparity[1] => ~NO_FANOUT~
eccencparity[2] => ~NO_FANOUT~
eccencparity[3] => ~NO_FANOUT~
eccencparity[4] => ~NO_FANOUT~
eccencparity[5] => ~NO_FANOUT~
eccencparity[6] => ~NO_FANOUT~
eccencparity[7] => ~NO_FANOUT~
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_b[0] <= altera_syncram_8214:auto_generated.q_b[0]
q_b[1] <= altera_syncram_8214:auto_generated.q_b[1]
q_b[2] <= altera_syncram_8214:auto_generated.q_b[2]
q_b[3] <= altera_syncram_8214:auto_generated.q_b[3]
q_b[4] <= altera_syncram_8214:auto_generated.q_b[4]
q_b[5] <= altera_syncram_8214:auto_generated.q_b[5]
q_b[6] <= altera_syncram_8214:auto_generated.q_b[6]
q_b[7] <= altera_syncram_8214:auto_generated.q_b[7]
q_b[8] <= altera_syncram_8214:auto_generated.q_b[8]
q_b[9] <= altera_syncram_8214:auto_generated.q_b[9]
q_b[10] <= altera_syncram_8214:auto_generated.q_b[10]
q_b[11] <= altera_syncram_8214:auto_generated.q_b[11]
q_b[12] <= altera_syncram_8214:auto_generated.q_b[12]
q_b[13] <= altera_syncram_8214:auto_generated.q_b[13]
q_b[14] <= altera_syncram_8214:auto_generated.q_b[14]
q_b[15] <= altera_syncram_8214:auto_generated.q_b[15]
q_b[16] <= altera_syncram_8214:auto_generated.q_b[16]
q_b[17] <= altera_syncram_8214:auto_generated.q_b[17]
q_b[18] <= altera_syncram_8214:auto_generated.q_b[18]
q_b[19] <= altera_syncram_8214:auto_generated.q_b[19]
q_b[20] <= altera_syncram_8214:auto_generated.q_b[20]
q_b[21] <= altera_syncram_8214:auto_generated.q_b[21]
q_b[22] <= altera_syncram_8214:auto_generated.q_b[22]
rden_a => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
sclr => ~NO_FANOUT~
wren_a => altera_syncram_8214:auto_generated.wren_a
wren_b => ~NO_FANOUT~


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u0|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|altera_syncram:redist24_frac_x_uid16_fpLog2Test_b_10_mem_dmem|altera_syncram_8214:auto_generated
aclr1 => altsyncram_9fb4:altsyncram1.aclr1
address_a[0] => altsyncram_9fb4:altsyncram1.address_a[0]
address_a[1] => altsyncram_9fb4:altsyncram1.address_a[1]
address_a[2] => altsyncram_9fb4:altsyncram1.address_a[2]
address_b[0] => altsyncram_9fb4:altsyncram1.address_b[0]
address_b[1] => altsyncram_9fb4:altsyncram1.address_b[1]
address_b[2] => altsyncram_9fb4:altsyncram1.address_b[2]
clock0 => altsyncram_9fb4:altsyncram1.clock0
clock1 => altsyncram_9fb4:altsyncram1.clock1
clocken1 => altsyncram_9fb4:altsyncram1.clocken1
data_a[0] => altsyncram_9fb4:altsyncram1.data_a[0]
data_a[1] => altsyncram_9fb4:altsyncram1.data_a[1]
data_a[2] => altsyncram_9fb4:altsyncram1.data_a[2]
data_a[3] => altsyncram_9fb4:altsyncram1.data_a[3]
data_a[4] => altsyncram_9fb4:altsyncram1.data_a[4]
data_a[5] => altsyncram_9fb4:altsyncram1.data_a[5]
data_a[6] => altsyncram_9fb4:altsyncram1.data_a[6]
data_a[7] => altsyncram_9fb4:altsyncram1.data_a[7]
data_a[8] => altsyncram_9fb4:altsyncram1.data_a[8]
data_a[9] => altsyncram_9fb4:altsyncram1.data_a[9]
data_a[10] => altsyncram_9fb4:altsyncram1.data_a[10]
data_a[11] => altsyncram_9fb4:altsyncram1.data_a[11]
data_a[12] => altsyncram_9fb4:altsyncram1.data_a[12]
data_a[13] => altsyncram_9fb4:altsyncram1.data_a[13]
data_a[14] => altsyncram_9fb4:altsyncram1.data_a[14]
data_a[15] => altsyncram_9fb4:altsyncram1.data_a[15]
data_a[16] => altsyncram_9fb4:altsyncram1.data_a[16]
data_a[17] => altsyncram_9fb4:altsyncram1.data_a[17]
data_a[18] => altsyncram_9fb4:altsyncram1.data_a[18]
data_a[19] => altsyncram_9fb4:altsyncram1.data_a[19]
data_a[20] => altsyncram_9fb4:altsyncram1.data_a[20]
data_a[21] => altsyncram_9fb4:altsyncram1.data_a[21]
data_a[22] => altsyncram_9fb4:altsyncram1.data_a[22]
q_b[0] <= altsyncram_9fb4:altsyncram1.q_b[0]
q_b[1] <= altsyncram_9fb4:altsyncram1.q_b[1]
q_b[2] <= altsyncram_9fb4:altsyncram1.q_b[2]
q_b[3] <= altsyncram_9fb4:altsyncram1.q_b[3]
q_b[4] <= altsyncram_9fb4:altsyncram1.q_b[4]
q_b[5] <= altsyncram_9fb4:altsyncram1.q_b[5]
q_b[6] <= altsyncram_9fb4:altsyncram1.q_b[6]
q_b[7] <= altsyncram_9fb4:altsyncram1.q_b[7]
q_b[8] <= altsyncram_9fb4:altsyncram1.q_b[8]
q_b[9] <= altsyncram_9fb4:altsyncram1.q_b[9]
q_b[10] <= altsyncram_9fb4:altsyncram1.q_b[10]
q_b[11] <= altsyncram_9fb4:altsyncram1.q_b[11]
q_b[12] <= altsyncram_9fb4:altsyncram1.q_b[12]
q_b[13] <= altsyncram_9fb4:altsyncram1.q_b[13]
q_b[14] <= altsyncram_9fb4:altsyncram1.q_b[14]
q_b[15] <= altsyncram_9fb4:altsyncram1.q_b[15]
q_b[16] <= altsyncram_9fb4:altsyncram1.q_b[16]
q_b[17] <= altsyncram_9fb4:altsyncram1.q_b[17]
q_b[18] <= altsyncram_9fb4:altsyncram1.q_b[18]
q_b[19] <= altsyncram_9fb4:altsyncram1.q_b[19]
q_b[20] <= altsyncram_9fb4:altsyncram1.q_b[20]
q_b[21] <= altsyncram_9fb4:altsyncram1.q_b[21]
q_b[22] <= altsyncram_9fb4:altsyncram1.q_b[22]
wren_a => altsyncram_9fb4:altsyncram1.wren_a


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u0|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|altera_syncram:redist24_frac_x_uid16_fpLog2Test_b_10_mem_dmem|altera_syncram_8214:auto_generated|altsyncram_9fb4:altsyncram1
aclr1 => dataout_reg[22].IN0
address_a[0] => lutrama0.PORTAADDR
address_a[0] => lutrama1.PORTAADDR
address_a[0] => lutrama2.PORTAADDR
address_a[0] => lutrama3.PORTAADDR
address_a[0] => lutrama4.PORTAADDR
address_a[0] => lutrama5.PORTAADDR
address_a[0] => lutrama6.PORTAADDR
address_a[0] => lutrama7.PORTAADDR
address_a[0] => lutrama8.PORTAADDR
address_a[0] => lutrama9.PORTAADDR
address_a[0] => lutrama10.PORTAADDR
address_a[0] => lutrama11.PORTAADDR
address_a[0] => lutrama12.PORTAADDR
address_a[0] => lutrama13.PORTAADDR
address_a[0] => lutrama14.PORTAADDR
address_a[0] => lutrama15.PORTAADDR
address_a[0] => lutrama16.PORTAADDR
address_a[0] => lutrama17.PORTAADDR
address_a[0] => lutrama18.PORTAADDR
address_a[0] => lutrama19.PORTAADDR
address_a[0] => lutrama20.PORTAADDR
address_a[0] => lutrama21.PORTAADDR
address_a[0] => lutrama22.PORTAADDR
address_a[1] => lutrama0.PORTAADDR1
address_a[1] => lutrama1.PORTAADDR1
address_a[1] => lutrama2.PORTAADDR1
address_a[1] => lutrama3.PORTAADDR1
address_a[1] => lutrama4.PORTAADDR1
address_a[1] => lutrama5.PORTAADDR1
address_a[1] => lutrama6.PORTAADDR1
address_a[1] => lutrama7.PORTAADDR1
address_a[1] => lutrama8.PORTAADDR1
address_a[1] => lutrama9.PORTAADDR1
address_a[1] => lutrama10.PORTAADDR1
address_a[1] => lutrama11.PORTAADDR1
address_a[1] => lutrama12.PORTAADDR1
address_a[1] => lutrama13.PORTAADDR1
address_a[1] => lutrama14.PORTAADDR1
address_a[1] => lutrama15.PORTAADDR1
address_a[1] => lutrama16.PORTAADDR1
address_a[1] => lutrama17.PORTAADDR1
address_a[1] => lutrama18.PORTAADDR1
address_a[1] => lutrama19.PORTAADDR1
address_a[1] => lutrama20.PORTAADDR1
address_a[1] => lutrama21.PORTAADDR1
address_a[1] => lutrama22.PORTAADDR1
address_a[2] => lutrama0.PORTAADDR2
address_a[2] => lutrama1.PORTAADDR2
address_a[2] => lutrama2.PORTAADDR2
address_a[2] => lutrama3.PORTAADDR2
address_a[2] => lutrama4.PORTAADDR2
address_a[2] => lutrama5.PORTAADDR2
address_a[2] => lutrama6.PORTAADDR2
address_a[2] => lutrama7.PORTAADDR2
address_a[2] => lutrama8.PORTAADDR2
address_a[2] => lutrama9.PORTAADDR2
address_a[2] => lutrama10.PORTAADDR2
address_a[2] => lutrama11.PORTAADDR2
address_a[2] => lutrama12.PORTAADDR2
address_a[2] => lutrama13.PORTAADDR2
address_a[2] => lutrama14.PORTAADDR2
address_a[2] => lutrama15.PORTAADDR2
address_a[2] => lutrama16.PORTAADDR2
address_a[2] => lutrama17.PORTAADDR2
address_a[2] => lutrama18.PORTAADDR2
address_a[2] => lutrama19.PORTAADDR2
address_a[2] => lutrama20.PORTAADDR2
address_a[2] => lutrama21.PORTAADDR2
address_a[2] => lutrama22.PORTAADDR2
address_b[0] => rdaddr_reg[0].DATAIN
address_b[1] => rdaddr_reg[1].DATAIN
address_b[2] => rdaddr_reg[2].DATAIN
clock0 => lutrama0.CLK0
clock0 => lutrama1.CLK0
clock0 => lutrama2.CLK0
clock0 => lutrama3.CLK0
clock0 => lutrama4.CLK0
clock0 => lutrama5.CLK0
clock0 => lutrama6.CLK0
clock0 => lutrama7.CLK0
clock0 => lutrama8.CLK0
clock0 => lutrama9.CLK0
clock0 => lutrama10.CLK0
clock0 => lutrama11.CLK0
clock0 => lutrama12.CLK0
clock0 => lutrama13.CLK0
clock0 => lutrama14.CLK0
clock0 => lutrama15.CLK0
clock0 => lutrama16.CLK0
clock0 => lutrama17.CLK0
clock0 => lutrama18.CLK0
clock0 => lutrama19.CLK0
clock0 => lutrama20.CLK0
clock0 => lutrama21.CLK0
clock0 => lutrama22.CLK0
clock0 => rdaddr_reg[2].CLK
clock0 => rdaddr_reg[1].CLK
clock0 => rdaddr_reg[0].CLK
clock1 => dataout_reg[22].CLK
clock1 => dataout_reg[21].CLK
clock1 => dataout_reg[20].CLK
clock1 => dataout_reg[19].CLK
clock1 => dataout_reg[18].CLK
clock1 => dataout_reg[17].CLK
clock1 => dataout_reg[16].CLK
clock1 => dataout_reg[15].CLK
clock1 => dataout_reg[14].CLK
clock1 => dataout_reg[13].CLK
clock1 => dataout_reg[12].CLK
clock1 => dataout_reg[11].CLK
clock1 => dataout_reg[10].CLK
clock1 => dataout_reg[9].CLK
clock1 => dataout_reg[8].CLK
clock1 => dataout_reg[7].CLK
clock1 => dataout_reg[6].CLK
clock1 => dataout_reg[5].CLK
clock1 => dataout_reg[4].CLK
clock1 => dataout_reg[3].CLK
clock1 => dataout_reg[2].CLK
clock1 => dataout_reg[1].CLK
clock1 => dataout_reg[0].CLK
clocken1 => dataout_reg[22].ENA
clocken1 => dataout_reg[21].ENA
clocken1 => dataout_reg[20].ENA
clocken1 => dataout_reg[19].ENA
clocken1 => dataout_reg[18].ENA
clocken1 => dataout_reg[17].ENA
clocken1 => dataout_reg[16].ENA
clocken1 => dataout_reg[15].ENA
clocken1 => dataout_reg[14].ENA
clocken1 => dataout_reg[13].ENA
clocken1 => dataout_reg[12].ENA
clocken1 => dataout_reg[11].ENA
clocken1 => dataout_reg[10].ENA
clocken1 => dataout_reg[9].ENA
clocken1 => dataout_reg[8].ENA
clocken1 => dataout_reg[7].ENA
clocken1 => dataout_reg[6].ENA
clocken1 => dataout_reg[5].ENA
clocken1 => dataout_reg[4].ENA
clocken1 => dataout_reg[3].ENA
clocken1 => dataout_reg[2].ENA
clocken1 => dataout_reg[1].ENA
clocken1 => dataout_reg[0].ENA
data_a[0] => lutrama0.PORTADATAIN
data_a[1] => lutrama1.PORTADATAIN
data_a[2] => lutrama2.PORTADATAIN
data_a[3] => lutrama3.PORTADATAIN
data_a[4] => lutrama4.PORTADATAIN
data_a[5] => lutrama5.PORTADATAIN
data_a[6] => lutrama6.PORTADATAIN
data_a[7] => lutrama7.PORTADATAIN
data_a[8] => lutrama8.PORTADATAIN
data_a[9] => lutrama9.PORTADATAIN
data_a[10] => lutrama10.PORTADATAIN
data_a[11] => lutrama11.PORTADATAIN
data_a[12] => lutrama12.PORTADATAIN
data_a[13] => lutrama13.PORTADATAIN
data_a[14] => lutrama14.PORTADATAIN
data_a[15] => lutrama15.PORTADATAIN
data_a[16] => lutrama16.PORTADATAIN
data_a[17] => lutrama17.PORTADATAIN
data_a[18] => lutrama18.PORTADATAIN
data_a[19] => lutrama19.PORTADATAIN
data_a[20] => lutrama20.PORTADATAIN
data_a[21] => lutrama21.PORTADATAIN
data_a[22] => lutrama22.PORTADATAIN
q_b[0] <= dataout_reg[0].DB_MAX_OUTPUT_PORT_TYPE
q_b[1] <= dataout_reg[1].DB_MAX_OUTPUT_PORT_TYPE
q_b[2] <= dataout_reg[2].DB_MAX_OUTPUT_PORT_TYPE
q_b[3] <= dataout_reg[3].DB_MAX_OUTPUT_PORT_TYPE
q_b[4] <= dataout_reg[4].DB_MAX_OUTPUT_PORT_TYPE
q_b[5] <= dataout_reg[5].DB_MAX_OUTPUT_PORT_TYPE
q_b[6] <= dataout_reg[6].DB_MAX_OUTPUT_PORT_TYPE
q_b[7] <= dataout_reg[7].DB_MAX_OUTPUT_PORT_TYPE
q_b[8] <= dataout_reg[8].DB_MAX_OUTPUT_PORT_TYPE
q_b[9] <= dataout_reg[9].DB_MAX_OUTPUT_PORT_TYPE
q_b[10] <= dataout_reg[10].DB_MAX_OUTPUT_PORT_TYPE
q_b[11] <= dataout_reg[11].DB_MAX_OUTPUT_PORT_TYPE
q_b[12] <= dataout_reg[12].DB_MAX_OUTPUT_PORT_TYPE
q_b[13] <= dataout_reg[13].DB_MAX_OUTPUT_PORT_TYPE
q_b[14] <= dataout_reg[14].DB_MAX_OUTPUT_PORT_TYPE
q_b[15] <= dataout_reg[15].DB_MAX_OUTPUT_PORT_TYPE
q_b[16] <= dataout_reg[16].DB_MAX_OUTPUT_PORT_TYPE
q_b[17] <= dataout_reg[17].DB_MAX_OUTPUT_PORT_TYPE
q_b[18] <= dataout_reg[18].DB_MAX_OUTPUT_PORT_TYPE
q_b[19] <= dataout_reg[19].DB_MAX_OUTPUT_PORT_TYPE
q_b[20] <= dataout_reg[20].DB_MAX_OUTPUT_PORT_TYPE
q_b[21] <= dataout_reg[21].DB_MAX_OUTPUT_PORT_TYPE
q_b[22] <= dataout_reg[22].DB_MAX_OUTPUT_PORT_TYPE
wren_a => lutrama0.ENA0
wren_a => lutrama1.ENA0
wren_a => lutrama2.ENA0
wren_a => lutrama3.ENA0
wren_a => lutrama4.ENA0
wren_a => lutrama5.ENA0
wren_a => lutrama6.ENA0
wren_a => lutrama7.ENA0
wren_a => lutrama8.ENA0
wren_a => lutrama9.ENA0
wren_a => lutrama10.ENA0
wren_a => lutrama11.ENA0
wren_a => lutrama12.ENA0
wren_a => lutrama13.ENA0
wren_a => lutrama14.ENA0
wren_a => lutrama15.ENA0
wren_a => lutrama16.ENA0
wren_a => lutrama17.ENA0
wren_a => lutrama18.ENA0
wren_a => lutrama19.ENA0
wren_a => lutrama20.ENA0
wren_a => lutrama21.ENA0
wren_a => lutrama22.ENA0


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u0|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|dspba_delay:redist24_frac_x_uid16_fpLog2Test_b_10_outputreg
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u0|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|dspba_delay:redist19_c_uid29_fpLog2Test_q_10
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
clk => delay_signals[5][0].CLK
clk => delay_signals[6][0].CLK
clk => delay_signals[7][0].CLK
clk => delay_signals[8][0].CLK
clk => delay_signals[9][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
aclr => delay_signals[5][0].ACLR
aclr => delay_signals[6][0].ACLR
aclr => delay_signals[7][0].ACLR
aclr => delay_signals[8][0].ACLR
aclr => delay_signals[9][0].ACLR
ena => delay_signals[9][0].ENA
ena => delay_signals[8][0].ENA
ena => delay_signals[7][0].ENA
ena => delay_signals[6][0].ENA
ena => delay_signals[5][0].ENA
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[9][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u0|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|dspba_delay:postPEMul_uid43_fpLog2Test_cma_delay
clk => ~NO_FANOUT~
aclr => ~NO_FANOUT~
ena => ~NO_FANOUT~
xin[0] => xout[0].DATAIN
xin[1] => xout[1].DATAIN
xin[2] => xout[2].DATAIN
xin[3] => xout[3].DATAIN
xin[4] => xout[4].DATAIN
xin[5] => xout[5].DATAIN
xin[6] => xout[6].DATAIN
xin[7] => xout[7].DATAIN
xin[8] => xout[8].DATAIN
xin[9] => xout[9].DATAIN
xin[10] => xout[10].DATAIN
xin[11] => xout[11].DATAIN
xin[12] => xout[12].DATAIN
xin[13] => xout[13].DATAIN
xin[14] => xout[14].DATAIN
xin[15] => xout[15].DATAIN
xin[16] => xout[16].DATAIN
xin[17] => xout[17].DATAIN
xin[18] => xout[18].DATAIN
xin[19] => xout[19].DATAIN
xin[20] => xout[20].DATAIN
xin[21] => xout[21].DATAIN
xin[22] => xout[22].DATAIN
xin[23] => xout[23].DATAIN
xin[24] => xout[24].DATAIN
xin[25] => xout[25].DATAIN
xin[26] => xout[26].DATAIN
xin[27] => xout[27].DATAIN
xin[28] => xout[28].DATAIN
xin[29] => xout[29].DATAIN
xin[30] => xout[30].DATAIN
xin[31] => xout[31].DATAIN
xin[32] => xout[32].DATAIN
xin[33] => xout[33].DATAIN
xin[34] => xout[34].DATAIN
xin[35] => xout[35].DATAIN
xin[36] => xout[36].DATAIN
xin[37] => xout[37].DATAIN
xin[38] => xout[38].DATAIN
xin[39] => xout[39].DATAIN
xin[40] => xout[40].DATAIN
xin[41] => xout[41].DATAIN
xin[42] => xout[42].DATAIN
xin[43] => xout[43].DATAIN
xin[44] => xout[44].DATAIN
xin[45] => xout[45].DATAIN
xin[46] => xout[46].DATAIN
xin[47] => xout[47].DATAIN
xin[48] => xout[48].DATAIN
xin[49] => xout[49].DATAIN
xin[50] => xout[50].DATAIN
xout[0] <= xin[0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= xin[1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= xin[2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= xin[3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= xin[4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= xin[5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= xin[6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= xin[7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= xin[8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= xin[9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= xin[10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= xin[11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= xin[12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= xin[13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= xin[14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= xin[15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= xin[16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= xin[17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= xin[18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= xin[19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= xin[20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= xin[21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= xin[22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= xin[23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= xin[24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= xin[25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= xin[26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= xin[27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= xin[28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= xin[29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= xin[30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= xin[31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= xin[32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= xin[33].DB_MAX_OUTPUT_PORT_TYPE
xout[34] <= xin[34].DB_MAX_OUTPUT_PORT_TYPE
xout[35] <= xin[35].DB_MAX_OUTPUT_PORT_TYPE
xout[36] <= xin[36].DB_MAX_OUTPUT_PORT_TYPE
xout[37] <= xin[37].DB_MAX_OUTPUT_PORT_TYPE
xout[38] <= xin[38].DB_MAX_OUTPUT_PORT_TYPE
xout[39] <= xin[39].DB_MAX_OUTPUT_PORT_TYPE
xout[40] <= xin[40].DB_MAX_OUTPUT_PORT_TYPE
xout[41] <= xin[41].DB_MAX_OUTPUT_PORT_TYPE
xout[42] <= xin[42].DB_MAX_OUTPUT_PORT_TYPE
xout[43] <= xin[43].DB_MAX_OUTPUT_PORT_TYPE
xout[44] <= xin[44].DB_MAX_OUTPUT_PORT_TYPE
xout[45] <= xin[45].DB_MAX_OUTPUT_PORT_TYPE
xout[46] <= xin[46].DB_MAX_OUTPUT_PORT_TYPE
xout[47] <= xin[47].DB_MAX_OUTPUT_PORT_TYPE
xout[48] <= xin[48].DB_MAX_OUTPUT_PORT_TYPE
xout[49] <= xin[49].DB_MAX_OUTPUT_PORT_TYPE
xout[50] <= xin[50].DB_MAX_OUTPUT_PORT_TYPE


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u0|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|altera_syncram:redist26_expX_uid6_fpLog2Test_b_13_mem_dmem
aclr0 => ~NO_FANOUT~
aclr1 => altera_syncram_a214:auto_generated.aclr1
address2_a[0] => ~NO_FANOUT~
address2_b[0] => ~NO_FANOUT~
address_a[0] => altera_syncram_a214:auto_generated.address_a[0]
address_a[1] => altera_syncram_a214:auto_generated.address_a[1]
address_a[2] => altera_syncram_a214:auto_generated.address_a[2]
address_a[3] => altera_syncram_a214:auto_generated.address_a[3]
address_b[0] => altera_syncram_a214:auto_generated.address_b[0]
address_b[1] => altera_syncram_a214:auto_generated.address_b[1]
address_b[2] => altera_syncram_a214:auto_generated.address_b[2]
address_b[3] => altera_syncram_a214:auto_generated.address_b[3]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
clock0 => altera_syncram_a214:auto_generated.clock0
clock1 => altera_syncram_a214:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => altera_syncram_a214:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
data_a[0] => altera_syncram_a214:auto_generated.data_a[0]
data_a[1] => altera_syncram_a214:auto_generated.data_a[1]
data_a[2] => altera_syncram_a214:auto_generated.data_a[2]
data_a[3] => altera_syncram_a214:auto_generated.data_a[3]
data_a[4] => altera_syncram_a214:auto_generated.data_a[4]
data_a[5] => altera_syncram_a214:auto_generated.data_a[5]
data_a[6] => altera_syncram_a214:auto_generated.data_a[6]
data_a[7] => altera_syncram_a214:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
eccencbypass => ~NO_FANOUT~
eccencparity[0] => ~NO_FANOUT~
eccencparity[1] => ~NO_FANOUT~
eccencparity[2] => ~NO_FANOUT~
eccencparity[3] => ~NO_FANOUT~
eccencparity[4] => ~NO_FANOUT~
eccencparity[5] => ~NO_FANOUT~
eccencparity[6] => ~NO_FANOUT~
eccencparity[7] => ~NO_FANOUT~
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altera_syncram_a214:auto_generated.q_b[0]
q_b[1] <= altera_syncram_a214:auto_generated.q_b[1]
q_b[2] <= altera_syncram_a214:auto_generated.q_b[2]
q_b[3] <= altera_syncram_a214:auto_generated.q_b[3]
q_b[4] <= altera_syncram_a214:auto_generated.q_b[4]
q_b[5] <= altera_syncram_a214:auto_generated.q_b[5]
q_b[6] <= altera_syncram_a214:auto_generated.q_b[6]
q_b[7] <= altera_syncram_a214:auto_generated.q_b[7]
rden_a => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
sclr => ~NO_FANOUT~
wren_a => altera_syncram_a214:auto_generated.wren_a
wren_b => ~NO_FANOUT~


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u0|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|altera_syncram:redist26_expX_uid6_fpLog2Test_b_13_mem_dmem|altera_syncram_a214:auto_generated
aclr1 => altsyncram_bfb4:altsyncram1.aclr1
address_a[0] => altsyncram_bfb4:altsyncram1.address_a[0]
address_a[1] => altsyncram_bfb4:altsyncram1.address_a[1]
address_a[2] => altsyncram_bfb4:altsyncram1.address_a[2]
address_a[3] => altsyncram_bfb4:altsyncram1.address_a[3]
address_b[0] => altsyncram_bfb4:altsyncram1.address_b[0]
address_b[1] => altsyncram_bfb4:altsyncram1.address_b[1]
address_b[2] => altsyncram_bfb4:altsyncram1.address_b[2]
address_b[3] => altsyncram_bfb4:altsyncram1.address_b[3]
clock0 => altsyncram_bfb4:altsyncram1.clock0
clock1 => altsyncram_bfb4:altsyncram1.clock1
clocken1 => altsyncram_bfb4:altsyncram1.clocken1
data_a[0] => altsyncram_bfb4:altsyncram1.data_a[0]
data_a[1] => altsyncram_bfb4:altsyncram1.data_a[1]
data_a[2] => altsyncram_bfb4:altsyncram1.data_a[2]
data_a[3] => altsyncram_bfb4:altsyncram1.data_a[3]
data_a[4] => altsyncram_bfb4:altsyncram1.data_a[4]
data_a[5] => altsyncram_bfb4:altsyncram1.data_a[5]
data_a[6] => altsyncram_bfb4:altsyncram1.data_a[6]
data_a[7] => altsyncram_bfb4:altsyncram1.data_a[7]
q_b[0] <= altsyncram_bfb4:altsyncram1.q_b[0]
q_b[1] <= altsyncram_bfb4:altsyncram1.q_b[1]
q_b[2] <= altsyncram_bfb4:altsyncram1.q_b[2]
q_b[3] <= altsyncram_bfb4:altsyncram1.q_b[3]
q_b[4] <= altsyncram_bfb4:altsyncram1.q_b[4]
q_b[5] <= altsyncram_bfb4:altsyncram1.q_b[5]
q_b[6] <= altsyncram_bfb4:altsyncram1.q_b[6]
q_b[7] <= altsyncram_bfb4:altsyncram1.q_b[7]
wren_a => altsyncram_bfb4:altsyncram1.wren_a


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u0|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|altera_syncram:redist26_expX_uid6_fpLog2Test_b_13_mem_dmem|altera_syncram_a214:auto_generated|altsyncram_bfb4:altsyncram1
aclr1 => dataout_reg[7].IN0
address_a[0] => lutrama0.PORTAADDR
address_a[0] => lutrama1.PORTAADDR
address_a[0] => lutrama2.PORTAADDR
address_a[0] => lutrama3.PORTAADDR
address_a[0] => lutrama4.PORTAADDR
address_a[0] => lutrama5.PORTAADDR
address_a[0] => lutrama6.PORTAADDR
address_a[0] => lutrama7.PORTAADDR
address_a[1] => lutrama0.PORTAADDR1
address_a[1] => lutrama1.PORTAADDR1
address_a[1] => lutrama2.PORTAADDR1
address_a[1] => lutrama3.PORTAADDR1
address_a[1] => lutrama4.PORTAADDR1
address_a[1] => lutrama5.PORTAADDR1
address_a[1] => lutrama6.PORTAADDR1
address_a[1] => lutrama7.PORTAADDR1
address_a[2] => lutrama0.PORTAADDR2
address_a[2] => lutrama1.PORTAADDR2
address_a[2] => lutrama2.PORTAADDR2
address_a[2] => lutrama3.PORTAADDR2
address_a[2] => lutrama4.PORTAADDR2
address_a[2] => lutrama5.PORTAADDR2
address_a[2] => lutrama6.PORTAADDR2
address_a[2] => lutrama7.PORTAADDR2
address_a[3] => lutrama0.PORTAADDR3
address_a[3] => lutrama1.PORTAADDR3
address_a[3] => lutrama2.PORTAADDR3
address_a[3] => lutrama3.PORTAADDR3
address_a[3] => lutrama4.PORTAADDR3
address_a[3] => lutrama5.PORTAADDR3
address_a[3] => lutrama6.PORTAADDR3
address_a[3] => lutrama7.PORTAADDR3
address_b[0] => rdaddr_reg[0].DATAIN
address_b[1] => rdaddr_reg[1].DATAIN
address_b[2] => rdaddr_reg[2].DATAIN
address_b[3] => rdaddr_reg[3].DATAIN
clock0 => lutrama0.CLK0
clock0 => lutrama1.CLK0
clock0 => lutrama2.CLK0
clock0 => lutrama3.CLK0
clock0 => lutrama4.CLK0
clock0 => lutrama5.CLK0
clock0 => lutrama6.CLK0
clock0 => lutrama7.CLK0
clock0 => rdaddr_reg[3].CLK
clock0 => rdaddr_reg[2].CLK
clock0 => rdaddr_reg[1].CLK
clock0 => rdaddr_reg[0].CLK
clock1 => dataout_reg[7].CLK
clock1 => dataout_reg[6].CLK
clock1 => dataout_reg[5].CLK
clock1 => dataout_reg[4].CLK
clock1 => dataout_reg[3].CLK
clock1 => dataout_reg[2].CLK
clock1 => dataout_reg[1].CLK
clock1 => dataout_reg[0].CLK
clocken1 => dataout_reg[7].ENA
clocken1 => dataout_reg[6].ENA
clocken1 => dataout_reg[5].ENA
clocken1 => dataout_reg[4].ENA
clocken1 => dataout_reg[3].ENA
clocken1 => dataout_reg[2].ENA
clocken1 => dataout_reg[1].ENA
clocken1 => dataout_reg[0].ENA
data_a[0] => lutrama0.PORTADATAIN
data_a[1] => lutrama1.PORTADATAIN
data_a[2] => lutrama2.PORTADATAIN
data_a[3] => lutrama3.PORTADATAIN
data_a[4] => lutrama4.PORTADATAIN
data_a[5] => lutrama5.PORTADATAIN
data_a[6] => lutrama6.PORTADATAIN
data_a[7] => lutrama7.PORTADATAIN
q_b[0] <= dataout_reg[0].DB_MAX_OUTPUT_PORT_TYPE
q_b[1] <= dataout_reg[1].DB_MAX_OUTPUT_PORT_TYPE
q_b[2] <= dataout_reg[2].DB_MAX_OUTPUT_PORT_TYPE
q_b[3] <= dataout_reg[3].DB_MAX_OUTPUT_PORT_TYPE
q_b[4] <= dataout_reg[4].DB_MAX_OUTPUT_PORT_TYPE
q_b[5] <= dataout_reg[5].DB_MAX_OUTPUT_PORT_TYPE
q_b[6] <= dataout_reg[6].DB_MAX_OUTPUT_PORT_TYPE
q_b[7] <= dataout_reg[7].DB_MAX_OUTPUT_PORT_TYPE
wren_a => lutrama0.ENA0
wren_a => lutrama1.ENA0
wren_a => lutrama2.ENA0
wren_a => lutrama3.ENA0
wren_a => lutrama4.ENA0
wren_a => lutrama5.ENA0
wren_a => lutrama6.ENA0
wren_a => lutrama7.ENA0


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u0|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|dspba_delay:redist20_c_uid29_fpLog2Test_q_13
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u0|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|dspba_delay:signRC11_uid76_fpLog2Test_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u0|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|dspba_delay:redist22_excZ_x_uid17_fpLog2Test_q_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u0|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|dspba_delay:fracXIsZero_uid19_fpLog2Test_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u0|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|dspba_delay:redist21_fracXIsZero_uid19_fpLog2Test_q_3
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u0|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|dspba_delay:redist25_signX_uid7_fpLog2Test_b_13
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
clk => delay_signals[5][0].CLK
clk => delay_signals[6][0].CLK
clk => delay_signals[7][0].CLK
clk => delay_signals[8][0].CLK
clk => delay_signals[9][0].CLK
clk => delay_signals[10][0].CLK
clk => delay_signals[11][0].CLK
clk => delay_signals[12][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
aclr => delay_signals[5][0].ACLR
aclr => delay_signals[6][0].ACLR
aclr => delay_signals[7][0].ACLR
aclr => delay_signals[8][0].ACLR
aclr => delay_signals[9][0].ACLR
aclr => delay_signals[10][0].ACLR
aclr => delay_signals[11][0].ACLR
aclr => delay_signals[12][0].ACLR
ena => delay_signals[12][0].ENA
ena => delay_signals[11][0].ENA
ena => delay_signals[10][0].ENA
ena => delay_signals[9][0].ENA
ena => delay_signals[8][0].ENA
ena => delay_signals[7][0].ENA
ena => delay_signals[6][0].ENA
ena => delay_signals[5][0].ENA
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[12][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u0|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|dspba_delay:invExcRNaN_uid78_fpLog2Test_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u0|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|dspba_delay:signRFull_uid79_fpLog2Test_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u0|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|dspba_delay:redist9_signRFull_uid79_fpLog2Test_q_3
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u0|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|dspba_delay:redist14_msbUFinalSum_uid50_fpLog2Test_b_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u0|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|dspba_delay:finalSumOneComp_uid52_fpLog2Test_delay
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
clk => delay_signals[0][32].CLK
clk => delay_signals[0][33].CLK
clk => delay_signals[0][34].CLK
clk => delay_signals[0][35].CLK
clk => delay_signals[0][36].CLK
clk => delay_signals[0][37].CLK
clk => delay_signals[0][38].CLK
clk => delay_signals[0][39].CLK
clk => delay_signals[0][40].CLK
clk => delay_signals[0][41].CLK
clk => delay_signals[0][42].CLK
clk => delay_signals[0][43].CLK
clk => delay_signals[0][44].CLK
clk => delay_signals[0][45].CLK
clk => delay_signals[0][46].CLK
clk => delay_signals[0][47].CLK
clk => delay_signals[0][48].CLK
clk => delay_signals[0][49].CLK
clk => delay_signals[0][50].CLK
clk => delay_signals[0][51].CLK
clk => delay_signals[0][52].CLK
clk => delay_signals[0][53].CLK
clk => delay_signals[0][54].CLK
clk => delay_signals[0][55].CLK
clk => delay_signals[0][56].CLK
clk => delay_signals[0][57].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
aclr => delay_signals[0][32].ACLR
aclr => delay_signals[0][33].ACLR
aclr => delay_signals[0][34].ACLR
aclr => delay_signals[0][35].ACLR
aclr => delay_signals[0][36].ACLR
aclr => delay_signals[0][37].ACLR
aclr => delay_signals[0][38].ACLR
aclr => delay_signals[0][39].ACLR
aclr => delay_signals[0][40].ACLR
aclr => delay_signals[0][41].ACLR
aclr => delay_signals[0][42].ACLR
aclr => delay_signals[0][43].ACLR
aclr => delay_signals[0][44].ACLR
aclr => delay_signals[0][45].ACLR
aclr => delay_signals[0][46].ACLR
aclr => delay_signals[0][47].ACLR
aclr => delay_signals[0][48].ACLR
aclr => delay_signals[0][49].ACLR
aclr => delay_signals[0][50].ACLR
aclr => delay_signals[0][51].ACLR
aclr => delay_signals[0][52].ACLR
aclr => delay_signals[0][53].ACLR
aclr => delay_signals[0][54].ACLR
aclr => delay_signals[0][55].ACLR
aclr => delay_signals[0][56].ACLR
aclr => delay_signals[0][57].ACLR
ena => delay_signals[0][57].ENA
ena => delay_signals[0][56].ENA
ena => delay_signals[0][55].ENA
ena => delay_signals[0][54].ENA
ena => delay_signals[0][53].ENA
ena => delay_signals[0][52].ENA
ena => delay_signals[0][51].ENA
ena => delay_signals[0][50].ENA
ena => delay_signals[0][49].ENA
ena => delay_signals[0][48].ENA
ena => delay_signals[0][47].ENA
ena => delay_signals[0][46].ENA
ena => delay_signals[0][45].ENA
ena => delay_signals[0][44].ENA
ena => delay_signals[0][43].ENA
ena => delay_signals[0][42].ENA
ena => delay_signals[0][41].ENA
ena => delay_signals[0][40].ENA
ena => delay_signals[0][39].ENA
ena => delay_signals[0][38].ENA
ena => delay_signals[0][37].ENA
ena => delay_signals[0][36].ENA
ena => delay_signals[0][35].ENA
ena => delay_signals[0][34].ENA
ena => delay_signals[0][33].ENA
ena => delay_signals[0][32].ENA
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xin[32] => delay_signals[0][32].DATAIN
xin[33] => delay_signals[0][33].DATAIN
xin[34] => delay_signals[0][34].DATAIN
xin[35] => delay_signals[0][35].DATAIN
xin[36] => delay_signals[0][36].DATAIN
xin[37] => delay_signals[0][37].DATAIN
xin[38] => delay_signals[0][38].DATAIN
xin[39] => delay_signals[0][39].DATAIN
xin[40] => delay_signals[0][40].DATAIN
xin[41] => delay_signals[0][41].DATAIN
xin[42] => delay_signals[0][42].DATAIN
xin[43] => delay_signals[0][43].DATAIN
xin[44] => delay_signals[0][44].DATAIN
xin[45] => delay_signals[0][45].DATAIN
xin[46] => delay_signals[0][46].DATAIN
xin[47] => delay_signals[0][47].DATAIN
xin[48] => delay_signals[0][48].DATAIN
xin[49] => delay_signals[0][49].DATAIN
xin[50] => delay_signals[0][50].DATAIN
xin[51] => delay_signals[0][51].DATAIN
xin[52] => delay_signals[0][52].DATAIN
xin[53] => delay_signals[0][53].DATAIN
xin[54] => delay_signals[0][54].DATAIN
xin[55] => delay_signals[0][55].DATAIN
xin[56] => delay_signals[0][56].DATAIN
xin[57] => delay_signals[0][57].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= delay_signals[0][32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= delay_signals[0][33].DB_MAX_OUTPUT_PORT_TYPE
xout[34] <= delay_signals[0][34].DB_MAX_OUTPUT_PORT_TYPE
xout[35] <= delay_signals[0][35].DB_MAX_OUTPUT_PORT_TYPE
xout[36] <= delay_signals[0][36].DB_MAX_OUTPUT_PORT_TYPE
xout[37] <= delay_signals[0][37].DB_MAX_OUTPUT_PORT_TYPE
xout[38] <= delay_signals[0][38].DB_MAX_OUTPUT_PORT_TYPE
xout[39] <= delay_signals[0][39].DB_MAX_OUTPUT_PORT_TYPE
xout[40] <= delay_signals[0][40].DB_MAX_OUTPUT_PORT_TYPE
xout[41] <= delay_signals[0][41].DB_MAX_OUTPUT_PORT_TYPE
xout[42] <= delay_signals[0][42].DB_MAX_OUTPUT_PORT_TYPE
xout[43] <= delay_signals[0][43].DB_MAX_OUTPUT_PORT_TYPE
xout[44] <= delay_signals[0][44].DB_MAX_OUTPUT_PORT_TYPE
xout[45] <= delay_signals[0][45].DB_MAX_OUTPUT_PORT_TYPE
xout[46] <= delay_signals[0][46].DB_MAX_OUTPUT_PORT_TYPE
xout[47] <= delay_signals[0][47].DB_MAX_OUTPUT_PORT_TYPE
xout[48] <= delay_signals[0][48].DB_MAX_OUTPUT_PORT_TYPE
xout[49] <= delay_signals[0][49].DB_MAX_OUTPUT_PORT_TYPE
xout[50] <= delay_signals[0][50].DB_MAX_OUTPUT_PORT_TYPE
xout[51] <= delay_signals[0][51].DB_MAX_OUTPUT_PORT_TYPE
xout[52] <= delay_signals[0][52].DB_MAX_OUTPUT_PORT_TYPE
xout[53] <= delay_signals[0][53].DB_MAX_OUTPUT_PORT_TYPE
xout[54] <= delay_signals[0][54].DB_MAX_OUTPUT_PORT_TYPE
xout[55] <= delay_signals[0][55].DB_MAX_OUTPUT_PORT_TYPE
xout[56] <= delay_signals[0][56].DB_MAX_OUTPUT_PORT_TYPE
xout[57] <= delay_signals[0][57].DB_MAX_OUTPUT_PORT_TYPE


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u0|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|dspba_delay:vCount_uid119_countZ_uid54_fpLog2Test_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u0|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|dspba_delay:redist5_vCount_uid119_countZ_uid54_fpLog2Test_q_2
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u0|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|dspba_delay:redist12_finalSumAbs_uid53_fpLog2Test_q_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
clk => delay_signals[0][32].CLK
clk => delay_signals[0][33].CLK
clk => delay_signals[0][34].CLK
clk => delay_signals[0][35].CLK
clk => delay_signals[0][36].CLK
clk => delay_signals[0][37].CLK
clk => delay_signals[0][38].CLK
clk => delay_signals[0][39].CLK
clk => delay_signals[0][40].CLK
clk => delay_signals[0][41].CLK
clk => delay_signals[0][42].CLK
clk => delay_signals[0][43].CLK
clk => delay_signals[0][44].CLK
clk => delay_signals[0][45].CLK
clk => delay_signals[0][46].CLK
clk => delay_signals[0][47].CLK
clk => delay_signals[0][48].CLK
clk => delay_signals[0][49].CLK
clk => delay_signals[0][50].CLK
clk => delay_signals[0][51].CLK
clk => delay_signals[0][52].CLK
clk => delay_signals[0][53].CLK
clk => delay_signals[0][54].CLK
clk => delay_signals[0][55].CLK
clk => delay_signals[0][56].CLK
clk => delay_signals[0][57].CLK
clk => delay_signals[0][58].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
aclr => delay_signals[0][32].ACLR
aclr => delay_signals[0][33].ACLR
aclr => delay_signals[0][34].ACLR
aclr => delay_signals[0][35].ACLR
aclr => delay_signals[0][36].ACLR
aclr => delay_signals[0][37].ACLR
aclr => delay_signals[0][38].ACLR
aclr => delay_signals[0][39].ACLR
aclr => delay_signals[0][40].ACLR
aclr => delay_signals[0][41].ACLR
aclr => delay_signals[0][42].ACLR
aclr => delay_signals[0][43].ACLR
aclr => delay_signals[0][44].ACLR
aclr => delay_signals[0][45].ACLR
aclr => delay_signals[0][46].ACLR
aclr => delay_signals[0][47].ACLR
aclr => delay_signals[0][48].ACLR
aclr => delay_signals[0][49].ACLR
aclr => delay_signals[0][50].ACLR
aclr => delay_signals[0][51].ACLR
aclr => delay_signals[0][52].ACLR
aclr => delay_signals[0][53].ACLR
aclr => delay_signals[0][54].ACLR
aclr => delay_signals[0][55].ACLR
aclr => delay_signals[0][56].ACLR
aclr => delay_signals[0][57].ACLR
aclr => delay_signals[0][58].ACLR
ena => delay_signals[0][58].ENA
ena => delay_signals[0][57].ENA
ena => delay_signals[0][56].ENA
ena => delay_signals[0][55].ENA
ena => delay_signals[0][54].ENA
ena => delay_signals[0][53].ENA
ena => delay_signals[0][52].ENA
ena => delay_signals[0][51].ENA
ena => delay_signals[0][50].ENA
ena => delay_signals[0][49].ENA
ena => delay_signals[0][48].ENA
ena => delay_signals[0][47].ENA
ena => delay_signals[0][46].ENA
ena => delay_signals[0][45].ENA
ena => delay_signals[0][44].ENA
ena => delay_signals[0][43].ENA
ena => delay_signals[0][42].ENA
ena => delay_signals[0][41].ENA
ena => delay_signals[0][40].ENA
ena => delay_signals[0][39].ENA
ena => delay_signals[0][38].ENA
ena => delay_signals[0][37].ENA
ena => delay_signals[0][36].ENA
ena => delay_signals[0][35].ENA
ena => delay_signals[0][34].ENA
ena => delay_signals[0][33].ENA
ena => delay_signals[0][32].ENA
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xin[32] => delay_signals[0][32].DATAIN
xin[33] => delay_signals[0][33].DATAIN
xin[34] => delay_signals[0][34].DATAIN
xin[35] => delay_signals[0][35].DATAIN
xin[36] => delay_signals[0][36].DATAIN
xin[37] => delay_signals[0][37].DATAIN
xin[38] => delay_signals[0][38].DATAIN
xin[39] => delay_signals[0][39].DATAIN
xin[40] => delay_signals[0][40].DATAIN
xin[41] => delay_signals[0][41].DATAIN
xin[42] => delay_signals[0][42].DATAIN
xin[43] => delay_signals[0][43].DATAIN
xin[44] => delay_signals[0][44].DATAIN
xin[45] => delay_signals[0][45].DATAIN
xin[46] => delay_signals[0][46].DATAIN
xin[47] => delay_signals[0][47].DATAIN
xin[48] => delay_signals[0][48].DATAIN
xin[49] => delay_signals[0][49].DATAIN
xin[50] => delay_signals[0][50].DATAIN
xin[51] => delay_signals[0][51].DATAIN
xin[52] => delay_signals[0][52].DATAIN
xin[53] => delay_signals[0][53].DATAIN
xin[54] => delay_signals[0][54].DATAIN
xin[55] => delay_signals[0][55].DATAIN
xin[56] => delay_signals[0][56].DATAIN
xin[57] => delay_signals[0][57].DATAIN
xin[58] => delay_signals[0][58].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= delay_signals[0][32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= delay_signals[0][33].DB_MAX_OUTPUT_PORT_TYPE
xout[34] <= delay_signals[0][34].DB_MAX_OUTPUT_PORT_TYPE
xout[35] <= delay_signals[0][35].DB_MAX_OUTPUT_PORT_TYPE
xout[36] <= delay_signals[0][36].DB_MAX_OUTPUT_PORT_TYPE
xout[37] <= delay_signals[0][37].DB_MAX_OUTPUT_PORT_TYPE
xout[38] <= delay_signals[0][38].DB_MAX_OUTPUT_PORT_TYPE
xout[39] <= delay_signals[0][39].DB_MAX_OUTPUT_PORT_TYPE
xout[40] <= delay_signals[0][40].DB_MAX_OUTPUT_PORT_TYPE
xout[41] <= delay_signals[0][41].DB_MAX_OUTPUT_PORT_TYPE
xout[42] <= delay_signals[0][42].DB_MAX_OUTPUT_PORT_TYPE
xout[43] <= delay_signals[0][43].DB_MAX_OUTPUT_PORT_TYPE
xout[44] <= delay_signals[0][44].DB_MAX_OUTPUT_PORT_TYPE
xout[45] <= delay_signals[0][45].DB_MAX_OUTPUT_PORT_TYPE
xout[46] <= delay_signals[0][46].DB_MAX_OUTPUT_PORT_TYPE
xout[47] <= delay_signals[0][47].DB_MAX_OUTPUT_PORT_TYPE
xout[48] <= delay_signals[0][48].DB_MAX_OUTPUT_PORT_TYPE
xout[49] <= delay_signals[0][49].DB_MAX_OUTPUT_PORT_TYPE
xout[50] <= delay_signals[0][50].DB_MAX_OUTPUT_PORT_TYPE
xout[51] <= delay_signals[0][51].DB_MAX_OUTPUT_PORT_TYPE
xout[52] <= delay_signals[0][52].DB_MAX_OUTPUT_PORT_TYPE
xout[53] <= delay_signals[0][53].DB_MAX_OUTPUT_PORT_TYPE
xout[54] <= delay_signals[0][54].DB_MAX_OUTPUT_PORT_TYPE
xout[55] <= delay_signals[0][55].DB_MAX_OUTPUT_PORT_TYPE
xout[56] <= delay_signals[0][56].DB_MAX_OUTPUT_PORT_TYPE
xout[57] <= delay_signals[0][57].DB_MAX_OUTPUT_PORT_TYPE
xout[58] <= delay_signals[0][58].DB_MAX_OUTPUT_PORT_TYPE


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u0|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|dspba_delay:redist6_rVStage_uid118_countZ_uid54_fpLog2Test_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u0|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|dspba_delay:redist3_vCount_uid127_countZ_uid54_fpLog2Test_q_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u0|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|dspba_delay:redist2_vCount_uid133_countZ_uid54_fpLog2Test_q_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u0|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|dspba_delay:redist1_rVStage_uid138_countZ_uid54_fpLog2Test_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u0|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|dspba_delay:redist0_vStage_uid140_countZ_uid54_fpLog2Test_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u0|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|dspba_delay:redist4_vStage_uid121_countZ_uid54_fpLog2Test_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u0|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|dspba_delay:redist13_finalSumAbs_uid53_fpLog2Test_q_2
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
clk => delay_signals[0][32].CLK
clk => delay_signals[0][33].CLK
clk => delay_signals[0][34].CLK
clk => delay_signals[0][35].CLK
clk => delay_signals[0][36].CLK
clk => delay_signals[0][37].CLK
clk => delay_signals[0][38].CLK
clk => delay_signals[0][39].CLK
clk => delay_signals[0][40].CLK
clk => delay_signals[0][41].CLK
clk => delay_signals[0][42].CLK
clk => delay_signals[0][43].CLK
clk => delay_signals[0][44].CLK
clk => delay_signals[0][45].CLK
clk => delay_signals[0][46].CLK
clk => delay_signals[0][47].CLK
clk => delay_signals[0][48].CLK
clk => delay_signals[0][49].CLK
clk => delay_signals[0][50].CLK
clk => delay_signals[0][51].CLK
clk => delay_signals[0][52].CLK
clk => delay_signals[0][53].CLK
clk => delay_signals[0][54].CLK
clk => delay_signals[0][55].CLK
clk => delay_signals[0][56].CLK
clk => delay_signals[0][57].CLK
clk => delay_signals[0][58].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
aclr => delay_signals[0][32].ACLR
aclr => delay_signals[0][33].ACLR
aclr => delay_signals[0][34].ACLR
aclr => delay_signals[0][35].ACLR
aclr => delay_signals[0][36].ACLR
aclr => delay_signals[0][37].ACLR
aclr => delay_signals[0][38].ACLR
aclr => delay_signals[0][39].ACLR
aclr => delay_signals[0][40].ACLR
aclr => delay_signals[0][41].ACLR
aclr => delay_signals[0][42].ACLR
aclr => delay_signals[0][43].ACLR
aclr => delay_signals[0][44].ACLR
aclr => delay_signals[0][45].ACLR
aclr => delay_signals[0][46].ACLR
aclr => delay_signals[0][47].ACLR
aclr => delay_signals[0][48].ACLR
aclr => delay_signals[0][49].ACLR
aclr => delay_signals[0][50].ACLR
aclr => delay_signals[0][51].ACLR
aclr => delay_signals[0][52].ACLR
aclr => delay_signals[0][53].ACLR
aclr => delay_signals[0][54].ACLR
aclr => delay_signals[0][55].ACLR
aclr => delay_signals[0][56].ACLR
aclr => delay_signals[0][57].ACLR
aclr => delay_signals[0][58].ACLR
ena => delay_signals[0][58].ENA
ena => delay_signals[0][57].ENA
ena => delay_signals[0][56].ENA
ena => delay_signals[0][55].ENA
ena => delay_signals[0][54].ENA
ena => delay_signals[0][53].ENA
ena => delay_signals[0][52].ENA
ena => delay_signals[0][51].ENA
ena => delay_signals[0][50].ENA
ena => delay_signals[0][49].ENA
ena => delay_signals[0][48].ENA
ena => delay_signals[0][47].ENA
ena => delay_signals[0][46].ENA
ena => delay_signals[0][45].ENA
ena => delay_signals[0][44].ENA
ena => delay_signals[0][43].ENA
ena => delay_signals[0][42].ENA
ena => delay_signals[0][41].ENA
ena => delay_signals[0][40].ENA
ena => delay_signals[0][39].ENA
ena => delay_signals[0][38].ENA
ena => delay_signals[0][37].ENA
ena => delay_signals[0][36].ENA
ena => delay_signals[0][35].ENA
ena => delay_signals[0][34].ENA
ena => delay_signals[0][33].ENA
ena => delay_signals[0][32].ENA
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xin[32] => delay_signals[0][32].DATAIN
xin[33] => delay_signals[0][33].DATAIN
xin[34] => delay_signals[0][34].DATAIN
xin[35] => delay_signals[0][35].DATAIN
xin[36] => delay_signals[0][36].DATAIN
xin[37] => delay_signals[0][37].DATAIN
xin[38] => delay_signals[0][38].DATAIN
xin[39] => delay_signals[0][39].DATAIN
xin[40] => delay_signals[0][40].DATAIN
xin[41] => delay_signals[0][41].DATAIN
xin[42] => delay_signals[0][42].DATAIN
xin[43] => delay_signals[0][43].DATAIN
xin[44] => delay_signals[0][44].DATAIN
xin[45] => delay_signals[0][45].DATAIN
xin[46] => delay_signals[0][46].DATAIN
xin[47] => delay_signals[0][47].DATAIN
xin[48] => delay_signals[0][48].DATAIN
xin[49] => delay_signals[0][49].DATAIN
xin[50] => delay_signals[0][50].DATAIN
xin[51] => delay_signals[0][51].DATAIN
xin[52] => delay_signals[0][52].DATAIN
xin[53] => delay_signals[0][53].DATAIN
xin[54] => delay_signals[0][54].DATAIN
xin[55] => delay_signals[0][55].DATAIN
xin[56] => delay_signals[0][56].DATAIN
xin[57] => delay_signals[0][57].DATAIN
xin[58] => delay_signals[0][58].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= delay_signals[0][32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= delay_signals[0][33].DB_MAX_OUTPUT_PORT_TYPE
xout[34] <= delay_signals[0][34].DB_MAX_OUTPUT_PORT_TYPE
xout[35] <= delay_signals[0][35].DB_MAX_OUTPUT_PORT_TYPE
xout[36] <= delay_signals[0][36].DB_MAX_OUTPUT_PORT_TYPE
xout[37] <= delay_signals[0][37].DB_MAX_OUTPUT_PORT_TYPE
xout[38] <= delay_signals[0][38].DB_MAX_OUTPUT_PORT_TYPE
xout[39] <= delay_signals[0][39].DB_MAX_OUTPUT_PORT_TYPE
xout[40] <= delay_signals[0][40].DB_MAX_OUTPUT_PORT_TYPE
xout[41] <= delay_signals[0][41].DB_MAX_OUTPUT_PORT_TYPE
xout[42] <= delay_signals[0][42].DB_MAX_OUTPUT_PORT_TYPE
xout[43] <= delay_signals[0][43].DB_MAX_OUTPUT_PORT_TYPE
xout[44] <= delay_signals[0][44].DB_MAX_OUTPUT_PORT_TYPE
xout[45] <= delay_signals[0][45].DB_MAX_OUTPUT_PORT_TYPE
xout[46] <= delay_signals[0][46].DB_MAX_OUTPUT_PORT_TYPE
xout[47] <= delay_signals[0][47].DB_MAX_OUTPUT_PORT_TYPE
xout[48] <= delay_signals[0][48].DB_MAX_OUTPUT_PORT_TYPE
xout[49] <= delay_signals[0][49].DB_MAX_OUTPUT_PORT_TYPE
xout[50] <= delay_signals[0][50].DB_MAX_OUTPUT_PORT_TYPE
xout[51] <= delay_signals[0][51].DB_MAX_OUTPUT_PORT_TYPE
xout[52] <= delay_signals[0][52].DB_MAX_OUTPUT_PORT_TYPE
xout[53] <= delay_signals[0][53].DB_MAX_OUTPUT_PORT_TYPE
xout[54] <= delay_signals[0][54].DB_MAX_OUTPUT_PORT_TYPE
xout[55] <= delay_signals[0][55].DB_MAX_OUTPUT_PORT_TYPE
xout[56] <= delay_signals[0][56].DB_MAX_OUTPUT_PORT_TYPE
xout[57] <= delay_signals[0][57].DB_MAX_OUTPUT_PORT_TYPE
xout[58] <= delay_signals[0][58].DB_MAX_OUTPUT_PORT_TYPE


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u0|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|dspba_delay:redist11_expFracConc_uid59_fpLog2Test_q_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
clk => delay_signals[0][32].CLK
clk => delay_signals[0][33].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
aclr => delay_signals[0][32].ACLR
aclr => delay_signals[0][33].ACLR
ena => delay_signals[0][33].ENA
ena => delay_signals[0][32].ENA
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xin[32] => delay_signals[0][32].DATAIN
xin[33] => delay_signals[0][33].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= delay_signals[0][32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= delay_signals[0][33].DB_MAX_OUTPUT_PORT_TYPE


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u0|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|dspba_delay:excRZero_uid66_fpLog2Test_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u0|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|dspba_delay:redist10_excRZero_uid66_fpLog2Test_q_13
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
clk => delay_signals[5][0].CLK
clk => delay_signals[6][0].CLK
clk => delay_signals[7][0].CLK
clk => delay_signals[8][0].CLK
clk => delay_signals[9][0].CLK
clk => delay_signals[10][0].CLK
clk => delay_signals[11][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
aclr => delay_signals[5][0].ACLR
aclr => delay_signals[6][0].ACLR
aclr => delay_signals[7][0].ACLR
aclr => delay_signals[8][0].ACLR
aclr => delay_signals[9][0].ACLR
aclr => delay_signals[10][0].ACLR
aclr => delay_signals[11][0].ACLR
ena => delay_signals[11][0].ENA
ena => delay_signals[10][0].ENA
ena => delay_signals[9][0].ENA
ena => delay_signals[8][0].ENA
ena => delay_signals[7][0].ENA
ena => delay_signals[6][0].ENA
ena => delay_signals[5][0].ENA
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[11][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u0|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|dspba_delay:redist8_excREnc_uid81_fpLog2Test_q_4
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[2][1].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[2][1].ACLR
ena => delay_signals[2][1].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xin[1] => delay_signals[2][1].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
areset => areset.IN1
clk => clk.IN1
en[0] => en[0].IN1
q[0] <= log2_single_altera_fp_functions_161_kypxfny:fp_functions_0.q
q[1] <= log2_single_altera_fp_functions_161_kypxfny:fp_functions_0.q
q[2] <= log2_single_altera_fp_functions_161_kypxfny:fp_functions_0.q
q[3] <= log2_single_altera_fp_functions_161_kypxfny:fp_functions_0.q
q[4] <= log2_single_altera_fp_functions_161_kypxfny:fp_functions_0.q
q[5] <= log2_single_altera_fp_functions_161_kypxfny:fp_functions_0.q
q[6] <= log2_single_altera_fp_functions_161_kypxfny:fp_functions_0.q
q[7] <= log2_single_altera_fp_functions_161_kypxfny:fp_functions_0.q
q[8] <= log2_single_altera_fp_functions_161_kypxfny:fp_functions_0.q
q[9] <= log2_single_altera_fp_functions_161_kypxfny:fp_functions_0.q
q[10] <= log2_single_altera_fp_functions_161_kypxfny:fp_functions_0.q
q[11] <= log2_single_altera_fp_functions_161_kypxfny:fp_functions_0.q
q[12] <= log2_single_altera_fp_functions_161_kypxfny:fp_functions_0.q
q[13] <= log2_single_altera_fp_functions_161_kypxfny:fp_functions_0.q
q[14] <= log2_single_altera_fp_functions_161_kypxfny:fp_functions_0.q
q[15] <= log2_single_altera_fp_functions_161_kypxfny:fp_functions_0.q
q[16] <= log2_single_altera_fp_functions_161_kypxfny:fp_functions_0.q
q[17] <= log2_single_altera_fp_functions_161_kypxfny:fp_functions_0.q
q[18] <= log2_single_altera_fp_functions_161_kypxfny:fp_functions_0.q
q[19] <= log2_single_altera_fp_functions_161_kypxfny:fp_functions_0.q
q[20] <= log2_single_altera_fp_functions_161_kypxfny:fp_functions_0.q
q[21] <= log2_single_altera_fp_functions_161_kypxfny:fp_functions_0.q
q[22] <= log2_single_altera_fp_functions_161_kypxfny:fp_functions_0.q
q[23] <= log2_single_altera_fp_functions_161_kypxfny:fp_functions_0.q
q[24] <= log2_single_altera_fp_functions_161_kypxfny:fp_functions_0.q
q[25] <= log2_single_altera_fp_functions_161_kypxfny:fp_functions_0.q
q[26] <= log2_single_altera_fp_functions_161_kypxfny:fp_functions_0.q
q[27] <= log2_single_altera_fp_functions_161_kypxfny:fp_functions_0.q
q[28] <= log2_single_altera_fp_functions_161_kypxfny:fp_functions_0.q
q[29] <= log2_single_altera_fp_functions_161_kypxfny:fp_functions_0.q
q[30] <= log2_single_altera_fp_functions_161_kypxfny:fp_functions_0.q
q[31] <= log2_single_altera_fp_functions_161_kypxfny:fp_functions_0.q


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u1|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0
a[0] => dspba_delay:redist23_frac_x_uid16_fpLog2Test_b_2.xin[0]
a[0] => Equal15.IN24
a[1] => dspba_delay:redist23_frac_x_uid16_fpLog2Test_b_2.xin[1]
a[1] => Equal15.IN23
a[2] => dspba_delay:redist23_frac_x_uid16_fpLog2Test_b_2.xin[2]
a[2] => Equal15.IN22
a[3] => dspba_delay:redist23_frac_x_uid16_fpLog2Test_b_2.xin[3]
a[3] => Equal15.IN21
a[4] => dspba_delay:redist23_frac_x_uid16_fpLog2Test_b_2.xin[4]
a[4] => Equal15.IN20
a[5] => dspba_delay:redist23_frac_x_uid16_fpLog2Test_b_2.xin[5]
a[5] => Equal15.IN19
a[6] => dspba_delay:redist23_frac_x_uid16_fpLog2Test_b_2.xin[6]
a[6] => Equal15.IN18
a[7] => dspba_delay:redist23_frac_x_uid16_fpLog2Test_b_2.xin[7]
a[7] => Equal15.IN17
a[8] => dspba_delay:redist23_frac_x_uid16_fpLog2Test_b_2.xin[8]
a[8] => Equal15.IN16
a[9] => dspba_delay:redist23_frac_x_uid16_fpLog2Test_b_2.xin[9]
a[9] => Equal15.IN15
a[10] => dspba_delay:redist23_frac_x_uid16_fpLog2Test_b_2.xin[10]
a[10] => Equal15.IN14
a[11] => dspba_delay:redist23_frac_x_uid16_fpLog2Test_b_2.xin[11]
a[11] => Equal15.IN13
a[12] => dspba_delay:redist23_frac_x_uid16_fpLog2Test_b_2.xin[12]
a[12] => Equal15.IN12
a[13] => dspba_delay:redist23_frac_x_uid16_fpLog2Test_b_2.xin[13]
a[13] => Equal15.IN11
a[14] => dspba_delay:redist23_frac_x_uid16_fpLog2Test_b_2.xin[14]
a[14] => Equal15.IN10
a[15] => altera_syncram:memoryC2_uid98_lnTables_lutmem_dmem.address_a[0]
a[15] => dspba_delay:redist23_frac_x_uid16_fpLog2Test_b_2.xin[15]
a[15] => dspba_delay:redist17_yAddr_uid32_fpLog2Test_b_3.xin[0]
a[15] => Equal15.IN9
a[16] => altera_syncram:memoryC2_uid98_lnTables_lutmem_dmem.address_a[1]
a[16] => dspba_delay:redist23_frac_x_uid16_fpLog2Test_b_2.xin[16]
a[16] => dspba_delay:redist17_yAddr_uid32_fpLog2Test_b_3.xin[1]
a[16] => Equal15.IN8
a[17] => altera_syncram:memoryC2_uid98_lnTables_lutmem_dmem.address_a[2]
a[17] => dspba_delay:redist23_frac_x_uid16_fpLog2Test_b_2.xin[17]
a[17] => dspba_delay:redist17_yAddr_uid32_fpLog2Test_b_3.xin[2]
a[17] => Equal15.IN7
a[18] => altera_syncram:memoryC2_uid98_lnTables_lutmem_dmem.address_a[3]
a[18] => dspba_delay:redist23_frac_x_uid16_fpLog2Test_b_2.xin[18]
a[18] => dspba_delay:redist17_yAddr_uid32_fpLog2Test_b_3.xin[3]
a[18] => Equal15.IN6
a[19] => altera_syncram:memoryC2_uid98_lnTables_lutmem_dmem.address_a[4]
a[19] => dspba_delay:redist23_frac_x_uid16_fpLog2Test_b_2.xin[19]
a[19] => dspba_delay:redist17_yAddr_uid32_fpLog2Test_b_3.xin[4]
a[19] => Equal15.IN5
a[20] => altera_syncram:memoryC2_uid98_lnTables_lutmem_dmem.address_a[5]
a[20] => dspba_delay:redist23_frac_x_uid16_fpLog2Test_b_2.xin[20]
a[20] => dspba_delay:redist17_yAddr_uid32_fpLog2Test_b_3.xin[5]
a[20] => Equal15.IN4
a[21] => altera_syncram:memoryC2_uid98_lnTables_lutmem_dmem.address_a[6]
a[21] => dspba_delay:redist23_frac_x_uid16_fpLog2Test_b_2.xin[21]
a[21] => dspba_delay:redist17_yAddr_uid32_fpLog2Test_b_3.xin[6]
a[21] => Equal15.IN3
a[22] => altera_syncram:memoryC2_uid98_lnTables_lutmem_dmem.address_a[7]
a[22] => dspba_delay:redist23_frac_x_uid16_fpLog2Test_b_2.xin[22]
a[22] => dspba_delay:redist17_yAddr_uid32_fpLog2Test_b_3.xin[7]
a[22] => Equal15.IN2
a[23] => altera_syncram:redist26_expX_uid6_fpLog2Test_b_13_mem_dmem.data_a[0]
a[23] => Equal0.IN1
a[23] => Equal15.IN31
a[24] => altera_syncram:redist26_expX_uid6_fpLog2Test_b_13_mem_dmem.data_a[1]
a[24] => Equal0.IN7
a[24] => Equal15.IN30
a[25] => altera_syncram:redist26_expX_uid6_fpLog2Test_b_13_mem_dmem.data_a[2]
a[25] => Equal0.IN6
a[25] => Equal15.IN29
a[26] => altera_syncram:redist26_expX_uid6_fpLog2Test_b_13_mem_dmem.data_a[3]
a[26] => Equal0.IN5
a[26] => Equal15.IN28
a[27] => altera_syncram:redist26_expX_uid6_fpLog2Test_b_13_mem_dmem.data_a[4]
a[27] => Equal0.IN4
a[27] => Equal15.IN27
a[28] => altera_syncram:redist26_expX_uid6_fpLog2Test_b_13_mem_dmem.data_a[5]
a[28] => Equal0.IN3
a[28] => Equal15.IN26
a[29] => altera_syncram:redist26_expX_uid6_fpLog2Test_b_13_mem_dmem.data_a[6]
a[29] => Equal0.IN2
a[29] => Equal15.IN25
a[30] => altera_syncram:redist26_expX_uid6_fpLog2Test_b_13_mem_dmem.data_a[7]
a[30] => Equal0.IN0
a[30] => Equal15.IN1
a[31] => dspba_delay:redist25_signX_uid7_fpLog2Test_b_13.xin[0]
a[31] => Equal15.IN0
en[0] => altera_syncram:memoryC2_uid98_lnTables_lutmem_dmem.clocken0
en[0] => dspba_delay:redist23_frac_x_uid16_fpLog2Test_b_2.ena
en[0] => dspba_delay:prodXY_uid154_pT1_uid105_invPolyEval_cma_delay.ena
en[0] => dspba_delay:redist17_yAddr_uid32_fpLog2Test_b_3.ena
en[0] => altera_syncram:memoryC1_uid95_lnTables_lutmem_dmem.clocken0
en[0] => dspba_delay:redist7_s1_uid109_invPolyEval_q_1.ena
en[0] => redist16_zPPolyEval_uid33_fpLog2Test_b_4_enaAnd_q[0].IN1
en[0] => altera_syncram:redist16_zPPolyEval_uid33_fpLog2Test_b_4_mem_dmem.wren_a
en[0] => dspba_delay:prodXY_uid157_pT2_uid111_invPolyEval_cma_delay.ena
en[0] => dspba_delay:redist18_yAddr_uid32_fpLog2Test_b_7.ena
en[0] => altera_syncram:memoryC0_uid92_lnTables_lutmem_dmem.clocken0
en[0] => dspba_delay:redist15_peOR_uid35_fpLog2Test_b_1.ena
en[0] => redist24_frac_x_uid16_fpLog2Test_b_10_enaAnd_q[0].IN1
en[0] => altera_syncram:redist24_frac_x_uid16_fpLog2Test_b_10_mem_dmem.wren_a
en[0] => dspba_delay:redist24_frac_x_uid16_fpLog2Test_b_10_outputreg.ena
en[0] => dspba_delay:redist19_c_uid29_fpLog2Test_q_10.ena
en[0] => dspba_delay:postPEMul_uid43_fpLog2Test_cma_delay.ena
en[0] => redist26_expX_uid6_fpLog2Test_b_13_enaAnd_q[0].IN1
en[0] => altera_syncram:redist26_expX_uid6_fpLog2Test_b_13_mem_dmem.wren_a
en[0] => dspba_delay:redist20_c_uid29_fpLog2Test_q_13.ena
en[0] => dspba_delay:signRC11_uid76_fpLog2Test_delay.ena
en[0] => dspba_delay:redist22_excZ_x_uid17_fpLog2Test_q_1.ena
en[0] => dspba_delay:fracXIsZero_uid19_fpLog2Test_delay.ena
en[0] => dspba_delay:redist21_fracXIsZero_uid19_fpLog2Test_q_3.ena
en[0] => dspba_delay:redist25_signX_uid7_fpLog2Test_b_13.ena
en[0] => dspba_delay:invExcRNaN_uid78_fpLog2Test_delay.ena
en[0] => dspba_delay:signRFull_uid79_fpLog2Test_delay.ena
en[0] => dspba_delay:redist9_signRFull_uid79_fpLog2Test_q_3.ena
en[0] => dspba_delay:redist14_msbUFinalSum_uid50_fpLog2Test_b_1.ena
en[0] => dspba_delay:finalSumOneComp_uid52_fpLog2Test_delay.ena
en[0] => dspba_delay:vCount_uid119_countZ_uid54_fpLog2Test_delay.ena
en[0] => dspba_delay:redist5_vCount_uid119_countZ_uid54_fpLog2Test_q_2.ena
en[0] => dspba_delay:redist12_finalSumAbs_uid53_fpLog2Test_q_1.ena
en[0] => dspba_delay:redist6_rVStage_uid118_countZ_uid54_fpLog2Test_b_1.ena
en[0] => dspba_delay:redist3_vCount_uid127_countZ_uid54_fpLog2Test_q_1.ena
en[0] => dspba_delay:redist2_vCount_uid133_countZ_uid54_fpLog2Test_q_1.ena
en[0] => dspba_delay:redist1_rVStage_uid138_countZ_uid54_fpLog2Test_b_1.ena
en[0] => dspba_delay:redist0_vStage_uid140_countZ_uid54_fpLog2Test_b_1.ena
en[0] => dspba_delay:redist4_vStage_uid121_countZ_uid54_fpLog2Test_b_1.ena
en[0] => dspba_delay:redist13_finalSumAbs_uid53_fpLog2Test_q_2.ena
en[0] => dspba_delay:redist11_expFracConc_uid59_fpLog2Test_q_1.ena
en[0] => dspba_delay:excRZero_uid66_fpLog2Test_delay.ena
en[0] => dspba_delay:redist10_excRZero_uid66_fpLog2Test_q_13.ena
en[0] => dspba_delay:redist8_excREnc_uid81_fpLog2Test_q_4.ena
en[0] => redist16_zPPolyEval_uid33_fpLog2Test_b_4_nor_q.IN1
en[0] => redist16_zPPolyEval_uid33_fpLog2Test_b_4_mem_ab[1].OUTPUTSELECT
en[0] => redist16_zPPolyEval_uid33_fpLog2Test_b_4_mem_ab[0].OUTPUTSELECT
en[0] => redist24_frac_x_uid16_fpLog2Test_b_10_mem_ab[2].OUTPUTSELECT
en[0] => redist24_frac_x_uid16_fpLog2Test_b_10_mem_ab[1].OUTPUTSELECT
en[0] => redist24_frac_x_uid16_fpLog2Test_b_10_mem_ab[0].OUTPUTSELECT
en[0] => redist24_frac_x_uid16_fpLog2Test_b_10_nor_q.IN1
en[0] => redist26_expX_uid6_fpLog2Test_b_13_mem_ab[3].OUTPUTSELECT
en[0] => redist26_expX_uid6_fpLog2Test_b_13_mem_ab[2].OUTPUTSELECT
en[0] => redist26_expX_uid6_fpLog2Test_b_13_mem_ab[1].OUTPUTSELECT
en[0] => redist26_expX_uid6_fpLog2Test_b_13_mem_ab[0].OUTPUTSELECT
en[0] => redist26_expX_uid6_fpLog2Test_b_13_nor_q.IN1
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_a0[0][11].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_a0[0][10].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_a0[0][9].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_a0[0][8].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_a0[0][7].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_a0[0][6].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_a0[0][5].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_a0[0][4].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_a0[0][3].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_a0[0][2].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_a0[0][1].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_a0[0][0].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_c0[0][11].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_c0[0][10].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_c0[0][9].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_c0[0][8].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_c0[0][7].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_c0[0][6].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_c0[0][5].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_c0[0][4].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_c0[0][3].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_c0[0][2].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_c0[0][1].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_c0[0][0].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_a1[0][11].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_a1[0][10].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_a1[0][9].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_a1[0][8].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_a1[0][7].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_a1[0][6].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_a1[0][5].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_a1[0][4].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_a1[0][3].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_a1[0][2].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_a1[0][1].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_a1[0][0].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_c1[0][11].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_c1[0][10].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_c1[0][9].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_c1[0][8].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_c1[0][7].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_c1[0][6].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_c1[0][5].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_c1[0][4].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_c1[0][3].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_c1[0][2].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_c1[0][1].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_c1[0][0].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][23].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][22].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][21].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][20].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][19].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][18].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][17].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][16].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][15].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][14].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][13].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][12].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][11].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][10].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][9].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][8].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][7].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][6].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][5].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][4].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][3].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][2].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][1].ENA
en[0] => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][0].ENA
en[0] => redist16_zPPolyEval_uid33_fpLog2Test_b_4_cmpReg_q[0].ENA
en[0] => redist16_zPPolyEval_uid33_fpLog2Test_b_4_rdcnt_i[1].ENA
en[0] => redist16_zPPolyEval_uid33_fpLog2Test_b_4_rdcnt_i[0].ENA
en[0] => redist16_zPPolyEval_uid33_fpLog2Test_b_4_rdcnt_eq.ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_a0[0][14].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_a0[0][13].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_a0[0][12].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_a0[0][11].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_a0[0][10].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_a0[0][9].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_a0[0][8].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_a0[0][7].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_a0[0][6].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_a0[0][5].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_a0[0][4].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_a0[0][3].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_a0[0][2].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_a0[0][1].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_a0[0][0].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][21].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][20].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][19].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][18].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][17].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][16].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][15].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][14].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][13].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][12].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][11].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][10].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][9].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][8].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][7].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][6].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][5].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][4].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][3].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][2].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][1].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][0].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_a1[0][14].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_a1[0][13].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_a1[0][12].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_a1[0][11].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_a1[0][10].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_a1[0][9].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_a1[0][8].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_a1[0][7].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_a1[0][6].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_a1[0][5].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_a1[0][4].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_a1[0][3].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_a1[0][2].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_a1[0][1].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_a1[0][0].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][21].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][20].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][19].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][18].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][17].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][16].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][15].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][14].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][13].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][12].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][11].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][10].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][9].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][8].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][7].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][6].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][5].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][4].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][3].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][2].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][1].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][0].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][36].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][35].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][34].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][33].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][32].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][31].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][30].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][29].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][28].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][27].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][26].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][25].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][24].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][23].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][22].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][21].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][20].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][19].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][18].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][17].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][16].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][15].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][14].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][13].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][12].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][11].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][10].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][9].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][8].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][7].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][6].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][5].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][4].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][3].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][2].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][1].ENA
en[0] => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][0].ENA
en[0] => redist24_frac_x_uid16_fpLog2Test_b_10_cmpReg_q[0].ENA
en[0] => redist24_frac_x_uid16_fpLog2Test_b_10_rdcnt_i[2].ENA
en[0] => redist24_frac_x_uid16_fpLog2Test_b_10_rdcnt_i[1].ENA
en[0] => redist24_frac_x_uid16_fpLog2Test_b_10_rdcnt_i[0].ENA
en[0] => redist24_frac_x_uid16_fpLog2Test_b_10_rdcnt_eq.ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a0[0][24].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a0[0][23].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a0[0][22].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a0[0][21].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a0[0][20].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a0[0][19].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a0[0][18].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a0[0][17].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a0[0][16].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a0[0][15].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a0[0][14].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a0[0][13].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a0[0][12].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a0[0][11].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a0[0][10].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a0[0][9].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a0[0][8].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a0[0][7].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a0[0][6].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a0[0][5].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a0[0][4].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a0[0][3].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a0[0][2].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a0[0][1].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a0[0][0].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c0[0][25].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c0[0][24].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c0[0][23].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c0[0][22].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c0[0][21].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c0[0][20].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c0[0][19].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c0[0][18].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c0[0][17].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c0[0][16].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c0[0][15].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c0[0][14].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c0[0][13].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c0[0][12].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c0[0][11].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c0[0][10].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c0[0][9].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c0[0][8].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c0[0][7].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c0[0][6].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c0[0][5].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c0[0][4].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c0[0][3].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c0[0][2].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c0[0][1].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c0[0][0].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a1[0][24].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a1[0][23].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a1[0][22].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a1[0][21].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a1[0][20].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a1[0][19].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a1[0][18].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a1[0][17].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a1[0][16].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a1[0][15].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a1[0][14].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a1[0][13].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a1[0][12].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a1[0][11].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a1[0][10].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a1[0][9].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a1[0][8].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a1[0][7].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a1[0][6].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a1[0][5].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a1[0][4].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a1[0][3].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a1[0][2].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a1[0][1].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_a1[0][0].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c1[0][25].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c1[0][24].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c1[0][23].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c1[0][22].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c1[0][21].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c1[0][20].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c1[0][19].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c1[0][18].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c1[0][17].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c1[0][16].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c1[0][15].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c1[0][14].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c1[0][13].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c1[0][12].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c1[0][11].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c1[0][10].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c1[0][9].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c1[0][8].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c1[0][7].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c1[0][6].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c1[0][5].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c1[0][4].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c1[0][3].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c1[0][2].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c1[0][1].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_c1[0][0].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][50].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][49].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][48].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][47].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][46].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][45].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][44].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][43].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][42].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][41].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][40].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][39].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][38].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][37].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][36].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][35].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][34].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][33].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][32].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][31].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][30].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][29].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][28].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][27].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][26].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][25].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][24].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][23].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][22].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][21].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][20].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][19].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][18].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][17].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][16].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][15].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][14].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][13].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][12].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][11].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][10].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][9].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][8].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][7].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][6].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][5].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][4].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][3].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][2].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][1].ENA
en[0] => postPEMul_uid43_fpLog2Test_cma_s[0][0].ENA
en[0] => redist26_expX_uid6_fpLog2Test_b_13_cmpReg_q[0].ENA
en[0] => redist26_expX_uid6_fpLog2Test_b_13_rdcnt_i[3].ENA
en[0] => redist26_expX_uid6_fpLog2Test_b_13_rdcnt_i[2].ENA
en[0] => redist26_expX_uid6_fpLog2Test_b_13_rdcnt_i[1].ENA
en[0] => redist26_expX_uid6_fpLog2Test_b_13_rdcnt_i[0].ENA
en[0] => redist26_expX_uid6_fpLog2Test_b_13_rdcnt_eq.ENA
en[0] => excREnc_uid81_fpLog2Test_q[0].ENA
en[0] => excREnc_uid81_fpLog2Test_q[1].ENA
q[0] <= Mux122.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= Mux121.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= Mux120.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= Mux119.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= Mux118.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= Mux117.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= Mux116.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= Mux115.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= Mux114.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= Mux113.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= Mux112.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= Mux111.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= Mux110.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= Mux109.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= Mux108.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= Mux107.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= Mux106.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= Mux105.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= Mux104.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= Mux103.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= Mux102.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= Mux101.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= Mux100.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= Mux99.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= Mux98.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= Mux97.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= Mux96.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= Mux95.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= Mux94.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= Mux93.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= Mux92.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= dspba_delay:redist9_signRFull_uid79_fpLog2Test_q_3.xout[0]
clk => altera_syncram:memoryC2_uid98_lnTables_lutmem_dmem.clock0
clk => excREnc_uid81_fpLog2Test_q[0].CLK
clk => excREnc_uid81_fpLog2Test_q[1].CLK
clk => redist26_expX_uid6_fpLog2Test_b_13_wraddr_q[0].CLK
clk => redist26_expX_uid6_fpLog2Test_b_13_wraddr_q[1].CLK
clk => redist26_expX_uid6_fpLog2Test_b_13_wraddr_q[2].CLK
clk => redist26_expX_uid6_fpLog2Test_b_13_wraddr_q[3].CLK
clk => redist26_expX_uid6_fpLog2Test_b_13_rdcnt_eq.CLK
clk => redist26_expX_uid6_fpLog2Test_b_13_rdcnt_i[0].CLK
clk => redist26_expX_uid6_fpLog2Test_b_13_rdcnt_i[1].CLK
clk => redist26_expX_uid6_fpLog2Test_b_13_rdcnt_i[2].CLK
clk => redist26_expX_uid6_fpLog2Test_b_13_rdcnt_i[3].CLK
clk => redist26_expX_uid6_fpLog2Test_b_13_sticky_ena_q[0].CLK
clk => redist26_expX_uid6_fpLog2Test_b_13_cmpReg_q[0].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][0].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][1].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][2].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][3].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][4].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][5].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][6].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][7].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][8].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][9].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][10].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][11].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][12].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][13].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][14].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][15].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][16].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][17].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][18].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][19].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][20].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][21].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][22].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][23].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][24].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][25].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][26].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][27].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][28].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][29].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][30].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][31].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][32].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][33].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][34].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][35].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][36].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][37].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][38].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][39].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][40].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][41].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][42].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][43].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][44].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][45].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][46].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][47].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][48].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][49].CLK
clk => postPEMul_uid43_fpLog2Test_cma_s[0][50].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c1[0][0].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c1[0][1].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c1[0][2].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c1[0][3].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c1[0][4].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c1[0][5].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c1[0][6].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c1[0][7].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c1[0][8].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c1[0][9].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c1[0][10].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c1[0][11].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c1[0][12].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c1[0][13].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c1[0][14].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c1[0][15].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c1[0][16].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c1[0][17].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c1[0][18].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c1[0][19].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c1[0][20].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c1[0][21].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c1[0][22].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c1[0][23].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c1[0][24].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c1[0][25].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a1[0][0].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a1[0][1].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a1[0][2].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a1[0][3].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a1[0][4].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a1[0][5].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a1[0][6].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a1[0][7].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a1[0][8].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a1[0][9].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a1[0][10].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a1[0][11].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a1[0][12].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a1[0][13].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a1[0][14].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a1[0][15].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a1[0][16].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a1[0][17].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a1[0][18].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a1[0][19].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a1[0][20].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a1[0][21].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a1[0][22].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a1[0][23].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a1[0][24].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c0[0][0].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c0[0][1].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c0[0][2].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c0[0][3].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c0[0][4].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c0[0][5].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c0[0][6].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c0[0][7].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c0[0][8].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c0[0][9].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c0[0][10].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c0[0][11].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c0[0][12].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c0[0][13].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c0[0][14].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c0[0][15].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c0[0][16].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c0[0][17].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c0[0][18].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c0[0][19].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c0[0][20].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c0[0][21].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c0[0][22].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c0[0][23].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c0[0][24].CLK
clk => postPEMul_uid43_fpLog2Test_cma_c0[0][25].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a0[0][0].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a0[0][1].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a0[0][2].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a0[0][3].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a0[0][4].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a0[0][5].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a0[0][6].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a0[0][7].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a0[0][8].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a0[0][9].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a0[0][10].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a0[0][11].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a0[0][12].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a0[0][13].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a0[0][14].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a0[0][15].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a0[0][16].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a0[0][17].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a0[0][18].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a0[0][19].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a0[0][20].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a0[0][21].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a0[0][22].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a0[0][23].CLK
clk => postPEMul_uid43_fpLog2Test_cma_a0[0][24].CLK
clk => redist24_frac_x_uid16_fpLog2Test_b_10_wraddr_q[0].CLK
clk => redist24_frac_x_uid16_fpLog2Test_b_10_wraddr_q[1].CLK
clk => redist24_frac_x_uid16_fpLog2Test_b_10_wraddr_q[2].CLK
clk => redist24_frac_x_uid16_fpLog2Test_b_10_rdcnt_eq.CLK
clk => redist24_frac_x_uid16_fpLog2Test_b_10_rdcnt_i[0].CLK
clk => redist24_frac_x_uid16_fpLog2Test_b_10_rdcnt_i[1].CLK
clk => redist24_frac_x_uid16_fpLog2Test_b_10_rdcnt_i[2].CLK
clk => redist24_frac_x_uid16_fpLog2Test_b_10_sticky_ena_q[0].CLK
clk => redist24_frac_x_uid16_fpLog2Test_b_10_cmpReg_q[0].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][0].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][1].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][2].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][3].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][4].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][5].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][6].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][7].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][8].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][9].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][10].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][11].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][12].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][13].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][14].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][15].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][16].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][17].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][18].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][19].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][20].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][21].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][22].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][23].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][24].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][25].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][26].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][27].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][28].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][29].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][30].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][31].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][32].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][33].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][34].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][35].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][36].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][0].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][1].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][2].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][3].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][4].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][5].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][6].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][7].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][8].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][9].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][10].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][11].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][12].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][13].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][14].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][15].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][16].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][17].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][18].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][19].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][20].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][21].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_a1[0][0].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_a1[0][1].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_a1[0][2].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_a1[0][3].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_a1[0][4].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_a1[0][5].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_a1[0][6].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_a1[0][7].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_a1[0][8].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_a1[0][9].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_a1[0][10].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_a1[0][11].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_a1[0][12].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_a1[0][13].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_a1[0][14].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][0].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][1].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][2].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][3].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][4].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][5].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][6].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][7].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][8].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][9].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][10].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][11].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][12].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][13].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][14].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][15].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][16].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][17].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][18].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][19].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][20].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][21].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_a0[0][0].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_a0[0][1].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_a0[0][2].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_a0[0][3].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_a0[0][4].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_a0[0][5].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_a0[0][6].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_a0[0][7].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_a0[0][8].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_a0[0][9].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_a0[0][10].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_a0[0][11].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_a0[0][12].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_a0[0][13].CLK
clk => prodXY_uid157_pT2_uid111_invPolyEval_cma_a0[0][14].CLK
clk => redist16_zPPolyEval_uid33_fpLog2Test_b_4_wraddr_q[0].CLK
clk => redist16_zPPolyEval_uid33_fpLog2Test_b_4_wraddr_q[1].CLK
clk => redist16_zPPolyEval_uid33_fpLog2Test_b_4_rdcnt_eq.CLK
clk => redist16_zPPolyEval_uid33_fpLog2Test_b_4_rdcnt_i[0].CLK
clk => redist16_zPPolyEval_uid33_fpLog2Test_b_4_rdcnt_i[1].CLK
clk => redist16_zPPolyEval_uid33_fpLog2Test_b_4_sticky_ena_q[0].CLK
clk => redist16_zPPolyEval_uid33_fpLog2Test_b_4_cmpReg_q[0].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][0].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][1].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][2].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][3].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][4].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][5].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][6].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][7].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][8].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][9].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][10].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][11].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][12].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][13].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][14].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][15].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][16].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][17].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][18].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][19].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][20].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][21].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][22].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][23].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_c1[0][0].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_c1[0][1].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_c1[0][2].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_c1[0][3].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_c1[0][4].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_c1[0][5].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_c1[0][6].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_c1[0][7].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_c1[0][8].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_c1[0][9].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_c1[0][10].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_c1[0][11].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_a1[0][0].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_a1[0][1].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_a1[0][2].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_a1[0][3].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_a1[0][4].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_a1[0][5].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_a1[0][6].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_a1[0][7].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_a1[0][8].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_a1[0][9].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_a1[0][10].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_a1[0][11].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_c0[0][0].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_c0[0][1].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_c0[0][2].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_c0[0][3].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_c0[0][4].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_c0[0][5].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_c0[0][6].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_c0[0][7].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_c0[0][8].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_c0[0][9].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_c0[0][10].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_c0[0][11].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_a0[0][0].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_a0[0][1].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_a0[0][2].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_a0[0][3].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_a0[0][4].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_a0[0][5].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_a0[0][6].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_a0[0][7].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_a0[0][8].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_a0[0][9].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_a0[0][10].CLK
clk => prodXY_uid154_pT1_uid105_invPolyEval_cma_a0[0][11].CLK
clk => dspba_delay:redist23_frac_x_uid16_fpLog2Test_b_2.clk
clk => dspba_delay:prodXY_uid154_pT1_uid105_invPolyEval_cma_delay.clk
clk => dspba_delay:redist17_yAddr_uid32_fpLog2Test_b_3.clk
clk => altera_syncram:memoryC1_uid95_lnTables_lutmem_dmem.clock0
clk => dspba_delay:redist7_s1_uid109_invPolyEval_q_1.clk
clk => altera_syncram:redist16_zPPolyEval_uid33_fpLog2Test_b_4_mem_dmem.clock0
clk => altera_syncram:redist16_zPPolyEval_uid33_fpLog2Test_b_4_mem_dmem.clock1
clk => dspba_delay:prodXY_uid157_pT2_uid111_invPolyEval_cma_delay.clk
clk => dspba_delay:redist18_yAddr_uid32_fpLog2Test_b_7.clk
clk => altera_syncram:memoryC0_uid92_lnTables_lutmem_dmem.clock0
clk => dspba_delay:redist15_peOR_uid35_fpLog2Test_b_1.clk
clk => altera_syncram:redist24_frac_x_uid16_fpLog2Test_b_10_mem_dmem.clock0
clk => altera_syncram:redist24_frac_x_uid16_fpLog2Test_b_10_mem_dmem.clock1
clk => dspba_delay:redist24_frac_x_uid16_fpLog2Test_b_10_outputreg.clk
clk => dspba_delay:redist19_c_uid29_fpLog2Test_q_10.clk
clk => dspba_delay:postPEMul_uid43_fpLog2Test_cma_delay.clk
clk => altera_syncram:redist26_expX_uid6_fpLog2Test_b_13_mem_dmem.clock0
clk => altera_syncram:redist26_expX_uid6_fpLog2Test_b_13_mem_dmem.clock1
clk => dspba_delay:redist20_c_uid29_fpLog2Test_q_13.clk
clk => dspba_delay:signRC11_uid76_fpLog2Test_delay.clk
clk => dspba_delay:redist22_excZ_x_uid17_fpLog2Test_q_1.clk
clk => dspba_delay:fracXIsZero_uid19_fpLog2Test_delay.clk
clk => dspba_delay:redist21_fracXIsZero_uid19_fpLog2Test_q_3.clk
clk => dspba_delay:redist25_signX_uid7_fpLog2Test_b_13.clk
clk => dspba_delay:invExcRNaN_uid78_fpLog2Test_delay.clk
clk => dspba_delay:signRFull_uid79_fpLog2Test_delay.clk
clk => dspba_delay:redist9_signRFull_uid79_fpLog2Test_q_3.clk
clk => dspba_delay:redist14_msbUFinalSum_uid50_fpLog2Test_b_1.clk
clk => dspba_delay:finalSumOneComp_uid52_fpLog2Test_delay.clk
clk => dspba_delay:vCount_uid119_countZ_uid54_fpLog2Test_delay.clk
clk => dspba_delay:redist5_vCount_uid119_countZ_uid54_fpLog2Test_q_2.clk
clk => dspba_delay:redist12_finalSumAbs_uid53_fpLog2Test_q_1.clk
clk => dspba_delay:redist6_rVStage_uid118_countZ_uid54_fpLog2Test_b_1.clk
clk => dspba_delay:redist3_vCount_uid127_countZ_uid54_fpLog2Test_q_1.clk
clk => dspba_delay:redist2_vCount_uid133_countZ_uid54_fpLog2Test_q_1.clk
clk => dspba_delay:redist1_rVStage_uid138_countZ_uid54_fpLog2Test_b_1.clk
clk => dspba_delay:redist0_vStage_uid140_countZ_uid54_fpLog2Test_b_1.clk
clk => dspba_delay:redist4_vStage_uid121_countZ_uid54_fpLog2Test_b_1.clk
clk => dspba_delay:redist13_finalSumAbs_uid53_fpLog2Test_q_2.clk
clk => dspba_delay:redist11_expFracConc_uid59_fpLog2Test_q_1.clk
clk => dspba_delay:excRZero_uid66_fpLog2Test_delay.clk
clk => dspba_delay:redist10_excRZero_uid66_fpLog2Test_q_13.clk
clk => dspba_delay:redist8_excREnc_uid81_fpLog2Test_q_4.clk
areset => dspba_delay:redist23_frac_x_uid16_fpLog2Test_b_2.aclr
areset => excREnc_uid81_fpLog2Test_q[0].PRESET
areset => excREnc_uid81_fpLog2Test_q[1].ACLR
areset => redist26_expX_uid6_fpLog2Test_b_13_wraddr_q[0].PRESET
areset => redist26_expX_uid6_fpLog2Test_b_13_wraddr_q[1].PRESET
areset => redist26_expX_uid6_fpLog2Test_b_13_wraddr_q[2].ACLR
areset => redist26_expX_uid6_fpLog2Test_b_13_wraddr_q[3].PRESET
areset => redist26_expX_uid6_fpLog2Test_b_13_rdcnt_eq.ACLR
areset => redist26_expX_uid6_fpLog2Test_b_13_rdcnt_i[0].ACLR
areset => redist26_expX_uid6_fpLog2Test_b_13_rdcnt_i[1].ACLR
areset => redist26_expX_uid6_fpLog2Test_b_13_rdcnt_i[2].ACLR
areset => redist26_expX_uid6_fpLog2Test_b_13_rdcnt_i[3].ACLR
areset => redist26_expX_uid6_fpLog2Test_b_13_sticky_ena_q[0].ACLR
areset => redist26_expX_uid6_fpLog2Test_b_13_cmpReg_q[0].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][0].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][1].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][2].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][3].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][4].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][5].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][6].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][7].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][8].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][9].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][10].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][11].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][12].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][13].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][14].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][15].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][16].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][17].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][18].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][19].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][20].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][21].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][22].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][23].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][24].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][25].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][26].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][27].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][28].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][29].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][30].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][31].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][32].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][33].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][34].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][35].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][36].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][37].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][38].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][39].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][40].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][41].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][42].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][43].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][44].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][45].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][46].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][47].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][48].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][49].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_s[0][50].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c1[0][0].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c1[0][1].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c1[0][2].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c1[0][3].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c1[0][4].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c1[0][5].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c1[0][6].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c1[0][7].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c1[0][8].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c1[0][9].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c1[0][10].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c1[0][11].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c1[0][12].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c1[0][13].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c1[0][14].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c1[0][15].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c1[0][16].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c1[0][17].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c1[0][18].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c1[0][19].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c1[0][20].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c1[0][21].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c1[0][22].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c1[0][23].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c1[0][24].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c1[0][25].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a1[0][0].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a1[0][1].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a1[0][2].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a1[0][3].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a1[0][4].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a1[0][5].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a1[0][6].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a1[0][7].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a1[0][8].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a1[0][9].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a1[0][10].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a1[0][11].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a1[0][12].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a1[0][13].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a1[0][14].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a1[0][15].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a1[0][16].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a1[0][17].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a1[0][18].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a1[0][19].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a1[0][20].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a1[0][21].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a1[0][22].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a1[0][23].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a1[0][24].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c0[0][0].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c0[0][1].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c0[0][2].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c0[0][3].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c0[0][4].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c0[0][5].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c0[0][6].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c0[0][7].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c0[0][8].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c0[0][9].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c0[0][10].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c0[0][11].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c0[0][12].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c0[0][13].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c0[0][14].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c0[0][15].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c0[0][16].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c0[0][17].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c0[0][18].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c0[0][19].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c0[0][20].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c0[0][21].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c0[0][22].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c0[0][23].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c0[0][24].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_c0[0][25].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a0[0][0].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a0[0][1].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a0[0][2].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a0[0][3].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a0[0][4].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a0[0][5].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a0[0][6].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a0[0][7].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a0[0][8].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a0[0][9].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a0[0][10].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a0[0][11].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a0[0][12].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a0[0][13].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a0[0][14].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a0[0][15].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a0[0][16].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a0[0][17].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a0[0][18].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a0[0][19].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a0[0][20].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a0[0][21].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a0[0][22].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a0[0][23].ACLR
areset => postPEMul_uid43_fpLog2Test_cma_a0[0][24].ACLR
areset => redist24_frac_x_uid16_fpLog2Test_b_10_wraddr_q[0].PRESET
areset => redist24_frac_x_uid16_fpLog2Test_b_10_wraddr_q[1].ACLR
areset => redist24_frac_x_uid16_fpLog2Test_b_10_wraddr_q[2].PRESET
areset => redist24_frac_x_uid16_fpLog2Test_b_10_rdcnt_eq.ACLR
areset => redist24_frac_x_uid16_fpLog2Test_b_10_rdcnt_i[0].ACLR
areset => redist24_frac_x_uid16_fpLog2Test_b_10_rdcnt_i[1].ACLR
areset => redist24_frac_x_uid16_fpLog2Test_b_10_rdcnt_i[2].ACLR
areset => redist24_frac_x_uid16_fpLog2Test_b_10_sticky_ena_q[0].ACLR
areset => redist24_frac_x_uid16_fpLog2Test_b_10_cmpReg_q[0].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][0].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][1].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][2].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][3].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][4].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][5].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][6].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][7].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][8].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][9].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][10].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][11].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][12].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][13].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][14].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][15].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][16].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][17].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][18].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][19].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][20].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][21].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][22].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][23].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][24].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][25].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][26].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][27].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][28].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][29].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][30].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][31].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][32].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][33].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][34].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][35].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_s[0][36].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][0].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][1].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][2].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][3].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][4].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][5].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][6].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][7].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][8].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][9].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][10].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][11].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][12].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][13].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][14].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][15].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][16].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][17].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][18].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][19].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][20].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_c1[0][21].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_a1[0][0].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_a1[0][1].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_a1[0][2].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_a1[0][3].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_a1[0][4].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_a1[0][5].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_a1[0][6].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_a1[0][7].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_a1[0][8].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_a1[0][9].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_a1[0][10].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_a1[0][11].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_a1[0][12].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_a1[0][13].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_a1[0][14].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][0].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][1].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][2].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][3].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][4].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][5].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][6].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][7].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][8].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][9].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][10].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][11].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][12].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][13].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][14].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][15].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][16].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][17].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][18].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][19].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][20].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_c0[0][21].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_a0[0][0].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_a0[0][1].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_a0[0][2].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_a0[0][3].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_a0[0][4].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_a0[0][5].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_a0[0][6].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_a0[0][7].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_a0[0][8].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_a0[0][9].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_a0[0][10].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_a0[0][11].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_a0[0][12].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_a0[0][13].ACLR
areset => prodXY_uid157_pT2_uid111_invPolyEval_cma_a0[0][14].ACLR
areset => redist16_zPPolyEval_uid33_fpLog2Test_b_4_wraddr_q[0].ACLR
areset => redist16_zPPolyEval_uid33_fpLog2Test_b_4_wraddr_q[1].PRESET
areset => redist16_zPPolyEval_uid33_fpLog2Test_b_4_rdcnt_eq.ACLR
areset => redist16_zPPolyEval_uid33_fpLog2Test_b_4_rdcnt_i[0].ACLR
areset => redist16_zPPolyEval_uid33_fpLog2Test_b_4_rdcnt_i[1].ACLR
areset => redist16_zPPolyEval_uid33_fpLog2Test_b_4_sticky_ena_q[0].ACLR
areset => redist16_zPPolyEval_uid33_fpLog2Test_b_4_cmpReg_q[0].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][0].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][1].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][2].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][3].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][4].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][5].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][6].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][7].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][8].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][9].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][10].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][11].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][12].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][13].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][14].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][15].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][16].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][17].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][18].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][19].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][20].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][21].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][22].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_s[0][23].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_c1[0][0].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_c1[0][1].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_c1[0][2].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_c1[0][3].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_c1[0][4].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_c1[0][5].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_c1[0][6].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_c1[0][7].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_c1[0][8].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_c1[0][9].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_c1[0][10].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_c1[0][11].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_a1[0][0].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_a1[0][1].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_a1[0][2].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_a1[0][3].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_a1[0][4].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_a1[0][5].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_a1[0][6].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_a1[0][7].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_a1[0][8].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_a1[0][9].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_a1[0][10].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_a1[0][11].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_c0[0][0].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_c0[0][1].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_c0[0][2].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_c0[0][3].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_c0[0][4].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_c0[0][5].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_c0[0][6].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_c0[0][7].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_c0[0][8].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_c0[0][9].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_c0[0][10].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_c0[0][11].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_a0[0][0].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_a0[0][1].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_a0[0][2].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_a0[0][3].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_a0[0][4].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_a0[0][5].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_a0[0][6].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_a0[0][7].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_a0[0][8].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_a0[0][9].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_a0[0][10].ACLR
areset => prodXY_uid154_pT1_uid105_invPolyEval_cma_a0[0][11].ACLR
areset => altera_syncram:memoryC2_uid98_lnTables_lutmem_dmem.aclr0
areset => dspba_delay:prodXY_uid154_pT1_uid105_invPolyEval_cma_delay.aclr
areset => dspba_delay:redist17_yAddr_uid32_fpLog2Test_b_3.aclr
areset => altera_syncram:memoryC1_uid95_lnTables_lutmem_dmem.aclr0
areset => dspba_delay:redist7_s1_uid109_invPolyEval_q_1.aclr
areset => altera_syncram:redist16_zPPolyEval_uid33_fpLog2Test_b_4_mem_dmem.aclr1
areset => dspba_delay:prodXY_uid157_pT2_uid111_invPolyEval_cma_delay.aclr
areset => dspba_delay:redist18_yAddr_uid32_fpLog2Test_b_7.aclr
areset => altera_syncram:memoryC0_uid92_lnTables_lutmem_dmem.aclr0
areset => dspba_delay:redist15_peOR_uid35_fpLog2Test_b_1.aclr
areset => altera_syncram:redist24_frac_x_uid16_fpLog2Test_b_10_mem_dmem.aclr1
areset => dspba_delay:redist24_frac_x_uid16_fpLog2Test_b_10_outputreg.aclr
areset => dspba_delay:redist19_c_uid29_fpLog2Test_q_10.aclr
areset => dspba_delay:postPEMul_uid43_fpLog2Test_cma_delay.aclr
areset => altera_syncram:redist26_expX_uid6_fpLog2Test_b_13_mem_dmem.aclr1
areset => dspba_delay:redist20_c_uid29_fpLog2Test_q_13.aclr
areset => dspba_delay:signRC11_uid76_fpLog2Test_delay.aclr
areset => dspba_delay:redist22_excZ_x_uid17_fpLog2Test_q_1.aclr
areset => dspba_delay:fracXIsZero_uid19_fpLog2Test_delay.aclr
areset => dspba_delay:redist21_fracXIsZero_uid19_fpLog2Test_q_3.aclr
areset => dspba_delay:redist25_signX_uid7_fpLog2Test_b_13.aclr
areset => dspba_delay:invExcRNaN_uid78_fpLog2Test_delay.aclr
areset => dspba_delay:signRFull_uid79_fpLog2Test_delay.aclr
areset => dspba_delay:redist9_signRFull_uid79_fpLog2Test_q_3.aclr
areset => dspba_delay:redist14_msbUFinalSum_uid50_fpLog2Test_b_1.aclr
areset => dspba_delay:finalSumOneComp_uid52_fpLog2Test_delay.aclr
areset => dspba_delay:vCount_uid119_countZ_uid54_fpLog2Test_delay.aclr
areset => dspba_delay:redist5_vCount_uid119_countZ_uid54_fpLog2Test_q_2.aclr
areset => dspba_delay:redist12_finalSumAbs_uid53_fpLog2Test_q_1.aclr
areset => dspba_delay:redist6_rVStage_uid118_countZ_uid54_fpLog2Test_b_1.aclr
areset => dspba_delay:redist3_vCount_uid127_countZ_uid54_fpLog2Test_q_1.aclr
areset => dspba_delay:redist2_vCount_uid133_countZ_uid54_fpLog2Test_q_1.aclr
areset => dspba_delay:redist1_rVStage_uid138_countZ_uid54_fpLog2Test_b_1.aclr
areset => dspba_delay:redist0_vStage_uid140_countZ_uid54_fpLog2Test_b_1.aclr
areset => dspba_delay:redist4_vStage_uid121_countZ_uid54_fpLog2Test_b_1.aclr
areset => dspba_delay:redist13_finalSumAbs_uid53_fpLog2Test_q_2.aclr
areset => dspba_delay:redist11_expFracConc_uid59_fpLog2Test_q_1.aclr
areset => dspba_delay:excRZero_uid66_fpLog2Test_delay.aclr
areset => dspba_delay:redist10_excRZero_uid66_fpLog2Test_q_13.aclr
areset => dspba_delay:redist8_excREnc_uid81_fpLog2Test_q_4.aclr


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u1|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|altera_syncram:memoryC2_uid98_lnTables_lutmem_dmem
aclr0 => altera_syncram_gs84:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
address2_a[0] => ~NO_FANOUT~
address2_b[0] => ~NO_FANOUT~
address_a[0] => altera_syncram_gs84:auto_generated.address_a[0]
address_a[1] => altera_syncram_gs84:auto_generated.address_a[1]
address_a[2] => altera_syncram_gs84:auto_generated.address_a[2]
address_a[3] => altera_syncram_gs84:auto_generated.address_a[3]
address_a[4] => altera_syncram_gs84:auto_generated.address_a[4]
address_a[5] => altera_syncram_gs84:auto_generated.address_a[5]
address_a[6] => altera_syncram_gs84:auto_generated.address_a[6]
address_a[7] => altera_syncram_gs84:auto_generated.address_a[7]
address_a[8] => altera_syncram_gs84:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
clock0 => altera_syncram_gs84:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altera_syncram_gs84:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
eccencbypass => ~NO_FANOUT~
eccencparity[0] => ~NO_FANOUT~
eccencparity[1] => ~NO_FANOUT~
eccencparity[2] => ~NO_FANOUT~
eccencparity[3] => ~NO_FANOUT~
eccencparity[4] => ~NO_FANOUT~
eccencparity[5] => ~NO_FANOUT~
eccencparity[6] => ~NO_FANOUT~
eccencparity[7] => ~NO_FANOUT~
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
q_a[0] <= altera_syncram_gs84:auto_generated.q_a[0]
q_a[1] <= altera_syncram_gs84:auto_generated.q_a[1]
q_a[2] <= altera_syncram_gs84:auto_generated.q_a[2]
q_a[3] <= altera_syncram_gs84:auto_generated.q_a[3]
q_a[4] <= altera_syncram_gs84:auto_generated.q_a[4]
q_a[5] <= altera_syncram_gs84:auto_generated.q_a[5]
q_a[6] <= altera_syncram_gs84:auto_generated.q_a[6]
q_a[7] <= altera_syncram_gs84:auto_generated.q_a[7]
q_a[8] <= altera_syncram_gs84:auto_generated.q_a[8]
q_a[9] <= altera_syncram_gs84:auto_generated.q_a[9]
q_a[10] <= altera_syncram_gs84:auto_generated.q_a[10]
q_a[11] <= altera_syncram_gs84:auto_generated.q_a[11]
q_b[0] <= <GND>
rden_a => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
sclr => ~NO_FANOUT~
wren_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u1|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|altera_syncram:memoryC2_uid98_lnTables_lutmem_dmem|altera_syncram_gs84:auto_generated
aclr0 => altsyncram_sqg4:altsyncram1.aclr0
address_a[0] => altsyncram_sqg4:altsyncram1.address_a[0]
address_a[1] => altsyncram_sqg4:altsyncram1.address_a[1]
address_a[2] => altsyncram_sqg4:altsyncram1.address_a[2]
address_a[3] => altsyncram_sqg4:altsyncram1.address_a[3]
address_a[4] => altsyncram_sqg4:altsyncram1.address_a[4]
address_a[5] => altsyncram_sqg4:altsyncram1.address_a[5]
address_a[6] => altsyncram_sqg4:altsyncram1.address_a[6]
address_a[7] => altsyncram_sqg4:altsyncram1.address_a[7]
address_a[8] => altsyncram_sqg4:altsyncram1.address_a[8]
clock0 => altsyncram_sqg4:altsyncram1.clock0
clocken0 => altsyncram_sqg4:altsyncram1.clocken0
q_a[0] <= altsyncram_sqg4:altsyncram1.q_a[0]
q_a[1] <= altsyncram_sqg4:altsyncram1.q_a[1]
q_a[2] <= altsyncram_sqg4:altsyncram1.q_a[2]
q_a[3] <= altsyncram_sqg4:altsyncram1.q_a[3]
q_a[4] <= altsyncram_sqg4:altsyncram1.q_a[4]
q_a[5] <= altsyncram_sqg4:altsyncram1.q_a[5]
q_a[6] <= altsyncram_sqg4:altsyncram1.q_a[6]
q_a[7] <= altsyncram_sqg4:altsyncram1.q_a[7]
q_a[8] <= altsyncram_sqg4:altsyncram1.q_a[8]
q_a[9] <= altsyncram_sqg4:altsyncram1.q_a[9]
q_a[10] <= altsyncram_sqg4:altsyncram1.q_a[10]
q_a[11] <= altsyncram_sqg4:altsyncram1.q_a[11]


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u1|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|altera_syncram:memoryC2_uid98_lnTables_lutmem_dmem|altera_syncram_gs84:auto_generated|altsyncram_sqg4:altsyncram1
aclr0 => ram_block2a0.CLR0
aclr0 => ram_block2a1.CLR0
aclr0 => ram_block2a2.CLR0
aclr0 => ram_block2a3.CLR0
aclr0 => ram_block2a4.CLR0
aclr0 => ram_block2a5.CLR0
aclr0 => ram_block2a6.CLR0
aclr0 => ram_block2a7.CLR0
aclr0 => ram_block2a8.CLR0
aclr0 => ram_block2a9.CLR0
aclr0 => ram_block2a10.CLR0
aclr0 => ram_block2a11.CLR0
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[0] => ram_block2a8.PORTAADDR
address_a[0] => ram_block2a9.PORTAADDR
address_a[0] => ram_block2a10.PORTAADDR
address_a[0] => ram_block2a11.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[1] => ram_block2a8.PORTAADDR1
address_a[1] => ram_block2a9.PORTAADDR1
address_a[1] => ram_block2a10.PORTAADDR1
address_a[1] => ram_block2a11.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[2] => ram_block2a8.PORTAADDR2
address_a[2] => ram_block2a9.PORTAADDR2
address_a[2] => ram_block2a10.PORTAADDR2
address_a[2] => ram_block2a11.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[3] => ram_block2a8.PORTAADDR3
address_a[3] => ram_block2a9.PORTAADDR3
address_a[3] => ram_block2a10.PORTAADDR3
address_a[3] => ram_block2a11.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[4] => ram_block2a8.PORTAADDR4
address_a[4] => ram_block2a9.PORTAADDR4
address_a[4] => ram_block2a10.PORTAADDR4
address_a[4] => ram_block2a11.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[5] => ram_block2a8.PORTAADDR5
address_a[5] => ram_block2a9.PORTAADDR5
address_a[5] => ram_block2a10.PORTAADDR5
address_a[5] => ram_block2a11.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[6] => ram_block2a8.PORTAADDR6
address_a[6] => ram_block2a9.PORTAADDR6
address_a[6] => ram_block2a10.PORTAADDR6
address_a[6] => ram_block2a11.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[7] => ram_block2a1.PORTAADDR7
address_a[7] => ram_block2a2.PORTAADDR7
address_a[7] => ram_block2a3.PORTAADDR7
address_a[7] => ram_block2a4.PORTAADDR7
address_a[7] => ram_block2a5.PORTAADDR7
address_a[7] => ram_block2a6.PORTAADDR7
address_a[7] => ram_block2a7.PORTAADDR7
address_a[7] => ram_block2a8.PORTAADDR7
address_a[7] => ram_block2a9.PORTAADDR7
address_a[7] => ram_block2a10.PORTAADDR7
address_a[7] => ram_block2a11.PORTAADDR7
address_a[8] => ram_block2a0.PORTAADDR8
address_a[8] => ram_block2a1.PORTAADDR8
address_a[8] => ram_block2a2.PORTAADDR8
address_a[8] => ram_block2a3.PORTAADDR8
address_a[8] => ram_block2a4.PORTAADDR8
address_a[8] => ram_block2a5.PORTAADDR8
address_a[8] => ram_block2a6.PORTAADDR8
address_a[8] => ram_block2a7.PORTAADDR8
address_a[8] => ram_block2a8.PORTAADDR8
address_a[8] => ram_block2a9.PORTAADDR8
address_a[8] => ram_block2a10.PORTAADDR8
address_a[8] => ram_block2a11.PORTAADDR8
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock0 => ram_block2a8.CLK0
clock0 => ram_block2a9.CLK0
clock0 => ram_block2a10.CLK0
clock0 => ram_block2a11.CLK0
clocken0 => ram_block2a0.ENA0
clocken0 => ram_block2a1.ENA0
clocken0 => ram_block2a2.ENA0
clocken0 => ram_block2a3.ENA0
clocken0 => ram_block2a4.ENA0
clocken0 => ram_block2a5.ENA0
clocken0 => ram_block2a6.ENA0
clocken0 => ram_block2a7.ENA0
clocken0 => ram_block2a8.ENA0
clocken0 => ram_block2a9.ENA0
clocken0 => ram_block2a10.ENA0
clocken0 => ram_block2a11.ENA0
q_a[0] <= ram_block2a0.PORTADATAOUT
q_a[1] <= ram_block2a1.PORTADATAOUT
q_a[2] <= ram_block2a2.PORTADATAOUT
q_a[3] <= ram_block2a3.PORTADATAOUT
q_a[4] <= ram_block2a4.PORTADATAOUT
q_a[5] <= ram_block2a5.PORTADATAOUT
q_a[6] <= ram_block2a6.PORTADATAOUT
q_a[7] <= ram_block2a7.PORTADATAOUT
q_a[8] <= ram_block2a8.PORTADATAOUT
q_a[9] <= ram_block2a9.PORTADATAOUT
q_a[10] <= ram_block2a10.PORTADATAOUT
q_a[11] <= ram_block2a11.PORTADATAOUT


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u1|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|dspba_delay:redist23_frac_x_uid16_fpLog2Test_b_2
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
clk => delay_signals[1][11].CLK
clk => delay_signals[1][12].CLK
clk => delay_signals[1][13].CLK
clk => delay_signals[1][14].CLK
clk => delay_signals[1][15].CLK
clk => delay_signals[1][16].CLK
clk => delay_signals[1][17].CLK
clk => delay_signals[1][18].CLK
clk => delay_signals[1][19].CLK
clk => delay_signals[1][20].CLK
clk => delay_signals[1][21].CLK
clk => delay_signals[1][22].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
aclr => delay_signals[1][11].ACLR
aclr => delay_signals[1][12].ACLR
aclr => delay_signals[1][13].ACLR
aclr => delay_signals[1][14].ACLR
aclr => delay_signals[1][15].ACLR
aclr => delay_signals[1][16].ACLR
aclr => delay_signals[1][17].ACLR
aclr => delay_signals[1][18].ACLR
aclr => delay_signals[1][19].ACLR
aclr => delay_signals[1][20].ACLR
aclr => delay_signals[1][21].ACLR
aclr => delay_signals[1][22].ACLR
ena => delay_signals[1][22].ENA
ena => delay_signals[1][21].ENA
ena => delay_signals[1][20].ENA
ena => delay_signals[1][19].ENA
ena => delay_signals[1][18].ENA
ena => delay_signals[1][17].ENA
ena => delay_signals[1][16].ENA
ena => delay_signals[1][15].ENA
ena => delay_signals[1][14].ENA
ena => delay_signals[1][13].ENA
ena => delay_signals[1][12].ENA
ena => delay_signals[1][11].ENA
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xin[8] => delay_signals[1][8].DATAIN
xin[9] => delay_signals[1][9].DATAIN
xin[10] => delay_signals[1][10].DATAIN
xin[11] => delay_signals[1][11].DATAIN
xin[12] => delay_signals[1][12].DATAIN
xin[13] => delay_signals[1][13].DATAIN
xin[14] => delay_signals[1][14].DATAIN
xin[15] => delay_signals[1][15].DATAIN
xin[16] => delay_signals[1][16].DATAIN
xin[17] => delay_signals[1][17].DATAIN
xin[18] => delay_signals[1][18].DATAIN
xin[19] => delay_signals[1][19].DATAIN
xin[20] => delay_signals[1][20].DATAIN
xin[21] => delay_signals[1][21].DATAIN
xin[22] => delay_signals[1][22].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u1|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|dspba_delay:prodXY_uid154_pT1_uid105_invPolyEval_cma_delay
clk => ~NO_FANOUT~
aclr => ~NO_FANOUT~
ena => ~NO_FANOUT~
xin[0] => xout[0].DATAIN
xin[1] => xout[1].DATAIN
xin[2] => xout[2].DATAIN
xin[3] => xout[3].DATAIN
xin[4] => xout[4].DATAIN
xin[5] => xout[5].DATAIN
xin[6] => xout[6].DATAIN
xin[7] => xout[7].DATAIN
xin[8] => xout[8].DATAIN
xin[9] => xout[9].DATAIN
xin[10] => xout[10].DATAIN
xin[11] => xout[11].DATAIN
xin[12] => xout[12].DATAIN
xin[13] => xout[13].DATAIN
xin[14] => xout[14].DATAIN
xin[15] => xout[15].DATAIN
xin[16] => xout[16].DATAIN
xin[17] => xout[17].DATAIN
xin[18] => xout[18].DATAIN
xin[19] => xout[19].DATAIN
xin[20] => xout[20].DATAIN
xin[21] => xout[21].DATAIN
xin[22] => xout[22].DATAIN
xin[23] => xout[23].DATAIN
xout[0] <= xin[0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= xin[1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= xin[2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= xin[3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= xin[4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= xin[5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= xin[6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= xin[7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= xin[8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= xin[9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= xin[10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= xin[11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= xin[12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= xin[13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= xin[14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= xin[15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= xin[16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= xin[17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= xin[18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= xin[19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= xin[20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= xin[21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= xin[22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= xin[23].DB_MAX_OUTPUT_PORT_TYPE


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u1|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|dspba_delay:redist17_yAddr_uid32_fpLog2Test_b_3
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[2][1].CLK
clk => delay_signals[2][2].CLK
clk => delay_signals[2][3].CLK
clk => delay_signals[2][4].CLK
clk => delay_signals[2][5].CLK
clk => delay_signals[2][6].CLK
clk => delay_signals[2][7].CLK
clk => delay_signals[2][8].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[2][1].ACLR
aclr => delay_signals[2][2].ACLR
aclr => delay_signals[2][3].ACLR
aclr => delay_signals[2][4].ACLR
aclr => delay_signals[2][5].ACLR
aclr => delay_signals[2][6].ACLR
aclr => delay_signals[2][7].ACLR
aclr => delay_signals[2][8].ACLR
ena => delay_signals[2][8].ENA
ena => delay_signals[2][7].ENA
ena => delay_signals[2][6].ENA
ena => delay_signals[2][5].ENA
ena => delay_signals[2][4].ENA
ena => delay_signals[2][3].ENA
ena => delay_signals[2][2].ENA
ena => delay_signals[2][1].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xin[1] => delay_signals[2][1].DATAIN
xin[2] => delay_signals[2][2].DATAIN
xin[3] => delay_signals[2][3].DATAIN
xin[4] => delay_signals[2][4].DATAIN
xin[5] => delay_signals[2][5].DATAIN
xin[6] => delay_signals[2][6].DATAIN
xin[7] => delay_signals[2][7].DATAIN
xin[8] => delay_signals[2][8].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u1|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|altera_syncram:memoryC1_uid95_lnTables_lutmem_dmem
aclr0 => altera_syncram_bs84:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
address2_a[0] => ~NO_FANOUT~
address2_b[0] => ~NO_FANOUT~
address_a[0] => altera_syncram_bs84:auto_generated.address_a[0]
address_a[1] => altera_syncram_bs84:auto_generated.address_a[1]
address_a[2] => altera_syncram_bs84:auto_generated.address_a[2]
address_a[3] => altera_syncram_bs84:auto_generated.address_a[3]
address_a[4] => altera_syncram_bs84:auto_generated.address_a[4]
address_a[5] => altera_syncram_bs84:auto_generated.address_a[5]
address_a[6] => altera_syncram_bs84:auto_generated.address_a[6]
address_a[7] => altera_syncram_bs84:auto_generated.address_a[7]
address_a[8] => altera_syncram_bs84:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
clock0 => altera_syncram_bs84:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altera_syncram_bs84:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
eccencbypass => ~NO_FANOUT~
eccencparity[0] => ~NO_FANOUT~
eccencparity[1] => ~NO_FANOUT~
eccencparity[2] => ~NO_FANOUT~
eccencparity[3] => ~NO_FANOUT~
eccencparity[4] => ~NO_FANOUT~
eccencparity[5] => ~NO_FANOUT~
eccencparity[6] => ~NO_FANOUT~
eccencparity[7] => ~NO_FANOUT~
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
q_a[0] <= altera_syncram_bs84:auto_generated.q_a[0]
q_a[1] <= altera_syncram_bs84:auto_generated.q_a[1]
q_a[2] <= altera_syncram_bs84:auto_generated.q_a[2]
q_a[3] <= altera_syncram_bs84:auto_generated.q_a[3]
q_a[4] <= altera_syncram_bs84:auto_generated.q_a[4]
q_a[5] <= altera_syncram_bs84:auto_generated.q_a[5]
q_a[6] <= altera_syncram_bs84:auto_generated.q_a[6]
q_a[7] <= altera_syncram_bs84:auto_generated.q_a[7]
q_a[8] <= altera_syncram_bs84:auto_generated.q_a[8]
q_a[9] <= altera_syncram_bs84:auto_generated.q_a[9]
q_a[10] <= altera_syncram_bs84:auto_generated.q_a[10]
q_a[11] <= altera_syncram_bs84:auto_generated.q_a[11]
q_a[12] <= altera_syncram_bs84:auto_generated.q_a[12]
q_a[13] <= altera_syncram_bs84:auto_generated.q_a[13]
q_a[14] <= altera_syncram_bs84:auto_generated.q_a[14]
q_a[15] <= altera_syncram_bs84:auto_generated.q_a[15]
q_a[16] <= altera_syncram_bs84:auto_generated.q_a[16]
q_a[17] <= altera_syncram_bs84:auto_generated.q_a[17]
q_a[18] <= altera_syncram_bs84:auto_generated.q_a[18]
q_a[19] <= altera_syncram_bs84:auto_generated.q_a[19]
q_b[0] <= <GND>
rden_a => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
sclr => ~NO_FANOUT~
wren_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u1|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|altera_syncram:memoryC1_uid95_lnTables_lutmem_dmem|altera_syncram_bs84:auto_generated
aclr0 => altsyncram_nqg4:altsyncram1.aclr0
address_a[0] => altsyncram_nqg4:altsyncram1.address_a[0]
address_a[1] => altsyncram_nqg4:altsyncram1.address_a[1]
address_a[2] => altsyncram_nqg4:altsyncram1.address_a[2]
address_a[3] => altsyncram_nqg4:altsyncram1.address_a[3]
address_a[4] => altsyncram_nqg4:altsyncram1.address_a[4]
address_a[5] => altsyncram_nqg4:altsyncram1.address_a[5]
address_a[6] => altsyncram_nqg4:altsyncram1.address_a[6]
address_a[7] => altsyncram_nqg4:altsyncram1.address_a[7]
address_a[8] => altsyncram_nqg4:altsyncram1.address_a[8]
clock0 => altsyncram_nqg4:altsyncram1.clock0
clocken0 => altsyncram_nqg4:altsyncram1.clocken0
q_a[0] <= altsyncram_nqg4:altsyncram1.q_a[0]
q_a[1] <= altsyncram_nqg4:altsyncram1.q_a[1]
q_a[2] <= altsyncram_nqg4:altsyncram1.q_a[2]
q_a[3] <= altsyncram_nqg4:altsyncram1.q_a[3]
q_a[4] <= altsyncram_nqg4:altsyncram1.q_a[4]
q_a[5] <= altsyncram_nqg4:altsyncram1.q_a[5]
q_a[6] <= altsyncram_nqg4:altsyncram1.q_a[6]
q_a[7] <= altsyncram_nqg4:altsyncram1.q_a[7]
q_a[8] <= altsyncram_nqg4:altsyncram1.q_a[8]
q_a[9] <= altsyncram_nqg4:altsyncram1.q_a[9]
q_a[10] <= altsyncram_nqg4:altsyncram1.q_a[10]
q_a[11] <= altsyncram_nqg4:altsyncram1.q_a[11]
q_a[12] <= altsyncram_nqg4:altsyncram1.q_a[12]
q_a[13] <= altsyncram_nqg4:altsyncram1.q_a[13]
q_a[14] <= altsyncram_nqg4:altsyncram1.q_a[14]
q_a[15] <= altsyncram_nqg4:altsyncram1.q_a[15]
q_a[16] <= altsyncram_nqg4:altsyncram1.q_a[16]
q_a[17] <= altsyncram_nqg4:altsyncram1.q_a[17]
q_a[18] <= altsyncram_nqg4:altsyncram1.q_a[18]
q_a[19] <= altsyncram_nqg4:altsyncram1.q_a[19]


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u1|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|altera_syncram:memoryC1_uid95_lnTables_lutmem_dmem|altera_syncram_bs84:auto_generated|altsyncram_nqg4:altsyncram1
aclr0 => ram_block2a0.CLR0
aclr0 => ram_block2a1.CLR0
aclr0 => ram_block2a2.CLR0
aclr0 => ram_block2a3.CLR0
aclr0 => ram_block2a4.CLR0
aclr0 => ram_block2a5.CLR0
aclr0 => ram_block2a6.CLR0
aclr0 => ram_block2a7.CLR0
aclr0 => ram_block2a8.CLR0
aclr0 => ram_block2a9.CLR0
aclr0 => ram_block2a10.CLR0
aclr0 => ram_block2a11.CLR0
aclr0 => ram_block2a12.CLR0
aclr0 => ram_block2a13.CLR0
aclr0 => ram_block2a14.CLR0
aclr0 => ram_block2a15.CLR0
aclr0 => ram_block2a16.CLR0
aclr0 => ram_block2a17.CLR0
aclr0 => ram_block2a18.CLR0
aclr0 => ram_block2a19.CLR0
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[0] => ram_block2a8.PORTAADDR
address_a[0] => ram_block2a9.PORTAADDR
address_a[0] => ram_block2a10.PORTAADDR
address_a[0] => ram_block2a11.PORTAADDR
address_a[0] => ram_block2a12.PORTAADDR
address_a[0] => ram_block2a13.PORTAADDR
address_a[0] => ram_block2a14.PORTAADDR
address_a[0] => ram_block2a15.PORTAADDR
address_a[0] => ram_block2a16.PORTAADDR
address_a[0] => ram_block2a17.PORTAADDR
address_a[0] => ram_block2a18.PORTAADDR
address_a[0] => ram_block2a19.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[1] => ram_block2a8.PORTAADDR1
address_a[1] => ram_block2a9.PORTAADDR1
address_a[1] => ram_block2a10.PORTAADDR1
address_a[1] => ram_block2a11.PORTAADDR1
address_a[1] => ram_block2a12.PORTAADDR1
address_a[1] => ram_block2a13.PORTAADDR1
address_a[1] => ram_block2a14.PORTAADDR1
address_a[1] => ram_block2a15.PORTAADDR1
address_a[1] => ram_block2a16.PORTAADDR1
address_a[1] => ram_block2a17.PORTAADDR1
address_a[1] => ram_block2a18.PORTAADDR1
address_a[1] => ram_block2a19.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[2] => ram_block2a8.PORTAADDR2
address_a[2] => ram_block2a9.PORTAADDR2
address_a[2] => ram_block2a10.PORTAADDR2
address_a[2] => ram_block2a11.PORTAADDR2
address_a[2] => ram_block2a12.PORTAADDR2
address_a[2] => ram_block2a13.PORTAADDR2
address_a[2] => ram_block2a14.PORTAADDR2
address_a[2] => ram_block2a15.PORTAADDR2
address_a[2] => ram_block2a16.PORTAADDR2
address_a[2] => ram_block2a17.PORTAADDR2
address_a[2] => ram_block2a18.PORTAADDR2
address_a[2] => ram_block2a19.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[3] => ram_block2a8.PORTAADDR3
address_a[3] => ram_block2a9.PORTAADDR3
address_a[3] => ram_block2a10.PORTAADDR3
address_a[3] => ram_block2a11.PORTAADDR3
address_a[3] => ram_block2a12.PORTAADDR3
address_a[3] => ram_block2a13.PORTAADDR3
address_a[3] => ram_block2a14.PORTAADDR3
address_a[3] => ram_block2a15.PORTAADDR3
address_a[3] => ram_block2a16.PORTAADDR3
address_a[3] => ram_block2a17.PORTAADDR3
address_a[3] => ram_block2a18.PORTAADDR3
address_a[3] => ram_block2a19.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[4] => ram_block2a8.PORTAADDR4
address_a[4] => ram_block2a9.PORTAADDR4
address_a[4] => ram_block2a10.PORTAADDR4
address_a[4] => ram_block2a11.PORTAADDR4
address_a[4] => ram_block2a12.PORTAADDR4
address_a[4] => ram_block2a13.PORTAADDR4
address_a[4] => ram_block2a14.PORTAADDR4
address_a[4] => ram_block2a15.PORTAADDR4
address_a[4] => ram_block2a16.PORTAADDR4
address_a[4] => ram_block2a17.PORTAADDR4
address_a[4] => ram_block2a18.PORTAADDR4
address_a[4] => ram_block2a19.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[5] => ram_block2a8.PORTAADDR5
address_a[5] => ram_block2a9.PORTAADDR5
address_a[5] => ram_block2a10.PORTAADDR5
address_a[5] => ram_block2a11.PORTAADDR5
address_a[5] => ram_block2a12.PORTAADDR5
address_a[5] => ram_block2a13.PORTAADDR5
address_a[5] => ram_block2a14.PORTAADDR5
address_a[5] => ram_block2a15.PORTAADDR5
address_a[5] => ram_block2a16.PORTAADDR5
address_a[5] => ram_block2a17.PORTAADDR5
address_a[5] => ram_block2a18.PORTAADDR5
address_a[5] => ram_block2a19.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[6] => ram_block2a8.PORTAADDR6
address_a[6] => ram_block2a9.PORTAADDR6
address_a[6] => ram_block2a10.PORTAADDR6
address_a[6] => ram_block2a11.PORTAADDR6
address_a[6] => ram_block2a12.PORTAADDR6
address_a[6] => ram_block2a13.PORTAADDR6
address_a[6] => ram_block2a14.PORTAADDR6
address_a[6] => ram_block2a15.PORTAADDR6
address_a[6] => ram_block2a16.PORTAADDR6
address_a[6] => ram_block2a17.PORTAADDR6
address_a[6] => ram_block2a18.PORTAADDR6
address_a[6] => ram_block2a19.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[7] => ram_block2a1.PORTAADDR7
address_a[7] => ram_block2a2.PORTAADDR7
address_a[7] => ram_block2a3.PORTAADDR7
address_a[7] => ram_block2a4.PORTAADDR7
address_a[7] => ram_block2a5.PORTAADDR7
address_a[7] => ram_block2a6.PORTAADDR7
address_a[7] => ram_block2a7.PORTAADDR7
address_a[7] => ram_block2a8.PORTAADDR7
address_a[7] => ram_block2a9.PORTAADDR7
address_a[7] => ram_block2a10.PORTAADDR7
address_a[7] => ram_block2a11.PORTAADDR7
address_a[7] => ram_block2a12.PORTAADDR7
address_a[7] => ram_block2a13.PORTAADDR7
address_a[7] => ram_block2a14.PORTAADDR7
address_a[7] => ram_block2a15.PORTAADDR7
address_a[7] => ram_block2a16.PORTAADDR7
address_a[7] => ram_block2a17.PORTAADDR7
address_a[7] => ram_block2a18.PORTAADDR7
address_a[7] => ram_block2a19.PORTAADDR7
address_a[8] => ram_block2a0.PORTAADDR8
address_a[8] => ram_block2a1.PORTAADDR8
address_a[8] => ram_block2a2.PORTAADDR8
address_a[8] => ram_block2a3.PORTAADDR8
address_a[8] => ram_block2a4.PORTAADDR8
address_a[8] => ram_block2a5.PORTAADDR8
address_a[8] => ram_block2a6.PORTAADDR8
address_a[8] => ram_block2a7.PORTAADDR8
address_a[8] => ram_block2a8.PORTAADDR8
address_a[8] => ram_block2a9.PORTAADDR8
address_a[8] => ram_block2a10.PORTAADDR8
address_a[8] => ram_block2a11.PORTAADDR8
address_a[8] => ram_block2a12.PORTAADDR8
address_a[8] => ram_block2a13.PORTAADDR8
address_a[8] => ram_block2a14.PORTAADDR8
address_a[8] => ram_block2a15.PORTAADDR8
address_a[8] => ram_block2a16.PORTAADDR8
address_a[8] => ram_block2a17.PORTAADDR8
address_a[8] => ram_block2a18.PORTAADDR8
address_a[8] => ram_block2a19.PORTAADDR8
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock0 => ram_block2a8.CLK0
clock0 => ram_block2a9.CLK0
clock0 => ram_block2a10.CLK0
clock0 => ram_block2a11.CLK0
clock0 => ram_block2a12.CLK0
clock0 => ram_block2a13.CLK0
clock0 => ram_block2a14.CLK0
clock0 => ram_block2a15.CLK0
clock0 => ram_block2a16.CLK0
clock0 => ram_block2a17.CLK0
clock0 => ram_block2a18.CLK0
clock0 => ram_block2a19.CLK0
clocken0 => ram_block2a0.ENA0
clocken0 => ram_block2a1.ENA0
clocken0 => ram_block2a2.ENA0
clocken0 => ram_block2a3.ENA0
clocken0 => ram_block2a4.ENA0
clocken0 => ram_block2a5.ENA0
clocken0 => ram_block2a6.ENA0
clocken0 => ram_block2a7.ENA0
clocken0 => ram_block2a8.ENA0
clocken0 => ram_block2a9.ENA0
clocken0 => ram_block2a10.ENA0
clocken0 => ram_block2a11.ENA0
clocken0 => ram_block2a12.ENA0
clocken0 => ram_block2a13.ENA0
clocken0 => ram_block2a14.ENA0
clocken0 => ram_block2a15.ENA0
clocken0 => ram_block2a16.ENA0
clocken0 => ram_block2a17.ENA0
clocken0 => ram_block2a18.ENA0
clocken0 => ram_block2a19.ENA0
q_a[0] <= ram_block2a0.PORTADATAOUT
q_a[1] <= ram_block2a1.PORTADATAOUT
q_a[2] <= ram_block2a2.PORTADATAOUT
q_a[3] <= ram_block2a3.PORTADATAOUT
q_a[4] <= ram_block2a4.PORTADATAOUT
q_a[5] <= ram_block2a5.PORTADATAOUT
q_a[6] <= ram_block2a6.PORTADATAOUT
q_a[7] <= ram_block2a7.PORTADATAOUT
q_a[8] <= ram_block2a8.PORTADATAOUT
q_a[9] <= ram_block2a9.PORTADATAOUT
q_a[10] <= ram_block2a10.PORTADATAOUT
q_a[11] <= ram_block2a11.PORTADATAOUT
q_a[12] <= ram_block2a12.PORTADATAOUT
q_a[13] <= ram_block2a13.PORTADATAOUT
q_a[14] <= ram_block2a14.PORTADATAOUT
q_a[15] <= ram_block2a15.PORTADATAOUT
q_a[16] <= ram_block2a16.PORTADATAOUT
q_a[17] <= ram_block2a17.PORTADATAOUT
q_a[18] <= ram_block2a18.PORTADATAOUT
q_a[19] <= ram_block2a19.PORTADATAOUT


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u1|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|dspba_delay:redist7_s1_uid109_invPolyEval_q_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u1|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|altera_syncram:redist16_zPPolyEval_uid33_fpLog2Test_b_4_mem_dmem
aclr0 => ~NO_FANOUT~
aclr1 => altera_syncram_2214:auto_generated.aclr1
address2_a[0] => ~NO_FANOUT~
address2_b[0] => ~NO_FANOUT~
address_a[0] => altera_syncram_2214:auto_generated.address_a[0]
address_a[1] => altera_syncram_2214:auto_generated.address_a[1]
address_b[0] => altera_syncram_2214:auto_generated.address_b[0]
address_b[1] => altera_syncram_2214:auto_generated.address_b[1]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
clock0 => altera_syncram_2214:auto_generated.clock0
clock1 => altera_syncram_2214:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => altera_syncram_2214:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
data_a[0] => altera_syncram_2214:auto_generated.data_a[0]
data_a[1] => altera_syncram_2214:auto_generated.data_a[1]
data_a[2] => altera_syncram_2214:auto_generated.data_a[2]
data_a[3] => altera_syncram_2214:auto_generated.data_a[3]
data_a[4] => altera_syncram_2214:auto_generated.data_a[4]
data_a[5] => altera_syncram_2214:auto_generated.data_a[5]
data_a[6] => altera_syncram_2214:auto_generated.data_a[6]
data_a[7] => altera_syncram_2214:auto_generated.data_a[7]
data_a[8] => altera_syncram_2214:auto_generated.data_a[8]
data_a[9] => altera_syncram_2214:auto_generated.data_a[9]
data_a[10] => altera_syncram_2214:auto_generated.data_a[10]
data_a[11] => altera_syncram_2214:auto_generated.data_a[11]
data_a[12] => altera_syncram_2214:auto_generated.data_a[12]
data_a[13] => altera_syncram_2214:auto_generated.data_a[13]
data_a[14] => altera_syncram_2214:auto_generated.data_a[14]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
eccencbypass => ~NO_FANOUT~
eccencparity[0] => ~NO_FANOUT~
eccencparity[1] => ~NO_FANOUT~
eccencparity[2] => ~NO_FANOUT~
eccencparity[3] => ~NO_FANOUT~
eccencparity[4] => ~NO_FANOUT~
eccencparity[5] => ~NO_FANOUT~
eccencparity[6] => ~NO_FANOUT~
eccencparity[7] => ~NO_FANOUT~
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_b[0] <= altera_syncram_2214:auto_generated.q_b[0]
q_b[1] <= altera_syncram_2214:auto_generated.q_b[1]
q_b[2] <= altera_syncram_2214:auto_generated.q_b[2]
q_b[3] <= altera_syncram_2214:auto_generated.q_b[3]
q_b[4] <= altera_syncram_2214:auto_generated.q_b[4]
q_b[5] <= altera_syncram_2214:auto_generated.q_b[5]
q_b[6] <= altera_syncram_2214:auto_generated.q_b[6]
q_b[7] <= altera_syncram_2214:auto_generated.q_b[7]
q_b[8] <= altera_syncram_2214:auto_generated.q_b[8]
q_b[9] <= altera_syncram_2214:auto_generated.q_b[9]
q_b[10] <= altera_syncram_2214:auto_generated.q_b[10]
q_b[11] <= altera_syncram_2214:auto_generated.q_b[11]
q_b[12] <= altera_syncram_2214:auto_generated.q_b[12]
q_b[13] <= altera_syncram_2214:auto_generated.q_b[13]
q_b[14] <= altera_syncram_2214:auto_generated.q_b[14]
rden_a => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
sclr => ~NO_FANOUT~
wren_a => altera_syncram_2214:auto_generated.wren_a
wren_b => ~NO_FANOUT~


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u1|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|altera_syncram:redist16_zPPolyEval_uid33_fpLog2Test_b_4_mem_dmem|altera_syncram_2214:auto_generated
aclr1 => altsyncram_3fb4:altsyncram1.aclr1
address_a[0] => altsyncram_3fb4:altsyncram1.address_a[0]
address_a[1] => altsyncram_3fb4:altsyncram1.address_a[1]
address_b[0] => altsyncram_3fb4:altsyncram1.address_b[0]
address_b[1] => altsyncram_3fb4:altsyncram1.address_b[1]
clock0 => altsyncram_3fb4:altsyncram1.clock0
clock1 => altsyncram_3fb4:altsyncram1.clock1
clocken1 => altsyncram_3fb4:altsyncram1.clocken1
data_a[0] => altsyncram_3fb4:altsyncram1.data_a[0]
data_a[1] => altsyncram_3fb4:altsyncram1.data_a[1]
data_a[2] => altsyncram_3fb4:altsyncram1.data_a[2]
data_a[3] => altsyncram_3fb4:altsyncram1.data_a[3]
data_a[4] => altsyncram_3fb4:altsyncram1.data_a[4]
data_a[5] => altsyncram_3fb4:altsyncram1.data_a[5]
data_a[6] => altsyncram_3fb4:altsyncram1.data_a[6]
data_a[7] => altsyncram_3fb4:altsyncram1.data_a[7]
data_a[8] => altsyncram_3fb4:altsyncram1.data_a[8]
data_a[9] => altsyncram_3fb4:altsyncram1.data_a[9]
data_a[10] => altsyncram_3fb4:altsyncram1.data_a[10]
data_a[11] => altsyncram_3fb4:altsyncram1.data_a[11]
data_a[12] => altsyncram_3fb4:altsyncram1.data_a[12]
data_a[13] => altsyncram_3fb4:altsyncram1.data_a[13]
data_a[14] => altsyncram_3fb4:altsyncram1.data_a[14]
q_b[0] <= altsyncram_3fb4:altsyncram1.q_b[0]
q_b[1] <= altsyncram_3fb4:altsyncram1.q_b[1]
q_b[2] <= altsyncram_3fb4:altsyncram1.q_b[2]
q_b[3] <= altsyncram_3fb4:altsyncram1.q_b[3]
q_b[4] <= altsyncram_3fb4:altsyncram1.q_b[4]
q_b[5] <= altsyncram_3fb4:altsyncram1.q_b[5]
q_b[6] <= altsyncram_3fb4:altsyncram1.q_b[6]
q_b[7] <= altsyncram_3fb4:altsyncram1.q_b[7]
q_b[8] <= altsyncram_3fb4:altsyncram1.q_b[8]
q_b[9] <= altsyncram_3fb4:altsyncram1.q_b[9]
q_b[10] <= altsyncram_3fb4:altsyncram1.q_b[10]
q_b[11] <= altsyncram_3fb4:altsyncram1.q_b[11]
q_b[12] <= altsyncram_3fb4:altsyncram1.q_b[12]
q_b[13] <= altsyncram_3fb4:altsyncram1.q_b[13]
q_b[14] <= altsyncram_3fb4:altsyncram1.q_b[14]
wren_a => altsyncram_3fb4:altsyncram1.wren_a


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u1|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|altera_syncram:redist16_zPPolyEval_uid33_fpLog2Test_b_4_mem_dmem|altera_syncram_2214:auto_generated|altsyncram_3fb4:altsyncram1
aclr1 => dataout_reg[14].IN0
address_a[0] => lutrama0.PORTAADDR
address_a[0] => lutrama1.PORTAADDR
address_a[0] => lutrama2.PORTAADDR
address_a[0] => lutrama3.PORTAADDR
address_a[0] => lutrama4.PORTAADDR
address_a[0] => lutrama5.PORTAADDR
address_a[0] => lutrama6.PORTAADDR
address_a[0] => lutrama7.PORTAADDR
address_a[0] => lutrama8.PORTAADDR
address_a[0] => lutrama9.PORTAADDR
address_a[0] => lutrama10.PORTAADDR
address_a[0] => lutrama11.PORTAADDR
address_a[0] => lutrama12.PORTAADDR
address_a[0] => lutrama13.PORTAADDR
address_a[0] => lutrama14.PORTAADDR
address_a[1] => lutrama0.PORTAADDR1
address_a[1] => lutrama1.PORTAADDR1
address_a[1] => lutrama2.PORTAADDR1
address_a[1] => lutrama3.PORTAADDR1
address_a[1] => lutrama4.PORTAADDR1
address_a[1] => lutrama5.PORTAADDR1
address_a[1] => lutrama6.PORTAADDR1
address_a[1] => lutrama7.PORTAADDR1
address_a[1] => lutrama8.PORTAADDR1
address_a[1] => lutrama9.PORTAADDR1
address_a[1] => lutrama10.PORTAADDR1
address_a[1] => lutrama11.PORTAADDR1
address_a[1] => lutrama12.PORTAADDR1
address_a[1] => lutrama13.PORTAADDR1
address_a[1] => lutrama14.PORTAADDR1
address_b[0] => rdaddr_reg[0].DATAIN
address_b[1] => rdaddr_reg[1].DATAIN
clock0 => lutrama0.CLK0
clock0 => lutrama1.CLK0
clock0 => lutrama2.CLK0
clock0 => lutrama3.CLK0
clock0 => lutrama4.CLK0
clock0 => lutrama5.CLK0
clock0 => lutrama6.CLK0
clock0 => lutrama7.CLK0
clock0 => lutrama8.CLK0
clock0 => lutrama9.CLK0
clock0 => lutrama10.CLK0
clock0 => lutrama11.CLK0
clock0 => lutrama12.CLK0
clock0 => lutrama13.CLK0
clock0 => lutrama14.CLK0
clock0 => rdaddr_reg[1].CLK
clock0 => rdaddr_reg[0].CLK
clock1 => dataout_reg[14].CLK
clock1 => dataout_reg[13].CLK
clock1 => dataout_reg[12].CLK
clock1 => dataout_reg[11].CLK
clock1 => dataout_reg[10].CLK
clock1 => dataout_reg[9].CLK
clock1 => dataout_reg[8].CLK
clock1 => dataout_reg[7].CLK
clock1 => dataout_reg[6].CLK
clock1 => dataout_reg[5].CLK
clock1 => dataout_reg[4].CLK
clock1 => dataout_reg[3].CLK
clock1 => dataout_reg[2].CLK
clock1 => dataout_reg[1].CLK
clock1 => dataout_reg[0].CLK
clocken1 => dataout_reg[14].ENA
clocken1 => dataout_reg[13].ENA
clocken1 => dataout_reg[12].ENA
clocken1 => dataout_reg[11].ENA
clocken1 => dataout_reg[10].ENA
clocken1 => dataout_reg[9].ENA
clocken1 => dataout_reg[8].ENA
clocken1 => dataout_reg[7].ENA
clocken1 => dataout_reg[6].ENA
clocken1 => dataout_reg[5].ENA
clocken1 => dataout_reg[4].ENA
clocken1 => dataout_reg[3].ENA
clocken1 => dataout_reg[2].ENA
clocken1 => dataout_reg[1].ENA
clocken1 => dataout_reg[0].ENA
data_a[0] => lutrama0.PORTADATAIN
data_a[1] => lutrama1.PORTADATAIN
data_a[2] => lutrama2.PORTADATAIN
data_a[3] => lutrama3.PORTADATAIN
data_a[4] => lutrama4.PORTADATAIN
data_a[5] => lutrama5.PORTADATAIN
data_a[6] => lutrama6.PORTADATAIN
data_a[7] => lutrama7.PORTADATAIN
data_a[8] => lutrama8.PORTADATAIN
data_a[9] => lutrama9.PORTADATAIN
data_a[10] => lutrama10.PORTADATAIN
data_a[11] => lutrama11.PORTADATAIN
data_a[12] => lutrama12.PORTADATAIN
data_a[13] => lutrama13.PORTADATAIN
data_a[14] => lutrama14.PORTADATAIN
q_b[0] <= dataout_reg[0].DB_MAX_OUTPUT_PORT_TYPE
q_b[1] <= dataout_reg[1].DB_MAX_OUTPUT_PORT_TYPE
q_b[2] <= dataout_reg[2].DB_MAX_OUTPUT_PORT_TYPE
q_b[3] <= dataout_reg[3].DB_MAX_OUTPUT_PORT_TYPE
q_b[4] <= dataout_reg[4].DB_MAX_OUTPUT_PORT_TYPE
q_b[5] <= dataout_reg[5].DB_MAX_OUTPUT_PORT_TYPE
q_b[6] <= dataout_reg[6].DB_MAX_OUTPUT_PORT_TYPE
q_b[7] <= dataout_reg[7].DB_MAX_OUTPUT_PORT_TYPE
q_b[8] <= dataout_reg[8].DB_MAX_OUTPUT_PORT_TYPE
q_b[9] <= dataout_reg[9].DB_MAX_OUTPUT_PORT_TYPE
q_b[10] <= dataout_reg[10].DB_MAX_OUTPUT_PORT_TYPE
q_b[11] <= dataout_reg[11].DB_MAX_OUTPUT_PORT_TYPE
q_b[12] <= dataout_reg[12].DB_MAX_OUTPUT_PORT_TYPE
q_b[13] <= dataout_reg[13].DB_MAX_OUTPUT_PORT_TYPE
q_b[14] <= dataout_reg[14].DB_MAX_OUTPUT_PORT_TYPE
wren_a => lutrama0.ENA0
wren_a => lutrama1.ENA0
wren_a => lutrama2.ENA0
wren_a => lutrama3.ENA0
wren_a => lutrama4.ENA0
wren_a => lutrama5.ENA0
wren_a => lutrama6.ENA0
wren_a => lutrama7.ENA0
wren_a => lutrama8.ENA0
wren_a => lutrama9.ENA0
wren_a => lutrama10.ENA0
wren_a => lutrama11.ENA0
wren_a => lutrama12.ENA0
wren_a => lutrama13.ENA0
wren_a => lutrama14.ENA0


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u1|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|dspba_delay:prodXY_uid157_pT2_uid111_invPolyEval_cma_delay
clk => ~NO_FANOUT~
aclr => ~NO_FANOUT~
ena => ~NO_FANOUT~
xin[0] => xout[0].DATAIN
xin[1] => xout[1].DATAIN
xin[2] => xout[2].DATAIN
xin[3] => xout[3].DATAIN
xin[4] => xout[4].DATAIN
xin[5] => xout[5].DATAIN
xin[6] => xout[6].DATAIN
xin[7] => xout[7].DATAIN
xin[8] => xout[8].DATAIN
xin[9] => xout[9].DATAIN
xin[10] => xout[10].DATAIN
xin[11] => xout[11].DATAIN
xin[12] => xout[12].DATAIN
xin[13] => xout[13].DATAIN
xin[14] => xout[14].DATAIN
xin[15] => xout[15].DATAIN
xin[16] => xout[16].DATAIN
xin[17] => xout[17].DATAIN
xin[18] => xout[18].DATAIN
xin[19] => xout[19].DATAIN
xin[20] => xout[20].DATAIN
xin[21] => xout[21].DATAIN
xin[22] => xout[22].DATAIN
xin[23] => xout[23].DATAIN
xin[24] => xout[24].DATAIN
xin[25] => xout[25].DATAIN
xin[26] => xout[26].DATAIN
xin[27] => xout[27].DATAIN
xin[28] => xout[28].DATAIN
xin[29] => xout[29].DATAIN
xin[30] => xout[30].DATAIN
xin[31] => xout[31].DATAIN
xin[32] => xout[32].DATAIN
xin[33] => xout[33].DATAIN
xin[34] => xout[34].DATAIN
xin[35] => xout[35].DATAIN
xin[36] => xout[36].DATAIN
xout[0] <= xin[0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= xin[1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= xin[2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= xin[3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= xin[4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= xin[5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= xin[6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= xin[7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= xin[8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= xin[9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= xin[10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= xin[11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= xin[12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= xin[13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= xin[14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= xin[15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= xin[16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= xin[17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= xin[18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= xin[19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= xin[20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= xin[21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= xin[22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= xin[23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= xin[24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= xin[25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= xin[26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= xin[27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= xin[28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= xin[29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= xin[30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= xin[31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= xin[32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= xin[33].DB_MAX_OUTPUT_PORT_TYPE
xout[34] <= xin[34].DB_MAX_OUTPUT_PORT_TYPE
xout[35] <= xin[35].DB_MAX_OUTPUT_PORT_TYPE
xout[36] <= xin[36].DB_MAX_OUTPUT_PORT_TYPE


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u1|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|dspba_delay:redist18_yAddr_uid32_fpLog2Test_b_7
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[2][1].CLK
clk => delay_signals[2][2].CLK
clk => delay_signals[2][3].CLK
clk => delay_signals[2][4].CLK
clk => delay_signals[2][5].CLK
clk => delay_signals[2][6].CLK
clk => delay_signals[2][7].CLK
clk => delay_signals[2][8].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[3][1].CLK
clk => delay_signals[3][2].CLK
clk => delay_signals[3][3].CLK
clk => delay_signals[3][4].CLK
clk => delay_signals[3][5].CLK
clk => delay_signals[3][6].CLK
clk => delay_signals[3][7].CLK
clk => delay_signals[3][8].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[2][1].ACLR
aclr => delay_signals[2][2].ACLR
aclr => delay_signals[2][3].ACLR
aclr => delay_signals[2][4].ACLR
aclr => delay_signals[2][5].ACLR
aclr => delay_signals[2][6].ACLR
aclr => delay_signals[2][7].ACLR
aclr => delay_signals[2][8].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[3][1].ACLR
aclr => delay_signals[3][2].ACLR
aclr => delay_signals[3][3].ACLR
aclr => delay_signals[3][4].ACLR
aclr => delay_signals[3][5].ACLR
aclr => delay_signals[3][6].ACLR
aclr => delay_signals[3][7].ACLR
aclr => delay_signals[3][8].ACLR
ena => delay_signals[3][8].ENA
ena => delay_signals[3][7].ENA
ena => delay_signals[3][6].ENA
ena => delay_signals[3][5].ENA
ena => delay_signals[3][4].ENA
ena => delay_signals[3][3].ENA
ena => delay_signals[3][2].ENA
ena => delay_signals[3][1].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][8].ENA
ena => delay_signals[2][7].ENA
ena => delay_signals[2][6].ENA
ena => delay_signals[2][5].ENA
ena => delay_signals[2][4].ENA
ena => delay_signals[2][3].ENA
ena => delay_signals[2][2].ENA
ena => delay_signals[2][1].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[3][0].DATAIN
xin[1] => delay_signals[3][1].DATAIN
xin[2] => delay_signals[3][2].DATAIN
xin[3] => delay_signals[3][3].DATAIN
xin[4] => delay_signals[3][4].DATAIN
xin[5] => delay_signals[3][5].DATAIN
xin[6] => delay_signals[3][6].DATAIN
xin[7] => delay_signals[3][7].DATAIN
xin[8] => delay_signals[3][8].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u1|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|altera_syncram:memoryC0_uid92_lnTables_lutmem_dmem
aclr0 => altera_syncram_8s84:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
address2_a[0] => ~NO_FANOUT~
address2_b[0] => ~NO_FANOUT~
address_a[0] => altera_syncram_8s84:auto_generated.address_a[0]
address_a[1] => altera_syncram_8s84:auto_generated.address_a[1]
address_a[2] => altera_syncram_8s84:auto_generated.address_a[2]
address_a[3] => altera_syncram_8s84:auto_generated.address_a[3]
address_a[4] => altera_syncram_8s84:auto_generated.address_a[4]
address_a[5] => altera_syncram_8s84:auto_generated.address_a[5]
address_a[6] => altera_syncram_8s84:auto_generated.address_a[6]
address_a[7] => altera_syncram_8s84:auto_generated.address_a[7]
address_a[8] => altera_syncram_8s84:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
clock0 => altera_syncram_8s84:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altera_syncram_8s84:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
eccencbypass => ~NO_FANOUT~
eccencparity[0] => ~NO_FANOUT~
eccencparity[1] => ~NO_FANOUT~
eccencparity[2] => ~NO_FANOUT~
eccencparity[3] => ~NO_FANOUT~
eccencparity[4] => ~NO_FANOUT~
eccencparity[5] => ~NO_FANOUT~
eccencparity[6] => ~NO_FANOUT~
eccencparity[7] => ~NO_FANOUT~
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
q_a[0] <= altera_syncram_8s84:auto_generated.q_a[0]
q_a[1] <= altera_syncram_8s84:auto_generated.q_a[1]
q_a[2] <= altera_syncram_8s84:auto_generated.q_a[2]
q_a[3] <= altera_syncram_8s84:auto_generated.q_a[3]
q_a[4] <= altera_syncram_8s84:auto_generated.q_a[4]
q_a[5] <= altera_syncram_8s84:auto_generated.q_a[5]
q_a[6] <= altera_syncram_8s84:auto_generated.q_a[6]
q_a[7] <= altera_syncram_8s84:auto_generated.q_a[7]
q_a[8] <= altera_syncram_8s84:auto_generated.q_a[8]
q_a[9] <= altera_syncram_8s84:auto_generated.q_a[9]
q_a[10] <= altera_syncram_8s84:auto_generated.q_a[10]
q_a[11] <= altera_syncram_8s84:auto_generated.q_a[11]
q_a[12] <= altera_syncram_8s84:auto_generated.q_a[12]
q_a[13] <= altera_syncram_8s84:auto_generated.q_a[13]
q_a[14] <= altera_syncram_8s84:auto_generated.q_a[14]
q_a[15] <= altera_syncram_8s84:auto_generated.q_a[15]
q_a[16] <= altera_syncram_8s84:auto_generated.q_a[16]
q_a[17] <= altera_syncram_8s84:auto_generated.q_a[17]
q_a[18] <= altera_syncram_8s84:auto_generated.q_a[18]
q_a[19] <= altera_syncram_8s84:auto_generated.q_a[19]
q_a[20] <= altera_syncram_8s84:auto_generated.q_a[20]
q_a[21] <= altera_syncram_8s84:auto_generated.q_a[21]
q_a[22] <= altera_syncram_8s84:auto_generated.q_a[22]
q_a[23] <= altera_syncram_8s84:auto_generated.q_a[23]
q_a[24] <= altera_syncram_8s84:auto_generated.q_a[24]
q_a[25] <= altera_syncram_8s84:auto_generated.q_a[25]
q_a[26] <= altera_syncram_8s84:auto_generated.q_a[26]
q_a[27] <= altera_syncram_8s84:auto_generated.q_a[27]
q_a[28] <= altera_syncram_8s84:auto_generated.q_a[28]
q_a[29] <= altera_syncram_8s84:auto_generated.q_a[29]
q_b[0] <= <GND>
rden_a => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
sclr => ~NO_FANOUT~
wren_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u1|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|altera_syncram:memoryC0_uid92_lnTables_lutmem_dmem|altera_syncram_8s84:auto_generated
aclr0 => altsyncram_kqg4:altsyncram1.aclr0
address_a[0] => altsyncram_kqg4:altsyncram1.address_a[0]
address_a[1] => altsyncram_kqg4:altsyncram1.address_a[1]
address_a[2] => altsyncram_kqg4:altsyncram1.address_a[2]
address_a[3] => altsyncram_kqg4:altsyncram1.address_a[3]
address_a[4] => altsyncram_kqg4:altsyncram1.address_a[4]
address_a[5] => altsyncram_kqg4:altsyncram1.address_a[5]
address_a[6] => altsyncram_kqg4:altsyncram1.address_a[6]
address_a[7] => altsyncram_kqg4:altsyncram1.address_a[7]
address_a[8] => altsyncram_kqg4:altsyncram1.address_a[8]
clock0 => altsyncram_kqg4:altsyncram1.clock0
clocken0 => altsyncram_kqg4:altsyncram1.clocken0
q_a[0] <= altsyncram_kqg4:altsyncram1.q_a[0]
q_a[1] <= altsyncram_kqg4:altsyncram1.q_a[1]
q_a[2] <= altsyncram_kqg4:altsyncram1.q_a[2]
q_a[3] <= altsyncram_kqg4:altsyncram1.q_a[3]
q_a[4] <= altsyncram_kqg4:altsyncram1.q_a[4]
q_a[5] <= altsyncram_kqg4:altsyncram1.q_a[5]
q_a[6] <= altsyncram_kqg4:altsyncram1.q_a[6]
q_a[7] <= altsyncram_kqg4:altsyncram1.q_a[7]
q_a[8] <= altsyncram_kqg4:altsyncram1.q_a[8]
q_a[9] <= altsyncram_kqg4:altsyncram1.q_a[9]
q_a[10] <= altsyncram_kqg4:altsyncram1.q_a[10]
q_a[11] <= altsyncram_kqg4:altsyncram1.q_a[11]
q_a[12] <= altsyncram_kqg4:altsyncram1.q_a[12]
q_a[13] <= altsyncram_kqg4:altsyncram1.q_a[13]
q_a[14] <= altsyncram_kqg4:altsyncram1.q_a[14]
q_a[15] <= altsyncram_kqg4:altsyncram1.q_a[15]
q_a[16] <= altsyncram_kqg4:altsyncram1.q_a[16]
q_a[17] <= altsyncram_kqg4:altsyncram1.q_a[17]
q_a[18] <= altsyncram_kqg4:altsyncram1.q_a[18]
q_a[19] <= altsyncram_kqg4:altsyncram1.q_a[19]
q_a[20] <= altsyncram_kqg4:altsyncram1.q_a[20]
q_a[21] <= altsyncram_kqg4:altsyncram1.q_a[21]
q_a[22] <= altsyncram_kqg4:altsyncram1.q_a[22]
q_a[23] <= altsyncram_kqg4:altsyncram1.q_a[23]
q_a[24] <= altsyncram_kqg4:altsyncram1.q_a[24]
q_a[25] <= altsyncram_kqg4:altsyncram1.q_a[25]
q_a[26] <= altsyncram_kqg4:altsyncram1.q_a[26]
q_a[27] <= altsyncram_kqg4:altsyncram1.q_a[27]
q_a[28] <= altsyncram_kqg4:altsyncram1.q_a[28]
q_a[29] <= altsyncram_kqg4:altsyncram1.q_a[29]


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u1|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|altera_syncram:memoryC0_uid92_lnTables_lutmem_dmem|altera_syncram_8s84:auto_generated|altsyncram_kqg4:altsyncram1
aclr0 => ram_block2a0.CLR0
aclr0 => ram_block2a1.CLR0
aclr0 => ram_block2a2.CLR0
aclr0 => ram_block2a3.CLR0
aclr0 => ram_block2a4.CLR0
aclr0 => ram_block2a5.CLR0
aclr0 => ram_block2a6.CLR0
aclr0 => ram_block2a7.CLR0
aclr0 => ram_block2a8.CLR0
aclr0 => ram_block2a9.CLR0
aclr0 => ram_block2a10.CLR0
aclr0 => ram_block2a11.CLR0
aclr0 => ram_block2a12.CLR0
aclr0 => ram_block2a13.CLR0
aclr0 => ram_block2a14.CLR0
aclr0 => ram_block2a15.CLR0
aclr0 => ram_block2a16.CLR0
aclr0 => ram_block2a17.CLR0
aclr0 => ram_block2a18.CLR0
aclr0 => ram_block2a19.CLR0
aclr0 => ram_block2a20.CLR0
aclr0 => ram_block2a21.CLR0
aclr0 => ram_block2a22.CLR0
aclr0 => ram_block2a23.CLR0
aclr0 => ram_block2a24.CLR0
aclr0 => ram_block2a25.CLR0
aclr0 => ram_block2a26.CLR0
aclr0 => ram_block2a27.CLR0
aclr0 => ram_block2a28.CLR0
aclr0 => ram_block2a29.CLR0
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[0] => ram_block2a8.PORTAADDR
address_a[0] => ram_block2a9.PORTAADDR
address_a[0] => ram_block2a10.PORTAADDR
address_a[0] => ram_block2a11.PORTAADDR
address_a[0] => ram_block2a12.PORTAADDR
address_a[0] => ram_block2a13.PORTAADDR
address_a[0] => ram_block2a14.PORTAADDR
address_a[0] => ram_block2a15.PORTAADDR
address_a[0] => ram_block2a16.PORTAADDR
address_a[0] => ram_block2a17.PORTAADDR
address_a[0] => ram_block2a18.PORTAADDR
address_a[0] => ram_block2a19.PORTAADDR
address_a[0] => ram_block2a20.PORTAADDR
address_a[0] => ram_block2a21.PORTAADDR
address_a[0] => ram_block2a22.PORTAADDR
address_a[0] => ram_block2a23.PORTAADDR
address_a[0] => ram_block2a24.PORTAADDR
address_a[0] => ram_block2a25.PORTAADDR
address_a[0] => ram_block2a26.PORTAADDR
address_a[0] => ram_block2a27.PORTAADDR
address_a[0] => ram_block2a28.PORTAADDR
address_a[0] => ram_block2a29.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[1] => ram_block2a8.PORTAADDR1
address_a[1] => ram_block2a9.PORTAADDR1
address_a[1] => ram_block2a10.PORTAADDR1
address_a[1] => ram_block2a11.PORTAADDR1
address_a[1] => ram_block2a12.PORTAADDR1
address_a[1] => ram_block2a13.PORTAADDR1
address_a[1] => ram_block2a14.PORTAADDR1
address_a[1] => ram_block2a15.PORTAADDR1
address_a[1] => ram_block2a16.PORTAADDR1
address_a[1] => ram_block2a17.PORTAADDR1
address_a[1] => ram_block2a18.PORTAADDR1
address_a[1] => ram_block2a19.PORTAADDR1
address_a[1] => ram_block2a20.PORTAADDR1
address_a[1] => ram_block2a21.PORTAADDR1
address_a[1] => ram_block2a22.PORTAADDR1
address_a[1] => ram_block2a23.PORTAADDR1
address_a[1] => ram_block2a24.PORTAADDR1
address_a[1] => ram_block2a25.PORTAADDR1
address_a[1] => ram_block2a26.PORTAADDR1
address_a[1] => ram_block2a27.PORTAADDR1
address_a[1] => ram_block2a28.PORTAADDR1
address_a[1] => ram_block2a29.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[2] => ram_block2a8.PORTAADDR2
address_a[2] => ram_block2a9.PORTAADDR2
address_a[2] => ram_block2a10.PORTAADDR2
address_a[2] => ram_block2a11.PORTAADDR2
address_a[2] => ram_block2a12.PORTAADDR2
address_a[2] => ram_block2a13.PORTAADDR2
address_a[2] => ram_block2a14.PORTAADDR2
address_a[2] => ram_block2a15.PORTAADDR2
address_a[2] => ram_block2a16.PORTAADDR2
address_a[2] => ram_block2a17.PORTAADDR2
address_a[2] => ram_block2a18.PORTAADDR2
address_a[2] => ram_block2a19.PORTAADDR2
address_a[2] => ram_block2a20.PORTAADDR2
address_a[2] => ram_block2a21.PORTAADDR2
address_a[2] => ram_block2a22.PORTAADDR2
address_a[2] => ram_block2a23.PORTAADDR2
address_a[2] => ram_block2a24.PORTAADDR2
address_a[2] => ram_block2a25.PORTAADDR2
address_a[2] => ram_block2a26.PORTAADDR2
address_a[2] => ram_block2a27.PORTAADDR2
address_a[2] => ram_block2a28.PORTAADDR2
address_a[2] => ram_block2a29.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[3] => ram_block2a8.PORTAADDR3
address_a[3] => ram_block2a9.PORTAADDR3
address_a[3] => ram_block2a10.PORTAADDR3
address_a[3] => ram_block2a11.PORTAADDR3
address_a[3] => ram_block2a12.PORTAADDR3
address_a[3] => ram_block2a13.PORTAADDR3
address_a[3] => ram_block2a14.PORTAADDR3
address_a[3] => ram_block2a15.PORTAADDR3
address_a[3] => ram_block2a16.PORTAADDR3
address_a[3] => ram_block2a17.PORTAADDR3
address_a[3] => ram_block2a18.PORTAADDR3
address_a[3] => ram_block2a19.PORTAADDR3
address_a[3] => ram_block2a20.PORTAADDR3
address_a[3] => ram_block2a21.PORTAADDR3
address_a[3] => ram_block2a22.PORTAADDR3
address_a[3] => ram_block2a23.PORTAADDR3
address_a[3] => ram_block2a24.PORTAADDR3
address_a[3] => ram_block2a25.PORTAADDR3
address_a[3] => ram_block2a26.PORTAADDR3
address_a[3] => ram_block2a27.PORTAADDR3
address_a[3] => ram_block2a28.PORTAADDR3
address_a[3] => ram_block2a29.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[4] => ram_block2a8.PORTAADDR4
address_a[4] => ram_block2a9.PORTAADDR4
address_a[4] => ram_block2a10.PORTAADDR4
address_a[4] => ram_block2a11.PORTAADDR4
address_a[4] => ram_block2a12.PORTAADDR4
address_a[4] => ram_block2a13.PORTAADDR4
address_a[4] => ram_block2a14.PORTAADDR4
address_a[4] => ram_block2a15.PORTAADDR4
address_a[4] => ram_block2a16.PORTAADDR4
address_a[4] => ram_block2a17.PORTAADDR4
address_a[4] => ram_block2a18.PORTAADDR4
address_a[4] => ram_block2a19.PORTAADDR4
address_a[4] => ram_block2a20.PORTAADDR4
address_a[4] => ram_block2a21.PORTAADDR4
address_a[4] => ram_block2a22.PORTAADDR4
address_a[4] => ram_block2a23.PORTAADDR4
address_a[4] => ram_block2a24.PORTAADDR4
address_a[4] => ram_block2a25.PORTAADDR4
address_a[4] => ram_block2a26.PORTAADDR4
address_a[4] => ram_block2a27.PORTAADDR4
address_a[4] => ram_block2a28.PORTAADDR4
address_a[4] => ram_block2a29.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[5] => ram_block2a8.PORTAADDR5
address_a[5] => ram_block2a9.PORTAADDR5
address_a[5] => ram_block2a10.PORTAADDR5
address_a[5] => ram_block2a11.PORTAADDR5
address_a[5] => ram_block2a12.PORTAADDR5
address_a[5] => ram_block2a13.PORTAADDR5
address_a[5] => ram_block2a14.PORTAADDR5
address_a[5] => ram_block2a15.PORTAADDR5
address_a[5] => ram_block2a16.PORTAADDR5
address_a[5] => ram_block2a17.PORTAADDR5
address_a[5] => ram_block2a18.PORTAADDR5
address_a[5] => ram_block2a19.PORTAADDR5
address_a[5] => ram_block2a20.PORTAADDR5
address_a[5] => ram_block2a21.PORTAADDR5
address_a[5] => ram_block2a22.PORTAADDR5
address_a[5] => ram_block2a23.PORTAADDR5
address_a[5] => ram_block2a24.PORTAADDR5
address_a[5] => ram_block2a25.PORTAADDR5
address_a[5] => ram_block2a26.PORTAADDR5
address_a[5] => ram_block2a27.PORTAADDR5
address_a[5] => ram_block2a28.PORTAADDR5
address_a[5] => ram_block2a29.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[6] => ram_block2a8.PORTAADDR6
address_a[6] => ram_block2a9.PORTAADDR6
address_a[6] => ram_block2a10.PORTAADDR6
address_a[6] => ram_block2a11.PORTAADDR6
address_a[6] => ram_block2a12.PORTAADDR6
address_a[6] => ram_block2a13.PORTAADDR6
address_a[6] => ram_block2a14.PORTAADDR6
address_a[6] => ram_block2a15.PORTAADDR6
address_a[6] => ram_block2a16.PORTAADDR6
address_a[6] => ram_block2a17.PORTAADDR6
address_a[6] => ram_block2a18.PORTAADDR6
address_a[6] => ram_block2a19.PORTAADDR6
address_a[6] => ram_block2a20.PORTAADDR6
address_a[6] => ram_block2a21.PORTAADDR6
address_a[6] => ram_block2a22.PORTAADDR6
address_a[6] => ram_block2a23.PORTAADDR6
address_a[6] => ram_block2a24.PORTAADDR6
address_a[6] => ram_block2a25.PORTAADDR6
address_a[6] => ram_block2a26.PORTAADDR6
address_a[6] => ram_block2a27.PORTAADDR6
address_a[6] => ram_block2a28.PORTAADDR6
address_a[6] => ram_block2a29.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[7] => ram_block2a1.PORTAADDR7
address_a[7] => ram_block2a2.PORTAADDR7
address_a[7] => ram_block2a3.PORTAADDR7
address_a[7] => ram_block2a4.PORTAADDR7
address_a[7] => ram_block2a5.PORTAADDR7
address_a[7] => ram_block2a6.PORTAADDR7
address_a[7] => ram_block2a7.PORTAADDR7
address_a[7] => ram_block2a8.PORTAADDR7
address_a[7] => ram_block2a9.PORTAADDR7
address_a[7] => ram_block2a10.PORTAADDR7
address_a[7] => ram_block2a11.PORTAADDR7
address_a[7] => ram_block2a12.PORTAADDR7
address_a[7] => ram_block2a13.PORTAADDR7
address_a[7] => ram_block2a14.PORTAADDR7
address_a[7] => ram_block2a15.PORTAADDR7
address_a[7] => ram_block2a16.PORTAADDR7
address_a[7] => ram_block2a17.PORTAADDR7
address_a[7] => ram_block2a18.PORTAADDR7
address_a[7] => ram_block2a19.PORTAADDR7
address_a[7] => ram_block2a20.PORTAADDR7
address_a[7] => ram_block2a21.PORTAADDR7
address_a[7] => ram_block2a22.PORTAADDR7
address_a[7] => ram_block2a23.PORTAADDR7
address_a[7] => ram_block2a24.PORTAADDR7
address_a[7] => ram_block2a25.PORTAADDR7
address_a[7] => ram_block2a26.PORTAADDR7
address_a[7] => ram_block2a27.PORTAADDR7
address_a[7] => ram_block2a28.PORTAADDR7
address_a[7] => ram_block2a29.PORTAADDR7
address_a[8] => ram_block2a0.PORTAADDR8
address_a[8] => ram_block2a1.PORTAADDR8
address_a[8] => ram_block2a2.PORTAADDR8
address_a[8] => ram_block2a3.PORTAADDR8
address_a[8] => ram_block2a4.PORTAADDR8
address_a[8] => ram_block2a5.PORTAADDR8
address_a[8] => ram_block2a6.PORTAADDR8
address_a[8] => ram_block2a7.PORTAADDR8
address_a[8] => ram_block2a8.PORTAADDR8
address_a[8] => ram_block2a9.PORTAADDR8
address_a[8] => ram_block2a10.PORTAADDR8
address_a[8] => ram_block2a11.PORTAADDR8
address_a[8] => ram_block2a12.PORTAADDR8
address_a[8] => ram_block2a13.PORTAADDR8
address_a[8] => ram_block2a14.PORTAADDR8
address_a[8] => ram_block2a15.PORTAADDR8
address_a[8] => ram_block2a16.PORTAADDR8
address_a[8] => ram_block2a17.PORTAADDR8
address_a[8] => ram_block2a18.PORTAADDR8
address_a[8] => ram_block2a19.PORTAADDR8
address_a[8] => ram_block2a20.PORTAADDR8
address_a[8] => ram_block2a21.PORTAADDR8
address_a[8] => ram_block2a22.PORTAADDR8
address_a[8] => ram_block2a23.PORTAADDR8
address_a[8] => ram_block2a24.PORTAADDR8
address_a[8] => ram_block2a25.PORTAADDR8
address_a[8] => ram_block2a26.PORTAADDR8
address_a[8] => ram_block2a27.PORTAADDR8
address_a[8] => ram_block2a28.PORTAADDR8
address_a[8] => ram_block2a29.PORTAADDR8
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock0 => ram_block2a8.CLK0
clock0 => ram_block2a9.CLK0
clock0 => ram_block2a10.CLK0
clock0 => ram_block2a11.CLK0
clock0 => ram_block2a12.CLK0
clock0 => ram_block2a13.CLK0
clock0 => ram_block2a14.CLK0
clock0 => ram_block2a15.CLK0
clock0 => ram_block2a16.CLK0
clock0 => ram_block2a17.CLK0
clock0 => ram_block2a18.CLK0
clock0 => ram_block2a19.CLK0
clock0 => ram_block2a20.CLK0
clock0 => ram_block2a21.CLK0
clock0 => ram_block2a22.CLK0
clock0 => ram_block2a23.CLK0
clock0 => ram_block2a24.CLK0
clock0 => ram_block2a25.CLK0
clock0 => ram_block2a26.CLK0
clock0 => ram_block2a27.CLK0
clock0 => ram_block2a28.CLK0
clock0 => ram_block2a29.CLK0
clocken0 => ram_block2a0.ENA0
clocken0 => ram_block2a1.ENA0
clocken0 => ram_block2a2.ENA0
clocken0 => ram_block2a3.ENA0
clocken0 => ram_block2a4.ENA0
clocken0 => ram_block2a5.ENA0
clocken0 => ram_block2a6.ENA0
clocken0 => ram_block2a7.ENA0
clocken0 => ram_block2a8.ENA0
clocken0 => ram_block2a9.ENA0
clocken0 => ram_block2a10.ENA0
clocken0 => ram_block2a11.ENA0
clocken0 => ram_block2a12.ENA0
clocken0 => ram_block2a13.ENA0
clocken0 => ram_block2a14.ENA0
clocken0 => ram_block2a15.ENA0
clocken0 => ram_block2a16.ENA0
clocken0 => ram_block2a17.ENA0
clocken0 => ram_block2a18.ENA0
clocken0 => ram_block2a19.ENA0
clocken0 => ram_block2a20.ENA0
clocken0 => ram_block2a21.ENA0
clocken0 => ram_block2a22.ENA0
clocken0 => ram_block2a23.ENA0
clocken0 => ram_block2a24.ENA0
clocken0 => ram_block2a25.ENA0
clocken0 => ram_block2a26.ENA0
clocken0 => ram_block2a27.ENA0
clocken0 => ram_block2a28.ENA0
clocken0 => ram_block2a29.ENA0
q_a[0] <= ram_block2a0.PORTADATAOUT
q_a[1] <= ram_block2a1.PORTADATAOUT
q_a[2] <= ram_block2a2.PORTADATAOUT
q_a[3] <= ram_block2a3.PORTADATAOUT
q_a[4] <= ram_block2a4.PORTADATAOUT
q_a[5] <= ram_block2a5.PORTADATAOUT
q_a[6] <= ram_block2a6.PORTADATAOUT
q_a[7] <= ram_block2a7.PORTADATAOUT
q_a[8] <= ram_block2a8.PORTADATAOUT
q_a[9] <= ram_block2a9.PORTADATAOUT
q_a[10] <= ram_block2a10.PORTADATAOUT
q_a[11] <= ram_block2a11.PORTADATAOUT
q_a[12] <= ram_block2a12.PORTADATAOUT
q_a[13] <= ram_block2a13.PORTADATAOUT
q_a[14] <= ram_block2a14.PORTADATAOUT
q_a[15] <= ram_block2a15.PORTADATAOUT
q_a[16] <= ram_block2a16.PORTADATAOUT
q_a[17] <= ram_block2a17.PORTADATAOUT
q_a[18] <= ram_block2a18.PORTADATAOUT
q_a[19] <= ram_block2a19.PORTADATAOUT
q_a[20] <= ram_block2a20.PORTADATAOUT
q_a[21] <= ram_block2a21.PORTADATAOUT
q_a[22] <= ram_block2a22.PORTADATAOUT
q_a[23] <= ram_block2a23.PORTADATAOUT
q_a[24] <= ram_block2a24.PORTADATAOUT
q_a[25] <= ram_block2a25.PORTADATAOUT
q_a[26] <= ram_block2a26.PORTADATAOUT
q_a[27] <= ram_block2a27.PORTADATAOUT
q_a[28] <= ram_block2a28.PORTADATAOUT
q_a[29] <= ram_block2a29.PORTADATAOUT


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u1|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|dspba_delay:redist15_peOR_uid35_fpLog2Test_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u1|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|altera_syncram:redist24_frac_x_uid16_fpLog2Test_b_10_mem_dmem
aclr0 => ~NO_FANOUT~
aclr1 => altera_syncram_8214:auto_generated.aclr1
address2_a[0] => ~NO_FANOUT~
address2_b[0] => ~NO_FANOUT~
address_a[0] => altera_syncram_8214:auto_generated.address_a[0]
address_a[1] => altera_syncram_8214:auto_generated.address_a[1]
address_a[2] => altera_syncram_8214:auto_generated.address_a[2]
address_b[0] => altera_syncram_8214:auto_generated.address_b[0]
address_b[1] => altera_syncram_8214:auto_generated.address_b[1]
address_b[2] => altera_syncram_8214:auto_generated.address_b[2]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
clock0 => altera_syncram_8214:auto_generated.clock0
clock1 => altera_syncram_8214:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => altera_syncram_8214:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
data_a[0] => altera_syncram_8214:auto_generated.data_a[0]
data_a[1] => altera_syncram_8214:auto_generated.data_a[1]
data_a[2] => altera_syncram_8214:auto_generated.data_a[2]
data_a[3] => altera_syncram_8214:auto_generated.data_a[3]
data_a[4] => altera_syncram_8214:auto_generated.data_a[4]
data_a[5] => altera_syncram_8214:auto_generated.data_a[5]
data_a[6] => altera_syncram_8214:auto_generated.data_a[6]
data_a[7] => altera_syncram_8214:auto_generated.data_a[7]
data_a[8] => altera_syncram_8214:auto_generated.data_a[8]
data_a[9] => altera_syncram_8214:auto_generated.data_a[9]
data_a[10] => altera_syncram_8214:auto_generated.data_a[10]
data_a[11] => altera_syncram_8214:auto_generated.data_a[11]
data_a[12] => altera_syncram_8214:auto_generated.data_a[12]
data_a[13] => altera_syncram_8214:auto_generated.data_a[13]
data_a[14] => altera_syncram_8214:auto_generated.data_a[14]
data_a[15] => altera_syncram_8214:auto_generated.data_a[15]
data_a[16] => altera_syncram_8214:auto_generated.data_a[16]
data_a[17] => altera_syncram_8214:auto_generated.data_a[17]
data_a[18] => altera_syncram_8214:auto_generated.data_a[18]
data_a[19] => altera_syncram_8214:auto_generated.data_a[19]
data_a[20] => altera_syncram_8214:auto_generated.data_a[20]
data_a[21] => altera_syncram_8214:auto_generated.data_a[21]
data_a[22] => altera_syncram_8214:auto_generated.data_a[22]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
eccencbypass => ~NO_FANOUT~
eccencparity[0] => ~NO_FANOUT~
eccencparity[1] => ~NO_FANOUT~
eccencparity[2] => ~NO_FANOUT~
eccencparity[3] => ~NO_FANOUT~
eccencparity[4] => ~NO_FANOUT~
eccencparity[5] => ~NO_FANOUT~
eccencparity[6] => ~NO_FANOUT~
eccencparity[7] => ~NO_FANOUT~
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_b[0] <= altera_syncram_8214:auto_generated.q_b[0]
q_b[1] <= altera_syncram_8214:auto_generated.q_b[1]
q_b[2] <= altera_syncram_8214:auto_generated.q_b[2]
q_b[3] <= altera_syncram_8214:auto_generated.q_b[3]
q_b[4] <= altera_syncram_8214:auto_generated.q_b[4]
q_b[5] <= altera_syncram_8214:auto_generated.q_b[5]
q_b[6] <= altera_syncram_8214:auto_generated.q_b[6]
q_b[7] <= altera_syncram_8214:auto_generated.q_b[7]
q_b[8] <= altera_syncram_8214:auto_generated.q_b[8]
q_b[9] <= altera_syncram_8214:auto_generated.q_b[9]
q_b[10] <= altera_syncram_8214:auto_generated.q_b[10]
q_b[11] <= altera_syncram_8214:auto_generated.q_b[11]
q_b[12] <= altera_syncram_8214:auto_generated.q_b[12]
q_b[13] <= altera_syncram_8214:auto_generated.q_b[13]
q_b[14] <= altera_syncram_8214:auto_generated.q_b[14]
q_b[15] <= altera_syncram_8214:auto_generated.q_b[15]
q_b[16] <= altera_syncram_8214:auto_generated.q_b[16]
q_b[17] <= altera_syncram_8214:auto_generated.q_b[17]
q_b[18] <= altera_syncram_8214:auto_generated.q_b[18]
q_b[19] <= altera_syncram_8214:auto_generated.q_b[19]
q_b[20] <= altera_syncram_8214:auto_generated.q_b[20]
q_b[21] <= altera_syncram_8214:auto_generated.q_b[21]
q_b[22] <= altera_syncram_8214:auto_generated.q_b[22]
rden_a => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
sclr => ~NO_FANOUT~
wren_a => altera_syncram_8214:auto_generated.wren_a
wren_b => ~NO_FANOUT~


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u1|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|altera_syncram:redist24_frac_x_uid16_fpLog2Test_b_10_mem_dmem|altera_syncram_8214:auto_generated
aclr1 => altsyncram_9fb4:altsyncram1.aclr1
address_a[0] => altsyncram_9fb4:altsyncram1.address_a[0]
address_a[1] => altsyncram_9fb4:altsyncram1.address_a[1]
address_a[2] => altsyncram_9fb4:altsyncram1.address_a[2]
address_b[0] => altsyncram_9fb4:altsyncram1.address_b[0]
address_b[1] => altsyncram_9fb4:altsyncram1.address_b[1]
address_b[2] => altsyncram_9fb4:altsyncram1.address_b[2]
clock0 => altsyncram_9fb4:altsyncram1.clock0
clock1 => altsyncram_9fb4:altsyncram1.clock1
clocken1 => altsyncram_9fb4:altsyncram1.clocken1
data_a[0] => altsyncram_9fb4:altsyncram1.data_a[0]
data_a[1] => altsyncram_9fb4:altsyncram1.data_a[1]
data_a[2] => altsyncram_9fb4:altsyncram1.data_a[2]
data_a[3] => altsyncram_9fb4:altsyncram1.data_a[3]
data_a[4] => altsyncram_9fb4:altsyncram1.data_a[4]
data_a[5] => altsyncram_9fb4:altsyncram1.data_a[5]
data_a[6] => altsyncram_9fb4:altsyncram1.data_a[6]
data_a[7] => altsyncram_9fb4:altsyncram1.data_a[7]
data_a[8] => altsyncram_9fb4:altsyncram1.data_a[8]
data_a[9] => altsyncram_9fb4:altsyncram1.data_a[9]
data_a[10] => altsyncram_9fb4:altsyncram1.data_a[10]
data_a[11] => altsyncram_9fb4:altsyncram1.data_a[11]
data_a[12] => altsyncram_9fb4:altsyncram1.data_a[12]
data_a[13] => altsyncram_9fb4:altsyncram1.data_a[13]
data_a[14] => altsyncram_9fb4:altsyncram1.data_a[14]
data_a[15] => altsyncram_9fb4:altsyncram1.data_a[15]
data_a[16] => altsyncram_9fb4:altsyncram1.data_a[16]
data_a[17] => altsyncram_9fb4:altsyncram1.data_a[17]
data_a[18] => altsyncram_9fb4:altsyncram1.data_a[18]
data_a[19] => altsyncram_9fb4:altsyncram1.data_a[19]
data_a[20] => altsyncram_9fb4:altsyncram1.data_a[20]
data_a[21] => altsyncram_9fb4:altsyncram1.data_a[21]
data_a[22] => altsyncram_9fb4:altsyncram1.data_a[22]
q_b[0] <= altsyncram_9fb4:altsyncram1.q_b[0]
q_b[1] <= altsyncram_9fb4:altsyncram1.q_b[1]
q_b[2] <= altsyncram_9fb4:altsyncram1.q_b[2]
q_b[3] <= altsyncram_9fb4:altsyncram1.q_b[3]
q_b[4] <= altsyncram_9fb4:altsyncram1.q_b[4]
q_b[5] <= altsyncram_9fb4:altsyncram1.q_b[5]
q_b[6] <= altsyncram_9fb4:altsyncram1.q_b[6]
q_b[7] <= altsyncram_9fb4:altsyncram1.q_b[7]
q_b[8] <= altsyncram_9fb4:altsyncram1.q_b[8]
q_b[9] <= altsyncram_9fb4:altsyncram1.q_b[9]
q_b[10] <= altsyncram_9fb4:altsyncram1.q_b[10]
q_b[11] <= altsyncram_9fb4:altsyncram1.q_b[11]
q_b[12] <= altsyncram_9fb4:altsyncram1.q_b[12]
q_b[13] <= altsyncram_9fb4:altsyncram1.q_b[13]
q_b[14] <= altsyncram_9fb4:altsyncram1.q_b[14]
q_b[15] <= altsyncram_9fb4:altsyncram1.q_b[15]
q_b[16] <= altsyncram_9fb4:altsyncram1.q_b[16]
q_b[17] <= altsyncram_9fb4:altsyncram1.q_b[17]
q_b[18] <= altsyncram_9fb4:altsyncram1.q_b[18]
q_b[19] <= altsyncram_9fb4:altsyncram1.q_b[19]
q_b[20] <= altsyncram_9fb4:altsyncram1.q_b[20]
q_b[21] <= altsyncram_9fb4:altsyncram1.q_b[21]
q_b[22] <= altsyncram_9fb4:altsyncram1.q_b[22]
wren_a => altsyncram_9fb4:altsyncram1.wren_a


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u1|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|altera_syncram:redist24_frac_x_uid16_fpLog2Test_b_10_mem_dmem|altera_syncram_8214:auto_generated|altsyncram_9fb4:altsyncram1
aclr1 => dataout_reg[22].IN0
address_a[0] => lutrama0.PORTAADDR
address_a[0] => lutrama1.PORTAADDR
address_a[0] => lutrama2.PORTAADDR
address_a[0] => lutrama3.PORTAADDR
address_a[0] => lutrama4.PORTAADDR
address_a[0] => lutrama5.PORTAADDR
address_a[0] => lutrama6.PORTAADDR
address_a[0] => lutrama7.PORTAADDR
address_a[0] => lutrama8.PORTAADDR
address_a[0] => lutrama9.PORTAADDR
address_a[0] => lutrama10.PORTAADDR
address_a[0] => lutrama11.PORTAADDR
address_a[0] => lutrama12.PORTAADDR
address_a[0] => lutrama13.PORTAADDR
address_a[0] => lutrama14.PORTAADDR
address_a[0] => lutrama15.PORTAADDR
address_a[0] => lutrama16.PORTAADDR
address_a[0] => lutrama17.PORTAADDR
address_a[0] => lutrama18.PORTAADDR
address_a[0] => lutrama19.PORTAADDR
address_a[0] => lutrama20.PORTAADDR
address_a[0] => lutrama21.PORTAADDR
address_a[0] => lutrama22.PORTAADDR
address_a[1] => lutrama0.PORTAADDR1
address_a[1] => lutrama1.PORTAADDR1
address_a[1] => lutrama2.PORTAADDR1
address_a[1] => lutrama3.PORTAADDR1
address_a[1] => lutrama4.PORTAADDR1
address_a[1] => lutrama5.PORTAADDR1
address_a[1] => lutrama6.PORTAADDR1
address_a[1] => lutrama7.PORTAADDR1
address_a[1] => lutrama8.PORTAADDR1
address_a[1] => lutrama9.PORTAADDR1
address_a[1] => lutrama10.PORTAADDR1
address_a[1] => lutrama11.PORTAADDR1
address_a[1] => lutrama12.PORTAADDR1
address_a[1] => lutrama13.PORTAADDR1
address_a[1] => lutrama14.PORTAADDR1
address_a[1] => lutrama15.PORTAADDR1
address_a[1] => lutrama16.PORTAADDR1
address_a[1] => lutrama17.PORTAADDR1
address_a[1] => lutrama18.PORTAADDR1
address_a[1] => lutrama19.PORTAADDR1
address_a[1] => lutrama20.PORTAADDR1
address_a[1] => lutrama21.PORTAADDR1
address_a[1] => lutrama22.PORTAADDR1
address_a[2] => lutrama0.PORTAADDR2
address_a[2] => lutrama1.PORTAADDR2
address_a[2] => lutrama2.PORTAADDR2
address_a[2] => lutrama3.PORTAADDR2
address_a[2] => lutrama4.PORTAADDR2
address_a[2] => lutrama5.PORTAADDR2
address_a[2] => lutrama6.PORTAADDR2
address_a[2] => lutrama7.PORTAADDR2
address_a[2] => lutrama8.PORTAADDR2
address_a[2] => lutrama9.PORTAADDR2
address_a[2] => lutrama10.PORTAADDR2
address_a[2] => lutrama11.PORTAADDR2
address_a[2] => lutrama12.PORTAADDR2
address_a[2] => lutrama13.PORTAADDR2
address_a[2] => lutrama14.PORTAADDR2
address_a[2] => lutrama15.PORTAADDR2
address_a[2] => lutrama16.PORTAADDR2
address_a[2] => lutrama17.PORTAADDR2
address_a[2] => lutrama18.PORTAADDR2
address_a[2] => lutrama19.PORTAADDR2
address_a[2] => lutrama20.PORTAADDR2
address_a[2] => lutrama21.PORTAADDR2
address_a[2] => lutrama22.PORTAADDR2
address_b[0] => rdaddr_reg[0].DATAIN
address_b[1] => rdaddr_reg[1].DATAIN
address_b[2] => rdaddr_reg[2].DATAIN
clock0 => lutrama0.CLK0
clock0 => lutrama1.CLK0
clock0 => lutrama2.CLK0
clock0 => lutrama3.CLK0
clock0 => lutrama4.CLK0
clock0 => lutrama5.CLK0
clock0 => lutrama6.CLK0
clock0 => lutrama7.CLK0
clock0 => lutrama8.CLK0
clock0 => lutrama9.CLK0
clock0 => lutrama10.CLK0
clock0 => lutrama11.CLK0
clock0 => lutrama12.CLK0
clock0 => lutrama13.CLK0
clock0 => lutrama14.CLK0
clock0 => lutrama15.CLK0
clock0 => lutrama16.CLK0
clock0 => lutrama17.CLK0
clock0 => lutrama18.CLK0
clock0 => lutrama19.CLK0
clock0 => lutrama20.CLK0
clock0 => lutrama21.CLK0
clock0 => lutrama22.CLK0
clock0 => rdaddr_reg[2].CLK
clock0 => rdaddr_reg[1].CLK
clock0 => rdaddr_reg[0].CLK
clock1 => dataout_reg[22].CLK
clock1 => dataout_reg[21].CLK
clock1 => dataout_reg[20].CLK
clock1 => dataout_reg[19].CLK
clock1 => dataout_reg[18].CLK
clock1 => dataout_reg[17].CLK
clock1 => dataout_reg[16].CLK
clock1 => dataout_reg[15].CLK
clock1 => dataout_reg[14].CLK
clock1 => dataout_reg[13].CLK
clock1 => dataout_reg[12].CLK
clock1 => dataout_reg[11].CLK
clock1 => dataout_reg[10].CLK
clock1 => dataout_reg[9].CLK
clock1 => dataout_reg[8].CLK
clock1 => dataout_reg[7].CLK
clock1 => dataout_reg[6].CLK
clock1 => dataout_reg[5].CLK
clock1 => dataout_reg[4].CLK
clock1 => dataout_reg[3].CLK
clock1 => dataout_reg[2].CLK
clock1 => dataout_reg[1].CLK
clock1 => dataout_reg[0].CLK
clocken1 => dataout_reg[22].ENA
clocken1 => dataout_reg[21].ENA
clocken1 => dataout_reg[20].ENA
clocken1 => dataout_reg[19].ENA
clocken1 => dataout_reg[18].ENA
clocken1 => dataout_reg[17].ENA
clocken1 => dataout_reg[16].ENA
clocken1 => dataout_reg[15].ENA
clocken1 => dataout_reg[14].ENA
clocken1 => dataout_reg[13].ENA
clocken1 => dataout_reg[12].ENA
clocken1 => dataout_reg[11].ENA
clocken1 => dataout_reg[10].ENA
clocken1 => dataout_reg[9].ENA
clocken1 => dataout_reg[8].ENA
clocken1 => dataout_reg[7].ENA
clocken1 => dataout_reg[6].ENA
clocken1 => dataout_reg[5].ENA
clocken1 => dataout_reg[4].ENA
clocken1 => dataout_reg[3].ENA
clocken1 => dataout_reg[2].ENA
clocken1 => dataout_reg[1].ENA
clocken1 => dataout_reg[0].ENA
data_a[0] => lutrama0.PORTADATAIN
data_a[1] => lutrama1.PORTADATAIN
data_a[2] => lutrama2.PORTADATAIN
data_a[3] => lutrama3.PORTADATAIN
data_a[4] => lutrama4.PORTADATAIN
data_a[5] => lutrama5.PORTADATAIN
data_a[6] => lutrama6.PORTADATAIN
data_a[7] => lutrama7.PORTADATAIN
data_a[8] => lutrama8.PORTADATAIN
data_a[9] => lutrama9.PORTADATAIN
data_a[10] => lutrama10.PORTADATAIN
data_a[11] => lutrama11.PORTADATAIN
data_a[12] => lutrama12.PORTADATAIN
data_a[13] => lutrama13.PORTADATAIN
data_a[14] => lutrama14.PORTADATAIN
data_a[15] => lutrama15.PORTADATAIN
data_a[16] => lutrama16.PORTADATAIN
data_a[17] => lutrama17.PORTADATAIN
data_a[18] => lutrama18.PORTADATAIN
data_a[19] => lutrama19.PORTADATAIN
data_a[20] => lutrama20.PORTADATAIN
data_a[21] => lutrama21.PORTADATAIN
data_a[22] => lutrama22.PORTADATAIN
q_b[0] <= dataout_reg[0].DB_MAX_OUTPUT_PORT_TYPE
q_b[1] <= dataout_reg[1].DB_MAX_OUTPUT_PORT_TYPE
q_b[2] <= dataout_reg[2].DB_MAX_OUTPUT_PORT_TYPE
q_b[3] <= dataout_reg[3].DB_MAX_OUTPUT_PORT_TYPE
q_b[4] <= dataout_reg[4].DB_MAX_OUTPUT_PORT_TYPE
q_b[5] <= dataout_reg[5].DB_MAX_OUTPUT_PORT_TYPE
q_b[6] <= dataout_reg[6].DB_MAX_OUTPUT_PORT_TYPE
q_b[7] <= dataout_reg[7].DB_MAX_OUTPUT_PORT_TYPE
q_b[8] <= dataout_reg[8].DB_MAX_OUTPUT_PORT_TYPE
q_b[9] <= dataout_reg[9].DB_MAX_OUTPUT_PORT_TYPE
q_b[10] <= dataout_reg[10].DB_MAX_OUTPUT_PORT_TYPE
q_b[11] <= dataout_reg[11].DB_MAX_OUTPUT_PORT_TYPE
q_b[12] <= dataout_reg[12].DB_MAX_OUTPUT_PORT_TYPE
q_b[13] <= dataout_reg[13].DB_MAX_OUTPUT_PORT_TYPE
q_b[14] <= dataout_reg[14].DB_MAX_OUTPUT_PORT_TYPE
q_b[15] <= dataout_reg[15].DB_MAX_OUTPUT_PORT_TYPE
q_b[16] <= dataout_reg[16].DB_MAX_OUTPUT_PORT_TYPE
q_b[17] <= dataout_reg[17].DB_MAX_OUTPUT_PORT_TYPE
q_b[18] <= dataout_reg[18].DB_MAX_OUTPUT_PORT_TYPE
q_b[19] <= dataout_reg[19].DB_MAX_OUTPUT_PORT_TYPE
q_b[20] <= dataout_reg[20].DB_MAX_OUTPUT_PORT_TYPE
q_b[21] <= dataout_reg[21].DB_MAX_OUTPUT_PORT_TYPE
q_b[22] <= dataout_reg[22].DB_MAX_OUTPUT_PORT_TYPE
wren_a => lutrama0.ENA0
wren_a => lutrama1.ENA0
wren_a => lutrama2.ENA0
wren_a => lutrama3.ENA0
wren_a => lutrama4.ENA0
wren_a => lutrama5.ENA0
wren_a => lutrama6.ENA0
wren_a => lutrama7.ENA0
wren_a => lutrama8.ENA0
wren_a => lutrama9.ENA0
wren_a => lutrama10.ENA0
wren_a => lutrama11.ENA0
wren_a => lutrama12.ENA0
wren_a => lutrama13.ENA0
wren_a => lutrama14.ENA0
wren_a => lutrama15.ENA0
wren_a => lutrama16.ENA0
wren_a => lutrama17.ENA0
wren_a => lutrama18.ENA0
wren_a => lutrama19.ENA0
wren_a => lutrama20.ENA0
wren_a => lutrama21.ENA0
wren_a => lutrama22.ENA0


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u1|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|dspba_delay:redist24_frac_x_uid16_fpLog2Test_b_10_outputreg
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u1|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|dspba_delay:redist19_c_uid29_fpLog2Test_q_10
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
clk => delay_signals[5][0].CLK
clk => delay_signals[6][0].CLK
clk => delay_signals[7][0].CLK
clk => delay_signals[8][0].CLK
clk => delay_signals[9][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
aclr => delay_signals[5][0].ACLR
aclr => delay_signals[6][0].ACLR
aclr => delay_signals[7][0].ACLR
aclr => delay_signals[8][0].ACLR
aclr => delay_signals[9][0].ACLR
ena => delay_signals[9][0].ENA
ena => delay_signals[8][0].ENA
ena => delay_signals[7][0].ENA
ena => delay_signals[6][0].ENA
ena => delay_signals[5][0].ENA
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[9][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u1|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|dspba_delay:postPEMul_uid43_fpLog2Test_cma_delay
clk => ~NO_FANOUT~
aclr => ~NO_FANOUT~
ena => ~NO_FANOUT~
xin[0] => xout[0].DATAIN
xin[1] => xout[1].DATAIN
xin[2] => xout[2].DATAIN
xin[3] => xout[3].DATAIN
xin[4] => xout[4].DATAIN
xin[5] => xout[5].DATAIN
xin[6] => xout[6].DATAIN
xin[7] => xout[7].DATAIN
xin[8] => xout[8].DATAIN
xin[9] => xout[9].DATAIN
xin[10] => xout[10].DATAIN
xin[11] => xout[11].DATAIN
xin[12] => xout[12].DATAIN
xin[13] => xout[13].DATAIN
xin[14] => xout[14].DATAIN
xin[15] => xout[15].DATAIN
xin[16] => xout[16].DATAIN
xin[17] => xout[17].DATAIN
xin[18] => xout[18].DATAIN
xin[19] => xout[19].DATAIN
xin[20] => xout[20].DATAIN
xin[21] => xout[21].DATAIN
xin[22] => xout[22].DATAIN
xin[23] => xout[23].DATAIN
xin[24] => xout[24].DATAIN
xin[25] => xout[25].DATAIN
xin[26] => xout[26].DATAIN
xin[27] => xout[27].DATAIN
xin[28] => xout[28].DATAIN
xin[29] => xout[29].DATAIN
xin[30] => xout[30].DATAIN
xin[31] => xout[31].DATAIN
xin[32] => xout[32].DATAIN
xin[33] => xout[33].DATAIN
xin[34] => xout[34].DATAIN
xin[35] => xout[35].DATAIN
xin[36] => xout[36].DATAIN
xin[37] => xout[37].DATAIN
xin[38] => xout[38].DATAIN
xin[39] => xout[39].DATAIN
xin[40] => xout[40].DATAIN
xin[41] => xout[41].DATAIN
xin[42] => xout[42].DATAIN
xin[43] => xout[43].DATAIN
xin[44] => xout[44].DATAIN
xin[45] => xout[45].DATAIN
xin[46] => xout[46].DATAIN
xin[47] => xout[47].DATAIN
xin[48] => xout[48].DATAIN
xin[49] => xout[49].DATAIN
xin[50] => xout[50].DATAIN
xout[0] <= xin[0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= xin[1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= xin[2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= xin[3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= xin[4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= xin[5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= xin[6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= xin[7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= xin[8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= xin[9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= xin[10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= xin[11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= xin[12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= xin[13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= xin[14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= xin[15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= xin[16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= xin[17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= xin[18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= xin[19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= xin[20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= xin[21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= xin[22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= xin[23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= xin[24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= xin[25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= xin[26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= xin[27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= xin[28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= xin[29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= xin[30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= xin[31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= xin[32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= xin[33].DB_MAX_OUTPUT_PORT_TYPE
xout[34] <= xin[34].DB_MAX_OUTPUT_PORT_TYPE
xout[35] <= xin[35].DB_MAX_OUTPUT_PORT_TYPE
xout[36] <= xin[36].DB_MAX_OUTPUT_PORT_TYPE
xout[37] <= xin[37].DB_MAX_OUTPUT_PORT_TYPE
xout[38] <= xin[38].DB_MAX_OUTPUT_PORT_TYPE
xout[39] <= xin[39].DB_MAX_OUTPUT_PORT_TYPE
xout[40] <= xin[40].DB_MAX_OUTPUT_PORT_TYPE
xout[41] <= xin[41].DB_MAX_OUTPUT_PORT_TYPE
xout[42] <= xin[42].DB_MAX_OUTPUT_PORT_TYPE
xout[43] <= xin[43].DB_MAX_OUTPUT_PORT_TYPE
xout[44] <= xin[44].DB_MAX_OUTPUT_PORT_TYPE
xout[45] <= xin[45].DB_MAX_OUTPUT_PORT_TYPE
xout[46] <= xin[46].DB_MAX_OUTPUT_PORT_TYPE
xout[47] <= xin[47].DB_MAX_OUTPUT_PORT_TYPE
xout[48] <= xin[48].DB_MAX_OUTPUT_PORT_TYPE
xout[49] <= xin[49].DB_MAX_OUTPUT_PORT_TYPE
xout[50] <= xin[50].DB_MAX_OUTPUT_PORT_TYPE


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u1|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|altera_syncram:redist26_expX_uid6_fpLog2Test_b_13_mem_dmem
aclr0 => ~NO_FANOUT~
aclr1 => altera_syncram_a214:auto_generated.aclr1
address2_a[0] => ~NO_FANOUT~
address2_b[0] => ~NO_FANOUT~
address_a[0] => altera_syncram_a214:auto_generated.address_a[0]
address_a[1] => altera_syncram_a214:auto_generated.address_a[1]
address_a[2] => altera_syncram_a214:auto_generated.address_a[2]
address_a[3] => altera_syncram_a214:auto_generated.address_a[3]
address_b[0] => altera_syncram_a214:auto_generated.address_b[0]
address_b[1] => altera_syncram_a214:auto_generated.address_b[1]
address_b[2] => altera_syncram_a214:auto_generated.address_b[2]
address_b[3] => altera_syncram_a214:auto_generated.address_b[3]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
clock0 => altera_syncram_a214:auto_generated.clock0
clock1 => altera_syncram_a214:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => altera_syncram_a214:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
data_a[0] => altera_syncram_a214:auto_generated.data_a[0]
data_a[1] => altera_syncram_a214:auto_generated.data_a[1]
data_a[2] => altera_syncram_a214:auto_generated.data_a[2]
data_a[3] => altera_syncram_a214:auto_generated.data_a[3]
data_a[4] => altera_syncram_a214:auto_generated.data_a[4]
data_a[5] => altera_syncram_a214:auto_generated.data_a[5]
data_a[6] => altera_syncram_a214:auto_generated.data_a[6]
data_a[7] => altera_syncram_a214:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
eccencbypass => ~NO_FANOUT~
eccencparity[0] => ~NO_FANOUT~
eccencparity[1] => ~NO_FANOUT~
eccencparity[2] => ~NO_FANOUT~
eccencparity[3] => ~NO_FANOUT~
eccencparity[4] => ~NO_FANOUT~
eccencparity[5] => ~NO_FANOUT~
eccencparity[6] => ~NO_FANOUT~
eccencparity[7] => ~NO_FANOUT~
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altera_syncram_a214:auto_generated.q_b[0]
q_b[1] <= altera_syncram_a214:auto_generated.q_b[1]
q_b[2] <= altera_syncram_a214:auto_generated.q_b[2]
q_b[3] <= altera_syncram_a214:auto_generated.q_b[3]
q_b[4] <= altera_syncram_a214:auto_generated.q_b[4]
q_b[5] <= altera_syncram_a214:auto_generated.q_b[5]
q_b[6] <= altera_syncram_a214:auto_generated.q_b[6]
q_b[7] <= altera_syncram_a214:auto_generated.q_b[7]
rden_a => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
sclr => ~NO_FANOUT~
wren_a => altera_syncram_a214:auto_generated.wren_a
wren_b => ~NO_FANOUT~


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u1|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|altera_syncram:redist26_expX_uid6_fpLog2Test_b_13_mem_dmem|altera_syncram_a214:auto_generated
aclr1 => altsyncram_bfb4:altsyncram1.aclr1
address_a[0] => altsyncram_bfb4:altsyncram1.address_a[0]
address_a[1] => altsyncram_bfb4:altsyncram1.address_a[1]
address_a[2] => altsyncram_bfb4:altsyncram1.address_a[2]
address_a[3] => altsyncram_bfb4:altsyncram1.address_a[3]
address_b[0] => altsyncram_bfb4:altsyncram1.address_b[0]
address_b[1] => altsyncram_bfb4:altsyncram1.address_b[1]
address_b[2] => altsyncram_bfb4:altsyncram1.address_b[2]
address_b[3] => altsyncram_bfb4:altsyncram1.address_b[3]
clock0 => altsyncram_bfb4:altsyncram1.clock0
clock1 => altsyncram_bfb4:altsyncram1.clock1
clocken1 => altsyncram_bfb4:altsyncram1.clocken1
data_a[0] => altsyncram_bfb4:altsyncram1.data_a[0]
data_a[1] => altsyncram_bfb4:altsyncram1.data_a[1]
data_a[2] => altsyncram_bfb4:altsyncram1.data_a[2]
data_a[3] => altsyncram_bfb4:altsyncram1.data_a[3]
data_a[4] => altsyncram_bfb4:altsyncram1.data_a[4]
data_a[5] => altsyncram_bfb4:altsyncram1.data_a[5]
data_a[6] => altsyncram_bfb4:altsyncram1.data_a[6]
data_a[7] => altsyncram_bfb4:altsyncram1.data_a[7]
q_b[0] <= altsyncram_bfb4:altsyncram1.q_b[0]
q_b[1] <= altsyncram_bfb4:altsyncram1.q_b[1]
q_b[2] <= altsyncram_bfb4:altsyncram1.q_b[2]
q_b[3] <= altsyncram_bfb4:altsyncram1.q_b[3]
q_b[4] <= altsyncram_bfb4:altsyncram1.q_b[4]
q_b[5] <= altsyncram_bfb4:altsyncram1.q_b[5]
q_b[6] <= altsyncram_bfb4:altsyncram1.q_b[6]
q_b[7] <= altsyncram_bfb4:altsyncram1.q_b[7]
wren_a => altsyncram_bfb4:altsyncram1.wren_a


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u1|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|altera_syncram:redist26_expX_uid6_fpLog2Test_b_13_mem_dmem|altera_syncram_a214:auto_generated|altsyncram_bfb4:altsyncram1
aclr1 => dataout_reg[7].IN0
address_a[0] => lutrama0.PORTAADDR
address_a[0] => lutrama1.PORTAADDR
address_a[0] => lutrama2.PORTAADDR
address_a[0] => lutrama3.PORTAADDR
address_a[0] => lutrama4.PORTAADDR
address_a[0] => lutrama5.PORTAADDR
address_a[0] => lutrama6.PORTAADDR
address_a[0] => lutrama7.PORTAADDR
address_a[1] => lutrama0.PORTAADDR1
address_a[1] => lutrama1.PORTAADDR1
address_a[1] => lutrama2.PORTAADDR1
address_a[1] => lutrama3.PORTAADDR1
address_a[1] => lutrama4.PORTAADDR1
address_a[1] => lutrama5.PORTAADDR1
address_a[1] => lutrama6.PORTAADDR1
address_a[1] => lutrama7.PORTAADDR1
address_a[2] => lutrama0.PORTAADDR2
address_a[2] => lutrama1.PORTAADDR2
address_a[2] => lutrama2.PORTAADDR2
address_a[2] => lutrama3.PORTAADDR2
address_a[2] => lutrama4.PORTAADDR2
address_a[2] => lutrama5.PORTAADDR2
address_a[2] => lutrama6.PORTAADDR2
address_a[2] => lutrama7.PORTAADDR2
address_a[3] => lutrama0.PORTAADDR3
address_a[3] => lutrama1.PORTAADDR3
address_a[3] => lutrama2.PORTAADDR3
address_a[3] => lutrama3.PORTAADDR3
address_a[3] => lutrama4.PORTAADDR3
address_a[3] => lutrama5.PORTAADDR3
address_a[3] => lutrama6.PORTAADDR3
address_a[3] => lutrama7.PORTAADDR3
address_b[0] => rdaddr_reg[0].DATAIN
address_b[1] => rdaddr_reg[1].DATAIN
address_b[2] => rdaddr_reg[2].DATAIN
address_b[3] => rdaddr_reg[3].DATAIN
clock0 => lutrama0.CLK0
clock0 => lutrama1.CLK0
clock0 => lutrama2.CLK0
clock0 => lutrama3.CLK0
clock0 => lutrama4.CLK0
clock0 => lutrama5.CLK0
clock0 => lutrama6.CLK0
clock0 => lutrama7.CLK0
clock0 => rdaddr_reg[3].CLK
clock0 => rdaddr_reg[2].CLK
clock0 => rdaddr_reg[1].CLK
clock0 => rdaddr_reg[0].CLK
clock1 => dataout_reg[7].CLK
clock1 => dataout_reg[6].CLK
clock1 => dataout_reg[5].CLK
clock1 => dataout_reg[4].CLK
clock1 => dataout_reg[3].CLK
clock1 => dataout_reg[2].CLK
clock1 => dataout_reg[1].CLK
clock1 => dataout_reg[0].CLK
clocken1 => dataout_reg[7].ENA
clocken1 => dataout_reg[6].ENA
clocken1 => dataout_reg[5].ENA
clocken1 => dataout_reg[4].ENA
clocken1 => dataout_reg[3].ENA
clocken1 => dataout_reg[2].ENA
clocken1 => dataout_reg[1].ENA
clocken1 => dataout_reg[0].ENA
data_a[0] => lutrama0.PORTADATAIN
data_a[1] => lutrama1.PORTADATAIN
data_a[2] => lutrama2.PORTADATAIN
data_a[3] => lutrama3.PORTADATAIN
data_a[4] => lutrama4.PORTADATAIN
data_a[5] => lutrama5.PORTADATAIN
data_a[6] => lutrama6.PORTADATAIN
data_a[7] => lutrama7.PORTADATAIN
q_b[0] <= dataout_reg[0].DB_MAX_OUTPUT_PORT_TYPE
q_b[1] <= dataout_reg[1].DB_MAX_OUTPUT_PORT_TYPE
q_b[2] <= dataout_reg[2].DB_MAX_OUTPUT_PORT_TYPE
q_b[3] <= dataout_reg[3].DB_MAX_OUTPUT_PORT_TYPE
q_b[4] <= dataout_reg[4].DB_MAX_OUTPUT_PORT_TYPE
q_b[5] <= dataout_reg[5].DB_MAX_OUTPUT_PORT_TYPE
q_b[6] <= dataout_reg[6].DB_MAX_OUTPUT_PORT_TYPE
q_b[7] <= dataout_reg[7].DB_MAX_OUTPUT_PORT_TYPE
wren_a => lutrama0.ENA0
wren_a => lutrama1.ENA0
wren_a => lutrama2.ENA0
wren_a => lutrama3.ENA0
wren_a => lutrama4.ENA0
wren_a => lutrama5.ENA0
wren_a => lutrama6.ENA0
wren_a => lutrama7.ENA0


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u1|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|dspba_delay:redist20_c_uid29_fpLog2Test_q_13
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u1|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|dspba_delay:signRC11_uid76_fpLog2Test_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u1|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|dspba_delay:redist22_excZ_x_uid17_fpLog2Test_q_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u1|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|dspba_delay:fracXIsZero_uid19_fpLog2Test_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u1|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|dspba_delay:redist21_fracXIsZero_uid19_fpLog2Test_q_3
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u1|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|dspba_delay:redist25_signX_uid7_fpLog2Test_b_13
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
clk => delay_signals[5][0].CLK
clk => delay_signals[6][0].CLK
clk => delay_signals[7][0].CLK
clk => delay_signals[8][0].CLK
clk => delay_signals[9][0].CLK
clk => delay_signals[10][0].CLK
clk => delay_signals[11][0].CLK
clk => delay_signals[12][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
aclr => delay_signals[5][0].ACLR
aclr => delay_signals[6][0].ACLR
aclr => delay_signals[7][0].ACLR
aclr => delay_signals[8][0].ACLR
aclr => delay_signals[9][0].ACLR
aclr => delay_signals[10][0].ACLR
aclr => delay_signals[11][0].ACLR
aclr => delay_signals[12][0].ACLR
ena => delay_signals[12][0].ENA
ena => delay_signals[11][0].ENA
ena => delay_signals[10][0].ENA
ena => delay_signals[9][0].ENA
ena => delay_signals[8][0].ENA
ena => delay_signals[7][0].ENA
ena => delay_signals[6][0].ENA
ena => delay_signals[5][0].ENA
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[12][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u1|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|dspba_delay:invExcRNaN_uid78_fpLog2Test_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u1|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|dspba_delay:signRFull_uid79_fpLog2Test_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u1|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|dspba_delay:redist9_signRFull_uid79_fpLog2Test_q_3
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u1|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|dspba_delay:redist14_msbUFinalSum_uid50_fpLog2Test_b_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u1|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|dspba_delay:finalSumOneComp_uid52_fpLog2Test_delay
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
clk => delay_signals[0][32].CLK
clk => delay_signals[0][33].CLK
clk => delay_signals[0][34].CLK
clk => delay_signals[0][35].CLK
clk => delay_signals[0][36].CLK
clk => delay_signals[0][37].CLK
clk => delay_signals[0][38].CLK
clk => delay_signals[0][39].CLK
clk => delay_signals[0][40].CLK
clk => delay_signals[0][41].CLK
clk => delay_signals[0][42].CLK
clk => delay_signals[0][43].CLK
clk => delay_signals[0][44].CLK
clk => delay_signals[0][45].CLK
clk => delay_signals[0][46].CLK
clk => delay_signals[0][47].CLK
clk => delay_signals[0][48].CLK
clk => delay_signals[0][49].CLK
clk => delay_signals[0][50].CLK
clk => delay_signals[0][51].CLK
clk => delay_signals[0][52].CLK
clk => delay_signals[0][53].CLK
clk => delay_signals[0][54].CLK
clk => delay_signals[0][55].CLK
clk => delay_signals[0][56].CLK
clk => delay_signals[0][57].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
aclr => delay_signals[0][32].ACLR
aclr => delay_signals[0][33].ACLR
aclr => delay_signals[0][34].ACLR
aclr => delay_signals[0][35].ACLR
aclr => delay_signals[0][36].ACLR
aclr => delay_signals[0][37].ACLR
aclr => delay_signals[0][38].ACLR
aclr => delay_signals[0][39].ACLR
aclr => delay_signals[0][40].ACLR
aclr => delay_signals[0][41].ACLR
aclr => delay_signals[0][42].ACLR
aclr => delay_signals[0][43].ACLR
aclr => delay_signals[0][44].ACLR
aclr => delay_signals[0][45].ACLR
aclr => delay_signals[0][46].ACLR
aclr => delay_signals[0][47].ACLR
aclr => delay_signals[0][48].ACLR
aclr => delay_signals[0][49].ACLR
aclr => delay_signals[0][50].ACLR
aclr => delay_signals[0][51].ACLR
aclr => delay_signals[0][52].ACLR
aclr => delay_signals[0][53].ACLR
aclr => delay_signals[0][54].ACLR
aclr => delay_signals[0][55].ACLR
aclr => delay_signals[0][56].ACLR
aclr => delay_signals[0][57].ACLR
ena => delay_signals[0][57].ENA
ena => delay_signals[0][56].ENA
ena => delay_signals[0][55].ENA
ena => delay_signals[0][54].ENA
ena => delay_signals[0][53].ENA
ena => delay_signals[0][52].ENA
ena => delay_signals[0][51].ENA
ena => delay_signals[0][50].ENA
ena => delay_signals[0][49].ENA
ena => delay_signals[0][48].ENA
ena => delay_signals[0][47].ENA
ena => delay_signals[0][46].ENA
ena => delay_signals[0][45].ENA
ena => delay_signals[0][44].ENA
ena => delay_signals[0][43].ENA
ena => delay_signals[0][42].ENA
ena => delay_signals[0][41].ENA
ena => delay_signals[0][40].ENA
ena => delay_signals[0][39].ENA
ena => delay_signals[0][38].ENA
ena => delay_signals[0][37].ENA
ena => delay_signals[0][36].ENA
ena => delay_signals[0][35].ENA
ena => delay_signals[0][34].ENA
ena => delay_signals[0][33].ENA
ena => delay_signals[0][32].ENA
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xin[32] => delay_signals[0][32].DATAIN
xin[33] => delay_signals[0][33].DATAIN
xin[34] => delay_signals[0][34].DATAIN
xin[35] => delay_signals[0][35].DATAIN
xin[36] => delay_signals[0][36].DATAIN
xin[37] => delay_signals[0][37].DATAIN
xin[38] => delay_signals[0][38].DATAIN
xin[39] => delay_signals[0][39].DATAIN
xin[40] => delay_signals[0][40].DATAIN
xin[41] => delay_signals[0][41].DATAIN
xin[42] => delay_signals[0][42].DATAIN
xin[43] => delay_signals[0][43].DATAIN
xin[44] => delay_signals[0][44].DATAIN
xin[45] => delay_signals[0][45].DATAIN
xin[46] => delay_signals[0][46].DATAIN
xin[47] => delay_signals[0][47].DATAIN
xin[48] => delay_signals[0][48].DATAIN
xin[49] => delay_signals[0][49].DATAIN
xin[50] => delay_signals[0][50].DATAIN
xin[51] => delay_signals[0][51].DATAIN
xin[52] => delay_signals[0][52].DATAIN
xin[53] => delay_signals[0][53].DATAIN
xin[54] => delay_signals[0][54].DATAIN
xin[55] => delay_signals[0][55].DATAIN
xin[56] => delay_signals[0][56].DATAIN
xin[57] => delay_signals[0][57].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= delay_signals[0][32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= delay_signals[0][33].DB_MAX_OUTPUT_PORT_TYPE
xout[34] <= delay_signals[0][34].DB_MAX_OUTPUT_PORT_TYPE
xout[35] <= delay_signals[0][35].DB_MAX_OUTPUT_PORT_TYPE
xout[36] <= delay_signals[0][36].DB_MAX_OUTPUT_PORT_TYPE
xout[37] <= delay_signals[0][37].DB_MAX_OUTPUT_PORT_TYPE
xout[38] <= delay_signals[0][38].DB_MAX_OUTPUT_PORT_TYPE
xout[39] <= delay_signals[0][39].DB_MAX_OUTPUT_PORT_TYPE
xout[40] <= delay_signals[0][40].DB_MAX_OUTPUT_PORT_TYPE
xout[41] <= delay_signals[0][41].DB_MAX_OUTPUT_PORT_TYPE
xout[42] <= delay_signals[0][42].DB_MAX_OUTPUT_PORT_TYPE
xout[43] <= delay_signals[0][43].DB_MAX_OUTPUT_PORT_TYPE
xout[44] <= delay_signals[0][44].DB_MAX_OUTPUT_PORT_TYPE
xout[45] <= delay_signals[0][45].DB_MAX_OUTPUT_PORT_TYPE
xout[46] <= delay_signals[0][46].DB_MAX_OUTPUT_PORT_TYPE
xout[47] <= delay_signals[0][47].DB_MAX_OUTPUT_PORT_TYPE
xout[48] <= delay_signals[0][48].DB_MAX_OUTPUT_PORT_TYPE
xout[49] <= delay_signals[0][49].DB_MAX_OUTPUT_PORT_TYPE
xout[50] <= delay_signals[0][50].DB_MAX_OUTPUT_PORT_TYPE
xout[51] <= delay_signals[0][51].DB_MAX_OUTPUT_PORT_TYPE
xout[52] <= delay_signals[0][52].DB_MAX_OUTPUT_PORT_TYPE
xout[53] <= delay_signals[0][53].DB_MAX_OUTPUT_PORT_TYPE
xout[54] <= delay_signals[0][54].DB_MAX_OUTPUT_PORT_TYPE
xout[55] <= delay_signals[0][55].DB_MAX_OUTPUT_PORT_TYPE
xout[56] <= delay_signals[0][56].DB_MAX_OUTPUT_PORT_TYPE
xout[57] <= delay_signals[0][57].DB_MAX_OUTPUT_PORT_TYPE


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u1|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|dspba_delay:vCount_uid119_countZ_uid54_fpLog2Test_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u1|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|dspba_delay:redist5_vCount_uid119_countZ_uid54_fpLog2Test_q_2
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u1|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|dspba_delay:redist12_finalSumAbs_uid53_fpLog2Test_q_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
clk => delay_signals[0][32].CLK
clk => delay_signals[0][33].CLK
clk => delay_signals[0][34].CLK
clk => delay_signals[0][35].CLK
clk => delay_signals[0][36].CLK
clk => delay_signals[0][37].CLK
clk => delay_signals[0][38].CLK
clk => delay_signals[0][39].CLK
clk => delay_signals[0][40].CLK
clk => delay_signals[0][41].CLK
clk => delay_signals[0][42].CLK
clk => delay_signals[0][43].CLK
clk => delay_signals[0][44].CLK
clk => delay_signals[0][45].CLK
clk => delay_signals[0][46].CLK
clk => delay_signals[0][47].CLK
clk => delay_signals[0][48].CLK
clk => delay_signals[0][49].CLK
clk => delay_signals[0][50].CLK
clk => delay_signals[0][51].CLK
clk => delay_signals[0][52].CLK
clk => delay_signals[0][53].CLK
clk => delay_signals[0][54].CLK
clk => delay_signals[0][55].CLK
clk => delay_signals[0][56].CLK
clk => delay_signals[0][57].CLK
clk => delay_signals[0][58].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
aclr => delay_signals[0][32].ACLR
aclr => delay_signals[0][33].ACLR
aclr => delay_signals[0][34].ACLR
aclr => delay_signals[0][35].ACLR
aclr => delay_signals[0][36].ACLR
aclr => delay_signals[0][37].ACLR
aclr => delay_signals[0][38].ACLR
aclr => delay_signals[0][39].ACLR
aclr => delay_signals[0][40].ACLR
aclr => delay_signals[0][41].ACLR
aclr => delay_signals[0][42].ACLR
aclr => delay_signals[0][43].ACLR
aclr => delay_signals[0][44].ACLR
aclr => delay_signals[0][45].ACLR
aclr => delay_signals[0][46].ACLR
aclr => delay_signals[0][47].ACLR
aclr => delay_signals[0][48].ACLR
aclr => delay_signals[0][49].ACLR
aclr => delay_signals[0][50].ACLR
aclr => delay_signals[0][51].ACLR
aclr => delay_signals[0][52].ACLR
aclr => delay_signals[0][53].ACLR
aclr => delay_signals[0][54].ACLR
aclr => delay_signals[0][55].ACLR
aclr => delay_signals[0][56].ACLR
aclr => delay_signals[0][57].ACLR
aclr => delay_signals[0][58].ACLR
ena => delay_signals[0][58].ENA
ena => delay_signals[0][57].ENA
ena => delay_signals[0][56].ENA
ena => delay_signals[0][55].ENA
ena => delay_signals[0][54].ENA
ena => delay_signals[0][53].ENA
ena => delay_signals[0][52].ENA
ena => delay_signals[0][51].ENA
ena => delay_signals[0][50].ENA
ena => delay_signals[0][49].ENA
ena => delay_signals[0][48].ENA
ena => delay_signals[0][47].ENA
ena => delay_signals[0][46].ENA
ena => delay_signals[0][45].ENA
ena => delay_signals[0][44].ENA
ena => delay_signals[0][43].ENA
ena => delay_signals[0][42].ENA
ena => delay_signals[0][41].ENA
ena => delay_signals[0][40].ENA
ena => delay_signals[0][39].ENA
ena => delay_signals[0][38].ENA
ena => delay_signals[0][37].ENA
ena => delay_signals[0][36].ENA
ena => delay_signals[0][35].ENA
ena => delay_signals[0][34].ENA
ena => delay_signals[0][33].ENA
ena => delay_signals[0][32].ENA
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xin[32] => delay_signals[0][32].DATAIN
xin[33] => delay_signals[0][33].DATAIN
xin[34] => delay_signals[0][34].DATAIN
xin[35] => delay_signals[0][35].DATAIN
xin[36] => delay_signals[0][36].DATAIN
xin[37] => delay_signals[0][37].DATAIN
xin[38] => delay_signals[0][38].DATAIN
xin[39] => delay_signals[0][39].DATAIN
xin[40] => delay_signals[0][40].DATAIN
xin[41] => delay_signals[0][41].DATAIN
xin[42] => delay_signals[0][42].DATAIN
xin[43] => delay_signals[0][43].DATAIN
xin[44] => delay_signals[0][44].DATAIN
xin[45] => delay_signals[0][45].DATAIN
xin[46] => delay_signals[0][46].DATAIN
xin[47] => delay_signals[0][47].DATAIN
xin[48] => delay_signals[0][48].DATAIN
xin[49] => delay_signals[0][49].DATAIN
xin[50] => delay_signals[0][50].DATAIN
xin[51] => delay_signals[0][51].DATAIN
xin[52] => delay_signals[0][52].DATAIN
xin[53] => delay_signals[0][53].DATAIN
xin[54] => delay_signals[0][54].DATAIN
xin[55] => delay_signals[0][55].DATAIN
xin[56] => delay_signals[0][56].DATAIN
xin[57] => delay_signals[0][57].DATAIN
xin[58] => delay_signals[0][58].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= delay_signals[0][32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= delay_signals[0][33].DB_MAX_OUTPUT_PORT_TYPE
xout[34] <= delay_signals[0][34].DB_MAX_OUTPUT_PORT_TYPE
xout[35] <= delay_signals[0][35].DB_MAX_OUTPUT_PORT_TYPE
xout[36] <= delay_signals[0][36].DB_MAX_OUTPUT_PORT_TYPE
xout[37] <= delay_signals[0][37].DB_MAX_OUTPUT_PORT_TYPE
xout[38] <= delay_signals[0][38].DB_MAX_OUTPUT_PORT_TYPE
xout[39] <= delay_signals[0][39].DB_MAX_OUTPUT_PORT_TYPE
xout[40] <= delay_signals[0][40].DB_MAX_OUTPUT_PORT_TYPE
xout[41] <= delay_signals[0][41].DB_MAX_OUTPUT_PORT_TYPE
xout[42] <= delay_signals[0][42].DB_MAX_OUTPUT_PORT_TYPE
xout[43] <= delay_signals[0][43].DB_MAX_OUTPUT_PORT_TYPE
xout[44] <= delay_signals[0][44].DB_MAX_OUTPUT_PORT_TYPE
xout[45] <= delay_signals[0][45].DB_MAX_OUTPUT_PORT_TYPE
xout[46] <= delay_signals[0][46].DB_MAX_OUTPUT_PORT_TYPE
xout[47] <= delay_signals[0][47].DB_MAX_OUTPUT_PORT_TYPE
xout[48] <= delay_signals[0][48].DB_MAX_OUTPUT_PORT_TYPE
xout[49] <= delay_signals[0][49].DB_MAX_OUTPUT_PORT_TYPE
xout[50] <= delay_signals[0][50].DB_MAX_OUTPUT_PORT_TYPE
xout[51] <= delay_signals[0][51].DB_MAX_OUTPUT_PORT_TYPE
xout[52] <= delay_signals[0][52].DB_MAX_OUTPUT_PORT_TYPE
xout[53] <= delay_signals[0][53].DB_MAX_OUTPUT_PORT_TYPE
xout[54] <= delay_signals[0][54].DB_MAX_OUTPUT_PORT_TYPE
xout[55] <= delay_signals[0][55].DB_MAX_OUTPUT_PORT_TYPE
xout[56] <= delay_signals[0][56].DB_MAX_OUTPUT_PORT_TYPE
xout[57] <= delay_signals[0][57].DB_MAX_OUTPUT_PORT_TYPE
xout[58] <= delay_signals[0][58].DB_MAX_OUTPUT_PORT_TYPE


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u1|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|dspba_delay:redist6_rVStage_uid118_countZ_uid54_fpLog2Test_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u1|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|dspba_delay:redist3_vCount_uid127_countZ_uid54_fpLog2Test_q_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u1|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|dspba_delay:redist2_vCount_uid133_countZ_uid54_fpLog2Test_q_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u1|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|dspba_delay:redist1_rVStage_uid138_countZ_uid54_fpLog2Test_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u1|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|dspba_delay:redist0_vStage_uid140_countZ_uid54_fpLog2Test_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u1|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|dspba_delay:redist4_vStage_uid121_countZ_uid54_fpLog2Test_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u1|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|dspba_delay:redist13_finalSumAbs_uid53_fpLog2Test_q_2
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
clk => delay_signals[0][32].CLK
clk => delay_signals[0][33].CLK
clk => delay_signals[0][34].CLK
clk => delay_signals[0][35].CLK
clk => delay_signals[0][36].CLK
clk => delay_signals[0][37].CLK
clk => delay_signals[0][38].CLK
clk => delay_signals[0][39].CLK
clk => delay_signals[0][40].CLK
clk => delay_signals[0][41].CLK
clk => delay_signals[0][42].CLK
clk => delay_signals[0][43].CLK
clk => delay_signals[0][44].CLK
clk => delay_signals[0][45].CLK
clk => delay_signals[0][46].CLK
clk => delay_signals[0][47].CLK
clk => delay_signals[0][48].CLK
clk => delay_signals[0][49].CLK
clk => delay_signals[0][50].CLK
clk => delay_signals[0][51].CLK
clk => delay_signals[0][52].CLK
clk => delay_signals[0][53].CLK
clk => delay_signals[0][54].CLK
clk => delay_signals[0][55].CLK
clk => delay_signals[0][56].CLK
clk => delay_signals[0][57].CLK
clk => delay_signals[0][58].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
aclr => delay_signals[0][32].ACLR
aclr => delay_signals[0][33].ACLR
aclr => delay_signals[0][34].ACLR
aclr => delay_signals[0][35].ACLR
aclr => delay_signals[0][36].ACLR
aclr => delay_signals[0][37].ACLR
aclr => delay_signals[0][38].ACLR
aclr => delay_signals[0][39].ACLR
aclr => delay_signals[0][40].ACLR
aclr => delay_signals[0][41].ACLR
aclr => delay_signals[0][42].ACLR
aclr => delay_signals[0][43].ACLR
aclr => delay_signals[0][44].ACLR
aclr => delay_signals[0][45].ACLR
aclr => delay_signals[0][46].ACLR
aclr => delay_signals[0][47].ACLR
aclr => delay_signals[0][48].ACLR
aclr => delay_signals[0][49].ACLR
aclr => delay_signals[0][50].ACLR
aclr => delay_signals[0][51].ACLR
aclr => delay_signals[0][52].ACLR
aclr => delay_signals[0][53].ACLR
aclr => delay_signals[0][54].ACLR
aclr => delay_signals[0][55].ACLR
aclr => delay_signals[0][56].ACLR
aclr => delay_signals[0][57].ACLR
aclr => delay_signals[0][58].ACLR
ena => delay_signals[0][58].ENA
ena => delay_signals[0][57].ENA
ena => delay_signals[0][56].ENA
ena => delay_signals[0][55].ENA
ena => delay_signals[0][54].ENA
ena => delay_signals[0][53].ENA
ena => delay_signals[0][52].ENA
ena => delay_signals[0][51].ENA
ena => delay_signals[0][50].ENA
ena => delay_signals[0][49].ENA
ena => delay_signals[0][48].ENA
ena => delay_signals[0][47].ENA
ena => delay_signals[0][46].ENA
ena => delay_signals[0][45].ENA
ena => delay_signals[0][44].ENA
ena => delay_signals[0][43].ENA
ena => delay_signals[0][42].ENA
ena => delay_signals[0][41].ENA
ena => delay_signals[0][40].ENA
ena => delay_signals[0][39].ENA
ena => delay_signals[0][38].ENA
ena => delay_signals[0][37].ENA
ena => delay_signals[0][36].ENA
ena => delay_signals[0][35].ENA
ena => delay_signals[0][34].ENA
ena => delay_signals[0][33].ENA
ena => delay_signals[0][32].ENA
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xin[32] => delay_signals[0][32].DATAIN
xin[33] => delay_signals[0][33].DATAIN
xin[34] => delay_signals[0][34].DATAIN
xin[35] => delay_signals[0][35].DATAIN
xin[36] => delay_signals[0][36].DATAIN
xin[37] => delay_signals[0][37].DATAIN
xin[38] => delay_signals[0][38].DATAIN
xin[39] => delay_signals[0][39].DATAIN
xin[40] => delay_signals[0][40].DATAIN
xin[41] => delay_signals[0][41].DATAIN
xin[42] => delay_signals[0][42].DATAIN
xin[43] => delay_signals[0][43].DATAIN
xin[44] => delay_signals[0][44].DATAIN
xin[45] => delay_signals[0][45].DATAIN
xin[46] => delay_signals[0][46].DATAIN
xin[47] => delay_signals[0][47].DATAIN
xin[48] => delay_signals[0][48].DATAIN
xin[49] => delay_signals[0][49].DATAIN
xin[50] => delay_signals[0][50].DATAIN
xin[51] => delay_signals[0][51].DATAIN
xin[52] => delay_signals[0][52].DATAIN
xin[53] => delay_signals[0][53].DATAIN
xin[54] => delay_signals[0][54].DATAIN
xin[55] => delay_signals[0][55].DATAIN
xin[56] => delay_signals[0][56].DATAIN
xin[57] => delay_signals[0][57].DATAIN
xin[58] => delay_signals[0][58].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= delay_signals[0][32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= delay_signals[0][33].DB_MAX_OUTPUT_PORT_TYPE
xout[34] <= delay_signals[0][34].DB_MAX_OUTPUT_PORT_TYPE
xout[35] <= delay_signals[0][35].DB_MAX_OUTPUT_PORT_TYPE
xout[36] <= delay_signals[0][36].DB_MAX_OUTPUT_PORT_TYPE
xout[37] <= delay_signals[0][37].DB_MAX_OUTPUT_PORT_TYPE
xout[38] <= delay_signals[0][38].DB_MAX_OUTPUT_PORT_TYPE
xout[39] <= delay_signals[0][39].DB_MAX_OUTPUT_PORT_TYPE
xout[40] <= delay_signals[0][40].DB_MAX_OUTPUT_PORT_TYPE
xout[41] <= delay_signals[0][41].DB_MAX_OUTPUT_PORT_TYPE
xout[42] <= delay_signals[0][42].DB_MAX_OUTPUT_PORT_TYPE
xout[43] <= delay_signals[0][43].DB_MAX_OUTPUT_PORT_TYPE
xout[44] <= delay_signals[0][44].DB_MAX_OUTPUT_PORT_TYPE
xout[45] <= delay_signals[0][45].DB_MAX_OUTPUT_PORT_TYPE
xout[46] <= delay_signals[0][46].DB_MAX_OUTPUT_PORT_TYPE
xout[47] <= delay_signals[0][47].DB_MAX_OUTPUT_PORT_TYPE
xout[48] <= delay_signals[0][48].DB_MAX_OUTPUT_PORT_TYPE
xout[49] <= delay_signals[0][49].DB_MAX_OUTPUT_PORT_TYPE
xout[50] <= delay_signals[0][50].DB_MAX_OUTPUT_PORT_TYPE
xout[51] <= delay_signals[0][51].DB_MAX_OUTPUT_PORT_TYPE
xout[52] <= delay_signals[0][52].DB_MAX_OUTPUT_PORT_TYPE
xout[53] <= delay_signals[0][53].DB_MAX_OUTPUT_PORT_TYPE
xout[54] <= delay_signals[0][54].DB_MAX_OUTPUT_PORT_TYPE
xout[55] <= delay_signals[0][55].DB_MAX_OUTPUT_PORT_TYPE
xout[56] <= delay_signals[0][56].DB_MAX_OUTPUT_PORT_TYPE
xout[57] <= delay_signals[0][57].DB_MAX_OUTPUT_PORT_TYPE
xout[58] <= delay_signals[0][58].DB_MAX_OUTPUT_PORT_TYPE


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u1|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|dspba_delay:redist11_expFracConc_uid59_fpLog2Test_q_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
clk => delay_signals[0][32].CLK
clk => delay_signals[0][33].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
aclr => delay_signals[0][32].ACLR
aclr => delay_signals[0][33].ACLR
ena => delay_signals[0][33].ENA
ena => delay_signals[0][32].ENA
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xin[32] => delay_signals[0][32].DATAIN
xin[33] => delay_signals[0][33].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= delay_signals[0][32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= delay_signals[0][33].DB_MAX_OUTPUT_PORT_TYPE


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u1|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|dspba_delay:excRZero_uid66_fpLog2Test_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u1|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|dspba_delay:redist10_excRZero_uid66_fpLog2Test_q_13
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
clk => delay_signals[5][0].CLK
clk => delay_signals[6][0].CLK
clk => delay_signals[7][0].CLK
clk => delay_signals[8][0].CLK
clk => delay_signals[9][0].CLK
clk => delay_signals[10][0].CLK
clk => delay_signals[11][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
aclr => delay_signals[5][0].ACLR
aclr => delay_signals[6][0].ACLR
aclr => delay_signals[7][0].ACLR
aclr => delay_signals[8][0].ACLR
aclr => delay_signals[9][0].ACLR
aclr => delay_signals[10][0].ACLR
aclr => delay_signals[11][0].ACLR
ena => delay_signals[11][0].ENA
ena => delay_signals[10][0].ENA
ena => delay_signals[9][0].ENA
ena => delay_signals[8][0].ENA
ena => delay_signals[7][0].ENA
ena => delay_signals[6][0].ENA
ena => delay_signals[5][0].ENA
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[11][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|err_estimat|alt_cal_l:cal_l_inst|log2_single:log2_fun_u1|log2_single_altera_fp_functions_161_kypxfny:fp_functions_0|dspba_delay:redist8_excREnc_uid81_fpLog2Test_q_4
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[2][1].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[2][1].ACLR
ena => delay_signals[2][1].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xin[1] => delay_signals[2][1].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE


|err_estimat|alt_cal_l:cal_l_inst|fp_sub_fun:fp_sub_fun_u0
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
areset => areset.IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
clk => clk.IN1
en[0] => en[0].IN1
q[0] <= fp_sub_fun_altera_fp_functions_161_fshcoka:fp_functions_0.q
q[1] <= fp_sub_fun_altera_fp_functions_161_fshcoka:fp_functions_0.q
q[2] <= fp_sub_fun_altera_fp_functions_161_fshcoka:fp_functions_0.q
q[3] <= fp_sub_fun_altera_fp_functions_161_fshcoka:fp_functions_0.q
q[4] <= fp_sub_fun_altera_fp_functions_161_fshcoka:fp_functions_0.q
q[5] <= fp_sub_fun_altera_fp_functions_161_fshcoka:fp_functions_0.q
q[6] <= fp_sub_fun_altera_fp_functions_161_fshcoka:fp_functions_0.q
q[7] <= fp_sub_fun_altera_fp_functions_161_fshcoka:fp_functions_0.q
q[8] <= fp_sub_fun_altera_fp_functions_161_fshcoka:fp_functions_0.q
q[9] <= fp_sub_fun_altera_fp_functions_161_fshcoka:fp_functions_0.q
q[10] <= fp_sub_fun_altera_fp_functions_161_fshcoka:fp_functions_0.q
q[11] <= fp_sub_fun_altera_fp_functions_161_fshcoka:fp_functions_0.q
q[12] <= fp_sub_fun_altera_fp_functions_161_fshcoka:fp_functions_0.q
q[13] <= fp_sub_fun_altera_fp_functions_161_fshcoka:fp_functions_0.q
q[14] <= fp_sub_fun_altera_fp_functions_161_fshcoka:fp_functions_0.q
q[15] <= fp_sub_fun_altera_fp_functions_161_fshcoka:fp_functions_0.q
q[16] <= fp_sub_fun_altera_fp_functions_161_fshcoka:fp_functions_0.q
q[17] <= fp_sub_fun_altera_fp_functions_161_fshcoka:fp_functions_0.q
q[18] <= fp_sub_fun_altera_fp_functions_161_fshcoka:fp_functions_0.q
q[19] <= fp_sub_fun_altera_fp_functions_161_fshcoka:fp_functions_0.q
q[20] <= fp_sub_fun_altera_fp_functions_161_fshcoka:fp_functions_0.q
q[21] <= fp_sub_fun_altera_fp_functions_161_fshcoka:fp_functions_0.q
q[22] <= fp_sub_fun_altera_fp_functions_161_fshcoka:fp_functions_0.q
q[23] <= fp_sub_fun_altera_fp_functions_161_fshcoka:fp_functions_0.q
q[24] <= fp_sub_fun_altera_fp_functions_161_fshcoka:fp_functions_0.q
q[25] <= fp_sub_fun_altera_fp_functions_161_fshcoka:fp_functions_0.q
q[26] <= fp_sub_fun_altera_fp_functions_161_fshcoka:fp_functions_0.q
q[27] <= fp_sub_fun_altera_fp_functions_161_fshcoka:fp_functions_0.q
q[28] <= fp_sub_fun_altera_fp_functions_161_fshcoka:fp_functions_0.q
q[29] <= fp_sub_fun_altera_fp_functions_161_fshcoka:fp_functions_0.q
q[30] <= fp_sub_fun_altera_fp_functions_161_fshcoka:fp_functions_0.q
q[31] <= fp_sub_fun_altera_fp_functions_161_fshcoka:fp_functions_0.q


|err_estimat|alt_cal_l:cal_l_inst|fp_sub_fun:fp_sub_fun_u0|fp_sub_fun_altera_fp_functions_161_fshcoka:fp_functions_0
a[0] => fpSubTest_impl_DSP0.DATAAY
a[1] => fpSubTest_impl_DSP0.DATAAY1
a[2] => fpSubTest_impl_DSP0.DATAAY2
a[3] => fpSubTest_impl_DSP0.DATAAY3
a[4] => fpSubTest_impl_DSP0.DATAAY4
a[5] => fpSubTest_impl_DSP0.DATAAY5
a[6] => fpSubTest_impl_DSP0.DATAAY6
a[7] => fpSubTest_impl_DSP0.DATAAY7
a[8] => fpSubTest_impl_DSP0.DATAAY8
a[9] => fpSubTest_impl_DSP0.DATAAY9
a[10] => fpSubTest_impl_DSP0.DATAAY10
a[11] => fpSubTest_impl_DSP0.DATAAY11
a[12] => fpSubTest_impl_DSP0.DATAAY12
a[13] => fpSubTest_impl_DSP0.DATAAY13
a[14] => fpSubTest_impl_DSP0.DATAAY14
a[15] => fpSubTest_impl_DSP0.DATAAY15
a[16] => fpSubTest_impl_DSP0.DATAAY16
a[17] => fpSubTest_impl_DSP0.DATAAY17
a[18] => fpSubTest_impl_DSP0.DATAAY18
a[19] => fpSubTest_impl_DSP0.DATAAY19
a[20] => fpSubTest_impl_DSP0.DATAAY20
a[21] => fpSubTest_impl_DSP0.DATAAY21
a[22] => fpSubTest_impl_DSP0.DATAAY22
a[23] => fpSubTest_impl_DSP0.DATAAY23
a[24] => fpSubTest_impl_DSP0.DATAAY24
a[25] => fpSubTest_impl_DSP0.DATAAY25
a[26] => fpSubTest_impl_DSP0.DATAAY26
a[27] => fpSubTest_impl_DSP0.DATAAY27
a[28] => fpSubTest_impl_DSP0.DATAAY28
a[29] => fpSubTest_impl_DSP0.DATAAY29
a[30] => fpSubTest_impl_DSP0.DATAAY30
a[31] => fpSubTest_impl_DSP0.DATAAY31
b[0] => fpSubTest_impl_DSP0.DATAAX
b[1] => fpSubTest_impl_DSP0.DATAAX1
b[2] => fpSubTest_impl_DSP0.DATAAX2
b[3] => fpSubTest_impl_DSP0.DATAAX3
b[4] => fpSubTest_impl_DSP0.DATAAX4
b[5] => fpSubTest_impl_DSP0.DATAAX5
b[6] => fpSubTest_impl_DSP0.DATAAX6
b[7] => fpSubTest_impl_DSP0.DATAAX7
b[8] => fpSubTest_impl_DSP0.DATAAX8
b[9] => fpSubTest_impl_DSP0.DATAAX9
b[10] => fpSubTest_impl_DSP0.DATAAX10
b[11] => fpSubTest_impl_DSP0.DATAAX11
b[12] => fpSubTest_impl_DSP0.DATAAX12
b[13] => fpSubTest_impl_DSP0.DATAAX13
b[14] => fpSubTest_impl_DSP0.DATAAX14
b[15] => fpSubTest_impl_DSP0.DATAAX15
b[16] => fpSubTest_impl_DSP0.DATAAX16
b[17] => fpSubTest_impl_DSP0.DATAAX17
b[18] => fpSubTest_impl_DSP0.DATAAX18
b[19] => fpSubTest_impl_DSP0.DATAAX19
b[20] => fpSubTest_impl_DSP0.DATAAX20
b[21] => fpSubTest_impl_DSP0.DATAAX21
b[22] => fpSubTest_impl_DSP0.DATAAX22
b[23] => fpSubTest_impl_DSP0.DATAAX23
b[24] => fpSubTest_impl_DSP0.DATAAX24
b[25] => fpSubTest_impl_DSP0.DATAAX25
b[26] => fpSubTest_impl_DSP0.DATAAX26
b[27] => fpSubTest_impl_DSP0.DATAAX27
b[28] => fpSubTest_impl_DSP0.DATAAX28
b[29] => fpSubTest_impl_DSP0.DATAAX29
b[30] => fpSubTest_impl_DSP0.DATAAX30
b[31] => fpSubTest_impl_DSP0.DATAAX31
en[0] => fpSubTest_impl_DSP0.ENA
q[0] <= fpSubTest_impl_DSP0.DATAOUTA
q[1] <= fpSubTest_impl_DSP0.DATAOUTA1
q[2] <= fpSubTest_impl_DSP0.DATAOUTA2
q[3] <= fpSubTest_impl_DSP0.DATAOUTA3
q[4] <= fpSubTest_impl_DSP0.DATAOUTA4
q[5] <= fpSubTest_impl_DSP0.DATAOUTA5
q[6] <= fpSubTest_impl_DSP0.DATAOUTA6
q[7] <= fpSubTest_impl_DSP0.DATAOUTA7
q[8] <= fpSubTest_impl_DSP0.DATAOUTA8
q[9] <= fpSubTest_impl_DSP0.DATAOUTA9
q[10] <= fpSubTest_impl_DSP0.DATAOUTA10
q[11] <= fpSubTest_impl_DSP0.DATAOUTA11
q[12] <= fpSubTest_impl_DSP0.DATAOUTA12
q[13] <= fpSubTest_impl_DSP0.DATAOUTA13
q[14] <= fpSubTest_impl_DSP0.DATAOUTA14
q[15] <= fpSubTest_impl_DSP0.DATAOUTA15
q[16] <= fpSubTest_impl_DSP0.DATAOUTA16
q[17] <= fpSubTest_impl_DSP0.DATAOUTA17
q[18] <= fpSubTest_impl_DSP0.DATAOUTA18
q[19] <= fpSubTest_impl_DSP0.DATAOUTA19
q[20] <= fpSubTest_impl_DSP0.DATAOUTA20
q[21] <= fpSubTest_impl_DSP0.DATAOUTA21
q[22] <= fpSubTest_impl_DSP0.DATAOUTA22
q[23] <= fpSubTest_impl_DSP0.DATAOUTA23
q[24] <= fpSubTest_impl_DSP0.DATAOUTA24
q[25] <= fpSubTest_impl_DSP0.DATAOUTA25
q[26] <= fpSubTest_impl_DSP0.DATAOUTA26
q[27] <= fpSubTest_impl_DSP0.DATAOUTA27
q[28] <= fpSubTest_impl_DSP0.DATAOUTA28
q[29] <= fpSubTest_impl_DSP0.DATAOUTA29
q[30] <= fpSubTest_impl_DSP0.DATAOUTA30
q[31] <= fpSubTest_impl_DSP0.DATAOUTA31
clk => fpSubTest_impl_DSP0.CLK
areset => fpSubTest_impl_DSP0.ACLR
areset => fpSubTest_impl_DSP0.ACLR1


|err_estimat|alt_cal_l:cal_l_inst|fp_sub_fun:fp_sub_fun_u1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
areset => areset.IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
clk => clk.IN1
en[0] => en[0].IN1
q[0] <= fp_sub_fun_altera_fp_functions_161_fshcoka:fp_functions_0.q
q[1] <= fp_sub_fun_altera_fp_functions_161_fshcoka:fp_functions_0.q
q[2] <= fp_sub_fun_altera_fp_functions_161_fshcoka:fp_functions_0.q
q[3] <= fp_sub_fun_altera_fp_functions_161_fshcoka:fp_functions_0.q
q[4] <= fp_sub_fun_altera_fp_functions_161_fshcoka:fp_functions_0.q
q[5] <= fp_sub_fun_altera_fp_functions_161_fshcoka:fp_functions_0.q
q[6] <= fp_sub_fun_altera_fp_functions_161_fshcoka:fp_functions_0.q
q[7] <= fp_sub_fun_altera_fp_functions_161_fshcoka:fp_functions_0.q
q[8] <= fp_sub_fun_altera_fp_functions_161_fshcoka:fp_functions_0.q
q[9] <= fp_sub_fun_altera_fp_functions_161_fshcoka:fp_functions_0.q
q[10] <= fp_sub_fun_altera_fp_functions_161_fshcoka:fp_functions_0.q
q[11] <= fp_sub_fun_altera_fp_functions_161_fshcoka:fp_functions_0.q
q[12] <= fp_sub_fun_altera_fp_functions_161_fshcoka:fp_functions_0.q
q[13] <= fp_sub_fun_altera_fp_functions_161_fshcoka:fp_functions_0.q
q[14] <= fp_sub_fun_altera_fp_functions_161_fshcoka:fp_functions_0.q
q[15] <= fp_sub_fun_altera_fp_functions_161_fshcoka:fp_functions_0.q
q[16] <= fp_sub_fun_altera_fp_functions_161_fshcoka:fp_functions_0.q
q[17] <= fp_sub_fun_altera_fp_functions_161_fshcoka:fp_functions_0.q
q[18] <= fp_sub_fun_altera_fp_functions_161_fshcoka:fp_functions_0.q
q[19] <= fp_sub_fun_altera_fp_functions_161_fshcoka:fp_functions_0.q
q[20] <= fp_sub_fun_altera_fp_functions_161_fshcoka:fp_functions_0.q
q[21] <= fp_sub_fun_altera_fp_functions_161_fshcoka:fp_functions_0.q
q[22] <= fp_sub_fun_altera_fp_functions_161_fshcoka:fp_functions_0.q
q[23] <= fp_sub_fun_altera_fp_functions_161_fshcoka:fp_functions_0.q
q[24] <= fp_sub_fun_altera_fp_functions_161_fshcoka:fp_functions_0.q
q[25] <= fp_sub_fun_altera_fp_functions_161_fshcoka:fp_functions_0.q
q[26] <= fp_sub_fun_altera_fp_functions_161_fshcoka:fp_functions_0.q
q[27] <= fp_sub_fun_altera_fp_functions_161_fshcoka:fp_functions_0.q
q[28] <= fp_sub_fun_altera_fp_functions_161_fshcoka:fp_functions_0.q
q[29] <= fp_sub_fun_altera_fp_functions_161_fshcoka:fp_functions_0.q
q[30] <= fp_sub_fun_altera_fp_functions_161_fshcoka:fp_functions_0.q
q[31] <= fp_sub_fun_altera_fp_functions_161_fshcoka:fp_functions_0.q


|err_estimat|alt_cal_l:cal_l_inst|fp_sub_fun:fp_sub_fun_u1|fp_sub_fun_altera_fp_functions_161_fshcoka:fp_functions_0
a[0] => fpSubTest_impl_DSP0.DATAAY
a[1] => fpSubTest_impl_DSP0.DATAAY1
a[2] => fpSubTest_impl_DSP0.DATAAY2
a[3] => fpSubTest_impl_DSP0.DATAAY3
a[4] => fpSubTest_impl_DSP0.DATAAY4
a[5] => fpSubTest_impl_DSP0.DATAAY5
a[6] => fpSubTest_impl_DSP0.DATAAY6
a[7] => fpSubTest_impl_DSP0.DATAAY7
a[8] => fpSubTest_impl_DSP0.DATAAY8
a[9] => fpSubTest_impl_DSP0.DATAAY9
a[10] => fpSubTest_impl_DSP0.DATAAY10
a[11] => fpSubTest_impl_DSP0.DATAAY11
a[12] => fpSubTest_impl_DSP0.DATAAY12
a[13] => fpSubTest_impl_DSP0.DATAAY13
a[14] => fpSubTest_impl_DSP0.DATAAY14
a[15] => fpSubTest_impl_DSP0.DATAAY15
a[16] => fpSubTest_impl_DSP0.DATAAY16
a[17] => fpSubTest_impl_DSP0.DATAAY17
a[18] => fpSubTest_impl_DSP0.DATAAY18
a[19] => fpSubTest_impl_DSP0.DATAAY19
a[20] => fpSubTest_impl_DSP0.DATAAY20
a[21] => fpSubTest_impl_DSP0.DATAAY21
a[22] => fpSubTest_impl_DSP0.DATAAY22
a[23] => fpSubTest_impl_DSP0.DATAAY23
a[24] => fpSubTest_impl_DSP0.DATAAY24
a[25] => fpSubTest_impl_DSP0.DATAAY25
a[26] => fpSubTest_impl_DSP0.DATAAY26
a[27] => fpSubTest_impl_DSP0.DATAAY27
a[28] => fpSubTest_impl_DSP0.DATAAY28
a[29] => fpSubTest_impl_DSP0.DATAAY29
a[30] => fpSubTest_impl_DSP0.DATAAY30
a[31] => fpSubTest_impl_DSP0.DATAAY31
b[0] => fpSubTest_impl_DSP0.DATAAX
b[1] => fpSubTest_impl_DSP0.DATAAX1
b[2] => fpSubTest_impl_DSP0.DATAAX2
b[3] => fpSubTest_impl_DSP0.DATAAX3
b[4] => fpSubTest_impl_DSP0.DATAAX4
b[5] => fpSubTest_impl_DSP0.DATAAX5
b[6] => fpSubTest_impl_DSP0.DATAAX6
b[7] => fpSubTest_impl_DSP0.DATAAX7
b[8] => fpSubTest_impl_DSP0.DATAAX8
b[9] => fpSubTest_impl_DSP0.DATAAX9
b[10] => fpSubTest_impl_DSP0.DATAAX10
b[11] => fpSubTest_impl_DSP0.DATAAX11
b[12] => fpSubTest_impl_DSP0.DATAAX12
b[13] => fpSubTest_impl_DSP0.DATAAX13
b[14] => fpSubTest_impl_DSP0.DATAAX14
b[15] => fpSubTest_impl_DSP0.DATAAX15
b[16] => fpSubTest_impl_DSP0.DATAAX16
b[17] => fpSubTest_impl_DSP0.DATAAX17
b[18] => fpSubTest_impl_DSP0.DATAAX18
b[19] => fpSubTest_impl_DSP0.DATAAX19
b[20] => fpSubTest_impl_DSP0.DATAAX20
b[21] => fpSubTest_impl_DSP0.DATAAX21
b[22] => fpSubTest_impl_DSP0.DATAAX22
b[23] => fpSubTest_impl_DSP0.DATAAX23
b[24] => fpSubTest_impl_DSP0.DATAAX24
b[25] => fpSubTest_impl_DSP0.DATAAX25
b[26] => fpSubTest_impl_DSP0.DATAAX26
b[27] => fpSubTest_impl_DSP0.DATAAX27
b[28] => fpSubTest_impl_DSP0.DATAAX28
b[29] => fpSubTest_impl_DSP0.DATAAX29
b[30] => fpSubTest_impl_DSP0.DATAAX30
b[31] => fpSubTest_impl_DSP0.DATAAX31
en[0] => fpSubTest_impl_DSP0.ENA
q[0] <= fpSubTest_impl_DSP0.DATAOUTA
q[1] <= fpSubTest_impl_DSP0.DATAOUTA1
q[2] <= fpSubTest_impl_DSP0.DATAOUTA2
q[3] <= fpSubTest_impl_DSP0.DATAOUTA3
q[4] <= fpSubTest_impl_DSP0.DATAOUTA4
q[5] <= fpSubTest_impl_DSP0.DATAOUTA5
q[6] <= fpSubTest_impl_DSP0.DATAOUTA6
q[7] <= fpSubTest_impl_DSP0.DATAOUTA7
q[8] <= fpSubTest_impl_DSP0.DATAOUTA8
q[9] <= fpSubTest_impl_DSP0.DATAOUTA9
q[10] <= fpSubTest_impl_DSP0.DATAOUTA10
q[11] <= fpSubTest_impl_DSP0.DATAOUTA11
q[12] <= fpSubTest_impl_DSP0.DATAOUTA12
q[13] <= fpSubTest_impl_DSP0.DATAOUTA13
q[14] <= fpSubTest_impl_DSP0.DATAOUTA14
q[15] <= fpSubTest_impl_DSP0.DATAOUTA15
q[16] <= fpSubTest_impl_DSP0.DATAOUTA16
q[17] <= fpSubTest_impl_DSP0.DATAOUTA17
q[18] <= fpSubTest_impl_DSP0.DATAOUTA18
q[19] <= fpSubTest_impl_DSP0.DATAOUTA19
q[20] <= fpSubTest_impl_DSP0.DATAOUTA20
q[21] <= fpSubTest_impl_DSP0.DATAOUTA21
q[22] <= fpSubTest_impl_DSP0.DATAOUTA22
q[23] <= fpSubTest_impl_DSP0.DATAOUTA23
q[24] <= fpSubTest_impl_DSP0.DATAOUTA24
q[25] <= fpSubTest_impl_DSP0.DATAOUTA25
q[26] <= fpSubTest_impl_DSP0.DATAOUTA26
q[27] <= fpSubTest_impl_DSP0.DATAOUTA27
q[28] <= fpSubTest_impl_DSP0.DATAOUTA28
q[29] <= fpSubTest_impl_DSP0.DATAOUTA29
q[30] <= fpSubTest_impl_DSP0.DATAOUTA30
q[31] <= fpSubTest_impl_DSP0.DATAOUTA31
clk => fpSubTest_impl_DSP0.CLK
areset => fpSubTest_impl_DSP0.ACLR
areset => fpSubTest_impl_DSP0.ACLR1


|err_estimat|alt_cal_l:cal_l_inst|fp_mult_fun:fp_mult_fun_u0
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
areset => areset.IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
clk => clk.IN1
en[0] => en[0].IN1
q[0] <= fp_mult_fun_altera_fp_functions_161_kajft6a:fp_functions_0.q
q[1] <= fp_mult_fun_altera_fp_functions_161_kajft6a:fp_functions_0.q
q[2] <= fp_mult_fun_altera_fp_functions_161_kajft6a:fp_functions_0.q
q[3] <= fp_mult_fun_altera_fp_functions_161_kajft6a:fp_functions_0.q
q[4] <= fp_mult_fun_altera_fp_functions_161_kajft6a:fp_functions_0.q
q[5] <= fp_mult_fun_altera_fp_functions_161_kajft6a:fp_functions_0.q
q[6] <= fp_mult_fun_altera_fp_functions_161_kajft6a:fp_functions_0.q
q[7] <= fp_mult_fun_altera_fp_functions_161_kajft6a:fp_functions_0.q
q[8] <= fp_mult_fun_altera_fp_functions_161_kajft6a:fp_functions_0.q
q[9] <= fp_mult_fun_altera_fp_functions_161_kajft6a:fp_functions_0.q
q[10] <= fp_mult_fun_altera_fp_functions_161_kajft6a:fp_functions_0.q
q[11] <= fp_mult_fun_altera_fp_functions_161_kajft6a:fp_functions_0.q
q[12] <= fp_mult_fun_altera_fp_functions_161_kajft6a:fp_functions_0.q
q[13] <= fp_mult_fun_altera_fp_functions_161_kajft6a:fp_functions_0.q
q[14] <= fp_mult_fun_altera_fp_functions_161_kajft6a:fp_functions_0.q
q[15] <= fp_mult_fun_altera_fp_functions_161_kajft6a:fp_functions_0.q
q[16] <= fp_mult_fun_altera_fp_functions_161_kajft6a:fp_functions_0.q
q[17] <= fp_mult_fun_altera_fp_functions_161_kajft6a:fp_functions_0.q
q[18] <= fp_mult_fun_altera_fp_functions_161_kajft6a:fp_functions_0.q
q[19] <= fp_mult_fun_altera_fp_functions_161_kajft6a:fp_functions_0.q
q[20] <= fp_mult_fun_altera_fp_functions_161_kajft6a:fp_functions_0.q
q[21] <= fp_mult_fun_altera_fp_functions_161_kajft6a:fp_functions_0.q
q[22] <= fp_mult_fun_altera_fp_functions_161_kajft6a:fp_functions_0.q
q[23] <= fp_mult_fun_altera_fp_functions_161_kajft6a:fp_functions_0.q
q[24] <= fp_mult_fun_altera_fp_functions_161_kajft6a:fp_functions_0.q
q[25] <= fp_mult_fun_altera_fp_functions_161_kajft6a:fp_functions_0.q
q[26] <= fp_mult_fun_altera_fp_functions_161_kajft6a:fp_functions_0.q
q[27] <= fp_mult_fun_altera_fp_functions_161_kajft6a:fp_functions_0.q
q[28] <= fp_mult_fun_altera_fp_functions_161_kajft6a:fp_functions_0.q
q[29] <= fp_mult_fun_altera_fp_functions_161_kajft6a:fp_functions_0.q
q[30] <= fp_mult_fun_altera_fp_functions_161_kajft6a:fp_functions_0.q
q[31] <= fp_mult_fun_altera_fp_functions_161_kajft6a:fp_functions_0.q


|err_estimat|alt_cal_l:cal_l_inst|fp_mult_fun:fp_mult_fun_u0|fp_mult_fun_altera_fp_functions_161_kajft6a:fp_functions_0
a[0] => fpMulTest_impl_DSP0.I_DATA_AZ
a[1] => fpMulTest_impl_DSP0.I_DATA_AZ1
a[2] => fpMulTest_impl_DSP0.I_DATA_AZ2
a[3] => fpMulTest_impl_DSP0.I_DATA_AZ3
a[4] => fpMulTest_impl_DSP0.I_DATA_AZ4
a[5] => fpMulTest_impl_DSP0.I_DATA_AZ5
a[6] => fpMulTest_impl_DSP0.I_DATA_AZ6
a[7] => fpMulTest_impl_DSP0.I_DATA_AZ7
a[8] => fpMulTest_impl_DSP0.I_DATA_AZ8
a[9] => fpMulTest_impl_DSP0.I_DATA_AZ9
a[10] => fpMulTest_impl_DSP0.I_DATA_AZ10
a[11] => fpMulTest_impl_DSP0.I_DATA_AZ11
a[12] => fpMulTest_impl_DSP0.I_DATA_AZ12
a[13] => fpMulTest_impl_DSP0.I_DATA_AZ13
a[14] => fpMulTest_impl_DSP0.I_DATA_AZ14
a[15] => fpMulTest_impl_DSP0.I_DATA_AZ15
a[16] => fpMulTest_impl_DSP0.I_DATA_AZ16
a[17] => fpMulTest_impl_DSP0.I_DATA_AZ17
a[18] => fpMulTest_impl_DSP0.I_DATA_AZ18
a[19] => fpMulTest_impl_DSP0.I_DATA_AZ19
a[20] => fpMulTest_impl_DSP0.I_DATA_AZ20
a[21] => fpMulTest_impl_DSP0.I_DATA_AZ21
a[22] => fpMulTest_impl_DSP0.I_DATA_AZ22
a[23] => fpMulTest_impl_DSP0.I_DATA_AZ23
a[24] => fpMulTest_impl_DSP0.I_DATA_AZ24
a[25] => fpMulTest_impl_DSP0.I_DATA_AZ25
a[26] => fpMulTest_impl_DSP0.I_DATA_AZ26
a[27] => fpMulTest_impl_DSP0.I_DATA_AZ27
a[28] => fpMulTest_impl_DSP0.I_DATA_AZ28
a[29] => fpMulTest_impl_DSP0.I_DATA_AZ29
a[30] => fpMulTest_impl_DSP0.I_DATA_AZ30
a[31] => fpMulTest_impl_DSP0.I_DATA_AZ31
b[0] => fpMulTest_impl_DSP0.DATAAY
b[1] => fpMulTest_impl_DSP0.DATAAY1
b[2] => fpMulTest_impl_DSP0.DATAAY2
b[3] => fpMulTest_impl_DSP0.DATAAY3
b[4] => fpMulTest_impl_DSP0.DATAAY4
b[5] => fpMulTest_impl_DSP0.DATAAY5
b[6] => fpMulTest_impl_DSP0.DATAAY6
b[7] => fpMulTest_impl_DSP0.DATAAY7
b[8] => fpMulTest_impl_DSP0.DATAAY8
b[9] => fpMulTest_impl_DSP0.DATAAY9
b[10] => fpMulTest_impl_DSP0.DATAAY10
b[11] => fpMulTest_impl_DSP0.DATAAY11
b[12] => fpMulTest_impl_DSP0.DATAAY12
b[13] => fpMulTest_impl_DSP0.DATAAY13
b[14] => fpMulTest_impl_DSP0.DATAAY14
b[15] => fpMulTest_impl_DSP0.DATAAY15
b[16] => fpMulTest_impl_DSP0.DATAAY16
b[17] => fpMulTest_impl_DSP0.DATAAY17
b[18] => fpMulTest_impl_DSP0.DATAAY18
b[19] => fpMulTest_impl_DSP0.DATAAY19
b[20] => fpMulTest_impl_DSP0.DATAAY20
b[21] => fpMulTest_impl_DSP0.DATAAY21
b[22] => fpMulTest_impl_DSP0.DATAAY22
b[23] => fpMulTest_impl_DSP0.DATAAY23
b[24] => fpMulTest_impl_DSP0.DATAAY24
b[25] => fpMulTest_impl_DSP0.DATAAY25
b[26] => fpMulTest_impl_DSP0.DATAAY26
b[27] => fpMulTest_impl_DSP0.DATAAY27
b[28] => fpMulTest_impl_DSP0.DATAAY28
b[29] => fpMulTest_impl_DSP0.DATAAY29
b[30] => fpMulTest_impl_DSP0.DATAAY30
b[31] => fpMulTest_impl_DSP0.DATAAY31
en[0] => fpMulTest_impl_DSP0.ENA
q[0] <= fpMulTest_impl_DSP0.DATAOUTA
q[1] <= fpMulTest_impl_DSP0.DATAOUTA1
q[2] <= fpMulTest_impl_DSP0.DATAOUTA2
q[3] <= fpMulTest_impl_DSP0.DATAOUTA3
q[4] <= fpMulTest_impl_DSP0.DATAOUTA4
q[5] <= fpMulTest_impl_DSP0.DATAOUTA5
q[6] <= fpMulTest_impl_DSP0.DATAOUTA6
q[7] <= fpMulTest_impl_DSP0.DATAOUTA7
q[8] <= fpMulTest_impl_DSP0.DATAOUTA8
q[9] <= fpMulTest_impl_DSP0.DATAOUTA9
q[10] <= fpMulTest_impl_DSP0.DATAOUTA10
q[11] <= fpMulTest_impl_DSP0.DATAOUTA11
q[12] <= fpMulTest_impl_DSP0.DATAOUTA12
q[13] <= fpMulTest_impl_DSP0.DATAOUTA13
q[14] <= fpMulTest_impl_DSP0.DATAOUTA14
q[15] <= fpMulTest_impl_DSP0.DATAOUTA15
q[16] <= fpMulTest_impl_DSP0.DATAOUTA16
q[17] <= fpMulTest_impl_DSP0.DATAOUTA17
q[18] <= fpMulTest_impl_DSP0.DATAOUTA18
q[19] <= fpMulTest_impl_DSP0.DATAOUTA19
q[20] <= fpMulTest_impl_DSP0.DATAOUTA20
q[21] <= fpMulTest_impl_DSP0.DATAOUTA21
q[22] <= fpMulTest_impl_DSP0.DATAOUTA22
q[23] <= fpMulTest_impl_DSP0.DATAOUTA23
q[24] <= fpMulTest_impl_DSP0.DATAOUTA24
q[25] <= fpMulTest_impl_DSP0.DATAOUTA25
q[26] <= fpMulTest_impl_DSP0.DATAOUTA26
q[27] <= fpMulTest_impl_DSP0.DATAOUTA27
q[28] <= fpMulTest_impl_DSP0.DATAOUTA28
q[29] <= fpMulTest_impl_DSP0.DATAOUTA29
q[30] <= fpMulTest_impl_DSP0.DATAOUTA30
q[31] <= fpMulTest_impl_DSP0.DATAOUTA31
clk => fpMulTest_impl_DSP0.CLK
areset => fpMulTest_impl_DSP0.ACLR
areset => fpMulTest_impl_DSP0.ACLR1


|err_estimat|alt_cal_l:cal_l_inst|fp_mult_fun:fp_mult_fun_u1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
areset => areset.IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
clk => clk.IN1
en[0] => en[0].IN1
q[0] <= fp_mult_fun_altera_fp_functions_161_kajft6a:fp_functions_0.q
q[1] <= fp_mult_fun_altera_fp_functions_161_kajft6a:fp_functions_0.q
q[2] <= fp_mult_fun_altera_fp_functions_161_kajft6a:fp_functions_0.q
q[3] <= fp_mult_fun_altera_fp_functions_161_kajft6a:fp_functions_0.q
q[4] <= fp_mult_fun_altera_fp_functions_161_kajft6a:fp_functions_0.q
q[5] <= fp_mult_fun_altera_fp_functions_161_kajft6a:fp_functions_0.q
q[6] <= fp_mult_fun_altera_fp_functions_161_kajft6a:fp_functions_0.q
q[7] <= fp_mult_fun_altera_fp_functions_161_kajft6a:fp_functions_0.q
q[8] <= fp_mult_fun_altera_fp_functions_161_kajft6a:fp_functions_0.q
q[9] <= fp_mult_fun_altera_fp_functions_161_kajft6a:fp_functions_0.q
q[10] <= fp_mult_fun_altera_fp_functions_161_kajft6a:fp_functions_0.q
q[11] <= fp_mult_fun_altera_fp_functions_161_kajft6a:fp_functions_0.q
q[12] <= fp_mult_fun_altera_fp_functions_161_kajft6a:fp_functions_0.q
q[13] <= fp_mult_fun_altera_fp_functions_161_kajft6a:fp_functions_0.q
q[14] <= fp_mult_fun_altera_fp_functions_161_kajft6a:fp_functions_0.q
q[15] <= fp_mult_fun_altera_fp_functions_161_kajft6a:fp_functions_0.q
q[16] <= fp_mult_fun_altera_fp_functions_161_kajft6a:fp_functions_0.q
q[17] <= fp_mult_fun_altera_fp_functions_161_kajft6a:fp_functions_0.q
q[18] <= fp_mult_fun_altera_fp_functions_161_kajft6a:fp_functions_0.q
q[19] <= fp_mult_fun_altera_fp_functions_161_kajft6a:fp_functions_0.q
q[20] <= fp_mult_fun_altera_fp_functions_161_kajft6a:fp_functions_0.q
q[21] <= fp_mult_fun_altera_fp_functions_161_kajft6a:fp_functions_0.q
q[22] <= fp_mult_fun_altera_fp_functions_161_kajft6a:fp_functions_0.q
q[23] <= fp_mult_fun_altera_fp_functions_161_kajft6a:fp_functions_0.q
q[24] <= fp_mult_fun_altera_fp_functions_161_kajft6a:fp_functions_0.q
q[25] <= fp_mult_fun_altera_fp_functions_161_kajft6a:fp_functions_0.q
q[26] <= fp_mult_fun_altera_fp_functions_161_kajft6a:fp_functions_0.q
q[27] <= fp_mult_fun_altera_fp_functions_161_kajft6a:fp_functions_0.q
q[28] <= fp_mult_fun_altera_fp_functions_161_kajft6a:fp_functions_0.q
q[29] <= fp_mult_fun_altera_fp_functions_161_kajft6a:fp_functions_0.q
q[30] <= fp_mult_fun_altera_fp_functions_161_kajft6a:fp_functions_0.q
q[31] <= fp_mult_fun_altera_fp_functions_161_kajft6a:fp_functions_0.q


|err_estimat|alt_cal_l:cal_l_inst|fp_mult_fun:fp_mult_fun_u1|fp_mult_fun_altera_fp_functions_161_kajft6a:fp_functions_0
a[0] => fpMulTest_impl_DSP0.I_DATA_AZ
a[1] => fpMulTest_impl_DSP0.I_DATA_AZ1
a[2] => fpMulTest_impl_DSP0.I_DATA_AZ2
a[3] => fpMulTest_impl_DSP0.I_DATA_AZ3
a[4] => fpMulTest_impl_DSP0.I_DATA_AZ4
a[5] => fpMulTest_impl_DSP0.I_DATA_AZ5
a[6] => fpMulTest_impl_DSP0.I_DATA_AZ6
a[7] => fpMulTest_impl_DSP0.I_DATA_AZ7
a[8] => fpMulTest_impl_DSP0.I_DATA_AZ8
a[9] => fpMulTest_impl_DSP0.I_DATA_AZ9
a[10] => fpMulTest_impl_DSP0.I_DATA_AZ10
a[11] => fpMulTest_impl_DSP0.I_DATA_AZ11
a[12] => fpMulTest_impl_DSP0.I_DATA_AZ12
a[13] => fpMulTest_impl_DSP0.I_DATA_AZ13
a[14] => fpMulTest_impl_DSP0.I_DATA_AZ14
a[15] => fpMulTest_impl_DSP0.I_DATA_AZ15
a[16] => fpMulTest_impl_DSP0.I_DATA_AZ16
a[17] => fpMulTest_impl_DSP0.I_DATA_AZ17
a[18] => fpMulTest_impl_DSP0.I_DATA_AZ18
a[19] => fpMulTest_impl_DSP0.I_DATA_AZ19
a[20] => fpMulTest_impl_DSP0.I_DATA_AZ20
a[21] => fpMulTest_impl_DSP0.I_DATA_AZ21
a[22] => fpMulTest_impl_DSP0.I_DATA_AZ22
a[23] => fpMulTest_impl_DSP0.I_DATA_AZ23
a[24] => fpMulTest_impl_DSP0.I_DATA_AZ24
a[25] => fpMulTest_impl_DSP0.I_DATA_AZ25
a[26] => fpMulTest_impl_DSP0.I_DATA_AZ26
a[27] => fpMulTest_impl_DSP0.I_DATA_AZ27
a[28] => fpMulTest_impl_DSP0.I_DATA_AZ28
a[29] => fpMulTest_impl_DSP0.I_DATA_AZ29
a[30] => fpMulTest_impl_DSP0.I_DATA_AZ30
a[31] => fpMulTest_impl_DSP0.I_DATA_AZ31
b[0] => fpMulTest_impl_DSP0.DATAAY
b[1] => fpMulTest_impl_DSP0.DATAAY1
b[2] => fpMulTest_impl_DSP0.DATAAY2
b[3] => fpMulTest_impl_DSP0.DATAAY3
b[4] => fpMulTest_impl_DSP0.DATAAY4
b[5] => fpMulTest_impl_DSP0.DATAAY5
b[6] => fpMulTest_impl_DSP0.DATAAY6
b[7] => fpMulTest_impl_DSP0.DATAAY7
b[8] => fpMulTest_impl_DSP0.DATAAY8
b[9] => fpMulTest_impl_DSP0.DATAAY9
b[10] => fpMulTest_impl_DSP0.DATAAY10
b[11] => fpMulTest_impl_DSP0.DATAAY11
b[12] => fpMulTest_impl_DSP0.DATAAY12
b[13] => fpMulTest_impl_DSP0.DATAAY13
b[14] => fpMulTest_impl_DSP0.DATAAY14
b[15] => fpMulTest_impl_DSP0.DATAAY15
b[16] => fpMulTest_impl_DSP0.DATAAY16
b[17] => fpMulTest_impl_DSP0.DATAAY17
b[18] => fpMulTest_impl_DSP0.DATAAY18
b[19] => fpMulTest_impl_DSP0.DATAAY19
b[20] => fpMulTest_impl_DSP0.DATAAY20
b[21] => fpMulTest_impl_DSP0.DATAAY21
b[22] => fpMulTest_impl_DSP0.DATAAY22
b[23] => fpMulTest_impl_DSP0.DATAAY23
b[24] => fpMulTest_impl_DSP0.DATAAY24
b[25] => fpMulTest_impl_DSP0.DATAAY25
b[26] => fpMulTest_impl_DSP0.DATAAY26
b[27] => fpMulTest_impl_DSP0.DATAAY27
b[28] => fpMulTest_impl_DSP0.DATAAY28
b[29] => fpMulTest_impl_DSP0.DATAAY29
b[30] => fpMulTest_impl_DSP0.DATAAY30
b[31] => fpMulTest_impl_DSP0.DATAAY31
en[0] => fpMulTest_impl_DSP0.ENA
q[0] <= fpMulTest_impl_DSP0.DATAOUTA
q[1] <= fpMulTest_impl_DSP0.DATAOUTA1
q[2] <= fpMulTest_impl_DSP0.DATAOUTA2
q[3] <= fpMulTest_impl_DSP0.DATAOUTA3
q[4] <= fpMulTest_impl_DSP0.DATAOUTA4
q[5] <= fpMulTest_impl_DSP0.DATAOUTA5
q[6] <= fpMulTest_impl_DSP0.DATAOUTA6
q[7] <= fpMulTest_impl_DSP0.DATAOUTA7
q[8] <= fpMulTest_impl_DSP0.DATAOUTA8
q[9] <= fpMulTest_impl_DSP0.DATAOUTA9
q[10] <= fpMulTest_impl_DSP0.DATAOUTA10
q[11] <= fpMulTest_impl_DSP0.DATAOUTA11
q[12] <= fpMulTest_impl_DSP0.DATAOUTA12
q[13] <= fpMulTest_impl_DSP0.DATAOUTA13
q[14] <= fpMulTest_impl_DSP0.DATAOUTA14
q[15] <= fpMulTest_impl_DSP0.DATAOUTA15
q[16] <= fpMulTest_impl_DSP0.DATAOUTA16
q[17] <= fpMulTest_impl_DSP0.DATAOUTA17
q[18] <= fpMulTest_impl_DSP0.DATAOUTA18
q[19] <= fpMulTest_impl_DSP0.DATAOUTA19
q[20] <= fpMulTest_impl_DSP0.DATAOUTA20
q[21] <= fpMulTest_impl_DSP0.DATAOUTA21
q[22] <= fpMulTest_impl_DSP0.DATAOUTA22
q[23] <= fpMulTest_impl_DSP0.DATAOUTA23
q[24] <= fpMulTest_impl_DSP0.DATAOUTA24
q[25] <= fpMulTest_impl_DSP0.DATAOUTA25
q[26] <= fpMulTest_impl_DSP0.DATAOUTA26
q[27] <= fpMulTest_impl_DSP0.DATAOUTA27
q[28] <= fpMulTest_impl_DSP0.DATAOUTA28
q[29] <= fpMulTest_impl_DSP0.DATAOUTA29
q[30] <= fpMulTest_impl_DSP0.DATAOUTA30
q[31] <= fpMulTest_impl_DSP0.DATAOUTA31
clk => fpMulTest_impl_DSP0.CLK
areset => fpMulTest_impl_DSP0.ACLR
areset => fpMulTest_impl_DSP0.ACLR1


|err_estimat|alt_cal_l:cal_l_inst|float2int:f2i_e1
clk => o3[0].CLK
clk => o3[1].CLK
clk => o3[2].CLK
clk => o3[3].CLK
clk => o3[4].CLK
clk => o3[5].CLK
clk => o3[6].CLK
clk => o3[7].CLK
clk => o3[8].CLK
clk => o3[9].CLK
clk => o3[10].CLK
clk => o3[11].CLK
clk => o3[12].CLK
clk => o3[13].CLK
clk => o3[14].CLK
clk => o3[15].CLK
clk => o3[16].CLK
clk => o3[17].CLK
clk => o3[18].CLK
clk => o3[19].CLK
clk => o3[20].CLK
clk => o3[21].CLK
clk => o3[22].CLK
clk => o3[23].CLK
clk => o3[24].CLK
clk => o3[25].CLK
clk => o3[26].CLK
clk => o3[27].CLK
clk => o3[28].CLK
clk => o3[29].CLK
clk => o3[30].CLK
clk => sgn.CLK
ce => o3[9].ENA
ce => o3[8].ENA
ce => o3[7].ENA
ce => o3[6].ENA
ce => o3[5].ENA
ce => o3[4].ENA
ce => o3[3].ENA
ce => o3[2].ENA
ce => o3[1].ENA
ce => o3[0].ENA
ce => sgn.ENA
ce => o3[10].ENA
ce => o3[11].ENA
ce => o3[12].ENA
ce => o3[13].ENA
ce => o3[14].ENA
ce => o3[15].ENA
ce => o3[16].ENA
ce => o3[17].ENA
ce => o3[18].ENA
ce => o3[19].ENA
ce => o3[20].ENA
ce => o3[21].ENA
ce => o3[22].ENA
ce => o3[23].ENA
ce => o3[24].ENA
ce => o3[25].ENA
ce => o3[26].ENA
ce => o3[27].ENA
ce => o3[28].ENA
ce => o3[29].ENA
ce => o3[30].ENA
i[0] => ShiftRight0.IN33
i[0] => Equal1.IN31
i[1] => ShiftRight0.IN32
i[1] => Equal1.IN30
i[2] => ShiftRight0.IN31
i[2] => Equal1.IN29
i[3] => ShiftRight0.IN30
i[3] => Equal1.IN28
i[4] => ShiftRight0.IN29
i[4] => Equal1.IN27
i[5] => ShiftRight0.IN28
i[5] => Equal1.IN26
i[6] => ShiftRight0.IN27
i[6] => Equal1.IN25
i[7] => ShiftRight0.IN26
i[7] => Equal1.IN24
i[8] => ShiftRight0.IN25
i[8] => Equal1.IN23
i[9] => ShiftRight0.IN24
i[9] => Equal1.IN22
i[10] => ShiftRight0.IN23
i[10] => Equal1.IN21
i[11] => ShiftRight0.IN22
i[11] => Equal1.IN20
i[12] => ShiftRight0.IN21
i[12] => Equal1.IN19
i[13] => ShiftRight0.IN20
i[13] => Equal1.IN18
i[14] => ShiftRight0.IN19
i[14] => Equal1.IN17
i[15] => ShiftRight0.IN18
i[15] => Equal1.IN16
i[16] => ShiftRight0.IN17
i[16] => Equal1.IN15
i[17] => ShiftRight0.IN16
i[17] => Equal1.IN14
i[18] => ShiftRight0.IN15
i[18] => Equal1.IN13
i[19] => ShiftRight0.IN14
i[19] => Equal1.IN12
i[20] => ShiftRight0.IN13
i[20] => Equal1.IN11
i[21] => ShiftRight0.IN12
i[21] => Equal1.IN10
i[22] => ShiftRight0.IN11
i[22] => Equal1.IN9
i[23] => LessThan1.IN64
i[23] => Add0.IN16
i[23] => Equal2.IN63
i[23] => Equal0.IN31
i[23] => Equal1.IN8
i[24] => LessThan1.IN63
i[24] => Add0.IN15
i[24] => Equal2.IN62
i[24] => Equal0.IN30
i[24] => Equal1.IN7
i[25] => LessThan1.IN62
i[25] => Add0.IN14
i[25] => Equal2.IN61
i[25] => Equal0.IN29
i[25] => Equal1.IN6
i[26] => LessThan1.IN61
i[26] => Add0.IN13
i[26] => Equal2.IN60
i[26] => Equal0.IN28
i[26] => Equal1.IN5
i[27] => LessThan1.IN60
i[27] => Add0.IN12
i[27] => Equal2.IN59
i[27] => Equal0.IN27
i[27] => Equal1.IN4
i[28] => LessThan1.IN59
i[28] => Add0.IN11
i[28] => Equal2.IN58
i[28] => Equal0.IN26
i[28] => Equal1.IN3
i[29] => LessThan1.IN58
i[29] => Add0.IN10
i[29] => Equal2.IN57
i[29] => Equal0.IN25
i[29] => Equal1.IN2
i[30] => LessThan1.IN57
i[30] => Add0.IN9
i[30] => Equal2.IN56
i[30] => Equal0.IN24
i[30] => Equal1.IN1
i[31] => sgn.DATAIN
o[0] <= o3[0].DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o3[1].DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o3[2].DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o3[3].DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o3[4].DB_MAX_OUTPUT_PORT_TYPE
o[5] <= o3[5].DB_MAX_OUTPUT_PORT_TYPE
o[6] <= o3[6].DB_MAX_OUTPUT_PORT_TYPE
o[7] <= o3[7].DB_MAX_OUTPUT_PORT_TYPE
o[8] <= o3[8].DB_MAX_OUTPUT_PORT_TYPE
o[9] <= o3[9].DB_MAX_OUTPUT_PORT_TYPE
o[10] <= o3[10].DB_MAX_OUTPUT_PORT_TYPE
o[11] <= o3[11].DB_MAX_OUTPUT_PORT_TYPE
o[12] <= o3[12].DB_MAX_OUTPUT_PORT_TYPE
o[13] <= o3[13].DB_MAX_OUTPUT_PORT_TYPE
o[14] <= o3[14].DB_MAX_OUTPUT_PORT_TYPE
o[15] <= o3[15].DB_MAX_OUTPUT_PORT_TYPE
o[16] <= o3[16].DB_MAX_OUTPUT_PORT_TYPE
o[17] <= o3[17].DB_MAX_OUTPUT_PORT_TYPE
o[18] <= o3[18].DB_MAX_OUTPUT_PORT_TYPE
o[19] <= o3[19].DB_MAX_OUTPUT_PORT_TYPE
o[20] <= o3[20].DB_MAX_OUTPUT_PORT_TYPE
o[21] <= o3[21].DB_MAX_OUTPUT_PORT_TYPE
o[22] <= o3[22].DB_MAX_OUTPUT_PORT_TYPE
o[23] <= o3[23].DB_MAX_OUTPUT_PORT_TYPE
o[24] <= o3[24].DB_MAX_OUTPUT_PORT_TYPE
o[25] <= o3[25].DB_MAX_OUTPUT_PORT_TYPE
o[26] <= o3[26].DB_MAX_OUTPUT_PORT_TYPE
o[27] <= o3[27].DB_MAX_OUTPUT_PORT_TYPE
o[28] <= o3[28].DB_MAX_OUTPUT_PORT_TYPE
o[29] <= o3[29].DB_MAX_OUTPUT_PORT_TYPE
o[30] <= o3[30].DB_MAX_OUTPUT_PORT_TYPE
o[31] <= sgn.DB_MAX_OUTPUT_PORT_TYPE
overflow <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|err_estimat|alt_cal_l:cal_l_inst|float2int:f2i_1sube1
clk => o3[0].CLK
clk => o3[1].CLK
clk => o3[2].CLK
clk => o3[3].CLK
clk => o3[4].CLK
clk => o3[5].CLK
clk => o3[6].CLK
clk => o3[7].CLK
clk => o3[8].CLK
clk => o3[9].CLK
clk => o3[10].CLK
clk => o3[11].CLK
clk => o3[12].CLK
clk => o3[13].CLK
clk => o3[14].CLK
clk => o3[15].CLK
clk => o3[16].CLK
clk => o3[17].CLK
clk => o3[18].CLK
clk => o3[19].CLK
clk => o3[20].CLK
clk => o3[21].CLK
clk => o3[22].CLK
clk => o3[23].CLK
clk => o3[24].CLK
clk => o3[25].CLK
clk => o3[26].CLK
clk => o3[27].CLK
clk => o3[28].CLK
clk => o3[29].CLK
clk => o3[30].CLK
clk => sgn.CLK
ce => o3[9].ENA
ce => o3[8].ENA
ce => o3[7].ENA
ce => o3[6].ENA
ce => o3[5].ENA
ce => o3[4].ENA
ce => o3[3].ENA
ce => o3[2].ENA
ce => o3[1].ENA
ce => o3[0].ENA
ce => sgn.ENA
ce => o3[10].ENA
ce => o3[11].ENA
ce => o3[12].ENA
ce => o3[13].ENA
ce => o3[14].ENA
ce => o3[15].ENA
ce => o3[16].ENA
ce => o3[17].ENA
ce => o3[18].ENA
ce => o3[19].ENA
ce => o3[20].ENA
ce => o3[21].ENA
ce => o3[22].ENA
ce => o3[23].ENA
ce => o3[24].ENA
ce => o3[25].ENA
ce => o3[26].ENA
ce => o3[27].ENA
ce => o3[28].ENA
ce => o3[29].ENA
ce => o3[30].ENA
i[0] => ShiftRight0.IN33
i[0] => Equal1.IN31
i[1] => ShiftRight0.IN32
i[1] => Equal1.IN30
i[2] => ShiftRight0.IN31
i[2] => Equal1.IN29
i[3] => ShiftRight0.IN30
i[3] => Equal1.IN28
i[4] => ShiftRight0.IN29
i[4] => Equal1.IN27
i[5] => ShiftRight0.IN28
i[5] => Equal1.IN26
i[6] => ShiftRight0.IN27
i[6] => Equal1.IN25
i[7] => ShiftRight0.IN26
i[7] => Equal1.IN24
i[8] => ShiftRight0.IN25
i[8] => Equal1.IN23
i[9] => ShiftRight0.IN24
i[9] => Equal1.IN22
i[10] => ShiftRight0.IN23
i[10] => Equal1.IN21
i[11] => ShiftRight0.IN22
i[11] => Equal1.IN20
i[12] => ShiftRight0.IN21
i[12] => Equal1.IN19
i[13] => ShiftRight0.IN20
i[13] => Equal1.IN18
i[14] => ShiftRight0.IN19
i[14] => Equal1.IN17
i[15] => ShiftRight0.IN18
i[15] => Equal1.IN16
i[16] => ShiftRight0.IN17
i[16] => Equal1.IN15
i[17] => ShiftRight0.IN16
i[17] => Equal1.IN14
i[18] => ShiftRight0.IN15
i[18] => Equal1.IN13
i[19] => ShiftRight0.IN14
i[19] => Equal1.IN12
i[20] => ShiftRight0.IN13
i[20] => Equal1.IN11
i[21] => ShiftRight0.IN12
i[21] => Equal1.IN10
i[22] => ShiftRight0.IN11
i[22] => Equal1.IN9
i[23] => LessThan1.IN64
i[23] => Add0.IN16
i[23] => Equal2.IN63
i[23] => Equal0.IN31
i[23] => Equal1.IN8
i[24] => LessThan1.IN63
i[24] => Add0.IN15
i[24] => Equal2.IN62
i[24] => Equal0.IN30
i[24] => Equal1.IN7
i[25] => LessThan1.IN62
i[25] => Add0.IN14
i[25] => Equal2.IN61
i[25] => Equal0.IN29
i[25] => Equal1.IN6
i[26] => LessThan1.IN61
i[26] => Add0.IN13
i[26] => Equal2.IN60
i[26] => Equal0.IN28
i[26] => Equal1.IN5
i[27] => LessThan1.IN60
i[27] => Add0.IN12
i[27] => Equal2.IN59
i[27] => Equal0.IN27
i[27] => Equal1.IN4
i[28] => LessThan1.IN59
i[28] => Add0.IN11
i[28] => Equal2.IN58
i[28] => Equal0.IN26
i[28] => Equal1.IN3
i[29] => LessThan1.IN58
i[29] => Add0.IN10
i[29] => Equal2.IN57
i[29] => Equal0.IN25
i[29] => Equal1.IN2
i[30] => LessThan1.IN57
i[30] => Add0.IN9
i[30] => Equal2.IN56
i[30] => Equal0.IN24
i[30] => Equal1.IN1
i[31] => sgn.DATAIN
o[0] <= o3[0].DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o3[1].DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o3[2].DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o3[3].DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o3[4].DB_MAX_OUTPUT_PORT_TYPE
o[5] <= o3[5].DB_MAX_OUTPUT_PORT_TYPE
o[6] <= o3[6].DB_MAX_OUTPUT_PORT_TYPE
o[7] <= o3[7].DB_MAX_OUTPUT_PORT_TYPE
o[8] <= o3[8].DB_MAX_OUTPUT_PORT_TYPE
o[9] <= o3[9].DB_MAX_OUTPUT_PORT_TYPE
o[10] <= o3[10].DB_MAX_OUTPUT_PORT_TYPE
o[11] <= o3[11].DB_MAX_OUTPUT_PORT_TYPE
o[12] <= o3[12].DB_MAX_OUTPUT_PORT_TYPE
o[13] <= o3[13].DB_MAX_OUTPUT_PORT_TYPE
o[14] <= o3[14].DB_MAX_OUTPUT_PORT_TYPE
o[15] <= o3[15].DB_MAX_OUTPUT_PORT_TYPE
o[16] <= o3[16].DB_MAX_OUTPUT_PORT_TYPE
o[17] <= o3[17].DB_MAX_OUTPUT_PORT_TYPE
o[18] <= o3[18].DB_MAX_OUTPUT_PORT_TYPE
o[19] <= o3[19].DB_MAX_OUTPUT_PORT_TYPE
o[20] <= o3[20].DB_MAX_OUTPUT_PORT_TYPE
o[21] <= o3[21].DB_MAX_OUTPUT_PORT_TYPE
o[22] <= o3[22].DB_MAX_OUTPUT_PORT_TYPE
o[23] <= o3[23].DB_MAX_OUTPUT_PORT_TYPE
o[24] <= o3[24].DB_MAX_OUTPUT_PORT_TYPE
o[25] <= o3[25].DB_MAX_OUTPUT_PORT_TYPE
o[26] <= o3[26].DB_MAX_OUTPUT_PORT_TYPE
o[27] <= o3[27].DB_MAX_OUTPUT_PORT_TYPE
o[28] <= o3[28].DB_MAX_OUTPUT_PORT_TYPE
o[29] <= o3[29].DB_MAX_OUTPUT_PORT_TYPE
o[30] <= o3[30].DB_MAX_OUTPUT_PORT_TYPE
o[31] <= sgn.DB_MAX_OUTPUT_PORT_TYPE
overflow <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|err_estimat|alt_cal_l:cal_l_inst|qadd:qadd_log2e1
clk => res_vld.CLK
clk => res[0].CLK
clk => res[1].CLK
clk => res[2].CLK
clk => res[3].CLK
clk => res[4].CLK
clk => res[5].CLK
clk => res[6].CLK
clk => res[7].CLK
clk => res[8].CLK
clk => res[9].CLK
clk => res[10].CLK
clk => res[11].CLK
clk => res[12].CLK
clk => res[13].CLK
clk => res[14].CLK
clk => res[15].CLK
clk => res[16].CLK
clk => res[17].CLK
clk => res[18].CLK
clk => res[19].CLK
clk => res[20].CLK
clk => res[21].CLK
clk => res[22].CLK
clk => res[23].CLK
clk => res[24].CLK
clk => res[25].CLK
clk => res[26].CLK
clk => res[27].CLK
clk => res[28].CLK
clk => res[29].CLK
clk => res[30].CLK
clk => res[31].CLK
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res_vld.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res_vld.DATAA
addend[0] => Add0.IN31
addend[0] => LessThan0.IN31
addend[0] => Add2.IN62
addend[0] => Add1.IN31
addend[1] => Add0.IN30
addend[1] => LessThan0.IN30
addend[1] => Add2.IN61
addend[1] => Add1.IN30
addend[2] => Add0.IN29
addend[2] => LessThan0.IN29
addend[2] => Add2.IN60
addend[2] => Add1.IN29
addend[3] => Add0.IN28
addend[3] => LessThan0.IN28
addend[3] => Add2.IN59
addend[3] => Add1.IN28
addend[4] => Add0.IN27
addend[4] => LessThan0.IN27
addend[4] => Add2.IN58
addend[4] => Add1.IN27
addend[5] => Add0.IN26
addend[5] => LessThan0.IN26
addend[5] => Add2.IN57
addend[5] => Add1.IN26
addend[6] => Add0.IN25
addend[6] => LessThan0.IN25
addend[6] => Add2.IN56
addend[6] => Add1.IN25
addend[7] => Add0.IN24
addend[7] => LessThan0.IN24
addend[7] => Add2.IN55
addend[7] => Add1.IN24
addend[8] => Add0.IN23
addend[8] => LessThan0.IN23
addend[8] => Add2.IN54
addend[8] => Add1.IN23
addend[9] => Add0.IN22
addend[9] => LessThan0.IN22
addend[9] => Add2.IN53
addend[9] => Add1.IN22
addend[10] => Add0.IN21
addend[10] => LessThan0.IN21
addend[10] => Add2.IN52
addend[10] => Add1.IN21
addend[11] => Add0.IN20
addend[11] => LessThan0.IN20
addend[11] => Add2.IN51
addend[11] => Add1.IN20
addend[12] => Add0.IN19
addend[12] => LessThan0.IN19
addend[12] => Add2.IN50
addend[12] => Add1.IN19
addend[13] => Add0.IN18
addend[13] => LessThan0.IN18
addend[13] => Add2.IN49
addend[13] => Add1.IN18
addend[14] => Add0.IN17
addend[14] => LessThan0.IN17
addend[14] => Add2.IN48
addend[14] => Add1.IN17
addend[15] => Add0.IN16
addend[15] => LessThan0.IN16
addend[15] => Add2.IN47
addend[15] => Add1.IN16
addend[16] => Add0.IN15
addend[16] => LessThan0.IN15
addend[16] => Add2.IN46
addend[16] => Add1.IN15
addend[17] => Add0.IN14
addend[17] => LessThan0.IN14
addend[17] => Add2.IN45
addend[17] => Add1.IN14
addend[18] => Add0.IN13
addend[18] => LessThan0.IN13
addend[18] => Add2.IN44
addend[18] => Add1.IN13
addend[19] => Add0.IN12
addend[19] => LessThan0.IN12
addend[19] => Add2.IN43
addend[19] => Add1.IN12
addend[20] => Add0.IN11
addend[20] => LessThan0.IN11
addend[20] => Add2.IN42
addend[20] => Add1.IN11
addend[21] => Add0.IN10
addend[21] => LessThan0.IN10
addend[21] => Add2.IN41
addend[21] => Add1.IN10
addend[22] => Add0.IN9
addend[22] => LessThan0.IN9
addend[22] => Add2.IN40
addend[22] => Add1.IN9
addend[23] => Add0.IN8
addend[23] => LessThan0.IN8
addend[23] => Add2.IN39
addend[23] => Add1.IN8
addend[24] => Add0.IN7
addend[24] => LessThan0.IN7
addend[24] => Add2.IN38
addend[24] => Add1.IN7
addend[25] => Add0.IN6
addend[25] => LessThan0.IN6
addend[25] => Add2.IN37
addend[25] => Add1.IN6
addend[26] => Add0.IN5
addend[26] => LessThan0.IN5
addend[26] => Add2.IN36
addend[26] => Add1.IN5
addend[27] => Add0.IN4
addend[27] => LessThan0.IN4
addend[27] => Add2.IN35
addend[27] => Add1.IN4
addend[28] => Add0.IN3
addend[28] => LessThan0.IN3
addend[28] => Add2.IN34
addend[28] => Add1.IN3
addend[29] => Add0.IN2
addend[29] => LessThan0.IN2
addend[29] => Add2.IN33
addend[29] => Add1.IN2
addend[30] => Add0.IN1
addend[30] => LessThan0.IN1
addend[30] => Add2.IN32
addend[30] => Add1.IN1
addend[31] => always0.IN0
addend[31] => res.DATAB
addend[31] => always0.IN0
adder[0] => Add0.IN62
adder[0] => Add1.IN62
adder[0] => LessThan0.IN62
adder[0] => Add2.IN31
adder[1] => Add0.IN61
adder[1] => Add1.IN61
adder[1] => LessThan0.IN61
adder[1] => Add2.IN30
adder[2] => Add0.IN60
adder[2] => Add1.IN60
adder[2] => LessThan0.IN60
adder[2] => Add2.IN29
adder[3] => Add0.IN59
adder[3] => Add1.IN59
adder[3] => LessThan0.IN59
adder[3] => Add2.IN28
adder[4] => Add0.IN58
adder[4] => Add1.IN58
adder[4] => LessThan0.IN58
adder[4] => Add2.IN27
adder[5] => Add0.IN57
adder[5] => Add1.IN57
adder[5] => LessThan0.IN57
adder[5] => Add2.IN26
adder[6] => Add0.IN56
adder[6] => Add1.IN56
adder[6] => LessThan0.IN56
adder[6] => Add2.IN25
adder[7] => Add0.IN55
adder[7] => Add1.IN55
adder[7] => LessThan0.IN55
adder[7] => Add2.IN24
adder[8] => Add0.IN54
adder[8] => Add1.IN54
adder[8] => LessThan0.IN54
adder[8] => Add2.IN23
adder[9] => Add0.IN53
adder[9] => Add1.IN53
adder[9] => LessThan0.IN53
adder[9] => Add2.IN22
adder[10] => Add0.IN52
adder[10] => Add1.IN52
adder[10] => LessThan0.IN52
adder[10] => Add2.IN21
adder[11] => Add0.IN51
adder[11] => Add1.IN51
adder[11] => LessThan0.IN51
adder[11] => Add2.IN20
adder[12] => Add0.IN50
adder[12] => Add1.IN50
adder[12] => LessThan0.IN50
adder[12] => Add2.IN19
adder[13] => Add0.IN49
adder[13] => Add1.IN49
adder[13] => LessThan0.IN49
adder[13] => Add2.IN18
adder[14] => Add0.IN48
adder[14] => Add1.IN48
adder[14] => LessThan0.IN48
adder[14] => Add2.IN17
adder[15] => Add0.IN47
adder[15] => Add1.IN47
adder[15] => LessThan0.IN47
adder[15] => Add2.IN16
adder[16] => Add0.IN46
adder[16] => Add1.IN46
adder[16] => LessThan0.IN46
adder[16] => Add2.IN15
adder[17] => Add0.IN45
adder[17] => Add1.IN45
adder[17] => LessThan0.IN45
adder[17] => Add2.IN14
adder[18] => Add0.IN44
adder[18] => Add1.IN44
adder[18] => LessThan0.IN44
adder[18] => Add2.IN13
adder[19] => Add0.IN43
adder[19] => Add1.IN43
adder[19] => LessThan0.IN43
adder[19] => Add2.IN12
adder[20] => Add0.IN42
adder[20] => Add1.IN42
adder[20] => LessThan0.IN42
adder[20] => Add2.IN11
adder[21] => Add0.IN41
adder[21] => Add1.IN41
adder[21] => LessThan0.IN41
adder[21] => Add2.IN10
adder[22] => Add0.IN40
adder[22] => Add1.IN40
adder[22] => LessThan0.IN40
adder[22] => Add2.IN9
adder[23] => Add0.IN39
adder[23] => Add1.IN39
adder[23] => LessThan0.IN39
adder[23] => Add2.IN8
adder[24] => Add0.IN38
adder[24] => Add1.IN38
adder[24] => LessThan0.IN38
adder[24] => Add2.IN7
adder[25] => Add0.IN37
adder[25] => Add1.IN37
adder[25] => LessThan0.IN37
adder[25] => Add2.IN6
adder[26] => Add0.IN36
adder[26] => Add1.IN36
adder[26] => LessThan0.IN36
adder[26] => Add2.IN5
adder[27] => Add0.IN35
adder[27] => Add1.IN35
adder[27] => LessThan0.IN35
adder[27] => Add2.IN4
adder[28] => Add0.IN34
adder[28] => Add1.IN34
adder[28] => LessThan0.IN34
adder[28] => Add2.IN3
adder[29] => Add0.IN33
adder[29] => Add1.IN33
adder[29] => LessThan0.IN33
adder[29] => Add2.IN2
adder[30] => Add0.IN32
adder[30] => Add1.IN32
adder[30] => LessThan0.IN32
adder[30] => Add2.IN1
adder[31] => always0.IN1
adder[31] => always0.IN1
add_res[0] <= res[0].DB_MAX_OUTPUT_PORT_TYPE
add_res[1] <= res[1].DB_MAX_OUTPUT_PORT_TYPE
add_res[2] <= res[2].DB_MAX_OUTPUT_PORT_TYPE
add_res[3] <= res[3].DB_MAX_OUTPUT_PORT_TYPE
add_res[4] <= res[4].DB_MAX_OUTPUT_PORT_TYPE
add_res[5] <= res[5].DB_MAX_OUTPUT_PORT_TYPE
add_res[6] <= res[6].DB_MAX_OUTPUT_PORT_TYPE
add_res[7] <= res[7].DB_MAX_OUTPUT_PORT_TYPE
add_res[8] <= res[8].DB_MAX_OUTPUT_PORT_TYPE
add_res[9] <= res[9].DB_MAX_OUTPUT_PORT_TYPE
add_res[10] <= res[10].DB_MAX_OUTPUT_PORT_TYPE
add_res[11] <= res[11].DB_MAX_OUTPUT_PORT_TYPE
add_res[12] <= res[12].DB_MAX_OUTPUT_PORT_TYPE
add_res[13] <= res[13].DB_MAX_OUTPUT_PORT_TYPE
add_res[14] <= res[14].DB_MAX_OUTPUT_PORT_TYPE
add_res[15] <= res[15].DB_MAX_OUTPUT_PORT_TYPE
add_res[16] <= res[16].DB_MAX_OUTPUT_PORT_TYPE
add_res[17] <= res[17].DB_MAX_OUTPUT_PORT_TYPE
add_res[18] <= res[18].DB_MAX_OUTPUT_PORT_TYPE
add_res[19] <= res[19].DB_MAX_OUTPUT_PORT_TYPE
add_res[20] <= res[20].DB_MAX_OUTPUT_PORT_TYPE
add_res[21] <= res[21].DB_MAX_OUTPUT_PORT_TYPE
add_res[22] <= res[22].DB_MAX_OUTPUT_PORT_TYPE
add_res[23] <= res[23].DB_MAX_OUTPUT_PORT_TYPE
add_res[24] <= res[24].DB_MAX_OUTPUT_PORT_TYPE
add_res[25] <= res[25].DB_MAX_OUTPUT_PORT_TYPE
add_res[26] <= res[26].DB_MAX_OUTPUT_PORT_TYPE
add_res[27] <= res[27].DB_MAX_OUTPUT_PORT_TYPE
add_res[28] <= res[28].DB_MAX_OUTPUT_PORT_TYPE
add_res[29] <= res[29].DB_MAX_OUTPUT_PORT_TYPE
add_res[30] <= res[30].DB_MAX_OUTPUT_PORT_TYPE
add_res[31] <= res[31].DB_MAX_OUTPUT_PORT_TYPE
add_res_vld <= res_vld.DB_MAX_OUTPUT_PORT_TYPE


|err_estimat|alt_cal_l:cal_l_inst|qadd:qadd_h_e1_sub
clk => res_vld.CLK
clk => res[0].CLK
clk => res[1].CLK
clk => res[2].CLK
clk => res[3].CLK
clk => res[4].CLK
clk => res[5].CLK
clk => res[6].CLK
clk => res[7].CLK
clk => res[8].CLK
clk => res[9].CLK
clk => res[10].CLK
clk => res[11].CLK
clk => res[12].CLK
clk => res[13].CLK
clk => res[14].CLK
clk => res[15].CLK
clk => res[16].CLK
clk => res[17].CLK
clk => res[18].CLK
clk => res[19].CLK
clk => res[20].CLK
clk => res[21].CLK
clk => res[22].CLK
clk => res[23].CLK
clk => res[24].CLK
clk => res[25].CLK
clk => res[26].CLK
clk => res[27].CLK
clk => res[28].CLK
clk => res[29].CLK
clk => res[30].CLK
clk => res[31].CLK
clk => res[32].CLK
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res_vld.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res_vld.DATAA
addend[0] => Add0.IN32
addend[0] => LessThan0.IN32
addend[0] => Add2.IN64
addend[0] => Add1.IN32
addend[1] => Add0.IN31
addend[1] => LessThan0.IN31
addend[1] => Add2.IN63
addend[1] => Add1.IN31
addend[2] => Add0.IN30
addend[2] => LessThan0.IN30
addend[2] => Add2.IN62
addend[2] => Add1.IN30
addend[3] => Add0.IN29
addend[3] => LessThan0.IN29
addend[3] => Add2.IN61
addend[3] => Add1.IN29
addend[4] => Add0.IN28
addend[4] => LessThan0.IN28
addend[4] => Add2.IN60
addend[4] => Add1.IN28
addend[5] => Add0.IN27
addend[5] => LessThan0.IN27
addend[5] => Add2.IN59
addend[5] => Add1.IN27
addend[6] => Add0.IN26
addend[6] => LessThan0.IN26
addend[6] => Add2.IN58
addend[6] => Add1.IN26
addend[7] => Add0.IN25
addend[7] => LessThan0.IN25
addend[7] => Add2.IN57
addend[7] => Add1.IN25
addend[8] => Add0.IN24
addend[8] => LessThan0.IN24
addend[8] => Add2.IN56
addend[8] => Add1.IN24
addend[9] => Add0.IN23
addend[9] => LessThan0.IN23
addend[9] => Add2.IN55
addend[9] => Add1.IN23
addend[10] => Add0.IN22
addend[10] => LessThan0.IN22
addend[10] => Add2.IN54
addend[10] => Add1.IN22
addend[11] => Add0.IN21
addend[11] => LessThan0.IN21
addend[11] => Add2.IN53
addend[11] => Add1.IN21
addend[12] => Add0.IN20
addend[12] => LessThan0.IN20
addend[12] => Add2.IN52
addend[12] => Add1.IN20
addend[13] => Add0.IN19
addend[13] => LessThan0.IN19
addend[13] => Add2.IN51
addend[13] => Add1.IN19
addend[14] => Add0.IN18
addend[14] => LessThan0.IN18
addend[14] => Add2.IN50
addend[14] => Add1.IN18
addend[15] => Add0.IN17
addend[15] => LessThan0.IN17
addend[15] => Add2.IN49
addend[15] => Add1.IN17
addend[16] => Add0.IN16
addend[16] => LessThan0.IN16
addend[16] => Add2.IN48
addend[16] => Add1.IN16
addend[17] => Add0.IN15
addend[17] => LessThan0.IN15
addend[17] => Add2.IN47
addend[17] => Add1.IN15
addend[18] => Add0.IN14
addend[18] => LessThan0.IN14
addend[18] => Add2.IN46
addend[18] => Add1.IN14
addend[19] => Add0.IN13
addend[19] => LessThan0.IN13
addend[19] => Add2.IN45
addend[19] => Add1.IN13
addend[20] => Add0.IN12
addend[20] => LessThan0.IN12
addend[20] => Add2.IN44
addend[20] => Add1.IN12
addend[21] => Add0.IN11
addend[21] => LessThan0.IN11
addend[21] => Add2.IN43
addend[21] => Add1.IN11
addend[22] => Add0.IN10
addend[22] => LessThan0.IN10
addend[22] => Add2.IN42
addend[22] => Add1.IN10
addend[23] => Add0.IN9
addend[23] => LessThan0.IN9
addend[23] => Add2.IN41
addend[23] => Add1.IN9
addend[24] => Add0.IN8
addend[24] => LessThan0.IN8
addend[24] => Add2.IN40
addend[24] => Add1.IN8
addend[25] => Add0.IN7
addend[25] => LessThan0.IN7
addend[25] => Add2.IN39
addend[25] => Add1.IN7
addend[26] => Add0.IN6
addend[26] => LessThan0.IN6
addend[26] => Add2.IN38
addend[26] => Add1.IN6
addend[27] => Add0.IN5
addend[27] => LessThan0.IN5
addend[27] => Add2.IN37
addend[27] => Add1.IN5
addend[28] => Add0.IN4
addend[28] => LessThan0.IN4
addend[28] => Add2.IN36
addend[28] => Add1.IN4
addend[29] => Add0.IN3
addend[29] => LessThan0.IN3
addend[29] => Add2.IN35
addend[29] => Add1.IN3
addend[30] => Add0.IN2
addend[30] => LessThan0.IN2
addend[30] => Add2.IN34
addend[30] => Add1.IN2
addend[31] => Add0.IN1
addend[31] => LessThan0.IN1
addend[31] => Add2.IN33
addend[31] => Add1.IN1
addend[32] => always0.IN0
addend[32] => res.DATAB
addend[32] => always0.IN0
adder[0] => Add0.IN64
adder[0] => Add1.IN64
adder[0] => LessThan0.IN64
adder[0] => Add2.IN32
adder[1] => Add0.IN63
adder[1] => Add1.IN63
adder[1] => LessThan0.IN63
adder[1] => Add2.IN31
adder[2] => Add0.IN62
adder[2] => Add1.IN62
adder[2] => LessThan0.IN62
adder[2] => Add2.IN30
adder[3] => Add0.IN61
adder[3] => Add1.IN61
adder[3] => LessThan0.IN61
adder[3] => Add2.IN29
adder[4] => Add0.IN60
adder[4] => Add1.IN60
adder[4] => LessThan0.IN60
adder[4] => Add2.IN28
adder[5] => Add0.IN59
adder[5] => Add1.IN59
adder[5] => LessThan0.IN59
adder[5] => Add2.IN27
adder[6] => Add0.IN58
adder[6] => Add1.IN58
adder[6] => LessThan0.IN58
adder[6] => Add2.IN26
adder[7] => Add0.IN57
adder[7] => Add1.IN57
adder[7] => LessThan0.IN57
adder[7] => Add2.IN25
adder[8] => Add0.IN56
adder[8] => Add1.IN56
adder[8] => LessThan0.IN56
adder[8] => Add2.IN24
adder[9] => Add0.IN55
adder[9] => Add1.IN55
adder[9] => LessThan0.IN55
adder[9] => Add2.IN23
adder[10] => Add0.IN54
adder[10] => Add1.IN54
adder[10] => LessThan0.IN54
adder[10] => Add2.IN22
adder[11] => Add0.IN53
adder[11] => Add1.IN53
adder[11] => LessThan0.IN53
adder[11] => Add2.IN21
adder[12] => Add0.IN52
adder[12] => Add1.IN52
adder[12] => LessThan0.IN52
adder[12] => Add2.IN20
adder[13] => Add0.IN51
adder[13] => Add1.IN51
adder[13] => LessThan0.IN51
adder[13] => Add2.IN19
adder[14] => Add0.IN50
adder[14] => Add1.IN50
adder[14] => LessThan0.IN50
adder[14] => Add2.IN18
adder[15] => Add0.IN49
adder[15] => Add1.IN49
adder[15] => LessThan0.IN49
adder[15] => Add2.IN17
adder[16] => Add0.IN48
adder[16] => Add1.IN48
adder[16] => LessThan0.IN48
adder[16] => Add2.IN16
adder[17] => Add0.IN47
adder[17] => Add1.IN47
adder[17] => LessThan0.IN47
adder[17] => Add2.IN15
adder[18] => Add0.IN46
adder[18] => Add1.IN46
adder[18] => LessThan0.IN46
adder[18] => Add2.IN14
adder[19] => Add0.IN45
adder[19] => Add1.IN45
adder[19] => LessThan0.IN45
adder[19] => Add2.IN13
adder[20] => Add0.IN44
adder[20] => Add1.IN44
adder[20] => LessThan0.IN44
adder[20] => Add2.IN12
adder[21] => Add0.IN43
adder[21] => Add1.IN43
adder[21] => LessThan0.IN43
adder[21] => Add2.IN11
adder[22] => Add0.IN42
adder[22] => Add1.IN42
adder[22] => LessThan0.IN42
adder[22] => Add2.IN10
adder[23] => Add0.IN41
adder[23] => Add1.IN41
adder[23] => LessThan0.IN41
adder[23] => Add2.IN9
adder[24] => Add0.IN40
adder[24] => Add1.IN40
adder[24] => LessThan0.IN40
adder[24] => Add2.IN8
adder[25] => Add0.IN39
adder[25] => Add1.IN39
adder[25] => LessThan0.IN39
adder[25] => Add2.IN7
adder[26] => Add0.IN38
adder[26] => Add1.IN38
adder[26] => LessThan0.IN38
adder[26] => Add2.IN6
adder[27] => Add0.IN37
adder[27] => Add1.IN37
adder[27] => LessThan0.IN37
adder[27] => Add2.IN5
adder[28] => Add0.IN36
adder[28] => Add1.IN36
adder[28] => LessThan0.IN36
adder[28] => Add2.IN4
adder[29] => Add0.IN35
adder[29] => Add1.IN35
adder[29] => LessThan0.IN35
adder[29] => Add2.IN3
adder[30] => Add0.IN34
adder[30] => Add1.IN34
adder[30] => LessThan0.IN34
adder[30] => Add2.IN2
adder[31] => Add0.IN33
adder[31] => Add1.IN33
adder[31] => LessThan0.IN33
adder[31] => Add2.IN1
adder[32] => always0.IN1
adder[32] => always0.IN1
add_res[0] <= res[0].DB_MAX_OUTPUT_PORT_TYPE
add_res[1] <= res[1].DB_MAX_OUTPUT_PORT_TYPE
add_res[2] <= res[2].DB_MAX_OUTPUT_PORT_TYPE
add_res[3] <= res[3].DB_MAX_OUTPUT_PORT_TYPE
add_res[4] <= res[4].DB_MAX_OUTPUT_PORT_TYPE
add_res[5] <= res[5].DB_MAX_OUTPUT_PORT_TYPE
add_res[6] <= res[6].DB_MAX_OUTPUT_PORT_TYPE
add_res[7] <= res[7].DB_MAX_OUTPUT_PORT_TYPE
add_res[8] <= res[8].DB_MAX_OUTPUT_PORT_TYPE
add_res[9] <= res[9].DB_MAX_OUTPUT_PORT_TYPE
add_res[10] <= res[10].DB_MAX_OUTPUT_PORT_TYPE
add_res[11] <= res[11].DB_MAX_OUTPUT_PORT_TYPE
add_res[12] <= res[12].DB_MAX_OUTPUT_PORT_TYPE
add_res[13] <= res[13].DB_MAX_OUTPUT_PORT_TYPE
add_res[14] <= res[14].DB_MAX_OUTPUT_PORT_TYPE
add_res[15] <= res[15].DB_MAX_OUTPUT_PORT_TYPE
add_res[16] <= res[16].DB_MAX_OUTPUT_PORT_TYPE
add_res[17] <= res[17].DB_MAX_OUTPUT_PORT_TYPE
add_res[18] <= res[18].DB_MAX_OUTPUT_PORT_TYPE
add_res[19] <= res[19].DB_MAX_OUTPUT_PORT_TYPE
add_res[20] <= res[20].DB_MAX_OUTPUT_PORT_TYPE
add_res[21] <= res[21].DB_MAX_OUTPUT_PORT_TYPE
add_res[22] <= res[22].DB_MAX_OUTPUT_PORT_TYPE
add_res[23] <= res[23].DB_MAX_OUTPUT_PORT_TYPE
add_res[24] <= res[24].DB_MAX_OUTPUT_PORT_TYPE
add_res[25] <= res[25].DB_MAX_OUTPUT_PORT_TYPE
add_res[26] <= res[26].DB_MAX_OUTPUT_PORT_TYPE
add_res[27] <= res[27].DB_MAX_OUTPUT_PORT_TYPE
add_res[28] <= res[28].DB_MAX_OUTPUT_PORT_TYPE
add_res[29] <= res[29].DB_MAX_OUTPUT_PORT_TYPE
add_res[30] <= res[30].DB_MAX_OUTPUT_PORT_TYPE
add_res[31] <= res[31].DB_MAX_OUTPUT_PORT_TYPE
add_res[32] <= res[32].DB_MAX_OUTPUT_PORT_TYPE
add_res_vld <= res_vld.DB_MAX_OUTPUT_PORT_TYPE


|err_estimat|alt_cal_l:cal_l_inst|qadd:qadd_h_e1_sub0
clk => res_vld.CLK
clk => res[0].CLK
clk => res[1].CLK
clk => res[2].CLK
clk => res[3].CLK
clk => res[4].CLK
clk => res[5].CLK
clk => res[6].CLK
clk => res[7].CLK
clk => res[8].CLK
clk => res[9].CLK
clk => res[10].CLK
clk => res[11].CLK
clk => res[12].CLK
clk => res[13].CLK
clk => res[14].CLK
clk => res[15].CLK
clk => res[16].CLK
clk => res[17].CLK
clk => res[18].CLK
clk => res[19].CLK
clk => res[20].CLK
clk => res[21].CLK
clk => res[22].CLK
clk => res[23].CLK
clk => res[24].CLK
clk => res[25].CLK
clk => res[26].CLK
clk => res[27].CLK
clk => res[28].CLK
clk => res[29].CLK
clk => res[30].CLK
clk => res[31].CLK
clk => res[32].CLK
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res.OUTPUTSELECT
rst => res_vld.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res.OUTPUTSELECT
i_start => res_vld.DATAA
addend[0] => Add0.IN32
addend[0] => LessThan0.IN32
addend[0] => Add2.IN64
addend[0] => Add1.IN32
addend[1] => Add0.IN31
addend[1] => LessThan0.IN31
addend[1] => Add2.IN63
addend[1] => Add1.IN31
addend[2] => Add0.IN30
addend[2] => LessThan0.IN30
addend[2] => Add2.IN62
addend[2] => Add1.IN30
addend[3] => Add0.IN29
addend[3] => LessThan0.IN29
addend[3] => Add2.IN61
addend[3] => Add1.IN29
addend[4] => Add0.IN28
addend[4] => LessThan0.IN28
addend[4] => Add2.IN60
addend[4] => Add1.IN28
addend[5] => Add0.IN27
addend[5] => LessThan0.IN27
addend[5] => Add2.IN59
addend[5] => Add1.IN27
addend[6] => Add0.IN26
addend[6] => LessThan0.IN26
addend[6] => Add2.IN58
addend[6] => Add1.IN26
addend[7] => Add0.IN25
addend[7] => LessThan0.IN25
addend[7] => Add2.IN57
addend[7] => Add1.IN25
addend[8] => Add0.IN24
addend[8] => LessThan0.IN24
addend[8] => Add2.IN56
addend[8] => Add1.IN24
addend[9] => Add0.IN23
addend[9] => LessThan0.IN23
addend[9] => Add2.IN55
addend[9] => Add1.IN23
addend[10] => Add0.IN22
addend[10] => LessThan0.IN22
addend[10] => Add2.IN54
addend[10] => Add1.IN22
addend[11] => Add0.IN21
addend[11] => LessThan0.IN21
addend[11] => Add2.IN53
addend[11] => Add1.IN21
addend[12] => Add0.IN20
addend[12] => LessThan0.IN20
addend[12] => Add2.IN52
addend[12] => Add1.IN20
addend[13] => Add0.IN19
addend[13] => LessThan0.IN19
addend[13] => Add2.IN51
addend[13] => Add1.IN19
addend[14] => Add0.IN18
addend[14] => LessThan0.IN18
addend[14] => Add2.IN50
addend[14] => Add1.IN18
addend[15] => Add0.IN17
addend[15] => LessThan0.IN17
addend[15] => Add2.IN49
addend[15] => Add1.IN17
addend[16] => Add0.IN16
addend[16] => LessThan0.IN16
addend[16] => Add2.IN48
addend[16] => Add1.IN16
addend[17] => Add0.IN15
addend[17] => LessThan0.IN15
addend[17] => Add2.IN47
addend[17] => Add1.IN15
addend[18] => Add0.IN14
addend[18] => LessThan0.IN14
addend[18] => Add2.IN46
addend[18] => Add1.IN14
addend[19] => Add0.IN13
addend[19] => LessThan0.IN13
addend[19] => Add2.IN45
addend[19] => Add1.IN13
addend[20] => Add0.IN12
addend[20] => LessThan0.IN12
addend[20] => Add2.IN44
addend[20] => Add1.IN12
addend[21] => Add0.IN11
addend[21] => LessThan0.IN11
addend[21] => Add2.IN43
addend[21] => Add1.IN11
addend[22] => Add0.IN10
addend[22] => LessThan0.IN10
addend[22] => Add2.IN42
addend[22] => Add1.IN10
addend[23] => Add0.IN9
addend[23] => LessThan0.IN9
addend[23] => Add2.IN41
addend[23] => Add1.IN9
addend[24] => Add0.IN8
addend[24] => LessThan0.IN8
addend[24] => Add2.IN40
addend[24] => Add1.IN8
addend[25] => Add0.IN7
addend[25] => LessThan0.IN7
addend[25] => Add2.IN39
addend[25] => Add1.IN7
addend[26] => Add0.IN6
addend[26] => LessThan0.IN6
addend[26] => Add2.IN38
addend[26] => Add1.IN6
addend[27] => Add0.IN5
addend[27] => LessThan0.IN5
addend[27] => Add2.IN37
addend[27] => Add1.IN5
addend[28] => Add0.IN4
addend[28] => LessThan0.IN4
addend[28] => Add2.IN36
addend[28] => Add1.IN4
addend[29] => Add0.IN3
addend[29] => LessThan0.IN3
addend[29] => Add2.IN35
addend[29] => Add1.IN3
addend[30] => Add0.IN2
addend[30] => LessThan0.IN2
addend[30] => Add2.IN34
addend[30] => Add1.IN2
addend[31] => Add0.IN1
addend[31] => LessThan0.IN1
addend[31] => Add2.IN33
addend[31] => Add1.IN1
addend[32] => always0.IN0
addend[32] => res.DATAB
addend[32] => always0.IN0
adder[0] => Add0.IN64
adder[0] => Add1.IN64
adder[0] => LessThan0.IN64
adder[0] => Add2.IN32
adder[1] => Add0.IN63
adder[1] => Add1.IN63
adder[1] => LessThan0.IN63
adder[1] => Add2.IN31
adder[2] => Add0.IN62
adder[2] => Add1.IN62
adder[2] => LessThan0.IN62
adder[2] => Add2.IN30
adder[3] => Add0.IN61
adder[3] => Add1.IN61
adder[3] => LessThan0.IN61
adder[3] => Add2.IN29
adder[4] => Add0.IN60
adder[4] => Add1.IN60
adder[4] => LessThan0.IN60
adder[4] => Add2.IN28
adder[5] => Add0.IN59
adder[5] => Add1.IN59
adder[5] => LessThan0.IN59
adder[5] => Add2.IN27
adder[6] => Add0.IN58
adder[6] => Add1.IN58
adder[6] => LessThan0.IN58
adder[6] => Add2.IN26
adder[7] => Add0.IN57
adder[7] => Add1.IN57
adder[7] => LessThan0.IN57
adder[7] => Add2.IN25
adder[8] => Add0.IN56
adder[8] => Add1.IN56
adder[8] => LessThan0.IN56
adder[8] => Add2.IN24
adder[9] => Add0.IN55
adder[9] => Add1.IN55
adder[9] => LessThan0.IN55
adder[9] => Add2.IN23
adder[10] => Add0.IN54
adder[10] => Add1.IN54
adder[10] => LessThan0.IN54
adder[10] => Add2.IN22
adder[11] => Add0.IN53
adder[11] => Add1.IN53
adder[11] => LessThan0.IN53
adder[11] => Add2.IN21
adder[12] => Add0.IN52
adder[12] => Add1.IN52
adder[12] => LessThan0.IN52
adder[12] => Add2.IN20
adder[13] => Add0.IN51
adder[13] => Add1.IN51
adder[13] => LessThan0.IN51
adder[13] => Add2.IN19
adder[14] => Add0.IN50
adder[14] => Add1.IN50
adder[14] => LessThan0.IN50
adder[14] => Add2.IN18
adder[15] => Add0.IN49
adder[15] => Add1.IN49
adder[15] => LessThan0.IN49
adder[15] => Add2.IN17
adder[16] => Add0.IN48
adder[16] => Add1.IN48
adder[16] => LessThan0.IN48
adder[16] => Add2.IN16
adder[17] => Add0.IN47
adder[17] => Add1.IN47
adder[17] => LessThan0.IN47
adder[17] => Add2.IN15
adder[18] => Add0.IN46
adder[18] => Add1.IN46
adder[18] => LessThan0.IN46
adder[18] => Add2.IN14
adder[19] => Add0.IN45
adder[19] => Add1.IN45
adder[19] => LessThan0.IN45
adder[19] => Add2.IN13
adder[20] => Add0.IN44
adder[20] => Add1.IN44
adder[20] => LessThan0.IN44
adder[20] => Add2.IN12
adder[21] => Add0.IN43
adder[21] => Add1.IN43
adder[21] => LessThan0.IN43
adder[21] => Add2.IN11
adder[22] => Add0.IN42
adder[22] => Add1.IN42
adder[22] => LessThan0.IN42
adder[22] => Add2.IN10
adder[23] => Add0.IN41
adder[23] => Add1.IN41
adder[23] => LessThan0.IN41
adder[23] => Add2.IN9
adder[24] => Add0.IN40
adder[24] => Add1.IN40
adder[24] => LessThan0.IN40
adder[24] => Add2.IN8
adder[25] => Add0.IN39
adder[25] => Add1.IN39
adder[25] => LessThan0.IN39
adder[25] => Add2.IN7
adder[26] => Add0.IN38
adder[26] => Add1.IN38
adder[26] => LessThan0.IN38
adder[26] => Add2.IN6
adder[27] => Add0.IN37
adder[27] => Add1.IN37
adder[27] => LessThan0.IN37
adder[27] => Add2.IN5
adder[28] => Add0.IN36
adder[28] => Add1.IN36
adder[28] => LessThan0.IN36
adder[28] => Add2.IN4
adder[29] => Add0.IN35
adder[29] => Add1.IN35
adder[29] => LessThan0.IN35
adder[29] => Add2.IN3
adder[30] => Add0.IN34
adder[30] => Add1.IN34
adder[30] => LessThan0.IN34
adder[30] => Add2.IN2
adder[31] => Add0.IN33
adder[31] => Add1.IN33
adder[31] => LessThan0.IN33
adder[31] => Add2.IN1
adder[32] => always0.IN1
adder[32] => always0.IN1
add_res[0] <= res[0].DB_MAX_OUTPUT_PORT_TYPE
add_res[1] <= res[1].DB_MAX_OUTPUT_PORT_TYPE
add_res[2] <= res[2].DB_MAX_OUTPUT_PORT_TYPE
add_res[3] <= res[3].DB_MAX_OUTPUT_PORT_TYPE
add_res[4] <= res[4].DB_MAX_OUTPUT_PORT_TYPE
add_res[5] <= res[5].DB_MAX_OUTPUT_PORT_TYPE
add_res[6] <= res[6].DB_MAX_OUTPUT_PORT_TYPE
add_res[7] <= res[7].DB_MAX_OUTPUT_PORT_TYPE
add_res[8] <= res[8].DB_MAX_OUTPUT_PORT_TYPE
add_res[9] <= res[9].DB_MAX_OUTPUT_PORT_TYPE
add_res[10] <= res[10].DB_MAX_OUTPUT_PORT_TYPE
add_res[11] <= res[11].DB_MAX_OUTPUT_PORT_TYPE
add_res[12] <= res[12].DB_MAX_OUTPUT_PORT_TYPE
add_res[13] <= res[13].DB_MAX_OUTPUT_PORT_TYPE
add_res[14] <= res[14].DB_MAX_OUTPUT_PORT_TYPE
add_res[15] <= res[15].DB_MAX_OUTPUT_PORT_TYPE
add_res[16] <= res[16].DB_MAX_OUTPUT_PORT_TYPE
add_res[17] <= res[17].DB_MAX_OUTPUT_PORT_TYPE
add_res[18] <= res[18].DB_MAX_OUTPUT_PORT_TYPE
add_res[19] <= res[19].DB_MAX_OUTPUT_PORT_TYPE
add_res[20] <= res[20].DB_MAX_OUTPUT_PORT_TYPE
add_res[21] <= res[21].DB_MAX_OUTPUT_PORT_TYPE
add_res[22] <= res[22].DB_MAX_OUTPUT_PORT_TYPE
add_res[23] <= res[23].DB_MAX_OUTPUT_PORT_TYPE
add_res[24] <= res[24].DB_MAX_OUTPUT_PORT_TYPE
add_res[25] <= res[25].DB_MAX_OUTPUT_PORT_TYPE
add_res[26] <= res[26].DB_MAX_OUTPUT_PORT_TYPE
add_res[27] <= res[27].DB_MAX_OUTPUT_PORT_TYPE
add_res[28] <= res[28].DB_MAX_OUTPUT_PORT_TYPE
add_res[29] <= res[29].DB_MAX_OUTPUT_PORT_TYPE
add_res[30] <= res[30].DB_MAX_OUTPUT_PORT_TYPE
add_res[31] <= res[31].DB_MAX_OUTPUT_PORT_TYPE
add_res[32] <= res[32].DB_MAX_OUTPUT_PORT_TYPE
add_res_vld <= res_vld.DB_MAX_OUTPUT_PORT_TYPE


