// Seed: 2034394200
module module_0 (
    output tri1 id_0,
    output wire id_1,
    input  tri0 id_2
);
endmodule
module module_1 (
    output tri0 id_0,
    input supply0 id_1,
    output tri1 id_2,
    input uwire id_3,
    input supply0 id_4,
    output tri1 id_5,
    input tri id_6,
    input wand id_7,
    input tri1 id_8,
    input wor id_9,
    input wor id_10
);
  logic id_12;
  module_0 modCall_1 (
      id_5,
      id_0,
      id_8
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_2 (
    output supply1 id_0
);
  wire id_2 = id_2;
endmodule
module module_3 #(
    parameter id_1 = 32'd28,
    parameter id_4 = 32'd99
) (
    output supply1 id_0,
    input tri1 _id_1,
    output supply0 id_2
);
  wire _id_4;
  if (1) begin : LABEL_0
    wire [id_1 : -1] id_5;
  end
  logic id_6;
  logic id_7;
  ;
  if (-1) begin : LABEL_1
    logic [1 : -1  ?  id_1 : -1 'h0] id_8 = id_4;
  end
  logic [1  +  id_4 : 1] id_9;
  ;
  module_2 modCall_1 (id_0);
endmodule
