INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ramdas/Vidyaleap/SystemVerilog/arbitor/arbitor.srcs/sources_1/new/arb_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ramdas/Vidyaleap/SystemVerilog/arbitor/arbitor.srcs/sources_1/new/arb_with_ifc.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'arb_if' [/home/ramdas/Vidyaleap/SystemVerilog/arbitor/arbitor.srcs/sources_1/new/arb_if.sv:4]
INFO: [VRFC 10-311] analyzing module arb_with_ifc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ramdas/Vidyaleap/SystemVerilog/arbitor/arbitor.srcs/sources_1/new/monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ramdas/Vidyaleap/SystemVerilog/arbitor/arbitor.srcs/sources_1/new/test_with_ifc.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/ramdas/Vidyaleap/SystemVerilog/arbitor/arbitor.srcs/sources_1/new/test_with_ifc.sv:18]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ramdas/Vidyaleap/SystemVerilog/arbitor/arbitor.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
