{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1766427828831 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1766427828832 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 22 23:23:48 2025 " "Processing started: Mon Dec 22 23:23:48 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1766427828832 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766427828832 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISCV_Fibonacci -c DE1_SoC_TOP " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISCV_Fibonacci -c DE1_SoC_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766427828833 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1766427829682 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1766427829682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit_New " "Found entity 1: Control_Unit_New" {  } { { "Control_Unit.sv" "" { Text "C:/Users/afnan/Downloads/CAO/Control_Unit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766427845382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766427845382 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux Top.sv " "Entity \"mux\" obtained from \"Top.sv\" instead of from Quartus Prime megafunction library" {  } { { "Top.sv" "" { Text "C:/Users/afnan/Downloads/CAO/Top.sv" 12 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1766427845386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 3 3 " "Found 3 design units, including 3 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "Top.sv" "" { Text "C:/Users/afnan/Downloads/CAO/Top.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766427845387 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux " "Found entity 2: mux" {  } { { "Top.sv" "" { Text "C:/Users/afnan/Downloads/CAO/Top.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766427845387 ""} { "Info" "ISGN_ENTITY_NAME" "3 Top " "Found entity 3: Top" {  } { { "Top.sv" "" { Text "C:/Users/afnan/Downloads/CAO/Top.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766427845387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766427845387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.sv 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSeg " "Found entity 1: SevenSeg" {  } { { "SevenSeg.sv" "" { Text "C:/Users/afnan/Downloads/CAO/SevenSeg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766427845390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766427845390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Reg_file " "Found entity 1: Reg_file" {  } { { "Reg_file.sv" "" { Text "C:/Users/afnan/Downloads/CAO/Reg_file.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766427845396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766427845396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file program_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Program_Counter " "Found entity 1: Program_Counter" {  } { { "Program_Counter.sv" "" { Text "C:/Users/afnan/Downloads/CAO/Program_Counter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766427845399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766427845399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_reg.sv 3 3 " "Found 3 design units, including 3 entities, in source file pipe_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipe_reg " "Found entity 1: pipe_reg" {  } { { "pipe_reg.sv" "" { Text "C:/Users/afnan/Downloads/CAO/pipe_reg.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766427845403 ""} { "Info" "ISGN_ENTITY_NAME" "2 pipe_reg_with_low " "Found entity 2: pipe_reg_with_low" {  } { { "pipe_reg.sv" "" { Text "C:/Users/afnan/Downloads/CAO/pipe_reg.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766427845403 ""} { "Info" "ISGN_ENTITY_NAME" "3 pipe_reg_with_flush " "Found entity 3: pipe_reg_with_flush" {  } { { "pipe_reg.sv" "" { Text "C:/Users/afnan/Downloads/CAO/pipe_reg.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766427845403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766427845403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4x1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_4x1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4x1 " "Found entity 1: mux_4x1" {  } { { "mux_4x1.sv" "" { Text "C:/Users/afnan/Downloads/CAO/mux_4x1.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766427845406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766427845406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux_2x1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux_2x1.sv" "" { Text "C:/Users/afnan/Downloads/CAO/mux_2x1.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766427845411 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux2x1_Hazard " "Found entity 2: mux2x1_Hazard" {  } { { "mux_2x1.sv" "" { Text "C:/Users/afnan/Downloads/CAO/mux_2x1.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766427845411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766427845411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file inst_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 inst_mem " "Found entity 1: inst_mem" {  } { { "inst_mem.sv" "" { Text "C:/Users/afnan/Downloads/CAO/inst_mem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766427845415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766427845415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imm_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file imm_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imm_gen " "Found entity 1: imm_gen" {  } { { "imm_gen.sv" "" { Text "C:/Users/afnan/Downloads/CAO/imm_gen.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766427845418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766427845418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard_detection.sv 1 1 " "Found 1 design units, including 1 entities, in source file hazard_detection.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_detection " "Found entity 1: hazard_detection" {  } { { "hazard_detection.sv" "" { Text "C:/Users/afnan/Downloads/CAO/hazard_detection.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766427845422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766427845422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fwd_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file fwd_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fwd_logic " "Found entity 1: fwd_logic" {  } { { "fwd_logic.sv" "" { Text "C:/Users/afnan/Downloads/CAO/fwd_logic.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766427845426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766427845426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flush.sv 1 1 " "Found 1 design units, including 1 entities, in source file flush.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Flush " "Found entity 1: Flush" {  } { { "Flush.sv" "" { Text "C:/Users/afnan/Downloads/CAO/Flush.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766427845429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766427845429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file dmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DMEM " "Found entity 1: DMEM" {  } { { "DMEM.sv" "" { Text "C:/Users/afnan/Downloads/CAO/DMEM.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766427845433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766427845433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_TOP " "Found entity 1: DE1_SoC_TOP" {  } { { "DE1_SoC_TOP.sv" "" { Text "C:/Users/afnan/Downloads/CAO/DE1_SoC_TOP.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766427845436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766427845436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_selector.sv 1 1 " "Found 1 design units, including 1 entities, in source file branch_selector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Branch_Selector " "Found entity 1: Branch_Selector" {  } { { "Branch_Selector.sv" "" { Text "C:/Users/afnan/Downloads/CAO/Branch_Selector.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766427845441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766427845441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_comp.sv 1 1 " "Found 1 design units, including 1 entities, in source file branch_comp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 branch_comp " "Found entity 1: branch_comp" {  } { { "branch_comp.sv" "" { Text "C:/Users/afnan/Downloads/CAO/branch_comp.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766427845445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766427845445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barrel_shifter.sv 1 1 " "Found 1 design units, including 1 entities, in source file barrel_shifter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Barrel_Shifter " "Found entity 1: Barrel_Shifter" {  } { { "Barrel_Shifter.sv" "" { Text "C:/Users/afnan/Downloads/CAO/Barrel_Shifter.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766427845449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766427845449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_logic " "Found entity 1: alu_logic" {  } { { "alu_logic.sv" "" { Text "C:/Users/afnan/Downloads/CAO/alu_logic.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766427845453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766427845453 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC_TOP " "Elaborating entity \"DE1_SoC_TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1766427845537 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 DE1_SoC_TOP.sv(16) " "Verilog HDL assignment warning at DE1_SoC_TOP.sv(16): truncated value with size 32 to match size of target (26)" {  } { { "DE1_SoC_TOP.sv" "" { Text "C:/Users/afnan/Downloads/CAO/DE1_SoC_TOP.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766427845538 "|DE1_SoC_TOP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Top Top:CPU_Instance " "Elaborating entity \"Top\" for hierarchy \"Top:CPU_Instance\"" {  } { { "DE1_SoC_TOP.sv" "CPU_Instance" { Text "C:/Users/afnan/Downloads/CAO/DE1_SoC_TOP.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766427845540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Program_Counter Top:CPU_Instance\|Program_Counter:PC " "Elaborating entity \"Program_Counter\" for hierarchy \"Top:CPU_Instance\|Program_Counter:PC\"" {  } { { "Top.sv" "PC" { Text "C:/Users/afnan/Downloads/CAO/Top.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766427845547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_mem Top:CPU_Instance\|inst_mem:IMem " "Elaborating entity \"inst_mem\" for hierarchy \"Top:CPU_Instance\|inst_mem:IMem\"" {  } { { "Top.sv" "IMem" { Text "C:/Users/afnan/Downloads/CAO/Top.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766427845550 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "registers.data_a 0 inst_mem.sv(2) " "Net \"registers.data_a\" at inst_mem.sv(2) has no driver or initial value, using a default initial value '0'" {  } { { "inst_mem.sv" "" { Text "C:/Users/afnan/Downloads/CAO/inst_mem.sv" 2 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766427845551 "|DE1_SoC_TOP|Top:CPU_Instance|inst_mem:IMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "registers.waddr_a 0 inst_mem.sv(2) " "Net \"registers.waddr_a\" at inst_mem.sv(2) has no driver or initial value, using a default initial value '0'" {  } { { "inst_mem.sv" "" { Text "C:/Users/afnan/Downloads/CAO/inst_mem.sv" 2 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766427845551 "|DE1_SoC_TOP|Top:CPU_Instance|inst_mem:IMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "registers.we_a 0 inst_mem.sv(2) " "Net \"registers.we_a\" at inst_mem.sv(2) has no driver or initial value, using a default initial value '0'" {  } { { "inst_mem.sv" "" { Text "C:/Users/afnan/Downloads/CAO/inst_mem.sv" 2 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766427845551 "|DE1_SoC_TOP|Top:CPU_Instance|inst_mem:IMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder Top:CPU_Instance\|adder:PC_Adder " "Elaborating entity \"adder\" for hierarchy \"Top:CPU_Instance\|adder:PC_Adder\"" {  } { { "Top.sv" "PC_Adder" { Text "C:/Users/afnan/Downloads/CAO/Top.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766427845552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux Top:CPU_Instance\|mux:MUX_PC " "Elaborating entity \"mux\" for hierarchy \"Top:CPU_Instance\|mux:MUX_PC\"" {  } { { "Top.sv" "MUX_PC" { Text "C:/Users/afnan/Downloads/CAO/Top.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766427845554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_reg_with_low Top:CPU_Instance\|pipe_reg_with_low:reg_Fetch " "Elaborating entity \"pipe_reg_with_low\" for hierarchy \"Top:CPU_Instance\|pipe_reg_with_low:reg_Fetch\"" {  } { { "Top.sv" "reg_Fetch" { Text "C:/Users/afnan/Downloads/CAO/Top.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766427845555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_detection Top:CPU_Instance\|hazard_detection:Hazard_Detect " "Elaborating entity \"hazard_detection\" for hierarchy \"Top:CPU_Instance\|hazard_detection:Hazard_Detect\"" {  } { { "Top.sv" "Hazard_Detect" { Text "C:/Users/afnan/Downloads/CAO/Top.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766427845560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_file Top:CPU_Instance\|Reg_file:RF " "Elaborating entity \"Reg_file\" for hierarchy \"Top:CPU_Instance\|Reg_file:RF\"" {  } { { "Top.sv" "RF" { Text "C:/Users/afnan/Downloads/CAO/Top.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766427845563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm_gen Top:CPU_Instance\|imm_gen:IM_Gen " "Elaborating entity \"imm_gen\" for hierarchy \"Top:CPU_Instance\|imm_gen:IM_Gen\"" {  } { { "Top.sv" "IM_Gen" { Text "C:/Users/afnan/Downloads/CAO/Top.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766427845581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit_New Top:CPU_Instance\|Control_Unit_New:CU " "Elaborating entity \"Control_Unit_New\" for hierarchy \"Top:CPU_Instance\|Control_Unit_New:CU\"" {  } { { "Top.sv" "CU" { Text "C:/Users/afnan/Downloads/CAO/Top.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766427845583 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Control_Unit.sv(34) " "Verilog HDL Case Statement warning at Control_Unit.sv(34): incomplete case statement has no default case item" {  } { { "Control_Unit.sv" "" { Text "C:/Users/afnan/Downloads/CAO/Control_Unit.sv" 34 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1766427845585 "|DE1_SoC_TOP|Top:CPU_Instance|Control_Unit_New:CU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_reg_with_flush Top:CPU_Instance\|pipe_reg_with_flush:reg_Decode " "Elaborating entity \"pipe_reg_with_flush\" for hierarchy \"Top:CPU_Instance\|pipe_reg_with_flush:reg_Decode\"" {  } { { "Top.sv" "reg_Decode" { Text "C:/Users/afnan/Downloads/CAO/Top.sv" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766427845586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 Top:CPU_Instance\|mux2x1:M1 " "Elaborating entity \"mux2x1\" for hierarchy \"Top:CPU_Instance\|mux2x1:M1\"" {  } { { "Top.sv" "M1" { Text "C:/Users/afnan/Downloads/CAO/Top.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766427845590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Branch_Selector Top:CPU_Instance\|Branch_Selector:BS " "Elaborating entity \"Branch_Selector\" for hierarchy \"Top:CPU_Instance\|Branch_Selector:BS\"" {  } { { "Top.sv" "BS" { Text "C:/Users/afnan/Downloads/CAO/Top.sv" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766427845593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4x1 Top:CPU_Instance\|mux_4x1:Fwd_Mux_A " "Elaborating entity \"mux_4x1\" for hierarchy \"Top:CPU_Instance\|mux_4x1:Fwd_Mux_A\"" {  } { { "Top.sv" "Fwd_Mux_A" { Text "C:/Users/afnan/Downloads/CAO/Top.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766427845596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_logic Top:CPU_Instance\|alu_logic:ALU " "Elaborating entity \"alu_logic\" for hierarchy \"Top:CPU_Instance\|alu_logic:ALU\"" {  } { { "Top.sv" "ALU" { Text "C:/Users/afnan/Downloads/CAO/Top.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766427845598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Barrel_Shifter Top:CPU_Instance\|alu_logic:ALU\|Barrel_Shifter:BS " "Elaborating entity \"Barrel_Shifter\" for hierarchy \"Top:CPU_Instance\|alu_logic:ALU\|Barrel_Shifter:BS\"" {  } { { "alu_logic.sv" "BS" { Text "C:/Users/afnan/Downloads/CAO/alu_logic.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766427845601 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out Barrel_Shifter.sv(54) " "Verilog HDL Always Construct warning at Barrel_Shifter.sv(54): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "Barrel_Shifter.sv" "" { Text "C:/Users/afnan/Downloads/CAO/Barrel_Shifter.sv" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1766427845604 "|DE1_SoC_TOP|Top:CPU_Instance|alu_logic:ALU|Barrel_Shifter:BS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] Barrel_Shifter.sv(93) " "Inferred latch for \"out\[0\]\" at Barrel_Shifter.sv(93)" {  } { { "Barrel_Shifter.sv" "" { Text "C:/Users/afnan/Downloads/CAO/Barrel_Shifter.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766427845604 "|DE1_SoC_TOP|Top:CPU_Instance|alu_logic:ALU|Barrel_Shifter:BS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] Barrel_Shifter.sv(93) " "Inferred latch for \"out\[1\]\" at Barrel_Shifter.sv(93)" {  } { { "Barrel_Shifter.sv" "" { Text "C:/Users/afnan/Downloads/CAO/Barrel_Shifter.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766427845604 "|DE1_SoC_TOP|Top:CPU_Instance|alu_logic:ALU|Barrel_Shifter:BS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] Barrel_Shifter.sv(93) " "Inferred latch for \"out\[2\]\" at Barrel_Shifter.sv(93)" {  } { { "Barrel_Shifter.sv" "" { Text "C:/Users/afnan/Downloads/CAO/Barrel_Shifter.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766427845604 "|DE1_SoC_TOP|Top:CPU_Instance|alu_logic:ALU|Barrel_Shifter:BS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] Barrel_Shifter.sv(93) " "Inferred latch for \"out\[3\]\" at Barrel_Shifter.sv(93)" {  } { { "Barrel_Shifter.sv" "" { Text "C:/Users/afnan/Downloads/CAO/Barrel_Shifter.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766427845604 "|DE1_SoC_TOP|Top:CPU_Instance|alu_logic:ALU|Barrel_Shifter:BS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] Barrel_Shifter.sv(93) " "Inferred latch for \"out\[4\]\" at Barrel_Shifter.sv(93)" {  } { { "Barrel_Shifter.sv" "" { Text "C:/Users/afnan/Downloads/CAO/Barrel_Shifter.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766427845604 "|DE1_SoC_TOP|Top:CPU_Instance|alu_logic:ALU|Barrel_Shifter:BS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] Barrel_Shifter.sv(93) " "Inferred latch for \"out\[5\]\" at Barrel_Shifter.sv(93)" {  } { { "Barrel_Shifter.sv" "" { Text "C:/Users/afnan/Downloads/CAO/Barrel_Shifter.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766427845604 "|DE1_SoC_TOP|Top:CPU_Instance|alu_logic:ALU|Barrel_Shifter:BS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] Barrel_Shifter.sv(93) " "Inferred latch for \"out\[6\]\" at Barrel_Shifter.sv(93)" {  } { { "Barrel_Shifter.sv" "" { Text "C:/Users/afnan/Downloads/CAO/Barrel_Shifter.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766427845604 "|DE1_SoC_TOP|Top:CPU_Instance|alu_logic:ALU|Barrel_Shifter:BS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] Barrel_Shifter.sv(93) " "Inferred latch for \"out\[7\]\" at Barrel_Shifter.sv(93)" {  } { { "Barrel_Shifter.sv" "" { Text "C:/Users/afnan/Downloads/CAO/Barrel_Shifter.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766427845605 "|DE1_SoC_TOP|Top:CPU_Instance|alu_logic:ALU|Barrel_Shifter:BS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] Barrel_Shifter.sv(93) " "Inferred latch for \"out\[8\]\" at Barrel_Shifter.sv(93)" {  } { { "Barrel_Shifter.sv" "" { Text "C:/Users/afnan/Downloads/CAO/Barrel_Shifter.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766427845605 "|DE1_SoC_TOP|Top:CPU_Instance|alu_logic:ALU|Barrel_Shifter:BS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] Barrel_Shifter.sv(93) " "Inferred latch for \"out\[9\]\" at Barrel_Shifter.sv(93)" {  } { { "Barrel_Shifter.sv" "" { Text "C:/Users/afnan/Downloads/CAO/Barrel_Shifter.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766427845605 "|DE1_SoC_TOP|Top:CPU_Instance|alu_logic:ALU|Barrel_Shifter:BS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] Barrel_Shifter.sv(93) " "Inferred latch for \"out\[10\]\" at Barrel_Shifter.sv(93)" {  } { { "Barrel_Shifter.sv" "" { Text "C:/Users/afnan/Downloads/CAO/Barrel_Shifter.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766427845605 "|DE1_SoC_TOP|Top:CPU_Instance|alu_logic:ALU|Barrel_Shifter:BS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] Barrel_Shifter.sv(93) " "Inferred latch for \"out\[11\]\" at Barrel_Shifter.sv(93)" {  } { { "Barrel_Shifter.sv" "" { Text "C:/Users/afnan/Downloads/CAO/Barrel_Shifter.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766427845605 "|DE1_SoC_TOP|Top:CPU_Instance|alu_logic:ALU|Barrel_Shifter:BS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] Barrel_Shifter.sv(93) " "Inferred latch for \"out\[12\]\" at Barrel_Shifter.sv(93)" {  } { { "Barrel_Shifter.sv" "" { Text "C:/Users/afnan/Downloads/CAO/Barrel_Shifter.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766427845605 "|DE1_SoC_TOP|Top:CPU_Instance|alu_logic:ALU|Barrel_Shifter:BS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] Barrel_Shifter.sv(93) " "Inferred latch for \"out\[13\]\" at Barrel_Shifter.sv(93)" {  } { { "Barrel_Shifter.sv" "" { Text "C:/Users/afnan/Downloads/CAO/Barrel_Shifter.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766427845605 "|DE1_SoC_TOP|Top:CPU_Instance|alu_logic:ALU|Barrel_Shifter:BS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] Barrel_Shifter.sv(93) " "Inferred latch for \"out\[14\]\" at Barrel_Shifter.sv(93)" {  } { { "Barrel_Shifter.sv" "" { Text "C:/Users/afnan/Downloads/CAO/Barrel_Shifter.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766427845605 "|DE1_SoC_TOP|Top:CPU_Instance|alu_logic:ALU|Barrel_Shifter:BS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] Barrel_Shifter.sv(93) " "Inferred latch for \"out\[15\]\" at Barrel_Shifter.sv(93)" {  } { { "Barrel_Shifter.sv" "" { Text "C:/Users/afnan/Downloads/CAO/Barrel_Shifter.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766427845605 "|DE1_SoC_TOP|Top:CPU_Instance|alu_logic:ALU|Barrel_Shifter:BS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] Barrel_Shifter.sv(93) " "Inferred latch for \"out\[16\]\" at Barrel_Shifter.sv(93)" {  } { { "Barrel_Shifter.sv" "" { Text "C:/Users/afnan/Downloads/CAO/Barrel_Shifter.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766427845605 "|DE1_SoC_TOP|Top:CPU_Instance|alu_logic:ALU|Barrel_Shifter:BS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] Barrel_Shifter.sv(93) " "Inferred latch for \"out\[17\]\" at Barrel_Shifter.sv(93)" {  } { { "Barrel_Shifter.sv" "" { Text "C:/Users/afnan/Downloads/CAO/Barrel_Shifter.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766427845605 "|DE1_SoC_TOP|Top:CPU_Instance|alu_logic:ALU|Barrel_Shifter:BS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[18\] Barrel_Shifter.sv(93) " "Inferred latch for \"out\[18\]\" at Barrel_Shifter.sv(93)" {  } { { "Barrel_Shifter.sv" "" { Text "C:/Users/afnan/Downloads/CAO/Barrel_Shifter.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766427845605 "|DE1_SoC_TOP|Top:CPU_Instance|alu_logic:ALU|Barrel_Shifter:BS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[19\] Barrel_Shifter.sv(93) " "Inferred latch for \"out\[19\]\" at Barrel_Shifter.sv(93)" {  } { { "Barrel_Shifter.sv" "" { Text "C:/Users/afnan/Downloads/CAO/Barrel_Shifter.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766427845605 "|DE1_SoC_TOP|Top:CPU_Instance|alu_logic:ALU|Barrel_Shifter:BS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[20\] Barrel_Shifter.sv(93) " "Inferred latch for \"out\[20\]\" at Barrel_Shifter.sv(93)" {  } { { "Barrel_Shifter.sv" "" { Text "C:/Users/afnan/Downloads/CAO/Barrel_Shifter.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766427845605 "|DE1_SoC_TOP|Top:CPU_Instance|alu_logic:ALU|Barrel_Shifter:BS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[21\] Barrel_Shifter.sv(93) " "Inferred latch for \"out\[21\]\" at Barrel_Shifter.sv(93)" {  } { { "Barrel_Shifter.sv" "" { Text "C:/Users/afnan/Downloads/CAO/Barrel_Shifter.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766427845605 "|DE1_SoC_TOP|Top:CPU_Instance|alu_logic:ALU|Barrel_Shifter:BS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[22\] Barrel_Shifter.sv(93) " "Inferred latch for \"out\[22\]\" at Barrel_Shifter.sv(93)" {  } { { "Barrel_Shifter.sv" "" { Text "C:/Users/afnan/Downloads/CAO/Barrel_Shifter.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766427845605 "|DE1_SoC_TOP|Top:CPU_Instance|alu_logic:ALU|Barrel_Shifter:BS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[23\] Barrel_Shifter.sv(93) " "Inferred latch for \"out\[23\]\" at Barrel_Shifter.sv(93)" {  } { { "Barrel_Shifter.sv" "" { Text "C:/Users/afnan/Downloads/CAO/Barrel_Shifter.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766427845605 "|DE1_SoC_TOP|Top:CPU_Instance|alu_logic:ALU|Barrel_Shifter:BS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[24\] Barrel_Shifter.sv(93) " "Inferred latch for \"out\[24\]\" at Barrel_Shifter.sv(93)" {  } { { "Barrel_Shifter.sv" "" { Text "C:/Users/afnan/Downloads/CAO/Barrel_Shifter.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766427845605 "|DE1_SoC_TOP|Top:CPU_Instance|alu_logic:ALU|Barrel_Shifter:BS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[25\] Barrel_Shifter.sv(93) " "Inferred latch for \"out\[25\]\" at Barrel_Shifter.sv(93)" {  } { { "Barrel_Shifter.sv" "" { Text "C:/Users/afnan/Downloads/CAO/Barrel_Shifter.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766427845605 "|DE1_SoC_TOP|Top:CPU_Instance|alu_logic:ALU|Barrel_Shifter:BS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[26\] Barrel_Shifter.sv(93) " "Inferred latch for \"out\[26\]\" at Barrel_Shifter.sv(93)" {  } { { "Barrel_Shifter.sv" "" { Text "C:/Users/afnan/Downloads/CAO/Barrel_Shifter.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766427845605 "|DE1_SoC_TOP|Top:CPU_Instance|alu_logic:ALU|Barrel_Shifter:BS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[27\] Barrel_Shifter.sv(93) " "Inferred latch for \"out\[27\]\" at Barrel_Shifter.sv(93)" {  } { { "Barrel_Shifter.sv" "" { Text "C:/Users/afnan/Downloads/CAO/Barrel_Shifter.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766427845605 "|DE1_SoC_TOP|Top:CPU_Instance|alu_logic:ALU|Barrel_Shifter:BS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[28\] Barrel_Shifter.sv(93) " "Inferred latch for \"out\[28\]\" at Barrel_Shifter.sv(93)" {  } { { "Barrel_Shifter.sv" "" { Text "C:/Users/afnan/Downloads/CAO/Barrel_Shifter.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766427845605 "|DE1_SoC_TOP|Top:CPU_Instance|alu_logic:ALU|Barrel_Shifter:BS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[29\] Barrel_Shifter.sv(93) " "Inferred latch for \"out\[29\]\" at Barrel_Shifter.sv(93)" {  } { { "Barrel_Shifter.sv" "" { Text "C:/Users/afnan/Downloads/CAO/Barrel_Shifter.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766427845606 "|DE1_SoC_TOP|Top:CPU_Instance|alu_logic:ALU|Barrel_Shifter:BS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[30\] Barrel_Shifter.sv(93) " "Inferred latch for \"out\[30\]\" at Barrel_Shifter.sv(93)" {  } { { "Barrel_Shifter.sv" "" { Text "C:/Users/afnan/Downloads/CAO/Barrel_Shifter.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766427845606 "|DE1_SoC_TOP|Top:CPU_Instance|alu_logic:ALU|Barrel_Shifter:BS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[31\] Barrel_Shifter.sv(93) " "Inferred latch for \"out\[31\]\" at Barrel_Shifter.sv(93)" {  } { { "Barrel_Shifter.sv" "" { Text "C:/Users/afnan/Downloads/CAO/Barrel_Shifter.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766427845606 "|DE1_SoC_TOP|Top:CPU_Instance|alu_logic:ALU|Barrel_Shifter:BS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_reg Top:CPU_Instance\|pipe_reg:reg_Execute " "Elaborating entity \"pipe_reg\" for hierarchy \"Top:CPU_Instance\|pipe_reg:reg_Execute\"" {  } { { "Top.sv" "reg_Execute" { Text "C:/Users/afnan/Downloads/CAO/Top.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766427845607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fwd_logic Top:CPU_Instance\|fwd_logic:Forward_Logic " "Elaborating entity \"fwd_logic\" for hierarchy \"Top:CPU_Instance\|fwd_logic:Forward_Logic\"" {  } { { "Top.sv" "Forward_Logic" { Text "C:/Users/afnan/Downloads/CAO/Top.sv" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766427845611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DMEM Top:CPU_Instance\|DMEM:Data_Mem " "Elaborating entity \"DMEM\" for hierarchy \"Top:CPU_Instance\|DMEM:Data_Mem\"" {  } { { "Top.sv" "Data_Mem" { Text "C:/Users/afnan/Downloads/CAO/Top.sv" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766427845613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_reg Top:CPU_Instance\|pipe_reg:Mem_reg " "Elaborating entity \"pipe_reg\" for hierarchy \"Top:CPU_Instance\|pipe_reg:Mem_reg\"" {  } { { "Top.sv" "Mem_reg" { Text "C:/Users/afnan/Downloads/CAO/Top.sv" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766427845629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSeg SevenSeg:digit0 " "Elaborating entity \"SevenSeg\" for hierarchy \"SevenSeg:digit0\"" {  } { { "DE1_SoC_TOP.sv" "digit0" { Text "C:/Users/afnan/Downloads/CAO/DE1_SoC_TOP.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766427845632 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Top:CPU_Instance\|BrEq " "Net \"Top:CPU_Instance\|BrEq\" is missing source, defaulting to GND" {  } { { "Top.sv" "BrEq" { Text "C:/Users/afnan/Downloads/CAO/Top.sv" 33 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1766427845939 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Top:CPU_Instance\|BrLt " "Net \"Top:CPU_Instance\|BrLt\" is missing source, defaulting to GND" {  } { { "Top.sv" "BrLt" { Text "C:/Users/afnan/Downloads/CAO/Top.sv" 33 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1766427845939 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Top:CPU_Instance\|flush " "Net \"Top:CPU_Instance\|flush\" is missing source, defaulting to GND" {  } { { "Top.sv" "flush" { Text "C:/Users/afnan/Downloads/CAO/Top.sv" 33 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1766427845939 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1766427845939 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1766427849899 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "536 " "536 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1766427850407 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1766427850985 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766427850985 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE1_SoC_TOP.sv" "" { Text "C:/Users/afnan/Downloads/CAO/DE1_SoC_TOP.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766427851213 "|DE1_SoC_TOP|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE1_SoC_TOP.sv" "" { Text "C:/Users/afnan/Downloads/CAO/DE1_SoC_TOP.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766427851213 "|DE1_SoC_TOP|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE1_SoC_TOP.sv" "" { Text "C:/Users/afnan/Downloads/CAO/DE1_SoC_TOP.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766427851213 "|DE1_SoC_TOP|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1766427851213 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "710 " "Implemented 710 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1766427851218 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1766427851218 ""} { "Info" "ICUT_CUT_TM_LCELLS" "681 " "Implemented 681 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1766427851218 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1766427851218 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4823 " "Peak virtual memory: 4823 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1766427851319 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 22 23:24:11 2025 " "Processing ended: Mon Dec 22 23:24:11 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1766427851319 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1766427851319 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1766427851319 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1766427851319 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1766427853456 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1766427853457 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 22 23:24:12 2025 " "Processing started: Mon Dec 22 23:24:12 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1766427853457 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1766427853457 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off RISCV_Fibonacci -c DE1_SoC_TOP " "Command: quartus_fit --read_settings_files=off --write_settings_files=off RISCV_Fibonacci -c DE1_SoC_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1766427853458 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1766427853660 ""}
{ "Info" "0" "" "Project  = RISCV_Fibonacci" {  } {  } 0 0 "Project  = RISCV_Fibonacci" 0 0 "Fitter" 0 0 1766427853661 ""}
{ "Info" "0" "" "Revision = DE1_SoC_TOP" {  } {  } 0 0 "Revision = DE1_SoC_TOP" 0 0 "Fitter" 0 0 1766427853661 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1766427853894 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1766427853895 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE1_SoC_TOP 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"DE1_SoC_TOP\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1766427853927 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1766427854015 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1766427854015 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1766427854869 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1766427854936 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1766427855180 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "17 29 " "No exact pin location assignment(s) for 17 pins of 29 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1766427855772 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1766427875585 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 24 global CLKCTRL_G4 " "CLOCK_50~inputCLKENA0 with 24 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1766427875948 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1766427875948 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1766427875950 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1766427876049 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1766427876060 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1766427876078 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1766427876086 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1766427876089 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1766427876095 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1766427876100 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1766427876105 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1766427876105 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:21 " "Fitter preparation operations ending: elapsed time is 00:00:21" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1766427876533 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE1_SoC_TOP.sdc " "Synopsys Design Constraints File file not found: 'DE1_SoC_TOP.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1766427899899 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1766427899900 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1766427899962 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1766427899979 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1766427899980 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1766427900112 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1766427900916 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:45 " "Fitter placement preparation operations ending: elapsed time is 00:00:45" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1766427945178 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1766427964899 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1766427969575 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1766427969575 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1766427972777 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X56_Y0 X66_Y10 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10" {  } { { "loc" "" { Generic "C:/Users/afnan/Downloads/CAO/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10"} { { 12 { 0 ""} 56 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1766427984779 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1766427984779 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1766427992691 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1766427992691 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:11 " "Fitter routing operations ending: elapsed time is 00:00:11" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1766427992696 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.54 " "Total time spent on timing analysis during the Fitter is 2.54 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1766428004537 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1766428004650 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1766428006101 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1766428006102 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1766428007316 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:09 " "Fitter post-fit operations ending: elapsed time is 00:00:09" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1766428013422 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/afnan/Downloads/CAO/output_files/DE1_SoC_TOP.fit.smsg " "Generated suppressed messages file C:/Users/afnan/Downloads/CAO/output_files/DE1_SoC_TOP.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1766428014257 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6113 " "Peak virtual memory: 6113 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1766428015490 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 22 23:26:55 2025 " "Processing ended: Mon Dec 22 23:26:55 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1766428015490 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:43 " "Elapsed time: 00:02:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1766428015490 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:20 " "Total CPU time (on all processors): 00:04:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1766428015490 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1766428015490 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1766428018370 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1766428018371 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 22 23:26:58 2025 " "Processing started: Mon Dec 22 23:26:58 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1766428018371 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1766428018371 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off RISCV_Fibonacci -c DE1_SoC_TOP " "Command: quartus_asm --read_settings_files=off --write_settings_files=off RISCV_Fibonacci -c DE1_SoC_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1766428018371 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1766428019988 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1766428041446 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4869 " "Peak virtual memory: 4869 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1766428042438 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 22 23:27:22 2025 " "Processing ended: Mon Dec 22 23:27:22 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1766428042438 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1766428042438 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1766428042438 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1766428042438 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1766428043271 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1766428045521 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1766428045522 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 22 23:27:23 2025 " "Processing started: Mon Dec 22 23:27:23 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1766428045522 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1766428045522 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta RISCV_Fibonacci -c DE1_SoC_TOP " "Command: quartus_sta RISCV_Fibonacci -c DE1_SoC_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1766428045522 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1766428045814 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1766428047274 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1766428047274 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1766428047343 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1766428047343 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE1_SoC_TOP.sdc " "Synopsys Design Constraints File file not found: 'DE1_SoC_TOP.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1766428048451 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1766428048451 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name count\[24\] count\[24\] " "create_clock -period 1.000 -name count\[24\] count\[24\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1766428048456 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1766428048456 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1766428048456 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1766428048468 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1766428049526 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1766428049535 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1766428049581 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1766428049795 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1766428049795 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.913 " "Worst-case setup slack is -4.913" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766428049799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766428049799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.913           -1219.754 count\[24\]  " "   -4.913           -1219.754 count\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766428049799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.134             -32.921 CLOCK_50  " "   -4.134             -32.921 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766428049799 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1766428049799 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.301 " "Worst-case hold slack is 0.301" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766428049826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766428049826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.301               0.000 count\[24\]  " "    0.301               0.000 count\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766428049826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.381               0.000 CLOCK_50  " "    0.381               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766428049826 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1766428049826 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1766428049850 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1766428049857 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.419 " "Worst-case minimum pulse width slack is -0.419" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766428049879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766428049879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.419             -13.266 CLOCK_50  " "   -0.419             -13.266 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766428049879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394            -243.617 count\[24\]  " "   -0.394            -243.617 count\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766428049879 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1766428049879 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1766428049954 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1766428050062 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1766428052733 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1766428053731 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1766428053763 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1766428053763 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.020 " "Worst-case setup slack is -5.020" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766428053774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766428053774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.020           -1177.036 count\[24\]  " "   -5.020           -1177.036 count\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766428053774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.362             -35.497 CLOCK_50  " "   -4.362             -35.497 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766428053774 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1766428053774 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.298 " "Worst-case hold slack is 0.298" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766428053794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766428053794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298               0.000 count\[24\]  " "    0.298               0.000 count\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766428053794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.379               0.000 CLOCK_50  " "    0.379               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766428053794 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1766428053794 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1766428053819 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1766428053826 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.446 " "Worst-case minimum pulse width slack is -0.446" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766428053846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766428053846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.446             -14.234 CLOCK_50  " "   -0.446             -14.234 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766428053846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394            -235.884 count\[24\]  " "   -0.394            -235.884 count\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766428053846 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1766428053846 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1766428053882 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1766428054127 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1766428056458 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1766428057519 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1766428057540 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1766428057540 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.123 " "Worst-case setup slack is -3.123" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766428057549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766428057549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.123              -9.560 CLOCK_50  " "   -3.123              -9.560 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766428057549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.411            -635.691 count\[24\]  " "   -2.411            -635.691 count\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766428057549 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1766428057549 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.108 " "Worst-case hold slack is 0.108" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766428057567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766428057567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.108               0.000 count\[24\]  " "    0.108               0.000 count\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766428057567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 CLOCK_50  " "    0.187               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766428057567 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1766428057567 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1766428057586 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1766428057597 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.445 " "Worst-case minimum pulse width slack is -0.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766428057616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766428057616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.445              -2.683 CLOCK_50  " "   -0.445              -2.683 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766428057616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.047              -1.123 count\[24\]  " "   -0.047              -1.123 count\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766428057616 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1766428057616 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1766428057661 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1766428058909 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1766428058921 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1766428058921 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.646 " "Worst-case setup slack is -2.646" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766428058932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766428058932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.646              -8.602 CLOCK_50  " "   -2.646              -8.602 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766428058932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.198            -548.072 count\[24\]  " "   -2.198            -548.072 count\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766428058932 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1766428058932 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.095 " "Worst-case hold slack is 0.095" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766428058973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766428058973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.095               0.000 count\[24\]  " "    0.095               0.000 count\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766428058973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 CLOCK_50  " "    0.177               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766428058973 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1766428058973 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1766428058980 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1766428059006 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.454 " "Worst-case minimum pulse width slack is -0.454" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766428059019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766428059019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.454              -2.685 CLOCK_50  " "   -0.454              -2.685 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766428059019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.013               0.000 count\[24\]  " "    0.013               0.000 count\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766428059019 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1766428059019 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1766428061879 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1766428061888 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5136 " "Peak virtual memory: 5136 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1766428062091 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 22 23:27:42 2025 " "Processing ended: Mon Dec 22 23:27:42 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1766428062091 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1766428062091 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1766428062091 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1766428062091 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1766428063904 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1766428063904 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 22 23:27:43 2025 " "Processing started: Mon Dec 22 23:27:43 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1766428063904 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1766428063904 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off RISCV_Fibonacci -c DE1_SoC_TOP " "Command: quartus_eda --read_settings_files=off --write_settings_files=off RISCV_Fibonacci -c DE1_SoC_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1766428063905 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1766428065930 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE1_SoC_TOP.vo C:/Users/afnan/Downloads/CAO/simulation/questa/ simulation " "Generated file DE1_SoC_TOP.vo in folder \"C:/Users/afnan/Downloads/CAO/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1766428066357 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4727 " "Peak virtual memory: 4727 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1766428066479 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 22 23:27:46 2025 " "Processing ended: Mon Dec 22 23:27:46 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1766428066479 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1766428066479 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1766428066479 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1766428066479 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 29 s " "Quartus Prime Full Compilation was successful. 0 errors, 29 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1766428067343 ""}
