
VCU IFS06.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000116fc  080002d0  080002d0  000012d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000378  080119cc  080119cc  000129cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08011d44  08011d44  00012d44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08011d4c  08011d4c  00012d4c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08011d50  08011d50  00012d50  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         0000006c  24000000  08011d54  00013000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000994  2400006c  08011dc0  0001306c  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  24000a00  08011dc0  00013a00  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0001306c  2**0
                  CONTENTS, READONLY
 10 .debug_info   00025769  00000000  00000000  0001309a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00003c9a  00000000  00000000  00038803  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001db0  00000000  00000000  0003c4a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00001721  00000000  00000000  0003e250  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  000392df  00000000  00000000  0003f971  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00026697  00000000  00000000  00078c50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00179288  00000000  00000000  0009f2e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  0021856f  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00008698  00000000  00000000  002185b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000004d  00000000  00000000  00220c4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	@ (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	@ (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	2400006c 	.word	0x2400006c
 80002ec:	00000000 	.word	0x00000000
 80002f0:	080119b4 	.word	0x080119b4

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	@ (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	@ (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	@ (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	24000070 	.word	0x24000070
 800030c:	080119b4 	.word	0x080119b4

08000310 <strlen>:
 8000310:	4603      	mov	r3, r0
 8000312:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000316:	2a00      	cmp	r2, #0
 8000318:	d1fb      	bne.n	8000312 <strlen+0x2>
 800031a:	1a18      	subs	r0, r3, r0
 800031c:	3801      	subs	r0, #1
 800031e:	4770      	bx	lr

08000320 <memchr>:
 8000320:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000324:	2a10      	cmp	r2, #16
 8000326:	db2b      	blt.n	8000380 <memchr+0x60>
 8000328:	f010 0f07 	tst.w	r0, #7
 800032c:	d008      	beq.n	8000340 <memchr+0x20>
 800032e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000332:	3a01      	subs	r2, #1
 8000334:	428b      	cmp	r3, r1
 8000336:	d02d      	beq.n	8000394 <memchr+0x74>
 8000338:	f010 0f07 	tst.w	r0, #7
 800033c:	b342      	cbz	r2, 8000390 <memchr+0x70>
 800033e:	d1f6      	bne.n	800032e <memchr+0xe>
 8000340:	b4f0      	push	{r4, r5, r6, r7}
 8000342:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000346:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800034a:	f022 0407 	bic.w	r4, r2, #7
 800034e:	f07f 0700 	mvns.w	r7, #0
 8000352:	2300      	movs	r3, #0
 8000354:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000358:	3c08      	subs	r4, #8
 800035a:	ea85 0501 	eor.w	r5, r5, r1
 800035e:	ea86 0601 	eor.w	r6, r6, r1
 8000362:	fa85 f547 	uadd8	r5, r5, r7
 8000366:	faa3 f587 	sel	r5, r3, r7
 800036a:	fa86 f647 	uadd8	r6, r6, r7
 800036e:	faa5 f687 	sel	r6, r5, r7
 8000372:	b98e      	cbnz	r6, 8000398 <memchr+0x78>
 8000374:	d1ee      	bne.n	8000354 <memchr+0x34>
 8000376:	bcf0      	pop	{r4, r5, r6, r7}
 8000378:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800037c:	f002 0207 	and.w	r2, r2, #7
 8000380:	b132      	cbz	r2, 8000390 <memchr+0x70>
 8000382:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000386:	3a01      	subs	r2, #1
 8000388:	ea83 0301 	eor.w	r3, r3, r1
 800038c:	b113      	cbz	r3, 8000394 <memchr+0x74>
 800038e:	d1f8      	bne.n	8000382 <memchr+0x62>
 8000390:	2000      	movs	r0, #0
 8000392:	4770      	bx	lr
 8000394:	3801      	subs	r0, #1
 8000396:	4770      	bx	lr
 8000398:	2d00      	cmp	r5, #0
 800039a:	bf06      	itte	eq
 800039c:	4635      	moveq	r5, r6
 800039e:	3803      	subeq	r0, #3
 80003a0:	3807      	subne	r0, #7
 80003a2:	f015 0f01 	tst.w	r5, #1
 80003a6:	d107      	bne.n	80003b8 <memchr+0x98>
 80003a8:	3001      	adds	r0, #1
 80003aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80003ae:	bf02      	ittt	eq
 80003b0:	3001      	addeq	r0, #1
 80003b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80003b6:	3001      	addeq	r0, #1
 80003b8:	bcf0      	pop	{r4, r5, r6, r7}
 80003ba:	3801      	subs	r0, #1
 80003bc:	4770      	bx	lr
 80003be:	bf00      	nop

080003c0 <__aeabi_uldivmod>:
 80003c0:	b953      	cbnz	r3, 80003d8 <__aeabi_uldivmod+0x18>
 80003c2:	b94a      	cbnz	r2, 80003d8 <__aeabi_uldivmod+0x18>
 80003c4:	2900      	cmp	r1, #0
 80003c6:	bf08      	it	eq
 80003c8:	2800      	cmpeq	r0, #0
 80003ca:	bf1c      	itt	ne
 80003cc:	f04f 31ff 	movne.w	r1, #4294967295
 80003d0:	f04f 30ff 	movne.w	r0, #4294967295
 80003d4:	f000 b988 	b.w	80006e8 <__aeabi_idiv0>
 80003d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003e0:	f000 f806 	bl	80003f0 <__udivmoddi4>
 80003e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003ec:	b004      	add	sp, #16
 80003ee:	4770      	bx	lr

080003f0 <__udivmoddi4>:
 80003f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003f4:	9d08      	ldr	r5, [sp, #32]
 80003f6:	468e      	mov	lr, r1
 80003f8:	4604      	mov	r4, r0
 80003fa:	4688      	mov	r8, r1
 80003fc:	2b00      	cmp	r3, #0
 80003fe:	d14a      	bne.n	8000496 <__udivmoddi4+0xa6>
 8000400:	428a      	cmp	r2, r1
 8000402:	4617      	mov	r7, r2
 8000404:	d962      	bls.n	80004cc <__udivmoddi4+0xdc>
 8000406:	fab2 f682 	clz	r6, r2
 800040a:	b14e      	cbz	r6, 8000420 <__udivmoddi4+0x30>
 800040c:	f1c6 0320 	rsb	r3, r6, #32
 8000410:	fa01 f806 	lsl.w	r8, r1, r6
 8000414:	fa20 f303 	lsr.w	r3, r0, r3
 8000418:	40b7      	lsls	r7, r6
 800041a:	ea43 0808 	orr.w	r8, r3, r8
 800041e:	40b4      	lsls	r4, r6
 8000420:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000424:	fa1f fc87 	uxth.w	ip, r7
 8000428:	fbb8 f1fe 	udiv	r1, r8, lr
 800042c:	0c23      	lsrs	r3, r4, #16
 800042e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000432:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000436:	fb01 f20c 	mul.w	r2, r1, ip
 800043a:	429a      	cmp	r2, r3
 800043c:	d909      	bls.n	8000452 <__udivmoddi4+0x62>
 800043e:	18fb      	adds	r3, r7, r3
 8000440:	f101 30ff 	add.w	r0, r1, #4294967295
 8000444:	f080 80ea 	bcs.w	800061c <__udivmoddi4+0x22c>
 8000448:	429a      	cmp	r2, r3
 800044a:	f240 80e7 	bls.w	800061c <__udivmoddi4+0x22c>
 800044e:	3902      	subs	r1, #2
 8000450:	443b      	add	r3, r7
 8000452:	1a9a      	subs	r2, r3, r2
 8000454:	b2a3      	uxth	r3, r4
 8000456:	fbb2 f0fe 	udiv	r0, r2, lr
 800045a:	fb0e 2210 	mls	r2, lr, r0, r2
 800045e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000462:	fb00 fc0c 	mul.w	ip, r0, ip
 8000466:	459c      	cmp	ip, r3
 8000468:	d909      	bls.n	800047e <__udivmoddi4+0x8e>
 800046a:	18fb      	adds	r3, r7, r3
 800046c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000470:	f080 80d6 	bcs.w	8000620 <__udivmoddi4+0x230>
 8000474:	459c      	cmp	ip, r3
 8000476:	f240 80d3 	bls.w	8000620 <__udivmoddi4+0x230>
 800047a:	443b      	add	r3, r7
 800047c:	3802      	subs	r0, #2
 800047e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000482:	eba3 030c 	sub.w	r3, r3, ip
 8000486:	2100      	movs	r1, #0
 8000488:	b11d      	cbz	r5, 8000492 <__udivmoddi4+0xa2>
 800048a:	40f3      	lsrs	r3, r6
 800048c:	2200      	movs	r2, #0
 800048e:	e9c5 3200 	strd	r3, r2, [r5]
 8000492:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000496:	428b      	cmp	r3, r1
 8000498:	d905      	bls.n	80004a6 <__udivmoddi4+0xb6>
 800049a:	b10d      	cbz	r5, 80004a0 <__udivmoddi4+0xb0>
 800049c:	e9c5 0100 	strd	r0, r1, [r5]
 80004a0:	2100      	movs	r1, #0
 80004a2:	4608      	mov	r0, r1
 80004a4:	e7f5      	b.n	8000492 <__udivmoddi4+0xa2>
 80004a6:	fab3 f183 	clz	r1, r3
 80004aa:	2900      	cmp	r1, #0
 80004ac:	d146      	bne.n	800053c <__udivmoddi4+0x14c>
 80004ae:	4573      	cmp	r3, lr
 80004b0:	d302      	bcc.n	80004b8 <__udivmoddi4+0xc8>
 80004b2:	4282      	cmp	r2, r0
 80004b4:	f200 8105 	bhi.w	80006c2 <__udivmoddi4+0x2d2>
 80004b8:	1a84      	subs	r4, r0, r2
 80004ba:	eb6e 0203 	sbc.w	r2, lr, r3
 80004be:	2001      	movs	r0, #1
 80004c0:	4690      	mov	r8, r2
 80004c2:	2d00      	cmp	r5, #0
 80004c4:	d0e5      	beq.n	8000492 <__udivmoddi4+0xa2>
 80004c6:	e9c5 4800 	strd	r4, r8, [r5]
 80004ca:	e7e2      	b.n	8000492 <__udivmoddi4+0xa2>
 80004cc:	2a00      	cmp	r2, #0
 80004ce:	f000 8090 	beq.w	80005f2 <__udivmoddi4+0x202>
 80004d2:	fab2 f682 	clz	r6, r2
 80004d6:	2e00      	cmp	r6, #0
 80004d8:	f040 80a4 	bne.w	8000624 <__udivmoddi4+0x234>
 80004dc:	1a8a      	subs	r2, r1, r2
 80004de:	0c03      	lsrs	r3, r0, #16
 80004e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e4:	b280      	uxth	r0, r0
 80004e6:	b2bc      	uxth	r4, r7
 80004e8:	2101      	movs	r1, #1
 80004ea:	fbb2 fcfe 	udiv	ip, r2, lr
 80004ee:	fb0e 221c 	mls	r2, lr, ip, r2
 80004f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004f6:	fb04 f20c 	mul.w	r2, r4, ip
 80004fa:	429a      	cmp	r2, r3
 80004fc:	d907      	bls.n	800050e <__udivmoddi4+0x11e>
 80004fe:	18fb      	adds	r3, r7, r3
 8000500:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000504:	d202      	bcs.n	800050c <__udivmoddi4+0x11c>
 8000506:	429a      	cmp	r2, r3
 8000508:	f200 80e0 	bhi.w	80006cc <__udivmoddi4+0x2dc>
 800050c:	46c4      	mov	ip, r8
 800050e:	1a9b      	subs	r3, r3, r2
 8000510:	fbb3 f2fe 	udiv	r2, r3, lr
 8000514:	fb0e 3312 	mls	r3, lr, r2, r3
 8000518:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800051c:	fb02 f404 	mul.w	r4, r2, r4
 8000520:	429c      	cmp	r4, r3
 8000522:	d907      	bls.n	8000534 <__udivmoddi4+0x144>
 8000524:	18fb      	adds	r3, r7, r3
 8000526:	f102 30ff 	add.w	r0, r2, #4294967295
 800052a:	d202      	bcs.n	8000532 <__udivmoddi4+0x142>
 800052c:	429c      	cmp	r4, r3
 800052e:	f200 80ca 	bhi.w	80006c6 <__udivmoddi4+0x2d6>
 8000532:	4602      	mov	r2, r0
 8000534:	1b1b      	subs	r3, r3, r4
 8000536:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800053a:	e7a5      	b.n	8000488 <__udivmoddi4+0x98>
 800053c:	f1c1 0620 	rsb	r6, r1, #32
 8000540:	408b      	lsls	r3, r1
 8000542:	fa22 f706 	lsr.w	r7, r2, r6
 8000546:	431f      	orrs	r7, r3
 8000548:	fa0e f401 	lsl.w	r4, lr, r1
 800054c:	fa20 f306 	lsr.w	r3, r0, r6
 8000550:	fa2e fe06 	lsr.w	lr, lr, r6
 8000554:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000558:	4323      	orrs	r3, r4
 800055a:	fa00 f801 	lsl.w	r8, r0, r1
 800055e:	fa1f fc87 	uxth.w	ip, r7
 8000562:	fbbe f0f9 	udiv	r0, lr, r9
 8000566:	0c1c      	lsrs	r4, r3, #16
 8000568:	fb09 ee10 	mls	lr, r9, r0, lr
 800056c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000570:	fb00 fe0c 	mul.w	lr, r0, ip
 8000574:	45a6      	cmp	lr, r4
 8000576:	fa02 f201 	lsl.w	r2, r2, r1
 800057a:	d909      	bls.n	8000590 <__udivmoddi4+0x1a0>
 800057c:	193c      	adds	r4, r7, r4
 800057e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000582:	f080 809c 	bcs.w	80006be <__udivmoddi4+0x2ce>
 8000586:	45a6      	cmp	lr, r4
 8000588:	f240 8099 	bls.w	80006be <__udivmoddi4+0x2ce>
 800058c:	3802      	subs	r0, #2
 800058e:	443c      	add	r4, r7
 8000590:	eba4 040e 	sub.w	r4, r4, lr
 8000594:	fa1f fe83 	uxth.w	lr, r3
 8000598:	fbb4 f3f9 	udiv	r3, r4, r9
 800059c:	fb09 4413 	mls	r4, r9, r3, r4
 80005a0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80005a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80005a8:	45a4      	cmp	ip, r4
 80005aa:	d908      	bls.n	80005be <__udivmoddi4+0x1ce>
 80005ac:	193c      	adds	r4, r7, r4
 80005ae:	f103 3eff 	add.w	lr, r3, #4294967295
 80005b2:	f080 8082 	bcs.w	80006ba <__udivmoddi4+0x2ca>
 80005b6:	45a4      	cmp	ip, r4
 80005b8:	d97f      	bls.n	80006ba <__udivmoddi4+0x2ca>
 80005ba:	3b02      	subs	r3, #2
 80005bc:	443c      	add	r4, r7
 80005be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80005c2:	eba4 040c 	sub.w	r4, r4, ip
 80005c6:	fba0 ec02 	umull	lr, ip, r0, r2
 80005ca:	4564      	cmp	r4, ip
 80005cc:	4673      	mov	r3, lr
 80005ce:	46e1      	mov	r9, ip
 80005d0:	d362      	bcc.n	8000698 <__udivmoddi4+0x2a8>
 80005d2:	d05f      	beq.n	8000694 <__udivmoddi4+0x2a4>
 80005d4:	b15d      	cbz	r5, 80005ee <__udivmoddi4+0x1fe>
 80005d6:	ebb8 0203 	subs.w	r2, r8, r3
 80005da:	eb64 0409 	sbc.w	r4, r4, r9
 80005de:	fa04 f606 	lsl.w	r6, r4, r6
 80005e2:	fa22 f301 	lsr.w	r3, r2, r1
 80005e6:	431e      	orrs	r6, r3
 80005e8:	40cc      	lsrs	r4, r1
 80005ea:	e9c5 6400 	strd	r6, r4, [r5]
 80005ee:	2100      	movs	r1, #0
 80005f0:	e74f      	b.n	8000492 <__udivmoddi4+0xa2>
 80005f2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005f6:	0c01      	lsrs	r1, r0, #16
 80005f8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005fc:	b280      	uxth	r0, r0
 80005fe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000602:	463b      	mov	r3, r7
 8000604:	4638      	mov	r0, r7
 8000606:	463c      	mov	r4, r7
 8000608:	46b8      	mov	r8, r7
 800060a:	46be      	mov	lr, r7
 800060c:	2620      	movs	r6, #32
 800060e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000612:	eba2 0208 	sub.w	r2, r2, r8
 8000616:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800061a:	e766      	b.n	80004ea <__udivmoddi4+0xfa>
 800061c:	4601      	mov	r1, r0
 800061e:	e718      	b.n	8000452 <__udivmoddi4+0x62>
 8000620:	4610      	mov	r0, r2
 8000622:	e72c      	b.n	800047e <__udivmoddi4+0x8e>
 8000624:	f1c6 0220 	rsb	r2, r6, #32
 8000628:	fa2e f302 	lsr.w	r3, lr, r2
 800062c:	40b7      	lsls	r7, r6
 800062e:	40b1      	lsls	r1, r6
 8000630:	fa20 f202 	lsr.w	r2, r0, r2
 8000634:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000638:	430a      	orrs	r2, r1
 800063a:	fbb3 f8fe 	udiv	r8, r3, lr
 800063e:	b2bc      	uxth	r4, r7
 8000640:	fb0e 3318 	mls	r3, lr, r8, r3
 8000644:	0c11      	lsrs	r1, r2, #16
 8000646:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800064a:	fb08 f904 	mul.w	r9, r8, r4
 800064e:	40b0      	lsls	r0, r6
 8000650:	4589      	cmp	r9, r1
 8000652:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000656:	b280      	uxth	r0, r0
 8000658:	d93e      	bls.n	80006d8 <__udivmoddi4+0x2e8>
 800065a:	1879      	adds	r1, r7, r1
 800065c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000660:	d201      	bcs.n	8000666 <__udivmoddi4+0x276>
 8000662:	4589      	cmp	r9, r1
 8000664:	d81f      	bhi.n	80006a6 <__udivmoddi4+0x2b6>
 8000666:	eba1 0109 	sub.w	r1, r1, r9
 800066a:	fbb1 f9fe 	udiv	r9, r1, lr
 800066e:	fb09 f804 	mul.w	r8, r9, r4
 8000672:	fb0e 1119 	mls	r1, lr, r9, r1
 8000676:	b292      	uxth	r2, r2
 8000678:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800067c:	4542      	cmp	r2, r8
 800067e:	d229      	bcs.n	80006d4 <__udivmoddi4+0x2e4>
 8000680:	18ba      	adds	r2, r7, r2
 8000682:	f109 31ff 	add.w	r1, r9, #4294967295
 8000686:	d2c4      	bcs.n	8000612 <__udivmoddi4+0x222>
 8000688:	4542      	cmp	r2, r8
 800068a:	d2c2      	bcs.n	8000612 <__udivmoddi4+0x222>
 800068c:	f1a9 0102 	sub.w	r1, r9, #2
 8000690:	443a      	add	r2, r7
 8000692:	e7be      	b.n	8000612 <__udivmoddi4+0x222>
 8000694:	45f0      	cmp	r8, lr
 8000696:	d29d      	bcs.n	80005d4 <__udivmoddi4+0x1e4>
 8000698:	ebbe 0302 	subs.w	r3, lr, r2
 800069c:	eb6c 0c07 	sbc.w	ip, ip, r7
 80006a0:	3801      	subs	r0, #1
 80006a2:	46e1      	mov	r9, ip
 80006a4:	e796      	b.n	80005d4 <__udivmoddi4+0x1e4>
 80006a6:	eba7 0909 	sub.w	r9, r7, r9
 80006aa:	4449      	add	r1, r9
 80006ac:	f1a8 0c02 	sub.w	ip, r8, #2
 80006b0:	fbb1 f9fe 	udiv	r9, r1, lr
 80006b4:	fb09 f804 	mul.w	r8, r9, r4
 80006b8:	e7db      	b.n	8000672 <__udivmoddi4+0x282>
 80006ba:	4673      	mov	r3, lr
 80006bc:	e77f      	b.n	80005be <__udivmoddi4+0x1ce>
 80006be:	4650      	mov	r0, sl
 80006c0:	e766      	b.n	8000590 <__udivmoddi4+0x1a0>
 80006c2:	4608      	mov	r0, r1
 80006c4:	e6fd      	b.n	80004c2 <__udivmoddi4+0xd2>
 80006c6:	443b      	add	r3, r7
 80006c8:	3a02      	subs	r2, #2
 80006ca:	e733      	b.n	8000534 <__udivmoddi4+0x144>
 80006cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80006d0:	443b      	add	r3, r7
 80006d2:	e71c      	b.n	800050e <__udivmoddi4+0x11e>
 80006d4:	4649      	mov	r1, r9
 80006d6:	e79c      	b.n	8000612 <__udivmoddi4+0x222>
 80006d8:	eba1 0109 	sub.w	r1, r1, r9
 80006dc:	46c4      	mov	ip, r8
 80006de:	fbb1 f9fe 	udiv	r9, r1, lr
 80006e2:	fb09 f804 	mul.w	r8, r9, r4
 80006e6:	e7c4      	b.n	8000672 <__udivmoddi4+0x282>

080006e8 <__aeabi_idiv0>:
 80006e8:	4770      	bx	lr
 80006ea:	bf00      	nop

080006ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006ec:	b580      	push	{r7, lr}
 80006ee:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006f0:	f002 f940 	bl	8002974 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006f4:	f000 f9ce 	bl	8000a94 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 80006f8:	f000 fa3a 	bl	8000b70 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006fc:	f000 fe9e 	bl	800143c <MX_GPIO_Init>
  MX_DMA_Init();
 8000700:	f000 fe7c 	bl	80013fc <MX_DMA_Init>
  MX_ADC1_Init();
 8000704:	f000 fa66 	bl	8000bd4 <MX_ADC1_Init>
  MX_ADC2_Init();
 8000708:	f000 fb00 	bl	8000d0c <MX_ADC2_Init>
  MX_FDCAN1_Init();
 800070c:	f000 fb66 	bl	8000ddc <MX_FDCAN1_Init>
  MX_FDCAN2_Init();
 8000710:	f000 fbe2 	bl	8000ed8 <MX_FDCAN2_Init>
  MX_TIM1_Init();
 8000714:	f000 fcfa 	bl	800110c <MX_TIM1_Init>
  MX_USART2_UART_Init();
 8000718:	f000 fe24 	bl	8001364 <MX_USART2_UART_Init>
  MX_TIM16_Init();
 800071c:	f000 fdae 	bl	800127c <MX_TIM16_Init>
  MX_USART1_UART_Init();
 8000720:	f000 fdd4 	bl	80012cc <MX_USART1_UART_Init>
  MX_SDMMC1_SD_Init();
 8000724:	f000 fcd4 	bl	80010d0 <MX_SDMMC1_SD_Init>
  MX_FATFS_Init();
 8000728:	f010 fa00 	bl	8010b2c <MX_FATFS_Init>
  MX_FDCAN3_Init();
 800072c:	f000 fc52 	bl	8000fd4 <MX_FDCAN3_Init>
	//sprintf(buffer, "%u,1test,1test1,1test2\n", (unsigned)time(NULL));
	//SDCard_write("data.csv", "1test,1test1,1test2\n", 0); // el modo 0 asume que existe el archivo y añade datos
	//print(buffer);

	// HAL_ADCEx_Calibration_Start(&hadc1, ADC_CALIB_OFFSET, ADC_SINGLE_ENDED);
	if (HAL_ADC_Start_DMA(&hadc1, (uint32_t *)buffer_adc, 3) != HAL_OK)
 8000730:	2203      	movs	r2, #3
 8000732:	499d      	ldr	r1, [pc, #628]	@ (80009a8 <main+0x2bc>)
 8000734:	489d      	ldr	r0, [pc, #628]	@ (80009ac <main+0x2c0>)
 8000736:	f002 fec7 	bl	80034c8 <HAL_ADC_Start_DMA>
 800073a:	4603      	mov	r3, r0
 800073c:	2b00      	cmp	r3, #0
 800073e:	d004      	beq.n	800074a <main+0x5e>
	{
#if DEBUG
		print("Error al inicializar ADC_DMA");
 8000740:	489b      	ldr	r0, [pc, #620]	@ (80009b0 <main+0x2c4>)
 8000742:	f000 ff4d 	bl	80015e0 <print>
#endif
		Error_Handler();
 8000746:	f001 fb57 	bl	8001df8 <Error_Handler>
	//LPF_EMA_Init(&s1_filt, 0.2f);
	//LPF_EMA_Init(&s2_filt, 0.2f);

	// Inicialización de buses CAN
	// Inversor
	if (HAL_FDCAN_Start(&hfdcan1) != HAL_OK)
 800074a:	489a      	ldr	r0, [pc, #616]	@ (80009b4 <main+0x2c8>)
 800074c:	f006 fe9e 	bl	800748c <HAL_FDCAN_Start>
 8000750:	4603      	mov	r3, r0
 8000752:	2b00      	cmp	r3, #0
 8000754:	d004      	beq.n	8000760 <main+0x74>
	{
#if DEBUG
		print("Error al inicializar CAN_INV");
 8000756:	4898      	ldr	r0, [pc, #608]	@ (80009b8 <main+0x2cc>)
 8000758:	f000 ff42 	bl	80015e0 <print>
#endif
		Error_Handler();
 800075c:	f001 fb4c 	bl	8001df8 <Error_Handler>
	}

	if (HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE,
 8000760:	2200      	movs	r2, #0
 8000762:	2101      	movs	r1, #1
 8000764:	4893      	ldr	r0, [pc, #588]	@ (80009b4 <main+0x2c8>)
 8000766:	f007 f883 	bl	8007870 <HAL_FDCAN_ActivateNotification>
 800076a:	4603      	mov	r3, r0
 800076c:	2b00      	cmp	r3, #0
 800076e:	d004      	beq.n	800077a <main+0x8e>
									   0) != HAL_OK)
	{

#if DEBUG
		print("Error al activar NOTIFICACION CAN_INV");
 8000770:	4892      	ldr	r0, [pc, #584]	@ (80009bc <main+0x2d0>)
 8000772:	f000 ff35 	bl	80015e0 <print>
#endif
		Error_Handler();
 8000776:	f001 fb3f 	bl	8001df8 <Error_Handler>
#endif
		Error_Handler();
	}*/

	// Acumulador
	if (HAL_FDCAN_Start(&hfdcan2) != HAL_OK)
 800077a:	4891      	ldr	r0, [pc, #580]	@ (80009c0 <main+0x2d4>)
 800077c:	f006 fe86 	bl	800748c <HAL_FDCAN_Start>
 8000780:	4603      	mov	r3, r0
 8000782:	2b00      	cmp	r3, #0
 8000784:	d004      	beq.n	8000790 <main+0xa4>
	{

#if DEBUG
		print("Error al inicializar CAN_ACU");
 8000786:	488f      	ldr	r0, [pc, #572]	@ (80009c4 <main+0x2d8>)
 8000788:	f000 ff2a 	bl	80015e0 <print>

#endif
		Error_Handler();
 800078c:	f001 fb34 	bl	8001df8 <Error_Handler>
	}

	if (HAL_FDCAN_ActivateNotification(&hfdcan2, FDCAN_IT_RX_FIFO0_NEW_MESSAGE,
 8000790:	2200      	movs	r2, #0
 8000792:	2101      	movs	r1, #1
 8000794:	488a      	ldr	r0, [pc, #552]	@ (80009c0 <main+0x2d4>)
 8000796:	f007 f86b 	bl	8007870 <HAL_FDCAN_ActivateNotification>
 800079a:	4603      	mov	r3, r0
 800079c:	2b00      	cmp	r3, #0
 800079e:	d004      	beq.n	80007aa <main+0xbe>
									   0) != HAL_OK)
	{

#if DEBUG
		print("Error al activar NOTIFICATION CAN_ACU");
 80007a0:	4889      	ldr	r0, [pc, #548]	@ (80009c8 <main+0x2dc>)
 80007a2:	f000 ff1d 	bl	80015e0 <print>
#endif
		Error_Handler();
 80007a6:	f001 fb27 	bl	8001df8 <Error_Handler>
	}

	//Dash
	if (HAL_FDCAN_Start(&hfdcan3) != HAL_OK)
 80007aa:	4888      	ldr	r0, [pc, #544]	@ (80009cc <main+0x2e0>)
 80007ac:	f006 fe6e 	bl	800748c <HAL_FDCAN_Start>
 80007b0:	4603      	mov	r3, r0
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	d004      	beq.n	80007c0 <main+0xd4>
	{

#if DEBUG
		print("Error al inicializar CAN_DASH");
 80007b6:	4886      	ldr	r0, [pc, #536]	@ (80009d0 <main+0x2e4>)
 80007b8:	f000 ff12 	bl	80015e0 <print>

#endif
		Error_Handler();
 80007bc:	f001 fb1c 	bl	8001df8 <Error_Handler>
	}

	if (HAL_FDCAN_ActivateNotification(&hfdcan3, FDCAN_IT_RX_FIFO0_NEW_MESSAGE,
 80007c0:	2200      	movs	r2, #0
 80007c2:	2101      	movs	r1, #1
 80007c4:	4881      	ldr	r0, [pc, #516]	@ (80009cc <main+0x2e0>)
 80007c6:	f007 f853 	bl	8007870 <HAL_FDCAN_ActivateNotification>
 80007ca:	4603      	mov	r3, r0
 80007cc:	2b00      	cmp	r3, #0
 80007ce:	d004      	beq.n	80007da <main+0xee>
									   0) != HAL_OK)
	{

#if DEBUG
		print("Error al activar NOTIFICATION CAN_DASH");
 80007d0:	4880      	ldr	r0, [pc, #512]	@ (80009d4 <main+0x2e8>)
 80007d2:	f000 ff05 	bl	80015e0 <print>
#endif
		Error_Handler();
 80007d6:	f001 fb0f 	bl	8001df8 <Error_Handler>
	}

	//---------- SECUENCIA DE ARRANQUE ----------
#if (DEBUG)
	print("Solicitar tensión inversor");
 80007da:	487f      	ldr	r0, [pc, #508]	@ (80009d8 <main+0x2ec>)
 80007dc:	f000 ff00 	bl	80015e0 <print>
	 * TIM16 -> APB2 => 264MHzw
	 * 10 ms interruption => 10ms * 264MHz = 2640000
	 * preescalado 264 (por ejemplo)
	 * timer count = 2640000 / 264 = 10000
	 */
	HAL_TIM_Base_Start_IT(&htim16);
 80007e0:	487e      	ldr	r0, [pc, #504]	@ (80009dc <main+0x2f0>)
 80007e2:	f00c ffdd 	bl	800d7a0 <HAL_TIM_Base_Start_IT>


	// Espera ACK inversor (DC bus)
	while (config_inv_lectura_v == 0)
 80007e6:	e006      	b.n	80007f6 <main+0x10a>
	{
		//print("Solicitar tensión inversor");
		if (config_inv_lectura_v == 1)
 80007e8:	4b7d      	ldr	r3, [pc, #500]	@ (80009e0 <main+0x2f4>)
 80007ea:	681b      	ldr	r3, [r3, #0]
 80007ec:	2b01      	cmp	r3, #1
 80007ee:	d102      	bne.n	80007f6 <main+0x10a>
		{

#if DEBUG
			print("CAN_INV: Lectura de DC_BUS_VOLTAGE correctamente");
 80007f0:	487c      	ldr	r0, [pc, #496]	@ (80009e4 <main+0x2f8>)
 80007f2:	f000 fef5 	bl	80015e0 <print>
	while (config_inv_lectura_v == 0)
 80007f6:	4b7a      	ldr	r3, [pc, #488]	@ (80009e0 <main+0x2f4>)
 80007f8:	681b      	ldr	r3, [r3, #0]
 80007fa:	2b00      	cmp	r3, #0
 80007fc:	d0f4      	beq.n	80007e8 <main+0xfc>
	}

#if !CALIBRATION

	// Estado STAND BY inversor
	while (state != 3)
 80007fe:	e006      	b.n	800080e <main+0x122>
	{
		if (state == 3)
 8000800:	4b79      	ldr	r3, [pc, #484]	@ (80009e8 <main+0x2fc>)
 8000802:	781b      	ldrb	r3, [r3, #0]
 8000804:	2b03      	cmp	r3, #3
 8000806:	d102      	bne.n	800080e <main+0x122>
		{
#if DEBUG
			print("Precarga");
 8000808:	4878      	ldr	r0, [pc, #480]	@ (80009ec <main+0x300>)
 800080a:	f000 fee9 	bl	80015e0 <print>
	while (state != 3)
 800080e:	4b76      	ldr	r3, [pc, #472]	@ (80009e8 <main+0x2fc>)
 8000810:	781b      	ldrb	r3, [r3, #0]
 8000812:	2b03      	cmp	r3, #3
 8000814:	d1f4      	bne.n	8000800 <main+0x114>
#endif
		}
	}
	// PRE-CHARGE
	while (precarga_inv == 0 && inv_dc_bus_voltage < 300)
 8000816:	e031      	b.n	800087c <main+0x190>
	{

#if DEBUG
		sprintf(TxBuffer, "DC_BUS_VOLTAGE: %i V\r\n", inv_dc_bus_voltage);
 8000818:	4b75      	ldr	r3, [pc, #468]	@ (80009f0 <main+0x304>)
 800081a:	681b      	ldr	r3, [r3, #0]
 800081c:	461a      	mov	r2, r3
 800081e:	4975      	ldr	r1, [pc, #468]	@ (80009f4 <main+0x308>)
 8000820:	4875      	ldr	r0, [pc, #468]	@ (80009f8 <main+0x30c>)
 8000822:	f010 fc27 	bl	8011074 <siprintf>
		print(TxBuffer);
 8000826:	4874      	ldr	r0, [pc, #464]	@ (80009f8 <main+0x30c>)
 8000828:	f000 feda 	bl	80015e0 <print>
		// printValue((int) ((byte1_voltage << 8) | byte0_voltage));
#endif

		// Reenvío DC_BUS_VOLTAGE al AMS por CAN_ACU
		TxHeader_Acu.Identifier = ID_dc_bus_voltage;
 800082c:	4b73      	ldr	r3, [pc, #460]	@ (80009fc <main+0x310>)
 800082e:	681b      	ldr	r3, [r3, #0]
 8000830:	4a73      	ldr	r2, [pc, #460]	@ (8000a00 <main+0x314>)
 8000832:	6013      	str	r3, [r2, #0]
		TxHeader_Acu.DataLength = 2;
 8000834:	4b72      	ldr	r3, [pc, #456]	@ (8000a00 <main+0x314>)
 8000836:	2202      	movs	r2, #2
 8000838:	60da      	str	r2, [r3, #12]
		TxHeader_Acu.IdType = FDCAN_EXTENDED_ID;
 800083a:	4b71      	ldr	r3, [pc, #452]	@ (8000a00 <main+0x314>)
 800083c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000840:	605a      	str	r2, [r3, #4]
		TxHeader_Acu.FDFormat = FDCAN_CLASSIC_CAN;
 8000842:	4b6f      	ldr	r3, [pc, #444]	@ (8000a00 <main+0x314>)
 8000844:	2200      	movs	r2, #0
 8000846:	619a      	str	r2, [r3, #24]
		TxHeader_Acu.TxFrameType = FDCAN_DATA_FRAME;
 8000848:	4b6d      	ldr	r3, [pc, #436]	@ (8000a00 <main+0x314>)
 800084a:	2200      	movs	r2, #0
 800084c:	609a      	str	r2, [r3, #8]

		/*		TxData_Acu[0] = byte0_voltage;
		 TxData_Acu[1] = byte1_voltage;*/
		TxData_Acu[0] = inv_dc_bus_voltage & 0xFF;
 800084e:	4b68      	ldr	r3, [pc, #416]	@ (80009f0 <main+0x304>)
 8000850:	681b      	ldr	r3, [r3, #0]
 8000852:	b2da      	uxtb	r2, r3
 8000854:	4b6b      	ldr	r3, [pc, #428]	@ (8000a04 <main+0x318>)
 8000856:	701a      	strb	r2, [r3, #0]
		TxData_Acu[1] = (inv_dc_bus_voltage >> 8) & 0xFF;
 8000858:	4b65      	ldr	r3, [pc, #404]	@ (80009f0 <main+0x304>)
 800085a:	681b      	ldr	r3, [r3, #0]
 800085c:	121b      	asrs	r3, r3, #8
 800085e:	b2da      	uxtb	r2, r3
 8000860:	4b68      	ldr	r3, [pc, #416]	@ (8000a04 <main+0x318>)
 8000862:	705a      	strb	r2, [r3, #1]
		if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan2, &TxHeader_Acu, TxData_Acu) == HAL_OK)
 8000864:	4a67      	ldr	r2, [pc, #412]	@ (8000a04 <main+0x318>)
 8000866:	4966      	ldr	r1, [pc, #408]	@ (8000a00 <main+0x314>)
 8000868:	4855      	ldr	r0, [pc, #340]	@ (80009c0 <main+0x2d4>)
 800086a:	f006 fe3a 	bl	80074e2 <HAL_FDCAN_AddMessageToTxFifoQ>
#if DEBUG
			//print("CAN_ACU: DC_BUS_VOLTAGE enviado a AMS");
#endif
		}

		if (precarga_inv == 1)
 800086e:	4b66      	ldr	r3, [pc, #408]	@ (8000a08 <main+0x31c>)
 8000870:	681b      	ldr	r3, [r3, #0]
 8000872:	2b01      	cmp	r3, #1
 8000874:	d102      	bne.n	800087c <main+0x190>
		{
#if DEBUG
			print("CAN_ACU: Precarga correcta");
 8000876:	4865      	ldr	r0, [pc, #404]	@ (8000a0c <main+0x320>)
 8000878:	f000 feb2 	bl	80015e0 <print>
	while (precarga_inv == 0 && inv_dc_bus_voltage < 300)
 800087c:	4b62      	ldr	r3, [pc, #392]	@ (8000a08 <main+0x31c>)
 800087e:	681b      	ldr	r3, [r3, #0]
 8000880:	2b00      	cmp	r3, #0
 8000882:	d104      	bne.n	800088e <main+0x1a2>
 8000884:	4b5a      	ldr	r3, [pc, #360]	@ (80009f0 <main+0x304>)
 8000886:	681b      	ldr	r3, [r3, #0]
 8000888:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 800088c:	dbc4      	blt.n	8000818 <main+0x12c>
		//if(inv_dc_bus_voltage > 60) {
		//	precarga_inv = 1;
		//}
	}

	TxHeader_Acu.Identifier = ID_dc_bus_voltage;
 800088e:	4b5b      	ldr	r3, [pc, #364]	@ (80009fc <main+0x310>)
 8000890:	681b      	ldr	r3, [r3, #0]
 8000892:	4a5b      	ldr	r2, [pc, #364]	@ (8000a00 <main+0x314>)
 8000894:	6013      	str	r3, [r2, #0]
	TxHeader_Acu.DataLength = 2;
 8000896:	4b5a      	ldr	r3, [pc, #360]	@ (8000a00 <main+0x314>)
 8000898:	2202      	movs	r2, #2
 800089a:	60da      	str	r2, [r3, #12]
	TxHeader_Acu.IdType = FDCAN_EXTENDED_ID;
 800089c:	4b58      	ldr	r3, [pc, #352]	@ (8000a00 <main+0x314>)
 800089e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80008a2:	605a      	str	r2, [r3, #4]
	TxHeader_Acu.FDFormat = FDCAN_CLASSIC_CAN;
 80008a4:	4b56      	ldr	r3, [pc, #344]	@ (8000a00 <main+0x314>)
 80008a6:	2200      	movs	r2, #0
 80008a8:	619a      	str	r2, [r3, #24]
	TxHeader_Acu.TxFrameType = FDCAN_DATA_FRAME;
 80008aa:	4b55      	ldr	r3, [pc, #340]	@ (8000a00 <main+0x314>)
 80008ac:	2200      	movs	r2, #0
 80008ae:	609a      	str	r2, [r3, #8]

	TxData_Acu[0] = inv_dc_bus_voltage & 0xFF;
 80008b0:	4b4f      	ldr	r3, [pc, #316]	@ (80009f0 <main+0x304>)
 80008b2:	681b      	ldr	r3, [r3, #0]
 80008b4:	b2da      	uxtb	r2, r3
 80008b6:	4b53      	ldr	r3, [pc, #332]	@ (8000a04 <main+0x318>)
 80008b8:	701a      	strb	r2, [r3, #0]
	TxData_Acu[1] = (inv_dc_bus_voltage >> 8) & 0xFF;
 80008ba:	4b4d      	ldr	r3, [pc, #308]	@ (80009f0 <main+0x304>)
 80008bc:	681b      	ldr	r3, [r3, #0]
 80008be:	121b      	asrs	r3, r3, #8
 80008c0:	b2da      	uxtb	r2, r3
 80008c2:	4b50      	ldr	r3, [pc, #320]	@ (8000a04 <main+0x318>)
 80008c4:	705a      	strb	r2, [r3, #1]
	if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan2, &TxHeader_Acu, TxData_Acu) == HAL_OK)
 80008c6:	4a4f      	ldr	r2, [pc, #316]	@ (8000a04 <main+0x318>)
 80008c8:	494d      	ldr	r1, [pc, #308]	@ (8000a00 <main+0x314>)
 80008ca:	483d      	ldr	r0, [pc, #244]	@ (80009c0 <main+0x2d4>)
 80008cc:	f006 fe09 	bl	80074e2 <HAL_FDCAN_AddMessageToTxFifoQ>
		//print("CAN_ACU: DC_BUS_VOLTAGE enviado a AMS");
#endif
	}

#if DEBUG
	print("state : stand by");
 80008d0:	484f      	ldr	r0, [pc, #316]	@ (8000a10 <main+0x324>)
 80008d2:	f000 fe85 	bl	80015e0 <print>
#endif

	while (state != 4)
 80008d6:	e037      	b.n	8000948 <main+0x25c>
	{
		// Estado READY inversor
		TxHeader_Inv.Identifier = RX_SETPOINT_1;
 80008d8:	4b4e      	ldr	r3, [pc, #312]	@ (8000a14 <main+0x328>)
 80008da:	681b      	ldr	r3, [r3, #0]
 80008dc:	4a4e      	ldr	r2, [pc, #312]	@ (8000a18 <main+0x32c>)
 80008de:	6013      	str	r3, [r2, #0]
		TxHeader_Inv.DataLength = 3;
 80008e0:	4b4d      	ldr	r3, [pc, #308]	@ (8000a18 <main+0x32c>)
 80008e2:	2203      	movs	r2, #3
 80008e4:	60da      	str	r2, [r3, #12]
		TxHeader_Inv.IdType = FDCAN_STANDARD_ID;
 80008e6:	4b4c      	ldr	r3, [pc, #304]	@ (8000a18 <main+0x32c>)
 80008e8:	2200      	movs	r2, #0
 80008ea:	605a      	str	r2, [r3, #4]

		TxData_Inv[0] = 0x0;
 80008ec:	4b4b      	ldr	r3, [pc, #300]	@ (8000a1c <main+0x330>)
 80008ee:	2200      	movs	r2, #0
 80008f0:	701a      	strb	r2, [r3, #0]
		TxData_Inv[1] = 0x0;
 80008f2:	4b4a      	ldr	r3, [pc, #296]	@ (8000a1c <main+0x330>)
 80008f4:	2200      	movs	r2, #0
 80008f6:	705a      	strb	r2, [r3, #1]
		TxData_Inv[2] = 0x4;
 80008f8:	4b48      	ldr	r3, [pc, #288]	@ (8000a1c <main+0x330>)
 80008fa:	2204      	movs	r2, #4
 80008fc:	709a      	strb	r2, [r3, #2]
		HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader_Inv, TxData_Inv);
 80008fe:	4a47      	ldr	r2, [pc, #284]	@ (8000a1c <main+0x330>)
 8000900:	4945      	ldr	r1, [pc, #276]	@ (8000a18 <main+0x32c>)
 8000902:	482c      	ldr	r0, [pc, #176]	@ (80009b4 <main+0x2c8>)
 8000904:	f006 fded 	bl	80074e2 <HAL_FDCAN_AddMessageToTxFifoQ>

		TxHeader_Inv.Identifier = 0x362;
 8000908:	4b43      	ldr	r3, [pc, #268]	@ (8000a18 <main+0x32c>)
 800090a:	f240 3262 	movw	r2, #866	@ 0x362
 800090e:	601a      	str	r2, [r3, #0]
		TxHeader_Inv.DataLength = 4;
 8000910:	4b41      	ldr	r3, [pc, #260]	@ (8000a18 <main+0x32c>)
 8000912:	2204      	movs	r2, #4
 8000914:	60da      	str	r2, [r3, #12]

		real_torque = 0;
 8000916:	4b42      	ldr	r3, [pc, #264]	@ (8000a20 <main+0x334>)
 8000918:	2200      	movs	r2, #0
 800091a:	801a      	strh	r2, [r3, #0]

		TxData_Inv[0] = 0x0;
 800091c:	4b3f      	ldr	r3, [pc, #252]	@ (8000a1c <main+0x330>)
 800091e:	2200      	movs	r2, #0
 8000920:	701a      	strb	r2, [r3, #0]
		TxData_Inv[1] = 0x0;
 8000922:	4b3e      	ldr	r3, [pc, #248]	@ (8000a1c <main+0x330>)
 8000924:	2200      	movs	r2, #0
 8000926:	705a      	strb	r2, [r3, #1]
		TxData_Inv[2] = real_torque;
 8000928:	4b3d      	ldr	r3, [pc, #244]	@ (8000a20 <main+0x334>)
 800092a:	881b      	ldrh	r3, [r3, #0]
 800092c:	b2da      	uxtb	r2, r3
 800092e:	4b3b      	ldr	r3, [pc, #236]	@ (8000a1c <main+0x330>)
 8000930:	709a      	strb	r2, [r3, #2]
		TxData_Inv[3] = 0x0;
 8000932:	4b3a      	ldr	r3, [pc, #232]	@ (8000a1c <main+0x330>)
 8000934:	2200      	movs	r2, #0
 8000936:	70da      	strb	r2, [r3, #3]
		HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader_Inv, TxData_Inv);
 8000938:	4a38      	ldr	r2, [pc, #224]	@ (8000a1c <main+0x330>)
 800093a:	4937      	ldr	r1, [pc, #220]	@ (8000a18 <main+0x32c>)
 800093c:	481d      	ldr	r0, [pc, #116]	@ (80009b4 <main+0x2c8>)
 800093e:	f006 fdd0 	bl	80074e2 <HAL_FDCAN_AddMessageToTxFifoQ>
		HAL_Delay(10);
 8000942:	200a      	movs	r0, #10
 8000944:	f002 f8a8 	bl	8002a98 <HAL_Delay>
	while (state != 4)
 8000948:	4b27      	ldr	r3, [pc, #156]	@ (80009e8 <main+0x2fc>)
 800094a:	781b      	ldrb	r3, [r3, #0]
 800094c:	2b04      	cmp	r3, #4
 800094e:	d1c3      	bne.n	80008d8 <main+0x1ec>

	}

#if DEBUG
	print("state: ready");
 8000950:	4834      	ldr	r0, [pc, #208]	@ (8000a24 <main+0x338>)
 8000952:	f000 fe45 	bl	80015e0 <print>

#endif

#if !CALIBRATION
	// Espera a que se pulse el botón de arranque mientras se pisa el freno
	boton_arranque = 1; // VSV
 8000956:	4b34      	ldr	r3, [pc, #208]	@ (8000a28 <main+0x33c>)
 8000958:	2201      	movs	r2, #1
 800095a:	601a      	str	r2, [r3, #0]
	while (boton_arranque == 0)
 800095c:	e075      	b.n	8000a4a <main+0x35e>
	{

		start_button_act = HAL_GPIO_ReadPin(START_BUTTON_GPIO_Port,
 800095e:	2180      	movs	r1, #128	@ 0x80
 8000960:	4832      	ldr	r0, [pc, #200]	@ (8000a2c <main+0x340>)
 8000962:	f007 fea9 	bl	80086b8 <HAL_GPIO_ReadPin>
 8000966:	4603      	mov	r3, r0
 8000968:	461a      	mov	r2, r3
 800096a:	4b31      	ldr	r3, [pc, #196]	@ (8000a30 <main+0x344>)
 800096c:	601a      	str	r2, [r3, #0]
											START_BUTTON_Pin);
		if (start_button_act == 1 && start_button_ant == 0)
 800096e:	4b30      	ldr	r3, [pc, #192]	@ (8000a30 <main+0x344>)
 8000970:	681b      	ldr	r3, [r3, #0]
 8000972:	2b01      	cmp	r3, #1
 8000974:	d169      	bne.n	8000a4a <main+0x35e>
 8000976:	4b2f      	ldr	r3, [pc, #188]	@ (8000a34 <main+0x348>)
 8000978:	681b      	ldr	r3, [r3, #0]
 800097a:	2b00      	cmp	r3, #0
 800097c:	d165      	bne.n	8000a4a <main+0x35e>
		{

#if DEBUG
			print("Botón Start + Freno:");
 800097e:	482e      	ldr	r0, [pc, #184]	@ (8000a38 <main+0x34c>)
 8000980:	f000 fe2e 	bl	80015e0 <print>
			printValue(s_freno);
 8000984:	4b2d      	ldr	r3, [pc, #180]	@ (8000a3c <main+0x350>)
 8000986:	681b      	ldr	r3, [r3, #0]
 8000988:	4618      	mov	r0, r3
 800098a:	f000 fe47 	bl	800161c <printValue>
#endif
			if (s_freno > UMBRAL_FRENO)
 800098e:	4b2b      	ldr	r3, [pc, #172]	@ (8000a3c <main+0x350>)
 8000990:	681b      	ldr	r3, [r3, #0]
 8000992:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8000996:	4293      	cmp	r3, r2
 8000998:	dd54      	ble.n	8000a44 <main+0x358>
			{
				boton_arranque = 1;
 800099a:	4b23      	ldr	r3, [pc, #140]	@ (8000a28 <main+0x33c>)
 800099c:	2201      	movs	r2, #1
 800099e:	601a      	str	r2, [r3, #0]
#if DEBUG
				print("Coche arrancado correctamente");
 80009a0:	4827      	ldr	r0, [pc, #156]	@ (8000a40 <main+0x354>)
 80009a2:	f000 fe1d 	bl	80015e0 <print>
 80009a6:	e050      	b.n	8000a4a <main+0x35e>
 80009a8:	24000700 	.word	0x24000700
 80009ac:	24000094 	.word	0x24000094
 80009b0:	080119cc 	.word	0x080119cc
 80009b4:	240001ec 	.word	0x240001ec
 80009b8:	080119ec 	.word	0x080119ec
 80009bc:	08011a0c 	.word	0x08011a0c
 80009c0:	2400028c 	.word	0x2400028c
 80009c4:	08011a34 	.word	0x08011a34
 80009c8:	08011a54 	.word	0x08011a54
 80009cc:	2400032c 	.word	0x2400032c
 80009d0:	08011a7c 	.word	0x08011a7c
 80009d4:	08011a9c 	.word	0x08011a9c
 80009d8:	08011ac4 	.word	0x08011ac4
 80009dc:	24000494 	.word	0x24000494
 80009e0:	2400008c 	.word	0x2400008c
 80009e4:	08011ae0 	.word	0x08011ae0
 80009e8:	2400071e 	.word	0x2400071e
 80009ec:	08011b14 	.word	0x08011b14
 80009f0:	240006f8 	.word	0x240006f8
 80009f4:	08011b20 	.word	0x08011b20
 80009f8:	24000790 	.word	0x24000790
 80009fc:	24000004 	.word	0x24000004
 8000a00:	24000654 	.word	0x24000654
 8000a04:	240006d8 	.word	0x240006d8
 8000a08:	24000088 	.word	0x24000088
 8000a0c:	08011b38 	.word	0x08011b38
 8000a10:	08011b54 	.word	0x08011b54
 8000a14:	24000000 	.word	0x24000000
 8000a18:	24000608 	.word	0x24000608
 8000a1c:	240006c8 	.word	0x240006c8
 8000a20:	2400071c 	.word	0x2400071c
 8000a24:	08011b68 	.word	0x08011b68
 8000a28:	24000090 	.word	0x24000090
 8000a2c:	58021800 	.word	0x58021800
 8000a30:	240006f0 	.word	0x240006f0
 8000a34:	240006f4 	.word	0x240006f4
 8000a38:	08011b78 	.word	0x08011b78
 8000a3c:	24000710 	.word	0x24000710
 8000a40:	08011b90 	.word	0x08011b90
#endif
			}
			else
			{
#if DEBUG
				print("Pulsar freno para arrancar");
 8000a44:	480e      	ldr	r0, [pc, #56]	@ (8000a80 <main+0x394>)
 8000a46:	f000 fdcb 	bl	80015e0 <print>
	while (boton_arranque == 0)
 8000a4a:	4b0e      	ldr	r3, [pc, #56]	@ (8000a84 <main+0x398>)
 8000a4c:	681b      	ldr	r3, [r3, #0]
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	d085      	beq.n	800095e <main+0x272>
	}
#endif

	// Activar READY-TO-DRIVE-SOUND (RTDS) durante 2s
#if DEBUG
	print("RTDS sonando");
 8000a52:	480d      	ldr	r0, [pc, #52]	@ (8000a88 <main+0x39c>)
 8000a54:	f000 fdc4 	bl	80015e0 <print>
#endif
#if !CALIBRATION

	HAL_GPIO_WritePin(RTDS_GPIO_Port, RTDS_Pin, GPIO_PIN_SET); // Enciende RTDS
 8000a58:	2201      	movs	r2, #1
 8000a5a:	2102      	movs	r1, #2
 8000a5c:	480b      	ldr	r0, [pc, #44]	@ (8000a8c <main+0x3a0>)
 8000a5e:	f007 fe43 	bl	80086e8 <HAL_GPIO_WritePin>
	HAL_Delay(2000);
 8000a62:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000a66:	f002 f817 	bl	8002a98 <HAL_Delay>
	HAL_GPIO_WritePin(RTDS_GPIO_Port, RTDS_Pin, GPIO_PIN_RESET); // Apaga RTDS
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	2102      	movs	r1, #2
 8000a6e:	4807      	ldr	r0, [pc, #28]	@ (8000a8c <main+0x3a0>)
 8000a70:	f007 fe3a 	bl	80086e8 <HAL_GPIO_WritePin>

#endif

#if DEBUG
	print("RTDS apagado");
 8000a74:	4806      	ldr	r0, [pc, #24]	@ (8000a90 <main+0x3a4>)
 8000a76:	f000 fdb3 	bl	80015e0 <print>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
 8000a7a:	bf00      	nop
 8000a7c:	e7fd      	b.n	8000a7a <main+0x38e>
 8000a7e:	bf00      	nop
 8000a80:	08011bb0 	.word	0x08011bb0
 8000a84:	24000090 	.word	0x24000090
 8000a88:	08011bcc 	.word	0x08011bcc
 8000a8c:	58020800 	.word	0x58020800
 8000a90:	08011bdc 	.word	0x08011bdc

08000a94 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	b09c      	sub	sp, #112	@ 0x70
 8000a98:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a9a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a9e:	224c      	movs	r2, #76	@ 0x4c
 8000aa0:	2100      	movs	r1, #0
 8000aa2:	4618      	mov	r0, r3
 8000aa4:	f010 fb08 	bl	80110b8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000aa8:	1d3b      	adds	r3, r7, #4
 8000aaa:	2220      	movs	r2, #32
 8000aac:	2100      	movs	r1, #0
 8000aae:	4618      	mov	r0, r3
 8000ab0:	f010 fb02 	bl	80110b8 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000ab4:	2002      	movs	r0, #2
 8000ab6:	f007 fe31 	bl	800871c <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000aba:	2300      	movs	r3, #0
 8000abc:	603b      	str	r3, [r7, #0]
 8000abe:	4b2b      	ldr	r3, [pc, #172]	@ (8000b6c <SystemClock_Config+0xd8>)
 8000ac0:	699b      	ldr	r3, [r3, #24]
 8000ac2:	4a2a      	ldr	r2, [pc, #168]	@ (8000b6c <SystemClock_Config+0xd8>)
 8000ac4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000ac8:	6193      	str	r3, [r2, #24]
 8000aca:	4b28      	ldr	r3, [pc, #160]	@ (8000b6c <SystemClock_Config+0xd8>)
 8000acc:	699b      	ldr	r3, [r3, #24]
 8000ace:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000ad2:	603b      	str	r3, [r7, #0]
 8000ad4:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000ad6:	bf00      	nop
 8000ad8:	4b24      	ldr	r3, [pc, #144]	@ (8000b6c <SystemClock_Config+0xd8>)
 8000ada:	699b      	ldr	r3, [r3, #24]
 8000adc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000ae0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000ae4:	d1f8      	bne.n	8000ad8 <SystemClock_Config+0x44>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000ae6:	2301      	movs	r3, #1
 8000ae8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000aea:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000aee:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000af0:	2302      	movs	r3, #2
 8000af2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000af4:	2302      	movs	r3, #2
 8000af6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 2;
 8000af8:	2302      	movs	r3, #2
 8000afa:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 44;
 8000afc:	232c      	movs	r3, #44	@ 0x2c
 8000afe:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 8000b00:	2301      	movs	r3, #1
 8000b02:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000b04:	2304      	movs	r3, #4
 8000b06:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000b08:	2302      	movs	r3, #2
 8000b0a:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000b0c:	230c      	movs	r3, #12
 8000b0e:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000b10:	2300      	movs	r3, #0
 8000b12:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000b14:	2300      	movs	r3, #0
 8000b16:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b18:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b1c:	4618      	mov	r0, r3
 8000b1e:	f007 fe37 	bl	8008790 <HAL_RCC_OscConfig>
 8000b22:	4603      	mov	r3, r0
 8000b24:	2b00      	cmp	r3, #0
 8000b26:	d001      	beq.n	8000b2c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000b28:	f001 f966 	bl	8001df8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b2c:	233f      	movs	r3, #63	@ 0x3f
 8000b2e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b30:	2303      	movs	r3, #3
 8000b32:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000b34:	2300      	movs	r3, #0
 8000b36:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000b38:	2308      	movs	r3, #8
 8000b3a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000b3c:	2340      	movs	r3, #64	@ 0x40
 8000b3e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000b40:	2340      	movs	r3, #64	@ 0x40
 8000b42:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000b44:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000b48:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000b4a:	2340      	movs	r3, #64	@ 0x40
 8000b4c:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000b4e:	1d3b      	adds	r3, r7, #4
 8000b50:	2103      	movs	r1, #3
 8000b52:	4618      	mov	r0, r3
 8000b54:	f008 f9f6 	bl	8008f44 <HAL_RCC_ClockConfig>
 8000b58:	4603      	mov	r3, r0
 8000b5a:	2b00      	cmp	r3, #0
 8000b5c:	d001      	beq.n	8000b62 <SystemClock_Config+0xce>
  {
    Error_Handler();
 8000b5e:	f001 f94b 	bl	8001df8 <Error_Handler>
  }
}
 8000b62:	bf00      	nop
 8000b64:	3770      	adds	r7, #112	@ 0x70
 8000b66:	46bd      	mov	sp, r7
 8000b68:	bd80      	pop	{r7, pc}
 8000b6a:	bf00      	nop
 8000b6c:	58024800 	.word	0x58024800

08000b70 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8000b70:	b580      	push	{r7, lr}
 8000b72:	b0ae      	sub	sp, #184	@ 0xb8
 8000b74:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000b76:	463b      	mov	r3, r7
 8000b78:	22b8      	movs	r2, #184	@ 0xb8
 8000b7a:	2100      	movs	r1, #0
 8000b7c:	4618      	mov	r0, r3
 8000b7e:	f010 fa9b 	bl	80110b8 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_SDMMC;
 8000b82:	f44f 2210 	mov.w	r2, #589824	@ 0x90000
 8000b86:	f04f 0300 	mov.w	r3, #0
 8000b8a:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.PLL2.PLL2M = 2;
 8000b8e:	2302      	movs	r3, #2
 8000b90:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLL2.PLL2N = 16;
 8000b92:	2310      	movs	r3, #16
 8000b94:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLL2.PLL2P = 2;
 8000b96:	2302      	movs	r3, #2
 8000b98:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8000b9a:	2302      	movs	r3, #2
 8000b9c:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLL2.PLL2R = 1;
 8000b9e:	2301      	movs	r3, #1
 8000ba0:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8000ba2:	23c0      	movs	r3, #192	@ 0xc0
 8000ba4:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8000baa:	2300      	movs	r3, #0
 8000bac:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInitStruct.SdmmcClockSelection = RCC_SDMMCCLKSOURCE_PLL2;
 8000bae:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000bb2:	653b      	str	r3, [r7, #80]	@ 0x50
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8000bb4:	2300      	movs	r3, #0
 8000bb6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000bba:	463b      	mov	r3, r7
 8000bbc:	4618      	mov	r0, r3
 8000bbe:	f008 fd4d 	bl	800965c <HAL_RCCEx_PeriphCLKConfig>
 8000bc2:	4603      	mov	r3, r0
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	d001      	beq.n	8000bcc <PeriphCommonClock_Config+0x5c>
  {
    Error_Handler();
 8000bc8:	f001 f916 	bl	8001df8 <Error_Handler>
  }
}
 8000bcc:	bf00      	nop
 8000bce:	37b8      	adds	r7, #184	@ 0xb8
 8000bd0:	46bd      	mov	sp, r7
 8000bd2:	bd80      	pop	{r7, pc}

08000bd4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b08c      	sub	sp, #48	@ 0x30
 8000bd8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000bda:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000bde:	2200      	movs	r2, #0
 8000be0:	601a      	str	r2, [r3, #0]
 8000be2:	605a      	str	r2, [r3, #4]
 8000be4:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000be6:	463b      	mov	r3, r7
 8000be8:	2224      	movs	r2, #36	@ 0x24
 8000bea:	2100      	movs	r1, #0
 8000bec:	4618      	mov	r0, r3
 8000bee:	f010 fa63 	bl	80110b8 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000bf2:	4b41      	ldr	r3, [pc, #260]	@ (8000cf8 <MX_ADC1_Init+0x124>)
 8000bf4:	4a41      	ldr	r2, [pc, #260]	@ (8000cfc <MX_ADC1_Init+0x128>)
 8000bf6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8000bf8:	4b3f      	ldr	r3, [pc, #252]	@ (8000cf8 <MX_ADC1_Init+0x124>)
 8000bfa:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8000bfe:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000c00:	4b3d      	ldr	r3, [pc, #244]	@ (8000cf8 <MX_ADC1_Init+0x124>)
 8000c02:	2208      	movs	r2, #8
 8000c04:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000c06:	4b3c      	ldr	r3, [pc, #240]	@ (8000cf8 <MX_ADC1_Init+0x124>)
 8000c08:	2201      	movs	r2, #1
 8000c0a:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000c0c:	4b3a      	ldr	r3, [pc, #232]	@ (8000cf8 <MX_ADC1_Init+0x124>)
 8000c0e:	2208      	movs	r2, #8
 8000c10:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000c12:	4b39      	ldr	r3, [pc, #228]	@ (8000cf8 <MX_ADC1_Init+0x124>)
 8000c14:	2200      	movs	r2, #0
 8000c16:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000c18:	4b37      	ldr	r3, [pc, #220]	@ (8000cf8 <MX_ADC1_Init+0x124>)
 8000c1a:	2201      	movs	r2, #1
 8000c1c:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 3;
 8000c1e:	4b36      	ldr	r3, [pc, #216]	@ (8000cf8 <MX_ADC1_Init+0x124>)
 8000c20:	2203      	movs	r2, #3
 8000c22:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000c24:	4b34      	ldr	r3, [pc, #208]	@ (8000cf8 <MX_ADC1_Init+0x124>)
 8000c26:	2200      	movs	r2, #0
 8000c28:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000c2c:	4b32      	ldr	r3, [pc, #200]	@ (8000cf8 <MX_ADC1_Init+0x124>)
 8000c2e:	2200      	movs	r2, #0
 8000c30:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000c32:	4b31      	ldr	r3, [pc, #196]	@ (8000cf8 <MX_ADC1_Init+0x124>)
 8000c34:	2200      	movs	r2, #0
 8000c36:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 8000c38:	4b2f      	ldr	r3, [pc, #188]	@ (8000cf8 <MX_ADC1_Init+0x124>)
 8000c3a:	2203      	movs	r2, #3
 8000c3c:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000c3e:	4b2e      	ldr	r3, [pc, #184]	@ (8000cf8 <MX_ADC1_Init+0x124>)
 8000c40:	2200      	movs	r2, #0
 8000c42:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000c44:	4b2c      	ldr	r3, [pc, #176]	@ (8000cf8 <MX_ADC1_Init+0x124>)
 8000c46:	2200      	movs	r2, #0
 8000c48:	641a      	str	r2, [r3, #64]	@ 0x40
  hadc1.Init.OversamplingMode = DISABLE;
 8000c4a:	4b2b      	ldr	r3, [pc, #172]	@ (8000cf8 <MX_ADC1_Init+0x124>)
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  hadc1.Init.Oversampling.Ratio = 1;
 8000c52:	4b29      	ldr	r3, [pc, #164]	@ (8000cf8 <MX_ADC1_Init+0x124>)
 8000c54:	2201      	movs	r2, #1
 8000c56:	649a      	str	r2, [r3, #72]	@ 0x48
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000c58:	4827      	ldr	r0, [pc, #156]	@ (8000cf8 <MX_ADC1_Init+0x124>)
 8000c5a:	f002 fa2d 	bl	80030b8 <HAL_ADC_Init>
 8000c5e:	4603      	mov	r3, r0
 8000c60:	2b00      	cmp	r3, #0
 8000c62:	d001      	beq.n	8000c68 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8000c64:	f001 f8c8 	bl	8001df8 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000c68:	2300      	movs	r3, #0
 8000c6a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000c6c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c70:	4619      	mov	r1, r3
 8000c72:	4821      	ldr	r0, [pc, #132]	@ (8000cf8 <MX_ADC1_Init+0x124>)
 8000c74:	f003 fef0 	bl	8004a58 <HAL_ADCEx_MultiModeConfigChannel>
 8000c78:	4603      	mov	r3, r0
 8000c7a:	2b00      	cmp	r3, #0
 8000c7c:	d001      	beq.n	8000c82 <MX_ADC1_Init+0xae>
  {
    Error_Handler();
 8000c7e:	f001 f8bb 	bl	8001df8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000c82:	4b1f      	ldr	r3, [pc, #124]	@ (8000d00 <MX_ADC1_Init+0x12c>)
 8000c84:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000c86:	2306      	movs	r3, #6
 8000c88:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_64CYCLES_5;
 8000c8a:	2305      	movs	r3, #5
 8000c8c:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000c8e:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8000c92:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000c94:	2304      	movs	r3, #4
 8000c96:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000c98:	2300      	movs	r3, #0
 8000c9a:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ca2:	463b      	mov	r3, r7
 8000ca4:	4619      	mov	r1, r3
 8000ca6:	4814      	ldr	r0, [pc, #80]	@ (8000cf8 <MX_ADC1_Init+0x124>)
 8000ca8:	f002 ff42 	bl	8003b30 <HAL_ADC_ConfigChannel>
 8000cac:	4603      	mov	r3, r0
 8000cae:	2b00      	cmp	r3, #0
 8000cb0:	d001      	beq.n	8000cb6 <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 8000cb2:	f001 f8a1 	bl	8001df8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000cb6:	4b13      	ldr	r3, [pc, #76]	@ (8000d04 <MX_ADC1_Init+0x130>)
 8000cb8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000cba:	230c      	movs	r3, #12
 8000cbc:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000cbe:	463b      	mov	r3, r7
 8000cc0:	4619      	mov	r1, r3
 8000cc2:	480d      	ldr	r0, [pc, #52]	@ (8000cf8 <MX_ADC1_Init+0x124>)
 8000cc4:	f002 ff34 	bl	8003b30 <HAL_ADC_ConfigChannel>
 8000cc8:	4603      	mov	r3, r0
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d001      	beq.n	8000cd2 <MX_ADC1_Init+0xfe>
  {
    Error_Handler();
 8000cce:	f001 f893 	bl	8001df8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000cd2:	4b0d      	ldr	r3, [pc, #52]	@ (8000d08 <MX_ADC1_Init+0x134>)
 8000cd4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000cd6:	2312      	movs	r3, #18
 8000cd8:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000cda:	463b      	mov	r3, r7
 8000cdc:	4619      	mov	r1, r3
 8000cde:	4806      	ldr	r0, [pc, #24]	@ (8000cf8 <MX_ADC1_Init+0x124>)
 8000ce0:	f002 ff26 	bl	8003b30 <HAL_ADC_ConfigChannel>
 8000ce4:	4603      	mov	r3, r0
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	d001      	beq.n	8000cee <MX_ADC1_Init+0x11a>
  {
    Error_Handler();
 8000cea:	f001 f885 	bl	8001df8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000cee:	bf00      	nop
 8000cf0:	3730      	adds	r7, #48	@ 0x30
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	bd80      	pop	{r7, pc}
 8000cf6:	bf00      	nop
 8000cf8:	24000094 	.word	0x24000094
 8000cfc:	40022000 	.word	0x40022000
 8000d00:	10c00010 	.word	0x10c00010
 8000d04:	14f00020 	.word	0x14f00020
 8000d08:	08600004 	.word	0x08600004

08000d0c <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	b08a      	sub	sp, #40	@ 0x28
 8000d10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000d12:	1d3b      	adds	r3, r7, #4
 8000d14:	2224      	movs	r2, #36	@ 0x24
 8000d16:	2100      	movs	r1, #0
 8000d18:	4618      	mov	r0, r3
 8000d1a:	f010 f9cd 	bl	80110b8 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8000d1e:	4b2c      	ldr	r3, [pc, #176]	@ (8000dd0 <MX_ADC2_Init+0xc4>)
 8000d20:	4a2c      	ldr	r2, [pc, #176]	@ (8000dd4 <MX_ADC2_Init+0xc8>)
 8000d22:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8000d24:	4b2a      	ldr	r3, [pc, #168]	@ (8000dd0 <MX_ADC2_Init+0xc4>)
 8000d26:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8000d2a:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_16B;
 8000d2c:	4b28      	ldr	r3, [pc, #160]	@ (8000dd0 <MX_ADC2_Init+0xc4>)
 8000d2e:	2200      	movs	r2, #0
 8000d30:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000d32:	4b27      	ldr	r3, [pc, #156]	@ (8000dd0 <MX_ADC2_Init+0xc4>)
 8000d34:	2200      	movs	r2, #0
 8000d36:	611a      	str	r2, [r3, #16]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000d38:	4b25      	ldr	r3, [pc, #148]	@ (8000dd0 <MX_ADC2_Init+0xc4>)
 8000d3a:	2204      	movs	r2, #4
 8000d3c:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8000d3e:	4b24      	ldr	r3, [pc, #144]	@ (8000dd0 <MX_ADC2_Init+0xc4>)
 8000d40:	2200      	movs	r2, #0
 8000d42:	761a      	strb	r2, [r3, #24]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000d44:	4b22      	ldr	r3, [pc, #136]	@ (8000dd0 <MX_ADC2_Init+0xc4>)
 8000d46:	2200      	movs	r2, #0
 8000d48:	765a      	strb	r2, [r3, #25]
  hadc2.Init.NbrOfConversion = 1;
 8000d4a:	4b21      	ldr	r3, [pc, #132]	@ (8000dd0 <MX_ADC2_Init+0xc4>)
 8000d4c:	2201      	movs	r2, #1
 8000d4e:	61da      	str	r2, [r3, #28]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000d50:	4b1f      	ldr	r3, [pc, #124]	@ (8000dd0 <MX_ADC2_Init+0xc4>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000d58:	4b1d      	ldr	r3, [pc, #116]	@ (8000dd0 <MX_ADC2_Init+0xc4>)
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000d5e:	4b1c      	ldr	r3, [pc, #112]	@ (8000dd0 <MX_ADC2_Init+0xc4>)
 8000d60:	2200      	movs	r2, #0
 8000d62:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8000d64:	4b1a      	ldr	r3, [pc, #104]	@ (8000dd0 <MX_ADC2_Init+0xc4>)
 8000d66:	2200      	movs	r2, #0
 8000d68:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000d6a:	4b19      	ldr	r3, [pc, #100]	@ (8000dd0 <MX_ADC2_Init+0xc4>)
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000d70:	4b17      	ldr	r3, [pc, #92]	@ (8000dd0 <MX_ADC2_Init+0xc4>)
 8000d72:	2200      	movs	r2, #0
 8000d74:	641a      	str	r2, [r3, #64]	@ 0x40
  hadc2.Init.OversamplingMode = DISABLE;
 8000d76:	4b16      	ldr	r3, [pc, #88]	@ (8000dd0 <MX_ADC2_Init+0xc4>)
 8000d78:	2200      	movs	r2, #0
 8000d7a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  hadc2.Init.Oversampling.Ratio = 1;
 8000d7e:	4b14      	ldr	r3, [pc, #80]	@ (8000dd0 <MX_ADC2_Init+0xc4>)
 8000d80:	2201      	movs	r2, #1
 8000d82:	649a      	str	r2, [r3, #72]	@ 0x48
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000d84:	4812      	ldr	r0, [pc, #72]	@ (8000dd0 <MX_ADC2_Init+0xc4>)
 8000d86:	f002 f997 	bl	80030b8 <HAL_ADC_Init>
 8000d8a:	4603      	mov	r3, r0
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	d001      	beq.n	8000d94 <MX_ADC2_Init+0x88>
  {
    Error_Handler();
 8000d90:	f001 f832 	bl	8001df8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000d94:	4b10      	ldr	r3, [pc, #64]	@ (8000dd8 <MX_ADC2_Init+0xcc>)
 8000d96:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000d98:	2306      	movs	r3, #6
 8000d9a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000da0:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8000da4:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000da6:	2304      	movs	r3, #4
 8000da8:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000daa:	2300      	movs	r3, #0
 8000dac:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSignedSaturation = DISABLE;
 8000dae:	2300      	movs	r3, #0
 8000db0:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000db4:	1d3b      	adds	r3, r7, #4
 8000db6:	4619      	mov	r1, r3
 8000db8:	4805      	ldr	r0, [pc, #20]	@ (8000dd0 <MX_ADC2_Init+0xc4>)
 8000dba:	f002 feb9 	bl	8003b30 <HAL_ADC_ConfigChannel>
 8000dbe:	4603      	mov	r3, r0
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d001      	beq.n	8000dc8 <MX_ADC2_Init+0xbc>
  {
    Error_Handler();
 8000dc4:	f001 f818 	bl	8001df8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000dc8:	bf00      	nop
 8000dca:	3728      	adds	r7, #40	@ 0x28
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	bd80      	pop	{r7, pc}
 8000dd0:	24000104 	.word	0x24000104
 8000dd4:	40022100 	.word	0x40022100
 8000dd8:	25b00200 	.word	0x25b00200

08000ddc <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	b088      	sub	sp, #32
 8000de0:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8000de2:	4b3b      	ldr	r3, [pc, #236]	@ (8000ed0 <MX_FDCAN1_Init+0xf4>)
 8000de4:	4a3b      	ldr	r2, [pc, #236]	@ (8000ed4 <MX_FDCAN1_Init+0xf8>)
 8000de6:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000de8:	4b39      	ldr	r3, [pc, #228]	@ (8000ed0 <MX_FDCAN1_Init+0xf4>)
 8000dea:	2200      	movs	r2, #0
 8000dec:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8000dee:	4b38      	ldr	r3, [pc, #224]	@ (8000ed0 <MX_FDCAN1_Init+0xf4>)
 8000df0:	2200      	movs	r2, #0
 8000df2:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = ENABLE;
 8000df4:	4b36      	ldr	r3, [pc, #216]	@ (8000ed0 <MX_FDCAN1_Init+0xf4>)
 8000df6:	2201      	movs	r2, #1
 8000df8:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8000dfa:	4b35      	ldr	r3, [pc, #212]	@ (8000ed0 <MX_FDCAN1_Init+0xf4>)
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8000e00:	4b33      	ldr	r3, [pc, #204]	@ (8000ed0 <MX_FDCAN1_Init+0xf4>)
 8000e02:	2200      	movs	r2, #0
 8000e04:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 6;
 8000e06:	4b32      	ldr	r3, [pc, #200]	@ (8000ed0 <MX_FDCAN1_Init+0xf4>)
 8000e08:	2206      	movs	r2, #6
 8000e0a:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8000e0c:	4b30      	ldr	r3, [pc, #192]	@ (8000ed0 <MX_FDCAN1_Init+0xf4>)
 8000e0e:	2201      	movs	r2, #1
 8000e10:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 2;
 8000e12:	4b2f      	ldr	r3, [pc, #188]	@ (8000ed0 <MX_FDCAN1_Init+0xf4>)
 8000e14:	2202      	movs	r2, #2
 8000e16:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 5;
 8000e18:	4b2d      	ldr	r3, [pc, #180]	@ (8000ed0 <MX_FDCAN1_Init+0xf4>)
 8000e1a:	2205      	movs	r2, #5
 8000e1c:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8000e1e:	4b2c      	ldr	r3, [pc, #176]	@ (8000ed0 <MX_FDCAN1_Init+0xf4>)
 8000e20:	2201      	movs	r2, #1
 8000e22:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8000e24:	4b2a      	ldr	r3, [pc, #168]	@ (8000ed0 <MX_FDCAN1_Init+0xf4>)
 8000e26:	2201      	movs	r2, #1
 8000e28:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 8000e2a:	4b29      	ldr	r3, [pc, #164]	@ (8000ed0 <MX_FDCAN1_Init+0xf4>)
 8000e2c:	2201      	movs	r2, #1
 8000e2e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8000e30:	4b27      	ldr	r3, [pc, #156]	@ (8000ed0 <MX_FDCAN1_Init+0xf4>)
 8000e32:	2201      	movs	r2, #1
 8000e34:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 8000e36:	4b26      	ldr	r3, [pc, #152]	@ (8000ed0 <MX_FDCAN1_Init+0xf4>)
 8000e38:	2200      	movs	r2, #0
 8000e3a:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 1;
 8000e3c:	4b24      	ldr	r3, [pc, #144]	@ (8000ed0 <MX_FDCAN1_Init+0xf4>)
 8000e3e:	2201      	movs	r2, #1
 8000e40:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 1;
 8000e42:	4b23      	ldr	r3, [pc, #140]	@ (8000ed0 <MX_FDCAN1_Init+0xf4>)
 8000e44:	2201      	movs	r2, #1
 8000e46:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 32;
 8000e48:	4b21      	ldr	r3, [pc, #132]	@ (8000ed0 <MX_FDCAN1_Init+0xf4>)
 8000e4a:	2220      	movs	r2, #32
 8000e4c:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8000e4e:	4b20      	ldr	r3, [pc, #128]	@ (8000ed0 <MX_FDCAN1_Init+0xf4>)
 8000e50:	2204      	movs	r2, #4
 8000e52:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 32;
 8000e54:	4b1e      	ldr	r3, [pc, #120]	@ (8000ed0 <MX_FDCAN1_Init+0xf4>)
 8000e56:	2220      	movs	r2, #32
 8000e58:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8000e5a:	4b1d      	ldr	r3, [pc, #116]	@ (8000ed0 <MX_FDCAN1_Init+0xf4>)
 8000e5c:	2204      	movs	r2, #4
 8000e5e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 0;
 8000e60:	4b1b      	ldr	r3, [pc, #108]	@ (8000ed0 <MX_FDCAN1_Init+0xf4>)
 8000e62:	2200      	movs	r2, #0
 8000e64:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8000e66:	4b1a      	ldr	r3, [pc, #104]	@ (8000ed0 <MX_FDCAN1_Init+0xf4>)
 8000e68:	2204      	movs	r2, #4
 8000e6a:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 0;
 8000e6c:	4b18      	ldr	r3, [pc, #96]	@ (8000ed0 <MX_FDCAN1_Init+0xf4>)
 8000e6e:	2200      	movs	r2, #0
 8000e70:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 0;
 8000e72:	4b17      	ldr	r3, [pc, #92]	@ (8000ed0 <MX_FDCAN1_Init+0xf4>)
 8000e74:	2200      	movs	r2, #0
 8000e76:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 32;
 8000e78:	4b15      	ldr	r3, [pc, #84]	@ (8000ed0 <MX_FDCAN1_Init+0xf4>)
 8000e7a:	2220      	movs	r2, #32
 8000e7c:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000e7e:	4b14      	ldr	r3, [pc, #80]	@ (8000ed0 <MX_FDCAN1_Init+0xf4>)
 8000e80:	2200      	movs	r2, #0
 8000e82:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8000e84:	4b12      	ldr	r3, [pc, #72]	@ (8000ed0 <MX_FDCAN1_Init+0xf4>)
 8000e86:	2204      	movs	r2, #4
 8000e88:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000e8a:	4811      	ldr	r0, [pc, #68]	@ (8000ed0 <MX_FDCAN1_Init+0xf4>)
 8000e8c:	f006 f8aa 	bl	8006fe4 <HAL_FDCAN_Init>
 8000e90:	4603      	mov	r3, r0
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d001      	beq.n	8000e9a <MX_FDCAN1_Init+0xbe>
  {
    Error_Handler();
 8000e96:	f000 ffaf 	bl	8001df8 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */
	FDCAN_FilterTypeDef sFilterConfig;
	sFilterConfig.IdType = FDCAN_STANDARD_ID;
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	603b      	str	r3, [r7, #0]
	sFilterConfig.FilterIndex = 0;
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	607b      	str	r3, [r7, #4]
	sFilterConfig.FilterType = FDCAN_FILTER_MASK;
 8000ea2:	2302      	movs	r3, #2
 8000ea4:	60bb      	str	r3, [r7, #8]
	sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 8000ea6:	2301      	movs	r3, #1
 8000ea8:	60fb      	str	r3, [r7, #12]
	sFilterConfig.FilterID1 = 0x0;
 8000eaa:	2300      	movs	r3, #0
 8000eac:	613b      	str	r3, [r7, #16]
	sFilterConfig.FilterID2 = 0x0;
 8000eae:	2300      	movs	r3, #0
 8000eb0:	617b      	str	r3, [r7, #20]
	if (HAL_FDCAN_ConfigFilter(&hfdcan1, &sFilterConfig) != HAL_OK)
 8000eb2:	463b      	mov	r3, r7
 8000eb4:	4619      	mov	r1, r3
 8000eb6:	4806      	ldr	r0, [pc, #24]	@ (8000ed0 <MX_FDCAN1_Init+0xf4>)
 8000eb8:	f006 fa72 	bl	80073a0 <HAL_FDCAN_ConfigFilter>
 8000ebc:	4603      	mov	r3, r0
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	d001      	beq.n	8000ec6 <MX_FDCAN1_Init+0xea>
	{
		Error_Handler();
 8000ec2:	f000 ff99 	bl	8001df8 <Error_Handler>
	}
  /* USER CODE END FDCAN1_Init 2 */

}
 8000ec6:	bf00      	nop
 8000ec8:	3720      	adds	r7, #32
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	bd80      	pop	{r7, pc}
 8000ece:	bf00      	nop
 8000ed0:	240001ec 	.word	0x240001ec
 8000ed4:	4000a000 	.word	0x4000a000

08000ed8 <MX_FDCAN2_Init>:
  * @brief FDCAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN2_Init(void)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b088      	sub	sp, #32
 8000edc:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN2_Init 0 */

  /* USER CODE BEGIN FDCAN2_Init 1 */

  /* USER CODE END FDCAN2_Init 1 */
  hfdcan2.Instance = FDCAN2;
 8000ede:	4b3b      	ldr	r3, [pc, #236]	@ (8000fcc <MX_FDCAN2_Init+0xf4>)
 8000ee0:	4a3b      	ldr	r2, [pc, #236]	@ (8000fd0 <MX_FDCAN2_Init+0xf8>)
 8000ee2:	601a      	str	r2, [r3, #0]
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000ee4:	4b39      	ldr	r3, [pc, #228]	@ (8000fcc <MX_FDCAN2_Init+0xf4>)
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	609a      	str	r2, [r3, #8]
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 8000eea:	4b38      	ldr	r3, [pc, #224]	@ (8000fcc <MX_FDCAN2_Init+0xf4>)
 8000eec:	2200      	movs	r2, #0
 8000eee:	60da      	str	r2, [r3, #12]
  hfdcan2.Init.AutoRetransmission = DISABLE;
 8000ef0:	4b36      	ldr	r3, [pc, #216]	@ (8000fcc <MX_FDCAN2_Init+0xf4>)
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	741a      	strb	r2, [r3, #16]
  hfdcan2.Init.TransmitPause = DISABLE;
 8000ef6:	4b35      	ldr	r3, [pc, #212]	@ (8000fcc <MX_FDCAN2_Init+0xf4>)
 8000ef8:	2200      	movs	r2, #0
 8000efa:	745a      	strb	r2, [r3, #17]
  hfdcan2.Init.ProtocolException = DISABLE;
 8000efc:	4b33      	ldr	r3, [pc, #204]	@ (8000fcc <MX_FDCAN2_Init+0xf4>)
 8000efe:	2200      	movs	r2, #0
 8000f00:	749a      	strb	r2, [r3, #18]
  hfdcan2.Init.NominalPrescaler = 6;
 8000f02:	4b32      	ldr	r3, [pc, #200]	@ (8000fcc <MX_FDCAN2_Init+0xf4>)
 8000f04:	2206      	movs	r2, #6
 8000f06:	615a      	str	r2, [r3, #20]
  hfdcan2.Init.NominalSyncJumpWidth = 1;
 8000f08:	4b30      	ldr	r3, [pc, #192]	@ (8000fcc <MX_FDCAN2_Init+0xf4>)
 8000f0a:	2201      	movs	r2, #1
 8000f0c:	619a      	str	r2, [r3, #24]
  hfdcan2.Init.NominalTimeSeg1 = 2;
 8000f0e:	4b2f      	ldr	r3, [pc, #188]	@ (8000fcc <MX_FDCAN2_Init+0xf4>)
 8000f10:	2202      	movs	r2, #2
 8000f12:	61da      	str	r2, [r3, #28]
  hfdcan2.Init.NominalTimeSeg2 = 5;
 8000f14:	4b2d      	ldr	r3, [pc, #180]	@ (8000fcc <MX_FDCAN2_Init+0xf4>)
 8000f16:	2205      	movs	r2, #5
 8000f18:	621a      	str	r2, [r3, #32]
  hfdcan2.Init.DataPrescaler = 1;
 8000f1a:	4b2c      	ldr	r3, [pc, #176]	@ (8000fcc <MX_FDCAN2_Init+0xf4>)
 8000f1c:	2201      	movs	r2, #1
 8000f1e:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan2.Init.DataSyncJumpWidth = 1;
 8000f20:	4b2a      	ldr	r3, [pc, #168]	@ (8000fcc <MX_FDCAN2_Init+0xf4>)
 8000f22:	2201      	movs	r2, #1
 8000f24:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan2.Init.DataTimeSeg1 = 1;
 8000f26:	4b29      	ldr	r3, [pc, #164]	@ (8000fcc <MX_FDCAN2_Init+0xf4>)
 8000f28:	2201      	movs	r2, #1
 8000f2a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan2.Init.DataTimeSeg2 = 1;
 8000f2c:	4b27      	ldr	r3, [pc, #156]	@ (8000fcc <MX_FDCAN2_Init+0xf4>)
 8000f2e:	2201      	movs	r2, #1
 8000f30:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan2.Init.MessageRAMOffset = 0;
 8000f32:	4b26      	ldr	r3, [pc, #152]	@ (8000fcc <MX_FDCAN2_Init+0xf4>)
 8000f34:	2200      	movs	r2, #0
 8000f36:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan2.Init.StdFiltersNbr = 1;
 8000f38:	4b24      	ldr	r3, [pc, #144]	@ (8000fcc <MX_FDCAN2_Init+0xf4>)
 8000f3a:	2201      	movs	r2, #1
 8000f3c:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan2.Init.ExtFiltersNbr = 1;
 8000f3e:	4b23      	ldr	r3, [pc, #140]	@ (8000fcc <MX_FDCAN2_Init+0xf4>)
 8000f40:	2201      	movs	r2, #1
 8000f42:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan2.Init.RxFifo0ElmtsNbr = 16;
 8000f44:	4b21      	ldr	r3, [pc, #132]	@ (8000fcc <MX_FDCAN2_Init+0xf4>)
 8000f46:	2210      	movs	r2, #16
 8000f48:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan2.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8000f4a:	4b20      	ldr	r3, [pc, #128]	@ (8000fcc <MX_FDCAN2_Init+0xf4>)
 8000f4c:	2204      	movs	r2, #4
 8000f4e:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan2.Init.RxFifo1ElmtsNbr = 16;
 8000f50:	4b1e      	ldr	r3, [pc, #120]	@ (8000fcc <MX_FDCAN2_Init+0xf4>)
 8000f52:	2210      	movs	r2, #16
 8000f54:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan2.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8000f56:	4b1d      	ldr	r3, [pc, #116]	@ (8000fcc <MX_FDCAN2_Init+0xf4>)
 8000f58:	2204      	movs	r2, #4
 8000f5a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan2.Init.RxBuffersNbr = 0;
 8000f5c:	4b1b      	ldr	r3, [pc, #108]	@ (8000fcc <MX_FDCAN2_Init+0xf4>)
 8000f5e:	2200      	movs	r2, #0
 8000f60:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan2.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8000f62:	4b1a      	ldr	r3, [pc, #104]	@ (8000fcc <MX_FDCAN2_Init+0xf4>)
 8000f64:	2204      	movs	r2, #4
 8000f66:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan2.Init.TxEventsNbr = 0;
 8000f68:	4b18      	ldr	r3, [pc, #96]	@ (8000fcc <MX_FDCAN2_Init+0xf4>)
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan2.Init.TxBuffersNbr = 0;
 8000f6e:	4b17      	ldr	r3, [pc, #92]	@ (8000fcc <MX_FDCAN2_Init+0xf4>)
 8000f70:	2200      	movs	r2, #0
 8000f72:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan2.Init.TxFifoQueueElmtsNbr = 16;
 8000f74:	4b15      	ldr	r3, [pc, #84]	@ (8000fcc <MX_FDCAN2_Init+0xf4>)
 8000f76:	2210      	movs	r2, #16
 8000f78:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000f7a:	4b14      	ldr	r3, [pc, #80]	@ (8000fcc <MX_FDCAN2_Init+0xf4>)
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan2.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8000f80:	4b12      	ldr	r3, [pc, #72]	@ (8000fcc <MX_FDCAN2_Init+0xf4>)
 8000f82:	2204      	movs	r2, #4
 8000f84:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 8000f86:	4811      	ldr	r0, [pc, #68]	@ (8000fcc <MX_FDCAN2_Init+0xf4>)
 8000f88:	f006 f82c 	bl	8006fe4 <HAL_FDCAN_Init>
 8000f8c:	4603      	mov	r3, r0
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d001      	beq.n	8000f96 <MX_FDCAN2_Init+0xbe>
  {
    Error_Handler();
 8000f92:	f000 ff31 	bl	8001df8 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN2_Init 2 */
	FDCAN_FilterTypeDef sFilterConfig;
	sFilterConfig.IdType = FDCAN_EXTENDED_ID;
 8000f96:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000f9a:	603b      	str	r3, [r7, #0]
	sFilterConfig.FilterIndex = 0;
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	607b      	str	r3, [r7, #4]
	sFilterConfig.FilterType = FDCAN_FILTER_MASK;
 8000fa0:	2302      	movs	r3, #2
 8000fa2:	60bb      	str	r3, [r7, #8]
	sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 8000fa4:	2301      	movs	r3, #1
 8000fa6:	60fb      	str	r3, [r7, #12]
	sFilterConfig.FilterID1 = 0x0;
 8000fa8:	2300      	movs	r3, #0
 8000faa:	613b      	str	r3, [r7, #16]
	sFilterConfig.FilterID2 = 0x0;
 8000fac:	2300      	movs	r3, #0
 8000fae:	617b      	str	r3, [r7, #20]
	if (HAL_FDCAN_ConfigFilter(&hfdcan2, &sFilterConfig) != HAL_OK)
 8000fb0:	463b      	mov	r3, r7
 8000fb2:	4619      	mov	r1, r3
 8000fb4:	4805      	ldr	r0, [pc, #20]	@ (8000fcc <MX_FDCAN2_Init+0xf4>)
 8000fb6:	f006 f9f3 	bl	80073a0 <HAL_FDCAN_ConfigFilter>
 8000fba:	4603      	mov	r3, r0
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d001      	beq.n	8000fc4 <MX_FDCAN2_Init+0xec>
	{
		Error_Handler();
 8000fc0:	f000 ff1a 	bl	8001df8 <Error_Handler>
	}
  /* USER CODE END FDCAN2_Init 2 */

}
 8000fc4:	bf00      	nop
 8000fc6:	3720      	adds	r7, #32
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	bd80      	pop	{r7, pc}
 8000fcc:	2400028c 	.word	0x2400028c
 8000fd0:	4000a400 	.word	0x4000a400

08000fd4 <MX_FDCAN3_Init>:
  * @brief FDCAN3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN3_Init(void)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b088      	sub	sp, #32
 8000fd8:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN3_Init 0 */

  /* USER CODE BEGIN FDCAN3_Init 1 */

  /* USER CODE END FDCAN3_Init 1 */
  hfdcan3.Instance = FDCAN3;
 8000fda:	4b3b      	ldr	r3, [pc, #236]	@ (80010c8 <MX_FDCAN3_Init+0xf4>)
 8000fdc:	4a3b      	ldr	r2, [pc, #236]	@ (80010cc <MX_FDCAN3_Init+0xf8>)
 8000fde:	601a      	str	r2, [r3, #0]
  hfdcan3.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000fe0:	4b39      	ldr	r3, [pc, #228]	@ (80010c8 <MX_FDCAN3_Init+0xf4>)
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	609a      	str	r2, [r3, #8]
  hfdcan3.Init.Mode = FDCAN_MODE_NORMAL;
 8000fe6:	4b38      	ldr	r3, [pc, #224]	@ (80010c8 <MX_FDCAN3_Init+0xf4>)
 8000fe8:	2200      	movs	r2, #0
 8000fea:	60da      	str	r2, [r3, #12]
  hfdcan3.Init.AutoRetransmission = DISABLE;
 8000fec:	4b36      	ldr	r3, [pc, #216]	@ (80010c8 <MX_FDCAN3_Init+0xf4>)
 8000fee:	2200      	movs	r2, #0
 8000ff0:	741a      	strb	r2, [r3, #16]
  hfdcan3.Init.TransmitPause = DISABLE;
 8000ff2:	4b35      	ldr	r3, [pc, #212]	@ (80010c8 <MX_FDCAN3_Init+0xf4>)
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	745a      	strb	r2, [r3, #17]
  hfdcan3.Init.ProtocolException = DISABLE;
 8000ff8:	4b33      	ldr	r3, [pc, #204]	@ (80010c8 <MX_FDCAN3_Init+0xf4>)
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	749a      	strb	r2, [r3, #18]
  hfdcan3.Init.NominalPrescaler = 6;
 8000ffe:	4b32      	ldr	r3, [pc, #200]	@ (80010c8 <MX_FDCAN3_Init+0xf4>)
 8001000:	2206      	movs	r2, #6
 8001002:	615a      	str	r2, [r3, #20]
  hfdcan3.Init.NominalSyncJumpWidth = 1;
 8001004:	4b30      	ldr	r3, [pc, #192]	@ (80010c8 <MX_FDCAN3_Init+0xf4>)
 8001006:	2201      	movs	r2, #1
 8001008:	619a      	str	r2, [r3, #24]
  hfdcan3.Init.NominalTimeSeg1 = 2;
 800100a:	4b2f      	ldr	r3, [pc, #188]	@ (80010c8 <MX_FDCAN3_Init+0xf4>)
 800100c:	2202      	movs	r2, #2
 800100e:	61da      	str	r2, [r3, #28]
  hfdcan3.Init.NominalTimeSeg2 = 5;
 8001010:	4b2d      	ldr	r3, [pc, #180]	@ (80010c8 <MX_FDCAN3_Init+0xf4>)
 8001012:	2205      	movs	r2, #5
 8001014:	621a      	str	r2, [r3, #32]
  hfdcan3.Init.DataPrescaler = 1;
 8001016:	4b2c      	ldr	r3, [pc, #176]	@ (80010c8 <MX_FDCAN3_Init+0xf4>)
 8001018:	2201      	movs	r2, #1
 800101a:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan3.Init.DataSyncJumpWidth = 1;
 800101c:	4b2a      	ldr	r3, [pc, #168]	@ (80010c8 <MX_FDCAN3_Init+0xf4>)
 800101e:	2201      	movs	r2, #1
 8001020:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan3.Init.DataTimeSeg1 = 1;
 8001022:	4b29      	ldr	r3, [pc, #164]	@ (80010c8 <MX_FDCAN3_Init+0xf4>)
 8001024:	2201      	movs	r2, #1
 8001026:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan3.Init.DataTimeSeg2 = 1;
 8001028:	4b27      	ldr	r3, [pc, #156]	@ (80010c8 <MX_FDCAN3_Init+0xf4>)
 800102a:	2201      	movs	r2, #1
 800102c:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan3.Init.MessageRAMOffset = 0;
 800102e:	4b26      	ldr	r3, [pc, #152]	@ (80010c8 <MX_FDCAN3_Init+0xf4>)
 8001030:	2200      	movs	r2, #0
 8001032:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan3.Init.StdFiltersNbr = 1;
 8001034:	4b24      	ldr	r3, [pc, #144]	@ (80010c8 <MX_FDCAN3_Init+0xf4>)
 8001036:	2201      	movs	r2, #1
 8001038:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan3.Init.ExtFiltersNbr = 1;
 800103a:	4b23      	ldr	r3, [pc, #140]	@ (80010c8 <MX_FDCAN3_Init+0xf4>)
 800103c:	2201      	movs	r2, #1
 800103e:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan3.Init.RxFifo0ElmtsNbr = 16;
 8001040:	4b21      	ldr	r3, [pc, #132]	@ (80010c8 <MX_FDCAN3_Init+0xf4>)
 8001042:	2210      	movs	r2, #16
 8001044:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan3.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8001046:	4b20      	ldr	r3, [pc, #128]	@ (80010c8 <MX_FDCAN3_Init+0xf4>)
 8001048:	2204      	movs	r2, #4
 800104a:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan3.Init.RxFifo1ElmtsNbr = 16;
 800104c:	4b1e      	ldr	r3, [pc, #120]	@ (80010c8 <MX_FDCAN3_Init+0xf4>)
 800104e:	2210      	movs	r2, #16
 8001050:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan3.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8001052:	4b1d      	ldr	r3, [pc, #116]	@ (80010c8 <MX_FDCAN3_Init+0xf4>)
 8001054:	2204      	movs	r2, #4
 8001056:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan3.Init.RxBuffersNbr = 0;
 8001058:	4b1b      	ldr	r3, [pc, #108]	@ (80010c8 <MX_FDCAN3_Init+0xf4>)
 800105a:	2200      	movs	r2, #0
 800105c:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan3.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 800105e:	4b1a      	ldr	r3, [pc, #104]	@ (80010c8 <MX_FDCAN3_Init+0xf4>)
 8001060:	2204      	movs	r2, #4
 8001062:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan3.Init.TxEventsNbr = 0;
 8001064:	4b18      	ldr	r3, [pc, #96]	@ (80010c8 <MX_FDCAN3_Init+0xf4>)
 8001066:	2200      	movs	r2, #0
 8001068:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan3.Init.TxBuffersNbr = 0;
 800106a:	4b17      	ldr	r3, [pc, #92]	@ (80010c8 <MX_FDCAN3_Init+0xf4>)
 800106c:	2200      	movs	r2, #0
 800106e:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan3.Init.TxFifoQueueElmtsNbr = 16;
 8001070:	4b15      	ldr	r3, [pc, #84]	@ (80010c8 <MX_FDCAN3_Init+0xf4>)
 8001072:	2210      	movs	r2, #16
 8001074:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan3.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8001076:	4b14      	ldr	r3, [pc, #80]	@ (80010c8 <MX_FDCAN3_Init+0xf4>)
 8001078:	2200      	movs	r2, #0
 800107a:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan3.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 800107c:	4b12      	ldr	r3, [pc, #72]	@ (80010c8 <MX_FDCAN3_Init+0xf4>)
 800107e:	2204      	movs	r2, #4
 8001080:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan3) != HAL_OK)
 8001082:	4811      	ldr	r0, [pc, #68]	@ (80010c8 <MX_FDCAN3_Init+0xf4>)
 8001084:	f005 ffae 	bl	8006fe4 <HAL_FDCAN_Init>
 8001088:	4603      	mov	r3, r0
 800108a:	2b00      	cmp	r3, #0
 800108c:	d001      	beq.n	8001092 <MX_FDCAN3_Init+0xbe>
  {
    Error_Handler();
 800108e:	f000 feb3 	bl	8001df8 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN3_Init 2 */
	FDCAN_FilterTypeDef sFilterConfig;
	sFilterConfig.IdType = FDCAN_EXTENDED_ID;
 8001092:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001096:	603b      	str	r3, [r7, #0]
	sFilterConfig.FilterIndex = 0;
 8001098:	2300      	movs	r3, #0
 800109a:	607b      	str	r3, [r7, #4]
	sFilterConfig.FilterType = FDCAN_FILTER_MASK;
 800109c:	2302      	movs	r3, #2
 800109e:	60bb      	str	r3, [r7, #8]
	sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 80010a0:	2301      	movs	r3, #1
 80010a2:	60fb      	str	r3, [r7, #12]
	sFilterConfig.FilterID1 = 0x0;
 80010a4:	2300      	movs	r3, #0
 80010a6:	613b      	str	r3, [r7, #16]
	sFilterConfig.FilterID2 = 0x0;
 80010a8:	2300      	movs	r3, #0
 80010aa:	617b      	str	r3, [r7, #20]
	if (HAL_FDCAN_ConfigFilter(&hfdcan3, &sFilterConfig) != HAL_OK)
 80010ac:	463b      	mov	r3, r7
 80010ae:	4619      	mov	r1, r3
 80010b0:	4805      	ldr	r0, [pc, #20]	@ (80010c8 <MX_FDCAN3_Init+0xf4>)
 80010b2:	f006 f975 	bl	80073a0 <HAL_FDCAN_ConfigFilter>
 80010b6:	4603      	mov	r3, r0
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d001      	beq.n	80010c0 <MX_FDCAN3_Init+0xec>
	{
		Error_Handler();
 80010bc:	f000 fe9c 	bl	8001df8 <Error_Handler>
	}

  /* USER CODE END FDCAN3_Init 2 */

}
 80010c0:	bf00      	nop
 80010c2:	3720      	adds	r7, #32
 80010c4:	46bd      	mov	sp, r7
 80010c6:	bd80      	pop	{r7, pc}
 80010c8:	2400032c 	.word	0x2400032c
 80010cc:	4000d400 	.word	0x4000d400

080010d0 <MX_SDMMC1_SD_Init>:
  * @brief SDMMC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDMMC1_SD_Init(void)
{
 80010d0:	b480      	push	{r7}
 80010d2:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
 80010d4:	4b0b      	ldr	r3, [pc, #44]	@ (8001104 <MX_SDMMC1_SD_Init+0x34>)
 80010d6:	4a0c      	ldr	r2, [pc, #48]	@ (8001108 <MX_SDMMC1_SD_Init+0x38>)
 80010d8:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 80010da:	4b0a      	ldr	r3, [pc, #40]	@ (8001104 <MX_SDMMC1_SD_Init+0x34>)
 80010dc:	2200      	movs	r2, #0
 80010de:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 80010e0:	4b08      	ldr	r3, [pc, #32]	@ (8001104 <MX_SDMMC1_SD_Init+0x34>)
 80010e2:	2200      	movs	r2, #0
 80010e4:	609a      	str	r2, [r3, #8]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_4B;
 80010e6:	4b07      	ldr	r3, [pc, #28]	@ (8001104 <MX_SDMMC1_SD_Init+0x34>)
 80010e8:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80010ec:	60da      	str	r2, [r3, #12]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 80010ee:	4b05      	ldr	r3, [pc, #20]	@ (8001104 <MX_SDMMC1_SD_Init+0x34>)
 80010f0:	2200      	movs	r2, #0
 80010f2:	611a      	str	r2, [r3, #16]
  hsd1.Init.ClockDiv = 2;
 80010f4:	4b03      	ldr	r3, [pc, #12]	@ (8001104 <MX_SDMMC1_SD_Init+0x34>)
 80010f6:	2202      	movs	r2, #2
 80010f8:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN SDMMC1_Init 2 */

  /* USER CODE END SDMMC1_Init 2 */

}
 80010fa:	bf00      	nop
 80010fc:	46bd      	mov	sp, r7
 80010fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001102:	4770      	bx	lr
 8001104:	240003cc 	.word	0x240003cc
 8001108:	52007000 	.word	0x52007000

0800110c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	b09c      	sub	sp, #112	@ 0x70
 8001110:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001112:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8001116:	2200      	movs	r2, #0
 8001118:	601a      	str	r2, [r3, #0]
 800111a:	605a      	str	r2, [r3, #4]
 800111c:	609a      	str	r2, [r3, #8]
 800111e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001120:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001124:	2200      	movs	r2, #0
 8001126:	601a      	str	r2, [r3, #0]
 8001128:	605a      	str	r2, [r3, #4]
 800112a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800112c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001130:	2200      	movs	r2, #0
 8001132:	601a      	str	r2, [r3, #0]
 8001134:	605a      	str	r2, [r3, #4]
 8001136:	609a      	str	r2, [r3, #8]
 8001138:	60da      	str	r2, [r3, #12]
 800113a:	611a      	str	r2, [r3, #16]
 800113c:	615a      	str	r2, [r3, #20]
 800113e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001140:	1d3b      	adds	r3, r7, #4
 8001142:	2234      	movs	r2, #52	@ 0x34
 8001144:	2100      	movs	r1, #0
 8001146:	4618      	mov	r0, r3
 8001148:	f00f ffb6 	bl	80110b8 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800114c:	4b49      	ldr	r3, [pc, #292]	@ (8001274 <MX_TIM1_Init+0x168>)
 800114e:	4a4a      	ldr	r2, [pc, #296]	@ (8001278 <MX_TIM1_Init+0x16c>)
 8001150:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001152:	4b48      	ldr	r3, [pc, #288]	@ (8001274 <MX_TIM1_Init+0x168>)
 8001154:	2200      	movs	r2, #0
 8001156:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001158:	4b46      	ldr	r3, [pc, #280]	@ (8001274 <MX_TIM1_Init+0x168>)
 800115a:	2200      	movs	r2, #0
 800115c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800115e:	4b45      	ldr	r3, [pc, #276]	@ (8001274 <MX_TIM1_Init+0x168>)
 8001160:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001164:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001166:	4b43      	ldr	r3, [pc, #268]	@ (8001274 <MX_TIM1_Init+0x168>)
 8001168:	2200      	movs	r2, #0
 800116a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800116c:	4b41      	ldr	r3, [pc, #260]	@ (8001274 <MX_TIM1_Init+0x168>)
 800116e:	2200      	movs	r2, #0
 8001170:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001172:	4b40      	ldr	r3, [pc, #256]	@ (8001274 <MX_TIM1_Init+0x168>)
 8001174:	2280      	movs	r2, #128	@ 0x80
 8001176:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001178:	483e      	ldr	r0, [pc, #248]	@ (8001274 <MX_TIM1_Init+0x168>)
 800117a:	f00c fab9 	bl	800d6f0 <HAL_TIM_Base_Init>
 800117e:	4603      	mov	r3, r0
 8001180:	2b00      	cmp	r3, #0
 8001182:	d001      	beq.n	8001188 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8001184:	f000 fe38 	bl	8001df8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001188:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800118c:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800118e:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8001192:	4619      	mov	r1, r3
 8001194:	4837      	ldr	r0, [pc, #220]	@ (8001274 <MX_TIM1_Init+0x168>)
 8001196:	f00c fe05 	bl	800dda4 <HAL_TIM_ConfigClockSource>
 800119a:	4603      	mov	r3, r0
 800119c:	2b00      	cmp	r3, #0
 800119e:	d001      	beq.n	80011a4 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 80011a0:	f000 fe2a 	bl	8001df8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80011a4:	4833      	ldr	r0, [pc, #204]	@ (8001274 <MX_TIM1_Init+0x168>)
 80011a6:	f00c fb81 	bl	800d8ac <HAL_TIM_PWM_Init>
 80011aa:	4603      	mov	r3, r0
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d001      	beq.n	80011b4 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 80011b0:	f000 fe22 	bl	8001df8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80011b4:	2300      	movs	r3, #0
 80011b6:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80011b8:	2300      	movs	r3, #0
 80011ba:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011bc:	2300      	movs	r3, #0
 80011be:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80011c0:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80011c4:	4619      	mov	r1, r3
 80011c6:	482b      	ldr	r0, [pc, #172]	@ (8001274 <MX_TIM1_Init+0x168>)
 80011c8:	f00d fb32 	bl	800e830 <HAL_TIMEx_MasterConfigSynchronization>
 80011cc:	4603      	mov	r3, r0
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d001      	beq.n	80011d6 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 80011d2:	f000 fe11 	bl	8001df8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80011d6:	2360      	movs	r3, #96	@ 0x60
 80011d8:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 80011da:	2300      	movs	r3, #0
 80011dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80011de:	2300      	movs	r3, #0
 80011e0:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80011e2:	2300      	movs	r3, #0
 80011e4:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80011e6:	2300      	movs	r3, #0
 80011e8:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80011ea:	2300      	movs	r3, #0
 80011ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80011ee:	2300      	movs	r3, #0
 80011f0:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80011f2:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80011f6:	2200      	movs	r2, #0
 80011f8:	4619      	mov	r1, r3
 80011fa:	481e      	ldr	r0, [pc, #120]	@ (8001274 <MX_TIM1_Init+0x168>)
 80011fc:	f00c fcbe 	bl	800db7c <HAL_TIM_PWM_ConfigChannel>
 8001200:	4603      	mov	r3, r0
 8001202:	2b00      	cmp	r3, #0
 8001204:	d001      	beq.n	800120a <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 8001206:	f000 fdf7 	bl	8001df8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800120a:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800120e:	2204      	movs	r2, #4
 8001210:	4619      	mov	r1, r3
 8001212:	4818      	ldr	r0, [pc, #96]	@ (8001274 <MX_TIM1_Init+0x168>)
 8001214:	f00c fcb2 	bl	800db7c <HAL_TIM_PWM_ConfigChannel>
 8001218:	4603      	mov	r3, r0
 800121a:	2b00      	cmp	r3, #0
 800121c:	d001      	beq.n	8001222 <MX_TIM1_Init+0x116>
  {
    Error_Handler();
 800121e:	f000 fdeb 	bl	8001df8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001222:	2300      	movs	r3, #0
 8001224:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001226:	2300      	movs	r3, #0
 8001228:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800122a:	2300      	movs	r3, #0
 800122c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800122e:	2300      	movs	r3, #0
 8001230:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001232:	2300      	movs	r3, #0
 8001234:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001236:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800123a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800123c:	2300      	movs	r3, #0
 800123e:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001240:	2300      	movs	r3, #0
 8001242:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001244:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001248:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 800124a:	2300      	movs	r3, #0
 800124c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800124e:	2300      	movs	r3, #0
 8001250:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001252:	1d3b      	adds	r3, r7, #4
 8001254:	4619      	mov	r1, r3
 8001256:	4807      	ldr	r0, [pc, #28]	@ (8001274 <MX_TIM1_Init+0x168>)
 8001258:	f00d fb86 	bl	800e968 <HAL_TIMEx_ConfigBreakDeadTime>
 800125c:	4603      	mov	r3, r0
 800125e:	2b00      	cmp	r3, #0
 8001260:	d001      	beq.n	8001266 <MX_TIM1_Init+0x15a>
  {
    Error_Handler();
 8001262:	f000 fdc9 	bl	8001df8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001266:	4803      	ldr	r0, [pc, #12]	@ (8001274 <MX_TIM1_Init+0x168>)
 8001268:	f001 f93e 	bl	80024e8 <HAL_TIM_MspPostInit>

}
 800126c:	bf00      	nop
 800126e:	3770      	adds	r7, #112	@ 0x70
 8001270:	46bd      	mov	sp, r7
 8001272:	bd80      	pop	{r7, pc}
 8001274:	24000448 	.word	0x24000448
 8001278:	40010000 	.word	0x40010000

0800127c <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8001280:	4b10      	ldr	r3, [pc, #64]	@ (80012c4 <MX_TIM16_Init+0x48>)
 8001282:	4a11      	ldr	r2, [pc, #68]	@ (80012c8 <MX_TIM16_Init+0x4c>)
 8001284:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 528;
 8001286:	4b0f      	ldr	r3, [pc, #60]	@ (80012c4 <MX_TIM16_Init+0x48>)
 8001288:	f44f 7204 	mov.w	r2, #528	@ 0x210
 800128c:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 800128e:	4b0d      	ldr	r3, [pc, #52]	@ (80012c4 <MX_TIM16_Init+0x48>)
 8001290:	2200      	movs	r2, #0
 8001292:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 10000 - 1;
 8001294:	4b0b      	ldr	r3, [pc, #44]	@ (80012c4 <MX_TIM16_Init+0x48>)
 8001296:	f242 720f 	movw	r2, #9999	@ 0x270f
 800129a:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800129c:	4b09      	ldr	r3, [pc, #36]	@ (80012c4 <MX_TIM16_Init+0x48>)
 800129e:	2200      	movs	r2, #0
 80012a0:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 80012a2:	4b08      	ldr	r3, [pc, #32]	@ (80012c4 <MX_TIM16_Init+0x48>)
 80012a4:	2200      	movs	r2, #0
 80012a6:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012a8:	4b06      	ldr	r3, [pc, #24]	@ (80012c4 <MX_TIM16_Init+0x48>)
 80012aa:	2200      	movs	r2, #0
 80012ac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 80012ae:	4805      	ldr	r0, [pc, #20]	@ (80012c4 <MX_TIM16_Init+0x48>)
 80012b0:	f00c fa1e 	bl	800d6f0 <HAL_TIM_Base_Init>
 80012b4:	4603      	mov	r3, r0
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d001      	beq.n	80012be <MX_TIM16_Init+0x42>
  {
    Error_Handler();
 80012ba:	f000 fd9d 	bl	8001df8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 80012be:	bf00      	nop
 80012c0:	bd80      	pop	{r7, pc}
 80012c2:	bf00      	nop
 80012c4:	24000494 	.word	0x24000494
 80012c8:	40014400 	.word	0x40014400

080012cc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80012d0:	4b22      	ldr	r3, [pc, #136]	@ (800135c <MX_USART1_UART_Init+0x90>)
 80012d2:	4a23      	ldr	r2, [pc, #140]	@ (8001360 <MX_USART1_UART_Init+0x94>)
 80012d4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80012d6:	4b21      	ldr	r3, [pc, #132]	@ (800135c <MX_USART1_UART_Init+0x90>)
 80012d8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80012dc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80012de:	4b1f      	ldr	r3, [pc, #124]	@ (800135c <MX_USART1_UART_Init+0x90>)
 80012e0:	2200      	movs	r2, #0
 80012e2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80012e4:	4b1d      	ldr	r3, [pc, #116]	@ (800135c <MX_USART1_UART_Init+0x90>)
 80012e6:	2200      	movs	r2, #0
 80012e8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80012ea:	4b1c      	ldr	r3, [pc, #112]	@ (800135c <MX_USART1_UART_Init+0x90>)
 80012ec:	2200      	movs	r2, #0
 80012ee:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80012f0:	4b1a      	ldr	r3, [pc, #104]	@ (800135c <MX_USART1_UART_Init+0x90>)
 80012f2:	220c      	movs	r2, #12
 80012f4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80012f6:	4b19      	ldr	r3, [pc, #100]	@ (800135c <MX_USART1_UART_Init+0x90>)
 80012f8:	2200      	movs	r2, #0
 80012fa:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80012fc:	4b17      	ldr	r3, [pc, #92]	@ (800135c <MX_USART1_UART_Init+0x90>)
 80012fe:	2200      	movs	r2, #0
 8001300:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001302:	4b16      	ldr	r3, [pc, #88]	@ (800135c <MX_USART1_UART_Init+0x90>)
 8001304:	2200      	movs	r2, #0
 8001306:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001308:	4b14      	ldr	r3, [pc, #80]	@ (800135c <MX_USART1_UART_Init+0x90>)
 800130a:	2200      	movs	r2, #0
 800130c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800130e:	4b13      	ldr	r3, [pc, #76]	@ (800135c <MX_USART1_UART_Init+0x90>)
 8001310:	2200      	movs	r2, #0
 8001312:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001314:	4811      	ldr	r0, [pc, #68]	@ (800135c <MX_USART1_UART_Init+0x90>)
 8001316:	f00d fbd1 	bl	800eabc <HAL_UART_Init>
 800131a:	4603      	mov	r3, r0
 800131c:	2b00      	cmp	r3, #0
 800131e:	d001      	beq.n	8001324 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8001320:	f000 fd6a 	bl	8001df8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001324:	2100      	movs	r1, #0
 8001326:	480d      	ldr	r0, [pc, #52]	@ (800135c <MX_USART1_UART_Init+0x90>)
 8001328:	f00e fd6b 	bl	800fe02 <HAL_UARTEx_SetTxFifoThreshold>
 800132c:	4603      	mov	r3, r0
 800132e:	2b00      	cmp	r3, #0
 8001330:	d001      	beq.n	8001336 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001332:	f000 fd61 	bl	8001df8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001336:	2100      	movs	r1, #0
 8001338:	4808      	ldr	r0, [pc, #32]	@ (800135c <MX_USART1_UART_Init+0x90>)
 800133a:	f00e fda0 	bl	800fe7e <HAL_UARTEx_SetRxFifoThreshold>
 800133e:	4603      	mov	r3, r0
 8001340:	2b00      	cmp	r3, #0
 8001342:	d001      	beq.n	8001348 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001344:	f000 fd58 	bl	8001df8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001348:	4804      	ldr	r0, [pc, #16]	@ (800135c <MX_USART1_UART_Init+0x90>)
 800134a:	f00e fd21 	bl	800fd90 <HAL_UARTEx_DisableFifoMode>
 800134e:	4603      	mov	r3, r0
 8001350:	2b00      	cmp	r3, #0
 8001352:	d001      	beq.n	8001358 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001354:	f000 fd50 	bl	8001df8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001358:	bf00      	nop
 800135a:	bd80      	pop	{r7, pc}
 800135c:	240004e0 	.word	0x240004e0
 8001360:	40011000 	.word	0x40011000

08001364 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001368:	4b22      	ldr	r3, [pc, #136]	@ (80013f4 <MX_USART2_UART_Init+0x90>)
 800136a:	4a23      	ldr	r2, [pc, #140]	@ (80013f8 <MX_USART2_UART_Init+0x94>)
 800136c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800136e:	4b21      	ldr	r3, [pc, #132]	@ (80013f4 <MX_USART2_UART_Init+0x90>)
 8001370:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001374:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001376:	4b1f      	ldr	r3, [pc, #124]	@ (80013f4 <MX_USART2_UART_Init+0x90>)
 8001378:	2200      	movs	r2, #0
 800137a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800137c:	4b1d      	ldr	r3, [pc, #116]	@ (80013f4 <MX_USART2_UART_Init+0x90>)
 800137e:	2200      	movs	r2, #0
 8001380:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001382:	4b1c      	ldr	r3, [pc, #112]	@ (80013f4 <MX_USART2_UART_Init+0x90>)
 8001384:	2200      	movs	r2, #0
 8001386:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001388:	4b1a      	ldr	r3, [pc, #104]	@ (80013f4 <MX_USART2_UART_Init+0x90>)
 800138a:	220c      	movs	r2, #12
 800138c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800138e:	4b19      	ldr	r3, [pc, #100]	@ (80013f4 <MX_USART2_UART_Init+0x90>)
 8001390:	2200      	movs	r2, #0
 8001392:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001394:	4b17      	ldr	r3, [pc, #92]	@ (80013f4 <MX_USART2_UART_Init+0x90>)
 8001396:	2200      	movs	r2, #0
 8001398:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800139a:	4b16      	ldr	r3, [pc, #88]	@ (80013f4 <MX_USART2_UART_Init+0x90>)
 800139c:	2200      	movs	r2, #0
 800139e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80013a0:	4b14      	ldr	r3, [pc, #80]	@ (80013f4 <MX_USART2_UART_Init+0x90>)
 80013a2:	2200      	movs	r2, #0
 80013a4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80013a6:	4b13      	ldr	r3, [pc, #76]	@ (80013f4 <MX_USART2_UART_Init+0x90>)
 80013a8:	2200      	movs	r2, #0
 80013aa:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80013ac:	4811      	ldr	r0, [pc, #68]	@ (80013f4 <MX_USART2_UART_Init+0x90>)
 80013ae:	f00d fb85 	bl	800eabc <HAL_UART_Init>
 80013b2:	4603      	mov	r3, r0
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d001      	beq.n	80013bc <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80013b8:	f000 fd1e 	bl	8001df8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80013bc:	2100      	movs	r1, #0
 80013be:	480d      	ldr	r0, [pc, #52]	@ (80013f4 <MX_USART2_UART_Init+0x90>)
 80013c0:	f00e fd1f 	bl	800fe02 <HAL_UARTEx_SetTxFifoThreshold>
 80013c4:	4603      	mov	r3, r0
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d001      	beq.n	80013ce <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80013ca:	f000 fd15 	bl	8001df8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80013ce:	2100      	movs	r1, #0
 80013d0:	4808      	ldr	r0, [pc, #32]	@ (80013f4 <MX_USART2_UART_Init+0x90>)
 80013d2:	f00e fd54 	bl	800fe7e <HAL_UARTEx_SetRxFifoThreshold>
 80013d6:	4603      	mov	r3, r0
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d001      	beq.n	80013e0 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80013dc:	f000 fd0c 	bl	8001df8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80013e0:	4804      	ldr	r0, [pc, #16]	@ (80013f4 <MX_USART2_UART_Init+0x90>)
 80013e2:	f00e fcd5 	bl	800fd90 <HAL_UARTEx_DisableFifoMode>
 80013e6:	4603      	mov	r3, r0
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d001      	beq.n	80013f0 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80013ec:	f000 fd04 	bl	8001df8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80013f0:	bf00      	nop
 80013f2:	bd80      	pop	{r7, pc}
 80013f4:	24000574 	.word	0x24000574
 80013f8:	40004400 	.word	0x40004400

080013fc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b082      	sub	sp, #8
 8001400:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001402:	4b0d      	ldr	r3, [pc, #52]	@ (8001438 <MX_DMA_Init+0x3c>)
 8001404:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001408:	4a0b      	ldr	r2, [pc, #44]	@ (8001438 <MX_DMA_Init+0x3c>)
 800140a:	f043 0301 	orr.w	r3, r3, #1
 800140e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8001412:	4b09      	ldr	r3, [pc, #36]	@ (8001438 <MX_DMA_Init+0x3c>)
 8001414:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001418:	f003 0301 	and.w	r3, r3, #1
 800141c:	607b      	str	r3, [r7, #4]
 800141e:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8001420:	2200      	movs	r2, #0
 8001422:	2100      	movs	r1, #0
 8001424:	200b      	movs	r0, #11
 8001426:	f003 fcd4 	bl	8004dd2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 800142a:	200b      	movs	r0, #11
 800142c:	f003 fceb 	bl	8004e06 <HAL_NVIC_EnableIRQ>

}
 8001430:	bf00      	nop
 8001432:	3708      	adds	r7, #8
 8001434:	46bd      	mov	sp, r7
 8001436:	bd80      	pop	{r7, pc}
 8001438:	58024400 	.word	0x58024400

0800143c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	b08e      	sub	sp, #56	@ 0x38
 8001440:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001442:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001446:	2200      	movs	r2, #0
 8001448:	601a      	str	r2, [r3, #0]
 800144a:	605a      	str	r2, [r3, #4]
 800144c:	609a      	str	r2, [r3, #8]
 800144e:	60da      	str	r2, [r3, #12]
 8001450:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001452:	4b5e      	ldr	r3, [pc, #376]	@ (80015cc <MX_GPIO_Init+0x190>)
 8001454:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001458:	4a5c      	ldr	r2, [pc, #368]	@ (80015cc <MX_GPIO_Init+0x190>)
 800145a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800145e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001462:	4b5a      	ldr	r3, [pc, #360]	@ (80015cc <MX_GPIO_Init+0x190>)
 8001464:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001468:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800146c:	623b      	str	r3, [r7, #32]
 800146e:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001470:	4b56      	ldr	r3, [pc, #344]	@ (80015cc <MX_GPIO_Init+0x190>)
 8001472:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001476:	4a55      	ldr	r2, [pc, #340]	@ (80015cc <MX_GPIO_Init+0x190>)
 8001478:	f043 0304 	orr.w	r3, r3, #4
 800147c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001480:	4b52      	ldr	r3, [pc, #328]	@ (80015cc <MX_GPIO_Init+0x190>)
 8001482:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001486:	f003 0304 	and.w	r3, r3, #4
 800148a:	61fb      	str	r3, [r7, #28]
 800148c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800148e:	4b4f      	ldr	r3, [pc, #316]	@ (80015cc <MX_GPIO_Init+0x190>)
 8001490:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001494:	4a4d      	ldr	r2, [pc, #308]	@ (80015cc <MX_GPIO_Init+0x190>)
 8001496:	f043 0301 	orr.w	r3, r3, #1
 800149a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800149e:	4b4b      	ldr	r3, [pc, #300]	@ (80015cc <MX_GPIO_Init+0x190>)
 80014a0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80014a4:	f003 0301 	and.w	r3, r3, #1
 80014a8:	61bb      	str	r3, [r7, #24]
 80014aa:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014ac:	4b47      	ldr	r3, [pc, #284]	@ (80015cc <MX_GPIO_Init+0x190>)
 80014ae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80014b2:	4a46      	ldr	r2, [pc, #280]	@ (80015cc <MX_GPIO_Init+0x190>)
 80014b4:	f043 0302 	orr.w	r3, r3, #2
 80014b8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80014bc:	4b43      	ldr	r3, [pc, #268]	@ (80015cc <MX_GPIO_Init+0x190>)
 80014be:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80014c2:	f003 0302 	and.w	r3, r3, #2
 80014c6:	617b      	str	r3, [r7, #20]
 80014c8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80014ca:	4b40      	ldr	r3, [pc, #256]	@ (80015cc <MX_GPIO_Init+0x190>)
 80014cc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80014d0:	4a3e      	ldr	r2, [pc, #248]	@ (80015cc <MX_GPIO_Init+0x190>)
 80014d2:	f043 0320 	orr.w	r3, r3, #32
 80014d6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80014da:	4b3c      	ldr	r3, [pc, #240]	@ (80015cc <MX_GPIO_Init+0x190>)
 80014dc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80014e0:	f003 0320 	and.w	r3, r3, #32
 80014e4:	613b      	str	r3, [r7, #16]
 80014e6:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80014e8:	4b38      	ldr	r3, [pc, #224]	@ (80015cc <MX_GPIO_Init+0x190>)
 80014ea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80014ee:	4a37      	ldr	r2, [pc, #220]	@ (80015cc <MX_GPIO_Init+0x190>)
 80014f0:	f043 0310 	orr.w	r3, r3, #16
 80014f4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80014f8:	4b34      	ldr	r3, [pc, #208]	@ (80015cc <MX_GPIO_Init+0x190>)
 80014fa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80014fe:	f003 0310 	and.w	r3, r3, #16
 8001502:	60fb      	str	r3, [r7, #12]
 8001504:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001506:	4b31      	ldr	r3, [pc, #196]	@ (80015cc <MX_GPIO_Init+0x190>)
 8001508:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800150c:	4a2f      	ldr	r2, [pc, #188]	@ (80015cc <MX_GPIO_Init+0x190>)
 800150e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001512:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001516:	4b2d      	ldr	r3, [pc, #180]	@ (80015cc <MX_GPIO_Init+0x190>)
 8001518:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800151c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001520:	60bb      	str	r3, [r7, #8]
 8001522:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001524:	4b29      	ldr	r3, [pc, #164]	@ (80015cc <MX_GPIO_Init+0x190>)
 8001526:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800152a:	4a28      	ldr	r2, [pc, #160]	@ (80015cc <MX_GPIO_Init+0x190>)
 800152c:	f043 0308 	orr.w	r3, r3, #8
 8001530:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001534:	4b25      	ldr	r3, [pc, #148]	@ (80015cc <MX_GPIO_Init+0x190>)
 8001536:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800153a:	f003 0308 	and.w	r3, r3, #8
 800153e:	607b      	str	r3, [r7, #4]
 8001540:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, START_BUTTON_LED_Pin|RTDS_Pin, GPIO_PIN_RESET);
 8001542:	2200      	movs	r2, #0
 8001544:	2103      	movs	r1, #3
 8001546:	4822      	ldr	r0, [pc, #136]	@ (80015d0 <MX_GPIO_Init+0x194>)
 8001548:	f007 f8ce 	bl	80086e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DS18B20_Data_GPIO_Port, DS18B20_Data_Pin, GPIO_PIN_RESET);
 800154c:	2200      	movs	r2, #0
 800154e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001552:	4820      	ldr	r0, [pc, #128]	@ (80015d4 <MX_GPIO_Init+0x198>)
 8001554:	f007 f8c8 	bl	80086e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : START_BUTTON_LED_Pin RTDS_Pin */
  GPIO_InitStruct.Pin = START_BUTTON_LED_Pin|RTDS_Pin;
 8001558:	2303      	movs	r3, #3
 800155a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800155c:	2301      	movs	r3, #1
 800155e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001560:	2300      	movs	r3, #0
 8001562:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001564:	2300      	movs	r3, #0
 8001566:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001568:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800156c:	4619      	mov	r1, r3
 800156e:	4818      	ldr	r0, [pc, #96]	@ (80015d0 <MX_GPIO_Init+0x194>)
 8001570:	f006 fefa 	bl	8008368 <HAL_GPIO_Init>

  /*Configure GPIO pin : MICROSD_DET_Pin */
  GPIO_InitStruct.Pin = MICROSD_DET_Pin;
 8001574:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001578:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800157a:	2300      	movs	r3, #0
 800157c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800157e:	2300      	movs	r3, #0
 8001580:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(MICROSD_DET_GPIO_Port, &GPIO_InitStruct);
 8001582:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001586:	4619      	mov	r1, r3
 8001588:	4813      	ldr	r0, [pc, #76]	@ (80015d8 <MX_GPIO_Init+0x19c>)
 800158a:	f006 feed 	bl	8008368 <HAL_GPIO_Init>

  /*Configure GPIO pin : DS18B20_Data_Pin */
  GPIO_InitStruct.Pin = DS18B20_Data_Pin;
 800158e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001592:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001594:	2301      	movs	r3, #1
 8001596:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001598:	2300      	movs	r3, #0
 800159a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800159c:	2300      	movs	r3, #0
 800159e:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(DS18B20_Data_GPIO_Port, &GPIO_InitStruct);
 80015a0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80015a4:	4619      	mov	r1, r3
 80015a6:	480b      	ldr	r0, [pc, #44]	@ (80015d4 <MX_GPIO_Init+0x198>)
 80015a8:	f006 fede 	bl	8008368 <HAL_GPIO_Init>

  /*Configure GPIO pin : START_BUTTON_Pin */
  GPIO_InitStruct.Pin = START_BUTTON_Pin;
 80015ac:	2380      	movs	r3, #128	@ 0x80
 80015ae:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80015b0:	2300      	movs	r3, #0
 80015b2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015b4:	2300      	movs	r3, #0
 80015b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(START_BUTTON_GPIO_Port, &GPIO_InitStruct);
 80015b8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80015bc:	4619      	mov	r1, r3
 80015be:	4807      	ldr	r0, [pc, #28]	@ (80015dc <MX_GPIO_Init+0x1a0>)
 80015c0:	f006 fed2 	bl	8008368 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80015c4:	bf00      	nop
 80015c6:	3738      	adds	r7, #56	@ 0x38
 80015c8:	46bd      	mov	sp, r7
 80015ca:	bd80      	pop	{r7, pc}
 80015cc:	58024400 	.word	0x58024400
 80015d0:	58020800 	.word	0x58020800
 80015d4:	58021000 	.word	0x58021000
 80015d8:	58021400 	.word	0x58021400
 80015dc:	58021800 	.word	0x58021800

080015e0 <print>:

/* USER CODE BEGIN 4 */
void print(char uart_buffer[])
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b082      	sub	sp, #8
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
	sprintf(uart_msg, "%s \n\r", uart_buffer);
 80015e8:	687a      	ldr	r2, [r7, #4]
 80015ea:	4909      	ldr	r1, [pc, #36]	@ (8001610 <print+0x30>)
 80015ec:	4809      	ldr	r0, [pc, #36]	@ (8001614 <print+0x34>)
 80015ee:	f00f fd41 	bl	8011074 <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t *)uart_msg, strlen(uart_msg),
 80015f2:	4808      	ldr	r0, [pc, #32]	@ (8001614 <print+0x34>)
 80015f4:	f7fe fe8c 	bl	8000310 <strlen>
 80015f8:	4603      	mov	r3, r0
 80015fa:	b29a      	uxth	r2, r3
 80015fc:	f04f 33ff 	mov.w	r3, #4294967295
 8001600:	4904      	ldr	r1, [pc, #16]	@ (8001614 <print+0x34>)
 8001602:	4805      	ldr	r0, [pc, #20]	@ (8001618 <print+0x38>)
 8001604:	f00d faaa 	bl	800eb5c <HAL_UART_Transmit>
					  HAL_MAX_DELAY);
}
 8001608:	bf00      	nop
 800160a:	3708      	adds	r7, #8
 800160c:	46bd      	mov	sp, r7
 800160e:	bd80      	pop	{r7, pc}
 8001610:	08011bec 	.word	0x08011bec
 8001614:	2400072c 	.word	0x2400072c
 8001618:	24000574 	.word	0x24000574

0800161c <printValue>:

void printValue(int value)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	b082      	sub	sp, #8
 8001620:	af00      	add	r7, sp, #0
 8001622:	6078      	str	r0, [r7, #4]
	sprintf(uart_msg, "%hu \n\r", value);
 8001624:	687a      	ldr	r2, [r7, #4]
 8001626:	4909      	ldr	r1, [pc, #36]	@ (800164c <printValue+0x30>)
 8001628:	4809      	ldr	r0, [pc, #36]	@ (8001650 <printValue+0x34>)
 800162a:	f00f fd23 	bl	8011074 <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t *)uart_msg, strlen(uart_msg),
 800162e:	4808      	ldr	r0, [pc, #32]	@ (8001650 <printValue+0x34>)
 8001630:	f7fe fe6e 	bl	8000310 <strlen>
 8001634:	4603      	mov	r3, r0
 8001636:	b29a      	uxth	r2, r3
 8001638:	f04f 33ff 	mov.w	r3, #4294967295
 800163c:	4904      	ldr	r1, [pc, #16]	@ (8001650 <printValue+0x34>)
 800163e:	4805      	ldr	r0, [pc, #20]	@ (8001654 <printValue+0x38>)
 8001640:	f00d fa8c 	bl	800eb5c <HAL_UART_Transmit>
					  HAL_MAX_DELAY);
}
 8001644:	bf00      	nop
 8001646:	3708      	adds	r7, #8
 8001648:	46bd      	mov	sp, r7
 800164a:	bd80      	pop	{r7, pc}
 800164c:	08011bf4 	.word	0x08011bf4
 8001650:	2400072c 	.word	0x2400072c
 8001654:	24000574 	.word	0x24000574

08001658 <printHex>:

void printHex(uint8_t value)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	b082      	sub	sp, #8
 800165c:	af00      	add	r7, sp, #0
 800165e:	4603      	mov	r3, r0
 8001660:	71fb      	strb	r3, [r7, #7]
	sprintf(uart_msg, "0x%02X \n\r", value);
 8001662:	79fb      	ldrb	r3, [r7, #7]
 8001664:	461a      	mov	r2, r3
 8001666:	4909      	ldr	r1, [pc, #36]	@ (800168c <printHex+0x34>)
 8001668:	4809      	ldr	r0, [pc, #36]	@ (8001690 <printHex+0x38>)
 800166a:	f00f fd03 	bl	8011074 <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t *)uart_msg, strlen(uart_msg),
 800166e:	4808      	ldr	r0, [pc, #32]	@ (8001690 <printHex+0x38>)
 8001670:	f7fe fe4e 	bl	8000310 <strlen>
 8001674:	4603      	mov	r3, r0
 8001676:	b29a      	uxth	r2, r3
 8001678:	f04f 33ff 	mov.w	r3, #4294967295
 800167c:	4904      	ldr	r1, [pc, #16]	@ (8001690 <printHex+0x38>)
 800167e:	4805      	ldr	r0, [pc, #20]	@ (8001694 <printHex+0x3c>)
 8001680:	f00d fa6c 	bl	800eb5c <HAL_UART_Transmit>
					  HAL_MAX_DELAY);
}
 8001684:	bf00      	nop
 8001686:	3708      	adds	r7, #8
 8001688:	46bd      	mov	sp, r7
 800168a:	bd80      	pop	{r7, pc}
 800168c:	08011bfc 	.word	0x08011bfc
 8001690:	2400072c 	.word	0x2400072c
 8001694:	24000574 	.word	0x24000574

08001698 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001698:	b480      	push	{r7}
 800169a:	b083      	sub	sp, #12
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]
	//s1_aceleracion = buffer_adc[0];
	//s2_aceleracion = buffer_adc[1];
	//s_freno = buffer_adc[2];
}
 80016a0:	bf00      	nop
 80016a2:	370c      	adds	r7, #12
 80016a4:	46bd      	mov	sp, r7
 80016a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016aa:	4770      	bx	lr

080016ac <HAL_FDCAN_RxFifo0Callback>:
		Error_Handler();
	}
}

void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b082      	sub	sp, #8
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
 80016b4:	6039      	str	r1, [r7, #0]
	if ((RxFifo0ITs & FDCAN_IT_RX_FIFO0_NEW_MESSAGE) != RESET)
 80016b6:	683b      	ldr	r3, [r7, #0]
 80016b8:	f003 0301 	and.w	r3, r3, #1
 80016bc:	2b00      	cmp	r3, #0
 80016be:	f000 80cf 	beq.w	8001860 <HAL_FDCAN_RxFifo0Callback+0x1b4>
	{
		/* Retreive Rx messages from RX FIFO0 */

		if (hfdcan->Instance == FDCAN1)
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	4a68      	ldr	r2, [pc, #416]	@ (8001868 <HAL_FDCAN_RxFifo0Callback+0x1bc>)
 80016c8:	4293      	cmp	r3, r2
 80016ca:	d167      	bne.n	800179c <HAL_FDCAN_RxFifo0Callback+0xf0>
		{
			if (HAL_FDCAN_GetRxMessage(&hfdcan1, FDCAN_RX_FIFO0, &RxHeader_Inv,
 80016cc:	4b67      	ldr	r3, [pc, #412]	@ (800186c <HAL_FDCAN_RxFifo0Callback+0x1c0>)
 80016ce:	4a68      	ldr	r2, [pc, #416]	@ (8001870 <HAL_FDCAN_RxFifo0Callback+0x1c4>)
 80016d0:	2140      	movs	r1, #64	@ 0x40
 80016d2:	4868      	ldr	r0, [pc, #416]	@ (8001874 <HAL_FDCAN_RxFifo0Callback+0x1c8>)
 80016d4:	f005 ff60 	bl	8007598 <HAL_FDCAN_GetRxMessage>
 80016d8:	4603      	mov	r3, r0
 80016da:	2b00      	cmp	r3, #0
 80016dc:	f040 80c0 	bne.w	8001860 <HAL_FDCAN_RxFifo0Callback+0x1b4>
									   RxData_Inv) == HAL_OK)
			{
				switch (RxHeader_Inv.Identifier)
 80016e0:	4b63      	ldr	r3, [pc, #396]	@ (8001870 <HAL_FDCAN_RxFifo0Callback+0x1c4>)
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	f240 4266 	movw	r2, #1126	@ 0x466
 80016e8:	4293      	cmp	r3, r2
 80016ea:	d041      	beq.n	8001770 <HAL_FDCAN_RxFifo0Callback+0xc4>
 80016ec:	f240 4266 	movw	r2, #1126	@ 0x466
 80016f0:	4293      	cmp	r3, r2
 80016f2:	f200 80b5 	bhi.w	8001860 <HAL_FDCAN_RxFifo0Callback+0x1b4>
 80016f6:	f240 4261 	movw	r2, #1121	@ 0x461
 80016fa:	4293      	cmp	r3, r2
 80016fc:	d004      	beq.n	8001708 <HAL_FDCAN_RxFifo0Callback+0x5c>
 80016fe:	f240 4263 	movw	r2, #1123	@ 0x463
 8001702:	4293      	cmp	r3, r2
 8001704:	d01a      	beq.n	800173c <HAL_FDCAN_RxFifo0Callback+0x90>

				}
			}
		}
	}
}
 8001706:	e0ab      	b.n	8001860 <HAL_FDCAN_RxFifo0Callback+0x1b4>
					state = RxData_Inv[4] & 0xF;
 8001708:	4b58      	ldr	r3, [pc, #352]	@ (800186c <HAL_FDCAN_RxFifo0Callback+0x1c0>)
 800170a:	791b      	ldrb	r3, [r3, #4]
 800170c:	f003 030f 	and.w	r3, r3, #15
 8001710:	b2da      	uxtb	r2, r3
 8001712:	4b59      	ldr	r3, [pc, #356]	@ (8001878 <HAL_FDCAN_RxFifo0Callback+0x1cc>)
 8001714:	701a      	strb	r2, [r3, #0]
					if (state == 10 || state == 11)
 8001716:	4b58      	ldr	r3, [pc, #352]	@ (8001878 <HAL_FDCAN_RxFifo0Callback+0x1cc>)
 8001718:	781b      	ldrb	r3, [r3, #0]
 800171a:	2b0a      	cmp	r3, #10
 800171c:	d004      	beq.n	8001728 <HAL_FDCAN_RxFifo0Callback+0x7c>
 800171e:	4b56      	ldr	r3, [pc, #344]	@ (8001878 <HAL_FDCAN_RxFifo0Callback+0x1cc>)
 8001720:	781b      	ldrb	r3, [r3, #0]
 8001722:	2b0b      	cmp	r3, #11
 8001724:	f040 8095 	bne.w	8001852 <HAL_FDCAN_RxFifo0Callback+0x1a6>
						error = RxData_Inv[2];
 8001728:	4b50      	ldr	r3, [pc, #320]	@ (800186c <HAL_FDCAN_RxFifo0Callback+0x1c0>)
 800172a:	789a      	ldrb	r2, [r3, #2]
 800172c:	4b53      	ldr	r3, [pc, #332]	@ (800187c <HAL_FDCAN_RxFifo0Callback+0x1d0>)
 800172e:	701a      	strb	r2, [r3, #0]
						printHex(error);
 8001730:	4b52      	ldr	r3, [pc, #328]	@ (800187c <HAL_FDCAN_RxFifo0Callback+0x1d0>)
 8001732:	781b      	ldrb	r3, [r3, #0]
 8001734:	4618      	mov	r0, r3
 8001736:	f7ff ff8f 	bl	8001658 <printHex>
					break;
 800173a:	e08a      	b.n	8001852 <HAL_FDCAN_RxFifo0Callback+0x1a6>
					e_machine_rpm = (RxData_Inv[7] & 0x0F << 16) | RxData_Inv[8] << 8 | RxData_Inv[5];
 800173c:	4b4b      	ldr	r3, [pc, #300]	@ (800186c <HAL_FDCAN_RxFifo0Callback+0x1c0>)
 800173e:	79db      	ldrb	r3, [r3, #7]
 8001740:	f403 2270 	and.w	r2, r3, #983040	@ 0xf0000
 8001744:	4b49      	ldr	r3, [pc, #292]	@ (800186c <HAL_FDCAN_RxFifo0Callback+0x1c0>)
 8001746:	7a1b      	ldrb	r3, [r3, #8]
 8001748:	021b      	lsls	r3, r3, #8
 800174a:	4313      	orrs	r3, r2
 800174c:	4a47      	ldr	r2, [pc, #284]	@ (800186c <HAL_FDCAN_RxFifo0Callback+0x1c0>)
 800174e:	7952      	ldrb	r2, [r2, #5]
 8001750:	4313      	orrs	r3, r2
 8001752:	4a4b      	ldr	r2, [pc, #300]	@ (8001880 <HAL_FDCAN_RxFifo0Callback+0x1d4>)
 8001754:	6013      	str	r3, [r2, #0]
					if (e_machine_rpm & 0x80000)
 8001756:	4b4a      	ldr	r3, [pc, #296]	@ (8001880 <HAL_FDCAN_RxFifo0Callback+0x1d4>)
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800175e:	2b00      	cmp	r3, #0
 8001760:	d079      	beq.n	8001856 <HAL_FDCAN_RxFifo0Callback+0x1aa>
						e_machine_rpm |= 0xFFF0000;
 8001762:	4b47      	ldr	r3, [pc, #284]	@ (8001880 <HAL_FDCAN_RxFifo0Callback+0x1d4>)
 8001764:	681a      	ldr	r2, [r3, #0]
 8001766:	4b47      	ldr	r3, [pc, #284]	@ (8001884 <HAL_FDCAN_RxFifo0Callback+0x1d8>)
 8001768:	4313      	orrs	r3, r2
 800176a:	4a45      	ldr	r2, [pc, #276]	@ (8001880 <HAL_FDCAN_RxFifo0Callback+0x1d4>)
 800176c:	6013      	str	r3, [r2, #0]
					break;
 800176e:	e072      	b.n	8001856 <HAL_FDCAN_RxFifo0Callback+0x1aa>
					if (RxHeader_Inv.DataLength == 6)
 8001770:	4b3f      	ldr	r3, [pc, #252]	@ (8001870 <HAL_FDCAN_RxFifo0Callback+0x1c4>)
 8001772:	68db      	ldr	r3, [r3, #12]
 8001774:	2b06      	cmp	r3, #6
 8001776:	d170      	bne.n	800185a <HAL_FDCAN_RxFifo0Callback+0x1ae>
						if (config_inv_lectura_v == 0)
 8001778:	4b43      	ldr	r3, [pc, #268]	@ (8001888 <HAL_FDCAN_RxFifo0Callback+0x1dc>)
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	2b00      	cmp	r3, #0
 800177e:	d103      	bne.n	8001788 <HAL_FDCAN_RxFifo0Callback+0xdc>
							config_inv_lectura_v = 1;
 8001780:	4b41      	ldr	r3, [pc, #260]	@ (8001888 <HAL_FDCAN_RxFifo0Callback+0x1dc>)
 8001782:	2201      	movs	r2, #1
 8001784:	601a      	str	r2, [r3, #0]
					break;
 8001786:	e068      	b.n	800185a <HAL_FDCAN_RxFifo0Callback+0x1ae>
						else if (config_inv_lectura_v == 1)
 8001788:	4b3f      	ldr	r3, [pc, #252]	@ (8001888 <HAL_FDCAN_RxFifo0Callback+0x1dc>)
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	2b01      	cmp	r3, #1
 800178e:	d164      	bne.n	800185a <HAL_FDCAN_RxFifo0Callback+0x1ae>
							inv_dc_bus_voltage = RxData_Inv[2];
 8001790:	4b36      	ldr	r3, [pc, #216]	@ (800186c <HAL_FDCAN_RxFifo0Callback+0x1c0>)
 8001792:	789b      	ldrb	r3, [r3, #2]
 8001794:	461a      	mov	r2, r3
 8001796:	4b3d      	ldr	r3, [pc, #244]	@ (800188c <HAL_FDCAN_RxFifo0Callback+0x1e0>)
 8001798:	601a      	str	r2, [r3, #0]
					break;
 800179a:	e05e      	b.n	800185a <HAL_FDCAN_RxFifo0Callback+0x1ae>
		else if (hfdcan->Instance == FDCAN2)
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	4a3b      	ldr	r2, [pc, #236]	@ (8001890 <HAL_FDCAN_RxFifo0Callback+0x1e4>)
 80017a2:	4293      	cmp	r3, r2
 80017a4:	d126      	bne.n	80017f4 <HAL_FDCAN_RxFifo0Callback+0x148>
			if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &RxHeader_Acu,
 80017a6:	4b3b      	ldr	r3, [pc, #236]	@ (8001894 <HAL_FDCAN_RxFifo0Callback+0x1e8>)
 80017a8:	4a3b      	ldr	r2, [pc, #236]	@ (8001898 <HAL_FDCAN_RxFifo0Callback+0x1ec>)
 80017aa:	2140      	movs	r1, #64	@ 0x40
 80017ac:	6878      	ldr	r0, [r7, #4]
 80017ae:	f005 fef3 	bl	8007598 <HAL_FDCAN_GetRxMessage>
 80017b2:	4603      	mov	r3, r0
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d153      	bne.n	8001860 <HAL_FDCAN_RxFifo0Callback+0x1b4>
				switch (RxHeader_Acu.Identifier)
 80017b8:	4b37      	ldr	r3, [pc, #220]	@ (8001898 <HAL_FDCAN_RxFifo0Callback+0x1ec>)
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	2b20      	cmp	r3, #32
 80017be:	d003      	beq.n	80017c8 <HAL_FDCAN_RxFifo0Callback+0x11c>
 80017c0:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80017c4:	d008      	beq.n	80017d8 <HAL_FDCAN_RxFifo0Callback+0x12c>
}
 80017c6:	e04b      	b.n	8001860 <HAL_FDCAN_RxFifo0Callback+0x1b4>
					if (RxData_Acu[0] == 0)
 80017c8:	4b32      	ldr	r3, [pc, #200]	@ (8001894 <HAL_FDCAN_RxFifo0Callback+0x1e8>)
 80017ca:	781b      	ldrb	r3, [r3, #0]
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d146      	bne.n	800185e <HAL_FDCAN_RxFifo0Callback+0x1b2>
						precarga_inv = 1;
 80017d0:	4b32      	ldr	r3, [pc, #200]	@ (800189c <HAL_FDCAN_RxFifo0Callback+0x1f0>)
 80017d2:	2201      	movs	r2, #1
 80017d4:	601a      	str	r2, [r3, #0]
					break;
 80017d6:	e042      	b.n	800185e <HAL_FDCAN_RxFifo0Callback+0x1b2>
					v_celda_min = (int)(RxData_Acu[0] << 8 | RxData_Acu[1]);
 80017d8:	4b2e      	ldr	r3, [pc, #184]	@ (8001894 <HAL_FDCAN_RxFifo0Callback+0x1e8>)
 80017da:	781b      	ldrb	r3, [r3, #0]
 80017dc:	021b      	lsls	r3, r3, #8
 80017de:	4a2d      	ldr	r2, [pc, #180]	@ (8001894 <HAL_FDCAN_RxFifo0Callback+0x1e8>)
 80017e0:	7852      	ldrb	r2, [r2, #1]
 80017e2:	4313      	orrs	r3, r2
 80017e4:	ee07 3a90 	vmov	s15, r3
 80017e8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80017ec:	4b2c      	ldr	r3, [pc, #176]	@ (80018a0 <HAL_FDCAN_RxFifo0Callback+0x1f4>)
 80017ee:	edc3 7a00 	vstr	s15, [r3]
					break;
 80017f2:	e035      	b.n	8001860 <HAL_FDCAN_RxFifo0Callback+0x1b4>
		else if (hfdcan->Instance == FDCAN3)
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	4a2a      	ldr	r2, [pc, #168]	@ (80018a4 <HAL_FDCAN_RxFifo0Callback+0x1f8>)
 80017fa:	4293      	cmp	r3, r2
 80017fc:	d130      	bne.n	8001860 <HAL_FDCAN_RxFifo0Callback+0x1b4>
			if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &RxHeader_Dash,
 80017fe:	4b2a      	ldr	r3, [pc, #168]	@ (80018a8 <HAL_FDCAN_RxFifo0Callback+0x1fc>)
 8001800:	4a2a      	ldr	r2, [pc, #168]	@ (80018ac <HAL_FDCAN_RxFifo0Callback+0x200>)
 8001802:	2140      	movs	r1, #64	@ 0x40
 8001804:	6878      	ldr	r0, [r7, #4]
 8001806:	f005 fec7 	bl	8007598 <HAL_FDCAN_GetRxMessage>
 800180a:	4603      	mov	r3, r0
 800180c:	2b00      	cmp	r3, #0
 800180e:	d127      	bne.n	8001860 <HAL_FDCAN_RxFifo0Callback+0x1b4>
				switch (RxHeader_Dash.Identifier)
 8001810:	4b26      	ldr	r3, [pc, #152]	@ (80018ac <HAL_FDCAN_RxFifo0Callback+0x200>)
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	f240 1233 	movw	r2, #307	@ 0x133
 8001818:	4293      	cmp	r3, r2
 800181a:	d121      	bne.n	8001860 <HAL_FDCAN_RxFifo0Callback+0x1b4>
					s1_aceleracion = ((uint16_t)RxData_Dash[0] << 8) | RxData_Dash[1];
 800181c:	4b22      	ldr	r3, [pc, #136]	@ (80018a8 <HAL_FDCAN_RxFifo0Callback+0x1fc>)
 800181e:	781b      	ldrb	r3, [r3, #0]
 8001820:	b21b      	sxth	r3, r3
 8001822:	021b      	lsls	r3, r3, #8
 8001824:	b21a      	sxth	r2, r3
 8001826:	4b20      	ldr	r3, [pc, #128]	@ (80018a8 <HAL_FDCAN_RxFifo0Callback+0x1fc>)
 8001828:	785b      	ldrb	r3, [r3, #1]
 800182a:	b21b      	sxth	r3, r3
 800182c:	4313      	orrs	r3, r2
 800182e:	b21b      	sxth	r3, r3
 8001830:	b29a      	uxth	r2, r3
 8001832:	4b1f      	ldr	r3, [pc, #124]	@ (80018b0 <HAL_FDCAN_RxFifo0Callback+0x204>)
 8001834:	801a      	strh	r2, [r3, #0]
					s2_aceleracion = ((uint16_t)RxData_Dash[2] << 8) | RxData_Dash[3];
 8001836:	4b1c      	ldr	r3, [pc, #112]	@ (80018a8 <HAL_FDCAN_RxFifo0Callback+0x1fc>)
 8001838:	789b      	ldrb	r3, [r3, #2]
 800183a:	b21b      	sxth	r3, r3
 800183c:	021b      	lsls	r3, r3, #8
 800183e:	b21a      	sxth	r2, r3
 8001840:	4b19      	ldr	r3, [pc, #100]	@ (80018a8 <HAL_FDCAN_RxFifo0Callback+0x1fc>)
 8001842:	78db      	ldrb	r3, [r3, #3]
 8001844:	b21b      	sxth	r3, r3
 8001846:	4313      	orrs	r3, r2
 8001848:	b21b      	sxth	r3, r3
 800184a:	b29a      	uxth	r2, r3
 800184c:	4b19      	ldr	r3, [pc, #100]	@ (80018b4 <HAL_FDCAN_RxFifo0Callback+0x208>)
 800184e:	801a      	strh	r2, [r3, #0]
}
 8001850:	e006      	b.n	8001860 <HAL_FDCAN_RxFifo0Callback+0x1b4>
					break;
 8001852:	bf00      	nop
 8001854:	e004      	b.n	8001860 <HAL_FDCAN_RxFifo0Callback+0x1b4>
					break;
 8001856:	bf00      	nop
 8001858:	e002      	b.n	8001860 <HAL_FDCAN_RxFifo0Callback+0x1b4>
					break;
 800185a:	bf00      	nop
 800185c:	e000      	b.n	8001860 <HAL_FDCAN_RxFifo0Callback+0x1b4>
					break;
 800185e:	bf00      	nop
}
 8001860:	bf00      	nop
 8001862:	3708      	adds	r7, #8
 8001864:	46bd      	mov	sp, r7
 8001866:	bd80      	pop	{r7, pc}
 8001868:	4000a000 	.word	0x4000a000
 800186c:	240006d0 	.word	0x240006d0
 8001870:	2400062c 	.word	0x2400062c
 8001874:	240001ec 	.word	0x240001ec
 8001878:	2400071e 	.word	0x2400071e
 800187c:	2400088a 	.word	0x2400088a
 8001880:	240006fc 	.word	0x240006fc
 8001884:	0fff0000 	.word	0x0fff0000
 8001888:	2400008c 	.word	0x2400008c
 800188c:	240006f8 	.word	0x240006f8
 8001890:	4000a400 	.word	0x4000a400
 8001894:	240006e0 	.word	0x240006e0
 8001898:	24000678 	.word	0x24000678
 800189c:	24000088 	.word	0x24000088
 80018a0:	24000008 	.word	0x24000008
 80018a4:	4000d400 	.word	0x4000d400
 80018a8:	240006e8 	.word	0x240006e8
 80018ac:	240006a0 	.word	0x240006a0
 80018b0:	24000706 	.word	0x24000706
 80018b4:	24000708 	.word	0x24000708

080018b8 <HAL_FDCAN_ErrorStatusCallback>:

void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs) {
 80018b8:	b480      	push	{r7}
 80018ba:	b083      	sub	sp, #12
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]
 80018c0:	6039      	str	r1, [r7, #0]
	if (hfdcan == &hfdcan2) {
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	4a03      	ldr	r2, [pc, #12]	@ (80018d4 <HAL_FDCAN_ErrorStatusCallback+0x1c>)
 80018c6:	4293      	cmp	r3, r2
		if ((ErrorStatusITs & FDCAN_IT_BUS_OFF) != RESET) {
			//CAN_bus_off_check_reset(hfdcan);
		}
	}
}
 80018c8:	bf00      	nop
 80018ca:	370c      	adds	r7, #12
 80018cc:	46bd      	mov	sp, r7
 80018ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d2:	4770      	bx	lr
 80018d4:	2400028c 	.word	0x2400028c

080018d8 <setTorque>:
	}
	return sum / N_LECTURAS;
}*/

uint16_t setTorque()
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b082      	sub	sp, #8
 80018dc:	af00      	add	r7, sp, #0
	print("Sensor freno: ");
	printValue(s_freno);
#endif

	// Calculamos % torque  en función de la posición de los sensores
	s1_aceleracion_aux = (s1_aceleracion - 2050) / (29.5 - 20.5);
 80018de:	4b8c      	ldr	r3, [pc, #560]	@ (8001b10 <setTorque+0x238>)
 80018e0:	881b      	ldrh	r3, [r3, #0]
 80018e2:	f6a3 0302 	subw	r3, r3, #2050	@ 0x802
 80018e6:	ee07 3a90 	vmov	s15, r3
 80018ea:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 80018ee:	eeb2 5b02 	vmov.f64	d5, #34	@ 0x41100000  9.0
 80018f2:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80018f6:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80018fa:	ee17 3a90 	vmov	r3, s15
 80018fe:	b29a      	uxth	r2, r3
 8001900:	4b84      	ldr	r3, [pc, #528]	@ (8001b14 <setTorque+0x23c>)
 8001902:	801a      	strh	r2, [r3, #0]
	if (s1_aceleracion_aux < 0)
	{
		s1_aceleracion_aux = 0;
	}
	else if (s1_aceleracion_aux > 100)
 8001904:	4b83      	ldr	r3, [pc, #524]	@ (8001b14 <setTorque+0x23c>)
 8001906:	881b      	ldrh	r3, [r3, #0]
 8001908:	2b64      	cmp	r3, #100	@ 0x64
 800190a:	d902      	bls.n	8001912 <setTorque+0x3a>
	{
		s1_aceleracion_aux = 100;
 800190c:	4b81      	ldr	r3, [pc, #516]	@ (8001b14 <setTorque+0x23c>)
 800190e:	2264      	movs	r2, #100	@ 0x64
 8001910:	801a      	strh	r2, [r3, #0]
	}

	s2_aceleracion_aux = (s2_aceleracion - 1915) / (25.70 - 19.15);
 8001912:	4b81      	ldr	r3, [pc, #516]	@ (8001b18 <setTorque+0x240>)
 8001914:	881b      	ldrh	r3, [r3, #0]
 8001916:	f2a3 737b 	subw	r3, r3, #1915	@ 0x77b
 800191a:	ee07 3a90 	vmov	s15, r3
 800191e:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8001922:	ed9f 5b71 	vldr	d5, [pc, #452]	@ 8001ae8 <setTorque+0x210>
 8001926:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800192a:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800192e:	ee17 3a90 	vmov	r3, s15
 8001932:	b29a      	uxth	r2, r3
 8001934:	4b79      	ldr	r3, [pc, #484]	@ (8001b1c <setTorque+0x244>)
 8001936:	801a      	strh	r2, [r3, #0]
	if (s2_aceleracion_aux < 0)
	{
		s2_aceleracion_aux = 0;
	}
	else if (s2_aceleracion_aux > 100)
 8001938:	4b78      	ldr	r3, [pc, #480]	@ (8001b1c <setTorque+0x244>)
 800193a:	881b      	ldrh	r3, [r3, #0]
 800193c:	2b64      	cmp	r3, #100	@ 0x64
 800193e:	d902      	bls.n	8001946 <setTorque+0x6e>
	{
		s2_aceleracion_aux = 100;
 8001940:	4b76      	ldr	r3, [pc, #472]	@ (8001b1c <setTorque+0x244>)
 8001942:	2264      	movs	r2, #100	@ 0x64
 8001944:	801a      	strh	r2, [r3, #0]
	printValue(s2_aceleracion_aux);
	print("");
#endif

	// Torque enviado es la media de los dos sensores
	if (s1_aceleracion_aux > 8 && s2_aceleracion_aux > 8)
 8001946:	4b73      	ldr	r3, [pc, #460]	@ (8001b14 <setTorque+0x23c>)
 8001948:	881b      	ldrh	r3, [r3, #0]
 800194a:	2b08      	cmp	r3, #8
 800194c:	d911      	bls.n	8001972 <setTorque+0x9a>
 800194e:	4b73      	ldr	r3, [pc, #460]	@ (8001b1c <setTorque+0x244>)
 8001950:	881b      	ldrh	r3, [r3, #0]
 8001952:	2b08      	cmp	r3, #8
 8001954:	d90d      	bls.n	8001972 <setTorque+0x9a>
	{
		torque_total = (s1_aceleracion_aux + s2_aceleracion_aux) / 2;
 8001956:	4b6f      	ldr	r3, [pc, #444]	@ (8001b14 <setTorque+0x23c>)
 8001958:	881b      	ldrh	r3, [r3, #0]
 800195a:	461a      	mov	r2, r3
 800195c:	4b6f      	ldr	r3, [pc, #444]	@ (8001b1c <setTorque+0x244>)
 800195e:	881b      	ldrh	r3, [r3, #0]
 8001960:	4413      	add	r3, r2
 8001962:	2b00      	cmp	r3, #0
 8001964:	da00      	bge.n	8001968 <setTorque+0x90>
 8001966:	3301      	adds	r3, #1
 8001968:	105b      	asrs	r3, r3, #1
 800196a:	b29a      	uxth	r2, r3
 800196c:	4b6c      	ldr	r3, [pc, #432]	@ (8001b20 <setTorque+0x248>)
 800196e:	801a      	strh	r2, [r3, #0]
 8001970:	e002      	b.n	8001978 <setTorque+0xa0>
	}
	else
	{
		torque_total = 0;
 8001972:	4b6b      	ldr	r3, [pc, #428]	@ (8001b20 <setTorque+0x248>)
 8001974:	2200      	movs	r2, #0
 8001976:	801a      	strh	r2, [r3, #0]
	}

	// Por debajo de un 10% no acelera y por encima de un 90% esta a tope
	if (torque_total < 10)
 8001978:	4b69      	ldr	r3, [pc, #420]	@ (8001b20 <setTorque+0x248>)
 800197a:	881b      	ldrh	r3, [r3, #0]
 800197c:	2b09      	cmp	r3, #9
 800197e:	d803      	bhi.n	8001988 <setTorque+0xb0>
	{
		torque_total = 0;
 8001980:	4b67      	ldr	r3, [pc, #412]	@ (8001b20 <setTorque+0x248>)
 8001982:	2200      	movs	r2, #0
 8001984:	801a      	strh	r2, [r3, #0]
 8001986:	e006      	b.n	8001996 <setTorque+0xbe>
	}
	else if (torque_total > 90)
 8001988:	4b65      	ldr	r3, [pc, #404]	@ (8001b20 <setTorque+0x248>)
 800198a:	881b      	ldrh	r3, [r3, #0]
 800198c:	2b5a      	cmp	r3, #90	@ 0x5a
 800198e:	d902      	bls.n	8001996 <setTorque+0xbe>
	{
		torque_total = 100;
 8001990:	4b63      	ldr	r3, [pc, #396]	@ (8001b20 <setTorque+0x248>)
 8001992:	2264      	movs	r2, #100	@ 0x64
 8001994:	801a      	strh	r2, [r3, #0]
	}

	// Comprobamos EV 2.3 APPS/Brake Pedal Plausibility Check
	// En caso de que se esté pisando el freno y mas de un 25% del pedal para. Se resetea
	// solo si el acelerador vuelve por debajo del 5%
	if (s_freno > UMBRAL_FRENO_APPS && torque_total > 25)
 8001996:	4b63      	ldr	r3, [pc, #396]	@ (8001b24 <setTorque+0x24c>)
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 800199e:	4293      	cmp	r3, r2
 80019a0:	dd0a      	ble.n	80019b8 <setTorque+0xe0>
 80019a2:	4b5f      	ldr	r3, [pc, #380]	@ (8001b20 <setTorque+0x248>)
 80019a4:	881b      	ldrh	r3, [r3, #0]
 80019a6:	2b19      	cmp	r3, #25
 80019a8:	d906      	bls.n	80019b8 <setTorque+0xe0>
	{
		print("EV_2_3");
 80019aa:	485f      	ldr	r0, [pc, #380]	@ (8001b28 <setTorque+0x250>)
 80019ac:	f7ff fe18 	bl	80015e0 <print>
		flag_EV_2_3 = 1;
 80019b0:	4b5e      	ldr	r3, [pc, #376]	@ (8001b2c <setTorque+0x254>)
 80019b2:	2201      	movs	r2, #1
 80019b4:	601a      	str	r2, [r3, #0]
 80019b6:	e00c      	b.n	80019d2 <setTorque+0xfa>
	}
	else if (s_freno < UMBRAL_FRENO_APPS && torque_total < 5)
 80019b8:	4b5a      	ldr	r3, [pc, #360]	@ (8001b24 <setTorque+0x24c>)
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 80019c0:	4293      	cmp	r3, r2
 80019c2:	dc06      	bgt.n	80019d2 <setTorque+0xfa>
 80019c4:	4b56      	ldr	r3, [pc, #344]	@ (8001b20 <setTorque+0x248>)
 80019c6:	881b      	ldrh	r3, [r3, #0]
 80019c8:	2b04      	cmp	r3, #4
 80019ca:	d802      	bhi.n	80019d2 <setTorque+0xfa>
	{
		flag_EV_2_3 = 0;
 80019cc:	4b57      	ldr	r3, [pc, #348]	@ (8001b2c <setTorque+0x254>)
 80019ce:	2200      	movs	r2, #0
 80019d0:	601a      	str	r2, [r3, #0]
	}
	// If an implausibility occurs between the values of the APPSs and persists for more than
	// 100ms The power to the motor(s) must be immediately shut down completely
	// T11.8.9 Implausibility is defined as a deviation of more than ten percentage points
	// pedal travel between any of the used APPSs
	if (abs(s1_aceleracion_aux - s2_aceleracion_aux) > 10)
 80019d2:	4b50      	ldr	r3, [pc, #320]	@ (8001b14 <setTorque+0x23c>)
 80019d4:	881b      	ldrh	r3, [r3, #0]
 80019d6:	461a      	mov	r2, r3
 80019d8:	4b50      	ldr	r3, [pc, #320]	@ (8001b1c <setTorque+0x244>)
 80019da:	881b      	ldrh	r3, [r3, #0]
 80019dc:	1ad3      	subs	r3, r2, r3
 80019de:	2b00      	cmp	r3, #0
 80019e0:	bfb8      	it	lt
 80019e2:	425b      	neglt	r3, r3
 80019e4:	2b0a      	cmp	r3, #10
 80019e6:	dd06      	ble.n	80019f6 <setTorque+0x11e>
	{

		// if (HAL_GetTick() - last_time_t_11_8 > 100) {
		print("T11.8.9");
 80019e8:	4851      	ldr	r0, [pc, #324]	@ (8001b30 <setTorque+0x258>)
 80019ea:	f7ff fdf9 	bl	80015e0 <print>
		flag_T11_8_9 = 1;
 80019ee:	4b51      	ldr	r3, [pc, #324]	@ (8001b34 <setTorque+0x25c>)
 80019f0:	2201      	movs	r2, #1
 80019f2:	601a      	str	r2, [r3, #0]
 80019f4:	e007      	b.n	8001a06 <setTorque+0x12e>
		//}
	}
	else
	{
		last_time_t_11_8 = HAL_GetTick();
 80019f6:	f001 f843 	bl	8002a80 <HAL_GetTick>
 80019fa:	4603      	mov	r3, r0
 80019fc:	4a4e      	ldr	r2, [pc, #312]	@ (8001b38 <setTorque+0x260>)
 80019fe:	6013      	str	r3, [r2, #0]
		flag_T11_8_9 = 0;
 8001a00:	4b4c      	ldr	r3, [pc, #304]	@ (8001b34 <setTorque+0x25c>)
 8001a02:	2200      	movs	r2, #0
 8001a04:	601a      	str	r2, [r3, #0]
	}

	if (flag_EV_2_3 || flag_T11_8_9)
 8001a06:	4b49      	ldr	r3, [pc, #292]	@ (8001b2c <setTorque+0x254>)
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	2b00      	cmp	r3, #0
	print("Torque total solicitado: ");
	printValue(torque_total);
#endif

	// Limitación del torque en función de la carga
	if (v_celda_min < 3500)
 8001a0c:	4b4b      	ldr	r3, [pc, #300]	@ (8001b3c <setTorque+0x264>)
 8001a0e:	edd3 7a00 	vldr	s15, [r3]
 8001a12:	ed9f 7a4b 	vldr	s14, [pc, #300]	@ 8001b40 <setTorque+0x268>
 8001a16:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001a1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a1e:	d53a      	bpl.n	8001a96 <setTorque+0x1be>
	{
		if (v_celda_min > 2800)
 8001a20:	4b46      	ldr	r3, [pc, #280]	@ (8001b3c <setTorque+0x264>)
 8001a22:	edd3 7a00 	vldr	s15, [r3]
 8001a26:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 8001b44 <setTorque+0x26c>
 8001a2a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001a2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a32:	dd1f      	ble.n	8001a74 <setTorque+0x19c>
		{
			torque_limitado = torque_total * (1.357 * v_celda_min - 3750) / 1000;
 8001a34:	4b3a      	ldr	r3, [pc, #232]	@ (8001b20 <setTorque+0x248>)
 8001a36:	881b      	ldrh	r3, [r3, #0]
 8001a38:	ee07 3a90 	vmov	s15, r3
 8001a3c:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8001a40:	4b3e      	ldr	r3, [pc, #248]	@ (8001b3c <setTorque+0x264>)
 8001a42:	edd3 7a00 	vldr	s15, [r3]
 8001a46:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001a4a:	ed9f 5b29 	vldr	d5, [pc, #164]	@ 8001af0 <setTorque+0x218>
 8001a4e:	ee27 7b05 	vmul.f64	d7, d7, d5
 8001a52:	ed9f 5b29 	vldr	d5, [pc, #164]	@ 8001af8 <setTorque+0x220>
 8001a56:	ee37 7b45 	vsub.f64	d7, d7, d5
 8001a5a:	ee26 6b07 	vmul.f64	d6, d6, d7
 8001a5e:	ed9f 5b28 	vldr	d5, [pc, #160]	@ 8001b00 <setTorque+0x228>
 8001a62:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001a66:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8001a6a:	ee17 2a90 	vmov	r2, s15
 8001a6e:	4b36      	ldr	r3, [pc, #216]	@ (8001b48 <setTorque+0x270>)
 8001a70:	601a      	str	r2, [r3, #0]
 8001a72:	e015      	b.n	8001aa0 <setTorque+0x1c8>
		}
		else
		{
			torque_limitado = torque_total * 0.05;
 8001a74:	4b2a      	ldr	r3, [pc, #168]	@ (8001b20 <setTorque+0x248>)
 8001a76:	881b      	ldrh	r3, [r3, #0]
 8001a78:	ee07 3a90 	vmov	s15, r3
 8001a7c:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001a80:	ed9f 6b21 	vldr	d6, [pc, #132]	@ 8001b08 <setTorque+0x230>
 8001a84:	ee27 7b06 	vmul.f64	d7, d7, d6
 8001a88:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8001a8c:	ee17 2a90 	vmov	r2, s15
 8001a90:	4b2d      	ldr	r3, [pc, #180]	@ (8001b48 <setTorque+0x270>)
 8001a92:	601a      	str	r2, [r3, #0]
 8001a94:	e004      	b.n	8001aa0 <setTorque+0x1c8>
		}
	}
	else
	{
		torque_limitado = torque_total;
 8001a96:	4b22      	ldr	r3, [pc, #136]	@ (8001b20 <setTorque+0x248>)
 8001a98:	881b      	ldrh	r3, [r3, #0]
 8001a9a:	461a      	mov	r2, r3
 8001a9c:	4b2a      	ldr	r3, [pc, #168]	@ (8001b48 <setTorque+0x270>)
 8001a9e:	601a      	str	r2, [r3, #0]
print("Torque limitado en: ");
printValue(torque_limitado);
#endif

	// torque_total = torque_total * 240 / 100;
	if (torque_total >= 10)
 8001aa0:	4b1f      	ldr	r3, [pc, #124]	@ (8001b20 <setTorque+0x248>)
 8001aa2:	881b      	ldrh	r3, [r3, #0]
 8001aa4:	2b09      	cmp	r3, #9
 8001aa6:	d912      	bls.n	8001ace <setTorque+0x1f6>
	{
		torque_total = (torque_total * 240 / 90 - 2400 / 90) * (100 / 100);
 8001aa8:	4b1d      	ldr	r3, [pc, #116]	@ (8001b20 <setTorque+0x248>)
 8001aaa:	881b      	ldrh	r3, [r3, #0]
 8001aac:	461a      	mov	r2, r3
 8001aae:	4613      	mov	r3, r2
 8001ab0:	011b      	lsls	r3, r3, #4
 8001ab2:	1a9b      	subs	r3, r3, r2
 8001ab4:	011b      	lsls	r3, r3, #4
 8001ab6:	4a25      	ldr	r2, [pc, #148]	@ (8001b4c <setTorque+0x274>)
 8001ab8:	fb82 1203 	smull	r1, r2, r2, r3
 8001abc:	441a      	add	r2, r3
 8001abe:	1192      	asrs	r2, r2, #6
 8001ac0:	17db      	asrs	r3, r3, #31
 8001ac2:	1ad3      	subs	r3, r2, r3
 8001ac4:	b29b      	uxth	r3, r3
 8001ac6:	3b1a      	subs	r3, #26
 8001ac8:	b29a      	uxth	r2, r3
 8001aca:	4b15      	ldr	r3, [pc, #84]	@ (8001b20 <setTorque+0x248>)
 8001acc:	801a      	strh	r2, [r3, #0]
	/*if(torque_total < 0){
		torque_total = 0;
	}*/

	// Invertir todos los bits (complemento a uno)
	uint16_t complement_one = ~torque_total;
 8001ace:	4b14      	ldr	r3, [pc, #80]	@ (8001b20 <setTorque+0x248>)
 8001ad0:	881b      	ldrh	r3, [r3, #0]
 8001ad2:	43db      	mvns	r3, r3
 8001ad4:	80fb      	strh	r3, [r7, #6]

	// Sumar 1 para obtener el complemento a dos
	uint16_t torque_real = complement_one + 1;
 8001ad6:	88fb      	ldrh	r3, [r7, #6]
 8001ad8:	3301      	adds	r3, #1
 8001ada:	80bb      	strh	r3, [r7, #4]

#if 0
	print("Torque mandado al inversor: ");
	printHex(torque_real);
#endif
	return torque_real;
 8001adc:	88bb      	ldrh	r3, [r7, #4]
}
 8001ade:	4618      	mov	r0, r3
 8001ae0:	3708      	adds	r7, #8
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	bd80      	pop	{r7, pc}
 8001ae6:	bf00      	nop
 8001ae8:	33333334 	.word	0x33333334
 8001aec:	401a3333 	.word	0x401a3333
 8001af0:	a1cac083 	.word	0xa1cac083
 8001af4:	3ff5b645 	.word	0x3ff5b645
 8001af8:	00000000 	.word	0x00000000
 8001afc:	40ad4c00 	.word	0x40ad4c00
 8001b00:	00000000 	.word	0x00000000
 8001b04:	408f4000 	.word	0x408f4000
 8001b08:	9999999a 	.word	0x9999999a
 8001b0c:	3fa99999 	.word	0x3fa99999
 8001b10:	24000706 	.word	0x24000706
 8001b14:	2400070a 	.word	0x2400070a
 8001b18:	24000708 	.word	0x24000708
 8001b1c:	2400070c 	.word	0x2400070c
 8001b20:	24000714 	.word	0x24000714
 8001b24:	24000710 	.word	0x24000710
 8001b28:	08011c08 	.word	0x08011c08
 8001b2c:	24000724 	.word	0x24000724
 8001b30:	08011c10 	.word	0x08011c10
 8001b34:	24000728 	.word	0x24000728
 8001b38:	24000720 	.word	0x24000720
 8001b3c:	24000008 	.word	0x24000008
 8001b40:	455ac000 	.word	0x455ac000
 8001b44:	452f0000 	.word	0x452f0000
 8001b48:	24000718 	.word	0x24000718
 8001b4c:	b60b60b7 	.word	0xb60b60b7

08001b50 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b082      	sub	sp, #8
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
	if (htim == &htim16)
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	4a97      	ldr	r2, [pc, #604]	@ (8001db8 <HAL_TIM_PeriodElapsedCallback+0x268>)
 8001b5c:	4293      	cmp	r3, r2
 8001b5e:	f040 8126 	bne.w	8001dae <HAL_TIM_PeriodElapsedCallback+0x25e>

		// ---------- CONTROL DEL INVERSOR ----------

		//printHex(state);
		// Estado TORQUE
		if (state == 4 || state == 6)
 8001b62:	4b96      	ldr	r3, [pc, #600]	@ (8001dbc <HAL_TIM_PeriodElapsedCallback+0x26c>)
 8001b64:	781b      	ldrb	r3, [r3, #0]
 8001b66:	2b04      	cmp	r3, #4
 8001b68:	d003      	beq.n	8001b72 <HAL_TIM_PeriodElapsedCallback+0x22>
 8001b6a:	4b94      	ldr	r3, [pc, #592]	@ (8001dbc <HAL_TIM_PeriodElapsedCallback+0x26c>)
 8001b6c:	781b      	ldrb	r3, [r3, #0]
 8001b6e:	2b06      	cmp	r3, #6
 8001b70:	d117      	bne.n	8001ba2 <HAL_TIM_PeriodElapsedCallback+0x52>
		{ // Si no hay que reactivar el coche manda siempre torque

			TxHeader_Inv.Identifier = RX_SETPOINT_1;
 8001b72:	4b93      	ldr	r3, [pc, #588]	@ (8001dc0 <HAL_TIM_PeriodElapsedCallback+0x270>)
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	4a93      	ldr	r2, [pc, #588]	@ (8001dc4 <HAL_TIM_PeriodElapsedCallback+0x274>)
 8001b78:	6013      	str	r3, [r2, #0]
			TxHeader_Inv.DataLength = 3;
 8001b7a:	4b92      	ldr	r3, [pc, #584]	@ (8001dc4 <HAL_TIM_PeriodElapsedCallback+0x274>)
 8001b7c:	2203      	movs	r2, #3
 8001b7e:	60da      	str	r2, [r3, #12]
			TxHeader_Inv.IdType = FDCAN_STANDARD_ID;
 8001b80:	4b90      	ldr	r3, [pc, #576]	@ (8001dc4 <HAL_TIM_PeriodElapsedCallback+0x274>)
 8001b82:	2200      	movs	r2, #0
 8001b84:	605a      	str	r2, [r3, #4]

			TxData_Inv[0] = 0x0;
 8001b86:	4b90      	ldr	r3, [pc, #576]	@ (8001dc8 <HAL_TIM_PeriodElapsedCallback+0x278>)
 8001b88:	2200      	movs	r2, #0
 8001b8a:	701a      	strb	r2, [r3, #0]
			TxData_Inv[1] = 0x0;
 8001b8c:	4b8e      	ldr	r3, [pc, #568]	@ (8001dc8 <HAL_TIM_PeriodElapsedCallback+0x278>)
 8001b8e:	2200      	movs	r2, #0
 8001b90:	705a      	strb	r2, [r3, #1]
			TxData_Inv[2] = 0x6;
 8001b92:	4b8d      	ldr	r3, [pc, #564]	@ (8001dc8 <HAL_TIM_PeriodElapsedCallback+0x278>)
 8001b94:	2206      	movs	r2, #6
 8001b96:	709a      	strb	r2, [r3, #2]
			HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader_Inv, TxData_Inv);
 8001b98:	4a8b      	ldr	r2, [pc, #556]	@ (8001dc8 <HAL_TIM_PeriodElapsedCallback+0x278>)
 8001b9a:	498a      	ldr	r1, [pc, #552]	@ (8001dc4 <HAL_TIM_PeriodElapsedCallback+0x274>)
 8001b9c:	488b      	ldr	r0, [pc, #556]	@ (8001dcc <HAL_TIM_PeriodElapsedCallback+0x27c>)
 8001b9e:	f005 fca0 	bl	80074e2 <HAL_FDCAN_AddMessageToTxFifoQ>
		}

		switch (state)
 8001ba2:	4b86      	ldr	r3, [pc, #536]	@ (8001dbc <HAL_TIM_PeriodElapsedCallback+0x26c>)
 8001ba4:	781b      	ldrb	r3, [r3, #0]
 8001ba6:	2b0d      	cmp	r3, #13
 8001ba8:	f200 8101 	bhi.w	8001dae <HAL_TIM_PeriodElapsedCallback+0x25e>
 8001bac:	a201      	add	r2, pc, #4	@ (adr r2, 8001bb4 <HAL_TIM_PeriodElapsedCallback+0x64>)
 8001bae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001bb2:	bf00      	nop
 8001bb4:	08001bed 	.word	0x08001bed
 8001bb8:	08001daf 	.word	0x08001daf
 8001bbc:	08001daf 	.word	0x08001daf
 8001bc0:	08001c1d 	.word	0x08001c1d
 8001bc4:	08001c53 	.word	0x08001c53
 8001bc8:	08001daf 	.word	0x08001daf
 8001bcc:	08001c9b 	.word	0x08001c9b
 8001bd0:	08001daf 	.word	0x08001daf
 8001bd4:	08001daf 	.word	0x08001daf
 8001bd8:	08001daf 	.word	0x08001daf
 8001bdc:	08001cfb 	.word	0x08001cfb
 8001be0:	08001d3b 	.word	0x08001d3b
 8001be4:	08001daf 	.word	0x08001daf
 8001be8:	08001d77 	.word	0x08001d77
		{
		case 0:
			TxHeader_Inv.Identifier = RX_SETPOINT_1;
 8001bec:	4b74      	ldr	r3, [pc, #464]	@ (8001dc0 <HAL_TIM_PeriodElapsedCallback+0x270>)
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	4a74      	ldr	r2, [pc, #464]	@ (8001dc4 <HAL_TIM_PeriodElapsedCallback+0x274>)
 8001bf2:	6013      	str	r3, [r2, #0]
			TxHeader_Inv.DataLength = 3;
 8001bf4:	4b73      	ldr	r3, [pc, #460]	@ (8001dc4 <HAL_TIM_PeriodElapsedCallback+0x274>)
 8001bf6:	2203      	movs	r2, #3
 8001bf8:	60da      	str	r2, [r3, #12]
			TxHeader_Inv.IdType = FDCAN_STANDARD_ID;
 8001bfa:	4b72      	ldr	r3, [pc, #456]	@ (8001dc4 <HAL_TIM_PeriodElapsedCallback+0x274>)
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	605a      	str	r2, [r3, #4]

			TxData_Inv[0] = 0x0;
 8001c00:	4b71      	ldr	r3, [pc, #452]	@ (8001dc8 <HAL_TIM_PeriodElapsedCallback+0x278>)
 8001c02:	2200      	movs	r2, #0
 8001c04:	701a      	strb	r2, [r3, #0]
			TxData_Inv[1] = 0x0;
 8001c06:	4b70      	ldr	r3, [pc, #448]	@ (8001dc8 <HAL_TIM_PeriodElapsedCallback+0x278>)
 8001c08:	2200      	movs	r2, #0
 8001c0a:	705a      	strb	r2, [r3, #1]
			TxData_Inv[2] = 0x1;
 8001c0c:	4b6e      	ldr	r3, [pc, #440]	@ (8001dc8 <HAL_TIM_PeriodElapsedCallback+0x278>)
 8001c0e:	2201      	movs	r2, #1
 8001c10:	709a      	strb	r2, [r3, #2]
			HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader_Inv, TxData_Inv);
 8001c12:	4a6d      	ldr	r2, [pc, #436]	@ (8001dc8 <HAL_TIM_PeriodElapsedCallback+0x278>)
 8001c14:	496b      	ldr	r1, [pc, #428]	@ (8001dc4 <HAL_TIM_PeriodElapsedCallback+0x274>)
 8001c16:	486d      	ldr	r0, [pc, #436]	@ (8001dcc <HAL_TIM_PeriodElapsedCallback+0x27c>)
 8001c18:	f005 fc63 	bl	80074e2 <HAL_FDCAN_AddMessageToTxFifoQ>
		case 3:
#if DEBUG
			//print("state: standby");
#endif

			flag_react = 0;
 8001c1c:	4b6c      	ldr	r3, [pc, #432]	@ (8001dd0 <HAL_TIM_PeriodElapsedCallback+0x280>)
 8001c1e:	2200      	movs	r2, #0
 8001c20:	701a      	strb	r2, [r3, #0]
			// Estado READY inversor
			TxHeader_Inv.Identifier = RX_SETPOINT_1;
 8001c22:	4b67      	ldr	r3, [pc, #412]	@ (8001dc0 <HAL_TIM_PeriodElapsedCallback+0x270>)
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	4a67      	ldr	r2, [pc, #412]	@ (8001dc4 <HAL_TIM_PeriodElapsedCallback+0x274>)
 8001c28:	6013      	str	r3, [r2, #0]
			TxHeader_Inv.DataLength = 3;
 8001c2a:	4b66      	ldr	r3, [pc, #408]	@ (8001dc4 <HAL_TIM_PeriodElapsedCallback+0x274>)
 8001c2c:	2203      	movs	r2, #3
 8001c2e:	60da      	str	r2, [r3, #12]
			TxHeader_Inv.IdType = FDCAN_STANDARD_ID;
 8001c30:	4b64      	ldr	r3, [pc, #400]	@ (8001dc4 <HAL_TIM_PeriodElapsedCallback+0x274>)
 8001c32:	2200      	movs	r2, #0
 8001c34:	605a      	str	r2, [r3, #4]

			TxData_Inv[0] = 0x0;
 8001c36:	4b64      	ldr	r3, [pc, #400]	@ (8001dc8 <HAL_TIM_PeriodElapsedCallback+0x278>)
 8001c38:	2200      	movs	r2, #0
 8001c3a:	701a      	strb	r2, [r3, #0]
			TxData_Inv[1] = 0x0;
 8001c3c:	4b62      	ldr	r3, [pc, #392]	@ (8001dc8 <HAL_TIM_PeriodElapsedCallback+0x278>)
 8001c3e:	2200      	movs	r2, #0
 8001c40:	705a      	strb	r2, [r3, #1]
			TxData_Inv[2] = 0x4;
 8001c42:	4b61      	ldr	r3, [pc, #388]	@ (8001dc8 <HAL_TIM_PeriodElapsedCallback+0x278>)
 8001c44:	2204      	movs	r2, #4
 8001c46:	709a      	strb	r2, [r3, #2]
			HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader_Inv, TxData_Inv);
 8001c48:	4a5f      	ldr	r2, [pc, #380]	@ (8001dc8 <HAL_TIM_PeriodElapsedCallback+0x278>)
 8001c4a:	495e      	ldr	r1, [pc, #376]	@ (8001dc4 <HAL_TIM_PeriodElapsedCallback+0x274>)
 8001c4c:	485f      	ldr	r0, [pc, #380]	@ (8001dcc <HAL_TIM_PeriodElapsedCallback+0x27c>)
 8001c4e:	f005 fc48 	bl	80074e2 <HAL_FDCAN_AddMessageToTxFifoQ>
			//}

		case 4:

#if DEBUG
			print("state: ready");
 8001c52:	4860      	ldr	r0, [pc, #384]	@ (8001dd4 <HAL_TIM_PeriodElapsedCallback+0x284>)
 8001c54:	f7ff fcc4 	bl	80015e0 <print>
#endif
			TxHeader_Inv.Identifier = 0x362;
 8001c58:	4b5a      	ldr	r3, [pc, #360]	@ (8001dc4 <HAL_TIM_PeriodElapsedCallback+0x274>)
 8001c5a:	f240 3262 	movw	r2, #866	@ 0x362
 8001c5e:	601a      	str	r2, [r3, #0]
			TxHeader_Inv.DataLength = 4;
 8001c60:	4b58      	ldr	r3, [pc, #352]	@ (8001dc4 <HAL_TIM_PeriodElapsedCallback+0x274>)
 8001c62:	2204      	movs	r2, #4
 8001c64:	60da      	str	r2, [r3, #12]

			real_torque = 0;
 8001c66:	4b5c      	ldr	r3, [pc, #368]	@ (8001dd8 <HAL_TIM_PeriodElapsedCallback+0x288>)
 8001c68:	2200      	movs	r2, #0
 8001c6a:	801a      	strh	r2, [r3, #0]

			TxData_Inv[0] = 0x0;
 8001c6c:	4b56      	ldr	r3, [pc, #344]	@ (8001dc8 <HAL_TIM_PeriodElapsedCallback+0x278>)
 8001c6e:	2200      	movs	r2, #0
 8001c70:	701a      	strb	r2, [r3, #0]
			TxData_Inv[1] = 0x0;
 8001c72:	4b55      	ldr	r3, [pc, #340]	@ (8001dc8 <HAL_TIM_PeriodElapsedCallback+0x278>)
 8001c74:	2200      	movs	r2, #0
 8001c76:	705a      	strb	r2, [r3, #1]
			TxData_Inv[2] = real_torque;
 8001c78:	4b57      	ldr	r3, [pc, #348]	@ (8001dd8 <HAL_TIM_PeriodElapsedCallback+0x288>)
 8001c7a:	881b      	ldrh	r3, [r3, #0]
 8001c7c:	b2da      	uxtb	r2, r3
 8001c7e:	4b52      	ldr	r3, [pc, #328]	@ (8001dc8 <HAL_TIM_PeriodElapsedCallback+0x278>)
 8001c80:	709a      	strb	r2, [r3, #2]
			TxData_Inv[3] = 0x0;
 8001c82:	4b51      	ldr	r3, [pc, #324]	@ (8001dc8 <HAL_TIM_PeriodElapsedCallback+0x278>)
 8001c84:	2200      	movs	r2, #0
 8001c86:	70da      	strb	r2, [r3, #3]
			HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader_Inv, TxData_Inv);
 8001c88:	4a4f      	ldr	r2, [pc, #316]	@ (8001dc8 <HAL_TIM_PeriodElapsedCallback+0x278>)
 8001c8a:	494e      	ldr	r1, [pc, #312]	@ (8001dc4 <HAL_TIM_PeriodElapsedCallback+0x274>)
 8001c8c:	484f      	ldr	r0, [pc, #316]	@ (8001dcc <HAL_TIM_PeriodElapsedCallback+0x27c>)
 8001c8e:	f005 fc28 	bl	80074e2 <HAL_FDCAN_AddMessageToTxFifoQ>
			flag_react = 0; // Reactivado
 8001c92:	4b4f      	ldr	r3, [pc, #316]	@ (8001dd0 <HAL_TIM_PeriodElapsedCallback+0x280>)
 8001c94:	2200      	movs	r2, #0
 8001c96:	701a      	strb	r2, [r3, #0]

			break;
 8001c98:	e089      	b.n	8001dae <HAL_TIM_PeriodElapsedCallback+0x25e>
		case 6:
			print("state: torque");
 8001c9a:	4850      	ldr	r0, [pc, #320]	@ (8001ddc <HAL_TIM_PeriodElapsedCallback+0x28c>)
 8001c9c:	f7ff fca0 	bl	80015e0 <print>

			// Request TORQUE inversor

			// flag_react = 1;

			real_torque = setTorque();
 8001ca0:	f7ff fe1a 	bl	80018d8 <setTorque>
 8001ca4:	4603      	mov	r3, r0
 8001ca6:	461a      	mov	r2, r3
 8001ca8:	4b4b      	ldr	r3, [pc, #300]	@ (8001dd8 <HAL_TIM_PeriodElapsedCallback+0x288>)
 8001caa:	801a      	strh	r2, [r3, #0]

			TxHeader_Inv.Identifier = 0x362;
 8001cac:	4b45      	ldr	r3, [pc, #276]	@ (8001dc4 <HAL_TIM_PeriodElapsedCallback+0x274>)
 8001cae:	f240 3262 	movw	r2, #866	@ 0x362
 8001cb2:	601a      	str	r2, [r3, #0]
			TxHeader_Inv.DataLength = 4;
 8001cb4:	4b43      	ldr	r3, [pc, #268]	@ (8001dc4 <HAL_TIM_PeriodElapsedCallback+0x274>)
 8001cb6:	2204      	movs	r2, #4
 8001cb8:	60da      	str	r2, [r3, #12]

			// real_torque = 0;
			byte_torque_1 = real_torque & 0xFF;
 8001cba:	4b47      	ldr	r3, [pc, #284]	@ (8001dd8 <HAL_TIM_PeriodElapsedCallback+0x288>)
 8001cbc:	881b      	ldrh	r3, [r3, #0]
 8001cbe:	b2da      	uxtb	r2, r3
 8001cc0:	4b47      	ldr	r3, [pc, #284]	@ (8001de0 <HAL_TIM_PeriodElapsedCallback+0x290>)
 8001cc2:	701a      	strb	r2, [r3, #0]
			byte_torque_2 = (real_torque >> 8) & 0xFF;
 8001cc4:	4b44      	ldr	r3, [pc, #272]	@ (8001dd8 <HAL_TIM_PeriodElapsedCallback+0x288>)
 8001cc6:	881b      	ldrh	r3, [r3, #0]
 8001cc8:	0a1b      	lsrs	r3, r3, #8
 8001cca:	b29b      	uxth	r3, r3
 8001ccc:	b2da      	uxtb	r2, r3
 8001cce:	4b45      	ldr	r3, [pc, #276]	@ (8001de4 <HAL_TIM_PeriodElapsedCallback+0x294>)
 8001cd0:	701a      	strb	r2, [r3, #0]
			TxData_Inv[0] = 0x00;
 8001cd2:	4b3d      	ldr	r3, [pc, #244]	@ (8001dc8 <HAL_TIM_PeriodElapsedCallback+0x278>)
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	701a      	strb	r2, [r3, #0]
			TxData_Inv[1] = 0x00;
 8001cd8:	4b3b      	ldr	r3, [pc, #236]	@ (8001dc8 <HAL_TIM_PeriodElapsedCallback+0x278>)
 8001cda:	2200      	movs	r2, #0
 8001cdc:	705a      	strb	r2, [r3, #1]
				if(frena > 500){
					acelera = 1;
					frena = 0;
				}
			}*/
			TxData_Inv[2] = byte_torque_1;
 8001cde:	4b40      	ldr	r3, [pc, #256]	@ (8001de0 <HAL_TIM_PeriodElapsedCallback+0x290>)
 8001ce0:	781a      	ldrb	r2, [r3, #0]
 8001ce2:	4b39      	ldr	r3, [pc, #228]	@ (8001dc8 <HAL_TIM_PeriodElapsedCallback+0x278>)
 8001ce4:	709a      	strb	r2, [r3, #2]
			TxData_Inv[3] = byte_torque_2;
 8001ce6:	4b3f      	ldr	r3, [pc, #252]	@ (8001de4 <HAL_TIM_PeriodElapsedCallback+0x294>)
 8001ce8:	781a      	ldrb	r2, [r3, #0]
 8001cea:	4b37      	ldr	r3, [pc, #220]	@ (8001dc8 <HAL_TIM_PeriodElapsedCallback+0x278>)
 8001cec:	70da      	strb	r2, [r3, #3]
			// TxData_Inv[2] = 0xFE;
			// TxData_Inv[3] = 0xFF;
			HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader_Inv, TxData_Inv);
 8001cee:	4a36      	ldr	r2, [pc, #216]	@ (8001dc8 <HAL_TIM_PeriodElapsedCallback+0x278>)
 8001cf0:	4934      	ldr	r1, [pc, #208]	@ (8001dc4 <HAL_TIM_PeriodElapsedCallback+0x274>)
 8001cf2:	4836      	ldr	r0, [pc, #216]	@ (8001dcc <HAL_TIM_PeriodElapsedCallback+0x27c>)
 8001cf4:	f005 fbf5 	bl	80074e2 <HAL_FDCAN_AddMessageToTxFifoQ>
			//CAN_bus_off_check_reset(&hfdcan1);

			break;
 8001cf8:	e059      	b.n	8001dae <HAL_TIM_PeriodElapsedCallback+0x25e>

		case 10:
			print("state: soft fault");
 8001cfa:	483b      	ldr	r0, [pc, #236]	@ (8001de8 <HAL_TIM_PeriodElapsedCallback+0x298>)
 8001cfc:	f7ff fc70 	bl	80015e0 <print>
			printValue(error);
 8001d00:	4b3a      	ldr	r3, [pc, #232]	@ (8001dec <HAL_TIM_PeriodElapsedCallback+0x29c>)
 8001d02:	781b      	ldrb	r3, [r3, #0]
 8001d04:	4618      	mov	r0, r3
 8001d06:	f7ff fc89 	bl	800161c <printValue>

			// Estado READY inversor
			TxHeader_Inv.Identifier = RX_SETPOINT_1;
 8001d0a:	4b2d      	ldr	r3, [pc, #180]	@ (8001dc0 <HAL_TIM_PeriodElapsedCallback+0x270>)
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	4a2d      	ldr	r2, [pc, #180]	@ (8001dc4 <HAL_TIM_PeriodElapsedCallback+0x274>)
 8001d10:	6013      	str	r3, [r2, #0]
			TxHeader_Inv.DataLength = 3;
 8001d12:	4b2c      	ldr	r3, [pc, #176]	@ (8001dc4 <HAL_TIM_PeriodElapsedCallback+0x274>)
 8001d14:	2203      	movs	r2, #3
 8001d16:	60da      	str	r2, [r3, #12]
			TxHeader_Inv.IdType = FDCAN_STANDARD_ID;
 8001d18:	4b2a      	ldr	r3, [pc, #168]	@ (8001dc4 <HAL_TIM_PeriodElapsedCallback+0x274>)
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	605a      	str	r2, [r3, #4]

			TxData_Inv[0] = 0x0;
 8001d1e:	4b2a      	ldr	r3, [pc, #168]	@ (8001dc8 <HAL_TIM_PeriodElapsedCallback+0x278>)
 8001d20:	2200      	movs	r2, #0
 8001d22:	701a      	strb	r2, [r3, #0]
			TxData_Inv[1] = 0x0;
 8001d24:	4b28      	ldr	r3, [pc, #160]	@ (8001dc8 <HAL_TIM_PeriodElapsedCallback+0x278>)
 8001d26:	2200      	movs	r2, #0
 8001d28:	705a      	strb	r2, [r3, #1]
			TxData_Inv[2] = 0x13;
 8001d2a:	4b27      	ldr	r3, [pc, #156]	@ (8001dc8 <HAL_TIM_PeriodElapsedCallback+0x278>)
 8001d2c:	2213      	movs	r2, #19
 8001d2e:	709a      	strb	r2, [r3, #2]
			HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader_Inv, TxData_Inv);
 8001d30:	4a25      	ldr	r2, [pc, #148]	@ (8001dc8 <HAL_TIM_PeriodElapsedCallback+0x278>)
 8001d32:	4924      	ldr	r1, [pc, #144]	@ (8001dc4 <HAL_TIM_PeriodElapsedCallback+0x274>)
 8001d34:	4825      	ldr	r0, [pc, #148]	@ (8001dcc <HAL_TIM_PeriodElapsedCallback+0x27c>)
 8001d36:	f005 fbd4 	bl	80074e2 <HAL_FDCAN_AddMessageToTxFifoQ>
					HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader_Inv,
												  TxData_Inv);
				}*/

		case 11:
			print("state: hard fault");
 8001d3a:	482d      	ldr	r0, [pc, #180]	@ (8001df0 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8001d3c:	f7ff fc50 	bl	80015e0 <print>
			flag_react = 1;
 8001d40:	4b23      	ldr	r3, [pc, #140]	@ (8001dd0 <HAL_TIM_PeriodElapsedCallback+0x280>)
 8001d42:	2201      	movs	r2, #1
 8001d44:	701a      	strb	r2, [r3, #0]
			TxHeader_Inv.Identifier = RX_SETPOINT_1;
 8001d46:	4b1e      	ldr	r3, [pc, #120]	@ (8001dc0 <HAL_TIM_PeriodElapsedCallback+0x270>)
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	4a1e      	ldr	r2, [pc, #120]	@ (8001dc4 <HAL_TIM_PeriodElapsedCallback+0x274>)
 8001d4c:	6013      	str	r3, [r2, #0]
			TxHeader_Inv.DataLength = 3;
 8001d4e:	4b1d      	ldr	r3, [pc, #116]	@ (8001dc4 <HAL_TIM_PeriodElapsedCallback+0x274>)
 8001d50:	2203      	movs	r2, #3
 8001d52:	60da      	str	r2, [r3, #12]
			TxHeader_Inv.IdType = FDCAN_STANDARD_ID;
 8001d54:	4b1b      	ldr	r3, [pc, #108]	@ (8001dc4 <HAL_TIM_PeriodElapsedCallback+0x274>)
 8001d56:	2200      	movs	r2, #0
 8001d58:	605a      	str	r2, [r3, #4]

			TxData_Inv[0] = 0x0;
 8001d5a:	4b1b      	ldr	r3, [pc, #108]	@ (8001dc8 <HAL_TIM_PeriodElapsedCallback+0x278>)
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	701a      	strb	r2, [r3, #0]
			TxData_Inv[1] = 0x0;
 8001d60:	4b19      	ldr	r3, [pc, #100]	@ (8001dc8 <HAL_TIM_PeriodElapsedCallback+0x278>)
 8001d62:	2200      	movs	r2, #0
 8001d64:	705a      	strb	r2, [r3, #1]
			TxData_Inv[2] = 13;
 8001d66:	4b18      	ldr	r3, [pc, #96]	@ (8001dc8 <HAL_TIM_PeriodElapsedCallback+0x278>)
 8001d68:	220d      	movs	r2, #13
 8001d6a:	709a      	strb	r2, [r3, #2]
			HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader_Inv, TxData_Inv);
 8001d6c:	4a16      	ldr	r2, [pc, #88]	@ (8001dc8 <HAL_TIM_PeriodElapsedCallback+0x278>)
 8001d6e:	4915      	ldr	r1, [pc, #84]	@ (8001dc4 <HAL_TIM_PeriodElapsedCallback+0x274>)
 8001d70:	4816      	ldr	r0, [pc, #88]	@ (8001dcc <HAL_TIM_PeriodElapsedCallback+0x27c>)
 8001d72:	f005 fbb6 	bl	80074e2 <HAL_FDCAN_AddMessageToTxFifoQ>

		case 13:
			print("state: shutdown");
 8001d76:	481f      	ldr	r0, [pc, #124]	@ (8001df4 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8001d78:	f7ff fc32 	bl	80015e0 <print>
			TxHeader_Inv.Identifier = RX_SETPOINT_1;
 8001d7c:	4b10      	ldr	r3, [pc, #64]	@ (8001dc0 <HAL_TIM_PeriodElapsedCallback+0x270>)
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	4a10      	ldr	r2, [pc, #64]	@ (8001dc4 <HAL_TIM_PeriodElapsedCallback+0x274>)
 8001d82:	6013      	str	r3, [r2, #0]
			TxHeader_Inv.DataLength = 3;
 8001d84:	4b0f      	ldr	r3, [pc, #60]	@ (8001dc4 <HAL_TIM_PeriodElapsedCallback+0x274>)
 8001d86:	2203      	movs	r2, #3
 8001d88:	60da      	str	r2, [r3, #12]
			TxHeader_Inv.IdType = FDCAN_STANDARD_ID;
 8001d8a:	4b0e      	ldr	r3, [pc, #56]	@ (8001dc4 <HAL_TIM_PeriodElapsedCallback+0x274>)
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	605a      	str	r2, [r3, #4]

			TxData_Inv[0] = 0x0;
 8001d90:	4b0d      	ldr	r3, [pc, #52]	@ (8001dc8 <HAL_TIM_PeriodElapsedCallback+0x278>)
 8001d92:	2200      	movs	r2, #0
 8001d94:	701a      	strb	r2, [r3, #0]
			TxData_Inv[1] = 0x0;
 8001d96:	4b0c      	ldr	r3, [pc, #48]	@ (8001dc8 <HAL_TIM_PeriodElapsedCallback+0x278>)
 8001d98:	2200      	movs	r2, #0
 8001d9a:	705a      	strb	r2, [r3, #1]
			TxData_Inv[2] = 0x1;
 8001d9c:	4b0a      	ldr	r3, [pc, #40]	@ (8001dc8 <HAL_TIM_PeriodElapsedCallback+0x278>)
 8001d9e:	2201      	movs	r2, #1
 8001da0:	709a      	strb	r2, [r3, #2]
			HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader_Inv, TxData_Inv);
 8001da2:	4a09      	ldr	r2, [pc, #36]	@ (8001dc8 <HAL_TIM_PeriodElapsedCallback+0x278>)
 8001da4:	4907      	ldr	r1, [pc, #28]	@ (8001dc4 <HAL_TIM_PeriodElapsedCallback+0x274>)
 8001da6:	4809      	ldr	r0, [pc, #36]	@ (8001dcc <HAL_TIM_PeriodElapsedCallback+0x27c>)
 8001da8:	f005 fb9b 	bl	80074e2 <HAL_FDCAN_AddMessageToTxFifoQ>


			break;
 8001dac:	bf00      	nop
		}
#endif
	}
}
 8001dae:	bf00      	nop
 8001db0:	3708      	adds	r7, #8
 8001db2:	46bd      	mov	sp, r7
 8001db4:	bd80      	pop	{r7, pc}
 8001db6:	bf00      	nop
 8001db8:	24000494 	.word	0x24000494
 8001dbc:	2400071e 	.word	0x2400071e
 8001dc0:	24000000 	.word	0x24000000
 8001dc4:	24000608 	.word	0x24000608
 8001dc8:	240006c8 	.word	0x240006c8
 8001dcc:	240001ec 	.word	0x240001ec
 8001dd0:	2400088b 	.word	0x2400088b
 8001dd4:	08011b68 	.word	0x08011b68
 8001dd8:	2400071c 	.word	0x2400071c
 8001ddc:	08011c18 	.word	0x08011c18
 8001de0:	24000716 	.word	0x24000716
 8001de4:	24000717 	.word	0x24000717
 8001de8:	08011c28 	.word	0x08011c28
 8001dec:	2400088a 	.word	0x2400088a
 8001df0:	08011c3c 	.word	0x08011c3c
 8001df4:	08011c50 	.word	0x08011c50

08001df8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001df8:	b480      	push	{r7}
 8001dfa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001dfc:	b672      	cpsid	i
}
 8001dfe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001e00:	bf00      	nop
 8001e02:	e7fd      	b.n	8001e00 <Error_Handler+0x8>

08001e04 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e04:	b480      	push	{r7}
 8001e06:	b083      	sub	sp, #12
 8001e08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e0a:	4b0a      	ldr	r3, [pc, #40]	@ (8001e34 <HAL_MspInit+0x30>)
 8001e0c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001e10:	4a08      	ldr	r2, [pc, #32]	@ (8001e34 <HAL_MspInit+0x30>)
 8001e12:	f043 0302 	orr.w	r3, r3, #2
 8001e16:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001e1a:	4b06      	ldr	r3, [pc, #24]	@ (8001e34 <HAL_MspInit+0x30>)
 8001e1c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001e20:	f003 0302 	and.w	r3, r3, #2
 8001e24:	607b      	str	r3, [r7, #4]
 8001e26:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e28:	bf00      	nop
 8001e2a:	370c      	adds	r7, #12
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e32:	4770      	bx	lr
 8001e34:	58024400 	.word	0x58024400

08001e38 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b090      	sub	sp, #64	@ 0x40
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e40:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001e44:	2200      	movs	r2, #0
 8001e46:	601a      	str	r2, [r3, #0]
 8001e48:	605a      	str	r2, [r3, #4]
 8001e4a:	609a      	str	r2, [r3, #8]
 8001e4c:	60da      	str	r2, [r3, #12]
 8001e4e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	4a90      	ldr	r2, [pc, #576]	@ (8002098 <HAL_ADC_MspInit+0x260>)
 8001e56:	4293      	cmp	r3, r2
 8001e58:	f040 80a3 	bne.w	8001fa2 <HAL_ADC_MspInit+0x16a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001e5c:	4b8f      	ldr	r3, [pc, #572]	@ (800209c <HAL_ADC_MspInit+0x264>)
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	3301      	adds	r3, #1
 8001e62:	4a8e      	ldr	r2, [pc, #568]	@ (800209c <HAL_ADC_MspInit+0x264>)
 8001e64:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001e66:	4b8d      	ldr	r3, [pc, #564]	@ (800209c <HAL_ADC_MspInit+0x264>)
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	2b01      	cmp	r3, #1
 8001e6c:	d10e      	bne.n	8001e8c <HAL_ADC_MspInit+0x54>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001e6e:	4b8c      	ldr	r3, [pc, #560]	@ (80020a0 <HAL_ADC_MspInit+0x268>)
 8001e70:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001e74:	4a8a      	ldr	r2, [pc, #552]	@ (80020a0 <HAL_ADC_MspInit+0x268>)
 8001e76:	f043 0320 	orr.w	r3, r3, #32
 8001e7a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8001e7e:	4b88      	ldr	r3, [pc, #544]	@ (80020a0 <HAL_ADC_MspInit+0x268>)
 8001e80:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001e84:	f003 0320 	and.w	r3, r3, #32
 8001e88:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001e8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e8c:	4b84      	ldr	r3, [pc, #528]	@ (80020a0 <HAL_ADC_MspInit+0x268>)
 8001e8e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001e92:	4a83      	ldr	r2, [pc, #524]	@ (80020a0 <HAL_ADC_MspInit+0x268>)
 8001e94:	f043 0304 	orr.w	r3, r3, #4
 8001e98:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001e9c:	4b80      	ldr	r3, [pc, #512]	@ (80020a0 <HAL_ADC_MspInit+0x268>)
 8001e9e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001ea2:	f003 0304 	and.w	r3, r3, #4
 8001ea6:	627b      	str	r3, [r7, #36]	@ 0x24
 8001ea8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001eaa:	4b7d      	ldr	r3, [pc, #500]	@ (80020a0 <HAL_ADC_MspInit+0x268>)
 8001eac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001eb0:	4a7b      	ldr	r2, [pc, #492]	@ (80020a0 <HAL_ADC_MspInit+0x268>)
 8001eb2:	f043 0302 	orr.w	r3, r3, #2
 8001eb6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001eba:	4b79      	ldr	r3, [pc, #484]	@ (80020a0 <HAL_ADC_MspInit+0x268>)
 8001ebc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001ec0:	f003 0302 	and.w	r3, r3, #2
 8001ec4:	623b      	str	r3, [r7, #32]
 8001ec6:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001ec8:	4b75      	ldr	r3, [pc, #468]	@ (80020a0 <HAL_ADC_MspInit+0x268>)
 8001eca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001ece:	4a74      	ldr	r2, [pc, #464]	@ (80020a0 <HAL_ADC_MspInit+0x268>)
 8001ed0:	f043 0320 	orr.w	r3, r3, #32
 8001ed4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001ed8:	4b71      	ldr	r3, [pc, #452]	@ (80020a0 <HAL_ADC_MspInit+0x268>)
 8001eda:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001ede:	f003 0320 	and.w	r3, r3, #32
 8001ee2:	61fb      	str	r3, [r7, #28]
 8001ee4:	69fb      	ldr	r3, [r7, #28]
    PC5     ------> ADC1_INP8
    PB0     ------> ADC1_INP9
    PB1     ------> ADC1_INP5
    PF11     ------> ADC1_INP2
    */
    GPIO_InitStruct.Pin = S_APPS_1_Pin|SUSPENSION_RL_Pin;
 8001ee6:	2330      	movs	r3, #48	@ 0x30
 8001ee8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001eea:	2303      	movs	r3, #3
 8001eec:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eee:	2300      	movs	r3, #0
 8001ef0:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ef2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001ef6:	4619      	mov	r1, r3
 8001ef8:	486a      	ldr	r0, [pc, #424]	@ (80020a4 <HAL_ADC_MspInit+0x26c>)
 8001efa:	f006 fa35 	bl	8008368 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SUSPENSION_RR_Pin|S_APPS_2_Pin;
 8001efe:	2303      	movs	r3, #3
 8001f00:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001f02:	2303      	movs	r3, #3
 8001f04:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f06:	2300      	movs	r3, #0
 8001f08:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f0a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001f0e:	4619      	mov	r1, r3
 8001f10:	4865      	ldr	r0, [pc, #404]	@ (80020a8 <HAL_ADC_MspInit+0x270>)
 8001f12:	f006 fa29 	bl	8008368 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = S_FRENO_Pin;
 8001f16:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001f1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001f1c:	2303      	movs	r3, #3
 8001f1e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f20:	2300      	movs	r3, #0
 8001f22:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(S_FRENO_GPIO_Port, &GPIO_InitStruct);
 8001f24:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001f28:	4619      	mov	r1, r3
 8001f2a:	4860      	ldr	r0, [pc, #384]	@ (80020ac <HAL_ADC_MspInit+0x274>)
 8001f2c:	f006 fa1c 	bl	8008368 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Stream0;
 8001f30:	4b5f      	ldr	r3, [pc, #380]	@ (80020b0 <HAL_ADC_MspInit+0x278>)
 8001f32:	4a60      	ldr	r2, [pc, #384]	@ (80020b4 <HAL_ADC_MspInit+0x27c>)
 8001f34:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8001f36:	4b5e      	ldr	r3, [pc, #376]	@ (80020b0 <HAL_ADC_MspInit+0x278>)
 8001f38:	2209      	movs	r2, #9
 8001f3a:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001f3c:	4b5c      	ldr	r3, [pc, #368]	@ (80020b0 <HAL_ADC_MspInit+0x278>)
 8001f3e:	2200      	movs	r2, #0
 8001f40:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001f42:	4b5b      	ldr	r3, [pc, #364]	@ (80020b0 <HAL_ADC_MspInit+0x278>)
 8001f44:	2200      	movs	r2, #0
 8001f46:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001f48:	4b59      	ldr	r3, [pc, #356]	@ (80020b0 <HAL_ADC_MspInit+0x278>)
 8001f4a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001f4e:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001f50:	4b57      	ldr	r3, [pc, #348]	@ (80020b0 <HAL_ADC_MspInit+0x278>)
 8001f52:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001f56:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001f58:	4b55      	ldr	r3, [pc, #340]	@ (80020b0 <HAL_ADC_MspInit+0x278>)
 8001f5a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001f5e:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001f60:	4b53      	ldr	r3, [pc, #332]	@ (80020b0 <HAL_ADC_MspInit+0x278>)
 8001f62:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001f66:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001f68:	4b51      	ldr	r3, [pc, #324]	@ (80020b0 <HAL_ADC_MspInit+0x278>)
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001f6e:	4b50      	ldr	r3, [pc, #320]	@ (80020b0 <HAL_ADC_MspInit+0x278>)
 8001f70:	2200      	movs	r2, #0
 8001f72:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001f74:	484e      	ldr	r0, [pc, #312]	@ (80020b0 <HAL_ADC_MspInit+0x278>)
 8001f76:	f002 ff61 	bl	8004e3c <HAL_DMA_Init>
 8001f7a:	4603      	mov	r3, r0
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d001      	beq.n	8001f84 <HAL_ADC_MspInit+0x14c>
    {
      Error_Handler();
 8001f80:	f7ff ff3a 	bl	8001df8 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	4a4a      	ldr	r2, [pc, #296]	@ (80020b0 <HAL_ADC_MspInit+0x278>)
 8001f88:	659a      	str	r2, [r3, #88]	@ 0x58
 8001f8a:	4a49      	ldr	r2, [pc, #292]	@ (80020b0 <HAL_ADC_MspInit+0x278>)
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	6393      	str	r3, [r2, #56]	@ 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8001f90:	2200      	movs	r2, #0
 8001f92:	2100      	movs	r1, #0
 8001f94:	2012      	movs	r0, #18
 8001f96:	f002 ff1c 	bl	8004dd2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001f9a:	2012      	movs	r0, #18
 8001f9c:	f002 ff33 	bl	8004e06 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8001fa0:	e076      	b.n	8002090 <HAL_ADC_MspInit+0x258>
  else if(hadc->Instance==ADC2)
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	4a44      	ldr	r2, [pc, #272]	@ (80020b8 <HAL_ADC_MspInit+0x280>)
 8001fa8:	4293      	cmp	r3, r2
 8001faa:	d171      	bne.n	8002090 <HAL_ADC_MspInit+0x258>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001fac:	4b3b      	ldr	r3, [pc, #236]	@ (800209c <HAL_ADC_MspInit+0x264>)
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	3301      	adds	r3, #1
 8001fb2:	4a3a      	ldr	r2, [pc, #232]	@ (800209c <HAL_ADC_MspInit+0x264>)
 8001fb4:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001fb6:	4b39      	ldr	r3, [pc, #228]	@ (800209c <HAL_ADC_MspInit+0x264>)
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	2b01      	cmp	r3, #1
 8001fbc:	d10e      	bne.n	8001fdc <HAL_ADC_MspInit+0x1a4>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001fbe:	4b38      	ldr	r3, [pc, #224]	@ (80020a0 <HAL_ADC_MspInit+0x268>)
 8001fc0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001fc4:	4a36      	ldr	r2, [pc, #216]	@ (80020a0 <HAL_ADC_MspInit+0x268>)
 8001fc6:	f043 0320 	orr.w	r3, r3, #32
 8001fca:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8001fce:	4b34      	ldr	r3, [pc, #208]	@ (80020a0 <HAL_ADC_MspInit+0x268>)
 8001fd0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001fd4:	f003 0320 	and.w	r3, r3, #32
 8001fd8:	61bb      	str	r3, [r7, #24]
 8001fda:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001fdc:	4b30      	ldr	r3, [pc, #192]	@ (80020a0 <HAL_ADC_MspInit+0x268>)
 8001fde:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001fe2:	4a2f      	ldr	r2, [pc, #188]	@ (80020a0 <HAL_ADC_MspInit+0x268>)
 8001fe4:	f043 0304 	orr.w	r3, r3, #4
 8001fe8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001fec:	4b2c      	ldr	r3, [pc, #176]	@ (80020a0 <HAL_ADC_MspInit+0x268>)
 8001fee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001ff2:	f003 0304 	and.w	r3, r3, #4
 8001ff6:	617b      	str	r3, [r7, #20]
 8001ff8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ffa:	4b29      	ldr	r3, [pc, #164]	@ (80020a0 <HAL_ADC_MspInit+0x268>)
 8001ffc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002000:	4a27      	ldr	r2, [pc, #156]	@ (80020a0 <HAL_ADC_MspInit+0x268>)
 8002002:	f043 0302 	orr.w	r3, r3, #2
 8002006:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800200a:	4b25      	ldr	r3, [pc, #148]	@ (80020a0 <HAL_ADC_MspInit+0x268>)
 800200c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002010:	f003 0302 	and.w	r3, r3, #2
 8002014:	613b      	str	r3, [r7, #16]
 8002016:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002018:	4b21      	ldr	r3, [pc, #132]	@ (80020a0 <HAL_ADC_MspInit+0x268>)
 800201a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800201e:	4a20      	ldr	r2, [pc, #128]	@ (80020a0 <HAL_ADC_MspInit+0x268>)
 8002020:	f043 0320 	orr.w	r3, r3, #32
 8002024:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002028:	4b1d      	ldr	r3, [pc, #116]	@ (80020a0 <HAL_ADC_MspInit+0x268>)
 800202a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800202e:	f003 0320 	and.w	r3, r3, #32
 8002032:	60fb      	str	r3, [r7, #12]
 8002034:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SUSPENSION_RL_Pin;
 8002036:	2320      	movs	r3, #32
 8002038:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800203a:	2303      	movs	r3, #3
 800203c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800203e:	2300      	movs	r3, #0
 8002040:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(SUSPENSION_RL_GPIO_Port, &GPIO_InitStruct);
 8002042:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002046:	4619      	mov	r1, r3
 8002048:	4816      	ldr	r0, [pc, #88]	@ (80020a4 <HAL_ADC_MspInit+0x26c>)
 800204a:	f006 f98d 	bl	8008368 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SUSPENSION_RR_Pin;
 800204e:	2301      	movs	r3, #1
 8002050:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002052:	2303      	movs	r3, #3
 8002054:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002056:	2300      	movs	r3, #0
 8002058:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(SUSPENSION_RR_GPIO_Port, &GPIO_InitStruct);
 800205a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800205e:	4619      	mov	r1, r3
 8002060:	4811      	ldr	r0, [pc, #68]	@ (80020a8 <HAL_ADC_MspInit+0x270>)
 8002062:	f006 f981 	bl	8008368 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SUSPENSION_FL_Pin|SUSPENSION_FR_Pin;
 8002066:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 800206a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800206c:	2303      	movs	r3, #3
 800206e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002070:	2300      	movs	r3, #0
 8002072:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002074:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002078:	4619      	mov	r1, r3
 800207a:	480c      	ldr	r0, [pc, #48]	@ (80020ac <HAL_ADC_MspInit+0x274>)
 800207c:	f006 f974 	bl	8008368 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8002080:	2200      	movs	r2, #0
 8002082:	2100      	movs	r1, #0
 8002084:	2012      	movs	r0, #18
 8002086:	f002 fea4 	bl	8004dd2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 800208a:	2012      	movs	r0, #18
 800208c:	f002 febb 	bl	8004e06 <HAL_NVIC_EnableIRQ>
}
 8002090:	bf00      	nop
 8002092:	3740      	adds	r7, #64	@ 0x40
 8002094:	46bd      	mov	sp, r7
 8002096:	bd80      	pop	{r7, pc}
 8002098:	40022000 	.word	0x40022000
 800209c:	2400088c 	.word	0x2400088c
 80020a0:	58024400 	.word	0x58024400
 80020a4:	58020800 	.word	0x58020800
 80020a8:	58020400 	.word	0x58020400
 80020ac:	58021400 	.word	0x58021400
 80020b0:	24000174 	.word	0x24000174
 80020b4:	40020010 	.word	0x40020010
 80020b8:	40022100 	.word	0x40022100

080020bc <HAL_FDCAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hfdcan: FDCAN handle pointer
* @retval None
*/
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	b0bc      	sub	sp, #240	@ 0xf0
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020c4:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80020c8:	2200      	movs	r2, #0
 80020ca:	601a      	str	r2, [r3, #0]
 80020cc:	605a      	str	r2, [r3, #4]
 80020ce:	609a      	str	r2, [r3, #8]
 80020d0:	60da      	str	r2, [r3, #12]
 80020d2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80020d4:	f107 0320 	add.w	r3, r7, #32
 80020d8:	22b8      	movs	r2, #184	@ 0xb8
 80020da:	2100      	movs	r1, #0
 80020dc:	4618      	mov	r0, r3
 80020de:	f00e ffeb 	bl	80110b8 <memset>
  if(hfdcan->Instance==FDCAN1)
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	4a8d      	ldr	r2, [pc, #564]	@ (800231c <HAL_FDCAN_MspInit+0x260>)
 80020e8:	4293      	cmp	r3, r2
 80020ea:	d157      	bne.n	800219c <HAL_FDCAN_MspInit+0xe0>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 80020ec:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80020f0:	f04f 0300 	mov.w	r3, #0
 80020f4:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_HSE;
 80020f8:	2300      	movs	r3, #0
 80020fa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80020fe:	f107 0320 	add.w	r3, r7, #32
 8002102:	4618      	mov	r0, r3
 8002104:	f007 faaa 	bl	800965c <HAL_RCCEx_PeriphCLKConfig>
 8002108:	4603      	mov	r3, r0
 800210a:	2b00      	cmp	r3, #0
 800210c:	d001      	beq.n	8002112 <HAL_FDCAN_MspInit+0x56>
    {
      Error_Handler();
 800210e:	f7ff fe73 	bl	8001df8 <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_FDCAN_CLK_ENABLED++;
 8002112:	4b83      	ldr	r3, [pc, #524]	@ (8002320 <HAL_FDCAN_MspInit+0x264>)
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	3301      	adds	r3, #1
 8002118:	4a81      	ldr	r2, [pc, #516]	@ (8002320 <HAL_FDCAN_MspInit+0x264>)
 800211a:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 800211c:	4b80      	ldr	r3, [pc, #512]	@ (8002320 <HAL_FDCAN_MspInit+0x264>)
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	2b01      	cmp	r3, #1
 8002122:	d10e      	bne.n	8002142 <HAL_FDCAN_MspInit+0x86>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 8002124:	4b7f      	ldr	r3, [pc, #508]	@ (8002324 <HAL_FDCAN_MspInit+0x268>)
 8002126:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 800212a:	4a7e      	ldr	r2, [pc, #504]	@ (8002324 <HAL_FDCAN_MspInit+0x268>)
 800212c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002130:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 8002134:	4b7b      	ldr	r3, [pc, #492]	@ (8002324 <HAL_FDCAN_MspInit+0x268>)
 8002136:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 800213a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800213e:	61fb      	str	r3, [r7, #28]
 8002140:	69fb      	ldr	r3, [r7, #28]
    }

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002142:	4b78      	ldr	r3, [pc, #480]	@ (8002324 <HAL_FDCAN_MspInit+0x268>)
 8002144:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002148:	4a76      	ldr	r2, [pc, #472]	@ (8002324 <HAL_FDCAN_MspInit+0x268>)
 800214a:	f043 0308 	orr.w	r3, r3, #8
 800214e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002152:	4b74      	ldr	r3, [pc, #464]	@ (8002324 <HAL_FDCAN_MspInit+0x268>)
 8002154:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002158:	f003 0308 	and.w	r3, r3, #8
 800215c:	61bb      	str	r3, [r7, #24]
 800215e:	69bb      	ldr	r3, [r7, #24]
    /**FDCAN1 GPIO Configuration
    PD0     ------> FDCAN1_RX
    PD1     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002160:	2303      	movs	r3, #3
 8002162:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002166:	2302      	movs	r3, #2
 8002168:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800216c:	2300      	movs	r3, #0
 800216e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002172:	2300      	movs	r3, #0
 8002174:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8002178:	2309      	movs	r3, #9
 800217a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800217e:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8002182:	4619      	mov	r1, r3
 8002184:	4868      	ldr	r0, [pc, #416]	@ (8002328 <HAL_FDCAN_MspInit+0x26c>)
 8002186:	f006 f8ef 	bl	8008368 <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 1, 0);
 800218a:	2200      	movs	r2, #0
 800218c:	2101      	movs	r1, #1
 800218e:	2013      	movs	r0, #19
 8002190:	f002 fe1f 	bl	8004dd2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 8002194:	2013      	movs	r0, #19
 8002196:	f002 fe36 	bl	8004e06 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN FDCAN3_MspInit 1 */

  /* USER CODE END FDCAN3_MspInit 1 */
  }

}
 800219a:	e0ba      	b.n	8002312 <HAL_FDCAN_MspInit+0x256>
  else if(hfdcan->Instance==FDCAN2)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	4a62      	ldr	r2, [pc, #392]	@ (800232c <HAL_FDCAN_MspInit+0x270>)
 80021a2:	4293      	cmp	r3, r2
 80021a4:	d158      	bne.n	8002258 <HAL_FDCAN_MspInit+0x19c>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 80021a6:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80021aa:	f04f 0300 	mov.w	r3, #0
 80021ae:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_HSE;
 80021b2:	2300      	movs	r3, #0
 80021b4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80021b8:	f107 0320 	add.w	r3, r7, #32
 80021bc:	4618      	mov	r0, r3
 80021be:	f007 fa4d 	bl	800965c <HAL_RCCEx_PeriphCLKConfig>
 80021c2:	4603      	mov	r3, r0
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d001      	beq.n	80021cc <HAL_FDCAN_MspInit+0x110>
      Error_Handler();
 80021c8:	f7ff fe16 	bl	8001df8 <Error_Handler>
    HAL_RCC_FDCAN_CLK_ENABLED++;
 80021cc:	4b54      	ldr	r3, [pc, #336]	@ (8002320 <HAL_FDCAN_MspInit+0x264>)
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	3301      	adds	r3, #1
 80021d2:	4a53      	ldr	r2, [pc, #332]	@ (8002320 <HAL_FDCAN_MspInit+0x264>)
 80021d4:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 80021d6:	4b52      	ldr	r3, [pc, #328]	@ (8002320 <HAL_FDCAN_MspInit+0x264>)
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	2b01      	cmp	r3, #1
 80021dc:	d10e      	bne.n	80021fc <HAL_FDCAN_MspInit+0x140>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 80021de:	4b51      	ldr	r3, [pc, #324]	@ (8002324 <HAL_FDCAN_MspInit+0x268>)
 80021e0:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80021e4:	4a4f      	ldr	r2, [pc, #316]	@ (8002324 <HAL_FDCAN_MspInit+0x268>)
 80021e6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80021ea:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 80021ee:	4b4d      	ldr	r3, [pc, #308]	@ (8002324 <HAL_FDCAN_MspInit+0x268>)
 80021f0:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80021f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80021f8:	617b      	str	r3, [r7, #20]
 80021fa:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021fc:	4b49      	ldr	r3, [pc, #292]	@ (8002324 <HAL_FDCAN_MspInit+0x268>)
 80021fe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002202:	4a48      	ldr	r2, [pc, #288]	@ (8002324 <HAL_FDCAN_MspInit+0x268>)
 8002204:	f043 0302 	orr.w	r3, r3, #2
 8002208:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800220c:	4b45      	ldr	r3, [pc, #276]	@ (8002324 <HAL_FDCAN_MspInit+0x268>)
 800220e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002212:	f003 0302 	and.w	r3, r3, #2
 8002216:	613b      	str	r3, [r7, #16]
 8002218:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 800221a:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 800221e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002222:	2302      	movs	r3, #2
 8002224:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002228:	2300      	movs	r3, #0
 800222a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800222e:	2300      	movs	r3, #0
 8002230:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 8002234:	2309      	movs	r3, #9
 8002236:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800223a:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800223e:	4619      	mov	r1, r3
 8002240:	483b      	ldr	r0, [pc, #236]	@ (8002330 <HAL_FDCAN_MspInit+0x274>)
 8002242:	f006 f891 	bl	8008368 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(FDCAN2_IT0_IRQn, 2, 0);
 8002246:	2200      	movs	r2, #0
 8002248:	2102      	movs	r1, #2
 800224a:	2014      	movs	r0, #20
 800224c:	f002 fdc1 	bl	8004dd2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN2_IT0_IRQn);
 8002250:	2014      	movs	r0, #20
 8002252:	f002 fdd8 	bl	8004e06 <HAL_NVIC_EnableIRQ>
}
 8002256:	e05c      	b.n	8002312 <HAL_FDCAN_MspInit+0x256>
  else if(hfdcan->Instance==FDCAN3)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	4a35      	ldr	r2, [pc, #212]	@ (8002334 <HAL_FDCAN_MspInit+0x278>)
 800225e:	4293      	cmp	r3, r2
 8002260:	d157      	bne.n	8002312 <HAL_FDCAN_MspInit+0x256>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8002262:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002266:	f04f 0300 	mov.w	r3, #0
 800226a:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_HSE;
 800226e:	2300      	movs	r3, #0
 8002270:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002274:	f107 0320 	add.w	r3, r7, #32
 8002278:	4618      	mov	r0, r3
 800227a:	f007 f9ef 	bl	800965c <HAL_RCCEx_PeriphCLKConfig>
 800227e:	4603      	mov	r3, r0
 8002280:	2b00      	cmp	r3, #0
 8002282:	d001      	beq.n	8002288 <HAL_FDCAN_MspInit+0x1cc>
      Error_Handler();
 8002284:	f7ff fdb8 	bl	8001df8 <Error_Handler>
    HAL_RCC_FDCAN_CLK_ENABLED++;
 8002288:	4b25      	ldr	r3, [pc, #148]	@ (8002320 <HAL_FDCAN_MspInit+0x264>)
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	3301      	adds	r3, #1
 800228e:	4a24      	ldr	r2, [pc, #144]	@ (8002320 <HAL_FDCAN_MspInit+0x264>)
 8002290:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 8002292:	4b23      	ldr	r3, [pc, #140]	@ (8002320 <HAL_FDCAN_MspInit+0x264>)
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	2b01      	cmp	r3, #1
 8002298:	d10e      	bne.n	80022b8 <HAL_FDCAN_MspInit+0x1fc>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 800229a:	4b22      	ldr	r3, [pc, #136]	@ (8002324 <HAL_FDCAN_MspInit+0x268>)
 800229c:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80022a0:	4a20      	ldr	r2, [pc, #128]	@ (8002324 <HAL_FDCAN_MspInit+0x268>)
 80022a2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80022a6:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 80022aa:	4b1e      	ldr	r3, [pc, #120]	@ (8002324 <HAL_FDCAN_MspInit+0x268>)
 80022ac:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80022b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80022b4:	60fb      	str	r3, [r7, #12]
 80022b6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80022b8:	4b1a      	ldr	r3, [pc, #104]	@ (8002324 <HAL_FDCAN_MspInit+0x268>)
 80022ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80022be:	4a19      	ldr	r2, [pc, #100]	@ (8002324 <HAL_FDCAN_MspInit+0x268>)
 80022c0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80022c4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80022c8:	4b16      	ldr	r3, [pc, #88]	@ (8002324 <HAL_FDCAN_MspInit+0x268>)
 80022ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80022ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80022d2:	60bb      	str	r3, [r7, #8]
 80022d4:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80022d6:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80022da:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022de:	2302      	movs	r3, #2
 80022e0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022e4:	2300      	movs	r3, #0
 80022e6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022ea:	2300      	movs	r3, #0
 80022ec:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF2_FDCAN3;
 80022f0:	2302      	movs	r3, #2
 80022f2:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80022f6:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80022fa:	4619      	mov	r1, r3
 80022fc:	480e      	ldr	r0, [pc, #56]	@ (8002338 <HAL_FDCAN_MspInit+0x27c>)
 80022fe:	f006 f833 	bl	8008368 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(FDCAN3_IT0_IRQn, 0, 0);
 8002302:	2200      	movs	r2, #0
 8002304:	2100      	movs	r1, #0
 8002306:	209f      	movs	r0, #159	@ 0x9f
 8002308:	f002 fd63 	bl	8004dd2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN3_IT0_IRQn);
 800230c:	209f      	movs	r0, #159	@ 0x9f
 800230e:	f002 fd7a 	bl	8004e06 <HAL_NVIC_EnableIRQ>
}
 8002312:	bf00      	nop
 8002314:	37f0      	adds	r7, #240	@ 0xf0
 8002316:	46bd      	mov	sp, r7
 8002318:	bd80      	pop	{r7, pc}
 800231a:	bf00      	nop
 800231c:	4000a000 	.word	0x4000a000
 8002320:	24000890 	.word	0x24000890
 8002324:	58024400 	.word	0x58024400
 8002328:	58020c00 	.word	0x58020c00
 800232c:	4000a400 	.word	0x4000a400
 8002330:	58020400 	.word	0x58020400
 8002334:	4000d400 	.word	0x4000d400
 8002338:	58021800 	.word	0x58021800

0800233c <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 800233c:	b580      	push	{r7, lr}
 800233e:	b08c      	sub	sp, #48	@ 0x30
 8002340:	af00      	add	r7, sp, #0
 8002342:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002344:	f107 031c 	add.w	r3, r7, #28
 8002348:	2200      	movs	r2, #0
 800234a:	601a      	str	r2, [r3, #0]
 800234c:	605a      	str	r2, [r3, #4]
 800234e:	609a      	str	r2, [r3, #8]
 8002350:	60da      	str	r2, [r3, #12]
 8002352:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDMMC1)
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	4a3e      	ldr	r2, [pc, #248]	@ (8002454 <HAL_SD_MspInit+0x118>)
 800235a:	4293      	cmp	r3, r2
 800235c:	d175      	bne.n	800244a <HAL_SD_MspInit+0x10e>
  {
  /* USER CODE BEGIN SDMMC1_MspInit 0 */

  /* USER CODE END SDMMC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 800235e:	4b3e      	ldr	r3, [pc, #248]	@ (8002458 <HAL_SD_MspInit+0x11c>)
 8002360:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8002364:	4a3c      	ldr	r2, [pc, #240]	@ (8002458 <HAL_SD_MspInit+0x11c>)
 8002366:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800236a:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 800236e:	4b3a      	ldr	r3, [pc, #232]	@ (8002458 <HAL_SD_MspInit+0x11c>)
 8002370:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8002374:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002378:	61bb      	str	r3, [r7, #24]
 800237a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800237c:	4b36      	ldr	r3, [pc, #216]	@ (8002458 <HAL_SD_MspInit+0x11c>)
 800237e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002382:	4a35      	ldr	r2, [pc, #212]	@ (8002458 <HAL_SD_MspInit+0x11c>)
 8002384:	f043 0304 	orr.w	r3, r3, #4
 8002388:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800238c:	4b32      	ldr	r3, [pc, #200]	@ (8002458 <HAL_SD_MspInit+0x11c>)
 800238e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002392:	f003 0304 	and.w	r3, r3, #4
 8002396:	617b      	str	r3, [r7, #20]
 8002398:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800239a:	4b2f      	ldr	r3, [pc, #188]	@ (8002458 <HAL_SD_MspInit+0x11c>)
 800239c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80023a0:	4a2d      	ldr	r2, [pc, #180]	@ (8002458 <HAL_SD_MspInit+0x11c>)
 80023a2:	f043 0308 	orr.w	r3, r3, #8
 80023a6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80023aa:	4b2b      	ldr	r3, [pc, #172]	@ (8002458 <HAL_SD_MspInit+0x11c>)
 80023ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80023b0:	f003 0308 	and.w	r3, r3, #8
 80023b4:	613b      	str	r3, [r7, #16]
 80023b6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80023b8:	4b27      	ldr	r3, [pc, #156]	@ (8002458 <HAL_SD_MspInit+0x11c>)
 80023ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80023be:	4a26      	ldr	r2, [pc, #152]	@ (8002458 <HAL_SD_MspInit+0x11c>)
 80023c0:	f043 0302 	orr.w	r3, r3, #2
 80023c4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80023c8:	4b23      	ldr	r3, [pc, #140]	@ (8002458 <HAL_SD_MspInit+0x11c>)
 80023ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80023ce:	f003 0302 	and.w	r3, r3, #2
 80023d2:	60fb      	str	r3, [r7, #12]
 80023d4:	68fb      	ldr	r3, [r7, #12]
    PC11     ------> SDMMC1_D3
    PC12     ------> SDMMC1_CK
    PD2     ------> SDMMC1_CMD
    PB8     ------> SDMMC1_CKIN
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 80023d6:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 80023da:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023dc:	2302      	movs	r3, #2
 80023de:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023e0:	2300      	movs	r3, #0
 80023e2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023e4:	2303      	movs	r3, #3
 80023e6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 80023e8:	230c      	movs	r3, #12
 80023ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80023ec:	f107 031c 	add.w	r3, r7, #28
 80023f0:	4619      	mov	r1, r3
 80023f2:	481a      	ldr	r0, [pc, #104]	@ (800245c <HAL_SD_MspInit+0x120>)
 80023f4:	f005 ffb8 	bl	8008368 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80023f8:	2304      	movs	r3, #4
 80023fa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023fc:	2302      	movs	r3, #2
 80023fe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002400:	2300      	movs	r3, #0
 8002402:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002404:	2303      	movs	r3, #3
 8002406:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8002408:	230c      	movs	r3, #12
 800240a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800240c:	f107 031c 	add.w	r3, r7, #28
 8002410:	4619      	mov	r1, r3
 8002412:	4813      	ldr	r0, [pc, #76]	@ (8002460 <HAL_SD_MspInit+0x124>)
 8002414:	f005 ffa8 	bl	8008368 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002418:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800241c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800241e:	2302      	movs	r3, #2
 8002420:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002422:	2300      	movs	r3, #0
 8002424:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002426:	2303      	movs	r3, #3
 8002428:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_SDMMC1;
 800242a:	2307      	movs	r3, #7
 800242c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800242e:	f107 031c 	add.w	r3, r7, #28
 8002432:	4619      	mov	r1, r3
 8002434:	480b      	ldr	r0, [pc, #44]	@ (8002464 <HAL_SD_MspInit+0x128>)
 8002436:	f005 ff97 	bl	8008368 <HAL_GPIO_Init>

    /* SDMMC1 interrupt Init */
    HAL_NVIC_SetPriority(SDMMC1_IRQn, 0, 0);
 800243a:	2200      	movs	r2, #0
 800243c:	2100      	movs	r1, #0
 800243e:	2031      	movs	r0, #49	@ 0x31
 8002440:	f002 fcc7 	bl	8004dd2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDMMC1_IRQn);
 8002444:	2031      	movs	r0, #49	@ 0x31
 8002446:	f002 fcde 	bl	8004e06 <HAL_NVIC_EnableIRQ>

  /* USER CODE END SDMMC1_MspInit 1 */

  }

}
 800244a:	bf00      	nop
 800244c:	3730      	adds	r7, #48	@ 0x30
 800244e:	46bd      	mov	sp, r7
 8002450:	bd80      	pop	{r7, pc}
 8002452:	bf00      	nop
 8002454:	52007000 	.word	0x52007000
 8002458:	58024400 	.word	0x58024400
 800245c:	58020800 	.word	0x58020800
 8002460:	58020c00 	.word	0x58020c00
 8002464:	58020400 	.word	0x58020400

08002468 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	b084      	sub	sp, #16
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	4a19      	ldr	r2, [pc, #100]	@ (80024dc <HAL_TIM_Base_MspInit+0x74>)
 8002476:	4293      	cmp	r3, r2
 8002478:	d10f      	bne.n	800249a <HAL_TIM_Base_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800247a:	4b19      	ldr	r3, [pc, #100]	@ (80024e0 <HAL_TIM_Base_MspInit+0x78>)
 800247c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002480:	4a17      	ldr	r2, [pc, #92]	@ (80024e0 <HAL_TIM_Base_MspInit+0x78>)
 8002482:	f043 0301 	orr.w	r3, r3, #1
 8002486:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800248a:	4b15      	ldr	r3, [pc, #84]	@ (80024e0 <HAL_TIM_Base_MspInit+0x78>)
 800248c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002490:	f003 0301 	and.w	r3, r3, #1
 8002494:	60fb      	str	r3, [r7, #12]
 8002496:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 8002498:	e01b      	b.n	80024d2 <HAL_TIM_Base_MspInit+0x6a>
  else if(htim_base->Instance==TIM16)
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	4a11      	ldr	r2, [pc, #68]	@ (80024e4 <HAL_TIM_Base_MspInit+0x7c>)
 80024a0:	4293      	cmp	r3, r2
 80024a2:	d116      	bne.n	80024d2 <HAL_TIM_Base_MspInit+0x6a>
    __HAL_RCC_TIM16_CLK_ENABLE();
 80024a4:	4b0e      	ldr	r3, [pc, #56]	@ (80024e0 <HAL_TIM_Base_MspInit+0x78>)
 80024a6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80024aa:	4a0d      	ldr	r2, [pc, #52]	@ (80024e0 <HAL_TIM_Base_MspInit+0x78>)
 80024ac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80024b0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80024b4:	4b0a      	ldr	r3, [pc, #40]	@ (80024e0 <HAL_TIM_Base_MspInit+0x78>)
 80024b6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80024ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024be:	60bb      	str	r3, [r7, #8]
 80024c0:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
 80024c2:	2200      	movs	r2, #0
 80024c4:	2100      	movs	r1, #0
 80024c6:	2075      	movs	r0, #117	@ 0x75
 80024c8:	f002 fc83 	bl	8004dd2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM16_IRQn);
 80024cc:	2075      	movs	r0, #117	@ 0x75
 80024ce:	f002 fc9a 	bl	8004e06 <HAL_NVIC_EnableIRQ>
}
 80024d2:	bf00      	nop
 80024d4:	3710      	adds	r7, #16
 80024d6:	46bd      	mov	sp, r7
 80024d8:	bd80      	pop	{r7, pc}
 80024da:	bf00      	nop
 80024dc:	40010000 	.word	0x40010000
 80024e0:	58024400 	.word	0x58024400
 80024e4:	40014400 	.word	0x40014400

080024e8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80024e8:	b580      	push	{r7, lr}
 80024ea:	b088      	sub	sp, #32
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024f0:	f107 030c 	add.w	r3, r7, #12
 80024f4:	2200      	movs	r2, #0
 80024f6:	601a      	str	r2, [r3, #0]
 80024f8:	605a      	str	r2, [r3, #4]
 80024fa:	609a      	str	r2, [r3, #8]
 80024fc:	60da      	str	r2, [r3, #12]
 80024fe:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	4a13      	ldr	r2, [pc, #76]	@ (8002554 <HAL_TIM_MspPostInit+0x6c>)
 8002506:	4293      	cmp	r3, r2
 8002508:	d11f      	bne.n	800254a <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800250a:	4b13      	ldr	r3, [pc, #76]	@ (8002558 <HAL_TIM_MspPostInit+0x70>)
 800250c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002510:	4a11      	ldr	r2, [pc, #68]	@ (8002558 <HAL_TIM_MspPostInit+0x70>)
 8002512:	f043 0310 	orr.w	r3, r3, #16
 8002516:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800251a:	4b0f      	ldr	r3, [pc, #60]	@ (8002558 <HAL_TIM_MspPostInit+0x70>)
 800251c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002520:	f003 0310 	and.w	r3, r3, #16
 8002524:	60bb      	str	r3, [r7, #8]
 8002526:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = PWM_FAN1_Pin|PWM_FAN2_Pin;
 8002528:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 800252c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800252e:	2302      	movs	r3, #2
 8002530:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002532:	2300      	movs	r3, #0
 8002534:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002536:	2300      	movs	r3, #0
 8002538:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800253a:	2301      	movs	r3, #1
 800253c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800253e:	f107 030c 	add.w	r3, r7, #12
 8002542:	4619      	mov	r1, r3
 8002544:	4805      	ldr	r0, [pc, #20]	@ (800255c <HAL_TIM_MspPostInit+0x74>)
 8002546:	f005 ff0f 	bl	8008368 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800254a:	bf00      	nop
 800254c:	3720      	adds	r7, #32
 800254e:	46bd      	mov	sp, r7
 8002550:	bd80      	pop	{r7, pc}
 8002552:	bf00      	nop
 8002554:	40010000 	.word	0x40010000
 8002558:	58024400 	.word	0x58024400
 800255c:	58021000 	.word	0x58021000

08002560 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	b0ba      	sub	sp, #232	@ 0xe8
 8002564:	af00      	add	r7, sp, #0
 8002566:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002568:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800256c:	2200      	movs	r2, #0
 800256e:	601a      	str	r2, [r3, #0]
 8002570:	605a      	str	r2, [r3, #4]
 8002572:	609a      	str	r2, [r3, #8]
 8002574:	60da      	str	r2, [r3, #12]
 8002576:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002578:	f107 0318 	add.w	r3, r7, #24
 800257c:	22b8      	movs	r2, #184	@ 0xb8
 800257e:	2100      	movs	r1, #0
 8002580:	4618      	mov	r0, r3
 8002582:	f00e fd99 	bl	80110b8 <memset>
  if(huart->Instance==USART1)
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	4a4d      	ldr	r2, [pc, #308]	@ (80026c0 <HAL_UART_MspInit+0x160>)
 800258c:	4293      	cmp	r3, r2
 800258e:	d147      	bne.n	8002620 <HAL_UART_MspInit+0xc0>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002590:	f04f 0201 	mov.w	r2, #1
 8002594:	f04f 0300 	mov.w	r3, #0
 8002598:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16910CLKSOURCE_D2PCLK2;
 800259c:	2300      	movs	r3, #0
 800259e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80025a2:	f107 0318 	add.w	r3, r7, #24
 80025a6:	4618      	mov	r0, r3
 80025a8:	f007 f858 	bl	800965c <HAL_RCCEx_PeriphCLKConfig>
 80025ac:	4603      	mov	r3, r0
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d001      	beq.n	80025b6 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 80025b2:	f7ff fc21 	bl	8001df8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80025b6:	4b43      	ldr	r3, [pc, #268]	@ (80026c4 <HAL_UART_MspInit+0x164>)
 80025b8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80025bc:	4a41      	ldr	r2, [pc, #260]	@ (80026c4 <HAL_UART_MspInit+0x164>)
 80025be:	f043 0310 	orr.w	r3, r3, #16
 80025c2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80025c6:	4b3f      	ldr	r3, [pc, #252]	@ (80026c4 <HAL_UART_MspInit+0x164>)
 80025c8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80025cc:	f003 0310 	and.w	r3, r3, #16
 80025d0:	617b      	str	r3, [r7, #20]
 80025d2:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80025d4:	4b3b      	ldr	r3, [pc, #236]	@ (80026c4 <HAL_UART_MspInit+0x164>)
 80025d6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80025da:	4a3a      	ldr	r2, [pc, #232]	@ (80026c4 <HAL_UART_MspInit+0x164>)
 80025dc:	f043 0301 	orr.w	r3, r3, #1
 80025e0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80025e4:	4b37      	ldr	r3, [pc, #220]	@ (80026c4 <HAL_UART_MspInit+0x164>)
 80025e6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80025ea:	f003 0301 	and.w	r3, r3, #1
 80025ee:	613b      	str	r3, [r7, #16]
 80025f0:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = USART1_TX_GPS_Pin|USART1_RX_GPS_Pin;
 80025f2:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80025f6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025fa:	2302      	movs	r3, #2
 80025fc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002600:	2300      	movs	r3, #0
 8002602:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002606:	2300      	movs	r3, #0
 8002608:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800260c:	2307      	movs	r3, #7
 800260e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002612:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8002616:	4619      	mov	r1, r3
 8002618:	482b      	ldr	r0, [pc, #172]	@ (80026c8 <HAL_UART_MspInit+0x168>)
 800261a:	f005 fea5 	bl	8008368 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800261e:	e04a      	b.n	80026b6 <HAL_UART_MspInit+0x156>
  else if(huart->Instance==USART2)
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	4a29      	ldr	r2, [pc, #164]	@ (80026cc <HAL_UART_MspInit+0x16c>)
 8002626:	4293      	cmp	r3, r2
 8002628:	d145      	bne.n	80026b6 <HAL_UART_MspInit+0x156>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800262a:	f04f 0202 	mov.w	r2, #2
 800262e:	f04f 0300 	mov.w	r3, #0
 8002632:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8002636:	2300      	movs	r3, #0
 8002638:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800263c:	f107 0318 	add.w	r3, r7, #24
 8002640:	4618      	mov	r0, r3
 8002642:	f007 f80b 	bl	800965c <HAL_RCCEx_PeriphCLKConfig>
 8002646:	4603      	mov	r3, r0
 8002648:	2b00      	cmp	r3, #0
 800264a:	d001      	beq.n	8002650 <HAL_UART_MspInit+0xf0>
      Error_Handler();
 800264c:	f7ff fbd4 	bl	8001df8 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002650:	4b1c      	ldr	r3, [pc, #112]	@ (80026c4 <HAL_UART_MspInit+0x164>)
 8002652:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002656:	4a1b      	ldr	r2, [pc, #108]	@ (80026c4 <HAL_UART_MspInit+0x164>)
 8002658:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800265c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002660:	4b18      	ldr	r3, [pc, #96]	@ (80026c4 <HAL_UART_MspInit+0x164>)
 8002662:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002666:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800266a:	60fb      	str	r3, [r7, #12]
 800266c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800266e:	4b15      	ldr	r3, [pc, #84]	@ (80026c4 <HAL_UART_MspInit+0x164>)
 8002670:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002674:	4a13      	ldr	r2, [pc, #76]	@ (80026c4 <HAL_UART_MspInit+0x164>)
 8002676:	f043 0301 	orr.w	r3, r3, #1
 800267a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800267e:	4b11      	ldr	r3, [pc, #68]	@ (80026c4 <HAL_UART_MspInit+0x164>)
 8002680:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002684:	f003 0301 	and.w	r3, r3, #1
 8002688:	60bb      	str	r3, [r7, #8]
 800268a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800268c:	230c      	movs	r3, #12
 800268e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002692:	2302      	movs	r3, #2
 8002694:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002698:	2300      	movs	r3, #0
 800269a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800269e:	2300      	movs	r3, #0
 80026a0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80026a4:	2307      	movs	r3, #7
 80026a6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026aa:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80026ae:	4619      	mov	r1, r3
 80026b0:	4805      	ldr	r0, [pc, #20]	@ (80026c8 <HAL_UART_MspInit+0x168>)
 80026b2:	f005 fe59 	bl	8008368 <HAL_GPIO_Init>
}
 80026b6:	bf00      	nop
 80026b8:	37e8      	adds	r7, #232	@ 0xe8
 80026ba:	46bd      	mov	sp, r7
 80026bc:	bd80      	pop	{r7, pc}
 80026be:	bf00      	nop
 80026c0:	40011000 	.word	0x40011000
 80026c4:	58024400 	.word	0x58024400
 80026c8:	58020000 	.word	0x58020000
 80026cc:	40004400 	.word	0x40004400

080026d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80026d0:	b480      	push	{r7}
 80026d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80026d4:	bf00      	nop
 80026d6:	e7fd      	b.n	80026d4 <NMI_Handler+0x4>

080026d8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80026d8:	b480      	push	{r7}
 80026da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80026dc:	bf00      	nop
 80026de:	e7fd      	b.n	80026dc <HardFault_Handler+0x4>

080026e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80026e0:	b480      	push	{r7}
 80026e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80026e4:	bf00      	nop
 80026e6:	e7fd      	b.n	80026e4 <MemManage_Handler+0x4>

080026e8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80026e8:	b480      	push	{r7}
 80026ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80026ec:	bf00      	nop
 80026ee:	e7fd      	b.n	80026ec <BusFault_Handler+0x4>

080026f0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80026f0:	b480      	push	{r7}
 80026f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80026f4:	bf00      	nop
 80026f6:	e7fd      	b.n	80026f4 <UsageFault_Handler+0x4>

080026f8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80026f8:	b480      	push	{r7}
 80026fa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80026fc:	bf00      	nop
 80026fe:	46bd      	mov	sp, r7
 8002700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002704:	4770      	bx	lr

08002706 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002706:	b480      	push	{r7}
 8002708:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800270a:	bf00      	nop
 800270c:	46bd      	mov	sp, r7
 800270e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002712:	4770      	bx	lr

08002714 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002714:	b480      	push	{r7}
 8002716:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002718:	bf00      	nop
 800271a:	46bd      	mov	sp, r7
 800271c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002720:	4770      	bx	lr

08002722 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002722:	b580      	push	{r7, lr}
 8002724:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002726:	f000 f997 	bl	8002a58 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800272a:	bf00      	nop
 800272c:	bd80      	pop	{r7, pc}
	...

08002730 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8002730:	b580      	push	{r7, lr}
 8002732:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002734:	4802      	ldr	r0, [pc, #8]	@ (8002740 <DMA1_Stream0_IRQHandler+0x10>)
 8002736:	f003 f943 	bl	80059c0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 800273a:	bf00      	nop
 800273c:	bd80      	pop	{r7, pc}
 800273e:	bf00      	nop
 8002740:	24000174 	.word	0x24000174

08002744 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8002744:	b580      	push	{r7, lr}
 8002746:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002748:	4803      	ldr	r0, [pc, #12]	@ (8002758 <ADC_IRQHandler+0x14>)
 800274a:	f000 ff99 	bl	8003680 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 800274e:	4803      	ldr	r0, [pc, #12]	@ (800275c <ADC_IRQHandler+0x18>)
 8002750:	f000 ff96 	bl	8003680 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8002754:	bf00      	nop
 8002756:	bd80      	pop	{r7, pc}
 8002758:	24000094 	.word	0x24000094
 800275c:	24000104 	.word	0x24000104

08002760 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 8002760:	b580      	push	{r7, lr}
 8002762:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8002764:	4802      	ldr	r0, [pc, #8]	@ (8002770 <FDCAN1_IT0_IRQHandler+0x10>)
 8002766:	f005 f8fd 	bl	8007964 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 800276a:	bf00      	nop
 800276c:	bd80      	pop	{r7, pc}
 800276e:	bf00      	nop
 8002770:	240001ec 	.word	0x240001ec

08002774 <FDCAN2_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN2 interrupt 0.
  */
void FDCAN2_IT0_IRQHandler(void)
{
 8002774:	b580      	push	{r7, lr}
 8002776:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 0 */

  /* USER CODE END FDCAN2_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan2);
 8002778:	4802      	ldr	r0, [pc, #8]	@ (8002784 <FDCAN2_IT0_IRQHandler+0x10>)
 800277a:	f005 f8f3 	bl	8007964 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 1 */

  /* USER CODE END FDCAN2_IT0_IRQn 1 */
}
 800277e:	bf00      	nop
 8002780:	bd80      	pop	{r7, pc}
 8002782:	bf00      	nop
 8002784:	2400028c 	.word	0x2400028c

08002788 <SDMMC1_IRQHandler>:

/**
  * @brief This function handles SDMMC1 global interrupt.
  */
void SDMMC1_IRQHandler(void)
{
 8002788:	b580      	push	{r7, lr}
 800278a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDMMC1_IRQn 0 */

  /* USER CODE END SDMMC1_IRQn 0 */
  HAL_SD_IRQHandler(&hsd1);
 800278c:	4802      	ldr	r0, [pc, #8]	@ (8002798 <SDMMC1_IRQHandler+0x10>)
 800278e:	f009 fdbb 	bl	800c308 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDMMC1_IRQn 1 */

  /* USER CODE END SDMMC1_IRQn 1 */
}
 8002792:	bf00      	nop
 8002794:	bd80      	pop	{r7, pc}
 8002796:	bf00      	nop
 8002798:	240003cc 	.word	0x240003cc

0800279c <TIM16_IRQHandler>:

/**
  * @brief This function handles TIM16 global interrupt.
  */
void TIM16_IRQHandler(void)
{
 800279c:	b580      	push	{r7, lr}
 800279e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM16_IRQn 0 */

  /* USER CODE END TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 80027a0:	4802      	ldr	r0, [pc, #8]	@ (80027ac <TIM16_IRQHandler+0x10>)
 80027a2:	f00b f8e4 	bl	800d96e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM16_IRQn 1 */

  /* USER CODE END TIM16_IRQn 1 */
}
 80027a6:	bf00      	nop
 80027a8:	bd80      	pop	{r7, pc}
 80027aa:	bf00      	nop
 80027ac:	24000494 	.word	0x24000494

080027b0 <FDCAN3_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN3 interrupt 0.
  */
void FDCAN3_IT0_IRQHandler(void)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN3_IT0_IRQn 0 */

  /* USER CODE END FDCAN3_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan3);
 80027b4:	4802      	ldr	r0, [pc, #8]	@ (80027c0 <FDCAN3_IT0_IRQHandler+0x10>)
 80027b6:	f005 f8d5 	bl	8007964 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN3_IT0_IRQn 1 */

  /* USER CODE END FDCAN3_IT0_IRQn 1 */
}
 80027ba:	bf00      	nop
 80027bc:	bd80      	pop	{r7, pc}
 80027be:	bf00      	nop
 80027c0:	2400032c 	.word	0x2400032c

080027c4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80027c4:	b580      	push	{r7, lr}
 80027c6:	b086      	sub	sp, #24
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80027cc:	4a14      	ldr	r2, [pc, #80]	@ (8002820 <_sbrk+0x5c>)
 80027ce:	4b15      	ldr	r3, [pc, #84]	@ (8002824 <_sbrk+0x60>)
 80027d0:	1ad3      	subs	r3, r2, r3
 80027d2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80027d4:	697b      	ldr	r3, [r7, #20]
 80027d6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80027d8:	4b13      	ldr	r3, [pc, #76]	@ (8002828 <_sbrk+0x64>)
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d102      	bne.n	80027e6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80027e0:	4b11      	ldr	r3, [pc, #68]	@ (8002828 <_sbrk+0x64>)
 80027e2:	4a12      	ldr	r2, [pc, #72]	@ (800282c <_sbrk+0x68>)
 80027e4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80027e6:	4b10      	ldr	r3, [pc, #64]	@ (8002828 <_sbrk+0x64>)
 80027e8:	681a      	ldr	r2, [r3, #0]
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	4413      	add	r3, r2
 80027ee:	693a      	ldr	r2, [r7, #16]
 80027f0:	429a      	cmp	r2, r3
 80027f2:	d207      	bcs.n	8002804 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80027f4:	f00e fc68 	bl	80110c8 <__errno>
 80027f8:	4603      	mov	r3, r0
 80027fa:	220c      	movs	r2, #12
 80027fc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80027fe:	f04f 33ff 	mov.w	r3, #4294967295
 8002802:	e009      	b.n	8002818 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002804:	4b08      	ldr	r3, [pc, #32]	@ (8002828 <_sbrk+0x64>)
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800280a:	4b07      	ldr	r3, [pc, #28]	@ (8002828 <_sbrk+0x64>)
 800280c:	681a      	ldr	r2, [r3, #0]
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	4413      	add	r3, r2
 8002812:	4a05      	ldr	r2, [pc, #20]	@ (8002828 <_sbrk+0x64>)
 8002814:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002816:	68fb      	ldr	r3, [r7, #12]
}
 8002818:	4618      	mov	r0, r3
 800281a:	3718      	adds	r7, #24
 800281c:	46bd      	mov	sp, r7
 800281e:	bd80      	pop	{r7, pc}
 8002820:	24050000 	.word	0x24050000
 8002824:	00000400 	.word	0x00000400
 8002828:	24000894 	.word	0x24000894
 800282c:	24000a00 	.word	0x24000a00

08002830 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002830:	b480      	push	{r7}
 8002832:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002834:	4b32      	ldr	r3, [pc, #200]	@ (8002900 <SystemInit+0xd0>)
 8002836:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800283a:	4a31      	ldr	r2, [pc, #196]	@ (8002900 <SystemInit+0xd0>)
 800283c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002840:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8002844:	4b2f      	ldr	r3, [pc, #188]	@ (8002904 <SystemInit+0xd4>)
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	f003 030f 	and.w	r3, r3, #15
 800284c:	2b06      	cmp	r3, #6
 800284e:	d807      	bhi.n	8002860 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002850:	4b2c      	ldr	r3, [pc, #176]	@ (8002904 <SystemInit+0xd4>)
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	f023 030f 	bic.w	r3, r3, #15
 8002858:	4a2a      	ldr	r2, [pc, #168]	@ (8002904 <SystemInit+0xd4>)
 800285a:	f043 0307 	orr.w	r3, r3, #7
 800285e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8002860:	4b29      	ldr	r3, [pc, #164]	@ (8002908 <SystemInit+0xd8>)
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	4a28      	ldr	r2, [pc, #160]	@ (8002908 <SystemInit+0xd8>)
 8002866:	f043 0301 	orr.w	r3, r3, #1
 800286a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800286c:	4b26      	ldr	r3, [pc, #152]	@ (8002908 <SystemInit+0xd8>)
 800286e:	2200      	movs	r2, #0
 8002870:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8002872:	4b25      	ldr	r3, [pc, #148]	@ (8002908 <SystemInit+0xd8>)
 8002874:	681a      	ldr	r2, [r3, #0]
 8002876:	4924      	ldr	r1, [pc, #144]	@ (8002908 <SystemInit+0xd8>)
 8002878:	4b24      	ldr	r3, [pc, #144]	@ (800290c <SystemInit+0xdc>)
 800287a:	4013      	ands	r3, r2
 800287c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800287e:	4b21      	ldr	r3, [pc, #132]	@ (8002904 <SystemInit+0xd4>)
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f003 0308 	and.w	r3, r3, #8
 8002886:	2b00      	cmp	r3, #0
 8002888:	d007      	beq.n	800289a <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800288a:	4b1e      	ldr	r3, [pc, #120]	@ (8002904 <SystemInit+0xd4>)
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	f023 030f 	bic.w	r3, r3, #15
 8002892:	4a1c      	ldr	r2, [pc, #112]	@ (8002904 <SystemInit+0xd4>)
 8002894:	f043 0307 	orr.w	r3, r3, #7
 8002898:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800289a:	4b1b      	ldr	r3, [pc, #108]	@ (8002908 <SystemInit+0xd8>)
 800289c:	2200      	movs	r2, #0
 800289e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80028a0:	4b19      	ldr	r3, [pc, #100]	@ (8002908 <SystemInit+0xd8>)
 80028a2:	2200      	movs	r2, #0
 80028a4:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80028a6:	4b18      	ldr	r3, [pc, #96]	@ (8002908 <SystemInit+0xd8>)
 80028a8:	2200      	movs	r2, #0
 80028aa:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80028ac:	4b16      	ldr	r3, [pc, #88]	@ (8002908 <SystemInit+0xd8>)
 80028ae:	4a18      	ldr	r2, [pc, #96]	@ (8002910 <SystemInit+0xe0>)
 80028b0:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80028b2:	4b15      	ldr	r3, [pc, #84]	@ (8002908 <SystemInit+0xd8>)
 80028b4:	4a17      	ldr	r2, [pc, #92]	@ (8002914 <SystemInit+0xe4>)
 80028b6:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80028b8:	4b13      	ldr	r3, [pc, #76]	@ (8002908 <SystemInit+0xd8>)
 80028ba:	4a17      	ldr	r2, [pc, #92]	@ (8002918 <SystemInit+0xe8>)
 80028bc:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80028be:	4b12      	ldr	r3, [pc, #72]	@ (8002908 <SystemInit+0xd8>)
 80028c0:	2200      	movs	r2, #0
 80028c2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80028c4:	4b10      	ldr	r3, [pc, #64]	@ (8002908 <SystemInit+0xd8>)
 80028c6:	4a14      	ldr	r2, [pc, #80]	@ (8002918 <SystemInit+0xe8>)
 80028c8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80028ca:	4b0f      	ldr	r3, [pc, #60]	@ (8002908 <SystemInit+0xd8>)
 80028cc:	2200      	movs	r2, #0
 80028ce:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80028d0:	4b0d      	ldr	r3, [pc, #52]	@ (8002908 <SystemInit+0xd8>)
 80028d2:	4a11      	ldr	r2, [pc, #68]	@ (8002918 <SystemInit+0xe8>)
 80028d4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80028d6:	4b0c      	ldr	r3, [pc, #48]	@ (8002908 <SystemInit+0xd8>)
 80028d8:	2200      	movs	r2, #0
 80028da:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80028dc:	4b0a      	ldr	r3, [pc, #40]	@ (8002908 <SystemInit+0xd8>)
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	4a09      	ldr	r2, [pc, #36]	@ (8002908 <SystemInit+0xd8>)
 80028e2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80028e6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80028e8:	4b07      	ldr	r3, [pc, #28]	@ (8002908 <SystemInit+0xd8>)
 80028ea:	2200      	movs	r2, #0
 80028ec:	661a      	str	r2, [r3, #96]	@ 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80028ee:	4b0b      	ldr	r3, [pc, #44]	@ (800291c <SystemInit+0xec>)
 80028f0:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80028f4:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80028f6:	bf00      	nop
 80028f8:	46bd      	mov	sp, r7
 80028fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028fe:	4770      	bx	lr
 8002900:	e000ed00 	.word	0xe000ed00
 8002904:	52002000 	.word	0x52002000
 8002908:	58024400 	.word	0x58024400
 800290c:	eaf6ed7f 	.word	0xeaf6ed7f
 8002910:	02020200 	.word	0x02020200
 8002914:	01ff0000 	.word	0x01ff0000
 8002918:	01010280 	.word	0x01010280
 800291c:	52004000 	.word	0x52004000

08002920 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8002920:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002958 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8002924:	f7ff ff84 	bl	8002830 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002928:	480c      	ldr	r0, [pc, #48]	@ (800295c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800292a:	490d      	ldr	r1, [pc, #52]	@ (8002960 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800292c:	4a0d      	ldr	r2, [pc, #52]	@ (8002964 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800292e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002930:	e002      	b.n	8002938 <LoopCopyDataInit>

08002932 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002932:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002934:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002936:	3304      	adds	r3, #4

08002938 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002938:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800293a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800293c:	d3f9      	bcc.n	8002932 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800293e:	4a0a      	ldr	r2, [pc, #40]	@ (8002968 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002940:	4c0a      	ldr	r4, [pc, #40]	@ (800296c <LoopFillZerobss+0x22>)
  movs r3, #0
 8002942:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002944:	e001      	b.n	800294a <LoopFillZerobss>

08002946 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002946:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002948:	3204      	adds	r2, #4

0800294a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800294a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800294c:	d3fb      	bcc.n	8002946 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800294e:	f00e fbc1 	bl	80110d4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002952:	f7fd fecb 	bl	80006ec <main>
  bx  lr
 8002956:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002958:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 800295c:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8002960:	2400006c 	.word	0x2400006c
  ldr r2, =_sidata
 8002964:	08011d54 	.word	0x08011d54
  ldr r2, =_sbss
 8002968:	2400006c 	.word	0x2400006c
  ldr r4, =_ebss
 800296c:	24000a00 	.word	0x24000a00

08002970 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002970:	e7fe      	b.n	8002970 <ADC3_IRQHandler>
	...

08002974 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	b082      	sub	sp, #8
 8002978:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800297a:	2003      	movs	r0, #3
 800297c:	f002 fa1e 	bl	8004dbc <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002980:	f006 fc96 	bl	80092b0 <HAL_RCC_GetSysClockFreq>
 8002984:	4602      	mov	r2, r0
 8002986:	4b15      	ldr	r3, [pc, #84]	@ (80029dc <HAL_Init+0x68>)
 8002988:	699b      	ldr	r3, [r3, #24]
 800298a:	0a1b      	lsrs	r3, r3, #8
 800298c:	f003 030f 	and.w	r3, r3, #15
 8002990:	4913      	ldr	r1, [pc, #76]	@ (80029e0 <HAL_Init+0x6c>)
 8002992:	5ccb      	ldrb	r3, [r1, r3]
 8002994:	f003 031f 	and.w	r3, r3, #31
 8002998:	fa22 f303 	lsr.w	r3, r2, r3
 800299c:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800299e:	4b0f      	ldr	r3, [pc, #60]	@ (80029dc <HAL_Init+0x68>)
 80029a0:	699b      	ldr	r3, [r3, #24]
 80029a2:	f003 030f 	and.w	r3, r3, #15
 80029a6:	4a0e      	ldr	r2, [pc, #56]	@ (80029e0 <HAL_Init+0x6c>)
 80029a8:	5cd3      	ldrb	r3, [r2, r3]
 80029aa:	f003 031f 	and.w	r3, r3, #31
 80029ae:	687a      	ldr	r2, [r7, #4]
 80029b0:	fa22 f303 	lsr.w	r3, r2, r3
 80029b4:	4a0b      	ldr	r2, [pc, #44]	@ (80029e4 <HAL_Init+0x70>)
 80029b6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80029b8:	4a0b      	ldr	r2, [pc, #44]	@ (80029e8 <HAL_Init+0x74>)
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80029be:	200f      	movs	r0, #15
 80029c0:	f000 f814 	bl	80029ec <HAL_InitTick>
 80029c4:	4603      	mov	r3, r0
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d001      	beq.n	80029ce <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80029ca:	2301      	movs	r3, #1
 80029cc:	e002      	b.n	80029d4 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80029ce:	f7ff fa19 	bl	8001e04 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80029d2:	2300      	movs	r3, #0
}
 80029d4:	4618      	mov	r0, r3
 80029d6:	3708      	adds	r7, #8
 80029d8:	46bd      	mov	sp, r7
 80029da:	bd80      	pop	{r7, pc}
 80029dc:	58024400 	.word	0x58024400
 80029e0:	08011cac 	.word	0x08011cac
 80029e4:	24000010 	.word	0x24000010
 80029e8:	2400000c 	.word	0x2400000c

080029ec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	b082      	sub	sp, #8
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80029f4:	4b15      	ldr	r3, [pc, #84]	@ (8002a4c <HAL_InitTick+0x60>)
 80029f6:	781b      	ldrb	r3, [r3, #0]
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d101      	bne.n	8002a00 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80029fc:	2301      	movs	r3, #1
 80029fe:	e021      	b.n	8002a44 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8002a00:	4b13      	ldr	r3, [pc, #76]	@ (8002a50 <HAL_InitTick+0x64>)
 8002a02:	681a      	ldr	r2, [r3, #0]
 8002a04:	4b11      	ldr	r3, [pc, #68]	@ (8002a4c <HAL_InitTick+0x60>)
 8002a06:	781b      	ldrb	r3, [r3, #0]
 8002a08:	4619      	mov	r1, r3
 8002a0a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002a0e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002a12:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a16:	4618      	mov	r0, r3
 8002a18:	f002 fa03 	bl	8004e22 <HAL_SYSTICK_Config>
 8002a1c:	4603      	mov	r3, r0
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d001      	beq.n	8002a26 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8002a22:	2301      	movs	r3, #1
 8002a24:	e00e      	b.n	8002a44 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	2b0f      	cmp	r3, #15
 8002a2a:	d80a      	bhi.n	8002a42 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002a2c:	2200      	movs	r2, #0
 8002a2e:	6879      	ldr	r1, [r7, #4]
 8002a30:	f04f 30ff 	mov.w	r0, #4294967295
 8002a34:	f002 f9cd 	bl	8004dd2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002a38:	4a06      	ldr	r2, [pc, #24]	@ (8002a54 <HAL_InitTick+0x68>)
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002a3e:	2300      	movs	r3, #0
 8002a40:	e000      	b.n	8002a44 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8002a42:	2301      	movs	r3, #1
}
 8002a44:	4618      	mov	r0, r3
 8002a46:	3708      	adds	r7, #8
 8002a48:	46bd      	mov	sp, r7
 8002a4a:	bd80      	pop	{r7, pc}
 8002a4c:	24000018 	.word	0x24000018
 8002a50:	2400000c 	.word	0x2400000c
 8002a54:	24000014 	.word	0x24000014

08002a58 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002a58:	b480      	push	{r7}
 8002a5a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002a5c:	4b06      	ldr	r3, [pc, #24]	@ (8002a78 <HAL_IncTick+0x20>)
 8002a5e:	781b      	ldrb	r3, [r3, #0]
 8002a60:	461a      	mov	r2, r3
 8002a62:	4b06      	ldr	r3, [pc, #24]	@ (8002a7c <HAL_IncTick+0x24>)
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	4413      	add	r3, r2
 8002a68:	4a04      	ldr	r2, [pc, #16]	@ (8002a7c <HAL_IncTick+0x24>)
 8002a6a:	6013      	str	r3, [r2, #0]
}
 8002a6c:	bf00      	nop
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a74:	4770      	bx	lr
 8002a76:	bf00      	nop
 8002a78:	24000018 	.word	0x24000018
 8002a7c:	24000898 	.word	0x24000898

08002a80 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002a80:	b480      	push	{r7}
 8002a82:	af00      	add	r7, sp, #0
  return uwTick;
 8002a84:	4b03      	ldr	r3, [pc, #12]	@ (8002a94 <HAL_GetTick+0x14>)
 8002a86:	681b      	ldr	r3, [r3, #0]
}
 8002a88:	4618      	mov	r0, r3
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a90:	4770      	bx	lr
 8002a92:	bf00      	nop
 8002a94:	24000898 	.word	0x24000898

08002a98 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	b084      	sub	sp, #16
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002aa0:	f7ff ffee 	bl	8002a80 <HAL_GetTick>
 8002aa4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ab0:	d005      	beq.n	8002abe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002ab2:	4b0a      	ldr	r3, [pc, #40]	@ (8002adc <HAL_Delay+0x44>)
 8002ab4:	781b      	ldrb	r3, [r3, #0]
 8002ab6:	461a      	mov	r2, r3
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	4413      	add	r3, r2
 8002abc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002abe:	bf00      	nop
 8002ac0:	f7ff ffde 	bl	8002a80 <HAL_GetTick>
 8002ac4:	4602      	mov	r2, r0
 8002ac6:	68bb      	ldr	r3, [r7, #8]
 8002ac8:	1ad3      	subs	r3, r2, r3
 8002aca:	68fa      	ldr	r2, [r7, #12]
 8002acc:	429a      	cmp	r2, r3
 8002ace:	d8f7      	bhi.n	8002ac0 <HAL_Delay+0x28>
  {
  }
}
 8002ad0:	bf00      	nop
 8002ad2:	bf00      	nop
 8002ad4:	3710      	adds	r7, #16
 8002ad6:	46bd      	mov	sp, r7
 8002ad8:	bd80      	pop	{r7, pc}
 8002ada:	bf00      	nop
 8002adc:	24000018 	.word	0x24000018

08002ae0 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002ae0:	b480      	push	{r7}
 8002ae2:	b083      	sub	sp, #12
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	6078      	str	r0, [r7, #4]
 8002ae8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	689b      	ldr	r3, [r3, #8]
 8002aee:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8002af2:	683b      	ldr	r3, [r7, #0]
 8002af4:	431a      	orrs	r2, r3
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	609a      	str	r2, [r3, #8]
}
 8002afa:	bf00      	nop
 8002afc:	370c      	adds	r7, #12
 8002afe:	46bd      	mov	sp, r7
 8002b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b04:	4770      	bx	lr

08002b06 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002b06:	b480      	push	{r7}
 8002b08:	b083      	sub	sp, #12
 8002b0a:	af00      	add	r7, sp, #0
 8002b0c:	6078      	str	r0, [r7, #4]
 8002b0e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	689b      	ldr	r3, [r3, #8]
 8002b14:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002b18:	683b      	ldr	r3, [r7, #0]
 8002b1a:	431a      	orrs	r2, r3
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	609a      	str	r2, [r3, #8]
}
 8002b20:	bf00      	nop
 8002b22:	370c      	adds	r7, #12
 8002b24:	46bd      	mov	sp, r7
 8002b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b2a:	4770      	bx	lr

08002b2c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002b2c:	b480      	push	{r7}
 8002b2e:	b083      	sub	sp, #12
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	689b      	ldr	r3, [r3, #8]
 8002b38:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002b3c:	4618      	mov	r0, r3
 8002b3e:	370c      	adds	r7, #12
 8002b40:	46bd      	mov	sp, r7
 8002b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b46:	4770      	bx	lr

08002b48 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002b48:	b480      	push	{r7}
 8002b4a:	b087      	sub	sp, #28
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	60f8      	str	r0, [r7, #12]
 8002b50:	60b9      	str	r1, [r7, #8]
 8002b52:	607a      	str	r2, [r7, #4]
 8002b54:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	3360      	adds	r3, #96	@ 0x60
 8002b5a:	461a      	mov	r2, r3
 8002b5c:	68bb      	ldr	r3, [r7, #8]
 8002b5e:	009b      	lsls	r3, r3, #2
 8002b60:	4413      	add	r3, r2
 8002b62:	617b      	str	r3, [r7, #20]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	4a10      	ldr	r2, [pc, #64]	@ (8002ba8 <LL_ADC_SetOffset+0x60>)
 8002b68:	4293      	cmp	r3, r2
 8002b6a:	d10b      	bne.n	8002b84 <LL_ADC_SetOffset+0x3c>
  {
    MODIFY_REG(*preg,
 8002b6c:	697b      	ldr	r3, [r7, #20]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002b76:	683b      	ldr	r3, [r7, #0]
 8002b78:	4313      	orrs	r3, r2
 8002b7a:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002b7e:	697b      	ldr	r3, [r7, #20]
 8002b80:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8002b82:	e00b      	b.n	8002b9c <LL_ADC_SetOffset+0x54>
    MODIFY_REG(*preg,
 8002b84:	697b      	ldr	r3, [r7, #20]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 8002b92:	683b      	ldr	r3, [r7, #0]
 8002b94:	430b      	orrs	r3, r1
 8002b96:	431a      	orrs	r2, r3
 8002b98:	697b      	ldr	r3, [r7, #20]
 8002b9a:	601a      	str	r2, [r3, #0]
}
 8002b9c:	bf00      	nop
 8002b9e:	371c      	adds	r7, #28
 8002ba0:	46bd      	mov	sp, r7
 8002ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba6:	4770      	bx	lr
 8002ba8:	58026000 	.word	0x58026000

08002bac <LL_ADC_GetOffsetChannel>:
  *         (1, 2) For ADC channel read back from ADC register,
  *                comparison with internal channel parameter to be done
  *                using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002bac:	b480      	push	{r7}
 8002bae:	b085      	sub	sp, #20
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	6078      	str	r0, [r7, #4]
 8002bb4:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	3360      	adds	r3, #96	@ 0x60
 8002bba:	461a      	mov	r2, r3
 8002bbc:	683b      	ldr	r3, [r7, #0]
 8002bbe:	009b      	lsls	r3, r3, #2
 8002bc0:	4413      	add	r3, r2
 8002bc2:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8002bcc:	4618      	mov	r0, r3
 8002bce:	3714      	adds	r7, #20
 8002bd0:	46bd      	mov	sp, r7
 8002bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd6:	4770      	bx	lr

08002bd8 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8002bd8:	b480      	push	{r7}
 8002bda:	b085      	sub	sp, #20
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	60f8      	str	r0, [r7, #12]
 8002be0:	60b9      	str	r1, [r7, #8]
 8002be2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	691b      	ldr	r3, [r3, #16]
 8002be8:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 8002bec:	68bb      	ldr	r3, [r7, #8]
 8002bee:	f003 031f 	and.w	r3, r3, #31
 8002bf2:	6879      	ldr	r1, [r7, #4]
 8002bf4:	fa01 f303 	lsl.w	r3, r1, r3
 8002bf8:	431a      	orrs	r2, r3
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	611a      	str	r2, [r3, #16]
}
 8002bfe:	bf00      	nop
 8002c00:	3714      	adds	r7, #20
 8002c02:	46bd      	mov	sp, r7
 8002c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c08:	4770      	bx	lr
	...

08002c0c <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8002c0c:	b480      	push	{r7}
 8002c0e:	b087      	sub	sp, #28
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	60f8      	str	r0, [r7, #12]
 8002c14:	60b9      	str	r1, [r7, #8]
 8002c16:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	4a0c      	ldr	r2, [pc, #48]	@ (8002c4c <LL_ADC_SetOffsetSignedSaturation+0x40>)
 8002c1c:	4293      	cmp	r3, r2
 8002c1e:	d00e      	beq.n	8002c3e <LL_ADC_SetOffsetSignedSaturation+0x32>
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	3360      	adds	r3, #96	@ 0x60
 8002c24:	461a      	mov	r2, r3
 8002c26:	68bb      	ldr	r3, [r7, #8]
 8002c28:	009b      	lsls	r3, r3, #2
 8002c2a:	4413      	add	r3, r2
 8002c2c:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8002c2e:	697b      	ldr	r3, [r7, #20]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	431a      	orrs	r2, r3
 8002c3a:	697b      	ldr	r3, [r7, #20]
 8002c3c:	601a      	str	r2, [r3, #0]
  }
}
 8002c3e:	bf00      	nop
 8002c40:	371c      	adds	r7, #28
 8002c42:	46bd      	mov	sp, r7
 8002c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c48:	4770      	bx	lr
 8002c4a:	bf00      	nop
 8002c4c:	58026000 	.word	0x58026000

08002c50 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8002c50:	b480      	push	{r7}
 8002c52:	b087      	sub	sp, #28
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	60f8      	str	r0, [r7, #12]
 8002c58:	60b9      	str	r1, [r7, #8]
 8002c5a:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	4a0c      	ldr	r2, [pc, #48]	@ (8002c90 <LL_ADC_SetOffsetSaturation+0x40>)
 8002c60:	4293      	cmp	r3, r2
 8002c62:	d10e      	bne.n	8002c82 <LL_ADC_SetOffsetSaturation+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	3360      	adds	r3, #96	@ 0x60
 8002c68:	461a      	mov	r2, r3
 8002c6a:	68bb      	ldr	r3, [r7, #8]
 8002c6c:	009b      	lsls	r3, r3, #2
 8002c6e:	4413      	add	r3, r2
 8002c70:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 8002c72:	697b      	ldr	r3, [r7, #20]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	431a      	orrs	r2, r3
 8002c7e:	697b      	ldr	r3, [r7, #20]
 8002c80:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_SATEN,
               OffsetSaturation);
  }
}
 8002c82:	bf00      	nop
 8002c84:	371c      	adds	r7, #28
 8002c86:	46bd      	mov	sp, r7
 8002c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8c:	4770      	bx	lr
 8002c8e:	bf00      	nop
 8002c90:	58026000 	.word	0x58026000

08002c94 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8002c94:	b480      	push	{r7}
 8002c96:	b087      	sub	sp, #28
 8002c98:	af00      	add	r7, sp, #0
 8002c9a:	60f8      	str	r0, [r7, #12]
 8002c9c:	60b9      	str	r1, [r7, #8]
 8002c9e:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	4a0c      	ldr	r2, [pc, #48]	@ (8002cd4 <LL_ADC_SetOffsetSign+0x40>)
 8002ca4:	4293      	cmp	r3, r2
 8002ca6:	d10e      	bne.n	8002cc6 <LL_ADC_SetOffsetSign+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	3360      	adds	r3, #96	@ 0x60
 8002cac:	461a      	mov	r2, r3
 8002cae:	68bb      	ldr	r3, [r7, #8]
 8002cb0:	009b      	lsls	r3, r3, #2
 8002cb2:	4413      	add	r3, r2
 8002cb4:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 8002cb6:	697b      	ldr	r3, [r7, #20]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	431a      	orrs	r2, r3
 8002cc2:	697b      	ldr	r3, [r7, #20]
 8002cc4:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_OFFSETPOS,
               OffsetSign);
  }
}
 8002cc6:	bf00      	nop
 8002cc8:	371c      	adds	r7, #28
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd0:	4770      	bx	lr
 8002cd2:	bf00      	nop
 8002cd4:	58026000 	.word	0x58026000

08002cd8 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002cd8:	b480      	push	{r7}
 8002cda:	b087      	sub	sp, #28
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	60f8      	str	r0, [r7, #12]
 8002ce0:	60b9      	str	r1, [r7, #8]
 8002ce2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	3360      	adds	r3, #96	@ 0x60
 8002ce8:	461a      	mov	r2, r3
 8002cea:	68bb      	ldr	r3, [r7, #8]
 8002cec:	009b      	lsls	r3, r3, #2
 8002cee:	4413      	add	r3, r2
 8002cf0:	617b      	str	r3, [r7, #20]
  if (ADCx == ADC3)
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	4a0c      	ldr	r2, [pc, #48]	@ (8002d28 <LL_ADC_SetOffsetState+0x50>)
 8002cf6:	4293      	cmp	r3, r2
 8002cf8:	d108      	bne.n	8002d0c <LL_ADC_SetOffsetState+0x34>
  {
    MODIFY_REG(*preg,
 8002cfa:	697b      	ldr	r3, [r7, #20]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	431a      	orrs	r2, r3
 8002d06:	697b      	ldr	r3, [r7, #20]
 8002d08:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_SSATE,
               OffsetState);
  }
}
 8002d0a:	e007      	b.n	8002d1c <LL_ADC_SetOffsetState+0x44>
    MODIFY_REG(*preg,
 8002d0c:	697b      	ldr	r3, [r7, #20]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	431a      	orrs	r2, r3
 8002d18:	697b      	ldr	r3, [r7, #20]
 8002d1a:	601a      	str	r2, [r3, #0]
}
 8002d1c:	bf00      	nop
 8002d1e:	371c      	adds	r7, #28
 8002d20:	46bd      	mov	sp, r7
 8002d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d26:	4770      	bx	lr
 8002d28:	58026000 	.word	0x58026000

08002d2c <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8002d2c:	b480      	push	{r7}
 8002d2e:	b083      	sub	sp, #12
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	68db      	ldr	r3, [r3, #12]
 8002d38:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d101      	bne.n	8002d44 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002d40:	2301      	movs	r3, #1
 8002d42:	e000      	b.n	8002d46 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002d44:	2300      	movs	r3, #0
}
 8002d46:	4618      	mov	r0, r3
 8002d48:	370c      	adds	r7, #12
 8002d4a:	46bd      	mov	sp, r7
 8002d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d50:	4770      	bx	lr

08002d52 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002d52:	b480      	push	{r7}
 8002d54:	b087      	sub	sp, #28
 8002d56:	af00      	add	r7, sp, #0
 8002d58:	60f8      	str	r0, [r7, #12]
 8002d5a:	60b9      	str	r1, [r7, #8]
 8002d5c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	3330      	adds	r3, #48	@ 0x30
 8002d62:	461a      	mov	r2, r3
 8002d64:	68bb      	ldr	r3, [r7, #8]
 8002d66:	0a1b      	lsrs	r3, r3, #8
 8002d68:	009b      	lsls	r3, r3, #2
 8002d6a:	f003 030c 	and.w	r3, r3, #12
 8002d6e:	4413      	add	r3, r2
 8002d70:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002d72:	697b      	ldr	r3, [r7, #20]
 8002d74:	681a      	ldr	r2, [r3, #0]
 8002d76:	68bb      	ldr	r3, [r7, #8]
 8002d78:	f003 031f 	and.w	r3, r3, #31
 8002d7c:	211f      	movs	r1, #31
 8002d7e:	fa01 f303 	lsl.w	r3, r1, r3
 8002d82:	43db      	mvns	r3, r3
 8002d84:	401a      	ands	r2, r3
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	0e9b      	lsrs	r3, r3, #26
 8002d8a:	f003 011f 	and.w	r1, r3, #31
 8002d8e:	68bb      	ldr	r3, [r7, #8]
 8002d90:	f003 031f 	and.w	r3, r3, #31
 8002d94:	fa01 f303 	lsl.w	r3, r1, r3
 8002d98:	431a      	orrs	r2, r3
 8002d9a:	697b      	ldr	r3, [r7, #20]
 8002d9c:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002d9e:	bf00      	nop
 8002da0:	371c      	adds	r7, #28
 8002da2:	46bd      	mov	sp, r7
 8002da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da8:	4770      	bx	lr

08002daa <LL_ADC_REG_SetDataTransferMode>:
  * @param  ADCx ADC instance
  * @param  DataTransferMode Select Data Management configuration
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDataTransferMode(ADC_TypeDef *ADCx, uint32_t DataTransferMode)
{
 8002daa:	b480      	push	{r7}
 8002dac:	b083      	sub	sp, #12
 8002dae:	af00      	add	r7, sp, #0
 8002db0:	6078      	str	r0, [r7, #4]
 8002db2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_DMNGT, DataTransferMode);
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	68db      	ldr	r3, [r3, #12]
 8002db8:	f023 0203 	bic.w	r2, r3, #3
 8002dbc:	683b      	ldr	r3, [r7, #0]
 8002dbe:	431a      	orrs	r2, r3
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	60da      	str	r2, [r3, #12]
}
 8002dc4:	bf00      	nop
 8002dc6:	370c      	adds	r7, #12
 8002dc8:	46bd      	mov	sp, r7
 8002dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dce:	4770      	bx	lr

08002dd0 <LL_ADC_EnableDMAReq>:
  * @rmtoll CFGR     DMAEN          LL_ADC_REG_SetDMATransfer\n
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableDMAReq (ADC_TypeDef *ADCx)
{
 8002dd0:	b480      	push	{r7}
 8002dd2:	b083      	sub	sp, #12
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->CFGR, ADC3_CFGR_DMAEN);
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	68db      	ldr	r3, [r3, #12]
 8002ddc:	f043 0201 	orr.w	r2, r3, #1
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	60da      	str	r2, [r3, #12]
}
 8002de4:	bf00      	nop
 8002de6:	370c      	adds	r7, #12
 8002de8:	46bd      	mov	sp, r7
 8002dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dee:	4770      	bx	lr

08002df0 <LL_ADC_REG_SetDMATransferMode>:
  *         @arg @ref LL_ADC3_REG_DMA_TRANSFER_LIMITED
  *         @arg @ref LL_ADC3_REG_DMA_TRANSFER_UNLIMITED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDMATransferMode(ADC_TypeDef *ADCx, uint32_t DMATransfer)
{
 8002df0:	b480      	push	{r7}
 8002df2:	b083      	sub	sp, #12
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	6078      	str	r0, [r7, #4]
 8002df8:	6039      	str	r1, [r7, #0]
  if (ADCx == ADC3)
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	4a08      	ldr	r2, [pc, #32]	@ (8002e20 <LL_ADC_REG_SetDMATransferMode+0x30>)
 8002dfe:	4293      	cmp	r3, r2
 8002e00:	d107      	bne.n	8002e12 <LL_ADC_REG_SetDMATransferMode+0x22>
  {
    MODIFY_REG(ADCx->CFGR, ADC3_CFGR_DMAEN | ADC3_CFGR_DMACFG, DMATransfer);
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	68db      	ldr	r3, [r3, #12]
 8002e06:	f023 0203 	bic.w	r2, r3, #3
 8002e0a:	683b      	ldr	r3, [r7, #0]
 8002e0c:	431a      	orrs	r2, r3
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	60da      	str	r2, [r3, #12]
  }
}
 8002e12:	bf00      	nop
 8002e14:	370c      	adds	r7, #12
 8002e16:	46bd      	mov	sp, r7
 8002e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e1c:	4770      	bx	lr
 8002e1e:	bf00      	nop
 8002e20:	58026000 	.word	0x58026000

08002e24 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8002e24:	b480      	push	{r7}
 8002e26:	b083      	sub	sp, #12
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e30:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d101      	bne.n	8002e3c <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8002e38:	2301      	movs	r3, #1
 8002e3a:	e000      	b.n	8002e3e <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8002e3c:	2300      	movs	r3, #0
}
 8002e3e:	4618      	mov	r0, r3
 8002e40:	370c      	adds	r7, #12
 8002e42:	46bd      	mov	sp, r7
 8002e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e48:	4770      	bx	lr

08002e4a <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002e4a:	b480      	push	{r7}
 8002e4c:	b087      	sub	sp, #28
 8002e4e:	af00      	add	r7, sp, #0
 8002e50:	60f8      	str	r0, [r7, #12]
 8002e52:	60b9      	str	r1, [r7, #8]
 8002e54:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	3314      	adds	r3, #20
 8002e5a:	461a      	mov	r2, r3
 8002e5c:	68bb      	ldr	r3, [r7, #8]
 8002e5e:	0e5b      	lsrs	r3, r3, #25
 8002e60:	009b      	lsls	r3, r3, #2
 8002e62:	f003 0304 	and.w	r3, r3, #4
 8002e66:	4413      	add	r3, r2
 8002e68:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002e6a:	697b      	ldr	r3, [r7, #20]
 8002e6c:	681a      	ldr	r2, [r3, #0]
 8002e6e:	68bb      	ldr	r3, [r7, #8]
 8002e70:	0d1b      	lsrs	r3, r3, #20
 8002e72:	f003 031f 	and.w	r3, r3, #31
 8002e76:	2107      	movs	r1, #7
 8002e78:	fa01 f303 	lsl.w	r3, r1, r3
 8002e7c:	43db      	mvns	r3, r3
 8002e7e:	401a      	ands	r2, r3
 8002e80:	68bb      	ldr	r3, [r7, #8]
 8002e82:	0d1b      	lsrs	r3, r3, #20
 8002e84:	f003 031f 	and.w	r3, r3, #31
 8002e88:	6879      	ldr	r1, [r7, #4]
 8002e8a:	fa01 f303 	lsl.w	r3, r1, r3
 8002e8e:	431a      	orrs	r2, r3
 8002e90:	697b      	ldr	r3, [r7, #20]
 8002e92:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002e94:	bf00      	nop
 8002e96:	371c      	adds	r7, #28
 8002e98:	46bd      	mov	sp, r7
 8002e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e9e:	4770      	bx	lr

08002ea0 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002ea0:	b480      	push	{r7}
 8002ea2:	b085      	sub	sp, #20
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	60f8      	str	r0, [r7, #12]
 8002ea8:	60b9      	str	r1, [r7, #8]
 8002eaa:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  if (ADCx == ADC3)
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	4a1a      	ldr	r2, [pc, #104]	@ (8002f18 <LL_ADC_SetChannelSingleDiff+0x78>)
 8002eb0:	4293      	cmp	r3, r2
 8002eb2:	d115      	bne.n	8002ee0 <LL_ADC_SetChannelSingleDiff+0x40>
  {
    MODIFY_REG(ADCx->LTR2_DIFSEL,
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8002eba:	68bb      	ldr	r3, [r7, #8]
 8002ebc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002ec0:	43db      	mvns	r3, r3
 8002ec2:	401a      	ands	r2, r3
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	f003 0318 	and.w	r3, r3, #24
 8002eca:	4914      	ldr	r1, [pc, #80]	@ (8002f1c <LL_ADC_SetChannelSingleDiff+0x7c>)
 8002ecc:	40d9      	lsrs	r1, r3
 8002ece:	68bb      	ldr	r3, [r7, #8]
 8002ed0:	400b      	ands	r3, r1
 8002ed2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002ed6:	431a      	orrs	r2, r3
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 8002ede:	e014      	b.n	8002f0a <LL_ADC_SetChannelSingleDiff+0x6a>
    MODIFY_REG(ADCx->DIFSEL_RES12,
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8002ee6:	68bb      	ldr	r3, [r7, #8]
 8002ee8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002eec:	43db      	mvns	r3, r3
 8002eee:	401a      	ands	r2, r3
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	f003 0318 	and.w	r3, r3, #24
 8002ef6:	4909      	ldr	r1, [pc, #36]	@ (8002f1c <LL_ADC_SetChannelSingleDiff+0x7c>)
 8002ef8:	40d9      	lsrs	r1, r3
 8002efa:	68bb      	ldr	r3, [r7, #8]
 8002efc:	400b      	ands	r3, r1
 8002efe:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002f02:	431a      	orrs	r2, r3
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
}
 8002f0a:	bf00      	nop
 8002f0c:	3714      	adds	r7, #20
 8002f0e:	46bd      	mov	sp, r7
 8002f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f14:	4770      	bx	lr
 8002f16:	bf00      	nop
 8002f18:	58026000 	.word	0x58026000
 8002f1c:	000fffff 	.word	0x000fffff

08002f20 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002f20:	b480      	push	{r7}
 8002f22:	b083      	sub	sp, #12
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	689b      	ldr	r3, [r3, #8]
 8002f2c:	f003 031f 	and.w	r3, r3, #31
}
 8002f30:	4618      	mov	r0, r3
 8002f32:	370c      	adds	r7, #12
 8002f34:	46bd      	mov	sp, r7
 8002f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f3a:	4770      	bx	lr

08002f3c <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002f3c:	b480      	push	{r7}
 8002f3e:	b083      	sub	sp, #12
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	689b      	ldr	r3, [r3, #8]
 8002f48:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
}
 8002f4c:	4618      	mov	r0, r3
 8002f4e:	370c      	adds	r7, #12
 8002f50:	46bd      	mov	sp, r7
 8002f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f56:	4770      	bx	lr

08002f58 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002f58:	b480      	push	{r7}
 8002f5a:	b083      	sub	sp, #12
 8002f5c:	af00      	add	r7, sp, #0
 8002f5e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	689a      	ldr	r2, [r3, #8]
 8002f64:	4b04      	ldr	r3, [pc, #16]	@ (8002f78 <LL_ADC_DisableDeepPowerDown+0x20>)
 8002f66:	4013      	ands	r3, r2
 8002f68:	687a      	ldr	r2, [r7, #4]
 8002f6a:	6093      	str	r3, [r2, #8]
}
 8002f6c:	bf00      	nop
 8002f6e:	370c      	adds	r7, #12
 8002f70:	46bd      	mov	sp, r7
 8002f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f76:	4770      	bx	lr
 8002f78:	5fffffc0 	.word	0x5fffffc0

08002f7c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8002f7c:	b480      	push	{r7}
 8002f7e:	b083      	sub	sp, #12
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	689b      	ldr	r3, [r3, #8]
 8002f88:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002f8c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002f90:	d101      	bne.n	8002f96 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002f92:	2301      	movs	r3, #1
 8002f94:	e000      	b.n	8002f98 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002f96:	2300      	movs	r3, #0
}
 8002f98:	4618      	mov	r0, r3
 8002f9a:	370c      	adds	r7, #12
 8002f9c:	46bd      	mov	sp, r7
 8002f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa2:	4770      	bx	lr

08002fa4 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002fa4:	b480      	push	{r7}
 8002fa6:	b083      	sub	sp, #12
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	689a      	ldr	r2, [r3, #8]
 8002fb0:	4b05      	ldr	r3, [pc, #20]	@ (8002fc8 <LL_ADC_EnableInternalRegulator+0x24>)
 8002fb2:	4013      	ands	r3, r2
 8002fb4:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002fbc:	bf00      	nop
 8002fbe:	370c      	adds	r7, #12
 8002fc0:	46bd      	mov	sp, r7
 8002fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc6:	4770      	bx	lr
 8002fc8:	6fffffc0 	.word	0x6fffffc0

08002fcc <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8002fcc:	b480      	push	{r7}
 8002fce:	b083      	sub	sp, #12
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	689b      	ldr	r3, [r3, #8]
 8002fd8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002fdc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002fe0:	d101      	bne.n	8002fe6 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002fe2:	2301      	movs	r3, #1
 8002fe4:	e000      	b.n	8002fe8 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002fe6:	2300      	movs	r3, #0
}
 8002fe8:	4618      	mov	r0, r3
 8002fea:	370c      	adds	r7, #12
 8002fec:	46bd      	mov	sp, r7
 8002fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff2:	4770      	bx	lr

08002ff4 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002ff4:	b480      	push	{r7}
 8002ff6:	b083      	sub	sp, #12
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	689a      	ldr	r2, [r3, #8]
 8003000:	4b05      	ldr	r3, [pc, #20]	@ (8003018 <LL_ADC_Enable+0x24>)
 8003002:	4013      	ands	r3, r2
 8003004:	f043 0201 	orr.w	r2, r3, #1
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800300c:	bf00      	nop
 800300e:	370c      	adds	r7, #12
 8003010:	46bd      	mov	sp, r7
 8003012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003016:	4770      	bx	lr
 8003018:	7fffffc0 	.word	0x7fffffc0

0800301c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 800301c:	b480      	push	{r7}
 800301e:	b083      	sub	sp, #12
 8003020:	af00      	add	r7, sp, #0
 8003022:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	689b      	ldr	r3, [r3, #8]
 8003028:	f003 0301 	and.w	r3, r3, #1
 800302c:	2b01      	cmp	r3, #1
 800302e:	d101      	bne.n	8003034 <LL_ADC_IsEnabled+0x18>
 8003030:	2301      	movs	r3, #1
 8003032:	e000      	b.n	8003036 <LL_ADC_IsEnabled+0x1a>
 8003034:	2300      	movs	r3, #0
}
 8003036:	4618      	mov	r0, r3
 8003038:	370c      	adds	r7, #12
 800303a:	46bd      	mov	sp, r7
 800303c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003040:	4770      	bx	lr
	...

08003044 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8003044:	b480      	push	{r7}
 8003046:	b083      	sub	sp, #12
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	689a      	ldr	r2, [r3, #8]
 8003050:	4b05      	ldr	r3, [pc, #20]	@ (8003068 <LL_ADC_REG_StartConversion+0x24>)
 8003052:	4013      	ands	r3, r2
 8003054:	f043 0204 	orr.w	r2, r3, #4
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800305c:	bf00      	nop
 800305e:	370c      	adds	r7, #12
 8003060:	46bd      	mov	sp, r7
 8003062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003066:	4770      	bx	lr
 8003068:	7fffffc0 	.word	0x7fffffc0

0800306c <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800306c:	b480      	push	{r7}
 800306e:	b083      	sub	sp, #12
 8003070:	af00      	add	r7, sp, #0
 8003072:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	689b      	ldr	r3, [r3, #8]
 8003078:	f003 0304 	and.w	r3, r3, #4
 800307c:	2b04      	cmp	r3, #4
 800307e:	d101      	bne.n	8003084 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003080:	2301      	movs	r3, #1
 8003082:	e000      	b.n	8003086 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003084:	2300      	movs	r3, #0
}
 8003086:	4618      	mov	r0, r3
 8003088:	370c      	adds	r7, #12
 800308a:	46bd      	mov	sp, r7
 800308c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003090:	4770      	bx	lr

08003092 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8003092:	b480      	push	{r7}
 8003094:	b083      	sub	sp, #12
 8003096:	af00      	add	r7, sp, #0
 8003098:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	689b      	ldr	r3, [r3, #8]
 800309e:	f003 0308 	and.w	r3, r3, #8
 80030a2:	2b08      	cmp	r3, #8
 80030a4:	d101      	bne.n	80030aa <LL_ADC_INJ_IsConversionOngoing+0x18>
 80030a6:	2301      	movs	r3, #1
 80030a8:	e000      	b.n	80030ac <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80030aa:	2300      	movs	r3, #0
}
 80030ac:	4618      	mov	r0, r3
 80030ae:	370c      	adds	r7, #12
 80030b0:	46bd      	mov	sp, r7
 80030b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b6:	4770      	bx	lr

080030b8 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80030b8:	b590      	push	{r4, r7, lr}
 80030ba:	b089      	sub	sp, #36	@ 0x24
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80030c0:	2300      	movs	r3, #0
 80030c2:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80030c4:	2300      	movs	r3, #0
 80030c6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d101      	bne.n	80030d2 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80030ce:	2301      	movs	r3, #1
 80030d0:	e1ee      	b.n	80034b0 <HAL_ADC_Init+0x3f8>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	691b      	ldr	r3, [r3, #16]
 80030d6:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d109      	bne.n	80030f4 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80030e0:	6878      	ldr	r0, [r7, #4]
 80030e2:	f7fe fea9 	bl	8001e38 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	2200      	movs	r2, #0
 80030ea:	665a      	str	r2, [r3, #100]	@ 0x64

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	2200      	movs	r2, #0
 80030f0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	4618      	mov	r0, r3
 80030fa:	f7ff ff3f 	bl	8002f7c <LL_ADC_IsDeepPowerDownEnabled>
 80030fe:	4603      	mov	r3, r0
 8003100:	2b00      	cmp	r3, #0
 8003102:	d004      	beq.n	800310e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	4618      	mov	r0, r3
 800310a:	f7ff ff25 	bl	8002f58 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	4618      	mov	r0, r3
 8003114:	f7ff ff5a 	bl	8002fcc <LL_ADC_IsInternalRegulatorEnabled>
 8003118:	4603      	mov	r3, r0
 800311a:	2b00      	cmp	r3, #0
 800311c:	d114      	bne.n	8003148 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	4618      	mov	r0, r3
 8003124:	f7ff ff3e 	bl	8002fa4 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003128:	4b8e      	ldr	r3, [pc, #568]	@ (8003364 <HAL_ADC_Init+0x2ac>)
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	099b      	lsrs	r3, r3, #6
 800312e:	4a8e      	ldr	r2, [pc, #568]	@ (8003368 <HAL_ADC_Init+0x2b0>)
 8003130:	fba2 2303 	umull	r2, r3, r2, r3
 8003134:	099b      	lsrs	r3, r3, #6
 8003136:	3301      	adds	r3, #1
 8003138:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800313a:	e002      	b.n	8003142 <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 800313c:	68bb      	ldr	r3, [r7, #8]
 800313e:	3b01      	subs	r3, #1
 8003140:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8003142:	68bb      	ldr	r3, [r7, #8]
 8003144:	2b00      	cmp	r3, #0
 8003146:	d1f9      	bne.n	800313c <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	4618      	mov	r0, r3
 800314e:	f7ff ff3d 	bl	8002fcc <LL_ADC_IsInternalRegulatorEnabled>
 8003152:	4603      	mov	r3, r0
 8003154:	2b00      	cmp	r3, #0
 8003156:	d10d      	bne.n	8003174 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800315c:	f043 0210 	orr.w	r2, r3, #16
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003168:	f043 0201 	orr.w	r2, r3, #1
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	665a      	str	r2, [r3, #100]	@ 0x64

    tmp_hal_status = HAL_ERROR;
 8003170:	2301      	movs	r3, #1
 8003172:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	4618      	mov	r0, r3
 800317a:	f7ff ff77 	bl	800306c <LL_ADC_REG_IsConversionOngoing>
 800317e:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003184:	f003 0310 	and.w	r3, r3, #16
 8003188:	2b00      	cmp	r3, #0
 800318a:	f040 8188 	bne.w	800349e <HAL_ADC_Init+0x3e6>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800318e:	697b      	ldr	r3, [r7, #20]
 8003190:	2b00      	cmp	r3, #0
 8003192:	f040 8184 	bne.w	800349e <HAL_ADC_Init+0x3e6>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800319a:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800319e:	f043 0202 	orr.w	r2, r3, #2
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	4618      	mov	r0, r3
 80031ac:	f7ff ff36 	bl	800301c <LL_ADC_IsEnabled>
 80031b0:	4603      	mov	r3, r0
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d136      	bne.n	8003224 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	4a6c      	ldr	r2, [pc, #432]	@ (800336c <HAL_ADC_Init+0x2b4>)
 80031bc:	4293      	cmp	r3, r2
 80031be:	d004      	beq.n	80031ca <HAL_ADC_Init+0x112>
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	4a6a      	ldr	r2, [pc, #424]	@ (8003370 <HAL_ADC_Init+0x2b8>)
 80031c6:	4293      	cmp	r3, r2
 80031c8:	d10e      	bne.n	80031e8 <HAL_ADC_Init+0x130>
 80031ca:	4868      	ldr	r0, [pc, #416]	@ (800336c <HAL_ADC_Init+0x2b4>)
 80031cc:	f7ff ff26 	bl	800301c <LL_ADC_IsEnabled>
 80031d0:	4604      	mov	r4, r0
 80031d2:	4867      	ldr	r0, [pc, #412]	@ (8003370 <HAL_ADC_Init+0x2b8>)
 80031d4:	f7ff ff22 	bl	800301c <LL_ADC_IsEnabled>
 80031d8:	4603      	mov	r3, r0
 80031da:	4323      	orrs	r3, r4
 80031dc:	2b00      	cmp	r3, #0
 80031de:	bf0c      	ite	eq
 80031e0:	2301      	moveq	r3, #1
 80031e2:	2300      	movne	r3, #0
 80031e4:	b2db      	uxtb	r3, r3
 80031e6:	e008      	b.n	80031fa <HAL_ADC_Init+0x142>
 80031e8:	4862      	ldr	r0, [pc, #392]	@ (8003374 <HAL_ADC_Init+0x2bc>)
 80031ea:	f7ff ff17 	bl	800301c <LL_ADC_IsEnabled>
 80031ee:	4603      	mov	r3, r0
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	bf0c      	ite	eq
 80031f4:	2301      	moveq	r3, #1
 80031f6:	2300      	movne	r3, #0
 80031f8:	b2db      	uxtb	r3, r3
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d012      	beq.n	8003224 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	4a5a      	ldr	r2, [pc, #360]	@ (800336c <HAL_ADC_Init+0x2b4>)
 8003204:	4293      	cmp	r3, r2
 8003206:	d004      	beq.n	8003212 <HAL_ADC_Init+0x15a>
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	4a58      	ldr	r2, [pc, #352]	@ (8003370 <HAL_ADC_Init+0x2b8>)
 800320e:	4293      	cmp	r3, r2
 8003210:	d101      	bne.n	8003216 <HAL_ADC_Init+0x15e>
 8003212:	4a59      	ldr	r2, [pc, #356]	@ (8003378 <HAL_ADC_Init+0x2c0>)
 8003214:	e000      	b.n	8003218 <HAL_ADC_Init+0x160>
 8003216:	4a59      	ldr	r2, [pc, #356]	@ (800337c <HAL_ADC_Init+0x2c4>)
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	685b      	ldr	r3, [r3, #4]
 800321c:	4619      	mov	r1, r3
 800321e:	4610      	mov	r0, r2
 8003220:	f7ff fc5e 	bl	8002ae0 <LL_ADC_SetCommonClock>
                hadc->Init.Overrun                                                    |
                hadc->Init.Resolution                                                 |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));

#elif defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	4a52      	ldr	r2, [pc, #328]	@ (8003374 <HAL_ADC_Init+0x2bc>)
 800322a:	4293      	cmp	r3, r2
 800322c:	d129      	bne.n	8003282 <HAL_ADC_Init+0x1ca>
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	7e5b      	ldrb	r3, [r3, #25]
 8003232:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                     |
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8003238:	431a      	orrs	r2, r3
                  hadc->Init.DataAlign                                                   |
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	68db      	ldr	r3, [r3, #12]
                  hadc->Init.Overrun                                                     |
 800323e:	431a      	orrs	r2, r3
                  ((__LL_ADC12_RESOLUTION_TO_ADC3(hadc->Init.Resolution)  & (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)) << 1UL)                                                   |
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	689b      	ldr	r3, [r3, #8]
 8003244:	2b08      	cmp	r3, #8
 8003246:	d013      	beq.n	8003270 <HAL_ADC_Init+0x1b8>
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	689b      	ldr	r3, [r3, #8]
 800324c:	2b0c      	cmp	r3, #12
 800324e:	d00d      	beq.n	800326c <HAL_ADC_Init+0x1b4>
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	689b      	ldr	r3, [r3, #8]
 8003254:	2b1c      	cmp	r3, #28
 8003256:	d007      	beq.n	8003268 <HAL_ADC_Init+0x1b0>
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	689b      	ldr	r3, [r3, #8]
 800325c:	2b18      	cmp	r3, #24
 800325e:	d101      	bne.n	8003264 <HAL_ADC_Init+0x1ac>
 8003260:	2318      	movs	r3, #24
 8003262:	e006      	b.n	8003272 <HAL_ADC_Init+0x1ba>
 8003264:	2300      	movs	r3, #0
 8003266:	e004      	b.n	8003272 <HAL_ADC_Init+0x1ba>
 8003268:	2310      	movs	r3, #16
 800326a:	e002      	b.n	8003272 <HAL_ADC_Init+0x1ba>
 800326c:	2308      	movs	r3, #8
 800326e:	e000      	b.n	8003272 <HAL_ADC_Init+0x1ba>
 8003270:	2300      	movs	r3, #0
                  hadc->Init.DataAlign                                                   |
 8003272:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	f893 3020 	ldrb.w	r3, [r3, #32]
 800327a:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 800327c:	4313      	orrs	r3, r2
 800327e:	61bb      	str	r3, [r7, #24]
 8003280:	e00e      	b.n	80032a0 <HAL_ADC_Init+0x1e8>
    }
    else
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	7e5b      	ldrb	r3, [r3, #25]
 8003286:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800328c:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8003292:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	f893 3020 	ldrb.w	r3, [r3, #32]
 800329a:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800329c:	4313      	orrs	r3, r2
 800329e:	61bb      	str	r3, [r7, #24]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80032a6:	2b01      	cmp	r3, #1
 80032a8:	d106      	bne.n	80032b8 <HAL_ADC_Init+0x200>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032ae:	3b01      	subs	r3, #1
 80032b0:	045b      	lsls	r3, r3, #17
 80032b2:	69ba      	ldr	r2, [r7, #24]
 80032b4:	4313      	orrs	r3, r2
 80032b6:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d009      	beq.n	80032d4 <HAL_ADC_Init+0x21c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032c4:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032cc:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80032ce:	69ba      	ldr	r2, [r7, #24]
 80032d0:	4313      	orrs	r3, r2
 80032d2:	61bb      	str	r3, [r7, #24]
                 );
    }


#if defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	4a26      	ldr	r2, [pc, #152]	@ (8003374 <HAL_ADC_Init+0x2bc>)
 80032da:	4293      	cmp	r3, r2
 80032dc:	d115      	bne.n	800330a <HAL_ADC_Init+0x252>
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC3_CFGR_FIELDS_1, tmpCFGR);
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	68da      	ldr	r2, [r3, #12]
 80032e4:	4b26      	ldr	r3, [pc, #152]	@ (8003380 <HAL_ADC_Init+0x2c8>)
 80032e6:	4013      	ands	r3, r2
 80032e8:	687a      	ldr	r2, [r7, #4]
 80032ea:	6812      	ldr	r2, [r2, #0]
 80032ec:	69b9      	ldr	r1, [r7, #24]
 80032ee:	430b      	orrs	r3, r1
 80032f0:	60d3      	str	r3, [r2, #12]
      /* Configuration of sampling mode */
      MODIFY_REG(hadc->Instance->CFGR2, ADC3_CFGR2_BULB | ADC3_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	691b      	ldr	r3, [r3, #16]
 80032f8:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	430a      	orrs	r2, r1
 8003306:	611a      	str	r2, [r3, #16]
 8003308:	e009      	b.n	800331e <HAL_ADC_Init+0x266>
    }
    else
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	68da      	ldr	r2, [r3, #12]
 8003310:	4b1c      	ldr	r3, [pc, #112]	@ (8003384 <HAL_ADC_Init+0x2cc>)
 8003312:	4013      	ands	r3, r2
 8003314:	687a      	ldr	r2, [r7, #4]
 8003316:	6812      	ldr	r2, [r2, #0]
 8003318:	69b9      	ldr	r1, [r7, #24]
 800331a:	430b      	orrs	r3, r1
 800331c:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	4618      	mov	r0, r3
 8003324:	f7ff fea2 	bl	800306c <LL_ADC_REG_IsConversionOngoing>
 8003328:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	4618      	mov	r0, r3
 8003330:	f7ff feaf 	bl	8003092 <LL_ADC_INJ_IsConversionOngoing>
 8003334:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003336:	693b      	ldr	r3, [r7, #16]
 8003338:	2b00      	cmp	r3, #0
 800333a:	f040 808e 	bne.w	800345a <HAL_ADC_Init+0x3a2>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	2b00      	cmp	r3, #0
 8003342:	f040 808a 	bne.w	800345a <HAL_ADC_Init+0x3a2>
       )
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	4a0a      	ldr	r2, [pc, #40]	@ (8003374 <HAL_ADC_Init+0x2bc>)
 800334c:	4293      	cmp	r3, r2
 800334e:	d11b      	bne.n	8003388 <HAL_ADC_Init+0x2d0>
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	7e1b      	ldrb	r3, [r3, #24]
 8003354:	039a      	lsls	r2, r3, #14
                    ADC3_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800335c:	005b      	lsls	r3, r3, #1
        tmpCFGR = (
 800335e:	4313      	orrs	r3, r2
 8003360:	61bb      	str	r3, [r7, #24]
 8003362:	e018      	b.n	8003396 <HAL_ADC_Init+0x2de>
 8003364:	2400000c 	.word	0x2400000c
 8003368:	053e2d63 	.word	0x053e2d63
 800336c:	40022000 	.word	0x40022000
 8003370:	40022100 	.word	0x40022100
 8003374:	58026000 	.word	0x58026000
 8003378:	40022300 	.word	0x40022300
 800337c:	58026300 	.word	0x58026300
 8003380:	fff04007 	.word	0xfff04007
 8003384:	fff0c003 	.word	0xfff0c003
      }
      else
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	7e1b      	ldrb	r3, [r3, #24]
 800338c:	039a      	lsls	r2, r3, #14
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        tmpCFGR = (
 8003392:	4313      	orrs	r3, r2
 8003394:	61bb      	str	r3, [r7, #24]
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	68da      	ldr	r2, [r3, #12]
 800339c:	4b46      	ldr	r3, [pc, #280]	@ (80034b8 <HAL_ADC_Init+0x400>)
 800339e:	4013      	ands	r3, r2
 80033a0:	687a      	ldr	r2, [r7, #4]
 80033a2:	6812      	ldr	r2, [r2, #0]
 80033a4:	69b9      	ldr	r1, [r7, #24]
 80033a6:	430b      	orrs	r3, r1
 80033a8:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80033b0:	2b01      	cmp	r3, #1
 80033b2:	d137      	bne.n	8003424 <HAL_ADC_Init+0x36c>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033b8:	2b00      	cmp	r3, #0
          /* Multi trigger is not applicable to software-triggered conversions */
          assert_param((hadc->Init.Oversampling.TriggeredMode == ADC_TRIGGEREDMODE_SINGLE_TRIGGER));
        }

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	4a3f      	ldr	r2, [pc, #252]	@ (80034bc <HAL_ADC_Init+0x404>)
 80033c0:	4293      	cmp	r3, r2
 80033c2:	d116      	bne.n	80033f2 <HAL_ADC_Init+0x33a>
          /* Configuration of Oversampler:                                      */
          /*  - Oversampling Ratio                                              */
          /*  - Right bit shift                                                 */
          /*  - Triggered mode                                                  */
          /*  - Oversampling mode (continued/resumed)                           */
          MODIFY_REG(hadc->Instance->CFGR2,
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	691a      	ldr	r2, [r3, #16]
 80033ca:	4b3d      	ldr	r3, [pc, #244]	@ (80034c0 <HAL_ADC_Init+0x408>)
 80033cc:	4013      	ands	r3, r2
 80033ce:	687a      	ldr	r2, [r7, #4]
 80033d0:	6c91      	ldr	r1, [r2, #72]	@ 0x48
 80033d2:	687a      	ldr	r2, [r7, #4]
 80033d4:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80033d6:	4311      	orrs	r1, r2
 80033d8:	687a      	ldr	r2, [r7, #4]
 80033da:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80033dc:	4311      	orrs	r1, r2
 80033de:	687a      	ldr	r2, [r7, #4]
 80033e0:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 80033e2:	430a      	orrs	r2, r1
 80033e4:	431a      	orrs	r2, r3
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	f042 0201 	orr.w	r2, r2, #1
 80033ee:	611a      	str	r2, [r3, #16]
 80033f0:	e020      	b.n	8003434 <HAL_ADC_Init+0x37c>
          /*  - Oversampling Ratio                                               */
          /*  - Right bit shift                                                  */
          /*  - Left bit shift                                                   */
          /*  - Triggered mode                                                   */
          /*  - Oversampling mode (continued/resumed)                            */
          MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	691a      	ldr	r2, [r3, #16]
 80033f8:	4b32      	ldr	r3, [pc, #200]	@ (80034c4 <HAL_ADC_Init+0x40c>)
 80033fa:	4013      	ands	r3, r2
 80033fc:	687a      	ldr	r2, [r7, #4]
 80033fe:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003400:	3a01      	subs	r2, #1
 8003402:	0411      	lsls	r1, r2, #16
 8003404:	687a      	ldr	r2, [r7, #4]
 8003406:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8003408:	4311      	orrs	r1, r2
 800340a:	687a      	ldr	r2, [r7, #4]
 800340c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800340e:	4311      	orrs	r1, r2
 8003410:	687a      	ldr	r2, [r7, #4]
 8003412:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8003414:	430a      	orrs	r2, r1
 8003416:	431a      	orrs	r2, r3
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f042 0201 	orr.w	r2, r2, #1
 8003420:	611a      	str	r2, [r3, #16]
 8003422:	e007      	b.n	8003434 <HAL_ADC_Init+0x37c>

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	691a      	ldr	r2, [r3, #16]
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	f022 0201 	bic.w	r2, r2, #1
 8003432:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	691b      	ldr	r3, [r3, #16]
 800343a:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	430a      	orrs	r2, r1
 8003448:	611a      	str	r2, [r3, #16]
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	4a1b      	ldr	r2, [pc, #108]	@ (80034bc <HAL_ADC_Init+0x404>)
 8003450:	4293      	cmp	r3, r2
 8003452:	d002      	beq.n	800345a <HAL_ADC_Init+0x3a2>
      {
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
 8003454:	6878      	ldr	r0, [r7, #4]
 8003456:	f001 f9b9 	bl	80047cc <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	691b      	ldr	r3, [r3, #16]
 800345e:	2b01      	cmp	r3, #1
 8003460:	d10c      	bne.n	800347c <HAL_ADC_Init+0x3c4>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003468:	f023 010f 	bic.w	r1, r3, #15
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	69db      	ldr	r3, [r3, #28]
 8003470:	1e5a      	subs	r2, r3, #1
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	430a      	orrs	r2, r1
 8003478:	631a      	str	r2, [r3, #48]	@ 0x30
 800347a:	e007      	b.n	800348c <HAL_ADC_Init+0x3d4>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f022 020f 	bic.w	r2, r2, #15
 800348a:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003490:	f023 0303 	bic.w	r3, r3, #3
 8003494:	f043 0201 	orr.w	r2, r3, #1
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	661a      	str	r2, [r3, #96]	@ 0x60
 800349c:	e007      	b.n	80034ae <HAL_ADC_Init+0x3f6>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80034a2:	f043 0210 	orr.w	r2, r3, #16
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 80034aa:	2301      	movs	r3, #1
 80034ac:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80034ae:	7ffb      	ldrb	r3, [r7, #31]
}
 80034b0:	4618      	mov	r0, r3
 80034b2:	3724      	adds	r7, #36	@ 0x24
 80034b4:	46bd      	mov	sp, r7
 80034b6:	bd90      	pop	{r4, r7, pc}
 80034b8:	ffffbffc 	.word	0xffffbffc
 80034bc:	58026000 	.word	0x58026000
 80034c0:	fc00f81f 	.word	0xfc00f81f
 80034c4:	fc00f81e 	.word	0xfc00f81e

080034c8 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80034c8:	b580      	push	{r7, lr}
 80034ca:	b086      	sub	sp, #24
 80034cc:	af00      	add	r7, sp, #0
 80034ce:	60f8      	str	r0, [r7, #12]
 80034d0:	60b9      	str	r1, [r7, #8]
 80034d2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	4a60      	ldr	r2, [pc, #384]	@ (800365c <HAL_ADC_Start_DMA+0x194>)
 80034da:	4293      	cmp	r3, r2
 80034dc:	d004      	beq.n	80034e8 <HAL_ADC_Start_DMA+0x20>
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	4a5f      	ldr	r2, [pc, #380]	@ (8003660 <HAL_ADC_Start_DMA+0x198>)
 80034e4:	4293      	cmp	r3, r2
 80034e6:	d101      	bne.n	80034ec <HAL_ADC_Start_DMA+0x24>
 80034e8:	4b5e      	ldr	r3, [pc, #376]	@ (8003664 <HAL_ADC_Start_DMA+0x19c>)
 80034ea:	e000      	b.n	80034ee <HAL_ADC_Start_DMA+0x26>
 80034ec:	4b5e      	ldr	r3, [pc, #376]	@ (8003668 <HAL_ADC_Start_DMA+0x1a0>)
 80034ee:	4618      	mov	r0, r3
 80034f0:	f7ff fd16 	bl	8002f20 <LL_ADC_GetMultimode>
 80034f4:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	4618      	mov	r0, r3
 80034fc:	f7ff fdb6 	bl	800306c <LL_ADC_REG_IsConversionOngoing>
 8003500:	4603      	mov	r3, r0
 8003502:	2b00      	cmp	r3, #0
 8003504:	f040 80a2 	bne.w	800364c <HAL_ADC_Start_DMA+0x184>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800350e:	2b01      	cmp	r3, #1
 8003510:	d101      	bne.n	8003516 <HAL_ADC_Start_DMA+0x4e>
 8003512:	2302      	movs	r3, #2
 8003514:	e09d      	b.n	8003652 <HAL_ADC_Start_DMA+0x18a>
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	2201      	movs	r2, #1
 800351a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800351e:	693b      	ldr	r3, [r7, #16]
 8003520:	2b00      	cmp	r3, #0
 8003522:	d006      	beq.n	8003532 <HAL_ADC_Start_DMA+0x6a>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003524:	693b      	ldr	r3, [r7, #16]
 8003526:	2b05      	cmp	r3, #5
 8003528:	d003      	beq.n	8003532 <HAL_ADC_Start_DMA+0x6a>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800352a:	693b      	ldr	r3, [r7, #16]
 800352c:	2b09      	cmp	r3, #9
 800352e:	f040 8086 	bne.w	800363e <HAL_ADC_Start_DMA+0x176>
       )
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8003532:	68f8      	ldr	r0, [r7, #12]
 8003534:	f001 f82c 	bl	8004590 <ADC_Enable>
 8003538:	4603      	mov	r3, r0
 800353a:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 800353c:	7dfb      	ldrb	r3, [r7, #23]
 800353e:	2b00      	cmp	r3, #0
 8003540:	d178      	bne.n	8003634 <HAL_ADC_Start_DMA+0x16c>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003546:	4b49      	ldr	r3, [pc, #292]	@ (800366c <HAL_ADC_Start_DMA+0x1a4>)
 8003548:	4013      	ands	r3, r2
 800354a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	661a      	str	r2, [r3, #96]	@ 0x60
                          HAL_ADC_STATE_REG_BUSY);

        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	4a42      	ldr	r2, [pc, #264]	@ (8003660 <HAL_ADC_Start_DMA+0x198>)
 8003558:	4293      	cmp	r3, r2
 800355a:	d002      	beq.n	8003562 <HAL_ADC_Start_DMA+0x9a>
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	e000      	b.n	8003564 <HAL_ADC_Start_DMA+0x9c>
 8003562:	4b3e      	ldr	r3, [pc, #248]	@ (800365c <HAL_ADC_Start_DMA+0x194>)
 8003564:	68fa      	ldr	r2, [r7, #12]
 8003566:	6812      	ldr	r2, [r2, #0]
 8003568:	4293      	cmp	r3, r2
 800356a:	d002      	beq.n	8003572 <HAL_ADC_Start_DMA+0xaa>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800356c:	693b      	ldr	r3, [r7, #16]
 800356e:	2b00      	cmp	r3, #0
 8003570:	d105      	bne.n	800357e <HAL_ADC_Start_DMA+0xb6>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003576:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003582:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003586:	2b00      	cmp	r3, #0
 8003588:	d006      	beq.n	8003598 <HAL_ADC_Start_DMA+0xd0>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800358e:	f023 0206 	bic.w	r2, r3, #6
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	665a      	str	r2, [r3, #100]	@ 0x64
 8003596:	e002      	b.n	800359e <HAL_ADC_Start_DMA+0xd6>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	2200      	movs	r2, #0
 800359c:	665a      	str	r2, [r3, #100]	@ 0x64
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035a2:	4a33      	ldr	r2, [pc, #204]	@ (8003670 <HAL_ADC_Start_DMA+0x1a8>)
 80035a4:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035aa:	4a32      	ldr	r2, [pc, #200]	@ (8003674 <HAL_ADC_Start_DMA+0x1ac>)
 80035ac:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035b2:	4a31      	ldr	r2, [pc, #196]	@ (8003678 <HAL_ADC_Start_DMA+0x1b0>)
 80035b4:	64da      	str	r2, [r3, #76]	@ 0x4c
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	221c      	movs	r2, #28
 80035bc:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	2200      	movs	r2, #0
 80035c2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	685a      	ldr	r2, [r3, #4]
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f042 0210 	orr.w	r2, r2, #16
 80035d4:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA  mode*/
#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	4a28      	ldr	r2, [pc, #160]	@ (800367c <HAL_ADC_Start_DMA+0x1b4>)
 80035dc:	4293      	cmp	r3, r2
 80035de:	d10f      	bne.n	8003600 <HAL_ADC_Start_DMA+0x138>
        {
          LL_ADC_REG_SetDMATransferMode(hadc->Instance, ADC3_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	681a      	ldr	r2, [r3, #0]
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80035ea:	005b      	lsls	r3, r3, #1
 80035ec:	4619      	mov	r1, r3
 80035ee:	4610      	mov	r0, r2
 80035f0:	f7ff fbfe 	bl	8002df0 <LL_ADC_REG_SetDMATransferMode>
          LL_ADC_EnableDMAReq(hadc->Instance);
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	4618      	mov	r0, r3
 80035fa:	f7ff fbe9 	bl	8002dd0 <LL_ADC_EnableDMAReq>
 80035fe:	e007      	b.n	8003610 <HAL_ADC_Start_DMA+0x148>
        }
        else
        {
          LL_ADC_REG_SetDataTransferMode(hadc->Instance, ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	681a      	ldr	r2, [r3, #0]
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003608:	4619      	mov	r1, r3
 800360a:	4610      	mov	r0, r2
 800360c:	f7ff fbcd 	bl	8002daa <LL_ADC_REG_SetDataTransferMode>
        LL_ADC_REG_SetDataTransferMode(hadc->Instance, (uint32_t)hadc->Init.ConversionDataManagement);
#endif


        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	6d98      	ldr	r0, [r3, #88]	@ 0x58
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	3340      	adds	r3, #64	@ 0x40
 800361a:	4619      	mov	r1, r3
 800361c:	68ba      	ldr	r2, [r7, #8]
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	f001 ff64 	bl	80054ec <HAL_DMA_Start_IT>
 8003624:	4603      	mov	r3, r0
 8003626:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	4618      	mov	r0, r3
 800362e:	f7ff fd09 	bl	8003044 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8003632:	e00d      	b.n	8003650 <HAL_ADC_Start_DMA+0x188>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	2200      	movs	r2, #0
 8003638:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
      if (tmp_hal_status == HAL_OK)
 800363c:	e008      	b.n	8003650 <HAL_ADC_Start_DMA+0x188>
      }

    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 800363e:	2301      	movs	r3, #1
 8003640:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	2200      	movs	r2, #0
 8003646:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
 800364a:	e001      	b.n	8003650 <HAL_ADC_Start_DMA+0x188>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800364c:	2302      	movs	r3, #2
 800364e:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8003650:	7dfb      	ldrb	r3, [r7, #23]
}
 8003652:	4618      	mov	r0, r3
 8003654:	3718      	adds	r7, #24
 8003656:	46bd      	mov	sp, r7
 8003658:	bd80      	pop	{r7, pc}
 800365a:	bf00      	nop
 800365c:	40022000 	.word	0x40022000
 8003660:	40022100 	.word	0x40022100
 8003664:	40022300 	.word	0x40022300
 8003668:	58026300 	.word	0x58026300
 800366c:	fffff0fe 	.word	0xfffff0fe
 8003670:	080046a5 	.word	0x080046a5
 8003674:	0800477d 	.word	0x0800477d
 8003678:	08004799 	.word	0x08004799
 800367c:	58026000 	.word	0x58026000

08003680 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8003680:	b580      	push	{r7, lr}
 8003682:	b08a      	sub	sp, #40	@ 0x28
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8003688:	2300      	movs	r3, #0
 800368a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	685b      	ldr	r3, [r3, #4]
 800369a:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	4a87      	ldr	r2, [pc, #540]	@ (80038c0 <HAL_ADC_IRQHandler+0x240>)
 80036a2:	4293      	cmp	r3, r2
 80036a4:	d004      	beq.n	80036b0 <HAL_ADC_IRQHandler+0x30>
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	4a86      	ldr	r2, [pc, #536]	@ (80038c4 <HAL_ADC_IRQHandler+0x244>)
 80036ac:	4293      	cmp	r3, r2
 80036ae:	d101      	bne.n	80036b4 <HAL_ADC_IRQHandler+0x34>
 80036b0:	4b85      	ldr	r3, [pc, #532]	@ (80038c8 <HAL_ADC_IRQHandler+0x248>)
 80036b2:	e000      	b.n	80036b6 <HAL_ADC_IRQHandler+0x36>
 80036b4:	4b85      	ldr	r3, [pc, #532]	@ (80038cc <HAL_ADC_IRQHandler+0x24c>)
 80036b6:	4618      	mov	r0, r3
 80036b8:	f7ff fc32 	bl	8002f20 <LL_ADC_GetMultimode>
 80036bc:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 80036be:	69fb      	ldr	r3, [r7, #28]
 80036c0:	f003 0302 	and.w	r3, r3, #2
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d017      	beq.n	80036f8 <HAL_ADC_IRQHandler+0x78>
 80036c8:	69bb      	ldr	r3, [r7, #24]
 80036ca:	f003 0302 	and.w	r3, r3, #2
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d012      	beq.n	80036f8 <HAL_ADC_IRQHandler+0x78>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80036d6:	f003 0310 	and.w	r3, r3, #16
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d105      	bne.n	80036ea <HAL_ADC_IRQHandler+0x6a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80036e2:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	661a      	str	r2, [r3, #96]	@ 0x60

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 80036ea:	6878      	ldr	r0, [r7, #4]
 80036ec:	f001 f9aa 	bl	8004a44 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	2202      	movs	r2, #2
 80036f6:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80036f8:	69fb      	ldr	r3, [r7, #28]
 80036fa:	f003 0304 	and.w	r3, r3, #4
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d004      	beq.n	800370c <HAL_ADC_IRQHandler+0x8c>
 8003702:	69bb      	ldr	r3, [r7, #24]
 8003704:	f003 0304 	and.w	r3, r3, #4
 8003708:	2b00      	cmp	r3, #0
 800370a:	d10a      	bne.n	8003722 <HAL_ADC_IRQHandler+0xa2>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 800370c:	69fb      	ldr	r3, [r7, #28]
 800370e:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8003712:	2b00      	cmp	r3, #0
 8003714:	f000 8083 	beq.w	800381e <HAL_ADC_IRQHandler+0x19e>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8003718:	69bb      	ldr	r3, [r7, #24]
 800371a:	f003 0308 	and.w	r3, r3, #8
 800371e:	2b00      	cmp	r3, #0
 8003720:	d07d      	beq.n	800381e <HAL_ADC_IRQHandler+0x19e>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003726:	f003 0310 	and.w	r3, r3, #16
 800372a:	2b00      	cmp	r3, #0
 800372c:	d105      	bne.n	800373a <HAL_ADC_IRQHandler+0xba>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003732:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	4618      	mov	r0, r3
 8003740:	f7ff faf4 	bl	8002d2c <LL_ADC_REG_IsTriggerSourceSWStart>
 8003744:	4603      	mov	r3, r0
 8003746:	2b00      	cmp	r3, #0
 8003748:	d062      	beq.n	8003810 <HAL_ADC_IRQHandler+0x190>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	4a5d      	ldr	r2, [pc, #372]	@ (80038c4 <HAL_ADC_IRQHandler+0x244>)
 8003750:	4293      	cmp	r3, r2
 8003752:	d002      	beq.n	800375a <HAL_ADC_IRQHandler+0xda>
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	e000      	b.n	800375c <HAL_ADC_IRQHandler+0xdc>
 800375a:	4b59      	ldr	r3, [pc, #356]	@ (80038c0 <HAL_ADC_IRQHandler+0x240>)
 800375c:	687a      	ldr	r2, [r7, #4]
 800375e:	6812      	ldr	r2, [r2, #0]
 8003760:	4293      	cmp	r3, r2
 8003762:	d008      	beq.n	8003776 <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003764:	697b      	ldr	r3, [r7, #20]
 8003766:	2b00      	cmp	r3, #0
 8003768:	d005      	beq.n	8003776 <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800376a:	697b      	ldr	r3, [r7, #20]
 800376c:	2b05      	cmp	r3, #5
 800376e:	d002      	beq.n	8003776 <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003770:	697b      	ldr	r3, [r7, #20]
 8003772:	2b09      	cmp	r3, #9
 8003774:	d104      	bne.n	8003780 <HAL_ADC_IRQHandler+0x100>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	68db      	ldr	r3, [r3, #12]
 800377c:	623b      	str	r3, [r7, #32]
 800377e:	e00c      	b.n	800379a <HAL_ADC_IRQHandler+0x11a>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	4a4f      	ldr	r2, [pc, #316]	@ (80038c4 <HAL_ADC_IRQHandler+0x244>)
 8003786:	4293      	cmp	r3, r2
 8003788:	d002      	beq.n	8003790 <HAL_ADC_IRQHandler+0x110>
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	e000      	b.n	8003792 <HAL_ADC_IRQHandler+0x112>
 8003790:	4b4b      	ldr	r3, [pc, #300]	@ (80038c0 <HAL_ADC_IRQHandler+0x240>)
 8003792:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003794:	693b      	ldr	r3, [r7, #16]
 8003796:	68db      	ldr	r3, [r3, #12]
 8003798:	623b      	str	r3, [r7, #32]
      }

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 800379a:	6a3b      	ldr	r3, [r7, #32]
 800379c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d135      	bne.n	8003810 <HAL_ADC_IRQHandler+0x190>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	f003 0308 	and.w	r3, r3, #8
 80037ae:	2b08      	cmp	r3, #8
 80037b0:	d12e      	bne.n	8003810 <HAL_ADC_IRQHandler+0x190>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	4618      	mov	r0, r3
 80037b8:	f7ff fc58 	bl	800306c <LL_ADC_REG_IsConversionOngoing>
 80037bc:	4603      	mov	r3, r0
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d11a      	bne.n	80037f8 <HAL_ADC_IRQHandler+0x178>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	685a      	ldr	r2, [r3, #4]
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	f022 020c 	bic.w	r2, r2, #12
 80037d0:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80037d6:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	661a      	str	r2, [r3, #96]	@ 0x60

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80037e2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d112      	bne.n	8003810 <HAL_ADC_IRQHandler+0x190>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80037ee:	f043 0201 	orr.w	r2, r3, #1
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	661a      	str	r2, [r3, #96]	@ 0x60
 80037f6:	e00b      	b.n	8003810 <HAL_ADC_IRQHandler+0x190>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80037fc:	f043 0210 	orr.w	r2, r3, #16
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	661a      	str	r2, [r3, #96]	@ 0x60

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003808:	f043 0201 	orr.w	r2, r3, #1
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	665a      	str	r2, [r3, #100]	@ 0x64
    /*       possibility to use:                                              */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003810:	6878      	ldr	r0, [r7, #4]
 8003812:	f7fd ff41 	bl	8001698 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	220c      	movs	r2, #12
 800381c:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 800381e:	69fb      	ldr	r3, [r7, #28]
 8003820:	f003 0320 	and.w	r3, r3, #32
 8003824:	2b00      	cmp	r3, #0
 8003826:	d004      	beq.n	8003832 <HAL_ADC_IRQHandler+0x1b2>
 8003828:	69bb      	ldr	r3, [r7, #24]
 800382a:	f003 0320 	and.w	r3, r3, #32
 800382e:	2b00      	cmp	r3, #0
 8003830:	d10b      	bne.n	800384a <HAL_ADC_IRQHandler+0x1ca>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8003832:	69fb      	ldr	r3, [r7, #28]
 8003834:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8003838:	2b00      	cmp	r3, #0
 800383a:	f000 80a0 	beq.w	800397e <HAL_ADC_IRQHandler+0x2fe>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 800383e:	69bb      	ldr	r3, [r7, #24]
 8003840:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003844:	2b00      	cmp	r3, #0
 8003846:	f000 809a 	beq.w	800397e <HAL_ADC_IRQHandler+0x2fe>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800384e:	f003 0310 	and.w	r3, r3, #16
 8003852:	2b00      	cmp	r3, #0
 8003854:	d105      	bne.n	8003862 <HAL_ADC_IRQHandler+0x1e2>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800385a:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	4618      	mov	r0, r3
 8003868:	f7ff fadc 	bl	8002e24 <LL_ADC_INJ_IsTriggerSourceSWStart>
 800386c:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	4618      	mov	r0, r3
 8003874:	f7ff fa5a 	bl	8002d2c <LL_ADC_REG_IsTriggerSourceSWStart>
 8003878:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	4a11      	ldr	r2, [pc, #68]	@ (80038c4 <HAL_ADC_IRQHandler+0x244>)
 8003880:	4293      	cmp	r3, r2
 8003882:	d002      	beq.n	800388a <HAL_ADC_IRQHandler+0x20a>
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	e000      	b.n	800388c <HAL_ADC_IRQHandler+0x20c>
 800388a:	4b0d      	ldr	r3, [pc, #52]	@ (80038c0 <HAL_ADC_IRQHandler+0x240>)
 800388c:	687a      	ldr	r2, [r7, #4]
 800388e:	6812      	ldr	r2, [r2, #0]
 8003890:	4293      	cmp	r3, r2
 8003892:	d008      	beq.n	80038a6 <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003894:	697b      	ldr	r3, [r7, #20]
 8003896:	2b00      	cmp	r3, #0
 8003898:	d005      	beq.n	80038a6 <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 800389a:	697b      	ldr	r3, [r7, #20]
 800389c:	2b06      	cmp	r3, #6
 800389e:	d002      	beq.n	80038a6 <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 80038a0:	697b      	ldr	r3, [r7, #20]
 80038a2:	2b07      	cmp	r3, #7
 80038a4:	d104      	bne.n	80038b0 <HAL_ADC_IRQHandler+0x230>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	68db      	ldr	r3, [r3, #12]
 80038ac:	623b      	str	r3, [r7, #32]
 80038ae:	e014      	b.n	80038da <HAL_ADC_IRQHandler+0x25a>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	4a03      	ldr	r2, [pc, #12]	@ (80038c4 <HAL_ADC_IRQHandler+0x244>)
 80038b6:	4293      	cmp	r3, r2
 80038b8:	d00a      	beq.n	80038d0 <HAL_ADC_IRQHandler+0x250>
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	e008      	b.n	80038d2 <HAL_ADC_IRQHandler+0x252>
 80038c0:	40022000 	.word	0x40022000
 80038c4:	40022100 	.word	0x40022100
 80038c8:	40022300 	.word	0x40022300
 80038cc:	58026300 	.word	0x58026300
 80038d0:	4b84      	ldr	r3, [pc, #528]	@ (8003ae4 <HAL_ADC_IRQHandler+0x464>)
 80038d2:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80038d4:	693b      	ldr	r3, [r7, #16]
 80038d6:	68db      	ldr	r3, [r3, #12]
 80038d8:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d047      	beq.n	8003970 <HAL_ADC_IRQHandler+0x2f0>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 80038e0:	6a3b      	ldr	r3, [r7, #32]
 80038e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d007      	beq.n	80038fa <HAL_ADC_IRQHandler+0x27a>
 80038ea:	68bb      	ldr	r3, [r7, #8]
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d03f      	beq.n	8003970 <HAL_ADC_IRQHandler+0x2f0>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 80038f0:	6a3b      	ldr	r3, [r7, #32]
 80038f2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d13a      	bne.n	8003970 <HAL_ADC_IRQHandler+0x2f0>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003904:	2b40      	cmp	r3, #64	@ 0x40
 8003906:	d133      	bne.n	8003970 <HAL_ADC_IRQHandler+0x2f0>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8003908:	6a3b      	ldr	r3, [r7, #32]
 800390a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800390e:	2b00      	cmp	r3, #0
 8003910:	d12e      	bne.n	8003970 <HAL_ADC_IRQHandler+0x2f0>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	4618      	mov	r0, r3
 8003918:	f7ff fbbb 	bl	8003092 <LL_ADC_INJ_IsConversionOngoing>
 800391c:	4603      	mov	r3, r0
 800391e:	2b00      	cmp	r3, #0
 8003920:	d11a      	bne.n	8003958 <HAL_ADC_IRQHandler+0x2d8>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	685a      	ldr	r2, [r3, #4]
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003930:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003936:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	661a      	str	r2, [r3, #96]	@ 0x60

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003942:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003946:	2b00      	cmp	r3, #0
 8003948:	d112      	bne.n	8003970 <HAL_ADC_IRQHandler+0x2f0>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800394e:	f043 0201 	orr.w	r2, r3, #1
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	661a      	str	r2, [r3, #96]	@ 0x60
 8003956:	e00b      	b.n	8003970 <HAL_ADC_IRQHandler+0x2f0>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800395c:	f043 0210 	orr.w	r2, r3, #16
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	661a      	str	r2, [r3, #96]	@ 0x60

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003968:	f043 0201 	orr.w	r2, r3, #1
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	665a      	str	r2, [r3, #100]	@ 0x64
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003970:	6878      	ldr	r0, [r7, #4]
 8003972:	f001 f83f 	bl	80049f4 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	2260      	movs	r2, #96	@ 0x60
 800397c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 800397e:	69fb      	ldr	r3, [r7, #28]
 8003980:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003984:	2b00      	cmp	r3, #0
 8003986:	d011      	beq.n	80039ac <HAL_ADC_IRQHandler+0x32c>
 8003988:	69bb      	ldr	r3, [r7, #24]
 800398a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800398e:	2b00      	cmp	r3, #0
 8003990:	d00c      	beq.n	80039ac <HAL_ADC_IRQHandler+0x32c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003996:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 800399e:	6878      	ldr	r0, [r7, #4]
 80039a0:	f000 f8b2 	bl	8003b08 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	2280      	movs	r2, #128	@ 0x80
 80039aa:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 80039ac:	69fb      	ldr	r3, [r7, #28]
 80039ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d012      	beq.n	80039dc <HAL_ADC_IRQHandler+0x35c>
 80039b6:	69bb      	ldr	r3, [r7, #24]
 80039b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d00d      	beq.n	80039dc <HAL_ADC_IRQHandler+0x35c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80039c4:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 80039cc:	6878      	ldr	r0, [r7, #4]
 80039ce:	f001 f825 	bl	8004a1c <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80039da:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 80039dc:	69fb      	ldr	r3, [r7, #28]
 80039de:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d012      	beq.n	8003a0c <HAL_ADC_IRQHandler+0x38c>
 80039e6:	69bb      	ldr	r3, [r7, #24]
 80039e8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d00d      	beq.n	8003a0c <HAL_ADC_IRQHandler+0x38c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80039f4:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 80039fc:	6878      	ldr	r0, [r7, #4]
 80039fe:	f001 f817 	bl	8004a30 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003a0a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8003a0c:	69fb      	ldr	r3, [r7, #28]
 8003a0e:	f003 0310 	and.w	r3, r3, #16
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d043      	beq.n	8003a9e <HAL_ADC_IRQHandler+0x41e>
 8003a16:	69bb      	ldr	r3, [r7, #24]
 8003a18:	f003 0310 	and.w	r3, r3, #16
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d03e      	beq.n	8003a9e <HAL_ADC_IRQHandler+0x41e>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d102      	bne.n	8003a2e <HAL_ADC_IRQHandler+0x3ae>
    {
      overrun_error = 1UL;
 8003a28:	2301      	movs	r3, #1
 8003a2a:	627b      	str	r3, [r7, #36]	@ 0x24
 8003a2c:	e021      	b.n	8003a72 <HAL_ADC_IRQHandler+0x3f2>
    }
    else
    {
      /* Check DMA configuration */
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8003a2e:	697b      	ldr	r3, [r7, #20]
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d015      	beq.n	8003a60 <HAL_ADC_IRQHandler+0x3e0>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	4a2a      	ldr	r2, [pc, #168]	@ (8003ae4 <HAL_ADC_IRQHandler+0x464>)
 8003a3a:	4293      	cmp	r3, r2
 8003a3c:	d004      	beq.n	8003a48 <HAL_ADC_IRQHandler+0x3c8>
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	4a29      	ldr	r2, [pc, #164]	@ (8003ae8 <HAL_ADC_IRQHandler+0x468>)
 8003a44:	4293      	cmp	r3, r2
 8003a46:	d101      	bne.n	8003a4c <HAL_ADC_IRQHandler+0x3cc>
 8003a48:	4b28      	ldr	r3, [pc, #160]	@ (8003aec <HAL_ADC_IRQHandler+0x46c>)
 8003a4a:	e000      	b.n	8003a4e <HAL_ADC_IRQHandler+0x3ce>
 8003a4c:	4b28      	ldr	r3, [pc, #160]	@ (8003af0 <HAL_ADC_IRQHandler+0x470>)
 8003a4e:	4618      	mov	r0, r3
 8003a50:	f7ff fa74 	bl	8002f3c <LL_ADC_GetMultiDMATransfer>
 8003a54:	4603      	mov	r3, r0
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d00b      	beq.n	8003a72 <HAL_ADC_IRQHandler+0x3f2>
        {
          overrun_error = 1UL;
 8003a5a:	2301      	movs	r3, #1
 8003a5c:	627b      	str	r3, [r7, #36]	@ 0x24
 8003a5e:	e008      	b.n	8003a72 <HAL_ADC_IRQHandler+0x3f2>
        }
      }
      else
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMNGT) != 0UL)
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	68db      	ldr	r3, [r3, #12]
 8003a66:	f003 0303 	and.w	r3, r3, #3
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d001      	beq.n	8003a72 <HAL_ADC_IRQHandler+0x3f2>
        {
          overrun_error = 1UL;
 8003a6e:	2301      	movs	r3, #1
 8003a70:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8003a72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a74:	2b01      	cmp	r3, #1
 8003a76:	d10e      	bne.n	8003a96 <HAL_ADC_IRQHandler+0x416>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a7c:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003a88:	f043 0202 	orr.w	r2, r3, #2
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	665a      	str	r2, [r3, #100]	@ 0x64
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8003a90:	6878      	ldr	r0, [r7, #4]
 8003a92:	f000 f843 	bl	8003b1c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	2210      	movs	r2, #16
 8003a9c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8003a9e:	69fb      	ldr	r3, [r7, #28]
 8003aa0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d018      	beq.n	8003ada <HAL_ADC_IRQHandler+0x45a>
 8003aa8:	69bb      	ldr	r3, [r7, #24]
 8003aaa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d013      	beq.n	8003ada <HAL_ADC_IRQHandler+0x45a>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ab6:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003ac2:	f043 0208 	orr.w	r2, r3, #8
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	665a      	str	r2, [r3, #100]	@ 0x64

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003ad2:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8003ad4:	6878      	ldr	r0, [r7, #4]
 8003ad6:	f000 ff97 	bl	8004a08 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8003ada:	bf00      	nop
 8003adc:	3728      	adds	r7, #40	@ 0x28
 8003ade:	46bd      	mov	sp, r7
 8003ae0:	bd80      	pop	{r7, pc}
 8003ae2:	bf00      	nop
 8003ae4:	40022000 	.word	0x40022000
 8003ae8:	40022100 	.word	0x40022100
 8003aec:	40022300 	.word	0x40022300
 8003af0:	58026300 	.word	0x58026300

08003af4 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003af4:	b480      	push	{r7}
 8003af6:	b083      	sub	sp, #12
 8003af8:	af00      	add	r7, sp, #0
 8003afa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8003afc:	bf00      	nop
 8003afe:	370c      	adds	r7, #12
 8003b00:	46bd      	mov	sp, r7
 8003b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b06:	4770      	bx	lr

08003b08 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8003b08:	b480      	push	{r7}
 8003b0a:	b083      	sub	sp, #12
 8003b0c:	af00      	add	r7, sp, #0
 8003b0e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8003b10:	bf00      	nop
 8003b12:	370c      	adds	r7, #12
 8003b14:	46bd      	mov	sp, r7
 8003b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b1a:	4770      	bx	lr

08003b1c <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003b1c:	b480      	push	{r7}
 8003b1e:	b083      	sub	sp, #12
 8003b20:	af00      	add	r7, sp, #0
 8003b22:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8003b24:	bf00      	nop
 8003b26:	370c      	adds	r7, #12
 8003b28:	46bd      	mov	sp, r7
 8003b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b2e:	4770      	bx	lr

08003b30 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8003b30:	b590      	push	{r4, r7, lr}
 8003b32:	b0b9      	sub	sp, #228	@ 0xe4
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	6078      	str	r0, [r7, #4]
 8003b38:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003b3a:	2300      	movs	r3, #0
 8003b3c:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8003b40:	2300      	movs	r3, #0
 8003b42:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(sConfig->SingleDiff));
  assert_param(IS_ADC_OFFSET_NUMBER(sConfig->OffsetNumber));
  /* Check offset range according to oversampling setting */
  if (hadc->Init.OversamplingMode == ENABLE)
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003b4a:	2b01      	cmp	r3, #1
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8003b4c:	683b      	ldr	r3, [r7, #0]
 8003b4e:	68db      	ldr	r3, [r3, #12]
 8003b50:	4aab      	ldr	r2, [pc, #684]	@ (8003e00 <HAL_ADC_ConfigChannel+0x2d0>)
 8003b52:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003b5a:	2b01      	cmp	r3, #1
 8003b5c:	d102      	bne.n	8003b64 <HAL_ADC_ConfigChannel+0x34>
 8003b5e:	2302      	movs	r3, #2
 8003b60:	f000 bcfe 	b.w	8004560 <HAL_ADC_ConfigChannel+0xa30>
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	2201      	movs	r2, #1
 8003b68:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	4618      	mov	r0, r3
 8003b72:	f7ff fa7b 	bl	800306c <LL_ADC_REG_IsConversionOngoing>
 8003b76:	4603      	mov	r3, r0
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	f040 84e2 	bne.w	8004542 <HAL_ADC_ConfigChannel+0xa12>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 8003b7e:	683b      	ldr	r3, [r7, #0]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	db38      	blt.n	8003bf8 <HAL_ADC_ConfigChannel+0xc8>
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	4a9e      	ldr	r2, [pc, #632]	@ (8003e04 <HAL_ADC_ConfigChannel+0x2d4>)
 8003b8c:	4293      	cmp	r3, r2
 8003b8e:	d033      	beq.n	8003bf8 <HAL_ADC_ConfigChannel+0xc8>
      {
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8003b90:	683b      	ldr	r3, [r7, #0]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d108      	bne.n	8003bae <HAL_ADC_ConfigChannel+0x7e>
 8003b9c:	683b      	ldr	r3, [r7, #0]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	0e9b      	lsrs	r3, r3, #26
 8003ba2:	f003 031f 	and.w	r3, r3, #31
 8003ba6:	2201      	movs	r2, #1
 8003ba8:	fa02 f303 	lsl.w	r3, r2, r3
 8003bac:	e01d      	b.n	8003bea <HAL_ADC_ConfigChannel+0xba>
 8003bae:	683b      	ldr	r3, [r7, #0]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bb6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003bba:	fa93 f3a3 	rbit	r3, r3
 8003bbe:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003bc2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003bc6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003bca:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d101      	bne.n	8003bd6 <HAL_ADC_ConfigChannel+0xa6>
  {
    return 32U;
 8003bd2:	2320      	movs	r3, #32
 8003bd4:	e004      	b.n	8003be0 <HAL_ADC_ConfigChannel+0xb0>
  }
  return __builtin_clz(value);
 8003bd6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003bda:	fab3 f383 	clz	r3, r3
 8003bde:	b2db      	uxtb	r3, r3
 8003be0:	f003 031f 	and.w	r3, r3, #31
 8003be4:	2201      	movs	r2, #1
 8003be6:	fa02 f303 	lsl.w	r3, r2, r3
 8003bea:	687a      	ldr	r2, [r7, #4]
 8003bec:	6812      	ldr	r2, [r2, #0]
 8003bee:	69d1      	ldr	r1, [r2, #28]
 8003bf0:	687a      	ldr	r2, [r7, #4]
 8003bf2:	6812      	ldr	r2, [r2, #0]
 8003bf4:	430b      	orrs	r3, r1
 8003bf6:	61d3      	str	r3, [r2, #28]
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	6818      	ldr	r0, [r3, #0]
 8003bfc:	683b      	ldr	r3, [r7, #0]
 8003bfe:	6859      	ldr	r1, [r3, #4]
 8003c00:	683b      	ldr	r3, [r7, #0]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	461a      	mov	r2, r3
 8003c06:	f7ff f8a4 	bl	8002d52 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	4618      	mov	r0, r3
 8003c10:	f7ff fa2c 	bl	800306c <LL_ADC_REG_IsConversionOngoing>
 8003c14:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	4618      	mov	r0, r3
 8003c1e:	f7ff fa38 	bl	8003092 <LL_ADC_INJ_IsConversionOngoing>
 8003c22:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003c26:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	f040 8270 	bne.w	8004110 <HAL_ADC_ConfigChannel+0x5e0>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003c30:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	f040 826b 	bne.w	8004110 <HAL_ADC_ConfigChannel+0x5e0>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	6818      	ldr	r0, [r3, #0]
 8003c3e:	683b      	ldr	r3, [r7, #0]
 8003c40:	6819      	ldr	r1, [r3, #0]
 8003c42:	683b      	ldr	r3, [r7, #0]
 8003c44:	689b      	ldr	r3, [r3, #8]
 8003c46:	461a      	mov	r2, r3
 8003c48:	f7ff f8ff 	bl	8002e4a <LL_ADC_SetChannelSamplingTime>
      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	4a6c      	ldr	r2, [pc, #432]	@ (8003e04 <HAL_ADC_ConfigChannel+0x2d4>)
 8003c52:	4293      	cmp	r3, r2
 8003c54:	d10d      	bne.n	8003c72 <HAL_ADC_ConfigChannel+0x142>
      {
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8003c56:	683b      	ldr	r3, [r7, #0]
 8003c58:	695a      	ldr	r2, [r3, #20]
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	68db      	ldr	r3, [r3, #12]
 8003c60:	08db      	lsrs	r3, r3, #3
 8003c62:	f003 0303 	and.w	r3, r3, #3
 8003c66:	005b      	lsls	r3, r3, #1
 8003c68:	fa02 f303 	lsl.w	r3, r2, r3
 8003c6c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003c70:	e032      	b.n	8003cd8 <HAL_ADC_ConfigChannel+0x1a8>
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8003c72:	4b65      	ldr	r3, [pc, #404]	@ (8003e08 <HAL_ADC_ConfigChannel+0x2d8>)
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8003c7a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003c7e:	d10b      	bne.n	8003c98 <HAL_ADC_ConfigChannel+0x168>
 8003c80:	683b      	ldr	r3, [r7, #0]
 8003c82:	695a      	ldr	r2, [r3, #20]
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	68db      	ldr	r3, [r3, #12]
 8003c8a:	089b      	lsrs	r3, r3, #2
 8003c8c:	f003 0307 	and.w	r3, r3, #7
 8003c90:	005b      	lsls	r3, r3, #1
 8003c92:	fa02 f303 	lsl.w	r3, r2, r3
 8003c96:	e01d      	b.n	8003cd4 <HAL_ADC_ConfigChannel+0x1a4>
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	68db      	ldr	r3, [r3, #12]
 8003c9e:	f003 0310 	and.w	r3, r3, #16
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d10b      	bne.n	8003cbe <HAL_ADC_ConfigChannel+0x18e>
 8003ca6:	683b      	ldr	r3, [r7, #0]
 8003ca8:	695a      	ldr	r2, [r3, #20]
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	68db      	ldr	r3, [r3, #12]
 8003cb0:	089b      	lsrs	r3, r3, #2
 8003cb2:	f003 0307 	and.w	r3, r3, #7
 8003cb6:	005b      	lsls	r3, r3, #1
 8003cb8:	fa02 f303 	lsl.w	r3, r2, r3
 8003cbc:	e00a      	b.n	8003cd4 <HAL_ADC_ConfigChannel+0x1a4>
 8003cbe:	683b      	ldr	r3, [r7, #0]
 8003cc0:	695a      	ldr	r2, [r3, #20]
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	68db      	ldr	r3, [r3, #12]
 8003cc8:	089b      	lsrs	r3, r3, #2
 8003cca:	f003 0304 	and.w	r3, r3, #4
 8003cce:	005b      	lsls	r3, r3, #1
 8003cd0:	fa02 f303 	lsl.w	r3, r2, r3
 8003cd4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
      }
      
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003cd8:	683b      	ldr	r3, [r7, #0]
 8003cda:	691b      	ldr	r3, [r3, #16]
 8003cdc:	2b04      	cmp	r3, #4
 8003cde:	d048      	beq.n	8003d72 <HAL_ADC_ConfigChannel+0x242>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	6818      	ldr	r0, [r3, #0]
 8003ce4:	683b      	ldr	r3, [r7, #0]
 8003ce6:	6919      	ldr	r1, [r3, #16]
 8003ce8:	683b      	ldr	r3, [r7, #0]
 8003cea:	681a      	ldr	r2, [r3, #0]
 8003cec:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003cf0:	f7fe ff2a 	bl	8002b48 <LL_ADC_SetOffset>

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	4a42      	ldr	r2, [pc, #264]	@ (8003e04 <HAL_ADC_ConfigChannel+0x2d4>)
 8003cfa:	4293      	cmp	r3, r2
 8003cfc:	d119      	bne.n	8003d32 <HAL_ADC_ConfigChannel+0x202>
        {
          assert_param(IS_ADC3_OFFSET_SIGN(sConfig->OffsetSign));
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
          /* Set ADC selected offset sign & saturation */
          LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	6818      	ldr	r0, [r3, #0]
 8003d02:	683b      	ldr	r3, [r7, #0]
 8003d04:	6919      	ldr	r1, [r3, #16]
 8003d06:	683b      	ldr	r3, [r7, #0]
 8003d08:	69db      	ldr	r3, [r3, #28]
 8003d0a:	461a      	mov	r2, r3
 8003d0c:	f7fe ffc2 	bl	8002c94 <LL_ADC_SetOffsetSign>
          LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	6818      	ldr	r0, [r3, #0]
 8003d14:	683b      	ldr	r3, [r7, #0]
 8003d16:	6919      	ldr	r1, [r3, #16]
 8003d18:	683b      	ldr	r3, [r7, #0]
 8003d1a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003d1e:	2b01      	cmp	r3, #1
 8003d20:	d102      	bne.n	8003d28 <HAL_ADC_ConfigChannel+0x1f8>
 8003d22:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003d26:	e000      	b.n	8003d2a <HAL_ADC_ConfigChannel+0x1fa>
 8003d28:	2300      	movs	r3, #0
 8003d2a:	461a      	mov	r2, r3
 8003d2c:	f7fe ff90 	bl	8002c50 <LL_ADC_SetOffsetSaturation>
 8003d30:	e1ee      	b.n	8004110 <HAL_ADC_ConfigChannel+0x5e0>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	6818      	ldr	r0, [r3, #0]
 8003d36:	683b      	ldr	r3, [r7, #0]
 8003d38:	6919      	ldr	r1, [r3, #16]
 8003d3a:	683b      	ldr	r3, [r7, #0]
 8003d3c:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8003d40:	2b01      	cmp	r3, #1
 8003d42:	d102      	bne.n	8003d4a <HAL_ADC_ConfigChannel+0x21a>
 8003d44:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8003d48:	e000      	b.n	8003d4c <HAL_ADC_ConfigChannel+0x21c>
 8003d4a:	2300      	movs	r3, #0
 8003d4c:	461a      	mov	r2, r3
 8003d4e:	f7fe ff5d 	bl	8002c0c <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	6818      	ldr	r0, [r3, #0]
 8003d56:	683b      	ldr	r3, [r7, #0]
 8003d58:	6919      	ldr	r1, [r3, #16]
 8003d5a:	683b      	ldr	r3, [r7, #0]
 8003d5c:	7e1b      	ldrb	r3, [r3, #24]
 8003d5e:	2b01      	cmp	r3, #1
 8003d60:	d102      	bne.n	8003d68 <HAL_ADC_ConfigChannel+0x238>
 8003d62:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003d66:	e000      	b.n	8003d6a <HAL_ADC_ConfigChannel+0x23a>
 8003d68:	2300      	movs	r3, #0
 8003d6a:	461a      	mov	r2, r3
 8003d6c:	f7fe ff34 	bl	8002bd8 <LL_ADC_SetDataRightShift>
 8003d70:	e1ce      	b.n	8004110 <HAL_ADC_ConfigChannel+0x5e0>
      {
        /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is enabled.
          If this is the case, offset OFRx is disabled since
          sConfig->OffsetNumber = ADC_OFFSET_NONE. */
#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	4a23      	ldr	r2, [pc, #140]	@ (8003e04 <HAL_ADC_ConfigChannel+0x2d4>)
 8003d78:	4293      	cmp	r3, r2
 8003d7a:	f040 8181 	bne.w	8004080 <HAL_ADC_ConfigChannel+0x550>
        {
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	2100      	movs	r1, #0
 8003d84:	4618      	mov	r0, r3
 8003d86:	f7fe ff11 	bl	8002bac <LL_ADC_GetOffsetChannel>
 8003d8a:	4603      	mov	r3, r0
 8003d8c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d10a      	bne.n	8003daa <HAL_ADC_ConfigChannel+0x27a>
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	2100      	movs	r1, #0
 8003d9a:	4618      	mov	r0, r3
 8003d9c:	f7fe ff06 	bl	8002bac <LL_ADC_GetOffsetChannel>
 8003da0:	4603      	mov	r3, r0
 8003da2:	0e9b      	lsrs	r3, r3, #26
 8003da4:	f003 021f 	and.w	r2, r3, #31
 8003da8:	e01e      	b.n	8003de8 <HAL_ADC_ConfigChannel+0x2b8>
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	2100      	movs	r1, #0
 8003db0:	4618      	mov	r0, r3
 8003db2:	f7fe fefb 	bl	8002bac <LL_ADC_GetOffsetChannel>
 8003db6:	4603      	mov	r3, r0
 8003db8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003dbc:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003dc0:	fa93 f3a3 	rbit	r3, r3
 8003dc4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  return result;
 8003dc8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003dcc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
  if (value == 0U)
 8003dd0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d101      	bne.n	8003ddc <HAL_ADC_ConfigChannel+0x2ac>
    return 32U;
 8003dd8:	2320      	movs	r3, #32
 8003dda:	e004      	b.n	8003de6 <HAL_ADC_ConfigChannel+0x2b6>
  return __builtin_clz(value);
 8003ddc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003de0:	fab3 f383 	clz	r3, r3
 8003de4:	b2db      	uxtb	r3, r3
 8003de6:	461a      	mov	r2, r3
 8003de8:	683b      	ldr	r3, [r7, #0]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d10b      	bne.n	8003e0c <HAL_ADC_ConfigChannel+0x2dc>
 8003df4:	683b      	ldr	r3, [r7, #0]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	0e9b      	lsrs	r3, r3, #26
 8003dfa:	f003 031f 	and.w	r3, r3, #31
 8003dfe:	e01e      	b.n	8003e3e <HAL_ADC_ConfigChannel+0x30e>
 8003e00:	47ff0000 	.word	0x47ff0000
 8003e04:	58026000 	.word	0x58026000
 8003e08:	5c001000 	.word	0x5c001000
 8003e0c:	683b      	ldr	r3, [r7, #0]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e14:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003e18:	fa93 f3a3 	rbit	r3, r3
 8003e1c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8003e20:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003e24:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8003e28:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d101      	bne.n	8003e34 <HAL_ADC_ConfigChannel+0x304>
    return 32U;
 8003e30:	2320      	movs	r3, #32
 8003e32:	e004      	b.n	8003e3e <HAL_ADC_ConfigChannel+0x30e>
  return __builtin_clz(value);
 8003e34:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003e38:	fab3 f383 	clz	r3, r3
 8003e3c:	b2db      	uxtb	r3, r3
 8003e3e:	429a      	cmp	r2, r3
 8003e40:	d106      	bne.n	8003e50 <HAL_ADC_ConfigChannel+0x320>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	2200      	movs	r2, #0
 8003e48:	2100      	movs	r1, #0
 8003e4a:	4618      	mov	r0, r3
 8003e4c:	f7fe ff44 	bl	8002cd8 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	2101      	movs	r1, #1
 8003e56:	4618      	mov	r0, r3
 8003e58:	f7fe fea8 	bl	8002bac <LL_ADC_GetOffsetChannel>
 8003e5c:	4603      	mov	r3, r0
 8003e5e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d10a      	bne.n	8003e7c <HAL_ADC_ConfigChannel+0x34c>
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	2101      	movs	r1, #1
 8003e6c:	4618      	mov	r0, r3
 8003e6e:	f7fe fe9d 	bl	8002bac <LL_ADC_GetOffsetChannel>
 8003e72:	4603      	mov	r3, r0
 8003e74:	0e9b      	lsrs	r3, r3, #26
 8003e76:	f003 021f 	and.w	r2, r3, #31
 8003e7a:	e01e      	b.n	8003eba <HAL_ADC_ConfigChannel+0x38a>
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	2101      	movs	r1, #1
 8003e82:	4618      	mov	r0, r3
 8003e84:	f7fe fe92 	bl	8002bac <LL_ADC_GetOffsetChannel>
 8003e88:	4603      	mov	r3, r0
 8003e8a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e8e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003e92:	fa93 f3a3 	rbit	r3, r3
 8003e96:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8003e9a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003e9e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8003ea2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d101      	bne.n	8003eae <HAL_ADC_ConfigChannel+0x37e>
    return 32U;
 8003eaa:	2320      	movs	r3, #32
 8003eac:	e004      	b.n	8003eb8 <HAL_ADC_ConfigChannel+0x388>
  return __builtin_clz(value);
 8003eae:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003eb2:	fab3 f383 	clz	r3, r3
 8003eb6:	b2db      	uxtb	r3, r3
 8003eb8:	461a      	mov	r2, r3
 8003eba:	683b      	ldr	r3, [r7, #0]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d105      	bne.n	8003ed2 <HAL_ADC_ConfigChannel+0x3a2>
 8003ec6:	683b      	ldr	r3, [r7, #0]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	0e9b      	lsrs	r3, r3, #26
 8003ecc:	f003 031f 	and.w	r3, r3, #31
 8003ed0:	e018      	b.n	8003f04 <HAL_ADC_ConfigChannel+0x3d4>
 8003ed2:	683b      	ldr	r3, [r7, #0]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003eda:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003ede:	fa93 f3a3 	rbit	r3, r3
 8003ee2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8003ee6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003eea:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8003eee:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d101      	bne.n	8003efa <HAL_ADC_ConfigChannel+0x3ca>
    return 32U;
 8003ef6:	2320      	movs	r3, #32
 8003ef8:	e004      	b.n	8003f04 <HAL_ADC_ConfigChannel+0x3d4>
  return __builtin_clz(value);
 8003efa:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003efe:	fab3 f383 	clz	r3, r3
 8003f02:	b2db      	uxtb	r3, r3
 8003f04:	429a      	cmp	r2, r3
 8003f06:	d106      	bne.n	8003f16 <HAL_ADC_ConfigChannel+0x3e6>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	2200      	movs	r2, #0
 8003f0e:	2101      	movs	r1, #1
 8003f10:	4618      	mov	r0, r3
 8003f12:	f7fe fee1 	bl	8002cd8 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	2102      	movs	r1, #2
 8003f1c:	4618      	mov	r0, r3
 8003f1e:	f7fe fe45 	bl	8002bac <LL_ADC_GetOffsetChannel>
 8003f22:	4603      	mov	r3, r0
 8003f24:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d10a      	bne.n	8003f42 <HAL_ADC_ConfigChannel+0x412>
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	2102      	movs	r1, #2
 8003f32:	4618      	mov	r0, r3
 8003f34:	f7fe fe3a 	bl	8002bac <LL_ADC_GetOffsetChannel>
 8003f38:	4603      	mov	r3, r0
 8003f3a:	0e9b      	lsrs	r3, r3, #26
 8003f3c:	f003 021f 	and.w	r2, r3, #31
 8003f40:	e01e      	b.n	8003f80 <HAL_ADC_ConfigChannel+0x450>
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	2102      	movs	r1, #2
 8003f48:	4618      	mov	r0, r3
 8003f4a:	f7fe fe2f 	bl	8002bac <LL_ADC_GetOffsetChannel>
 8003f4e:	4603      	mov	r3, r0
 8003f50:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f54:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003f58:	fa93 f3a3 	rbit	r3, r3
 8003f5c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8003f60:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003f64:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8003f68:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d101      	bne.n	8003f74 <HAL_ADC_ConfigChannel+0x444>
    return 32U;
 8003f70:	2320      	movs	r3, #32
 8003f72:	e004      	b.n	8003f7e <HAL_ADC_ConfigChannel+0x44e>
  return __builtin_clz(value);
 8003f74:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003f78:	fab3 f383 	clz	r3, r3
 8003f7c:	b2db      	uxtb	r3, r3
 8003f7e:	461a      	mov	r2, r3
 8003f80:	683b      	ldr	r3, [r7, #0]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d105      	bne.n	8003f98 <HAL_ADC_ConfigChannel+0x468>
 8003f8c:	683b      	ldr	r3, [r7, #0]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	0e9b      	lsrs	r3, r3, #26
 8003f92:	f003 031f 	and.w	r3, r3, #31
 8003f96:	e014      	b.n	8003fc2 <HAL_ADC_ConfigChannel+0x492>
 8003f98:	683b      	ldr	r3, [r7, #0]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f9e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003fa0:	fa93 f3a3 	rbit	r3, r3
 8003fa4:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8003fa6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003fa8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8003fac:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d101      	bne.n	8003fb8 <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 8003fb4:	2320      	movs	r3, #32
 8003fb6:	e004      	b.n	8003fc2 <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 8003fb8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003fbc:	fab3 f383 	clz	r3, r3
 8003fc0:	b2db      	uxtb	r3, r3
 8003fc2:	429a      	cmp	r2, r3
 8003fc4:	d106      	bne.n	8003fd4 <HAL_ADC_ConfigChannel+0x4a4>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	2200      	movs	r2, #0
 8003fcc:	2102      	movs	r1, #2
 8003fce:	4618      	mov	r0, r3
 8003fd0:	f7fe fe82 	bl	8002cd8 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	2103      	movs	r1, #3
 8003fda:	4618      	mov	r0, r3
 8003fdc:	f7fe fde6 	bl	8002bac <LL_ADC_GetOffsetChannel>
 8003fe0:	4603      	mov	r3, r0
 8003fe2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d10a      	bne.n	8004000 <HAL_ADC_ConfigChannel+0x4d0>
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	2103      	movs	r1, #3
 8003ff0:	4618      	mov	r0, r3
 8003ff2:	f7fe fddb 	bl	8002bac <LL_ADC_GetOffsetChannel>
 8003ff6:	4603      	mov	r3, r0
 8003ff8:	0e9b      	lsrs	r3, r3, #26
 8003ffa:	f003 021f 	and.w	r2, r3, #31
 8003ffe:	e017      	b.n	8004030 <HAL_ADC_ConfigChannel+0x500>
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	2103      	movs	r1, #3
 8004006:	4618      	mov	r0, r3
 8004008:	f7fe fdd0 	bl	8002bac <LL_ADC_GetOffsetChannel>
 800400c:	4603      	mov	r3, r0
 800400e:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004010:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004012:	fa93 f3a3 	rbit	r3, r3
 8004016:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8004018:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800401a:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 800401c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800401e:	2b00      	cmp	r3, #0
 8004020:	d101      	bne.n	8004026 <HAL_ADC_ConfigChannel+0x4f6>
    return 32U;
 8004022:	2320      	movs	r3, #32
 8004024:	e003      	b.n	800402e <HAL_ADC_ConfigChannel+0x4fe>
  return __builtin_clz(value);
 8004026:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004028:	fab3 f383 	clz	r3, r3
 800402c:	b2db      	uxtb	r3, r3
 800402e:	461a      	mov	r2, r3
 8004030:	683b      	ldr	r3, [r7, #0]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004038:	2b00      	cmp	r3, #0
 800403a:	d105      	bne.n	8004048 <HAL_ADC_ConfigChannel+0x518>
 800403c:	683b      	ldr	r3, [r7, #0]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	0e9b      	lsrs	r3, r3, #26
 8004042:	f003 031f 	and.w	r3, r3, #31
 8004046:	e011      	b.n	800406c <HAL_ADC_ConfigChannel+0x53c>
 8004048:	683b      	ldr	r3, [r7, #0]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800404e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004050:	fa93 f3a3 	rbit	r3, r3
 8004054:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8004056:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004058:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 800405a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800405c:	2b00      	cmp	r3, #0
 800405e:	d101      	bne.n	8004064 <HAL_ADC_ConfigChannel+0x534>
    return 32U;
 8004060:	2320      	movs	r3, #32
 8004062:	e003      	b.n	800406c <HAL_ADC_ConfigChannel+0x53c>
  return __builtin_clz(value);
 8004064:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004066:	fab3 f383 	clz	r3, r3
 800406a:	b2db      	uxtb	r3, r3
 800406c:	429a      	cmp	r2, r3
 800406e:	d14f      	bne.n	8004110 <HAL_ADC_ConfigChannel+0x5e0>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	2200      	movs	r2, #0
 8004076:	2103      	movs	r1, #3
 8004078:	4618      	mov	r0, r3
 800407a:	f7fe fe2d 	bl	8002cd8 <LL_ADC_SetOffsetState>
 800407e:	e047      	b.n	8004110 <HAL_ADC_ConfigChannel+0x5e0>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004086:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800408a:	683b      	ldr	r3, [r7, #0]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	069b      	lsls	r3, r3, #26
 8004090:	429a      	cmp	r2, r3
 8004092:	d107      	bne.n	80040a4 <HAL_ADC_ConfigChannel+0x574>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80040a2:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80040aa:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80040ae:	683b      	ldr	r3, [r7, #0]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	069b      	lsls	r3, r3, #26
 80040b4:	429a      	cmp	r2, r3
 80040b6:	d107      	bne.n	80040c8 <HAL_ADC_ConfigChannel+0x598>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80040c6:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80040ce:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80040d2:	683b      	ldr	r3, [r7, #0]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	069b      	lsls	r3, r3, #26
 80040d8:	429a      	cmp	r2, r3
 80040da:	d107      	bne.n	80040ec <HAL_ADC_ConfigChannel+0x5bc>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80040ea:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80040f2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80040f6:	683b      	ldr	r3, [r7, #0]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	069b      	lsls	r3, r3, #26
 80040fc:	429a      	cmp	r2, r3
 80040fe:	d107      	bne.n	8004110 <HAL_ADC_ConfigChannel+0x5e0>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800410e:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	4618      	mov	r0, r3
 8004116:	f7fe ff81 	bl	800301c <LL_ADC_IsEnabled>
 800411a:	4603      	mov	r3, r0
 800411c:	2b00      	cmp	r3, #0
 800411e:	f040 8219 	bne.w	8004554 <HAL_ADC_ConfigChannel+0xa24>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	6818      	ldr	r0, [r3, #0]
 8004126:	683b      	ldr	r3, [r7, #0]
 8004128:	6819      	ldr	r1, [r3, #0]
 800412a:	683b      	ldr	r3, [r7, #0]
 800412c:	68db      	ldr	r3, [r3, #12]
 800412e:	461a      	mov	r2, r3
 8004130:	f7fe feb6 	bl	8002ea0 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004134:	683b      	ldr	r3, [r7, #0]
 8004136:	68db      	ldr	r3, [r3, #12]
 8004138:	4aa1      	ldr	r2, [pc, #644]	@ (80043c0 <HAL_ADC_ConfigChannel+0x890>)
 800413a:	4293      	cmp	r3, r2
 800413c:	f040 812e 	bne.w	800439c <HAL_ADC_ConfigChannel+0x86c>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004144:	683b      	ldr	r3, [r7, #0]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800414c:	2b00      	cmp	r3, #0
 800414e:	d10b      	bne.n	8004168 <HAL_ADC_ConfigChannel+0x638>
 8004150:	683b      	ldr	r3, [r7, #0]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	0e9b      	lsrs	r3, r3, #26
 8004156:	3301      	adds	r3, #1
 8004158:	f003 031f 	and.w	r3, r3, #31
 800415c:	2b09      	cmp	r3, #9
 800415e:	bf94      	ite	ls
 8004160:	2301      	movls	r3, #1
 8004162:	2300      	movhi	r3, #0
 8004164:	b2db      	uxtb	r3, r3
 8004166:	e019      	b.n	800419c <HAL_ADC_ConfigChannel+0x66c>
 8004168:	683b      	ldr	r3, [r7, #0]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800416e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004170:	fa93 f3a3 	rbit	r3, r3
 8004174:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8004176:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004178:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 800417a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800417c:	2b00      	cmp	r3, #0
 800417e:	d101      	bne.n	8004184 <HAL_ADC_ConfigChannel+0x654>
    return 32U;
 8004180:	2320      	movs	r3, #32
 8004182:	e003      	b.n	800418c <HAL_ADC_ConfigChannel+0x65c>
  return __builtin_clz(value);
 8004184:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004186:	fab3 f383 	clz	r3, r3
 800418a:	b2db      	uxtb	r3, r3
 800418c:	3301      	adds	r3, #1
 800418e:	f003 031f 	and.w	r3, r3, #31
 8004192:	2b09      	cmp	r3, #9
 8004194:	bf94      	ite	ls
 8004196:	2301      	movls	r3, #1
 8004198:	2300      	movhi	r3, #0
 800419a:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800419c:	2b00      	cmp	r3, #0
 800419e:	d079      	beq.n	8004294 <HAL_ADC_ConfigChannel+0x764>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80041a0:	683b      	ldr	r3, [r7, #0]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d107      	bne.n	80041bc <HAL_ADC_ConfigChannel+0x68c>
 80041ac:	683b      	ldr	r3, [r7, #0]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	0e9b      	lsrs	r3, r3, #26
 80041b2:	3301      	adds	r3, #1
 80041b4:	069b      	lsls	r3, r3, #26
 80041b6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80041ba:	e015      	b.n	80041e8 <HAL_ADC_ConfigChannel+0x6b8>
 80041bc:	683b      	ldr	r3, [r7, #0]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041c2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80041c4:	fa93 f3a3 	rbit	r3, r3
 80041c8:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 80041ca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80041cc:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 80041ce:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d101      	bne.n	80041d8 <HAL_ADC_ConfigChannel+0x6a8>
    return 32U;
 80041d4:	2320      	movs	r3, #32
 80041d6:	e003      	b.n	80041e0 <HAL_ADC_ConfigChannel+0x6b0>
  return __builtin_clz(value);
 80041d8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80041da:	fab3 f383 	clz	r3, r3
 80041de:	b2db      	uxtb	r3, r3
 80041e0:	3301      	adds	r3, #1
 80041e2:	069b      	lsls	r3, r3, #26
 80041e4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80041e8:	683b      	ldr	r3, [r7, #0]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d109      	bne.n	8004208 <HAL_ADC_ConfigChannel+0x6d8>
 80041f4:	683b      	ldr	r3, [r7, #0]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	0e9b      	lsrs	r3, r3, #26
 80041fa:	3301      	adds	r3, #1
 80041fc:	f003 031f 	and.w	r3, r3, #31
 8004200:	2101      	movs	r1, #1
 8004202:	fa01 f303 	lsl.w	r3, r1, r3
 8004206:	e017      	b.n	8004238 <HAL_ADC_ConfigChannel+0x708>
 8004208:	683b      	ldr	r3, [r7, #0]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800420e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004210:	fa93 f3a3 	rbit	r3, r3
 8004214:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8004216:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004218:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 800421a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800421c:	2b00      	cmp	r3, #0
 800421e:	d101      	bne.n	8004224 <HAL_ADC_ConfigChannel+0x6f4>
    return 32U;
 8004220:	2320      	movs	r3, #32
 8004222:	e003      	b.n	800422c <HAL_ADC_ConfigChannel+0x6fc>
  return __builtin_clz(value);
 8004224:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004226:	fab3 f383 	clz	r3, r3
 800422a:	b2db      	uxtb	r3, r3
 800422c:	3301      	adds	r3, #1
 800422e:	f003 031f 	and.w	r3, r3, #31
 8004232:	2101      	movs	r1, #1
 8004234:	fa01 f303 	lsl.w	r3, r1, r3
 8004238:	ea42 0103 	orr.w	r1, r2, r3
 800423c:	683b      	ldr	r3, [r7, #0]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004244:	2b00      	cmp	r3, #0
 8004246:	d10a      	bne.n	800425e <HAL_ADC_ConfigChannel+0x72e>
 8004248:	683b      	ldr	r3, [r7, #0]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	0e9b      	lsrs	r3, r3, #26
 800424e:	3301      	adds	r3, #1
 8004250:	f003 021f 	and.w	r2, r3, #31
 8004254:	4613      	mov	r3, r2
 8004256:	005b      	lsls	r3, r3, #1
 8004258:	4413      	add	r3, r2
 800425a:	051b      	lsls	r3, r3, #20
 800425c:	e018      	b.n	8004290 <HAL_ADC_ConfigChannel+0x760>
 800425e:	683b      	ldr	r3, [r7, #0]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004264:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004266:	fa93 f3a3 	rbit	r3, r3
 800426a:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 800426c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800426e:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8004270:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004272:	2b00      	cmp	r3, #0
 8004274:	d101      	bne.n	800427a <HAL_ADC_ConfigChannel+0x74a>
    return 32U;
 8004276:	2320      	movs	r3, #32
 8004278:	e003      	b.n	8004282 <HAL_ADC_ConfigChannel+0x752>
  return __builtin_clz(value);
 800427a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800427c:	fab3 f383 	clz	r3, r3
 8004280:	b2db      	uxtb	r3, r3
 8004282:	3301      	adds	r3, #1
 8004284:	f003 021f 	and.w	r2, r3, #31
 8004288:	4613      	mov	r3, r2
 800428a:	005b      	lsls	r3, r3, #1
 800428c:	4413      	add	r3, r2
 800428e:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004290:	430b      	orrs	r3, r1
 8004292:	e07e      	b.n	8004392 <HAL_ADC_ConfigChannel+0x862>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004294:	683b      	ldr	r3, [r7, #0]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800429c:	2b00      	cmp	r3, #0
 800429e:	d107      	bne.n	80042b0 <HAL_ADC_ConfigChannel+0x780>
 80042a0:	683b      	ldr	r3, [r7, #0]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	0e9b      	lsrs	r3, r3, #26
 80042a6:	3301      	adds	r3, #1
 80042a8:	069b      	lsls	r3, r3, #26
 80042aa:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80042ae:	e015      	b.n	80042dc <HAL_ADC_ConfigChannel+0x7ac>
 80042b0:	683b      	ldr	r3, [r7, #0]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042b8:	fa93 f3a3 	rbit	r3, r3
 80042bc:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 80042be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 80042c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d101      	bne.n	80042cc <HAL_ADC_ConfigChannel+0x79c>
    return 32U;
 80042c8:	2320      	movs	r3, #32
 80042ca:	e003      	b.n	80042d4 <HAL_ADC_ConfigChannel+0x7a4>
  return __builtin_clz(value);
 80042cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80042ce:	fab3 f383 	clz	r3, r3
 80042d2:	b2db      	uxtb	r3, r3
 80042d4:	3301      	adds	r3, #1
 80042d6:	069b      	lsls	r3, r3, #26
 80042d8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80042dc:	683b      	ldr	r3, [r7, #0]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d109      	bne.n	80042fc <HAL_ADC_ConfigChannel+0x7cc>
 80042e8:	683b      	ldr	r3, [r7, #0]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	0e9b      	lsrs	r3, r3, #26
 80042ee:	3301      	adds	r3, #1
 80042f0:	f003 031f 	and.w	r3, r3, #31
 80042f4:	2101      	movs	r1, #1
 80042f6:	fa01 f303 	lsl.w	r3, r1, r3
 80042fa:	e017      	b.n	800432c <HAL_ADC_ConfigChannel+0x7fc>
 80042fc:	683b      	ldr	r3, [r7, #0]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004302:	69fb      	ldr	r3, [r7, #28]
 8004304:	fa93 f3a3 	rbit	r3, r3
 8004308:	61bb      	str	r3, [r7, #24]
  return result;
 800430a:	69bb      	ldr	r3, [r7, #24]
 800430c:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 800430e:	6a3b      	ldr	r3, [r7, #32]
 8004310:	2b00      	cmp	r3, #0
 8004312:	d101      	bne.n	8004318 <HAL_ADC_ConfigChannel+0x7e8>
    return 32U;
 8004314:	2320      	movs	r3, #32
 8004316:	e003      	b.n	8004320 <HAL_ADC_ConfigChannel+0x7f0>
  return __builtin_clz(value);
 8004318:	6a3b      	ldr	r3, [r7, #32]
 800431a:	fab3 f383 	clz	r3, r3
 800431e:	b2db      	uxtb	r3, r3
 8004320:	3301      	adds	r3, #1
 8004322:	f003 031f 	and.w	r3, r3, #31
 8004326:	2101      	movs	r1, #1
 8004328:	fa01 f303 	lsl.w	r3, r1, r3
 800432c:	ea42 0103 	orr.w	r1, r2, r3
 8004330:	683b      	ldr	r3, [r7, #0]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004338:	2b00      	cmp	r3, #0
 800433a:	d10d      	bne.n	8004358 <HAL_ADC_ConfigChannel+0x828>
 800433c:	683b      	ldr	r3, [r7, #0]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	0e9b      	lsrs	r3, r3, #26
 8004342:	3301      	adds	r3, #1
 8004344:	f003 021f 	and.w	r2, r3, #31
 8004348:	4613      	mov	r3, r2
 800434a:	005b      	lsls	r3, r3, #1
 800434c:	4413      	add	r3, r2
 800434e:	3b1e      	subs	r3, #30
 8004350:	051b      	lsls	r3, r3, #20
 8004352:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004356:	e01b      	b.n	8004390 <HAL_ADC_ConfigChannel+0x860>
 8004358:	683b      	ldr	r3, [r7, #0]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800435e:	693b      	ldr	r3, [r7, #16]
 8004360:	fa93 f3a3 	rbit	r3, r3
 8004364:	60fb      	str	r3, [r7, #12]
  return result;
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 800436a:	697b      	ldr	r3, [r7, #20]
 800436c:	2b00      	cmp	r3, #0
 800436e:	d101      	bne.n	8004374 <HAL_ADC_ConfigChannel+0x844>
    return 32U;
 8004370:	2320      	movs	r3, #32
 8004372:	e003      	b.n	800437c <HAL_ADC_ConfigChannel+0x84c>
  return __builtin_clz(value);
 8004374:	697b      	ldr	r3, [r7, #20]
 8004376:	fab3 f383 	clz	r3, r3
 800437a:	b2db      	uxtb	r3, r3
 800437c:	3301      	adds	r3, #1
 800437e:	f003 021f 	and.w	r2, r3, #31
 8004382:	4613      	mov	r3, r2
 8004384:	005b      	lsls	r3, r3, #1
 8004386:	4413      	add	r3, r2
 8004388:	3b1e      	subs	r3, #30
 800438a:	051b      	lsls	r3, r3, #20
 800438c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004390:	430b      	orrs	r3, r1
 8004392:	683a      	ldr	r2, [r7, #0]
 8004394:	6892      	ldr	r2, [r2, #8]
 8004396:	4619      	mov	r1, r3
 8004398:	f7fe fd57 	bl	8002e4a <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800439c:	683b      	ldr	r3, [r7, #0]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	f280 80d7 	bge.w	8004554 <HAL_ADC_ConfigChannel+0xa24>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	4a06      	ldr	r2, [pc, #24]	@ (80043c4 <HAL_ADC_ConfigChannel+0x894>)
 80043ac:	4293      	cmp	r3, r2
 80043ae:	d004      	beq.n	80043ba <HAL_ADC_ConfigChannel+0x88a>
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	4a04      	ldr	r2, [pc, #16]	@ (80043c8 <HAL_ADC_ConfigChannel+0x898>)
 80043b6:	4293      	cmp	r3, r2
 80043b8:	d10a      	bne.n	80043d0 <HAL_ADC_ConfigChannel+0x8a0>
 80043ba:	4b04      	ldr	r3, [pc, #16]	@ (80043cc <HAL_ADC_ConfigChannel+0x89c>)
 80043bc:	e009      	b.n	80043d2 <HAL_ADC_ConfigChannel+0x8a2>
 80043be:	bf00      	nop
 80043c0:	47ff0000 	.word	0x47ff0000
 80043c4:	40022000 	.word	0x40022000
 80043c8:	40022100 	.word	0x40022100
 80043cc:	40022300 	.word	0x40022300
 80043d0:	4b65      	ldr	r3, [pc, #404]	@ (8004568 <HAL_ADC_ConfigChannel+0xa38>)
 80043d2:	4618      	mov	r0, r3
 80043d4:	f7fe fbaa 	bl	8002b2c <LL_ADC_GetCommonPathInternalCh>
 80043d8:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	4a62      	ldr	r2, [pc, #392]	@ (800456c <HAL_ADC_ConfigChannel+0xa3c>)
 80043e2:	4293      	cmp	r3, r2
 80043e4:	d004      	beq.n	80043f0 <HAL_ADC_ConfigChannel+0x8c0>
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	4a61      	ldr	r2, [pc, #388]	@ (8004570 <HAL_ADC_ConfigChannel+0xa40>)
 80043ec:	4293      	cmp	r3, r2
 80043ee:	d10e      	bne.n	800440e <HAL_ADC_ConfigChannel+0x8de>
 80043f0:	485e      	ldr	r0, [pc, #376]	@ (800456c <HAL_ADC_ConfigChannel+0xa3c>)
 80043f2:	f7fe fe13 	bl	800301c <LL_ADC_IsEnabled>
 80043f6:	4604      	mov	r4, r0
 80043f8:	485d      	ldr	r0, [pc, #372]	@ (8004570 <HAL_ADC_ConfigChannel+0xa40>)
 80043fa:	f7fe fe0f 	bl	800301c <LL_ADC_IsEnabled>
 80043fe:	4603      	mov	r3, r0
 8004400:	4323      	orrs	r3, r4
 8004402:	2b00      	cmp	r3, #0
 8004404:	bf0c      	ite	eq
 8004406:	2301      	moveq	r3, #1
 8004408:	2300      	movne	r3, #0
 800440a:	b2db      	uxtb	r3, r3
 800440c:	e008      	b.n	8004420 <HAL_ADC_ConfigChannel+0x8f0>
 800440e:	4859      	ldr	r0, [pc, #356]	@ (8004574 <HAL_ADC_ConfigChannel+0xa44>)
 8004410:	f7fe fe04 	bl	800301c <LL_ADC_IsEnabled>
 8004414:	4603      	mov	r3, r0
 8004416:	2b00      	cmp	r3, #0
 8004418:	bf0c      	ite	eq
 800441a:	2301      	moveq	r3, #1
 800441c:	2300      	movne	r3, #0
 800441e:	b2db      	uxtb	r3, r3
 8004420:	2b00      	cmp	r3, #0
 8004422:	f000 8084 	beq.w	800452e <HAL_ADC_ConfigChannel+0x9fe>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004426:	683b      	ldr	r3, [r7, #0]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	4a53      	ldr	r2, [pc, #332]	@ (8004578 <HAL_ADC_ConfigChannel+0xa48>)
 800442c:	4293      	cmp	r3, r2
 800442e:	d132      	bne.n	8004496 <HAL_ADC_ConfigChannel+0x966>
 8004430:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004434:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004438:	2b00      	cmp	r3, #0
 800443a:	d12c      	bne.n	8004496 <HAL_ADC_ConfigChannel+0x966>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	4a4c      	ldr	r2, [pc, #304]	@ (8004574 <HAL_ADC_ConfigChannel+0xa44>)
 8004442:	4293      	cmp	r3, r2
 8004444:	f040 8086 	bne.w	8004554 <HAL_ADC_ConfigChannel+0xa24>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	4a47      	ldr	r2, [pc, #284]	@ (800456c <HAL_ADC_ConfigChannel+0xa3c>)
 800444e:	4293      	cmp	r3, r2
 8004450:	d004      	beq.n	800445c <HAL_ADC_ConfigChannel+0x92c>
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	4a46      	ldr	r2, [pc, #280]	@ (8004570 <HAL_ADC_ConfigChannel+0xa40>)
 8004458:	4293      	cmp	r3, r2
 800445a:	d101      	bne.n	8004460 <HAL_ADC_ConfigChannel+0x930>
 800445c:	4a47      	ldr	r2, [pc, #284]	@ (800457c <HAL_ADC_ConfigChannel+0xa4c>)
 800445e:	e000      	b.n	8004462 <HAL_ADC_ConfigChannel+0x932>
 8004460:	4a41      	ldr	r2, [pc, #260]	@ (8004568 <HAL_ADC_ConfigChannel+0xa38>)
 8004462:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004466:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800446a:	4619      	mov	r1, r3
 800446c:	4610      	mov	r0, r2
 800446e:	f7fe fb4a 	bl	8002b06 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004472:	4b43      	ldr	r3, [pc, #268]	@ (8004580 <HAL_ADC_ConfigChannel+0xa50>)
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	099b      	lsrs	r3, r3, #6
 8004478:	4a42      	ldr	r2, [pc, #264]	@ (8004584 <HAL_ADC_ConfigChannel+0xa54>)
 800447a:	fba2 2303 	umull	r2, r3, r2, r3
 800447e:	099b      	lsrs	r3, r3, #6
 8004480:	3301      	adds	r3, #1
 8004482:	005b      	lsls	r3, r3, #1
 8004484:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 8004486:	e002      	b.n	800448e <HAL_ADC_ConfigChannel+0x95e>
              {
                wait_loop_index--;
 8004488:	68bb      	ldr	r3, [r7, #8]
 800448a:	3b01      	subs	r3, #1
 800448c:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 800448e:	68bb      	ldr	r3, [r7, #8]
 8004490:	2b00      	cmp	r3, #0
 8004492:	d1f9      	bne.n	8004488 <HAL_ADC_ConfigChannel+0x958>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004494:	e05e      	b.n	8004554 <HAL_ADC_ConfigChannel+0xa24>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004496:	683b      	ldr	r3, [r7, #0]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	4a3b      	ldr	r2, [pc, #236]	@ (8004588 <HAL_ADC_ConfigChannel+0xa58>)
 800449c:	4293      	cmp	r3, r2
 800449e:	d120      	bne.n	80044e2 <HAL_ADC_ConfigChannel+0x9b2>
 80044a0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80044a4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d11a      	bne.n	80044e2 <HAL_ADC_ConfigChannel+0x9b2>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	4a30      	ldr	r2, [pc, #192]	@ (8004574 <HAL_ADC_ConfigChannel+0xa44>)
 80044b2:	4293      	cmp	r3, r2
 80044b4:	d14e      	bne.n	8004554 <HAL_ADC_ConfigChannel+0xa24>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	4a2c      	ldr	r2, [pc, #176]	@ (800456c <HAL_ADC_ConfigChannel+0xa3c>)
 80044bc:	4293      	cmp	r3, r2
 80044be:	d004      	beq.n	80044ca <HAL_ADC_ConfigChannel+0x99a>
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	4a2a      	ldr	r2, [pc, #168]	@ (8004570 <HAL_ADC_ConfigChannel+0xa40>)
 80044c6:	4293      	cmp	r3, r2
 80044c8:	d101      	bne.n	80044ce <HAL_ADC_ConfigChannel+0x99e>
 80044ca:	4a2c      	ldr	r2, [pc, #176]	@ (800457c <HAL_ADC_ConfigChannel+0xa4c>)
 80044cc:	e000      	b.n	80044d0 <HAL_ADC_ConfigChannel+0x9a0>
 80044ce:	4a26      	ldr	r2, [pc, #152]	@ (8004568 <HAL_ADC_ConfigChannel+0xa38>)
 80044d0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80044d4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80044d8:	4619      	mov	r1, r3
 80044da:	4610      	mov	r0, r2
 80044dc:	f7fe fb13 	bl	8002b06 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80044e0:	e038      	b.n	8004554 <HAL_ADC_ConfigChannel+0xa24>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80044e2:	683b      	ldr	r3, [r7, #0]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	4a29      	ldr	r2, [pc, #164]	@ (800458c <HAL_ADC_ConfigChannel+0xa5c>)
 80044e8:	4293      	cmp	r3, r2
 80044ea:	d133      	bne.n	8004554 <HAL_ADC_ConfigChannel+0xa24>
 80044ec:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80044f0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d12d      	bne.n	8004554 <HAL_ADC_ConfigChannel+0xa24>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	4a1d      	ldr	r2, [pc, #116]	@ (8004574 <HAL_ADC_ConfigChannel+0xa44>)
 80044fe:	4293      	cmp	r3, r2
 8004500:	d128      	bne.n	8004554 <HAL_ADC_ConfigChannel+0xa24>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	4a19      	ldr	r2, [pc, #100]	@ (800456c <HAL_ADC_ConfigChannel+0xa3c>)
 8004508:	4293      	cmp	r3, r2
 800450a:	d004      	beq.n	8004516 <HAL_ADC_ConfigChannel+0x9e6>
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	4a17      	ldr	r2, [pc, #92]	@ (8004570 <HAL_ADC_ConfigChannel+0xa40>)
 8004512:	4293      	cmp	r3, r2
 8004514:	d101      	bne.n	800451a <HAL_ADC_ConfigChannel+0x9ea>
 8004516:	4a19      	ldr	r2, [pc, #100]	@ (800457c <HAL_ADC_ConfigChannel+0xa4c>)
 8004518:	e000      	b.n	800451c <HAL_ADC_ConfigChannel+0x9ec>
 800451a:	4a13      	ldr	r2, [pc, #76]	@ (8004568 <HAL_ADC_ConfigChannel+0xa38>)
 800451c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004520:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004524:	4619      	mov	r1, r3
 8004526:	4610      	mov	r0, r2
 8004528:	f7fe faed 	bl	8002b06 <LL_ADC_SetCommonPathInternalCh>
 800452c:	e012      	b.n	8004554 <HAL_ADC_ConfigChannel+0xa24>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004532:	f043 0220 	orr.w	r2, r3, #32
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	661a      	str	r2, [r3, #96]	@ 0x60

          tmp_hal_status = HAL_ERROR;
 800453a:	2301      	movs	r3, #1
 800453c:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
 8004540:	e008      	b.n	8004554 <HAL_ADC_ConfigChannel+0xa24>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004546:	f043 0220 	orr.w	r2, r3, #32
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 800454e:	2301      	movs	r3, #1
 8004550:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	2200      	movs	r2, #0
 8004558:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 800455c:	f897 30df 	ldrb.w	r3, [r7, #223]	@ 0xdf
}
 8004560:	4618      	mov	r0, r3
 8004562:	37e4      	adds	r7, #228	@ 0xe4
 8004564:	46bd      	mov	sp, r7
 8004566:	bd90      	pop	{r4, r7, pc}
 8004568:	58026300 	.word	0x58026300
 800456c:	40022000 	.word	0x40022000
 8004570:	40022100 	.word	0x40022100
 8004574:	58026000 	.word	0x58026000
 8004578:	c7520000 	.word	0xc7520000
 800457c:	40022300 	.word	0x40022300
 8004580:	2400000c 	.word	0x2400000c
 8004584:	053e2d63 	.word	0x053e2d63
 8004588:	c3210000 	.word	0xc3210000
 800458c:	cb840000 	.word	0xcb840000

08004590 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8004590:	b580      	push	{r7, lr}
 8004592:	b084      	sub	sp, #16
 8004594:	af00      	add	r7, sp, #0
 8004596:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	4618      	mov	r0, r3
 800459e:	f7fe fd3d 	bl	800301c <LL_ADC_IsEnabled>
 80045a2:	4603      	mov	r3, r0
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d16e      	bne.n	8004686 <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	689a      	ldr	r2, [r3, #8]
 80045ae:	4b38      	ldr	r3, [pc, #224]	@ (8004690 <ADC_Enable+0x100>)
 80045b0:	4013      	ands	r3, r2
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d00d      	beq.n	80045d2 <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80045ba:	f043 0210 	orr.w	r2, r3, #16
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80045c6:	f043 0201 	orr.w	r2, r3, #1
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	665a      	str	r2, [r3, #100]	@ 0x64

      return HAL_ERROR;
 80045ce:	2301      	movs	r3, #1
 80045d0:	e05a      	b.n	8004688 <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	4618      	mov	r0, r3
 80045d8:	f7fe fd0c 	bl	8002ff4 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80045dc:	f7fe fa50 	bl	8002a80 <HAL_GetTick>
 80045e0:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	4a2b      	ldr	r2, [pc, #172]	@ (8004694 <ADC_Enable+0x104>)
 80045e8:	4293      	cmp	r3, r2
 80045ea:	d004      	beq.n	80045f6 <ADC_Enable+0x66>
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	4a29      	ldr	r2, [pc, #164]	@ (8004698 <ADC_Enable+0x108>)
 80045f2:	4293      	cmp	r3, r2
 80045f4:	d101      	bne.n	80045fa <ADC_Enable+0x6a>
 80045f6:	4b29      	ldr	r3, [pc, #164]	@ (800469c <ADC_Enable+0x10c>)
 80045f8:	e000      	b.n	80045fc <ADC_Enable+0x6c>
 80045fa:	4b29      	ldr	r3, [pc, #164]	@ (80046a0 <ADC_Enable+0x110>)
 80045fc:	4618      	mov	r0, r3
 80045fe:	f7fe fc8f 	bl	8002f20 <LL_ADC_GetMultimode>
 8004602:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	4a23      	ldr	r2, [pc, #140]	@ (8004698 <ADC_Enable+0x108>)
 800460a:	4293      	cmp	r3, r2
 800460c:	d002      	beq.n	8004614 <ADC_Enable+0x84>
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	e000      	b.n	8004616 <ADC_Enable+0x86>
 8004614:	4b1f      	ldr	r3, [pc, #124]	@ (8004694 <ADC_Enable+0x104>)
 8004616:	687a      	ldr	r2, [r7, #4]
 8004618:	6812      	ldr	r2, [r2, #0]
 800461a:	4293      	cmp	r3, r2
 800461c:	d02c      	beq.n	8004678 <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800461e:	68bb      	ldr	r3, [r7, #8]
 8004620:	2b00      	cmp	r3, #0
 8004622:	d130      	bne.n	8004686 <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004624:	e028      	b.n	8004678 <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	4618      	mov	r0, r3
 800462c:	f7fe fcf6 	bl	800301c <LL_ADC_IsEnabled>
 8004630:	4603      	mov	r3, r0
 8004632:	2b00      	cmp	r3, #0
 8004634:	d104      	bne.n	8004640 <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	4618      	mov	r0, r3
 800463c:	f7fe fcda 	bl	8002ff4 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004640:	f7fe fa1e 	bl	8002a80 <HAL_GetTick>
 8004644:	4602      	mov	r2, r0
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	1ad3      	subs	r3, r2, r3
 800464a:	2b02      	cmp	r3, #2
 800464c:	d914      	bls.n	8004678 <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	f003 0301 	and.w	r3, r3, #1
 8004658:	2b01      	cmp	r3, #1
 800465a:	d00d      	beq.n	8004678 <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004660:	f043 0210 	orr.w	r2, r3, #16
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	661a      	str	r2, [r3, #96]	@ 0x60

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800466c:	f043 0201 	orr.w	r2, r3, #1
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	665a      	str	r2, [r3, #100]	@ 0x64

            return HAL_ERROR;
 8004674:	2301      	movs	r3, #1
 8004676:	e007      	b.n	8004688 <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	f003 0301 	and.w	r3, r3, #1
 8004682:	2b01      	cmp	r3, #1
 8004684:	d1cf      	bne.n	8004626 <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004686:	2300      	movs	r3, #0
}
 8004688:	4618      	mov	r0, r3
 800468a:	3710      	adds	r7, #16
 800468c:	46bd      	mov	sp, r7
 800468e:	bd80      	pop	{r7, pc}
 8004690:	8000003f 	.word	0x8000003f
 8004694:	40022000 	.word	0x40022000
 8004698:	40022100 	.word	0x40022100
 800469c:	40022300 	.word	0x40022300
 80046a0:	58026300 	.word	0x58026300

080046a4 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80046a4:	b580      	push	{r7, lr}
 80046a6:	b084      	sub	sp, #16
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046b0:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80046b6:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d14b      	bne.n	8004756 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80046c2:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f003 0308 	and.w	r3, r3, #8
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d021      	beq.n	800471c <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	4618      	mov	r0, r3
 80046de:	f7fe fb25 	bl	8002d2c <LL_ADC_REG_IsTriggerSourceSWStart>
 80046e2:	4603      	mov	r3, r0
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d032      	beq.n	800474e <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	68db      	ldr	r3, [r3, #12]
 80046ee:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d12b      	bne.n	800474e <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80046fa:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	661a      	str	r2, [r3, #96]	@ 0x60
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004706:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800470a:	2b00      	cmp	r3, #0
 800470c:	d11f      	bne.n	800474e <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004712:	f043 0201 	orr.w	r2, r3, #1
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	661a      	str	r2, [r3, #96]	@ 0x60
 800471a:	e018      	b.n	800474e <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	68db      	ldr	r3, [r3, #12]
 8004722:	f003 0303 	and.w	r3, r3, #3
 8004726:	2b00      	cmp	r3, #0
 8004728:	d111      	bne.n	800474e <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800472e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	661a      	str	r2, [r3, #96]	@ 0x60
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800473a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800473e:	2b00      	cmp	r3, #0
 8004740:	d105      	bne.n	800474e <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004746:	f043 0201 	orr.w	r2, r3, #1
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800474e:	68f8      	ldr	r0, [r7, #12]
 8004750:	f7fc ffa2 	bl	8001698 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8004754:	e00e      	b.n	8004774 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800475a:	f003 0310 	and.w	r3, r3, #16
 800475e:	2b00      	cmp	r3, #0
 8004760:	d003      	beq.n	800476a <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8004762:	68f8      	ldr	r0, [r7, #12]
 8004764:	f7ff f9da 	bl	8003b1c <HAL_ADC_ErrorCallback>
}
 8004768:	e004      	b.n	8004774 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800476e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004770:	6878      	ldr	r0, [r7, #4]
 8004772:	4798      	blx	r3
}
 8004774:	bf00      	nop
 8004776:	3710      	adds	r7, #16
 8004778:	46bd      	mov	sp, r7
 800477a:	bd80      	pop	{r7, pc}

0800477c <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800477c:	b580      	push	{r7, lr}
 800477e:	b084      	sub	sp, #16
 8004780:	af00      	add	r7, sp, #0
 8004782:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004788:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800478a:	68f8      	ldr	r0, [r7, #12]
 800478c:	f7ff f9b2 	bl	8003af4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004790:	bf00      	nop
 8004792:	3710      	adds	r7, #16
 8004794:	46bd      	mov	sp, r7
 8004796:	bd80      	pop	{r7, pc}

08004798 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8004798:	b580      	push	{r7, lr}
 800479a:	b084      	sub	sp, #16
 800479c:	af00      	add	r7, sp, #0
 800479e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047a4:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80047aa:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80047b6:	f043 0204 	orr.w	r2, r3, #4
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80047be:	68f8      	ldr	r0, [r7, #12]
 80047c0:	f7ff f9ac 	bl	8003b1c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80047c4:	bf00      	nop
 80047c6:	3710      	adds	r7, #16
 80047c8:	46bd      	mov	sp, r7
 80047ca:	bd80      	pop	{r7, pc}

080047cc <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 80047cc:	b580      	push	{r7, lr}
 80047ce:	b084      	sub	sp, #16
 80047d0:	af00      	add	r7, sp, #0
 80047d2:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	4a6c      	ldr	r2, [pc, #432]	@ (800498c <ADC_ConfigureBoostMode+0x1c0>)
 80047da:	4293      	cmp	r3, r2
 80047dc:	d004      	beq.n	80047e8 <ADC_ConfigureBoostMode+0x1c>
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	4a6b      	ldr	r2, [pc, #428]	@ (8004990 <ADC_ConfigureBoostMode+0x1c4>)
 80047e4:	4293      	cmp	r3, r2
 80047e6:	d109      	bne.n	80047fc <ADC_ConfigureBoostMode+0x30>
 80047e8:	4b6a      	ldr	r3, [pc, #424]	@ (8004994 <ADC_ConfigureBoostMode+0x1c8>)
 80047ea:	689b      	ldr	r3, [r3, #8]
 80047ec:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	bf14      	ite	ne
 80047f4:	2301      	movne	r3, #1
 80047f6:	2300      	moveq	r3, #0
 80047f8:	b2db      	uxtb	r3, r3
 80047fa:	e008      	b.n	800480e <ADC_ConfigureBoostMode+0x42>
 80047fc:	4b66      	ldr	r3, [pc, #408]	@ (8004998 <ADC_ConfigureBoostMode+0x1cc>)
 80047fe:	689b      	ldr	r3, [r3, #8]
 8004800:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004804:	2b00      	cmp	r3, #0
 8004806:	bf14      	ite	ne
 8004808:	2301      	movne	r3, #1
 800480a:	2300      	moveq	r3, #0
 800480c:	b2db      	uxtb	r3, r3
 800480e:	2b00      	cmp	r3, #0
 8004810:	d01c      	beq.n	800484c <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8004812:	f004 fec7 	bl	80095a4 <HAL_RCC_GetHCLKFreq>
 8004816:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	685b      	ldr	r3, [r3, #4]
 800481c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004820:	d010      	beq.n	8004844 <ADC_ConfigureBoostMode+0x78>
 8004822:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004826:	d873      	bhi.n	8004910 <ADC_ConfigureBoostMode+0x144>
 8004828:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800482c:	d002      	beq.n	8004834 <ADC_ConfigureBoostMode+0x68>
 800482e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004832:	d16d      	bne.n	8004910 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	685b      	ldr	r3, [r3, #4]
 8004838:	0c1b      	lsrs	r3, r3, #16
 800483a:	68fa      	ldr	r2, [r7, #12]
 800483c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004840:	60fb      	str	r3, [r7, #12]
        break;
 8004842:	e068      	b.n	8004916 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	089b      	lsrs	r3, r3, #2
 8004848:	60fb      	str	r3, [r7, #12]
        break;
 800484a:	e064      	b.n	8004916 <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 800484c:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8004850:	f04f 0100 	mov.w	r1, #0
 8004854:	f006 f8a2 	bl	800a99c <HAL_RCCEx_GetPeriphCLKFreq>
 8004858:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	685b      	ldr	r3, [r3, #4]
 800485e:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8004862:	d051      	beq.n	8004908 <ADC_ConfigureBoostMode+0x13c>
 8004864:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8004868:	d854      	bhi.n	8004914 <ADC_ConfigureBoostMode+0x148>
 800486a:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 800486e:	d047      	beq.n	8004900 <ADC_ConfigureBoostMode+0x134>
 8004870:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8004874:	d84e      	bhi.n	8004914 <ADC_ConfigureBoostMode+0x148>
 8004876:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 800487a:	d03d      	beq.n	80048f8 <ADC_ConfigureBoostMode+0x12c>
 800487c:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8004880:	d848      	bhi.n	8004914 <ADC_ConfigureBoostMode+0x148>
 8004882:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004886:	d033      	beq.n	80048f0 <ADC_ConfigureBoostMode+0x124>
 8004888:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800488c:	d842      	bhi.n	8004914 <ADC_ConfigureBoostMode+0x148>
 800488e:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8004892:	d029      	beq.n	80048e8 <ADC_ConfigureBoostMode+0x11c>
 8004894:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8004898:	d83c      	bhi.n	8004914 <ADC_ConfigureBoostMode+0x148>
 800489a:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800489e:	d01a      	beq.n	80048d6 <ADC_ConfigureBoostMode+0x10a>
 80048a0:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 80048a4:	d836      	bhi.n	8004914 <ADC_ConfigureBoostMode+0x148>
 80048a6:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 80048aa:	d014      	beq.n	80048d6 <ADC_ConfigureBoostMode+0x10a>
 80048ac:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 80048b0:	d830      	bhi.n	8004914 <ADC_ConfigureBoostMode+0x148>
 80048b2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80048b6:	d00e      	beq.n	80048d6 <ADC_ConfigureBoostMode+0x10a>
 80048b8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80048bc:	d82a      	bhi.n	8004914 <ADC_ConfigureBoostMode+0x148>
 80048be:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80048c2:	d008      	beq.n	80048d6 <ADC_ConfigureBoostMode+0x10a>
 80048c4:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80048c8:	d824      	bhi.n	8004914 <ADC_ConfigureBoostMode+0x148>
 80048ca:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80048ce:	d002      	beq.n	80048d6 <ADC_ConfigureBoostMode+0x10a>
 80048d0:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80048d4:	d11e      	bne.n	8004914 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	685b      	ldr	r3, [r3, #4]
 80048da:	0c9b      	lsrs	r3, r3, #18
 80048dc:	005b      	lsls	r3, r3, #1
 80048de:	68fa      	ldr	r2, [r7, #12]
 80048e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80048e4:	60fb      	str	r3, [r7, #12]
        break;
 80048e6:	e016      	b.n	8004916 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	091b      	lsrs	r3, r3, #4
 80048ec:	60fb      	str	r3, [r7, #12]
        break;
 80048ee:	e012      	b.n	8004916 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	095b      	lsrs	r3, r3, #5
 80048f4:	60fb      	str	r3, [r7, #12]
        break;
 80048f6:	e00e      	b.n	8004916 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	099b      	lsrs	r3, r3, #6
 80048fc:	60fb      	str	r3, [r7, #12]
        break;
 80048fe:	e00a      	b.n	8004916 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	09db      	lsrs	r3, r3, #7
 8004904:	60fb      	str	r3, [r7, #12]
        break;
 8004906:	e006      	b.n	8004916 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	0a1b      	lsrs	r3, r3, #8
 800490c:	60fb      	str	r3, [r7, #12]
        break;
 800490e:	e002      	b.n	8004916 <ADC_ConfigureBoostMode+0x14a>
        break;
 8004910:	bf00      	nop
 8004912:	e000      	b.n	8004916 <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 8004914:	bf00      	nop
    }
  }

#if defined(ADC_VER_V5_3) || defined(ADC_VER_V5_V90)
  freq /= 2U;
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	085b      	lsrs	r3, r3, #1
 800491a:	60fb      	str	r3, [r7, #12]
  if (freq <= 6250000UL)
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	4a1f      	ldr	r2, [pc, #124]	@ (800499c <ADC_ConfigureBoostMode+0x1d0>)
 8004920:	4293      	cmp	r3, r2
 8004922:	d808      	bhi.n	8004936 <ADC_ConfigureBoostMode+0x16a>
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	689a      	ldr	r2, [r3, #8]
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8004932:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8004934:	e025      	b.n	8004982 <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 12500000UL)
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	4a19      	ldr	r2, [pc, #100]	@ (80049a0 <ADC_ConfigureBoostMode+0x1d4>)
 800493a:	4293      	cmp	r3, r2
 800493c:	d80a      	bhi.n	8004954 <ADC_ConfigureBoostMode+0x188>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	689b      	ldr	r3, [r3, #8]
 8004944:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004950:	609a      	str	r2, [r3, #8]
}
 8004952:	e016      	b.n	8004982 <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 25000000UL)
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	4a13      	ldr	r2, [pc, #76]	@ (80049a4 <ADC_ConfigureBoostMode+0x1d8>)
 8004958:	4293      	cmp	r3, r2
 800495a:	d80a      	bhi.n	8004972 <ADC_ConfigureBoostMode+0x1a6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	689b      	ldr	r3, [r3, #8]
 8004962:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800496e:	609a      	str	r2, [r3, #8]
}
 8004970:	e007      	b.n	8004982 <ADC_ConfigureBoostMode+0x1b6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	689a      	ldr	r2, [r3, #8]
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8004980:	609a      	str	r2, [r3, #8]
}
 8004982:	bf00      	nop
 8004984:	3710      	adds	r7, #16
 8004986:	46bd      	mov	sp, r7
 8004988:	bd80      	pop	{r7, pc}
 800498a:	bf00      	nop
 800498c:	40022000 	.word	0x40022000
 8004990:	40022100 	.word	0x40022100
 8004994:	40022300 	.word	0x40022300
 8004998:	58026300 	.word	0x58026300
 800499c:	005f5e10 	.word	0x005f5e10
 80049a0:	00bebc20 	.word	0x00bebc20
 80049a4:	017d7840 	.word	0x017d7840

080049a8 <LL_ADC_IsEnabled>:
{
 80049a8:	b480      	push	{r7}
 80049aa:	b083      	sub	sp, #12
 80049ac:	af00      	add	r7, sp, #0
 80049ae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	689b      	ldr	r3, [r3, #8]
 80049b4:	f003 0301 	and.w	r3, r3, #1
 80049b8:	2b01      	cmp	r3, #1
 80049ba:	d101      	bne.n	80049c0 <LL_ADC_IsEnabled+0x18>
 80049bc:	2301      	movs	r3, #1
 80049be:	e000      	b.n	80049c2 <LL_ADC_IsEnabled+0x1a>
 80049c0:	2300      	movs	r3, #0
}
 80049c2:	4618      	mov	r0, r3
 80049c4:	370c      	adds	r7, #12
 80049c6:	46bd      	mov	sp, r7
 80049c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049cc:	4770      	bx	lr

080049ce <LL_ADC_REG_IsConversionOngoing>:
{
 80049ce:	b480      	push	{r7}
 80049d0:	b083      	sub	sp, #12
 80049d2:	af00      	add	r7, sp, #0
 80049d4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	689b      	ldr	r3, [r3, #8]
 80049da:	f003 0304 	and.w	r3, r3, #4
 80049de:	2b04      	cmp	r3, #4
 80049e0:	d101      	bne.n	80049e6 <LL_ADC_REG_IsConversionOngoing+0x18>
 80049e2:	2301      	movs	r3, #1
 80049e4:	e000      	b.n	80049e8 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80049e6:	2300      	movs	r3, #0
}
 80049e8:	4618      	mov	r0, r3
 80049ea:	370c      	adds	r7, #12
 80049ec:	46bd      	mov	sp, r7
 80049ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049f2:	4770      	bx	lr

080049f4 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80049f4:	b480      	push	{r7}
 80049f6:	b083      	sub	sp, #12
 80049f8:	af00      	add	r7, sp, #0
 80049fa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 80049fc:	bf00      	nop
 80049fe:	370c      	adds	r7, #12
 8004a00:	46bd      	mov	sp, r7
 8004a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a06:	4770      	bx	lr

08004a08 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8004a08:	b480      	push	{r7}
 8004a0a:	b083      	sub	sp, #12
 8004a0c:	af00      	add	r7, sp, #0
 8004a0e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8004a10:	bf00      	nop
 8004a12:	370c      	adds	r7, #12
 8004a14:	46bd      	mov	sp, r7
 8004a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a1a:	4770      	bx	lr

08004a1c <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8004a1c:	b480      	push	{r7}
 8004a1e:	b083      	sub	sp, #12
 8004a20:	af00      	add	r7, sp, #0
 8004a22:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8004a24:	bf00      	nop
 8004a26:	370c      	adds	r7, #12
 8004a28:	46bd      	mov	sp, r7
 8004a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a2e:	4770      	bx	lr

08004a30 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8004a30:	b480      	push	{r7}
 8004a32:	b083      	sub	sp, #12
 8004a34:	af00      	add	r7, sp, #0
 8004a36:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8004a38:	bf00      	nop
 8004a3a:	370c      	adds	r7, #12
 8004a3c:	46bd      	mov	sp, r7
 8004a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a42:	4770      	bx	lr

08004a44 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8004a44:	b480      	push	{r7}
 8004a46:	b083      	sub	sp, #12
 8004a48:	af00      	add	r7, sp, #0
 8004a4a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8004a4c:	bf00      	nop
 8004a4e:	370c      	adds	r7, #12
 8004a50:	46bd      	mov	sp, r7
 8004a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a56:	4770      	bx	lr

08004a58 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8004a58:	b590      	push	{r4, r7, lr}
 8004a5a:	b0a3      	sub	sp, #140	@ 0x8c
 8004a5c:	af00      	add	r7, sp, #0
 8004a5e:	6078      	str	r0, [r7, #4]
 8004a60:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004a62:	2300      	movs	r3, #0
 8004a64:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004a6e:	2b01      	cmp	r3, #1
 8004a70:	d101      	bne.n	8004a76 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8004a72:	2302      	movs	r3, #2
 8004a74:	e0c1      	b.n	8004bfa <HAL_ADCEx_MultiModeConfigChannel+0x1a2>
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	2201      	movs	r2, #1
 8004a7a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8004a7e:	2300      	movs	r3, #0
 8004a80:	66fb      	str	r3, [r7, #108]	@ 0x6c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8004a82:	2300      	movs	r3, #0
 8004a84:	673b      	str	r3, [r7, #112]	@ 0x70

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	4a5e      	ldr	r2, [pc, #376]	@ (8004c04 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8004a8c:	4293      	cmp	r3, r2
 8004a8e:	d102      	bne.n	8004a96 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8004a90:	4b5d      	ldr	r3, [pc, #372]	@ (8004c08 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8004a92:	60fb      	str	r3, [r7, #12]
 8004a94:	e001      	b.n	8004a9a <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8004a96:	2300      	movs	r3, #0
 8004a98:	60fb      	str	r3, [r7, #12]

  if (tmphadcSlave.Instance == NULL)
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d10b      	bne.n	8004ab8 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004aa4:	f043 0220 	orr.w	r2, r3, #32
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	2200      	movs	r2, #0
 8004ab0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    return HAL_ERROR;
 8004ab4:	2301      	movs	r3, #1
 8004ab6:	e0a0      	b.n	8004bfa <HAL_ADCEx_MultiModeConfigChannel+0x1a2>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	4618      	mov	r0, r3
 8004abc:	f7ff ff87 	bl	80049ce <LL_ADC_REG_IsConversionOngoing>
 8004ac0:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	4618      	mov	r0, r3
 8004aca:	f7ff ff80 	bl	80049ce <LL_ADC_REG_IsConversionOngoing>
 8004ace:	4603      	mov	r3, r0
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	f040 8081 	bne.w	8004bd8 <HAL_ADCEx_MultiModeConfigChannel+0x180>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8004ad6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d17c      	bne.n	8004bd8 <HAL_ADCEx_MultiModeConfigChannel+0x180>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	4a48      	ldr	r2, [pc, #288]	@ (8004c04 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8004ae4:	4293      	cmp	r3, r2
 8004ae6:	d004      	beq.n	8004af2 <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	4a46      	ldr	r2, [pc, #280]	@ (8004c08 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8004aee:	4293      	cmp	r3, r2
 8004af0:	d101      	bne.n	8004af6 <HAL_ADCEx_MultiModeConfigChannel+0x9e>
 8004af2:	4b46      	ldr	r3, [pc, #280]	@ (8004c0c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8004af4:	e000      	b.n	8004af8 <HAL_ADCEx_MultiModeConfigChannel+0xa0>
 8004af6:	4b46      	ldr	r3, [pc, #280]	@ (8004c10 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8004af8:	67fb      	str	r3, [r7, #124]	@ 0x7c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004afa:	683b      	ldr	r3, [r7, #0]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d039      	beq.n	8004b76 <HAL_ADCEx_MultiModeConfigChannel+0x11e>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8004b02:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004b04:	689b      	ldr	r3, [r3, #8]
 8004b06:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004b0a:	683b      	ldr	r3, [r7, #0]
 8004b0c:	685b      	ldr	r3, [r3, #4]
 8004b0e:	431a      	orrs	r2, r3
 8004b10:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004b12:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	4a3a      	ldr	r2, [pc, #232]	@ (8004c04 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8004b1a:	4293      	cmp	r3, r2
 8004b1c:	d004      	beq.n	8004b28 <HAL_ADCEx_MultiModeConfigChannel+0xd0>
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	4a39      	ldr	r2, [pc, #228]	@ (8004c08 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8004b24:	4293      	cmp	r3, r2
 8004b26:	d10e      	bne.n	8004b46 <HAL_ADCEx_MultiModeConfigChannel+0xee>
 8004b28:	4836      	ldr	r0, [pc, #216]	@ (8004c04 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8004b2a:	f7ff ff3d 	bl	80049a8 <LL_ADC_IsEnabled>
 8004b2e:	4604      	mov	r4, r0
 8004b30:	4835      	ldr	r0, [pc, #212]	@ (8004c08 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8004b32:	f7ff ff39 	bl	80049a8 <LL_ADC_IsEnabled>
 8004b36:	4603      	mov	r3, r0
 8004b38:	4323      	orrs	r3, r4
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	bf0c      	ite	eq
 8004b3e:	2301      	moveq	r3, #1
 8004b40:	2300      	movne	r3, #0
 8004b42:	b2db      	uxtb	r3, r3
 8004b44:	e008      	b.n	8004b58 <HAL_ADCEx_MultiModeConfigChannel+0x100>
 8004b46:	4833      	ldr	r0, [pc, #204]	@ (8004c14 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 8004b48:	f7ff ff2e 	bl	80049a8 <LL_ADC_IsEnabled>
 8004b4c:	4603      	mov	r3, r0
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	bf0c      	ite	eq
 8004b52:	2301      	moveq	r3, #1
 8004b54:	2300      	movne	r3, #0
 8004b56:	b2db      	uxtb	r3, r3
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d047      	beq.n	8004bec <HAL_ADCEx_MultiModeConfigChannel+0x194>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8004b5c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004b5e:	689a      	ldr	r2, [r3, #8]
 8004b60:	4b2d      	ldr	r3, [pc, #180]	@ (8004c18 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8004b62:	4013      	ands	r3, r2
 8004b64:	683a      	ldr	r2, [r7, #0]
 8004b66:	6811      	ldr	r1, [r2, #0]
 8004b68:	683a      	ldr	r2, [r7, #0]
 8004b6a:	6892      	ldr	r2, [r2, #8]
 8004b6c:	430a      	orrs	r2, r1
 8004b6e:	431a      	orrs	r2, r3
 8004b70:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004b72:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004b74:	e03a      	b.n	8004bec <HAL_ADCEx_MultiModeConfigChannel+0x194>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8004b76:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004b78:	689b      	ldr	r3, [r3, #8]
 8004b7a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004b7e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004b80:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	4a1f      	ldr	r2, [pc, #124]	@ (8004c04 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8004b88:	4293      	cmp	r3, r2
 8004b8a:	d004      	beq.n	8004b96 <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	4a1d      	ldr	r2, [pc, #116]	@ (8004c08 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8004b92:	4293      	cmp	r3, r2
 8004b94:	d10e      	bne.n	8004bb4 <HAL_ADCEx_MultiModeConfigChannel+0x15c>
 8004b96:	481b      	ldr	r0, [pc, #108]	@ (8004c04 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8004b98:	f7ff ff06 	bl	80049a8 <LL_ADC_IsEnabled>
 8004b9c:	4604      	mov	r4, r0
 8004b9e:	481a      	ldr	r0, [pc, #104]	@ (8004c08 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8004ba0:	f7ff ff02 	bl	80049a8 <LL_ADC_IsEnabled>
 8004ba4:	4603      	mov	r3, r0
 8004ba6:	4323      	orrs	r3, r4
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	bf0c      	ite	eq
 8004bac:	2301      	moveq	r3, #1
 8004bae:	2300      	movne	r3, #0
 8004bb0:	b2db      	uxtb	r3, r3
 8004bb2:	e008      	b.n	8004bc6 <HAL_ADCEx_MultiModeConfigChannel+0x16e>
 8004bb4:	4817      	ldr	r0, [pc, #92]	@ (8004c14 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 8004bb6:	f7ff fef7 	bl	80049a8 <LL_ADC_IsEnabled>
 8004bba:	4603      	mov	r3, r0
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	bf0c      	ite	eq
 8004bc0:	2301      	moveq	r3, #1
 8004bc2:	2300      	movne	r3, #0
 8004bc4:	b2db      	uxtb	r3, r3
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d010      	beq.n	8004bec <HAL_ADCEx_MultiModeConfigChannel+0x194>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8004bca:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004bcc:	689a      	ldr	r2, [r3, #8]
 8004bce:	4b12      	ldr	r3, [pc, #72]	@ (8004c18 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8004bd0:	4013      	ands	r3, r2
 8004bd2:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8004bd4:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004bd6:	e009      	b.n	8004bec <HAL_ADCEx_MultiModeConfigChannel+0x194>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004bdc:	f043 0220 	orr.w	r2, r3, #32
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8004be4:	2301      	movs	r3, #1
 8004be6:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 8004bea:	e000      	b.n	8004bee <HAL_ADCEx_MultiModeConfigChannel+0x196>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004bec:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	2200      	movs	r2, #0
 8004bf2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 8004bf6:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
}
 8004bfa:	4618      	mov	r0, r3
 8004bfc:	378c      	adds	r7, #140	@ 0x8c
 8004bfe:	46bd      	mov	sp, r7
 8004c00:	bd90      	pop	{r4, r7, pc}
 8004c02:	bf00      	nop
 8004c04:	40022000 	.word	0x40022000
 8004c08:	40022100 	.word	0x40022100
 8004c0c:	40022300 	.word	0x40022300
 8004c10:	58026300 	.word	0x58026300
 8004c14:	58026000 	.word	0x58026000
 8004c18:	fffff0e0 	.word	0xfffff0e0

08004c1c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004c1c:	b480      	push	{r7}
 8004c1e:	b085      	sub	sp, #20
 8004c20:	af00      	add	r7, sp, #0
 8004c22:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	f003 0307 	and.w	r3, r3, #7
 8004c2a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004c2c:	4b0b      	ldr	r3, [pc, #44]	@ (8004c5c <__NVIC_SetPriorityGrouping+0x40>)
 8004c2e:	68db      	ldr	r3, [r3, #12]
 8004c30:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004c32:	68ba      	ldr	r2, [r7, #8]
 8004c34:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004c38:	4013      	ands	r3, r2
 8004c3a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004c40:	68bb      	ldr	r3, [r7, #8]
 8004c42:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8004c44:	4b06      	ldr	r3, [pc, #24]	@ (8004c60 <__NVIC_SetPriorityGrouping+0x44>)
 8004c46:	4313      	orrs	r3, r2
 8004c48:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004c4a:	4a04      	ldr	r2, [pc, #16]	@ (8004c5c <__NVIC_SetPriorityGrouping+0x40>)
 8004c4c:	68bb      	ldr	r3, [r7, #8]
 8004c4e:	60d3      	str	r3, [r2, #12]
}
 8004c50:	bf00      	nop
 8004c52:	3714      	adds	r7, #20
 8004c54:	46bd      	mov	sp, r7
 8004c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c5a:	4770      	bx	lr
 8004c5c:	e000ed00 	.word	0xe000ed00
 8004c60:	05fa0000 	.word	0x05fa0000

08004c64 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004c64:	b480      	push	{r7}
 8004c66:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004c68:	4b04      	ldr	r3, [pc, #16]	@ (8004c7c <__NVIC_GetPriorityGrouping+0x18>)
 8004c6a:	68db      	ldr	r3, [r3, #12]
 8004c6c:	0a1b      	lsrs	r3, r3, #8
 8004c6e:	f003 0307 	and.w	r3, r3, #7
}
 8004c72:	4618      	mov	r0, r3
 8004c74:	46bd      	mov	sp, r7
 8004c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c7a:	4770      	bx	lr
 8004c7c:	e000ed00 	.word	0xe000ed00

08004c80 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004c80:	b480      	push	{r7}
 8004c82:	b083      	sub	sp, #12
 8004c84:	af00      	add	r7, sp, #0
 8004c86:	4603      	mov	r3, r0
 8004c88:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8004c8a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	db0b      	blt.n	8004caa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004c92:	88fb      	ldrh	r3, [r7, #6]
 8004c94:	f003 021f 	and.w	r2, r3, #31
 8004c98:	4907      	ldr	r1, [pc, #28]	@ (8004cb8 <__NVIC_EnableIRQ+0x38>)
 8004c9a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004c9e:	095b      	lsrs	r3, r3, #5
 8004ca0:	2001      	movs	r0, #1
 8004ca2:	fa00 f202 	lsl.w	r2, r0, r2
 8004ca6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004caa:	bf00      	nop
 8004cac:	370c      	adds	r7, #12
 8004cae:	46bd      	mov	sp, r7
 8004cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb4:	4770      	bx	lr
 8004cb6:	bf00      	nop
 8004cb8:	e000e100 	.word	0xe000e100

08004cbc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004cbc:	b480      	push	{r7}
 8004cbe:	b083      	sub	sp, #12
 8004cc0:	af00      	add	r7, sp, #0
 8004cc2:	4603      	mov	r3, r0
 8004cc4:	6039      	str	r1, [r7, #0]
 8004cc6:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8004cc8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	db0a      	blt.n	8004ce6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004cd0:	683b      	ldr	r3, [r7, #0]
 8004cd2:	b2da      	uxtb	r2, r3
 8004cd4:	490c      	ldr	r1, [pc, #48]	@ (8004d08 <__NVIC_SetPriority+0x4c>)
 8004cd6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004cda:	0112      	lsls	r2, r2, #4
 8004cdc:	b2d2      	uxtb	r2, r2
 8004cde:	440b      	add	r3, r1
 8004ce0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004ce4:	e00a      	b.n	8004cfc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004ce6:	683b      	ldr	r3, [r7, #0]
 8004ce8:	b2da      	uxtb	r2, r3
 8004cea:	4908      	ldr	r1, [pc, #32]	@ (8004d0c <__NVIC_SetPriority+0x50>)
 8004cec:	88fb      	ldrh	r3, [r7, #6]
 8004cee:	f003 030f 	and.w	r3, r3, #15
 8004cf2:	3b04      	subs	r3, #4
 8004cf4:	0112      	lsls	r2, r2, #4
 8004cf6:	b2d2      	uxtb	r2, r2
 8004cf8:	440b      	add	r3, r1
 8004cfa:	761a      	strb	r2, [r3, #24]
}
 8004cfc:	bf00      	nop
 8004cfe:	370c      	adds	r7, #12
 8004d00:	46bd      	mov	sp, r7
 8004d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d06:	4770      	bx	lr
 8004d08:	e000e100 	.word	0xe000e100
 8004d0c:	e000ed00 	.word	0xe000ed00

08004d10 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004d10:	b480      	push	{r7}
 8004d12:	b089      	sub	sp, #36	@ 0x24
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	60f8      	str	r0, [r7, #12]
 8004d18:	60b9      	str	r1, [r7, #8]
 8004d1a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	f003 0307 	and.w	r3, r3, #7
 8004d22:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004d24:	69fb      	ldr	r3, [r7, #28]
 8004d26:	f1c3 0307 	rsb	r3, r3, #7
 8004d2a:	2b04      	cmp	r3, #4
 8004d2c:	bf28      	it	cs
 8004d2e:	2304      	movcs	r3, #4
 8004d30:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004d32:	69fb      	ldr	r3, [r7, #28]
 8004d34:	3304      	adds	r3, #4
 8004d36:	2b06      	cmp	r3, #6
 8004d38:	d902      	bls.n	8004d40 <NVIC_EncodePriority+0x30>
 8004d3a:	69fb      	ldr	r3, [r7, #28]
 8004d3c:	3b03      	subs	r3, #3
 8004d3e:	e000      	b.n	8004d42 <NVIC_EncodePriority+0x32>
 8004d40:	2300      	movs	r3, #0
 8004d42:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004d44:	f04f 32ff 	mov.w	r2, #4294967295
 8004d48:	69bb      	ldr	r3, [r7, #24]
 8004d4a:	fa02 f303 	lsl.w	r3, r2, r3
 8004d4e:	43da      	mvns	r2, r3
 8004d50:	68bb      	ldr	r3, [r7, #8]
 8004d52:	401a      	ands	r2, r3
 8004d54:	697b      	ldr	r3, [r7, #20]
 8004d56:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004d58:	f04f 31ff 	mov.w	r1, #4294967295
 8004d5c:	697b      	ldr	r3, [r7, #20]
 8004d5e:	fa01 f303 	lsl.w	r3, r1, r3
 8004d62:	43d9      	mvns	r1, r3
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004d68:	4313      	orrs	r3, r2
         );
}
 8004d6a:	4618      	mov	r0, r3
 8004d6c:	3724      	adds	r7, #36	@ 0x24
 8004d6e:	46bd      	mov	sp, r7
 8004d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d74:	4770      	bx	lr
	...

08004d78 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004d78:	b580      	push	{r7, lr}
 8004d7a:	b082      	sub	sp, #8
 8004d7c:	af00      	add	r7, sp, #0
 8004d7e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	3b01      	subs	r3, #1
 8004d84:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004d88:	d301      	bcc.n	8004d8e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004d8a:	2301      	movs	r3, #1
 8004d8c:	e00f      	b.n	8004dae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004d8e:	4a0a      	ldr	r2, [pc, #40]	@ (8004db8 <SysTick_Config+0x40>)
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	3b01      	subs	r3, #1
 8004d94:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004d96:	210f      	movs	r1, #15
 8004d98:	f04f 30ff 	mov.w	r0, #4294967295
 8004d9c:	f7ff ff8e 	bl	8004cbc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004da0:	4b05      	ldr	r3, [pc, #20]	@ (8004db8 <SysTick_Config+0x40>)
 8004da2:	2200      	movs	r2, #0
 8004da4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004da6:	4b04      	ldr	r3, [pc, #16]	@ (8004db8 <SysTick_Config+0x40>)
 8004da8:	2207      	movs	r2, #7
 8004daa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004dac:	2300      	movs	r3, #0
}
 8004dae:	4618      	mov	r0, r3
 8004db0:	3708      	adds	r7, #8
 8004db2:	46bd      	mov	sp, r7
 8004db4:	bd80      	pop	{r7, pc}
 8004db6:	bf00      	nop
 8004db8:	e000e010 	.word	0xe000e010

08004dbc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004dbc:	b580      	push	{r7, lr}
 8004dbe:	b082      	sub	sp, #8
 8004dc0:	af00      	add	r7, sp, #0
 8004dc2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004dc4:	6878      	ldr	r0, [r7, #4]
 8004dc6:	f7ff ff29 	bl	8004c1c <__NVIC_SetPriorityGrouping>
}
 8004dca:	bf00      	nop
 8004dcc:	3708      	adds	r7, #8
 8004dce:	46bd      	mov	sp, r7
 8004dd0:	bd80      	pop	{r7, pc}

08004dd2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004dd2:	b580      	push	{r7, lr}
 8004dd4:	b086      	sub	sp, #24
 8004dd6:	af00      	add	r7, sp, #0
 8004dd8:	4603      	mov	r3, r0
 8004dda:	60b9      	str	r1, [r7, #8]
 8004ddc:	607a      	str	r2, [r7, #4]
 8004dde:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004de0:	f7ff ff40 	bl	8004c64 <__NVIC_GetPriorityGrouping>
 8004de4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004de6:	687a      	ldr	r2, [r7, #4]
 8004de8:	68b9      	ldr	r1, [r7, #8]
 8004dea:	6978      	ldr	r0, [r7, #20]
 8004dec:	f7ff ff90 	bl	8004d10 <NVIC_EncodePriority>
 8004df0:	4602      	mov	r2, r0
 8004df2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004df6:	4611      	mov	r1, r2
 8004df8:	4618      	mov	r0, r3
 8004dfa:	f7ff ff5f 	bl	8004cbc <__NVIC_SetPriority>
}
 8004dfe:	bf00      	nop
 8004e00:	3718      	adds	r7, #24
 8004e02:	46bd      	mov	sp, r7
 8004e04:	bd80      	pop	{r7, pc}

08004e06 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004e06:	b580      	push	{r7, lr}
 8004e08:	b082      	sub	sp, #8
 8004e0a:	af00      	add	r7, sp, #0
 8004e0c:	4603      	mov	r3, r0
 8004e0e:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004e10:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004e14:	4618      	mov	r0, r3
 8004e16:	f7ff ff33 	bl	8004c80 <__NVIC_EnableIRQ>
}
 8004e1a:	bf00      	nop
 8004e1c:	3708      	adds	r7, #8
 8004e1e:	46bd      	mov	sp, r7
 8004e20:	bd80      	pop	{r7, pc}

08004e22 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004e22:	b580      	push	{r7, lr}
 8004e24:	b082      	sub	sp, #8
 8004e26:	af00      	add	r7, sp, #0
 8004e28:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004e2a:	6878      	ldr	r0, [r7, #4]
 8004e2c:	f7ff ffa4 	bl	8004d78 <SysTick_Config>
 8004e30:	4603      	mov	r3, r0
}
 8004e32:	4618      	mov	r0, r3
 8004e34:	3708      	adds	r7, #8
 8004e36:	46bd      	mov	sp, r7
 8004e38:	bd80      	pop	{r7, pc}
	...

08004e3c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004e3c:	b580      	push	{r7, lr}
 8004e3e:	b086      	sub	sp, #24
 8004e40:	af00      	add	r7, sp, #0
 8004e42:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8004e44:	f7fd fe1c 	bl	8002a80 <HAL_GetTick>
 8004e48:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d101      	bne.n	8004e54 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8004e50:	2301      	movs	r3, #1
 8004e52:	e312      	b.n	800547a <HAL_DMA_Init+0x63e>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	4a66      	ldr	r2, [pc, #408]	@ (8004ff4 <HAL_DMA_Init+0x1b8>)
 8004e5a:	4293      	cmp	r3, r2
 8004e5c:	d04a      	beq.n	8004ef4 <HAL_DMA_Init+0xb8>
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	4a65      	ldr	r2, [pc, #404]	@ (8004ff8 <HAL_DMA_Init+0x1bc>)
 8004e64:	4293      	cmp	r3, r2
 8004e66:	d045      	beq.n	8004ef4 <HAL_DMA_Init+0xb8>
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	4a63      	ldr	r2, [pc, #396]	@ (8004ffc <HAL_DMA_Init+0x1c0>)
 8004e6e:	4293      	cmp	r3, r2
 8004e70:	d040      	beq.n	8004ef4 <HAL_DMA_Init+0xb8>
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	4a62      	ldr	r2, [pc, #392]	@ (8005000 <HAL_DMA_Init+0x1c4>)
 8004e78:	4293      	cmp	r3, r2
 8004e7a:	d03b      	beq.n	8004ef4 <HAL_DMA_Init+0xb8>
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	4a60      	ldr	r2, [pc, #384]	@ (8005004 <HAL_DMA_Init+0x1c8>)
 8004e82:	4293      	cmp	r3, r2
 8004e84:	d036      	beq.n	8004ef4 <HAL_DMA_Init+0xb8>
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	4a5f      	ldr	r2, [pc, #380]	@ (8005008 <HAL_DMA_Init+0x1cc>)
 8004e8c:	4293      	cmp	r3, r2
 8004e8e:	d031      	beq.n	8004ef4 <HAL_DMA_Init+0xb8>
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	4a5d      	ldr	r2, [pc, #372]	@ (800500c <HAL_DMA_Init+0x1d0>)
 8004e96:	4293      	cmp	r3, r2
 8004e98:	d02c      	beq.n	8004ef4 <HAL_DMA_Init+0xb8>
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	4a5c      	ldr	r2, [pc, #368]	@ (8005010 <HAL_DMA_Init+0x1d4>)
 8004ea0:	4293      	cmp	r3, r2
 8004ea2:	d027      	beq.n	8004ef4 <HAL_DMA_Init+0xb8>
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	4a5a      	ldr	r2, [pc, #360]	@ (8005014 <HAL_DMA_Init+0x1d8>)
 8004eaa:	4293      	cmp	r3, r2
 8004eac:	d022      	beq.n	8004ef4 <HAL_DMA_Init+0xb8>
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	4a59      	ldr	r2, [pc, #356]	@ (8005018 <HAL_DMA_Init+0x1dc>)
 8004eb4:	4293      	cmp	r3, r2
 8004eb6:	d01d      	beq.n	8004ef4 <HAL_DMA_Init+0xb8>
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	4a57      	ldr	r2, [pc, #348]	@ (800501c <HAL_DMA_Init+0x1e0>)
 8004ebe:	4293      	cmp	r3, r2
 8004ec0:	d018      	beq.n	8004ef4 <HAL_DMA_Init+0xb8>
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	4a56      	ldr	r2, [pc, #344]	@ (8005020 <HAL_DMA_Init+0x1e4>)
 8004ec8:	4293      	cmp	r3, r2
 8004eca:	d013      	beq.n	8004ef4 <HAL_DMA_Init+0xb8>
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	4a54      	ldr	r2, [pc, #336]	@ (8005024 <HAL_DMA_Init+0x1e8>)
 8004ed2:	4293      	cmp	r3, r2
 8004ed4:	d00e      	beq.n	8004ef4 <HAL_DMA_Init+0xb8>
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	4a53      	ldr	r2, [pc, #332]	@ (8005028 <HAL_DMA_Init+0x1ec>)
 8004edc:	4293      	cmp	r3, r2
 8004ede:	d009      	beq.n	8004ef4 <HAL_DMA_Init+0xb8>
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	4a51      	ldr	r2, [pc, #324]	@ (800502c <HAL_DMA_Init+0x1f0>)
 8004ee6:	4293      	cmp	r3, r2
 8004ee8:	d004      	beq.n	8004ef4 <HAL_DMA_Init+0xb8>
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	4a50      	ldr	r2, [pc, #320]	@ (8005030 <HAL_DMA_Init+0x1f4>)
 8004ef0:	4293      	cmp	r3, r2
 8004ef2:	d101      	bne.n	8004ef8 <HAL_DMA_Init+0xbc>
 8004ef4:	2301      	movs	r3, #1
 8004ef6:	e000      	b.n	8004efa <HAL_DMA_Init+0xbe>
 8004ef8:	2300      	movs	r3, #0
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	f000 813c 	beq.w	8005178 <HAL_DMA_Init+0x33c>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	2202      	movs	r2, #2
 8004f04:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	2200      	movs	r2, #0
 8004f0c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	4a37      	ldr	r2, [pc, #220]	@ (8004ff4 <HAL_DMA_Init+0x1b8>)
 8004f16:	4293      	cmp	r3, r2
 8004f18:	d04a      	beq.n	8004fb0 <HAL_DMA_Init+0x174>
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	4a36      	ldr	r2, [pc, #216]	@ (8004ff8 <HAL_DMA_Init+0x1bc>)
 8004f20:	4293      	cmp	r3, r2
 8004f22:	d045      	beq.n	8004fb0 <HAL_DMA_Init+0x174>
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	4a34      	ldr	r2, [pc, #208]	@ (8004ffc <HAL_DMA_Init+0x1c0>)
 8004f2a:	4293      	cmp	r3, r2
 8004f2c:	d040      	beq.n	8004fb0 <HAL_DMA_Init+0x174>
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	4a33      	ldr	r2, [pc, #204]	@ (8005000 <HAL_DMA_Init+0x1c4>)
 8004f34:	4293      	cmp	r3, r2
 8004f36:	d03b      	beq.n	8004fb0 <HAL_DMA_Init+0x174>
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	4a31      	ldr	r2, [pc, #196]	@ (8005004 <HAL_DMA_Init+0x1c8>)
 8004f3e:	4293      	cmp	r3, r2
 8004f40:	d036      	beq.n	8004fb0 <HAL_DMA_Init+0x174>
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	4a30      	ldr	r2, [pc, #192]	@ (8005008 <HAL_DMA_Init+0x1cc>)
 8004f48:	4293      	cmp	r3, r2
 8004f4a:	d031      	beq.n	8004fb0 <HAL_DMA_Init+0x174>
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	4a2e      	ldr	r2, [pc, #184]	@ (800500c <HAL_DMA_Init+0x1d0>)
 8004f52:	4293      	cmp	r3, r2
 8004f54:	d02c      	beq.n	8004fb0 <HAL_DMA_Init+0x174>
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	4a2d      	ldr	r2, [pc, #180]	@ (8005010 <HAL_DMA_Init+0x1d4>)
 8004f5c:	4293      	cmp	r3, r2
 8004f5e:	d027      	beq.n	8004fb0 <HAL_DMA_Init+0x174>
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	4a2b      	ldr	r2, [pc, #172]	@ (8005014 <HAL_DMA_Init+0x1d8>)
 8004f66:	4293      	cmp	r3, r2
 8004f68:	d022      	beq.n	8004fb0 <HAL_DMA_Init+0x174>
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	4a2a      	ldr	r2, [pc, #168]	@ (8005018 <HAL_DMA_Init+0x1dc>)
 8004f70:	4293      	cmp	r3, r2
 8004f72:	d01d      	beq.n	8004fb0 <HAL_DMA_Init+0x174>
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	4a28      	ldr	r2, [pc, #160]	@ (800501c <HAL_DMA_Init+0x1e0>)
 8004f7a:	4293      	cmp	r3, r2
 8004f7c:	d018      	beq.n	8004fb0 <HAL_DMA_Init+0x174>
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	4a27      	ldr	r2, [pc, #156]	@ (8005020 <HAL_DMA_Init+0x1e4>)
 8004f84:	4293      	cmp	r3, r2
 8004f86:	d013      	beq.n	8004fb0 <HAL_DMA_Init+0x174>
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	4a25      	ldr	r2, [pc, #148]	@ (8005024 <HAL_DMA_Init+0x1e8>)
 8004f8e:	4293      	cmp	r3, r2
 8004f90:	d00e      	beq.n	8004fb0 <HAL_DMA_Init+0x174>
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	4a24      	ldr	r2, [pc, #144]	@ (8005028 <HAL_DMA_Init+0x1ec>)
 8004f98:	4293      	cmp	r3, r2
 8004f9a:	d009      	beq.n	8004fb0 <HAL_DMA_Init+0x174>
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	4a22      	ldr	r2, [pc, #136]	@ (800502c <HAL_DMA_Init+0x1f0>)
 8004fa2:	4293      	cmp	r3, r2
 8004fa4:	d004      	beq.n	8004fb0 <HAL_DMA_Init+0x174>
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	4a21      	ldr	r2, [pc, #132]	@ (8005030 <HAL_DMA_Init+0x1f4>)
 8004fac:	4293      	cmp	r3, r2
 8004fae:	d108      	bne.n	8004fc2 <HAL_DMA_Init+0x186>
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	681a      	ldr	r2, [r3, #0]
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	f022 0201 	bic.w	r2, r2, #1
 8004fbe:	601a      	str	r2, [r3, #0]
 8004fc0:	e007      	b.n	8004fd2 <HAL_DMA_Init+0x196>
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	681a      	ldr	r2, [r3, #0]
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	f022 0201 	bic.w	r2, r2, #1
 8004fd0:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8004fd2:	e02f      	b.n	8005034 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004fd4:	f7fd fd54 	bl	8002a80 <HAL_GetTick>
 8004fd8:	4602      	mov	r2, r0
 8004fda:	693b      	ldr	r3, [r7, #16]
 8004fdc:	1ad3      	subs	r3, r2, r3
 8004fde:	2b05      	cmp	r3, #5
 8004fe0:	d928      	bls.n	8005034 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	2220      	movs	r2, #32
 8004fe6:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	2203      	movs	r2, #3
 8004fec:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8004ff0:	2301      	movs	r3, #1
 8004ff2:	e242      	b.n	800547a <HAL_DMA_Init+0x63e>
 8004ff4:	40020010 	.word	0x40020010
 8004ff8:	40020028 	.word	0x40020028
 8004ffc:	40020040 	.word	0x40020040
 8005000:	40020058 	.word	0x40020058
 8005004:	40020070 	.word	0x40020070
 8005008:	40020088 	.word	0x40020088
 800500c:	400200a0 	.word	0x400200a0
 8005010:	400200b8 	.word	0x400200b8
 8005014:	40020410 	.word	0x40020410
 8005018:	40020428 	.word	0x40020428
 800501c:	40020440 	.word	0x40020440
 8005020:	40020458 	.word	0x40020458
 8005024:	40020470 	.word	0x40020470
 8005028:	40020488 	.word	0x40020488
 800502c:	400204a0 	.word	0x400204a0
 8005030:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	f003 0301 	and.w	r3, r3, #1
 800503e:	2b00      	cmp	r3, #0
 8005040:	d1c8      	bne.n	8004fd4 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800504a:	697a      	ldr	r2, [r7, #20]
 800504c:	4b83      	ldr	r3, [pc, #524]	@ (800525c <HAL_DMA_Init+0x420>)
 800504e:	4013      	ands	r3, r2
 8005050:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 800505a:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	691b      	ldr	r3, [r3, #16]
 8005060:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005066:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	699b      	ldr	r3, [r3, #24]
 800506c:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005072:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	6a1b      	ldr	r3, [r3, #32]
 8005078:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 800507a:	697a      	ldr	r2, [r7, #20]
 800507c:	4313      	orrs	r3, r2
 800507e:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005084:	2b04      	cmp	r3, #4
 8005086:	d107      	bne.n	8005098 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005090:	4313      	orrs	r3, r2
 8005092:	697a      	ldr	r2, [r7, #20]
 8005094:	4313      	orrs	r3, r2
 8005096:	617b      	str	r3, [r7, #20]
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	685b      	ldr	r3, [r3, #4]
 800509c:	2b28      	cmp	r3, #40	@ 0x28
 800509e:	d903      	bls.n	80050a8 <HAL_DMA_Init+0x26c>
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	685b      	ldr	r3, [r3, #4]
 80050a4:	2b2e      	cmp	r3, #46	@ 0x2e
 80050a6:	d91f      	bls.n	80050e8 <HAL_DMA_Init+0x2ac>
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	685b      	ldr	r3, [r3, #4]
 80050ac:	2b3e      	cmp	r3, #62	@ 0x3e
 80050ae:	d903      	bls.n	80050b8 <HAL_DMA_Init+0x27c>
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	685b      	ldr	r3, [r3, #4]
 80050b4:	2b42      	cmp	r3, #66	@ 0x42
 80050b6:	d917      	bls.n	80050e8 <HAL_DMA_Init+0x2ac>
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	685b      	ldr	r3, [r3, #4]
 80050bc:	2b46      	cmp	r3, #70	@ 0x46
 80050be:	d903      	bls.n	80050c8 <HAL_DMA_Init+0x28c>
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	685b      	ldr	r3, [r3, #4]
 80050c4:	2b48      	cmp	r3, #72	@ 0x48
 80050c6:	d90f      	bls.n	80050e8 <HAL_DMA_Init+0x2ac>
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	685b      	ldr	r3, [r3, #4]
 80050cc:	2b4e      	cmp	r3, #78	@ 0x4e
 80050ce:	d903      	bls.n	80050d8 <HAL_DMA_Init+0x29c>
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	685b      	ldr	r3, [r3, #4]
 80050d4:	2b52      	cmp	r3, #82	@ 0x52
 80050d6:	d907      	bls.n	80050e8 <HAL_DMA_Init+0x2ac>
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	685b      	ldr	r3, [r3, #4]
 80050dc:	2b73      	cmp	r3, #115	@ 0x73
 80050de:	d905      	bls.n	80050ec <HAL_DMA_Init+0x2b0>
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	685b      	ldr	r3, [r3, #4]
 80050e4:	2b77      	cmp	r3, #119	@ 0x77
 80050e6:	d801      	bhi.n	80050ec <HAL_DMA_Init+0x2b0>
 80050e8:	2301      	movs	r3, #1
 80050ea:	e000      	b.n	80050ee <HAL_DMA_Init+0x2b2>
 80050ec:	2300      	movs	r3, #0
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d003      	beq.n	80050fa <HAL_DMA_Init+0x2be>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 80050f2:	697b      	ldr	r3, [r7, #20]
 80050f4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80050f8:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	697a      	ldr	r2, [r7, #20]
 8005100:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	695b      	ldr	r3, [r3, #20]
 8005108:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800510a:	697b      	ldr	r3, [r7, #20]
 800510c:	f023 0307 	bic.w	r3, r3, #7
 8005110:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005116:	697a      	ldr	r2, [r7, #20]
 8005118:	4313      	orrs	r3, r2
 800511a:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005120:	2b04      	cmp	r3, #4
 8005122:	d117      	bne.n	8005154 <HAL_DMA_Init+0x318>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005128:	697a      	ldr	r2, [r7, #20]
 800512a:	4313      	orrs	r3, r2
 800512c:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005132:	2b00      	cmp	r3, #0
 8005134:	d00e      	beq.n	8005154 <HAL_DMA_Init+0x318>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005136:	6878      	ldr	r0, [r7, #4]
 8005138:	f001 fdca 	bl	8006cd0 <DMA_CheckFifoParam>
 800513c:	4603      	mov	r3, r0
 800513e:	2b00      	cmp	r3, #0
 8005140:	d008      	beq.n	8005154 <HAL_DMA_Init+0x318>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	2240      	movs	r2, #64	@ 0x40
 8005146:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	2201      	movs	r2, #1
 800514c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8005150:	2301      	movs	r3, #1
 8005152:	e192      	b.n	800547a <HAL_DMA_Init+0x63e>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	697a      	ldr	r2, [r7, #20]
 800515a:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800515c:	6878      	ldr	r0, [r7, #4]
 800515e:	f001 fd05 	bl	8006b6c <DMA_CalcBaseAndBitshift>
 8005162:	4603      	mov	r3, r0
 8005164:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800516a:	f003 031f 	and.w	r3, r3, #31
 800516e:	223f      	movs	r2, #63	@ 0x3f
 8005170:	409a      	lsls	r2, r3
 8005172:	68bb      	ldr	r3, [r7, #8]
 8005174:	609a      	str	r2, [r3, #8]
 8005176:	e0c8      	b.n	800530a <HAL_DMA_Init+0x4ce>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	4a38      	ldr	r2, [pc, #224]	@ (8005260 <HAL_DMA_Init+0x424>)
 800517e:	4293      	cmp	r3, r2
 8005180:	d022      	beq.n	80051c8 <HAL_DMA_Init+0x38c>
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	4a37      	ldr	r2, [pc, #220]	@ (8005264 <HAL_DMA_Init+0x428>)
 8005188:	4293      	cmp	r3, r2
 800518a:	d01d      	beq.n	80051c8 <HAL_DMA_Init+0x38c>
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	4a35      	ldr	r2, [pc, #212]	@ (8005268 <HAL_DMA_Init+0x42c>)
 8005192:	4293      	cmp	r3, r2
 8005194:	d018      	beq.n	80051c8 <HAL_DMA_Init+0x38c>
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	4a34      	ldr	r2, [pc, #208]	@ (800526c <HAL_DMA_Init+0x430>)
 800519c:	4293      	cmp	r3, r2
 800519e:	d013      	beq.n	80051c8 <HAL_DMA_Init+0x38c>
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	4a32      	ldr	r2, [pc, #200]	@ (8005270 <HAL_DMA_Init+0x434>)
 80051a6:	4293      	cmp	r3, r2
 80051a8:	d00e      	beq.n	80051c8 <HAL_DMA_Init+0x38c>
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	4a31      	ldr	r2, [pc, #196]	@ (8005274 <HAL_DMA_Init+0x438>)
 80051b0:	4293      	cmp	r3, r2
 80051b2:	d009      	beq.n	80051c8 <HAL_DMA_Init+0x38c>
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	4a2f      	ldr	r2, [pc, #188]	@ (8005278 <HAL_DMA_Init+0x43c>)
 80051ba:	4293      	cmp	r3, r2
 80051bc:	d004      	beq.n	80051c8 <HAL_DMA_Init+0x38c>
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	4a2e      	ldr	r2, [pc, #184]	@ (800527c <HAL_DMA_Init+0x440>)
 80051c4:	4293      	cmp	r3, r2
 80051c6:	d101      	bne.n	80051cc <HAL_DMA_Init+0x390>
 80051c8:	2301      	movs	r3, #1
 80051ca:	e000      	b.n	80051ce <HAL_DMA_Init+0x392>
 80051cc:	2300      	movs	r3, #0
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	f000 8092 	beq.w	80052f8 <HAL_DMA_Init+0x4bc>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	4a21      	ldr	r2, [pc, #132]	@ (8005260 <HAL_DMA_Init+0x424>)
 80051da:	4293      	cmp	r3, r2
 80051dc:	d021      	beq.n	8005222 <HAL_DMA_Init+0x3e6>
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	4a20      	ldr	r2, [pc, #128]	@ (8005264 <HAL_DMA_Init+0x428>)
 80051e4:	4293      	cmp	r3, r2
 80051e6:	d01c      	beq.n	8005222 <HAL_DMA_Init+0x3e6>
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	4a1e      	ldr	r2, [pc, #120]	@ (8005268 <HAL_DMA_Init+0x42c>)
 80051ee:	4293      	cmp	r3, r2
 80051f0:	d017      	beq.n	8005222 <HAL_DMA_Init+0x3e6>
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	4a1d      	ldr	r2, [pc, #116]	@ (800526c <HAL_DMA_Init+0x430>)
 80051f8:	4293      	cmp	r3, r2
 80051fa:	d012      	beq.n	8005222 <HAL_DMA_Init+0x3e6>
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	4a1b      	ldr	r2, [pc, #108]	@ (8005270 <HAL_DMA_Init+0x434>)
 8005202:	4293      	cmp	r3, r2
 8005204:	d00d      	beq.n	8005222 <HAL_DMA_Init+0x3e6>
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	4a1a      	ldr	r2, [pc, #104]	@ (8005274 <HAL_DMA_Init+0x438>)
 800520c:	4293      	cmp	r3, r2
 800520e:	d008      	beq.n	8005222 <HAL_DMA_Init+0x3e6>
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	4a18      	ldr	r2, [pc, #96]	@ (8005278 <HAL_DMA_Init+0x43c>)
 8005216:	4293      	cmp	r3, r2
 8005218:	d003      	beq.n	8005222 <HAL_DMA_Init+0x3e6>
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	4a17      	ldr	r2, [pc, #92]	@ (800527c <HAL_DMA_Init+0x440>)
 8005220:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	2202      	movs	r2, #2
 8005226:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	2200      	movs	r2, #0
 800522e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 800523a:	697a      	ldr	r2, [r7, #20]
 800523c:	4b10      	ldr	r3, [pc, #64]	@ (8005280 <HAL_DMA_Init+0x444>)
 800523e:	4013      	ands	r3, r2
 8005240:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	689b      	ldr	r3, [r3, #8]
 8005246:	2b40      	cmp	r3, #64	@ 0x40
 8005248:	d01c      	beq.n	8005284 <HAL_DMA_Init+0x448>
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	689b      	ldr	r3, [r3, #8]
 800524e:	2b80      	cmp	r3, #128	@ 0x80
 8005250:	d102      	bne.n	8005258 <HAL_DMA_Init+0x41c>
 8005252:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8005256:	e016      	b.n	8005286 <HAL_DMA_Init+0x44a>
 8005258:	2300      	movs	r3, #0
 800525a:	e014      	b.n	8005286 <HAL_DMA_Init+0x44a>
 800525c:	fe10803f 	.word	0xfe10803f
 8005260:	58025408 	.word	0x58025408
 8005264:	5802541c 	.word	0x5802541c
 8005268:	58025430 	.word	0x58025430
 800526c:	58025444 	.word	0x58025444
 8005270:	58025458 	.word	0x58025458
 8005274:	5802546c 	.word	0x5802546c
 8005278:	58025480 	.word	0x58025480
 800527c:	58025494 	.word	0x58025494
 8005280:	fffe000f 	.word	0xfffe000f
 8005284:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8005286:	687a      	ldr	r2, [r7, #4]
 8005288:	68d2      	ldr	r2, [r2, #12]
 800528a:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800528c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	691b      	ldr	r3, [r3, #16]
 8005292:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8005294:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	695b      	ldr	r3, [r3, #20]
 800529a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 800529c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	699b      	ldr	r3, [r3, #24]
 80052a2:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80052a4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	69db      	ldr	r3, [r3, #28]
 80052aa:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80052ac:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	6a1b      	ldr	r3, [r3, #32]
 80052b2:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80052b4:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80052b6:	697a      	ldr	r2, [r7, #20]
 80052b8:	4313      	orrs	r3, r2
 80052ba:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	697a      	ldr	r2, [r7, #20]
 80052c2:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	461a      	mov	r2, r3
 80052ca:	4b6e      	ldr	r3, [pc, #440]	@ (8005484 <HAL_DMA_Init+0x648>)
 80052cc:	4413      	add	r3, r2
 80052ce:	4a6e      	ldr	r2, [pc, #440]	@ (8005488 <HAL_DMA_Init+0x64c>)
 80052d0:	fba2 2303 	umull	r2, r3, r2, r3
 80052d4:	091b      	lsrs	r3, r3, #4
 80052d6:	009a      	lsls	r2, r3, #2
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80052dc:	6878      	ldr	r0, [r7, #4]
 80052de:	f001 fc45 	bl	8006b6c <DMA_CalcBaseAndBitshift>
 80052e2:	4603      	mov	r3, r0
 80052e4:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80052ea:	f003 031f 	and.w	r3, r3, #31
 80052ee:	2201      	movs	r2, #1
 80052f0:	409a      	lsls	r2, r3
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	605a      	str	r2, [r3, #4]
 80052f6:	e008      	b.n	800530a <HAL_DMA_Init+0x4ce>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	2240      	movs	r2, #64	@ 0x40
 80052fc:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	2203      	movs	r2, #3
 8005302:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 8005306:	2301      	movs	r3, #1
 8005308:	e0b7      	b.n	800547a <HAL_DMA_Init+0x63e>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	4a5f      	ldr	r2, [pc, #380]	@ (800548c <HAL_DMA_Init+0x650>)
 8005310:	4293      	cmp	r3, r2
 8005312:	d072      	beq.n	80053fa <HAL_DMA_Init+0x5be>
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	4a5d      	ldr	r2, [pc, #372]	@ (8005490 <HAL_DMA_Init+0x654>)
 800531a:	4293      	cmp	r3, r2
 800531c:	d06d      	beq.n	80053fa <HAL_DMA_Init+0x5be>
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	4a5c      	ldr	r2, [pc, #368]	@ (8005494 <HAL_DMA_Init+0x658>)
 8005324:	4293      	cmp	r3, r2
 8005326:	d068      	beq.n	80053fa <HAL_DMA_Init+0x5be>
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	4a5a      	ldr	r2, [pc, #360]	@ (8005498 <HAL_DMA_Init+0x65c>)
 800532e:	4293      	cmp	r3, r2
 8005330:	d063      	beq.n	80053fa <HAL_DMA_Init+0x5be>
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	4a59      	ldr	r2, [pc, #356]	@ (800549c <HAL_DMA_Init+0x660>)
 8005338:	4293      	cmp	r3, r2
 800533a:	d05e      	beq.n	80053fa <HAL_DMA_Init+0x5be>
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	4a57      	ldr	r2, [pc, #348]	@ (80054a0 <HAL_DMA_Init+0x664>)
 8005342:	4293      	cmp	r3, r2
 8005344:	d059      	beq.n	80053fa <HAL_DMA_Init+0x5be>
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	4a56      	ldr	r2, [pc, #344]	@ (80054a4 <HAL_DMA_Init+0x668>)
 800534c:	4293      	cmp	r3, r2
 800534e:	d054      	beq.n	80053fa <HAL_DMA_Init+0x5be>
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	4a54      	ldr	r2, [pc, #336]	@ (80054a8 <HAL_DMA_Init+0x66c>)
 8005356:	4293      	cmp	r3, r2
 8005358:	d04f      	beq.n	80053fa <HAL_DMA_Init+0x5be>
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	4a53      	ldr	r2, [pc, #332]	@ (80054ac <HAL_DMA_Init+0x670>)
 8005360:	4293      	cmp	r3, r2
 8005362:	d04a      	beq.n	80053fa <HAL_DMA_Init+0x5be>
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	4a51      	ldr	r2, [pc, #324]	@ (80054b0 <HAL_DMA_Init+0x674>)
 800536a:	4293      	cmp	r3, r2
 800536c:	d045      	beq.n	80053fa <HAL_DMA_Init+0x5be>
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	4a50      	ldr	r2, [pc, #320]	@ (80054b4 <HAL_DMA_Init+0x678>)
 8005374:	4293      	cmp	r3, r2
 8005376:	d040      	beq.n	80053fa <HAL_DMA_Init+0x5be>
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	4a4e      	ldr	r2, [pc, #312]	@ (80054b8 <HAL_DMA_Init+0x67c>)
 800537e:	4293      	cmp	r3, r2
 8005380:	d03b      	beq.n	80053fa <HAL_DMA_Init+0x5be>
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	4a4d      	ldr	r2, [pc, #308]	@ (80054bc <HAL_DMA_Init+0x680>)
 8005388:	4293      	cmp	r3, r2
 800538a:	d036      	beq.n	80053fa <HAL_DMA_Init+0x5be>
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	4a4b      	ldr	r2, [pc, #300]	@ (80054c0 <HAL_DMA_Init+0x684>)
 8005392:	4293      	cmp	r3, r2
 8005394:	d031      	beq.n	80053fa <HAL_DMA_Init+0x5be>
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	4a4a      	ldr	r2, [pc, #296]	@ (80054c4 <HAL_DMA_Init+0x688>)
 800539c:	4293      	cmp	r3, r2
 800539e:	d02c      	beq.n	80053fa <HAL_DMA_Init+0x5be>
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	4a48      	ldr	r2, [pc, #288]	@ (80054c8 <HAL_DMA_Init+0x68c>)
 80053a6:	4293      	cmp	r3, r2
 80053a8:	d027      	beq.n	80053fa <HAL_DMA_Init+0x5be>
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	4a47      	ldr	r2, [pc, #284]	@ (80054cc <HAL_DMA_Init+0x690>)
 80053b0:	4293      	cmp	r3, r2
 80053b2:	d022      	beq.n	80053fa <HAL_DMA_Init+0x5be>
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	4a45      	ldr	r2, [pc, #276]	@ (80054d0 <HAL_DMA_Init+0x694>)
 80053ba:	4293      	cmp	r3, r2
 80053bc:	d01d      	beq.n	80053fa <HAL_DMA_Init+0x5be>
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	4a44      	ldr	r2, [pc, #272]	@ (80054d4 <HAL_DMA_Init+0x698>)
 80053c4:	4293      	cmp	r3, r2
 80053c6:	d018      	beq.n	80053fa <HAL_DMA_Init+0x5be>
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	4a42      	ldr	r2, [pc, #264]	@ (80054d8 <HAL_DMA_Init+0x69c>)
 80053ce:	4293      	cmp	r3, r2
 80053d0:	d013      	beq.n	80053fa <HAL_DMA_Init+0x5be>
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	4a41      	ldr	r2, [pc, #260]	@ (80054dc <HAL_DMA_Init+0x6a0>)
 80053d8:	4293      	cmp	r3, r2
 80053da:	d00e      	beq.n	80053fa <HAL_DMA_Init+0x5be>
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	4a3f      	ldr	r2, [pc, #252]	@ (80054e0 <HAL_DMA_Init+0x6a4>)
 80053e2:	4293      	cmp	r3, r2
 80053e4:	d009      	beq.n	80053fa <HAL_DMA_Init+0x5be>
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	4a3e      	ldr	r2, [pc, #248]	@ (80054e4 <HAL_DMA_Init+0x6a8>)
 80053ec:	4293      	cmp	r3, r2
 80053ee:	d004      	beq.n	80053fa <HAL_DMA_Init+0x5be>
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	4a3c      	ldr	r2, [pc, #240]	@ (80054e8 <HAL_DMA_Init+0x6ac>)
 80053f6:	4293      	cmp	r3, r2
 80053f8:	d101      	bne.n	80053fe <HAL_DMA_Init+0x5c2>
 80053fa:	2301      	movs	r3, #1
 80053fc:	e000      	b.n	8005400 <HAL_DMA_Init+0x5c4>
 80053fe:	2300      	movs	r3, #0
 8005400:	2b00      	cmp	r3, #0
 8005402:	d032      	beq.n	800546a <HAL_DMA_Init+0x62e>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8005404:	6878      	ldr	r0, [r7, #4]
 8005406:	f001 fcdf 	bl	8006dc8 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	689b      	ldr	r3, [r3, #8]
 800540e:	2b80      	cmp	r3, #128	@ 0x80
 8005410:	d102      	bne.n	8005418 <HAL_DMA_Init+0x5dc>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	2200      	movs	r2, #0
 8005416:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	685a      	ldr	r2, [r3, #4]
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005420:	b2d2      	uxtb	r2, r2
 8005422:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005428:	687a      	ldr	r2, [r7, #4]
 800542a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 800542c:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	685b      	ldr	r3, [r3, #4]
 8005432:	2b00      	cmp	r3, #0
 8005434:	d010      	beq.n	8005458 <HAL_DMA_Init+0x61c>
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	685b      	ldr	r3, [r3, #4]
 800543a:	2b08      	cmp	r3, #8
 800543c:	d80c      	bhi.n	8005458 <HAL_DMA_Init+0x61c>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800543e:	6878      	ldr	r0, [r7, #4]
 8005440:	f001 fd5c 	bl	8006efc <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005448:	2200      	movs	r2, #0
 800544a:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005450:	687a      	ldr	r2, [r7, #4]
 8005452:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8005454:	605a      	str	r2, [r3, #4]
 8005456:	e008      	b.n	800546a <HAL_DMA_Init+0x62e>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	2200      	movs	r2, #0
 800545c:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	2200      	movs	r2, #0
 8005462:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	2200      	movs	r2, #0
 8005468:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	2200      	movs	r2, #0
 800546e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	2201      	movs	r2, #1
 8005474:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8005478:	2300      	movs	r3, #0
}
 800547a:	4618      	mov	r0, r3
 800547c:	3718      	adds	r7, #24
 800547e:	46bd      	mov	sp, r7
 8005480:	bd80      	pop	{r7, pc}
 8005482:	bf00      	nop
 8005484:	a7fdabf8 	.word	0xa7fdabf8
 8005488:	cccccccd 	.word	0xcccccccd
 800548c:	40020010 	.word	0x40020010
 8005490:	40020028 	.word	0x40020028
 8005494:	40020040 	.word	0x40020040
 8005498:	40020058 	.word	0x40020058
 800549c:	40020070 	.word	0x40020070
 80054a0:	40020088 	.word	0x40020088
 80054a4:	400200a0 	.word	0x400200a0
 80054a8:	400200b8 	.word	0x400200b8
 80054ac:	40020410 	.word	0x40020410
 80054b0:	40020428 	.word	0x40020428
 80054b4:	40020440 	.word	0x40020440
 80054b8:	40020458 	.word	0x40020458
 80054bc:	40020470 	.word	0x40020470
 80054c0:	40020488 	.word	0x40020488
 80054c4:	400204a0 	.word	0x400204a0
 80054c8:	400204b8 	.word	0x400204b8
 80054cc:	58025408 	.word	0x58025408
 80054d0:	5802541c 	.word	0x5802541c
 80054d4:	58025430 	.word	0x58025430
 80054d8:	58025444 	.word	0x58025444
 80054dc:	58025458 	.word	0x58025458
 80054e0:	5802546c 	.word	0x5802546c
 80054e4:	58025480 	.word	0x58025480
 80054e8:	58025494 	.word	0x58025494

080054ec <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80054ec:	b580      	push	{r7, lr}
 80054ee:	b086      	sub	sp, #24
 80054f0:	af00      	add	r7, sp, #0
 80054f2:	60f8      	str	r0, [r7, #12]
 80054f4:	60b9      	str	r1, [r7, #8]
 80054f6:	607a      	str	r2, [r7, #4]
 80054f8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80054fa:	2300      	movs	r3, #0
 80054fc:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	2b00      	cmp	r3, #0
 8005502:	d101      	bne.n	8005508 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8005504:	2301      	movs	r3, #1
 8005506:	e226      	b.n	8005956 <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800550e:	2b01      	cmp	r3, #1
 8005510:	d101      	bne.n	8005516 <HAL_DMA_Start_IT+0x2a>
 8005512:	2302      	movs	r3, #2
 8005514:	e21f      	b.n	8005956 <HAL_DMA_Start_IT+0x46a>
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	2201      	movs	r2, #1
 800551a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005524:	b2db      	uxtb	r3, r3
 8005526:	2b01      	cmp	r3, #1
 8005528:	f040 820a 	bne.w	8005940 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	2202      	movs	r2, #2
 8005530:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	2200      	movs	r2, #0
 8005538:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	4a68      	ldr	r2, [pc, #416]	@ (80056e0 <HAL_DMA_Start_IT+0x1f4>)
 8005540:	4293      	cmp	r3, r2
 8005542:	d04a      	beq.n	80055da <HAL_DMA_Start_IT+0xee>
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	4a66      	ldr	r2, [pc, #408]	@ (80056e4 <HAL_DMA_Start_IT+0x1f8>)
 800554a:	4293      	cmp	r3, r2
 800554c:	d045      	beq.n	80055da <HAL_DMA_Start_IT+0xee>
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	4a65      	ldr	r2, [pc, #404]	@ (80056e8 <HAL_DMA_Start_IT+0x1fc>)
 8005554:	4293      	cmp	r3, r2
 8005556:	d040      	beq.n	80055da <HAL_DMA_Start_IT+0xee>
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	4a63      	ldr	r2, [pc, #396]	@ (80056ec <HAL_DMA_Start_IT+0x200>)
 800555e:	4293      	cmp	r3, r2
 8005560:	d03b      	beq.n	80055da <HAL_DMA_Start_IT+0xee>
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	4a62      	ldr	r2, [pc, #392]	@ (80056f0 <HAL_DMA_Start_IT+0x204>)
 8005568:	4293      	cmp	r3, r2
 800556a:	d036      	beq.n	80055da <HAL_DMA_Start_IT+0xee>
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	4a60      	ldr	r2, [pc, #384]	@ (80056f4 <HAL_DMA_Start_IT+0x208>)
 8005572:	4293      	cmp	r3, r2
 8005574:	d031      	beq.n	80055da <HAL_DMA_Start_IT+0xee>
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	4a5f      	ldr	r2, [pc, #380]	@ (80056f8 <HAL_DMA_Start_IT+0x20c>)
 800557c:	4293      	cmp	r3, r2
 800557e:	d02c      	beq.n	80055da <HAL_DMA_Start_IT+0xee>
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	4a5d      	ldr	r2, [pc, #372]	@ (80056fc <HAL_DMA_Start_IT+0x210>)
 8005586:	4293      	cmp	r3, r2
 8005588:	d027      	beq.n	80055da <HAL_DMA_Start_IT+0xee>
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	4a5c      	ldr	r2, [pc, #368]	@ (8005700 <HAL_DMA_Start_IT+0x214>)
 8005590:	4293      	cmp	r3, r2
 8005592:	d022      	beq.n	80055da <HAL_DMA_Start_IT+0xee>
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	4a5a      	ldr	r2, [pc, #360]	@ (8005704 <HAL_DMA_Start_IT+0x218>)
 800559a:	4293      	cmp	r3, r2
 800559c:	d01d      	beq.n	80055da <HAL_DMA_Start_IT+0xee>
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	4a59      	ldr	r2, [pc, #356]	@ (8005708 <HAL_DMA_Start_IT+0x21c>)
 80055a4:	4293      	cmp	r3, r2
 80055a6:	d018      	beq.n	80055da <HAL_DMA_Start_IT+0xee>
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	4a57      	ldr	r2, [pc, #348]	@ (800570c <HAL_DMA_Start_IT+0x220>)
 80055ae:	4293      	cmp	r3, r2
 80055b0:	d013      	beq.n	80055da <HAL_DMA_Start_IT+0xee>
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	4a56      	ldr	r2, [pc, #344]	@ (8005710 <HAL_DMA_Start_IT+0x224>)
 80055b8:	4293      	cmp	r3, r2
 80055ba:	d00e      	beq.n	80055da <HAL_DMA_Start_IT+0xee>
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	4a54      	ldr	r2, [pc, #336]	@ (8005714 <HAL_DMA_Start_IT+0x228>)
 80055c2:	4293      	cmp	r3, r2
 80055c4:	d009      	beq.n	80055da <HAL_DMA_Start_IT+0xee>
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	4a53      	ldr	r2, [pc, #332]	@ (8005718 <HAL_DMA_Start_IT+0x22c>)
 80055cc:	4293      	cmp	r3, r2
 80055ce:	d004      	beq.n	80055da <HAL_DMA_Start_IT+0xee>
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	4a51      	ldr	r2, [pc, #324]	@ (800571c <HAL_DMA_Start_IT+0x230>)
 80055d6:	4293      	cmp	r3, r2
 80055d8:	d108      	bne.n	80055ec <HAL_DMA_Start_IT+0x100>
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	681a      	ldr	r2, [r3, #0]
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	f022 0201 	bic.w	r2, r2, #1
 80055e8:	601a      	str	r2, [r3, #0]
 80055ea:	e007      	b.n	80055fc <HAL_DMA_Start_IT+0x110>
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	681a      	ldr	r2, [r3, #0]
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	f022 0201 	bic.w	r2, r2, #1
 80055fa:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80055fc:	683b      	ldr	r3, [r7, #0]
 80055fe:	687a      	ldr	r2, [r7, #4]
 8005600:	68b9      	ldr	r1, [r7, #8]
 8005602:	68f8      	ldr	r0, [r7, #12]
 8005604:	f001 f906 	bl	8006814 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	4a34      	ldr	r2, [pc, #208]	@ (80056e0 <HAL_DMA_Start_IT+0x1f4>)
 800560e:	4293      	cmp	r3, r2
 8005610:	d04a      	beq.n	80056a8 <HAL_DMA_Start_IT+0x1bc>
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	4a33      	ldr	r2, [pc, #204]	@ (80056e4 <HAL_DMA_Start_IT+0x1f8>)
 8005618:	4293      	cmp	r3, r2
 800561a:	d045      	beq.n	80056a8 <HAL_DMA_Start_IT+0x1bc>
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	4a31      	ldr	r2, [pc, #196]	@ (80056e8 <HAL_DMA_Start_IT+0x1fc>)
 8005622:	4293      	cmp	r3, r2
 8005624:	d040      	beq.n	80056a8 <HAL_DMA_Start_IT+0x1bc>
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	4a30      	ldr	r2, [pc, #192]	@ (80056ec <HAL_DMA_Start_IT+0x200>)
 800562c:	4293      	cmp	r3, r2
 800562e:	d03b      	beq.n	80056a8 <HAL_DMA_Start_IT+0x1bc>
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	4a2e      	ldr	r2, [pc, #184]	@ (80056f0 <HAL_DMA_Start_IT+0x204>)
 8005636:	4293      	cmp	r3, r2
 8005638:	d036      	beq.n	80056a8 <HAL_DMA_Start_IT+0x1bc>
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	4a2d      	ldr	r2, [pc, #180]	@ (80056f4 <HAL_DMA_Start_IT+0x208>)
 8005640:	4293      	cmp	r3, r2
 8005642:	d031      	beq.n	80056a8 <HAL_DMA_Start_IT+0x1bc>
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	4a2b      	ldr	r2, [pc, #172]	@ (80056f8 <HAL_DMA_Start_IT+0x20c>)
 800564a:	4293      	cmp	r3, r2
 800564c:	d02c      	beq.n	80056a8 <HAL_DMA_Start_IT+0x1bc>
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	4a2a      	ldr	r2, [pc, #168]	@ (80056fc <HAL_DMA_Start_IT+0x210>)
 8005654:	4293      	cmp	r3, r2
 8005656:	d027      	beq.n	80056a8 <HAL_DMA_Start_IT+0x1bc>
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	4a28      	ldr	r2, [pc, #160]	@ (8005700 <HAL_DMA_Start_IT+0x214>)
 800565e:	4293      	cmp	r3, r2
 8005660:	d022      	beq.n	80056a8 <HAL_DMA_Start_IT+0x1bc>
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	4a27      	ldr	r2, [pc, #156]	@ (8005704 <HAL_DMA_Start_IT+0x218>)
 8005668:	4293      	cmp	r3, r2
 800566a:	d01d      	beq.n	80056a8 <HAL_DMA_Start_IT+0x1bc>
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	4a25      	ldr	r2, [pc, #148]	@ (8005708 <HAL_DMA_Start_IT+0x21c>)
 8005672:	4293      	cmp	r3, r2
 8005674:	d018      	beq.n	80056a8 <HAL_DMA_Start_IT+0x1bc>
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	4a24      	ldr	r2, [pc, #144]	@ (800570c <HAL_DMA_Start_IT+0x220>)
 800567c:	4293      	cmp	r3, r2
 800567e:	d013      	beq.n	80056a8 <HAL_DMA_Start_IT+0x1bc>
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	4a22      	ldr	r2, [pc, #136]	@ (8005710 <HAL_DMA_Start_IT+0x224>)
 8005686:	4293      	cmp	r3, r2
 8005688:	d00e      	beq.n	80056a8 <HAL_DMA_Start_IT+0x1bc>
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	4a21      	ldr	r2, [pc, #132]	@ (8005714 <HAL_DMA_Start_IT+0x228>)
 8005690:	4293      	cmp	r3, r2
 8005692:	d009      	beq.n	80056a8 <HAL_DMA_Start_IT+0x1bc>
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	4a1f      	ldr	r2, [pc, #124]	@ (8005718 <HAL_DMA_Start_IT+0x22c>)
 800569a:	4293      	cmp	r3, r2
 800569c:	d004      	beq.n	80056a8 <HAL_DMA_Start_IT+0x1bc>
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	4a1e      	ldr	r2, [pc, #120]	@ (800571c <HAL_DMA_Start_IT+0x230>)
 80056a4:	4293      	cmp	r3, r2
 80056a6:	d101      	bne.n	80056ac <HAL_DMA_Start_IT+0x1c0>
 80056a8:	2301      	movs	r3, #1
 80056aa:	e000      	b.n	80056ae <HAL_DMA_Start_IT+0x1c2>
 80056ac:	2300      	movs	r3, #0
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d036      	beq.n	8005720 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	f023 021e 	bic.w	r2, r3, #30
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	f042 0216 	orr.w	r2, r2, #22
 80056c4:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d03e      	beq.n	800574c <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	681a      	ldr	r2, [r3, #0]
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	f042 0208 	orr.w	r2, r2, #8
 80056dc:	601a      	str	r2, [r3, #0]
 80056de:	e035      	b.n	800574c <HAL_DMA_Start_IT+0x260>
 80056e0:	40020010 	.word	0x40020010
 80056e4:	40020028 	.word	0x40020028
 80056e8:	40020040 	.word	0x40020040
 80056ec:	40020058 	.word	0x40020058
 80056f0:	40020070 	.word	0x40020070
 80056f4:	40020088 	.word	0x40020088
 80056f8:	400200a0 	.word	0x400200a0
 80056fc:	400200b8 	.word	0x400200b8
 8005700:	40020410 	.word	0x40020410
 8005704:	40020428 	.word	0x40020428
 8005708:	40020440 	.word	0x40020440
 800570c:	40020458 	.word	0x40020458
 8005710:	40020470 	.word	0x40020470
 8005714:	40020488 	.word	0x40020488
 8005718:	400204a0 	.word	0x400204a0
 800571c:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	f023 020e 	bic.w	r2, r3, #14
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	f042 020a 	orr.w	r2, r2, #10
 8005732:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005738:	2b00      	cmp	r3, #0
 800573a:	d007      	beq.n	800574c <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	681a      	ldr	r2, [r3, #0]
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	f042 0204 	orr.w	r2, r2, #4
 800574a:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	4a83      	ldr	r2, [pc, #524]	@ (8005960 <HAL_DMA_Start_IT+0x474>)
 8005752:	4293      	cmp	r3, r2
 8005754:	d072      	beq.n	800583c <HAL_DMA_Start_IT+0x350>
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	4a82      	ldr	r2, [pc, #520]	@ (8005964 <HAL_DMA_Start_IT+0x478>)
 800575c:	4293      	cmp	r3, r2
 800575e:	d06d      	beq.n	800583c <HAL_DMA_Start_IT+0x350>
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	4a80      	ldr	r2, [pc, #512]	@ (8005968 <HAL_DMA_Start_IT+0x47c>)
 8005766:	4293      	cmp	r3, r2
 8005768:	d068      	beq.n	800583c <HAL_DMA_Start_IT+0x350>
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	4a7f      	ldr	r2, [pc, #508]	@ (800596c <HAL_DMA_Start_IT+0x480>)
 8005770:	4293      	cmp	r3, r2
 8005772:	d063      	beq.n	800583c <HAL_DMA_Start_IT+0x350>
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	4a7d      	ldr	r2, [pc, #500]	@ (8005970 <HAL_DMA_Start_IT+0x484>)
 800577a:	4293      	cmp	r3, r2
 800577c:	d05e      	beq.n	800583c <HAL_DMA_Start_IT+0x350>
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	4a7c      	ldr	r2, [pc, #496]	@ (8005974 <HAL_DMA_Start_IT+0x488>)
 8005784:	4293      	cmp	r3, r2
 8005786:	d059      	beq.n	800583c <HAL_DMA_Start_IT+0x350>
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	4a7a      	ldr	r2, [pc, #488]	@ (8005978 <HAL_DMA_Start_IT+0x48c>)
 800578e:	4293      	cmp	r3, r2
 8005790:	d054      	beq.n	800583c <HAL_DMA_Start_IT+0x350>
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	4a79      	ldr	r2, [pc, #484]	@ (800597c <HAL_DMA_Start_IT+0x490>)
 8005798:	4293      	cmp	r3, r2
 800579a:	d04f      	beq.n	800583c <HAL_DMA_Start_IT+0x350>
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	4a77      	ldr	r2, [pc, #476]	@ (8005980 <HAL_DMA_Start_IT+0x494>)
 80057a2:	4293      	cmp	r3, r2
 80057a4:	d04a      	beq.n	800583c <HAL_DMA_Start_IT+0x350>
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	4a76      	ldr	r2, [pc, #472]	@ (8005984 <HAL_DMA_Start_IT+0x498>)
 80057ac:	4293      	cmp	r3, r2
 80057ae:	d045      	beq.n	800583c <HAL_DMA_Start_IT+0x350>
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	4a74      	ldr	r2, [pc, #464]	@ (8005988 <HAL_DMA_Start_IT+0x49c>)
 80057b6:	4293      	cmp	r3, r2
 80057b8:	d040      	beq.n	800583c <HAL_DMA_Start_IT+0x350>
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	4a73      	ldr	r2, [pc, #460]	@ (800598c <HAL_DMA_Start_IT+0x4a0>)
 80057c0:	4293      	cmp	r3, r2
 80057c2:	d03b      	beq.n	800583c <HAL_DMA_Start_IT+0x350>
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	4a71      	ldr	r2, [pc, #452]	@ (8005990 <HAL_DMA_Start_IT+0x4a4>)
 80057ca:	4293      	cmp	r3, r2
 80057cc:	d036      	beq.n	800583c <HAL_DMA_Start_IT+0x350>
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	4a70      	ldr	r2, [pc, #448]	@ (8005994 <HAL_DMA_Start_IT+0x4a8>)
 80057d4:	4293      	cmp	r3, r2
 80057d6:	d031      	beq.n	800583c <HAL_DMA_Start_IT+0x350>
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	4a6e      	ldr	r2, [pc, #440]	@ (8005998 <HAL_DMA_Start_IT+0x4ac>)
 80057de:	4293      	cmp	r3, r2
 80057e0:	d02c      	beq.n	800583c <HAL_DMA_Start_IT+0x350>
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	4a6d      	ldr	r2, [pc, #436]	@ (800599c <HAL_DMA_Start_IT+0x4b0>)
 80057e8:	4293      	cmp	r3, r2
 80057ea:	d027      	beq.n	800583c <HAL_DMA_Start_IT+0x350>
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	4a6b      	ldr	r2, [pc, #428]	@ (80059a0 <HAL_DMA_Start_IT+0x4b4>)
 80057f2:	4293      	cmp	r3, r2
 80057f4:	d022      	beq.n	800583c <HAL_DMA_Start_IT+0x350>
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	4a6a      	ldr	r2, [pc, #424]	@ (80059a4 <HAL_DMA_Start_IT+0x4b8>)
 80057fc:	4293      	cmp	r3, r2
 80057fe:	d01d      	beq.n	800583c <HAL_DMA_Start_IT+0x350>
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	4a68      	ldr	r2, [pc, #416]	@ (80059a8 <HAL_DMA_Start_IT+0x4bc>)
 8005806:	4293      	cmp	r3, r2
 8005808:	d018      	beq.n	800583c <HAL_DMA_Start_IT+0x350>
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	4a67      	ldr	r2, [pc, #412]	@ (80059ac <HAL_DMA_Start_IT+0x4c0>)
 8005810:	4293      	cmp	r3, r2
 8005812:	d013      	beq.n	800583c <HAL_DMA_Start_IT+0x350>
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	4a65      	ldr	r2, [pc, #404]	@ (80059b0 <HAL_DMA_Start_IT+0x4c4>)
 800581a:	4293      	cmp	r3, r2
 800581c:	d00e      	beq.n	800583c <HAL_DMA_Start_IT+0x350>
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	4a64      	ldr	r2, [pc, #400]	@ (80059b4 <HAL_DMA_Start_IT+0x4c8>)
 8005824:	4293      	cmp	r3, r2
 8005826:	d009      	beq.n	800583c <HAL_DMA_Start_IT+0x350>
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	4a62      	ldr	r2, [pc, #392]	@ (80059b8 <HAL_DMA_Start_IT+0x4cc>)
 800582e:	4293      	cmp	r3, r2
 8005830:	d004      	beq.n	800583c <HAL_DMA_Start_IT+0x350>
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	4a61      	ldr	r2, [pc, #388]	@ (80059bc <HAL_DMA_Start_IT+0x4d0>)
 8005838:	4293      	cmp	r3, r2
 800583a:	d101      	bne.n	8005840 <HAL_DMA_Start_IT+0x354>
 800583c:	2301      	movs	r3, #1
 800583e:	e000      	b.n	8005842 <HAL_DMA_Start_IT+0x356>
 8005840:	2300      	movs	r3, #0
 8005842:	2b00      	cmp	r3, #0
 8005844:	d01a      	beq.n	800587c <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005850:	2b00      	cmp	r3, #0
 8005852:	d007      	beq.n	8005864 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005858:	681a      	ldr	r2, [r3, #0]
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800585e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005862:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005868:	2b00      	cmp	r3, #0
 800586a:	d007      	beq.n	800587c <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005870:	681a      	ldr	r2, [r3, #0]
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005876:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800587a:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	4a37      	ldr	r2, [pc, #220]	@ (8005960 <HAL_DMA_Start_IT+0x474>)
 8005882:	4293      	cmp	r3, r2
 8005884:	d04a      	beq.n	800591c <HAL_DMA_Start_IT+0x430>
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	4a36      	ldr	r2, [pc, #216]	@ (8005964 <HAL_DMA_Start_IT+0x478>)
 800588c:	4293      	cmp	r3, r2
 800588e:	d045      	beq.n	800591c <HAL_DMA_Start_IT+0x430>
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	4a34      	ldr	r2, [pc, #208]	@ (8005968 <HAL_DMA_Start_IT+0x47c>)
 8005896:	4293      	cmp	r3, r2
 8005898:	d040      	beq.n	800591c <HAL_DMA_Start_IT+0x430>
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	4a33      	ldr	r2, [pc, #204]	@ (800596c <HAL_DMA_Start_IT+0x480>)
 80058a0:	4293      	cmp	r3, r2
 80058a2:	d03b      	beq.n	800591c <HAL_DMA_Start_IT+0x430>
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	4a31      	ldr	r2, [pc, #196]	@ (8005970 <HAL_DMA_Start_IT+0x484>)
 80058aa:	4293      	cmp	r3, r2
 80058ac:	d036      	beq.n	800591c <HAL_DMA_Start_IT+0x430>
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	4a30      	ldr	r2, [pc, #192]	@ (8005974 <HAL_DMA_Start_IT+0x488>)
 80058b4:	4293      	cmp	r3, r2
 80058b6:	d031      	beq.n	800591c <HAL_DMA_Start_IT+0x430>
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	4a2e      	ldr	r2, [pc, #184]	@ (8005978 <HAL_DMA_Start_IT+0x48c>)
 80058be:	4293      	cmp	r3, r2
 80058c0:	d02c      	beq.n	800591c <HAL_DMA_Start_IT+0x430>
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	4a2d      	ldr	r2, [pc, #180]	@ (800597c <HAL_DMA_Start_IT+0x490>)
 80058c8:	4293      	cmp	r3, r2
 80058ca:	d027      	beq.n	800591c <HAL_DMA_Start_IT+0x430>
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	4a2b      	ldr	r2, [pc, #172]	@ (8005980 <HAL_DMA_Start_IT+0x494>)
 80058d2:	4293      	cmp	r3, r2
 80058d4:	d022      	beq.n	800591c <HAL_DMA_Start_IT+0x430>
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	4a2a      	ldr	r2, [pc, #168]	@ (8005984 <HAL_DMA_Start_IT+0x498>)
 80058dc:	4293      	cmp	r3, r2
 80058de:	d01d      	beq.n	800591c <HAL_DMA_Start_IT+0x430>
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	4a28      	ldr	r2, [pc, #160]	@ (8005988 <HAL_DMA_Start_IT+0x49c>)
 80058e6:	4293      	cmp	r3, r2
 80058e8:	d018      	beq.n	800591c <HAL_DMA_Start_IT+0x430>
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	4a27      	ldr	r2, [pc, #156]	@ (800598c <HAL_DMA_Start_IT+0x4a0>)
 80058f0:	4293      	cmp	r3, r2
 80058f2:	d013      	beq.n	800591c <HAL_DMA_Start_IT+0x430>
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	4a25      	ldr	r2, [pc, #148]	@ (8005990 <HAL_DMA_Start_IT+0x4a4>)
 80058fa:	4293      	cmp	r3, r2
 80058fc:	d00e      	beq.n	800591c <HAL_DMA_Start_IT+0x430>
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	4a24      	ldr	r2, [pc, #144]	@ (8005994 <HAL_DMA_Start_IT+0x4a8>)
 8005904:	4293      	cmp	r3, r2
 8005906:	d009      	beq.n	800591c <HAL_DMA_Start_IT+0x430>
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	4a22      	ldr	r2, [pc, #136]	@ (8005998 <HAL_DMA_Start_IT+0x4ac>)
 800590e:	4293      	cmp	r3, r2
 8005910:	d004      	beq.n	800591c <HAL_DMA_Start_IT+0x430>
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	4a21      	ldr	r2, [pc, #132]	@ (800599c <HAL_DMA_Start_IT+0x4b0>)
 8005918:	4293      	cmp	r3, r2
 800591a:	d108      	bne.n	800592e <HAL_DMA_Start_IT+0x442>
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	681a      	ldr	r2, [r3, #0]
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	f042 0201 	orr.w	r2, r2, #1
 800592a:	601a      	str	r2, [r3, #0]
 800592c:	e012      	b.n	8005954 <HAL_DMA_Start_IT+0x468>
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	681a      	ldr	r2, [r3, #0]
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	f042 0201 	orr.w	r2, r2, #1
 800593c:	601a      	str	r2, [r3, #0]
 800593e:	e009      	b.n	8005954 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005946:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	2200      	movs	r2, #0
 800594c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 8005950:	2301      	movs	r3, #1
 8005952:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8005954:	7dfb      	ldrb	r3, [r7, #23]
}
 8005956:	4618      	mov	r0, r3
 8005958:	3718      	adds	r7, #24
 800595a:	46bd      	mov	sp, r7
 800595c:	bd80      	pop	{r7, pc}
 800595e:	bf00      	nop
 8005960:	40020010 	.word	0x40020010
 8005964:	40020028 	.word	0x40020028
 8005968:	40020040 	.word	0x40020040
 800596c:	40020058 	.word	0x40020058
 8005970:	40020070 	.word	0x40020070
 8005974:	40020088 	.word	0x40020088
 8005978:	400200a0 	.word	0x400200a0
 800597c:	400200b8 	.word	0x400200b8
 8005980:	40020410 	.word	0x40020410
 8005984:	40020428 	.word	0x40020428
 8005988:	40020440 	.word	0x40020440
 800598c:	40020458 	.word	0x40020458
 8005990:	40020470 	.word	0x40020470
 8005994:	40020488 	.word	0x40020488
 8005998:	400204a0 	.word	0x400204a0
 800599c:	400204b8 	.word	0x400204b8
 80059a0:	58025408 	.word	0x58025408
 80059a4:	5802541c 	.word	0x5802541c
 80059a8:	58025430 	.word	0x58025430
 80059ac:	58025444 	.word	0x58025444
 80059b0:	58025458 	.word	0x58025458
 80059b4:	5802546c 	.word	0x5802546c
 80059b8:	58025480 	.word	0x58025480
 80059bc:	58025494 	.word	0x58025494

080059c0 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80059c0:	b580      	push	{r7, lr}
 80059c2:	b08a      	sub	sp, #40	@ 0x28
 80059c4:	af00      	add	r7, sp, #0
 80059c6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 80059c8:	2300      	movs	r3, #0
 80059ca:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 80059cc:	4b67      	ldr	r3, [pc, #412]	@ (8005b6c <HAL_DMA_IRQHandler+0x1ac>)
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	4a67      	ldr	r2, [pc, #412]	@ (8005b70 <HAL_DMA_IRQHandler+0x1b0>)
 80059d2:	fba2 2303 	umull	r2, r3, r2, r3
 80059d6:	0a9b      	lsrs	r3, r3, #10
 80059d8:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80059de:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80059e4:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 80059e6:	6a3b      	ldr	r3, [r7, #32]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 80059ec:	69fb      	ldr	r3, [r7, #28]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	4a5f      	ldr	r2, [pc, #380]	@ (8005b74 <HAL_DMA_IRQHandler+0x1b4>)
 80059f8:	4293      	cmp	r3, r2
 80059fa:	d04a      	beq.n	8005a92 <HAL_DMA_IRQHandler+0xd2>
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	4a5d      	ldr	r2, [pc, #372]	@ (8005b78 <HAL_DMA_IRQHandler+0x1b8>)
 8005a02:	4293      	cmp	r3, r2
 8005a04:	d045      	beq.n	8005a92 <HAL_DMA_IRQHandler+0xd2>
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	4a5c      	ldr	r2, [pc, #368]	@ (8005b7c <HAL_DMA_IRQHandler+0x1bc>)
 8005a0c:	4293      	cmp	r3, r2
 8005a0e:	d040      	beq.n	8005a92 <HAL_DMA_IRQHandler+0xd2>
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	4a5a      	ldr	r2, [pc, #360]	@ (8005b80 <HAL_DMA_IRQHandler+0x1c0>)
 8005a16:	4293      	cmp	r3, r2
 8005a18:	d03b      	beq.n	8005a92 <HAL_DMA_IRQHandler+0xd2>
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	4a59      	ldr	r2, [pc, #356]	@ (8005b84 <HAL_DMA_IRQHandler+0x1c4>)
 8005a20:	4293      	cmp	r3, r2
 8005a22:	d036      	beq.n	8005a92 <HAL_DMA_IRQHandler+0xd2>
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	4a57      	ldr	r2, [pc, #348]	@ (8005b88 <HAL_DMA_IRQHandler+0x1c8>)
 8005a2a:	4293      	cmp	r3, r2
 8005a2c:	d031      	beq.n	8005a92 <HAL_DMA_IRQHandler+0xd2>
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	4a56      	ldr	r2, [pc, #344]	@ (8005b8c <HAL_DMA_IRQHandler+0x1cc>)
 8005a34:	4293      	cmp	r3, r2
 8005a36:	d02c      	beq.n	8005a92 <HAL_DMA_IRQHandler+0xd2>
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	4a54      	ldr	r2, [pc, #336]	@ (8005b90 <HAL_DMA_IRQHandler+0x1d0>)
 8005a3e:	4293      	cmp	r3, r2
 8005a40:	d027      	beq.n	8005a92 <HAL_DMA_IRQHandler+0xd2>
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	4a53      	ldr	r2, [pc, #332]	@ (8005b94 <HAL_DMA_IRQHandler+0x1d4>)
 8005a48:	4293      	cmp	r3, r2
 8005a4a:	d022      	beq.n	8005a92 <HAL_DMA_IRQHandler+0xd2>
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	4a51      	ldr	r2, [pc, #324]	@ (8005b98 <HAL_DMA_IRQHandler+0x1d8>)
 8005a52:	4293      	cmp	r3, r2
 8005a54:	d01d      	beq.n	8005a92 <HAL_DMA_IRQHandler+0xd2>
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	4a50      	ldr	r2, [pc, #320]	@ (8005b9c <HAL_DMA_IRQHandler+0x1dc>)
 8005a5c:	4293      	cmp	r3, r2
 8005a5e:	d018      	beq.n	8005a92 <HAL_DMA_IRQHandler+0xd2>
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	4a4e      	ldr	r2, [pc, #312]	@ (8005ba0 <HAL_DMA_IRQHandler+0x1e0>)
 8005a66:	4293      	cmp	r3, r2
 8005a68:	d013      	beq.n	8005a92 <HAL_DMA_IRQHandler+0xd2>
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	4a4d      	ldr	r2, [pc, #308]	@ (8005ba4 <HAL_DMA_IRQHandler+0x1e4>)
 8005a70:	4293      	cmp	r3, r2
 8005a72:	d00e      	beq.n	8005a92 <HAL_DMA_IRQHandler+0xd2>
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	4a4b      	ldr	r2, [pc, #300]	@ (8005ba8 <HAL_DMA_IRQHandler+0x1e8>)
 8005a7a:	4293      	cmp	r3, r2
 8005a7c:	d009      	beq.n	8005a92 <HAL_DMA_IRQHandler+0xd2>
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	4a4a      	ldr	r2, [pc, #296]	@ (8005bac <HAL_DMA_IRQHandler+0x1ec>)
 8005a84:	4293      	cmp	r3, r2
 8005a86:	d004      	beq.n	8005a92 <HAL_DMA_IRQHandler+0xd2>
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	4a48      	ldr	r2, [pc, #288]	@ (8005bb0 <HAL_DMA_IRQHandler+0x1f0>)
 8005a8e:	4293      	cmp	r3, r2
 8005a90:	d101      	bne.n	8005a96 <HAL_DMA_IRQHandler+0xd6>
 8005a92:	2301      	movs	r3, #1
 8005a94:	e000      	b.n	8005a98 <HAL_DMA_IRQHandler+0xd8>
 8005a96:	2300      	movs	r3, #0
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	f000 842b 	beq.w	80062f4 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005aa2:	f003 031f 	and.w	r3, r3, #31
 8005aa6:	2208      	movs	r2, #8
 8005aa8:	409a      	lsls	r2, r3
 8005aaa:	69bb      	ldr	r3, [r7, #24]
 8005aac:	4013      	ands	r3, r2
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	f000 80a2 	beq.w	8005bf8 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	4a2e      	ldr	r2, [pc, #184]	@ (8005b74 <HAL_DMA_IRQHandler+0x1b4>)
 8005aba:	4293      	cmp	r3, r2
 8005abc:	d04a      	beq.n	8005b54 <HAL_DMA_IRQHandler+0x194>
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	4a2d      	ldr	r2, [pc, #180]	@ (8005b78 <HAL_DMA_IRQHandler+0x1b8>)
 8005ac4:	4293      	cmp	r3, r2
 8005ac6:	d045      	beq.n	8005b54 <HAL_DMA_IRQHandler+0x194>
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	4a2b      	ldr	r2, [pc, #172]	@ (8005b7c <HAL_DMA_IRQHandler+0x1bc>)
 8005ace:	4293      	cmp	r3, r2
 8005ad0:	d040      	beq.n	8005b54 <HAL_DMA_IRQHandler+0x194>
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	4a2a      	ldr	r2, [pc, #168]	@ (8005b80 <HAL_DMA_IRQHandler+0x1c0>)
 8005ad8:	4293      	cmp	r3, r2
 8005ada:	d03b      	beq.n	8005b54 <HAL_DMA_IRQHandler+0x194>
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	4a28      	ldr	r2, [pc, #160]	@ (8005b84 <HAL_DMA_IRQHandler+0x1c4>)
 8005ae2:	4293      	cmp	r3, r2
 8005ae4:	d036      	beq.n	8005b54 <HAL_DMA_IRQHandler+0x194>
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	4a27      	ldr	r2, [pc, #156]	@ (8005b88 <HAL_DMA_IRQHandler+0x1c8>)
 8005aec:	4293      	cmp	r3, r2
 8005aee:	d031      	beq.n	8005b54 <HAL_DMA_IRQHandler+0x194>
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	4a25      	ldr	r2, [pc, #148]	@ (8005b8c <HAL_DMA_IRQHandler+0x1cc>)
 8005af6:	4293      	cmp	r3, r2
 8005af8:	d02c      	beq.n	8005b54 <HAL_DMA_IRQHandler+0x194>
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	4a24      	ldr	r2, [pc, #144]	@ (8005b90 <HAL_DMA_IRQHandler+0x1d0>)
 8005b00:	4293      	cmp	r3, r2
 8005b02:	d027      	beq.n	8005b54 <HAL_DMA_IRQHandler+0x194>
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	4a22      	ldr	r2, [pc, #136]	@ (8005b94 <HAL_DMA_IRQHandler+0x1d4>)
 8005b0a:	4293      	cmp	r3, r2
 8005b0c:	d022      	beq.n	8005b54 <HAL_DMA_IRQHandler+0x194>
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	4a21      	ldr	r2, [pc, #132]	@ (8005b98 <HAL_DMA_IRQHandler+0x1d8>)
 8005b14:	4293      	cmp	r3, r2
 8005b16:	d01d      	beq.n	8005b54 <HAL_DMA_IRQHandler+0x194>
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	4a1f      	ldr	r2, [pc, #124]	@ (8005b9c <HAL_DMA_IRQHandler+0x1dc>)
 8005b1e:	4293      	cmp	r3, r2
 8005b20:	d018      	beq.n	8005b54 <HAL_DMA_IRQHandler+0x194>
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	4a1e      	ldr	r2, [pc, #120]	@ (8005ba0 <HAL_DMA_IRQHandler+0x1e0>)
 8005b28:	4293      	cmp	r3, r2
 8005b2a:	d013      	beq.n	8005b54 <HAL_DMA_IRQHandler+0x194>
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	4a1c      	ldr	r2, [pc, #112]	@ (8005ba4 <HAL_DMA_IRQHandler+0x1e4>)
 8005b32:	4293      	cmp	r3, r2
 8005b34:	d00e      	beq.n	8005b54 <HAL_DMA_IRQHandler+0x194>
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	4a1b      	ldr	r2, [pc, #108]	@ (8005ba8 <HAL_DMA_IRQHandler+0x1e8>)
 8005b3c:	4293      	cmp	r3, r2
 8005b3e:	d009      	beq.n	8005b54 <HAL_DMA_IRQHandler+0x194>
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	4a19      	ldr	r2, [pc, #100]	@ (8005bac <HAL_DMA_IRQHandler+0x1ec>)
 8005b46:	4293      	cmp	r3, r2
 8005b48:	d004      	beq.n	8005b54 <HAL_DMA_IRQHandler+0x194>
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	4a18      	ldr	r2, [pc, #96]	@ (8005bb0 <HAL_DMA_IRQHandler+0x1f0>)
 8005b50:	4293      	cmp	r3, r2
 8005b52:	d12f      	bne.n	8005bb4 <HAL_DMA_IRQHandler+0x1f4>
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	f003 0304 	and.w	r3, r3, #4
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	bf14      	ite	ne
 8005b62:	2301      	movne	r3, #1
 8005b64:	2300      	moveq	r3, #0
 8005b66:	b2db      	uxtb	r3, r3
 8005b68:	e02e      	b.n	8005bc8 <HAL_DMA_IRQHandler+0x208>
 8005b6a:	bf00      	nop
 8005b6c:	2400000c 	.word	0x2400000c
 8005b70:	1b4e81b5 	.word	0x1b4e81b5
 8005b74:	40020010 	.word	0x40020010
 8005b78:	40020028 	.word	0x40020028
 8005b7c:	40020040 	.word	0x40020040
 8005b80:	40020058 	.word	0x40020058
 8005b84:	40020070 	.word	0x40020070
 8005b88:	40020088 	.word	0x40020088
 8005b8c:	400200a0 	.word	0x400200a0
 8005b90:	400200b8 	.word	0x400200b8
 8005b94:	40020410 	.word	0x40020410
 8005b98:	40020428 	.word	0x40020428
 8005b9c:	40020440 	.word	0x40020440
 8005ba0:	40020458 	.word	0x40020458
 8005ba4:	40020470 	.word	0x40020470
 8005ba8:	40020488 	.word	0x40020488
 8005bac:	400204a0 	.word	0x400204a0
 8005bb0:	400204b8 	.word	0x400204b8
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	f003 0308 	and.w	r3, r3, #8
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	bf14      	ite	ne
 8005bc2:	2301      	movne	r3, #1
 8005bc4:	2300      	moveq	r3, #0
 8005bc6:	b2db      	uxtb	r3, r3
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d015      	beq.n	8005bf8 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	681a      	ldr	r2, [r3, #0]
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	f022 0204 	bic.w	r2, r2, #4
 8005bda:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005be0:	f003 031f 	and.w	r3, r3, #31
 8005be4:	2208      	movs	r2, #8
 8005be6:	409a      	lsls	r2, r3
 8005be8:	6a3b      	ldr	r3, [r7, #32]
 8005bea:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005bf0:	f043 0201 	orr.w	r2, r3, #1
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005bfc:	f003 031f 	and.w	r3, r3, #31
 8005c00:	69ba      	ldr	r2, [r7, #24]
 8005c02:	fa22 f303 	lsr.w	r3, r2, r3
 8005c06:	f003 0301 	and.w	r3, r3, #1
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d06e      	beq.n	8005cec <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	4a69      	ldr	r2, [pc, #420]	@ (8005db8 <HAL_DMA_IRQHandler+0x3f8>)
 8005c14:	4293      	cmp	r3, r2
 8005c16:	d04a      	beq.n	8005cae <HAL_DMA_IRQHandler+0x2ee>
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	4a67      	ldr	r2, [pc, #412]	@ (8005dbc <HAL_DMA_IRQHandler+0x3fc>)
 8005c1e:	4293      	cmp	r3, r2
 8005c20:	d045      	beq.n	8005cae <HAL_DMA_IRQHandler+0x2ee>
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	4a66      	ldr	r2, [pc, #408]	@ (8005dc0 <HAL_DMA_IRQHandler+0x400>)
 8005c28:	4293      	cmp	r3, r2
 8005c2a:	d040      	beq.n	8005cae <HAL_DMA_IRQHandler+0x2ee>
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	4a64      	ldr	r2, [pc, #400]	@ (8005dc4 <HAL_DMA_IRQHandler+0x404>)
 8005c32:	4293      	cmp	r3, r2
 8005c34:	d03b      	beq.n	8005cae <HAL_DMA_IRQHandler+0x2ee>
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	4a63      	ldr	r2, [pc, #396]	@ (8005dc8 <HAL_DMA_IRQHandler+0x408>)
 8005c3c:	4293      	cmp	r3, r2
 8005c3e:	d036      	beq.n	8005cae <HAL_DMA_IRQHandler+0x2ee>
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	4a61      	ldr	r2, [pc, #388]	@ (8005dcc <HAL_DMA_IRQHandler+0x40c>)
 8005c46:	4293      	cmp	r3, r2
 8005c48:	d031      	beq.n	8005cae <HAL_DMA_IRQHandler+0x2ee>
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	4a60      	ldr	r2, [pc, #384]	@ (8005dd0 <HAL_DMA_IRQHandler+0x410>)
 8005c50:	4293      	cmp	r3, r2
 8005c52:	d02c      	beq.n	8005cae <HAL_DMA_IRQHandler+0x2ee>
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	4a5e      	ldr	r2, [pc, #376]	@ (8005dd4 <HAL_DMA_IRQHandler+0x414>)
 8005c5a:	4293      	cmp	r3, r2
 8005c5c:	d027      	beq.n	8005cae <HAL_DMA_IRQHandler+0x2ee>
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	4a5d      	ldr	r2, [pc, #372]	@ (8005dd8 <HAL_DMA_IRQHandler+0x418>)
 8005c64:	4293      	cmp	r3, r2
 8005c66:	d022      	beq.n	8005cae <HAL_DMA_IRQHandler+0x2ee>
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	4a5b      	ldr	r2, [pc, #364]	@ (8005ddc <HAL_DMA_IRQHandler+0x41c>)
 8005c6e:	4293      	cmp	r3, r2
 8005c70:	d01d      	beq.n	8005cae <HAL_DMA_IRQHandler+0x2ee>
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	4a5a      	ldr	r2, [pc, #360]	@ (8005de0 <HAL_DMA_IRQHandler+0x420>)
 8005c78:	4293      	cmp	r3, r2
 8005c7a:	d018      	beq.n	8005cae <HAL_DMA_IRQHandler+0x2ee>
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	4a58      	ldr	r2, [pc, #352]	@ (8005de4 <HAL_DMA_IRQHandler+0x424>)
 8005c82:	4293      	cmp	r3, r2
 8005c84:	d013      	beq.n	8005cae <HAL_DMA_IRQHandler+0x2ee>
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	4a57      	ldr	r2, [pc, #348]	@ (8005de8 <HAL_DMA_IRQHandler+0x428>)
 8005c8c:	4293      	cmp	r3, r2
 8005c8e:	d00e      	beq.n	8005cae <HAL_DMA_IRQHandler+0x2ee>
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	4a55      	ldr	r2, [pc, #340]	@ (8005dec <HAL_DMA_IRQHandler+0x42c>)
 8005c96:	4293      	cmp	r3, r2
 8005c98:	d009      	beq.n	8005cae <HAL_DMA_IRQHandler+0x2ee>
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	4a54      	ldr	r2, [pc, #336]	@ (8005df0 <HAL_DMA_IRQHandler+0x430>)
 8005ca0:	4293      	cmp	r3, r2
 8005ca2:	d004      	beq.n	8005cae <HAL_DMA_IRQHandler+0x2ee>
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	4a52      	ldr	r2, [pc, #328]	@ (8005df4 <HAL_DMA_IRQHandler+0x434>)
 8005caa:	4293      	cmp	r3, r2
 8005cac:	d10a      	bne.n	8005cc4 <HAL_DMA_IRQHandler+0x304>
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	695b      	ldr	r3, [r3, #20]
 8005cb4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	bf14      	ite	ne
 8005cbc:	2301      	movne	r3, #1
 8005cbe:	2300      	moveq	r3, #0
 8005cc0:	b2db      	uxtb	r3, r3
 8005cc2:	e003      	b.n	8005ccc <HAL_DMA_IRQHandler+0x30c>
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	2300      	movs	r3, #0
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d00d      	beq.n	8005cec <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005cd4:	f003 031f 	and.w	r3, r3, #31
 8005cd8:	2201      	movs	r2, #1
 8005cda:	409a      	lsls	r2, r3
 8005cdc:	6a3b      	ldr	r3, [r7, #32]
 8005cde:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ce4:	f043 0202 	orr.w	r2, r3, #2
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005cf0:	f003 031f 	and.w	r3, r3, #31
 8005cf4:	2204      	movs	r2, #4
 8005cf6:	409a      	lsls	r2, r3
 8005cf8:	69bb      	ldr	r3, [r7, #24]
 8005cfa:	4013      	ands	r3, r2
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	f000 808f 	beq.w	8005e20 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	4a2c      	ldr	r2, [pc, #176]	@ (8005db8 <HAL_DMA_IRQHandler+0x3f8>)
 8005d08:	4293      	cmp	r3, r2
 8005d0a:	d04a      	beq.n	8005da2 <HAL_DMA_IRQHandler+0x3e2>
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	4a2a      	ldr	r2, [pc, #168]	@ (8005dbc <HAL_DMA_IRQHandler+0x3fc>)
 8005d12:	4293      	cmp	r3, r2
 8005d14:	d045      	beq.n	8005da2 <HAL_DMA_IRQHandler+0x3e2>
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	4a29      	ldr	r2, [pc, #164]	@ (8005dc0 <HAL_DMA_IRQHandler+0x400>)
 8005d1c:	4293      	cmp	r3, r2
 8005d1e:	d040      	beq.n	8005da2 <HAL_DMA_IRQHandler+0x3e2>
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	4a27      	ldr	r2, [pc, #156]	@ (8005dc4 <HAL_DMA_IRQHandler+0x404>)
 8005d26:	4293      	cmp	r3, r2
 8005d28:	d03b      	beq.n	8005da2 <HAL_DMA_IRQHandler+0x3e2>
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	4a26      	ldr	r2, [pc, #152]	@ (8005dc8 <HAL_DMA_IRQHandler+0x408>)
 8005d30:	4293      	cmp	r3, r2
 8005d32:	d036      	beq.n	8005da2 <HAL_DMA_IRQHandler+0x3e2>
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	4a24      	ldr	r2, [pc, #144]	@ (8005dcc <HAL_DMA_IRQHandler+0x40c>)
 8005d3a:	4293      	cmp	r3, r2
 8005d3c:	d031      	beq.n	8005da2 <HAL_DMA_IRQHandler+0x3e2>
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	4a23      	ldr	r2, [pc, #140]	@ (8005dd0 <HAL_DMA_IRQHandler+0x410>)
 8005d44:	4293      	cmp	r3, r2
 8005d46:	d02c      	beq.n	8005da2 <HAL_DMA_IRQHandler+0x3e2>
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	4a21      	ldr	r2, [pc, #132]	@ (8005dd4 <HAL_DMA_IRQHandler+0x414>)
 8005d4e:	4293      	cmp	r3, r2
 8005d50:	d027      	beq.n	8005da2 <HAL_DMA_IRQHandler+0x3e2>
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	4a20      	ldr	r2, [pc, #128]	@ (8005dd8 <HAL_DMA_IRQHandler+0x418>)
 8005d58:	4293      	cmp	r3, r2
 8005d5a:	d022      	beq.n	8005da2 <HAL_DMA_IRQHandler+0x3e2>
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	4a1e      	ldr	r2, [pc, #120]	@ (8005ddc <HAL_DMA_IRQHandler+0x41c>)
 8005d62:	4293      	cmp	r3, r2
 8005d64:	d01d      	beq.n	8005da2 <HAL_DMA_IRQHandler+0x3e2>
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	4a1d      	ldr	r2, [pc, #116]	@ (8005de0 <HAL_DMA_IRQHandler+0x420>)
 8005d6c:	4293      	cmp	r3, r2
 8005d6e:	d018      	beq.n	8005da2 <HAL_DMA_IRQHandler+0x3e2>
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	4a1b      	ldr	r2, [pc, #108]	@ (8005de4 <HAL_DMA_IRQHandler+0x424>)
 8005d76:	4293      	cmp	r3, r2
 8005d78:	d013      	beq.n	8005da2 <HAL_DMA_IRQHandler+0x3e2>
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	4a1a      	ldr	r2, [pc, #104]	@ (8005de8 <HAL_DMA_IRQHandler+0x428>)
 8005d80:	4293      	cmp	r3, r2
 8005d82:	d00e      	beq.n	8005da2 <HAL_DMA_IRQHandler+0x3e2>
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	4a18      	ldr	r2, [pc, #96]	@ (8005dec <HAL_DMA_IRQHandler+0x42c>)
 8005d8a:	4293      	cmp	r3, r2
 8005d8c:	d009      	beq.n	8005da2 <HAL_DMA_IRQHandler+0x3e2>
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	4a17      	ldr	r2, [pc, #92]	@ (8005df0 <HAL_DMA_IRQHandler+0x430>)
 8005d94:	4293      	cmp	r3, r2
 8005d96:	d004      	beq.n	8005da2 <HAL_DMA_IRQHandler+0x3e2>
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	4a15      	ldr	r2, [pc, #84]	@ (8005df4 <HAL_DMA_IRQHandler+0x434>)
 8005d9e:	4293      	cmp	r3, r2
 8005da0:	d12a      	bne.n	8005df8 <HAL_DMA_IRQHandler+0x438>
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	f003 0302 	and.w	r3, r3, #2
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	bf14      	ite	ne
 8005db0:	2301      	movne	r3, #1
 8005db2:	2300      	moveq	r3, #0
 8005db4:	b2db      	uxtb	r3, r3
 8005db6:	e023      	b.n	8005e00 <HAL_DMA_IRQHandler+0x440>
 8005db8:	40020010 	.word	0x40020010
 8005dbc:	40020028 	.word	0x40020028
 8005dc0:	40020040 	.word	0x40020040
 8005dc4:	40020058 	.word	0x40020058
 8005dc8:	40020070 	.word	0x40020070
 8005dcc:	40020088 	.word	0x40020088
 8005dd0:	400200a0 	.word	0x400200a0
 8005dd4:	400200b8 	.word	0x400200b8
 8005dd8:	40020410 	.word	0x40020410
 8005ddc:	40020428 	.word	0x40020428
 8005de0:	40020440 	.word	0x40020440
 8005de4:	40020458 	.word	0x40020458
 8005de8:	40020470 	.word	0x40020470
 8005dec:	40020488 	.word	0x40020488
 8005df0:	400204a0 	.word	0x400204a0
 8005df4:	400204b8 	.word	0x400204b8
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	2300      	movs	r3, #0
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d00d      	beq.n	8005e20 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e08:	f003 031f 	and.w	r3, r3, #31
 8005e0c:	2204      	movs	r2, #4
 8005e0e:	409a      	lsls	r2, r3
 8005e10:	6a3b      	ldr	r3, [r7, #32]
 8005e12:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e18:	f043 0204 	orr.w	r2, r3, #4
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e24:	f003 031f 	and.w	r3, r3, #31
 8005e28:	2210      	movs	r2, #16
 8005e2a:	409a      	lsls	r2, r3
 8005e2c:	69bb      	ldr	r3, [r7, #24]
 8005e2e:	4013      	ands	r3, r2
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	f000 80a6 	beq.w	8005f82 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	4a85      	ldr	r2, [pc, #532]	@ (8006050 <HAL_DMA_IRQHandler+0x690>)
 8005e3c:	4293      	cmp	r3, r2
 8005e3e:	d04a      	beq.n	8005ed6 <HAL_DMA_IRQHandler+0x516>
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	4a83      	ldr	r2, [pc, #524]	@ (8006054 <HAL_DMA_IRQHandler+0x694>)
 8005e46:	4293      	cmp	r3, r2
 8005e48:	d045      	beq.n	8005ed6 <HAL_DMA_IRQHandler+0x516>
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	4a82      	ldr	r2, [pc, #520]	@ (8006058 <HAL_DMA_IRQHandler+0x698>)
 8005e50:	4293      	cmp	r3, r2
 8005e52:	d040      	beq.n	8005ed6 <HAL_DMA_IRQHandler+0x516>
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	4a80      	ldr	r2, [pc, #512]	@ (800605c <HAL_DMA_IRQHandler+0x69c>)
 8005e5a:	4293      	cmp	r3, r2
 8005e5c:	d03b      	beq.n	8005ed6 <HAL_DMA_IRQHandler+0x516>
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	4a7f      	ldr	r2, [pc, #508]	@ (8006060 <HAL_DMA_IRQHandler+0x6a0>)
 8005e64:	4293      	cmp	r3, r2
 8005e66:	d036      	beq.n	8005ed6 <HAL_DMA_IRQHandler+0x516>
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	4a7d      	ldr	r2, [pc, #500]	@ (8006064 <HAL_DMA_IRQHandler+0x6a4>)
 8005e6e:	4293      	cmp	r3, r2
 8005e70:	d031      	beq.n	8005ed6 <HAL_DMA_IRQHandler+0x516>
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	4a7c      	ldr	r2, [pc, #496]	@ (8006068 <HAL_DMA_IRQHandler+0x6a8>)
 8005e78:	4293      	cmp	r3, r2
 8005e7a:	d02c      	beq.n	8005ed6 <HAL_DMA_IRQHandler+0x516>
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	4a7a      	ldr	r2, [pc, #488]	@ (800606c <HAL_DMA_IRQHandler+0x6ac>)
 8005e82:	4293      	cmp	r3, r2
 8005e84:	d027      	beq.n	8005ed6 <HAL_DMA_IRQHandler+0x516>
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	4a79      	ldr	r2, [pc, #484]	@ (8006070 <HAL_DMA_IRQHandler+0x6b0>)
 8005e8c:	4293      	cmp	r3, r2
 8005e8e:	d022      	beq.n	8005ed6 <HAL_DMA_IRQHandler+0x516>
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	4a77      	ldr	r2, [pc, #476]	@ (8006074 <HAL_DMA_IRQHandler+0x6b4>)
 8005e96:	4293      	cmp	r3, r2
 8005e98:	d01d      	beq.n	8005ed6 <HAL_DMA_IRQHandler+0x516>
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	4a76      	ldr	r2, [pc, #472]	@ (8006078 <HAL_DMA_IRQHandler+0x6b8>)
 8005ea0:	4293      	cmp	r3, r2
 8005ea2:	d018      	beq.n	8005ed6 <HAL_DMA_IRQHandler+0x516>
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	4a74      	ldr	r2, [pc, #464]	@ (800607c <HAL_DMA_IRQHandler+0x6bc>)
 8005eaa:	4293      	cmp	r3, r2
 8005eac:	d013      	beq.n	8005ed6 <HAL_DMA_IRQHandler+0x516>
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	4a73      	ldr	r2, [pc, #460]	@ (8006080 <HAL_DMA_IRQHandler+0x6c0>)
 8005eb4:	4293      	cmp	r3, r2
 8005eb6:	d00e      	beq.n	8005ed6 <HAL_DMA_IRQHandler+0x516>
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	4a71      	ldr	r2, [pc, #452]	@ (8006084 <HAL_DMA_IRQHandler+0x6c4>)
 8005ebe:	4293      	cmp	r3, r2
 8005ec0:	d009      	beq.n	8005ed6 <HAL_DMA_IRQHandler+0x516>
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	4a70      	ldr	r2, [pc, #448]	@ (8006088 <HAL_DMA_IRQHandler+0x6c8>)
 8005ec8:	4293      	cmp	r3, r2
 8005eca:	d004      	beq.n	8005ed6 <HAL_DMA_IRQHandler+0x516>
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	4a6e      	ldr	r2, [pc, #440]	@ (800608c <HAL_DMA_IRQHandler+0x6cc>)
 8005ed2:	4293      	cmp	r3, r2
 8005ed4:	d10a      	bne.n	8005eec <HAL_DMA_IRQHandler+0x52c>
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	f003 0308 	and.w	r3, r3, #8
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	bf14      	ite	ne
 8005ee4:	2301      	movne	r3, #1
 8005ee6:	2300      	moveq	r3, #0
 8005ee8:	b2db      	uxtb	r3, r3
 8005eea:	e009      	b.n	8005f00 <HAL_DMA_IRQHandler+0x540>
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	f003 0304 	and.w	r3, r3, #4
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	bf14      	ite	ne
 8005efa:	2301      	movne	r3, #1
 8005efc:	2300      	moveq	r3, #0
 8005efe:	b2db      	uxtb	r3, r3
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d03e      	beq.n	8005f82 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005f08:	f003 031f 	and.w	r3, r3, #31
 8005f0c:	2210      	movs	r2, #16
 8005f0e:	409a      	lsls	r2, r3
 8005f10:	6a3b      	ldr	r3, [r7, #32]
 8005f12:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d018      	beq.n	8005f54 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d108      	bne.n	8005f42 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d024      	beq.n	8005f82 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f3c:	6878      	ldr	r0, [r7, #4]
 8005f3e:	4798      	blx	r3
 8005f40:	e01f      	b.n	8005f82 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d01b      	beq.n	8005f82 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005f4e:	6878      	ldr	r0, [r7, #4]
 8005f50:	4798      	blx	r3
 8005f52:	e016      	b.n	8005f82 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d107      	bne.n	8005f72 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	681a      	ldr	r2, [r3, #0]
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	f022 0208 	bic.w	r2, r2, #8
 8005f70:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d003      	beq.n	8005f82 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f7e:	6878      	ldr	r0, [r7, #4]
 8005f80:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005f86:	f003 031f 	and.w	r3, r3, #31
 8005f8a:	2220      	movs	r2, #32
 8005f8c:	409a      	lsls	r2, r3
 8005f8e:	69bb      	ldr	r3, [r7, #24]
 8005f90:	4013      	ands	r3, r2
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	f000 8110 	beq.w	80061b8 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	4a2c      	ldr	r2, [pc, #176]	@ (8006050 <HAL_DMA_IRQHandler+0x690>)
 8005f9e:	4293      	cmp	r3, r2
 8005fa0:	d04a      	beq.n	8006038 <HAL_DMA_IRQHandler+0x678>
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	4a2b      	ldr	r2, [pc, #172]	@ (8006054 <HAL_DMA_IRQHandler+0x694>)
 8005fa8:	4293      	cmp	r3, r2
 8005faa:	d045      	beq.n	8006038 <HAL_DMA_IRQHandler+0x678>
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	4a29      	ldr	r2, [pc, #164]	@ (8006058 <HAL_DMA_IRQHandler+0x698>)
 8005fb2:	4293      	cmp	r3, r2
 8005fb4:	d040      	beq.n	8006038 <HAL_DMA_IRQHandler+0x678>
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	4a28      	ldr	r2, [pc, #160]	@ (800605c <HAL_DMA_IRQHandler+0x69c>)
 8005fbc:	4293      	cmp	r3, r2
 8005fbe:	d03b      	beq.n	8006038 <HAL_DMA_IRQHandler+0x678>
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	4a26      	ldr	r2, [pc, #152]	@ (8006060 <HAL_DMA_IRQHandler+0x6a0>)
 8005fc6:	4293      	cmp	r3, r2
 8005fc8:	d036      	beq.n	8006038 <HAL_DMA_IRQHandler+0x678>
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	4a25      	ldr	r2, [pc, #148]	@ (8006064 <HAL_DMA_IRQHandler+0x6a4>)
 8005fd0:	4293      	cmp	r3, r2
 8005fd2:	d031      	beq.n	8006038 <HAL_DMA_IRQHandler+0x678>
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	4a23      	ldr	r2, [pc, #140]	@ (8006068 <HAL_DMA_IRQHandler+0x6a8>)
 8005fda:	4293      	cmp	r3, r2
 8005fdc:	d02c      	beq.n	8006038 <HAL_DMA_IRQHandler+0x678>
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	4a22      	ldr	r2, [pc, #136]	@ (800606c <HAL_DMA_IRQHandler+0x6ac>)
 8005fe4:	4293      	cmp	r3, r2
 8005fe6:	d027      	beq.n	8006038 <HAL_DMA_IRQHandler+0x678>
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	4a20      	ldr	r2, [pc, #128]	@ (8006070 <HAL_DMA_IRQHandler+0x6b0>)
 8005fee:	4293      	cmp	r3, r2
 8005ff0:	d022      	beq.n	8006038 <HAL_DMA_IRQHandler+0x678>
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	4a1f      	ldr	r2, [pc, #124]	@ (8006074 <HAL_DMA_IRQHandler+0x6b4>)
 8005ff8:	4293      	cmp	r3, r2
 8005ffa:	d01d      	beq.n	8006038 <HAL_DMA_IRQHandler+0x678>
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	4a1d      	ldr	r2, [pc, #116]	@ (8006078 <HAL_DMA_IRQHandler+0x6b8>)
 8006002:	4293      	cmp	r3, r2
 8006004:	d018      	beq.n	8006038 <HAL_DMA_IRQHandler+0x678>
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	4a1c      	ldr	r2, [pc, #112]	@ (800607c <HAL_DMA_IRQHandler+0x6bc>)
 800600c:	4293      	cmp	r3, r2
 800600e:	d013      	beq.n	8006038 <HAL_DMA_IRQHandler+0x678>
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	4a1a      	ldr	r2, [pc, #104]	@ (8006080 <HAL_DMA_IRQHandler+0x6c0>)
 8006016:	4293      	cmp	r3, r2
 8006018:	d00e      	beq.n	8006038 <HAL_DMA_IRQHandler+0x678>
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	4a19      	ldr	r2, [pc, #100]	@ (8006084 <HAL_DMA_IRQHandler+0x6c4>)
 8006020:	4293      	cmp	r3, r2
 8006022:	d009      	beq.n	8006038 <HAL_DMA_IRQHandler+0x678>
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	4a17      	ldr	r2, [pc, #92]	@ (8006088 <HAL_DMA_IRQHandler+0x6c8>)
 800602a:	4293      	cmp	r3, r2
 800602c:	d004      	beq.n	8006038 <HAL_DMA_IRQHandler+0x678>
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	4a16      	ldr	r2, [pc, #88]	@ (800608c <HAL_DMA_IRQHandler+0x6cc>)
 8006034:	4293      	cmp	r3, r2
 8006036:	d12b      	bne.n	8006090 <HAL_DMA_IRQHandler+0x6d0>
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	f003 0310 	and.w	r3, r3, #16
 8006042:	2b00      	cmp	r3, #0
 8006044:	bf14      	ite	ne
 8006046:	2301      	movne	r3, #1
 8006048:	2300      	moveq	r3, #0
 800604a:	b2db      	uxtb	r3, r3
 800604c:	e02a      	b.n	80060a4 <HAL_DMA_IRQHandler+0x6e4>
 800604e:	bf00      	nop
 8006050:	40020010 	.word	0x40020010
 8006054:	40020028 	.word	0x40020028
 8006058:	40020040 	.word	0x40020040
 800605c:	40020058 	.word	0x40020058
 8006060:	40020070 	.word	0x40020070
 8006064:	40020088 	.word	0x40020088
 8006068:	400200a0 	.word	0x400200a0
 800606c:	400200b8 	.word	0x400200b8
 8006070:	40020410 	.word	0x40020410
 8006074:	40020428 	.word	0x40020428
 8006078:	40020440 	.word	0x40020440
 800607c:	40020458 	.word	0x40020458
 8006080:	40020470 	.word	0x40020470
 8006084:	40020488 	.word	0x40020488
 8006088:	400204a0 	.word	0x400204a0
 800608c:	400204b8 	.word	0x400204b8
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	f003 0302 	and.w	r3, r3, #2
 800609a:	2b00      	cmp	r3, #0
 800609c:	bf14      	ite	ne
 800609e:	2301      	movne	r3, #1
 80060a0:	2300      	moveq	r3, #0
 80060a2:	b2db      	uxtb	r3, r3
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	f000 8087 	beq.w	80061b8 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80060ae:	f003 031f 	and.w	r3, r3, #31
 80060b2:	2220      	movs	r2, #32
 80060b4:	409a      	lsls	r2, r3
 80060b6:	6a3b      	ldr	r3, [r7, #32]
 80060b8:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80060c0:	b2db      	uxtb	r3, r3
 80060c2:	2b04      	cmp	r3, #4
 80060c4:	d139      	bne.n	800613a <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	681a      	ldr	r2, [r3, #0]
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	f022 0216 	bic.w	r2, r2, #22
 80060d4:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	695a      	ldr	r2, [r3, #20]
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80060e4:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d103      	bne.n	80060f6 <HAL_DMA_IRQHandler+0x736>
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d007      	beq.n	8006106 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	681a      	ldr	r2, [r3, #0]
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	f022 0208 	bic.w	r2, r2, #8
 8006104:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800610a:	f003 031f 	and.w	r3, r3, #31
 800610e:	223f      	movs	r2, #63	@ 0x3f
 8006110:	409a      	lsls	r2, r3
 8006112:	6a3b      	ldr	r3, [r7, #32]
 8006114:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	2201      	movs	r2, #1
 800611a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	2200      	movs	r2, #0
 8006122:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800612a:	2b00      	cmp	r3, #0
 800612c:	f000 834a 	beq.w	80067c4 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006134:	6878      	ldr	r0, [r7, #4]
 8006136:	4798      	blx	r3
          }
          return;
 8006138:	e344      	b.n	80067c4 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006144:	2b00      	cmp	r3, #0
 8006146:	d018      	beq.n	800617a <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006152:	2b00      	cmp	r3, #0
 8006154:	d108      	bne.n	8006168 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800615a:	2b00      	cmp	r3, #0
 800615c:	d02c      	beq.n	80061b8 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006162:	6878      	ldr	r0, [r7, #4]
 8006164:	4798      	blx	r3
 8006166:	e027      	b.n	80061b8 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800616c:	2b00      	cmp	r3, #0
 800616e:	d023      	beq.n	80061b8 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006174:	6878      	ldr	r0, [r7, #4]
 8006176:	4798      	blx	r3
 8006178:	e01e      	b.n	80061b8 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006184:	2b00      	cmp	r3, #0
 8006186:	d10f      	bne.n	80061a8 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	681a      	ldr	r2, [r3, #0]
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	f022 0210 	bic.w	r2, r2, #16
 8006196:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	2201      	movs	r2, #1
 800619c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	2200      	movs	r2, #0
 80061a4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d003      	beq.n	80061b8 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80061b4:	6878      	ldr	r0, [r7, #4]
 80061b6:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80061bc:	2b00      	cmp	r3, #0
 80061be:	f000 8306 	beq.w	80067ce <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80061c6:	f003 0301 	and.w	r3, r3, #1
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	f000 8088 	beq.w	80062e0 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	2204      	movs	r2, #4
 80061d4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	4a7a      	ldr	r2, [pc, #488]	@ (80063c8 <HAL_DMA_IRQHandler+0xa08>)
 80061de:	4293      	cmp	r3, r2
 80061e0:	d04a      	beq.n	8006278 <HAL_DMA_IRQHandler+0x8b8>
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	4a79      	ldr	r2, [pc, #484]	@ (80063cc <HAL_DMA_IRQHandler+0xa0c>)
 80061e8:	4293      	cmp	r3, r2
 80061ea:	d045      	beq.n	8006278 <HAL_DMA_IRQHandler+0x8b8>
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	4a77      	ldr	r2, [pc, #476]	@ (80063d0 <HAL_DMA_IRQHandler+0xa10>)
 80061f2:	4293      	cmp	r3, r2
 80061f4:	d040      	beq.n	8006278 <HAL_DMA_IRQHandler+0x8b8>
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	4a76      	ldr	r2, [pc, #472]	@ (80063d4 <HAL_DMA_IRQHandler+0xa14>)
 80061fc:	4293      	cmp	r3, r2
 80061fe:	d03b      	beq.n	8006278 <HAL_DMA_IRQHandler+0x8b8>
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	4a74      	ldr	r2, [pc, #464]	@ (80063d8 <HAL_DMA_IRQHandler+0xa18>)
 8006206:	4293      	cmp	r3, r2
 8006208:	d036      	beq.n	8006278 <HAL_DMA_IRQHandler+0x8b8>
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	4a73      	ldr	r2, [pc, #460]	@ (80063dc <HAL_DMA_IRQHandler+0xa1c>)
 8006210:	4293      	cmp	r3, r2
 8006212:	d031      	beq.n	8006278 <HAL_DMA_IRQHandler+0x8b8>
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	4a71      	ldr	r2, [pc, #452]	@ (80063e0 <HAL_DMA_IRQHandler+0xa20>)
 800621a:	4293      	cmp	r3, r2
 800621c:	d02c      	beq.n	8006278 <HAL_DMA_IRQHandler+0x8b8>
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	4a70      	ldr	r2, [pc, #448]	@ (80063e4 <HAL_DMA_IRQHandler+0xa24>)
 8006224:	4293      	cmp	r3, r2
 8006226:	d027      	beq.n	8006278 <HAL_DMA_IRQHandler+0x8b8>
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	4a6e      	ldr	r2, [pc, #440]	@ (80063e8 <HAL_DMA_IRQHandler+0xa28>)
 800622e:	4293      	cmp	r3, r2
 8006230:	d022      	beq.n	8006278 <HAL_DMA_IRQHandler+0x8b8>
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	4a6d      	ldr	r2, [pc, #436]	@ (80063ec <HAL_DMA_IRQHandler+0xa2c>)
 8006238:	4293      	cmp	r3, r2
 800623a:	d01d      	beq.n	8006278 <HAL_DMA_IRQHandler+0x8b8>
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	4a6b      	ldr	r2, [pc, #428]	@ (80063f0 <HAL_DMA_IRQHandler+0xa30>)
 8006242:	4293      	cmp	r3, r2
 8006244:	d018      	beq.n	8006278 <HAL_DMA_IRQHandler+0x8b8>
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	4a6a      	ldr	r2, [pc, #424]	@ (80063f4 <HAL_DMA_IRQHandler+0xa34>)
 800624c:	4293      	cmp	r3, r2
 800624e:	d013      	beq.n	8006278 <HAL_DMA_IRQHandler+0x8b8>
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	4a68      	ldr	r2, [pc, #416]	@ (80063f8 <HAL_DMA_IRQHandler+0xa38>)
 8006256:	4293      	cmp	r3, r2
 8006258:	d00e      	beq.n	8006278 <HAL_DMA_IRQHandler+0x8b8>
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	4a67      	ldr	r2, [pc, #412]	@ (80063fc <HAL_DMA_IRQHandler+0xa3c>)
 8006260:	4293      	cmp	r3, r2
 8006262:	d009      	beq.n	8006278 <HAL_DMA_IRQHandler+0x8b8>
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	4a65      	ldr	r2, [pc, #404]	@ (8006400 <HAL_DMA_IRQHandler+0xa40>)
 800626a:	4293      	cmp	r3, r2
 800626c:	d004      	beq.n	8006278 <HAL_DMA_IRQHandler+0x8b8>
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	4a64      	ldr	r2, [pc, #400]	@ (8006404 <HAL_DMA_IRQHandler+0xa44>)
 8006274:	4293      	cmp	r3, r2
 8006276:	d108      	bne.n	800628a <HAL_DMA_IRQHandler+0x8ca>
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	681a      	ldr	r2, [r3, #0]
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	f022 0201 	bic.w	r2, r2, #1
 8006286:	601a      	str	r2, [r3, #0]
 8006288:	e007      	b.n	800629a <HAL_DMA_IRQHandler+0x8da>
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	681a      	ldr	r2, [r3, #0]
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	f022 0201 	bic.w	r2, r2, #1
 8006298:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	3301      	adds	r3, #1
 800629e:	60fb      	str	r3, [r7, #12]
 80062a0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80062a2:	429a      	cmp	r2, r3
 80062a4:	d307      	bcc.n	80062b6 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	f003 0301 	and.w	r3, r3, #1
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d1f2      	bne.n	800629a <HAL_DMA_IRQHandler+0x8da>
 80062b4:	e000      	b.n	80062b8 <HAL_DMA_IRQHandler+0x8f8>
            break;
 80062b6:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	f003 0301 	and.w	r3, r3, #1
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d004      	beq.n	80062d0 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	2203      	movs	r2, #3
 80062ca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 80062ce:	e003      	b.n	80062d8 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	2201      	movs	r2, #1
 80062d4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	2200      	movs	r2, #0
 80062dc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	f000 8272 	beq.w	80067ce <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80062ee:	6878      	ldr	r0, [r7, #4]
 80062f0:	4798      	blx	r3
 80062f2:	e26c      	b.n	80067ce <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	4a43      	ldr	r2, [pc, #268]	@ (8006408 <HAL_DMA_IRQHandler+0xa48>)
 80062fa:	4293      	cmp	r3, r2
 80062fc:	d022      	beq.n	8006344 <HAL_DMA_IRQHandler+0x984>
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	4a42      	ldr	r2, [pc, #264]	@ (800640c <HAL_DMA_IRQHandler+0xa4c>)
 8006304:	4293      	cmp	r3, r2
 8006306:	d01d      	beq.n	8006344 <HAL_DMA_IRQHandler+0x984>
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	4a40      	ldr	r2, [pc, #256]	@ (8006410 <HAL_DMA_IRQHandler+0xa50>)
 800630e:	4293      	cmp	r3, r2
 8006310:	d018      	beq.n	8006344 <HAL_DMA_IRQHandler+0x984>
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	4a3f      	ldr	r2, [pc, #252]	@ (8006414 <HAL_DMA_IRQHandler+0xa54>)
 8006318:	4293      	cmp	r3, r2
 800631a:	d013      	beq.n	8006344 <HAL_DMA_IRQHandler+0x984>
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	4a3d      	ldr	r2, [pc, #244]	@ (8006418 <HAL_DMA_IRQHandler+0xa58>)
 8006322:	4293      	cmp	r3, r2
 8006324:	d00e      	beq.n	8006344 <HAL_DMA_IRQHandler+0x984>
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	4a3c      	ldr	r2, [pc, #240]	@ (800641c <HAL_DMA_IRQHandler+0xa5c>)
 800632c:	4293      	cmp	r3, r2
 800632e:	d009      	beq.n	8006344 <HAL_DMA_IRQHandler+0x984>
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	4a3a      	ldr	r2, [pc, #232]	@ (8006420 <HAL_DMA_IRQHandler+0xa60>)
 8006336:	4293      	cmp	r3, r2
 8006338:	d004      	beq.n	8006344 <HAL_DMA_IRQHandler+0x984>
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	4a39      	ldr	r2, [pc, #228]	@ (8006424 <HAL_DMA_IRQHandler+0xa64>)
 8006340:	4293      	cmp	r3, r2
 8006342:	d101      	bne.n	8006348 <HAL_DMA_IRQHandler+0x988>
 8006344:	2301      	movs	r3, #1
 8006346:	e000      	b.n	800634a <HAL_DMA_IRQHandler+0x98a>
 8006348:	2300      	movs	r3, #0
 800634a:	2b00      	cmp	r3, #0
 800634c:	f000 823f 	beq.w	80067ce <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800635c:	f003 031f 	and.w	r3, r3, #31
 8006360:	2204      	movs	r2, #4
 8006362:	409a      	lsls	r2, r3
 8006364:	697b      	ldr	r3, [r7, #20]
 8006366:	4013      	ands	r3, r2
 8006368:	2b00      	cmp	r3, #0
 800636a:	f000 80cd 	beq.w	8006508 <HAL_DMA_IRQHandler+0xb48>
 800636e:	693b      	ldr	r3, [r7, #16]
 8006370:	f003 0304 	and.w	r3, r3, #4
 8006374:	2b00      	cmp	r3, #0
 8006376:	f000 80c7 	beq.w	8006508 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800637e:	f003 031f 	and.w	r3, r3, #31
 8006382:	2204      	movs	r2, #4
 8006384:	409a      	lsls	r2, r3
 8006386:	69fb      	ldr	r3, [r7, #28]
 8006388:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800638a:	693b      	ldr	r3, [r7, #16]
 800638c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006390:	2b00      	cmp	r3, #0
 8006392:	d049      	beq.n	8006428 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8006394:	693b      	ldr	r3, [r7, #16]
 8006396:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800639a:	2b00      	cmp	r3, #0
 800639c:	d109      	bne.n	80063b2 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	f000 8210 	beq.w	80067c8 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80063ac:	6878      	ldr	r0, [r7, #4]
 80063ae:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80063b0:	e20a      	b.n	80067c8 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	f000 8206 	beq.w	80067c8 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063c0:	6878      	ldr	r0, [r7, #4]
 80063c2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80063c4:	e200      	b.n	80067c8 <HAL_DMA_IRQHandler+0xe08>
 80063c6:	bf00      	nop
 80063c8:	40020010 	.word	0x40020010
 80063cc:	40020028 	.word	0x40020028
 80063d0:	40020040 	.word	0x40020040
 80063d4:	40020058 	.word	0x40020058
 80063d8:	40020070 	.word	0x40020070
 80063dc:	40020088 	.word	0x40020088
 80063e0:	400200a0 	.word	0x400200a0
 80063e4:	400200b8 	.word	0x400200b8
 80063e8:	40020410 	.word	0x40020410
 80063ec:	40020428 	.word	0x40020428
 80063f0:	40020440 	.word	0x40020440
 80063f4:	40020458 	.word	0x40020458
 80063f8:	40020470 	.word	0x40020470
 80063fc:	40020488 	.word	0x40020488
 8006400:	400204a0 	.word	0x400204a0
 8006404:	400204b8 	.word	0x400204b8
 8006408:	58025408 	.word	0x58025408
 800640c:	5802541c 	.word	0x5802541c
 8006410:	58025430 	.word	0x58025430
 8006414:	58025444 	.word	0x58025444
 8006418:	58025458 	.word	0x58025458
 800641c:	5802546c 	.word	0x5802546c
 8006420:	58025480 	.word	0x58025480
 8006424:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8006428:	693b      	ldr	r3, [r7, #16]
 800642a:	f003 0320 	and.w	r3, r3, #32
 800642e:	2b00      	cmp	r3, #0
 8006430:	d160      	bne.n	80064f4 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	4a7f      	ldr	r2, [pc, #508]	@ (8006634 <HAL_DMA_IRQHandler+0xc74>)
 8006438:	4293      	cmp	r3, r2
 800643a:	d04a      	beq.n	80064d2 <HAL_DMA_IRQHandler+0xb12>
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	4a7d      	ldr	r2, [pc, #500]	@ (8006638 <HAL_DMA_IRQHandler+0xc78>)
 8006442:	4293      	cmp	r3, r2
 8006444:	d045      	beq.n	80064d2 <HAL_DMA_IRQHandler+0xb12>
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	4a7c      	ldr	r2, [pc, #496]	@ (800663c <HAL_DMA_IRQHandler+0xc7c>)
 800644c:	4293      	cmp	r3, r2
 800644e:	d040      	beq.n	80064d2 <HAL_DMA_IRQHandler+0xb12>
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	4a7a      	ldr	r2, [pc, #488]	@ (8006640 <HAL_DMA_IRQHandler+0xc80>)
 8006456:	4293      	cmp	r3, r2
 8006458:	d03b      	beq.n	80064d2 <HAL_DMA_IRQHandler+0xb12>
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	4a79      	ldr	r2, [pc, #484]	@ (8006644 <HAL_DMA_IRQHandler+0xc84>)
 8006460:	4293      	cmp	r3, r2
 8006462:	d036      	beq.n	80064d2 <HAL_DMA_IRQHandler+0xb12>
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	4a77      	ldr	r2, [pc, #476]	@ (8006648 <HAL_DMA_IRQHandler+0xc88>)
 800646a:	4293      	cmp	r3, r2
 800646c:	d031      	beq.n	80064d2 <HAL_DMA_IRQHandler+0xb12>
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	4a76      	ldr	r2, [pc, #472]	@ (800664c <HAL_DMA_IRQHandler+0xc8c>)
 8006474:	4293      	cmp	r3, r2
 8006476:	d02c      	beq.n	80064d2 <HAL_DMA_IRQHandler+0xb12>
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	4a74      	ldr	r2, [pc, #464]	@ (8006650 <HAL_DMA_IRQHandler+0xc90>)
 800647e:	4293      	cmp	r3, r2
 8006480:	d027      	beq.n	80064d2 <HAL_DMA_IRQHandler+0xb12>
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	4a73      	ldr	r2, [pc, #460]	@ (8006654 <HAL_DMA_IRQHandler+0xc94>)
 8006488:	4293      	cmp	r3, r2
 800648a:	d022      	beq.n	80064d2 <HAL_DMA_IRQHandler+0xb12>
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	4a71      	ldr	r2, [pc, #452]	@ (8006658 <HAL_DMA_IRQHandler+0xc98>)
 8006492:	4293      	cmp	r3, r2
 8006494:	d01d      	beq.n	80064d2 <HAL_DMA_IRQHandler+0xb12>
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	4a70      	ldr	r2, [pc, #448]	@ (800665c <HAL_DMA_IRQHandler+0xc9c>)
 800649c:	4293      	cmp	r3, r2
 800649e:	d018      	beq.n	80064d2 <HAL_DMA_IRQHandler+0xb12>
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	4a6e      	ldr	r2, [pc, #440]	@ (8006660 <HAL_DMA_IRQHandler+0xca0>)
 80064a6:	4293      	cmp	r3, r2
 80064a8:	d013      	beq.n	80064d2 <HAL_DMA_IRQHandler+0xb12>
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	4a6d      	ldr	r2, [pc, #436]	@ (8006664 <HAL_DMA_IRQHandler+0xca4>)
 80064b0:	4293      	cmp	r3, r2
 80064b2:	d00e      	beq.n	80064d2 <HAL_DMA_IRQHandler+0xb12>
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	4a6b      	ldr	r2, [pc, #428]	@ (8006668 <HAL_DMA_IRQHandler+0xca8>)
 80064ba:	4293      	cmp	r3, r2
 80064bc:	d009      	beq.n	80064d2 <HAL_DMA_IRQHandler+0xb12>
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	4a6a      	ldr	r2, [pc, #424]	@ (800666c <HAL_DMA_IRQHandler+0xcac>)
 80064c4:	4293      	cmp	r3, r2
 80064c6:	d004      	beq.n	80064d2 <HAL_DMA_IRQHandler+0xb12>
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	4a68      	ldr	r2, [pc, #416]	@ (8006670 <HAL_DMA_IRQHandler+0xcb0>)
 80064ce:	4293      	cmp	r3, r2
 80064d0:	d108      	bne.n	80064e4 <HAL_DMA_IRQHandler+0xb24>
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	681a      	ldr	r2, [r3, #0]
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	f022 0208 	bic.w	r2, r2, #8
 80064e0:	601a      	str	r2, [r3, #0]
 80064e2:	e007      	b.n	80064f4 <HAL_DMA_IRQHandler+0xb34>
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	681a      	ldr	r2, [r3, #0]
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	f022 0204 	bic.w	r2, r2, #4
 80064f2:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	f000 8165 	beq.w	80067c8 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006502:	6878      	ldr	r0, [r7, #4]
 8006504:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006506:	e15f      	b.n	80067c8 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800650c:	f003 031f 	and.w	r3, r3, #31
 8006510:	2202      	movs	r2, #2
 8006512:	409a      	lsls	r2, r3
 8006514:	697b      	ldr	r3, [r7, #20]
 8006516:	4013      	ands	r3, r2
 8006518:	2b00      	cmp	r3, #0
 800651a:	f000 80c5 	beq.w	80066a8 <HAL_DMA_IRQHandler+0xce8>
 800651e:	693b      	ldr	r3, [r7, #16]
 8006520:	f003 0302 	and.w	r3, r3, #2
 8006524:	2b00      	cmp	r3, #0
 8006526:	f000 80bf 	beq.w	80066a8 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800652e:	f003 031f 	and.w	r3, r3, #31
 8006532:	2202      	movs	r2, #2
 8006534:	409a      	lsls	r2, r3
 8006536:	69fb      	ldr	r3, [r7, #28]
 8006538:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800653a:	693b      	ldr	r3, [r7, #16]
 800653c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006540:	2b00      	cmp	r3, #0
 8006542:	d018      	beq.n	8006576 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8006544:	693b      	ldr	r3, [r7, #16]
 8006546:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800654a:	2b00      	cmp	r3, #0
 800654c:	d109      	bne.n	8006562 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006552:	2b00      	cmp	r3, #0
 8006554:	f000 813a 	beq.w	80067cc <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800655c:	6878      	ldr	r0, [r7, #4]
 800655e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006560:	e134      	b.n	80067cc <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006566:	2b00      	cmp	r3, #0
 8006568:	f000 8130 	beq.w	80067cc <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006570:	6878      	ldr	r0, [r7, #4]
 8006572:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006574:	e12a      	b.n	80067cc <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8006576:	693b      	ldr	r3, [r7, #16]
 8006578:	f003 0320 	and.w	r3, r3, #32
 800657c:	2b00      	cmp	r3, #0
 800657e:	f040 8089 	bne.w	8006694 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	4a2b      	ldr	r2, [pc, #172]	@ (8006634 <HAL_DMA_IRQHandler+0xc74>)
 8006588:	4293      	cmp	r3, r2
 800658a:	d04a      	beq.n	8006622 <HAL_DMA_IRQHandler+0xc62>
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	4a29      	ldr	r2, [pc, #164]	@ (8006638 <HAL_DMA_IRQHandler+0xc78>)
 8006592:	4293      	cmp	r3, r2
 8006594:	d045      	beq.n	8006622 <HAL_DMA_IRQHandler+0xc62>
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	4a28      	ldr	r2, [pc, #160]	@ (800663c <HAL_DMA_IRQHandler+0xc7c>)
 800659c:	4293      	cmp	r3, r2
 800659e:	d040      	beq.n	8006622 <HAL_DMA_IRQHandler+0xc62>
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	4a26      	ldr	r2, [pc, #152]	@ (8006640 <HAL_DMA_IRQHandler+0xc80>)
 80065a6:	4293      	cmp	r3, r2
 80065a8:	d03b      	beq.n	8006622 <HAL_DMA_IRQHandler+0xc62>
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	4a25      	ldr	r2, [pc, #148]	@ (8006644 <HAL_DMA_IRQHandler+0xc84>)
 80065b0:	4293      	cmp	r3, r2
 80065b2:	d036      	beq.n	8006622 <HAL_DMA_IRQHandler+0xc62>
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	4a23      	ldr	r2, [pc, #140]	@ (8006648 <HAL_DMA_IRQHandler+0xc88>)
 80065ba:	4293      	cmp	r3, r2
 80065bc:	d031      	beq.n	8006622 <HAL_DMA_IRQHandler+0xc62>
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	4a22      	ldr	r2, [pc, #136]	@ (800664c <HAL_DMA_IRQHandler+0xc8c>)
 80065c4:	4293      	cmp	r3, r2
 80065c6:	d02c      	beq.n	8006622 <HAL_DMA_IRQHandler+0xc62>
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	4a20      	ldr	r2, [pc, #128]	@ (8006650 <HAL_DMA_IRQHandler+0xc90>)
 80065ce:	4293      	cmp	r3, r2
 80065d0:	d027      	beq.n	8006622 <HAL_DMA_IRQHandler+0xc62>
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	4a1f      	ldr	r2, [pc, #124]	@ (8006654 <HAL_DMA_IRQHandler+0xc94>)
 80065d8:	4293      	cmp	r3, r2
 80065da:	d022      	beq.n	8006622 <HAL_DMA_IRQHandler+0xc62>
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	4a1d      	ldr	r2, [pc, #116]	@ (8006658 <HAL_DMA_IRQHandler+0xc98>)
 80065e2:	4293      	cmp	r3, r2
 80065e4:	d01d      	beq.n	8006622 <HAL_DMA_IRQHandler+0xc62>
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	4a1c      	ldr	r2, [pc, #112]	@ (800665c <HAL_DMA_IRQHandler+0xc9c>)
 80065ec:	4293      	cmp	r3, r2
 80065ee:	d018      	beq.n	8006622 <HAL_DMA_IRQHandler+0xc62>
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	4a1a      	ldr	r2, [pc, #104]	@ (8006660 <HAL_DMA_IRQHandler+0xca0>)
 80065f6:	4293      	cmp	r3, r2
 80065f8:	d013      	beq.n	8006622 <HAL_DMA_IRQHandler+0xc62>
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	4a19      	ldr	r2, [pc, #100]	@ (8006664 <HAL_DMA_IRQHandler+0xca4>)
 8006600:	4293      	cmp	r3, r2
 8006602:	d00e      	beq.n	8006622 <HAL_DMA_IRQHandler+0xc62>
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	4a17      	ldr	r2, [pc, #92]	@ (8006668 <HAL_DMA_IRQHandler+0xca8>)
 800660a:	4293      	cmp	r3, r2
 800660c:	d009      	beq.n	8006622 <HAL_DMA_IRQHandler+0xc62>
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	4a16      	ldr	r2, [pc, #88]	@ (800666c <HAL_DMA_IRQHandler+0xcac>)
 8006614:	4293      	cmp	r3, r2
 8006616:	d004      	beq.n	8006622 <HAL_DMA_IRQHandler+0xc62>
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	4a14      	ldr	r2, [pc, #80]	@ (8006670 <HAL_DMA_IRQHandler+0xcb0>)
 800661e:	4293      	cmp	r3, r2
 8006620:	d128      	bne.n	8006674 <HAL_DMA_IRQHandler+0xcb4>
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	681a      	ldr	r2, [r3, #0]
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	f022 0214 	bic.w	r2, r2, #20
 8006630:	601a      	str	r2, [r3, #0]
 8006632:	e027      	b.n	8006684 <HAL_DMA_IRQHandler+0xcc4>
 8006634:	40020010 	.word	0x40020010
 8006638:	40020028 	.word	0x40020028
 800663c:	40020040 	.word	0x40020040
 8006640:	40020058 	.word	0x40020058
 8006644:	40020070 	.word	0x40020070
 8006648:	40020088 	.word	0x40020088
 800664c:	400200a0 	.word	0x400200a0
 8006650:	400200b8 	.word	0x400200b8
 8006654:	40020410 	.word	0x40020410
 8006658:	40020428 	.word	0x40020428
 800665c:	40020440 	.word	0x40020440
 8006660:	40020458 	.word	0x40020458
 8006664:	40020470 	.word	0x40020470
 8006668:	40020488 	.word	0x40020488
 800666c:	400204a0 	.word	0x400204a0
 8006670:	400204b8 	.word	0x400204b8
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	681a      	ldr	r2, [r3, #0]
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	f022 020a 	bic.w	r2, r2, #10
 8006682:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	2201      	movs	r2, #1
 8006688:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	2200      	movs	r2, #0
 8006690:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006698:	2b00      	cmp	r3, #0
 800669a:	f000 8097 	beq.w	80067cc <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80066a2:	6878      	ldr	r0, [r7, #4]
 80066a4:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80066a6:	e091      	b.n	80067cc <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80066ac:	f003 031f 	and.w	r3, r3, #31
 80066b0:	2208      	movs	r2, #8
 80066b2:	409a      	lsls	r2, r3
 80066b4:	697b      	ldr	r3, [r7, #20]
 80066b6:	4013      	ands	r3, r2
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	f000 8088 	beq.w	80067ce <HAL_DMA_IRQHandler+0xe0e>
 80066be:	693b      	ldr	r3, [r7, #16]
 80066c0:	f003 0308 	and.w	r3, r3, #8
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	f000 8082 	beq.w	80067ce <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	4a41      	ldr	r2, [pc, #260]	@ (80067d4 <HAL_DMA_IRQHandler+0xe14>)
 80066d0:	4293      	cmp	r3, r2
 80066d2:	d04a      	beq.n	800676a <HAL_DMA_IRQHandler+0xdaa>
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	4a3f      	ldr	r2, [pc, #252]	@ (80067d8 <HAL_DMA_IRQHandler+0xe18>)
 80066da:	4293      	cmp	r3, r2
 80066dc:	d045      	beq.n	800676a <HAL_DMA_IRQHandler+0xdaa>
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	4a3e      	ldr	r2, [pc, #248]	@ (80067dc <HAL_DMA_IRQHandler+0xe1c>)
 80066e4:	4293      	cmp	r3, r2
 80066e6:	d040      	beq.n	800676a <HAL_DMA_IRQHandler+0xdaa>
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	4a3c      	ldr	r2, [pc, #240]	@ (80067e0 <HAL_DMA_IRQHandler+0xe20>)
 80066ee:	4293      	cmp	r3, r2
 80066f0:	d03b      	beq.n	800676a <HAL_DMA_IRQHandler+0xdaa>
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	4a3b      	ldr	r2, [pc, #236]	@ (80067e4 <HAL_DMA_IRQHandler+0xe24>)
 80066f8:	4293      	cmp	r3, r2
 80066fa:	d036      	beq.n	800676a <HAL_DMA_IRQHandler+0xdaa>
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	4a39      	ldr	r2, [pc, #228]	@ (80067e8 <HAL_DMA_IRQHandler+0xe28>)
 8006702:	4293      	cmp	r3, r2
 8006704:	d031      	beq.n	800676a <HAL_DMA_IRQHandler+0xdaa>
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	4a38      	ldr	r2, [pc, #224]	@ (80067ec <HAL_DMA_IRQHandler+0xe2c>)
 800670c:	4293      	cmp	r3, r2
 800670e:	d02c      	beq.n	800676a <HAL_DMA_IRQHandler+0xdaa>
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	4a36      	ldr	r2, [pc, #216]	@ (80067f0 <HAL_DMA_IRQHandler+0xe30>)
 8006716:	4293      	cmp	r3, r2
 8006718:	d027      	beq.n	800676a <HAL_DMA_IRQHandler+0xdaa>
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	4a35      	ldr	r2, [pc, #212]	@ (80067f4 <HAL_DMA_IRQHandler+0xe34>)
 8006720:	4293      	cmp	r3, r2
 8006722:	d022      	beq.n	800676a <HAL_DMA_IRQHandler+0xdaa>
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	4a33      	ldr	r2, [pc, #204]	@ (80067f8 <HAL_DMA_IRQHandler+0xe38>)
 800672a:	4293      	cmp	r3, r2
 800672c:	d01d      	beq.n	800676a <HAL_DMA_IRQHandler+0xdaa>
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	4a32      	ldr	r2, [pc, #200]	@ (80067fc <HAL_DMA_IRQHandler+0xe3c>)
 8006734:	4293      	cmp	r3, r2
 8006736:	d018      	beq.n	800676a <HAL_DMA_IRQHandler+0xdaa>
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	4a30      	ldr	r2, [pc, #192]	@ (8006800 <HAL_DMA_IRQHandler+0xe40>)
 800673e:	4293      	cmp	r3, r2
 8006740:	d013      	beq.n	800676a <HAL_DMA_IRQHandler+0xdaa>
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	4a2f      	ldr	r2, [pc, #188]	@ (8006804 <HAL_DMA_IRQHandler+0xe44>)
 8006748:	4293      	cmp	r3, r2
 800674a:	d00e      	beq.n	800676a <HAL_DMA_IRQHandler+0xdaa>
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	4a2d      	ldr	r2, [pc, #180]	@ (8006808 <HAL_DMA_IRQHandler+0xe48>)
 8006752:	4293      	cmp	r3, r2
 8006754:	d009      	beq.n	800676a <HAL_DMA_IRQHandler+0xdaa>
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	4a2c      	ldr	r2, [pc, #176]	@ (800680c <HAL_DMA_IRQHandler+0xe4c>)
 800675c:	4293      	cmp	r3, r2
 800675e:	d004      	beq.n	800676a <HAL_DMA_IRQHandler+0xdaa>
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	4a2a      	ldr	r2, [pc, #168]	@ (8006810 <HAL_DMA_IRQHandler+0xe50>)
 8006766:	4293      	cmp	r3, r2
 8006768:	d108      	bne.n	800677c <HAL_DMA_IRQHandler+0xdbc>
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	681a      	ldr	r2, [r3, #0]
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	f022 021c 	bic.w	r2, r2, #28
 8006778:	601a      	str	r2, [r3, #0]
 800677a:	e007      	b.n	800678c <HAL_DMA_IRQHandler+0xdcc>
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	681a      	ldr	r2, [r3, #0]
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	f022 020e 	bic.w	r2, r2, #14
 800678a:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006790:	f003 031f 	and.w	r3, r3, #31
 8006794:	2201      	movs	r2, #1
 8006796:	409a      	lsls	r2, r3
 8006798:	69fb      	ldr	r3, [r7, #28]
 800679a:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	2201      	movs	r2, #1
 80067a0:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	2201      	movs	r2, #1
 80067a6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	2200      	movs	r2, #0
 80067ae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d009      	beq.n	80067ce <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80067be:	6878      	ldr	r0, [r7, #4]
 80067c0:	4798      	blx	r3
 80067c2:	e004      	b.n	80067ce <HAL_DMA_IRQHandler+0xe0e>
          return;
 80067c4:	bf00      	nop
 80067c6:	e002      	b.n	80067ce <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80067c8:	bf00      	nop
 80067ca:	e000      	b.n	80067ce <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80067cc:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 80067ce:	3728      	adds	r7, #40	@ 0x28
 80067d0:	46bd      	mov	sp, r7
 80067d2:	bd80      	pop	{r7, pc}
 80067d4:	40020010 	.word	0x40020010
 80067d8:	40020028 	.word	0x40020028
 80067dc:	40020040 	.word	0x40020040
 80067e0:	40020058 	.word	0x40020058
 80067e4:	40020070 	.word	0x40020070
 80067e8:	40020088 	.word	0x40020088
 80067ec:	400200a0 	.word	0x400200a0
 80067f0:	400200b8 	.word	0x400200b8
 80067f4:	40020410 	.word	0x40020410
 80067f8:	40020428 	.word	0x40020428
 80067fc:	40020440 	.word	0x40020440
 8006800:	40020458 	.word	0x40020458
 8006804:	40020470 	.word	0x40020470
 8006808:	40020488 	.word	0x40020488
 800680c:	400204a0 	.word	0x400204a0
 8006810:	400204b8 	.word	0x400204b8

08006814 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006814:	b480      	push	{r7}
 8006816:	b087      	sub	sp, #28
 8006818:	af00      	add	r7, sp, #0
 800681a:	60f8      	str	r0, [r7, #12]
 800681c:	60b9      	str	r1, [r7, #8]
 800681e:	607a      	str	r2, [r7, #4]
 8006820:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006826:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800682c:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	4a7f      	ldr	r2, [pc, #508]	@ (8006a30 <DMA_SetConfig+0x21c>)
 8006834:	4293      	cmp	r3, r2
 8006836:	d072      	beq.n	800691e <DMA_SetConfig+0x10a>
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	4a7d      	ldr	r2, [pc, #500]	@ (8006a34 <DMA_SetConfig+0x220>)
 800683e:	4293      	cmp	r3, r2
 8006840:	d06d      	beq.n	800691e <DMA_SetConfig+0x10a>
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	4a7c      	ldr	r2, [pc, #496]	@ (8006a38 <DMA_SetConfig+0x224>)
 8006848:	4293      	cmp	r3, r2
 800684a:	d068      	beq.n	800691e <DMA_SetConfig+0x10a>
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	4a7a      	ldr	r2, [pc, #488]	@ (8006a3c <DMA_SetConfig+0x228>)
 8006852:	4293      	cmp	r3, r2
 8006854:	d063      	beq.n	800691e <DMA_SetConfig+0x10a>
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	4a79      	ldr	r2, [pc, #484]	@ (8006a40 <DMA_SetConfig+0x22c>)
 800685c:	4293      	cmp	r3, r2
 800685e:	d05e      	beq.n	800691e <DMA_SetConfig+0x10a>
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	4a77      	ldr	r2, [pc, #476]	@ (8006a44 <DMA_SetConfig+0x230>)
 8006866:	4293      	cmp	r3, r2
 8006868:	d059      	beq.n	800691e <DMA_SetConfig+0x10a>
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	4a76      	ldr	r2, [pc, #472]	@ (8006a48 <DMA_SetConfig+0x234>)
 8006870:	4293      	cmp	r3, r2
 8006872:	d054      	beq.n	800691e <DMA_SetConfig+0x10a>
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	4a74      	ldr	r2, [pc, #464]	@ (8006a4c <DMA_SetConfig+0x238>)
 800687a:	4293      	cmp	r3, r2
 800687c:	d04f      	beq.n	800691e <DMA_SetConfig+0x10a>
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	4a73      	ldr	r2, [pc, #460]	@ (8006a50 <DMA_SetConfig+0x23c>)
 8006884:	4293      	cmp	r3, r2
 8006886:	d04a      	beq.n	800691e <DMA_SetConfig+0x10a>
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	4a71      	ldr	r2, [pc, #452]	@ (8006a54 <DMA_SetConfig+0x240>)
 800688e:	4293      	cmp	r3, r2
 8006890:	d045      	beq.n	800691e <DMA_SetConfig+0x10a>
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	4a70      	ldr	r2, [pc, #448]	@ (8006a58 <DMA_SetConfig+0x244>)
 8006898:	4293      	cmp	r3, r2
 800689a:	d040      	beq.n	800691e <DMA_SetConfig+0x10a>
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	4a6e      	ldr	r2, [pc, #440]	@ (8006a5c <DMA_SetConfig+0x248>)
 80068a2:	4293      	cmp	r3, r2
 80068a4:	d03b      	beq.n	800691e <DMA_SetConfig+0x10a>
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	4a6d      	ldr	r2, [pc, #436]	@ (8006a60 <DMA_SetConfig+0x24c>)
 80068ac:	4293      	cmp	r3, r2
 80068ae:	d036      	beq.n	800691e <DMA_SetConfig+0x10a>
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	4a6b      	ldr	r2, [pc, #428]	@ (8006a64 <DMA_SetConfig+0x250>)
 80068b6:	4293      	cmp	r3, r2
 80068b8:	d031      	beq.n	800691e <DMA_SetConfig+0x10a>
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	4a6a      	ldr	r2, [pc, #424]	@ (8006a68 <DMA_SetConfig+0x254>)
 80068c0:	4293      	cmp	r3, r2
 80068c2:	d02c      	beq.n	800691e <DMA_SetConfig+0x10a>
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	4a68      	ldr	r2, [pc, #416]	@ (8006a6c <DMA_SetConfig+0x258>)
 80068ca:	4293      	cmp	r3, r2
 80068cc:	d027      	beq.n	800691e <DMA_SetConfig+0x10a>
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	4a67      	ldr	r2, [pc, #412]	@ (8006a70 <DMA_SetConfig+0x25c>)
 80068d4:	4293      	cmp	r3, r2
 80068d6:	d022      	beq.n	800691e <DMA_SetConfig+0x10a>
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	4a65      	ldr	r2, [pc, #404]	@ (8006a74 <DMA_SetConfig+0x260>)
 80068de:	4293      	cmp	r3, r2
 80068e0:	d01d      	beq.n	800691e <DMA_SetConfig+0x10a>
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	4a64      	ldr	r2, [pc, #400]	@ (8006a78 <DMA_SetConfig+0x264>)
 80068e8:	4293      	cmp	r3, r2
 80068ea:	d018      	beq.n	800691e <DMA_SetConfig+0x10a>
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	4a62      	ldr	r2, [pc, #392]	@ (8006a7c <DMA_SetConfig+0x268>)
 80068f2:	4293      	cmp	r3, r2
 80068f4:	d013      	beq.n	800691e <DMA_SetConfig+0x10a>
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	4a61      	ldr	r2, [pc, #388]	@ (8006a80 <DMA_SetConfig+0x26c>)
 80068fc:	4293      	cmp	r3, r2
 80068fe:	d00e      	beq.n	800691e <DMA_SetConfig+0x10a>
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	4a5f      	ldr	r2, [pc, #380]	@ (8006a84 <DMA_SetConfig+0x270>)
 8006906:	4293      	cmp	r3, r2
 8006908:	d009      	beq.n	800691e <DMA_SetConfig+0x10a>
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	4a5e      	ldr	r2, [pc, #376]	@ (8006a88 <DMA_SetConfig+0x274>)
 8006910:	4293      	cmp	r3, r2
 8006912:	d004      	beq.n	800691e <DMA_SetConfig+0x10a>
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	4a5c      	ldr	r2, [pc, #368]	@ (8006a8c <DMA_SetConfig+0x278>)
 800691a:	4293      	cmp	r3, r2
 800691c:	d101      	bne.n	8006922 <DMA_SetConfig+0x10e>
 800691e:	2301      	movs	r3, #1
 8006920:	e000      	b.n	8006924 <DMA_SetConfig+0x110>
 8006922:	2300      	movs	r3, #0
 8006924:	2b00      	cmp	r3, #0
 8006926:	d00d      	beq.n	8006944 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800692c:	68fa      	ldr	r2, [r7, #12]
 800692e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8006930:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006936:	2b00      	cmp	r3, #0
 8006938:	d004      	beq.n	8006944 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800693e:	68fa      	ldr	r2, [r7, #12]
 8006940:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8006942:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	4a39      	ldr	r2, [pc, #228]	@ (8006a30 <DMA_SetConfig+0x21c>)
 800694a:	4293      	cmp	r3, r2
 800694c:	d04a      	beq.n	80069e4 <DMA_SetConfig+0x1d0>
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	4a38      	ldr	r2, [pc, #224]	@ (8006a34 <DMA_SetConfig+0x220>)
 8006954:	4293      	cmp	r3, r2
 8006956:	d045      	beq.n	80069e4 <DMA_SetConfig+0x1d0>
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	4a36      	ldr	r2, [pc, #216]	@ (8006a38 <DMA_SetConfig+0x224>)
 800695e:	4293      	cmp	r3, r2
 8006960:	d040      	beq.n	80069e4 <DMA_SetConfig+0x1d0>
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	4a35      	ldr	r2, [pc, #212]	@ (8006a3c <DMA_SetConfig+0x228>)
 8006968:	4293      	cmp	r3, r2
 800696a:	d03b      	beq.n	80069e4 <DMA_SetConfig+0x1d0>
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	4a33      	ldr	r2, [pc, #204]	@ (8006a40 <DMA_SetConfig+0x22c>)
 8006972:	4293      	cmp	r3, r2
 8006974:	d036      	beq.n	80069e4 <DMA_SetConfig+0x1d0>
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	4a32      	ldr	r2, [pc, #200]	@ (8006a44 <DMA_SetConfig+0x230>)
 800697c:	4293      	cmp	r3, r2
 800697e:	d031      	beq.n	80069e4 <DMA_SetConfig+0x1d0>
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	4a30      	ldr	r2, [pc, #192]	@ (8006a48 <DMA_SetConfig+0x234>)
 8006986:	4293      	cmp	r3, r2
 8006988:	d02c      	beq.n	80069e4 <DMA_SetConfig+0x1d0>
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	4a2f      	ldr	r2, [pc, #188]	@ (8006a4c <DMA_SetConfig+0x238>)
 8006990:	4293      	cmp	r3, r2
 8006992:	d027      	beq.n	80069e4 <DMA_SetConfig+0x1d0>
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	4a2d      	ldr	r2, [pc, #180]	@ (8006a50 <DMA_SetConfig+0x23c>)
 800699a:	4293      	cmp	r3, r2
 800699c:	d022      	beq.n	80069e4 <DMA_SetConfig+0x1d0>
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	4a2c      	ldr	r2, [pc, #176]	@ (8006a54 <DMA_SetConfig+0x240>)
 80069a4:	4293      	cmp	r3, r2
 80069a6:	d01d      	beq.n	80069e4 <DMA_SetConfig+0x1d0>
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	4a2a      	ldr	r2, [pc, #168]	@ (8006a58 <DMA_SetConfig+0x244>)
 80069ae:	4293      	cmp	r3, r2
 80069b0:	d018      	beq.n	80069e4 <DMA_SetConfig+0x1d0>
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	4a29      	ldr	r2, [pc, #164]	@ (8006a5c <DMA_SetConfig+0x248>)
 80069b8:	4293      	cmp	r3, r2
 80069ba:	d013      	beq.n	80069e4 <DMA_SetConfig+0x1d0>
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	4a27      	ldr	r2, [pc, #156]	@ (8006a60 <DMA_SetConfig+0x24c>)
 80069c2:	4293      	cmp	r3, r2
 80069c4:	d00e      	beq.n	80069e4 <DMA_SetConfig+0x1d0>
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	4a26      	ldr	r2, [pc, #152]	@ (8006a64 <DMA_SetConfig+0x250>)
 80069cc:	4293      	cmp	r3, r2
 80069ce:	d009      	beq.n	80069e4 <DMA_SetConfig+0x1d0>
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	4a24      	ldr	r2, [pc, #144]	@ (8006a68 <DMA_SetConfig+0x254>)
 80069d6:	4293      	cmp	r3, r2
 80069d8:	d004      	beq.n	80069e4 <DMA_SetConfig+0x1d0>
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	4a23      	ldr	r2, [pc, #140]	@ (8006a6c <DMA_SetConfig+0x258>)
 80069e0:	4293      	cmp	r3, r2
 80069e2:	d101      	bne.n	80069e8 <DMA_SetConfig+0x1d4>
 80069e4:	2301      	movs	r3, #1
 80069e6:	e000      	b.n	80069ea <DMA_SetConfig+0x1d6>
 80069e8:	2300      	movs	r3, #0
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d059      	beq.n	8006aa2 <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80069f2:	f003 031f 	and.w	r3, r3, #31
 80069f6:	223f      	movs	r2, #63	@ 0x3f
 80069f8:	409a      	lsls	r2, r3
 80069fa:	697b      	ldr	r3, [r7, #20]
 80069fc:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	681a      	ldr	r2, [r3, #0]
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8006a0c:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	683a      	ldr	r2, [r7, #0]
 8006a14:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	689b      	ldr	r3, [r3, #8]
 8006a1a:	2b40      	cmp	r3, #64	@ 0x40
 8006a1c:	d138      	bne.n	8006a90 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	687a      	ldr	r2, [r7, #4]
 8006a24:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	68ba      	ldr	r2, [r7, #8]
 8006a2c:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8006a2e:	e086      	b.n	8006b3e <DMA_SetConfig+0x32a>
 8006a30:	40020010 	.word	0x40020010
 8006a34:	40020028 	.word	0x40020028
 8006a38:	40020040 	.word	0x40020040
 8006a3c:	40020058 	.word	0x40020058
 8006a40:	40020070 	.word	0x40020070
 8006a44:	40020088 	.word	0x40020088
 8006a48:	400200a0 	.word	0x400200a0
 8006a4c:	400200b8 	.word	0x400200b8
 8006a50:	40020410 	.word	0x40020410
 8006a54:	40020428 	.word	0x40020428
 8006a58:	40020440 	.word	0x40020440
 8006a5c:	40020458 	.word	0x40020458
 8006a60:	40020470 	.word	0x40020470
 8006a64:	40020488 	.word	0x40020488
 8006a68:	400204a0 	.word	0x400204a0
 8006a6c:	400204b8 	.word	0x400204b8
 8006a70:	58025408 	.word	0x58025408
 8006a74:	5802541c 	.word	0x5802541c
 8006a78:	58025430 	.word	0x58025430
 8006a7c:	58025444 	.word	0x58025444
 8006a80:	58025458 	.word	0x58025458
 8006a84:	5802546c 	.word	0x5802546c
 8006a88:	58025480 	.word	0x58025480
 8006a8c:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	68ba      	ldr	r2, [r7, #8]
 8006a96:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	687a      	ldr	r2, [r7, #4]
 8006a9e:	60da      	str	r2, [r3, #12]
}
 8006aa0:	e04d      	b.n	8006b3e <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	4a29      	ldr	r2, [pc, #164]	@ (8006b4c <DMA_SetConfig+0x338>)
 8006aa8:	4293      	cmp	r3, r2
 8006aaa:	d022      	beq.n	8006af2 <DMA_SetConfig+0x2de>
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	4a27      	ldr	r2, [pc, #156]	@ (8006b50 <DMA_SetConfig+0x33c>)
 8006ab2:	4293      	cmp	r3, r2
 8006ab4:	d01d      	beq.n	8006af2 <DMA_SetConfig+0x2de>
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	4a26      	ldr	r2, [pc, #152]	@ (8006b54 <DMA_SetConfig+0x340>)
 8006abc:	4293      	cmp	r3, r2
 8006abe:	d018      	beq.n	8006af2 <DMA_SetConfig+0x2de>
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	4a24      	ldr	r2, [pc, #144]	@ (8006b58 <DMA_SetConfig+0x344>)
 8006ac6:	4293      	cmp	r3, r2
 8006ac8:	d013      	beq.n	8006af2 <DMA_SetConfig+0x2de>
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	4a23      	ldr	r2, [pc, #140]	@ (8006b5c <DMA_SetConfig+0x348>)
 8006ad0:	4293      	cmp	r3, r2
 8006ad2:	d00e      	beq.n	8006af2 <DMA_SetConfig+0x2de>
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	4a21      	ldr	r2, [pc, #132]	@ (8006b60 <DMA_SetConfig+0x34c>)
 8006ada:	4293      	cmp	r3, r2
 8006adc:	d009      	beq.n	8006af2 <DMA_SetConfig+0x2de>
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	4a20      	ldr	r2, [pc, #128]	@ (8006b64 <DMA_SetConfig+0x350>)
 8006ae4:	4293      	cmp	r3, r2
 8006ae6:	d004      	beq.n	8006af2 <DMA_SetConfig+0x2de>
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	4a1e      	ldr	r2, [pc, #120]	@ (8006b68 <DMA_SetConfig+0x354>)
 8006aee:	4293      	cmp	r3, r2
 8006af0:	d101      	bne.n	8006af6 <DMA_SetConfig+0x2e2>
 8006af2:	2301      	movs	r3, #1
 8006af4:	e000      	b.n	8006af8 <DMA_SetConfig+0x2e4>
 8006af6:	2300      	movs	r3, #0
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d020      	beq.n	8006b3e <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006b00:	f003 031f 	and.w	r3, r3, #31
 8006b04:	2201      	movs	r2, #1
 8006b06:	409a      	lsls	r2, r3
 8006b08:	693b      	ldr	r3, [r7, #16]
 8006b0a:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	683a      	ldr	r2, [r7, #0]
 8006b12:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	689b      	ldr	r3, [r3, #8]
 8006b18:	2b40      	cmp	r3, #64	@ 0x40
 8006b1a:	d108      	bne.n	8006b2e <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	687a      	ldr	r2, [r7, #4]
 8006b22:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	68ba      	ldr	r2, [r7, #8]
 8006b2a:	60da      	str	r2, [r3, #12]
}
 8006b2c:	e007      	b.n	8006b3e <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	68ba      	ldr	r2, [r7, #8]
 8006b34:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	687a      	ldr	r2, [r7, #4]
 8006b3c:	60da      	str	r2, [r3, #12]
}
 8006b3e:	bf00      	nop
 8006b40:	371c      	adds	r7, #28
 8006b42:	46bd      	mov	sp, r7
 8006b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b48:	4770      	bx	lr
 8006b4a:	bf00      	nop
 8006b4c:	58025408 	.word	0x58025408
 8006b50:	5802541c 	.word	0x5802541c
 8006b54:	58025430 	.word	0x58025430
 8006b58:	58025444 	.word	0x58025444
 8006b5c:	58025458 	.word	0x58025458
 8006b60:	5802546c 	.word	0x5802546c
 8006b64:	58025480 	.word	0x58025480
 8006b68:	58025494 	.word	0x58025494

08006b6c <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8006b6c:	b480      	push	{r7}
 8006b6e:	b085      	sub	sp, #20
 8006b70:	af00      	add	r7, sp, #0
 8006b72:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	4a42      	ldr	r2, [pc, #264]	@ (8006c84 <DMA_CalcBaseAndBitshift+0x118>)
 8006b7a:	4293      	cmp	r3, r2
 8006b7c:	d04a      	beq.n	8006c14 <DMA_CalcBaseAndBitshift+0xa8>
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	4a41      	ldr	r2, [pc, #260]	@ (8006c88 <DMA_CalcBaseAndBitshift+0x11c>)
 8006b84:	4293      	cmp	r3, r2
 8006b86:	d045      	beq.n	8006c14 <DMA_CalcBaseAndBitshift+0xa8>
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	4a3f      	ldr	r2, [pc, #252]	@ (8006c8c <DMA_CalcBaseAndBitshift+0x120>)
 8006b8e:	4293      	cmp	r3, r2
 8006b90:	d040      	beq.n	8006c14 <DMA_CalcBaseAndBitshift+0xa8>
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	4a3e      	ldr	r2, [pc, #248]	@ (8006c90 <DMA_CalcBaseAndBitshift+0x124>)
 8006b98:	4293      	cmp	r3, r2
 8006b9a:	d03b      	beq.n	8006c14 <DMA_CalcBaseAndBitshift+0xa8>
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	4a3c      	ldr	r2, [pc, #240]	@ (8006c94 <DMA_CalcBaseAndBitshift+0x128>)
 8006ba2:	4293      	cmp	r3, r2
 8006ba4:	d036      	beq.n	8006c14 <DMA_CalcBaseAndBitshift+0xa8>
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	4a3b      	ldr	r2, [pc, #236]	@ (8006c98 <DMA_CalcBaseAndBitshift+0x12c>)
 8006bac:	4293      	cmp	r3, r2
 8006bae:	d031      	beq.n	8006c14 <DMA_CalcBaseAndBitshift+0xa8>
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	4a39      	ldr	r2, [pc, #228]	@ (8006c9c <DMA_CalcBaseAndBitshift+0x130>)
 8006bb6:	4293      	cmp	r3, r2
 8006bb8:	d02c      	beq.n	8006c14 <DMA_CalcBaseAndBitshift+0xa8>
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	4a38      	ldr	r2, [pc, #224]	@ (8006ca0 <DMA_CalcBaseAndBitshift+0x134>)
 8006bc0:	4293      	cmp	r3, r2
 8006bc2:	d027      	beq.n	8006c14 <DMA_CalcBaseAndBitshift+0xa8>
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	4a36      	ldr	r2, [pc, #216]	@ (8006ca4 <DMA_CalcBaseAndBitshift+0x138>)
 8006bca:	4293      	cmp	r3, r2
 8006bcc:	d022      	beq.n	8006c14 <DMA_CalcBaseAndBitshift+0xa8>
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	4a35      	ldr	r2, [pc, #212]	@ (8006ca8 <DMA_CalcBaseAndBitshift+0x13c>)
 8006bd4:	4293      	cmp	r3, r2
 8006bd6:	d01d      	beq.n	8006c14 <DMA_CalcBaseAndBitshift+0xa8>
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	4a33      	ldr	r2, [pc, #204]	@ (8006cac <DMA_CalcBaseAndBitshift+0x140>)
 8006bde:	4293      	cmp	r3, r2
 8006be0:	d018      	beq.n	8006c14 <DMA_CalcBaseAndBitshift+0xa8>
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	4a32      	ldr	r2, [pc, #200]	@ (8006cb0 <DMA_CalcBaseAndBitshift+0x144>)
 8006be8:	4293      	cmp	r3, r2
 8006bea:	d013      	beq.n	8006c14 <DMA_CalcBaseAndBitshift+0xa8>
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	4a30      	ldr	r2, [pc, #192]	@ (8006cb4 <DMA_CalcBaseAndBitshift+0x148>)
 8006bf2:	4293      	cmp	r3, r2
 8006bf4:	d00e      	beq.n	8006c14 <DMA_CalcBaseAndBitshift+0xa8>
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	4a2f      	ldr	r2, [pc, #188]	@ (8006cb8 <DMA_CalcBaseAndBitshift+0x14c>)
 8006bfc:	4293      	cmp	r3, r2
 8006bfe:	d009      	beq.n	8006c14 <DMA_CalcBaseAndBitshift+0xa8>
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	4a2d      	ldr	r2, [pc, #180]	@ (8006cbc <DMA_CalcBaseAndBitshift+0x150>)
 8006c06:	4293      	cmp	r3, r2
 8006c08:	d004      	beq.n	8006c14 <DMA_CalcBaseAndBitshift+0xa8>
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	4a2c      	ldr	r2, [pc, #176]	@ (8006cc0 <DMA_CalcBaseAndBitshift+0x154>)
 8006c10:	4293      	cmp	r3, r2
 8006c12:	d101      	bne.n	8006c18 <DMA_CalcBaseAndBitshift+0xac>
 8006c14:	2301      	movs	r3, #1
 8006c16:	e000      	b.n	8006c1a <DMA_CalcBaseAndBitshift+0xae>
 8006c18:	2300      	movs	r3, #0
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d024      	beq.n	8006c68 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	b2db      	uxtb	r3, r3
 8006c24:	3b10      	subs	r3, #16
 8006c26:	4a27      	ldr	r2, [pc, #156]	@ (8006cc4 <DMA_CalcBaseAndBitshift+0x158>)
 8006c28:	fba2 2303 	umull	r2, r3, r2, r3
 8006c2c:	091b      	lsrs	r3, r3, #4
 8006c2e:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	f003 0307 	and.w	r3, r3, #7
 8006c36:	4a24      	ldr	r2, [pc, #144]	@ (8006cc8 <DMA_CalcBaseAndBitshift+0x15c>)
 8006c38:	5cd3      	ldrb	r3, [r2, r3]
 8006c3a:	461a      	mov	r2, r3
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	2b03      	cmp	r3, #3
 8006c44:	d908      	bls.n	8006c58 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	461a      	mov	r2, r3
 8006c4c:	4b1f      	ldr	r3, [pc, #124]	@ (8006ccc <DMA_CalcBaseAndBitshift+0x160>)
 8006c4e:	4013      	ands	r3, r2
 8006c50:	1d1a      	adds	r2, r3, #4
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	659a      	str	r2, [r3, #88]	@ 0x58
 8006c56:	e00d      	b.n	8006c74 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	461a      	mov	r2, r3
 8006c5e:	4b1b      	ldr	r3, [pc, #108]	@ (8006ccc <DMA_CalcBaseAndBitshift+0x160>)
 8006c60:	4013      	ands	r3, r2
 8006c62:	687a      	ldr	r2, [r7, #4]
 8006c64:	6593      	str	r3, [r2, #88]	@ 0x58
 8006c66:	e005      	b.n	8006c74 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8006c78:	4618      	mov	r0, r3
 8006c7a:	3714      	adds	r7, #20
 8006c7c:	46bd      	mov	sp, r7
 8006c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c82:	4770      	bx	lr
 8006c84:	40020010 	.word	0x40020010
 8006c88:	40020028 	.word	0x40020028
 8006c8c:	40020040 	.word	0x40020040
 8006c90:	40020058 	.word	0x40020058
 8006c94:	40020070 	.word	0x40020070
 8006c98:	40020088 	.word	0x40020088
 8006c9c:	400200a0 	.word	0x400200a0
 8006ca0:	400200b8 	.word	0x400200b8
 8006ca4:	40020410 	.word	0x40020410
 8006ca8:	40020428 	.word	0x40020428
 8006cac:	40020440 	.word	0x40020440
 8006cb0:	40020458 	.word	0x40020458
 8006cb4:	40020470 	.word	0x40020470
 8006cb8:	40020488 	.word	0x40020488
 8006cbc:	400204a0 	.word	0x400204a0
 8006cc0:	400204b8 	.word	0x400204b8
 8006cc4:	aaaaaaab 	.word	0xaaaaaaab
 8006cc8:	08011cbc 	.word	0x08011cbc
 8006ccc:	fffffc00 	.word	0xfffffc00

08006cd0 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8006cd0:	b480      	push	{r7}
 8006cd2:	b085      	sub	sp, #20
 8006cd4:	af00      	add	r7, sp, #0
 8006cd6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006cd8:	2300      	movs	r3, #0
 8006cda:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	699b      	ldr	r3, [r3, #24]
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d120      	bne.n	8006d26 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ce8:	2b03      	cmp	r3, #3
 8006cea:	d858      	bhi.n	8006d9e <DMA_CheckFifoParam+0xce>
 8006cec:	a201      	add	r2, pc, #4	@ (adr r2, 8006cf4 <DMA_CheckFifoParam+0x24>)
 8006cee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cf2:	bf00      	nop
 8006cf4:	08006d05 	.word	0x08006d05
 8006cf8:	08006d17 	.word	0x08006d17
 8006cfc:	08006d05 	.word	0x08006d05
 8006d00:	08006d9f 	.word	0x08006d9f
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d08:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d048      	beq.n	8006da2 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8006d10:	2301      	movs	r3, #1
 8006d12:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8006d14:	e045      	b.n	8006da2 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d1a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8006d1e:	d142      	bne.n	8006da6 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8006d20:	2301      	movs	r3, #1
 8006d22:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8006d24:	e03f      	b.n	8006da6 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	699b      	ldr	r3, [r3, #24]
 8006d2a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006d2e:	d123      	bne.n	8006d78 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d34:	2b03      	cmp	r3, #3
 8006d36:	d838      	bhi.n	8006daa <DMA_CheckFifoParam+0xda>
 8006d38:	a201      	add	r2, pc, #4	@ (adr r2, 8006d40 <DMA_CheckFifoParam+0x70>)
 8006d3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d3e:	bf00      	nop
 8006d40:	08006d51 	.word	0x08006d51
 8006d44:	08006d57 	.word	0x08006d57
 8006d48:	08006d51 	.word	0x08006d51
 8006d4c:	08006d69 	.word	0x08006d69
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8006d50:	2301      	movs	r3, #1
 8006d52:	73fb      	strb	r3, [r7, #15]
        break;
 8006d54:	e030      	b.n	8006db8 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d5a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d025      	beq.n	8006dae <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8006d62:	2301      	movs	r3, #1
 8006d64:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8006d66:	e022      	b.n	8006dae <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d6c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8006d70:	d11f      	bne.n	8006db2 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8006d72:	2301      	movs	r3, #1
 8006d74:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8006d76:	e01c      	b.n	8006db2 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d7c:	2b02      	cmp	r3, #2
 8006d7e:	d902      	bls.n	8006d86 <DMA_CheckFifoParam+0xb6>
 8006d80:	2b03      	cmp	r3, #3
 8006d82:	d003      	beq.n	8006d8c <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8006d84:	e018      	b.n	8006db8 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8006d86:	2301      	movs	r3, #1
 8006d88:	73fb      	strb	r3, [r7, #15]
        break;
 8006d8a:	e015      	b.n	8006db8 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d90:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d00e      	beq.n	8006db6 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8006d98:	2301      	movs	r3, #1
 8006d9a:	73fb      	strb	r3, [r7, #15]
    break;
 8006d9c:	e00b      	b.n	8006db6 <DMA_CheckFifoParam+0xe6>
        break;
 8006d9e:	bf00      	nop
 8006da0:	e00a      	b.n	8006db8 <DMA_CheckFifoParam+0xe8>
        break;
 8006da2:	bf00      	nop
 8006da4:	e008      	b.n	8006db8 <DMA_CheckFifoParam+0xe8>
        break;
 8006da6:	bf00      	nop
 8006da8:	e006      	b.n	8006db8 <DMA_CheckFifoParam+0xe8>
        break;
 8006daa:	bf00      	nop
 8006dac:	e004      	b.n	8006db8 <DMA_CheckFifoParam+0xe8>
        break;
 8006dae:	bf00      	nop
 8006db0:	e002      	b.n	8006db8 <DMA_CheckFifoParam+0xe8>
        break;
 8006db2:	bf00      	nop
 8006db4:	e000      	b.n	8006db8 <DMA_CheckFifoParam+0xe8>
    break;
 8006db6:	bf00      	nop
    }
  }

  return status;
 8006db8:	7bfb      	ldrb	r3, [r7, #15]
}
 8006dba:	4618      	mov	r0, r3
 8006dbc:	3714      	adds	r7, #20
 8006dbe:	46bd      	mov	sp, r7
 8006dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dc4:	4770      	bx	lr
 8006dc6:	bf00      	nop

08006dc8 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006dc8:	b480      	push	{r7}
 8006dca:	b085      	sub	sp, #20
 8006dcc:	af00      	add	r7, sp, #0
 8006dce:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	4a38      	ldr	r2, [pc, #224]	@ (8006ebc <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8006ddc:	4293      	cmp	r3, r2
 8006dde:	d022      	beq.n	8006e26 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	4a36      	ldr	r2, [pc, #216]	@ (8006ec0 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8006de6:	4293      	cmp	r3, r2
 8006de8:	d01d      	beq.n	8006e26 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	4a35      	ldr	r2, [pc, #212]	@ (8006ec4 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8006df0:	4293      	cmp	r3, r2
 8006df2:	d018      	beq.n	8006e26 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	4a33      	ldr	r2, [pc, #204]	@ (8006ec8 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8006dfa:	4293      	cmp	r3, r2
 8006dfc:	d013      	beq.n	8006e26 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	4a32      	ldr	r2, [pc, #200]	@ (8006ecc <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8006e04:	4293      	cmp	r3, r2
 8006e06:	d00e      	beq.n	8006e26 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	4a30      	ldr	r2, [pc, #192]	@ (8006ed0 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8006e0e:	4293      	cmp	r3, r2
 8006e10:	d009      	beq.n	8006e26 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	4a2f      	ldr	r2, [pc, #188]	@ (8006ed4 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8006e18:	4293      	cmp	r3, r2
 8006e1a:	d004      	beq.n	8006e26 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	4a2d      	ldr	r2, [pc, #180]	@ (8006ed8 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8006e22:	4293      	cmp	r3, r2
 8006e24:	d101      	bne.n	8006e2a <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8006e26:	2301      	movs	r3, #1
 8006e28:	e000      	b.n	8006e2c <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8006e2a:	2300      	movs	r3, #0
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d01a      	beq.n	8006e66 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	b2db      	uxtb	r3, r3
 8006e36:	3b08      	subs	r3, #8
 8006e38:	4a28      	ldr	r2, [pc, #160]	@ (8006edc <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8006e3a:	fba2 2303 	umull	r2, r3, r2, r3
 8006e3e:	091b      	lsrs	r3, r3, #4
 8006e40:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8006e42:	68fa      	ldr	r2, [r7, #12]
 8006e44:	4b26      	ldr	r3, [pc, #152]	@ (8006ee0 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8006e46:	4413      	add	r3, r2
 8006e48:	009b      	lsls	r3, r3, #2
 8006e4a:	461a      	mov	r2, r3
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	4a24      	ldr	r2, [pc, #144]	@ (8006ee4 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8006e54:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	f003 031f 	and.w	r3, r3, #31
 8006e5c:	2201      	movs	r2, #1
 8006e5e:	409a      	lsls	r2, r3
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8006e64:	e024      	b.n	8006eb0 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	b2db      	uxtb	r3, r3
 8006e6c:	3b10      	subs	r3, #16
 8006e6e:	4a1e      	ldr	r2, [pc, #120]	@ (8006ee8 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8006e70:	fba2 2303 	umull	r2, r3, r2, r3
 8006e74:	091b      	lsrs	r3, r3, #4
 8006e76:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8006e78:	68bb      	ldr	r3, [r7, #8]
 8006e7a:	4a1c      	ldr	r2, [pc, #112]	@ (8006eec <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8006e7c:	4293      	cmp	r3, r2
 8006e7e:	d806      	bhi.n	8006e8e <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8006e80:	68bb      	ldr	r3, [r7, #8]
 8006e82:	4a1b      	ldr	r2, [pc, #108]	@ (8006ef0 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8006e84:	4293      	cmp	r3, r2
 8006e86:	d902      	bls.n	8006e8e <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	3308      	adds	r3, #8
 8006e8c:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8006e8e:	68fa      	ldr	r2, [r7, #12]
 8006e90:	4b18      	ldr	r3, [pc, #96]	@ (8006ef4 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8006e92:	4413      	add	r3, r2
 8006e94:	009b      	lsls	r3, r3, #2
 8006e96:	461a      	mov	r2, r3
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	4a16      	ldr	r2, [pc, #88]	@ (8006ef8 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8006ea0:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	f003 031f 	and.w	r3, r3, #31
 8006ea8:	2201      	movs	r2, #1
 8006eaa:	409a      	lsls	r2, r3
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8006eb0:	bf00      	nop
 8006eb2:	3714      	adds	r7, #20
 8006eb4:	46bd      	mov	sp, r7
 8006eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eba:	4770      	bx	lr
 8006ebc:	58025408 	.word	0x58025408
 8006ec0:	5802541c 	.word	0x5802541c
 8006ec4:	58025430 	.word	0x58025430
 8006ec8:	58025444 	.word	0x58025444
 8006ecc:	58025458 	.word	0x58025458
 8006ed0:	5802546c 	.word	0x5802546c
 8006ed4:	58025480 	.word	0x58025480
 8006ed8:	58025494 	.word	0x58025494
 8006edc:	cccccccd 	.word	0xcccccccd
 8006ee0:	16009600 	.word	0x16009600
 8006ee4:	58025880 	.word	0x58025880
 8006ee8:	aaaaaaab 	.word	0xaaaaaaab
 8006eec:	400204b8 	.word	0x400204b8
 8006ef0:	4002040f 	.word	0x4002040f
 8006ef4:	10008200 	.word	0x10008200
 8006ef8:	40020880 	.word	0x40020880

08006efc <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006efc:	b480      	push	{r7}
 8006efe:	b085      	sub	sp, #20
 8006f00:	af00      	add	r7, sp, #0
 8006f02:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	685b      	ldr	r3, [r3, #4]
 8006f08:	b2db      	uxtb	r3, r3
 8006f0a:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d04a      	beq.n	8006fa8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	2b08      	cmp	r3, #8
 8006f16:	d847      	bhi.n	8006fa8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	4a25      	ldr	r2, [pc, #148]	@ (8006fb4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8006f1e:	4293      	cmp	r3, r2
 8006f20:	d022      	beq.n	8006f68 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	4a24      	ldr	r2, [pc, #144]	@ (8006fb8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8006f28:	4293      	cmp	r3, r2
 8006f2a:	d01d      	beq.n	8006f68 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	4a22      	ldr	r2, [pc, #136]	@ (8006fbc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8006f32:	4293      	cmp	r3, r2
 8006f34:	d018      	beq.n	8006f68 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	4a21      	ldr	r2, [pc, #132]	@ (8006fc0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8006f3c:	4293      	cmp	r3, r2
 8006f3e:	d013      	beq.n	8006f68 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	4a1f      	ldr	r2, [pc, #124]	@ (8006fc4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8006f46:	4293      	cmp	r3, r2
 8006f48:	d00e      	beq.n	8006f68 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	4a1e      	ldr	r2, [pc, #120]	@ (8006fc8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8006f50:	4293      	cmp	r3, r2
 8006f52:	d009      	beq.n	8006f68 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	4a1c      	ldr	r2, [pc, #112]	@ (8006fcc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8006f5a:	4293      	cmp	r3, r2
 8006f5c:	d004      	beq.n	8006f68 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	4a1b      	ldr	r2, [pc, #108]	@ (8006fd0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8006f64:	4293      	cmp	r3, r2
 8006f66:	d101      	bne.n	8006f6c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8006f68:	2301      	movs	r3, #1
 8006f6a:	e000      	b.n	8006f6e <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8006f6c:	2300      	movs	r3, #0
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d00a      	beq.n	8006f88 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8006f72:	68fa      	ldr	r2, [r7, #12]
 8006f74:	4b17      	ldr	r3, [pc, #92]	@ (8006fd4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8006f76:	4413      	add	r3, r2
 8006f78:	009b      	lsls	r3, r3, #2
 8006f7a:	461a      	mov	r2, r3
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	4a15      	ldr	r2, [pc, #84]	@ (8006fd8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8006f84:	671a      	str	r2, [r3, #112]	@ 0x70
 8006f86:	e009      	b.n	8006f9c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8006f88:	68fa      	ldr	r2, [r7, #12]
 8006f8a:	4b14      	ldr	r3, [pc, #80]	@ (8006fdc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8006f8c:	4413      	add	r3, r2
 8006f8e:	009b      	lsls	r3, r3, #2
 8006f90:	461a      	mov	r2, r3
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	4a11      	ldr	r2, [pc, #68]	@ (8006fe0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8006f9a:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	3b01      	subs	r3, #1
 8006fa0:	2201      	movs	r2, #1
 8006fa2:	409a      	lsls	r2, r3
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 8006fa8:	bf00      	nop
 8006faa:	3714      	adds	r7, #20
 8006fac:	46bd      	mov	sp, r7
 8006fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fb2:	4770      	bx	lr
 8006fb4:	58025408 	.word	0x58025408
 8006fb8:	5802541c 	.word	0x5802541c
 8006fbc:	58025430 	.word	0x58025430
 8006fc0:	58025444 	.word	0x58025444
 8006fc4:	58025458 	.word	0x58025458
 8006fc8:	5802546c 	.word	0x5802546c
 8006fcc:	58025480 	.word	0x58025480
 8006fd0:	58025494 	.word	0x58025494
 8006fd4:	1600963f 	.word	0x1600963f
 8006fd8:	58025940 	.word	0x58025940
 8006fdc:	1000823f 	.word	0x1000823f
 8006fe0:	40020940 	.word	0x40020940

08006fe4 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8006fe4:	b580      	push	{r7, lr}
 8006fe6:	b098      	sub	sp, #96	@ 0x60
 8006fe8:	af00      	add	r7, sp, #0
 8006fea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 8006fec:	4a84      	ldr	r2, [pc, #528]	@ (8007200 <HAL_FDCAN_Init+0x21c>)
 8006fee:	f107 030c 	add.w	r3, r7, #12
 8006ff2:	4611      	mov	r1, r2
 8006ff4:	224c      	movs	r2, #76	@ 0x4c
 8006ff6:	4618      	mov	r0, r3
 8006ff8:	f00a f892 	bl	8011120 <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d101      	bne.n	8007006 <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 8007002:	2301      	movs	r3, #1
 8007004:	e1c6      	b.n	8007394 <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	4a7e      	ldr	r2, [pc, #504]	@ (8007204 <HAL_FDCAN_Init+0x220>)
 800700c:	4293      	cmp	r3, r2
 800700e:	d106      	bne.n	800701e <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8007018:	461a      	mov	r2, r3
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8007024:	b2db      	uxtb	r3, r3
 8007026:	2b00      	cmp	r3, #0
 8007028:	d106      	bne.n	8007038 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	2200      	movs	r2, #0
 800702e:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8007032:	6878      	ldr	r0, [r7, #4]
 8007034:	f7fb f842 	bl	80020bc <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	699a      	ldr	r2, [r3, #24]
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	f022 0210 	bic.w	r2, r2, #16
 8007046:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007048:	f7fb fd1a 	bl	8002a80 <HAL_GetTick>
 800704c:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800704e:	e014      	b.n	800707a <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8007050:	f7fb fd16 	bl	8002a80 <HAL_GetTick>
 8007054:	4602      	mov	r2, r0
 8007056:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007058:	1ad3      	subs	r3, r2, r3
 800705a:	2b0a      	cmp	r3, #10
 800705c:	d90d      	bls.n	800707a <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007064:	f043 0201 	orr.w	r2, r3, #1
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	2203      	movs	r2, #3
 8007072:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8007076:	2301      	movs	r3, #1
 8007078:	e18c      	b.n	8007394 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	699b      	ldr	r3, [r3, #24]
 8007080:	f003 0308 	and.w	r3, r3, #8
 8007084:	2b08      	cmp	r3, #8
 8007086:	d0e3      	beq.n	8007050 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	699a      	ldr	r2, [r3, #24]
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	f042 0201 	orr.w	r2, r2, #1
 8007096:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007098:	f7fb fcf2 	bl	8002a80 <HAL_GetTick>
 800709c:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800709e:	e014      	b.n	80070ca <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80070a0:	f7fb fcee 	bl	8002a80 <HAL_GetTick>
 80070a4:	4602      	mov	r2, r0
 80070a6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80070a8:	1ad3      	subs	r3, r2, r3
 80070aa:	2b0a      	cmp	r3, #10
 80070ac:	d90d      	bls.n	80070ca <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80070b4:	f043 0201 	orr.w	r2, r3, #1
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	2203      	movs	r2, #3
 80070c2:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 80070c6:	2301      	movs	r3, #1
 80070c8:	e164      	b.n	8007394 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	699b      	ldr	r3, [r3, #24]
 80070d0:	f003 0301 	and.w	r3, r3, #1
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d0e3      	beq.n	80070a0 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	699a      	ldr	r2, [r3, #24]
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	f042 0202 	orr.w	r2, r2, #2
 80070e6:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	7c1b      	ldrb	r3, [r3, #16]
 80070ec:	2b01      	cmp	r3, #1
 80070ee:	d108      	bne.n	8007102 <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	699a      	ldr	r2, [r3, #24]
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80070fe:	619a      	str	r2, [r3, #24]
 8007100:	e007      	b.n	8007112 <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	699a      	ldr	r2, [r3, #24]
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007110:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	7c5b      	ldrb	r3, [r3, #17]
 8007116:	2b01      	cmp	r3, #1
 8007118:	d108      	bne.n	800712c <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	699a      	ldr	r2, [r3, #24]
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007128:	619a      	str	r2, [r3, #24]
 800712a:	e007      	b.n	800713c <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	699a      	ldr	r2, [r3, #24]
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800713a:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	7c9b      	ldrb	r3, [r3, #18]
 8007140:	2b01      	cmp	r3, #1
 8007142:	d108      	bne.n	8007156 <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	699a      	ldr	r2, [r3, #24]
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007152:	619a      	str	r2, [r3, #24]
 8007154:	e007      	b.n	8007166 <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	699a      	ldr	r2, [r3, #24]
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007164:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	699b      	ldr	r3, [r3, #24]
 800716c:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	689a      	ldr	r2, [r3, #8]
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	430a      	orrs	r2, r1
 800717a:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	699a      	ldr	r2, [r3, #24]
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 800718a:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	691a      	ldr	r2, [r3, #16]
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	f022 0210 	bic.w	r2, r2, #16
 800719a:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	68db      	ldr	r3, [r3, #12]
 80071a0:	2b01      	cmp	r3, #1
 80071a2:	d108      	bne.n	80071b6 <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	699a      	ldr	r2, [r3, #24]
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	f042 0204 	orr.w	r2, r2, #4
 80071b2:	619a      	str	r2, [r3, #24]
 80071b4:	e030      	b.n	8007218 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	68db      	ldr	r3, [r3, #12]
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d02c      	beq.n	8007218 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	68db      	ldr	r3, [r3, #12]
 80071c2:	2b02      	cmp	r3, #2
 80071c4:	d020      	beq.n	8007208 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	699a      	ldr	r2, [r3, #24]
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80071d4:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	691a      	ldr	r2, [r3, #16]
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	f042 0210 	orr.w	r2, r2, #16
 80071e4:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	68db      	ldr	r3, [r3, #12]
 80071ea:	2b03      	cmp	r3, #3
 80071ec:	d114      	bne.n	8007218 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	699a      	ldr	r2, [r3, #24]
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	f042 0220 	orr.w	r2, r2, #32
 80071fc:	619a      	str	r2, [r3, #24]
 80071fe:	e00b      	b.n	8007218 <HAL_FDCAN_Init+0x234>
 8007200:	08011c60 	.word	0x08011c60
 8007204:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	699a      	ldr	r2, [r3, #24]
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	f042 0220 	orr.w	r2, r2, #32
 8007216:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	699b      	ldr	r3, [r3, #24]
 800721c:	3b01      	subs	r3, #1
 800721e:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	69db      	ldr	r3, [r3, #28]
 8007224:	3b01      	subs	r3, #1
 8007226:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8007228:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	6a1b      	ldr	r3, [r3, #32]
 800722e:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8007230:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	695b      	ldr	r3, [r3, #20]
 8007238:	3b01      	subs	r3, #1
 800723a:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8007240:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8007242:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	689b      	ldr	r3, [r3, #8]
 8007248:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800724c:	d115      	bne.n	800727a <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007252:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007258:	3b01      	subs	r3, #1
 800725a:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800725c:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007262:	3b01      	subs	r3, #1
 8007264:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8007266:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800726e:	3b01      	subs	r3, #1
 8007270:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8007276:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8007278:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800727e:	2b00      	cmp	r3, #0
 8007280:	d00a      	beq.n	8007298 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	430a      	orrs	r2, r1
 8007294:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80072a0:	4413      	add	r3, r2
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d011      	beq.n	80072ca <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 80072ae:	f023 0107 	bic.w	r1, r3, #7
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80072b6:	009b      	lsls	r3, r3, #2
 80072b8:	3360      	adds	r3, #96	@ 0x60
 80072ba:	443b      	add	r3, r7
 80072bc:	f853 2c54 	ldr.w	r2, [r3, #-84]
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	430a      	orrs	r2, r1
 80072c6:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d011      	beq.n	80072f6 <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80072da:	f023 0107 	bic.w	r1, r3, #7
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80072e2:	009b      	lsls	r3, r3, #2
 80072e4:	3360      	adds	r3, #96	@ 0x60
 80072e6:	443b      	add	r3, r7
 80072e8:	f853 2c54 	ldr.w	r2, [r3, #-84]
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	430a      	orrs	r2, r1
 80072f2:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d012      	beq.n	8007324 <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8007306:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800730e:	009b      	lsls	r3, r3, #2
 8007310:	3360      	adds	r3, #96	@ 0x60
 8007312:	443b      	add	r3, r7
 8007314:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8007318:	011a      	lsls	r2, r3, #4
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	430a      	orrs	r2, r1
 8007320:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007328:	2b00      	cmp	r3, #0
 800732a:	d012      	beq.n	8007352 <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8007334:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800733c:	009b      	lsls	r3, r3, #2
 800733e:	3360      	adds	r3, #96	@ 0x60
 8007340:	443b      	add	r3, r7
 8007342:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8007346:	021a      	lsls	r2, r3, #8
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	430a      	orrs	r2, r1
 800734e:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	4a11      	ldr	r2, [pc, #68]	@ (800739c <HAL_FDCAN_Init+0x3b8>)
 8007358:	4293      	cmp	r3, r2
 800735a:	d107      	bne.n	800736c <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	685b      	ldr	r3, [r3, #4]
 8007360:	689a      	ldr	r2, [r3, #8]
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	685b      	ldr	r3, [r3, #4]
 8007366:	f022 0203 	bic.w	r2, r2, #3
 800736a:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	2200      	movs	r2, #0
 8007370:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	2200      	movs	r2, #0
 8007378:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	2201      	movs	r2, #1
 8007380:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8007384:	6878      	ldr	r0, [r7, #4]
 8007386:	f000 fdeb 	bl	8007f60 <FDCAN_CalcultateRamBlockAddresses>
 800738a:	4603      	mov	r3, r0
 800738c:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 8007390:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 8007394:	4618      	mov	r0, r3
 8007396:	3760      	adds	r7, #96	@ 0x60
 8007398:	46bd      	mov	sp, r7
 800739a:	bd80      	pop	{r7, pc}
 800739c:	4000a000 	.word	0x4000a000

080073a0 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 80073a0:	b480      	push	{r7}
 80073a2:	b087      	sub	sp, #28
 80073a4:	af00      	add	r7, sp, #0
 80073a6:	6078      	str	r0, [r7, #4]
 80073a8:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80073b0:	73fb      	strb	r3, [r7, #15]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 80073b2:	7bfb      	ldrb	r3, [r7, #15]
 80073b4:	2b01      	cmp	r3, #1
 80073b6:	d002      	beq.n	80073be <HAL_FDCAN_ConfigFilter+0x1e>
 80073b8:	7bfb      	ldrb	r3, [r7, #15]
 80073ba:	2b02      	cmp	r3, #2
 80073bc:	d157      	bne.n	800746e <HAL_FDCAN_ConfigFilter+0xce>
    {
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->RxBufferIndex, 63U));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->IsCalibrationMsg, 1U));
    }

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 80073be:	683b      	ldr	r3, [r7, #0]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d12b      	bne.n	800741e <HAL_FDCAN_ConfigFilter+0x7e>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
        assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 80073c6:	683b      	ldr	r3, [r7, #0]
 80073c8:	68db      	ldr	r3, [r3, #12]
 80073ca:	2b07      	cmp	r3, #7
 80073cc:	d10d      	bne.n	80073ea <HAL_FDCAN_ConfigFilter+0x4a>
      {
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
                           (sFilterConfig->FilterID1 << 16U)       |
 80073ce:	683b      	ldr	r3, [r7, #0]
 80073d0:	691b      	ldr	r3, [r3, #16]
 80073d2:	041a      	lsls	r2, r3, #16
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 80073d4:	683b      	ldr	r3, [r7, #0]
 80073d6:	69db      	ldr	r3, [r3, #28]
 80073d8:	021b      	lsls	r3, r3, #8
                           (sFilterConfig->FilterID1 << 16U)       |
 80073da:	431a      	orrs	r2, r3
                           sFilterConfig->RxBufferIndex);
 80073dc:	683b      	ldr	r3, [r7, #0]
 80073de:	699b      	ldr	r3, [r3, #24]
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 80073e0:	4313      	orrs	r3, r2
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
 80073e2:	f043 5360 	orr.w	r3, r3, #939524096	@ 0x38000000
 80073e6:	617b      	str	r3, [r7, #20]
 80073e8:	e00e      	b.n	8007408 <HAL_FDCAN_ConfigFilter+0x68>
      }
      else
      {
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 80073ea:	683b      	ldr	r3, [r7, #0]
 80073ec:	689b      	ldr	r3, [r3, #8]
 80073ee:	079a      	lsls	r2, r3, #30
                           (sFilterConfig->FilterConfig << 27U) |
 80073f0:	683b      	ldr	r3, [r7, #0]
 80073f2:	68db      	ldr	r3, [r3, #12]
 80073f4:	06db      	lsls	r3, r3, #27
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 80073f6:	431a      	orrs	r2, r3
                           (sFilterConfig->FilterID1 << 16U)    |
 80073f8:	683b      	ldr	r3, [r7, #0]
 80073fa:	691b      	ldr	r3, [r3, #16]
 80073fc:	041b      	lsls	r3, r3, #16
                           (sFilterConfig->FilterConfig << 27U) |
 80073fe:	431a      	orrs	r2, r3
                           sFilterConfig->FilterID2);
 8007400:	683b      	ldr	r3, [r7, #0]
 8007402:	695b      	ldr	r3, [r3, #20]
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8007404:	4313      	orrs	r3, r2
 8007406:	617b      	str	r3, [r7, #20]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * 4U));
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800740c:	683b      	ldr	r3, [r7, #0]
 800740e:	685b      	ldr	r3, [r3, #4]
 8007410:	009b      	lsls	r3, r3, #2
 8007412:	4413      	add	r3, r2
 8007414:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8007416:	68bb      	ldr	r3, [r7, #8]
 8007418:	697a      	ldr	r2, [r7, #20]
 800741a:	601a      	str	r2, [r3, #0]
 800741c:	e025      	b.n	800746a <HAL_FDCAN_ConfigFilter+0xca>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
        assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 800741e:	683b      	ldr	r3, [r7, #0]
 8007420:	68db      	ldr	r3, [r3, #12]
 8007422:	075a      	lsls	r2, r3, #29
 8007424:	683b      	ldr	r3, [r7, #0]
 8007426:	691b      	ldr	r3, [r3, #16]
 8007428:	4313      	orrs	r3, r2
 800742a:	617b      	str	r3, [r7, #20]

      /* Build second word of filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 800742c:	683b      	ldr	r3, [r7, #0]
 800742e:	68db      	ldr	r3, [r3, #12]
 8007430:	2b07      	cmp	r3, #7
 8007432:	d103      	bne.n	800743c <HAL_FDCAN_ConfigFilter+0x9c>
      {
        FilterElementW2 = sFilterConfig->RxBufferIndex;
 8007434:	683b      	ldr	r3, [r7, #0]
 8007436:	699b      	ldr	r3, [r3, #24]
 8007438:	613b      	str	r3, [r7, #16]
 800743a:	e006      	b.n	800744a <HAL_FDCAN_ConfigFilter+0xaa>
      }
      else
      {
        FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 800743c:	683b      	ldr	r3, [r7, #0]
 800743e:	689b      	ldr	r3, [r3, #8]
 8007440:	079a      	lsls	r2, r3, #30
 8007442:	683b      	ldr	r3, [r7, #0]
 8007444:	695b      	ldr	r3, [r3, #20]
 8007446:	4313      	orrs	r3, r2
 8007448:	613b      	str	r3, [r7, #16]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * 4U * 2U));
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800744e:	683b      	ldr	r3, [r7, #0]
 8007450:	685b      	ldr	r3, [r3, #4]
 8007452:	00db      	lsls	r3, r3, #3
 8007454:	4413      	add	r3, r2
 8007456:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8007458:	68bb      	ldr	r3, [r7, #8]
 800745a:	697a      	ldr	r2, [r7, #20]
 800745c:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 800745e:	68bb      	ldr	r3, [r7, #8]
 8007460:	3304      	adds	r3, #4
 8007462:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 8007464:	68bb      	ldr	r3, [r7, #8]
 8007466:	693a      	ldr	r2, [r7, #16]
 8007468:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 800746a:	2300      	movs	r3, #0
 800746c:	e008      	b.n	8007480 <HAL_FDCAN_ConfigFilter+0xe0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007474:	f043 0202 	orr.w	r2, r3, #2
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 800747e:	2301      	movs	r3, #1
  }
}
 8007480:	4618      	mov	r0, r3
 8007482:	371c      	adds	r7, #28
 8007484:	46bd      	mov	sp, r7
 8007486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800748a:	4770      	bx	lr

0800748c <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 800748c:	b480      	push	{r7}
 800748e:	b083      	sub	sp, #12
 8007490:	af00      	add	r7, sp, #0
 8007492:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800749a:	b2db      	uxtb	r3, r3
 800749c:	2b01      	cmp	r3, #1
 800749e:	d111      	bne.n	80074c4 <HAL_FDCAN_Start+0x38>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	2202      	movs	r2, #2
 80074a4:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	699a      	ldr	r2, [r3, #24]
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	f022 0201 	bic.w	r2, r2, #1
 80074b6:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	2200      	movs	r2, #0
 80074bc:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Return function status */
    return HAL_OK;
 80074c0:	2300      	movs	r3, #0
 80074c2:	e008      	b.n	80074d6 <HAL_FDCAN_Start+0x4a>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80074ca:	f043 0204 	orr.w	r2, r3, #4
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 80074d4:	2301      	movs	r3, #1
  }
}
 80074d6:	4618      	mov	r0, r3
 80074d8:	370c      	adds	r7, #12
 80074da:	46bd      	mov	sp, r7
 80074dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074e0:	4770      	bx	lr

080074e2 <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 80074e2:	b580      	push	{r7, lr}
 80074e4:	b086      	sub	sp, #24
 80074e6:	af00      	add	r7, sp, #0
 80074e8:	60f8      	str	r0, [r7, #12]
 80074ea:	60b9      	str	r1, [r7, #8]
 80074ec:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80074f4:	b2db      	uxtb	r3, r3
 80074f6:	2b02      	cmp	r3, #2
 80074f8:	d141      	bne.n	800757e <HAL_FDCAN_AddMessageToTxFifoQ+0x9c>
  {
    /* Check that the Tx FIFO/Queue has an allocated area into the RAM */
    if ((hfdcan->Instance->TXBC & FDCAN_TXBC_TFQS) == 0U)
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8007502:	f003 537c 	and.w	r3, r3, #1056964608	@ 0x3f000000
 8007506:	2b00      	cmp	r3, #0
 8007508:	d109      	bne.n	800751e <HAL_FDCAN_AddMessageToTxFifoQ+0x3c>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007510:	f043 0220 	orr.w	r2, r3, #32
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 800751a:	2301      	movs	r3, #1
 800751c:	e038      	b.n	8007590 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }

    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8007526:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800752a:	2b00      	cmp	r3, #0
 800752c:	d009      	beq.n	8007542 <HAL_FDCAN_AddMessageToTxFifoQ+0x60>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007534:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 800753e:	2301      	movs	r3, #1
 8007540:	e026      	b.n	8007590 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800754a:	0c1b      	lsrs	r3, r3, #16
 800754c:	f003 031f 	and.w	r3, r3, #31
 8007550:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 8007552:	697b      	ldr	r3, [r7, #20]
 8007554:	687a      	ldr	r2, [r7, #4]
 8007556:	68b9      	ldr	r1, [r7, #8]
 8007558:	68f8      	ldr	r0, [r7, #12]
 800755a:	f000 fe87 	bl	800826c <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	2101      	movs	r1, #1
 8007564:	697a      	ldr	r2, [r7, #20]
 8007566:	fa01 f202 	lsl.w	r2, r1, r2
 800756a:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 800756e:	2201      	movs	r2, #1
 8007570:	697b      	ldr	r3, [r7, #20]
 8007572:	409a      	lsls	r2, r3
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    }

    /* Return function status */
    return HAL_OK;
 800757a:	2300      	movs	r3, #0
 800757c:	e008      	b.n	8007590 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007584:	f043 0208 	orr.w	r2, r3, #8
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 800758e:	2301      	movs	r3, #1
  }
}
 8007590:	4618      	mov	r0, r3
 8007592:	3718      	adds	r7, #24
 8007594:	46bd      	mov	sp, r7
 8007596:	bd80      	pop	{r7, pc}

08007598 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8007598:	b480      	push	{r7}
 800759a:	b08b      	sub	sp, #44	@ 0x2c
 800759c:	af00      	add	r7, sp, #0
 800759e:	60f8      	str	r0, [r7, #12]
 80075a0:	60b9      	str	r1, [r7, #8]
 80075a2:	607a      	str	r2, [r7, #4]
 80075a4:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 80075a6:	2300      	movs	r3, #0
 80075a8:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80075b0:	76fb      	strb	r3, [r7, #27]

  if (state == HAL_FDCAN_STATE_BUSY)
 80075b2:	7efb      	ldrb	r3, [r7, #27]
 80075b4:	2b02      	cmp	r3, #2
 80075b6:	f040 8149 	bne.w	800784c <HAL_FDCAN_GetRxMessage+0x2b4>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 80075ba:	68bb      	ldr	r3, [r7, #8]
 80075bc:	2b40      	cmp	r3, #64	@ 0x40
 80075be:	d14c      	bne.n	800765a <HAL_FDCAN_GetRxMessage+0xc2>
    {
      /* Check that the Rx FIFO 0 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0S) == 0U)
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80075c8:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d109      	bne.n	80075e4 <HAL_FDCAN_GetRxMessage+0x4c>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80075d6:	f043 0220 	orr.w	r2, r3, #32
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 80075e0:	2301      	movs	r3, #1
 80075e2:	e13c      	b.n	800785e <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80075ec:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d109      	bne.n	8007608 <HAL_FDCAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80075fa:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8007604:	2301      	movs	r3, #1
 8007606:	e12a      	b.n	800785e <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007610:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007614:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007618:	d10a      	bne.n	8007630 <HAL_FDCAN_GetRxMessage+0x98>
        {
          if (((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0OM) >> FDCAN_RXF0C_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007622:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007626:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800762a:	d101      	bne.n	8007630 <HAL_FDCAN_GetRxMessage+0x98>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 800762c:	2301      	movs	r3, #1
 800762e:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007638:	0a1b      	lsrs	r3, r3, #8
 800763a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800763e:	69fa      	ldr	r2, [r7, #28]
 8007640:	4413      	add	r3, r2
 8007642:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * hfdcan->Init.RxFifo0ElmtSize * 4U));
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800764c:	69f9      	ldr	r1, [r7, #28]
 800764e:	fb01 f303 	mul.w	r3, r1, r3
 8007652:	009b      	lsls	r3, r3, #2
 8007654:	4413      	add	r3, r2
 8007656:	627b      	str	r3, [r7, #36]	@ 0x24
 8007658:	e068      	b.n	800772c <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 800765a:	68bb      	ldr	r3, [r7, #8]
 800765c:	2b41      	cmp	r3, #65	@ 0x41
 800765e:	d14c      	bne.n	80076fa <HAL_FDCAN_GetRxMessage+0x162>
    {
      /* Check that the Rx FIFO 1 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1S) == 0U)
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8007668:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800766c:	2b00      	cmp	r3, #0
 800766e:	d109      	bne.n	8007684 <HAL_FDCAN_GetRxMessage+0xec>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007676:	f043 0220 	orr.w	r2, r3, #32
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8007680:	2301      	movs	r3, #1
 8007682:	e0ec      	b.n	800785e <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800768c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007690:	2b00      	cmp	r3, #0
 8007692:	d109      	bne.n	80076a8 <HAL_FDCAN_GetRxMessage+0x110>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800769a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 80076a4:	2301      	movs	r3, #1
 80076a6:	e0da      	b.n	800785e <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80076b0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80076b4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80076b8:	d10a      	bne.n	80076d0 <HAL_FDCAN_GetRxMessage+0x138>
        {
          if (((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1OM) >> FDCAN_RXF1C_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80076c2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80076c6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80076ca:	d101      	bne.n	80076d0 <HAL_FDCAN_GetRxMessage+0x138>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 80076cc:	2301      	movs	r3, #1
 80076ce:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80076d8:	0a1b      	lsrs	r3, r3, #8
 80076da:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80076de:	69fa      	ldr	r2, [r7, #28]
 80076e0:	4413      	add	r3, r2
 80076e2:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * hfdcan->Init.RxFifo1ElmtSize * 4U));
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80076ec:	69f9      	ldr	r1, [r7, #28]
 80076ee:	fb01 f303 	mul.w	r3, r1, r3
 80076f2:	009b      	lsls	r3, r3, #2
 80076f4:	4413      	add	r3, r2
 80076f6:	627b      	str	r3, [r7, #36]	@ 0x24
 80076f8:	e018      	b.n	800772c <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Check that the selected buffer has an allocated area into the RAM */
      if (RxLocation >= hfdcan->Init.RxBuffersNbr)
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80076fe:	68ba      	ldr	r2, [r7, #8]
 8007700:	429a      	cmp	r2, r3
 8007702:	d309      	bcc.n	8007718 <HAL_FDCAN_GetRxMessage+0x180>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800770a:	f043 0220 	orr.w	r2, r3, #32
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8007714:	2301      	movs	r3, #1
 8007716:	e0a2      	b.n	800785e <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Calculate Rx buffer address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxBufferSA + (RxLocation * hfdcan->Init.RxBufferSize * 4U));
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007720:	68b9      	ldr	r1, [r7, #8]
 8007722:	fb01 f303 	mul.w	r3, r1, r3
 8007726:	009b      	lsls	r3, r3, #2
 8007728:	4413      	add	r3, r2
 800772a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 800772c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	685b      	ldr	r3, [r3, #4]
 800773c:	2b00      	cmp	r3, #0
 800773e:	d107      	bne.n	8007750 <HAL_FDCAN_GetRxMessage+0x1b8>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 8007740:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	0c9b      	lsrs	r3, r3, #18
 8007746:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	601a      	str	r2, [r3, #0]
 800774e:	e005      	b.n	800775c <HAL_FDCAN_GetRxMessage+0x1c4>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 8007750:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 800775c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 8007768:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 8007774:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007776:	3304      	adds	r3, #4
 8007778:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 800777a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	b29a      	uxth	r2, r3
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 8007784:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	0c1b      	lsrs	r3, r3, #16
 800778a:	f003 020f 	and.w	r2, r3, #15
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 8007792:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 800779e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 80077aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	0e1b      	lsrs	r3, r3, #24
 80077b0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 80077b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	0fda      	lsrs	r2, r3, #31
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 80077c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077c4:	3304      	adds	r3, #4
 80077c6:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 80077c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077ca:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 80077cc:	2300      	movs	r3, #0
 80077ce:	623b      	str	r3, [r7, #32]
 80077d0:	e00a      	b.n	80077e8 <HAL_FDCAN_GetRxMessage+0x250>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 80077d2:	697a      	ldr	r2, [r7, #20]
 80077d4:	6a3b      	ldr	r3, [r7, #32]
 80077d6:	441a      	add	r2, r3
 80077d8:	6839      	ldr	r1, [r7, #0]
 80077da:	6a3b      	ldr	r3, [r7, #32]
 80077dc:	440b      	add	r3, r1
 80077de:	7812      	ldrb	r2, [r2, #0]
 80077e0:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 80077e2:	6a3b      	ldr	r3, [r7, #32]
 80077e4:	3301      	adds	r3, #1
 80077e6:	623b      	str	r3, [r7, #32]
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	68db      	ldr	r3, [r3, #12]
 80077ec:	4a1f      	ldr	r2, [pc, #124]	@ (800786c <HAL_FDCAN_GetRxMessage+0x2d4>)
 80077ee:	5cd3      	ldrb	r3, [r2, r3]
 80077f0:	461a      	mov	r2, r3
 80077f2:	6a3b      	ldr	r3, [r7, #32]
 80077f4:	4293      	cmp	r3, r2
 80077f6:	d3ec      	bcc.n	80077d2 <HAL_FDCAN_GetRxMessage+0x23a>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 80077f8:	68bb      	ldr	r3, [r7, #8]
 80077fa:	2b40      	cmp	r3, #64	@ 0x40
 80077fc:	d105      	bne.n	800780a <HAL_FDCAN_GetRxMessage+0x272>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	69fa      	ldr	r2, [r7, #28]
 8007804:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
 8007808:	e01e      	b.n	8007848 <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 800780a:	68bb      	ldr	r3, [r7, #8]
 800780c:	2b41      	cmp	r3, #65	@ 0x41
 800780e:	d105      	bne.n	800781c <HAL_FDCAN_GetRxMessage+0x284>
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	69fa      	ldr	r2, [r7, #28]
 8007816:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
 800781a:	e015      	b.n	8007848 <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Clear the New Data flag of the current Rx buffer */
      if (RxLocation < FDCAN_RX_BUFFER32)
 800781c:	68bb      	ldr	r3, [r7, #8]
 800781e:	2b1f      	cmp	r3, #31
 8007820:	d808      	bhi.n	8007834 <HAL_FDCAN_GetRxMessage+0x29c>
      {
        hfdcan->Instance->NDAT1 = ((uint32_t)1U << RxLocation);
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	2101      	movs	r1, #1
 8007828:	68ba      	ldr	r2, [r7, #8]
 800782a:	fa01 f202 	lsl.w	r2, r1, r2
 800782e:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 8007832:	e009      	b.n	8007848 <HAL_FDCAN_GetRxMessage+0x2b0>
      }
      else /* FDCAN_RX_BUFFER32 <= RxLocation <= FDCAN_RX_BUFFER63 */
      {
        hfdcan->Instance->NDAT2 = ((uint32_t)1U << (RxLocation & 0x1FU));
 8007834:	68bb      	ldr	r3, [r7, #8]
 8007836:	f003 021f 	and.w	r2, r3, #31
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	2101      	movs	r1, #1
 8007840:	fa01 f202 	lsl.w	r2, r1, r2
 8007844:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }

    /* Return function status */
    return HAL_OK;
 8007848:	2300      	movs	r3, #0
 800784a:	e008      	b.n	800785e <HAL_FDCAN_GetRxMessage+0x2c6>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007852:	f043 0208 	orr.w	r2, r3, #8
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 800785c:	2301      	movs	r3, #1
  }
}
 800785e:	4618      	mov	r0, r3
 8007860:	372c      	adds	r7, #44	@ 0x2c
 8007862:	46bd      	mov	sp, r7
 8007864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007868:	4770      	bx	lr
 800786a:	bf00      	nop
 800786c:	08011cc4 	.word	0x08011cc4

08007870 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 8007870:	b480      	push	{r7}
 8007872:	b087      	sub	sp, #28
 8007874:	af00      	add	r7, sp, #0
 8007876:	60f8      	str	r0, [r7, #12]
 8007878:	60b9      	str	r1, [r7, #8]
 800787a:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8007882:	75fb      	strb	r3, [r7, #23]

  /* Check function parameters */
  assert_param(IS_FDCAN_IT(ActiveITs));

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8007884:	7dfb      	ldrb	r3, [r7, #23]
 8007886:	2b01      	cmp	r3, #1
 8007888:	d002      	beq.n	8007890 <HAL_FDCAN_ActivateNotification+0x20>
 800788a:	7dfb      	ldrb	r3, [r7, #23]
 800788c:	2b02      	cmp	r3, #2
 800788e:	d155      	bne.n	800793c <HAL_FDCAN_ActivateNotification+0xcc>
  {
    /* Enable Interrupt lines */
    if ((ActiveITs & hfdcan->Instance->ILS) == 0U)
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8007896:	68bb      	ldr	r3, [r7, #8]
 8007898:	4013      	ands	r3, r2
 800789a:	2b00      	cmp	r3, #0
 800789c:	d108      	bne.n	80078b0 <HAL_FDCAN_ActivateNotification+0x40>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	f042 0201 	orr.w	r2, r2, #1
 80078ac:	65da      	str	r2, [r3, #92]	@ 0x5c
 80078ae:	e014      	b.n	80078da <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else if ((ActiveITs & hfdcan->Instance->ILS) == ActiveITs)
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80078b6:	68bb      	ldr	r3, [r7, #8]
 80078b8:	4013      	ands	r3, r2
 80078ba:	68ba      	ldr	r2, [r7, #8]
 80078bc:	429a      	cmp	r2, r3
 80078be:	d108      	bne.n	80078d2 <HAL_FDCAN_ActivateNotification+0x62>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	f042 0202 	orr.w	r2, r2, #2
 80078ce:	65da      	str	r2, [r3, #92]	@ 0x5c
 80078d0:	e003      	b.n	80078da <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else
    {
      /* Enable Interrupt lines 0 and 1 */
      hfdcan->Instance->ILE = (FDCAN_INTERRUPT_LINE0 | FDCAN_INTERRUPT_LINE1);
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	2203      	movs	r2, #3
 80078d8:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 80078da:	68bb      	ldr	r3, [r7, #8]
 80078dc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	d009      	beq.n	80078f8 <HAL_FDCAN_ActivateNotification+0x88>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	687a      	ldr	r2, [r7, #4]
 80078f2:	430a      	orrs	r2, r1
 80078f4:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 80078f8:	68bb      	ldr	r3, [r7, #8]
 80078fa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80078fe:	2b00      	cmp	r3, #0
 8007900:	d009      	beq.n	8007916 <HAL_FDCAN_ActivateNotification+0xa6>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 8007902:	68fb      	ldr	r3, [r7, #12]
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	f8d3 10e4 	ldr.w	r1, [r3, #228]	@ 0xe4
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	687a      	ldr	r2, [r7, #4]
 8007910:	430a      	orrs	r2, r1
 8007912:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800791c:	68ba      	ldr	r2, [r7, #8]
 800791e:	4b0f      	ldr	r3, [pc, #60]	@ (800795c <HAL_FDCAN_ActivateNotification+0xec>)
 8007920:	4013      	ands	r3, r2
 8007922:	68fa      	ldr	r2, [r7, #12]
 8007924:	6812      	ldr	r2, [r2, #0]
 8007926:	430b      	orrs	r3, r1
 8007928:	6553      	str	r3, [r2, #84]	@ 0x54
 800792a:	4b0d      	ldr	r3, [pc, #52]	@ (8007960 <HAL_FDCAN_ActivateNotification+0xf0>)
 800792c:	695a      	ldr	r2, [r3, #20]
 800792e:	68bb      	ldr	r3, [r7, #8]
 8007930:	0f9b      	lsrs	r3, r3, #30
 8007932:	490b      	ldr	r1, [pc, #44]	@ (8007960 <HAL_FDCAN_ActivateNotification+0xf0>)
 8007934:	4313      	orrs	r3, r2
 8007936:	614b      	str	r3, [r1, #20]

    /* Return function status */
    return HAL_OK;
 8007938:	2300      	movs	r3, #0
 800793a:	e008      	b.n	800794e <HAL_FDCAN_ActivateNotification+0xde>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007942:	f043 0202 	orr.w	r2, r3, #2
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 800794c:	2301      	movs	r3, #1
  }
}
 800794e:	4618      	mov	r0, r3
 8007950:	371c      	adds	r7, #28
 8007952:	46bd      	mov	sp, r7
 8007954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007958:	4770      	bx	lr
 800795a:	bf00      	nop
 800795c:	3fcfffff 	.word	0x3fcfffff
 8007960:	4000a800 	.word	0x4000a800

08007964 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8007964:	b580      	push	{r7, lr}
 8007966:	b096      	sub	sp, #88	@ 0x58
 8007968:	af00      	add	r7, sp, #0
 800796a:	6078      	str	r0, [r7, #4]
  uint32_t itsourceIE;
  uint32_t itsourceTTIE;
  uint32_t itflagIR;
  uint32_t itflagTTIR;

  ClkCalibrationITs = (FDCAN_CCU->IR << 30);
 800796c:	4b9a      	ldr	r3, [pc, #616]	@ (8007bd8 <HAL_FDCAN_IRQHandler+0x274>)
 800796e:	691b      	ldr	r3, [r3, #16]
 8007970:	079b      	lsls	r3, r3, #30
 8007972:	657b      	str	r3, [r7, #84]	@ 0x54
  ClkCalibrationITs &= (FDCAN_CCU->IE << 30);
 8007974:	4b98      	ldr	r3, [pc, #608]	@ (8007bd8 <HAL_FDCAN_IRQHandler+0x274>)
 8007976:	695b      	ldr	r3, [r3, #20]
 8007978:	079b      	lsls	r3, r3, #30
 800797a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800797c:	4013      	ands	r3, r2
 800797e:	657b      	str	r3, [r7, #84]	@ 0x54
  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007986:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 800798a:	653b      	str	r3, [r7, #80]	@ 0x50
  TxEventFifoITs &= hfdcan->Instance->IE;
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007992:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8007994:	4013      	ands	r3, r2
 8007996:	653b      	str	r3, [r7, #80]	@ 0x50
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800799e:	f003 030f 	and.w	r3, r3, #15
 80079a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo0ITs &= hfdcan->Instance->IE;
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80079aa:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80079ac:	4013      	ands	r3, r2
 80079ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80079b6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80079ba:	64bb      	str	r3, [r7, #72]	@ 0x48
  RxFifo1ITs &= hfdcan->Instance->IE;
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80079c2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80079c4:	4013      	ands	r3, r2
 80079c6:	64bb      	str	r3, [r7, #72]	@ 0x48
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80079ce:	f003 5371 	and.w	r3, r3, #1010827264	@ 0x3c400000
 80079d2:	647b      	str	r3, [r7, #68]	@ 0x44
  Errors &= hfdcan->Instance->IE;
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80079da:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80079dc:	4013      	ands	r3, r2
 80079de:	647b      	str	r3, [r7, #68]	@ 0x44
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80079e6:	f003 7360 	and.w	r3, r3, #58720256	@ 0x3800000
 80079ea:	643b      	str	r3, [r7, #64]	@ 0x40
  ErrorStatusITs &= hfdcan->Instance->IE;
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80079f2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80079f4:	4013      	ands	r3, r2
 80079f6:	643b      	str	r3, [r7, #64]	@ 0x40
  itsourceIE = hfdcan->Instance->IE;
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80079fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  itflagIR = hfdcan->Instance->IR;
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007a06:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 8007a08:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007a0a:	0a1b      	lsrs	r3, r3, #8
 8007a0c:	f003 0301 	and.w	r3, r3, #1
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	d010      	beq.n	8007a36 <HAL_FDCAN_IRQHandler+0xd2>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 8007a14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a16:	0a1b      	lsrs	r3, r3, #8
 8007a18:	f003 0301 	and.w	r3, r3, #1
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d00a      	beq.n	8007a36 <HAL_FDCAN_IRQHandler+0xd2>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007a28:	651a      	str	r2, [r3, #80]	@ 0x50
 8007a2a:	4b6b      	ldr	r3, [pc, #428]	@ (8007bd8 <HAL_FDCAN_IRQHandler+0x274>)
 8007a2c:	2200      	movs	r2, #0
 8007a2e:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 8007a30:	6878      	ldr	r0, [r7, #4]
 8007a32:	f000 fa54 	bl	8007ede <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 8007a36:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007a38:	0a9b      	lsrs	r3, r3, #10
 8007a3a:	f003 0301 	and.w	r3, r3, #1
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d01d      	beq.n	8007a7e <HAL_FDCAN_IRQHandler+0x11a>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 8007a42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a44:	0a9b      	lsrs	r3, r3, #10
 8007a46:	f003 0301 	and.w	r3, r3, #1
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d017      	beq.n	8007a7e <HAL_FDCAN_IRQHandler+0x11a>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8007a56:	637b      	str	r3, [r7, #52]	@ 0x34
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007a60:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007a62:	4013      	ands	r3, r2
 8007a64:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8007a6e:	651a      	str	r2, [r3, #80]	@ 0x50
 8007a70:	4b59      	ldr	r3, [pc, #356]	@ (8007bd8 <HAL_FDCAN_IRQHandler+0x274>)
 8007a72:	2200      	movs	r2, #0
 8007a74:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8007a76:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8007a78:	6878      	ldr	r0, [r7, #4]
 8007a7a:	f000 fa07 	bl	8007e8c <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Clock calibration unit interrupts management *****************************/
  if (ClkCalibrationITs != 0U)
 8007a7e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d00d      	beq.n	8007aa0 <HAL_FDCAN_IRQHandler+0x13c>
  {
    /* Clear the Clock Calibration flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ClkCalibrationITs);
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	681a      	ldr	r2, [r3, #0]
 8007a88:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007a8a:	4b54      	ldr	r3, [pc, #336]	@ (8007bdc <HAL_FDCAN_IRQHandler+0x278>)
 8007a8c:	400b      	ands	r3, r1
 8007a8e:	6513      	str	r3, [r2, #80]	@ 0x50
 8007a90:	4a51      	ldr	r2, [pc, #324]	@ (8007bd8 <HAL_FDCAN_IRQHandler+0x274>)
 8007a92:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007a94:	0f9b      	lsrs	r3, r3, #30
 8007a96:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
#else
    /* Clock Calibration Callback */
    HAL_FDCAN_ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
 8007a98:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007a9a:	6878      	ldr	r0, [r7, #4]
 8007a9c:	f000 f9c0 	bl	8007e20 <HAL_FDCAN_ClockCalibrationCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8007aa0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d00d      	beq.n	8007ac2 <HAL_FDCAN_IRQHandler+0x15e>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	681a      	ldr	r2, [r3, #0]
 8007aaa:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8007aac:	4b4b      	ldr	r3, [pc, #300]	@ (8007bdc <HAL_FDCAN_IRQHandler+0x278>)
 8007aae:	400b      	ands	r3, r1
 8007ab0:	6513      	str	r3, [r2, #80]	@ 0x50
 8007ab2:	4a49      	ldr	r2, [pc, #292]	@ (8007bd8 <HAL_FDCAN_IRQHandler+0x274>)
 8007ab4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007ab6:	0f9b      	lsrs	r3, r3, #30
 8007ab8:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8007aba:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8007abc:	6878      	ldr	r0, [r7, #4]
 8007abe:	f000 f9ba 	bl	8007e36 <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 8007ac2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	d00d      	beq.n	8007ae4 <HAL_FDCAN_IRQHandler+0x180>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	681a      	ldr	r2, [r3, #0]
 8007acc:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8007ace:	4b43      	ldr	r3, [pc, #268]	@ (8007bdc <HAL_FDCAN_IRQHandler+0x278>)
 8007ad0:	400b      	ands	r3, r1
 8007ad2:	6513      	str	r3, [r2, #80]	@ 0x50
 8007ad4:	4a40      	ldr	r2, [pc, #256]	@ (8007bd8 <HAL_FDCAN_IRQHandler+0x274>)
 8007ad6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007ad8:	0f9b      	lsrs	r3, r3, #30
 8007ada:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8007adc:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8007ade:	6878      	ldr	r0, [r7, #4]
 8007ae0:	f7f9 fde4 	bl	80016ac <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8007ae4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d00d      	beq.n	8007b06 <HAL_FDCAN_IRQHandler+0x1a2>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	681a      	ldr	r2, [r3, #0]
 8007aee:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8007af0:	4b3a      	ldr	r3, [pc, #232]	@ (8007bdc <HAL_FDCAN_IRQHandler+0x278>)
 8007af2:	400b      	ands	r3, r1
 8007af4:	6513      	str	r3, [r2, #80]	@ 0x50
 8007af6:	4a38      	ldr	r2, [pc, #224]	@ (8007bd8 <HAL_FDCAN_IRQHandler+0x274>)
 8007af8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007afa:	0f9b      	lsrs	r3, r3, #30
 8007afc:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 8007afe:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8007b00:	6878      	ldr	r0, [r7, #4]
 8007b02:	f000 f9a3 	bl	8007e4c <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 8007b06:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007b08:	0adb      	lsrs	r3, r3, #11
 8007b0a:	f003 0301 	and.w	r3, r3, #1
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	d010      	beq.n	8007b34 <HAL_FDCAN_IRQHandler+0x1d0>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 8007b12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b14:	0adb      	lsrs	r3, r3, #11
 8007b16:	f003 0301 	and.w	r3, r3, #1
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d00a      	beq.n	8007b34 <HAL_FDCAN_IRQHandler+0x1d0>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007b26:	651a      	str	r2, [r3, #80]	@ 0x50
 8007b28:	4b2b      	ldr	r3, [pc, #172]	@ (8007bd8 <HAL_FDCAN_IRQHandler+0x274>)
 8007b2a:	2200      	movs	r2, #0
 8007b2c:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 8007b2e:	6878      	ldr	r0, [r7, #4]
 8007b30:	f000 f997 	bl	8007e62 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_COMPLETE) != RESET)
 8007b34:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007b36:	0a5b      	lsrs	r3, r3, #9
 8007b38:	f003 0301 	and.w	r3, r3, #1
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d01d      	beq.n	8007b7c <HAL_FDCAN_IRQHandler+0x218>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_COMPLETE) != RESET)
 8007b40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b42:	0a5b      	lsrs	r3, r3, #9
 8007b44:	f003 0301 	and.w	r3, r3, #1
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	d017      	beq.n	8007b7c <HAL_FDCAN_IRQHandler+0x218>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007b54:	633b      	str	r3, [r7, #48]	@ 0x30
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007b5e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007b60:	4013      	ands	r3, r2
 8007b62:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007b6c:	651a      	str	r2, [r3, #80]	@ 0x50
 8007b6e:	4b1a      	ldr	r3, [pc, #104]	@ (8007bd8 <HAL_FDCAN_IRQHandler+0x274>)
 8007b70:	2200      	movs	r2, #0
 8007b72:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8007b74:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007b76:	6878      	ldr	r0, [r7, #4]
 8007b78:	f000 f97d 	bl	8007e76 <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Rx Buffer New Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_BUFFER_NEW_MESSAGE) != RESET)
 8007b7c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007b7e:	0cdb      	lsrs	r3, r3, #19
 8007b80:	f003 0301 	and.w	r3, r3, #1
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d010      	beq.n	8007baa <HAL_FDCAN_IRQHandler+0x246>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE) != RESET)
 8007b88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b8a:	0cdb      	lsrs	r3, r3, #19
 8007b8c:	f003 0301 	and.w	r3, r3, #1
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	d00a      	beq.n	8007baa <HAL_FDCAN_IRQHandler+0x246>
    {
      /* Clear the Rx Buffer New Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE);
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8007b9c:	651a      	str	r2, [r3, #80]	@ 0x50
 8007b9e:	4b0e      	ldr	r3, [pc, #56]	@ (8007bd8 <HAL_FDCAN_IRQHandler+0x274>)
 8007ba0:	2200      	movs	r2, #0
 8007ba2:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->RxBufferNewMessageCallback(hfdcan);
#else
      /* Rx Buffer New Message Callback */
      HAL_FDCAN_RxBufferNewMessageCallback(hfdcan);
 8007ba4:	6878      	ldr	r0, [r7, #4]
 8007ba6:	f000 f97c 	bl	8007ea2 <HAL_FDCAN_RxBufferNewMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 8007baa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007bac:	0c1b      	lsrs	r3, r3, #16
 8007bae:	f003 0301 	and.w	r3, r3, #1
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d016      	beq.n	8007be4 <HAL_FDCAN_IRQHandler+0x280>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 8007bb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007bb8:	0c1b      	lsrs	r3, r3, #16
 8007bba:	f003 0301 	and.w	r3, r3, #1
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d010      	beq.n	8007be4 <HAL_FDCAN_IRQHandler+0x280>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8007bca:	651a      	str	r2, [r3, #80]	@ 0x50
 8007bcc:	4b02      	ldr	r3, [pc, #8]	@ (8007bd8 <HAL_FDCAN_IRQHandler+0x274>)
 8007bce:	2200      	movs	r2, #0
 8007bd0:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8007bd2:	6878      	ldr	r0, [r7, #4]
 8007bd4:	e004      	b.n	8007be0 <HAL_FDCAN_IRQHandler+0x27c>
 8007bd6:	bf00      	nop
 8007bd8:	4000a800 	.word	0x4000a800
 8007bdc:	3fcfffff 	.word	0x3fcfffff
 8007be0:	f000 f969 	bl	8007eb6 <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 8007be4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007be6:	0c9b      	lsrs	r3, r3, #18
 8007be8:	f003 0301 	and.w	r3, r3, #1
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	d010      	beq.n	8007c12 <HAL_FDCAN_IRQHandler+0x2ae>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 8007bf0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007bf2:	0c9b      	lsrs	r3, r3, #18
 8007bf4:	f003 0301 	and.w	r3, r3, #1
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	d00a      	beq.n	8007c12 <HAL_FDCAN_IRQHandler+0x2ae>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8007c04:	651a      	str	r2, [r3, #80]	@ 0x50
 8007c06:	4b83      	ldr	r3, [pc, #524]	@ (8007e14 <HAL_FDCAN_IRQHandler+0x4b0>)
 8007c08:	2200      	movs	r2, #0
 8007c0a:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8007c0c:	6878      	ldr	r0, [r7, #4]
 8007c0e:	f000 f95c 	bl	8007eca <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 8007c12:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007c14:	0c5b      	lsrs	r3, r3, #17
 8007c16:	f003 0301 	and.w	r3, r3, #1
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	d015      	beq.n	8007c4a <HAL_FDCAN_IRQHandler+0x2e6>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 8007c1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c20:	0c5b      	lsrs	r3, r3, #17
 8007c22:	f003 0301 	and.w	r3, r3, #1
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d00f      	beq.n	8007c4a <HAL_FDCAN_IRQHandler+0x2e6>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8007c32:	651a      	str	r2, [r3, #80]	@ 0x50
 8007c34:	4b77      	ldr	r3, [pc, #476]	@ (8007e14 <HAL_FDCAN_IRQHandler+0x4b0>)
 8007c36:	2200      	movs	r2, #0
 8007c38:	611a      	str	r2, [r3, #16]

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007c40:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8007c4a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d00d      	beq.n	8007c6c <HAL_FDCAN_IRQHandler+0x308>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	681a      	ldr	r2, [r3, #0]
 8007c54:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007c56:	4b70      	ldr	r3, [pc, #448]	@ (8007e18 <HAL_FDCAN_IRQHandler+0x4b4>)
 8007c58:	400b      	ands	r3, r1
 8007c5a:	6513      	str	r3, [r2, #80]	@ 0x50
 8007c5c:	4a6d      	ldr	r2, [pc, #436]	@ (8007e14 <HAL_FDCAN_IRQHandler+0x4b0>)
 8007c5e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007c60:	0f9b      	lsrs	r3, r3, #30
 8007c62:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8007c64:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007c66:	6878      	ldr	r0, [r7, #4]
 8007c68:	f7f9 fe26 	bl	80018b8 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8007c6c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	d011      	beq.n	8007c96 <HAL_FDCAN_IRQHandler+0x332>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	681a      	ldr	r2, [r3, #0]
 8007c76:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007c78:	4b67      	ldr	r3, [pc, #412]	@ (8007e18 <HAL_FDCAN_IRQHandler+0x4b4>)
 8007c7a:	400b      	ands	r3, r1
 8007c7c:	6513      	str	r3, [r2, #80]	@ 0x50
 8007c7e:	4a65      	ldr	r2, [pc, #404]	@ (8007e14 <HAL_FDCAN_IRQHandler+0x4b0>)
 8007c80:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007c82:	0f9b      	lsrs	r3, r3, #30
 8007c84:	6113      	str	r3, [r2, #16]

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8007c8c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007c8e:	431a      	orrs	r2, r3
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  }

  if (hfdcan->Instance == FDCAN1)
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	4a60      	ldr	r2, [pc, #384]	@ (8007e1c <HAL_FDCAN_IRQHandler+0x4b8>)
 8007c9c:	4293      	cmp	r3, r2
 8007c9e:	f040 80ac 	bne.w	8007dfa <HAL_FDCAN_IRQHandler+0x496>
  {
    if ((hfdcan->ttcan->TTOCF & FDCAN_TTOCF_OM) != 0U)
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	685b      	ldr	r3, [r3, #4]
 8007ca6:	689b      	ldr	r3, [r3, #8]
 8007ca8:	f003 0303 	and.w	r3, r3, #3
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	f000 80a4 	beq.w	8007dfa <HAL_FDCAN_IRQHandler+0x496>
    {
      TTSchedSyncITs = hfdcan->ttcan->TTIR & FDCAN_TT_SCHEDULE_SYNC_MASK;
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	685b      	ldr	r3, [r3, #4]
 8007cb6:	6a1b      	ldr	r3, [r3, #32]
 8007cb8:	f003 030f 	and.w	r3, r3, #15
 8007cbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTSchedSyncITs &= hfdcan->ttcan->TTIE;
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	685b      	ldr	r3, [r3, #4]
 8007cc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cc4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007cc6:	4013      	ands	r3, r2
 8007cc8:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTTimeMarkITs = hfdcan->ttcan->TTIR & FDCAN_TT_TIME_MARK_MASK;
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	685b      	ldr	r3, [r3, #4]
 8007cce:	6a1b      	ldr	r3, [r3, #32]
 8007cd0:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007cd4:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTTimeMarkITs &= hfdcan->ttcan->TTIE;
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	685b      	ldr	r3, [r3, #4]
 8007cda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cdc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007cde:	4013      	ands	r3, r2
 8007ce0:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTGlobTimeITs = hfdcan->ttcan->TTIR & FDCAN_TT_GLOBAL_TIME_MASK;
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	685b      	ldr	r3, [r3, #4]
 8007ce6:	6a1b      	ldr	r3, [r3, #32]
 8007ce8:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8007cec:	627b      	str	r3, [r7, #36]	@ 0x24
      TTGlobTimeITs &= hfdcan->ttcan->TTIE;
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	685b      	ldr	r3, [r3, #4]
 8007cf2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cf4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007cf6:	4013      	ands	r3, r2
 8007cf8:	627b      	str	r3, [r7, #36]	@ 0x24
      TTDistErrors = hfdcan->ttcan->TTIR & FDCAN_TT_DISTURBING_ERROR_MASK;
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	685b      	ldr	r3, [r3, #4]
 8007cfe:	6a1b      	ldr	r3, [r3, #32]
 8007d00:	f403 43fc 	and.w	r3, r3, #32256	@ 0x7e00
 8007d04:	623b      	str	r3, [r7, #32]
      TTDistErrors &= hfdcan->ttcan->TTIE;
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	685b      	ldr	r3, [r3, #4]
 8007d0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d0c:	6a3a      	ldr	r2, [r7, #32]
 8007d0e:	4013      	ands	r3, r2
 8007d10:	623b      	str	r3, [r7, #32]
      TTFatalErrors = hfdcan->ttcan->TTIR & FDCAN_TT_FATAL_ERROR_MASK;
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	685b      	ldr	r3, [r3, #4]
 8007d16:	6a1b      	ldr	r3, [r3, #32]
 8007d18:	f403 23f0 	and.w	r3, r3, #491520	@ 0x78000
 8007d1c:	61fb      	str	r3, [r7, #28]
      TTFatalErrors &= hfdcan->ttcan->TTIE;
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	685b      	ldr	r3, [r3, #4]
 8007d22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d24:	69fa      	ldr	r2, [r7, #28]
 8007d26:	4013      	ands	r3, r2
 8007d28:	61fb      	str	r3, [r7, #28]
      itsourceTTIE = hfdcan->ttcan->TTIE;
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	685b      	ldr	r3, [r3, #4]
 8007d2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d30:	61bb      	str	r3, [r7, #24]
      itflagTTIR = hfdcan->ttcan->TTIR;
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	685b      	ldr	r3, [r3, #4]
 8007d36:	6a1b      	ldr	r3, [r3, #32]
 8007d38:	617b      	str	r3, [r7, #20]

      /* TT Schedule Synchronization interrupts management **********************/
      if (TTSchedSyncITs != 0U)
 8007d3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	d007      	beq.n	8007d50 <HAL_FDCAN_IRQHandler+0x3ec>
      {
        /* Clear the TT Schedule Synchronization flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTSchedSyncITs);
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	685b      	ldr	r3, [r3, #4]
 8007d44:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007d46:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
#else
        /* TT Schedule Synchronization Callback */
        HAL_FDCAN_TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
 8007d48:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007d4a:	6878      	ldr	r0, [r7, #4]
 8007d4c:	f000 f8db 	bl	8007f06 <HAL_FDCAN_TT_ScheduleSyncCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Time Mark interrupts management *************************************/
      if (TTTimeMarkITs != 0U)
 8007d50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d52:	2b00      	cmp	r3, #0
 8007d54:	d007      	beq.n	8007d66 <HAL_FDCAN_IRQHandler+0x402>
      {
        /* Clear the TT Time Mark flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTTimeMarkITs);
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	685b      	ldr	r3, [r3, #4]
 8007d5a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007d5c:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
#else
        /* TT Time Mark Callback */
        HAL_FDCAN_TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
 8007d5e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007d60:	6878      	ldr	r0, [r7, #4]
 8007d62:	f000 f8db 	bl	8007f1c <HAL_FDCAN_TT_TimeMarkCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Stop Watch interrupt management *************************************/
      if (FDCAN_CHECK_IT_SOURCE(itsourceTTIE, FDCAN_TT_IT_STOP_WATCH) != RESET)
 8007d66:	69bb      	ldr	r3, [r7, #24]
 8007d68:	099b      	lsrs	r3, r3, #6
 8007d6a:	f003 0301 	and.w	r3, r3, #1
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d01a      	beq.n	8007da8 <HAL_FDCAN_IRQHandler+0x444>
      {
        if (FDCAN_CHECK_FLAG(itflagTTIR, FDCAN_TT_FLAG_STOP_WATCH) != RESET)
 8007d72:	697b      	ldr	r3, [r7, #20]
 8007d74:	099b      	lsrs	r3, r3, #6
 8007d76:	f003 0301 	and.w	r3, r3, #1
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	d014      	beq.n	8007da8 <HAL_FDCAN_IRQHandler+0x444>
        {
          /* Retrieve Stop watch Time and Cycle count */
          SWTime = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_SWV) >> FDCAN_TTCPT_SWV_Pos);
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	685b      	ldr	r3, [r3, #4]
 8007d82:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d84:	0c1b      	lsrs	r3, r3, #16
 8007d86:	b29b      	uxth	r3, r3
 8007d88:	613b      	str	r3, [r7, #16]
          SWCycleCount = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_CCV) >> FDCAN_TTCPT_CCV_Pos);
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	685b      	ldr	r3, [r3, #4]
 8007d8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d90:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007d94:	60fb      	str	r3, [r7, #12]

          /* Clear the TT Stop Watch flag */
          __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, FDCAN_TT_FLAG_STOP_WATCH);
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	685b      	ldr	r3, [r3, #4]
 8007d9a:	2240      	movs	r2, #64	@ 0x40
 8007d9c:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hfdcan->TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
#else
          /* TT Stop Watch Callback */
          HAL_FDCAN_TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
 8007d9e:	68fa      	ldr	r2, [r7, #12]
 8007da0:	6939      	ldr	r1, [r7, #16]
 8007da2:	6878      	ldr	r0, [r7, #4]
 8007da4:	f000 f8c5 	bl	8007f32 <HAL_FDCAN_TT_StopWatchCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
        }
      }

      /* TT Global Time interrupts management ***********************************/
      if (TTGlobTimeITs != 0U)
 8007da8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	d007      	beq.n	8007dbe <HAL_FDCAN_IRQHandler+0x45a>
      {
        /* Clear the TT Global Time flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTGlobTimeITs);
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	685b      	ldr	r3, [r3, #4]
 8007db2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007db4:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
#else
        /* TT Global Time Callback */
        HAL_FDCAN_TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
 8007db6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007db8:	6878      	ldr	r0, [r7, #4]
 8007dba:	f000 f8c6 	bl	8007f4a <HAL_FDCAN_TT_GlobalTimeCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Disturbing Error interrupts management ******************************/
      if (TTDistErrors != 0U)
 8007dbe:	6a3b      	ldr	r3, [r7, #32]
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	d00b      	beq.n	8007ddc <HAL_FDCAN_IRQHandler+0x478>
      {
        /* Clear the TT Disturbing Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTDistErrors);
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	685b      	ldr	r3, [r3, #4]
 8007dc8:	6a3a      	ldr	r2, [r7, #32]
 8007dca:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTDistErrors;
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8007dd2:	6a3b      	ldr	r3, [r7, #32]
 8007dd4:	431a      	orrs	r2, r3
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }

      /* TT Fatal Error interrupts management ***********************************/
      if (TTFatalErrors != 0U)
 8007ddc:	69fb      	ldr	r3, [r7, #28]
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d00b      	beq.n	8007dfa <HAL_FDCAN_IRQHandler+0x496>
      {
        /* Clear the TT Fatal Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTFatalErrors);
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	685b      	ldr	r3, [r3, #4]
 8007de6:	69fa      	ldr	r2, [r7, #28]
 8007de8:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTFatalErrors;
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8007df0:	69fb      	ldr	r3, [r7, #28]
 8007df2:	431a      	orrs	r2, r3
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007e00:	2b00      	cmp	r3, #0
 8007e02:	d002      	beq.n	8007e0a <HAL_FDCAN_IRQHandler+0x4a6>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8007e04:	6878      	ldr	r0, [r7, #4]
 8007e06:	f000 f874 	bl	8007ef2 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 8007e0a:	bf00      	nop
 8007e0c:	3758      	adds	r7, #88	@ 0x58
 8007e0e:	46bd      	mov	sp, r7
 8007e10:	bd80      	pop	{r7, pc}
 8007e12:	bf00      	nop
 8007e14:	4000a800 	.word	0x4000a800
 8007e18:	3fcfffff 	.word	0x3fcfffff
 8007e1c:	4000a000 	.word	0x4000a000

08007e20 <HAL_FDCAN_ClockCalibrationCallback>:
  * @param  ClkCalibrationITs indicates which Clock Calibration interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Clock_Calibration_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ClockCalibrationCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ClkCalibrationITs)
{
 8007e20:	b480      	push	{r7}
 8007e22:	b083      	sub	sp, #12
 8007e24:	af00      	add	r7, sp, #0
 8007e26:	6078      	str	r0, [r7, #4]
 8007e28:	6039      	str	r1, [r7, #0]
  UNUSED(ClkCalibrationITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ClockCalibrationCallback could be implemented in the user file
   */
}
 8007e2a:	bf00      	nop
 8007e2c:	370c      	adds	r7, #12
 8007e2e:	46bd      	mov	sp, r7
 8007e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e34:	4770      	bx	lr

08007e36 <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 8007e36:	b480      	push	{r7}
 8007e38:	b083      	sub	sp, #12
 8007e3a:	af00      	add	r7, sp, #0
 8007e3c:	6078      	str	r0, [r7, #4]
 8007e3e:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 8007e40:	bf00      	nop
 8007e42:	370c      	adds	r7, #12
 8007e44:	46bd      	mov	sp, r7
 8007e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e4a:	4770      	bx	lr

08007e4c <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 8007e4c:	b480      	push	{r7}
 8007e4e:	b083      	sub	sp, #12
 8007e50:	af00      	add	r7, sp, #0
 8007e52:	6078      	str	r0, [r7, #4]
 8007e54:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 8007e56:	bf00      	nop
 8007e58:	370c      	adds	r7, #12
 8007e5a:	46bd      	mov	sp, r7
 8007e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e60:	4770      	bx	lr

08007e62 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8007e62:	b480      	push	{r7}
 8007e64:	b083      	sub	sp, #12
 8007e66:	af00      	add	r7, sp, #0
 8007e68:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8007e6a:	bf00      	nop
 8007e6c:	370c      	adds	r7, #12
 8007e6e:	46bd      	mov	sp, r7
 8007e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e74:	4770      	bx	lr

08007e76 <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8007e76:	b480      	push	{r7}
 8007e78:	b083      	sub	sp, #12
 8007e7a:	af00      	add	r7, sp, #0
 8007e7c:	6078      	str	r0, [r7, #4]
 8007e7e:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 8007e80:	bf00      	nop
 8007e82:	370c      	adds	r7, #12
 8007e84:	46bd      	mov	sp, r7
 8007e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e8a:	4770      	bx	lr

08007e8c <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8007e8c:	b480      	push	{r7}
 8007e8e:	b083      	sub	sp, #12
 8007e90:	af00      	add	r7, sp, #0
 8007e92:	6078      	str	r0, [r7, #4]
 8007e94:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8007e96:	bf00      	nop
 8007e98:	370c      	adds	r7, #12
 8007e9a:	46bd      	mov	sp, r7
 8007e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ea0:	4770      	bx	lr

08007ea2 <HAL_FDCAN_RxBufferNewMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_RxBufferNewMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8007ea2:	b480      	push	{r7}
 8007ea4:	b083      	sub	sp, #12
 8007ea6:	af00      	add	r7, sp, #0
 8007ea8:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxBufferNewMessageCallback could be implemented in the user file
   */
}
 8007eaa:	bf00      	nop
 8007eac:	370c      	adds	r7, #12
 8007eae:	46bd      	mov	sp, r7
 8007eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eb4:	4770      	bx	lr

08007eb6 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8007eb6:	b480      	push	{r7}
 8007eb8:	b083      	sub	sp, #12
 8007eba:	af00      	add	r7, sp, #0
 8007ebc:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 8007ebe:	bf00      	nop
 8007ec0:	370c      	adds	r7, #12
 8007ec2:	46bd      	mov	sp, r7
 8007ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ec8:	4770      	bx	lr

08007eca <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8007eca:	b480      	push	{r7}
 8007ecc:	b083      	sub	sp, #12
 8007ece:	af00      	add	r7, sp, #0
 8007ed0:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 8007ed2:	bf00      	nop
 8007ed4:	370c      	adds	r7, #12
 8007ed6:	46bd      	mov	sp, r7
 8007ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007edc:	4770      	bx	lr

08007ede <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8007ede:	b480      	push	{r7}
 8007ee0:	b083      	sub	sp, #12
 8007ee2:	af00      	add	r7, sp, #0
 8007ee4:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 8007ee6:	bf00      	nop
 8007ee8:	370c      	adds	r7, #12
 8007eea:	46bd      	mov	sp, r7
 8007eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ef0:	4770      	bx	lr

08007ef2 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8007ef2:	b480      	push	{r7}
 8007ef4:	b083      	sub	sp, #12
 8007ef6:	af00      	add	r7, sp, #0
 8007ef8:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 8007efa:	bf00      	nop
 8007efc:	370c      	adds	r7, #12
 8007efe:	46bd      	mov	sp, r7
 8007f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f04:	4770      	bx	lr

08007f06 <HAL_FDCAN_TT_ScheduleSyncCallback>:
  * @param  TTSchedSyncITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTScheduleSynchronization_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_ScheduleSyncCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTSchedSyncITs)
{
 8007f06:	b480      	push	{r7}
 8007f08:	b083      	sub	sp, #12
 8007f0a:	af00      	add	r7, sp, #0
 8007f0c:	6078      	str	r0, [r7, #4]
 8007f0e:	6039      	str	r1, [r7, #0]
  UNUSED(TTSchedSyncITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_ScheduleSyncCallback could be implemented in the user file
   */
}
 8007f10:	bf00      	nop
 8007f12:	370c      	adds	r7, #12
 8007f14:	46bd      	mov	sp, r7
 8007f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f1a:	4770      	bx	lr

08007f1c <HAL_FDCAN_TT_TimeMarkCallback>:
  * @param  TTTimeMarkITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTTimeMark_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_TimeMarkCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTTimeMarkITs)
{
 8007f1c:	b480      	push	{r7}
 8007f1e:	b083      	sub	sp, #12
 8007f20:	af00      	add	r7, sp, #0
 8007f22:	6078      	str	r0, [r7, #4]
 8007f24:	6039      	str	r1, [r7, #0]
  UNUSED(TTTimeMarkITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_TimeMarkCallback could be implemented in the user file
   */
}
 8007f26:	bf00      	nop
 8007f28:	370c      	adds	r7, #12
 8007f2a:	46bd      	mov	sp, r7
 8007f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f30:	4770      	bx	lr

08007f32 <HAL_FDCAN_TT_StopWatchCallback>:
  * @param  SWCycleCount Cycle count value captured together with SWTime.
  *         This parameter is a number between 0 and 0x3F.
  * @retval None
  */
__weak void HAL_FDCAN_TT_StopWatchCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t SWTime, uint32_t SWCycleCount)
{
 8007f32:	b480      	push	{r7}
 8007f34:	b085      	sub	sp, #20
 8007f36:	af00      	add	r7, sp, #0
 8007f38:	60f8      	str	r0, [r7, #12]
 8007f3a:	60b9      	str	r1, [r7, #8]
 8007f3c:	607a      	str	r2, [r7, #4]
  UNUSED(SWCycleCount);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_StopWatchCallback could be implemented in the user file
   */
}
 8007f3e:	bf00      	nop
 8007f40:	3714      	adds	r7, #20
 8007f42:	46bd      	mov	sp, r7
 8007f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f48:	4770      	bx	lr

08007f4a <HAL_FDCAN_TT_GlobalTimeCallback>:
  * @param  TTGlobTimeITs indicates which TT Global Time interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTGlobalTime_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_GlobalTimeCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTGlobTimeITs)
{
 8007f4a:	b480      	push	{r7}
 8007f4c:	b083      	sub	sp, #12
 8007f4e:	af00      	add	r7, sp, #0
 8007f50:	6078      	str	r0, [r7, #4]
 8007f52:	6039      	str	r1, [r7, #0]
  UNUSED(TTGlobTimeITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_GlobalTimeCallback could be implemented in the user file
   */
}
 8007f54:	bf00      	nop
 8007f56:	370c      	adds	r7, #12
 8007f58:	46bd      	mov	sp, r7
 8007f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f5e:	4770      	bx	lr

08007f60 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8007f60:	b480      	push	{r7}
 8007f62:	b085      	sub	sp, #20
 8007f64:	af00      	add	r7, sp, #0
 8007f66:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007f6c:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8007f76:	4ba7      	ldr	r3, [pc, #668]	@ (8008214 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8007f78:	4013      	ands	r3, r2
 8007f7a:	68ba      	ldr	r2, [r7, #8]
 8007f7c:	0091      	lsls	r1, r2, #2
 8007f7e:	687a      	ldr	r2, [r7, #4]
 8007f80:	6812      	ldr	r2, [r2, #0]
 8007f82:	430b      	orrs	r3, r1
 8007f84:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007f90:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f98:	041a      	lsls	r2, r3, #16
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	430a      	orrs	r2, r1
 8007fa0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007fa8:	68ba      	ldr	r2, [r7, #8]
 8007faa:	4413      	add	r3, r2
 8007fac:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8007fb6:	4b97      	ldr	r3, [pc, #604]	@ (8008214 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8007fb8:	4013      	ands	r3, r2
 8007fba:	68ba      	ldr	r2, [r7, #8]
 8007fbc:	0091      	lsls	r1, r2, #2
 8007fbe:	687a      	ldr	r2, [r7, #4]
 8007fc0:	6812      	ldr	r2, [r2, #0]
 8007fc2:	430b      	orrs	r3, r1
 8007fc4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007fd0:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007fd8:	041a      	lsls	r2, r3, #16
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	430a      	orrs	r2, r1
 8007fe0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007fe8:	005b      	lsls	r3, r3, #1
 8007fea:	68ba      	ldr	r2, [r7, #8]
 8007fec:	4413      	add	r3, r2
 8007fee:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8007ff8:	4b86      	ldr	r3, [pc, #536]	@ (8008214 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8007ffa:	4013      	ands	r3, r2
 8007ffc:	68ba      	ldr	r2, [r7, #8]
 8007ffe:	0091      	lsls	r1, r2, #2
 8008000:	687a      	ldr	r2, [r7, #4]
 8008002:	6812      	ldr	r2, [r2, #0]
 8008004:	430b      	orrs	r3, r1
 8008006:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8008012:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800801a:	041a      	lsls	r2, r3, #16
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	430a      	orrs	r2, r1
 8008022:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800802a:	687a      	ldr	r2, [r7, #4]
 800802c:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800802e:	fb02 f303 	mul.w	r3, r2, r3
 8008032:	68ba      	ldr	r2, [r7, #8]
 8008034:	4413      	add	r3, r2
 8008036:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8008040:	4b74      	ldr	r3, [pc, #464]	@ (8008214 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8008042:	4013      	ands	r3, r2
 8008044:	68ba      	ldr	r2, [r7, #8]
 8008046:	0091      	lsls	r1, r2, #2
 8008048:	687a      	ldr	r2, [r7, #4]
 800804a:	6812      	ldr	r2, [r2, #0]
 800804c:	430b      	orrs	r3, r1
 800804e:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800805a:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008062:	041a      	lsls	r2, r3, #16
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	430a      	orrs	r2, r1
 800806a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008072:	687a      	ldr	r2, [r7, #4]
 8008074:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8008076:	fb02 f303 	mul.w	r3, r2, r3
 800807a:	68ba      	ldr	r2, [r7, #8]
 800807c:	4413      	add	r3, r2
 800807e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 8008088:	4b62      	ldr	r3, [pc, #392]	@ (8008214 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800808a:	4013      	ands	r3, r2
 800808c:	68ba      	ldr	r2, [r7, #8]
 800808e:	0091      	lsls	r1, r2, #2
 8008090:	687a      	ldr	r2, [r7, #4]
 8008092:	6812      	ldr	r2, [r2, #0]
 8008094:	430b      	orrs	r3, r1
 8008096:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800809e:	687a      	ldr	r2, [r7, #4]
 80080a0:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 80080a2:	fb02 f303 	mul.w	r3, r2, r3
 80080a6:	68ba      	ldr	r2, [r7, #8]
 80080a8:	4413      	add	r3, r2
 80080aa:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 80080b4:	4b57      	ldr	r3, [pc, #348]	@ (8008214 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80080b6:	4013      	ands	r3, r2
 80080b8:	68ba      	ldr	r2, [r7, #8]
 80080ba:	0091      	lsls	r1, r2, #2
 80080bc:	687a      	ldr	r2, [r7, #4]
 80080be:	6812      	ldr	r2, [r2, #0]
 80080c0:	430b      	orrs	r3, r1
 80080c2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80080ce:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80080d6:	041a      	lsls	r2, r3, #16
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	430a      	orrs	r2, r1
 80080de:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80080e6:	005b      	lsls	r3, r3, #1
 80080e8:	68ba      	ldr	r2, [r7, #8]
 80080ea:	4413      	add	r3, r2
 80080ec:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 80080f6:	4b47      	ldr	r3, [pc, #284]	@ (8008214 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80080f8:	4013      	ands	r3, r2
 80080fa:	68ba      	ldr	r2, [r7, #8]
 80080fc:	0091      	lsls	r1, r2, #2
 80080fe:	687a      	ldr	r2, [r7, #4]
 8008100:	6812      	ldr	r2, [r2, #0]
 8008102:	430b      	orrs	r3, r1
 8008104:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8008110:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008118:	041a      	lsls	r2, r3, #16
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	430a      	orrs	r2, r1
 8008120:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800812c:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008134:	061a      	lsls	r2, r3, #24
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	430a      	orrs	r2, r1
 800813c:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008144:	4b34      	ldr	r3, [pc, #208]	@ (8008218 <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 8008146:	4413      	add	r3, r2
 8008148:	009a      	lsls	r2, r3, #2
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008156:	009b      	lsls	r3, r3, #2
 8008158:	441a      	add	r2, r3
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008166:	00db      	lsls	r3, r3, #3
 8008168:	441a      	add	r2, r3
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008176:	6879      	ldr	r1, [r7, #4]
 8008178:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 800817a:	fb01 f303 	mul.w	r3, r1, r3
 800817e:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8008180:	441a      	add	r2, r3
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800818e:	6879      	ldr	r1, [r7, #4]
 8008190:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 8008192:	fb01 f303 	mul.w	r3, r1, r3
 8008196:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8008198:	441a      	add	r2, r3
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80081a6:	6879      	ldr	r1, [r7, #4]
 80081a8:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 80081aa:	fb01 f303 	mul.w	r3, r1, r3
 80081ae:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 80081b0:	441a      	add	r2, r3
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80081c2:	00db      	lsls	r3, r3, #3
 80081c4:	441a      	add	r2, r3
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80081d6:	6879      	ldr	r1, [r7, #4]
 80081d8:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 80081da:	fb01 f303 	mul.w	r3, r1, r3
 80081de:	009b      	lsls	r3, r3, #2
 80081e0:	441a      	add	r2, r3
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80081f2:	6879      	ldr	r1, [r7, #4]
 80081f4:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 80081f6:	fb01 f303 	mul.w	r3, r1, r3
 80081fa:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 80081fc:	441a      	add	r2, r3
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800820a:	4a04      	ldr	r2, [pc, #16]	@ (800821c <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 800820c:	4293      	cmp	r3, r2
 800820e:	d915      	bls.n	800823c <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 8008210:	e006      	b.n	8008220 <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 8008212:	bf00      	nop
 8008214:	ffff0003 	.word	0xffff0003
 8008218:	10002b00 	.word	0x10002b00
 800821c:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8008226:	f043 0220 	orr.w	r2, r3, #32
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	2203      	movs	r2, #3
 8008234:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 8008238:	2301      	movs	r3, #1
 800823a:	e010      	b.n	800825e <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008240:	60fb      	str	r3, [r7, #12]
 8008242:	e005      	b.n	8008250 <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 8008244:	68fb      	ldr	r3, [r7, #12]
 8008246:	2200      	movs	r2, #0
 8008248:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 800824a:	68fb      	ldr	r3, [r7, #12]
 800824c:	3304      	adds	r3, #4
 800824e:	60fb      	str	r3, [r7, #12]
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008256:	68fa      	ldr	r2, [r7, #12]
 8008258:	429a      	cmp	r2, r3
 800825a:	d3f3      	bcc.n	8008244 <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 800825c:	2300      	movs	r3, #0
}
 800825e:	4618      	mov	r0, r3
 8008260:	3714      	adds	r7, #20
 8008262:	46bd      	mov	sp, r7
 8008264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008268:	4770      	bx	lr
 800826a:	bf00      	nop

0800826c <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 800826c:	b480      	push	{r7}
 800826e:	b089      	sub	sp, #36	@ 0x24
 8008270:	af00      	add	r7, sp, #0
 8008272:	60f8      	str	r0, [r7, #12]
 8008274:	60b9      	str	r1, [r7, #8]
 8008276:	607a      	str	r2, [r7, #4]
 8008278:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 800827a:	68bb      	ldr	r3, [r7, #8]
 800827c:	685b      	ldr	r3, [r3, #4]
 800827e:	2b00      	cmp	r3, #0
 8008280:	d10a      	bne.n	8008298 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8008282:	68bb      	ldr	r3, [r7, #8]
 8008284:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 8008286:	68bb      	ldr	r3, [r7, #8]
 8008288:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 800828a:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 800828c:	68bb      	ldr	r3, [r7, #8]
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8008292:	4313      	orrs	r3, r2
 8008294:	61fb      	str	r3, [r7, #28]
 8008296:	e00a      	b.n	80082ae <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8008298:	68bb      	ldr	r3, [r7, #8]
 800829a:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 800829c:	68bb      	ldr	r3, [r7, #8]
 800829e:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 80082a0:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 80082a2:	68bb      	ldr	r3, [r7, #8]
 80082a4:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 80082a6:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80082a8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80082ac:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 80082ae:	68bb      	ldr	r3, [r7, #8]
 80082b0:	6a1b      	ldr	r3, [r3, #32]
 80082b2:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 80082b4:	68bb      	ldr	r3, [r7, #8]
 80082b6:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 80082b8:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 80082ba:	68bb      	ldr	r3, [r7, #8]
 80082bc:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 80082be:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 80082c0:	68bb      	ldr	r3, [r7, #8]
 80082c2:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 80082c4:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 80082c6:	68bb      	ldr	r3, [r7, #8]
 80082c8:	68db      	ldr	r3, [r3, #12]
 80082ca:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 80082cc:	4313      	orrs	r3, r2
 80082ce:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxBufferSA + (BufferIndex * hfdcan->Init.TxElmtSize * 4U));
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 80082d6:	68fb      	ldr	r3, [r7, #12]
 80082d8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80082da:	6839      	ldr	r1, [r7, #0]
 80082dc:	fb01 f303 	mul.w	r3, r1, r3
 80082e0:	009b      	lsls	r3, r3, #2
 80082e2:	4413      	add	r3, r2
 80082e4:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 80082e6:	69bb      	ldr	r3, [r7, #24]
 80082e8:	69fa      	ldr	r2, [r7, #28]
 80082ea:	601a      	str	r2, [r3, #0]
  TxAddress++;
 80082ec:	69bb      	ldr	r3, [r7, #24]
 80082ee:	3304      	adds	r3, #4
 80082f0:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 80082f2:	69bb      	ldr	r3, [r7, #24]
 80082f4:	693a      	ldr	r2, [r7, #16]
 80082f6:	601a      	str	r2, [r3, #0]
  TxAddress++;
 80082f8:	69bb      	ldr	r3, [r7, #24]
 80082fa:	3304      	adds	r3, #4
 80082fc:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 80082fe:	2300      	movs	r3, #0
 8008300:	617b      	str	r3, [r7, #20]
 8008302:	e020      	b.n	8008346 <FDCAN_CopyMessageToRAM+0xda>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8008304:	697b      	ldr	r3, [r7, #20]
 8008306:	3303      	adds	r3, #3
 8008308:	687a      	ldr	r2, [r7, #4]
 800830a:	4413      	add	r3, r2
 800830c:	781b      	ldrb	r3, [r3, #0]
 800830e:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8008310:	697b      	ldr	r3, [r7, #20]
 8008312:	3302      	adds	r3, #2
 8008314:	6879      	ldr	r1, [r7, #4]
 8008316:	440b      	add	r3, r1
 8008318:	781b      	ldrb	r3, [r3, #0]
 800831a:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 800831c:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 800831e:	697b      	ldr	r3, [r7, #20]
 8008320:	3301      	adds	r3, #1
 8008322:	6879      	ldr	r1, [r7, #4]
 8008324:	440b      	add	r3, r1
 8008326:	781b      	ldrb	r3, [r3, #0]
 8008328:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 800832a:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 800832c:	6879      	ldr	r1, [r7, #4]
 800832e:	697a      	ldr	r2, [r7, #20]
 8008330:	440a      	add	r2, r1
 8008332:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8008334:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8008336:	69bb      	ldr	r3, [r7, #24]
 8008338:	601a      	str	r2, [r3, #0]
    TxAddress++;
 800833a:	69bb      	ldr	r3, [r7, #24]
 800833c:	3304      	adds	r3, #4
 800833e:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8008340:	697b      	ldr	r3, [r7, #20]
 8008342:	3304      	adds	r3, #4
 8008344:	617b      	str	r3, [r7, #20]
 8008346:	68bb      	ldr	r3, [r7, #8]
 8008348:	68db      	ldr	r3, [r3, #12]
 800834a:	4a06      	ldr	r2, [pc, #24]	@ (8008364 <FDCAN_CopyMessageToRAM+0xf8>)
 800834c:	5cd3      	ldrb	r3, [r2, r3]
 800834e:	461a      	mov	r2, r3
 8008350:	697b      	ldr	r3, [r7, #20]
 8008352:	4293      	cmp	r3, r2
 8008354:	d3d6      	bcc.n	8008304 <FDCAN_CopyMessageToRAM+0x98>
  }
}
 8008356:	bf00      	nop
 8008358:	bf00      	nop
 800835a:	3724      	adds	r7, #36	@ 0x24
 800835c:	46bd      	mov	sp, r7
 800835e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008362:	4770      	bx	lr
 8008364:	08011cc4 	.word	0x08011cc4

08008368 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008368:	b480      	push	{r7}
 800836a:	b089      	sub	sp, #36	@ 0x24
 800836c:	af00      	add	r7, sp, #0
 800836e:	6078      	str	r0, [r7, #4]
 8008370:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8008372:	2300      	movs	r3, #0
 8008374:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8008376:	4b86      	ldr	r3, [pc, #536]	@ (8008590 <HAL_GPIO_Init+0x228>)
 8008378:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800837a:	e18c      	b.n	8008696 <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800837c:	683b      	ldr	r3, [r7, #0]
 800837e:	681a      	ldr	r2, [r3, #0]
 8008380:	2101      	movs	r1, #1
 8008382:	69fb      	ldr	r3, [r7, #28]
 8008384:	fa01 f303 	lsl.w	r3, r1, r3
 8008388:	4013      	ands	r3, r2
 800838a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 800838c:	693b      	ldr	r3, [r7, #16]
 800838e:	2b00      	cmp	r3, #0
 8008390:	f000 817e 	beq.w	8008690 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8008394:	683b      	ldr	r3, [r7, #0]
 8008396:	685b      	ldr	r3, [r3, #4]
 8008398:	f003 0303 	and.w	r3, r3, #3
 800839c:	2b01      	cmp	r3, #1
 800839e:	d005      	beq.n	80083ac <HAL_GPIO_Init+0x44>
 80083a0:	683b      	ldr	r3, [r7, #0]
 80083a2:	685b      	ldr	r3, [r3, #4]
 80083a4:	f003 0303 	and.w	r3, r3, #3
 80083a8:	2b02      	cmp	r3, #2
 80083aa:	d130      	bne.n	800840e <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	689b      	ldr	r3, [r3, #8]
 80083b0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80083b2:	69fb      	ldr	r3, [r7, #28]
 80083b4:	005b      	lsls	r3, r3, #1
 80083b6:	2203      	movs	r2, #3
 80083b8:	fa02 f303 	lsl.w	r3, r2, r3
 80083bc:	43db      	mvns	r3, r3
 80083be:	69ba      	ldr	r2, [r7, #24]
 80083c0:	4013      	ands	r3, r2
 80083c2:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80083c4:	683b      	ldr	r3, [r7, #0]
 80083c6:	68da      	ldr	r2, [r3, #12]
 80083c8:	69fb      	ldr	r3, [r7, #28]
 80083ca:	005b      	lsls	r3, r3, #1
 80083cc:	fa02 f303 	lsl.w	r3, r2, r3
 80083d0:	69ba      	ldr	r2, [r7, #24]
 80083d2:	4313      	orrs	r3, r2
 80083d4:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	69ba      	ldr	r2, [r7, #24]
 80083da:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	685b      	ldr	r3, [r3, #4]
 80083e0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80083e2:	2201      	movs	r2, #1
 80083e4:	69fb      	ldr	r3, [r7, #28]
 80083e6:	fa02 f303 	lsl.w	r3, r2, r3
 80083ea:	43db      	mvns	r3, r3
 80083ec:	69ba      	ldr	r2, [r7, #24]
 80083ee:	4013      	ands	r3, r2
 80083f0:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80083f2:	683b      	ldr	r3, [r7, #0]
 80083f4:	685b      	ldr	r3, [r3, #4]
 80083f6:	091b      	lsrs	r3, r3, #4
 80083f8:	f003 0201 	and.w	r2, r3, #1
 80083fc:	69fb      	ldr	r3, [r7, #28]
 80083fe:	fa02 f303 	lsl.w	r3, r2, r3
 8008402:	69ba      	ldr	r2, [r7, #24]
 8008404:	4313      	orrs	r3, r2
 8008406:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	69ba      	ldr	r2, [r7, #24]
 800840c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800840e:	683b      	ldr	r3, [r7, #0]
 8008410:	685b      	ldr	r3, [r3, #4]
 8008412:	f003 0303 	and.w	r3, r3, #3
 8008416:	2b03      	cmp	r3, #3
 8008418:	d017      	beq.n	800844a <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	68db      	ldr	r3, [r3, #12]
 800841e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8008420:	69fb      	ldr	r3, [r7, #28]
 8008422:	005b      	lsls	r3, r3, #1
 8008424:	2203      	movs	r2, #3
 8008426:	fa02 f303 	lsl.w	r3, r2, r3
 800842a:	43db      	mvns	r3, r3
 800842c:	69ba      	ldr	r2, [r7, #24]
 800842e:	4013      	ands	r3, r2
 8008430:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008432:	683b      	ldr	r3, [r7, #0]
 8008434:	689a      	ldr	r2, [r3, #8]
 8008436:	69fb      	ldr	r3, [r7, #28]
 8008438:	005b      	lsls	r3, r3, #1
 800843a:	fa02 f303 	lsl.w	r3, r2, r3
 800843e:	69ba      	ldr	r2, [r7, #24]
 8008440:	4313      	orrs	r3, r2
 8008442:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	69ba      	ldr	r2, [r7, #24]
 8008448:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800844a:	683b      	ldr	r3, [r7, #0]
 800844c:	685b      	ldr	r3, [r3, #4]
 800844e:	f003 0303 	and.w	r3, r3, #3
 8008452:	2b02      	cmp	r3, #2
 8008454:	d123      	bne.n	800849e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8008456:	69fb      	ldr	r3, [r7, #28]
 8008458:	08da      	lsrs	r2, r3, #3
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	3208      	adds	r2, #8
 800845e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008462:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8008464:	69fb      	ldr	r3, [r7, #28]
 8008466:	f003 0307 	and.w	r3, r3, #7
 800846a:	009b      	lsls	r3, r3, #2
 800846c:	220f      	movs	r2, #15
 800846e:	fa02 f303 	lsl.w	r3, r2, r3
 8008472:	43db      	mvns	r3, r3
 8008474:	69ba      	ldr	r2, [r7, #24]
 8008476:	4013      	ands	r3, r2
 8008478:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800847a:	683b      	ldr	r3, [r7, #0]
 800847c:	691a      	ldr	r2, [r3, #16]
 800847e:	69fb      	ldr	r3, [r7, #28]
 8008480:	f003 0307 	and.w	r3, r3, #7
 8008484:	009b      	lsls	r3, r3, #2
 8008486:	fa02 f303 	lsl.w	r3, r2, r3
 800848a:	69ba      	ldr	r2, [r7, #24]
 800848c:	4313      	orrs	r3, r2
 800848e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8008490:	69fb      	ldr	r3, [r7, #28]
 8008492:	08da      	lsrs	r2, r3, #3
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	3208      	adds	r2, #8
 8008498:	69b9      	ldr	r1, [r7, #24]
 800849a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80084a4:	69fb      	ldr	r3, [r7, #28]
 80084a6:	005b      	lsls	r3, r3, #1
 80084a8:	2203      	movs	r2, #3
 80084aa:	fa02 f303 	lsl.w	r3, r2, r3
 80084ae:	43db      	mvns	r3, r3
 80084b0:	69ba      	ldr	r2, [r7, #24]
 80084b2:	4013      	ands	r3, r2
 80084b4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80084b6:	683b      	ldr	r3, [r7, #0]
 80084b8:	685b      	ldr	r3, [r3, #4]
 80084ba:	f003 0203 	and.w	r2, r3, #3
 80084be:	69fb      	ldr	r3, [r7, #28]
 80084c0:	005b      	lsls	r3, r3, #1
 80084c2:	fa02 f303 	lsl.w	r3, r2, r3
 80084c6:	69ba      	ldr	r2, [r7, #24]
 80084c8:	4313      	orrs	r3, r2
 80084ca:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	69ba      	ldr	r2, [r7, #24]
 80084d0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80084d2:	683b      	ldr	r3, [r7, #0]
 80084d4:	685b      	ldr	r3, [r3, #4]
 80084d6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80084da:	2b00      	cmp	r3, #0
 80084dc:	f000 80d8 	beq.w	8008690 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80084e0:	4b2c      	ldr	r3, [pc, #176]	@ (8008594 <HAL_GPIO_Init+0x22c>)
 80084e2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80084e6:	4a2b      	ldr	r2, [pc, #172]	@ (8008594 <HAL_GPIO_Init+0x22c>)
 80084e8:	f043 0302 	orr.w	r3, r3, #2
 80084ec:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80084f0:	4b28      	ldr	r3, [pc, #160]	@ (8008594 <HAL_GPIO_Init+0x22c>)
 80084f2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80084f6:	f003 0302 	and.w	r3, r3, #2
 80084fa:	60fb      	str	r3, [r7, #12]
 80084fc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80084fe:	4a26      	ldr	r2, [pc, #152]	@ (8008598 <HAL_GPIO_Init+0x230>)
 8008500:	69fb      	ldr	r3, [r7, #28]
 8008502:	089b      	lsrs	r3, r3, #2
 8008504:	3302      	adds	r3, #2
 8008506:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800850a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800850c:	69fb      	ldr	r3, [r7, #28]
 800850e:	f003 0303 	and.w	r3, r3, #3
 8008512:	009b      	lsls	r3, r3, #2
 8008514:	220f      	movs	r2, #15
 8008516:	fa02 f303 	lsl.w	r3, r2, r3
 800851a:	43db      	mvns	r3, r3
 800851c:	69ba      	ldr	r2, [r7, #24]
 800851e:	4013      	ands	r3, r2
 8008520:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	4a1d      	ldr	r2, [pc, #116]	@ (800859c <HAL_GPIO_Init+0x234>)
 8008526:	4293      	cmp	r3, r2
 8008528:	d04a      	beq.n	80085c0 <HAL_GPIO_Init+0x258>
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	4a1c      	ldr	r2, [pc, #112]	@ (80085a0 <HAL_GPIO_Init+0x238>)
 800852e:	4293      	cmp	r3, r2
 8008530:	d02b      	beq.n	800858a <HAL_GPIO_Init+0x222>
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	4a1b      	ldr	r2, [pc, #108]	@ (80085a4 <HAL_GPIO_Init+0x23c>)
 8008536:	4293      	cmp	r3, r2
 8008538:	d025      	beq.n	8008586 <HAL_GPIO_Init+0x21e>
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	4a1a      	ldr	r2, [pc, #104]	@ (80085a8 <HAL_GPIO_Init+0x240>)
 800853e:	4293      	cmp	r3, r2
 8008540:	d01f      	beq.n	8008582 <HAL_GPIO_Init+0x21a>
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	4a19      	ldr	r2, [pc, #100]	@ (80085ac <HAL_GPIO_Init+0x244>)
 8008546:	4293      	cmp	r3, r2
 8008548:	d019      	beq.n	800857e <HAL_GPIO_Init+0x216>
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	4a18      	ldr	r2, [pc, #96]	@ (80085b0 <HAL_GPIO_Init+0x248>)
 800854e:	4293      	cmp	r3, r2
 8008550:	d013      	beq.n	800857a <HAL_GPIO_Init+0x212>
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	4a17      	ldr	r2, [pc, #92]	@ (80085b4 <HAL_GPIO_Init+0x24c>)
 8008556:	4293      	cmp	r3, r2
 8008558:	d00d      	beq.n	8008576 <HAL_GPIO_Init+0x20e>
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	4a16      	ldr	r2, [pc, #88]	@ (80085b8 <HAL_GPIO_Init+0x250>)
 800855e:	4293      	cmp	r3, r2
 8008560:	d007      	beq.n	8008572 <HAL_GPIO_Init+0x20a>
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	4a15      	ldr	r2, [pc, #84]	@ (80085bc <HAL_GPIO_Init+0x254>)
 8008566:	4293      	cmp	r3, r2
 8008568:	d101      	bne.n	800856e <HAL_GPIO_Init+0x206>
 800856a:	2309      	movs	r3, #9
 800856c:	e029      	b.n	80085c2 <HAL_GPIO_Init+0x25a>
 800856e:	230a      	movs	r3, #10
 8008570:	e027      	b.n	80085c2 <HAL_GPIO_Init+0x25a>
 8008572:	2307      	movs	r3, #7
 8008574:	e025      	b.n	80085c2 <HAL_GPIO_Init+0x25a>
 8008576:	2306      	movs	r3, #6
 8008578:	e023      	b.n	80085c2 <HAL_GPIO_Init+0x25a>
 800857a:	2305      	movs	r3, #5
 800857c:	e021      	b.n	80085c2 <HAL_GPIO_Init+0x25a>
 800857e:	2304      	movs	r3, #4
 8008580:	e01f      	b.n	80085c2 <HAL_GPIO_Init+0x25a>
 8008582:	2303      	movs	r3, #3
 8008584:	e01d      	b.n	80085c2 <HAL_GPIO_Init+0x25a>
 8008586:	2302      	movs	r3, #2
 8008588:	e01b      	b.n	80085c2 <HAL_GPIO_Init+0x25a>
 800858a:	2301      	movs	r3, #1
 800858c:	e019      	b.n	80085c2 <HAL_GPIO_Init+0x25a>
 800858e:	bf00      	nop
 8008590:	58000080 	.word	0x58000080
 8008594:	58024400 	.word	0x58024400
 8008598:	58000400 	.word	0x58000400
 800859c:	58020000 	.word	0x58020000
 80085a0:	58020400 	.word	0x58020400
 80085a4:	58020800 	.word	0x58020800
 80085a8:	58020c00 	.word	0x58020c00
 80085ac:	58021000 	.word	0x58021000
 80085b0:	58021400 	.word	0x58021400
 80085b4:	58021800 	.word	0x58021800
 80085b8:	58021c00 	.word	0x58021c00
 80085bc:	58022400 	.word	0x58022400
 80085c0:	2300      	movs	r3, #0
 80085c2:	69fa      	ldr	r2, [r7, #28]
 80085c4:	f002 0203 	and.w	r2, r2, #3
 80085c8:	0092      	lsls	r2, r2, #2
 80085ca:	4093      	lsls	r3, r2
 80085cc:	69ba      	ldr	r2, [r7, #24]
 80085ce:	4313      	orrs	r3, r2
 80085d0:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80085d2:	4938      	ldr	r1, [pc, #224]	@ (80086b4 <HAL_GPIO_Init+0x34c>)
 80085d4:	69fb      	ldr	r3, [r7, #28]
 80085d6:	089b      	lsrs	r3, r3, #2
 80085d8:	3302      	adds	r3, #2
 80085da:	69ba      	ldr	r2, [r7, #24]
 80085dc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80085e0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80085e8:	693b      	ldr	r3, [r7, #16]
 80085ea:	43db      	mvns	r3, r3
 80085ec:	69ba      	ldr	r2, [r7, #24]
 80085ee:	4013      	ands	r3, r2
 80085f0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80085f2:	683b      	ldr	r3, [r7, #0]
 80085f4:	685b      	ldr	r3, [r3, #4]
 80085f6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d003      	beq.n	8008606 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 80085fe:	69ba      	ldr	r2, [r7, #24]
 8008600:	693b      	ldr	r3, [r7, #16]
 8008602:	4313      	orrs	r3, r2
 8008604:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8008606:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800860a:	69bb      	ldr	r3, [r7, #24]
 800860c:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800860e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008612:	685b      	ldr	r3, [r3, #4]
 8008614:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008616:	693b      	ldr	r3, [r7, #16]
 8008618:	43db      	mvns	r3, r3
 800861a:	69ba      	ldr	r2, [r7, #24]
 800861c:	4013      	ands	r3, r2
 800861e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8008620:	683b      	ldr	r3, [r7, #0]
 8008622:	685b      	ldr	r3, [r3, #4]
 8008624:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008628:	2b00      	cmp	r3, #0
 800862a:	d003      	beq.n	8008634 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 800862c:	69ba      	ldr	r2, [r7, #24]
 800862e:	693b      	ldr	r3, [r7, #16]
 8008630:	4313      	orrs	r3, r2
 8008632:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8008634:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008638:	69bb      	ldr	r3, [r7, #24]
 800863a:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 800863c:	697b      	ldr	r3, [r7, #20]
 800863e:	685b      	ldr	r3, [r3, #4]
 8008640:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008642:	693b      	ldr	r3, [r7, #16]
 8008644:	43db      	mvns	r3, r3
 8008646:	69ba      	ldr	r2, [r7, #24]
 8008648:	4013      	ands	r3, r2
 800864a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800864c:	683b      	ldr	r3, [r7, #0]
 800864e:	685b      	ldr	r3, [r3, #4]
 8008650:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008654:	2b00      	cmp	r3, #0
 8008656:	d003      	beq.n	8008660 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 8008658:	69ba      	ldr	r2, [r7, #24]
 800865a:	693b      	ldr	r3, [r7, #16]
 800865c:	4313      	orrs	r3, r2
 800865e:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8008660:	697b      	ldr	r3, [r7, #20]
 8008662:	69ba      	ldr	r2, [r7, #24]
 8008664:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8008666:	697b      	ldr	r3, [r7, #20]
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800866c:	693b      	ldr	r3, [r7, #16]
 800866e:	43db      	mvns	r3, r3
 8008670:	69ba      	ldr	r2, [r7, #24]
 8008672:	4013      	ands	r3, r2
 8008674:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8008676:	683b      	ldr	r3, [r7, #0]
 8008678:	685b      	ldr	r3, [r3, #4]
 800867a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800867e:	2b00      	cmp	r3, #0
 8008680:	d003      	beq.n	800868a <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 8008682:	69ba      	ldr	r2, [r7, #24]
 8008684:	693b      	ldr	r3, [r7, #16]
 8008686:	4313      	orrs	r3, r2
 8008688:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800868a:	697b      	ldr	r3, [r7, #20]
 800868c:	69ba      	ldr	r2, [r7, #24]
 800868e:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8008690:	69fb      	ldr	r3, [r7, #28]
 8008692:	3301      	adds	r3, #1
 8008694:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8008696:	683b      	ldr	r3, [r7, #0]
 8008698:	681a      	ldr	r2, [r3, #0]
 800869a:	69fb      	ldr	r3, [r7, #28]
 800869c:	fa22 f303 	lsr.w	r3, r2, r3
 80086a0:	2b00      	cmp	r3, #0
 80086a2:	f47f ae6b 	bne.w	800837c <HAL_GPIO_Init+0x14>
  }
}
 80086a6:	bf00      	nop
 80086a8:	bf00      	nop
 80086aa:	3724      	adds	r7, #36	@ 0x24
 80086ac:	46bd      	mov	sp, r7
 80086ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086b2:	4770      	bx	lr
 80086b4:	58000400 	.word	0x58000400

080086b8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80086b8:	b480      	push	{r7}
 80086ba:	b085      	sub	sp, #20
 80086bc:	af00      	add	r7, sp, #0
 80086be:	6078      	str	r0, [r7, #4]
 80086c0:	460b      	mov	r3, r1
 80086c2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	691a      	ldr	r2, [r3, #16]
 80086c8:	887b      	ldrh	r3, [r7, #2]
 80086ca:	4013      	ands	r3, r2
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	d002      	beq.n	80086d6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80086d0:	2301      	movs	r3, #1
 80086d2:	73fb      	strb	r3, [r7, #15]
 80086d4:	e001      	b.n	80086da <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80086d6:	2300      	movs	r3, #0
 80086d8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80086da:	7bfb      	ldrb	r3, [r7, #15]
}
 80086dc:	4618      	mov	r0, r3
 80086de:	3714      	adds	r7, #20
 80086e0:	46bd      	mov	sp, r7
 80086e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086e6:	4770      	bx	lr

080086e8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80086e8:	b480      	push	{r7}
 80086ea:	b083      	sub	sp, #12
 80086ec:	af00      	add	r7, sp, #0
 80086ee:	6078      	str	r0, [r7, #4]
 80086f0:	460b      	mov	r3, r1
 80086f2:	807b      	strh	r3, [r7, #2]
 80086f4:	4613      	mov	r3, r2
 80086f6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80086f8:	787b      	ldrb	r3, [r7, #1]
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	d003      	beq.n	8008706 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80086fe:	887a      	ldrh	r2, [r7, #2]
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8008704:	e003      	b.n	800870e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8008706:	887b      	ldrh	r3, [r7, #2]
 8008708:	041a      	lsls	r2, r3, #16
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	619a      	str	r2, [r3, #24]
}
 800870e:	bf00      	nop
 8008710:	370c      	adds	r7, #12
 8008712:	46bd      	mov	sp, r7
 8008714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008718:	4770      	bx	lr
	...

0800871c <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800871c:	b580      	push	{r7, lr}
 800871e:	b084      	sub	sp, #16
 8008720:	af00      	add	r7, sp, #0
 8008722:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8008724:	4b19      	ldr	r3, [pc, #100]	@ (800878c <HAL_PWREx_ConfigSupply+0x70>)
 8008726:	68db      	ldr	r3, [r3, #12]
 8008728:	f003 0304 	and.w	r3, r3, #4
 800872c:	2b04      	cmp	r3, #4
 800872e:	d00a      	beq.n	8008746 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8008730:	4b16      	ldr	r3, [pc, #88]	@ (800878c <HAL_PWREx_ConfigSupply+0x70>)
 8008732:	68db      	ldr	r3, [r3, #12]
 8008734:	f003 0307 	and.w	r3, r3, #7
 8008738:	687a      	ldr	r2, [r7, #4]
 800873a:	429a      	cmp	r2, r3
 800873c:	d001      	beq.n	8008742 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800873e:	2301      	movs	r3, #1
 8008740:	e01f      	b.n	8008782 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8008742:	2300      	movs	r3, #0
 8008744:	e01d      	b.n	8008782 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8008746:	4b11      	ldr	r3, [pc, #68]	@ (800878c <HAL_PWREx_ConfigSupply+0x70>)
 8008748:	68db      	ldr	r3, [r3, #12]
 800874a:	f023 0207 	bic.w	r2, r3, #7
 800874e:	490f      	ldr	r1, [pc, #60]	@ (800878c <HAL_PWREx_ConfigSupply+0x70>)
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	4313      	orrs	r3, r2
 8008754:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8008756:	f7fa f993 	bl	8002a80 <HAL_GetTick>
 800875a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800875c:	e009      	b.n	8008772 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800875e:	f7fa f98f 	bl	8002a80 <HAL_GetTick>
 8008762:	4602      	mov	r2, r0
 8008764:	68fb      	ldr	r3, [r7, #12]
 8008766:	1ad3      	subs	r3, r2, r3
 8008768:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800876c:	d901      	bls.n	8008772 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800876e:	2301      	movs	r3, #1
 8008770:	e007      	b.n	8008782 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8008772:	4b06      	ldr	r3, [pc, #24]	@ (800878c <HAL_PWREx_ConfigSupply+0x70>)
 8008774:	685b      	ldr	r3, [r3, #4]
 8008776:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800877a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800877e:	d1ee      	bne.n	800875e <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8008780:	2300      	movs	r3, #0
}
 8008782:	4618      	mov	r0, r3
 8008784:	3710      	adds	r7, #16
 8008786:	46bd      	mov	sp, r7
 8008788:	bd80      	pop	{r7, pc}
 800878a:	bf00      	nop
 800878c:	58024800 	.word	0x58024800

08008790 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008790:	b580      	push	{r7, lr}
 8008792:	b08c      	sub	sp, #48	@ 0x30
 8008794:	af00      	add	r7, sp, #0
 8008796:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	2b00      	cmp	r3, #0
 800879c:	d101      	bne.n	80087a2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800879e:	2301      	movs	r3, #1
 80087a0:	e3c8      	b.n	8008f34 <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	f003 0301 	and.w	r3, r3, #1
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	f000 8087 	beq.w	80088be <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80087b0:	4b88      	ldr	r3, [pc, #544]	@ (80089d4 <HAL_RCC_OscConfig+0x244>)
 80087b2:	691b      	ldr	r3, [r3, #16]
 80087b4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80087b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80087ba:	4b86      	ldr	r3, [pc, #536]	@ (80089d4 <HAL_RCC_OscConfig+0x244>)
 80087bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80087be:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80087c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80087c2:	2b10      	cmp	r3, #16
 80087c4:	d007      	beq.n	80087d6 <HAL_RCC_OscConfig+0x46>
 80087c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80087c8:	2b18      	cmp	r3, #24
 80087ca:	d110      	bne.n	80087ee <HAL_RCC_OscConfig+0x5e>
 80087cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087ce:	f003 0303 	and.w	r3, r3, #3
 80087d2:	2b02      	cmp	r3, #2
 80087d4:	d10b      	bne.n	80087ee <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80087d6:	4b7f      	ldr	r3, [pc, #508]	@ (80089d4 <HAL_RCC_OscConfig+0x244>)
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80087de:	2b00      	cmp	r3, #0
 80087e0:	d06c      	beq.n	80088bc <HAL_RCC_OscConfig+0x12c>
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	685b      	ldr	r3, [r3, #4]
 80087e6:	2b00      	cmp	r3, #0
 80087e8:	d168      	bne.n	80088bc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80087ea:	2301      	movs	r3, #1
 80087ec:	e3a2      	b.n	8008f34 <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	685b      	ldr	r3, [r3, #4]
 80087f2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80087f6:	d106      	bne.n	8008806 <HAL_RCC_OscConfig+0x76>
 80087f8:	4b76      	ldr	r3, [pc, #472]	@ (80089d4 <HAL_RCC_OscConfig+0x244>)
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	4a75      	ldr	r2, [pc, #468]	@ (80089d4 <HAL_RCC_OscConfig+0x244>)
 80087fe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008802:	6013      	str	r3, [r2, #0]
 8008804:	e02e      	b.n	8008864 <HAL_RCC_OscConfig+0xd4>
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	685b      	ldr	r3, [r3, #4]
 800880a:	2b00      	cmp	r3, #0
 800880c:	d10c      	bne.n	8008828 <HAL_RCC_OscConfig+0x98>
 800880e:	4b71      	ldr	r3, [pc, #452]	@ (80089d4 <HAL_RCC_OscConfig+0x244>)
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	4a70      	ldr	r2, [pc, #448]	@ (80089d4 <HAL_RCC_OscConfig+0x244>)
 8008814:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008818:	6013      	str	r3, [r2, #0]
 800881a:	4b6e      	ldr	r3, [pc, #440]	@ (80089d4 <HAL_RCC_OscConfig+0x244>)
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	4a6d      	ldr	r2, [pc, #436]	@ (80089d4 <HAL_RCC_OscConfig+0x244>)
 8008820:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008824:	6013      	str	r3, [r2, #0]
 8008826:	e01d      	b.n	8008864 <HAL_RCC_OscConfig+0xd4>
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	685b      	ldr	r3, [r3, #4]
 800882c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008830:	d10c      	bne.n	800884c <HAL_RCC_OscConfig+0xbc>
 8008832:	4b68      	ldr	r3, [pc, #416]	@ (80089d4 <HAL_RCC_OscConfig+0x244>)
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	4a67      	ldr	r2, [pc, #412]	@ (80089d4 <HAL_RCC_OscConfig+0x244>)
 8008838:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800883c:	6013      	str	r3, [r2, #0]
 800883e:	4b65      	ldr	r3, [pc, #404]	@ (80089d4 <HAL_RCC_OscConfig+0x244>)
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	4a64      	ldr	r2, [pc, #400]	@ (80089d4 <HAL_RCC_OscConfig+0x244>)
 8008844:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008848:	6013      	str	r3, [r2, #0]
 800884a:	e00b      	b.n	8008864 <HAL_RCC_OscConfig+0xd4>
 800884c:	4b61      	ldr	r3, [pc, #388]	@ (80089d4 <HAL_RCC_OscConfig+0x244>)
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	4a60      	ldr	r2, [pc, #384]	@ (80089d4 <HAL_RCC_OscConfig+0x244>)
 8008852:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008856:	6013      	str	r3, [r2, #0]
 8008858:	4b5e      	ldr	r3, [pc, #376]	@ (80089d4 <HAL_RCC_OscConfig+0x244>)
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	4a5d      	ldr	r2, [pc, #372]	@ (80089d4 <HAL_RCC_OscConfig+0x244>)
 800885e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008862:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	685b      	ldr	r3, [r3, #4]
 8008868:	2b00      	cmp	r3, #0
 800886a:	d013      	beq.n	8008894 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800886c:	f7fa f908 	bl	8002a80 <HAL_GetTick>
 8008870:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8008872:	e008      	b.n	8008886 <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008874:	f7fa f904 	bl	8002a80 <HAL_GetTick>
 8008878:	4602      	mov	r2, r0
 800887a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800887c:	1ad3      	subs	r3, r2, r3
 800887e:	2b64      	cmp	r3, #100	@ 0x64
 8008880:	d901      	bls.n	8008886 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8008882:	2303      	movs	r3, #3
 8008884:	e356      	b.n	8008f34 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8008886:	4b53      	ldr	r3, [pc, #332]	@ (80089d4 <HAL_RCC_OscConfig+0x244>)
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800888e:	2b00      	cmp	r3, #0
 8008890:	d0f0      	beq.n	8008874 <HAL_RCC_OscConfig+0xe4>
 8008892:	e014      	b.n	80088be <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008894:	f7fa f8f4 	bl	8002a80 <HAL_GetTick>
 8008898:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800889a:	e008      	b.n	80088ae <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800889c:	f7fa f8f0 	bl	8002a80 <HAL_GetTick>
 80088a0:	4602      	mov	r2, r0
 80088a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088a4:	1ad3      	subs	r3, r2, r3
 80088a6:	2b64      	cmp	r3, #100	@ 0x64
 80088a8:	d901      	bls.n	80088ae <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80088aa:	2303      	movs	r3, #3
 80088ac:	e342      	b.n	8008f34 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80088ae:	4b49      	ldr	r3, [pc, #292]	@ (80089d4 <HAL_RCC_OscConfig+0x244>)
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	d1f0      	bne.n	800889c <HAL_RCC_OscConfig+0x10c>
 80088ba:	e000      	b.n	80088be <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80088bc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	f003 0302 	and.w	r3, r3, #2
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	f000 808c 	beq.w	80089e4 <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80088cc:	4b41      	ldr	r3, [pc, #260]	@ (80089d4 <HAL_RCC_OscConfig+0x244>)
 80088ce:	691b      	ldr	r3, [r3, #16]
 80088d0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80088d4:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80088d6:	4b3f      	ldr	r3, [pc, #252]	@ (80089d4 <HAL_RCC_OscConfig+0x244>)
 80088d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80088da:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80088dc:	6a3b      	ldr	r3, [r7, #32]
 80088de:	2b00      	cmp	r3, #0
 80088e0:	d007      	beq.n	80088f2 <HAL_RCC_OscConfig+0x162>
 80088e2:	6a3b      	ldr	r3, [r7, #32]
 80088e4:	2b18      	cmp	r3, #24
 80088e6:	d137      	bne.n	8008958 <HAL_RCC_OscConfig+0x1c8>
 80088e8:	69fb      	ldr	r3, [r7, #28]
 80088ea:	f003 0303 	and.w	r3, r3, #3
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	d132      	bne.n	8008958 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80088f2:	4b38      	ldr	r3, [pc, #224]	@ (80089d4 <HAL_RCC_OscConfig+0x244>)
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	f003 0304 	and.w	r3, r3, #4
 80088fa:	2b00      	cmp	r3, #0
 80088fc:	d005      	beq.n	800890a <HAL_RCC_OscConfig+0x17a>
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	68db      	ldr	r3, [r3, #12]
 8008902:	2b00      	cmp	r3, #0
 8008904:	d101      	bne.n	800890a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8008906:	2301      	movs	r3, #1
 8008908:	e314      	b.n	8008f34 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800890a:	4b32      	ldr	r3, [pc, #200]	@ (80089d4 <HAL_RCC_OscConfig+0x244>)
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	f023 0219 	bic.w	r2, r3, #25
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	68db      	ldr	r3, [r3, #12]
 8008916:	492f      	ldr	r1, [pc, #188]	@ (80089d4 <HAL_RCC_OscConfig+0x244>)
 8008918:	4313      	orrs	r3, r2
 800891a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800891c:	f7fa f8b0 	bl	8002a80 <HAL_GetTick>
 8008920:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008922:	e008      	b.n	8008936 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008924:	f7fa f8ac 	bl	8002a80 <HAL_GetTick>
 8008928:	4602      	mov	r2, r0
 800892a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800892c:	1ad3      	subs	r3, r2, r3
 800892e:	2b02      	cmp	r3, #2
 8008930:	d901      	bls.n	8008936 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8008932:	2303      	movs	r3, #3
 8008934:	e2fe      	b.n	8008f34 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008936:	4b27      	ldr	r3, [pc, #156]	@ (80089d4 <HAL_RCC_OscConfig+0x244>)
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	f003 0304 	and.w	r3, r3, #4
 800893e:	2b00      	cmp	r3, #0
 8008940:	d0f0      	beq.n	8008924 <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008942:	4b24      	ldr	r3, [pc, #144]	@ (80089d4 <HAL_RCC_OscConfig+0x244>)
 8008944:	685b      	ldr	r3, [r3, #4]
 8008946:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	691b      	ldr	r3, [r3, #16]
 800894e:	061b      	lsls	r3, r3, #24
 8008950:	4920      	ldr	r1, [pc, #128]	@ (80089d4 <HAL_RCC_OscConfig+0x244>)
 8008952:	4313      	orrs	r3, r2
 8008954:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008956:	e045      	b.n	80089e4 <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	68db      	ldr	r3, [r3, #12]
 800895c:	2b00      	cmp	r3, #0
 800895e:	d026      	beq.n	80089ae <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8008960:	4b1c      	ldr	r3, [pc, #112]	@ (80089d4 <HAL_RCC_OscConfig+0x244>)
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	f023 0219 	bic.w	r2, r3, #25
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	68db      	ldr	r3, [r3, #12]
 800896c:	4919      	ldr	r1, [pc, #100]	@ (80089d4 <HAL_RCC_OscConfig+0x244>)
 800896e:	4313      	orrs	r3, r2
 8008970:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008972:	f7fa f885 	bl	8002a80 <HAL_GetTick>
 8008976:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008978:	e008      	b.n	800898c <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800897a:	f7fa f881 	bl	8002a80 <HAL_GetTick>
 800897e:	4602      	mov	r2, r0
 8008980:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008982:	1ad3      	subs	r3, r2, r3
 8008984:	2b02      	cmp	r3, #2
 8008986:	d901      	bls.n	800898c <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8008988:	2303      	movs	r3, #3
 800898a:	e2d3      	b.n	8008f34 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800898c:	4b11      	ldr	r3, [pc, #68]	@ (80089d4 <HAL_RCC_OscConfig+0x244>)
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	f003 0304 	and.w	r3, r3, #4
 8008994:	2b00      	cmp	r3, #0
 8008996:	d0f0      	beq.n	800897a <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008998:	4b0e      	ldr	r3, [pc, #56]	@ (80089d4 <HAL_RCC_OscConfig+0x244>)
 800899a:	685b      	ldr	r3, [r3, #4]
 800899c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	691b      	ldr	r3, [r3, #16]
 80089a4:	061b      	lsls	r3, r3, #24
 80089a6:	490b      	ldr	r1, [pc, #44]	@ (80089d4 <HAL_RCC_OscConfig+0x244>)
 80089a8:	4313      	orrs	r3, r2
 80089aa:	604b      	str	r3, [r1, #4]
 80089ac:	e01a      	b.n	80089e4 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80089ae:	4b09      	ldr	r3, [pc, #36]	@ (80089d4 <HAL_RCC_OscConfig+0x244>)
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	4a08      	ldr	r2, [pc, #32]	@ (80089d4 <HAL_RCC_OscConfig+0x244>)
 80089b4:	f023 0301 	bic.w	r3, r3, #1
 80089b8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80089ba:	f7fa f861 	bl	8002a80 <HAL_GetTick>
 80089be:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80089c0:	e00a      	b.n	80089d8 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80089c2:	f7fa f85d 	bl	8002a80 <HAL_GetTick>
 80089c6:	4602      	mov	r2, r0
 80089c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089ca:	1ad3      	subs	r3, r2, r3
 80089cc:	2b02      	cmp	r3, #2
 80089ce:	d903      	bls.n	80089d8 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 80089d0:	2303      	movs	r3, #3
 80089d2:	e2af      	b.n	8008f34 <HAL_RCC_OscConfig+0x7a4>
 80089d4:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80089d8:	4b96      	ldr	r3, [pc, #600]	@ (8008c34 <HAL_RCC_OscConfig+0x4a4>)
 80089da:	681b      	ldr	r3, [r3, #0]
 80089dc:	f003 0304 	and.w	r3, r3, #4
 80089e0:	2b00      	cmp	r3, #0
 80089e2:	d1ee      	bne.n	80089c2 <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	f003 0310 	and.w	r3, r3, #16
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	d06a      	beq.n	8008ac6 <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80089f0:	4b90      	ldr	r3, [pc, #576]	@ (8008c34 <HAL_RCC_OscConfig+0x4a4>)
 80089f2:	691b      	ldr	r3, [r3, #16]
 80089f4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80089f8:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80089fa:	4b8e      	ldr	r3, [pc, #568]	@ (8008c34 <HAL_RCC_OscConfig+0x4a4>)
 80089fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80089fe:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8008a00:	69bb      	ldr	r3, [r7, #24]
 8008a02:	2b08      	cmp	r3, #8
 8008a04:	d007      	beq.n	8008a16 <HAL_RCC_OscConfig+0x286>
 8008a06:	69bb      	ldr	r3, [r7, #24]
 8008a08:	2b18      	cmp	r3, #24
 8008a0a:	d11b      	bne.n	8008a44 <HAL_RCC_OscConfig+0x2b4>
 8008a0c:	697b      	ldr	r3, [r7, #20]
 8008a0e:	f003 0303 	and.w	r3, r3, #3
 8008a12:	2b01      	cmp	r3, #1
 8008a14:	d116      	bne.n	8008a44 <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8008a16:	4b87      	ldr	r3, [pc, #540]	@ (8008c34 <HAL_RCC_OscConfig+0x4a4>)
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	d005      	beq.n	8008a2e <HAL_RCC_OscConfig+0x29e>
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	69db      	ldr	r3, [r3, #28]
 8008a26:	2b80      	cmp	r3, #128	@ 0x80
 8008a28:	d001      	beq.n	8008a2e <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8008a2a:	2301      	movs	r3, #1
 8008a2c:	e282      	b.n	8008f34 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8008a2e:	4b81      	ldr	r3, [pc, #516]	@ (8008c34 <HAL_RCC_OscConfig+0x4a4>)
 8008a30:	68db      	ldr	r3, [r3, #12]
 8008a32:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	6a1b      	ldr	r3, [r3, #32]
 8008a3a:	061b      	lsls	r3, r3, #24
 8008a3c:	497d      	ldr	r1, [pc, #500]	@ (8008c34 <HAL_RCC_OscConfig+0x4a4>)
 8008a3e:	4313      	orrs	r3, r2
 8008a40:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8008a42:	e040      	b.n	8008ac6 <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	69db      	ldr	r3, [r3, #28]
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	d023      	beq.n	8008a94 <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8008a4c:	4b79      	ldr	r3, [pc, #484]	@ (8008c34 <HAL_RCC_OscConfig+0x4a4>)
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	4a78      	ldr	r2, [pc, #480]	@ (8008c34 <HAL_RCC_OscConfig+0x4a4>)
 8008a52:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008a56:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008a58:	f7fa f812 	bl	8002a80 <HAL_GetTick>
 8008a5c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8008a5e:	e008      	b.n	8008a72 <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8008a60:	f7fa f80e 	bl	8002a80 <HAL_GetTick>
 8008a64:	4602      	mov	r2, r0
 8008a66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a68:	1ad3      	subs	r3, r2, r3
 8008a6a:	2b02      	cmp	r3, #2
 8008a6c:	d901      	bls.n	8008a72 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8008a6e:	2303      	movs	r3, #3
 8008a70:	e260      	b.n	8008f34 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8008a72:	4b70      	ldr	r3, [pc, #448]	@ (8008c34 <HAL_RCC_OscConfig+0x4a4>)
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	d0f0      	beq.n	8008a60 <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8008a7e:	4b6d      	ldr	r3, [pc, #436]	@ (8008c34 <HAL_RCC_OscConfig+0x4a4>)
 8008a80:	68db      	ldr	r3, [r3, #12]
 8008a82:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	6a1b      	ldr	r3, [r3, #32]
 8008a8a:	061b      	lsls	r3, r3, #24
 8008a8c:	4969      	ldr	r1, [pc, #420]	@ (8008c34 <HAL_RCC_OscConfig+0x4a4>)
 8008a8e:	4313      	orrs	r3, r2
 8008a90:	60cb      	str	r3, [r1, #12]
 8008a92:	e018      	b.n	8008ac6 <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8008a94:	4b67      	ldr	r3, [pc, #412]	@ (8008c34 <HAL_RCC_OscConfig+0x4a4>)
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	4a66      	ldr	r2, [pc, #408]	@ (8008c34 <HAL_RCC_OscConfig+0x4a4>)
 8008a9a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008a9e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008aa0:	f7f9 ffee 	bl	8002a80 <HAL_GetTick>
 8008aa4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8008aa6:	e008      	b.n	8008aba <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8008aa8:	f7f9 ffea 	bl	8002a80 <HAL_GetTick>
 8008aac:	4602      	mov	r2, r0
 8008aae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ab0:	1ad3      	subs	r3, r2, r3
 8008ab2:	2b02      	cmp	r3, #2
 8008ab4:	d901      	bls.n	8008aba <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 8008ab6:	2303      	movs	r3, #3
 8008ab8:	e23c      	b.n	8008f34 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8008aba:	4b5e      	ldr	r3, [pc, #376]	@ (8008c34 <HAL_RCC_OscConfig+0x4a4>)
 8008abc:	681b      	ldr	r3, [r3, #0]
 8008abe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	d1f0      	bne.n	8008aa8 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	f003 0308 	and.w	r3, r3, #8
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	d036      	beq.n	8008b40 <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	695b      	ldr	r3, [r3, #20]
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	d019      	beq.n	8008b0e <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008ada:	4b56      	ldr	r3, [pc, #344]	@ (8008c34 <HAL_RCC_OscConfig+0x4a4>)
 8008adc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008ade:	4a55      	ldr	r2, [pc, #340]	@ (8008c34 <HAL_RCC_OscConfig+0x4a4>)
 8008ae0:	f043 0301 	orr.w	r3, r3, #1
 8008ae4:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008ae6:	f7f9 ffcb 	bl	8002a80 <HAL_GetTick>
 8008aea:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8008aec:	e008      	b.n	8008b00 <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008aee:	f7f9 ffc7 	bl	8002a80 <HAL_GetTick>
 8008af2:	4602      	mov	r2, r0
 8008af4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008af6:	1ad3      	subs	r3, r2, r3
 8008af8:	2b02      	cmp	r3, #2
 8008afa:	d901      	bls.n	8008b00 <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 8008afc:	2303      	movs	r3, #3
 8008afe:	e219      	b.n	8008f34 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8008b00:	4b4c      	ldr	r3, [pc, #304]	@ (8008c34 <HAL_RCC_OscConfig+0x4a4>)
 8008b02:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008b04:	f003 0302 	and.w	r3, r3, #2
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	d0f0      	beq.n	8008aee <HAL_RCC_OscConfig+0x35e>
 8008b0c:	e018      	b.n	8008b40 <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008b0e:	4b49      	ldr	r3, [pc, #292]	@ (8008c34 <HAL_RCC_OscConfig+0x4a4>)
 8008b10:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008b12:	4a48      	ldr	r2, [pc, #288]	@ (8008c34 <HAL_RCC_OscConfig+0x4a4>)
 8008b14:	f023 0301 	bic.w	r3, r3, #1
 8008b18:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008b1a:	f7f9 ffb1 	bl	8002a80 <HAL_GetTick>
 8008b1e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8008b20:	e008      	b.n	8008b34 <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008b22:	f7f9 ffad 	bl	8002a80 <HAL_GetTick>
 8008b26:	4602      	mov	r2, r0
 8008b28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b2a:	1ad3      	subs	r3, r2, r3
 8008b2c:	2b02      	cmp	r3, #2
 8008b2e:	d901      	bls.n	8008b34 <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 8008b30:	2303      	movs	r3, #3
 8008b32:	e1ff      	b.n	8008f34 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8008b34:	4b3f      	ldr	r3, [pc, #252]	@ (8008c34 <HAL_RCC_OscConfig+0x4a4>)
 8008b36:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008b38:	f003 0302 	and.w	r3, r3, #2
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	d1f0      	bne.n	8008b22 <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	f003 0320 	and.w	r3, r3, #32
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	d036      	beq.n	8008bba <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	699b      	ldr	r3, [r3, #24]
 8008b50:	2b00      	cmp	r3, #0
 8008b52:	d019      	beq.n	8008b88 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8008b54:	4b37      	ldr	r3, [pc, #220]	@ (8008c34 <HAL_RCC_OscConfig+0x4a4>)
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	4a36      	ldr	r2, [pc, #216]	@ (8008c34 <HAL_RCC_OscConfig+0x4a4>)
 8008b5a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8008b5e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8008b60:	f7f9 ff8e 	bl	8002a80 <HAL_GetTick>
 8008b64:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8008b66:	e008      	b.n	8008b7a <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008b68:	f7f9 ff8a 	bl	8002a80 <HAL_GetTick>
 8008b6c:	4602      	mov	r2, r0
 8008b6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b70:	1ad3      	subs	r3, r2, r3
 8008b72:	2b02      	cmp	r3, #2
 8008b74:	d901      	bls.n	8008b7a <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 8008b76:	2303      	movs	r3, #3
 8008b78:	e1dc      	b.n	8008f34 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8008b7a:	4b2e      	ldr	r3, [pc, #184]	@ (8008c34 <HAL_RCC_OscConfig+0x4a4>)
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008b82:	2b00      	cmp	r3, #0
 8008b84:	d0f0      	beq.n	8008b68 <HAL_RCC_OscConfig+0x3d8>
 8008b86:	e018      	b.n	8008bba <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8008b88:	4b2a      	ldr	r3, [pc, #168]	@ (8008c34 <HAL_RCC_OscConfig+0x4a4>)
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	4a29      	ldr	r2, [pc, #164]	@ (8008c34 <HAL_RCC_OscConfig+0x4a4>)
 8008b8e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008b92:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8008b94:	f7f9 ff74 	bl	8002a80 <HAL_GetTick>
 8008b98:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8008b9a:	e008      	b.n	8008bae <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008b9c:	f7f9 ff70 	bl	8002a80 <HAL_GetTick>
 8008ba0:	4602      	mov	r2, r0
 8008ba2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ba4:	1ad3      	subs	r3, r2, r3
 8008ba6:	2b02      	cmp	r3, #2
 8008ba8:	d901      	bls.n	8008bae <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 8008baa:	2303      	movs	r3, #3
 8008bac:	e1c2      	b.n	8008f34 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8008bae:	4b21      	ldr	r3, [pc, #132]	@ (8008c34 <HAL_RCC_OscConfig+0x4a4>)
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008bb6:	2b00      	cmp	r3, #0
 8008bb8:	d1f0      	bne.n	8008b9c <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	f003 0304 	and.w	r3, r3, #4
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	f000 8086 	beq.w	8008cd4 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8008bc8:	4b1b      	ldr	r3, [pc, #108]	@ (8008c38 <HAL_RCC_OscConfig+0x4a8>)
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	4a1a      	ldr	r2, [pc, #104]	@ (8008c38 <HAL_RCC_OscConfig+0x4a8>)
 8008bce:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008bd2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8008bd4:	f7f9 ff54 	bl	8002a80 <HAL_GetTick>
 8008bd8:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008bda:	e008      	b.n	8008bee <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008bdc:	f7f9 ff50 	bl	8002a80 <HAL_GetTick>
 8008be0:	4602      	mov	r2, r0
 8008be2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008be4:	1ad3      	subs	r3, r2, r3
 8008be6:	2b64      	cmp	r3, #100	@ 0x64
 8008be8:	d901      	bls.n	8008bee <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 8008bea:	2303      	movs	r3, #3
 8008bec:	e1a2      	b.n	8008f34 <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008bee:	4b12      	ldr	r3, [pc, #72]	@ (8008c38 <HAL_RCC_OscConfig+0x4a8>)
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008bf6:	2b00      	cmp	r3, #0
 8008bf8:	d0f0      	beq.n	8008bdc <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	689b      	ldr	r3, [r3, #8]
 8008bfe:	2b01      	cmp	r3, #1
 8008c00:	d106      	bne.n	8008c10 <HAL_RCC_OscConfig+0x480>
 8008c02:	4b0c      	ldr	r3, [pc, #48]	@ (8008c34 <HAL_RCC_OscConfig+0x4a4>)
 8008c04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008c06:	4a0b      	ldr	r2, [pc, #44]	@ (8008c34 <HAL_RCC_OscConfig+0x4a4>)
 8008c08:	f043 0301 	orr.w	r3, r3, #1
 8008c0c:	6713      	str	r3, [r2, #112]	@ 0x70
 8008c0e:	e032      	b.n	8008c76 <HAL_RCC_OscConfig+0x4e6>
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	689b      	ldr	r3, [r3, #8]
 8008c14:	2b00      	cmp	r3, #0
 8008c16:	d111      	bne.n	8008c3c <HAL_RCC_OscConfig+0x4ac>
 8008c18:	4b06      	ldr	r3, [pc, #24]	@ (8008c34 <HAL_RCC_OscConfig+0x4a4>)
 8008c1a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008c1c:	4a05      	ldr	r2, [pc, #20]	@ (8008c34 <HAL_RCC_OscConfig+0x4a4>)
 8008c1e:	f023 0301 	bic.w	r3, r3, #1
 8008c22:	6713      	str	r3, [r2, #112]	@ 0x70
 8008c24:	4b03      	ldr	r3, [pc, #12]	@ (8008c34 <HAL_RCC_OscConfig+0x4a4>)
 8008c26:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008c28:	4a02      	ldr	r2, [pc, #8]	@ (8008c34 <HAL_RCC_OscConfig+0x4a4>)
 8008c2a:	f023 0304 	bic.w	r3, r3, #4
 8008c2e:	6713      	str	r3, [r2, #112]	@ 0x70
 8008c30:	e021      	b.n	8008c76 <HAL_RCC_OscConfig+0x4e6>
 8008c32:	bf00      	nop
 8008c34:	58024400 	.word	0x58024400
 8008c38:	58024800 	.word	0x58024800
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	689b      	ldr	r3, [r3, #8]
 8008c40:	2b05      	cmp	r3, #5
 8008c42:	d10c      	bne.n	8008c5e <HAL_RCC_OscConfig+0x4ce>
 8008c44:	4b83      	ldr	r3, [pc, #524]	@ (8008e54 <HAL_RCC_OscConfig+0x6c4>)
 8008c46:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008c48:	4a82      	ldr	r2, [pc, #520]	@ (8008e54 <HAL_RCC_OscConfig+0x6c4>)
 8008c4a:	f043 0304 	orr.w	r3, r3, #4
 8008c4e:	6713      	str	r3, [r2, #112]	@ 0x70
 8008c50:	4b80      	ldr	r3, [pc, #512]	@ (8008e54 <HAL_RCC_OscConfig+0x6c4>)
 8008c52:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008c54:	4a7f      	ldr	r2, [pc, #508]	@ (8008e54 <HAL_RCC_OscConfig+0x6c4>)
 8008c56:	f043 0301 	orr.w	r3, r3, #1
 8008c5a:	6713      	str	r3, [r2, #112]	@ 0x70
 8008c5c:	e00b      	b.n	8008c76 <HAL_RCC_OscConfig+0x4e6>
 8008c5e:	4b7d      	ldr	r3, [pc, #500]	@ (8008e54 <HAL_RCC_OscConfig+0x6c4>)
 8008c60:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008c62:	4a7c      	ldr	r2, [pc, #496]	@ (8008e54 <HAL_RCC_OscConfig+0x6c4>)
 8008c64:	f023 0301 	bic.w	r3, r3, #1
 8008c68:	6713      	str	r3, [r2, #112]	@ 0x70
 8008c6a:	4b7a      	ldr	r3, [pc, #488]	@ (8008e54 <HAL_RCC_OscConfig+0x6c4>)
 8008c6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008c6e:	4a79      	ldr	r2, [pc, #484]	@ (8008e54 <HAL_RCC_OscConfig+0x6c4>)
 8008c70:	f023 0304 	bic.w	r3, r3, #4
 8008c74:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	689b      	ldr	r3, [r3, #8]
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	d015      	beq.n	8008caa <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008c7e:	f7f9 feff 	bl	8002a80 <HAL_GetTick>
 8008c82:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008c84:	e00a      	b.n	8008c9c <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008c86:	f7f9 fefb 	bl	8002a80 <HAL_GetTick>
 8008c8a:	4602      	mov	r2, r0
 8008c8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c8e:	1ad3      	subs	r3, r2, r3
 8008c90:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008c94:	4293      	cmp	r3, r2
 8008c96:	d901      	bls.n	8008c9c <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 8008c98:	2303      	movs	r3, #3
 8008c9a:	e14b      	b.n	8008f34 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008c9c:	4b6d      	ldr	r3, [pc, #436]	@ (8008e54 <HAL_RCC_OscConfig+0x6c4>)
 8008c9e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008ca0:	f003 0302 	and.w	r3, r3, #2
 8008ca4:	2b00      	cmp	r3, #0
 8008ca6:	d0ee      	beq.n	8008c86 <HAL_RCC_OscConfig+0x4f6>
 8008ca8:	e014      	b.n	8008cd4 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008caa:	f7f9 fee9 	bl	8002a80 <HAL_GetTick>
 8008cae:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8008cb0:	e00a      	b.n	8008cc8 <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008cb2:	f7f9 fee5 	bl	8002a80 <HAL_GetTick>
 8008cb6:	4602      	mov	r2, r0
 8008cb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008cba:	1ad3      	subs	r3, r2, r3
 8008cbc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008cc0:	4293      	cmp	r3, r2
 8008cc2:	d901      	bls.n	8008cc8 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 8008cc4:	2303      	movs	r3, #3
 8008cc6:	e135      	b.n	8008f34 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8008cc8:	4b62      	ldr	r3, [pc, #392]	@ (8008e54 <HAL_RCC_OscConfig+0x6c4>)
 8008cca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008ccc:	f003 0302 	and.w	r3, r3, #2
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	d1ee      	bne.n	8008cb2 <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008cd8:	2b00      	cmp	r3, #0
 8008cda:	f000 812a 	beq.w	8008f32 <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8008cde:	4b5d      	ldr	r3, [pc, #372]	@ (8008e54 <HAL_RCC_OscConfig+0x6c4>)
 8008ce0:	691b      	ldr	r3, [r3, #16]
 8008ce2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008ce6:	2b18      	cmp	r3, #24
 8008ce8:	f000 80ba 	beq.w	8008e60 <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008cf0:	2b02      	cmp	r3, #2
 8008cf2:	f040 8095 	bne.w	8008e20 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008cf6:	4b57      	ldr	r3, [pc, #348]	@ (8008e54 <HAL_RCC_OscConfig+0x6c4>)
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	4a56      	ldr	r2, [pc, #344]	@ (8008e54 <HAL_RCC_OscConfig+0x6c4>)
 8008cfc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008d00:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008d02:	f7f9 febd 	bl	8002a80 <HAL_GetTick>
 8008d06:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008d08:	e008      	b.n	8008d1c <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008d0a:	f7f9 feb9 	bl	8002a80 <HAL_GetTick>
 8008d0e:	4602      	mov	r2, r0
 8008d10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d12:	1ad3      	subs	r3, r2, r3
 8008d14:	2b02      	cmp	r3, #2
 8008d16:	d901      	bls.n	8008d1c <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 8008d18:	2303      	movs	r3, #3
 8008d1a:	e10b      	b.n	8008f34 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008d1c:	4b4d      	ldr	r3, [pc, #308]	@ (8008e54 <HAL_RCC_OscConfig+0x6c4>)
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008d24:	2b00      	cmp	r3, #0
 8008d26:	d1f0      	bne.n	8008d0a <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008d28:	4b4a      	ldr	r3, [pc, #296]	@ (8008e54 <HAL_RCC_OscConfig+0x6c4>)
 8008d2a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008d2c:	4b4a      	ldr	r3, [pc, #296]	@ (8008e58 <HAL_RCC_OscConfig+0x6c8>)
 8008d2e:	4013      	ands	r3, r2
 8008d30:	687a      	ldr	r2, [r7, #4]
 8008d32:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8008d34:	687a      	ldr	r2, [r7, #4]
 8008d36:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8008d38:	0112      	lsls	r2, r2, #4
 8008d3a:	430a      	orrs	r2, r1
 8008d3c:	4945      	ldr	r1, [pc, #276]	@ (8008e54 <HAL_RCC_OscConfig+0x6c4>)
 8008d3e:	4313      	orrs	r3, r2
 8008d40:	628b      	str	r3, [r1, #40]	@ 0x28
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008d46:	3b01      	subs	r3, #1
 8008d48:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008d50:	3b01      	subs	r3, #1
 8008d52:	025b      	lsls	r3, r3, #9
 8008d54:	b29b      	uxth	r3, r3
 8008d56:	431a      	orrs	r2, r3
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d5c:	3b01      	subs	r3, #1
 8008d5e:	041b      	lsls	r3, r3, #16
 8008d60:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8008d64:	431a      	orrs	r2, r3
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008d6a:	3b01      	subs	r3, #1
 8008d6c:	061b      	lsls	r3, r3, #24
 8008d6e:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8008d72:	4938      	ldr	r1, [pc, #224]	@ (8008e54 <HAL_RCC_OscConfig+0x6c4>)
 8008d74:	4313      	orrs	r3, r2
 8008d76:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8008d78:	4b36      	ldr	r3, [pc, #216]	@ (8008e54 <HAL_RCC_OscConfig+0x6c4>)
 8008d7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d7c:	4a35      	ldr	r2, [pc, #212]	@ (8008e54 <HAL_RCC_OscConfig+0x6c4>)
 8008d7e:	f023 0301 	bic.w	r3, r3, #1
 8008d82:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8008d84:	4b33      	ldr	r3, [pc, #204]	@ (8008e54 <HAL_RCC_OscConfig+0x6c4>)
 8008d86:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008d88:	4b34      	ldr	r3, [pc, #208]	@ (8008e5c <HAL_RCC_OscConfig+0x6cc>)
 8008d8a:	4013      	ands	r3, r2
 8008d8c:	687a      	ldr	r2, [r7, #4]
 8008d8e:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8008d90:	00d2      	lsls	r2, r2, #3
 8008d92:	4930      	ldr	r1, [pc, #192]	@ (8008e54 <HAL_RCC_OscConfig+0x6c4>)
 8008d94:	4313      	orrs	r3, r2
 8008d96:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8008d98:	4b2e      	ldr	r3, [pc, #184]	@ (8008e54 <HAL_RCC_OscConfig+0x6c4>)
 8008d9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d9c:	f023 020c 	bic.w	r2, r3, #12
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008da4:	492b      	ldr	r1, [pc, #172]	@ (8008e54 <HAL_RCC_OscConfig+0x6c4>)
 8008da6:	4313      	orrs	r3, r2
 8008da8:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8008daa:	4b2a      	ldr	r3, [pc, #168]	@ (8008e54 <HAL_RCC_OscConfig+0x6c4>)
 8008dac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008dae:	f023 0202 	bic.w	r2, r3, #2
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008db6:	4927      	ldr	r1, [pc, #156]	@ (8008e54 <HAL_RCC_OscConfig+0x6c4>)
 8008db8:	4313      	orrs	r3, r2
 8008dba:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8008dbc:	4b25      	ldr	r3, [pc, #148]	@ (8008e54 <HAL_RCC_OscConfig+0x6c4>)
 8008dbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008dc0:	4a24      	ldr	r2, [pc, #144]	@ (8008e54 <HAL_RCC_OscConfig+0x6c4>)
 8008dc2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008dc6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008dc8:	4b22      	ldr	r3, [pc, #136]	@ (8008e54 <HAL_RCC_OscConfig+0x6c4>)
 8008dca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008dcc:	4a21      	ldr	r2, [pc, #132]	@ (8008e54 <HAL_RCC_OscConfig+0x6c4>)
 8008dce:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008dd2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8008dd4:	4b1f      	ldr	r3, [pc, #124]	@ (8008e54 <HAL_RCC_OscConfig+0x6c4>)
 8008dd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008dd8:	4a1e      	ldr	r2, [pc, #120]	@ (8008e54 <HAL_RCC_OscConfig+0x6c4>)
 8008dda:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008dde:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8008de0:	4b1c      	ldr	r3, [pc, #112]	@ (8008e54 <HAL_RCC_OscConfig+0x6c4>)
 8008de2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008de4:	4a1b      	ldr	r2, [pc, #108]	@ (8008e54 <HAL_RCC_OscConfig+0x6c4>)
 8008de6:	f043 0301 	orr.w	r3, r3, #1
 8008dea:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008dec:	4b19      	ldr	r3, [pc, #100]	@ (8008e54 <HAL_RCC_OscConfig+0x6c4>)
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	4a18      	ldr	r2, [pc, #96]	@ (8008e54 <HAL_RCC_OscConfig+0x6c4>)
 8008df2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008df6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008df8:	f7f9 fe42 	bl	8002a80 <HAL_GetTick>
 8008dfc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8008dfe:	e008      	b.n	8008e12 <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008e00:	f7f9 fe3e 	bl	8002a80 <HAL_GetTick>
 8008e04:	4602      	mov	r2, r0
 8008e06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e08:	1ad3      	subs	r3, r2, r3
 8008e0a:	2b02      	cmp	r3, #2
 8008e0c:	d901      	bls.n	8008e12 <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 8008e0e:	2303      	movs	r3, #3
 8008e10:	e090      	b.n	8008f34 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8008e12:	4b10      	ldr	r3, [pc, #64]	@ (8008e54 <HAL_RCC_OscConfig+0x6c4>)
 8008e14:	681b      	ldr	r3, [r3, #0]
 8008e16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008e1a:	2b00      	cmp	r3, #0
 8008e1c:	d0f0      	beq.n	8008e00 <HAL_RCC_OscConfig+0x670>
 8008e1e:	e088      	b.n	8008f32 <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008e20:	4b0c      	ldr	r3, [pc, #48]	@ (8008e54 <HAL_RCC_OscConfig+0x6c4>)
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	4a0b      	ldr	r2, [pc, #44]	@ (8008e54 <HAL_RCC_OscConfig+0x6c4>)
 8008e26:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008e2a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008e2c:	f7f9 fe28 	bl	8002a80 <HAL_GetTick>
 8008e30:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008e32:	e008      	b.n	8008e46 <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008e34:	f7f9 fe24 	bl	8002a80 <HAL_GetTick>
 8008e38:	4602      	mov	r2, r0
 8008e3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e3c:	1ad3      	subs	r3, r2, r3
 8008e3e:	2b02      	cmp	r3, #2
 8008e40:	d901      	bls.n	8008e46 <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 8008e42:	2303      	movs	r3, #3
 8008e44:	e076      	b.n	8008f34 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008e46:	4b03      	ldr	r3, [pc, #12]	@ (8008e54 <HAL_RCC_OscConfig+0x6c4>)
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008e4e:	2b00      	cmp	r3, #0
 8008e50:	d1f0      	bne.n	8008e34 <HAL_RCC_OscConfig+0x6a4>
 8008e52:	e06e      	b.n	8008f32 <HAL_RCC_OscConfig+0x7a2>
 8008e54:	58024400 	.word	0x58024400
 8008e58:	fffffc0c 	.word	0xfffffc0c
 8008e5c:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8008e60:	4b36      	ldr	r3, [pc, #216]	@ (8008f3c <HAL_RCC_OscConfig+0x7ac>)
 8008e62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e64:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8008e66:	4b35      	ldr	r3, [pc, #212]	@ (8008f3c <HAL_RCC_OscConfig+0x7ac>)
 8008e68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008e6a:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e70:	2b01      	cmp	r3, #1
 8008e72:	d031      	beq.n	8008ed8 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008e74:	693b      	ldr	r3, [r7, #16]
 8008e76:	f003 0203 	and.w	r2, r3, #3
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008e7e:	429a      	cmp	r2, r3
 8008e80:	d12a      	bne.n	8008ed8 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8008e82:	693b      	ldr	r3, [r7, #16]
 8008e84:	091b      	lsrs	r3, r3, #4
 8008e86:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008e8e:	429a      	cmp	r2, r3
 8008e90:	d122      	bne.n	8008ed8 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8008e92:	68fb      	ldr	r3, [r7, #12]
 8008e94:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008e9c:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8008e9e:	429a      	cmp	r2, r3
 8008ea0:	d11a      	bne.n	8008ed8 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8008ea2:	68fb      	ldr	r3, [r7, #12]
 8008ea4:	0a5b      	lsrs	r3, r3, #9
 8008ea6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008eae:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8008eb0:	429a      	cmp	r2, r3
 8008eb2:	d111      	bne.n	8008ed8 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8008eb4:	68fb      	ldr	r3, [r7, #12]
 8008eb6:	0c1b      	lsrs	r3, r3, #16
 8008eb8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ec0:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8008ec2:	429a      	cmp	r2, r3
 8008ec4:	d108      	bne.n	8008ed8 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8008ec6:	68fb      	ldr	r3, [r7, #12]
 8008ec8:	0e1b      	lsrs	r3, r3, #24
 8008eca:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008ed2:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8008ed4:	429a      	cmp	r2, r3
 8008ed6:	d001      	beq.n	8008edc <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 8008ed8:	2301      	movs	r3, #1
 8008eda:	e02b      	b.n	8008f34 <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8008edc:	4b17      	ldr	r3, [pc, #92]	@ (8008f3c <HAL_RCC_OscConfig+0x7ac>)
 8008ede:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008ee0:	08db      	lsrs	r3, r3, #3
 8008ee2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008ee6:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008eec:	693a      	ldr	r2, [r7, #16]
 8008eee:	429a      	cmp	r2, r3
 8008ef0:	d01f      	beq.n	8008f32 <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8008ef2:	4b12      	ldr	r3, [pc, #72]	@ (8008f3c <HAL_RCC_OscConfig+0x7ac>)
 8008ef4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ef6:	4a11      	ldr	r2, [pc, #68]	@ (8008f3c <HAL_RCC_OscConfig+0x7ac>)
 8008ef8:	f023 0301 	bic.w	r3, r3, #1
 8008efc:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8008efe:	f7f9 fdbf 	bl	8002a80 <HAL_GetTick>
 8008f02:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8008f04:	bf00      	nop
 8008f06:	f7f9 fdbb 	bl	8002a80 <HAL_GetTick>
 8008f0a:	4602      	mov	r2, r0
 8008f0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f0e:	4293      	cmp	r3, r2
 8008f10:	d0f9      	beq.n	8008f06 <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8008f12:	4b0a      	ldr	r3, [pc, #40]	@ (8008f3c <HAL_RCC_OscConfig+0x7ac>)
 8008f14:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008f16:	4b0a      	ldr	r3, [pc, #40]	@ (8008f40 <HAL_RCC_OscConfig+0x7b0>)
 8008f18:	4013      	ands	r3, r2
 8008f1a:	687a      	ldr	r2, [r7, #4]
 8008f1c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8008f1e:	00d2      	lsls	r2, r2, #3
 8008f20:	4906      	ldr	r1, [pc, #24]	@ (8008f3c <HAL_RCC_OscConfig+0x7ac>)
 8008f22:	4313      	orrs	r3, r2
 8008f24:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8008f26:	4b05      	ldr	r3, [pc, #20]	@ (8008f3c <HAL_RCC_OscConfig+0x7ac>)
 8008f28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f2a:	4a04      	ldr	r2, [pc, #16]	@ (8008f3c <HAL_RCC_OscConfig+0x7ac>)
 8008f2c:	f043 0301 	orr.w	r3, r3, #1
 8008f30:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8008f32:	2300      	movs	r3, #0
}
 8008f34:	4618      	mov	r0, r3
 8008f36:	3730      	adds	r7, #48	@ 0x30
 8008f38:	46bd      	mov	sp, r7
 8008f3a:	bd80      	pop	{r7, pc}
 8008f3c:	58024400 	.word	0x58024400
 8008f40:	ffff0007 	.word	0xffff0007

08008f44 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008f44:	b580      	push	{r7, lr}
 8008f46:	b086      	sub	sp, #24
 8008f48:	af00      	add	r7, sp, #0
 8008f4a:	6078      	str	r0, [r7, #4]
 8008f4c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	2b00      	cmp	r3, #0
 8008f52:	d101      	bne.n	8008f58 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008f54:	2301      	movs	r3, #1
 8008f56:	e19c      	b.n	8009292 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008f58:	4b8a      	ldr	r3, [pc, #552]	@ (8009184 <HAL_RCC_ClockConfig+0x240>)
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	f003 030f 	and.w	r3, r3, #15
 8008f60:	683a      	ldr	r2, [r7, #0]
 8008f62:	429a      	cmp	r2, r3
 8008f64:	d910      	bls.n	8008f88 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008f66:	4b87      	ldr	r3, [pc, #540]	@ (8009184 <HAL_RCC_ClockConfig+0x240>)
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	f023 020f 	bic.w	r2, r3, #15
 8008f6e:	4985      	ldr	r1, [pc, #532]	@ (8009184 <HAL_RCC_ClockConfig+0x240>)
 8008f70:	683b      	ldr	r3, [r7, #0]
 8008f72:	4313      	orrs	r3, r2
 8008f74:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008f76:	4b83      	ldr	r3, [pc, #524]	@ (8009184 <HAL_RCC_ClockConfig+0x240>)
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	f003 030f 	and.w	r3, r3, #15
 8008f7e:	683a      	ldr	r2, [r7, #0]
 8008f80:	429a      	cmp	r2, r3
 8008f82:	d001      	beq.n	8008f88 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8008f84:	2301      	movs	r3, #1
 8008f86:	e184      	b.n	8009292 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	681b      	ldr	r3, [r3, #0]
 8008f8c:	f003 0304 	and.w	r3, r3, #4
 8008f90:	2b00      	cmp	r3, #0
 8008f92:	d010      	beq.n	8008fb6 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	691a      	ldr	r2, [r3, #16]
 8008f98:	4b7b      	ldr	r3, [pc, #492]	@ (8009188 <HAL_RCC_ClockConfig+0x244>)
 8008f9a:	699b      	ldr	r3, [r3, #24]
 8008f9c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008fa0:	429a      	cmp	r2, r3
 8008fa2:	d908      	bls.n	8008fb6 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8008fa4:	4b78      	ldr	r3, [pc, #480]	@ (8009188 <HAL_RCC_ClockConfig+0x244>)
 8008fa6:	699b      	ldr	r3, [r3, #24]
 8008fa8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	691b      	ldr	r3, [r3, #16]
 8008fb0:	4975      	ldr	r1, [pc, #468]	@ (8009188 <HAL_RCC_ClockConfig+0x244>)
 8008fb2:	4313      	orrs	r3, r2
 8008fb4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	f003 0308 	and.w	r3, r3, #8
 8008fbe:	2b00      	cmp	r3, #0
 8008fc0:	d010      	beq.n	8008fe4 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	695a      	ldr	r2, [r3, #20]
 8008fc6:	4b70      	ldr	r3, [pc, #448]	@ (8009188 <HAL_RCC_ClockConfig+0x244>)
 8008fc8:	69db      	ldr	r3, [r3, #28]
 8008fca:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008fce:	429a      	cmp	r2, r3
 8008fd0:	d908      	bls.n	8008fe4 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8008fd2:	4b6d      	ldr	r3, [pc, #436]	@ (8009188 <HAL_RCC_ClockConfig+0x244>)
 8008fd4:	69db      	ldr	r3, [r3, #28]
 8008fd6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	695b      	ldr	r3, [r3, #20]
 8008fde:	496a      	ldr	r1, [pc, #424]	@ (8009188 <HAL_RCC_ClockConfig+0x244>)
 8008fe0:	4313      	orrs	r3, r2
 8008fe2:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	681b      	ldr	r3, [r3, #0]
 8008fe8:	f003 0310 	and.w	r3, r3, #16
 8008fec:	2b00      	cmp	r3, #0
 8008fee:	d010      	beq.n	8009012 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	699a      	ldr	r2, [r3, #24]
 8008ff4:	4b64      	ldr	r3, [pc, #400]	@ (8009188 <HAL_RCC_ClockConfig+0x244>)
 8008ff6:	69db      	ldr	r3, [r3, #28]
 8008ff8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008ffc:	429a      	cmp	r2, r3
 8008ffe:	d908      	bls.n	8009012 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8009000:	4b61      	ldr	r3, [pc, #388]	@ (8009188 <HAL_RCC_ClockConfig+0x244>)
 8009002:	69db      	ldr	r3, [r3, #28]
 8009004:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	699b      	ldr	r3, [r3, #24]
 800900c:	495e      	ldr	r1, [pc, #376]	@ (8009188 <HAL_RCC_ClockConfig+0x244>)
 800900e:	4313      	orrs	r3, r2
 8009010:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	f003 0320 	and.w	r3, r3, #32
 800901a:	2b00      	cmp	r3, #0
 800901c:	d010      	beq.n	8009040 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	69da      	ldr	r2, [r3, #28]
 8009022:	4b59      	ldr	r3, [pc, #356]	@ (8009188 <HAL_RCC_ClockConfig+0x244>)
 8009024:	6a1b      	ldr	r3, [r3, #32]
 8009026:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800902a:	429a      	cmp	r2, r3
 800902c:	d908      	bls.n	8009040 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800902e:	4b56      	ldr	r3, [pc, #344]	@ (8009188 <HAL_RCC_ClockConfig+0x244>)
 8009030:	6a1b      	ldr	r3, [r3, #32]
 8009032:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	69db      	ldr	r3, [r3, #28]
 800903a:	4953      	ldr	r1, [pc, #332]	@ (8009188 <HAL_RCC_ClockConfig+0x244>)
 800903c:	4313      	orrs	r3, r2
 800903e:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	f003 0302 	and.w	r3, r3, #2
 8009048:	2b00      	cmp	r3, #0
 800904a:	d010      	beq.n	800906e <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	68da      	ldr	r2, [r3, #12]
 8009050:	4b4d      	ldr	r3, [pc, #308]	@ (8009188 <HAL_RCC_ClockConfig+0x244>)
 8009052:	699b      	ldr	r3, [r3, #24]
 8009054:	f003 030f 	and.w	r3, r3, #15
 8009058:	429a      	cmp	r2, r3
 800905a:	d908      	bls.n	800906e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800905c:	4b4a      	ldr	r3, [pc, #296]	@ (8009188 <HAL_RCC_ClockConfig+0x244>)
 800905e:	699b      	ldr	r3, [r3, #24]
 8009060:	f023 020f 	bic.w	r2, r3, #15
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	68db      	ldr	r3, [r3, #12]
 8009068:	4947      	ldr	r1, [pc, #284]	@ (8009188 <HAL_RCC_ClockConfig+0x244>)
 800906a:	4313      	orrs	r3, r2
 800906c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	681b      	ldr	r3, [r3, #0]
 8009072:	f003 0301 	and.w	r3, r3, #1
 8009076:	2b00      	cmp	r3, #0
 8009078:	d055      	beq.n	8009126 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800907a:	4b43      	ldr	r3, [pc, #268]	@ (8009188 <HAL_RCC_ClockConfig+0x244>)
 800907c:	699b      	ldr	r3, [r3, #24]
 800907e:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	689b      	ldr	r3, [r3, #8]
 8009086:	4940      	ldr	r1, [pc, #256]	@ (8009188 <HAL_RCC_ClockConfig+0x244>)
 8009088:	4313      	orrs	r3, r2
 800908a:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	685b      	ldr	r3, [r3, #4]
 8009090:	2b02      	cmp	r3, #2
 8009092:	d107      	bne.n	80090a4 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8009094:	4b3c      	ldr	r3, [pc, #240]	@ (8009188 <HAL_RCC_ClockConfig+0x244>)
 8009096:	681b      	ldr	r3, [r3, #0]
 8009098:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800909c:	2b00      	cmp	r3, #0
 800909e:	d121      	bne.n	80090e4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80090a0:	2301      	movs	r3, #1
 80090a2:	e0f6      	b.n	8009292 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	685b      	ldr	r3, [r3, #4]
 80090a8:	2b03      	cmp	r3, #3
 80090aa:	d107      	bne.n	80090bc <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80090ac:	4b36      	ldr	r3, [pc, #216]	@ (8009188 <HAL_RCC_ClockConfig+0x244>)
 80090ae:	681b      	ldr	r3, [r3, #0]
 80090b0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80090b4:	2b00      	cmp	r3, #0
 80090b6:	d115      	bne.n	80090e4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80090b8:	2301      	movs	r3, #1
 80090ba:	e0ea      	b.n	8009292 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	685b      	ldr	r3, [r3, #4]
 80090c0:	2b01      	cmp	r3, #1
 80090c2:	d107      	bne.n	80090d4 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80090c4:	4b30      	ldr	r3, [pc, #192]	@ (8009188 <HAL_RCC_ClockConfig+0x244>)
 80090c6:	681b      	ldr	r3, [r3, #0]
 80090c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80090cc:	2b00      	cmp	r3, #0
 80090ce:	d109      	bne.n	80090e4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80090d0:	2301      	movs	r3, #1
 80090d2:	e0de      	b.n	8009292 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80090d4:	4b2c      	ldr	r3, [pc, #176]	@ (8009188 <HAL_RCC_ClockConfig+0x244>)
 80090d6:	681b      	ldr	r3, [r3, #0]
 80090d8:	f003 0304 	and.w	r3, r3, #4
 80090dc:	2b00      	cmp	r3, #0
 80090de:	d101      	bne.n	80090e4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80090e0:	2301      	movs	r3, #1
 80090e2:	e0d6      	b.n	8009292 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80090e4:	4b28      	ldr	r3, [pc, #160]	@ (8009188 <HAL_RCC_ClockConfig+0x244>)
 80090e6:	691b      	ldr	r3, [r3, #16]
 80090e8:	f023 0207 	bic.w	r2, r3, #7
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	685b      	ldr	r3, [r3, #4]
 80090f0:	4925      	ldr	r1, [pc, #148]	@ (8009188 <HAL_RCC_ClockConfig+0x244>)
 80090f2:	4313      	orrs	r3, r2
 80090f4:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80090f6:	f7f9 fcc3 	bl	8002a80 <HAL_GetTick>
 80090fa:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80090fc:	e00a      	b.n	8009114 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80090fe:	f7f9 fcbf 	bl	8002a80 <HAL_GetTick>
 8009102:	4602      	mov	r2, r0
 8009104:	697b      	ldr	r3, [r7, #20]
 8009106:	1ad3      	subs	r3, r2, r3
 8009108:	f241 3288 	movw	r2, #5000	@ 0x1388
 800910c:	4293      	cmp	r3, r2
 800910e:	d901      	bls.n	8009114 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8009110:	2303      	movs	r3, #3
 8009112:	e0be      	b.n	8009292 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009114:	4b1c      	ldr	r3, [pc, #112]	@ (8009188 <HAL_RCC_ClockConfig+0x244>)
 8009116:	691b      	ldr	r3, [r3, #16]
 8009118:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	685b      	ldr	r3, [r3, #4]
 8009120:	00db      	lsls	r3, r3, #3
 8009122:	429a      	cmp	r2, r3
 8009124:	d1eb      	bne.n	80090fe <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	f003 0302 	and.w	r3, r3, #2
 800912e:	2b00      	cmp	r3, #0
 8009130:	d010      	beq.n	8009154 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	68da      	ldr	r2, [r3, #12]
 8009136:	4b14      	ldr	r3, [pc, #80]	@ (8009188 <HAL_RCC_ClockConfig+0x244>)
 8009138:	699b      	ldr	r3, [r3, #24]
 800913a:	f003 030f 	and.w	r3, r3, #15
 800913e:	429a      	cmp	r2, r3
 8009140:	d208      	bcs.n	8009154 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009142:	4b11      	ldr	r3, [pc, #68]	@ (8009188 <HAL_RCC_ClockConfig+0x244>)
 8009144:	699b      	ldr	r3, [r3, #24]
 8009146:	f023 020f 	bic.w	r2, r3, #15
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	68db      	ldr	r3, [r3, #12]
 800914e:	490e      	ldr	r1, [pc, #56]	@ (8009188 <HAL_RCC_ClockConfig+0x244>)
 8009150:	4313      	orrs	r3, r2
 8009152:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8009154:	4b0b      	ldr	r3, [pc, #44]	@ (8009184 <HAL_RCC_ClockConfig+0x240>)
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	f003 030f 	and.w	r3, r3, #15
 800915c:	683a      	ldr	r2, [r7, #0]
 800915e:	429a      	cmp	r2, r3
 8009160:	d214      	bcs.n	800918c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009162:	4b08      	ldr	r3, [pc, #32]	@ (8009184 <HAL_RCC_ClockConfig+0x240>)
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	f023 020f 	bic.w	r2, r3, #15
 800916a:	4906      	ldr	r1, [pc, #24]	@ (8009184 <HAL_RCC_ClockConfig+0x240>)
 800916c:	683b      	ldr	r3, [r7, #0]
 800916e:	4313      	orrs	r3, r2
 8009170:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009172:	4b04      	ldr	r3, [pc, #16]	@ (8009184 <HAL_RCC_ClockConfig+0x240>)
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	f003 030f 	and.w	r3, r3, #15
 800917a:	683a      	ldr	r2, [r7, #0]
 800917c:	429a      	cmp	r2, r3
 800917e:	d005      	beq.n	800918c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8009180:	2301      	movs	r3, #1
 8009182:	e086      	b.n	8009292 <HAL_RCC_ClockConfig+0x34e>
 8009184:	52002000 	.word	0x52002000
 8009188:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	681b      	ldr	r3, [r3, #0]
 8009190:	f003 0304 	and.w	r3, r3, #4
 8009194:	2b00      	cmp	r3, #0
 8009196:	d010      	beq.n	80091ba <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	691a      	ldr	r2, [r3, #16]
 800919c:	4b3f      	ldr	r3, [pc, #252]	@ (800929c <HAL_RCC_ClockConfig+0x358>)
 800919e:	699b      	ldr	r3, [r3, #24]
 80091a0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80091a4:	429a      	cmp	r2, r3
 80091a6:	d208      	bcs.n	80091ba <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80091a8:	4b3c      	ldr	r3, [pc, #240]	@ (800929c <HAL_RCC_ClockConfig+0x358>)
 80091aa:	699b      	ldr	r3, [r3, #24]
 80091ac:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	691b      	ldr	r3, [r3, #16]
 80091b4:	4939      	ldr	r1, [pc, #228]	@ (800929c <HAL_RCC_ClockConfig+0x358>)
 80091b6:	4313      	orrs	r3, r2
 80091b8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	f003 0308 	and.w	r3, r3, #8
 80091c2:	2b00      	cmp	r3, #0
 80091c4:	d010      	beq.n	80091e8 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	695a      	ldr	r2, [r3, #20]
 80091ca:	4b34      	ldr	r3, [pc, #208]	@ (800929c <HAL_RCC_ClockConfig+0x358>)
 80091cc:	69db      	ldr	r3, [r3, #28]
 80091ce:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80091d2:	429a      	cmp	r2, r3
 80091d4:	d208      	bcs.n	80091e8 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80091d6:	4b31      	ldr	r3, [pc, #196]	@ (800929c <HAL_RCC_ClockConfig+0x358>)
 80091d8:	69db      	ldr	r3, [r3, #28]
 80091da:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	695b      	ldr	r3, [r3, #20]
 80091e2:	492e      	ldr	r1, [pc, #184]	@ (800929c <HAL_RCC_ClockConfig+0x358>)
 80091e4:	4313      	orrs	r3, r2
 80091e6:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	681b      	ldr	r3, [r3, #0]
 80091ec:	f003 0310 	and.w	r3, r3, #16
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	d010      	beq.n	8009216 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	699a      	ldr	r2, [r3, #24]
 80091f8:	4b28      	ldr	r3, [pc, #160]	@ (800929c <HAL_RCC_ClockConfig+0x358>)
 80091fa:	69db      	ldr	r3, [r3, #28]
 80091fc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8009200:	429a      	cmp	r2, r3
 8009202:	d208      	bcs.n	8009216 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8009204:	4b25      	ldr	r3, [pc, #148]	@ (800929c <HAL_RCC_ClockConfig+0x358>)
 8009206:	69db      	ldr	r3, [r3, #28]
 8009208:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	699b      	ldr	r3, [r3, #24]
 8009210:	4922      	ldr	r1, [pc, #136]	@ (800929c <HAL_RCC_ClockConfig+0x358>)
 8009212:	4313      	orrs	r3, r2
 8009214:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	681b      	ldr	r3, [r3, #0]
 800921a:	f003 0320 	and.w	r3, r3, #32
 800921e:	2b00      	cmp	r3, #0
 8009220:	d010      	beq.n	8009244 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	69da      	ldr	r2, [r3, #28]
 8009226:	4b1d      	ldr	r3, [pc, #116]	@ (800929c <HAL_RCC_ClockConfig+0x358>)
 8009228:	6a1b      	ldr	r3, [r3, #32]
 800922a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800922e:	429a      	cmp	r2, r3
 8009230:	d208      	bcs.n	8009244 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8009232:	4b1a      	ldr	r3, [pc, #104]	@ (800929c <HAL_RCC_ClockConfig+0x358>)
 8009234:	6a1b      	ldr	r3, [r3, #32]
 8009236:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	69db      	ldr	r3, [r3, #28]
 800923e:	4917      	ldr	r1, [pc, #92]	@ (800929c <HAL_RCC_ClockConfig+0x358>)
 8009240:	4313      	orrs	r3, r2
 8009242:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8009244:	f000 f834 	bl	80092b0 <HAL_RCC_GetSysClockFreq>
 8009248:	4602      	mov	r2, r0
 800924a:	4b14      	ldr	r3, [pc, #80]	@ (800929c <HAL_RCC_ClockConfig+0x358>)
 800924c:	699b      	ldr	r3, [r3, #24]
 800924e:	0a1b      	lsrs	r3, r3, #8
 8009250:	f003 030f 	and.w	r3, r3, #15
 8009254:	4912      	ldr	r1, [pc, #72]	@ (80092a0 <HAL_RCC_ClockConfig+0x35c>)
 8009256:	5ccb      	ldrb	r3, [r1, r3]
 8009258:	f003 031f 	and.w	r3, r3, #31
 800925c:	fa22 f303 	lsr.w	r3, r2, r3
 8009260:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8009262:	4b0e      	ldr	r3, [pc, #56]	@ (800929c <HAL_RCC_ClockConfig+0x358>)
 8009264:	699b      	ldr	r3, [r3, #24]
 8009266:	f003 030f 	and.w	r3, r3, #15
 800926a:	4a0d      	ldr	r2, [pc, #52]	@ (80092a0 <HAL_RCC_ClockConfig+0x35c>)
 800926c:	5cd3      	ldrb	r3, [r2, r3]
 800926e:	f003 031f 	and.w	r3, r3, #31
 8009272:	693a      	ldr	r2, [r7, #16]
 8009274:	fa22 f303 	lsr.w	r3, r2, r3
 8009278:	4a0a      	ldr	r2, [pc, #40]	@ (80092a4 <HAL_RCC_ClockConfig+0x360>)
 800927a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800927c:	4a0a      	ldr	r2, [pc, #40]	@ (80092a8 <HAL_RCC_ClockConfig+0x364>)
 800927e:	693b      	ldr	r3, [r7, #16]
 8009280:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8009282:	4b0a      	ldr	r3, [pc, #40]	@ (80092ac <HAL_RCC_ClockConfig+0x368>)
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	4618      	mov	r0, r3
 8009288:	f7f9 fbb0 	bl	80029ec <HAL_InitTick>
 800928c:	4603      	mov	r3, r0
 800928e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8009290:	7bfb      	ldrb	r3, [r7, #15]
}
 8009292:	4618      	mov	r0, r3
 8009294:	3718      	adds	r7, #24
 8009296:	46bd      	mov	sp, r7
 8009298:	bd80      	pop	{r7, pc}
 800929a:	bf00      	nop
 800929c:	58024400 	.word	0x58024400
 80092a0:	08011cac 	.word	0x08011cac
 80092a4:	24000010 	.word	0x24000010
 80092a8:	2400000c 	.word	0x2400000c
 80092ac:	24000014 	.word	0x24000014

080092b0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80092b0:	b480      	push	{r7}
 80092b2:	b089      	sub	sp, #36	@ 0x24
 80092b4:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80092b6:	4bb3      	ldr	r3, [pc, #716]	@ (8009584 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80092b8:	691b      	ldr	r3, [r3, #16]
 80092ba:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80092be:	2b18      	cmp	r3, #24
 80092c0:	f200 8155 	bhi.w	800956e <HAL_RCC_GetSysClockFreq+0x2be>
 80092c4:	a201      	add	r2, pc, #4	@ (adr r2, 80092cc <HAL_RCC_GetSysClockFreq+0x1c>)
 80092c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80092ca:	bf00      	nop
 80092cc:	08009331 	.word	0x08009331
 80092d0:	0800956f 	.word	0x0800956f
 80092d4:	0800956f 	.word	0x0800956f
 80092d8:	0800956f 	.word	0x0800956f
 80092dc:	0800956f 	.word	0x0800956f
 80092e0:	0800956f 	.word	0x0800956f
 80092e4:	0800956f 	.word	0x0800956f
 80092e8:	0800956f 	.word	0x0800956f
 80092ec:	08009357 	.word	0x08009357
 80092f0:	0800956f 	.word	0x0800956f
 80092f4:	0800956f 	.word	0x0800956f
 80092f8:	0800956f 	.word	0x0800956f
 80092fc:	0800956f 	.word	0x0800956f
 8009300:	0800956f 	.word	0x0800956f
 8009304:	0800956f 	.word	0x0800956f
 8009308:	0800956f 	.word	0x0800956f
 800930c:	0800935d 	.word	0x0800935d
 8009310:	0800956f 	.word	0x0800956f
 8009314:	0800956f 	.word	0x0800956f
 8009318:	0800956f 	.word	0x0800956f
 800931c:	0800956f 	.word	0x0800956f
 8009320:	0800956f 	.word	0x0800956f
 8009324:	0800956f 	.word	0x0800956f
 8009328:	0800956f 	.word	0x0800956f
 800932c:	08009363 	.word	0x08009363
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009330:	4b94      	ldr	r3, [pc, #592]	@ (8009584 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	f003 0320 	and.w	r3, r3, #32
 8009338:	2b00      	cmp	r3, #0
 800933a:	d009      	beq.n	8009350 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800933c:	4b91      	ldr	r3, [pc, #580]	@ (8009584 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800933e:	681b      	ldr	r3, [r3, #0]
 8009340:	08db      	lsrs	r3, r3, #3
 8009342:	f003 0303 	and.w	r3, r3, #3
 8009346:	4a90      	ldr	r2, [pc, #576]	@ (8009588 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8009348:	fa22 f303 	lsr.w	r3, r2, r3
 800934c:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800934e:	e111      	b.n	8009574 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8009350:	4b8d      	ldr	r3, [pc, #564]	@ (8009588 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8009352:	61bb      	str	r3, [r7, #24]
      break;
 8009354:	e10e      	b.n	8009574 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8009356:	4b8d      	ldr	r3, [pc, #564]	@ (800958c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8009358:	61bb      	str	r3, [r7, #24]
      break;
 800935a:	e10b      	b.n	8009574 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800935c:	4b8c      	ldr	r3, [pc, #560]	@ (8009590 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800935e:	61bb      	str	r3, [r7, #24]
      break;
 8009360:	e108      	b.n	8009574 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009362:	4b88      	ldr	r3, [pc, #544]	@ (8009584 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009364:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009366:	f003 0303 	and.w	r3, r3, #3
 800936a:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800936c:	4b85      	ldr	r3, [pc, #532]	@ (8009584 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800936e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009370:	091b      	lsrs	r3, r3, #4
 8009372:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009376:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8009378:	4b82      	ldr	r3, [pc, #520]	@ (8009584 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800937a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800937c:	f003 0301 	and.w	r3, r3, #1
 8009380:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8009382:	4b80      	ldr	r3, [pc, #512]	@ (8009584 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009384:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009386:	08db      	lsrs	r3, r3, #3
 8009388:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800938c:	68fa      	ldr	r2, [r7, #12]
 800938e:	fb02 f303 	mul.w	r3, r2, r3
 8009392:	ee07 3a90 	vmov	s15, r3
 8009396:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800939a:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800939e:	693b      	ldr	r3, [r7, #16]
 80093a0:	2b00      	cmp	r3, #0
 80093a2:	f000 80e1 	beq.w	8009568 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 80093a6:	697b      	ldr	r3, [r7, #20]
 80093a8:	2b02      	cmp	r3, #2
 80093aa:	f000 8083 	beq.w	80094b4 <HAL_RCC_GetSysClockFreq+0x204>
 80093ae:	697b      	ldr	r3, [r7, #20]
 80093b0:	2b02      	cmp	r3, #2
 80093b2:	f200 80a1 	bhi.w	80094f8 <HAL_RCC_GetSysClockFreq+0x248>
 80093b6:	697b      	ldr	r3, [r7, #20]
 80093b8:	2b00      	cmp	r3, #0
 80093ba:	d003      	beq.n	80093c4 <HAL_RCC_GetSysClockFreq+0x114>
 80093bc:	697b      	ldr	r3, [r7, #20]
 80093be:	2b01      	cmp	r3, #1
 80093c0:	d056      	beq.n	8009470 <HAL_RCC_GetSysClockFreq+0x1c0>
 80093c2:	e099      	b.n	80094f8 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80093c4:	4b6f      	ldr	r3, [pc, #444]	@ (8009584 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80093c6:	681b      	ldr	r3, [r3, #0]
 80093c8:	f003 0320 	and.w	r3, r3, #32
 80093cc:	2b00      	cmp	r3, #0
 80093ce:	d02d      	beq.n	800942c <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80093d0:	4b6c      	ldr	r3, [pc, #432]	@ (8009584 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	08db      	lsrs	r3, r3, #3
 80093d6:	f003 0303 	and.w	r3, r3, #3
 80093da:	4a6b      	ldr	r2, [pc, #428]	@ (8009588 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80093dc:	fa22 f303 	lsr.w	r3, r2, r3
 80093e0:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	ee07 3a90 	vmov	s15, r3
 80093e8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80093ec:	693b      	ldr	r3, [r7, #16]
 80093ee:	ee07 3a90 	vmov	s15, r3
 80093f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80093f6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80093fa:	4b62      	ldr	r3, [pc, #392]	@ (8009584 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80093fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80093fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009402:	ee07 3a90 	vmov	s15, r3
 8009406:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800940a:	ed97 6a02 	vldr	s12, [r7, #8]
 800940e:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8009594 <HAL_RCC_GetSysClockFreq+0x2e4>
 8009412:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009416:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800941a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800941e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009422:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009426:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800942a:	e087      	b.n	800953c <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800942c:	693b      	ldr	r3, [r7, #16]
 800942e:	ee07 3a90 	vmov	s15, r3
 8009432:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009436:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8009598 <HAL_RCC_GetSysClockFreq+0x2e8>
 800943a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800943e:	4b51      	ldr	r3, [pc, #324]	@ (8009584 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009440:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009442:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009446:	ee07 3a90 	vmov	s15, r3
 800944a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800944e:	ed97 6a02 	vldr	s12, [r7, #8]
 8009452:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8009594 <HAL_RCC_GetSysClockFreq+0x2e4>
 8009456:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800945a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800945e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009462:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009466:	ee67 7a27 	vmul.f32	s15, s14, s15
 800946a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800946e:	e065      	b.n	800953c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009470:	693b      	ldr	r3, [r7, #16]
 8009472:	ee07 3a90 	vmov	s15, r3
 8009476:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800947a:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800959c <HAL_RCC_GetSysClockFreq+0x2ec>
 800947e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009482:	4b40      	ldr	r3, [pc, #256]	@ (8009584 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009484:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009486:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800948a:	ee07 3a90 	vmov	s15, r3
 800948e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009492:	ed97 6a02 	vldr	s12, [r7, #8]
 8009496:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8009594 <HAL_RCC_GetSysClockFreq+0x2e4>
 800949a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800949e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80094a2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80094a6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80094aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80094ae:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80094b2:	e043      	b.n	800953c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80094b4:	693b      	ldr	r3, [r7, #16]
 80094b6:	ee07 3a90 	vmov	s15, r3
 80094ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80094be:	eddf 6a38 	vldr	s13, [pc, #224]	@ 80095a0 <HAL_RCC_GetSysClockFreq+0x2f0>
 80094c2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80094c6:	4b2f      	ldr	r3, [pc, #188]	@ (8009584 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80094c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80094ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80094ce:	ee07 3a90 	vmov	s15, r3
 80094d2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80094d6:	ed97 6a02 	vldr	s12, [r7, #8]
 80094da:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8009594 <HAL_RCC_GetSysClockFreq+0x2e4>
 80094de:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80094e2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80094e6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80094ea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80094ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80094f2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80094f6:	e021      	b.n	800953c <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80094f8:	693b      	ldr	r3, [r7, #16]
 80094fa:	ee07 3a90 	vmov	s15, r3
 80094fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009502:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800959c <HAL_RCC_GetSysClockFreq+0x2ec>
 8009506:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800950a:	4b1e      	ldr	r3, [pc, #120]	@ (8009584 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800950c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800950e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009512:	ee07 3a90 	vmov	s15, r3
 8009516:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800951a:	ed97 6a02 	vldr	s12, [r7, #8]
 800951e:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8009594 <HAL_RCC_GetSysClockFreq+0x2e4>
 8009522:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009526:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800952a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800952e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009532:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009536:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800953a:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800953c:	4b11      	ldr	r3, [pc, #68]	@ (8009584 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800953e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009540:	0a5b      	lsrs	r3, r3, #9
 8009542:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009546:	3301      	adds	r3, #1
 8009548:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800954a:	683b      	ldr	r3, [r7, #0]
 800954c:	ee07 3a90 	vmov	s15, r3
 8009550:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8009554:	edd7 6a07 	vldr	s13, [r7, #28]
 8009558:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800955c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009560:	ee17 3a90 	vmov	r3, s15
 8009564:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8009566:	e005      	b.n	8009574 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8009568:	2300      	movs	r3, #0
 800956a:	61bb      	str	r3, [r7, #24]
      break;
 800956c:	e002      	b.n	8009574 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800956e:	4b07      	ldr	r3, [pc, #28]	@ (800958c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8009570:	61bb      	str	r3, [r7, #24]
      break;
 8009572:	bf00      	nop
  }

  return sysclockfreq;
 8009574:	69bb      	ldr	r3, [r7, #24]
}
 8009576:	4618      	mov	r0, r3
 8009578:	3724      	adds	r7, #36	@ 0x24
 800957a:	46bd      	mov	sp, r7
 800957c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009580:	4770      	bx	lr
 8009582:	bf00      	nop
 8009584:	58024400 	.word	0x58024400
 8009588:	03d09000 	.word	0x03d09000
 800958c:	003d0900 	.word	0x003d0900
 8009590:	016e3600 	.word	0x016e3600
 8009594:	46000000 	.word	0x46000000
 8009598:	4c742400 	.word	0x4c742400
 800959c:	4a742400 	.word	0x4a742400
 80095a0:	4bb71b00 	.word	0x4bb71b00

080095a4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80095a4:	b580      	push	{r7, lr}
 80095a6:	b082      	sub	sp, #8
 80095a8:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80095aa:	f7ff fe81 	bl	80092b0 <HAL_RCC_GetSysClockFreq>
 80095ae:	4602      	mov	r2, r0
 80095b0:	4b10      	ldr	r3, [pc, #64]	@ (80095f4 <HAL_RCC_GetHCLKFreq+0x50>)
 80095b2:	699b      	ldr	r3, [r3, #24]
 80095b4:	0a1b      	lsrs	r3, r3, #8
 80095b6:	f003 030f 	and.w	r3, r3, #15
 80095ba:	490f      	ldr	r1, [pc, #60]	@ (80095f8 <HAL_RCC_GetHCLKFreq+0x54>)
 80095bc:	5ccb      	ldrb	r3, [r1, r3]
 80095be:	f003 031f 	and.w	r3, r3, #31
 80095c2:	fa22 f303 	lsr.w	r3, r2, r3
 80095c6:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80095c8:	4b0a      	ldr	r3, [pc, #40]	@ (80095f4 <HAL_RCC_GetHCLKFreq+0x50>)
 80095ca:	699b      	ldr	r3, [r3, #24]
 80095cc:	f003 030f 	and.w	r3, r3, #15
 80095d0:	4a09      	ldr	r2, [pc, #36]	@ (80095f8 <HAL_RCC_GetHCLKFreq+0x54>)
 80095d2:	5cd3      	ldrb	r3, [r2, r3]
 80095d4:	f003 031f 	and.w	r3, r3, #31
 80095d8:	687a      	ldr	r2, [r7, #4]
 80095da:	fa22 f303 	lsr.w	r3, r2, r3
 80095de:	4a07      	ldr	r2, [pc, #28]	@ (80095fc <HAL_RCC_GetHCLKFreq+0x58>)
 80095e0:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80095e2:	4a07      	ldr	r2, [pc, #28]	@ (8009600 <HAL_RCC_GetHCLKFreq+0x5c>)
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80095e8:	4b04      	ldr	r3, [pc, #16]	@ (80095fc <HAL_RCC_GetHCLKFreq+0x58>)
 80095ea:	681b      	ldr	r3, [r3, #0]
}
 80095ec:	4618      	mov	r0, r3
 80095ee:	3708      	adds	r7, #8
 80095f0:	46bd      	mov	sp, r7
 80095f2:	bd80      	pop	{r7, pc}
 80095f4:	58024400 	.word	0x58024400
 80095f8:	08011cac 	.word	0x08011cac
 80095fc:	24000010 	.word	0x24000010
 8009600:	2400000c 	.word	0x2400000c

08009604 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009604:	b580      	push	{r7, lr}
 8009606:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8009608:	f7ff ffcc 	bl	80095a4 <HAL_RCC_GetHCLKFreq>
 800960c:	4602      	mov	r2, r0
 800960e:	4b06      	ldr	r3, [pc, #24]	@ (8009628 <HAL_RCC_GetPCLK1Freq+0x24>)
 8009610:	69db      	ldr	r3, [r3, #28]
 8009612:	091b      	lsrs	r3, r3, #4
 8009614:	f003 0307 	and.w	r3, r3, #7
 8009618:	4904      	ldr	r1, [pc, #16]	@ (800962c <HAL_RCC_GetPCLK1Freq+0x28>)
 800961a:	5ccb      	ldrb	r3, [r1, r3]
 800961c:	f003 031f 	and.w	r3, r3, #31
 8009620:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8009624:	4618      	mov	r0, r3
 8009626:	bd80      	pop	{r7, pc}
 8009628:	58024400 	.word	0x58024400
 800962c:	08011cac 	.word	0x08011cac

08009630 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8009630:	b580      	push	{r7, lr}
 8009632:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8009634:	f7ff ffb6 	bl	80095a4 <HAL_RCC_GetHCLKFreq>
 8009638:	4602      	mov	r2, r0
 800963a:	4b06      	ldr	r3, [pc, #24]	@ (8009654 <HAL_RCC_GetPCLK2Freq+0x24>)
 800963c:	69db      	ldr	r3, [r3, #28]
 800963e:	0a1b      	lsrs	r3, r3, #8
 8009640:	f003 0307 	and.w	r3, r3, #7
 8009644:	4904      	ldr	r1, [pc, #16]	@ (8009658 <HAL_RCC_GetPCLK2Freq+0x28>)
 8009646:	5ccb      	ldrb	r3, [r1, r3]
 8009648:	f003 031f 	and.w	r3, r3, #31
 800964c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8009650:	4618      	mov	r0, r3
 8009652:	bd80      	pop	{r7, pc}
 8009654:	58024400 	.word	0x58024400
 8009658:	08011cac 	.word	0x08011cac

0800965c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800965c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009660:	b0c6      	sub	sp, #280	@ 0x118
 8009662:	af00      	add	r7, sp, #0
 8009664:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8009668:	2300      	movs	r3, #0
 800966a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800966e:	2300      	movs	r3, #0
 8009670:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8009674:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009678:	e9d3 2300 	ldrd	r2, r3, [r3]
 800967c:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8009680:	2500      	movs	r5, #0
 8009682:	ea54 0305 	orrs.w	r3, r4, r5
 8009686:	d049      	beq.n	800971c <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8009688:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800968c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800968e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8009692:	d02f      	beq.n	80096f4 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8009694:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8009698:	d828      	bhi.n	80096ec <HAL_RCCEx_PeriphCLKConfig+0x90>
 800969a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800969e:	d01a      	beq.n	80096d6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80096a0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80096a4:	d822      	bhi.n	80096ec <HAL_RCCEx_PeriphCLKConfig+0x90>
 80096a6:	2b00      	cmp	r3, #0
 80096a8:	d003      	beq.n	80096b2 <HAL_RCCEx_PeriphCLKConfig+0x56>
 80096aa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80096ae:	d007      	beq.n	80096c0 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80096b0:	e01c      	b.n	80096ec <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80096b2:	4bab      	ldr	r3, [pc, #684]	@ (8009960 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80096b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80096b6:	4aaa      	ldr	r2, [pc, #680]	@ (8009960 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80096b8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80096bc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80096be:	e01a      	b.n	80096f6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80096c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80096c4:	3308      	adds	r3, #8
 80096c6:	2102      	movs	r1, #2
 80096c8:	4618      	mov	r0, r3
 80096ca:	f002 fa49 	bl	800bb60 <RCCEx_PLL2_Config>
 80096ce:	4603      	mov	r3, r0
 80096d0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80096d4:	e00f      	b.n	80096f6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80096d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80096da:	3328      	adds	r3, #40	@ 0x28
 80096dc:	2102      	movs	r1, #2
 80096de:	4618      	mov	r0, r3
 80096e0:	f002 faf0 	bl	800bcc4 <RCCEx_PLL3_Config>
 80096e4:	4603      	mov	r3, r0
 80096e6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80096ea:	e004      	b.n	80096f6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80096ec:	2301      	movs	r3, #1
 80096ee:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80096f2:	e000      	b.n	80096f6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80096f4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80096f6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80096fa:	2b00      	cmp	r3, #0
 80096fc:	d10a      	bne.n	8009714 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80096fe:	4b98      	ldr	r3, [pc, #608]	@ (8009960 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8009700:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009702:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8009706:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800970a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800970c:	4a94      	ldr	r2, [pc, #592]	@ (8009960 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800970e:	430b      	orrs	r3, r1
 8009710:	6513      	str	r3, [r2, #80]	@ 0x50
 8009712:	e003      	b.n	800971c <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009714:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009718:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800971c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009720:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009724:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8009728:	f04f 0900 	mov.w	r9, #0
 800972c:	ea58 0309 	orrs.w	r3, r8, r9
 8009730:	d047      	beq.n	80097c2 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8009732:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009736:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009738:	2b04      	cmp	r3, #4
 800973a:	d82a      	bhi.n	8009792 <HAL_RCCEx_PeriphCLKConfig+0x136>
 800973c:	a201      	add	r2, pc, #4	@ (adr r2, 8009744 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800973e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009742:	bf00      	nop
 8009744:	08009759 	.word	0x08009759
 8009748:	08009767 	.word	0x08009767
 800974c:	0800977d 	.word	0x0800977d
 8009750:	0800979b 	.word	0x0800979b
 8009754:	0800979b 	.word	0x0800979b
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009758:	4b81      	ldr	r3, [pc, #516]	@ (8009960 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800975a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800975c:	4a80      	ldr	r2, [pc, #512]	@ (8009960 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800975e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009762:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009764:	e01a      	b.n	800979c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009766:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800976a:	3308      	adds	r3, #8
 800976c:	2100      	movs	r1, #0
 800976e:	4618      	mov	r0, r3
 8009770:	f002 f9f6 	bl	800bb60 <RCCEx_PLL2_Config>
 8009774:	4603      	mov	r3, r0
 8009776:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800977a:	e00f      	b.n	800979c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800977c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009780:	3328      	adds	r3, #40	@ 0x28
 8009782:	2100      	movs	r1, #0
 8009784:	4618      	mov	r0, r3
 8009786:	f002 fa9d 	bl	800bcc4 <RCCEx_PLL3_Config>
 800978a:	4603      	mov	r3, r0
 800978c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009790:	e004      	b.n	800979c <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009792:	2301      	movs	r3, #1
 8009794:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8009798:	e000      	b.n	800979c <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800979a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800979c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80097a0:	2b00      	cmp	r3, #0
 80097a2:	d10a      	bne.n	80097ba <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80097a4:	4b6e      	ldr	r3, [pc, #440]	@ (8009960 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80097a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80097a8:	f023 0107 	bic.w	r1, r3, #7
 80097ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80097b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80097b2:	4a6b      	ldr	r2, [pc, #428]	@ (8009960 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80097b4:	430b      	orrs	r3, r1
 80097b6:	6513      	str	r3, [r2, #80]	@ 0x50
 80097b8:	e003      	b.n	80097c2 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80097ba:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80097be:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80097c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80097c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097ca:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 80097ce:	f04f 0b00 	mov.w	fp, #0
 80097d2:	ea5a 030b 	orrs.w	r3, sl, fp
 80097d6:	d05b      	beq.n	8009890 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 80097d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80097dc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80097e0:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 80097e4:	d03b      	beq.n	800985e <HAL_RCCEx_PeriphCLKConfig+0x202>
 80097e6:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 80097ea:	d834      	bhi.n	8009856 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 80097ec:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80097f0:	d037      	beq.n	8009862 <HAL_RCCEx_PeriphCLKConfig+0x206>
 80097f2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80097f6:	d82e      	bhi.n	8009856 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 80097f8:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80097fc:	d033      	beq.n	8009866 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 80097fe:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8009802:	d828      	bhi.n	8009856 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8009804:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009808:	d01a      	beq.n	8009840 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 800980a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800980e:	d822      	bhi.n	8009856 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8009810:	2b00      	cmp	r3, #0
 8009812:	d003      	beq.n	800981c <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 8009814:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009818:	d007      	beq.n	800982a <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 800981a:	e01c      	b.n	8009856 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800981c:	4b50      	ldr	r3, [pc, #320]	@ (8009960 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800981e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009820:	4a4f      	ldr	r2, [pc, #316]	@ (8009960 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8009822:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009826:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009828:	e01e      	b.n	8009868 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800982a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800982e:	3308      	adds	r3, #8
 8009830:	2100      	movs	r1, #0
 8009832:	4618      	mov	r0, r3
 8009834:	f002 f994 	bl	800bb60 <RCCEx_PLL2_Config>
 8009838:	4603      	mov	r3, r0
 800983a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800983e:	e013      	b.n	8009868 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8009840:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009844:	3328      	adds	r3, #40	@ 0x28
 8009846:	2100      	movs	r1, #0
 8009848:	4618      	mov	r0, r3
 800984a:	f002 fa3b 	bl	800bcc4 <RCCEx_PLL3_Config>
 800984e:	4603      	mov	r3, r0
 8009850:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009854:	e008      	b.n	8009868 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8009856:	2301      	movs	r3, #1
 8009858:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800985c:	e004      	b.n	8009868 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800985e:	bf00      	nop
 8009860:	e002      	b.n	8009868 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8009862:	bf00      	nop
 8009864:	e000      	b.n	8009868 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8009866:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009868:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800986c:	2b00      	cmp	r3, #0
 800986e:	d10b      	bne.n	8009888 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8009870:	4b3b      	ldr	r3, [pc, #236]	@ (8009960 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8009872:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009874:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8009878:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800987c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8009880:	4a37      	ldr	r2, [pc, #220]	@ (8009960 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8009882:	430b      	orrs	r3, r1
 8009884:	6593      	str	r3, [r2, #88]	@ 0x58
 8009886:	e003      	b.n	8009890 <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009888:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800988c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8009890:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009894:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009898:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800989c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80098a0:	2300      	movs	r3, #0
 80098a2:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80098a6:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 80098aa:	460b      	mov	r3, r1
 80098ac:	4313      	orrs	r3, r2
 80098ae:	d05d      	beq.n	800996c <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 80098b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80098b4:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80098b8:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80098bc:	d03b      	beq.n	8009936 <HAL_RCCEx_PeriphCLKConfig+0x2da>
 80098be:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80098c2:	d834      	bhi.n	800992e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 80098c4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80098c8:	d037      	beq.n	800993a <HAL_RCCEx_PeriphCLKConfig+0x2de>
 80098ca:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80098ce:	d82e      	bhi.n	800992e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 80098d0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80098d4:	d033      	beq.n	800993e <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 80098d6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80098da:	d828      	bhi.n	800992e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 80098dc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80098e0:	d01a      	beq.n	8009918 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 80098e2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80098e6:	d822      	bhi.n	800992e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 80098e8:	2b00      	cmp	r3, #0
 80098ea:	d003      	beq.n	80098f4 <HAL_RCCEx_PeriphCLKConfig+0x298>
 80098ec:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80098f0:	d007      	beq.n	8009902 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 80098f2:	e01c      	b.n	800992e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80098f4:	4b1a      	ldr	r3, [pc, #104]	@ (8009960 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80098f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80098f8:	4a19      	ldr	r2, [pc, #100]	@ (8009960 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80098fa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80098fe:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009900:	e01e      	b.n	8009940 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009902:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009906:	3308      	adds	r3, #8
 8009908:	2100      	movs	r1, #0
 800990a:	4618      	mov	r0, r3
 800990c:	f002 f928 	bl	800bb60 <RCCEx_PLL2_Config>
 8009910:	4603      	mov	r3, r0
 8009912:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8009916:	e013      	b.n	8009940 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8009918:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800991c:	3328      	adds	r3, #40	@ 0x28
 800991e:	2100      	movs	r1, #0
 8009920:	4618      	mov	r0, r3
 8009922:	f002 f9cf 	bl	800bcc4 <RCCEx_PLL3_Config>
 8009926:	4603      	mov	r3, r0
 8009928:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800992c:	e008      	b.n	8009940 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800992e:	2301      	movs	r3, #1
 8009930:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8009934:	e004      	b.n	8009940 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8009936:	bf00      	nop
 8009938:	e002      	b.n	8009940 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800993a:	bf00      	nop
 800993c:	e000      	b.n	8009940 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800993e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009940:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009944:	2b00      	cmp	r3, #0
 8009946:	d10d      	bne.n	8009964 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8009948:	4b05      	ldr	r3, [pc, #20]	@ (8009960 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800994a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800994c:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8009950:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009954:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8009958:	4a01      	ldr	r2, [pc, #4]	@ (8009960 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800995a:	430b      	orrs	r3, r1
 800995c:	6593      	str	r3, [r2, #88]	@ 0x58
 800995e:	e005      	b.n	800996c <HAL_RCCEx_PeriphCLKConfig+0x310>
 8009960:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009964:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009968:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800996c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009970:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009974:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8009978:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800997c:	2300      	movs	r3, #0
 800997e:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8009982:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8009986:	460b      	mov	r3, r1
 8009988:	4313      	orrs	r3, r2
 800998a:	d03a      	beq.n	8009a02 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 800998c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009990:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009992:	2b30      	cmp	r3, #48	@ 0x30
 8009994:	d01f      	beq.n	80099d6 <HAL_RCCEx_PeriphCLKConfig+0x37a>
 8009996:	2b30      	cmp	r3, #48	@ 0x30
 8009998:	d819      	bhi.n	80099ce <HAL_RCCEx_PeriphCLKConfig+0x372>
 800999a:	2b20      	cmp	r3, #32
 800999c:	d00c      	beq.n	80099b8 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 800999e:	2b20      	cmp	r3, #32
 80099a0:	d815      	bhi.n	80099ce <HAL_RCCEx_PeriphCLKConfig+0x372>
 80099a2:	2b00      	cmp	r3, #0
 80099a4:	d019      	beq.n	80099da <HAL_RCCEx_PeriphCLKConfig+0x37e>
 80099a6:	2b10      	cmp	r3, #16
 80099a8:	d111      	bne.n	80099ce <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80099aa:	4baa      	ldr	r3, [pc, #680]	@ (8009c54 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80099ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80099ae:	4aa9      	ldr	r2, [pc, #676]	@ (8009c54 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80099b0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80099b4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 80099b6:	e011      	b.n	80099dc <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80099b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80099bc:	3308      	adds	r3, #8
 80099be:	2102      	movs	r1, #2
 80099c0:	4618      	mov	r0, r3
 80099c2:	f002 f8cd 	bl	800bb60 <RCCEx_PLL2_Config>
 80099c6:	4603      	mov	r3, r0
 80099c8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 80099cc:	e006      	b.n	80099dc <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80099ce:	2301      	movs	r3, #1
 80099d0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80099d4:	e002      	b.n	80099dc <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 80099d6:	bf00      	nop
 80099d8:	e000      	b.n	80099dc <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 80099da:	bf00      	nop
    }

    if (ret == HAL_OK)
 80099dc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80099e0:	2b00      	cmp	r3, #0
 80099e2:	d10a      	bne.n	80099fa <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 80099e4:	4b9b      	ldr	r3, [pc, #620]	@ (8009c54 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80099e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80099e8:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 80099ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80099f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80099f2:	4a98      	ldr	r2, [pc, #608]	@ (8009c54 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80099f4:	430b      	orrs	r3, r1
 80099f6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80099f8:	e003      	b.n	8009a02 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80099fa:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80099fe:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8009a02:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009a06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a0a:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8009a0e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8009a12:	2300      	movs	r3, #0
 8009a14:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8009a18:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8009a1c:	460b      	mov	r3, r1
 8009a1e:	4313      	orrs	r3, r2
 8009a20:	d051      	beq.n	8009ac6 <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8009a22:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009a26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009a28:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009a2c:	d035      	beq.n	8009a9a <HAL_RCCEx_PeriphCLKConfig+0x43e>
 8009a2e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009a32:	d82e      	bhi.n	8009a92 <HAL_RCCEx_PeriphCLKConfig+0x436>
 8009a34:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8009a38:	d031      	beq.n	8009a9e <HAL_RCCEx_PeriphCLKConfig+0x442>
 8009a3a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8009a3e:	d828      	bhi.n	8009a92 <HAL_RCCEx_PeriphCLKConfig+0x436>
 8009a40:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009a44:	d01a      	beq.n	8009a7c <HAL_RCCEx_PeriphCLKConfig+0x420>
 8009a46:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009a4a:	d822      	bhi.n	8009a92 <HAL_RCCEx_PeriphCLKConfig+0x436>
 8009a4c:	2b00      	cmp	r3, #0
 8009a4e:	d003      	beq.n	8009a58 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 8009a50:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009a54:	d007      	beq.n	8009a66 <HAL_RCCEx_PeriphCLKConfig+0x40a>
 8009a56:	e01c      	b.n	8009a92 <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009a58:	4b7e      	ldr	r3, [pc, #504]	@ (8009c54 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8009a5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a5c:	4a7d      	ldr	r2, [pc, #500]	@ (8009c54 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8009a5e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009a62:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8009a64:	e01c      	b.n	8009aa0 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009a66:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009a6a:	3308      	adds	r3, #8
 8009a6c:	2100      	movs	r1, #0
 8009a6e:	4618      	mov	r0, r3
 8009a70:	f002 f876 	bl	800bb60 <RCCEx_PLL2_Config>
 8009a74:	4603      	mov	r3, r0
 8009a76:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8009a7a:	e011      	b.n	8009aa0 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8009a7c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009a80:	3328      	adds	r3, #40	@ 0x28
 8009a82:	2100      	movs	r1, #0
 8009a84:	4618      	mov	r0, r3
 8009a86:	f002 f91d 	bl	800bcc4 <RCCEx_PLL3_Config>
 8009a8a:	4603      	mov	r3, r0
 8009a8c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8009a90:	e006      	b.n	8009aa0 <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009a92:	2301      	movs	r3, #1
 8009a94:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8009a98:	e002      	b.n	8009aa0 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8009a9a:	bf00      	nop
 8009a9c:	e000      	b.n	8009aa0 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8009a9e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009aa0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009aa4:	2b00      	cmp	r3, #0
 8009aa6:	d10a      	bne.n	8009abe <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8009aa8:	4b6a      	ldr	r3, [pc, #424]	@ (8009c54 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8009aaa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009aac:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8009ab0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009ab4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009ab6:	4a67      	ldr	r2, [pc, #412]	@ (8009c54 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8009ab8:	430b      	orrs	r3, r1
 8009aba:	6513      	str	r3, [r2, #80]	@ 0x50
 8009abc:	e003      	b.n	8009ac6 <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009abe:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009ac2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8009ac6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009aca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ace:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8009ad2:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8009ad6:	2300      	movs	r3, #0
 8009ad8:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8009adc:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8009ae0:	460b      	mov	r3, r1
 8009ae2:	4313      	orrs	r3, r2
 8009ae4:	d053      	beq.n	8009b8e <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8009ae6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009aea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009aec:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009af0:	d033      	beq.n	8009b5a <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 8009af2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009af6:	d82c      	bhi.n	8009b52 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8009af8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009afc:	d02f      	beq.n	8009b5e <HAL_RCCEx_PeriphCLKConfig+0x502>
 8009afe:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009b02:	d826      	bhi.n	8009b52 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8009b04:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8009b08:	d02b      	beq.n	8009b62 <HAL_RCCEx_PeriphCLKConfig+0x506>
 8009b0a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8009b0e:	d820      	bhi.n	8009b52 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8009b10:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009b14:	d012      	beq.n	8009b3c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 8009b16:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009b1a:	d81a      	bhi.n	8009b52 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8009b1c:	2b00      	cmp	r3, #0
 8009b1e:	d022      	beq.n	8009b66 <HAL_RCCEx_PeriphCLKConfig+0x50a>
 8009b20:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009b24:	d115      	bne.n	8009b52 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009b26:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009b2a:	3308      	adds	r3, #8
 8009b2c:	2101      	movs	r1, #1
 8009b2e:	4618      	mov	r0, r3
 8009b30:	f002 f816 	bl	800bb60 <RCCEx_PLL2_Config>
 8009b34:	4603      	mov	r3, r0
 8009b36:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8009b3a:	e015      	b.n	8009b68 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009b3c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009b40:	3328      	adds	r3, #40	@ 0x28
 8009b42:	2101      	movs	r1, #1
 8009b44:	4618      	mov	r0, r3
 8009b46:	f002 f8bd 	bl	800bcc4 <RCCEx_PLL3_Config>
 8009b4a:	4603      	mov	r3, r0
 8009b4c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8009b50:	e00a      	b.n	8009b68 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009b52:	2301      	movs	r3, #1
 8009b54:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8009b58:	e006      	b.n	8009b68 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8009b5a:	bf00      	nop
 8009b5c:	e004      	b.n	8009b68 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8009b5e:	bf00      	nop
 8009b60:	e002      	b.n	8009b68 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8009b62:	bf00      	nop
 8009b64:	e000      	b.n	8009b68 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8009b66:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009b68:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009b6c:	2b00      	cmp	r3, #0
 8009b6e:	d10a      	bne.n	8009b86 <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8009b70:	4b38      	ldr	r3, [pc, #224]	@ (8009c54 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8009b72:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009b74:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8009b78:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009b7c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009b7e:	4a35      	ldr	r2, [pc, #212]	@ (8009c54 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8009b80:	430b      	orrs	r3, r1
 8009b82:	6513      	str	r3, [r2, #80]	@ 0x50
 8009b84:	e003      	b.n	8009b8e <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009b86:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009b8a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8009b8e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009b92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b96:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8009b9a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8009b9e:	2300      	movs	r3, #0
 8009ba0:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8009ba4:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8009ba8:	460b      	mov	r3, r1
 8009baa:	4313      	orrs	r3, r2
 8009bac:	d058      	beq.n	8009c60 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8009bae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009bb2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8009bb6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009bba:	d033      	beq.n	8009c24 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 8009bbc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009bc0:	d82c      	bhi.n	8009c1c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8009bc2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009bc6:	d02f      	beq.n	8009c28 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 8009bc8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009bcc:	d826      	bhi.n	8009c1c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8009bce:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8009bd2:	d02b      	beq.n	8009c2c <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 8009bd4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8009bd8:	d820      	bhi.n	8009c1c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8009bda:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009bde:	d012      	beq.n	8009c06 <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 8009be0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009be4:	d81a      	bhi.n	8009c1c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	d022      	beq.n	8009c30 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8009bea:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009bee:	d115      	bne.n	8009c1c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009bf0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009bf4:	3308      	adds	r3, #8
 8009bf6:	2101      	movs	r1, #1
 8009bf8:	4618      	mov	r0, r3
 8009bfa:	f001 ffb1 	bl	800bb60 <RCCEx_PLL2_Config>
 8009bfe:	4603      	mov	r3, r0
 8009c00:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8009c04:	e015      	b.n	8009c32 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009c06:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009c0a:	3328      	adds	r3, #40	@ 0x28
 8009c0c:	2101      	movs	r1, #1
 8009c0e:	4618      	mov	r0, r3
 8009c10:	f002 f858 	bl	800bcc4 <RCCEx_PLL3_Config>
 8009c14:	4603      	mov	r3, r0
 8009c16:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8009c1a:	e00a      	b.n	8009c32 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8009c1c:	2301      	movs	r3, #1
 8009c1e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8009c22:	e006      	b.n	8009c32 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8009c24:	bf00      	nop
 8009c26:	e004      	b.n	8009c32 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8009c28:	bf00      	nop
 8009c2a:	e002      	b.n	8009c32 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8009c2c:	bf00      	nop
 8009c2e:	e000      	b.n	8009c32 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8009c30:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009c32:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009c36:	2b00      	cmp	r3, #0
 8009c38:	d10e      	bne.n	8009c58 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8009c3a:	4b06      	ldr	r3, [pc, #24]	@ (8009c54 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8009c3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009c3e:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8009c42:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009c46:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8009c4a:	4a02      	ldr	r2, [pc, #8]	@ (8009c54 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8009c4c:	430b      	orrs	r3, r1
 8009c4e:	6593      	str	r3, [r2, #88]	@ 0x58
 8009c50:	e006      	b.n	8009c60 <HAL_RCCEx_PeriphCLKConfig+0x604>
 8009c52:	bf00      	nop
 8009c54:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009c58:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009c5c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8009c60:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009c64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c68:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8009c6c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009c70:	2300      	movs	r3, #0
 8009c72:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8009c76:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8009c7a:	460b      	mov	r3, r1
 8009c7c:	4313      	orrs	r3, r2
 8009c7e:	d037      	beq.n	8009cf0 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8009c80:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009c84:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009c86:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009c8a:	d00e      	beq.n	8009caa <HAL_RCCEx_PeriphCLKConfig+0x64e>
 8009c8c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009c90:	d816      	bhi.n	8009cc0 <HAL_RCCEx_PeriphCLKConfig+0x664>
 8009c92:	2b00      	cmp	r3, #0
 8009c94:	d018      	beq.n	8009cc8 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 8009c96:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009c9a:	d111      	bne.n	8009cc0 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009c9c:	4bc4      	ldr	r3, [pc, #784]	@ (8009fb0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009c9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ca0:	4ac3      	ldr	r2, [pc, #780]	@ (8009fb0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009ca2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009ca6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8009ca8:	e00f      	b.n	8009cca <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009caa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009cae:	3308      	adds	r3, #8
 8009cb0:	2101      	movs	r1, #1
 8009cb2:	4618      	mov	r0, r3
 8009cb4:	f001 ff54 	bl	800bb60 <RCCEx_PLL2_Config>
 8009cb8:	4603      	mov	r3, r0
 8009cba:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8009cbe:	e004      	b.n	8009cca <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009cc0:	2301      	movs	r3, #1
 8009cc2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8009cc6:	e000      	b.n	8009cca <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 8009cc8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009cca:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009cce:	2b00      	cmp	r3, #0
 8009cd0:	d10a      	bne.n	8009ce8 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8009cd2:	4bb7      	ldr	r3, [pc, #732]	@ (8009fb0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009cd4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009cd6:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8009cda:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009cde:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009ce0:	4ab3      	ldr	r2, [pc, #716]	@ (8009fb0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009ce2:	430b      	orrs	r3, r1
 8009ce4:	6513      	str	r3, [r2, #80]	@ 0x50
 8009ce6:	e003      	b.n	8009cf0 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009ce8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009cec:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8009cf0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009cf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cf8:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8009cfc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009d00:	2300      	movs	r3, #0
 8009d02:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8009d06:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8009d0a:	460b      	mov	r3, r1
 8009d0c:	4313      	orrs	r3, r2
 8009d0e:	d039      	beq.n	8009d84 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8009d10:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009d14:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009d16:	2b03      	cmp	r3, #3
 8009d18:	d81c      	bhi.n	8009d54 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 8009d1a:	a201      	add	r2, pc, #4	@ (adr r2, 8009d20 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 8009d1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d20:	08009d5d 	.word	0x08009d5d
 8009d24:	08009d31 	.word	0x08009d31
 8009d28:	08009d3f 	.word	0x08009d3f
 8009d2c:	08009d5d 	.word	0x08009d5d
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009d30:	4b9f      	ldr	r3, [pc, #636]	@ (8009fb0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009d32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d34:	4a9e      	ldr	r2, [pc, #632]	@ (8009fb0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009d36:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009d3a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8009d3c:	e00f      	b.n	8009d5e <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8009d3e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009d42:	3308      	adds	r3, #8
 8009d44:	2102      	movs	r1, #2
 8009d46:	4618      	mov	r0, r3
 8009d48:	f001 ff0a 	bl	800bb60 <RCCEx_PLL2_Config>
 8009d4c:	4603      	mov	r3, r0
 8009d4e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 8009d52:	e004      	b.n	8009d5e <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8009d54:	2301      	movs	r3, #1
 8009d56:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8009d5a:	e000      	b.n	8009d5e <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 8009d5c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009d5e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009d62:	2b00      	cmp	r3, #0
 8009d64:	d10a      	bne.n	8009d7c <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8009d66:	4b92      	ldr	r3, [pc, #584]	@ (8009fb0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009d68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009d6a:	f023 0103 	bic.w	r1, r3, #3
 8009d6e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009d72:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009d74:	4a8e      	ldr	r2, [pc, #568]	@ (8009fb0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009d76:	430b      	orrs	r3, r1
 8009d78:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8009d7a:	e003      	b.n	8009d84 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009d7c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009d80:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8009d84:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009d88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d8c:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8009d90:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009d94:	2300      	movs	r3, #0
 8009d96:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8009d9a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8009d9e:	460b      	mov	r3, r1
 8009da0:	4313      	orrs	r3, r2
 8009da2:	f000 8099 	beq.w	8009ed8 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009da6:	4b83      	ldr	r3, [pc, #524]	@ (8009fb4 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8009da8:	681b      	ldr	r3, [r3, #0]
 8009daa:	4a82      	ldr	r2, [pc, #520]	@ (8009fb4 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8009dac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009db0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8009db2:	f7f8 fe65 	bl	8002a80 <HAL_GetTick>
 8009db6:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009dba:	e00b      	b.n	8009dd4 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009dbc:	f7f8 fe60 	bl	8002a80 <HAL_GetTick>
 8009dc0:	4602      	mov	r2, r0
 8009dc2:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8009dc6:	1ad3      	subs	r3, r2, r3
 8009dc8:	2b64      	cmp	r3, #100	@ 0x64
 8009dca:	d903      	bls.n	8009dd4 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 8009dcc:	2303      	movs	r3, #3
 8009dce:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8009dd2:	e005      	b.n	8009de0 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009dd4:	4b77      	ldr	r3, [pc, #476]	@ (8009fb4 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8009dd6:	681b      	ldr	r3, [r3, #0]
 8009dd8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009ddc:	2b00      	cmp	r3, #0
 8009dde:	d0ed      	beq.n	8009dbc <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 8009de0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009de4:	2b00      	cmp	r3, #0
 8009de6:	d173      	bne.n	8009ed0 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8009de8:	4b71      	ldr	r3, [pc, #452]	@ (8009fb0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009dea:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8009dec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009df0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8009df4:	4053      	eors	r3, r2
 8009df6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009dfa:	2b00      	cmp	r3, #0
 8009dfc:	d015      	beq.n	8009e2a <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8009dfe:	4b6c      	ldr	r3, [pc, #432]	@ (8009fb0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009e00:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009e02:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009e06:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8009e0a:	4b69      	ldr	r3, [pc, #420]	@ (8009fb0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009e0c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009e0e:	4a68      	ldr	r2, [pc, #416]	@ (8009fb0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009e10:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009e14:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8009e16:	4b66      	ldr	r3, [pc, #408]	@ (8009fb0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009e18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009e1a:	4a65      	ldr	r2, [pc, #404]	@ (8009fb0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009e1c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009e20:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8009e22:	4a63      	ldr	r2, [pc, #396]	@ (8009fb0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009e24:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009e28:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8009e2a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009e2e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8009e32:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009e36:	d118      	bne.n	8009e6a <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009e38:	f7f8 fe22 	bl	8002a80 <HAL_GetTick>
 8009e3c:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8009e40:	e00d      	b.n	8009e5e <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009e42:	f7f8 fe1d 	bl	8002a80 <HAL_GetTick>
 8009e46:	4602      	mov	r2, r0
 8009e48:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8009e4c:	1ad2      	subs	r2, r2, r3
 8009e4e:	f241 3388 	movw	r3, #5000	@ 0x1388
 8009e52:	429a      	cmp	r2, r3
 8009e54:	d903      	bls.n	8009e5e <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 8009e56:	2303      	movs	r3, #3
 8009e58:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 8009e5c:	e005      	b.n	8009e6a <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8009e5e:	4b54      	ldr	r3, [pc, #336]	@ (8009fb0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009e60:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009e62:	f003 0302 	and.w	r3, r3, #2
 8009e66:	2b00      	cmp	r3, #0
 8009e68:	d0eb      	beq.n	8009e42 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 8009e6a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009e6e:	2b00      	cmp	r3, #0
 8009e70:	d129      	bne.n	8009ec6 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009e72:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009e76:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8009e7a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009e7e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009e82:	d10e      	bne.n	8009ea2 <HAL_RCCEx_PeriphCLKConfig+0x846>
 8009e84:	4b4a      	ldr	r3, [pc, #296]	@ (8009fb0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009e86:	691b      	ldr	r3, [r3, #16]
 8009e88:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8009e8c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009e90:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8009e94:	091a      	lsrs	r2, r3, #4
 8009e96:	4b48      	ldr	r3, [pc, #288]	@ (8009fb8 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8009e98:	4013      	ands	r3, r2
 8009e9a:	4a45      	ldr	r2, [pc, #276]	@ (8009fb0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009e9c:	430b      	orrs	r3, r1
 8009e9e:	6113      	str	r3, [r2, #16]
 8009ea0:	e005      	b.n	8009eae <HAL_RCCEx_PeriphCLKConfig+0x852>
 8009ea2:	4b43      	ldr	r3, [pc, #268]	@ (8009fb0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009ea4:	691b      	ldr	r3, [r3, #16]
 8009ea6:	4a42      	ldr	r2, [pc, #264]	@ (8009fb0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009ea8:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8009eac:	6113      	str	r3, [r2, #16]
 8009eae:	4b40      	ldr	r3, [pc, #256]	@ (8009fb0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009eb0:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8009eb2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009eb6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8009eba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009ebe:	4a3c      	ldr	r2, [pc, #240]	@ (8009fb0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009ec0:	430b      	orrs	r3, r1
 8009ec2:	6713      	str	r3, [r2, #112]	@ 0x70
 8009ec4:	e008      	b.n	8009ed8 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8009ec6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009eca:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 8009ece:	e003      	b.n	8009ed8 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009ed0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009ed4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8009ed8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009edc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ee0:	f002 0301 	and.w	r3, r2, #1
 8009ee4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009ee8:	2300      	movs	r3, #0
 8009eea:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8009eee:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8009ef2:	460b      	mov	r3, r1
 8009ef4:	4313      	orrs	r3, r2
 8009ef6:	f000 808f 	beq.w	800a018 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8009efa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009efe:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009f00:	2b28      	cmp	r3, #40	@ 0x28
 8009f02:	d871      	bhi.n	8009fe8 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 8009f04:	a201      	add	r2, pc, #4	@ (adr r2, 8009f0c <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 8009f06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f0a:	bf00      	nop
 8009f0c:	08009ff1 	.word	0x08009ff1
 8009f10:	08009fe9 	.word	0x08009fe9
 8009f14:	08009fe9 	.word	0x08009fe9
 8009f18:	08009fe9 	.word	0x08009fe9
 8009f1c:	08009fe9 	.word	0x08009fe9
 8009f20:	08009fe9 	.word	0x08009fe9
 8009f24:	08009fe9 	.word	0x08009fe9
 8009f28:	08009fe9 	.word	0x08009fe9
 8009f2c:	08009fbd 	.word	0x08009fbd
 8009f30:	08009fe9 	.word	0x08009fe9
 8009f34:	08009fe9 	.word	0x08009fe9
 8009f38:	08009fe9 	.word	0x08009fe9
 8009f3c:	08009fe9 	.word	0x08009fe9
 8009f40:	08009fe9 	.word	0x08009fe9
 8009f44:	08009fe9 	.word	0x08009fe9
 8009f48:	08009fe9 	.word	0x08009fe9
 8009f4c:	08009fd3 	.word	0x08009fd3
 8009f50:	08009fe9 	.word	0x08009fe9
 8009f54:	08009fe9 	.word	0x08009fe9
 8009f58:	08009fe9 	.word	0x08009fe9
 8009f5c:	08009fe9 	.word	0x08009fe9
 8009f60:	08009fe9 	.word	0x08009fe9
 8009f64:	08009fe9 	.word	0x08009fe9
 8009f68:	08009fe9 	.word	0x08009fe9
 8009f6c:	08009ff1 	.word	0x08009ff1
 8009f70:	08009fe9 	.word	0x08009fe9
 8009f74:	08009fe9 	.word	0x08009fe9
 8009f78:	08009fe9 	.word	0x08009fe9
 8009f7c:	08009fe9 	.word	0x08009fe9
 8009f80:	08009fe9 	.word	0x08009fe9
 8009f84:	08009fe9 	.word	0x08009fe9
 8009f88:	08009fe9 	.word	0x08009fe9
 8009f8c:	08009ff1 	.word	0x08009ff1
 8009f90:	08009fe9 	.word	0x08009fe9
 8009f94:	08009fe9 	.word	0x08009fe9
 8009f98:	08009fe9 	.word	0x08009fe9
 8009f9c:	08009fe9 	.word	0x08009fe9
 8009fa0:	08009fe9 	.word	0x08009fe9
 8009fa4:	08009fe9 	.word	0x08009fe9
 8009fa8:	08009fe9 	.word	0x08009fe9
 8009fac:	08009ff1 	.word	0x08009ff1
 8009fb0:	58024400 	.word	0x58024400
 8009fb4:	58024800 	.word	0x58024800
 8009fb8:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009fbc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009fc0:	3308      	adds	r3, #8
 8009fc2:	2101      	movs	r1, #1
 8009fc4:	4618      	mov	r0, r3
 8009fc6:	f001 fdcb 	bl	800bb60 <RCCEx_PLL2_Config>
 8009fca:	4603      	mov	r3, r0
 8009fcc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8009fd0:	e00f      	b.n	8009ff2 <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009fd2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009fd6:	3328      	adds	r3, #40	@ 0x28
 8009fd8:	2101      	movs	r1, #1
 8009fda:	4618      	mov	r0, r3
 8009fdc:	f001 fe72 	bl	800bcc4 <RCCEx_PLL3_Config>
 8009fe0:	4603      	mov	r3, r0
 8009fe2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8009fe6:	e004      	b.n	8009ff2 <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009fe8:	2301      	movs	r3, #1
 8009fea:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8009fee:	e000      	b.n	8009ff2 <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 8009ff0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009ff2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009ff6:	2b00      	cmp	r3, #0
 8009ff8:	d10a      	bne.n	800a010 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8009ffa:	4bbf      	ldr	r3, [pc, #764]	@ (800a2f8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8009ffc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009ffe:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800a002:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a006:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a008:	4abb      	ldr	r2, [pc, #748]	@ (800a2f8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800a00a:	430b      	orrs	r3, r1
 800a00c:	6553      	str	r3, [r2, #84]	@ 0x54
 800a00e:	e003      	b.n	800a018 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a010:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a014:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800a018:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a01c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a020:	f002 0302 	and.w	r3, r2, #2
 800a024:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800a028:	2300      	movs	r3, #0
 800a02a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800a02e:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800a032:	460b      	mov	r3, r1
 800a034:	4313      	orrs	r3, r2
 800a036:	d041      	beq.n	800a0bc <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800a038:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a03c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a03e:	2b05      	cmp	r3, #5
 800a040:	d824      	bhi.n	800a08c <HAL_RCCEx_PeriphCLKConfig+0xa30>
 800a042:	a201      	add	r2, pc, #4	@ (adr r2, 800a048 <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 800a044:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a048:	0800a095 	.word	0x0800a095
 800a04c:	0800a061 	.word	0x0800a061
 800a050:	0800a077 	.word	0x0800a077
 800a054:	0800a095 	.word	0x0800a095
 800a058:	0800a095 	.word	0x0800a095
 800a05c:	0800a095 	.word	0x0800a095
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800a060:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a064:	3308      	adds	r3, #8
 800a066:	2101      	movs	r1, #1
 800a068:	4618      	mov	r0, r3
 800a06a:	f001 fd79 	bl	800bb60 <RCCEx_PLL2_Config>
 800a06e:	4603      	mov	r3, r0
 800a070:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800a074:	e00f      	b.n	800a096 <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a076:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a07a:	3328      	adds	r3, #40	@ 0x28
 800a07c:	2101      	movs	r1, #1
 800a07e:	4618      	mov	r0, r3
 800a080:	f001 fe20 	bl	800bcc4 <RCCEx_PLL3_Config>
 800a084:	4603      	mov	r3, r0
 800a086:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800a08a:	e004      	b.n	800a096 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a08c:	2301      	movs	r3, #1
 800a08e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800a092:	e000      	b.n	800a096 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 800a094:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a096:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a09a:	2b00      	cmp	r3, #0
 800a09c:	d10a      	bne.n	800a0b4 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800a09e:	4b96      	ldr	r3, [pc, #600]	@ (800a2f8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800a0a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a0a2:	f023 0107 	bic.w	r1, r3, #7
 800a0a6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a0aa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a0ac:	4a92      	ldr	r2, [pc, #584]	@ (800a2f8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800a0ae:	430b      	orrs	r3, r1
 800a0b0:	6553      	str	r3, [r2, #84]	@ 0x54
 800a0b2:	e003      	b.n	800a0bc <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a0b4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a0b8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800a0bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a0c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0c4:	f002 0304 	and.w	r3, r2, #4
 800a0c8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800a0cc:	2300      	movs	r3, #0
 800a0ce:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800a0d2:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800a0d6:	460b      	mov	r3, r1
 800a0d8:	4313      	orrs	r3, r2
 800a0da:	d044      	beq.n	800a166 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800a0dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a0e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a0e4:	2b05      	cmp	r3, #5
 800a0e6:	d825      	bhi.n	800a134 <HAL_RCCEx_PeriphCLKConfig+0xad8>
 800a0e8:	a201      	add	r2, pc, #4	@ (adr r2, 800a0f0 <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 800a0ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a0ee:	bf00      	nop
 800a0f0:	0800a13d 	.word	0x0800a13d
 800a0f4:	0800a109 	.word	0x0800a109
 800a0f8:	0800a11f 	.word	0x0800a11f
 800a0fc:	0800a13d 	.word	0x0800a13d
 800a100:	0800a13d 	.word	0x0800a13d
 800a104:	0800a13d 	.word	0x0800a13d
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800a108:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a10c:	3308      	adds	r3, #8
 800a10e:	2101      	movs	r1, #1
 800a110:	4618      	mov	r0, r3
 800a112:	f001 fd25 	bl	800bb60 <RCCEx_PLL2_Config>
 800a116:	4603      	mov	r3, r0
 800a118:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800a11c:	e00f      	b.n	800a13e <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a11e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a122:	3328      	adds	r3, #40	@ 0x28
 800a124:	2101      	movs	r1, #1
 800a126:	4618      	mov	r0, r3
 800a128:	f001 fdcc 	bl	800bcc4 <RCCEx_PLL3_Config>
 800a12c:	4603      	mov	r3, r0
 800a12e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800a132:	e004      	b.n	800a13e <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a134:	2301      	movs	r3, #1
 800a136:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800a13a:	e000      	b.n	800a13e <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 800a13c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a13e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a142:	2b00      	cmp	r3, #0
 800a144:	d10b      	bne.n	800a15e <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800a146:	4b6c      	ldr	r3, [pc, #432]	@ (800a2f8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800a148:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a14a:	f023 0107 	bic.w	r1, r3, #7
 800a14e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a152:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a156:	4a68      	ldr	r2, [pc, #416]	@ (800a2f8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800a158:	430b      	orrs	r3, r1
 800a15a:	6593      	str	r3, [r2, #88]	@ 0x58
 800a15c:	e003      	b.n	800a166 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a15e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a162:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800a166:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a16a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a16e:	f002 0320 	and.w	r3, r2, #32
 800a172:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800a176:	2300      	movs	r3, #0
 800a178:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800a17c:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800a180:	460b      	mov	r3, r1
 800a182:	4313      	orrs	r3, r2
 800a184:	d055      	beq.n	800a232 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800a186:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a18a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a18e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a192:	d033      	beq.n	800a1fc <HAL_RCCEx_PeriphCLKConfig+0xba0>
 800a194:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a198:	d82c      	bhi.n	800a1f4 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800a19a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a19e:	d02f      	beq.n	800a200 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 800a1a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a1a4:	d826      	bhi.n	800a1f4 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800a1a6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800a1aa:	d02b      	beq.n	800a204 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 800a1ac:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800a1b0:	d820      	bhi.n	800a1f4 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800a1b2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a1b6:	d012      	beq.n	800a1de <HAL_RCCEx_PeriphCLKConfig+0xb82>
 800a1b8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a1bc:	d81a      	bhi.n	800a1f4 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800a1be:	2b00      	cmp	r3, #0
 800a1c0:	d022      	beq.n	800a208 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 800a1c2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a1c6:	d115      	bne.n	800a1f4 <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a1c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a1cc:	3308      	adds	r3, #8
 800a1ce:	2100      	movs	r1, #0
 800a1d0:	4618      	mov	r0, r3
 800a1d2:	f001 fcc5 	bl	800bb60 <RCCEx_PLL2_Config>
 800a1d6:	4603      	mov	r3, r0
 800a1d8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800a1dc:	e015      	b.n	800a20a <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a1de:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a1e2:	3328      	adds	r3, #40	@ 0x28
 800a1e4:	2102      	movs	r1, #2
 800a1e6:	4618      	mov	r0, r3
 800a1e8:	f001 fd6c 	bl	800bcc4 <RCCEx_PLL3_Config>
 800a1ec:	4603      	mov	r3, r0
 800a1ee:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800a1f2:	e00a      	b.n	800a20a <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a1f4:	2301      	movs	r3, #1
 800a1f6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800a1fa:	e006      	b.n	800a20a <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800a1fc:	bf00      	nop
 800a1fe:	e004      	b.n	800a20a <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800a200:	bf00      	nop
 800a202:	e002      	b.n	800a20a <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800a204:	bf00      	nop
 800a206:	e000      	b.n	800a20a <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800a208:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a20a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a20e:	2b00      	cmp	r3, #0
 800a210:	d10b      	bne.n	800a22a <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800a212:	4b39      	ldr	r3, [pc, #228]	@ (800a2f8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800a214:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a216:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800a21a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a21e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a222:	4a35      	ldr	r2, [pc, #212]	@ (800a2f8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800a224:	430b      	orrs	r3, r1
 800a226:	6553      	str	r3, [r2, #84]	@ 0x54
 800a228:	e003      	b.n	800a232 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a22a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a22e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800a232:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a236:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a23a:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800a23e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800a242:	2300      	movs	r3, #0
 800a244:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800a248:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800a24c:	460b      	mov	r3, r1
 800a24e:	4313      	orrs	r3, r2
 800a250:	d058      	beq.n	800a304 <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800a252:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a256:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a25a:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800a25e:	d033      	beq.n	800a2c8 <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 800a260:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800a264:	d82c      	bhi.n	800a2c0 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800a266:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a26a:	d02f      	beq.n	800a2cc <HAL_RCCEx_PeriphCLKConfig+0xc70>
 800a26c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a270:	d826      	bhi.n	800a2c0 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800a272:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a276:	d02b      	beq.n	800a2d0 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 800a278:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a27c:	d820      	bhi.n	800a2c0 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800a27e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a282:	d012      	beq.n	800a2aa <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 800a284:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a288:	d81a      	bhi.n	800a2c0 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800a28a:	2b00      	cmp	r3, #0
 800a28c:	d022      	beq.n	800a2d4 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 800a28e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a292:	d115      	bne.n	800a2c0 <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a294:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a298:	3308      	adds	r3, #8
 800a29a:	2100      	movs	r1, #0
 800a29c:	4618      	mov	r0, r3
 800a29e:	f001 fc5f 	bl	800bb60 <RCCEx_PLL2_Config>
 800a2a2:	4603      	mov	r3, r0
 800a2a4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800a2a8:	e015      	b.n	800a2d6 <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a2aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a2ae:	3328      	adds	r3, #40	@ 0x28
 800a2b0:	2102      	movs	r1, #2
 800a2b2:	4618      	mov	r0, r3
 800a2b4:	f001 fd06 	bl	800bcc4 <RCCEx_PLL3_Config>
 800a2b8:	4603      	mov	r3, r0
 800a2ba:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800a2be:	e00a      	b.n	800a2d6 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a2c0:	2301      	movs	r3, #1
 800a2c2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800a2c6:	e006      	b.n	800a2d6 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800a2c8:	bf00      	nop
 800a2ca:	e004      	b.n	800a2d6 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800a2cc:	bf00      	nop
 800a2ce:	e002      	b.n	800a2d6 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800a2d0:	bf00      	nop
 800a2d2:	e000      	b.n	800a2d6 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800a2d4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a2d6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a2da:	2b00      	cmp	r3, #0
 800a2dc:	d10e      	bne.n	800a2fc <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800a2de:	4b06      	ldr	r3, [pc, #24]	@ (800a2f8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800a2e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a2e2:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800a2e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a2ea:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a2ee:	4a02      	ldr	r2, [pc, #8]	@ (800a2f8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800a2f0:	430b      	orrs	r3, r1
 800a2f2:	6593      	str	r3, [r2, #88]	@ 0x58
 800a2f4:	e006      	b.n	800a304 <HAL_RCCEx_PeriphCLKConfig+0xca8>
 800a2f6:	bf00      	nop
 800a2f8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a2fc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a300:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800a304:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a308:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a30c:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800a310:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a314:	2300      	movs	r3, #0
 800a316:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a31a:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800a31e:	460b      	mov	r3, r1
 800a320:	4313      	orrs	r3, r2
 800a322:	d055      	beq.n	800a3d0 <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800a324:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a328:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800a32c:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800a330:	d033      	beq.n	800a39a <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 800a332:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800a336:	d82c      	bhi.n	800a392 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800a338:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a33c:	d02f      	beq.n	800a39e <HAL_RCCEx_PeriphCLKConfig+0xd42>
 800a33e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a342:	d826      	bhi.n	800a392 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800a344:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800a348:	d02b      	beq.n	800a3a2 <HAL_RCCEx_PeriphCLKConfig+0xd46>
 800a34a:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800a34e:	d820      	bhi.n	800a392 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800a350:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a354:	d012      	beq.n	800a37c <HAL_RCCEx_PeriphCLKConfig+0xd20>
 800a356:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a35a:	d81a      	bhi.n	800a392 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800a35c:	2b00      	cmp	r3, #0
 800a35e:	d022      	beq.n	800a3a6 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 800a360:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a364:	d115      	bne.n	800a392 <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a366:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a36a:	3308      	adds	r3, #8
 800a36c:	2100      	movs	r1, #0
 800a36e:	4618      	mov	r0, r3
 800a370:	f001 fbf6 	bl	800bb60 <RCCEx_PLL2_Config>
 800a374:	4603      	mov	r3, r0
 800a376:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800a37a:	e015      	b.n	800a3a8 <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a37c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a380:	3328      	adds	r3, #40	@ 0x28
 800a382:	2102      	movs	r1, #2
 800a384:	4618      	mov	r0, r3
 800a386:	f001 fc9d 	bl	800bcc4 <RCCEx_PLL3_Config>
 800a38a:	4603      	mov	r3, r0
 800a38c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800a390:	e00a      	b.n	800a3a8 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a392:	2301      	movs	r3, #1
 800a394:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800a398:	e006      	b.n	800a3a8 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800a39a:	bf00      	nop
 800a39c:	e004      	b.n	800a3a8 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800a39e:	bf00      	nop
 800a3a0:	e002      	b.n	800a3a8 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800a3a2:	bf00      	nop
 800a3a4:	e000      	b.n	800a3a8 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800a3a6:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a3a8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a3ac:	2b00      	cmp	r3, #0
 800a3ae:	d10b      	bne.n	800a3c8 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800a3b0:	4ba0      	ldr	r3, [pc, #640]	@ (800a634 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800a3b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a3b4:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800a3b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a3bc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800a3c0:	4a9c      	ldr	r2, [pc, #624]	@ (800a634 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800a3c2:	430b      	orrs	r3, r1
 800a3c4:	6593      	str	r3, [r2, #88]	@ 0x58
 800a3c6:	e003      	b.n	800a3d0 <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a3c8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a3cc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 800a3d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a3d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3d8:	f002 0308 	and.w	r3, r2, #8
 800a3dc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800a3e0:	2300      	movs	r3, #0
 800a3e2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800a3e6:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800a3ea:	460b      	mov	r3, r1
 800a3ec:	4313      	orrs	r3, r2
 800a3ee:	d01e      	beq.n	800a42e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 800a3f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a3f4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a3f8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a3fc:	d10c      	bne.n	800a418 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800a3fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a402:	3328      	adds	r3, #40	@ 0x28
 800a404:	2102      	movs	r1, #2
 800a406:	4618      	mov	r0, r3
 800a408:	f001 fc5c 	bl	800bcc4 <RCCEx_PLL3_Config>
 800a40c:	4603      	mov	r3, r0
 800a40e:	2b00      	cmp	r3, #0
 800a410:	d002      	beq.n	800a418 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 800a412:	2301      	movs	r3, #1
 800a414:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 800a418:	4b86      	ldr	r3, [pc, #536]	@ (800a634 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800a41a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a41c:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800a420:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a424:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a428:	4a82      	ldr	r2, [pc, #520]	@ (800a634 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800a42a:	430b      	orrs	r3, r1
 800a42c:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800a42e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a432:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a436:	f002 0310 	and.w	r3, r2, #16
 800a43a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800a43e:	2300      	movs	r3, #0
 800a440:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a444:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800a448:	460b      	mov	r3, r1
 800a44a:	4313      	orrs	r3, r2
 800a44c:	d01e      	beq.n	800a48c <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800a44e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a452:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a456:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a45a:	d10c      	bne.n	800a476 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800a45c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a460:	3328      	adds	r3, #40	@ 0x28
 800a462:	2102      	movs	r1, #2
 800a464:	4618      	mov	r0, r3
 800a466:	f001 fc2d 	bl	800bcc4 <RCCEx_PLL3_Config>
 800a46a:	4603      	mov	r3, r0
 800a46c:	2b00      	cmp	r3, #0
 800a46e:	d002      	beq.n	800a476 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 800a470:	2301      	movs	r3, #1
 800a472:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800a476:	4b6f      	ldr	r3, [pc, #444]	@ (800a634 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800a478:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a47a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800a47e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a482:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a486:	4a6b      	ldr	r2, [pc, #428]	@ (800a634 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800a488:	430b      	orrs	r3, r1
 800a48a:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800a48c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a490:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a494:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800a498:	67bb      	str	r3, [r7, #120]	@ 0x78
 800a49a:	2300      	movs	r3, #0
 800a49c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800a49e:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800a4a2:	460b      	mov	r3, r1
 800a4a4:	4313      	orrs	r3, r2
 800a4a6:	d03e      	beq.n	800a526 <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800a4a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a4ac:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800a4b0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a4b4:	d022      	beq.n	800a4fc <HAL_RCCEx_PeriphCLKConfig+0xea0>
 800a4b6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a4ba:	d81b      	bhi.n	800a4f4 <HAL_RCCEx_PeriphCLKConfig+0xe98>
 800a4bc:	2b00      	cmp	r3, #0
 800a4be:	d003      	beq.n	800a4c8 <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 800a4c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a4c4:	d00b      	beq.n	800a4de <HAL_RCCEx_PeriphCLKConfig+0xe82>
 800a4c6:	e015      	b.n	800a4f4 <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a4c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a4cc:	3308      	adds	r3, #8
 800a4ce:	2100      	movs	r1, #0
 800a4d0:	4618      	mov	r0, r3
 800a4d2:	f001 fb45 	bl	800bb60 <RCCEx_PLL2_Config>
 800a4d6:	4603      	mov	r3, r0
 800a4d8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 800a4dc:	e00f      	b.n	800a4fe <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a4de:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a4e2:	3328      	adds	r3, #40	@ 0x28
 800a4e4:	2102      	movs	r1, #2
 800a4e6:	4618      	mov	r0, r3
 800a4e8:	f001 fbec 	bl	800bcc4 <RCCEx_PLL3_Config>
 800a4ec:	4603      	mov	r3, r0
 800a4ee:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 800a4f2:	e004      	b.n	800a4fe <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a4f4:	2301      	movs	r3, #1
 800a4f6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800a4fa:	e000      	b.n	800a4fe <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 800a4fc:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a4fe:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a502:	2b00      	cmp	r3, #0
 800a504:	d10b      	bne.n	800a51e <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800a506:	4b4b      	ldr	r3, [pc, #300]	@ (800a634 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800a508:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a50a:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800a50e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a512:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800a516:	4a47      	ldr	r2, [pc, #284]	@ (800a634 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800a518:	430b      	orrs	r3, r1
 800a51a:	6593      	str	r3, [r2, #88]	@ 0x58
 800a51c:	e003      	b.n	800a526 <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a51e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a522:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800a526:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a52a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a52e:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800a532:	673b      	str	r3, [r7, #112]	@ 0x70
 800a534:	2300      	movs	r3, #0
 800a536:	677b      	str	r3, [r7, #116]	@ 0x74
 800a538:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800a53c:	460b      	mov	r3, r1
 800a53e:	4313      	orrs	r3, r2
 800a540:	d03b      	beq.n	800a5ba <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800a542:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a546:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a54a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800a54e:	d01f      	beq.n	800a590 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 800a550:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800a554:	d818      	bhi.n	800a588 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 800a556:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a55a:	d003      	beq.n	800a564 <HAL_RCCEx_PeriphCLKConfig+0xf08>
 800a55c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a560:	d007      	beq.n	800a572 <HAL_RCCEx_PeriphCLKConfig+0xf16>
 800a562:	e011      	b.n	800a588 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a564:	4b33      	ldr	r3, [pc, #204]	@ (800a634 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800a566:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a568:	4a32      	ldr	r2, [pc, #200]	@ (800a634 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800a56a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a56e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800a570:	e00f      	b.n	800a592 <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a572:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a576:	3328      	adds	r3, #40	@ 0x28
 800a578:	2101      	movs	r1, #1
 800a57a:	4618      	mov	r0, r3
 800a57c:	f001 fba2 	bl	800bcc4 <RCCEx_PLL3_Config>
 800a580:	4603      	mov	r3, r0
 800a582:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 800a586:	e004      	b.n	800a592 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a588:	2301      	movs	r3, #1
 800a58a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800a58e:	e000      	b.n	800a592 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 800a590:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a592:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a596:	2b00      	cmp	r3, #0
 800a598:	d10b      	bne.n	800a5b2 <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800a59a:	4b26      	ldr	r3, [pc, #152]	@ (800a634 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800a59c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a59e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800a5a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a5a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a5aa:	4a22      	ldr	r2, [pc, #136]	@ (800a634 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800a5ac:	430b      	orrs	r3, r1
 800a5ae:	6553      	str	r3, [r2, #84]	@ 0x54
 800a5b0:	e003      	b.n	800a5ba <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a5b2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a5b6:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800a5ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a5be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5c2:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800a5c6:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a5c8:	2300      	movs	r3, #0
 800a5ca:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800a5cc:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800a5d0:	460b      	mov	r3, r1
 800a5d2:	4313      	orrs	r3, r2
 800a5d4:	d034      	beq.n	800a640 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800a5d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a5da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a5dc:	2b00      	cmp	r3, #0
 800a5de:	d003      	beq.n	800a5e8 <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 800a5e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a5e4:	d007      	beq.n	800a5f6 <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 800a5e6:	e011      	b.n	800a60c <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a5e8:	4b12      	ldr	r3, [pc, #72]	@ (800a634 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800a5ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a5ec:	4a11      	ldr	r2, [pc, #68]	@ (800a634 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800a5ee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a5f2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800a5f4:	e00e      	b.n	800a614 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800a5f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a5fa:	3308      	adds	r3, #8
 800a5fc:	2102      	movs	r1, #2
 800a5fe:	4618      	mov	r0, r3
 800a600:	f001 faae 	bl	800bb60 <RCCEx_PLL2_Config>
 800a604:	4603      	mov	r3, r0
 800a606:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800a60a:	e003      	b.n	800a614 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 800a60c:	2301      	movs	r3, #1
 800a60e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800a612:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a614:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a618:	2b00      	cmp	r3, #0
 800a61a:	d10d      	bne.n	800a638 <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800a61c:	4b05      	ldr	r3, [pc, #20]	@ (800a634 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800a61e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a620:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800a624:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a628:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a62a:	4a02      	ldr	r2, [pc, #8]	@ (800a634 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800a62c:	430b      	orrs	r3, r1
 800a62e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a630:	e006      	b.n	800a640 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 800a632:	bf00      	nop
 800a634:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a638:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a63c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800a640:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a644:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a648:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800a64c:	663b      	str	r3, [r7, #96]	@ 0x60
 800a64e:	2300      	movs	r3, #0
 800a650:	667b      	str	r3, [r7, #100]	@ 0x64
 800a652:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800a656:	460b      	mov	r3, r1
 800a658:	4313      	orrs	r3, r2
 800a65a:	d00c      	beq.n	800a676 <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800a65c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a660:	3328      	adds	r3, #40	@ 0x28
 800a662:	2102      	movs	r1, #2
 800a664:	4618      	mov	r0, r3
 800a666:	f001 fb2d 	bl	800bcc4 <RCCEx_PLL3_Config>
 800a66a:	4603      	mov	r3, r0
 800a66c:	2b00      	cmp	r3, #0
 800a66e:	d002      	beq.n	800a676 <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 800a670:	2301      	movs	r3, #1
 800a672:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800a676:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a67a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a67e:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800a682:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a684:	2300      	movs	r3, #0
 800a686:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a688:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800a68c:	460b      	mov	r3, r1
 800a68e:	4313      	orrs	r3, r2
 800a690:	d036      	beq.n	800a700 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 800a692:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a696:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a698:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a69c:	d018      	beq.n	800a6d0 <HAL_RCCEx_PeriphCLKConfig+0x1074>
 800a69e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a6a2:	d811      	bhi.n	800a6c8 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 800a6a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a6a8:	d014      	beq.n	800a6d4 <HAL_RCCEx_PeriphCLKConfig+0x1078>
 800a6aa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a6ae:	d80b      	bhi.n	800a6c8 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 800a6b0:	2b00      	cmp	r3, #0
 800a6b2:	d011      	beq.n	800a6d8 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 800a6b4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a6b8:	d106      	bne.n	800a6c8 <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a6ba:	4bb7      	ldr	r3, [pc, #732]	@ (800a998 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800a6bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a6be:	4ab6      	ldr	r2, [pc, #728]	@ (800a998 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800a6c0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a6c4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800a6c6:	e008      	b.n	800a6da <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a6c8:	2301      	movs	r3, #1
 800a6ca:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800a6ce:	e004      	b.n	800a6da <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800a6d0:	bf00      	nop
 800a6d2:	e002      	b.n	800a6da <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800a6d4:	bf00      	nop
 800a6d6:	e000      	b.n	800a6da <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800a6d8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a6da:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a6de:	2b00      	cmp	r3, #0
 800a6e0:	d10a      	bne.n	800a6f8 <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800a6e2:	4bad      	ldr	r3, [pc, #692]	@ (800a998 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800a6e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a6e6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800a6ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a6ee:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a6f0:	4aa9      	ldr	r2, [pc, #676]	@ (800a998 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800a6f2:	430b      	orrs	r3, r1
 800a6f4:	6553      	str	r3, [r2, #84]	@ 0x54
 800a6f6:	e003      	b.n	800a700 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a6f8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a6fc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800a700:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a704:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a708:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800a70c:	653b      	str	r3, [r7, #80]	@ 0x50
 800a70e:	2300      	movs	r3, #0
 800a710:	657b      	str	r3, [r7, #84]	@ 0x54
 800a712:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800a716:	460b      	mov	r3, r1
 800a718:	4313      	orrs	r3, r2
 800a71a:	d009      	beq.n	800a730 <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800a71c:	4b9e      	ldr	r3, [pc, #632]	@ (800a998 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800a71e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a720:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800a724:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a728:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a72a:	4a9b      	ldr	r2, [pc, #620]	@ (800a998 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800a72c:	430b      	orrs	r3, r1
 800a72e:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800a730:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a734:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a738:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800a73c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a73e:	2300      	movs	r3, #0
 800a740:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a742:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800a746:	460b      	mov	r3, r1
 800a748:	4313      	orrs	r3, r2
 800a74a:	d009      	beq.n	800a760 <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800a74c:	4b92      	ldr	r3, [pc, #584]	@ (800a998 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800a74e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a750:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800a754:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a758:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a75a:	4a8f      	ldr	r2, [pc, #572]	@ (800a998 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800a75c:	430b      	orrs	r3, r1
 800a75e:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800a760:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a764:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a768:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800a76c:	643b      	str	r3, [r7, #64]	@ 0x40
 800a76e:	2300      	movs	r3, #0
 800a770:	647b      	str	r3, [r7, #68]	@ 0x44
 800a772:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800a776:	460b      	mov	r3, r1
 800a778:	4313      	orrs	r3, r2
 800a77a:	d00e      	beq.n	800a79a <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800a77c:	4b86      	ldr	r3, [pc, #536]	@ (800a998 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800a77e:	691b      	ldr	r3, [r3, #16]
 800a780:	4a85      	ldr	r2, [pc, #532]	@ (800a998 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800a782:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800a786:	6113      	str	r3, [r2, #16]
 800a788:	4b83      	ldr	r3, [pc, #524]	@ (800a998 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800a78a:	6919      	ldr	r1, [r3, #16]
 800a78c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a790:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800a794:	4a80      	ldr	r2, [pc, #512]	@ (800a998 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800a796:	430b      	orrs	r3, r1
 800a798:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800a79a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a79e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7a2:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800a7a6:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a7a8:	2300      	movs	r3, #0
 800a7aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a7ac:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800a7b0:	460b      	mov	r3, r1
 800a7b2:	4313      	orrs	r3, r2
 800a7b4:	d009      	beq.n	800a7ca <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800a7b6:	4b78      	ldr	r3, [pc, #480]	@ (800a998 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800a7b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a7ba:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800a7be:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a7c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a7c4:	4a74      	ldr	r2, [pc, #464]	@ (800a998 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800a7c6:	430b      	orrs	r3, r1
 800a7c8:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800a7ca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a7ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7d2:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800a7d6:	633b      	str	r3, [r7, #48]	@ 0x30
 800a7d8:	2300      	movs	r3, #0
 800a7da:	637b      	str	r3, [r7, #52]	@ 0x34
 800a7dc:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800a7e0:	460b      	mov	r3, r1
 800a7e2:	4313      	orrs	r3, r2
 800a7e4:	d00a      	beq.n	800a7fc <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800a7e6:	4b6c      	ldr	r3, [pc, #432]	@ (800a998 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800a7e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a7ea:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800a7ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a7f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a7f6:	4a68      	ldr	r2, [pc, #416]	@ (800a998 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800a7f8:	430b      	orrs	r3, r1
 800a7fa:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800a7fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a800:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a804:	2100      	movs	r1, #0
 800a806:	62b9      	str	r1, [r7, #40]	@ 0x28
 800a808:	f003 0301 	and.w	r3, r3, #1
 800a80c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a80e:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800a812:	460b      	mov	r3, r1
 800a814:	4313      	orrs	r3, r2
 800a816:	d011      	beq.n	800a83c <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a818:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a81c:	3308      	adds	r3, #8
 800a81e:	2100      	movs	r1, #0
 800a820:	4618      	mov	r0, r3
 800a822:	f001 f99d 	bl	800bb60 <RCCEx_PLL2_Config>
 800a826:	4603      	mov	r3, r0
 800a828:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800a82c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a830:	2b00      	cmp	r3, #0
 800a832:	d003      	beq.n	800a83c <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a834:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a838:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800a83c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a840:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a844:	2100      	movs	r1, #0
 800a846:	6239      	str	r1, [r7, #32]
 800a848:	f003 0302 	and.w	r3, r3, #2
 800a84c:	627b      	str	r3, [r7, #36]	@ 0x24
 800a84e:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800a852:	460b      	mov	r3, r1
 800a854:	4313      	orrs	r3, r2
 800a856:	d011      	beq.n	800a87c <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800a858:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a85c:	3308      	adds	r3, #8
 800a85e:	2101      	movs	r1, #1
 800a860:	4618      	mov	r0, r3
 800a862:	f001 f97d 	bl	800bb60 <RCCEx_PLL2_Config>
 800a866:	4603      	mov	r3, r0
 800a868:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800a86c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a870:	2b00      	cmp	r3, #0
 800a872:	d003      	beq.n	800a87c <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a874:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a878:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800a87c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a880:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a884:	2100      	movs	r1, #0
 800a886:	61b9      	str	r1, [r7, #24]
 800a888:	f003 0304 	and.w	r3, r3, #4
 800a88c:	61fb      	str	r3, [r7, #28]
 800a88e:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800a892:	460b      	mov	r3, r1
 800a894:	4313      	orrs	r3, r2
 800a896:	d011      	beq.n	800a8bc <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800a898:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a89c:	3308      	adds	r3, #8
 800a89e:	2102      	movs	r1, #2
 800a8a0:	4618      	mov	r0, r3
 800a8a2:	f001 f95d 	bl	800bb60 <RCCEx_PLL2_Config>
 800a8a6:	4603      	mov	r3, r0
 800a8a8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800a8ac:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a8b0:	2b00      	cmp	r3, #0
 800a8b2:	d003      	beq.n	800a8bc <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a8b4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a8b8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800a8bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a8c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8c4:	2100      	movs	r1, #0
 800a8c6:	6139      	str	r1, [r7, #16]
 800a8c8:	f003 0308 	and.w	r3, r3, #8
 800a8cc:	617b      	str	r3, [r7, #20]
 800a8ce:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800a8d2:	460b      	mov	r3, r1
 800a8d4:	4313      	orrs	r3, r2
 800a8d6:	d011      	beq.n	800a8fc <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800a8d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a8dc:	3328      	adds	r3, #40	@ 0x28
 800a8de:	2100      	movs	r1, #0
 800a8e0:	4618      	mov	r0, r3
 800a8e2:	f001 f9ef 	bl	800bcc4 <RCCEx_PLL3_Config>
 800a8e6:	4603      	mov	r3, r0
 800a8e8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 800a8ec:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a8f0:	2b00      	cmp	r3, #0
 800a8f2:	d003      	beq.n	800a8fc <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a8f4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a8f8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800a8fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a900:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a904:	2100      	movs	r1, #0
 800a906:	60b9      	str	r1, [r7, #8]
 800a908:	f003 0310 	and.w	r3, r3, #16
 800a90c:	60fb      	str	r3, [r7, #12]
 800a90e:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800a912:	460b      	mov	r3, r1
 800a914:	4313      	orrs	r3, r2
 800a916:	d011      	beq.n	800a93c <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a918:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a91c:	3328      	adds	r3, #40	@ 0x28
 800a91e:	2101      	movs	r1, #1
 800a920:	4618      	mov	r0, r3
 800a922:	f001 f9cf 	bl	800bcc4 <RCCEx_PLL3_Config>
 800a926:	4603      	mov	r3, r0
 800a928:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800a92c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a930:	2b00      	cmp	r3, #0
 800a932:	d003      	beq.n	800a93c <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a934:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a938:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800a93c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a940:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a944:	2100      	movs	r1, #0
 800a946:	6039      	str	r1, [r7, #0]
 800a948:	f003 0320 	and.w	r3, r3, #32
 800a94c:	607b      	str	r3, [r7, #4]
 800a94e:	e9d7 1200 	ldrd	r1, r2, [r7]
 800a952:	460b      	mov	r3, r1
 800a954:	4313      	orrs	r3, r2
 800a956:	d011      	beq.n	800a97c <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a958:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a95c:	3328      	adds	r3, #40	@ 0x28
 800a95e:	2102      	movs	r1, #2
 800a960:	4618      	mov	r0, r3
 800a962:	f001 f9af 	bl	800bcc4 <RCCEx_PLL3_Config>
 800a966:	4603      	mov	r3, r0
 800a968:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800a96c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a970:	2b00      	cmp	r3, #0
 800a972:	d003      	beq.n	800a97c <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a974:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a978:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 800a97c:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 800a980:	2b00      	cmp	r3, #0
 800a982:	d101      	bne.n	800a988 <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 800a984:	2300      	movs	r3, #0
 800a986:	e000      	b.n	800a98a <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 800a988:	2301      	movs	r3, #1
}
 800a98a:	4618      	mov	r0, r3
 800a98c:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 800a990:	46bd      	mov	sp, r7
 800a992:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a996:	bf00      	nop
 800a998:	58024400 	.word	0x58024400

0800a99c <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 800a99c:	b580      	push	{r7, lr}
 800a99e:	b090      	sub	sp, #64	@ 0x40
 800a9a0:	af00      	add	r7, sp, #0
 800a9a2:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800a9a6:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a9aa:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 800a9ae:	430b      	orrs	r3, r1
 800a9b0:	f040 8094 	bne.w	800aadc <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 800a9b4:	4b9b      	ldr	r3, [pc, #620]	@ (800ac24 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800a9b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a9b8:	f003 0307 	and.w	r3, r3, #7
 800a9bc:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800a9be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a9c0:	2b04      	cmp	r3, #4
 800a9c2:	f200 8087 	bhi.w	800aad4 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 800a9c6:	a201      	add	r2, pc, #4	@ (adr r2, 800a9cc <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 800a9c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a9cc:	0800a9e1 	.word	0x0800a9e1
 800a9d0:	0800aa09 	.word	0x0800aa09
 800a9d4:	0800aa31 	.word	0x0800aa31
 800a9d8:	0800aacd 	.word	0x0800aacd
 800a9dc:	0800aa59 	.word	0x0800aa59
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a9e0:	4b90      	ldr	r3, [pc, #576]	@ (800ac24 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800a9e2:	681b      	ldr	r3, [r3, #0]
 800a9e4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a9e8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a9ec:	d108      	bne.n	800aa00 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a9ee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a9f2:	4618      	mov	r0, r3
 800a9f4:	f000 ff62 	bl	800b8bc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a9f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a9fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a9fc:	f000 bc93 	b.w	800b326 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800aa00:	2300      	movs	r3, #0
 800aa02:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aa04:	f000 bc8f 	b.w	800b326 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800aa08:	4b86      	ldr	r3, [pc, #536]	@ (800ac24 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800aa0a:	681b      	ldr	r3, [r3, #0]
 800aa0c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800aa10:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800aa14:	d108      	bne.n	800aa28 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800aa16:	f107 0318 	add.w	r3, r7, #24
 800aa1a:	4618      	mov	r0, r3
 800aa1c:	f000 fca6 	bl	800b36c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800aa20:	69bb      	ldr	r3, [r7, #24]
 800aa22:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800aa24:	f000 bc7f 	b.w	800b326 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800aa28:	2300      	movs	r3, #0
 800aa2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aa2c:	f000 bc7b 	b.w	800b326 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800aa30:	4b7c      	ldr	r3, [pc, #496]	@ (800ac24 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800aa32:	681b      	ldr	r3, [r3, #0]
 800aa34:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800aa38:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800aa3c:	d108      	bne.n	800aa50 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800aa3e:	f107 030c 	add.w	r3, r7, #12
 800aa42:	4618      	mov	r0, r3
 800aa44:	f000 fde6 	bl	800b614 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800aa48:	68fb      	ldr	r3, [r7, #12]
 800aa4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800aa4c:	f000 bc6b 	b.w	800b326 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800aa50:	2300      	movs	r3, #0
 800aa52:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aa54:	f000 bc67 	b.w	800b326 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800aa58:	4b72      	ldr	r3, [pc, #456]	@ (800ac24 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800aa5a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800aa5c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800aa60:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800aa62:	4b70      	ldr	r3, [pc, #448]	@ (800ac24 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800aa64:	681b      	ldr	r3, [r3, #0]
 800aa66:	f003 0304 	and.w	r3, r3, #4
 800aa6a:	2b04      	cmp	r3, #4
 800aa6c:	d10c      	bne.n	800aa88 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800aa6e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aa70:	2b00      	cmp	r3, #0
 800aa72:	d109      	bne.n	800aa88 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800aa74:	4b6b      	ldr	r3, [pc, #428]	@ (800ac24 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800aa76:	681b      	ldr	r3, [r3, #0]
 800aa78:	08db      	lsrs	r3, r3, #3
 800aa7a:	f003 0303 	and.w	r3, r3, #3
 800aa7e:	4a6a      	ldr	r2, [pc, #424]	@ (800ac28 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 800aa80:	fa22 f303 	lsr.w	r3, r2, r3
 800aa84:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800aa86:	e01f      	b.n	800aac8 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800aa88:	4b66      	ldr	r3, [pc, #408]	@ (800ac24 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800aa8a:	681b      	ldr	r3, [r3, #0]
 800aa8c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800aa90:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800aa94:	d106      	bne.n	800aaa4 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 800aa96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aa98:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800aa9c:	d102      	bne.n	800aaa4 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800aa9e:	4b63      	ldr	r3, [pc, #396]	@ (800ac2c <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 800aaa0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800aaa2:	e011      	b.n	800aac8 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800aaa4:	4b5f      	ldr	r3, [pc, #380]	@ (800ac24 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800aaa6:	681b      	ldr	r3, [r3, #0]
 800aaa8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800aaac:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800aab0:	d106      	bne.n	800aac0 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 800aab2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aab4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800aab8:	d102      	bne.n	800aac0 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800aaba:	4b5d      	ldr	r3, [pc, #372]	@ (800ac30 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800aabc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800aabe:	e003      	b.n	800aac8 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800aac0:	2300      	movs	r3, #0
 800aac2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800aac4:	f000 bc2f 	b.w	800b326 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800aac8:	f000 bc2d 	b.w	800b326 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800aacc:	4b59      	ldr	r3, [pc, #356]	@ (800ac34 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800aace:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aad0:	f000 bc29 	b.w	800b326 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 800aad4:	2300      	movs	r3, #0
 800aad6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aad8:	f000 bc25 	b.w	800b326 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800aadc:	e9d7 2300 	ldrd	r2, r3, [r7]
 800aae0:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 800aae4:	430b      	orrs	r3, r1
 800aae6:	f040 80a7 	bne.w	800ac38 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800aaea:	4b4e      	ldr	r3, [pc, #312]	@ (800ac24 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800aaec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800aaee:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 800aaf2:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800aaf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aaf6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800aafa:	d054      	beq.n	800aba6 <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
 800aafc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aafe:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800ab02:	f200 808b 	bhi.w	800ac1c <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800ab06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab08:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800ab0c:	f000 8083 	beq.w	800ac16 <HAL_RCCEx_GetPeriphCLKFreq+0x27a>
 800ab10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab12:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800ab16:	f200 8081 	bhi.w	800ac1c <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800ab1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab1c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800ab20:	d02f      	beq.n	800ab82 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 800ab22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab24:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800ab28:	d878      	bhi.n	800ac1c <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800ab2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab2c:	2b00      	cmp	r3, #0
 800ab2e:	d004      	beq.n	800ab3a <HAL_RCCEx_GetPeriphCLKFreq+0x19e>
 800ab30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab32:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800ab36:	d012      	beq.n	800ab5e <HAL_RCCEx_GetPeriphCLKFreq+0x1c2>
 800ab38:	e070      	b.n	800ac1c <HAL_RCCEx_GetPeriphCLKFreq+0x280>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800ab3a:	4b3a      	ldr	r3, [pc, #232]	@ (800ac24 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800ab3c:	681b      	ldr	r3, [r3, #0]
 800ab3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ab42:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800ab46:	d107      	bne.n	800ab58 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800ab48:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800ab4c:	4618      	mov	r0, r3
 800ab4e:	f000 feb5 	bl	800b8bc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800ab52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab54:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ab56:	e3e6      	b.n	800b326 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800ab58:	2300      	movs	r3, #0
 800ab5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ab5c:	e3e3      	b.n	800b326 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800ab5e:	4b31      	ldr	r3, [pc, #196]	@ (800ac24 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800ab60:	681b      	ldr	r3, [r3, #0]
 800ab62:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ab66:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ab6a:	d107      	bne.n	800ab7c <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ab6c:	f107 0318 	add.w	r3, r7, #24
 800ab70:	4618      	mov	r0, r3
 800ab72:	f000 fbfb 	bl	800b36c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800ab76:	69bb      	ldr	r3, [r7, #24]
 800ab78:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ab7a:	e3d4      	b.n	800b326 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800ab7c:	2300      	movs	r3, #0
 800ab7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ab80:	e3d1      	b.n	800b326 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800ab82:	4b28      	ldr	r3, [pc, #160]	@ (800ac24 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800ab84:	681b      	ldr	r3, [r3, #0]
 800ab86:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800ab8a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ab8e:	d107      	bne.n	800aba0 <HAL_RCCEx_GetPeriphCLKFreq+0x204>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ab90:	f107 030c 	add.w	r3, r7, #12
 800ab94:	4618      	mov	r0, r3
 800ab96:	f000 fd3d 	bl	800b614 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800ab9a:	68fb      	ldr	r3, [r7, #12]
 800ab9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ab9e:	e3c2      	b.n	800b326 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800aba0:	2300      	movs	r3, #0
 800aba2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aba4:	e3bf      	b.n	800b326 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800aba6:	4b1f      	ldr	r3, [pc, #124]	@ (800ac24 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800aba8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800abaa:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800abae:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800abb0:	4b1c      	ldr	r3, [pc, #112]	@ (800ac24 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800abb2:	681b      	ldr	r3, [r3, #0]
 800abb4:	f003 0304 	and.w	r3, r3, #4
 800abb8:	2b04      	cmp	r3, #4
 800abba:	d10c      	bne.n	800abd6 <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
 800abbc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800abbe:	2b00      	cmp	r3, #0
 800abc0:	d109      	bne.n	800abd6 <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800abc2:	4b18      	ldr	r3, [pc, #96]	@ (800ac24 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800abc4:	681b      	ldr	r3, [r3, #0]
 800abc6:	08db      	lsrs	r3, r3, #3
 800abc8:	f003 0303 	and.w	r3, r3, #3
 800abcc:	4a16      	ldr	r2, [pc, #88]	@ (800ac28 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 800abce:	fa22 f303 	lsr.w	r3, r2, r3
 800abd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800abd4:	e01e      	b.n	800ac14 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800abd6:	4b13      	ldr	r3, [pc, #76]	@ (800ac24 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800abd8:	681b      	ldr	r3, [r3, #0]
 800abda:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800abde:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800abe2:	d106      	bne.n	800abf2 <HAL_RCCEx_GetPeriphCLKFreq+0x256>
 800abe4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800abe6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800abea:	d102      	bne.n	800abf2 <HAL_RCCEx_GetPeriphCLKFreq+0x256>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800abec:	4b0f      	ldr	r3, [pc, #60]	@ (800ac2c <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 800abee:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800abf0:	e010      	b.n	800ac14 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800abf2:	4b0c      	ldr	r3, [pc, #48]	@ (800ac24 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800abf4:	681b      	ldr	r3, [r3, #0]
 800abf6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800abfa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800abfe:	d106      	bne.n	800ac0e <HAL_RCCEx_GetPeriphCLKFreq+0x272>
 800ac00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ac02:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ac06:	d102      	bne.n	800ac0e <HAL_RCCEx_GetPeriphCLKFreq+0x272>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800ac08:	4b09      	ldr	r3, [pc, #36]	@ (800ac30 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800ac0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ac0c:	e002      	b.n	800ac14 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800ac0e:	2300      	movs	r3, #0
 800ac10:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800ac12:	e388      	b.n	800b326 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800ac14:	e387      	b.n	800b326 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800ac16:	4b07      	ldr	r3, [pc, #28]	@ (800ac34 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800ac18:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ac1a:	e384      	b.n	800b326 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800ac1c:	2300      	movs	r3, #0
 800ac1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ac20:	e381      	b.n	800b326 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800ac22:	bf00      	nop
 800ac24:	58024400 	.word	0x58024400
 800ac28:	03d09000 	.word	0x03d09000
 800ac2c:	003d0900 	.word	0x003d0900
 800ac30:	016e3600 	.word	0x016e3600
 800ac34:	00bb8000 	.word	0x00bb8000
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800ac38:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ac3c:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 800ac40:	430b      	orrs	r3, r1
 800ac42:	f040 809c 	bne.w	800ad7e <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800ac46:	4b9e      	ldr	r3, [pc, #632]	@ (800aec0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ac48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ac4a:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800ac4e:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800ac50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac52:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800ac56:	d054      	beq.n	800ad02 <HAL_RCCEx_GetPeriphCLKFreq+0x366>
 800ac58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac5a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800ac5e:	f200 808b 	bhi.w	800ad78 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800ac62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac64:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800ac68:	f000 8083 	beq.w	800ad72 <HAL_RCCEx_GetPeriphCLKFreq+0x3d6>
 800ac6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac6e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800ac72:	f200 8081 	bhi.w	800ad78 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800ac76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac78:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800ac7c:	d02f      	beq.n	800acde <HAL_RCCEx_GetPeriphCLKFreq+0x342>
 800ac7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac80:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800ac84:	d878      	bhi.n	800ad78 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800ac86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac88:	2b00      	cmp	r3, #0
 800ac8a:	d004      	beq.n	800ac96 <HAL_RCCEx_GetPeriphCLKFreq+0x2fa>
 800ac8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac8e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800ac92:	d012      	beq.n	800acba <HAL_RCCEx_GetPeriphCLKFreq+0x31e>
 800ac94:	e070      	b.n	800ad78 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800ac96:	4b8a      	ldr	r3, [pc, #552]	@ (800aec0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ac98:	681b      	ldr	r3, [r3, #0]
 800ac9a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ac9e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800aca2:	d107      	bne.n	800acb4 <HAL_RCCEx_GetPeriphCLKFreq+0x318>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800aca4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800aca8:	4618      	mov	r0, r3
 800acaa:	f000 fe07 	bl	800b8bc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800acae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800acb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800acb2:	e338      	b.n	800b326 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800acb4:	2300      	movs	r3, #0
 800acb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800acb8:	e335      	b.n	800b326 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800acba:	4b81      	ldr	r3, [pc, #516]	@ (800aec0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800acbc:	681b      	ldr	r3, [r3, #0]
 800acbe:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800acc2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800acc6:	d107      	bne.n	800acd8 <HAL_RCCEx_GetPeriphCLKFreq+0x33c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800acc8:	f107 0318 	add.w	r3, r7, #24
 800accc:	4618      	mov	r0, r3
 800acce:	f000 fb4d 	bl	800b36c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800acd2:	69bb      	ldr	r3, [r7, #24]
 800acd4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800acd6:	e326      	b.n	800b326 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800acd8:	2300      	movs	r3, #0
 800acda:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800acdc:	e323      	b.n	800b326 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800acde:	4b78      	ldr	r3, [pc, #480]	@ (800aec0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ace0:	681b      	ldr	r3, [r3, #0]
 800ace2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800ace6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800acea:	d107      	bne.n	800acfc <HAL_RCCEx_GetPeriphCLKFreq+0x360>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800acec:	f107 030c 	add.w	r3, r7, #12
 800acf0:	4618      	mov	r0, r3
 800acf2:	f000 fc8f 	bl	800b614 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800acf6:	68fb      	ldr	r3, [r7, #12]
 800acf8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800acfa:	e314      	b.n	800b326 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800acfc:	2300      	movs	r3, #0
 800acfe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ad00:	e311      	b.n	800b326 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800ad02:	4b6f      	ldr	r3, [pc, #444]	@ (800aec0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ad04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ad06:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800ad0a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800ad0c:	4b6c      	ldr	r3, [pc, #432]	@ (800aec0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ad0e:	681b      	ldr	r3, [r3, #0]
 800ad10:	f003 0304 	and.w	r3, r3, #4
 800ad14:	2b04      	cmp	r3, #4
 800ad16:	d10c      	bne.n	800ad32 <HAL_RCCEx_GetPeriphCLKFreq+0x396>
 800ad18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ad1a:	2b00      	cmp	r3, #0
 800ad1c:	d109      	bne.n	800ad32 <HAL_RCCEx_GetPeriphCLKFreq+0x396>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ad1e:	4b68      	ldr	r3, [pc, #416]	@ (800aec0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ad20:	681b      	ldr	r3, [r3, #0]
 800ad22:	08db      	lsrs	r3, r3, #3
 800ad24:	f003 0303 	and.w	r3, r3, #3
 800ad28:	4a66      	ldr	r2, [pc, #408]	@ (800aec4 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800ad2a:	fa22 f303 	lsr.w	r3, r2, r3
 800ad2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ad30:	e01e      	b.n	800ad70 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800ad32:	4b63      	ldr	r3, [pc, #396]	@ (800aec0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ad34:	681b      	ldr	r3, [r3, #0]
 800ad36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ad3a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ad3e:	d106      	bne.n	800ad4e <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
 800ad40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ad42:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ad46:	d102      	bne.n	800ad4e <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800ad48:	4b5f      	ldr	r3, [pc, #380]	@ (800aec8 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 800ad4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ad4c:	e010      	b.n	800ad70 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800ad4e:	4b5c      	ldr	r3, [pc, #368]	@ (800aec0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ad50:	681b      	ldr	r3, [r3, #0]
 800ad52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ad56:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ad5a:	d106      	bne.n	800ad6a <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
 800ad5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ad5e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ad62:	d102      	bne.n	800ad6a <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800ad64:	4b59      	ldr	r3, [pc, #356]	@ (800aecc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800ad66:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ad68:	e002      	b.n	800ad70 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800ad6a:	2300      	movs	r3, #0
 800ad6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800ad6e:	e2da      	b.n	800b326 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800ad70:	e2d9      	b.n	800b326 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800ad72:	4b57      	ldr	r3, [pc, #348]	@ (800aed0 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800ad74:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ad76:	e2d6      	b.n	800b326 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800ad78:	2300      	movs	r3, #0
 800ad7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ad7c:	e2d3      	b.n	800b326 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800ad7e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ad82:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 800ad86:	430b      	orrs	r3, r1
 800ad88:	f040 80a7 	bne.w	800aeda <HAL_RCCEx_GetPeriphCLKFreq+0x53e>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 800ad8c:	4b4c      	ldr	r3, [pc, #304]	@ (800aec0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ad8e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ad90:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800ad94:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800ad96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad98:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800ad9c:	d055      	beq.n	800ae4a <HAL_RCCEx_GetPeriphCLKFreq+0x4ae>
 800ad9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ada0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800ada4:	f200 8096 	bhi.w	800aed4 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800ada8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800adaa:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800adae:	f000 8084 	beq.w	800aeba <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
 800adb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800adb4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800adb8:	f200 808c 	bhi.w	800aed4 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800adbc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800adbe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800adc2:	d030      	beq.n	800ae26 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 800adc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800adc6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800adca:	f200 8083 	bhi.w	800aed4 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800adce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800add0:	2b00      	cmp	r3, #0
 800add2:	d004      	beq.n	800adde <HAL_RCCEx_GetPeriphCLKFreq+0x442>
 800add4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800add6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800adda:	d012      	beq.n	800ae02 <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 800addc:	e07a      	b.n	800aed4 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800adde:	4b38      	ldr	r3, [pc, #224]	@ (800aec0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ade0:	681b      	ldr	r3, [r3, #0]
 800ade2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ade6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800adea:	d107      	bne.n	800adfc <HAL_RCCEx_GetPeriphCLKFreq+0x460>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800adec:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800adf0:	4618      	mov	r0, r3
 800adf2:	f000 fd63 	bl	800b8bc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800adf6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800adf8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800adfa:	e294      	b.n	800b326 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800adfc:	2300      	movs	r3, #0
 800adfe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ae00:	e291      	b.n	800b326 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800ae02:	4b2f      	ldr	r3, [pc, #188]	@ (800aec0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ae04:	681b      	ldr	r3, [r3, #0]
 800ae06:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ae0a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ae0e:	d107      	bne.n	800ae20 <HAL_RCCEx_GetPeriphCLKFreq+0x484>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ae10:	f107 0318 	add.w	r3, r7, #24
 800ae14:	4618      	mov	r0, r3
 800ae16:	f000 faa9 	bl	800b36c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800ae1a:	69bb      	ldr	r3, [r7, #24]
 800ae1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ae1e:	e282      	b.n	800b326 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800ae20:	2300      	movs	r3, #0
 800ae22:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ae24:	e27f      	b.n	800b326 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800ae26:	4b26      	ldr	r3, [pc, #152]	@ (800aec0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ae28:	681b      	ldr	r3, [r3, #0]
 800ae2a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800ae2e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ae32:	d107      	bne.n	800ae44 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ae34:	f107 030c 	add.w	r3, r7, #12
 800ae38:	4618      	mov	r0, r3
 800ae3a:	f000 fbeb 	bl	800b614 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800ae3e:	68fb      	ldr	r3, [r7, #12]
 800ae40:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ae42:	e270      	b.n	800b326 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800ae44:	2300      	movs	r3, #0
 800ae46:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ae48:	e26d      	b.n	800b326 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800ae4a:	4b1d      	ldr	r3, [pc, #116]	@ (800aec0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ae4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ae4e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800ae52:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800ae54:	4b1a      	ldr	r3, [pc, #104]	@ (800aec0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ae56:	681b      	ldr	r3, [r3, #0]
 800ae58:	f003 0304 	and.w	r3, r3, #4
 800ae5c:	2b04      	cmp	r3, #4
 800ae5e:	d10c      	bne.n	800ae7a <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
 800ae60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ae62:	2b00      	cmp	r3, #0
 800ae64:	d109      	bne.n	800ae7a <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ae66:	4b16      	ldr	r3, [pc, #88]	@ (800aec0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ae68:	681b      	ldr	r3, [r3, #0]
 800ae6a:	08db      	lsrs	r3, r3, #3
 800ae6c:	f003 0303 	and.w	r3, r3, #3
 800ae70:	4a14      	ldr	r2, [pc, #80]	@ (800aec4 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800ae72:	fa22 f303 	lsr.w	r3, r2, r3
 800ae76:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ae78:	e01e      	b.n	800aeb8 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800ae7a:	4b11      	ldr	r3, [pc, #68]	@ (800aec0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ae7c:	681b      	ldr	r3, [r3, #0]
 800ae7e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ae82:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ae86:	d106      	bne.n	800ae96 <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
 800ae88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ae8a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ae8e:	d102      	bne.n	800ae96 <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800ae90:	4b0d      	ldr	r3, [pc, #52]	@ (800aec8 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 800ae92:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ae94:	e010      	b.n	800aeb8 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800ae96:	4b0a      	ldr	r3, [pc, #40]	@ (800aec0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ae98:	681b      	ldr	r3, [r3, #0]
 800ae9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ae9e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800aea2:	d106      	bne.n	800aeb2 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 800aea4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aea6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800aeaa:	d102      	bne.n	800aeb2 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800aeac:	4b07      	ldr	r3, [pc, #28]	@ (800aecc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800aeae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800aeb0:	e002      	b.n	800aeb8 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800aeb2:	2300      	movs	r3, #0
 800aeb4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800aeb6:	e236      	b.n	800b326 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800aeb8:	e235      	b.n	800b326 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800aeba:	4b05      	ldr	r3, [pc, #20]	@ (800aed0 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800aebc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aebe:	e232      	b.n	800b326 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800aec0:	58024400 	.word	0x58024400
 800aec4:	03d09000 	.word	0x03d09000
 800aec8:	003d0900 	.word	0x003d0900
 800aecc:	016e3600 	.word	0x016e3600
 800aed0:	00bb8000 	.word	0x00bb8000
      }
      default :
      {
        frequency = 0;
 800aed4:	2300      	movs	r3, #0
 800aed6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aed8:	e225      	b.n	800b326 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800aeda:	e9d7 2300 	ldrd	r2, r3, [r7]
 800aede:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 800aee2:	430b      	orrs	r3, r1
 800aee4:	f040 8085 	bne.w	800aff2 <HAL_RCCEx_GetPeriphCLKFreq+0x656>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800aee8:	4b9c      	ldr	r3, [pc, #624]	@ (800b15c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800aeea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800aeec:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800aef0:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 800aef2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aef4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800aef8:	d06b      	beq.n	800afd2 <HAL_RCCEx_GetPeriphCLKFreq+0x636>
 800aefa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aefc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800af00:	d874      	bhi.n	800afec <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800af02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af04:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800af08:	d056      	beq.n	800afb8 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
 800af0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af0c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800af10:	d86c      	bhi.n	800afec <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800af12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af14:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800af18:	d03b      	beq.n	800af92 <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 800af1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af1c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800af20:	d864      	bhi.n	800afec <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800af22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af24:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800af28:	d021      	beq.n	800af6e <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
 800af2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af2c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800af30:	d85c      	bhi.n	800afec <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800af32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af34:	2b00      	cmp	r3, #0
 800af36:	d004      	beq.n	800af42 <HAL_RCCEx_GetPeriphCLKFreq+0x5a6>
 800af38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af3a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800af3e:	d004      	beq.n	800af4a <HAL_RCCEx_GetPeriphCLKFreq+0x5ae>
 800af40:	e054      	b.n	800afec <HAL_RCCEx_GetPeriphCLKFreq+0x650>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 800af42:	f7fe fb5f 	bl	8009604 <HAL_RCC_GetPCLK1Freq>
 800af46:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800af48:	e1ed      	b.n	800b326 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800af4a:	4b84      	ldr	r3, [pc, #528]	@ (800b15c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800af4c:	681b      	ldr	r3, [r3, #0]
 800af4e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800af52:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800af56:	d107      	bne.n	800af68 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800af58:	f107 0318 	add.w	r3, r7, #24
 800af5c:	4618      	mov	r0, r3
 800af5e:	f000 fa05 	bl	800b36c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800af62:	69fb      	ldr	r3, [r7, #28]
 800af64:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800af66:	e1de      	b.n	800b326 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800af68:	2300      	movs	r3, #0
 800af6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800af6c:	e1db      	b.n	800b326 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800af6e:	4b7b      	ldr	r3, [pc, #492]	@ (800b15c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800af70:	681b      	ldr	r3, [r3, #0]
 800af72:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800af76:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800af7a:	d107      	bne.n	800af8c <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800af7c:	f107 030c 	add.w	r3, r7, #12
 800af80:	4618      	mov	r0, r3
 800af82:	f000 fb47 	bl	800b614 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800af86:	693b      	ldr	r3, [r7, #16]
 800af88:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800af8a:	e1cc      	b.n	800b326 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800af8c:	2300      	movs	r3, #0
 800af8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800af90:	e1c9      	b.n	800b326 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800af92:	4b72      	ldr	r3, [pc, #456]	@ (800b15c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800af94:	681b      	ldr	r3, [r3, #0]
 800af96:	f003 0304 	and.w	r3, r3, #4
 800af9a:	2b04      	cmp	r3, #4
 800af9c:	d109      	bne.n	800afb2 <HAL_RCCEx_GetPeriphCLKFreq+0x616>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800af9e:	4b6f      	ldr	r3, [pc, #444]	@ (800b15c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800afa0:	681b      	ldr	r3, [r3, #0]
 800afa2:	08db      	lsrs	r3, r3, #3
 800afa4:	f003 0303 	and.w	r3, r3, #3
 800afa8:	4a6d      	ldr	r2, [pc, #436]	@ (800b160 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 800afaa:	fa22 f303 	lsr.w	r3, r2, r3
 800afae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800afb0:	e1b9      	b.n	800b326 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800afb2:	2300      	movs	r3, #0
 800afb4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800afb6:	e1b6      	b.n	800b326 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800afb8:	4b68      	ldr	r3, [pc, #416]	@ (800b15c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800afba:	681b      	ldr	r3, [r3, #0]
 800afbc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800afc0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800afc4:	d102      	bne.n	800afcc <HAL_RCCEx_GetPeriphCLKFreq+0x630>
        {
          frequency = CSI_VALUE;
 800afc6:	4b67      	ldr	r3, [pc, #412]	@ (800b164 <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 800afc8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800afca:	e1ac      	b.n	800b326 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800afcc:	2300      	movs	r3, #0
 800afce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800afd0:	e1a9      	b.n	800b326 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800afd2:	4b62      	ldr	r3, [pc, #392]	@ (800b15c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800afd4:	681b      	ldr	r3, [r3, #0]
 800afd6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800afda:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800afde:	d102      	bne.n	800afe6 <HAL_RCCEx_GetPeriphCLKFreq+0x64a>
        {
          frequency = HSE_VALUE;
 800afe0:	4b61      	ldr	r3, [pc, #388]	@ (800b168 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 800afe2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800afe4:	e19f      	b.n	800b326 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800afe6:	2300      	movs	r3, #0
 800afe8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800afea:	e19c      	b.n	800b326 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 800afec:	2300      	movs	r3, #0
 800afee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aff0:	e199      	b.n	800b326 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800aff2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800aff6:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 800affa:	430b      	orrs	r3, r1
 800affc:	d173      	bne.n	800b0e6 <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800affe:	4b57      	ldr	r3, [pc, #348]	@ (800b15c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800b000:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b002:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800b006:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800b008:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b00a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b00e:	d02f      	beq.n	800b070 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
 800b010:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b012:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b016:	d863      	bhi.n	800b0e0 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
 800b018:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b01a:	2b00      	cmp	r3, #0
 800b01c:	d004      	beq.n	800b028 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
 800b01e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b020:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b024:	d012      	beq.n	800b04c <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
 800b026:	e05b      	b.n	800b0e0 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800b028:	4b4c      	ldr	r3, [pc, #304]	@ (800b15c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800b02a:	681b      	ldr	r3, [r3, #0]
 800b02c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b030:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b034:	d107      	bne.n	800b046 <HAL_RCCEx_GetPeriphCLKFreq+0x6aa>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b036:	f107 0318 	add.w	r3, r7, #24
 800b03a:	4618      	mov	r0, r3
 800b03c:	f000 f996 	bl	800b36c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800b040:	69bb      	ldr	r3, [r7, #24]
 800b042:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b044:	e16f      	b.n	800b326 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b046:	2300      	movs	r3, #0
 800b048:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b04a:	e16c      	b.n	800b326 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800b04c:	4b43      	ldr	r3, [pc, #268]	@ (800b15c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800b04e:	681b      	ldr	r3, [r3, #0]
 800b050:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b054:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b058:	d107      	bne.n	800b06a <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b05a:	f107 030c 	add.w	r3, r7, #12
 800b05e:	4618      	mov	r0, r3
 800b060:	f000 fad8 	bl	800b614 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800b064:	697b      	ldr	r3, [r7, #20]
 800b066:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b068:	e15d      	b.n	800b326 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b06a:	2300      	movs	r3, #0
 800b06c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b06e:	e15a      	b.n	800b326 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b070:	4b3a      	ldr	r3, [pc, #232]	@ (800b15c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800b072:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b074:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800b078:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b07a:	4b38      	ldr	r3, [pc, #224]	@ (800b15c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800b07c:	681b      	ldr	r3, [r3, #0]
 800b07e:	f003 0304 	and.w	r3, r3, #4
 800b082:	2b04      	cmp	r3, #4
 800b084:	d10c      	bne.n	800b0a0 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 800b086:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b088:	2b00      	cmp	r3, #0
 800b08a:	d109      	bne.n	800b0a0 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b08c:	4b33      	ldr	r3, [pc, #204]	@ (800b15c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800b08e:	681b      	ldr	r3, [r3, #0]
 800b090:	08db      	lsrs	r3, r3, #3
 800b092:	f003 0303 	and.w	r3, r3, #3
 800b096:	4a32      	ldr	r2, [pc, #200]	@ (800b160 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 800b098:	fa22 f303 	lsr.w	r3, r2, r3
 800b09c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b09e:	e01e      	b.n	800b0de <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800b0a0:	4b2e      	ldr	r3, [pc, #184]	@ (800b15c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800b0a2:	681b      	ldr	r3, [r3, #0]
 800b0a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b0a8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b0ac:	d106      	bne.n	800b0bc <HAL_RCCEx_GetPeriphCLKFreq+0x720>
 800b0ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b0b0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b0b4:	d102      	bne.n	800b0bc <HAL_RCCEx_GetPeriphCLKFreq+0x720>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800b0b6:	4b2b      	ldr	r3, [pc, #172]	@ (800b164 <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 800b0b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b0ba:	e010      	b.n	800b0de <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800b0bc:	4b27      	ldr	r3, [pc, #156]	@ (800b15c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800b0be:	681b      	ldr	r3, [r3, #0]
 800b0c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b0c4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b0c8:	d106      	bne.n	800b0d8 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
 800b0ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b0cc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b0d0:	d102      	bne.n	800b0d8 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800b0d2:	4b25      	ldr	r3, [pc, #148]	@ (800b168 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 800b0d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b0d6:	e002      	b.n	800b0de <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800b0d8:	2300      	movs	r3, #0
 800b0da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800b0dc:	e123      	b.n	800b326 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800b0de:	e122      	b.n	800b326 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800b0e0:	2300      	movs	r3, #0
 800b0e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b0e4:	e11f      	b.n	800b326 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800b0e6:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b0ea:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 800b0ee:	430b      	orrs	r3, r1
 800b0f0:	d13c      	bne.n	800b16c <HAL_RCCEx_GetPeriphCLKFreq+0x7d0>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800b0f2:	4b1a      	ldr	r3, [pc, #104]	@ (800b15c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800b0f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b0f6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800b0fa:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800b0fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0fe:	2b00      	cmp	r3, #0
 800b100:	d004      	beq.n	800b10c <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 800b102:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b104:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b108:	d012      	beq.n	800b130 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
 800b10a:	e023      	b.n	800b154 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800b10c:	4b13      	ldr	r3, [pc, #76]	@ (800b15c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800b10e:	681b      	ldr	r3, [r3, #0]
 800b110:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b114:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b118:	d107      	bne.n	800b12a <HAL_RCCEx_GetPeriphCLKFreq+0x78e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800b11a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b11e:	4618      	mov	r0, r3
 800b120:	f000 fbcc 	bl	800b8bc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800b124:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b126:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b128:	e0fd      	b.n	800b326 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b12a:	2300      	movs	r3, #0
 800b12c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b12e:	e0fa      	b.n	800b326 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800b130:	4b0a      	ldr	r3, [pc, #40]	@ (800b15c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800b132:	681b      	ldr	r3, [r3, #0]
 800b134:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b138:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b13c:	d107      	bne.n	800b14e <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b13e:	f107 0318 	add.w	r3, r7, #24
 800b142:	4618      	mov	r0, r3
 800b144:	f000 f912 	bl	800b36c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800b148:	6a3b      	ldr	r3, [r7, #32]
 800b14a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b14c:	e0eb      	b.n	800b326 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b14e:	2300      	movs	r3, #0
 800b150:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b152:	e0e8      	b.n	800b326 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800b154:	2300      	movs	r3, #0
 800b156:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b158:	e0e5      	b.n	800b326 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800b15a:	bf00      	nop
 800b15c:	58024400 	.word	0x58024400
 800b160:	03d09000 	.word	0x03d09000
 800b164:	003d0900 	.word	0x003d0900
 800b168:	016e3600 	.word	0x016e3600
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800b16c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b170:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 800b174:	430b      	orrs	r3, r1
 800b176:	f040 8085 	bne.w	800b284 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800b17a:	4b6d      	ldr	r3, [pc, #436]	@ (800b330 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800b17c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b17e:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 800b182:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800b184:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b186:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b18a:	d06b      	beq.n	800b264 <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>
 800b18c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b18e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b192:	d874      	bhi.n	800b27e <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800b194:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b196:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b19a:	d056      	beq.n	800b24a <HAL_RCCEx_GetPeriphCLKFreq+0x8ae>
 800b19c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b19e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b1a2:	d86c      	bhi.n	800b27e <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800b1a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b1a6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800b1aa:	d03b      	beq.n	800b224 <HAL_RCCEx_GetPeriphCLKFreq+0x888>
 800b1ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b1ae:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800b1b2:	d864      	bhi.n	800b27e <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800b1b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b1b6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b1ba:	d021      	beq.n	800b200 <HAL_RCCEx_GetPeriphCLKFreq+0x864>
 800b1bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b1be:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b1c2:	d85c      	bhi.n	800b27e <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800b1c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b1c6:	2b00      	cmp	r3, #0
 800b1c8:	d004      	beq.n	800b1d4 <HAL_RCCEx_GetPeriphCLKFreq+0x838>
 800b1ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b1cc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b1d0:	d004      	beq.n	800b1dc <HAL_RCCEx_GetPeriphCLKFreq+0x840>
 800b1d2:	e054      	b.n	800b27e <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800b1d4:	f000 f8b4 	bl	800b340 <HAL_RCCEx_GetD3PCLK1Freq>
 800b1d8:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800b1da:	e0a4      	b.n	800b326 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800b1dc:	4b54      	ldr	r3, [pc, #336]	@ (800b330 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800b1de:	681b      	ldr	r3, [r3, #0]
 800b1e0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b1e4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b1e8:	d107      	bne.n	800b1fa <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b1ea:	f107 0318 	add.w	r3, r7, #24
 800b1ee:	4618      	mov	r0, r3
 800b1f0:	f000 f8bc 	bl	800b36c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800b1f4:	69fb      	ldr	r3, [r7, #28]
 800b1f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b1f8:	e095      	b.n	800b326 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b1fa:	2300      	movs	r3, #0
 800b1fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b1fe:	e092      	b.n	800b326 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800b200:	4b4b      	ldr	r3, [pc, #300]	@ (800b330 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800b202:	681b      	ldr	r3, [r3, #0]
 800b204:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b208:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b20c:	d107      	bne.n	800b21e <HAL_RCCEx_GetPeriphCLKFreq+0x882>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b20e:	f107 030c 	add.w	r3, r7, #12
 800b212:	4618      	mov	r0, r3
 800b214:	f000 f9fe 	bl	800b614 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800b218:	693b      	ldr	r3, [r7, #16]
 800b21a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b21c:	e083      	b.n	800b326 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b21e:	2300      	movs	r3, #0
 800b220:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b222:	e080      	b.n	800b326 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800b224:	4b42      	ldr	r3, [pc, #264]	@ (800b330 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800b226:	681b      	ldr	r3, [r3, #0]
 800b228:	f003 0304 	and.w	r3, r3, #4
 800b22c:	2b04      	cmp	r3, #4
 800b22e:	d109      	bne.n	800b244 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b230:	4b3f      	ldr	r3, [pc, #252]	@ (800b330 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800b232:	681b      	ldr	r3, [r3, #0]
 800b234:	08db      	lsrs	r3, r3, #3
 800b236:	f003 0303 	and.w	r3, r3, #3
 800b23a:	4a3e      	ldr	r2, [pc, #248]	@ (800b334 <HAL_RCCEx_GetPeriphCLKFreq+0x998>)
 800b23c:	fa22 f303 	lsr.w	r3, r2, r3
 800b240:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b242:	e070      	b.n	800b326 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b244:	2300      	movs	r3, #0
 800b246:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b248:	e06d      	b.n	800b326 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800b24a:	4b39      	ldr	r3, [pc, #228]	@ (800b330 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800b24c:	681b      	ldr	r3, [r3, #0]
 800b24e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b252:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b256:	d102      	bne.n	800b25e <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
        {
          frequency = CSI_VALUE;
 800b258:	4b37      	ldr	r3, [pc, #220]	@ (800b338 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 800b25a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b25c:	e063      	b.n	800b326 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b25e:	2300      	movs	r3, #0
 800b260:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b262:	e060      	b.n	800b326 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800b264:	4b32      	ldr	r3, [pc, #200]	@ (800b330 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800b266:	681b      	ldr	r3, [r3, #0]
 800b268:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b26c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b270:	d102      	bne.n	800b278 <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
        {
          frequency = HSE_VALUE;
 800b272:	4b32      	ldr	r3, [pc, #200]	@ (800b33c <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 800b274:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b276:	e056      	b.n	800b326 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b278:	2300      	movs	r3, #0
 800b27a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b27c:	e053      	b.n	800b326 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 800b27e:	2300      	movs	r3, #0
 800b280:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b282:	e050      	b.n	800b326 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800b284:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b288:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 800b28c:	430b      	orrs	r3, r1
 800b28e:	d148      	bne.n	800b322 <HAL_RCCEx_GetPeriphCLKFreq+0x986>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800b290:	4b27      	ldr	r3, [pc, #156]	@ (800b330 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800b292:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b294:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800b298:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800b29a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b29c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b2a0:	d02a      	beq.n	800b2f8 <HAL_RCCEx_GetPeriphCLKFreq+0x95c>
 800b2a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b2a4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b2a8:	d838      	bhi.n	800b31c <HAL_RCCEx_GetPeriphCLKFreq+0x980>
 800b2aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b2ac:	2b00      	cmp	r3, #0
 800b2ae:	d004      	beq.n	800b2ba <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 800b2b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b2b2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b2b6:	d00d      	beq.n	800b2d4 <HAL_RCCEx_GetPeriphCLKFreq+0x938>
 800b2b8:	e030      	b.n	800b31c <HAL_RCCEx_GetPeriphCLKFreq+0x980>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800b2ba:	4b1d      	ldr	r3, [pc, #116]	@ (800b330 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800b2bc:	681b      	ldr	r3, [r3, #0]
 800b2be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b2c2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b2c6:	d102      	bne.n	800b2ce <HAL_RCCEx_GetPeriphCLKFreq+0x932>
        {
          frequency = HSE_VALUE;
 800b2c8:	4b1c      	ldr	r3, [pc, #112]	@ (800b33c <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 800b2ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b2cc:	e02b      	b.n	800b326 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b2ce:	2300      	movs	r3, #0
 800b2d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b2d2:	e028      	b.n	800b326 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800b2d4:	4b16      	ldr	r3, [pc, #88]	@ (800b330 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800b2d6:	681b      	ldr	r3, [r3, #0]
 800b2d8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b2dc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b2e0:	d107      	bne.n	800b2f2 <HAL_RCCEx_GetPeriphCLKFreq+0x956>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800b2e2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b2e6:	4618      	mov	r0, r3
 800b2e8:	f000 fae8 	bl	800b8bc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800b2ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b2ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b2f0:	e019      	b.n	800b326 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b2f2:	2300      	movs	r3, #0
 800b2f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b2f6:	e016      	b.n	800b326 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800b2f8:	4b0d      	ldr	r3, [pc, #52]	@ (800b330 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800b2fa:	681b      	ldr	r3, [r3, #0]
 800b2fc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b300:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b304:	d107      	bne.n	800b316 <HAL_RCCEx_GetPeriphCLKFreq+0x97a>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b306:	f107 0318 	add.w	r3, r7, #24
 800b30a:	4618      	mov	r0, r3
 800b30c:	f000 f82e 	bl	800b36c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800b310:	69fb      	ldr	r3, [r7, #28]
 800b312:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b314:	e007      	b.n	800b326 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b316:	2300      	movs	r3, #0
 800b318:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b31a:	e004      	b.n	800b326 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 800b31c:	2300      	movs	r3, #0
 800b31e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b320:	e001      	b.n	800b326 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else
  {
    frequency = 0;
 800b322:	2300      	movs	r3, #0
 800b324:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 800b326:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800b328:	4618      	mov	r0, r3
 800b32a:	3740      	adds	r7, #64	@ 0x40
 800b32c:	46bd      	mov	sp, r7
 800b32e:	bd80      	pop	{r7, pc}
 800b330:	58024400 	.word	0x58024400
 800b334:	03d09000 	.word	0x03d09000
 800b338:	003d0900 	.word	0x003d0900
 800b33c:	016e3600 	.word	0x016e3600

0800b340 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800b340:	b580      	push	{r7, lr}
 800b342:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800b344:	f7fe f92e 	bl	80095a4 <HAL_RCC_GetHCLKFreq>
 800b348:	4602      	mov	r2, r0
 800b34a:	4b06      	ldr	r3, [pc, #24]	@ (800b364 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800b34c:	6a1b      	ldr	r3, [r3, #32]
 800b34e:	091b      	lsrs	r3, r3, #4
 800b350:	f003 0307 	and.w	r3, r3, #7
 800b354:	4904      	ldr	r1, [pc, #16]	@ (800b368 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800b356:	5ccb      	ldrb	r3, [r1, r3]
 800b358:	f003 031f 	and.w	r3, r3, #31
 800b35c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800b360:	4618      	mov	r0, r3
 800b362:	bd80      	pop	{r7, pc}
 800b364:	58024400 	.word	0x58024400
 800b368:	08011cac 	.word	0x08011cac

0800b36c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800b36c:	b480      	push	{r7}
 800b36e:	b089      	sub	sp, #36	@ 0x24
 800b370:	af00      	add	r7, sp, #0
 800b372:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800b374:	4ba1      	ldr	r3, [pc, #644]	@ (800b5fc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b376:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b378:	f003 0303 	and.w	r3, r3, #3
 800b37c:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800b37e:	4b9f      	ldr	r3, [pc, #636]	@ (800b5fc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b380:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b382:	0b1b      	lsrs	r3, r3, #12
 800b384:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b388:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800b38a:	4b9c      	ldr	r3, [pc, #624]	@ (800b5fc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b38c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b38e:	091b      	lsrs	r3, r3, #4
 800b390:	f003 0301 	and.w	r3, r3, #1
 800b394:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800b396:	4b99      	ldr	r3, [pc, #612]	@ (800b5fc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b398:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b39a:	08db      	lsrs	r3, r3, #3
 800b39c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b3a0:	693a      	ldr	r2, [r7, #16]
 800b3a2:	fb02 f303 	mul.w	r3, r2, r3
 800b3a6:	ee07 3a90 	vmov	s15, r3
 800b3aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b3ae:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800b3b2:	697b      	ldr	r3, [r7, #20]
 800b3b4:	2b00      	cmp	r3, #0
 800b3b6:	f000 8111 	beq.w	800b5dc <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800b3ba:	69bb      	ldr	r3, [r7, #24]
 800b3bc:	2b02      	cmp	r3, #2
 800b3be:	f000 8083 	beq.w	800b4c8 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800b3c2:	69bb      	ldr	r3, [r7, #24]
 800b3c4:	2b02      	cmp	r3, #2
 800b3c6:	f200 80a1 	bhi.w	800b50c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800b3ca:	69bb      	ldr	r3, [r7, #24]
 800b3cc:	2b00      	cmp	r3, #0
 800b3ce:	d003      	beq.n	800b3d8 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800b3d0:	69bb      	ldr	r3, [r7, #24]
 800b3d2:	2b01      	cmp	r3, #1
 800b3d4:	d056      	beq.n	800b484 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800b3d6:	e099      	b.n	800b50c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b3d8:	4b88      	ldr	r3, [pc, #544]	@ (800b5fc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b3da:	681b      	ldr	r3, [r3, #0]
 800b3dc:	f003 0320 	and.w	r3, r3, #32
 800b3e0:	2b00      	cmp	r3, #0
 800b3e2:	d02d      	beq.n	800b440 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b3e4:	4b85      	ldr	r3, [pc, #532]	@ (800b5fc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b3e6:	681b      	ldr	r3, [r3, #0]
 800b3e8:	08db      	lsrs	r3, r3, #3
 800b3ea:	f003 0303 	and.w	r3, r3, #3
 800b3ee:	4a84      	ldr	r2, [pc, #528]	@ (800b600 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800b3f0:	fa22 f303 	lsr.w	r3, r2, r3
 800b3f4:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b3f6:	68bb      	ldr	r3, [r7, #8]
 800b3f8:	ee07 3a90 	vmov	s15, r3
 800b3fc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b400:	697b      	ldr	r3, [r7, #20]
 800b402:	ee07 3a90 	vmov	s15, r3
 800b406:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b40a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b40e:	4b7b      	ldr	r3, [pc, #492]	@ (800b5fc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b410:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b412:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b416:	ee07 3a90 	vmov	s15, r3
 800b41a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b41e:	ed97 6a03 	vldr	s12, [r7, #12]
 800b422:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800b604 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b426:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b42a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b42e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b432:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b436:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b43a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800b43e:	e087      	b.n	800b550 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b440:	697b      	ldr	r3, [r7, #20]
 800b442:	ee07 3a90 	vmov	s15, r3
 800b446:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b44a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800b608 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800b44e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b452:	4b6a      	ldr	r3, [pc, #424]	@ (800b5fc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b454:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b456:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b45a:	ee07 3a90 	vmov	s15, r3
 800b45e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b462:	ed97 6a03 	vldr	s12, [r7, #12]
 800b466:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800b604 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b46a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b46e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b472:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b476:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b47a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b47e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b482:	e065      	b.n	800b550 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b484:	697b      	ldr	r3, [r7, #20]
 800b486:	ee07 3a90 	vmov	s15, r3
 800b48a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b48e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800b60c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800b492:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b496:	4b59      	ldr	r3, [pc, #356]	@ (800b5fc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b498:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b49a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b49e:	ee07 3a90 	vmov	s15, r3
 800b4a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b4a6:	ed97 6a03 	vldr	s12, [r7, #12]
 800b4aa:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800b604 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b4ae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b4b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b4b6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b4ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b4be:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b4c2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b4c6:	e043      	b.n	800b550 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b4c8:	697b      	ldr	r3, [r7, #20]
 800b4ca:	ee07 3a90 	vmov	s15, r3
 800b4ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b4d2:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800b610 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800b4d6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b4da:	4b48      	ldr	r3, [pc, #288]	@ (800b5fc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b4dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b4de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b4e2:	ee07 3a90 	vmov	s15, r3
 800b4e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b4ea:	ed97 6a03 	vldr	s12, [r7, #12]
 800b4ee:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800b604 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b4f2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b4f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b4fa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b4fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b502:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b506:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b50a:	e021      	b.n	800b550 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b50c:	697b      	ldr	r3, [r7, #20]
 800b50e:	ee07 3a90 	vmov	s15, r3
 800b512:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b516:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800b60c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800b51a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b51e:	4b37      	ldr	r3, [pc, #220]	@ (800b5fc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b520:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b522:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b526:	ee07 3a90 	vmov	s15, r3
 800b52a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b52e:	ed97 6a03 	vldr	s12, [r7, #12]
 800b532:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800b604 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b536:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b53a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b53e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b542:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b546:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b54a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b54e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800b550:	4b2a      	ldr	r3, [pc, #168]	@ (800b5fc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b552:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b554:	0a5b      	lsrs	r3, r3, #9
 800b556:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b55a:	ee07 3a90 	vmov	s15, r3
 800b55e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b562:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b566:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b56a:	edd7 6a07 	vldr	s13, [r7, #28]
 800b56e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b572:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b576:	ee17 2a90 	vmov	r2, s15
 800b57a:	687b      	ldr	r3, [r7, #4]
 800b57c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800b57e:	4b1f      	ldr	r3, [pc, #124]	@ (800b5fc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b580:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b582:	0c1b      	lsrs	r3, r3, #16
 800b584:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b588:	ee07 3a90 	vmov	s15, r3
 800b58c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b590:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b594:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b598:	edd7 6a07 	vldr	s13, [r7, #28]
 800b59c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b5a0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b5a4:	ee17 2a90 	vmov	r2, s15
 800b5a8:	687b      	ldr	r3, [r7, #4]
 800b5aa:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800b5ac:	4b13      	ldr	r3, [pc, #76]	@ (800b5fc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b5ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b5b0:	0e1b      	lsrs	r3, r3, #24
 800b5b2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b5b6:	ee07 3a90 	vmov	s15, r3
 800b5ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b5be:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b5c2:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b5c6:	edd7 6a07 	vldr	s13, [r7, #28]
 800b5ca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b5ce:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b5d2:	ee17 2a90 	vmov	r2, s15
 800b5d6:	687b      	ldr	r3, [r7, #4]
 800b5d8:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800b5da:	e008      	b.n	800b5ee <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	2200      	movs	r2, #0
 800b5e0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800b5e2:	687b      	ldr	r3, [r7, #4]
 800b5e4:	2200      	movs	r2, #0
 800b5e6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800b5e8:	687b      	ldr	r3, [r7, #4]
 800b5ea:	2200      	movs	r2, #0
 800b5ec:	609a      	str	r2, [r3, #8]
}
 800b5ee:	bf00      	nop
 800b5f0:	3724      	adds	r7, #36	@ 0x24
 800b5f2:	46bd      	mov	sp, r7
 800b5f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5f8:	4770      	bx	lr
 800b5fa:	bf00      	nop
 800b5fc:	58024400 	.word	0x58024400
 800b600:	03d09000 	.word	0x03d09000
 800b604:	46000000 	.word	0x46000000
 800b608:	4c742400 	.word	0x4c742400
 800b60c:	4a742400 	.word	0x4a742400
 800b610:	4bb71b00 	.word	0x4bb71b00

0800b614 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800b614:	b480      	push	{r7}
 800b616:	b089      	sub	sp, #36	@ 0x24
 800b618:	af00      	add	r7, sp, #0
 800b61a:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800b61c:	4ba1      	ldr	r3, [pc, #644]	@ (800b8a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b61e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b620:	f003 0303 	and.w	r3, r3, #3
 800b624:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800b626:	4b9f      	ldr	r3, [pc, #636]	@ (800b8a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b628:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b62a:	0d1b      	lsrs	r3, r3, #20
 800b62c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b630:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800b632:	4b9c      	ldr	r3, [pc, #624]	@ (800b8a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b634:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b636:	0a1b      	lsrs	r3, r3, #8
 800b638:	f003 0301 	and.w	r3, r3, #1
 800b63c:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800b63e:	4b99      	ldr	r3, [pc, #612]	@ (800b8a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b640:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b642:	08db      	lsrs	r3, r3, #3
 800b644:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b648:	693a      	ldr	r2, [r7, #16]
 800b64a:	fb02 f303 	mul.w	r3, r2, r3
 800b64e:	ee07 3a90 	vmov	s15, r3
 800b652:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b656:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800b65a:	697b      	ldr	r3, [r7, #20]
 800b65c:	2b00      	cmp	r3, #0
 800b65e:	f000 8111 	beq.w	800b884 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800b662:	69bb      	ldr	r3, [r7, #24]
 800b664:	2b02      	cmp	r3, #2
 800b666:	f000 8083 	beq.w	800b770 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800b66a:	69bb      	ldr	r3, [r7, #24]
 800b66c:	2b02      	cmp	r3, #2
 800b66e:	f200 80a1 	bhi.w	800b7b4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800b672:	69bb      	ldr	r3, [r7, #24]
 800b674:	2b00      	cmp	r3, #0
 800b676:	d003      	beq.n	800b680 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800b678:	69bb      	ldr	r3, [r7, #24]
 800b67a:	2b01      	cmp	r3, #1
 800b67c:	d056      	beq.n	800b72c <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800b67e:	e099      	b.n	800b7b4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b680:	4b88      	ldr	r3, [pc, #544]	@ (800b8a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b682:	681b      	ldr	r3, [r3, #0]
 800b684:	f003 0320 	and.w	r3, r3, #32
 800b688:	2b00      	cmp	r3, #0
 800b68a:	d02d      	beq.n	800b6e8 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b68c:	4b85      	ldr	r3, [pc, #532]	@ (800b8a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b68e:	681b      	ldr	r3, [r3, #0]
 800b690:	08db      	lsrs	r3, r3, #3
 800b692:	f003 0303 	and.w	r3, r3, #3
 800b696:	4a84      	ldr	r2, [pc, #528]	@ (800b8a8 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800b698:	fa22 f303 	lsr.w	r3, r2, r3
 800b69c:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b69e:	68bb      	ldr	r3, [r7, #8]
 800b6a0:	ee07 3a90 	vmov	s15, r3
 800b6a4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b6a8:	697b      	ldr	r3, [r7, #20]
 800b6aa:	ee07 3a90 	vmov	s15, r3
 800b6ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b6b2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b6b6:	4b7b      	ldr	r3, [pc, #492]	@ (800b8a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b6b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b6ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b6be:	ee07 3a90 	vmov	s15, r3
 800b6c2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b6c6:	ed97 6a03 	vldr	s12, [r7, #12]
 800b6ca:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800b8ac <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b6ce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b6d2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b6d6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b6da:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b6de:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b6e2:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800b6e6:	e087      	b.n	800b7f8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b6e8:	697b      	ldr	r3, [r7, #20]
 800b6ea:	ee07 3a90 	vmov	s15, r3
 800b6ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b6f2:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800b8b0 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800b6f6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b6fa:	4b6a      	ldr	r3, [pc, #424]	@ (800b8a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b6fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b6fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b702:	ee07 3a90 	vmov	s15, r3
 800b706:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b70a:	ed97 6a03 	vldr	s12, [r7, #12]
 800b70e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800b8ac <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b712:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b716:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b71a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b71e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b722:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b726:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b72a:	e065      	b.n	800b7f8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b72c:	697b      	ldr	r3, [r7, #20]
 800b72e:	ee07 3a90 	vmov	s15, r3
 800b732:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b736:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800b8b4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800b73a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b73e:	4b59      	ldr	r3, [pc, #356]	@ (800b8a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b740:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b742:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b746:	ee07 3a90 	vmov	s15, r3
 800b74a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b74e:	ed97 6a03 	vldr	s12, [r7, #12]
 800b752:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800b8ac <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b756:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b75a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b75e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b762:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b766:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b76a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b76e:	e043      	b.n	800b7f8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b770:	697b      	ldr	r3, [r7, #20]
 800b772:	ee07 3a90 	vmov	s15, r3
 800b776:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b77a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800b8b8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800b77e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b782:	4b48      	ldr	r3, [pc, #288]	@ (800b8a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b784:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b786:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b78a:	ee07 3a90 	vmov	s15, r3
 800b78e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b792:	ed97 6a03 	vldr	s12, [r7, #12]
 800b796:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800b8ac <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b79a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b79e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b7a2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b7a6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b7aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b7ae:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b7b2:	e021      	b.n	800b7f8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b7b4:	697b      	ldr	r3, [r7, #20]
 800b7b6:	ee07 3a90 	vmov	s15, r3
 800b7ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b7be:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800b8b4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800b7c2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b7c6:	4b37      	ldr	r3, [pc, #220]	@ (800b8a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b7c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b7ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b7ce:	ee07 3a90 	vmov	s15, r3
 800b7d2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b7d6:	ed97 6a03 	vldr	s12, [r7, #12]
 800b7da:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800b8ac <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b7de:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b7e2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b7e6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b7ea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b7ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b7f2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b7f6:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800b7f8:	4b2a      	ldr	r3, [pc, #168]	@ (800b8a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b7fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b7fc:	0a5b      	lsrs	r3, r3, #9
 800b7fe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b802:	ee07 3a90 	vmov	s15, r3
 800b806:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b80a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b80e:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b812:	edd7 6a07 	vldr	s13, [r7, #28]
 800b816:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b81a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b81e:	ee17 2a90 	vmov	r2, s15
 800b822:	687b      	ldr	r3, [r7, #4]
 800b824:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800b826:	4b1f      	ldr	r3, [pc, #124]	@ (800b8a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b828:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b82a:	0c1b      	lsrs	r3, r3, #16
 800b82c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b830:	ee07 3a90 	vmov	s15, r3
 800b834:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b838:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b83c:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b840:	edd7 6a07 	vldr	s13, [r7, #28]
 800b844:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b848:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b84c:	ee17 2a90 	vmov	r2, s15
 800b850:	687b      	ldr	r3, [r7, #4]
 800b852:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800b854:	4b13      	ldr	r3, [pc, #76]	@ (800b8a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b856:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b858:	0e1b      	lsrs	r3, r3, #24
 800b85a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b85e:	ee07 3a90 	vmov	s15, r3
 800b862:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b866:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b86a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b86e:	edd7 6a07 	vldr	s13, [r7, #28]
 800b872:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b876:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b87a:	ee17 2a90 	vmov	r2, s15
 800b87e:	687b      	ldr	r3, [r7, #4]
 800b880:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800b882:	e008      	b.n	800b896 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800b884:	687b      	ldr	r3, [r7, #4]
 800b886:	2200      	movs	r2, #0
 800b888:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800b88a:	687b      	ldr	r3, [r7, #4]
 800b88c:	2200      	movs	r2, #0
 800b88e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800b890:	687b      	ldr	r3, [r7, #4]
 800b892:	2200      	movs	r2, #0
 800b894:	609a      	str	r2, [r3, #8]
}
 800b896:	bf00      	nop
 800b898:	3724      	adds	r7, #36	@ 0x24
 800b89a:	46bd      	mov	sp, r7
 800b89c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8a0:	4770      	bx	lr
 800b8a2:	bf00      	nop
 800b8a4:	58024400 	.word	0x58024400
 800b8a8:	03d09000 	.word	0x03d09000
 800b8ac:	46000000 	.word	0x46000000
 800b8b0:	4c742400 	.word	0x4c742400
 800b8b4:	4a742400 	.word	0x4a742400
 800b8b8:	4bb71b00 	.word	0x4bb71b00

0800b8bc <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 800b8bc:	b480      	push	{r7}
 800b8be:	b089      	sub	sp, #36	@ 0x24
 800b8c0:	af00      	add	r7, sp, #0
 800b8c2:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800b8c4:	4ba0      	ldr	r3, [pc, #640]	@ (800bb48 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b8c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b8c8:	f003 0303 	and.w	r3, r3, #3
 800b8cc:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800b8ce:	4b9e      	ldr	r3, [pc, #632]	@ (800bb48 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b8d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b8d2:	091b      	lsrs	r3, r3, #4
 800b8d4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b8d8:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800b8da:	4b9b      	ldr	r3, [pc, #620]	@ (800bb48 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b8dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b8de:	f003 0301 	and.w	r3, r3, #1
 800b8e2:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800b8e4:	4b98      	ldr	r3, [pc, #608]	@ (800bb48 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b8e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b8e8:	08db      	lsrs	r3, r3, #3
 800b8ea:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b8ee:	693a      	ldr	r2, [r7, #16]
 800b8f0:	fb02 f303 	mul.w	r3, r2, r3
 800b8f4:	ee07 3a90 	vmov	s15, r3
 800b8f8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b8fc:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800b900:	697b      	ldr	r3, [r7, #20]
 800b902:	2b00      	cmp	r3, #0
 800b904:	f000 8111 	beq.w	800bb2a <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800b908:	69bb      	ldr	r3, [r7, #24]
 800b90a:	2b02      	cmp	r3, #2
 800b90c:	f000 8083 	beq.w	800ba16 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 800b910:	69bb      	ldr	r3, [r7, #24]
 800b912:	2b02      	cmp	r3, #2
 800b914:	f200 80a1 	bhi.w	800ba5a <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800b918:	69bb      	ldr	r3, [r7, #24]
 800b91a:	2b00      	cmp	r3, #0
 800b91c:	d003      	beq.n	800b926 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800b91e:	69bb      	ldr	r3, [r7, #24]
 800b920:	2b01      	cmp	r3, #1
 800b922:	d056      	beq.n	800b9d2 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800b924:	e099      	b.n	800ba5a <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b926:	4b88      	ldr	r3, [pc, #544]	@ (800bb48 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b928:	681b      	ldr	r3, [r3, #0]
 800b92a:	f003 0320 	and.w	r3, r3, #32
 800b92e:	2b00      	cmp	r3, #0
 800b930:	d02d      	beq.n	800b98e <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b932:	4b85      	ldr	r3, [pc, #532]	@ (800bb48 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b934:	681b      	ldr	r3, [r3, #0]
 800b936:	08db      	lsrs	r3, r3, #3
 800b938:	f003 0303 	and.w	r3, r3, #3
 800b93c:	4a83      	ldr	r2, [pc, #524]	@ (800bb4c <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800b93e:	fa22 f303 	lsr.w	r3, r2, r3
 800b942:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b944:	68bb      	ldr	r3, [r7, #8]
 800b946:	ee07 3a90 	vmov	s15, r3
 800b94a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b94e:	697b      	ldr	r3, [r7, #20]
 800b950:	ee07 3a90 	vmov	s15, r3
 800b954:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b958:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b95c:	4b7a      	ldr	r3, [pc, #488]	@ (800bb48 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b95e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b960:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b964:	ee07 3a90 	vmov	s15, r3
 800b968:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b96c:	ed97 6a03 	vldr	s12, [r7, #12]
 800b970:	eddf 5a77 	vldr	s11, [pc, #476]	@ 800bb50 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b974:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b978:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b97c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b980:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b984:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b988:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800b98c:	e087      	b.n	800ba9e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b98e:	697b      	ldr	r3, [r7, #20]
 800b990:	ee07 3a90 	vmov	s15, r3
 800b994:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b998:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 800bb54 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800b99c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b9a0:	4b69      	ldr	r3, [pc, #420]	@ (800bb48 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b9a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b9a4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b9a8:	ee07 3a90 	vmov	s15, r3
 800b9ac:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b9b0:	ed97 6a03 	vldr	s12, [r7, #12]
 800b9b4:	eddf 5a66 	vldr	s11, [pc, #408]	@ 800bb50 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b9b8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b9bc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b9c0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b9c4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b9c8:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b9cc:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b9d0:	e065      	b.n	800ba9e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b9d2:	697b      	ldr	r3, [r7, #20]
 800b9d4:	ee07 3a90 	vmov	s15, r3
 800b9d8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b9dc:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 800bb58 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800b9e0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b9e4:	4b58      	ldr	r3, [pc, #352]	@ (800bb48 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b9e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b9e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b9ec:	ee07 3a90 	vmov	s15, r3
 800b9f0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b9f4:	ed97 6a03 	vldr	s12, [r7, #12]
 800b9f8:	eddf 5a55 	vldr	s11, [pc, #340]	@ 800bb50 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b9fc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ba00:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ba04:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ba08:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ba0c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ba10:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ba14:	e043      	b.n	800ba9e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ba16:	697b      	ldr	r3, [r7, #20]
 800ba18:	ee07 3a90 	vmov	s15, r3
 800ba1c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ba20:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 800bb5c <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800ba24:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ba28:	4b47      	ldr	r3, [pc, #284]	@ (800bb48 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ba2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ba2c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ba30:	ee07 3a90 	vmov	s15, r3
 800ba34:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ba38:	ed97 6a03 	vldr	s12, [r7, #12]
 800ba3c:	eddf 5a44 	vldr	s11, [pc, #272]	@ 800bb50 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800ba40:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ba44:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ba48:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ba4c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ba50:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ba54:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ba58:	e021      	b.n	800ba9e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ba5a:	697b      	ldr	r3, [r7, #20]
 800ba5c:	ee07 3a90 	vmov	s15, r3
 800ba60:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ba64:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800bb54 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800ba68:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ba6c:	4b36      	ldr	r3, [pc, #216]	@ (800bb48 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ba6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ba70:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ba74:	ee07 3a90 	vmov	s15, r3
 800ba78:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ba7c:	ed97 6a03 	vldr	s12, [r7, #12]
 800ba80:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800bb50 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800ba84:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ba88:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ba8c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ba90:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ba94:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ba98:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ba9c:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800ba9e:	4b2a      	ldr	r3, [pc, #168]	@ (800bb48 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800baa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800baa2:	0a5b      	lsrs	r3, r3, #9
 800baa4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800baa8:	ee07 3a90 	vmov	s15, r3
 800baac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bab0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800bab4:	ee37 7a87 	vadd.f32	s14, s15, s14
 800bab8:	edd7 6a07 	vldr	s13, [r7, #28]
 800babc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800bac0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800bac4:	ee17 2a90 	vmov	r2, s15
 800bac8:	687b      	ldr	r3, [r7, #4]
 800baca:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800bacc:	4b1e      	ldr	r3, [pc, #120]	@ (800bb48 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800bace:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bad0:	0c1b      	lsrs	r3, r3, #16
 800bad2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bad6:	ee07 3a90 	vmov	s15, r3
 800bada:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bade:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800bae2:	ee37 7a87 	vadd.f32	s14, s15, s14
 800bae6:	edd7 6a07 	vldr	s13, [r7, #28]
 800baea:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800baee:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800baf2:	ee17 2a90 	vmov	r2, s15
 800baf6:	687b      	ldr	r3, [r7, #4]
 800baf8:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800bafa:	4b13      	ldr	r3, [pc, #76]	@ (800bb48 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800bafc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bafe:	0e1b      	lsrs	r3, r3, #24
 800bb00:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bb04:	ee07 3a90 	vmov	s15, r3
 800bb08:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bb0c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800bb10:	ee37 7a87 	vadd.f32	s14, s15, s14
 800bb14:	edd7 6a07 	vldr	s13, [r7, #28]
 800bb18:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800bb1c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800bb20:	ee17 2a90 	vmov	r2, s15
 800bb24:	687b      	ldr	r3, [r7, #4]
 800bb26:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800bb28:	e008      	b.n	800bb3c <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800bb2a:	687b      	ldr	r3, [r7, #4]
 800bb2c:	2200      	movs	r2, #0
 800bb2e:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800bb30:	687b      	ldr	r3, [r7, #4]
 800bb32:	2200      	movs	r2, #0
 800bb34:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800bb36:	687b      	ldr	r3, [r7, #4]
 800bb38:	2200      	movs	r2, #0
 800bb3a:	609a      	str	r2, [r3, #8]
}
 800bb3c:	bf00      	nop
 800bb3e:	3724      	adds	r7, #36	@ 0x24
 800bb40:	46bd      	mov	sp, r7
 800bb42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb46:	4770      	bx	lr
 800bb48:	58024400 	.word	0x58024400
 800bb4c:	03d09000 	.word	0x03d09000
 800bb50:	46000000 	.word	0x46000000
 800bb54:	4c742400 	.word	0x4c742400
 800bb58:	4a742400 	.word	0x4a742400
 800bb5c:	4bb71b00 	.word	0x4bb71b00

0800bb60 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800bb60:	b580      	push	{r7, lr}
 800bb62:	b084      	sub	sp, #16
 800bb64:	af00      	add	r7, sp, #0
 800bb66:	6078      	str	r0, [r7, #4]
 800bb68:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800bb6a:	2300      	movs	r3, #0
 800bb6c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800bb6e:	4b53      	ldr	r3, [pc, #332]	@ (800bcbc <RCCEx_PLL2_Config+0x15c>)
 800bb70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bb72:	f003 0303 	and.w	r3, r3, #3
 800bb76:	2b03      	cmp	r3, #3
 800bb78:	d101      	bne.n	800bb7e <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800bb7a:	2301      	movs	r3, #1
 800bb7c:	e099      	b.n	800bcb2 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800bb7e:	4b4f      	ldr	r3, [pc, #316]	@ (800bcbc <RCCEx_PLL2_Config+0x15c>)
 800bb80:	681b      	ldr	r3, [r3, #0]
 800bb82:	4a4e      	ldr	r2, [pc, #312]	@ (800bcbc <RCCEx_PLL2_Config+0x15c>)
 800bb84:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800bb88:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800bb8a:	f7f6 ff79 	bl	8002a80 <HAL_GetTick>
 800bb8e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800bb90:	e008      	b.n	800bba4 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800bb92:	f7f6 ff75 	bl	8002a80 <HAL_GetTick>
 800bb96:	4602      	mov	r2, r0
 800bb98:	68bb      	ldr	r3, [r7, #8]
 800bb9a:	1ad3      	subs	r3, r2, r3
 800bb9c:	2b02      	cmp	r3, #2
 800bb9e:	d901      	bls.n	800bba4 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800bba0:	2303      	movs	r3, #3
 800bba2:	e086      	b.n	800bcb2 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800bba4:	4b45      	ldr	r3, [pc, #276]	@ (800bcbc <RCCEx_PLL2_Config+0x15c>)
 800bba6:	681b      	ldr	r3, [r3, #0]
 800bba8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800bbac:	2b00      	cmp	r3, #0
 800bbae:	d1f0      	bne.n	800bb92 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800bbb0:	4b42      	ldr	r3, [pc, #264]	@ (800bcbc <RCCEx_PLL2_Config+0x15c>)
 800bbb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bbb4:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800bbb8:	687b      	ldr	r3, [r7, #4]
 800bbba:	681b      	ldr	r3, [r3, #0]
 800bbbc:	031b      	lsls	r3, r3, #12
 800bbbe:	493f      	ldr	r1, [pc, #252]	@ (800bcbc <RCCEx_PLL2_Config+0x15c>)
 800bbc0:	4313      	orrs	r3, r2
 800bbc2:	628b      	str	r3, [r1, #40]	@ 0x28
 800bbc4:	687b      	ldr	r3, [r7, #4]
 800bbc6:	685b      	ldr	r3, [r3, #4]
 800bbc8:	3b01      	subs	r3, #1
 800bbca:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800bbce:	687b      	ldr	r3, [r7, #4]
 800bbd0:	689b      	ldr	r3, [r3, #8]
 800bbd2:	3b01      	subs	r3, #1
 800bbd4:	025b      	lsls	r3, r3, #9
 800bbd6:	b29b      	uxth	r3, r3
 800bbd8:	431a      	orrs	r2, r3
 800bbda:	687b      	ldr	r3, [r7, #4]
 800bbdc:	68db      	ldr	r3, [r3, #12]
 800bbde:	3b01      	subs	r3, #1
 800bbe0:	041b      	lsls	r3, r3, #16
 800bbe2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800bbe6:	431a      	orrs	r2, r3
 800bbe8:	687b      	ldr	r3, [r7, #4]
 800bbea:	691b      	ldr	r3, [r3, #16]
 800bbec:	3b01      	subs	r3, #1
 800bbee:	061b      	lsls	r3, r3, #24
 800bbf0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800bbf4:	4931      	ldr	r1, [pc, #196]	@ (800bcbc <RCCEx_PLL2_Config+0x15c>)
 800bbf6:	4313      	orrs	r3, r2
 800bbf8:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800bbfa:	4b30      	ldr	r3, [pc, #192]	@ (800bcbc <RCCEx_PLL2_Config+0x15c>)
 800bbfc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bbfe:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800bc02:	687b      	ldr	r3, [r7, #4]
 800bc04:	695b      	ldr	r3, [r3, #20]
 800bc06:	492d      	ldr	r1, [pc, #180]	@ (800bcbc <RCCEx_PLL2_Config+0x15c>)
 800bc08:	4313      	orrs	r3, r2
 800bc0a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800bc0c:	4b2b      	ldr	r3, [pc, #172]	@ (800bcbc <RCCEx_PLL2_Config+0x15c>)
 800bc0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bc10:	f023 0220 	bic.w	r2, r3, #32
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	699b      	ldr	r3, [r3, #24]
 800bc18:	4928      	ldr	r1, [pc, #160]	@ (800bcbc <RCCEx_PLL2_Config+0x15c>)
 800bc1a:	4313      	orrs	r3, r2
 800bc1c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800bc1e:	4b27      	ldr	r3, [pc, #156]	@ (800bcbc <RCCEx_PLL2_Config+0x15c>)
 800bc20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bc22:	4a26      	ldr	r2, [pc, #152]	@ (800bcbc <RCCEx_PLL2_Config+0x15c>)
 800bc24:	f023 0310 	bic.w	r3, r3, #16
 800bc28:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800bc2a:	4b24      	ldr	r3, [pc, #144]	@ (800bcbc <RCCEx_PLL2_Config+0x15c>)
 800bc2c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800bc2e:	4b24      	ldr	r3, [pc, #144]	@ (800bcc0 <RCCEx_PLL2_Config+0x160>)
 800bc30:	4013      	ands	r3, r2
 800bc32:	687a      	ldr	r2, [r7, #4]
 800bc34:	69d2      	ldr	r2, [r2, #28]
 800bc36:	00d2      	lsls	r2, r2, #3
 800bc38:	4920      	ldr	r1, [pc, #128]	@ (800bcbc <RCCEx_PLL2_Config+0x15c>)
 800bc3a:	4313      	orrs	r3, r2
 800bc3c:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800bc3e:	4b1f      	ldr	r3, [pc, #124]	@ (800bcbc <RCCEx_PLL2_Config+0x15c>)
 800bc40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bc42:	4a1e      	ldr	r2, [pc, #120]	@ (800bcbc <RCCEx_PLL2_Config+0x15c>)
 800bc44:	f043 0310 	orr.w	r3, r3, #16
 800bc48:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800bc4a:	683b      	ldr	r3, [r7, #0]
 800bc4c:	2b00      	cmp	r3, #0
 800bc4e:	d106      	bne.n	800bc5e <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800bc50:	4b1a      	ldr	r3, [pc, #104]	@ (800bcbc <RCCEx_PLL2_Config+0x15c>)
 800bc52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bc54:	4a19      	ldr	r2, [pc, #100]	@ (800bcbc <RCCEx_PLL2_Config+0x15c>)
 800bc56:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800bc5a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800bc5c:	e00f      	b.n	800bc7e <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800bc5e:	683b      	ldr	r3, [r7, #0]
 800bc60:	2b01      	cmp	r3, #1
 800bc62:	d106      	bne.n	800bc72 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800bc64:	4b15      	ldr	r3, [pc, #84]	@ (800bcbc <RCCEx_PLL2_Config+0x15c>)
 800bc66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bc68:	4a14      	ldr	r2, [pc, #80]	@ (800bcbc <RCCEx_PLL2_Config+0x15c>)
 800bc6a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800bc6e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800bc70:	e005      	b.n	800bc7e <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800bc72:	4b12      	ldr	r3, [pc, #72]	@ (800bcbc <RCCEx_PLL2_Config+0x15c>)
 800bc74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bc76:	4a11      	ldr	r2, [pc, #68]	@ (800bcbc <RCCEx_PLL2_Config+0x15c>)
 800bc78:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800bc7c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800bc7e:	4b0f      	ldr	r3, [pc, #60]	@ (800bcbc <RCCEx_PLL2_Config+0x15c>)
 800bc80:	681b      	ldr	r3, [r3, #0]
 800bc82:	4a0e      	ldr	r2, [pc, #56]	@ (800bcbc <RCCEx_PLL2_Config+0x15c>)
 800bc84:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800bc88:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800bc8a:	f7f6 fef9 	bl	8002a80 <HAL_GetTick>
 800bc8e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800bc90:	e008      	b.n	800bca4 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800bc92:	f7f6 fef5 	bl	8002a80 <HAL_GetTick>
 800bc96:	4602      	mov	r2, r0
 800bc98:	68bb      	ldr	r3, [r7, #8]
 800bc9a:	1ad3      	subs	r3, r2, r3
 800bc9c:	2b02      	cmp	r3, #2
 800bc9e:	d901      	bls.n	800bca4 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800bca0:	2303      	movs	r3, #3
 800bca2:	e006      	b.n	800bcb2 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800bca4:	4b05      	ldr	r3, [pc, #20]	@ (800bcbc <RCCEx_PLL2_Config+0x15c>)
 800bca6:	681b      	ldr	r3, [r3, #0]
 800bca8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800bcac:	2b00      	cmp	r3, #0
 800bcae:	d0f0      	beq.n	800bc92 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800bcb0:	7bfb      	ldrb	r3, [r7, #15]
}
 800bcb2:	4618      	mov	r0, r3
 800bcb4:	3710      	adds	r7, #16
 800bcb6:	46bd      	mov	sp, r7
 800bcb8:	bd80      	pop	{r7, pc}
 800bcba:	bf00      	nop
 800bcbc:	58024400 	.word	0x58024400
 800bcc0:	ffff0007 	.word	0xffff0007

0800bcc4 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800bcc4:	b580      	push	{r7, lr}
 800bcc6:	b084      	sub	sp, #16
 800bcc8:	af00      	add	r7, sp, #0
 800bcca:	6078      	str	r0, [r7, #4]
 800bccc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800bcce:	2300      	movs	r3, #0
 800bcd0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800bcd2:	4b53      	ldr	r3, [pc, #332]	@ (800be20 <RCCEx_PLL3_Config+0x15c>)
 800bcd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bcd6:	f003 0303 	and.w	r3, r3, #3
 800bcda:	2b03      	cmp	r3, #3
 800bcdc:	d101      	bne.n	800bce2 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800bcde:	2301      	movs	r3, #1
 800bce0:	e099      	b.n	800be16 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800bce2:	4b4f      	ldr	r3, [pc, #316]	@ (800be20 <RCCEx_PLL3_Config+0x15c>)
 800bce4:	681b      	ldr	r3, [r3, #0]
 800bce6:	4a4e      	ldr	r2, [pc, #312]	@ (800be20 <RCCEx_PLL3_Config+0x15c>)
 800bce8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800bcec:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800bcee:	f7f6 fec7 	bl	8002a80 <HAL_GetTick>
 800bcf2:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800bcf4:	e008      	b.n	800bd08 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800bcf6:	f7f6 fec3 	bl	8002a80 <HAL_GetTick>
 800bcfa:	4602      	mov	r2, r0
 800bcfc:	68bb      	ldr	r3, [r7, #8]
 800bcfe:	1ad3      	subs	r3, r2, r3
 800bd00:	2b02      	cmp	r3, #2
 800bd02:	d901      	bls.n	800bd08 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800bd04:	2303      	movs	r3, #3
 800bd06:	e086      	b.n	800be16 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800bd08:	4b45      	ldr	r3, [pc, #276]	@ (800be20 <RCCEx_PLL3_Config+0x15c>)
 800bd0a:	681b      	ldr	r3, [r3, #0]
 800bd0c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800bd10:	2b00      	cmp	r3, #0
 800bd12:	d1f0      	bne.n	800bcf6 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800bd14:	4b42      	ldr	r3, [pc, #264]	@ (800be20 <RCCEx_PLL3_Config+0x15c>)
 800bd16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bd18:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800bd1c:	687b      	ldr	r3, [r7, #4]
 800bd1e:	681b      	ldr	r3, [r3, #0]
 800bd20:	051b      	lsls	r3, r3, #20
 800bd22:	493f      	ldr	r1, [pc, #252]	@ (800be20 <RCCEx_PLL3_Config+0x15c>)
 800bd24:	4313      	orrs	r3, r2
 800bd26:	628b      	str	r3, [r1, #40]	@ 0x28
 800bd28:	687b      	ldr	r3, [r7, #4]
 800bd2a:	685b      	ldr	r3, [r3, #4]
 800bd2c:	3b01      	subs	r3, #1
 800bd2e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800bd32:	687b      	ldr	r3, [r7, #4]
 800bd34:	689b      	ldr	r3, [r3, #8]
 800bd36:	3b01      	subs	r3, #1
 800bd38:	025b      	lsls	r3, r3, #9
 800bd3a:	b29b      	uxth	r3, r3
 800bd3c:	431a      	orrs	r2, r3
 800bd3e:	687b      	ldr	r3, [r7, #4]
 800bd40:	68db      	ldr	r3, [r3, #12]
 800bd42:	3b01      	subs	r3, #1
 800bd44:	041b      	lsls	r3, r3, #16
 800bd46:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800bd4a:	431a      	orrs	r2, r3
 800bd4c:	687b      	ldr	r3, [r7, #4]
 800bd4e:	691b      	ldr	r3, [r3, #16]
 800bd50:	3b01      	subs	r3, #1
 800bd52:	061b      	lsls	r3, r3, #24
 800bd54:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800bd58:	4931      	ldr	r1, [pc, #196]	@ (800be20 <RCCEx_PLL3_Config+0x15c>)
 800bd5a:	4313      	orrs	r3, r2
 800bd5c:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800bd5e:	4b30      	ldr	r3, [pc, #192]	@ (800be20 <RCCEx_PLL3_Config+0x15c>)
 800bd60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bd62:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800bd66:	687b      	ldr	r3, [r7, #4]
 800bd68:	695b      	ldr	r3, [r3, #20]
 800bd6a:	492d      	ldr	r1, [pc, #180]	@ (800be20 <RCCEx_PLL3_Config+0x15c>)
 800bd6c:	4313      	orrs	r3, r2
 800bd6e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800bd70:	4b2b      	ldr	r3, [pc, #172]	@ (800be20 <RCCEx_PLL3_Config+0x15c>)
 800bd72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bd74:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800bd78:	687b      	ldr	r3, [r7, #4]
 800bd7a:	699b      	ldr	r3, [r3, #24]
 800bd7c:	4928      	ldr	r1, [pc, #160]	@ (800be20 <RCCEx_PLL3_Config+0x15c>)
 800bd7e:	4313      	orrs	r3, r2
 800bd80:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800bd82:	4b27      	ldr	r3, [pc, #156]	@ (800be20 <RCCEx_PLL3_Config+0x15c>)
 800bd84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bd86:	4a26      	ldr	r2, [pc, #152]	@ (800be20 <RCCEx_PLL3_Config+0x15c>)
 800bd88:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800bd8c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800bd8e:	4b24      	ldr	r3, [pc, #144]	@ (800be20 <RCCEx_PLL3_Config+0x15c>)
 800bd90:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800bd92:	4b24      	ldr	r3, [pc, #144]	@ (800be24 <RCCEx_PLL3_Config+0x160>)
 800bd94:	4013      	ands	r3, r2
 800bd96:	687a      	ldr	r2, [r7, #4]
 800bd98:	69d2      	ldr	r2, [r2, #28]
 800bd9a:	00d2      	lsls	r2, r2, #3
 800bd9c:	4920      	ldr	r1, [pc, #128]	@ (800be20 <RCCEx_PLL3_Config+0x15c>)
 800bd9e:	4313      	orrs	r3, r2
 800bda0:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800bda2:	4b1f      	ldr	r3, [pc, #124]	@ (800be20 <RCCEx_PLL3_Config+0x15c>)
 800bda4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bda6:	4a1e      	ldr	r2, [pc, #120]	@ (800be20 <RCCEx_PLL3_Config+0x15c>)
 800bda8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800bdac:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800bdae:	683b      	ldr	r3, [r7, #0]
 800bdb0:	2b00      	cmp	r3, #0
 800bdb2:	d106      	bne.n	800bdc2 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800bdb4:	4b1a      	ldr	r3, [pc, #104]	@ (800be20 <RCCEx_PLL3_Config+0x15c>)
 800bdb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bdb8:	4a19      	ldr	r2, [pc, #100]	@ (800be20 <RCCEx_PLL3_Config+0x15c>)
 800bdba:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800bdbe:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800bdc0:	e00f      	b.n	800bde2 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800bdc2:	683b      	ldr	r3, [r7, #0]
 800bdc4:	2b01      	cmp	r3, #1
 800bdc6:	d106      	bne.n	800bdd6 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800bdc8:	4b15      	ldr	r3, [pc, #84]	@ (800be20 <RCCEx_PLL3_Config+0x15c>)
 800bdca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bdcc:	4a14      	ldr	r2, [pc, #80]	@ (800be20 <RCCEx_PLL3_Config+0x15c>)
 800bdce:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800bdd2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800bdd4:	e005      	b.n	800bde2 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800bdd6:	4b12      	ldr	r3, [pc, #72]	@ (800be20 <RCCEx_PLL3_Config+0x15c>)
 800bdd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bdda:	4a11      	ldr	r2, [pc, #68]	@ (800be20 <RCCEx_PLL3_Config+0x15c>)
 800bddc:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800bde0:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800bde2:	4b0f      	ldr	r3, [pc, #60]	@ (800be20 <RCCEx_PLL3_Config+0x15c>)
 800bde4:	681b      	ldr	r3, [r3, #0]
 800bde6:	4a0e      	ldr	r2, [pc, #56]	@ (800be20 <RCCEx_PLL3_Config+0x15c>)
 800bde8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800bdec:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800bdee:	f7f6 fe47 	bl	8002a80 <HAL_GetTick>
 800bdf2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800bdf4:	e008      	b.n	800be08 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800bdf6:	f7f6 fe43 	bl	8002a80 <HAL_GetTick>
 800bdfa:	4602      	mov	r2, r0
 800bdfc:	68bb      	ldr	r3, [r7, #8]
 800bdfe:	1ad3      	subs	r3, r2, r3
 800be00:	2b02      	cmp	r3, #2
 800be02:	d901      	bls.n	800be08 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800be04:	2303      	movs	r3, #3
 800be06:	e006      	b.n	800be16 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800be08:	4b05      	ldr	r3, [pc, #20]	@ (800be20 <RCCEx_PLL3_Config+0x15c>)
 800be0a:	681b      	ldr	r3, [r3, #0]
 800be0c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800be10:	2b00      	cmp	r3, #0
 800be12:	d0f0      	beq.n	800bdf6 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800be14:	7bfb      	ldrb	r3, [r7, #15]
}
 800be16:	4618      	mov	r0, r3
 800be18:	3710      	adds	r7, #16
 800be1a:	46bd      	mov	sp, r7
 800be1c:	bd80      	pop	{r7, pc}
 800be1e:	bf00      	nop
 800be20:	58024400 	.word	0x58024400
 800be24:	ffff0007 	.word	0xffff0007

0800be28 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 800be28:	b580      	push	{r7, lr}
 800be2a:	b08a      	sub	sp, #40	@ 0x28
 800be2c:	af00      	add	r7, sp, #0
 800be2e:	6078      	str	r0, [r7, #4]
  uint32_t speedgrade;
  uint32_t unitsize;
  uint32_t tickstart;

  /* Check the SD handle allocation */
  if (hsd == NULL)
 800be30:	687b      	ldr	r3, [r7, #4]
 800be32:	2b00      	cmp	r3, #0
 800be34:	d101      	bne.n	800be3a <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800be36:	2301      	movs	r3, #1
 800be38:	e075      	b.n	800bf26 <HAL_SD_Init+0xfe>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if (hsd->State == HAL_SD_STATE_RESET)
 800be3a:	687b      	ldr	r3, [r7, #4]
 800be3c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800be40:	b2db      	uxtb	r3, r3
 800be42:	2b00      	cmp	r3, #0
 800be44:	d105      	bne.n	800be52 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800be46:	687b      	ldr	r3, [r7, #4]
 800be48:	2200      	movs	r2, #0
 800be4a:	761a      	strb	r2, [r3, #24]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 800be4c:	6878      	ldr	r0, [r7, #4]
 800be4e:	f7f6 fa75 	bl	800233c <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_PROGRAMMING;
 800be52:	687b      	ldr	r3, [r7, #4]
 800be54:	2204      	movs	r2, #4
 800be56:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800be5a:	6878      	ldr	r0, [r7, #4]
 800be5c:	f000 f868 	bl	800bf30 <HAL_SD_InitCard>
 800be60:	4603      	mov	r3, r0
 800be62:	2b00      	cmp	r3, #0
 800be64:	d001      	beq.n	800be6a <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800be66:	2301      	movs	r3, #1
 800be68:	e05d      	b.n	800bf26 <HAL_SD_Init+0xfe>
  }

  if (HAL_SD_GetCardStatus(hsd, &CardStatus) != HAL_OK)
 800be6a:	f107 0308 	add.w	r3, r7, #8
 800be6e:	4619      	mov	r1, r3
 800be70:	6878      	ldr	r0, [r7, #4]
 800be72:	f000 fdaf 	bl	800c9d4 <HAL_SD_GetCardStatus>
 800be76:	4603      	mov	r3, r0
 800be78:	2b00      	cmp	r3, #0
 800be7a:	d001      	beq.n	800be80 <HAL_SD_Init+0x58>
  {
    return HAL_ERROR;
 800be7c:	2301      	movs	r3, #1
 800be7e:	e052      	b.n	800bf26 <HAL_SD_Init+0xfe>
  }
  /* Get Initial Card Speed from Card Status*/
  speedgrade = CardStatus.UhsSpeedGrade;
 800be80:	7e3b      	ldrb	r3, [r7, #24]
 800be82:	b2db      	uxtb	r3, r3
 800be84:	627b      	str	r3, [r7, #36]	@ 0x24
  unitsize = CardStatus.UhsAllocationUnitSize;
 800be86:	7e7b      	ldrb	r3, [r7, #25]
 800be88:	b2db      	uxtb	r3, r3
 800be8a:	623b      	str	r3, [r7, #32]
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
 800be8c:	687b      	ldr	r3, [r7, #4]
 800be8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800be90:	2b01      	cmp	r3, #1
 800be92:	d10a      	bne.n	800beaa <HAL_SD_Init+0x82>
 800be94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be96:	2b00      	cmp	r3, #0
 800be98:	d102      	bne.n	800bea0 <HAL_SD_Init+0x78>
 800be9a:	6a3b      	ldr	r3, [r7, #32]
 800be9c:	2b00      	cmp	r3, #0
 800be9e:	d004      	beq.n	800beaa <HAL_SD_Init+0x82>
  {
    hsd->SdCard.CardSpeed = CARD_ULTRA_HIGH_SPEED;
 800bea0:	687b      	ldr	r3, [r7, #4]
 800bea2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800bea6:	659a      	str	r2, [r3, #88]	@ 0x58
 800bea8:	e00b      	b.n	800bec2 <HAL_SD_Init+0x9a>
  }
  else
  {
    if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800beaa:	687b      	ldr	r3, [r7, #4]
 800beac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800beae:	2b01      	cmp	r3, #1
 800beb0:	d104      	bne.n	800bebc <HAL_SD_Init+0x94>
    {
      hsd->SdCard.CardSpeed  = CARD_HIGH_SPEED;
 800beb2:	687b      	ldr	r3, [r7, #4]
 800beb4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800beb8:	659a      	str	r2, [r3, #88]	@ 0x58
 800beba:	e002      	b.n	800bec2 <HAL_SD_Init+0x9a>
    }
    else
    {
      hsd->SdCard.CardSpeed  = CARD_NORMAL_SPEED;
 800bebc:	687b      	ldr	r3, [r7, #4]
 800bebe:	2200      	movs	r2, #0
 800bec0:	659a      	str	r2, [r3, #88]	@ 0x58
    }

  }
  /* Configure the bus wide */
  if (HAL_SD_ConfigWideBusOperation(hsd, hsd->Init.BusWide) != HAL_OK)
 800bec2:	687b      	ldr	r3, [r7, #4]
 800bec4:	68db      	ldr	r3, [r3, #12]
 800bec6:	4619      	mov	r1, r3
 800bec8:	6878      	ldr	r0, [r7, #4]
 800beca:	f000 fe6d 	bl	800cba8 <HAL_SD_ConfigWideBusOperation>
 800bece:	4603      	mov	r3, r0
 800bed0:	2b00      	cmp	r3, #0
 800bed2:	d001      	beq.n	800bed8 <HAL_SD_Init+0xb0>
  {
    return HAL_ERROR;
 800bed4:	2301      	movs	r3, #1
 800bed6:	e026      	b.n	800bf26 <HAL_SD_Init+0xfe>
  }

  /* Verify that SD card is ready to use after Initialization */
  tickstart = HAL_GetTick();
 800bed8:	f7f6 fdd2 	bl	8002a80 <HAL_GetTick>
 800bedc:	61f8      	str	r0, [r7, #28]
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 800bede:	e011      	b.n	800bf04 <HAL_SD_Init+0xdc>
  {
    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800bee0:	f7f6 fdce 	bl	8002a80 <HAL_GetTick>
 800bee4:	4602      	mov	r2, r0
 800bee6:	69fb      	ldr	r3, [r7, #28]
 800bee8:	1ad3      	subs	r3, r2, r3
 800beea:	f1b3 3fff 	cmp.w	r3, #4294967295
 800beee:	d109      	bne.n	800bf04 <HAL_SD_Init+0xdc>
    {
      hsd->ErrorCode = HAL_SD_ERROR_TIMEOUT;
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800bef6:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 800bef8:	687b      	ldr	r3, [r7, #4]
 800befa:	2201      	movs	r2, #1
 800befc:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      return HAL_TIMEOUT;
 800bf00:	2303      	movs	r3, #3
 800bf02:	e010      	b.n	800bf26 <HAL_SD_Init+0xfe>
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 800bf04:	6878      	ldr	r0, [r7, #4]
 800bf06:	f000 ff61 	bl	800cdcc <HAL_SD_GetCardState>
 800bf0a:	4603      	mov	r3, r0
 800bf0c:	2b04      	cmp	r3, #4
 800bf0e:	d1e7      	bne.n	800bee0 <HAL_SD_Init+0xb8>
    }
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800bf10:	687b      	ldr	r3, [r7, #4]
 800bf12:	2200      	movs	r2, #0
 800bf14:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 800bf16:	687b      	ldr	r3, [r7, #4]
 800bf18:	2200      	movs	r2, #0
 800bf1a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800bf1c:	687b      	ldr	r3, [r7, #4]
 800bf1e:	2201      	movs	r2, #1
 800bf20:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return HAL_OK;
 800bf24:	2300      	movs	r3, #0
}
 800bf26:	4618      	mov	r0, r3
 800bf28:	3728      	adds	r7, #40	@ 0x28
 800bf2a:	46bd      	mov	sp, r7
 800bf2c:	bd80      	pop	{r7, pc}
	...

0800bf30 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 800bf30:	b590      	push	{r4, r7, lr}
 800bf32:	b08d      	sub	sp, #52	@ 0x34
 800bf34:	af02      	add	r7, sp, #8
 800bf36:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  uint32_t sdmmc_clk;

  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 800bf38:	2300      	movs	r3, #0
 800bf3a:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 800bf3c:	2300      	movs	r3, #0
 800bf3e:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 800bf40:	2300      	movs	r3, #0
 800bf42:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 800bf44:	2300      	movs	r3, #0
 800bf46:	61bb      	str	r3, [r7, #24]

  /* Init Clock should be less or equal to 400Khz*/
  sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 800bf48:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 800bf4c:	f04f 0100 	mov.w	r1, #0
 800bf50:	f7fe fd24 	bl	800a99c <HAL_RCCEx_GetPeriphCLKFreq>
 800bf54:	6278      	str	r0, [r7, #36]	@ 0x24
  if (sdmmc_clk == 0U)
 800bf56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf58:	2b00      	cmp	r3, #0
 800bf5a:	d109      	bne.n	800bf70 <HAL_SD_InitCard+0x40>
  {
    hsd->State = HAL_SD_STATE_READY;
 800bf5c:	687b      	ldr	r3, [r7, #4]
 800bf5e:	2201      	movs	r2, #1
 800bf60:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode = SDMMC_ERROR_INVALID_PARAMETER;
 800bf64:	687b      	ldr	r3, [r7, #4]
 800bf66:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800bf6a:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800bf6c:	2301      	movs	r3, #1
 800bf6e:	e070      	b.n	800c052 <HAL_SD_InitCard+0x122>
  }
  Init.ClockDiv = sdmmc_clk / (2U * SD_INIT_FREQ);
 800bf70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf72:	0a1b      	lsrs	r3, r3, #8
 800bf74:	4a39      	ldr	r2, [pc, #228]	@ (800c05c <HAL_SD_InitCard+0x12c>)
 800bf76:	fba2 2303 	umull	r2, r3, r2, r3
 800bf7a:	091b      	lsrs	r3, r3, #4
 800bf7c:	61fb      	str	r3, [r7, #28]
  /* Set Transceiver polarity */
  hsd->Instance->POWER |= SDMMC_POWER_DIRPOL;
#endif /* USE_SD_TRANSCEIVER  */

  /* Initialize SDMMC peripheral interface with default configuration */
  (void)SDMMC_Init(hsd->Instance, Init);
 800bf7e:	687b      	ldr	r3, [r7, #4]
 800bf80:	681c      	ldr	r4, [r3, #0]
 800bf82:	466a      	mov	r2, sp
 800bf84:	f107 0318 	add.w	r3, r7, #24
 800bf88:	e893 0003 	ldmia.w	r3, {r0, r1}
 800bf8c:	e882 0003 	stmia.w	r2, {r0, r1}
 800bf90:	f107 030c 	add.w	r3, r7, #12
 800bf94:	cb0e      	ldmia	r3, {r1, r2, r3}
 800bf96:	4620      	mov	r0, r4
 800bf98:	f003 fffe 	bl	800ff98 <SDMMC_Init>

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 800bf9c:	687b      	ldr	r3, [r7, #4]
 800bf9e:	681b      	ldr	r3, [r3, #0]
 800bfa0:	4618      	mov	r0, r3
 800bfa2:	f004 f841 	bl	8010028 <SDMMC_PowerState_ON>

  /* wait 74 Cycles: required power up waiting time before starting
     the SD initialization sequence */
  if (Init.ClockDiv != 0U)
 800bfa6:	69fb      	ldr	r3, [r7, #28]
 800bfa8:	2b00      	cmp	r3, #0
 800bfaa:	d005      	beq.n	800bfb8 <HAL_SD_InitCard+0x88>
  {
    sdmmc_clk = sdmmc_clk / (2U * Init.ClockDiv);
 800bfac:	69fb      	ldr	r3, [r7, #28]
 800bfae:	005b      	lsls	r3, r3, #1
 800bfb0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bfb2:	fbb2 f3f3 	udiv	r3, r2, r3
 800bfb6:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  if (sdmmc_clk != 0U)
 800bfb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bfba:	2b00      	cmp	r3, #0
 800bfbc:	d007      	beq.n	800bfce <HAL_SD_InitCard+0x9e>
  {
    HAL_Delay(1U + (74U * 1000U / (sdmmc_clk)));
 800bfbe:	4a28      	ldr	r2, [pc, #160]	@ (800c060 <HAL_SD_InitCard+0x130>)
 800bfc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bfc2:	fbb2 f3f3 	udiv	r3, r2, r3
 800bfc6:	3301      	adds	r3, #1
 800bfc8:	4618      	mov	r0, r3
 800bfca:	f7f6 fd65 	bl	8002a98 <HAL_Delay>
  }

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800bfce:	6878      	ldr	r0, [r7, #4]
 800bfd0:	f000 ffea 	bl	800cfa8 <SD_PowerON>
 800bfd4:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800bfd6:	6a3b      	ldr	r3, [r7, #32]
 800bfd8:	2b00      	cmp	r3, #0
 800bfda:	d00b      	beq.n	800bff4 <HAL_SD_InitCard+0xc4>
  {
    hsd->State = HAL_SD_STATE_READY;
 800bfdc:	687b      	ldr	r3, [r7, #4]
 800bfde:	2201      	movs	r2, #1
 800bfe0:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode |= errorstate;
 800bfe4:	687b      	ldr	r3, [r7, #4]
 800bfe6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800bfe8:	6a3b      	ldr	r3, [r7, #32]
 800bfea:	431a      	orrs	r2, r3
 800bfec:	687b      	ldr	r3, [r7, #4]
 800bfee:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800bff0:	2301      	movs	r3, #1
 800bff2:	e02e      	b.n	800c052 <HAL_SD_InitCard+0x122>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 800bff4:	6878      	ldr	r0, [r7, #4]
 800bff6:	f000 ff09 	bl	800ce0c <SD_InitCard>
 800bffa:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800bffc:	6a3b      	ldr	r3, [r7, #32]
 800bffe:	2b00      	cmp	r3, #0
 800c000:	d00b      	beq.n	800c01a <HAL_SD_InitCard+0xea>
  {
    hsd->State = HAL_SD_STATE_READY;
 800c002:	687b      	ldr	r3, [r7, #4]
 800c004:	2201      	movs	r2, #1
 800c006:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode |= errorstate;
 800c00a:	687b      	ldr	r3, [r7, #4]
 800c00c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c00e:	6a3b      	ldr	r3, [r7, #32]
 800c010:	431a      	orrs	r2, r3
 800c012:	687b      	ldr	r3, [r7, #4]
 800c014:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800c016:	2301      	movs	r3, #1
 800c018:	e01b      	b.n	800c052 <HAL_SD_InitCard+0x122>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800c01a:	687b      	ldr	r3, [r7, #4]
 800c01c:	681b      	ldr	r3, [r3, #0]
 800c01e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800c022:	4618      	mov	r0, r3
 800c024:	f004 f896 	bl	8010154 <SDMMC_CmdBlockLength>
 800c028:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800c02a:	6a3b      	ldr	r3, [r7, #32]
 800c02c:	2b00      	cmp	r3, #0
 800c02e:	d00f      	beq.n	800c050 <HAL_SD_InitCard+0x120>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800c030:	687b      	ldr	r3, [r7, #4]
 800c032:	681b      	ldr	r3, [r3, #0]
 800c034:	4a0b      	ldr	r2, [pc, #44]	@ (800c064 <HAL_SD_InitCard+0x134>)
 800c036:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 800c038:	687b      	ldr	r3, [r7, #4]
 800c03a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c03c:	6a3b      	ldr	r3, [r7, #32]
 800c03e:	431a      	orrs	r2, r3
 800c040:	687b      	ldr	r3, [r7, #4]
 800c042:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 800c044:	687b      	ldr	r3, [r7, #4]
 800c046:	2201      	movs	r2, #1
 800c048:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    return HAL_ERROR;
 800c04c:	2301      	movs	r3, #1
 800c04e:	e000      	b.n	800c052 <HAL_SD_InitCard+0x122>
  }

  return HAL_OK;
 800c050:	2300      	movs	r3, #0
}
 800c052:	4618      	mov	r0, r3
 800c054:	372c      	adds	r7, #44	@ 0x2c
 800c056:	46bd      	mov	sp, r7
 800c058:	bd90      	pop	{r4, r7, pc}
 800c05a:	bf00      	nop
 800c05c:	014f8b59 	.word	0x014f8b59
 800c060:	00012110 	.word	0x00012110
 800c064:	1fe00fff 	.word	0x1fe00fff

0800c068 <HAL_SD_ReadBlocks_DMA>:
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd,
                                        uint32_t NumberOfBlocks)
{
 800c068:	b580      	push	{r7, lr}
 800c06a:	b08c      	sub	sp, #48	@ 0x30
 800c06c:	af00      	add	r7, sp, #0
 800c06e:	60f8      	str	r0, [r7, #12]
 800c070:	60b9      	str	r1, [r7, #8]
 800c072:	607a      	str	r2, [r7, #4]
 800c074:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800c076:	687b      	ldr	r3, [r7, #4]
 800c078:	62bb      	str	r3, [r7, #40]	@ 0x28

  if (NULL == pData)
 800c07a:	68bb      	ldr	r3, [r7, #8]
 800c07c:	2b00      	cmp	r3, #0
 800c07e:	d107      	bne.n	800c090 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800c080:	68fb      	ldr	r3, [r7, #12]
 800c082:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c084:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800c088:	68fb      	ldr	r3, [r7, #12]
 800c08a:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800c08c:	2301      	movs	r3, #1
 800c08e:	e08d      	b.n	800c1ac <HAL_SD_ReadBlocks_DMA+0x144>
  }

  if (hsd->State == HAL_SD_STATE_READY)
 800c090:	68fb      	ldr	r3, [r7, #12]
 800c092:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800c096:	b2db      	uxtb	r3, r3
 800c098:	2b01      	cmp	r3, #1
 800c09a:	f040 8086 	bne.w	800c1aa <HAL_SD_ReadBlocks_DMA+0x142>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800c09e:	68fb      	ldr	r3, [r7, #12]
 800c0a0:	2200      	movs	r2, #0
 800c0a2:	635a      	str	r2, [r3, #52]	@ 0x34

    if ((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800c0a4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c0a6:	683b      	ldr	r3, [r7, #0]
 800c0a8:	441a      	add	r2, r3
 800c0aa:	68fb      	ldr	r3, [r7, #12]
 800c0ac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c0ae:	429a      	cmp	r2, r3
 800c0b0:	d907      	bls.n	800c0c2 <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800c0b2:	68fb      	ldr	r3, [r7, #12]
 800c0b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c0b6:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800c0ba:	68fb      	ldr	r3, [r7, #12]
 800c0bc:	635a      	str	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 800c0be:	2301      	movs	r3, #1
 800c0c0:	e074      	b.n	800c1ac <HAL_SD_ReadBlocks_DMA+0x144>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800c0c2:	68fb      	ldr	r3, [r7, #12]
 800c0c4:	2203      	movs	r2, #3
 800c0c6:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800c0ca:	68fb      	ldr	r3, [r7, #12]
 800c0cc:	681b      	ldr	r3, [r3, #0]
 800c0ce:	2200      	movs	r2, #0
 800c0d0:	62da      	str	r2, [r3, #44]	@ 0x2c

    hsd->pRxBuffPtr = pData;
 800c0d2:	68fb      	ldr	r3, [r7, #12]
 800c0d4:	68ba      	ldr	r2, [r7, #8]
 800c0d6:	625a      	str	r2, [r3, #36]	@ 0x24
    hsd->RxXferSize = BLOCKSIZE * NumberOfBlocks;
 800c0d8:	683b      	ldr	r3, [r7, #0]
 800c0da:	025a      	lsls	r2, r3, #9
 800c0dc:	68fb      	ldr	r3, [r7, #12]
 800c0de:	629a      	str	r2, [r3, #40]	@ 0x28

    if (hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800c0e0:	68fb      	ldr	r3, [r7, #12]
 800c0e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c0e4:	2b01      	cmp	r3, #1
 800c0e6:	d002      	beq.n	800c0ee <HAL_SD_ReadBlocks_DMA+0x86>
    {
      add *= 512U;
 800c0e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c0ea:	025b      	lsls	r3, r3, #9
 800c0ec:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800c0ee:	f04f 33ff 	mov.w	r3, #4294967295
 800c0f2:	613b      	str	r3, [r7, #16]
    config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800c0f4:	683b      	ldr	r3, [r7, #0]
 800c0f6:	025b      	lsls	r3, r3, #9
 800c0f8:	617b      	str	r3, [r7, #20]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800c0fa:	2390      	movs	r3, #144	@ 0x90
 800c0fc:	61bb      	str	r3, [r7, #24]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800c0fe:	2302      	movs	r3, #2
 800c100:	61fb      	str	r3, [r7, #28]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800c102:	2300      	movs	r3, #0
 800c104:	623b      	str	r3, [r7, #32]
    config.DPSM          = SDMMC_DPSM_DISABLE;
 800c106:	2300      	movs	r3, #0
 800c108:	627b      	str	r3, [r7, #36]	@ 0x24
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 800c10a:	68fb      	ldr	r3, [r7, #12]
 800c10c:	681b      	ldr	r3, [r3, #0]
 800c10e:	f107 0210 	add.w	r2, r7, #16
 800c112:	4611      	mov	r1, r2
 800c114:	4618      	mov	r0, r3
 800c116:	f003 fff1 	bl	80100fc <SDMMC_ConfigData>

    __SDMMC_CMDTRANS_ENABLE(hsd->Instance);
 800c11a:	68fb      	ldr	r3, [r7, #12]
 800c11c:	681b      	ldr	r3, [r3, #0]
 800c11e:	68da      	ldr	r2, [r3, #12]
 800c120:	68fb      	ldr	r3, [r7, #12]
 800c122:	681b      	ldr	r3, [r3, #0]
 800c124:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800c128:	60da      	str	r2, [r3, #12]
    hsd->Instance->IDMABASE0 = (uint32_t) pData ;
 800c12a:	68fb      	ldr	r3, [r7, #12]
 800c12c:	681b      	ldr	r3, [r3, #0]
 800c12e:	68ba      	ldr	r2, [r7, #8]
 800c130:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->Instance->IDMACTRL  = SDMMC_ENABLE_IDMA_SINGLE_BUFF;
 800c132:	68fb      	ldr	r3, [r7, #12]
 800c134:	681b      	ldr	r3, [r3, #0]
 800c136:	2201      	movs	r2, #1
 800c138:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Read Blocks in DMA mode */
    if (NumberOfBlocks > 1U)
 800c13a:	683b      	ldr	r3, [r7, #0]
 800c13c:	2b01      	cmp	r3, #1
 800c13e:	d90a      	bls.n	800c156 <HAL_SD_ReadBlocks_DMA+0xee>
    {
      hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800c140:	68fb      	ldr	r3, [r7, #12]
 800c142:	2282      	movs	r2, #130	@ 0x82
 800c144:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800c146:	68fb      	ldr	r3, [r7, #12]
 800c148:	681b      	ldr	r3, [r3, #0]
 800c14a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c14c:	4618      	mov	r0, r3
 800c14e:	f004 f847 	bl	80101e0 <SDMMC_CmdReadMultiBlock>
 800c152:	62f8      	str	r0, [r7, #44]	@ 0x2c
 800c154:	e009      	b.n	800c16a <HAL_SD_ReadBlocks_DMA+0x102>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800c156:	68fb      	ldr	r3, [r7, #12]
 800c158:	2281      	movs	r2, #129	@ 0x81
 800c15a:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800c15c:	68fb      	ldr	r3, [r7, #12]
 800c15e:	681b      	ldr	r3, [r3, #0]
 800c160:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c162:	4618      	mov	r0, r3
 800c164:	f004 f819 	bl	801019a <SDMMC_CmdReadSingleBlock>
 800c168:	62f8      	str	r0, [r7, #44]	@ 0x2c
    }
    if (errorstate != HAL_SD_ERROR_NONE)
 800c16a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c16c:	2b00      	cmp	r3, #0
 800c16e:	d012      	beq.n	800c196 <HAL_SD_ReadBlocks_DMA+0x12e>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800c170:	68fb      	ldr	r3, [r7, #12]
 800c172:	681b      	ldr	r3, [r3, #0]
 800c174:	4a0f      	ldr	r2, [pc, #60]	@ (800c1b4 <HAL_SD_ReadBlocks_DMA+0x14c>)
 800c176:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 800c178:	68fb      	ldr	r3, [r7, #12]
 800c17a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c17c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c17e:	431a      	orrs	r2, r3
 800c180:	68fb      	ldr	r3, [r7, #12]
 800c182:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 800c184:	68fb      	ldr	r3, [r7, #12]
 800c186:	2201      	movs	r2, #1
 800c188:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800c18c:	68fb      	ldr	r3, [r7, #12]
 800c18e:	2200      	movs	r2, #0
 800c190:	62da      	str	r2, [r3, #44]	@ 0x2c
      return HAL_ERROR;
 800c192:	2301      	movs	r3, #1
 800c194:	e00a      	b.n	800c1ac <HAL_SD_ReadBlocks_DMA+0x144>
    }

    /* Enable transfer interrupts */
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 800c196:	68fb      	ldr	r3, [r7, #12]
 800c198:	681b      	ldr	r3, [r3, #0]
 800c19a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c19c:	68fb      	ldr	r3, [r7, #12]
 800c19e:	681b      	ldr	r3, [r3, #0]
 800c1a0:	f442 7295 	orr.w	r2, r2, #298	@ 0x12a
 800c1a4:	63da      	str	r2, [r3, #60]	@ 0x3c


    return HAL_OK;
 800c1a6:	2300      	movs	r3, #0
 800c1a8:	e000      	b.n	800c1ac <HAL_SD_ReadBlocks_DMA+0x144>
  }
  else
  {
    return HAL_BUSY;
 800c1aa:	2302      	movs	r3, #2
  }
}
 800c1ac:	4618      	mov	r0, r3
 800c1ae:	3730      	adds	r7, #48	@ 0x30
 800c1b0:	46bd      	mov	sp, r7
 800c1b2:	bd80      	pop	{r7, pc}
 800c1b4:	1fe00fff 	.word	0x1fe00fff

0800c1b8 <HAL_SD_WriteBlocks_DMA>:
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, const uint8_t *pData, uint32_t BlockAdd,
                                         uint32_t NumberOfBlocks)
{
 800c1b8:	b580      	push	{r7, lr}
 800c1ba:	b08c      	sub	sp, #48	@ 0x30
 800c1bc:	af00      	add	r7, sp, #0
 800c1be:	60f8      	str	r0, [r7, #12]
 800c1c0:	60b9      	str	r1, [r7, #8]
 800c1c2:	607a      	str	r2, [r7, #4]
 800c1c4:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800c1c6:	687b      	ldr	r3, [r7, #4]
 800c1c8:	62bb      	str	r3, [r7, #40]	@ 0x28

  if (NULL == pData)
 800c1ca:	68bb      	ldr	r3, [r7, #8]
 800c1cc:	2b00      	cmp	r3, #0
 800c1ce:	d107      	bne.n	800c1e0 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800c1d0:	68fb      	ldr	r3, [r7, #12]
 800c1d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c1d4:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800c1d8:	68fb      	ldr	r3, [r7, #12]
 800c1da:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800c1dc:	2301      	movs	r3, #1
 800c1de:	e08d      	b.n	800c2fc <HAL_SD_WriteBlocks_DMA+0x144>
  }

  if (hsd->State == HAL_SD_STATE_READY)
 800c1e0:	68fb      	ldr	r3, [r7, #12]
 800c1e2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800c1e6:	b2db      	uxtb	r3, r3
 800c1e8:	2b01      	cmp	r3, #1
 800c1ea:	f040 8086 	bne.w	800c2fa <HAL_SD_WriteBlocks_DMA+0x142>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800c1ee:	68fb      	ldr	r3, [r7, #12]
 800c1f0:	2200      	movs	r2, #0
 800c1f2:	635a      	str	r2, [r3, #52]	@ 0x34

    if ((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800c1f4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c1f6:	683b      	ldr	r3, [r7, #0]
 800c1f8:	441a      	add	r2, r3
 800c1fa:	68fb      	ldr	r3, [r7, #12]
 800c1fc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c1fe:	429a      	cmp	r2, r3
 800c200:	d907      	bls.n	800c212 <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800c202:	68fb      	ldr	r3, [r7, #12]
 800c204:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c206:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800c20a:	68fb      	ldr	r3, [r7, #12]
 800c20c:	635a      	str	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 800c20e:	2301      	movs	r3, #1
 800c210:	e074      	b.n	800c2fc <HAL_SD_WriteBlocks_DMA+0x144>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800c212:	68fb      	ldr	r3, [r7, #12]
 800c214:	2203      	movs	r2, #3
 800c216:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800c21a:	68fb      	ldr	r3, [r7, #12]
 800c21c:	681b      	ldr	r3, [r3, #0]
 800c21e:	2200      	movs	r2, #0
 800c220:	62da      	str	r2, [r3, #44]	@ 0x2c

    hsd->pTxBuffPtr = pData;
 800c222:	68fb      	ldr	r3, [r7, #12]
 800c224:	68ba      	ldr	r2, [r7, #8]
 800c226:	61da      	str	r2, [r3, #28]
    hsd->TxXferSize = BLOCKSIZE * NumberOfBlocks;
 800c228:	683b      	ldr	r3, [r7, #0]
 800c22a:	025a      	lsls	r2, r3, #9
 800c22c:	68fb      	ldr	r3, [r7, #12]
 800c22e:	621a      	str	r2, [r3, #32]

    if (hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800c230:	68fb      	ldr	r3, [r7, #12]
 800c232:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c234:	2b01      	cmp	r3, #1
 800c236:	d002      	beq.n	800c23e <HAL_SD_WriteBlocks_DMA+0x86>
    {
      add *= 512U;
 800c238:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c23a:	025b      	lsls	r3, r3, #9
 800c23c:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800c23e:	f04f 33ff 	mov.w	r3, #4294967295
 800c242:	613b      	str	r3, [r7, #16]
    config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800c244:	683b      	ldr	r3, [r7, #0]
 800c246:	025b      	lsls	r3, r3, #9
 800c248:	617b      	str	r3, [r7, #20]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800c24a:	2390      	movs	r3, #144	@ 0x90
 800c24c:	61bb      	str	r3, [r7, #24]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 800c24e:	2300      	movs	r3, #0
 800c250:	61fb      	str	r3, [r7, #28]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800c252:	2300      	movs	r3, #0
 800c254:	623b      	str	r3, [r7, #32]
    config.DPSM          = SDMMC_DPSM_DISABLE;
 800c256:	2300      	movs	r3, #0
 800c258:	627b      	str	r3, [r7, #36]	@ 0x24
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 800c25a:	68fb      	ldr	r3, [r7, #12]
 800c25c:	681b      	ldr	r3, [r3, #0]
 800c25e:	f107 0210 	add.w	r2, r7, #16
 800c262:	4611      	mov	r1, r2
 800c264:	4618      	mov	r0, r3
 800c266:	f003 ff49 	bl	80100fc <SDMMC_ConfigData>


    __SDMMC_CMDTRANS_ENABLE(hsd->Instance);
 800c26a:	68fb      	ldr	r3, [r7, #12]
 800c26c:	681b      	ldr	r3, [r3, #0]
 800c26e:	68da      	ldr	r2, [r3, #12]
 800c270:	68fb      	ldr	r3, [r7, #12]
 800c272:	681b      	ldr	r3, [r3, #0]
 800c274:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800c278:	60da      	str	r2, [r3, #12]

    hsd->Instance->IDMABASE0 = (uint32_t) pData ;
 800c27a:	68fb      	ldr	r3, [r7, #12]
 800c27c:	681b      	ldr	r3, [r3, #0]
 800c27e:	68ba      	ldr	r2, [r7, #8]
 800c280:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->Instance->IDMACTRL  = SDMMC_ENABLE_IDMA_SINGLE_BUFF;
 800c282:	68fb      	ldr	r3, [r7, #12]
 800c284:	681b      	ldr	r3, [r3, #0]
 800c286:	2201      	movs	r2, #1
 800c288:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Write Blocks in Polling mode */
    if (NumberOfBlocks > 1U)
 800c28a:	683b      	ldr	r3, [r7, #0]
 800c28c:	2b01      	cmp	r3, #1
 800c28e:	d90a      	bls.n	800c2a6 <HAL_SD_WriteBlocks_DMA+0xee>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800c290:	68fb      	ldr	r3, [r7, #12]
 800c292:	22a0      	movs	r2, #160	@ 0xa0
 800c294:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800c296:	68fb      	ldr	r3, [r7, #12]
 800c298:	681b      	ldr	r3, [r3, #0]
 800c29a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c29c:	4618      	mov	r0, r3
 800c29e:	f003 ffe5 	bl	801026c <SDMMC_CmdWriteMultiBlock>
 800c2a2:	62f8      	str	r0, [r7, #44]	@ 0x2c
 800c2a4:	e009      	b.n	800c2ba <HAL_SD_WriteBlocks_DMA+0x102>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800c2a6:	68fb      	ldr	r3, [r7, #12]
 800c2a8:	2290      	movs	r2, #144	@ 0x90
 800c2aa:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 800c2ac:	68fb      	ldr	r3, [r7, #12]
 800c2ae:	681b      	ldr	r3, [r3, #0]
 800c2b0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c2b2:	4618      	mov	r0, r3
 800c2b4:	f003 ffb7 	bl	8010226 <SDMMC_CmdWriteSingleBlock>
 800c2b8:	62f8      	str	r0, [r7, #44]	@ 0x2c
    }
    if (errorstate != HAL_SD_ERROR_NONE)
 800c2ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c2bc:	2b00      	cmp	r3, #0
 800c2be:	d012      	beq.n	800c2e6 <HAL_SD_WriteBlocks_DMA+0x12e>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800c2c0:	68fb      	ldr	r3, [r7, #12]
 800c2c2:	681b      	ldr	r3, [r3, #0]
 800c2c4:	4a0f      	ldr	r2, [pc, #60]	@ (800c304 <HAL_SD_WriteBlocks_DMA+0x14c>)
 800c2c6:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 800c2c8:	68fb      	ldr	r3, [r7, #12]
 800c2ca:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c2cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c2ce:	431a      	orrs	r2, r3
 800c2d0:	68fb      	ldr	r3, [r7, #12]
 800c2d2:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 800c2d4:	68fb      	ldr	r3, [r7, #12]
 800c2d6:	2201      	movs	r2, #1
 800c2d8:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800c2dc:	68fb      	ldr	r3, [r7, #12]
 800c2de:	2200      	movs	r2, #0
 800c2e0:	62da      	str	r2, [r3, #44]	@ 0x2c
      return HAL_ERROR;
 800c2e2:	2301      	movs	r3, #1
 800c2e4:	e00a      	b.n	800c2fc <HAL_SD_WriteBlocks_DMA+0x144>
    }

    /* Enable transfer interrupts */
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR | SDMMC_IT_DATAEND));
 800c2e6:	68fb      	ldr	r3, [r7, #12]
 800c2e8:	681b      	ldr	r3, [r3, #0]
 800c2ea:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c2ec:	68fb      	ldr	r3, [r7, #12]
 800c2ee:	681b      	ldr	r3, [r3, #0]
 800c2f0:	f442 728d 	orr.w	r2, r2, #282	@ 0x11a
 800c2f4:	63da      	str	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800c2f6:	2300      	movs	r3, #0
 800c2f8:	e000      	b.n	800c2fc <HAL_SD_WriteBlocks_DMA+0x144>
  }
  else
  {
    return HAL_BUSY;
 800c2fa:	2302      	movs	r3, #2
  }
}
 800c2fc:	4618      	mov	r0, r3
 800c2fe:	3730      	adds	r7, #48	@ 0x30
 800c300:	46bd      	mov	sp, r7
 800c302:	bd80      	pop	{r7, pc}
 800c304:	1fe00fff 	.word	0x1fe00fff

0800c308 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 800c308:	b580      	push	{r7, lr}
 800c30a:	b084      	sub	sp, #16
 800c30c:	af00      	add	r7, sp, #0
 800c30e:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 800c310:	687b      	ldr	r3, [r7, #4]
 800c312:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c314:	60fb      	str	r3, [r7, #12]

  /* Check for SDMMC interrupt flags */
  if ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800c316:	687b      	ldr	r3, [r7, #4]
 800c318:	681b      	ldr	r3, [r3, #0]
 800c31a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c31c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800c320:	2b00      	cmp	r3, #0
 800c322:	d008      	beq.n	800c336 <HAL_SD_IRQHandler+0x2e>
 800c324:	68fb      	ldr	r3, [r7, #12]
 800c326:	f003 0308 	and.w	r3, r3, #8
 800c32a:	2b00      	cmp	r3, #0
 800c32c:	d003      	beq.n	800c336 <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 800c32e:	6878      	ldr	r0, [r7, #4]
 800c330:	f001 f926 	bl	800d580 <SD_Read_IT>
 800c334:	e19a      	b.n	800c66c <HAL_SD_IRQHandler+0x364>
  }

  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) != RESET)
 800c336:	687b      	ldr	r3, [r7, #4]
 800c338:	681b      	ldr	r3, [r3, #0]
 800c33a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c33c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c340:	2b00      	cmp	r3, #0
 800c342:	f000 80ac 	beq.w	800c49e <HAL_SD_IRQHandler+0x196>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DATAEND);
 800c346:	687b      	ldr	r3, [r7, #4]
 800c348:	681b      	ldr	r3, [r3, #0]
 800c34a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800c34e:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND  | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | \
 800c350:	687b      	ldr	r3, [r7, #4]
 800c352:	681b      	ldr	r3, [r3, #0]
 800c354:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 800c356:	687b      	ldr	r3, [r7, #4]
 800c358:	681a      	ldr	r2, [r3, #0]
 800c35a:	4b59      	ldr	r3, [pc, #356]	@ (800c4c0 <HAL_SD_IRQHandler+0x1b8>)
 800c35c:	400b      	ands	r3, r1
 800c35e:	63d3      	str	r3, [r2, #60]	@ 0x3c
                        SDMMC_IT_TXUNDERR | SDMMC_IT_RXOVERR  | SDMMC_IT_TXFIFOHE | \
                        SDMMC_IT_RXFIFOHF);

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_IDMABTC);
 800c360:	687b      	ldr	r3, [r7, #4]
 800c362:	681b      	ldr	r3, [r3, #0]
 800c364:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c366:	687b      	ldr	r3, [r7, #4]
 800c368:	681b      	ldr	r3, [r3, #0]
 800c36a:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 800c36e:	63da      	str	r2, [r3, #60]	@ 0x3c
    __SDMMC_CMDTRANS_DISABLE(hsd->Instance);
 800c370:	687b      	ldr	r3, [r7, #4]
 800c372:	681b      	ldr	r3, [r3, #0]
 800c374:	68da      	ldr	r2, [r3, #12]
 800c376:	687b      	ldr	r3, [r7, #4]
 800c378:	681b      	ldr	r3, [r3, #0]
 800c37a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800c37e:	60da      	str	r2, [r3, #12]

    if ((context & SD_CONTEXT_IT) != 0U)
 800c380:	68fb      	ldr	r3, [r7, #12]
 800c382:	f003 0308 	and.w	r3, r3, #8
 800c386:	2b00      	cmp	r3, #0
 800c388:	d038      	beq.n	800c3fc <HAL_SD_IRQHandler+0xf4>
    {
      if (((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800c38a:	68fb      	ldr	r3, [r7, #12]
 800c38c:	f003 0302 	and.w	r3, r3, #2
 800c390:	2b00      	cmp	r3, #0
 800c392:	d104      	bne.n	800c39e <HAL_SD_IRQHandler+0x96>
 800c394:	68fb      	ldr	r3, [r7, #12]
 800c396:	f003 0320 	and.w	r3, r3, #32
 800c39a:	2b00      	cmp	r3, #0
 800c39c:	d011      	beq.n	800c3c2 <HAL_SD_IRQHandler+0xba>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800c39e:	687b      	ldr	r3, [r7, #4]
 800c3a0:	681b      	ldr	r3, [r3, #0]
 800c3a2:	4618      	mov	r0, r3
 800c3a4:	f003 ff86 	bl	80102b4 <SDMMC_CmdStopTransfer>
 800c3a8:	60b8      	str	r0, [r7, #8]
        if (errorstate != HAL_SD_ERROR_NONE)
 800c3aa:	68bb      	ldr	r3, [r7, #8]
 800c3ac:	2b00      	cmp	r3, #0
 800c3ae:	d008      	beq.n	800c3c2 <HAL_SD_IRQHandler+0xba>
        {
          hsd->ErrorCode |= errorstate;
 800c3b0:	687b      	ldr	r3, [r7, #4]
 800c3b2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c3b4:	68bb      	ldr	r3, [r7, #8]
 800c3b6:	431a      	orrs	r2, r3
 800c3b8:	687b      	ldr	r3, [r7, #4]
 800c3ba:	635a      	str	r2, [r3, #52]	@ 0x34
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 800c3bc:	6878      	ldr	r0, [r7, #4]
 800c3be:	f000 f95b 	bl	800c678 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800c3c2:	687b      	ldr	r3, [r7, #4]
 800c3c4:	681b      	ldr	r3, [r3, #0]
 800c3c6:	4a3f      	ldr	r2, [pc, #252]	@ (800c4c4 <HAL_SD_IRQHandler+0x1bc>)
 800c3c8:	639a      	str	r2, [r3, #56]	@ 0x38

      hsd->State = HAL_SD_STATE_READY;
 800c3ca:	687b      	ldr	r3, [r7, #4]
 800c3cc:	2201      	movs	r2, #1
 800c3ce:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800c3d2:	687b      	ldr	r3, [r7, #4]
 800c3d4:	2200      	movs	r2, #0
 800c3d6:	62da      	str	r2, [r3, #44]	@ 0x2c
      if (((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800c3d8:	68fb      	ldr	r3, [r7, #12]
 800c3da:	f003 0301 	and.w	r3, r3, #1
 800c3de:	2b00      	cmp	r3, #0
 800c3e0:	d104      	bne.n	800c3ec <HAL_SD_IRQHandler+0xe4>
 800c3e2:	68fb      	ldr	r3, [r7, #12]
 800c3e4:	f003 0302 	and.w	r3, r3, #2
 800c3e8:	2b00      	cmp	r3, #0
 800c3ea:	d003      	beq.n	800c3f4 <HAL_SD_IRQHandler+0xec>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 800c3ec:	6878      	ldr	r0, [r7, #4]
 800c3ee:	f004 fc31 	bl	8010c54 <HAL_SD_RxCpltCallback>
 800c3f2:	e13b      	b.n	800c66c <HAL_SD_IRQHandler+0x364>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 800c3f4:	6878      	ldr	r0, [r7, #4]
 800c3f6:	f004 fc23 	bl	8010c40 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800c3fa:	e137      	b.n	800c66c <HAL_SD_IRQHandler+0x364>
    else if ((context & SD_CONTEXT_DMA) != 0U)
 800c3fc:	68fb      	ldr	r3, [r7, #12]
 800c3fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c402:	2b00      	cmp	r3, #0
 800c404:	f000 8132 	beq.w	800c66c <HAL_SD_IRQHandler+0x364>
      hsd->Instance->DLEN = 0;
 800c408:	687b      	ldr	r3, [r7, #4]
 800c40a:	681b      	ldr	r3, [r3, #0]
 800c40c:	2200      	movs	r2, #0
 800c40e:	629a      	str	r2, [r3, #40]	@ 0x28
      hsd->Instance->DCTRL = 0;
 800c410:	687b      	ldr	r3, [r7, #4]
 800c412:	681b      	ldr	r3, [r3, #0]
 800c414:	2200      	movs	r2, #0
 800c416:	62da      	str	r2, [r3, #44]	@ 0x2c
      hsd->Instance->IDMACTRL = SDMMC_DISABLE_IDMA;
 800c418:	687b      	ldr	r3, [r7, #4]
 800c41a:	681b      	ldr	r3, [r3, #0]
 800c41c:	2200      	movs	r2, #0
 800c41e:	651a      	str	r2, [r3, #80]	@ 0x50
      if (((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800c420:	68fb      	ldr	r3, [r7, #12]
 800c422:	f003 0302 	and.w	r3, r3, #2
 800c426:	2b00      	cmp	r3, #0
 800c428:	d104      	bne.n	800c434 <HAL_SD_IRQHandler+0x12c>
 800c42a:	68fb      	ldr	r3, [r7, #12]
 800c42c:	f003 0320 	and.w	r3, r3, #32
 800c430:	2b00      	cmp	r3, #0
 800c432:	d011      	beq.n	800c458 <HAL_SD_IRQHandler+0x150>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800c434:	687b      	ldr	r3, [r7, #4]
 800c436:	681b      	ldr	r3, [r3, #0]
 800c438:	4618      	mov	r0, r3
 800c43a:	f003 ff3b 	bl	80102b4 <SDMMC_CmdStopTransfer>
 800c43e:	60b8      	str	r0, [r7, #8]
        if (errorstate != HAL_SD_ERROR_NONE)
 800c440:	68bb      	ldr	r3, [r7, #8]
 800c442:	2b00      	cmp	r3, #0
 800c444:	d008      	beq.n	800c458 <HAL_SD_IRQHandler+0x150>
          hsd->ErrorCode |= errorstate;
 800c446:	687b      	ldr	r3, [r7, #4]
 800c448:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c44a:	68bb      	ldr	r3, [r7, #8]
 800c44c:	431a      	orrs	r2, r3
 800c44e:	687b      	ldr	r3, [r7, #4]
 800c450:	635a      	str	r2, [r3, #52]	@ 0x34
          HAL_SD_ErrorCallback(hsd);
 800c452:	6878      	ldr	r0, [r7, #4]
 800c454:	f000 f910 	bl	800c678 <HAL_SD_ErrorCallback>
      hsd->State = HAL_SD_STATE_READY;
 800c458:	687b      	ldr	r3, [r7, #4]
 800c45a:	2201      	movs	r2, #1
 800c45c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800c460:	687b      	ldr	r3, [r7, #4]
 800c462:	2200      	movs	r2, #0
 800c464:	62da      	str	r2, [r3, #44]	@ 0x2c
      if (((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800c466:	68fb      	ldr	r3, [r7, #12]
 800c468:	f003 0310 	and.w	r3, r3, #16
 800c46c:	2b00      	cmp	r3, #0
 800c46e:	d104      	bne.n	800c47a <HAL_SD_IRQHandler+0x172>
 800c470:	68fb      	ldr	r3, [r7, #12]
 800c472:	f003 0320 	and.w	r3, r3, #32
 800c476:	2b00      	cmp	r3, #0
 800c478:	d002      	beq.n	800c480 <HAL_SD_IRQHandler+0x178>
        HAL_SD_TxCpltCallback(hsd);
 800c47a:	6878      	ldr	r0, [r7, #4]
 800c47c:	f004 fbe0 	bl	8010c40 <HAL_SD_TxCpltCallback>
      if (((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800c480:	68fb      	ldr	r3, [r7, #12]
 800c482:	f003 0301 	and.w	r3, r3, #1
 800c486:	2b00      	cmp	r3, #0
 800c488:	d105      	bne.n	800c496 <HAL_SD_IRQHandler+0x18e>
 800c48a:	68fb      	ldr	r3, [r7, #12]
 800c48c:	f003 0302 	and.w	r3, r3, #2
 800c490:	2b00      	cmp	r3, #0
 800c492:	f000 80eb 	beq.w	800c66c <HAL_SD_IRQHandler+0x364>
        HAL_SD_RxCpltCallback(hsd);
 800c496:	6878      	ldr	r0, [r7, #4]
 800c498:	f004 fbdc 	bl	8010c54 <HAL_SD_RxCpltCallback>
}
 800c49c:	e0e6      	b.n	800c66c <HAL_SD_IRQHandler+0x364>
  else if ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800c49e:	687b      	ldr	r3, [r7, #4]
 800c4a0:	681b      	ldr	r3, [r3, #0]
 800c4a2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c4a4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c4a8:	2b00      	cmp	r3, #0
 800c4aa:	d00d      	beq.n	800c4c8 <HAL_SD_IRQHandler+0x1c0>
 800c4ac:	68fb      	ldr	r3, [r7, #12]
 800c4ae:	f003 0308 	and.w	r3, r3, #8
 800c4b2:	2b00      	cmp	r3, #0
 800c4b4:	d008      	beq.n	800c4c8 <HAL_SD_IRQHandler+0x1c0>
    SD_Write_IT(hsd);
 800c4b6:	6878      	ldr	r0, [r7, #4]
 800c4b8:	f001 f8a8 	bl	800d60c <SD_Write_IT>
 800c4bc:	e0d6      	b.n	800c66c <HAL_SD_IRQHandler+0x364>
 800c4be:	bf00      	nop
 800c4c0:	ffff3ec5 	.word	0xffff3ec5
 800c4c4:	18000f3a 	.word	0x18000f3a
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_RXOVERR |
 800c4c8:	687b      	ldr	r3, [r7, #4]
 800c4ca:	681b      	ldr	r3, [r3, #0]
 800c4cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c4ce:	f003 033a 	and.w	r3, r3, #58	@ 0x3a
 800c4d2:	2b00      	cmp	r3, #0
 800c4d4:	f000 809d 	beq.w	800c612 <HAL_SD_IRQHandler+0x30a>
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DCRCFAIL) != RESET)
 800c4d8:	687b      	ldr	r3, [r7, #4]
 800c4da:	681b      	ldr	r3, [r3, #0]
 800c4dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c4de:	f003 0302 	and.w	r3, r3, #2
 800c4e2:	2b00      	cmp	r3, #0
 800c4e4:	d005      	beq.n	800c4f2 <HAL_SD_IRQHandler+0x1ea>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800c4e6:	687b      	ldr	r3, [r7, #4]
 800c4e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c4ea:	f043 0202 	orr.w	r2, r3, #2
 800c4ee:	687b      	ldr	r3, [r7, #4]
 800c4f0:	635a      	str	r2, [r3, #52]	@ 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DTIMEOUT) != RESET)
 800c4f2:	687b      	ldr	r3, [r7, #4]
 800c4f4:	681b      	ldr	r3, [r3, #0]
 800c4f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c4f8:	f003 0308 	and.w	r3, r3, #8
 800c4fc:	2b00      	cmp	r3, #0
 800c4fe:	d005      	beq.n	800c50c <HAL_SD_IRQHandler+0x204>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800c500:	687b      	ldr	r3, [r7, #4]
 800c502:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c504:	f043 0208 	orr.w	r2, r3, #8
 800c508:	687b      	ldr	r3, [r7, #4]
 800c50a:	635a      	str	r2, [r3, #52]	@ 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_RXOVERR) != RESET)
 800c50c:	687b      	ldr	r3, [r7, #4]
 800c50e:	681b      	ldr	r3, [r3, #0]
 800c510:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c512:	f003 0320 	and.w	r3, r3, #32
 800c516:	2b00      	cmp	r3, #0
 800c518:	d005      	beq.n	800c526 <HAL_SD_IRQHandler+0x21e>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800c51a:	687b      	ldr	r3, [r7, #4]
 800c51c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c51e:	f043 0220 	orr.w	r2, r3, #32
 800c522:	687b      	ldr	r3, [r7, #4]
 800c524:	635a      	str	r2, [r3, #52]	@ 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_TXUNDERR) != RESET)
 800c526:	687b      	ldr	r3, [r7, #4]
 800c528:	681b      	ldr	r3, [r3, #0]
 800c52a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c52c:	f003 0310 	and.w	r3, r3, #16
 800c530:	2b00      	cmp	r3, #0
 800c532:	d005      	beq.n	800c540 <HAL_SD_IRQHandler+0x238>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800c534:	687b      	ldr	r3, [r7, #4]
 800c536:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c538:	f043 0210 	orr.w	r2, r3, #16
 800c53c:	687b      	ldr	r3, [r7, #4]
 800c53e:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800c540:	687b      	ldr	r3, [r7, #4]
 800c542:	681b      	ldr	r3, [r3, #0]
 800c544:	4a4b      	ldr	r2, [pc, #300]	@ (800c674 <HAL_SD_IRQHandler+0x36c>)
 800c546:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | \
 800c548:	687b      	ldr	r3, [r7, #4]
 800c54a:	681b      	ldr	r3, [r3, #0]
 800c54c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c54e:	687b      	ldr	r3, [r7, #4]
 800c550:	681b      	ldr	r3, [r3, #0]
 800c552:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 800c556:	63da      	str	r2, [r3, #60]	@ 0x3c
    __SDMMC_CMDTRANS_DISABLE(hsd->Instance);
 800c558:	687b      	ldr	r3, [r7, #4]
 800c55a:	681b      	ldr	r3, [r3, #0]
 800c55c:	68da      	ldr	r2, [r3, #12]
 800c55e:	687b      	ldr	r3, [r7, #4]
 800c560:	681b      	ldr	r3, [r3, #0]
 800c562:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800c566:	60da      	str	r2, [r3, #12]
    hsd->Instance->DCTRL |= SDMMC_DCTRL_FIFORST;
 800c568:	687b      	ldr	r3, [r7, #4]
 800c56a:	681b      	ldr	r3, [r3, #0]
 800c56c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c56e:	687b      	ldr	r3, [r7, #4]
 800c570:	681b      	ldr	r3, [r3, #0]
 800c572:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800c576:	62da      	str	r2, [r3, #44]	@ 0x2c
    hsd->Instance->CMD |= SDMMC_CMD_CMDSTOP;
 800c578:	687b      	ldr	r3, [r7, #4]
 800c57a:	681b      	ldr	r3, [r3, #0]
 800c57c:	68da      	ldr	r2, [r3, #12]
 800c57e:	687b      	ldr	r3, [r7, #4]
 800c580:	681b      	ldr	r3, [r3, #0]
 800c582:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800c586:	60da      	str	r2, [r3, #12]
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800c588:	687b      	ldr	r3, [r7, #4]
 800c58a:	681b      	ldr	r3, [r3, #0]
 800c58c:	4618      	mov	r0, r3
 800c58e:	f003 fe91 	bl	80102b4 <SDMMC_CmdStopTransfer>
 800c592:	4602      	mov	r2, r0
 800c594:	687b      	ldr	r3, [r7, #4]
 800c596:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c598:	431a      	orrs	r2, r3
 800c59a:	687b      	ldr	r3, [r7, #4]
 800c59c:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->Instance->CMD &= ~(SDMMC_CMD_CMDSTOP);
 800c59e:	687b      	ldr	r3, [r7, #4]
 800c5a0:	681b      	ldr	r3, [r3, #0]
 800c5a2:	68da      	ldr	r2, [r3, #12]
 800c5a4:	687b      	ldr	r3, [r7, #4]
 800c5a6:	681b      	ldr	r3, [r3, #0]
 800c5a8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800c5ac:	60da      	str	r2, [r3, #12]
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DABORT);
 800c5ae:	687b      	ldr	r3, [r7, #4]
 800c5b0:	681b      	ldr	r3, [r3, #0]
 800c5b2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800c5b6:	639a      	str	r2, [r3, #56]	@ 0x38
    if ((context & SD_CONTEXT_IT) != 0U)
 800c5b8:	68fb      	ldr	r3, [r7, #12]
 800c5ba:	f003 0308 	and.w	r3, r3, #8
 800c5be:	2b00      	cmp	r3, #0
 800c5c0:	d00a      	beq.n	800c5d8 <HAL_SD_IRQHandler+0x2d0>
      hsd->State = HAL_SD_STATE_READY;
 800c5c2:	687b      	ldr	r3, [r7, #4]
 800c5c4:	2201      	movs	r2, #1
 800c5c6:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800c5ca:	687b      	ldr	r3, [r7, #4]
 800c5cc:	2200      	movs	r2, #0
 800c5ce:	62da      	str	r2, [r3, #44]	@ 0x2c
      HAL_SD_ErrorCallback(hsd);
 800c5d0:	6878      	ldr	r0, [r7, #4]
 800c5d2:	f000 f851 	bl	800c678 <HAL_SD_ErrorCallback>
}
 800c5d6:	e049      	b.n	800c66c <HAL_SD_IRQHandler+0x364>
    else if ((context & SD_CONTEXT_DMA) != 0U)
 800c5d8:	68fb      	ldr	r3, [r7, #12]
 800c5da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c5de:	2b00      	cmp	r3, #0
 800c5e0:	d044      	beq.n	800c66c <HAL_SD_IRQHandler+0x364>
      if (hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800c5e2:	687b      	ldr	r3, [r7, #4]
 800c5e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c5e6:	2b00      	cmp	r3, #0
 800c5e8:	d040      	beq.n	800c66c <HAL_SD_IRQHandler+0x364>
        __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_IDMABTC);
 800c5ea:	687b      	ldr	r3, [r7, #4]
 800c5ec:	681b      	ldr	r3, [r3, #0]
 800c5ee:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c5f0:	687b      	ldr	r3, [r7, #4]
 800c5f2:	681b      	ldr	r3, [r3, #0]
 800c5f4:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 800c5f8:	63da      	str	r2, [r3, #60]	@ 0x3c
        hsd->Instance->IDMACTRL = SDMMC_DISABLE_IDMA;
 800c5fa:	687b      	ldr	r3, [r7, #4]
 800c5fc:	681b      	ldr	r3, [r3, #0]
 800c5fe:	2200      	movs	r2, #0
 800c600:	651a      	str	r2, [r3, #80]	@ 0x50
        hsd->State = HAL_SD_STATE_READY;
 800c602:	687b      	ldr	r3, [r7, #4]
 800c604:	2201      	movs	r2, #1
 800c606:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
        HAL_SD_ErrorCallback(hsd);
 800c60a:	6878      	ldr	r0, [r7, #4]
 800c60c:	f000 f834 	bl	800c678 <HAL_SD_ErrorCallback>
}
 800c610:	e02c      	b.n	800c66c <HAL_SD_IRQHandler+0x364>
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_IDMABTC) != RESET)
 800c612:	687b      	ldr	r3, [r7, #4]
 800c614:	681b      	ldr	r3, [r3, #0]
 800c616:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c618:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c61c:	2b00      	cmp	r3, #0
 800c61e:	d025      	beq.n	800c66c <HAL_SD_IRQHandler+0x364>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_IDMABTC);
 800c620:	687b      	ldr	r3, [r7, #4]
 800c622:	681b      	ldr	r3, [r3, #0]
 800c624:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c628:	639a      	str	r2, [r3, #56]	@ 0x38
    if (READ_BIT(hsd->Instance->IDMACTRL, SDMMC_IDMA_IDMABACT) == 0U)
 800c62a:	687b      	ldr	r3, [r7, #4]
 800c62c:	681b      	ldr	r3, [r3, #0]
 800c62e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c630:	f003 0304 	and.w	r3, r3, #4
 800c634:	2b00      	cmp	r3, #0
 800c636:	d10c      	bne.n	800c652 <HAL_SD_IRQHandler+0x34a>
      if ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 800c638:	68fb      	ldr	r3, [r7, #12]
 800c63a:	f003 0320 	and.w	r3, r3, #32
 800c63e:	2b00      	cmp	r3, #0
 800c640:	d003      	beq.n	800c64a <HAL_SD_IRQHandler+0x342>
        HAL_SDEx_Write_DMADoubleBuf1CpltCallback(hsd);
 800c642:	6878      	ldr	r0, [r7, #4]
 800c644:	f001 f84a 	bl	800d6dc <HAL_SDEx_Write_DMADoubleBuf1CpltCallback>
}
 800c648:	e010      	b.n	800c66c <HAL_SD_IRQHandler+0x364>
        HAL_SDEx_Read_DMADoubleBuf1CpltCallback(hsd);
 800c64a:	6878      	ldr	r0, [r7, #4]
 800c64c:	f001 f832 	bl	800d6b4 <HAL_SDEx_Read_DMADoubleBuf1CpltCallback>
}
 800c650:	e00c      	b.n	800c66c <HAL_SD_IRQHandler+0x364>
      if ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 800c652:	68fb      	ldr	r3, [r7, #12]
 800c654:	f003 0320 	and.w	r3, r3, #32
 800c658:	2b00      	cmp	r3, #0
 800c65a:	d003      	beq.n	800c664 <HAL_SD_IRQHandler+0x35c>
        HAL_SDEx_Write_DMADoubleBuf0CpltCallback(hsd);
 800c65c:	6878      	ldr	r0, [r7, #4]
 800c65e:	f001 f833 	bl	800d6c8 <HAL_SDEx_Write_DMADoubleBuf0CpltCallback>
}
 800c662:	e003      	b.n	800c66c <HAL_SD_IRQHandler+0x364>
        HAL_SDEx_Read_DMADoubleBuf0CpltCallback(hsd);
 800c664:	6878      	ldr	r0, [r7, #4]
 800c666:	f001 f81b 	bl	800d6a0 <HAL_SDEx_Read_DMADoubleBuf0CpltCallback>
}
 800c66a:	e7ff      	b.n	800c66c <HAL_SD_IRQHandler+0x364>
 800c66c:	bf00      	nop
 800c66e:	3710      	adds	r7, #16
 800c670:	46bd      	mov	sp, r7
 800c672:	bd80      	pop	{r7, pc}
 800c674:	18000f3a 	.word	0x18000f3a

0800c678 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 800c678:	b480      	push	{r7}
 800c67a:	b083      	sub	sp, #12
 800c67c:	af00      	add	r7, sp, #0
 800c67e:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 800c680:	bf00      	nop
 800c682:	370c      	adds	r7, #12
 800c684:	46bd      	mov	sp, r7
 800c686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c68a:	4770      	bx	lr

0800c68c <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 800c68c:	b480      	push	{r7}
 800c68e:	b083      	sub	sp, #12
 800c690:	af00      	add	r7, sp, #0
 800c692:	6078      	str	r0, [r7, #4]
 800c694:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800c696:	687b      	ldr	r3, [r7, #4]
 800c698:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c69a:	0f9b      	lsrs	r3, r3, #30
 800c69c:	b2da      	uxtb	r2, r3
 800c69e:	683b      	ldr	r3, [r7, #0]
 800c6a0:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800c6a2:	687b      	ldr	r3, [r7, #4]
 800c6a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c6a6:	0e9b      	lsrs	r3, r3, #26
 800c6a8:	b2db      	uxtb	r3, r3
 800c6aa:	f003 030f 	and.w	r3, r3, #15
 800c6ae:	b2da      	uxtb	r2, r3
 800c6b0:	683b      	ldr	r3, [r7, #0]
 800c6b2:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800c6b4:	687b      	ldr	r3, [r7, #4]
 800c6b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c6b8:	0e1b      	lsrs	r3, r3, #24
 800c6ba:	b2db      	uxtb	r3, r3
 800c6bc:	f003 0303 	and.w	r3, r3, #3
 800c6c0:	b2da      	uxtb	r2, r3
 800c6c2:	683b      	ldr	r3, [r7, #0]
 800c6c4:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800c6c6:	687b      	ldr	r3, [r7, #4]
 800c6c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c6ca:	0c1b      	lsrs	r3, r3, #16
 800c6cc:	b2da      	uxtb	r2, r3
 800c6ce:	683b      	ldr	r3, [r7, #0]
 800c6d0:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800c6d2:	687b      	ldr	r3, [r7, #4]
 800c6d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c6d6:	0a1b      	lsrs	r3, r3, #8
 800c6d8:	b2da      	uxtb	r2, r3
 800c6da:	683b      	ldr	r3, [r7, #0]
 800c6dc:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800c6de:	687b      	ldr	r3, [r7, #4]
 800c6e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c6e2:	b2da      	uxtb	r2, r3
 800c6e4:	683b      	ldr	r3, [r7, #0]
 800c6e6:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800c6e8:	687b      	ldr	r3, [r7, #4]
 800c6ea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c6ec:	0d1b      	lsrs	r3, r3, #20
 800c6ee:	b29a      	uxth	r2, r3
 800c6f0:	683b      	ldr	r3, [r7, #0]
 800c6f2:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800c6f4:	687b      	ldr	r3, [r7, #4]
 800c6f6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c6f8:	0c1b      	lsrs	r3, r3, #16
 800c6fa:	b2db      	uxtb	r3, r3
 800c6fc:	f003 030f 	and.w	r3, r3, #15
 800c700:	b2da      	uxtb	r2, r3
 800c702:	683b      	ldr	r3, [r7, #0]
 800c704:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800c706:	687b      	ldr	r3, [r7, #4]
 800c708:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c70a:	0bdb      	lsrs	r3, r3, #15
 800c70c:	b2db      	uxtb	r3, r3
 800c70e:	f003 0301 	and.w	r3, r3, #1
 800c712:	b2da      	uxtb	r2, r3
 800c714:	683b      	ldr	r3, [r7, #0]
 800c716:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800c718:	687b      	ldr	r3, [r7, #4]
 800c71a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c71c:	0b9b      	lsrs	r3, r3, #14
 800c71e:	b2db      	uxtb	r3, r3
 800c720:	f003 0301 	and.w	r3, r3, #1
 800c724:	b2da      	uxtb	r2, r3
 800c726:	683b      	ldr	r3, [r7, #0]
 800c728:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800c72a:	687b      	ldr	r3, [r7, #4]
 800c72c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c72e:	0b5b      	lsrs	r3, r3, #13
 800c730:	b2db      	uxtb	r3, r3
 800c732:	f003 0301 	and.w	r3, r3, #1
 800c736:	b2da      	uxtb	r2, r3
 800c738:	683b      	ldr	r3, [r7, #0]
 800c73a:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800c73c:	687b      	ldr	r3, [r7, #4]
 800c73e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c740:	0b1b      	lsrs	r3, r3, #12
 800c742:	b2db      	uxtb	r3, r3
 800c744:	f003 0301 	and.w	r3, r3, #1
 800c748:	b2da      	uxtb	r2, r3
 800c74a:	683b      	ldr	r3, [r7, #0]
 800c74c:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800c74e:	683b      	ldr	r3, [r7, #0]
 800c750:	2200      	movs	r2, #0
 800c752:	735a      	strb	r2, [r3, #13]

  if (hsd->SdCard.CardType == CARD_SDSC)
 800c754:	687b      	ldr	r3, [r7, #4]
 800c756:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c758:	2b00      	cmp	r3, #0
 800c75a:	d163      	bne.n	800c824 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800c75c:	687b      	ldr	r3, [r7, #4]
 800c75e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c760:	009a      	lsls	r2, r3, #2
 800c762:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800c766:	4013      	ands	r3, r2
 800c768:	687a      	ldr	r2, [r7, #4]
 800c76a:	6e52      	ldr	r2, [r2, #100]	@ 0x64
 800c76c:	0f92      	lsrs	r2, r2, #30
 800c76e:	431a      	orrs	r2, r3
 800c770:	683b      	ldr	r3, [r7, #0]
 800c772:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800c774:	687b      	ldr	r3, [r7, #4]
 800c776:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c778:	0edb      	lsrs	r3, r3, #27
 800c77a:	b2db      	uxtb	r3, r3
 800c77c:	f003 0307 	and.w	r3, r3, #7
 800c780:	b2da      	uxtb	r2, r3
 800c782:	683b      	ldr	r3, [r7, #0]
 800c784:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800c786:	687b      	ldr	r3, [r7, #4]
 800c788:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c78a:	0e1b      	lsrs	r3, r3, #24
 800c78c:	b2db      	uxtb	r3, r3
 800c78e:	f003 0307 	and.w	r3, r3, #7
 800c792:	b2da      	uxtb	r2, r3
 800c794:	683b      	ldr	r3, [r7, #0]
 800c796:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800c798:	687b      	ldr	r3, [r7, #4]
 800c79a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c79c:	0d5b      	lsrs	r3, r3, #21
 800c79e:	b2db      	uxtb	r3, r3
 800c7a0:	f003 0307 	and.w	r3, r3, #7
 800c7a4:	b2da      	uxtb	r2, r3
 800c7a6:	683b      	ldr	r3, [r7, #0]
 800c7a8:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800c7aa:	687b      	ldr	r3, [r7, #4]
 800c7ac:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c7ae:	0c9b      	lsrs	r3, r3, #18
 800c7b0:	b2db      	uxtb	r3, r3
 800c7b2:	f003 0307 	and.w	r3, r3, #7
 800c7b6:	b2da      	uxtb	r2, r3
 800c7b8:	683b      	ldr	r3, [r7, #0]
 800c7ba:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800c7bc:	687b      	ldr	r3, [r7, #4]
 800c7be:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c7c0:	0bdb      	lsrs	r3, r3, #15
 800c7c2:	b2db      	uxtb	r3, r3
 800c7c4:	f003 0307 	and.w	r3, r3, #7
 800c7c8:	b2da      	uxtb	r2, r3
 800c7ca:	683b      	ldr	r3, [r7, #0]
 800c7cc:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800c7ce:	683b      	ldr	r3, [r7, #0]
 800c7d0:	691b      	ldr	r3, [r3, #16]
 800c7d2:	1c5a      	adds	r2, r3, #1
 800c7d4:	687b      	ldr	r3, [r7, #4]
 800c7d6:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800c7d8:	683b      	ldr	r3, [r7, #0]
 800c7da:	7e1b      	ldrb	r3, [r3, #24]
 800c7dc:	b2db      	uxtb	r3, r3
 800c7de:	f003 0307 	and.w	r3, r3, #7
 800c7e2:	3302      	adds	r3, #2
 800c7e4:	2201      	movs	r2, #1
 800c7e6:	fa02 f303 	lsl.w	r3, r2, r3
 800c7ea:	687a      	ldr	r2, [r7, #4]
 800c7ec:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800c7ee:	fb03 f202 	mul.w	r2, r3, r2
 800c7f2:	687b      	ldr	r3, [r7, #4]
 800c7f4:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800c7f6:	683b      	ldr	r3, [r7, #0]
 800c7f8:	7a1b      	ldrb	r3, [r3, #8]
 800c7fa:	b2db      	uxtb	r3, r3
 800c7fc:	f003 030f 	and.w	r3, r3, #15
 800c800:	2201      	movs	r2, #1
 800c802:	409a      	lsls	r2, r3
 800c804:	687b      	ldr	r3, [r7, #4]
 800c806:	64da      	str	r2, [r3, #76]	@ 0x4c

    hsd->SdCard.LogBlockNbr = (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 800c808:	687b      	ldr	r3, [r7, #4]
 800c80a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c80c:	687a      	ldr	r2, [r7, #4]
 800c80e:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800c810:	0a52      	lsrs	r2, r2, #9
 800c812:	fb03 f202 	mul.w	r2, r3, r2
 800c816:	687b      	ldr	r3, [r7, #4]
 800c818:	651a      	str	r2, [r3, #80]	@ 0x50
    hsd->SdCard.LogBlockSize = 512U;
 800c81a:	687b      	ldr	r3, [r7, #4]
 800c81c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c820:	655a      	str	r2, [r3, #84]	@ 0x54
 800c822:	e031      	b.n	800c888 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800c824:	687b      	ldr	r3, [r7, #4]
 800c826:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c828:	2b01      	cmp	r3, #1
 800c82a:	d11d      	bne.n	800c868 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800c82c:	687b      	ldr	r3, [r7, #4]
 800c82e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c830:	041b      	lsls	r3, r3, #16
 800c832:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 800c836:	687b      	ldr	r3, [r7, #4]
 800c838:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c83a:	0c1b      	lsrs	r3, r3, #16
 800c83c:	431a      	orrs	r2, r3
 800c83e:	683b      	ldr	r3, [r7, #0]
 800c840:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800c842:	683b      	ldr	r3, [r7, #0]
 800c844:	691b      	ldr	r3, [r3, #16]
 800c846:	3301      	adds	r3, #1
 800c848:	029a      	lsls	r2, r3, #10
 800c84a:	687b      	ldr	r3, [r7, #4]
 800c84c:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800c84e:	687b      	ldr	r3, [r7, #4]
 800c850:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800c852:	687b      	ldr	r3, [r7, #4]
 800c854:	651a      	str	r2, [r3, #80]	@ 0x50
    hsd->SdCard.BlockSize = 512U;
 800c856:	687b      	ldr	r3, [r7, #4]
 800c858:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c85c:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800c85e:	687b      	ldr	r3, [r7, #4]
 800c860:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800c862:	687b      	ldr	r3, [r7, #4]
 800c864:	655a      	str	r2, [r3, #84]	@ 0x54
 800c866:	e00f      	b.n	800c888 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800c868:	687b      	ldr	r3, [r7, #4]
 800c86a:	681b      	ldr	r3, [r3, #0]
 800c86c:	4a58      	ldr	r2, [pc, #352]	@ (800c9d0 <HAL_SD_GetCardCSD+0x344>)
 800c86e:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800c870:	687b      	ldr	r3, [r7, #4]
 800c872:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c874:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800c878:	687b      	ldr	r3, [r7, #4]
 800c87a:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 800c87c:	687b      	ldr	r3, [r7, #4]
 800c87e:	2201      	movs	r2, #1
 800c880:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    return HAL_ERROR;
 800c884:	2301      	movs	r3, #1
 800c886:	e09d      	b.n	800c9c4 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800c888:	687b      	ldr	r3, [r7, #4]
 800c88a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c88c:	0b9b      	lsrs	r3, r3, #14
 800c88e:	b2db      	uxtb	r3, r3
 800c890:	f003 0301 	and.w	r3, r3, #1
 800c894:	b2da      	uxtb	r2, r3
 800c896:	683b      	ldr	r3, [r7, #0]
 800c898:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800c89a:	687b      	ldr	r3, [r7, #4]
 800c89c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c89e:	09db      	lsrs	r3, r3, #7
 800c8a0:	b2db      	uxtb	r3, r3
 800c8a2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c8a6:	b2da      	uxtb	r2, r3
 800c8a8:	683b      	ldr	r3, [r7, #0]
 800c8aa:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800c8ac:	687b      	ldr	r3, [r7, #4]
 800c8ae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c8b0:	b2db      	uxtb	r3, r3
 800c8b2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c8b6:	b2da      	uxtb	r2, r3
 800c8b8:	683b      	ldr	r3, [r7, #0]
 800c8ba:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800c8bc:	687b      	ldr	r3, [r7, #4]
 800c8be:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c8c0:	0fdb      	lsrs	r3, r3, #31
 800c8c2:	b2da      	uxtb	r2, r3
 800c8c4:	683b      	ldr	r3, [r7, #0]
 800c8c6:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800c8c8:	687b      	ldr	r3, [r7, #4]
 800c8ca:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c8cc:	0f5b      	lsrs	r3, r3, #29
 800c8ce:	b2db      	uxtb	r3, r3
 800c8d0:	f003 0303 	and.w	r3, r3, #3
 800c8d4:	b2da      	uxtb	r2, r3
 800c8d6:	683b      	ldr	r3, [r7, #0]
 800c8d8:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800c8da:	687b      	ldr	r3, [r7, #4]
 800c8dc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c8de:	0e9b      	lsrs	r3, r3, #26
 800c8e0:	b2db      	uxtb	r3, r3
 800c8e2:	f003 0307 	and.w	r3, r3, #7
 800c8e6:	b2da      	uxtb	r2, r3
 800c8e8:	683b      	ldr	r3, [r7, #0]
 800c8ea:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen = (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800c8ec:	687b      	ldr	r3, [r7, #4]
 800c8ee:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c8f0:	0d9b      	lsrs	r3, r3, #22
 800c8f2:	b2db      	uxtb	r3, r3
 800c8f4:	f003 030f 	and.w	r3, r3, #15
 800c8f8:	b2da      	uxtb	r2, r3
 800c8fa:	683b      	ldr	r3, [r7, #0]
 800c8fc:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800c8fe:	687b      	ldr	r3, [r7, #4]
 800c900:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c902:	0d5b      	lsrs	r3, r3, #21
 800c904:	b2db      	uxtb	r3, r3
 800c906:	f003 0301 	and.w	r3, r3, #1
 800c90a:	b2da      	uxtb	r2, r3
 800c90c:	683b      	ldr	r3, [r7, #0]
 800c90e:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800c912:	683b      	ldr	r3, [r7, #0]
 800c914:	2200      	movs	r2, #0
 800c916:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800c91a:	687b      	ldr	r3, [r7, #4]
 800c91c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c91e:	0c1b      	lsrs	r3, r3, #16
 800c920:	b2db      	uxtb	r3, r3
 800c922:	f003 0301 	and.w	r3, r3, #1
 800c926:	b2da      	uxtb	r2, r3
 800c928:	683b      	ldr	r3, [r7, #0]
 800c92a:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800c92e:	687b      	ldr	r3, [r7, #4]
 800c930:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c932:	0bdb      	lsrs	r3, r3, #15
 800c934:	b2db      	uxtb	r3, r3
 800c936:	f003 0301 	and.w	r3, r3, #1
 800c93a:	b2da      	uxtb	r2, r3
 800c93c:	683b      	ldr	r3, [r7, #0]
 800c93e:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800c942:	687b      	ldr	r3, [r7, #4]
 800c944:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c946:	0b9b      	lsrs	r3, r3, #14
 800c948:	b2db      	uxtb	r3, r3
 800c94a:	f003 0301 	and.w	r3, r3, #1
 800c94e:	b2da      	uxtb	r2, r3
 800c950:	683b      	ldr	r3, [r7, #0]
 800c952:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800c956:	687b      	ldr	r3, [r7, #4]
 800c958:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c95a:	0b5b      	lsrs	r3, r3, #13
 800c95c:	b2db      	uxtb	r3, r3
 800c95e:	f003 0301 	and.w	r3, r3, #1
 800c962:	b2da      	uxtb	r2, r3
 800c964:	683b      	ldr	r3, [r7, #0]
 800c966:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800c96a:	687b      	ldr	r3, [r7, #4]
 800c96c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c96e:	0b1b      	lsrs	r3, r3, #12
 800c970:	b2db      	uxtb	r3, r3
 800c972:	f003 0301 	and.w	r3, r3, #1
 800c976:	b2da      	uxtb	r2, r3
 800c978:	683b      	ldr	r3, [r7, #0]
 800c97a:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800c97e:	687b      	ldr	r3, [r7, #4]
 800c980:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c982:	0a9b      	lsrs	r3, r3, #10
 800c984:	b2db      	uxtb	r3, r3
 800c986:	f003 0303 	and.w	r3, r3, #3
 800c98a:	b2da      	uxtb	r2, r3
 800c98c:	683b      	ldr	r3, [r7, #0]
 800c98e:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC = (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800c992:	687b      	ldr	r3, [r7, #4]
 800c994:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c996:	0a1b      	lsrs	r3, r3, #8
 800c998:	b2db      	uxtb	r3, r3
 800c99a:	f003 0303 	and.w	r3, r3, #3
 800c99e:	b2da      	uxtb	r2, r3
 800c9a0:	683b      	ldr	r3, [r7, #0]
 800c9a2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800c9a6:	687b      	ldr	r3, [r7, #4]
 800c9a8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c9aa:	085b      	lsrs	r3, r3, #1
 800c9ac:	b2db      	uxtb	r3, r3
 800c9ae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c9b2:	b2da      	uxtb	r2, r3
 800c9b4:	683b      	ldr	r3, [r7, #0]
 800c9b6:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 800c9ba:	683b      	ldr	r3, [r7, #0]
 800c9bc:	2201      	movs	r2, #1
 800c9be:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 800c9c2:	2300      	movs	r3, #0
}
 800c9c4:	4618      	mov	r0, r3
 800c9c6:	370c      	adds	r7, #12
 800c9c8:	46bd      	mov	sp, r7
 800c9ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9ce:	4770      	bx	lr
 800c9d0:	1fe00fff 	.word	0x1fe00fff

0800c9d4 <HAL_SD_GetCardStatus>:
  * @param  pStatus: Pointer to the HAL_SD_CardStatusTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardStatus(SD_HandleTypeDef *hsd, HAL_SD_CardStatusTypeDef *pStatus)
{
 800c9d4:	b580      	push	{r7, lr}
 800c9d6:	b094      	sub	sp, #80	@ 0x50
 800c9d8:	af00      	add	r7, sp, #0
 800c9da:	6078      	str	r0, [r7, #4]
 800c9dc:	6039      	str	r1, [r7, #0]
  uint32_t sd_status[16];
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 800c9de:	2300      	movs	r3, #0
 800c9e0:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

  if (hsd->State == HAL_SD_STATE_BUSY)
 800c9e4:	687b      	ldr	r3, [r7, #4]
 800c9e6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800c9ea:	b2db      	uxtb	r3, r3
 800c9ec:	2b03      	cmp	r3, #3
 800c9ee:	d101      	bne.n	800c9f4 <HAL_SD_GetCardStatus+0x20>
  {
    return HAL_ERROR;
 800c9f0:	2301      	movs	r3, #1
 800c9f2:	e0a7      	b.n	800cb44 <HAL_SD_GetCardStatus+0x170>
  }

  errorstate = SD_SendSDStatus(hsd, sd_status);
 800c9f4:	f107 0308 	add.w	r3, r7, #8
 800c9f8:	4619      	mov	r1, r3
 800c9fa:	6878      	ldr	r0, [r7, #4]
 800c9fc:	f000 fb62 	bl	800d0c4 <SD_SendSDStatus>
 800ca00:	64b8      	str	r0, [r7, #72]	@ 0x48
  if (errorstate != HAL_SD_ERROR_NONE)
 800ca02:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ca04:	2b00      	cmp	r3, #0
 800ca06:	d011      	beq.n	800ca2c <HAL_SD_GetCardStatus+0x58>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800ca08:	687b      	ldr	r3, [r7, #4]
 800ca0a:	681b      	ldr	r3, [r3, #0]
 800ca0c:	4a4f      	ldr	r2, [pc, #316]	@ (800cb4c <HAL_SD_GetCardStatus+0x178>)
 800ca0e:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 800ca10:	687b      	ldr	r3, [r7, #4]
 800ca12:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ca14:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ca16:	431a      	orrs	r2, r3
 800ca18:	687b      	ldr	r3, [r7, #4]
 800ca1a:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 800ca1c:	687b      	ldr	r3, [r7, #4]
 800ca1e:	2201      	movs	r2, #1
 800ca20:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    status = HAL_ERROR;
 800ca24:	2301      	movs	r3, #1
 800ca26:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 800ca2a:	e070      	b.n	800cb0e <HAL_SD_GetCardStatus+0x13a>
  }
  else
  {
    pStatus->DataBusWidth = (uint8_t)((sd_status[0] & 0xC0U) >> 6U);
 800ca2c:	68bb      	ldr	r3, [r7, #8]
 800ca2e:	099b      	lsrs	r3, r3, #6
 800ca30:	b2db      	uxtb	r3, r3
 800ca32:	f003 0303 	and.w	r3, r3, #3
 800ca36:	b2da      	uxtb	r2, r3
 800ca38:	683b      	ldr	r3, [r7, #0]
 800ca3a:	701a      	strb	r2, [r3, #0]

    pStatus->SecuredMode = (uint8_t)((sd_status[0] & 0x20U) >> 5U);
 800ca3c:	68bb      	ldr	r3, [r7, #8]
 800ca3e:	095b      	lsrs	r3, r3, #5
 800ca40:	b2db      	uxtb	r3, r3
 800ca42:	f003 0301 	and.w	r3, r3, #1
 800ca46:	b2da      	uxtb	r2, r3
 800ca48:	683b      	ldr	r3, [r7, #0]
 800ca4a:	705a      	strb	r2, [r3, #1]

    pStatus->CardType = (uint16_t)(((sd_status[0] & 0x00FF0000U) >> 8U) | ((sd_status[0] & 0xFF000000U) >> 24U));
 800ca4c:	68bb      	ldr	r3, [r7, #8]
 800ca4e:	0a1b      	lsrs	r3, r3, #8
 800ca50:	b29b      	uxth	r3, r3
 800ca52:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800ca56:	b29a      	uxth	r2, r3
 800ca58:	68bb      	ldr	r3, [r7, #8]
 800ca5a:	0e1b      	lsrs	r3, r3, #24
 800ca5c:	b29b      	uxth	r3, r3
 800ca5e:	4313      	orrs	r3, r2
 800ca60:	b29a      	uxth	r2, r3
 800ca62:	683b      	ldr	r3, [r7, #0]
 800ca64:	805a      	strh	r2, [r3, #2]

    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800ca66:	68fb      	ldr	r3, [r7, #12]
 800ca68:	061a      	lsls	r2, r3, #24
 800ca6a:	68fb      	ldr	r3, [r7, #12]
 800ca6c:	021b      	lsls	r3, r3, #8
 800ca6e:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800ca72:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 800ca74:	68fb      	ldr	r3, [r7, #12]
 800ca76:	0a1b      	lsrs	r3, r3, #8
 800ca78:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800ca7c:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 800ca7e:	68fb      	ldr	r3, [r7, #12]
 800ca80:	0e1b      	lsrs	r3, r3, #24
 800ca82:	431a      	orrs	r2, r3
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800ca84:	683b      	ldr	r3, [r7, #0]
 800ca86:	605a      	str	r2, [r3, #4]

    pStatus->SpeedClass = (uint8_t)(sd_status[2] & 0xFFU);
 800ca88:	693b      	ldr	r3, [r7, #16]
 800ca8a:	b2da      	uxtb	r2, r3
 800ca8c:	683b      	ldr	r3, [r7, #0]
 800ca8e:	721a      	strb	r2, [r3, #8]

    pStatus->PerformanceMove = (uint8_t)((sd_status[2] & 0xFF00U) >> 8U);
 800ca90:	693b      	ldr	r3, [r7, #16]
 800ca92:	0a1b      	lsrs	r3, r3, #8
 800ca94:	b2da      	uxtb	r2, r3
 800ca96:	683b      	ldr	r3, [r7, #0]
 800ca98:	725a      	strb	r2, [r3, #9]

    pStatus->AllocationUnitSize = (uint8_t)((sd_status[2] & 0xF00000U) >> 20U);
 800ca9a:	693b      	ldr	r3, [r7, #16]
 800ca9c:	0d1b      	lsrs	r3, r3, #20
 800ca9e:	b2db      	uxtb	r3, r3
 800caa0:	f003 030f 	and.w	r3, r3, #15
 800caa4:	b2da      	uxtb	r2, r3
 800caa6:	683b      	ldr	r3, [r7, #0]
 800caa8:	729a      	strb	r2, [r3, #10]

    pStatus->EraseSize = (uint16_t)(((sd_status[2] & 0xFF000000U) >> 16U) | (sd_status[3] & 0xFFU));
 800caaa:	693b      	ldr	r3, [r7, #16]
 800caac:	0c1b      	lsrs	r3, r3, #16
 800caae:	b29b      	uxth	r3, r3
 800cab0:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800cab4:	b29a      	uxth	r2, r3
 800cab6:	697b      	ldr	r3, [r7, #20]
 800cab8:	b29b      	uxth	r3, r3
 800caba:	b2db      	uxtb	r3, r3
 800cabc:	b29b      	uxth	r3, r3
 800cabe:	4313      	orrs	r3, r2
 800cac0:	b29a      	uxth	r2, r3
 800cac2:	683b      	ldr	r3, [r7, #0]
 800cac4:	819a      	strh	r2, [r3, #12]

    pStatus->EraseTimeout = (uint8_t)((sd_status[3] & 0xFC00U) >> 10U);
 800cac6:	697b      	ldr	r3, [r7, #20]
 800cac8:	0a9b      	lsrs	r3, r3, #10
 800caca:	b2db      	uxtb	r3, r3
 800cacc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800cad0:	b2da      	uxtb	r2, r3
 800cad2:	683b      	ldr	r3, [r7, #0]
 800cad4:	739a      	strb	r2, [r3, #14]

    pStatus->EraseOffset = (uint8_t)((sd_status[3] & 0x0300U) >> 8U);
 800cad6:	697b      	ldr	r3, [r7, #20]
 800cad8:	0a1b      	lsrs	r3, r3, #8
 800cada:	b2db      	uxtb	r3, r3
 800cadc:	f003 0303 	and.w	r3, r3, #3
 800cae0:	b2da      	uxtb	r2, r3
 800cae2:	683b      	ldr	r3, [r7, #0]
 800cae4:	73da      	strb	r2, [r3, #15]

    pStatus->UhsSpeedGrade = (uint8_t)((sd_status[3] & 0x00F0U) >> 4U);
 800cae6:	697b      	ldr	r3, [r7, #20]
 800cae8:	091b      	lsrs	r3, r3, #4
 800caea:	b2db      	uxtb	r3, r3
 800caec:	f003 030f 	and.w	r3, r3, #15
 800caf0:	b2da      	uxtb	r2, r3
 800caf2:	683b      	ldr	r3, [r7, #0]
 800caf4:	741a      	strb	r2, [r3, #16]
    pStatus->UhsAllocationUnitSize = (uint8_t)(sd_status[3] & 0x000FU) ;
 800caf6:	697b      	ldr	r3, [r7, #20]
 800caf8:	b2db      	uxtb	r3, r3
 800cafa:	f003 030f 	and.w	r3, r3, #15
 800cafe:	b2da      	uxtb	r2, r3
 800cb00:	683b      	ldr	r3, [r7, #0]
 800cb02:	745a      	strb	r2, [r3, #17]
    pStatus->VideoSpeedClass = (uint8_t)((sd_status[4] & 0xFF000000U) >> 24U);
 800cb04:	69bb      	ldr	r3, [r7, #24]
 800cb06:	0e1b      	lsrs	r3, r3, #24
 800cb08:	b2da      	uxtb	r2, r3
 800cb0a:	683b      	ldr	r3, [r7, #0]
 800cb0c:	749a      	strb	r2, [r3, #18]
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800cb0e:	687b      	ldr	r3, [r7, #4]
 800cb10:	681b      	ldr	r3, [r3, #0]
 800cb12:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800cb16:	4618      	mov	r0, r3
 800cb18:	f003 fb1c 	bl	8010154 <SDMMC_CmdBlockLength>
 800cb1c:	64b8      	str	r0, [r7, #72]	@ 0x48
  if (errorstate != HAL_SD_ERROR_NONE)
 800cb1e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cb20:	2b00      	cmp	r3, #0
 800cb22:	d00d      	beq.n	800cb40 <HAL_SD_GetCardStatus+0x16c>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800cb24:	687b      	ldr	r3, [r7, #4]
 800cb26:	681b      	ldr	r3, [r3, #0]
 800cb28:	4a08      	ldr	r2, [pc, #32]	@ (800cb4c <HAL_SD_GetCardStatus+0x178>)
 800cb2a:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode = errorstate;
 800cb2c:	687b      	ldr	r3, [r7, #4]
 800cb2e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800cb30:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 800cb32:	687b      	ldr	r3, [r7, #4]
 800cb34:	2201      	movs	r2, #1
 800cb36:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    status = HAL_ERROR;
 800cb3a:	2301      	movs	r3, #1
 800cb3c:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  }


  return status;
 800cb40:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
}
 800cb44:	4618      	mov	r0, r3
 800cb46:	3750      	adds	r7, #80	@ 0x50
 800cb48:	46bd      	mov	sp, r7
 800cb4a:	bd80      	pop	{r7, pc}
 800cb4c:	1fe00fff 	.word	0x1fe00fff

0800cb50 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 800cb50:	b480      	push	{r7}
 800cb52:	b083      	sub	sp, #12
 800cb54:	af00      	add	r7, sp, #0
 800cb56:	6078      	str	r0, [r7, #4]
 800cb58:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800cb5a:	687b      	ldr	r3, [r7, #4]
 800cb5c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800cb5e:	683b      	ldr	r3, [r7, #0]
 800cb60:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800cb62:	687b      	ldr	r3, [r7, #4]
 800cb64:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800cb66:	683b      	ldr	r3, [r7, #0]
 800cb68:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800cb6a:	687b      	ldr	r3, [r7, #4]
 800cb6c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800cb6e:	683b      	ldr	r3, [r7, #0]
 800cb70:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800cb72:	687b      	ldr	r3, [r7, #4]
 800cb74:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800cb76:	683b      	ldr	r3, [r7, #0]
 800cb78:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800cb7a:	687b      	ldr	r3, [r7, #4]
 800cb7c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800cb7e:	683b      	ldr	r3, [r7, #0]
 800cb80:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800cb82:	687b      	ldr	r3, [r7, #4]
 800cb84:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800cb86:	683b      	ldr	r3, [r7, #0]
 800cb88:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800cb8a:	687b      	ldr	r3, [r7, #4]
 800cb8c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800cb8e:	683b      	ldr	r3, [r7, #0]
 800cb90:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800cb92:	687b      	ldr	r3, [r7, #4]
 800cb94:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800cb96:	683b      	ldr	r3, [r7, #0]
 800cb98:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800cb9a:	2300      	movs	r3, #0
}
 800cb9c:	4618      	mov	r0, r3
 800cb9e:	370c      	adds	r7, #12
 800cba0:	46bd      	mov	sp, r7
 800cba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cba6:	4770      	bx	lr

0800cba8 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 800cba8:	b590      	push	{r4, r7, lr}
 800cbaa:	b08d      	sub	sp, #52	@ 0x34
 800cbac:	af02      	add	r7, sp, #8
 800cbae:	6078      	str	r0, [r7, #4]
 800cbb0:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  uint32_t sdmmc_clk;
  HAL_StatusTypeDef status = HAL_OK;
 800cbb2:	2300      	movs	r3, #0
 800cbb4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 800cbb8:	687b      	ldr	r3, [r7, #4]
 800cbba:	2203      	movs	r2, #3
 800cbbc:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  if (hsd->SdCard.CardType != CARD_SECURED)
 800cbc0:	687b      	ldr	r3, [r7, #4]
 800cbc2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cbc4:	2b03      	cmp	r3, #3
 800cbc6:	d02e      	beq.n	800cc26 <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if (WideMode == SDMMC_BUS_WIDE_8B)
 800cbc8:	683b      	ldr	r3, [r7, #0]
 800cbca:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800cbce:	d106      	bne.n	800cbde <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800cbd0:	687b      	ldr	r3, [r7, #4]
 800cbd2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cbd4:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800cbd8:	687b      	ldr	r3, [r7, #4]
 800cbda:	635a      	str	r2, [r3, #52]	@ 0x34
 800cbdc:	e029      	b.n	800cc32 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if (WideMode == SDMMC_BUS_WIDE_4B)
 800cbde:	683b      	ldr	r3, [r7, #0]
 800cbe0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800cbe4:	d10a      	bne.n	800cbfc <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800cbe6:	6878      	ldr	r0, [r7, #4]
 800cbe8:	f000 fb64 	bl	800d2b4 <SD_WideBus_Enable>
 800cbec:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800cbee:	687b      	ldr	r3, [r7, #4]
 800cbf0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800cbf2:	6a3b      	ldr	r3, [r7, #32]
 800cbf4:	431a      	orrs	r2, r3
 800cbf6:	687b      	ldr	r3, [r7, #4]
 800cbf8:	635a      	str	r2, [r3, #52]	@ 0x34
 800cbfa:	e01a      	b.n	800cc32 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if (WideMode == SDMMC_BUS_WIDE_1B)
 800cbfc:	683b      	ldr	r3, [r7, #0]
 800cbfe:	2b00      	cmp	r3, #0
 800cc00:	d10a      	bne.n	800cc18 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800cc02:	6878      	ldr	r0, [r7, #4]
 800cc04:	f000 fba1 	bl	800d34a <SD_WideBus_Disable>
 800cc08:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800cc0a:	687b      	ldr	r3, [r7, #4]
 800cc0c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800cc0e:	6a3b      	ldr	r3, [r7, #32]
 800cc10:	431a      	orrs	r2, r3
 800cc12:	687b      	ldr	r3, [r7, #4]
 800cc14:	635a      	str	r2, [r3, #52]	@ 0x34
 800cc16:	e00c      	b.n	800cc32 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800cc18:	687b      	ldr	r3, [r7, #4]
 800cc1a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cc1c:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800cc20:	687b      	ldr	r3, [r7, #4]
 800cc22:	635a      	str	r2, [r3, #52]	@ 0x34
 800cc24:	e005      	b.n	800cc32 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* SD Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800cc26:	687b      	ldr	r3, [r7, #4]
 800cc28:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cc2a:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800cc2e:	687b      	ldr	r3, [r7, #4]
 800cc30:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  if (hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800cc32:	687b      	ldr	r3, [r7, #4]
 800cc34:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cc36:	2b00      	cmp	r3, #0
 800cc38:	d007      	beq.n	800cc4a <HAL_SD_ConfigWideBusOperation+0xa2>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800cc3a:	687b      	ldr	r3, [r7, #4]
 800cc3c:	681b      	ldr	r3, [r3, #0]
 800cc3e:	4a5f      	ldr	r2, [pc, #380]	@ (800cdbc <HAL_SD_ConfigWideBusOperation+0x214>)
 800cc40:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
 800cc42:	2301      	movs	r3, #1
 800cc44:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800cc48:	e096      	b.n	800cd78 <HAL_SD_ConfigWideBusOperation+0x1d0>
  }
  else
  {
    sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 800cc4a:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 800cc4e:	f04f 0100 	mov.w	r1, #0
 800cc52:	f7fd fea3 	bl	800a99c <HAL_RCCEx_GetPeriphCLKFreq>
 800cc56:	61f8      	str	r0, [r7, #28]
    if (sdmmc_clk != 0U)
 800cc58:	69fb      	ldr	r3, [r7, #28]
 800cc5a:	2b00      	cmp	r3, #0
 800cc5c:	f000 8083 	beq.w	800cd66 <HAL_SD_ConfigWideBusOperation+0x1be>
    {
      /* Configure the SDMMC peripheral */
      Init.ClockEdge           = hsd->Init.ClockEdge;
 800cc60:	687b      	ldr	r3, [r7, #4]
 800cc62:	685b      	ldr	r3, [r3, #4]
 800cc64:	60bb      	str	r3, [r7, #8]
      Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800cc66:	687b      	ldr	r3, [r7, #4]
 800cc68:	689b      	ldr	r3, [r3, #8]
 800cc6a:	60fb      	str	r3, [r7, #12]
      Init.BusWide             = WideMode;
 800cc6c:	683b      	ldr	r3, [r7, #0]
 800cc6e:	613b      	str	r3, [r7, #16]
      Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800cc70:	687b      	ldr	r3, [r7, #4]
 800cc72:	691b      	ldr	r3, [r3, #16]
 800cc74:	617b      	str	r3, [r7, #20]

      /* Check if user Clock div < Normal speed 25Mhz, no change in Clockdiv */
      if (hsd->Init.ClockDiv >= (sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ)))
 800cc76:	687b      	ldr	r3, [r7, #4]
 800cc78:	695a      	ldr	r2, [r3, #20]
 800cc7a:	69fb      	ldr	r3, [r7, #28]
 800cc7c:	4950      	ldr	r1, [pc, #320]	@ (800cdc0 <HAL_SD_ConfigWideBusOperation+0x218>)
 800cc7e:	fba1 1303 	umull	r1, r3, r1, r3
 800cc82:	0e1b      	lsrs	r3, r3, #24
 800cc84:	429a      	cmp	r2, r3
 800cc86:	d303      	bcc.n	800cc90 <HAL_SD_ConfigWideBusOperation+0xe8>
      {
        Init.ClockDiv = hsd->Init.ClockDiv;
 800cc88:	687b      	ldr	r3, [r7, #4]
 800cc8a:	695b      	ldr	r3, [r3, #20]
 800cc8c:	61bb      	str	r3, [r7, #24]
 800cc8e:	e05a      	b.n	800cd46 <HAL_SD_ConfigWideBusOperation+0x19e>
      }
      else if (hsd->SdCard.CardSpeed == CARD_ULTRA_HIGH_SPEED)
 800cc90:	687b      	ldr	r3, [r7, #4]
 800cc92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cc94:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800cc98:	d103      	bne.n	800cca2 <HAL_SD_ConfigWideBusOperation+0xfa>
      {
        /* UltraHigh speed SD card,user Clock div */
        Init.ClockDiv = hsd->Init.ClockDiv;
 800cc9a:	687b      	ldr	r3, [r7, #4]
 800cc9c:	695b      	ldr	r3, [r3, #20]
 800cc9e:	61bb      	str	r3, [r7, #24]
 800cca0:	e051      	b.n	800cd46 <HAL_SD_ConfigWideBusOperation+0x19e>
      }
      else if (hsd->SdCard.CardSpeed == CARD_HIGH_SPEED)
 800cca2:	687b      	ldr	r3, [r7, #4]
 800cca4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cca6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ccaa:	d126      	bne.n	800ccfa <HAL_SD_ConfigWideBusOperation+0x152>
      {
        /* High speed SD card, Max Frequency = 50Mhz */
        if (hsd->Init.ClockDiv == 0U)
 800ccac:	687b      	ldr	r3, [r7, #4]
 800ccae:	695b      	ldr	r3, [r3, #20]
 800ccb0:	2b00      	cmp	r3, #0
 800ccb2:	d10e      	bne.n	800ccd2 <HAL_SD_ConfigWideBusOperation+0x12a>
        {
          if (sdmmc_clk > SD_HIGH_SPEED_FREQ)
 800ccb4:	69fb      	ldr	r3, [r7, #28]
 800ccb6:	4a43      	ldr	r2, [pc, #268]	@ (800cdc4 <HAL_SD_ConfigWideBusOperation+0x21c>)
 800ccb8:	4293      	cmp	r3, r2
 800ccba:	d906      	bls.n	800ccca <HAL_SD_ConfigWideBusOperation+0x122>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 800ccbc:	69fb      	ldr	r3, [r7, #28]
 800ccbe:	4a40      	ldr	r2, [pc, #256]	@ (800cdc0 <HAL_SD_ConfigWideBusOperation+0x218>)
 800ccc0:	fba2 2303 	umull	r2, r3, r2, r3
 800ccc4:	0e5b      	lsrs	r3, r3, #25
 800ccc6:	61bb      	str	r3, [r7, #24]
 800ccc8:	e03d      	b.n	800cd46 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800ccca:	687b      	ldr	r3, [r7, #4]
 800cccc:	695b      	ldr	r3, [r3, #20]
 800ccce:	61bb      	str	r3, [r7, #24]
 800ccd0:	e039      	b.n	800cd46 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
        }
        else
        {
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_HIGH_SPEED_FREQ)
 800ccd2:	687b      	ldr	r3, [r7, #4]
 800ccd4:	695b      	ldr	r3, [r3, #20]
 800ccd6:	005b      	lsls	r3, r3, #1
 800ccd8:	69fa      	ldr	r2, [r7, #28]
 800ccda:	fbb2 f3f3 	udiv	r3, r2, r3
 800ccde:	4a39      	ldr	r2, [pc, #228]	@ (800cdc4 <HAL_SD_ConfigWideBusOperation+0x21c>)
 800cce0:	4293      	cmp	r3, r2
 800cce2:	d906      	bls.n	800ccf2 <HAL_SD_ConfigWideBusOperation+0x14a>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 800cce4:	69fb      	ldr	r3, [r7, #28]
 800cce6:	4a36      	ldr	r2, [pc, #216]	@ (800cdc0 <HAL_SD_ConfigWideBusOperation+0x218>)
 800cce8:	fba2 2303 	umull	r2, r3, r2, r3
 800ccec:	0e5b      	lsrs	r3, r3, #25
 800ccee:	61bb      	str	r3, [r7, #24]
 800ccf0:	e029      	b.n	800cd46 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800ccf2:	687b      	ldr	r3, [r7, #4]
 800ccf4:	695b      	ldr	r3, [r3, #20]
 800ccf6:	61bb      	str	r3, [r7, #24]
 800ccf8:	e025      	b.n	800cd46 <HAL_SD_ConfigWideBusOperation+0x19e>
        }
      }
      else
      {
        /* No High speed SD card, Max Frequency = 25Mhz */
        if (hsd->Init.ClockDiv == 0U)
 800ccfa:	687b      	ldr	r3, [r7, #4]
 800ccfc:	695b      	ldr	r3, [r3, #20]
 800ccfe:	2b00      	cmp	r3, #0
 800cd00:	d10e      	bne.n	800cd20 <HAL_SD_ConfigWideBusOperation+0x178>
        {
          if (sdmmc_clk > SD_NORMAL_SPEED_FREQ)
 800cd02:	69fb      	ldr	r3, [r7, #28]
 800cd04:	4a30      	ldr	r2, [pc, #192]	@ (800cdc8 <HAL_SD_ConfigWideBusOperation+0x220>)
 800cd06:	4293      	cmp	r3, r2
 800cd08:	d906      	bls.n	800cd18 <HAL_SD_ConfigWideBusOperation+0x170>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 800cd0a:	69fb      	ldr	r3, [r7, #28]
 800cd0c:	4a2c      	ldr	r2, [pc, #176]	@ (800cdc0 <HAL_SD_ConfigWideBusOperation+0x218>)
 800cd0e:	fba2 2303 	umull	r2, r3, r2, r3
 800cd12:	0e1b      	lsrs	r3, r3, #24
 800cd14:	61bb      	str	r3, [r7, #24]
 800cd16:	e016      	b.n	800cd46 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800cd18:	687b      	ldr	r3, [r7, #4]
 800cd1a:	695b      	ldr	r3, [r3, #20]
 800cd1c:	61bb      	str	r3, [r7, #24]
 800cd1e:	e012      	b.n	800cd46 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
        }
        else
        {
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_NORMAL_SPEED_FREQ)
 800cd20:	687b      	ldr	r3, [r7, #4]
 800cd22:	695b      	ldr	r3, [r3, #20]
 800cd24:	005b      	lsls	r3, r3, #1
 800cd26:	69fa      	ldr	r2, [r7, #28]
 800cd28:	fbb2 f3f3 	udiv	r3, r2, r3
 800cd2c:	4a26      	ldr	r2, [pc, #152]	@ (800cdc8 <HAL_SD_ConfigWideBusOperation+0x220>)
 800cd2e:	4293      	cmp	r3, r2
 800cd30:	d906      	bls.n	800cd40 <HAL_SD_ConfigWideBusOperation+0x198>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 800cd32:	69fb      	ldr	r3, [r7, #28]
 800cd34:	4a22      	ldr	r2, [pc, #136]	@ (800cdc0 <HAL_SD_ConfigWideBusOperation+0x218>)
 800cd36:	fba2 2303 	umull	r2, r3, r2, r3
 800cd3a:	0e1b      	lsrs	r3, r3, #24
 800cd3c:	61bb      	str	r3, [r7, #24]
 800cd3e:	e002      	b.n	800cd46 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800cd40:	687b      	ldr	r3, [r7, #4]
 800cd42:	695b      	ldr	r3, [r3, #20]
 800cd44:	61bb      	str	r3, [r7, #24]

#if (USE_SD_TRANSCEIVER != 0U)
      Init.TranceiverPresent = hsd->Init.TranceiverPresent;
#endif /* USE_SD_TRANSCEIVER */

      (void)SDMMC_Init(hsd->Instance, Init);
 800cd46:	687b      	ldr	r3, [r7, #4]
 800cd48:	681c      	ldr	r4, [r3, #0]
 800cd4a:	466a      	mov	r2, sp
 800cd4c:	f107 0314 	add.w	r3, r7, #20
 800cd50:	e893 0003 	ldmia.w	r3, {r0, r1}
 800cd54:	e882 0003 	stmia.w	r2, {r0, r1}
 800cd58:	f107 0308 	add.w	r3, r7, #8
 800cd5c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800cd5e:	4620      	mov	r0, r4
 800cd60:	f003 f91a 	bl	800ff98 <SDMMC_Init>
 800cd64:	e008      	b.n	800cd78 <HAL_SD_ConfigWideBusOperation+0x1d0>
    }
    else
    {
      hsd->ErrorCode |= SDMMC_ERROR_INVALID_PARAMETER;
 800cd66:	687b      	ldr	r3, [r7, #4]
 800cd68:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cd6a:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800cd6e:	687b      	ldr	r3, [r7, #4]
 800cd70:	635a      	str	r2, [r3, #52]	@ 0x34
      status = HAL_ERROR;
 800cd72:	2301      	movs	r3, #1
 800cd74:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800cd78:	687b      	ldr	r3, [r7, #4]
 800cd7a:	681b      	ldr	r3, [r3, #0]
 800cd7c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800cd80:	4618      	mov	r0, r3
 800cd82:	f003 f9e7 	bl	8010154 <SDMMC_CmdBlockLength>
 800cd86:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800cd88:	6a3b      	ldr	r3, [r7, #32]
 800cd8a:	2b00      	cmp	r3, #0
 800cd8c:	d00c      	beq.n	800cda8 <HAL_SD_ConfigWideBusOperation+0x200>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800cd8e:	687b      	ldr	r3, [r7, #4]
 800cd90:	681b      	ldr	r3, [r3, #0]
 800cd92:	4a0a      	ldr	r2, [pc, #40]	@ (800cdbc <HAL_SD_ConfigWideBusOperation+0x214>)
 800cd94:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 800cd96:	687b      	ldr	r3, [r7, #4]
 800cd98:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800cd9a:	6a3b      	ldr	r3, [r7, #32]
 800cd9c:	431a      	orrs	r2, r3
 800cd9e:	687b      	ldr	r3, [r7, #4]
 800cda0:	635a      	str	r2, [r3, #52]	@ 0x34
    status = HAL_ERROR;
 800cda2:	2301      	movs	r3, #1
 800cda4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 800cda8:	687b      	ldr	r3, [r7, #4]
 800cdaa:	2201      	movs	r2, #1
 800cdac:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return status;
 800cdb0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800cdb4:	4618      	mov	r0, r3
 800cdb6:	372c      	adds	r7, #44	@ 0x2c
 800cdb8:	46bd      	mov	sp, r7
 800cdba:	bd90      	pop	{r4, r7, pc}
 800cdbc:	1fe00fff 	.word	0x1fe00fff
 800cdc0:	55e63b89 	.word	0x55e63b89
 800cdc4:	02faf080 	.word	0x02faf080
 800cdc8:	017d7840 	.word	0x017d7840

0800cdcc <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 800cdcc:	b580      	push	{r7, lr}
 800cdce:	b086      	sub	sp, #24
 800cdd0:	af00      	add	r7, sp, #0
 800cdd2:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 800cdd4:	2300      	movs	r3, #0
 800cdd6:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 800cdd8:	f107 030c 	add.w	r3, r7, #12
 800cddc:	4619      	mov	r1, r3
 800cdde:	6878      	ldr	r0, [r7, #4]
 800cde0:	f000 fa40 	bl	800d264 <SD_SendStatus>
 800cde4:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 800cde6:	697b      	ldr	r3, [r7, #20]
 800cde8:	2b00      	cmp	r3, #0
 800cdea:	d005      	beq.n	800cdf8 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 800cdec:	687b      	ldr	r3, [r7, #4]
 800cdee:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800cdf0:	697b      	ldr	r3, [r7, #20]
 800cdf2:	431a      	orrs	r2, r3
 800cdf4:	687b      	ldr	r3, [r7, #4]
 800cdf6:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 800cdf8:	68fb      	ldr	r3, [r7, #12]
 800cdfa:	0a5b      	lsrs	r3, r3, #9
 800cdfc:	f003 030f 	and.w	r3, r3, #15
 800ce00:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800ce02:	693b      	ldr	r3, [r7, #16]
}
 800ce04:	4618      	mov	r0, r3
 800ce06:	3718      	adds	r7, #24
 800ce08:	46bd      	mov	sp, r7
 800ce0a:	bd80      	pop	{r7, pc}

0800ce0c <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 800ce0c:	b580      	push	{r7, lr}
 800ce0e:	b090      	sub	sp, #64	@ 0x40
 800ce10:	af00      	add	r7, sp, #0
 800ce12:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 0U;
 800ce14:	2300      	movs	r3, #0
 800ce16:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart = HAL_GetTick();
 800ce18:	f7f5 fe32 	bl	8002a80 <HAL_GetTick>
 800ce1c:	63f8      	str	r0, [r7, #60]	@ 0x3c

  /* Check the power State */
  if (SDMMC_GetPowerState(hsd->Instance) == 0U)
 800ce1e:	687b      	ldr	r3, [r7, #4]
 800ce20:	681b      	ldr	r3, [r3, #0]
 800ce22:	4618      	mov	r0, r3
 800ce24:	f003 f911 	bl	801004a <SDMMC_GetPowerState>
 800ce28:	4603      	mov	r3, r0
 800ce2a:	2b00      	cmp	r3, #0
 800ce2c:	d102      	bne.n	800ce34 <SD_InitCard+0x28>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800ce2e:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800ce32:	e0b5      	b.n	800cfa0 <SD_InitCard+0x194>
  }

  if (hsd->SdCard.CardType != CARD_SECURED)
 800ce34:	687b      	ldr	r3, [r7, #4]
 800ce36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ce38:	2b03      	cmp	r3, #3
 800ce3a:	d02e      	beq.n	800ce9a <SD_InitCard+0x8e>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800ce3c:	687b      	ldr	r3, [r7, #4]
 800ce3e:	681b      	ldr	r3, [r3, #0]
 800ce40:	4618      	mov	r0, r3
 800ce42:	f003 fb5c 	bl	80104fe <SDMMC_CmdSendCID>
 800ce46:	63b8      	str	r0, [r7, #56]	@ 0x38
    if (errorstate != HAL_SD_ERROR_NONE)
 800ce48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce4a:	2b00      	cmp	r3, #0
 800ce4c:	d001      	beq.n	800ce52 <SD_InitCard+0x46>
    {
      return errorstate;
 800ce4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce50:	e0a6      	b.n	800cfa0 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800ce52:	687b      	ldr	r3, [r7, #4]
 800ce54:	681b      	ldr	r3, [r3, #0]
 800ce56:	2100      	movs	r1, #0
 800ce58:	4618      	mov	r0, r3
 800ce5a:	f003 f93c 	bl	80100d6 <SDMMC_GetResponse>
 800ce5e:	4602      	mov	r2, r0
 800ce60:	687b      	ldr	r3, [r7, #4]
 800ce62:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800ce64:	687b      	ldr	r3, [r7, #4]
 800ce66:	681b      	ldr	r3, [r3, #0]
 800ce68:	2104      	movs	r1, #4
 800ce6a:	4618      	mov	r0, r3
 800ce6c:	f003 f933 	bl	80100d6 <SDMMC_GetResponse>
 800ce70:	4602      	mov	r2, r0
 800ce72:	687b      	ldr	r3, [r7, #4]
 800ce74:	671a      	str	r2, [r3, #112]	@ 0x70
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800ce76:	687b      	ldr	r3, [r7, #4]
 800ce78:	681b      	ldr	r3, [r3, #0]
 800ce7a:	2108      	movs	r1, #8
 800ce7c:	4618      	mov	r0, r3
 800ce7e:	f003 f92a 	bl	80100d6 <SDMMC_GetResponse>
 800ce82:	4602      	mov	r2, r0
 800ce84:	687b      	ldr	r3, [r7, #4]
 800ce86:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800ce88:	687b      	ldr	r3, [r7, #4]
 800ce8a:	681b      	ldr	r3, [r3, #0]
 800ce8c:	210c      	movs	r1, #12
 800ce8e:	4618      	mov	r0, r3
 800ce90:	f003 f921 	bl	80100d6 <SDMMC_GetResponse>
 800ce94:	4602      	mov	r2, r0
 800ce96:	687b      	ldr	r3, [r7, #4]
 800ce98:	679a      	str	r2, [r3, #120]	@ 0x78
    }
  }

  if (hsd->SdCard.CardType != CARD_SECURED)
 800ce9a:	687b      	ldr	r3, [r7, #4]
 800ce9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ce9e:	2b03      	cmp	r3, #3
 800cea0:	d01d      	beq.n	800cede <SD_InitCard+0xd2>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    while (sd_rca == 0U)
 800cea2:	e019      	b.n	800ced8 <SD_InitCard+0xcc>
    {
      errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800cea4:	687b      	ldr	r3, [r7, #4]
 800cea6:	681b      	ldr	r3, [r3, #0]
 800cea8:	f107 020a 	add.w	r2, r7, #10
 800ceac:	4611      	mov	r1, r2
 800ceae:	4618      	mov	r0, r3
 800ceb0:	f003 fb64 	bl	801057c <SDMMC_CmdSetRelAdd>
 800ceb4:	63b8      	str	r0, [r7, #56]	@ 0x38
      if (errorstate != HAL_SD_ERROR_NONE)
 800ceb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ceb8:	2b00      	cmp	r3, #0
 800ceba:	d001      	beq.n	800cec0 <SD_InitCard+0xb4>
      {
        return errorstate;
 800cebc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cebe:	e06f      	b.n	800cfa0 <SD_InitCard+0x194>
      }
      if ((HAL_GetTick() - tickstart) >=  SDMMC_CMDTIMEOUT)
 800cec0:	f7f5 fdde 	bl	8002a80 <HAL_GetTick>
 800cec4:	4602      	mov	r2, r0
 800cec6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cec8:	1ad3      	subs	r3, r2, r3
 800ceca:	f241 3287 	movw	r2, #4999	@ 0x1387
 800cece:	4293      	cmp	r3, r2
 800ced0:	d902      	bls.n	800ced8 <SD_InitCard+0xcc>
      {
        return HAL_SD_ERROR_TIMEOUT;
 800ced2:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800ced6:	e063      	b.n	800cfa0 <SD_InitCard+0x194>
    while (sd_rca == 0U)
 800ced8:	897b      	ldrh	r3, [r7, #10]
 800ceda:	2b00      	cmp	r3, #0
 800cedc:	d0e2      	beq.n	800cea4 <SD_InitCard+0x98>
      }
    }
  }
  if (hsd->SdCard.CardType != CARD_SECURED)
 800cede:	687b      	ldr	r3, [r7, #4]
 800cee0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cee2:	2b03      	cmp	r3, #3
 800cee4:	d036      	beq.n	800cf54 <SD_InitCard+0x148>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800cee6:	897b      	ldrh	r3, [r7, #10]
 800cee8:	461a      	mov	r2, r3
 800ceea:	687b      	ldr	r3, [r7, #4]
 800ceec:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800ceee:	687b      	ldr	r3, [r7, #4]
 800cef0:	681a      	ldr	r2, [r3, #0]
 800cef2:	687b      	ldr	r3, [r7, #4]
 800cef4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cef6:	041b      	lsls	r3, r3, #16
 800cef8:	4619      	mov	r1, r3
 800cefa:	4610      	mov	r0, r2
 800cefc:	f003 fb1e 	bl	801053c <SDMMC_CmdSendCSD>
 800cf00:	63b8      	str	r0, [r7, #56]	@ 0x38
    if (errorstate != HAL_SD_ERROR_NONE)
 800cf02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf04:	2b00      	cmp	r3, #0
 800cf06:	d001      	beq.n	800cf0c <SD_InitCard+0x100>
    {
      return errorstate;
 800cf08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf0a:	e049      	b.n	800cfa0 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800cf0c:	687b      	ldr	r3, [r7, #4]
 800cf0e:	681b      	ldr	r3, [r3, #0]
 800cf10:	2100      	movs	r1, #0
 800cf12:	4618      	mov	r0, r3
 800cf14:	f003 f8df 	bl	80100d6 <SDMMC_GetResponse>
 800cf18:	4602      	mov	r2, r0
 800cf1a:	687b      	ldr	r3, [r7, #4]
 800cf1c:	65da      	str	r2, [r3, #92]	@ 0x5c
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800cf1e:	687b      	ldr	r3, [r7, #4]
 800cf20:	681b      	ldr	r3, [r3, #0]
 800cf22:	2104      	movs	r1, #4
 800cf24:	4618      	mov	r0, r3
 800cf26:	f003 f8d6 	bl	80100d6 <SDMMC_GetResponse>
 800cf2a:	4602      	mov	r2, r0
 800cf2c:	687b      	ldr	r3, [r7, #4]
 800cf2e:	661a      	str	r2, [r3, #96]	@ 0x60
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800cf30:	687b      	ldr	r3, [r7, #4]
 800cf32:	681b      	ldr	r3, [r3, #0]
 800cf34:	2108      	movs	r1, #8
 800cf36:	4618      	mov	r0, r3
 800cf38:	f003 f8cd 	bl	80100d6 <SDMMC_GetResponse>
 800cf3c:	4602      	mov	r2, r0
 800cf3e:	687b      	ldr	r3, [r7, #4]
 800cf40:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800cf42:	687b      	ldr	r3, [r7, #4]
 800cf44:	681b      	ldr	r3, [r3, #0]
 800cf46:	210c      	movs	r1, #12
 800cf48:	4618      	mov	r0, r3
 800cf4a:	f003 f8c4 	bl	80100d6 <SDMMC_GetResponse>
 800cf4e:	4602      	mov	r2, r0
 800cf50:	687b      	ldr	r3, [r7, #4]
 800cf52:	669a      	str	r2, [r3, #104]	@ 0x68
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 800cf54:	687b      	ldr	r3, [r7, #4]
 800cf56:	681b      	ldr	r3, [r3, #0]
 800cf58:	2104      	movs	r1, #4
 800cf5a:	4618      	mov	r0, r3
 800cf5c:	f003 f8bb 	bl	80100d6 <SDMMC_GetResponse>
 800cf60:	4603      	mov	r3, r0
 800cf62:	0d1a      	lsrs	r2, r3, #20
 800cf64:	687b      	ldr	r3, [r7, #4]
 800cf66:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800cf68:	f107 030c 	add.w	r3, r7, #12
 800cf6c:	4619      	mov	r1, r3
 800cf6e:	6878      	ldr	r0, [r7, #4]
 800cf70:	f7ff fb8c 	bl	800c68c <HAL_SD_GetCardCSD>
 800cf74:	4603      	mov	r3, r0
 800cf76:	2b00      	cmp	r3, #0
 800cf78:	d002      	beq.n	800cf80 <SD_InitCard+0x174>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800cf7a:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800cf7e:	e00f      	b.n	800cfa0 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800cf80:	687b      	ldr	r3, [r7, #4]
 800cf82:	681a      	ldr	r2, [r3, #0]
 800cf84:	687b      	ldr	r3, [r7, #4]
 800cf86:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cf88:	041b      	lsls	r3, r3, #16
 800cf8a:	4619      	mov	r1, r3
 800cf8c:	4610      	mov	r0, r2
 800cf8e:	f003 f9cd 	bl	801032c <SDMMC_CmdSelDesel>
 800cf92:	63b8      	str	r0, [r7, #56]	@ 0x38
  if (errorstate != HAL_SD_ERROR_NONE)
 800cf94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf96:	2b00      	cmp	r3, #0
 800cf98:	d001      	beq.n	800cf9e <SD_InitCard+0x192>
  {
    return errorstate;
 800cf9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf9c:	e000      	b.n	800cfa0 <SD_InitCard+0x194>
  }

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800cf9e:	2300      	movs	r3, #0
}
 800cfa0:	4618      	mov	r0, r3
 800cfa2:	3740      	adds	r7, #64	@ 0x40
 800cfa4:	46bd      	mov	sp, r7
 800cfa6:	bd80      	pop	{r7, pc}

0800cfa8 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800cfa8:	b580      	push	{r7, lr}
 800cfaa:	b086      	sub	sp, #24
 800cfac:	af00      	add	r7, sp, #0
 800cfae:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800cfb0:	2300      	movs	r3, #0
 800cfb2:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U;
 800cfb4:	2300      	movs	r3, #0
 800cfb6:	617b      	str	r3, [r7, #20]
  uint32_t validvoltage = 0U;
 800cfb8:	2300      	movs	r3, #0
 800cfba:	613b      	str	r3, [r7, #16]
#if (USE_SD_TRANSCEIVER != 0U)
  uint32_t tickstart = HAL_GetTick();
#endif /* USE_SD_TRANSCEIVER  */

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800cfbc:	687b      	ldr	r3, [r7, #4]
 800cfbe:	681b      	ldr	r3, [r3, #0]
 800cfc0:	4618      	mov	r0, r3
 800cfc2:	f003 f9d6 	bl	8010372 <SDMMC_CmdGoIdleState>
 800cfc6:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_SD_ERROR_NONE)
 800cfc8:	68fb      	ldr	r3, [r7, #12]
 800cfca:	2b00      	cmp	r3, #0
 800cfcc:	d001      	beq.n	800cfd2 <SD_PowerON+0x2a>
  {
    return errorstate;
 800cfce:	68fb      	ldr	r3, [r7, #12]
 800cfd0:	e072      	b.n	800d0b8 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800cfd2:	687b      	ldr	r3, [r7, #4]
 800cfd4:	681b      	ldr	r3, [r3, #0]
 800cfd6:	4618      	mov	r0, r3
 800cfd8:	f003 f9e9 	bl	80103ae <SDMMC_CmdOperCond>
 800cfdc:	60f8      	str	r0, [r7, #12]
  if (errorstate == SDMMC_ERROR_TIMEOUT) /* No response to CMD8 */
 800cfde:	68fb      	ldr	r3, [r7, #12]
 800cfe0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800cfe4:	d10d      	bne.n	800d002 <SD_PowerON+0x5a>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800cfe6:	687b      	ldr	r3, [r7, #4]
 800cfe8:	2200      	movs	r2, #0
 800cfea:	63da      	str	r2, [r3, #60]	@ 0x3c
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800cfec:	687b      	ldr	r3, [r7, #4]
 800cfee:	681b      	ldr	r3, [r3, #0]
 800cff0:	4618      	mov	r0, r3
 800cff2:	f003 f9be 	bl	8010372 <SDMMC_CmdGoIdleState>
 800cff6:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 800cff8:	68fb      	ldr	r3, [r7, #12]
 800cffa:	2b00      	cmp	r3, #0
 800cffc:	d004      	beq.n	800d008 <SD_PowerON+0x60>
    {
      return errorstate;
 800cffe:	68fb      	ldr	r3, [r7, #12]
 800d000:	e05a      	b.n	800d0b8 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800d002:	687b      	ldr	r3, [r7, #4]
 800d004:	2201      	movs	r2, #1
 800d006:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  if (hsd->SdCard.CardVersion == CARD_V2_X)
 800d008:	687b      	ldr	r3, [r7, #4]
 800d00a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d00c:	2b01      	cmp	r3, #1
 800d00e:	d137      	bne.n	800d080 <SD_PowerON+0xd8>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800d010:	687b      	ldr	r3, [r7, #4]
 800d012:	681b      	ldr	r3, [r3, #0]
 800d014:	2100      	movs	r1, #0
 800d016:	4618      	mov	r0, r3
 800d018:	f003 f9e9 	bl	80103ee <SDMMC_CmdAppCommand>
 800d01c:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 800d01e:	68fb      	ldr	r3, [r7, #12]
 800d020:	2b00      	cmp	r3, #0
 800d022:	d02d      	beq.n	800d080 <SD_PowerON+0xd8>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800d024:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800d028:	e046      	b.n	800d0b8 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800d02a:	687b      	ldr	r3, [r7, #4]
 800d02c:	681b      	ldr	r3, [r3, #0]
 800d02e:	2100      	movs	r1, #0
 800d030:	4618      	mov	r0, r3
 800d032:	f003 f9dc 	bl	80103ee <SDMMC_CmdAppCommand>
 800d036:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 800d038:	68fb      	ldr	r3, [r7, #12]
 800d03a:	2b00      	cmp	r3, #0
 800d03c:	d001      	beq.n	800d042 <SD_PowerON+0x9a>
    {
      return errorstate;
 800d03e:	68fb      	ldr	r3, [r7, #12]
 800d040:	e03a      	b.n	800d0b8 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY |
 800d042:	687b      	ldr	r3, [r7, #4]
 800d044:	681b      	ldr	r3, [r3, #0]
 800d046:	491e      	ldr	r1, [pc, #120]	@ (800d0c0 <SD_PowerON+0x118>)
 800d048:	4618      	mov	r0, r3
 800d04a:	f003 f9f3 	bl	8010434 <SDMMC_CmdAppOperCommand>
 800d04e:	60f8      	str	r0, [r7, #12]
                                         SD_SWITCH_1_8V_CAPACITY);
    if (errorstate != HAL_SD_ERROR_NONE)
 800d050:	68fb      	ldr	r3, [r7, #12]
 800d052:	2b00      	cmp	r3, #0
 800d054:	d002      	beq.n	800d05c <SD_PowerON+0xb4>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800d056:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800d05a:	e02d      	b.n	800d0b8 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800d05c:	687b      	ldr	r3, [r7, #4]
 800d05e:	681b      	ldr	r3, [r3, #0]
 800d060:	2100      	movs	r1, #0
 800d062:	4618      	mov	r0, r3
 800d064:	f003 f837 	bl	80100d6 <SDMMC_GetResponse>
 800d068:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800d06a:	697b      	ldr	r3, [r7, #20]
 800d06c:	0fdb      	lsrs	r3, r3, #31
 800d06e:	2b01      	cmp	r3, #1
 800d070:	d101      	bne.n	800d076 <SD_PowerON+0xce>
 800d072:	2301      	movs	r3, #1
 800d074:	e000      	b.n	800d078 <SD_PowerON+0xd0>
 800d076:	2300      	movs	r3, #0
 800d078:	613b      	str	r3, [r7, #16]

    count++;
 800d07a:	68bb      	ldr	r3, [r7, #8]
 800d07c:	3301      	adds	r3, #1
 800d07e:	60bb      	str	r3, [r7, #8]
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800d080:	68bb      	ldr	r3, [r7, #8]
 800d082:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800d086:	4293      	cmp	r3, r2
 800d088:	d802      	bhi.n	800d090 <SD_PowerON+0xe8>
 800d08a:	693b      	ldr	r3, [r7, #16]
 800d08c:	2b00      	cmp	r3, #0
 800d08e:	d0cc      	beq.n	800d02a <SD_PowerON+0x82>
  }

  if (count >= SDMMC_MAX_VOLT_TRIAL)
 800d090:	68bb      	ldr	r3, [r7, #8]
 800d092:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800d096:	4293      	cmp	r3, r2
 800d098:	d902      	bls.n	800d0a0 <SD_PowerON+0xf8>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800d09a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800d09e:	e00b      	b.n	800d0b8 <SD_PowerON+0x110>
  }

  /* Set default card type */
  hsd->SdCard.CardType = CARD_SDSC;
 800d0a0:	687b      	ldr	r3, [r7, #4]
 800d0a2:	2200      	movs	r2, #0
 800d0a4:	639a      	str	r2, [r3, #56]	@ 0x38

  if ((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY)
 800d0a6:	697b      	ldr	r3, [r7, #20]
 800d0a8:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800d0ac:	2b00      	cmp	r3, #0
 800d0ae:	d002      	beq.n	800d0b6 <SD_PowerON+0x10e>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800d0b0:	687b      	ldr	r3, [r7, #4]
 800d0b2:	2201      	movs	r2, #1
 800d0b4:	639a      	str	r2, [r3, #56]	@ 0x38
      }
    }
#endif /* USE_SD_TRANSCEIVER  */
  }

  return HAL_SD_ERROR_NONE;
 800d0b6:	2300      	movs	r3, #0
}
 800d0b8:	4618      	mov	r0, r3
 800d0ba:	3718      	adds	r7, #24
 800d0bc:	46bd      	mov	sp, r7
 800d0be:	bd80      	pop	{r7, pc}
 800d0c0:	c1100000 	.word	0xc1100000

0800d0c4 <SD_SendSDStatus>:
  * @param  pSDstatus: Pointer to the buffer that will contain the SD card status
  *         SD Status register)
  * @retval error state
  */
static uint32_t SD_SendSDStatus(SD_HandleTypeDef *hsd, uint32_t *pSDstatus)
{
 800d0c4:	b580      	push	{r7, lr}
 800d0c6:	b08c      	sub	sp, #48	@ 0x30
 800d0c8:	af00      	add	r7, sp, #0
 800d0ca:	6078      	str	r0, [r7, #4]
 800d0cc:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800d0ce:	f7f5 fcd7 	bl	8002a80 <HAL_GetTick>
 800d0d2:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t count;
  uint32_t *pData = pSDstatus;
 800d0d4:	683b      	ldr	r3, [r7, #0]
 800d0d6:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check SD response */
  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800d0d8:	687b      	ldr	r3, [r7, #4]
 800d0da:	681b      	ldr	r3, [r3, #0]
 800d0dc:	2100      	movs	r1, #0
 800d0de:	4618      	mov	r0, r3
 800d0e0:	f002 fff9 	bl	80100d6 <SDMMC_GetResponse>
 800d0e4:	4603      	mov	r3, r0
 800d0e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d0ea:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800d0ee:	d102      	bne.n	800d0f6 <SD_SendSDStatus+0x32>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800d0f0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800d0f4:	e0b0      	b.n	800d258 <SD_SendSDStatus+0x194>
  }

  /* Set block size for card if it is not equal to current block size for card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 64U);
 800d0f6:	687b      	ldr	r3, [r7, #4]
 800d0f8:	681b      	ldr	r3, [r3, #0]
 800d0fa:	2140      	movs	r1, #64	@ 0x40
 800d0fc:	4618      	mov	r0, r3
 800d0fe:	f003 f829 	bl	8010154 <SDMMC_CmdBlockLength>
 800d102:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800d104:	6a3b      	ldr	r3, [r7, #32]
 800d106:	2b00      	cmp	r3, #0
 800d108:	d005      	beq.n	800d116 <SD_SendSDStatus+0x52>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800d10a:	687b      	ldr	r3, [r7, #4]
 800d10c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d10e:	687b      	ldr	r3, [r7, #4]
 800d110:	635a      	str	r2, [r3, #52]	@ 0x34
    return errorstate;
 800d112:	6a3b      	ldr	r3, [r7, #32]
 800d114:	e0a0      	b.n	800d258 <SD_SendSDStatus+0x194>
  }

  /* Send CMD55 */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800d116:	687b      	ldr	r3, [r7, #4]
 800d118:	681a      	ldr	r2, [r3, #0]
 800d11a:	687b      	ldr	r3, [r7, #4]
 800d11c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d11e:	041b      	lsls	r3, r3, #16
 800d120:	4619      	mov	r1, r3
 800d122:	4610      	mov	r0, r2
 800d124:	f003 f963 	bl	80103ee <SDMMC_CmdAppCommand>
 800d128:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800d12a:	6a3b      	ldr	r3, [r7, #32]
 800d12c:	2b00      	cmp	r3, #0
 800d12e:	d005      	beq.n	800d13c <SD_SendSDStatus+0x78>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800d130:	687b      	ldr	r3, [r7, #4]
 800d132:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d134:	687b      	ldr	r3, [r7, #4]
 800d136:	635a      	str	r2, [r3, #52]	@ 0x34
    return errorstate;
 800d138:	6a3b      	ldr	r3, [r7, #32]
 800d13a:	e08d      	b.n	800d258 <SD_SendSDStatus+0x194>
  }

  /* Configure the SD DPSM (Data Path State Machine) */
  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800d13c:	f04f 33ff 	mov.w	r3, #4294967295
 800d140:	60bb      	str	r3, [r7, #8]
  config.DataLength    = 64U;
 800d142:	2340      	movs	r3, #64	@ 0x40
 800d144:	60fb      	str	r3, [r7, #12]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_64B;
 800d146:	2360      	movs	r3, #96	@ 0x60
 800d148:	613b      	str	r3, [r7, #16]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800d14a:	2302      	movs	r3, #2
 800d14c:	617b      	str	r3, [r7, #20]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800d14e:	2300      	movs	r3, #0
 800d150:	61bb      	str	r3, [r7, #24]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800d152:	2301      	movs	r3, #1
 800d154:	61fb      	str	r3, [r7, #28]
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800d156:	687b      	ldr	r3, [r7, #4]
 800d158:	681b      	ldr	r3, [r3, #0]
 800d15a:	f107 0208 	add.w	r2, r7, #8
 800d15e:	4611      	mov	r1, r2
 800d160:	4618      	mov	r0, r3
 800d162:	f002 ffcb 	bl	80100fc <SDMMC_ConfigData>

  /* Send ACMD13 (SD_APP_STAUS)  with argument as card's RCA */
  errorstate = SDMMC_CmdStatusRegister(hsd->Instance);
 800d166:	687b      	ldr	r3, [r7, #4]
 800d168:	681b      	ldr	r3, [r3, #0]
 800d16a:	4618      	mov	r0, r3
 800d16c:	f003 fa4b 	bl	8010606 <SDMMC_CmdStatusRegister>
 800d170:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800d172:	6a3b      	ldr	r3, [r7, #32]
 800d174:	2b00      	cmp	r3, #0
 800d176:	d02b      	beq.n	800d1d0 <SD_SendSDStatus+0x10c>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800d178:	687b      	ldr	r3, [r7, #4]
 800d17a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d17c:	687b      	ldr	r3, [r7, #4]
 800d17e:	635a      	str	r2, [r3, #52]	@ 0x34
    return errorstate;
 800d180:	6a3b      	ldr	r3, [r7, #32]
 800d182:	e069      	b.n	800d258 <SD_SendSDStatus+0x194>
  }

  /* Get status data */
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
  {
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
 800d184:	687b      	ldr	r3, [r7, #4]
 800d186:	681b      	ldr	r3, [r3, #0]
 800d188:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d18a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800d18e:	2b00      	cmp	r3, #0
 800d190:	d013      	beq.n	800d1ba <SD_SendSDStatus+0xf6>
    {
      for (count = 0U; count < 8U; count++)
 800d192:	2300      	movs	r3, #0
 800d194:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d196:	e00d      	b.n	800d1b4 <SD_SendSDStatus+0xf0>
      {
        *pData = SDMMC_ReadFIFO(hsd->Instance);
 800d198:	687b      	ldr	r3, [r7, #4]
 800d19a:	681b      	ldr	r3, [r3, #0]
 800d19c:	4618      	mov	r0, r3
 800d19e:	f002 ff25 	bl	800ffec <SDMMC_ReadFIFO>
 800d1a2:	4602      	mov	r2, r0
 800d1a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d1a6:	601a      	str	r2, [r3, #0]
        pData++;
 800d1a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d1aa:	3304      	adds	r3, #4
 800d1ac:	62bb      	str	r3, [r7, #40]	@ 0x28
      for (count = 0U; count < 8U; count++)
 800d1ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d1b0:	3301      	adds	r3, #1
 800d1b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d1b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d1b6:	2b07      	cmp	r3, #7
 800d1b8:	d9ee      	bls.n	800d198 <SD_SendSDStatus+0xd4>
      }
    }

    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800d1ba:	f7f5 fc61 	bl	8002a80 <HAL_GetTick>
 800d1be:	4602      	mov	r2, r0
 800d1c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d1c2:	1ad3      	subs	r3, r2, r3
 800d1c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d1c8:	d102      	bne.n	800d1d0 <SD_SendSDStatus+0x10c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800d1ca:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800d1ce:	e043      	b.n	800d258 <SD_SendSDStatus+0x194>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 800d1d0:	687b      	ldr	r3, [r7, #4]
 800d1d2:	681b      	ldr	r3, [r3, #0]
 800d1d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d1d6:	f403 7395 	and.w	r3, r3, #298	@ 0x12a
 800d1da:	2b00      	cmp	r3, #0
 800d1dc:	d0d2      	beq.n	800d184 <SD_SendSDStatus+0xc0>
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800d1de:	687b      	ldr	r3, [r7, #4]
 800d1e0:	681b      	ldr	r3, [r3, #0]
 800d1e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d1e4:	f003 0308 	and.w	r3, r3, #8
 800d1e8:	2b00      	cmp	r3, #0
 800d1ea:	d001      	beq.n	800d1f0 <SD_SendSDStatus+0x12c>
  {
    return HAL_SD_ERROR_DATA_TIMEOUT;
 800d1ec:	2308      	movs	r3, #8
 800d1ee:	e033      	b.n	800d258 <SD_SendSDStatus+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800d1f0:	687b      	ldr	r3, [r7, #4]
 800d1f2:	681b      	ldr	r3, [r3, #0]
 800d1f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d1f6:	f003 0302 	and.w	r3, r3, #2
 800d1fa:	2b00      	cmp	r3, #0
 800d1fc:	d001      	beq.n	800d202 <SD_SendSDStatus+0x13e>
  {
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800d1fe:	2302      	movs	r3, #2
 800d200:	e02a      	b.n	800d258 <SD_SendSDStatus+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800d202:	687b      	ldr	r3, [r7, #4]
 800d204:	681b      	ldr	r3, [r3, #0]
 800d206:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d208:	f003 0320 	and.w	r3, r3, #32
 800d20c:	2b00      	cmp	r3, #0
 800d20e:	d017      	beq.n	800d240 <SD_SendSDStatus+0x17c>
  {
    return HAL_SD_ERROR_RX_OVERRUN;
 800d210:	2320      	movs	r3, #32
 800d212:	e021      	b.n	800d258 <SD_SendSDStatus+0x194>
    /* Nothing to do */
  }

  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
  {
    *pData = SDMMC_ReadFIFO(hsd->Instance);
 800d214:	687b      	ldr	r3, [r7, #4]
 800d216:	681b      	ldr	r3, [r3, #0]
 800d218:	4618      	mov	r0, r3
 800d21a:	f002 fee7 	bl	800ffec <SDMMC_ReadFIFO>
 800d21e:	4602      	mov	r2, r0
 800d220:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d222:	601a      	str	r2, [r3, #0]
    pData++;
 800d224:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d226:	3304      	adds	r3, #4
 800d228:	62bb      	str	r3, [r7, #40]	@ 0x28

    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800d22a:	f7f5 fc29 	bl	8002a80 <HAL_GetTick>
 800d22e:	4602      	mov	r2, r0
 800d230:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d232:	1ad3      	subs	r3, r2, r3
 800d234:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d238:	d102      	bne.n	800d240 <SD_SendSDStatus+0x17c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800d23a:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800d23e:	e00b      	b.n	800d258 <SD_SendSDStatus+0x194>
  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
 800d240:	687b      	ldr	r3, [r7, #4]
 800d242:	681b      	ldr	r3, [r3, #0]
 800d244:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d246:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800d24a:	2b00      	cmp	r3, #0
 800d24c:	d1e2      	bne.n	800d214 <SD_SendSDStatus+0x150>
    }
  }

  /* Clear all the static status flags*/
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800d24e:	687b      	ldr	r3, [r7, #4]
 800d250:	681b      	ldr	r3, [r3, #0]
 800d252:	4a03      	ldr	r2, [pc, #12]	@ (800d260 <SD_SendSDStatus+0x19c>)
 800d254:	639a      	str	r2, [r3, #56]	@ 0x38

  return HAL_SD_ERROR_NONE;
 800d256:	2300      	movs	r3, #0
}
 800d258:	4618      	mov	r0, r3
 800d25a:	3730      	adds	r7, #48	@ 0x30
 800d25c:	46bd      	mov	sp, r7
 800d25e:	bd80      	pop	{r7, pc}
 800d260:	18000f3a 	.word	0x18000f3a

0800d264 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 800d264:	b580      	push	{r7, lr}
 800d266:	b084      	sub	sp, #16
 800d268:	af00      	add	r7, sp, #0
 800d26a:	6078      	str	r0, [r7, #4]
 800d26c:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if (pCardStatus == NULL)
 800d26e:	683b      	ldr	r3, [r7, #0]
 800d270:	2b00      	cmp	r3, #0
 800d272:	d102      	bne.n	800d27a <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 800d274:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800d278:	e018      	b.n	800d2ac <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800d27a:	687b      	ldr	r3, [r7, #4]
 800d27c:	681a      	ldr	r2, [r3, #0]
 800d27e:	687b      	ldr	r3, [r7, #4]
 800d280:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d282:	041b      	lsls	r3, r3, #16
 800d284:	4619      	mov	r1, r3
 800d286:	4610      	mov	r0, r2
 800d288:	f003 f99a 	bl	80105c0 <SDMMC_CmdSendStatus>
 800d28c:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_SD_ERROR_NONE)
 800d28e:	68fb      	ldr	r3, [r7, #12]
 800d290:	2b00      	cmp	r3, #0
 800d292:	d001      	beq.n	800d298 <SD_SendStatus+0x34>
  {
    return errorstate;
 800d294:	68fb      	ldr	r3, [r7, #12]
 800d296:	e009      	b.n	800d2ac <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800d298:	687b      	ldr	r3, [r7, #4]
 800d29a:	681b      	ldr	r3, [r3, #0]
 800d29c:	2100      	movs	r1, #0
 800d29e:	4618      	mov	r0, r3
 800d2a0:	f002 ff19 	bl	80100d6 <SDMMC_GetResponse>
 800d2a4:	4602      	mov	r2, r0
 800d2a6:	683b      	ldr	r3, [r7, #0]
 800d2a8:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800d2aa:	2300      	movs	r3, #0
}
 800d2ac:	4618      	mov	r0, r3
 800d2ae:	3710      	adds	r7, #16
 800d2b0:	46bd      	mov	sp, r7
 800d2b2:	bd80      	pop	{r7, pc}

0800d2b4 <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 800d2b4:	b580      	push	{r7, lr}
 800d2b6:	b086      	sub	sp, #24
 800d2b8:	af00      	add	r7, sp, #0
 800d2ba:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 800d2bc:	2300      	movs	r3, #0
 800d2be:	60fb      	str	r3, [r7, #12]
 800d2c0:	2300      	movs	r3, #0
 800d2c2:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800d2c4:	687b      	ldr	r3, [r7, #4]
 800d2c6:	681b      	ldr	r3, [r3, #0]
 800d2c8:	2100      	movs	r1, #0
 800d2ca:	4618      	mov	r0, r3
 800d2cc:	f002 ff03 	bl	80100d6 <SDMMC_GetResponse>
 800d2d0:	4603      	mov	r3, r0
 800d2d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d2d6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800d2da:	d102      	bne.n	800d2e2 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800d2dc:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800d2e0:	e02f      	b.n	800d342 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800d2e2:	f107 030c 	add.w	r3, r7, #12
 800d2e6:	4619      	mov	r1, r3
 800d2e8:	6878      	ldr	r0, [r7, #4]
 800d2ea:	f000 f879 	bl	800d3e0 <SD_FindSCR>
 800d2ee:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 800d2f0:	697b      	ldr	r3, [r7, #20]
 800d2f2:	2b00      	cmp	r3, #0
 800d2f4:	d001      	beq.n	800d2fa <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800d2f6:	697b      	ldr	r3, [r7, #20]
 800d2f8:	e023      	b.n	800d342 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if ((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800d2fa:	693b      	ldr	r3, [r7, #16]
 800d2fc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800d300:	2b00      	cmp	r3, #0
 800d302:	d01c      	beq.n	800d33e <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800d304:	687b      	ldr	r3, [r7, #4]
 800d306:	681a      	ldr	r2, [r3, #0]
 800d308:	687b      	ldr	r3, [r7, #4]
 800d30a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d30c:	041b      	lsls	r3, r3, #16
 800d30e:	4619      	mov	r1, r3
 800d310:	4610      	mov	r0, r2
 800d312:	f003 f86c 	bl	80103ee <SDMMC_CmdAppCommand>
 800d316:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800d318:	697b      	ldr	r3, [r7, #20]
 800d31a:	2b00      	cmp	r3, #0
 800d31c:	d001      	beq.n	800d322 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800d31e:	697b      	ldr	r3, [r7, #20]
 800d320:	e00f      	b.n	800d342 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800d322:	687b      	ldr	r3, [r7, #4]
 800d324:	681b      	ldr	r3, [r3, #0]
 800d326:	2102      	movs	r1, #2
 800d328:	4618      	mov	r0, r3
 800d32a:	f003 f8a3 	bl	8010474 <SDMMC_CmdBusWidth>
 800d32e:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800d330:	697b      	ldr	r3, [r7, #20]
 800d332:	2b00      	cmp	r3, #0
 800d334:	d001      	beq.n	800d33a <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800d336:	697b      	ldr	r3, [r7, #20]
 800d338:	e003      	b.n	800d342 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800d33a:	2300      	movs	r3, #0
 800d33c:	e001      	b.n	800d342 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800d33e:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 800d342:	4618      	mov	r0, r3
 800d344:	3718      	adds	r7, #24
 800d346:	46bd      	mov	sp, r7
 800d348:	bd80      	pop	{r7, pc}

0800d34a <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800d34a:	b580      	push	{r7, lr}
 800d34c:	b086      	sub	sp, #24
 800d34e:	af00      	add	r7, sp, #0
 800d350:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 800d352:	2300      	movs	r3, #0
 800d354:	60fb      	str	r3, [r7, #12]
 800d356:	2300      	movs	r3, #0
 800d358:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800d35a:	687b      	ldr	r3, [r7, #4]
 800d35c:	681b      	ldr	r3, [r3, #0]
 800d35e:	2100      	movs	r1, #0
 800d360:	4618      	mov	r0, r3
 800d362:	f002 feb8 	bl	80100d6 <SDMMC_GetResponse>
 800d366:	4603      	mov	r3, r0
 800d368:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d36c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800d370:	d102      	bne.n	800d378 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800d372:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800d376:	e02f      	b.n	800d3d8 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800d378:	f107 030c 	add.w	r3, r7, #12
 800d37c:	4619      	mov	r1, r3
 800d37e:	6878      	ldr	r0, [r7, #4]
 800d380:	f000 f82e 	bl	800d3e0 <SD_FindSCR>
 800d384:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 800d386:	697b      	ldr	r3, [r7, #20]
 800d388:	2b00      	cmp	r3, #0
 800d38a:	d001      	beq.n	800d390 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800d38c:	697b      	ldr	r3, [r7, #20]
 800d38e:	e023      	b.n	800d3d8 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if ((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800d390:	693b      	ldr	r3, [r7, #16]
 800d392:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800d396:	2b00      	cmp	r3, #0
 800d398:	d01c      	beq.n	800d3d4 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800d39a:	687b      	ldr	r3, [r7, #4]
 800d39c:	681a      	ldr	r2, [r3, #0]
 800d39e:	687b      	ldr	r3, [r7, #4]
 800d3a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d3a2:	041b      	lsls	r3, r3, #16
 800d3a4:	4619      	mov	r1, r3
 800d3a6:	4610      	mov	r0, r2
 800d3a8:	f003 f821 	bl	80103ee <SDMMC_CmdAppCommand>
 800d3ac:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800d3ae:	697b      	ldr	r3, [r7, #20]
 800d3b0:	2b00      	cmp	r3, #0
 800d3b2:	d001      	beq.n	800d3b8 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 800d3b4:	697b      	ldr	r3, [r7, #20]
 800d3b6:	e00f      	b.n	800d3d8 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800d3b8:	687b      	ldr	r3, [r7, #4]
 800d3ba:	681b      	ldr	r3, [r3, #0]
 800d3bc:	2100      	movs	r1, #0
 800d3be:	4618      	mov	r0, r3
 800d3c0:	f003 f858 	bl	8010474 <SDMMC_CmdBusWidth>
 800d3c4:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800d3c6:	697b      	ldr	r3, [r7, #20]
 800d3c8:	2b00      	cmp	r3, #0
 800d3ca:	d001      	beq.n	800d3d0 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800d3cc:	697b      	ldr	r3, [r7, #20]
 800d3ce:	e003      	b.n	800d3d8 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800d3d0:	2300      	movs	r3, #0
 800d3d2:	e001      	b.n	800d3d8 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800d3d4:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 800d3d8:	4618      	mov	r0, r3
 800d3da:	3718      	adds	r7, #24
 800d3dc:	46bd      	mov	sp, r7
 800d3de:	bd80      	pop	{r7, pc}

0800d3e0 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800d3e0:	b580      	push	{r7, lr}
 800d3e2:	b08e      	sub	sp, #56	@ 0x38
 800d3e4:	af00      	add	r7, sp, #0
 800d3e6:	6078      	str	r0, [r7, #4]
 800d3e8:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800d3ea:	f7f5 fb49 	bl	8002a80 <HAL_GetTick>
 800d3ee:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t index = 0U;
 800d3f0:	2300      	movs	r3, #0
 800d3f2:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tempscr[2U] = {0UL, 0UL};
 800d3f4:	2300      	movs	r3, #0
 800d3f6:	60bb      	str	r3, [r7, #8]
 800d3f8:	2300      	movs	r3, #0
 800d3fa:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 800d3fc:	683b      	ldr	r3, [r7, #0]
 800d3fe:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800d400:	687b      	ldr	r3, [r7, #4]
 800d402:	681b      	ldr	r3, [r3, #0]
 800d404:	2108      	movs	r1, #8
 800d406:	4618      	mov	r0, r3
 800d408:	f002 fea4 	bl	8010154 <SDMMC_CmdBlockLength>
 800d40c:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 800d40e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d410:	2b00      	cmp	r3, #0
 800d412:	d001      	beq.n	800d418 <SD_FindSCR+0x38>
  {
    return errorstate;
 800d414:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d416:	e0ad      	b.n	800d574 <SD_FindSCR+0x194>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800d418:	687b      	ldr	r3, [r7, #4]
 800d41a:	681a      	ldr	r2, [r3, #0]
 800d41c:	687b      	ldr	r3, [r7, #4]
 800d41e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d420:	041b      	lsls	r3, r3, #16
 800d422:	4619      	mov	r1, r3
 800d424:	4610      	mov	r0, r2
 800d426:	f002 ffe2 	bl	80103ee <SDMMC_CmdAppCommand>
 800d42a:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 800d42c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d42e:	2b00      	cmp	r3, #0
 800d430:	d001      	beq.n	800d436 <SD_FindSCR+0x56>
  {
    return errorstate;
 800d432:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d434:	e09e      	b.n	800d574 <SD_FindSCR+0x194>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800d436:	f04f 33ff 	mov.w	r3, #4294967295
 800d43a:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800d43c:	2308      	movs	r3, #8
 800d43e:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 800d440:	2330      	movs	r3, #48	@ 0x30
 800d442:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800d444:	2302      	movs	r3, #2
 800d446:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800d448:	2300      	movs	r3, #0
 800d44a:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800d44c:	2301      	movs	r3, #1
 800d44e:	627b      	str	r3, [r7, #36]	@ 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800d450:	687b      	ldr	r3, [r7, #4]
 800d452:	681b      	ldr	r3, [r3, #0]
 800d454:	f107 0210 	add.w	r2, r7, #16
 800d458:	4611      	mov	r1, r2
 800d45a:	4618      	mov	r0, r3
 800d45c:	f002 fe4e 	bl	80100fc <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800d460:	687b      	ldr	r3, [r7, #4]
 800d462:	681b      	ldr	r3, [r3, #0]
 800d464:	4618      	mov	r0, r3
 800d466:	f003 f828 	bl	80104ba <SDMMC_CmdSendSCR>
 800d46a:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 800d46c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d46e:	2b00      	cmp	r3, #0
 800d470:	d027      	beq.n	800d4c2 <SD_FindSCR+0xe2>
  {
    return errorstate;
 800d472:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d474:	e07e      	b.n	800d574 <SD_FindSCR+0x194>
  }

  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
                            SDMMC_FLAG_DATAEND))
  {
    if ((!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOE)) && (index == 0U))
 800d476:	687b      	ldr	r3, [r7, #4]
 800d478:	681b      	ldr	r3, [r3, #0]
 800d47a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d47c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800d480:	2b00      	cmp	r3, #0
 800d482:	d113      	bne.n	800d4ac <SD_FindSCR+0xcc>
 800d484:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d486:	2b00      	cmp	r3, #0
 800d488:	d110      	bne.n	800d4ac <SD_FindSCR+0xcc>
    {
      tempscr[0] = SDMMC_ReadFIFO(hsd->Instance);
 800d48a:	687b      	ldr	r3, [r7, #4]
 800d48c:	681b      	ldr	r3, [r3, #0]
 800d48e:	4618      	mov	r0, r3
 800d490:	f002 fdac 	bl	800ffec <SDMMC_ReadFIFO>
 800d494:	4603      	mov	r3, r0
 800d496:	60bb      	str	r3, [r7, #8]
      tempscr[1] = SDMMC_ReadFIFO(hsd->Instance);
 800d498:	687b      	ldr	r3, [r7, #4]
 800d49a:	681b      	ldr	r3, [r3, #0]
 800d49c:	4618      	mov	r0, r3
 800d49e:	f002 fda5 	bl	800ffec <SDMMC_ReadFIFO>
 800d4a2:	4603      	mov	r3, r0
 800d4a4:	60fb      	str	r3, [r7, #12]
      index++;
 800d4a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d4a8:	3301      	adds	r3, #1
 800d4aa:	637b      	str	r3, [r7, #52]	@ 0x34
    }


    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800d4ac:	f7f5 fae8 	bl	8002a80 <HAL_GetTick>
 800d4b0:	4602      	mov	r2, r0
 800d4b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d4b4:	1ad3      	subs	r3, r2, r3
 800d4b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d4ba:	d102      	bne.n	800d4c2 <SD_FindSCR+0xe2>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800d4bc:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800d4c0:	e058      	b.n	800d574 <SD_FindSCR+0x194>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
 800d4c2:	687b      	ldr	r3, [r7, #4]
 800d4c4:	681b      	ldr	r3, [r3, #0]
 800d4c6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d4c8:	f240 532a 	movw	r3, #1322	@ 0x52a
 800d4cc:	4013      	ands	r3, r2
 800d4ce:	2b00      	cmp	r3, #0
 800d4d0:	d0d1      	beq.n	800d476 <SD_FindSCR+0x96>
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800d4d2:	687b      	ldr	r3, [r7, #4]
 800d4d4:	681b      	ldr	r3, [r3, #0]
 800d4d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d4d8:	f003 0308 	and.w	r3, r3, #8
 800d4dc:	2b00      	cmp	r3, #0
 800d4de:	d005      	beq.n	800d4ec <SD_FindSCR+0x10c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 800d4e0:	687b      	ldr	r3, [r7, #4]
 800d4e2:	681b      	ldr	r3, [r3, #0]
 800d4e4:	2208      	movs	r2, #8
 800d4e6:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800d4e8:	2308      	movs	r3, #8
 800d4ea:	e043      	b.n	800d574 <SD_FindSCR+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800d4ec:	687b      	ldr	r3, [r7, #4]
 800d4ee:	681b      	ldr	r3, [r3, #0]
 800d4f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d4f2:	f003 0302 	and.w	r3, r3, #2
 800d4f6:	2b00      	cmp	r3, #0
 800d4f8:	d005      	beq.n	800d506 <SD_FindSCR+0x126>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 800d4fa:	687b      	ldr	r3, [r7, #4]
 800d4fc:	681b      	ldr	r3, [r3, #0]
 800d4fe:	2202      	movs	r2, #2
 800d500:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800d502:	2302      	movs	r3, #2
 800d504:	e036      	b.n	800d574 <SD_FindSCR+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800d506:	687b      	ldr	r3, [r7, #4]
 800d508:	681b      	ldr	r3, [r3, #0]
 800d50a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d50c:	f003 0320 	and.w	r3, r3, #32
 800d510:	2b00      	cmp	r3, #0
 800d512:	d005      	beq.n	800d520 <SD_FindSCR+0x140>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 800d514:	687b      	ldr	r3, [r7, #4]
 800d516:	681b      	ldr	r3, [r3, #0]
 800d518:	2220      	movs	r2, #32
 800d51a:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800d51c:	2320      	movs	r3, #32
 800d51e:	e029      	b.n	800d574 <SD_FindSCR+0x194>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800d520:	687b      	ldr	r3, [r7, #4]
 800d522:	681b      	ldr	r3, [r3, #0]
 800d524:	4a15      	ldr	r2, [pc, #84]	@ (800d57c <SD_FindSCR+0x19c>)
 800d526:	639a      	str	r2, [r3, #56]	@ 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) | \
 800d528:	68fb      	ldr	r3, [r7, #12]
 800d52a:	061a      	lsls	r2, r3, #24
 800d52c:	68fb      	ldr	r3, [r7, #12]
 800d52e:	021b      	lsls	r3, r3, #8
 800d530:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800d534:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800d536:	68fb      	ldr	r3, [r7, #12]
 800d538:	0a1b      	lsrs	r3, r3, #8
 800d53a:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) | \
 800d53e:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800d540:	68fb      	ldr	r3, [r7, #12]
 800d542:	0e1b      	lsrs	r3, r3, #24
 800d544:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) | \
 800d546:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d548:	601a      	str	r2, [r3, #0]
    scr++;
 800d54a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d54c:	3304      	adds	r3, #4
 800d54e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) | \
 800d550:	68bb      	ldr	r3, [r7, #8]
 800d552:	061a      	lsls	r2, r3, #24
 800d554:	68bb      	ldr	r3, [r7, #8]
 800d556:	021b      	lsls	r3, r3, #8
 800d558:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800d55c:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800d55e:	68bb      	ldr	r3, [r7, #8]
 800d560:	0a1b      	lsrs	r3, r3, #8
 800d562:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) | \
 800d566:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800d568:	68bb      	ldr	r3, [r7, #8]
 800d56a:	0e1b      	lsrs	r3, r3, #24
 800d56c:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) | \
 800d56e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d570:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800d572:	2300      	movs	r3, #0
}
 800d574:	4618      	mov	r0, r3
 800d576:	3738      	adds	r7, #56	@ 0x38
 800d578:	46bd      	mov	sp, r7
 800d57a:	bd80      	pop	{r7, pc}
 800d57c:	18000f3a 	.word	0x18000f3a

0800d580 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 800d580:	b580      	push	{r7, lr}
 800d582:	b086      	sub	sp, #24
 800d584:	af00      	add	r7, sp, #0
 800d586:	6078      	str	r0, [r7, #4]
  uint32_t count;
  uint32_t data;
  uint8_t *tmp;

  tmp = hsd->pRxBuffPtr;
 800d588:	687b      	ldr	r3, [r7, #4]
 800d58a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d58c:	613b      	str	r3, [r7, #16]

  if (hsd->RxXferSize >= 32U)
 800d58e:	687b      	ldr	r3, [r7, #4]
 800d590:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d592:	2b1f      	cmp	r3, #31
 800d594:	d936      	bls.n	800d604 <SD_Read_IT+0x84>
  {
    /* Read data from SDMMC Rx FIFO */
    for (count = 0U; count < 8U; count++)
 800d596:	2300      	movs	r3, #0
 800d598:	617b      	str	r3, [r7, #20]
 800d59a:	e027      	b.n	800d5ec <SD_Read_IT+0x6c>
    {
      data = SDMMC_ReadFIFO(hsd->Instance);
 800d59c:	687b      	ldr	r3, [r7, #4]
 800d59e:	681b      	ldr	r3, [r3, #0]
 800d5a0:	4618      	mov	r0, r3
 800d5a2:	f002 fd23 	bl	800ffec <SDMMC_ReadFIFO>
 800d5a6:	60f8      	str	r0, [r7, #12]
      *tmp = (uint8_t)(data & 0xFFU);
 800d5a8:	68fb      	ldr	r3, [r7, #12]
 800d5aa:	b2da      	uxtb	r2, r3
 800d5ac:	693b      	ldr	r3, [r7, #16]
 800d5ae:	701a      	strb	r2, [r3, #0]
      tmp++;
 800d5b0:	693b      	ldr	r3, [r7, #16]
 800d5b2:	3301      	adds	r3, #1
 800d5b4:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 800d5b6:	68fb      	ldr	r3, [r7, #12]
 800d5b8:	0a1b      	lsrs	r3, r3, #8
 800d5ba:	b2da      	uxtb	r2, r3
 800d5bc:	693b      	ldr	r3, [r7, #16]
 800d5be:	701a      	strb	r2, [r3, #0]
      tmp++;
 800d5c0:	693b      	ldr	r3, [r7, #16]
 800d5c2:	3301      	adds	r3, #1
 800d5c4:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 800d5c6:	68fb      	ldr	r3, [r7, #12]
 800d5c8:	0c1b      	lsrs	r3, r3, #16
 800d5ca:	b2da      	uxtb	r2, r3
 800d5cc:	693b      	ldr	r3, [r7, #16]
 800d5ce:	701a      	strb	r2, [r3, #0]
      tmp++;
 800d5d0:	693b      	ldr	r3, [r7, #16]
 800d5d2:	3301      	adds	r3, #1
 800d5d4:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 800d5d6:	68fb      	ldr	r3, [r7, #12]
 800d5d8:	0e1b      	lsrs	r3, r3, #24
 800d5da:	b2da      	uxtb	r2, r3
 800d5dc:	693b      	ldr	r3, [r7, #16]
 800d5de:	701a      	strb	r2, [r3, #0]
      tmp++;
 800d5e0:	693b      	ldr	r3, [r7, #16]
 800d5e2:	3301      	adds	r3, #1
 800d5e4:	613b      	str	r3, [r7, #16]
    for (count = 0U; count < 8U; count++)
 800d5e6:	697b      	ldr	r3, [r7, #20]
 800d5e8:	3301      	adds	r3, #1
 800d5ea:	617b      	str	r3, [r7, #20]
 800d5ec:	697b      	ldr	r3, [r7, #20]
 800d5ee:	2b07      	cmp	r3, #7
 800d5f0:	d9d4      	bls.n	800d59c <SD_Read_IT+0x1c>
    }

    hsd->pRxBuffPtr = tmp;
 800d5f2:	687b      	ldr	r3, [r7, #4]
 800d5f4:	693a      	ldr	r2, [r7, #16]
 800d5f6:	625a      	str	r2, [r3, #36]	@ 0x24
    hsd->RxXferSize -= 32U;
 800d5f8:	687b      	ldr	r3, [r7, #4]
 800d5fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d5fc:	f1a3 0220 	sub.w	r2, r3, #32
 800d600:	687b      	ldr	r3, [r7, #4]
 800d602:	629a      	str	r2, [r3, #40]	@ 0x28
  }
}
 800d604:	bf00      	nop
 800d606:	3718      	adds	r7, #24
 800d608:	46bd      	mov	sp, r7
 800d60a:	bd80      	pop	{r7, pc}

0800d60c <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 800d60c:	b580      	push	{r7, lr}
 800d60e:	b086      	sub	sp, #24
 800d610:	af00      	add	r7, sp, #0
 800d612:	6078      	str	r0, [r7, #4]
  uint32_t count;
  uint32_t data;
  const uint8_t *tmp;

  tmp = hsd->pTxBuffPtr;
 800d614:	687b      	ldr	r3, [r7, #4]
 800d616:	69db      	ldr	r3, [r3, #28]
 800d618:	613b      	str	r3, [r7, #16]

  if (hsd->TxXferSize >= 32U)
 800d61a:	687b      	ldr	r3, [r7, #4]
 800d61c:	6a1b      	ldr	r3, [r3, #32]
 800d61e:	2b1f      	cmp	r3, #31
 800d620:	d93a      	bls.n	800d698 <SD_Write_IT+0x8c>
  {
    /* Write data to SDMMC Tx FIFO */
    for (count = 0U; count < 8U; count++)
 800d622:	2300      	movs	r3, #0
 800d624:	617b      	str	r3, [r7, #20]
 800d626:	e02b      	b.n	800d680 <SD_Write_IT+0x74>
    {
      data = (uint32_t)(*tmp);
 800d628:	693b      	ldr	r3, [r7, #16]
 800d62a:	781b      	ldrb	r3, [r3, #0]
 800d62c:	60fb      	str	r3, [r7, #12]
      tmp++;
 800d62e:	693b      	ldr	r3, [r7, #16]
 800d630:	3301      	adds	r3, #1
 800d632:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 800d634:	693b      	ldr	r3, [r7, #16]
 800d636:	781b      	ldrb	r3, [r3, #0]
 800d638:	021a      	lsls	r2, r3, #8
 800d63a:	68fb      	ldr	r3, [r7, #12]
 800d63c:	4313      	orrs	r3, r2
 800d63e:	60fb      	str	r3, [r7, #12]
      tmp++;
 800d640:	693b      	ldr	r3, [r7, #16]
 800d642:	3301      	adds	r3, #1
 800d644:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 800d646:	693b      	ldr	r3, [r7, #16]
 800d648:	781b      	ldrb	r3, [r3, #0]
 800d64a:	041a      	lsls	r2, r3, #16
 800d64c:	68fb      	ldr	r3, [r7, #12]
 800d64e:	4313      	orrs	r3, r2
 800d650:	60fb      	str	r3, [r7, #12]
      tmp++;
 800d652:	693b      	ldr	r3, [r7, #16]
 800d654:	3301      	adds	r3, #1
 800d656:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 800d658:	693b      	ldr	r3, [r7, #16]
 800d65a:	781b      	ldrb	r3, [r3, #0]
 800d65c:	061a      	lsls	r2, r3, #24
 800d65e:	68fb      	ldr	r3, [r7, #12]
 800d660:	4313      	orrs	r3, r2
 800d662:	60fb      	str	r3, [r7, #12]
      tmp++;
 800d664:	693b      	ldr	r3, [r7, #16]
 800d666:	3301      	adds	r3, #1
 800d668:	613b      	str	r3, [r7, #16]
      (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 800d66a:	687b      	ldr	r3, [r7, #4]
 800d66c:	681b      	ldr	r3, [r3, #0]
 800d66e:	f107 020c 	add.w	r2, r7, #12
 800d672:	4611      	mov	r1, r2
 800d674:	4618      	mov	r0, r3
 800d676:	f002 fcc6 	bl	8010006 <SDMMC_WriteFIFO>
    for (count = 0U; count < 8U; count++)
 800d67a:	697b      	ldr	r3, [r7, #20]
 800d67c:	3301      	adds	r3, #1
 800d67e:	617b      	str	r3, [r7, #20]
 800d680:	697b      	ldr	r3, [r7, #20]
 800d682:	2b07      	cmp	r3, #7
 800d684:	d9d0      	bls.n	800d628 <SD_Write_IT+0x1c>
    }

    hsd->pTxBuffPtr = tmp;
 800d686:	687b      	ldr	r3, [r7, #4]
 800d688:	693a      	ldr	r2, [r7, #16]
 800d68a:	61da      	str	r2, [r3, #28]
    hsd->TxXferSize -= 32U;
 800d68c:	687b      	ldr	r3, [r7, #4]
 800d68e:	6a1b      	ldr	r3, [r3, #32]
 800d690:	f1a3 0220 	sub.w	r2, r3, #32
 800d694:	687b      	ldr	r3, [r7, #4]
 800d696:	621a      	str	r2, [r3, #32]
  }
}
 800d698:	bf00      	nop
 800d69a:	3718      	adds	r7, #24
 800d69c:	46bd      	mov	sp, r7
 800d69e:	bd80      	pop	{r7, pc}

0800d6a0 <HAL_SDEx_Read_DMADoubleBuf0CpltCallback>:
  * @brief Read DMA Buffer 0 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Read_DMADoubleBuf0CpltCallback(SD_HandleTypeDef *hsd)
{
 800d6a0:	b480      	push	{r7}
 800d6a2:	b083      	sub	sp, #12
 800d6a4:	af00      	add	r7, sp, #0
 800d6a6:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Read_DMADoubleBuf0CpltCallback can be implemented in the user file
   */
}
 800d6a8:	bf00      	nop
 800d6aa:	370c      	adds	r7, #12
 800d6ac:	46bd      	mov	sp, r7
 800d6ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6b2:	4770      	bx	lr

0800d6b4 <HAL_SDEx_Read_DMADoubleBuf1CpltCallback>:
  * @brief Read DMA Buffer 1 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Read_DMADoubleBuf1CpltCallback(SD_HandleTypeDef *hsd)
{
 800d6b4:	b480      	push	{r7}
 800d6b6:	b083      	sub	sp, #12
 800d6b8:	af00      	add	r7, sp, #0
 800d6ba:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Read_DMADoubleBuf1CpltCallback can be implemented in the user file
   */
}
 800d6bc:	bf00      	nop
 800d6be:	370c      	adds	r7, #12
 800d6c0:	46bd      	mov	sp, r7
 800d6c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6c6:	4770      	bx	lr

0800d6c8 <HAL_SDEx_Write_DMADoubleBuf0CpltCallback>:
  * @brief Write DMA Buffer 0 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Write_DMADoubleBuf0CpltCallback(SD_HandleTypeDef *hsd)
{
 800d6c8:	b480      	push	{r7}
 800d6ca:	b083      	sub	sp, #12
 800d6cc:	af00      	add	r7, sp, #0
 800d6ce:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Write_DMADoubleBuf0CpltCallback can be implemented in the user file
   */
}
 800d6d0:	bf00      	nop
 800d6d2:	370c      	adds	r7, #12
 800d6d4:	46bd      	mov	sp, r7
 800d6d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6da:	4770      	bx	lr

0800d6dc <HAL_SDEx_Write_DMADoubleBuf1CpltCallback>:
  * @brief Write DMA Buffer 1 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Write_DMADoubleBuf1CpltCallback(SD_HandleTypeDef *hsd)
{
 800d6dc:	b480      	push	{r7}
 800d6de:	b083      	sub	sp, #12
 800d6e0:	af00      	add	r7, sp, #0
 800d6e2:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Write_DMADoubleBuf1CpltCallback can be implemented in the user file
   */
}
 800d6e4:	bf00      	nop
 800d6e6:	370c      	adds	r7, #12
 800d6e8:	46bd      	mov	sp, r7
 800d6ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6ee:	4770      	bx	lr

0800d6f0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800d6f0:	b580      	push	{r7, lr}
 800d6f2:	b082      	sub	sp, #8
 800d6f4:	af00      	add	r7, sp, #0
 800d6f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d6f8:	687b      	ldr	r3, [r7, #4]
 800d6fa:	2b00      	cmp	r3, #0
 800d6fc:	d101      	bne.n	800d702 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800d6fe:	2301      	movs	r3, #1
 800d700:	e049      	b.n	800d796 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800d702:	687b      	ldr	r3, [r7, #4]
 800d704:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800d708:	b2db      	uxtb	r3, r3
 800d70a:	2b00      	cmp	r3, #0
 800d70c:	d106      	bne.n	800d71c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d70e:	687b      	ldr	r3, [r7, #4]
 800d710:	2200      	movs	r2, #0
 800d712:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800d716:	6878      	ldr	r0, [r7, #4]
 800d718:	f7f4 fea6 	bl	8002468 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d71c:	687b      	ldr	r3, [r7, #4]
 800d71e:	2202      	movs	r2, #2
 800d720:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d724:	687b      	ldr	r3, [r7, #4]
 800d726:	681a      	ldr	r2, [r3, #0]
 800d728:	687b      	ldr	r3, [r7, #4]
 800d72a:	3304      	adds	r3, #4
 800d72c:	4619      	mov	r1, r3
 800d72e:	4610      	mov	r0, r2
 800d730:	f000 fc58 	bl	800dfe4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800d734:	687b      	ldr	r3, [r7, #4]
 800d736:	2201      	movs	r2, #1
 800d738:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d73c:	687b      	ldr	r3, [r7, #4]
 800d73e:	2201      	movs	r2, #1
 800d740:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800d744:	687b      	ldr	r3, [r7, #4]
 800d746:	2201      	movs	r2, #1
 800d748:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800d74c:	687b      	ldr	r3, [r7, #4]
 800d74e:	2201      	movs	r2, #1
 800d750:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800d754:	687b      	ldr	r3, [r7, #4]
 800d756:	2201      	movs	r2, #1
 800d758:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800d75c:	687b      	ldr	r3, [r7, #4]
 800d75e:	2201      	movs	r2, #1
 800d760:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800d764:	687b      	ldr	r3, [r7, #4]
 800d766:	2201      	movs	r2, #1
 800d768:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d76c:	687b      	ldr	r3, [r7, #4]
 800d76e:	2201      	movs	r2, #1
 800d770:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d774:	687b      	ldr	r3, [r7, #4]
 800d776:	2201      	movs	r2, #1
 800d778:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800d77c:	687b      	ldr	r3, [r7, #4]
 800d77e:	2201      	movs	r2, #1
 800d780:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800d784:	687b      	ldr	r3, [r7, #4]
 800d786:	2201      	movs	r2, #1
 800d788:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d78c:	687b      	ldr	r3, [r7, #4]
 800d78e:	2201      	movs	r2, #1
 800d790:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800d794:	2300      	movs	r3, #0
}
 800d796:	4618      	mov	r0, r3
 800d798:	3708      	adds	r7, #8
 800d79a:	46bd      	mov	sp, r7
 800d79c:	bd80      	pop	{r7, pc}
	...

0800d7a0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800d7a0:	b480      	push	{r7}
 800d7a2:	b085      	sub	sp, #20
 800d7a4:	af00      	add	r7, sp, #0
 800d7a6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800d7a8:	687b      	ldr	r3, [r7, #4]
 800d7aa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800d7ae:	b2db      	uxtb	r3, r3
 800d7b0:	2b01      	cmp	r3, #1
 800d7b2:	d001      	beq.n	800d7b8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800d7b4:	2301      	movs	r3, #1
 800d7b6:	e05e      	b.n	800d876 <HAL_TIM_Base_Start_IT+0xd6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d7b8:	687b      	ldr	r3, [r7, #4]
 800d7ba:	2202      	movs	r2, #2
 800d7bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800d7c0:	687b      	ldr	r3, [r7, #4]
 800d7c2:	681b      	ldr	r3, [r3, #0]
 800d7c4:	68da      	ldr	r2, [r3, #12]
 800d7c6:	687b      	ldr	r3, [r7, #4]
 800d7c8:	681b      	ldr	r3, [r3, #0]
 800d7ca:	f042 0201 	orr.w	r2, r2, #1
 800d7ce:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d7d0:	687b      	ldr	r3, [r7, #4]
 800d7d2:	681b      	ldr	r3, [r3, #0]
 800d7d4:	4a2b      	ldr	r2, [pc, #172]	@ (800d884 <HAL_TIM_Base_Start_IT+0xe4>)
 800d7d6:	4293      	cmp	r3, r2
 800d7d8:	d02c      	beq.n	800d834 <HAL_TIM_Base_Start_IT+0x94>
 800d7da:	687b      	ldr	r3, [r7, #4]
 800d7dc:	681b      	ldr	r3, [r3, #0]
 800d7de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d7e2:	d027      	beq.n	800d834 <HAL_TIM_Base_Start_IT+0x94>
 800d7e4:	687b      	ldr	r3, [r7, #4]
 800d7e6:	681b      	ldr	r3, [r3, #0]
 800d7e8:	4a27      	ldr	r2, [pc, #156]	@ (800d888 <HAL_TIM_Base_Start_IT+0xe8>)
 800d7ea:	4293      	cmp	r3, r2
 800d7ec:	d022      	beq.n	800d834 <HAL_TIM_Base_Start_IT+0x94>
 800d7ee:	687b      	ldr	r3, [r7, #4]
 800d7f0:	681b      	ldr	r3, [r3, #0]
 800d7f2:	4a26      	ldr	r2, [pc, #152]	@ (800d88c <HAL_TIM_Base_Start_IT+0xec>)
 800d7f4:	4293      	cmp	r3, r2
 800d7f6:	d01d      	beq.n	800d834 <HAL_TIM_Base_Start_IT+0x94>
 800d7f8:	687b      	ldr	r3, [r7, #4]
 800d7fa:	681b      	ldr	r3, [r3, #0]
 800d7fc:	4a24      	ldr	r2, [pc, #144]	@ (800d890 <HAL_TIM_Base_Start_IT+0xf0>)
 800d7fe:	4293      	cmp	r3, r2
 800d800:	d018      	beq.n	800d834 <HAL_TIM_Base_Start_IT+0x94>
 800d802:	687b      	ldr	r3, [r7, #4]
 800d804:	681b      	ldr	r3, [r3, #0]
 800d806:	4a23      	ldr	r2, [pc, #140]	@ (800d894 <HAL_TIM_Base_Start_IT+0xf4>)
 800d808:	4293      	cmp	r3, r2
 800d80a:	d013      	beq.n	800d834 <HAL_TIM_Base_Start_IT+0x94>
 800d80c:	687b      	ldr	r3, [r7, #4]
 800d80e:	681b      	ldr	r3, [r3, #0]
 800d810:	4a21      	ldr	r2, [pc, #132]	@ (800d898 <HAL_TIM_Base_Start_IT+0xf8>)
 800d812:	4293      	cmp	r3, r2
 800d814:	d00e      	beq.n	800d834 <HAL_TIM_Base_Start_IT+0x94>
 800d816:	687b      	ldr	r3, [r7, #4]
 800d818:	681b      	ldr	r3, [r3, #0]
 800d81a:	4a20      	ldr	r2, [pc, #128]	@ (800d89c <HAL_TIM_Base_Start_IT+0xfc>)
 800d81c:	4293      	cmp	r3, r2
 800d81e:	d009      	beq.n	800d834 <HAL_TIM_Base_Start_IT+0x94>
 800d820:	687b      	ldr	r3, [r7, #4]
 800d822:	681b      	ldr	r3, [r3, #0]
 800d824:	4a1e      	ldr	r2, [pc, #120]	@ (800d8a0 <HAL_TIM_Base_Start_IT+0x100>)
 800d826:	4293      	cmp	r3, r2
 800d828:	d004      	beq.n	800d834 <HAL_TIM_Base_Start_IT+0x94>
 800d82a:	687b      	ldr	r3, [r7, #4]
 800d82c:	681b      	ldr	r3, [r3, #0]
 800d82e:	4a1d      	ldr	r2, [pc, #116]	@ (800d8a4 <HAL_TIM_Base_Start_IT+0x104>)
 800d830:	4293      	cmp	r3, r2
 800d832:	d115      	bne.n	800d860 <HAL_TIM_Base_Start_IT+0xc0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800d834:	687b      	ldr	r3, [r7, #4]
 800d836:	681b      	ldr	r3, [r3, #0]
 800d838:	689a      	ldr	r2, [r3, #8]
 800d83a:	4b1b      	ldr	r3, [pc, #108]	@ (800d8a8 <HAL_TIM_Base_Start_IT+0x108>)
 800d83c:	4013      	ands	r3, r2
 800d83e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d840:	68fb      	ldr	r3, [r7, #12]
 800d842:	2b06      	cmp	r3, #6
 800d844:	d015      	beq.n	800d872 <HAL_TIM_Base_Start_IT+0xd2>
 800d846:	68fb      	ldr	r3, [r7, #12]
 800d848:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d84c:	d011      	beq.n	800d872 <HAL_TIM_Base_Start_IT+0xd2>
    {
      __HAL_TIM_ENABLE(htim);
 800d84e:	687b      	ldr	r3, [r7, #4]
 800d850:	681b      	ldr	r3, [r3, #0]
 800d852:	681a      	ldr	r2, [r3, #0]
 800d854:	687b      	ldr	r3, [r7, #4]
 800d856:	681b      	ldr	r3, [r3, #0]
 800d858:	f042 0201 	orr.w	r2, r2, #1
 800d85c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d85e:	e008      	b.n	800d872 <HAL_TIM_Base_Start_IT+0xd2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800d860:	687b      	ldr	r3, [r7, #4]
 800d862:	681b      	ldr	r3, [r3, #0]
 800d864:	681a      	ldr	r2, [r3, #0]
 800d866:	687b      	ldr	r3, [r7, #4]
 800d868:	681b      	ldr	r3, [r3, #0]
 800d86a:	f042 0201 	orr.w	r2, r2, #1
 800d86e:	601a      	str	r2, [r3, #0]
 800d870:	e000      	b.n	800d874 <HAL_TIM_Base_Start_IT+0xd4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d872:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800d874:	2300      	movs	r3, #0
}
 800d876:	4618      	mov	r0, r3
 800d878:	3714      	adds	r7, #20
 800d87a:	46bd      	mov	sp, r7
 800d87c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d880:	4770      	bx	lr
 800d882:	bf00      	nop
 800d884:	40010000 	.word	0x40010000
 800d888:	40000400 	.word	0x40000400
 800d88c:	40000800 	.word	0x40000800
 800d890:	40000c00 	.word	0x40000c00
 800d894:	40010400 	.word	0x40010400
 800d898:	40001800 	.word	0x40001800
 800d89c:	40014000 	.word	0x40014000
 800d8a0:	4000e000 	.word	0x4000e000
 800d8a4:	4000e400 	.word	0x4000e400
 800d8a8:	00010007 	.word	0x00010007

0800d8ac <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800d8ac:	b580      	push	{r7, lr}
 800d8ae:	b082      	sub	sp, #8
 800d8b0:	af00      	add	r7, sp, #0
 800d8b2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d8b4:	687b      	ldr	r3, [r7, #4]
 800d8b6:	2b00      	cmp	r3, #0
 800d8b8:	d101      	bne.n	800d8be <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800d8ba:	2301      	movs	r3, #1
 800d8bc:	e049      	b.n	800d952 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800d8be:	687b      	ldr	r3, [r7, #4]
 800d8c0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800d8c4:	b2db      	uxtb	r3, r3
 800d8c6:	2b00      	cmp	r3, #0
 800d8c8:	d106      	bne.n	800d8d8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d8ca:	687b      	ldr	r3, [r7, #4]
 800d8cc:	2200      	movs	r2, #0
 800d8ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800d8d2:	6878      	ldr	r0, [r7, #4]
 800d8d4:	f000 f841 	bl	800d95a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d8d8:	687b      	ldr	r3, [r7, #4]
 800d8da:	2202      	movs	r2, #2
 800d8dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d8e0:	687b      	ldr	r3, [r7, #4]
 800d8e2:	681a      	ldr	r2, [r3, #0]
 800d8e4:	687b      	ldr	r3, [r7, #4]
 800d8e6:	3304      	adds	r3, #4
 800d8e8:	4619      	mov	r1, r3
 800d8ea:	4610      	mov	r0, r2
 800d8ec:	f000 fb7a 	bl	800dfe4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800d8f0:	687b      	ldr	r3, [r7, #4]
 800d8f2:	2201      	movs	r2, #1
 800d8f4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d8f8:	687b      	ldr	r3, [r7, #4]
 800d8fa:	2201      	movs	r2, #1
 800d8fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800d900:	687b      	ldr	r3, [r7, #4]
 800d902:	2201      	movs	r2, #1
 800d904:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800d908:	687b      	ldr	r3, [r7, #4]
 800d90a:	2201      	movs	r2, #1
 800d90c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800d910:	687b      	ldr	r3, [r7, #4]
 800d912:	2201      	movs	r2, #1
 800d914:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800d918:	687b      	ldr	r3, [r7, #4]
 800d91a:	2201      	movs	r2, #1
 800d91c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800d920:	687b      	ldr	r3, [r7, #4]
 800d922:	2201      	movs	r2, #1
 800d924:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d928:	687b      	ldr	r3, [r7, #4]
 800d92a:	2201      	movs	r2, #1
 800d92c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d930:	687b      	ldr	r3, [r7, #4]
 800d932:	2201      	movs	r2, #1
 800d934:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800d938:	687b      	ldr	r3, [r7, #4]
 800d93a:	2201      	movs	r2, #1
 800d93c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800d940:	687b      	ldr	r3, [r7, #4]
 800d942:	2201      	movs	r2, #1
 800d944:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d948:	687b      	ldr	r3, [r7, #4]
 800d94a:	2201      	movs	r2, #1
 800d94c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800d950:	2300      	movs	r3, #0
}
 800d952:	4618      	mov	r0, r3
 800d954:	3708      	adds	r7, #8
 800d956:	46bd      	mov	sp, r7
 800d958:	bd80      	pop	{r7, pc}

0800d95a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800d95a:	b480      	push	{r7}
 800d95c:	b083      	sub	sp, #12
 800d95e:	af00      	add	r7, sp, #0
 800d960:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800d962:	bf00      	nop
 800d964:	370c      	adds	r7, #12
 800d966:	46bd      	mov	sp, r7
 800d968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d96c:	4770      	bx	lr

0800d96e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800d96e:	b580      	push	{r7, lr}
 800d970:	b084      	sub	sp, #16
 800d972:	af00      	add	r7, sp, #0
 800d974:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800d976:	687b      	ldr	r3, [r7, #4]
 800d978:	681b      	ldr	r3, [r3, #0]
 800d97a:	68db      	ldr	r3, [r3, #12]
 800d97c:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800d97e:	687b      	ldr	r3, [r7, #4]
 800d980:	681b      	ldr	r3, [r3, #0]
 800d982:	691b      	ldr	r3, [r3, #16]
 800d984:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800d986:	68bb      	ldr	r3, [r7, #8]
 800d988:	f003 0302 	and.w	r3, r3, #2
 800d98c:	2b00      	cmp	r3, #0
 800d98e:	d020      	beq.n	800d9d2 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800d990:	68fb      	ldr	r3, [r7, #12]
 800d992:	f003 0302 	and.w	r3, r3, #2
 800d996:	2b00      	cmp	r3, #0
 800d998:	d01b      	beq.n	800d9d2 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800d99a:	687b      	ldr	r3, [r7, #4]
 800d99c:	681b      	ldr	r3, [r3, #0]
 800d99e:	f06f 0202 	mvn.w	r2, #2
 800d9a2:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800d9a4:	687b      	ldr	r3, [r7, #4]
 800d9a6:	2201      	movs	r2, #1
 800d9a8:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800d9aa:	687b      	ldr	r3, [r7, #4]
 800d9ac:	681b      	ldr	r3, [r3, #0]
 800d9ae:	699b      	ldr	r3, [r3, #24]
 800d9b0:	f003 0303 	and.w	r3, r3, #3
 800d9b4:	2b00      	cmp	r3, #0
 800d9b6:	d003      	beq.n	800d9c0 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800d9b8:	6878      	ldr	r0, [r7, #4]
 800d9ba:	f000 faf5 	bl	800dfa8 <HAL_TIM_IC_CaptureCallback>
 800d9be:	e005      	b.n	800d9cc <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800d9c0:	6878      	ldr	r0, [r7, #4]
 800d9c2:	f000 fae7 	bl	800df94 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d9c6:	6878      	ldr	r0, [r7, #4]
 800d9c8:	f000 faf8 	bl	800dfbc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d9cc:	687b      	ldr	r3, [r7, #4]
 800d9ce:	2200      	movs	r2, #0
 800d9d0:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800d9d2:	68bb      	ldr	r3, [r7, #8]
 800d9d4:	f003 0304 	and.w	r3, r3, #4
 800d9d8:	2b00      	cmp	r3, #0
 800d9da:	d020      	beq.n	800da1e <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800d9dc:	68fb      	ldr	r3, [r7, #12]
 800d9de:	f003 0304 	and.w	r3, r3, #4
 800d9e2:	2b00      	cmp	r3, #0
 800d9e4:	d01b      	beq.n	800da1e <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800d9e6:	687b      	ldr	r3, [r7, #4]
 800d9e8:	681b      	ldr	r3, [r3, #0]
 800d9ea:	f06f 0204 	mvn.w	r2, #4
 800d9ee:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800d9f0:	687b      	ldr	r3, [r7, #4]
 800d9f2:	2202      	movs	r2, #2
 800d9f4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800d9f6:	687b      	ldr	r3, [r7, #4]
 800d9f8:	681b      	ldr	r3, [r3, #0]
 800d9fa:	699b      	ldr	r3, [r3, #24]
 800d9fc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800da00:	2b00      	cmp	r3, #0
 800da02:	d003      	beq.n	800da0c <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800da04:	6878      	ldr	r0, [r7, #4]
 800da06:	f000 facf 	bl	800dfa8 <HAL_TIM_IC_CaptureCallback>
 800da0a:	e005      	b.n	800da18 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800da0c:	6878      	ldr	r0, [r7, #4]
 800da0e:	f000 fac1 	bl	800df94 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800da12:	6878      	ldr	r0, [r7, #4]
 800da14:	f000 fad2 	bl	800dfbc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800da18:	687b      	ldr	r3, [r7, #4]
 800da1a:	2200      	movs	r2, #0
 800da1c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800da1e:	68bb      	ldr	r3, [r7, #8]
 800da20:	f003 0308 	and.w	r3, r3, #8
 800da24:	2b00      	cmp	r3, #0
 800da26:	d020      	beq.n	800da6a <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800da28:	68fb      	ldr	r3, [r7, #12]
 800da2a:	f003 0308 	and.w	r3, r3, #8
 800da2e:	2b00      	cmp	r3, #0
 800da30:	d01b      	beq.n	800da6a <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800da32:	687b      	ldr	r3, [r7, #4]
 800da34:	681b      	ldr	r3, [r3, #0]
 800da36:	f06f 0208 	mvn.w	r2, #8
 800da3a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800da3c:	687b      	ldr	r3, [r7, #4]
 800da3e:	2204      	movs	r2, #4
 800da40:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800da42:	687b      	ldr	r3, [r7, #4]
 800da44:	681b      	ldr	r3, [r3, #0]
 800da46:	69db      	ldr	r3, [r3, #28]
 800da48:	f003 0303 	and.w	r3, r3, #3
 800da4c:	2b00      	cmp	r3, #0
 800da4e:	d003      	beq.n	800da58 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800da50:	6878      	ldr	r0, [r7, #4]
 800da52:	f000 faa9 	bl	800dfa8 <HAL_TIM_IC_CaptureCallback>
 800da56:	e005      	b.n	800da64 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800da58:	6878      	ldr	r0, [r7, #4]
 800da5a:	f000 fa9b 	bl	800df94 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800da5e:	6878      	ldr	r0, [r7, #4]
 800da60:	f000 faac 	bl	800dfbc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800da64:	687b      	ldr	r3, [r7, #4]
 800da66:	2200      	movs	r2, #0
 800da68:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800da6a:	68bb      	ldr	r3, [r7, #8]
 800da6c:	f003 0310 	and.w	r3, r3, #16
 800da70:	2b00      	cmp	r3, #0
 800da72:	d020      	beq.n	800dab6 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800da74:	68fb      	ldr	r3, [r7, #12]
 800da76:	f003 0310 	and.w	r3, r3, #16
 800da7a:	2b00      	cmp	r3, #0
 800da7c:	d01b      	beq.n	800dab6 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800da7e:	687b      	ldr	r3, [r7, #4]
 800da80:	681b      	ldr	r3, [r3, #0]
 800da82:	f06f 0210 	mvn.w	r2, #16
 800da86:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800da88:	687b      	ldr	r3, [r7, #4]
 800da8a:	2208      	movs	r2, #8
 800da8c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800da8e:	687b      	ldr	r3, [r7, #4]
 800da90:	681b      	ldr	r3, [r3, #0]
 800da92:	69db      	ldr	r3, [r3, #28]
 800da94:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800da98:	2b00      	cmp	r3, #0
 800da9a:	d003      	beq.n	800daa4 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800da9c:	6878      	ldr	r0, [r7, #4]
 800da9e:	f000 fa83 	bl	800dfa8 <HAL_TIM_IC_CaptureCallback>
 800daa2:	e005      	b.n	800dab0 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800daa4:	6878      	ldr	r0, [r7, #4]
 800daa6:	f000 fa75 	bl	800df94 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800daaa:	6878      	ldr	r0, [r7, #4]
 800daac:	f000 fa86 	bl	800dfbc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800dab0:	687b      	ldr	r3, [r7, #4]
 800dab2:	2200      	movs	r2, #0
 800dab4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800dab6:	68bb      	ldr	r3, [r7, #8]
 800dab8:	f003 0301 	and.w	r3, r3, #1
 800dabc:	2b00      	cmp	r3, #0
 800dabe:	d00c      	beq.n	800dada <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800dac0:	68fb      	ldr	r3, [r7, #12]
 800dac2:	f003 0301 	and.w	r3, r3, #1
 800dac6:	2b00      	cmp	r3, #0
 800dac8:	d007      	beq.n	800dada <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800daca:	687b      	ldr	r3, [r7, #4]
 800dacc:	681b      	ldr	r3, [r3, #0]
 800dace:	f06f 0201 	mvn.w	r2, #1
 800dad2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800dad4:	6878      	ldr	r0, [r7, #4]
 800dad6:	f7f4 f83b 	bl	8001b50 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800dada:	68bb      	ldr	r3, [r7, #8]
 800dadc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800dae0:	2b00      	cmp	r3, #0
 800dae2:	d104      	bne.n	800daee <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800dae4:	68bb      	ldr	r3, [r7, #8]
 800dae6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800daea:	2b00      	cmp	r3, #0
 800daec:	d00c      	beq.n	800db08 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800daee:	68fb      	ldr	r3, [r7, #12]
 800daf0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800daf4:	2b00      	cmp	r3, #0
 800daf6:	d007      	beq.n	800db08 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800daf8:	687b      	ldr	r3, [r7, #4]
 800dafa:	681b      	ldr	r3, [r3, #0]
 800dafc:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800db00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800db02:	6878      	ldr	r0, [r7, #4]
 800db04:	f000 ffc6 	bl	800ea94 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800db08:	68bb      	ldr	r3, [r7, #8]
 800db0a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800db0e:	2b00      	cmp	r3, #0
 800db10:	d00c      	beq.n	800db2c <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800db12:	68fb      	ldr	r3, [r7, #12]
 800db14:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800db18:	2b00      	cmp	r3, #0
 800db1a:	d007      	beq.n	800db2c <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800db1c:	687b      	ldr	r3, [r7, #4]
 800db1e:	681b      	ldr	r3, [r3, #0]
 800db20:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800db24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800db26:	6878      	ldr	r0, [r7, #4]
 800db28:	f000 ffbe 	bl	800eaa8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800db2c:	68bb      	ldr	r3, [r7, #8]
 800db2e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800db32:	2b00      	cmp	r3, #0
 800db34:	d00c      	beq.n	800db50 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800db36:	68fb      	ldr	r3, [r7, #12]
 800db38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800db3c:	2b00      	cmp	r3, #0
 800db3e:	d007      	beq.n	800db50 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800db40:	687b      	ldr	r3, [r7, #4]
 800db42:	681b      	ldr	r3, [r3, #0]
 800db44:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800db48:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800db4a:	6878      	ldr	r0, [r7, #4]
 800db4c:	f000 fa40 	bl	800dfd0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800db50:	68bb      	ldr	r3, [r7, #8]
 800db52:	f003 0320 	and.w	r3, r3, #32
 800db56:	2b00      	cmp	r3, #0
 800db58:	d00c      	beq.n	800db74 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800db5a:	68fb      	ldr	r3, [r7, #12]
 800db5c:	f003 0320 	and.w	r3, r3, #32
 800db60:	2b00      	cmp	r3, #0
 800db62:	d007      	beq.n	800db74 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800db64:	687b      	ldr	r3, [r7, #4]
 800db66:	681b      	ldr	r3, [r3, #0]
 800db68:	f06f 0220 	mvn.w	r2, #32
 800db6c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800db6e:	6878      	ldr	r0, [r7, #4]
 800db70:	f000 ff86 	bl	800ea80 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800db74:	bf00      	nop
 800db76:	3710      	adds	r7, #16
 800db78:	46bd      	mov	sp, r7
 800db7a:	bd80      	pop	{r7, pc}

0800db7c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800db7c:	b580      	push	{r7, lr}
 800db7e:	b086      	sub	sp, #24
 800db80:	af00      	add	r7, sp, #0
 800db82:	60f8      	str	r0, [r7, #12]
 800db84:	60b9      	str	r1, [r7, #8]
 800db86:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800db88:	2300      	movs	r3, #0
 800db8a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800db8c:	68fb      	ldr	r3, [r7, #12]
 800db8e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800db92:	2b01      	cmp	r3, #1
 800db94:	d101      	bne.n	800db9a <HAL_TIM_PWM_ConfigChannel+0x1e>
 800db96:	2302      	movs	r3, #2
 800db98:	e0ff      	b.n	800dd9a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800db9a:	68fb      	ldr	r3, [r7, #12]
 800db9c:	2201      	movs	r2, #1
 800db9e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800dba2:	687b      	ldr	r3, [r7, #4]
 800dba4:	2b14      	cmp	r3, #20
 800dba6:	f200 80f0 	bhi.w	800dd8a <HAL_TIM_PWM_ConfigChannel+0x20e>
 800dbaa:	a201      	add	r2, pc, #4	@ (adr r2, 800dbb0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800dbac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dbb0:	0800dc05 	.word	0x0800dc05
 800dbb4:	0800dd8b 	.word	0x0800dd8b
 800dbb8:	0800dd8b 	.word	0x0800dd8b
 800dbbc:	0800dd8b 	.word	0x0800dd8b
 800dbc0:	0800dc45 	.word	0x0800dc45
 800dbc4:	0800dd8b 	.word	0x0800dd8b
 800dbc8:	0800dd8b 	.word	0x0800dd8b
 800dbcc:	0800dd8b 	.word	0x0800dd8b
 800dbd0:	0800dc87 	.word	0x0800dc87
 800dbd4:	0800dd8b 	.word	0x0800dd8b
 800dbd8:	0800dd8b 	.word	0x0800dd8b
 800dbdc:	0800dd8b 	.word	0x0800dd8b
 800dbe0:	0800dcc7 	.word	0x0800dcc7
 800dbe4:	0800dd8b 	.word	0x0800dd8b
 800dbe8:	0800dd8b 	.word	0x0800dd8b
 800dbec:	0800dd8b 	.word	0x0800dd8b
 800dbf0:	0800dd09 	.word	0x0800dd09
 800dbf4:	0800dd8b 	.word	0x0800dd8b
 800dbf8:	0800dd8b 	.word	0x0800dd8b
 800dbfc:	0800dd8b 	.word	0x0800dd8b
 800dc00:	0800dd49 	.word	0x0800dd49
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800dc04:	68fb      	ldr	r3, [r7, #12]
 800dc06:	681b      	ldr	r3, [r3, #0]
 800dc08:	68b9      	ldr	r1, [r7, #8]
 800dc0a:	4618      	mov	r0, r3
 800dc0c:	f000 fa9c 	bl	800e148 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800dc10:	68fb      	ldr	r3, [r7, #12]
 800dc12:	681b      	ldr	r3, [r3, #0]
 800dc14:	699a      	ldr	r2, [r3, #24]
 800dc16:	68fb      	ldr	r3, [r7, #12]
 800dc18:	681b      	ldr	r3, [r3, #0]
 800dc1a:	f042 0208 	orr.w	r2, r2, #8
 800dc1e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800dc20:	68fb      	ldr	r3, [r7, #12]
 800dc22:	681b      	ldr	r3, [r3, #0]
 800dc24:	699a      	ldr	r2, [r3, #24]
 800dc26:	68fb      	ldr	r3, [r7, #12]
 800dc28:	681b      	ldr	r3, [r3, #0]
 800dc2a:	f022 0204 	bic.w	r2, r2, #4
 800dc2e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800dc30:	68fb      	ldr	r3, [r7, #12]
 800dc32:	681b      	ldr	r3, [r3, #0]
 800dc34:	6999      	ldr	r1, [r3, #24]
 800dc36:	68bb      	ldr	r3, [r7, #8]
 800dc38:	691a      	ldr	r2, [r3, #16]
 800dc3a:	68fb      	ldr	r3, [r7, #12]
 800dc3c:	681b      	ldr	r3, [r3, #0]
 800dc3e:	430a      	orrs	r2, r1
 800dc40:	619a      	str	r2, [r3, #24]
      break;
 800dc42:	e0a5      	b.n	800dd90 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800dc44:	68fb      	ldr	r3, [r7, #12]
 800dc46:	681b      	ldr	r3, [r3, #0]
 800dc48:	68b9      	ldr	r1, [r7, #8]
 800dc4a:	4618      	mov	r0, r3
 800dc4c:	f000 fb0c 	bl	800e268 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800dc50:	68fb      	ldr	r3, [r7, #12]
 800dc52:	681b      	ldr	r3, [r3, #0]
 800dc54:	699a      	ldr	r2, [r3, #24]
 800dc56:	68fb      	ldr	r3, [r7, #12]
 800dc58:	681b      	ldr	r3, [r3, #0]
 800dc5a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800dc5e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800dc60:	68fb      	ldr	r3, [r7, #12]
 800dc62:	681b      	ldr	r3, [r3, #0]
 800dc64:	699a      	ldr	r2, [r3, #24]
 800dc66:	68fb      	ldr	r3, [r7, #12]
 800dc68:	681b      	ldr	r3, [r3, #0]
 800dc6a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800dc6e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800dc70:	68fb      	ldr	r3, [r7, #12]
 800dc72:	681b      	ldr	r3, [r3, #0]
 800dc74:	6999      	ldr	r1, [r3, #24]
 800dc76:	68bb      	ldr	r3, [r7, #8]
 800dc78:	691b      	ldr	r3, [r3, #16]
 800dc7a:	021a      	lsls	r2, r3, #8
 800dc7c:	68fb      	ldr	r3, [r7, #12]
 800dc7e:	681b      	ldr	r3, [r3, #0]
 800dc80:	430a      	orrs	r2, r1
 800dc82:	619a      	str	r2, [r3, #24]
      break;
 800dc84:	e084      	b.n	800dd90 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800dc86:	68fb      	ldr	r3, [r7, #12]
 800dc88:	681b      	ldr	r3, [r3, #0]
 800dc8a:	68b9      	ldr	r1, [r7, #8]
 800dc8c:	4618      	mov	r0, r3
 800dc8e:	f000 fb75 	bl	800e37c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800dc92:	68fb      	ldr	r3, [r7, #12]
 800dc94:	681b      	ldr	r3, [r3, #0]
 800dc96:	69da      	ldr	r2, [r3, #28]
 800dc98:	68fb      	ldr	r3, [r7, #12]
 800dc9a:	681b      	ldr	r3, [r3, #0]
 800dc9c:	f042 0208 	orr.w	r2, r2, #8
 800dca0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800dca2:	68fb      	ldr	r3, [r7, #12]
 800dca4:	681b      	ldr	r3, [r3, #0]
 800dca6:	69da      	ldr	r2, [r3, #28]
 800dca8:	68fb      	ldr	r3, [r7, #12]
 800dcaa:	681b      	ldr	r3, [r3, #0]
 800dcac:	f022 0204 	bic.w	r2, r2, #4
 800dcb0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800dcb2:	68fb      	ldr	r3, [r7, #12]
 800dcb4:	681b      	ldr	r3, [r3, #0]
 800dcb6:	69d9      	ldr	r1, [r3, #28]
 800dcb8:	68bb      	ldr	r3, [r7, #8]
 800dcba:	691a      	ldr	r2, [r3, #16]
 800dcbc:	68fb      	ldr	r3, [r7, #12]
 800dcbe:	681b      	ldr	r3, [r3, #0]
 800dcc0:	430a      	orrs	r2, r1
 800dcc2:	61da      	str	r2, [r3, #28]
      break;
 800dcc4:	e064      	b.n	800dd90 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800dcc6:	68fb      	ldr	r3, [r7, #12]
 800dcc8:	681b      	ldr	r3, [r3, #0]
 800dcca:	68b9      	ldr	r1, [r7, #8]
 800dccc:	4618      	mov	r0, r3
 800dcce:	f000 fbdd 	bl	800e48c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800dcd2:	68fb      	ldr	r3, [r7, #12]
 800dcd4:	681b      	ldr	r3, [r3, #0]
 800dcd6:	69da      	ldr	r2, [r3, #28]
 800dcd8:	68fb      	ldr	r3, [r7, #12]
 800dcda:	681b      	ldr	r3, [r3, #0]
 800dcdc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800dce0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800dce2:	68fb      	ldr	r3, [r7, #12]
 800dce4:	681b      	ldr	r3, [r3, #0]
 800dce6:	69da      	ldr	r2, [r3, #28]
 800dce8:	68fb      	ldr	r3, [r7, #12]
 800dcea:	681b      	ldr	r3, [r3, #0]
 800dcec:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800dcf0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800dcf2:	68fb      	ldr	r3, [r7, #12]
 800dcf4:	681b      	ldr	r3, [r3, #0]
 800dcf6:	69d9      	ldr	r1, [r3, #28]
 800dcf8:	68bb      	ldr	r3, [r7, #8]
 800dcfa:	691b      	ldr	r3, [r3, #16]
 800dcfc:	021a      	lsls	r2, r3, #8
 800dcfe:	68fb      	ldr	r3, [r7, #12]
 800dd00:	681b      	ldr	r3, [r3, #0]
 800dd02:	430a      	orrs	r2, r1
 800dd04:	61da      	str	r2, [r3, #28]
      break;
 800dd06:	e043      	b.n	800dd90 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800dd08:	68fb      	ldr	r3, [r7, #12]
 800dd0a:	681b      	ldr	r3, [r3, #0]
 800dd0c:	68b9      	ldr	r1, [r7, #8]
 800dd0e:	4618      	mov	r0, r3
 800dd10:	f000 fc26 	bl	800e560 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800dd14:	68fb      	ldr	r3, [r7, #12]
 800dd16:	681b      	ldr	r3, [r3, #0]
 800dd18:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800dd1a:	68fb      	ldr	r3, [r7, #12]
 800dd1c:	681b      	ldr	r3, [r3, #0]
 800dd1e:	f042 0208 	orr.w	r2, r2, #8
 800dd22:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800dd24:	68fb      	ldr	r3, [r7, #12]
 800dd26:	681b      	ldr	r3, [r3, #0]
 800dd28:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800dd2a:	68fb      	ldr	r3, [r7, #12]
 800dd2c:	681b      	ldr	r3, [r3, #0]
 800dd2e:	f022 0204 	bic.w	r2, r2, #4
 800dd32:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800dd34:	68fb      	ldr	r3, [r7, #12]
 800dd36:	681b      	ldr	r3, [r3, #0]
 800dd38:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800dd3a:	68bb      	ldr	r3, [r7, #8]
 800dd3c:	691a      	ldr	r2, [r3, #16]
 800dd3e:	68fb      	ldr	r3, [r7, #12]
 800dd40:	681b      	ldr	r3, [r3, #0]
 800dd42:	430a      	orrs	r2, r1
 800dd44:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800dd46:	e023      	b.n	800dd90 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800dd48:	68fb      	ldr	r3, [r7, #12]
 800dd4a:	681b      	ldr	r3, [r3, #0]
 800dd4c:	68b9      	ldr	r1, [r7, #8]
 800dd4e:	4618      	mov	r0, r3
 800dd50:	f000 fc6a 	bl	800e628 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800dd54:	68fb      	ldr	r3, [r7, #12]
 800dd56:	681b      	ldr	r3, [r3, #0]
 800dd58:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800dd5a:	68fb      	ldr	r3, [r7, #12]
 800dd5c:	681b      	ldr	r3, [r3, #0]
 800dd5e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800dd62:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800dd64:	68fb      	ldr	r3, [r7, #12]
 800dd66:	681b      	ldr	r3, [r3, #0]
 800dd68:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800dd6a:	68fb      	ldr	r3, [r7, #12]
 800dd6c:	681b      	ldr	r3, [r3, #0]
 800dd6e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800dd72:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800dd74:	68fb      	ldr	r3, [r7, #12]
 800dd76:	681b      	ldr	r3, [r3, #0]
 800dd78:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800dd7a:	68bb      	ldr	r3, [r7, #8]
 800dd7c:	691b      	ldr	r3, [r3, #16]
 800dd7e:	021a      	lsls	r2, r3, #8
 800dd80:	68fb      	ldr	r3, [r7, #12]
 800dd82:	681b      	ldr	r3, [r3, #0]
 800dd84:	430a      	orrs	r2, r1
 800dd86:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800dd88:	e002      	b.n	800dd90 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800dd8a:	2301      	movs	r3, #1
 800dd8c:	75fb      	strb	r3, [r7, #23]
      break;
 800dd8e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800dd90:	68fb      	ldr	r3, [r7, #12]
 800dd92:	2200      	movs	r2, #0
 800dd94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800dd98:	7dfb      	ldrb	r3, [r7, #23]
}
 800dd9a:	4618      	mov	r0, r3
 800dd9c:	3718      	adds	r7, #24
 800dd9e:	46bd      	mov	sp, r7
 800dda0:	bd80      	pop	{r7, pc}
 800dda2:	bf00      	nop

0800dda4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800dda4:	b580      	push	{r7, lr}
 800dda6:	b084      	sub	sp, #16
 800dda8:	af00      	add	r7, sp, #0
 800ddaa:	6078      	str	r0, [r7, #4]
 800ddac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800ddae:	2300      	movs	r3, #0
 800ddb0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800ddb2:	687b      	ldr	r3, [r7, #4]
 800ddb4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800ddb8:	2b01      	cmp	r3, #1
 800ddba:	d101      	bne.n	800ddc0 <HAL_TIM_ConfigClockSource+0x1c>
 800ddbc:	2302      	movs	r3, #2
 800ddbe:	e0dc      	b.n	800df7a <HAL_TIM_ConfigClockSource+0x1d6>
 800ddc0:	687b      	ldr	r3, [r7, #4]
 800ddc2:	2201      	movs	r2, #1
 800ddc4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800ddc8:	687b      	ldr	r3, [r7, #4]
 800ddca:	2202      	movs	r2, #2
 800ddcc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800ddd0:	687b      	ldr	r3, [r7, #4]
 800ddd2:	681b      	ldr	r3, [r3, #0]
 800ddd4:	689b      	ldr	r3, [r3, #8]
 800ddd6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800ddd8:	68ba      	ldr	r2, [r7, #8]
 800ddda:	4b6a      	ldr	r3, [pc, #424]	@ (800df84 <HAL_TIM_ConfigClockSource+0x1e0>)
 800dddc:	4013      	ands	r3, r2
 800ddde:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800dde0:	68bb      	ldr	r3, [r7, #8]
 800dde2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800dde6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800dde8:	687b      	ldr	r3, [r7, #4]
 800ddea:	681b      	ldr	r3, [r3, #0]
 800ddec:	68ba      	ldr	r2, [r7, #8]
 800ddee:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800ddf0:	683b      	ldr	r3, [r7, #0]
 800ddf2:	681b      	ldr	r3, [r3, #0]
 800ddf4:	4a64      	ldr	r2, [pc, #400]	@ (800df88 <HAL_TIM_ConfigClockSource+0x1e4>)
 800ddf6:	4293      	cmp	r3, r2
 800ddf8:	f000 80a9 	beq.w	800df4e <HAL_TIM_ConfigClockSource+0x1aa>
 800ddfc:	4a62      	ldr	r2, [pc, #392]	@ (800df88 <HAL_TIM_ConfigClockSource+0x1e4>)
 800ddfe:	4293      	cmp	r3, r2
 800de00:	f200 80ae 	bhi.w	800df60 <HAL_TIM_ConfigClockSource+0x1bc>
 800de04:	4a61      	ldr	r2, [pc, #388]	@ (800df8c <HAL_TIM_ConfigClockSource+0x1e8>)
 800de06:	4293      	cmp	r3, r2
 800de08:	f000 80a1 	beq.w	800df4e <HAL_TIM_ConfigClockSource+0x1aa>
 800de0c:	4a5f      	ldr	r2, [pc, #380]	@ (800df8c <HAL_TIM_ConfigClockSource+0x1e8>)
 800de0e:	4293      	cmp	r3, r2
 800de10:	f200 80a6 	bhi.w	800df60 <HAL_TIM_ConfigClockSource+0x1bc>
 800de14:	4a5e      	ldr	r2, [pc, #376]	@ (800df90 <HAL_TIM_ConfigClockSource+0x1ec>)
 800de16:	4293      	cmp	r3, r2
 800de18:	f000 8099 	beq.w	800df4e <HAL_TIM_ConfigClockSource+0x1aa>
 800de1c:	4a5c      	ldr	r2, [pc, #368]	@ (800df90 <HAL_TIM_ConfigClockSource+0x1ec>)
 800de1e:	4293      	cmp	r3, r2
 800de20:	f200 809e 	bhi.w	800df60 <HAL_TIM_ConfigClockSource+0x1bc>
 800de24:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800de28:	f000 8091 	beq.w	800df4e <HAL_TIM_ConfigClockSource+0x1aa>
 800de2c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800de30:	f200 8096 	bhi.w	800df60 <HAL_TIM_ConfigClockSource+0x1bc>
 800de34:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800de38:	f000 8089 	beq.w	800df4e <HAL_TIM_ConfigClockSource+0x1aa>
 800de3c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800de40:	f200 808e 	bhi.w	800df60 <HAL_TIM_ConfigClockSource+0x1bc>
 800de44:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800de48:	d03e      	beq.n	800dec8 <HAL_TIM_ConfigClockSource+0x124>
 800de4a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800de4e:	f200 8087 	bhi.w	800df60 <HAL_TIM_ConfigClockSource+0x1bc>
 800de52:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800de56:	f000 8086 	beq.w	800df66 <HAL_TIM_ConfigClockSource+0x1c2>
 800de5a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800de5e:	d87f      	bhi.n	800df60 <HAL_TIM_ConfigClockSource+0x1bc>
 800de60:	2b70      	cmp	r3, #112	@ 0x70
 800de62:	d01a      	beq.n	800de9a <HAL_TIM_ConfigClockSource+0xf6>
 800de64:	2b70      	cmp	r3, #112	@ 0x70
 800de66:	d87b      	bhi.n	800df60 <HAL_TIM_ConfigClockSource+0x1bc>
 800de68:	2b60      	cmp	r3, #96	@ 0x60
 800de6a:	d050      	beq.n	800df0e <HAL_TIM_ConfigClockSource+0x16a>
 800de6c:	2b60      	cmp	r3, #96	@ 0x60
 800de6e:	d877      	bhi.n	800df60 <HAL_TIM_ConfigClockSource+0x1bc>
 800de70:	2b50      	cmp	r3, #80	@ 0x50
 800de72:	d03c      	beq.n	800deee <HAL_TIM_ConfigClockSource+0x14a>
 800de74:	2b50      	cmp	r3, #80	@ 0x50
 800de76:	d873      	bhi.n	800df60 <HAL_TIM_ConfigClockSource+0x1bc>
 800de78:	2b40      	cmp	r3, #64	@ 0x40
 800de7a:	d058      	beq.n	800df2e <HAL_TIM_ConfigClockSource+0x18a>
 800de7c:	2b40      	cmp	r3, #64	@ 0x40
 800de7e:	d86f      	bhi.n	800df60 <HAL_TIM_ConfigClockSource+0x1bc>
 800de80:	2b30      	cmp	r3, #48	@ 0x30
 800de82:	d064      	beq.n	800df4e <HAL_TIM_ConfigClockSource+0x1aa>
 800de84:	2b30      	cmp	r3, #48	@ 0x30
 800de86:	d86b      	bhi.n	800df60 <HAL_TIM_ConfigClockSource+0x1bc>
 800de88:	2b20      	cmp	r3, #32
 800de8a:	d060      	beq.n	800df4e <HAL_TIM_ConfigClockSource+0x1aa>
 800de8c:	2b20      	cmp	r3, #32
 800de8e:	d867      	bhi.n	800df60 <HAL_TIM_ConfigClockSource+0x1bc>
 800de90:	2b00      	cmp	r3, #0
 800de92:	d05c      	beq.n	800df4e <HAL_TIM_ConfigClockSource+0x1aa>
 800de94:	2b10      	cmp	r3, #16
 800de96:	d05a      	beq.n	800df4e <HAL_TIM_ConfigClockSource+0x1aa>
 800de98:	e062      	b.n	800df60 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800de9a:	687b      	ldr	r3, [r7, #4]
 800de9c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800de9e:	683b      	ldr	r3, [r7, #0]
 800dea0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800dea2:	683b      	ldr	r3, [r7, #0]
 800dea4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800dea6:	683b      	ldr	r3, [r7, #0]
 800dea8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800deaa:	f000 fca1 	bl	800e7f0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800deae:	687b      	ldr	r3, [r7, #4]
 800deb0:	681b      	ldr	r3, [r3, #0]
 800deb2:	689b      	ldr	r3, [r3, #8]
 800deb4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800deb6:	68bb      	ldr	r3, [r7, #8]
 800deb8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800debc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800debe:	687b      	ldr	r3, [r7, #4]
 800dec0:	681b      	ldr	r3, [r3, #0]
 800dec2:	68ba      	ldr	r2, [r7, #8]
 800dec4:	609a      	str	r2, [r3, #8]
      break;
 800dec6:	e04f      	b.n	800df68 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800dec8:	687b      	ldr	r3, [r7, #4]
 800deca:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800decc:	683b      	ldr	r3, [r7, #0]
 800dece:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800ded0:	683b      	ldr	r3, [r7, #0]
 800ded2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800ded4:	683b      	ldr	r3, [r7, #0]
 800ded6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800ded8:	f000 fc8a 	bl	800e7f0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800dedc:	687b      	ldr	r3, [r7, #4]
 800dede:	681b      	ldr	r3, [r3, #0]
 800dee0:	689a      	ldr	r2, [r3, #8]
 800dee2:	687b      	ldr	r3, [r7, #4]
 800dee4:	681b      	ldr	r3, [r3, #0]
 800dee6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800deea:	609a      	str	r2, [r3, #8]
      break;
 800deec:	e03c      	b.n	800df68 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800deee:	687b      	ldr	r3, [r7, #4]
 800def0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800def2:	683b      	ldr	r3, [r7, #0]
 800def4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800def6:	683b      	ldr	r3, [r7, #0]
 800def8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800defa:	461a      	mov	r2, r3
 800defc:	f000 fbfa 	bl	800e6f4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800df00:	687b      	ldr	r3, [r7, #4]
 800df02:	681b      	ldr	r3, [r3, #0]
 800df04:	2150      	movs	r1, #80	@ 0x50
 800df06:	4618      	mov	r0, r3
 800df08:	f000 fc54 	bl	800e7b4 <TIM_ITRx_SetConfig>
      break;
 800df0c:	e02c      	b.n	800df68 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800df0e:	687b      	ldr	r3, [r7, #4]
 800df10:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800df12:	683b      	ldr	r3, [r7, #0]
 800df14:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800df16:	683b      	ldr	r3, [r7, #0]
 800df18:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800df1a:	461a      	mov	r2, r3
 800df1c:	f000 fc19 	bl	800e752 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800df20:	687b      	ldr	r3, [r7, #4]
 800df22:	681b      	ldr	r3, [r3, #0]
 800df24:	2160      	movs	r1, #96	@ 0x60
 800df26:	4618      	mov	r0, r3
 800df28:	f000 fc44 	bl	800e7b4 <TIM_ITRx_SetConfig>
      break;
 800df2c:	e01c      	b.n	800df68 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800df2e:	687b      	ldr	r3, [r7, #4]
 800df30:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800df32:	683b      	ldr	r3, [r7, #0]
 800df34:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800df36:	683b      	ldr	r3, [r7, #0]
 800df38:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800df3a:	461a      	mov	r2, r3
 800df3c:	f000 fbda 	bl	800e6f4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800df40:	687b      	ldr	r3, [r7, #4]
 800df42:	681b      	ldr	r3, [r3, #0]
 800df44:	2140      	movs	r1, #64	@ 0x40
 800df46:	4618      	mov	r0, r3
 800df48:	f000 fc34 	bl	800e7b4 <TIM_ITRx_SetConfig>
      break;
 800df4c:	e00c      	b.n	800df68 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800df4e:	687b      	ldr	r3, [r7, #4]
 800df50:	681a      	ldr	r2, [r3, #0]
 800df52:	683b      	ldr	r3, [r7, #0]
 800df54:	681b      	ldr	r3, [r3, #0]
 800df56:	4619      	mov	r1, r3
 800df58:	4610      	mov	r0, r2
 800df5a:	f000 fc2b 	bl	800e7b4 <TIM_ITRx_SetConfig>
      break;
 800df5e:	e003      	b.n	800df68 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 800df60:	2301      	movs	r3, #1
 800df62:	73fb      	strb	r3, [r7, #15]
      break;
 800df64:	e000      	b.n	800df68 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 800df66:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800df68:	687b      	ldr	r3, [r7, #4]
 800df6a:	2201      	movs	r2, #1
 800df6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800df70:	687b      	ldr	r3, [r7, #4]
 800df72:	2200      	movs	r2, #0
 800df74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800df78:	7bfb      	ldrb	r3, [r7, #15]
}
 800df7a:	4618      	mov	r0, r3
 800df7c:	3710      	adds	r7, #16
 800df7e:	46bd      	mov	sp, r7
 800df80:	bd80      	pop	{r7, pc}
 800df82:	bf00      	nop
 800df84:	ffceff88 	.word	0xffceff88
 800df88:	00100040 	.word	0x00100040
 800df8c:	00100030 	.word	0x00100030
 800df90:	00100020 	.word	0x00100020

0800df94 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800df94:	b480      	push	{r7}
 800df96:	b083      	sub	sp, #12
 800df98:	af00      	add	r7, sp, #0
 800df9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800df9c:	bf00      	nop
 800df9e:	370c      	adds	r7, #12
 800dfa0:	46bd      	mov	sp, r7
 800dfa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfa6:	4770      	bx	lr

0800dfa8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800dfa8:	b480      	push	{r7}
 800dfaa:	b083      	sub	sp, #12
 800dfac:	af00      	add	r7, sp, #0
 800dfae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800dfb0:	bf00      	nop
 800dfb2:	370c      	adds	r7, #12
 800dfb4:	46bd      	mov	sp, r7
 800dfb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfba:	4770      	bx	lr

0800dfbc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800dfbc:	b480      	push	{r7}
 800dfbe:	b083      	sub	sp, #12
 800dfc0:	af00      	add	r7, sp, #0
 800dfc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800dfc4:	bf00      	nop
 800dfc6:	370c      	adds	r7, #12
 800dfc8:	46bd      	mov	sp, r7
 800dfca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfce:	4770      	bx	lr

0800dfd0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800dfd0:	b480      	push	{r7}
 800dfd2:	b083      	sub	sp, #12
 800dfd4:	af00      	add	r7, sp, #0
 800dfd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800dfd8:	bf00      	nop
 800dfda:	370c      	adds	r7, #12
 800dfdc:	46bd      	mov	sp, r7
 800dfde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfe2:	4770      	bx	lr

0800dfe4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800dfe4:	b480      	push	{r7}
 800dfe6:	b085      	sub	sp, #20
 800dfe8:	af00      	add	r7, sp, #0
 800dfea:	6078      	str	r0, [r7, #4]
 800dfec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800dfee:	687b      	ldr	r3, [r7, #4]
 800dff0:	681b      	ldr	r3, [r3, #0]
 800dff2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800dff4:	687b      	ldr	r3, [r7, #4]
 800dff6:	4a4a      	ldr	r2, [pc, #296]	@ (800e120 <TIM_Base_SetConfig+0x13c>)
 800dff8:	4293      	cmp	r3, r2
 800dffa:	d013      	beq.n	800e024 <TIM_Base_SetConfig+0x40>
 800dffc:	687b      	ldr	r3, [r7, #4]
 800dffe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e002:	d00f      	beq.n	800e024 <TIM_Base_SetConfig+0x40>
 800e004:	687b      	ldr	r3, [r7, #4]
 800e006:	4a47      	ldr	r2, [pc, #284]	@ (800e124 <TIM_Base_SetConfig+0x140>)
 800e008:	4293      	cmp	r3, r2
 800e00a:	d00b      	beq.n	800e024 <TIM_Base_SetConfig+0x40>
 800e00c:	687b      	ldr	r3, [r7, #4]
 800e00e:	4a46      	ldr	r2, [pc, #280]	@ (800e128 <TIM_Base_SetConfig+0x144>)
 800e010:	4293      	cmp	r3, r2
 800e012:	d007      	beq.n	800e024 <TIM_Base_SetConfig+0x40>
 800e014:	687b      	ldr	r3, [r7, #4]
 800e016:	4a45      	ldr	r2, [pc, #276]	@ (800e12c <TIM_Base_SetConfig+0x148>)
 800e018:	4293      	cmp	r3, r2
 800e01a:	d003      	beq.n	800e024 <TIM_Base_SetConfig+0x40>
 800e01c:	687b      	ldr	r3, [r7, #4]
 800e01e:	4a44      	ldr	r2, [pc, #272]	@ (800e130 <TIM_Base_SetConfig+0x14c>)
 800e020:	4293      	cmp	r3, r2
 800e022:	d108      	bne.n	800e036 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800e024:	68fb      	ldr	r3, [r7, #12]
 800e026:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e02a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800e02c:	683b      	ldr	r3, [r7, #0]
 800e02e:	685b      	ldr	r3, [r3, #4]
 800e030:	68fa      	ldr	r2, [r7, #12]
 800e032:	4313      	orrs	r3, r2
 800e034:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800e036:	687b      	ldr	r3, [r7, #4]
 800e038:	4a39      	ldr	r2, [pc, #228]	@ (800e120 <TIM_Base_SetConfig+0x13c>)
 800e03a:	4293      	cmp	r3, r2
 800e03c:	d027      	beq.n	800e08e <TIM_Base_SetConfig+0xaa>
 800e03e:	687b      	ldr	r3, [r7, #4]
 800e040:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e044:	d023      	beq.n	800e08e <TIM_Base_SetConfig+0xaa>
 800e046:	687b      	ldr	r3, [r7, #4]
 800e048:	4a36      	ldr	r2, [pc, #216]	@ (800e124 <TIM_Base_SetConfig+0x140>)
 800e04a:	4293      	cmp	r3, r2
 800e04c:	d01f      	beq.n	800e08e <TIM_Base_SetConfig+0xaa>
 800e04e:	687b      	ldr	r3, [r7, #4]
 800e050:	4a35      	ldr	r2, [pc, #212]	@ (800e128 <TIM_Base_SetConfig+0x144>)
 800e052:	4293      	cmp	r3, r2
 800e054:	d01b      	beq.n	800e08e <TIM_Base_SetConfig+0xaa>
 800e056:	687b      	ldr	r3, [r7, #4]
 800e058:	4a34      	ldr	r2, [pc, #208]	@ (800e12c <TIM_Base_SetConfig+0x148>)
 800e05a:	4293      	cmp	r3, r2
 800e05c:	d017      	beq.n	800e08e <TIM_Base_SetConfig+0xaa>
 800e05e:	687b      	ldr	r3, [r7, #4]
 800e060:	4a33      	ldr	r2, [pc, #204]	@ (800e130 <TIM_Base_SetConfig+0x14c>)
 800e062:	4293      	cmp	r3, r2
 800e064:	d013      	beq.n	800e08e <TIM_Base_SetConfig+0xaa>
 800e066:	687b      	ldr	r3, [r7, #4]
 800e068:	4a32      	ldr	r2, [pc, #200]	@ (800e134 <TIM_Base_SetConfig+0x150>)
 800e06a:	4293      	cmp	r3, r2
 800e06c:	d00f      	beq.n	800e08e <TIM_Base_SetConfig+0xaa>
 800e06e:	687b      	ldr	r3, [r7, #4]
 800e070:	4a31      	ldr	r2, [pc, #196]	@ (800e138 <TIM_Base_SetConfig+0x154>)
 800e072:	4293      	cmp	r3, r2
 800e074:	d00b      	beq.n	800e08e <TIM_Base_SetConfig+0xaa>
 800e076:	687b      	ldr	r3, [r7, #4]
 800e078:	4a30      	ldr	r2, [pc, #192]	@ (800e13c <TIM_Base_SetConfig+0x158>)
 800e07a:	4293      	cmp	r3, r2
 800e07c:	d007      	beq.n	800e08e <TIM_Base_SetConfig+0xaa>
 800e07e:	687b      	ldr	r3, [r7, #4]
 800e080:	4a2f      	ldr	r2, [pc, #188]	@ (800e140 <TIM_Base_SetConfig+0x15c>)
 800e082:	4293      	cmp	r3, r2
 800e084:	d003      	beq.n	800e08e <TIM_Base_SetConfig+0xaa>
 800e086:	687b      	ldr	r3, [r7, #4]
 800e088:	4a2e      	ldr	r2, [pc, #184]	@ (800e144 <TIM_Base_SetConfig+0x160>)
 800e08a:	4293      	cmp	r3, r2
 800e08c:	d108      	bne.n	800e0a0 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800e08e:	68fb      	ldr	r3, [r7, #12]
 800e090:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e094:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800e096:	683b      	ldr	r3, [r7, #0]
 800e098:	68db      	ldr	r3, [r3, #12]
 800e09a:	68fa      	ldr	r2, [r7, #12]
 800e09c:	4313      	orrs	r3, r2
 800e09e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800e0a0:	68fb      	ldr	r3, [r7, #12]
 800e0a2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800e0a6:	683b      	ldr	r3, [r7, #0]
 800e0a8:	695b      	ldr	r3, [r3, #20]
 800e0aa:	4313      	orrs	r3, r2
 800e0ac:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800e0ae:	687b      	ldr	r3, [r7, #4]
 800e0b0:	68fa      	ldr	r2, [r7, #12]
 800e0b2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800e0b4:	683b      	ldr	r3, [r7, #0]
 800e0b6:	689a      	ldr	r2, [r3, #8]
 800e0b8:	687b      	ldr	r3, [r7, #4]
 800e0ba:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800e0bc:	683b      	ldr	r3, [r7, #0]
 800e0be:	681a      	ldr	r2, [r3, #0]
 800e0c0:	687b      	ldr	r3, [r7, #4]
 800e0c2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800e0c4:	687b      	ldr	r3, [r7, #4]
 800e0c6:	4a16      	ldr	r2, [pc, #88]	@ (800e120 <TIM_Base_SetConfig+0x13c>)
 800e0c8:	4293      	cmp	r3, r2
 800e0ca:	d00f      	beq.n	800e0ec <TIM_Base_SetConfig+0x108>
 800e0cc:	687b      	ldr	r3, [r7, #4]
 800e0ce:	4a18      	ldr	r2, [pc, #96]	@ (800e130 <TIM_Base_SetConfig+0x14c>)
 800e0d0:	4293      	cmp	r3, r2
 800e0d2:	d00b      	beq.n	800e0ec <TIM_Base_SetConfig+0x108>
 800e0d4:	687b      	ldr	r3, [r7, #4]
 800e0d6:	4a17      	ldr	r2, [pc, #92]	@ (800e134 <TIM_Base_SetConfig+0x150>)
 800e0d8:	4293      	cmp	r3, r2
 800e0da:	d007      	beq.n	800e0ec <TIM_Base_SetConfig+0x108>
 800e0dc:	687b      	ldr	r3, [r7, #4]
 800e0de:	4a16      	ldr	r2, [pc, #88]	@ (800e138 <TIM_Base_SetConfig+0x154>)
 800e0e0:	4293      	cmp	r3, r2
 800e0e2:	d003      	beq.n	800e0ec <TIM_Base_SetConfig+0x108>
 800e0e4:	687b      	ldr	r3, [r7, #4]
 800e0e6:	4a15      	ldr	r2, [pc, #84]	@ (800e13c <TIM_Base_SetConfig+0x158>)
 800e0e8:	4293      	cmp	r3, r2
 800e0ea:	d103      	bne.n	800e0f4 <TIM_Base_SetConfig+0x110>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800e0ec:	683b      	ldr	r3, [r7, #0]
 800e0ee:	691a      	ldr	r2, [r3, #16]
 800e0f0:	687b      	ldr	r3, [r7, #4]
 800e0f2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800e0f4:	687b      	ldr	r3, [r7, #4]
 800e0f6:	2201      	movs	r2, #1
 800e0f8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800e0fa:	687b      	ldr	r3, [r7, #4]
 800e0fc:	691b      	ldr	r3, [r3, #16]
 800e0fe:	f003 0301 	and.w	r3, r3, #1
 800e102:	2b01      	cmp	r3, #1
 800e104:	d105      	bne.n	800e112 <TIM_Base_SetConfig+0x12e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800e106:	687b      	ldr	r3, [r7, #4]
 800e108:	691b      	ldr	r3, [r3, #16]
 800e10a:	f023 0201 	bic.w	r2, r3, #1
 800e10e:	687b      	ldr	r3, [r7, #4]
 800e110:	611a      	str	r2, [r3, #16]
  }
}
 800e112:	bf00      	nop
 800e114:	3714      	adds	r7, #20
 800e116:	46bd      	mov	sp, r7
 800e118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e11c:	4770      	bx	lr
 800e11e:	bf00      	nop
 800e120:	40010000 	.word	0x40010000
 800e124:	40000400 	.word	0x40000400
 800e128:	40000800 	.word	0x40000800
 800e12c:	40000c00 	.word	0x40000c00
 800e130:	40010400 	.word	0x40010400
 800e134:	40014000 	.word	0x40014000
 800e138:	40014400 	.word	0x40014400
 800e13c:	40014800 	.word	0x40014800
 800e140:	4000e000 	.word	0x4000e000
 800e144:	4000e400 	.word	0x4000e400

0800e148 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800e148:	b480      	push	{r7}
 800e14a:	b087      	sub	sp, #28
 800e14c:	af00      	add	r7, sp, #0
 800e14e:	6078      	str	r0, [r7, #4]
 800e150:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e152:	687b      	ldr	r3, [r7, #4]
 800e154:	6a1b      	ldr	r3, [r3, #32]
 800e156:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800e158:	687b      	ldr	r3, [r7, #4]
 800e15a:	6a1b      	ldr	r3, [r3, #32]
 800e15c:	f023 0201 	bic.w	r2, r3, #1
 800e160:	687b      	ldr	r3, [r7, #4]
 800e162:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e164:	687b      	ldr	r3, [r7, #4]
 800e166:	685b      	ldr	r3, [r3, #4]
 800e168:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800e16a:	687b      	ldr	r3, [r7, #4]
 800e16c:	699b      	ldr	r3, [r3, #24]
 800e16e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800e170:	68fa      	ldr	r2, [r7, #12]
 800e172:	4b37      	ldr	r3, [pc, #220]	@ (800e250 <TIM_OC1_SetConfig+0x108>)
 800e174:	4013      	ands	r3, r2
 800e176:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800e178:	68fb      	ldr	r3, [r7, #12]
 800e17a:	f023 0303 	bic.w	r3, r3, #3
 800e17e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800e180:	683b      	ldr	r3, [r7, #0]
 800e182:	681b      	ldr	r3, [r3, #0]
 800e184:	68fa      	ldr	r2, [r7, #12]
 800e186:	4313      	orrs	r3, r2
 800e188:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800e18a:	697b      	ldr	r3, [r7, #20]
 800e18c:	f023 0302 	bic.w	r3, r3, #2
 800e190:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800e192:	683b      	ldr	r3, [r7, #0]
 800e194:	689b      	ldr	r3, [r3, #8]
 800e196:	697a      	ldr	r2, [r7, #20]
 800e198:	4313      	orrs	r3, r2
 800e19a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800e19c:	687b      	ldr	r3, [r7, #4]
 800e19e:	4a2d      	ldr	r2, [pc, #180]	@ (800e254 <TIM_OC1_SetConfig+0x10c>)
 800e1a0:	4293      	cmp	r3, r2
 800e1a2:	d00f      	beq.n	800e1c4 <TIM_OC1_SetConfig+0x7c>
 800e1a4:	687b      	ldr	r3, [r7, #4]
 800e1a6:	4a2c      	ldr	r2, [pc, #176]	@ (800e258 <TIM_OC1_SetConfig+0x110>)
 800e1a8:	4293      	cmp	r3, r2
 800e1aa:	d00b      	beq.n	800e1c4 <TIM_OC1_SetConfig+0x7c>
 800e1ac:	687b      	ldr	r3, [r7, #4]
 800e1ae:	4a2b      	ldr	r2, [pc, #172]	@ (800e25c <TIM_OC1_SetConfig+0x114>)
 800e1b0:	4293      	cmp	r3, r2
 800e1b2:	d007      	beq.n	800e1c4 <TIM_OC1_SetConfig+0x7c>
 800e1b4:	687b      	ldr	r3, [r7, #4]
 800e1b6:	4a2a      	ldr	r2, [pc, #168]	@ (800e260 <TIM_OC1_SetConfig+0x118>)
 800e1b8:	4293      	cmp	r3, r2
 800e1ba:	d003      	beq.n	800e1c4 <TIM_OC1_SetConfig+0x7c>
 800e1bc:	687b      	ldr	r3, [r7, #4]
 800e1be:	4a29      	ldr	r2, [pc, #164]	@ (800e264 <TIM_OC1_SetConfig+0x11c>)
 800e1c0:	4293      	cmp	r3, r2
 800e1c2:	d10c      	bne.n	800e1de <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800e1c4:	697b      	ldr	r3, [r7, #20]
 800e1c6:	f023 0308 	bic.w	r3, r3, #8
 800e1ca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800e1cc:	683b      	ldr	r3, [r7, #0]
 800e1ce:	68db      	ldr	r3, [r3, #12]
 800e1d0:	697a      	ldr	r2, [r7, #20]
 800e1d2:	4313      	orrs	r3, r2
 800e1d4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800e1d6:	697b      	ldr	r3, [r7, #20]
 800e1d8:	f023 0304 	bic.w	r3, r3, #4
 800e1dc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e1de:	687b      	ldr	r3, [r7, #4]
 800e1e0:	4a1c      	ldr	r2, [pc, #112]	@ (800e254 <TIM_OC1_SetConfig+0x10c>)
 800e1e2:	4293      	cmp	r3, r2
 800e1e4:	d00f      	beq.n	800e206 <TIM_OC1_SetConfig+0xbe>
 800e1e6:	687b      	ldr	r3, [r7, #4]
 800e1e8:	4a1b      	ldr	r2, [pc, #108]	@ (800e258 <TIM_OC1_SetConfig+0x110>)
 800e1ea:	4293      	cmp	r3, r2
 800e1ec:	d00b      	beq.n	800e206 <TIM_OC1_SetConfig+0xbe>
 800e1ee:	687b      	ldr	r3, [r7, #4]
 800e1f0:	4a1a      	ldr	r2, [pc, #104]	@ (800e25c <TIM_OC1_SetConfig+0x114>)
 800e1f2:	4293      	cmp	r3, r2
 800e1f4:	d007      	beq.n	800e206 <TIM_OC1_SetConfig+0xbe>
 800e1f6:	687b      	ldr	r3, [r7, #4]
 800e1f8:	4a19      	ldr	r2, [pc, #100]	@ (800e260 <TIM_OC1_SetConfig+0x118>)
 800e1fa:	4293      	cmp	r3, r2
 800e1fc:	d003      	beq.n	800e206 <TIM_OC1_SetConfig+0xbe>
 800e1fe:	687b      	ldr	r3, [r7, #4]
 800e200:	4a18      	ldr	r2, [pc, #96]	@ (800e264 <TIM_OC1_SetConfig+0x11c>)
 800e202:	4293      	cmp	r3, r2
 800e204:	d111      	bne.n	800e22a <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800e206:	693b      	ldr	r3, [r7, #16]
 800e208:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e20c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800e20e:	693b      	ldr	r3, [r7, #16]
 800e210:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800e214:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800e216:	683b      	ldr	r3, [r7, #0]
 800e218:	695b      	ldr	r3, [r3, #20]
 800e21a:	693a      	ldr	r2, [r7, #16]
 800e21c:	4313      	orrs	r3, r2
 800e21e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800e220:	683b      	ldr	r3, [r7, #0]
 800e222:	699b      	ldr	r3, [r3, #24]
 800e224:	693a      	ldr	r2, [r7, #16]
 800e226:	4313      	orrs	r3, r2
 800e228:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e22a:	687b      	ldr	r3, [r7, #4]
 800e22c:	693a      	ldr	r2, [r7, #16]
 800e22e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800e230:	687b      	ldr	r3, [r7, #4]
 800e232:	68fa      	ldr	r2, [r7, #12]
 800e234:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800e236:	683b      	ldr	r3, [r7, #0]
 800e238:	685a      	ldr	r2, [r3, #4]
 800e23a:	687b      	ldr	r3, [r7, #4]
 800e23c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e23e:	687b      	ldr	r3, [r7, #4]
 800e240:	697a      	ldr	r2, [r7, #20]
 800e242:	621a      	str	r2, [r3, #32]
}
 800e244:	bf00      	nop
 800e246:	371c      	adds	r7, #28
 800e248:	46bd      	mov	sp, r7
 800e24a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e24e:	4770      	bx	lr
 800e250:	fffeff8f 	.word	0xfffeff8f
 800e254:	40010000 	.word	0x40010000
 800e258:	40010400 	.word	0x40010400
 800e25c:	40014000 	.word	0x40014000
 800e260:	40014400 	.word	0x40014400
 800e264:	40014800 	.word	0x40014800

0800e268 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800e268:	b480      	push	{r7}
 800e26a:	b087      	sub	sp, #28
 800e26c:	af00      	add	r7, sp, #0
 800e26e:	6078      	str	r0, [r7, #4]
 800e270:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e272:	687b      	ldr	r3, [r7, #4]
 800e274:	6a1b      	ldr	r3, [r3, #32]
 800e276:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800e278:	687b      	ldr	r3, [r7, #4]
 800e27a:	6a1b      	ldr	r3, [r3, #32]
 800e27c:	f023 0210 	bic.w	r2, r3, #16
 800e280:	687b      	ldr	r3, [r7, #4]
 800e282:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e284:	687b      	ldr	r3, [r7, #4]
 800e286:	685b      	ldr	r3, [r3, #4]
 800e288:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800e28a:	687b      	ldr	r3, [r7, #4]
 800e28c:	699b      	ldr	r3, [r3, #24]
 800e28e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800e290:	68fa      	ldr	r2, [r7, #12]
 800e292:	4b34      	ldr	r3, [pc, #208]	@ (800e364 <TIM_OC2_SetConfig+0xfc>)
 800e294:	4013      	ands	r3, r2
 800e296:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800e298:	68fb      	ldr	r3, [r7, #12]
 800e29a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e29e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800e2a0:	683b      	ldr	r3, [r7, #0]
 800e2a2:	681b      	ldr	r3, [r3, #0]
 800e2a4:	021b      	lsls	r3, r3, #8
 800e2a6:	68fa      	ldr	r2, [r7, #12]
 800e2a8:	4313      	orrs	r3, r2
 800e2aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800e2ac:	697b      	ldr	r3, [r7, #20]
 800e2ae:	f023 0320 	bic.w	r3, r3, #32
 800e2b2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800e2b4:	683b      	ldr	r3, [r7, #0]
 800e2b6:	689b      	ldr	r3, [r3, #8]
 800e2b8:	011b      	lsls	r3, r3, #4
 800e2ba:	697a      	ldr	r2, [r7, #20]
 800e2bc:	4313      	orrs	r3, r2
 800e2be:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800e2c0:	687b      	ldr	r3, [r7, #4]
 800e2c2:	4a29      	ldr	r2, [pc, #164]	@ (800e368 <TIM_OC2_SetConfig+0x100>)
 800e2c4:	4293      	cmp	r3, r2
 800e2c6:	d003      	beq.n	800e2d0 <TIM_OC2_SetConfig+0x68>
 800e2c8:	687b      	ldr	r3, [r7, #4]
 800e2ca:	4a28      	ldr	r2, [pc, #160]	@ (800e36c <TIM_OC2_SetConfig+0x104>)
 800e2cc:	4293      	cmp	r3, r2
 800e2ce:	d10d      	bne.n	800e2ec <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800e2d0:	697b      	ldr	r3, [r7, #20]
 800e2d2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800e2d6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800e2d8:	683b      	ldr	r3, [r7, #0]
 800e2da:	68db      	ldr	r3, [r3, #12]
 800e2dc:	011b      	lsls	r3, r3, #4
 800e2de:	697a      	ldr	r2, [r7, #20]
 800e2e0:	4313      	orrs	r3, r2
 800e2e2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800e2e4:	697b      	ldr	r3, [r7, #20]
 800e2e6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e2ea:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e2ec:	687b      	ldr	r3, [r7, #4]
 800e2ee:	4a1e      	ldr	r2, [pc, #120]	@ (800e368 <TIM_OC2_SetConfig+0x100>)
 800e2f0:	4293      	cmp	r3, r2
 800e2f2:	d00f      	beq.n	800e314 <TIM_OC2_SetConfig+0xac>
 800e2f4:	687b      	ldr	r3, [r7, #4]
 800e2f6:	4a1d      	ldr	r2, [pc, #116]	@ (800e36c <TIM_OC2_SetConfig+0x104>)
 800e2f8:	4293      	cmp	r3, r2
 800e2fa:	d00b      	beq.n	800e314 <TIM_OC2_SetConfig+0xac>
 800e2fc:	687b      	ldr	r3, [r7, #4]
 800e2fe:	4a1c      	ldr	r2, [pc, #112]	@ (800e370 <TIM_OC2_SetConfig+0x108>)
 800e300:	4293      	cmp	r3, r2
 800e302:	d007      	beq.n	800e314 <TIM_OC2_SetConfig+0xac>
 800e304:	687b      	ldr	r3, [r7, #4]
 800e306:	4a1b      	ldr	r2, [pc, #108]	@ (800e374 <TIM_OC2_SetConfig+0x10c>)
 800e308:	4293      	cmp	r3, r2
 800e30a:	d003      	beq.n	800e314 <TIM_OC2_SetConfig+0xac>
 800e30c:	687b      	ldr	r3, [r7, #4]
 800e30e:	4a1a      	ldr	r2, [pc, #104]	@ (800e378 <TIM_OC2_SetConfig+0x110>)
 800e310:	4293      	cmp	r3, r2
 800e312:	d113      	bne.n	800e33c <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800e314:	693b      	ldr	r3, [r7, #16]
 800e316:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800e31a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800e31c:	693b      	ldr	r3, [r7, #16]
 800e31e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800e322:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800e324:	683b      	ldr	r3, [r7, #0]
 800e326:	695b      	ldr	r3, [r3, #20]
 800e328:	009b      	lsls	r3, r3, #2
 800e32a:	693a      	ldr	r2, [r7, #16]
 800e32c:	4313      	orrs	r3, r2
 800e32e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800e330:	683b      	ldr	r3, [r7, #0]
 800e332:	699b      	ldr	r3, [r3, #24]
 800e334:	009b      	lsls	r3, r3, #2
 800e336:	693a      	ldr	r2, [r7, #16]
 800e338:	4313      	orrs	r3, r2
 800e33a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e33c:	687b      	ldr	r3, [r7, #4]
 800e33e:	693a      	ldr	r2, [r7, #16]
 800e340:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800e342:	687b      	ldr	r3, [r7, #4]
 800e344:	68fa      	ldr	r2, [r7, #12]
 800e346:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800e348:	683b      	ldr	r3, [r7, #0]
 800e34a:	685a      	ldr	r2, [r3, #4]
 800e34c:	687b      	ldr	r3, [r7, #4]
 800e34e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e350:	687b      	ldr	r3, [r7, #4]
 800e352:	697a      	ldr	r2, [r7, #20]
 800e354:	621a      	str	r2, [r3, #32]
}
 800e356:	bf00      	nop
 800e358:	371c      	adds	r7, #28
 800e35a:	46bd      	mov	sp, r7
 800e35c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e360:	4770      	bx	lr
 800e362:	bf00      	nop
 800e364:	feff8fff 	.word	0xfeff8fff
 800e368:	40010000 	.word	0x40010000
 800e36c:	40010400 	.word	0x40010400
 800e370:	40014000 	.word	0x40014000
 800e374:	40014400 	.word	0x40014400
 800e378:	40014800 	.word	0x40014800

0800e37c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800e37c:	b480      	push	{r7}
 800e37e:	b087      	sub	sp, #28
 800e380:	af00      	add	r7, sp, #0
 800e382:	6078      	str	r0, [r7, #4]
 800e384:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e386:	687b      	ldr	r3, [r7, #4]
 800e388:	6a1b      	ldr	r3, [r3, #32]
 800e38a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800e38c:	687b      	ldr	r3, [r7, #4]
 800e38e:	6a1b      	ldr	r3, [r3, #32]
 800e390:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800e394:	687b      	ldr	r3, [r7, #4]
 800e396:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e398:	687b      	ldr	r3, [r7, #4]
 800e39a:	685b      	ldr	r3, [r3, #4]
 800e39c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800e39e:	687b      	ldr	r3, [r7, #4]
 800e3a0:	69db      	ldr	r3, [r3, #28]
 800e3a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800e3a4:	68fa      	ldr	r2, [r7, #12]
 800e3a6:	4b33      	ldr	r3, [pc, #204]	@ (800e474 <TIM_OC3_SetConfig+0xf8>)
 800e3a8:	4013      	ands	r3, r2
 800e3aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800e3ac:	68fb      	ldr	r3, [r7, #12]
 800e3ae:	f023 0303 	bic.w	r3, r3, #3
 800e3b2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800e3b4:	683b      	ldr	r3, [r7, #0]
 800e3b6:	681b      	ldr	r3, [r3, #0]
 800e3b8:	68fa      	ldr	r2, [r7, #12]
 800e3ba:	4313      	orrs	r3, r2
 800e3bc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800e3be:	697b      	ldr	r3, [r7, #20]
 800e3c0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800e3c4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800e3c6:	683b      	ldr	r3, [r7, #0]
 800e3c8:	689b      	ldr	r3, [r3, #8]
 800e3ca:	021b      	lsls	r3, r3, #8
 800e3cc:	697a      	ldr	r2, [r7, #20]
 800e3ce:	4313      	orrs	r3, r2
 800e3d0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800e3d2:	687b      	ldr	r3, [r7, #4]
 800e3d4:	4a28      	ldr	r2, [pc, #160]	@ (800e478 <TIM_OC3_SetConfig+0xfc>)
 800e3d6:	4293      	cmp	r3, r2
 800e3d8:	d003      	beq.n	800e3e2 <TIM_OC3_SetConfig+0x66>
 800e3da:	687b      	ldr	r3, [r7, #4]
 800e3dc:	4a27      	ldr	r2, [pc, #156]	@ (800e47c <TIM_OC3_SetConfig+0x100>)
 800e3de:	4293      	cmp	r3, r2
 800e3e0:	d10d      	bne.n	800e3fe <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800e3e2:	697b      	ldr	r3, [r7, #20]
 800e3e4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800e3e8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800e3ea:	683b      	ldr	r3, [r7, #0]
 800e3ec:	68db      	ldr	r3, [r3, #12]
 800e3ee:	021b      	lsls	r3, r3, #8
 800e3f0:	697a      	ldr	r2, [r7, #20]
 800e3f2:	4313      	orrs	r3, r2
 800e3f4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800e3f6:	697b      	ldr	r3, [r7, #20]
 800e3f8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800e3fc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e3fe:	687b      	ldr	r3, [r7, #4]
 800e400:	4a1d      	ldr	r2, [pc, #116]	@ (800e478 <TIM_OC3_SetConfig+0xfc>)
 800e402:	4293      	cmp	r3, r2
 800e404:	d00f      	beq.n	800e426 <TIM_OC3_SetConfig+0xaa>
 800e406:	687b      	ldr	r3, [r7, #4]
 800e408:	4a1c      	ldr	r2, [pc, #112]	@ (800e47c <TIM_OC3_SetConfig+0x100>)
 800e40a:	4293      	cmp	r3, r2
 800e40c:	d00b      	beq.n	800e426 <TIM_OC3_SetConfig+0xaa>
 800e40e:	687b      	ldr	r3, [r7, #4]
 800e410:	4a1b      	ldr	r2, [pc, #108]	@ (800e480 <TIM_OC3_SetConfig+0x104>)
 800e412:	4293      	cmp	r3, r2
 800e414:	d007      	beq.n	800e426 <TIM_OC3_SetConfig+0xaa>
 800e416:	687b      	ldr	r3, [r7, #4]
 800e418:	4a1a      	ldr	r2, [pc, #104]	@ (800e484 <TIM_OC3_SetConfig+0x108>)
 800e41a:	4293      	cmp	r3, r2
 800e41c:	d003      	beq.n	800e426 <TIM_OC3_SetConfig+0xaa>
 800e41e:	687b      	ldr	r3, [r7, #4]
 800e420:	4a19      	ldr	r2, [pc, #100]	@ (800e488 <TIM_OC3_SetConfig+0x10c>)
 800e422:	4293      	cmp	r3, r2
 800e424:	d113      	bne.n	800e44e <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800e426:	693b      	ldr	r3, [r7, #16]
 800e428:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800e42c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800e42e:	693b      	ldr	r3, [r7, #16]
 800e430:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800e434:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800e436:	683b      	ldr	r3, [r7, #0]
 800e438:	695b      	ldr	r3, [r3, #20]
 800e43a:	011b      	lsls	r3, r3, #4
 800e43c:	693a      	ldr	r2, [r7, #16]
 800e43e:	4313      	orrs	r3, r2
 800e440:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800e442:	683b      	ldr	r3, [r7, #0]
 800e444:	699b      	ldr	r3, [r3, #24]
 800e446:	011b      	lsls	r3, r3, #4
 800e448:	693a      	ldr	r2, [r7, #16]
 800e44a:	4313      	orrs	r3, r2
 800e44c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e44e:	687b      	ldr	r3, [r7, #4]
 800e450:	693a      	ldr	r2, [r7, #16]
 800e452:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800e454:	687b      	ldr	r3, [r7, #4]
 800e456:	68fa      	ldr	r2, [r7, #12]
 800e458:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800e45a:	683b      	ldr	r3, [r7, #0]
 800e45c:	685a      	ldr	r2, [r3, #4]
 800e45e:	687b      	ldr	r3, [r7, #4]
 800e460:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e462:	687b      	ldr	r3, [r7, #4]
 800e464:	697a      	ldr	r2, [r7, #20]
 800e466:	621a      	str	r2, [r3, #32]
}
 800e468:	bf00      	nop
 800e46a:	371c      	adds	r7, #28
 800e46c:	46bd      	mov	sp, r7
 800e46e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e472:	4770      	bx	lr
 800e474:	fffeff8f 	.word	0xfffeff8f
 800e478:	40010000 	.word	0x40010000
 800e47c:	40010400 	.word	0x40010400
 800e480:	40014000 	.word	0x40014000
 800e484:	40014400 	.word	0x40014400
 800e488:	40014800 	.word	0x40014800

0800e48c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800e48c:	b480      	push	{r7}
 800e48e:	b087      	sub	sp, #28
 800e490:	af00      	add	r7, sp, #0
 800e492:	6078      	str	r0, [r7, #4]
 800e494:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e496:	687b      	ldr	r3, [r7, #4]
 800e498:	6a1b      	ldr	r3, [r3, #32]
 800e49a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800e49c:	687b      	ldr	r3, [r7, #4]
 800e49e:	6a1b      	ldr	r3, [r3, #32]
 800e4a0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800e4a4:	687b      	ldr	r3, [r7, #4]
 800e4a6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e4a8:	687b      	ldr	r3, [r7, #4]
 800e4aa:	685b      	ldr	r3, [r3, #4]
 800e4ac:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800e4ae:	687b      	ldr	r3, [r7, #4]
 800e4b0:	69db      	ldr	r3, [r3, #28]
 800e4b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800e4b4:	68fa      	ldr	r2, [r7, #12]
 800e4b6:	4b24      	ldr	r3, [pc, #144]	@ (800e548 <TIM_OC4_SetConfig+0xbc>)
 800e4b8:	4013      	ands	r3, r2
 800e4ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800e4bc:	68fb      	ldr	r3, [r7, #12]
 800e4be:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e4c2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800e4c4:	683b      	ldr	r3, [r7, #0]
 800e4c6:	681b      	ldr	r3, [r3, #0]
 800e4c8:	021b      	lsls	r3, r3, #8
 800e4ca:	68fa      	ldr	r2, [r7, #12]
 800e4cc:	4313      	orrs	r3, r2
 800e4ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800e4d0:	693b      	ldr	r3, [r7, #16]
 800e4d2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800e4d6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800e4d8:	683b      	ldr	r3, [r7, #0]
 800e4da:	689b      	ldr	r3, [r3, #8]
 800e4dc:	031b      	lsls	r3, r3, #12
 800e4de:	693a      	ldr	r2, [r7, #16]
 800e4e0:	4313      	orrs	r3, r2
 800e4e2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e4e4:	687b      	ldr	r3, [r7, #4]
 800e4e6:	4a19      	ldr	r2, [pc, #100]	@ (800e54c <TIM_OC4_SetConfig+0xc0>)
 800e4e8:	4293      	cmp	r3, r2
 800e4ea:	d00f      	beq.n	800e50c <TIM_OC4_SetConfig+0x80>
 800e4ec:	687b      	ldr	r3, [r7, #4]
 800e4ee:	4a18      	ldr	r2, [pc, #96]	@ (800e550 <TIM_OC4_SetConfig+0xc4>)
 800e4f0:	4293      	cmp	r3, r2
 800e4f2:	d00b      	beq.n	800e50c <TIM_OC4_SetConfig+0x80>
 800e4f4:	687b      	ldr	r3, [r7, #4]
 800e4f6:	4a17      	ldr	r2, [pc, #92]	@ (800e554 <TIM_OC4_SetConfig+0xc8>)
 800e4f8:	4293      	cmp	r3, r2
 800e4fa:	d007      	beq.n	800e50c <TIM_OC4_SetConfig+0x80>
 800e4fc:	687b      	ldr	r3, [r7, #4]
 800e4fe:	4a16      	ldr	r2, [pc, #88]	@ (800e558 <TIM_OC4_SetConfig+0xcc>)
 800e500:	4293      	cmp	r3, r2
 800e502:	d003      	beq.n	800e50c <TIM_OC4_SetConfig+0x80>
 800e504:	687b      	ldr	r3, [r7, #4]
 800e506:	4a15      	ldr	r2, [pc, #84]	@ (800e55c <TIM_OC4_SetConfig+0xd0>)
 800e508:	4293      	cmp	r3, r2
 800e50a:	d109      	bne.n	800e520 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800e50c:	697b      	ldr	r3, [r7, #20]
 800e50e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800e512:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800e514:	683b      	ldr	r3, [r7, #0]
 800e516:	695b      	ldr	r3, [r3, #20]
 800e518:	019b      	lsls	r3, r3, #6
 800e51a:	697a      	ldr	r2, [r7, #20]
 800e51c:	4313      	orrs	r3, r2
 800e51e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e520:	687b      	ldr	r3, [r7, #4]
 800e522:	697a      	ldr	r2, [r7, #20]
 800e524:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800e526:	687b      	ldr	r3, [r7, #4]
 800e528:	68fa      	ldr	r2, [r7, #12]
 800e52a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800e52c:	683b      	ldr	r3, [r7, #0]
 800e52e:	685a      	ldr	r2, [r3, #4]
 800e530:	687b      	ldr	r3, [r7, #4]
 800e532:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e534:	687b      	ldr	r3, [r7, #4]
 800e536:	693a      	ldr	r2, [r7, #16]
 800e538:	621a      	str	r2, [r3, #32]
}
 800e53a:	bf00      	nop
 800e53c:	371c      	adds	r7, #28
 800e53e:	46bd      	mov	sp, r7
 800e540:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e544:	4770      	bx	lr
 800e546:	bf00      	nop
 800e548:	feff8fff 	.word	0xfeff8fff
 800e54c:	40010000 	.word	0x40010000
 800e550:	40010400 	.word	0x40010400
 800e554:	40014000 	.word	0x40014000
 800e558:	40014400 	.word	0x40014400
 800e55c:	40014800 	.word	0x40014800

0800e560 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800e560:	b480      	push	{r7}
 800e562:	b087      	sub	sp, #28
 800e564:	af00      	add	r7, sp, #0
 800e566:	6078      	str	r0, [r7, #4]
 800e568:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e56a:	687b      	ldr	r3, [r7, #4]
 800e56c:	6a1b      	ldr	r3, [r3, #32]
 800e56e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800e570:	687b      	ldr	r3, [r7, #4]
 800e572:	6a1b      	ldr	r3, [r3, #32]
 800e574:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800e578:	687b      	ldr	r3, [r7, #4]
 800e57a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e57c:	687b      	ldr	r3, [r7, #4]
 800e57e:	685b      	ldr	r3, [r3, #4]
 800e580:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800e582:	687b      	ldr	r3, [r7, #4]
 800e584:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e586:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800e588:	68fa      	ldr	r2, [r7, #12]
 800e58a:	4b21      	ldr	r3, [pc, #132]	@ (800e610 <TIM_OC5_SetConfig+0xb0>)
 800e58c:	4013      	ands	r3, r2
 800e58e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800e590:	683b      	ldr	r3, [r7, #0]
 800e592:	681b      	ldr	r3, [r3, #0]
 800e594:	68fa      	ldr	r2, [r7, #12]
 800e596:	4313      	orrs	r3, r2
 800e598:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800e59a:	693b      	ldr	r3, [r7, #16]
 800e59c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800e5a0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800e5a2:	683b      	ldr	r3, [r7, #0]
 800e5a4:	689b      	ldr	r3, [r3, #8]
 800e5a6:	041b      	lsls	r3, r3, #16
 800e5a8:	693a      	ldr	r2, [r7, #16]
 800e5aa:	4313      	orrs	r3, r2
 800e5ac:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e5ae:	687b      	ldr	r3, [r7, #4]
 800e5b0:	4a18      	ldr	r2, [pc, #96]	@ (800e614 <TIM_OC5_SetConfig+0xb4>)
 800e5b2:	4293      	cmp	r3, r2
 800e5b4:	d00f      	beq.n	800e5d6 <TIM_OC5_SetConfig+0x76>
 800e5b6:	687b      	ldr	r3, [r7, #4]
 800e5b8:	4a17      	ldr	r2, [pc, #92]	@ (800e618 <TIM_OC5_SetConfig+0xb8>)
 800e5ba:	4293      	cmp	r3, r2
 800e5bc:	d00b      	beq.n	800e5d6 <TIM_OC5_SetConfig+0x76>
 800e5be:	687b      	ldr	r3, [r7, #4]
 800e5c0:	4a16      	ldr	r2, [pc, #88]	@ (800e61c <TIM_OC5_SetConfig+0xbc>)
 800e5c2:	4293      	cmp	r3, r2
 800e5c4:	d007      	beq.n	800e5d6 <TIM_OC5_SetConfig+0x76>
 800e5c6:	687b      	ldr	r3, [r7, #4]
 800e5c8:	4a15      	ldr	r2, [pc, #84]	@ (800e620 <TIM_OC5_SetConfig+0xc0>)
 800e5ca:	4293      	cmp	r3, r2
 800e5cc:	d003      	beq.n	800e5d6 <TIM_OC5_SetConfig+0x76>
 800e5ce:	687b      	ldr	r3, [r7, #4]
 800e5d0:	4a14      	ldr	r2, [pc, #80]	@ (800e624 <TIM_OC5_SetConfig+0xc4>)
 800e5d2:	4293      	cmp	r3, r2
 800e5d4:	d109      	bne.n	800e5ea <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800e5d6:	697b      	ldr	r3, [r7, #20]
 800e5d8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e5dc:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800e5de:	683b      	ldr	r3, [r7, #0]
 800e5e0:	695b      	ldr	r3, [r3, #20]
 800e5e2:	021b      	lsls	r3, r3, #8
 800e5e4:	697a      	ldr	r2, [r7, #20]
 800e5e6:	4313      	orrs	r3, r2
 800e5e8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e5ea:	687b      	ldr	r3, [r7, #4]
 800e5ec:	697a      	ldr	r2, [r7, #20]
 800e5ee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800e5f0:	687b      	ldr	r3, [r7, #4]
 800e5f2:	68fa      	ldr	r2, [r7, #12]
 800e5f4:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800e5f6:	683b      	ldr	r3, [r7, #0]
 800e5f8:	685a      	ldr	r2, [r3, #4]
 800e5fa:	687b      	ldr	r3, [r7, #4]
 800e5fc:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e5fe:	687b      	ldr	r3, [r7, #4]
 800e600:	693a      	ldr	r2, [r7, #16]
 800e602:	621a      	str	r2, [r3, #32]
}
 800e604:	bf00      	nop
 800e606:	371c      	adds	r7, #28
 800e608:	46bd      	mov	sp, r7
 800e60a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e60e:	4770      	bx	lr
 800e610:	fffeff8f 	.word	0xfffeff8f
 800e614:	40010000 	.word	0x40010000
 800e618:	40010400 	.word	0x40010400
 800e61c:	40014000 	.word	0x40014000
 800e620:	40014400 	.word	0x40014400
 800e624:	40014800 	.word	0x40014800

0800e628 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800e628:	b480      	push	{r7}
 800e62a:	b087      	sub	sp, #28
 800e62c:	af00      	add	r7, sp, #0
 800e62e:	6078      	str	r0, [r7, #4]
 800e630:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e632:	687b      	ldr	r3, [r7, #4]
 800e634:	6a1b      	ldr	r3, [r3, #32]
 800e636:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800e638:	687b      	ldr	r3, [r7, #4]
 800e63a:	6a1b      	ldr	r3, [r3, #32]
 800e63c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800e640:	687b      	ldr	r3, [r7, #4]
 800e642:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e644:	687b      	ldr	r3, [r7, #4]
 800e646:	685b      	ldr	r3, [r3, #4]
 800e648:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800e64a:	687b      	ldr	r3, [r7, #4]
 800e64c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e64e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800e650:	68fa      	ldr	r2, [r7, #12]
 800e652:	4b22      	ldr	r3, [pc, #136]	@ (800e6dc <TIM_OC6_SetConfig+0xb4>)
 800e654:	4013      	ands	r3, r2
 800e656:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800e658:	683b      	ldr	r3, [r7, #0]
 800e65a:	681b      	ldr	r3, [r3, #0]
 800e65c:	021b      	lsls	r3, r3, #8
 800e65e:	68fa      	ldr	r2, [r7, #12]
 800e660:	4313      	orrs	r3, r2
 800e662:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800e664:	693b      	ldr	r3, [r7, #16]
 800e666:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800e66a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800e66c:	683b      	ldr	r3, [r7, #0]
 800e66e:	689b      	ldr	r3, [r3, #8]
 800e670:	051b      	lsls	r3, r3, #20
 800e672:	693a      	ldr	r2, [r7, #16]
 800e674:	4313      	orrs	r3, r2
 800e676:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e678:	687b      	ldr	r3, [r7, #4]
 800e67a:	4a19      	ldr	r2, [pc, #100]	@ (800e6e0 <TIM_OC6_SetConfig+0xb8>)
 800e67c:	4293      	cmp	r3, r2
 800e67e:	d00f      	beq.n	800e6a0 <TIM_OC6_SetConfig+0x78>
 800e680:	687b      	ldr	r3, [r7, #4]
 800e682:	4a18      	ldr	r2, [pc, #96]	@ (800e6e4 <TIM_OC6_SetConfig+0xbc>)
 800e684:	4293      	cmp	r3, r2
 800e686:	d00b      	beq.n	800e6a0 <TIM_OC6_SetConfig+0x78>
 800e688:	687b      	ldr	r3, [r7, #4]
 800e68a:	4a17      	ldr	r2, [pc, #92]	@ (800e6e8 <TIM_OC6_SetConfig+0xc0>)
 800e68c:	4293      	cmp	r3, r2
 800e68e:	d007      	beq.n	800e6a0 <TIM_OC6_SetConfig+0x78>
 800e690:	687b      	ldr	r3, [r7, #4]
 800e692:	4a16      	ldr	r2, [pc, #88]	@ (800e6ec <TIM_OC6_SetConfig+0xc4>)
 800e694:	4293      	cmp	r3, r2
 800e696:	d003      	beq.n	800e6a0 <TIM_OC6_SetConfig+0x78>
 800e698:	687b      	ldr	r3, [r7, #4]
 800e69a:	4a15      	ldr	r2, [pc, #84]	@ (800e6f0 <TIM_OC6_SetConfig+0xc8>)
 800e69c:	4293      	cmp	r3, r2
 800e69e:	d109      	bne.n	800e6b4 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800e6a0:	697b      	ldr	r3, [r7, #20]
 800e6a2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800e6a6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800e6a8:	683b      	ldr	r3, [r7, #0]
 800e6aa:	695b      	ldr	r3, [r3, #20]
 800e6ac:	029b      	lsls	r3, r3, #10
 800e6ae:	697a      	ldr	r2, [r7, #20]
 800e6b0:	4313      	orrs	r3, r2
 800e6b2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e6b4:	687b      	ldr	r3, [r7, #4]
 800e6b6:	697a      	ldr	r2, [r7, #20]
 800e6b8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800e6ba:	687b      	ldr	r3, [r7, #4]
 800e6bc:	68fa      	ldr	r2, [r7, #12]
 800e6be:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800e6c0:	683b      	ldr	r3, [r7, #0]
 800e6c2:	685a      	ldr	r2, [r3, #4]
 800e6c4:	687b      	ldr	r3, [r7, #4]
 800e6c6:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e6c8:	687b      	ldr	r3, [r7, #4]
 800e6ca:	693a      	ldr	r2, [r7, #16]
 800e6cc:	621a      	str	r2, [r3, #32]
}
 800e6ce:	bf00      	nop
 800e6d0:	371c      	adds	r7, #28
 800e6d2:	46bd      	mov	sp, r7
 800e6d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6d8:	4770      	bx	lr
 800e6da:	bf00      	nop
 800e6dc:	feff8fff 	.word	0xfeff8fff
 800e6e0:	40010000 	.word	0x40010000
 800e6e4:	40010400 	.word	0x40010400
 800e6e8:	40014000 	.word	0x40014000
 800e6ec:	40014400 	.word	0x40014400
 800e6f0:	40014800 	.word	0x40014800

0800e6f4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800e6f4:	b480      	push	{r7}
 800e6f6:	b087      	sub	sp, #28
 800e6f8:	af00      	add	r7, sp, #0
 800e6fa:	60f8      	str	r0, [r7, #12]
 800e6fc:	60b9      	str	r1, [r7, #8]
 800e6fe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800e700:	68fb      	ldr	r3, [r7, #12]
 800e702:	6a1b      	ldr	r3, [r3, #32]
 800e704:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800e706:	68fb      	ldr	r3, [r7, #12]
 800e708:	6a1b      	ldr	r3, [r3, #32]
 800e70a:	f023 0201 	bic.w	r2, r3, #1
 800e70e:	68fb      	ldr	r3, [r7, #12]
 800e710:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800e712:	68fb      	ldr	r3, [r7, #12]
 800e714:	699b      	ldr	r3, [r3, #24]
 800e716:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800e718:	693b      	ldr	r3, [r7, #16]
 800e71a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800e71e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800e720:	687b      	ldr	r3, [r7, #4]
 800e722:	011b      	lsls	r3, r3, #4
 800e724:	693a      	ldr	r2, [r7, #16]
 800e726:	4313      	orrs	r3, r2
 800e728:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800e72a:	697b      	ldr	r3, [r7, #20]
 800e72c:	f023 030a 	bic.w	r3, r3, #10
 800e730:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800e732:	697a      	ldr	r2, [r7, #20]
 800e734:	68bb      	ldr	r3, [r7, #8]
 800e736:	4313      	orrs	r3, r2
 800e738:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800e73a:	68fb      	ldr	r3, [r7, #12]
 800e73c:	693a      	ldr	r2, [r7, #16]
 800e73e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800e740:	68fb      	ldr	r3, [r7, #12]
 800e742:	697a      	ldr	r2, [r7, #20]
 800e744:	621a      	str	r2, [r3, #32]
}
 800e746:	bf00      	nop
 800e748:	371c      	adds	r7, #28
 800e74a:	46bd      	mov	sp, r7
 800e74c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e750:	4770      	bx	lr

0800e752 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800e752:	b480      	push	{r7}
 800e754:	b087      	sub	sp, #28
 800e756:	af00      	add	r7, sp, #0
 800e758:	60f8      	str	r0, [r7, #12]
 800e75a:	60b9      	str	r1, [r7, #8]
 800e75c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800e75e:	68fb      	ldr	r3, [r7, #12]
 800e760:	6a1b      	ldr	r3, [r3, #32]
 800e762:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800e764:	68fb      	ldr	r3, [r7, #12]
 800e766:	6a1b      	ldr	r3, [r3, #32]
 800e768:	f023 0210 	bic.w	r2, r3, #16
 800e76c:	68fb      	ldr	r3, [r7, #12]
 800e76e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800e770:	68fb      	ldr	r3, [r7, #12]
 800e772:	699b      	ldr	r3, [r3, #24]
 800e774:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800e776:	693b      	ldr	r3, [r7, #16]
 800e778:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800e77c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800e77e:	687b      	ldr	r3, [r7, #4]
 800e780:	031b      	lsls	r3, r3, #12
 800e782:	693a      	ldr	r2, [r7, #16]
 800e784:	4313      	orrs	r3, r2
 800e786:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800e788:	697b      	ldr	r3, [r7, #20]
 800e78a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800e78e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800e790:	68bb      	ldr	r3, [r7, #8]
 800e792:	011b      	lsls	r3, r3, #4
 800e794:	697a      	ldr	r2, [r7, #20]
 800e796:	4313      	orrs	r3, r2
 800e798:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800e79a:	68fb      	ldr	r3, [r7, #12]
 800e79c:	693a      	ldr	r2, [r7, #16]
 800e79e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800e7a0:	68fb      	ldr	r3, [r7, #12]
 800e7a2:	697a      	ldr	r2, [r7, #20]
 800e7a4:	621a      	str	r2, [r3, #32]
}
 800e7a6:	bf00      	nop
 800e7a8:	371c      	adds	r7, #28
 800e7aa:	46bd      	mov	sp, r7
 800e7ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7b0:	4770      	bx	lr
	...

0800e7b4 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800e7b4:	b480      	push	{r7}
 800e7b6:	b085      	sub	sp, #20
 800e7b8:	af00      	add	r7, sp, #0
 800e7ba:	6078      	str	r0, [r7, #4]
 800e7bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800e7be:	687b      	ldr	r3, [r7, #4]
 800e7c0:	689b      	ldr	r3, [r3, #8]
 800e7c2:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800e7c4:	68fa      	ldr	r2, [r7, #12]
 800e7c6:	4b09      	ldr	r3, [pc, #36]	@ (800e7ec <TIM_ITRx_SetConfig+0x38>)
 800e7c8:	4013      	ands	r3, r2
 800e7ca:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800e7cc:	683a      	ldr	r2, [r7, #0]
 800e7ce:	68fb      	ldr	r3, [r7, #12]
 800e7d0:	4313      	orrs	r3, r2
 800e7d2:	f043 0307 	orr.w	r3, r3, #7
 800e7d6:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800e7d8:	687b      	ldr	r3, [r7, #4]
 800e7da:	68fa      	ldr	r2, [r7, #12]
 800e7dc:	609a      	str	r2, [r3, #8]
}
 800e7de:	bf00      	nop
 800e7e0:	3714      	adds	r7, #20
 800e7e2:	46bd      	mov	sp, r7
 800e7e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7e8:	4770      	bx	lr
 800e7ea:	bf00      	nop
 800e7ec:	ffcfff8f 	.word	0xffcfff8f

0800e7f0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800e7f0:	b480      	push	{r7}
 800e7f2:	b087      	sub	sp, #28
 800e7f4:	af00      	add	r7, sp, #0
 800e7f6:	60f8      	str	r0, [r7, #12]
 800e7f8:	60b9      	str	r1, [r7, #8]
 800e7fa:	607a      	str	r2, [r7, #4]
 800e7fc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800e7fe:	68fb      	ldr	r3, [r7, #12]
 800e800:	689b      	ldr	r3, [r3, #8]
 800e802:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800e804:	697b      	ldr	r3, [r7, #20]
 800e806:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800e80a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800e80c:	683b      	ldr	r3, [r7, #0]
 800e80e:	021a      	lsls	r2, r3, #8
 800e810:	687b      	ldr	r3, [r7, #4]
 800e812:	431a      	orrs	r2, r3
 800e814:	68bb      	ldr	r3, [r7, #8]
 800e816:	4313      	orrs	r3, r2
 800e818:	697a      	ldr	r2, [r7, #20]
 800e81a:	4313      	orrs	r3, r2
 800e81c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800e81e:	68fb      	ldr	r3, [r7, #12]
 800e820:	697a      	ldr	r2, [r7, #20]
 800e822:	609a      	str	r2, [r3, #8]
}
 800e824:	bf00      	nop
 800e826:	371c      	adds	r7, #28
 800e828:	46bd      	mov	sp, r7
 800e82a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e82e:	4770      	bx	lr

0800e830 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800e830:	b480      	push	{r7}
 800e832:	b085      	sub	sp, #20
 800e834:	af00      	add	r7, sp, #0
 800e836:	6078      	str	r0, [r7, #4]
 800e838:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800e83a:	687b      	ldr	r3, [r7, #4]
 800e83c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800e840:	2b01      	cmp	r3, #1
 800e842:	d101      	bne.n	800e848 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800e844:	2302      	movs	r3, #2
 800e846:	e077      	b.n	800e938 <HAL_TIMEx_MasterConfigSynchronization+0x108>
 800e848:	687b      	ldr	r3, [r7, #4]
 800e84a:	2201      	movs	r2, #1
 800e84c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e850:	687b      	ldr	r3, [r7, #4]
 800e852:	2202      	movs	r2, #2
 800e854:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800e858:	687b      	ldr	r3, [r7, #4]
 800e85a:	681b      	ldr	r3, [r3, #0]
 800e85c:	685b      	ldr	r3, [r3, #4]
 800e85e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800e860:	687b      	ldr	r3, [r7, #4]
 800e862:	681b      	ldr	r3, [r3, #0]
 800e864:	689b      	ldr	r3, [r3, #8]
 800e866:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800e868:	687b      	ldr	r3, [r7, #4]
 800e86a:	681b      	ldr	r3, [r3, #0]
 800e86c:	4a35      	ldr	r2, [pc, #212]	@ (800e944 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800e86e:	4293      	cmp	r3, r2
 800e870:	d004      	beq.n	800e87c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800e872:	687b      	ldr	r3, [r7, #4]
 800e874:	681b      	ldr	r3, [r3, #0]
 800e876:	4a34      	ldr	r2, [pc, #208]	@ (800e948 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800e878:	4293      	cmp	r3, r2
 800e87a:	d108      	bne.n	800e88e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800e87c:	68fb      	ldr	r3, [r7, #12]
 800e87e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800e882:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800e884:	683b      	ldr	r3, [r7, #0]
 800e886:	685b      	ldr	r3, [r3, #4]
 800e888:	68fa      	ldr	r2, [r7, #12]
 800e88a:	4313      	orrs	r3, r2
 800e88c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800e88e:	68fb      	ldr	r3, [r7, #12]
 800e890:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e894:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800e896:	683b      	ldr	r3, [r7, #0]
 800e898:	681b      	ldr	r3, [r3, #0]
 800e89a:	68fa      	ldr	r2, [r7, #12]
 800e89c:	4313      	orrs	r3, r2
 800e89e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800e8a0:	687b      	ldr	r3, [r7, #4]
 800e8a2:	681b      	ldr	r3, [r3, #0]
 800e8a4:	68fa      	ldr	r2, [r7, #12]
 800e8a6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e8a8:	687b      	ldr	r3, [r7, #4]
 800e8aa:	681b      	ldr	r3, [r3, #0]
 800e8ac:	4a25      	ldr	r2, [pc, #148]	@ (800e944 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800e8ae:	4293      	cmp	r3, r2
 800e8b0:	d02c      	beq.n	800e90c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800e8b2:	687b      	ldr	r3, [r7, #4]
 800e8b4:	681b      	ldr	r3, [r3, #0]
 800e8b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e8ba:	d027      	beq.n	800e90c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800e8bc:	687b      	ldr	r3, [r7, #4]
 800e8be:	681b      	ldr	r3, [r3, #0]
 800e8c0:	4a22      	ldr	r2, [pc, #136]	@ (800e94c <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800e8c2:	4293      	cmp	r3, r2
 800e8c4:	d022      	beq.n	800e90c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800e8c6:	687b      	ldr	r3, [r7, #4]
 800e8c8:	681b      	ldr	r3, [r3, #0]
 800e8ca:	4a21      	ldr	r2, [pc, #132]	@ (800e950 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800e8cc:	4293      	cmp	r3, r2
 800e8ce:	d01d      	beq.n	800e90c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800e8d0:	687b      	ldr	r3, [r7, #4]
 800e8d2:	681b      	ldr	r3, [r3, #0]
 800e8d4:	4a1f      	ldr	r2, [pc, #124]	@ (800e954 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800e8d6:	4293      	cmp	r3, r2
 800e8d8:	d018      	beq.n	800e90c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800e8da:	687b      	ldr	r3, [r7, #4]
 800e8dc:	681b      	ldr	r3, [r3, #0]
 800e8de:	4a1a      	ldr	r2, [pc, #104]	@ (800e948 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800e8e0:	4293      	cmp	r3, r2
 800e8e2:	d013      	beq.n	800e90c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800e8e4:	687b      	ldr	r3, [r7, #4]
 800e8e6:	681b      	ldr	r3, [r3, #0]
 800e8e8:	4a1b      	ldr	r2, [pc, #108]	@ (800e958 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800e8ea:	4293      	cmp	r3, r2
 800e8ec:	d00e      	beq.n	800e90c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800e8ee:	687b      	ldr	r3, [r7, #4]
 800e8f0:	681b      	ldr	r3, [r3, #0]
 800e8f2:	4a1a      	ldr	r2, [pc, #104]	@ (800e95c <HAL_TIMEx_MasterConfigSynchronization+0x12c>)
 800e8f4:	4293      	cmp	r3, r2
 800e8f6:	d009      	beq.n	800e90c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800e8f8:	687b      	ldr	r3, [r7, #4]
 800e8fa:	681b      	ldr	r3, [r3, #0]
 800e8fc:	4a18      	ldr	r2, [pc, #96]	@ (800e960 <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 800e8fe:	4293      	cmp	r3, r2
 800e900:	d004      	beq.n	800e90c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800e902:	687b      	ldr	r3, [r7, #4]
 800e904:	681b      	ldr	r3, [r3, #0]
 800e906:	4a17      	ldr	r2, [pc, #92]	@ (800e964 <HAL_TIMEx_MasterConfigSynchronization+0x134>)
 800e908:	4293      	cmp	r3, r2
 800e90a:	d10c      	bne.n	800e926 <HAL_TIMEx_MasterConfigSynchronization+0xf6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800e90c:	68bb      	ldr	r3, [r7, #8]
 800e90e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800e912:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800e914:	683b      	ldr	r3, [r7, #0]
 800e916:	689b      	ldr	r3, [r3, #8]
 800e918:	68ba      	ldr	r2, [r7, #8]
 800e91a:	4313      	orrs	r3, r2
 800e91c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800e91e:	687b      	ldr	r3, [r7, #4]
 800e920:	681b      	ldr	r3, [r3, #0]
 800e922:	68ba      	ldr	r2, [r7, #8]
 800e924:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800e926:	687b      	ldr	r3, [r7, #4]
 800e928:	2201      	movs	r2, #1
 800e92a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800e92e:	687b      	ldr	r3, [r7, #4]
 800e930:	2200      	movs	r2, #0
 800e932:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800e936:	2300      	movs	r3, #0
}
 800e938:	4618      	mov	r0, r3
 800e93a:	3714      	adds	r7, #20
 800e93c:	46bd      	mov	sp, r7
 800e93e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e942:	4770      	bx	lr
 800e944:	40010000 	.word	0x40010000
 800e948:	40010400 	.word	0x40010400
 800e94c:	40000400 	.word	0x40000400
 800e950:	40000800 	.word	0x40000800
 800e954:	40000c00 	.word	0x40000c00
 800e958:	40001800 	.word	0x40001800
 800e95c:	40014000 	.word	0x40014000
 800e960:	4000e000 	.word	0x4000e000
 800e964:	4000e400 	.word	0x4000e400

0800e968 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800e968:	b480      	push	{r7}
 800e96a:	b085      	sub	sp, #20
 800e96c:	af00      	add	r7, sp, #0
 800e96e:	6078      	str	r0, [r7, #4]
 800e970:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800e972:	2300      	movs	r3, #0
 800e974:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));
#endif /* TIM_BDTR_BKBID */

  /* Check input state */
  __HAL_LOCK(htim);
 800e976:	687b      	ldr	r3, [r7, #4]
 800e978:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800e97c:	2b01      	cmp	r3, #1
 800e97e:	d101      	bne.n	800e984 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800e980:	2302      	movs	r3, #2
 800e982:	e073      	b.n	800ea6c <HAL_TIMEx_ConfigBreakDeadTime+0x104>
 800e984:	687b      	ldr	r3, [r7, #4]
 800e986:	2201      	movs	r2, #1
 800e988:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800e98c:	68fb      	ldr	r3, [r7, #12]
 800e98e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800e992:	683b      	ldr	r3, [r7, #0]
 800e994:	68db      	ldr	r3, [r3, #12]
 800e996:	4313      	orrs	r3, r2
 800e998:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800e99a:	68fb      	ldr	r3, [r7, #12]
 800e99c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800e9a0:	683b      	ldr	r3, [r7, #0]
 800e9a2:	689b      	ldr	r3, [r3, #8]
 800e9a4:	4313      	orrs	r3, r2
 800e9a6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800e9a8:	68fb      	ldr	r3, [r7, #12]
 800e9aa:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800e9ae:	683b      	ldr	r3, [r7, #0]
 800e9b0:	685b      	ldr	r3, [r3, #4]
 800e9b2:	4313      	orrs	r3, r2
 800e9b4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800e9b6:	68fb      	ldr	r3, [r7, #12]
 800e9b8:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800e9bc:	683b      	ldr	r3, [r7, #0]
 800e9be:	681b      	ldr	r3, [r3, #0]
 800e9c0:	4313      	orrs	r3, r2
 800e9c2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800e9c4:	68fb      	ldr	r3, [r7, #12]
 800e9c6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800e9ca:	683b      	ldr	r3, [r7, #0]
 800e9cc:	691b      	ldr	r3, [r3, #16]
 800e9ce:	4313      	orrs	r3, r2
 800e9d0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800e9d2:	68fb      	ldr	r3, [r7, #12]
 800e9d4:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800e9d8:	683b      	ldr	r3, [r7, #0]
 800e9da:	695b      	ldr	r3, [r3, #20]
 800e9dc:	4313      	orrs	r3, r2
 800e9de:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800e9e0:	68fb      	ldr	r3, [r7, #12]
 800e9e2:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800e9e6:	683b      	ldr	r3, [r7, #0]
 800e9e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e9ea:	4313      	orrs	r3, r2
 800e9ec:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800e9ee:	68fb      	ldr	r3, [r7, #12]
 800e9f0:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800e9f4:	683b      	ldr	r3, [r7, #0]
 800e9f6:	699b      	ldr	r3, [r3, #24]
 800e9f8:	041b      	lsls	r3, r3, #16
 800e9fa:	4313      	orrs	r3, r2
 800e9fc:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800e9fe:	68fb      	ldr	r3, [r7, #12]
 800ea00:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800ea04:	683b      	ldr	r3, [r7, #0]
 800ea06:	69db      	ldr	r3, [r3, #28]
 800ea08:	4313      	orrs	r3, r2
 800ea0a:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKBID */

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800ea0c:	687b      	ldr	r3, [r7, #4]
 800ea0e:	681b      	ldr	r3, [r3, #0]
 800ea10:	4a19      	ldr	r2, [pc, #100]	@ (800ea78 <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 800ea12:	4293      	cmp	r3, r2
 800ea14:	d004      	beq.n	800ea20 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
 800ea16:	687b      	ldr	r3, [r7, #4]
 800ea18:	681b      	ldr	r3, [r3, #0]
 800ea1a:	4a18      	ldr	r2, [pc, #96]	@ (800ea7c <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 800ea1c:	4293      	cmp	r3, r2
 800ea1e:	d11c      	bne.n	800ea5a <HAL_TIMEx_ConfigBreakDeadTime+0xf2>
#if defined(TIM_BDTR_BKBID)
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));
#endif /* TIM_BDTR_BKBID */

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800ea20:	68fb      	ldr	r3, [r7, #12]
 800ea22:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800ea26:	683b      	ldr	r3, [r7, #0]
 800ea28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ea2a:	051b      	lsls	r3, r3, #20
 800ea2c:	4313      	orrs	r3, r2
 800ea2e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800ea30:	68fb      	ldr	r3, [r7, #12]
 800ea32:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800ea36:	683b      	ldr	r3, [r7, #0]
 800ea38:	6a1b      	ldr	r3, [r3, #32]
 800ea3a:	4313      	orrs	r3, r2
 800ea3c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800ea3e:	68fb      	ldr	r3, [r7, #12]
 800ea40:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800ea44:	683b      	ldr	r3, [r7, #0]
 800ea46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ea48:	4313      	orrs	r3, r2
 800ea4a:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800ea4c:	68fb      	ldr	r3, [r7, #12]
 800ea4e:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800ea52:	683b      	ldr	r3, [r7, #0]
 800ea54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ea56:	4313      	orrs	r3, r2
 800ea58:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800ea5a:	687b      	ldr	r3, [r7, #4]
 800ea5c:	681b      	ldr	r3, [r3, #0]
 800ea5e:	68fa      	ldr	r2, [r7, #12]
 800ea60:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800ea62:	687b      	ldr	r3, [r7, #4]
 800ea64:	2200      	movs	r2, #0
 800ea66:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800ea6a:	2300      	movs	r3, #0
}
 800ea6c:	4618      	mov	r0, r3
 800ea6e:	3714      	adds	r7, #20
 800ea70:	46bd      	mov	sp, r7
 800ea72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea76:	4770      	bx	lr
 800ea78:	40010000 	.word	0x40010000
 800ea7c:	40010400 	.word	0x40010400

0800ea80 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800ea80:	b480      	push	{r7}
 800ea82:	b083      	sub	sp, #12
 800ea84:	af00      	add	r7, sp, #0
 800ea86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800ea88:	bf00      	nop
 800ea8a:	370c      	adds	r7, #12
 800ea8c:	46bd      	mov	sp, r7
 800ea8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea92:	4770      	bx	lr

0800ea94 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800ea94:	b480      	push	{r7}
 800ea96:	b083      	sub	sp, #12
 800ea98:	af00      	add	r7, sp, #0
 800ea9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800ea9c:	bf00      	nop
 800ea9e:	370c      	adds	r7, #12
 800eaa0:	46bd      	mov	sp, r7
 800eaa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eaa6:	4770      	bx	lr

0800eaa8 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800eaa8:	b480      	push	{r7}
 800eaaa:	b083      	sub	sp, #12
 800eaac:	af00      	add	r7, sp, #0
 800eaae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800eab0:	bf00      	nop
 800eab2:	370c      	adds	r7, #12
 800eab4:	46bd      	mov	sp, r7
 800eab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eaba:	4770      	bx	lr

0800eabc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800eabc:	b580      	push	{r7, lr}
 800eabe:	b082      	sub	sp, #8
 800eac0:	af00      	add	r7, sp, #0
 800eac2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800eac4:	687b      	ldr	r3, [r7, #4]
 800eac6:	2b00      	cmp	r3, #0
 800eac8:	d101      	bne.n	800eace <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800eaca:	2301      	movs	r3, #1
 800eacc:	e042      	b.n	800eb54 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800eace:	687b      	ldr	r3, [r7, #4]
 800ead0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ead4:	2b00      	cmp	r3, #0
 800ead6:	d106      	bne.n	800eae6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800ead8:	687b      	ldr	r3, [r7, #4]
 800eada:	2200      	movs	r2, #0
 800eadc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800eae0:	6878      	ldr	r0, [r7, #4]
 800eae2:	f7f3 fd3d 	bl	8002560 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800eae6:	687b      	ldr	r3, [r7, #4]
 800eae8:	2224      	movs	r2, #36	@ 0x24
 800eaea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800eaee:	687b      	ldr	r3, [r7, #4]
 800eaf0:	681b      	ldr	r3, [r3, #0]
 800eaf2:	681a      	ldr	r2, [r3, #0]
 800eaf4:	687b      	ldr	r3, [r7, #4]
 800eaf6:	681b      	ldr	r3, [r3, #0]
 800eaf8:	f022 0201 	bic.w	r2, r2, #1
 800eafc:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800eafe:	687b      	ldr	r3, [r7, #4]
 800eb00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800eb02:	2b00      	cmp	r3, #0
 800eb04:	d002      	beq.n	800eb0c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800eb06:	6878      	ldr	r0, [r7, #4]
 800eb08:	f000 ff22 	bl	800f950 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800eb0c:	6878      	ldr	r0, [r7, #4]
 800eb0e:	f000 f8b3 	bl	800ec78 <UART_SetConfig>
 800eb12:	4603      	mov	r3, r0
 800eb14:	2b01      	cmp	r3, #1
 800eb16:	d101      	bne.n	800eb1c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800eb18:	2301      	movs	r3, #1
 800eb1a:	e01b      	b.n	800eb54 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800eb1c:	687b      	ldr	r3, [r7, #4]
 800eb1e:	681b      	ldr	r3, [r3, #0]
 800eb20:	685a      	ldr	r2, [r3, #4]
 800eb22:	687b      	ldr	r3, [r7, #4]
 800eb24:	681b      	ldr	r3, [r3, #0]
 800eb26:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800eb2a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800eb2c:	687b      	ldr	r3, [r7, #4]
 800eb2e:	681b      	ldr	r3, [r3, #0]
 800eb30:	689a      	ldr	r2, [r3, #8]
 800eb32:	687b      	ldr	r3, [r7, #4]
 800eb34:	681b      	ldr	r3, [r3, #0]
 800eb36:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800eb3a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800eb3c:	687b      	ldr	r3, [r7, #4]
 800eb3e:	681b      	ldr	r3, [r3, #0]
 800eb40:	681a      	ldr	r2, [r3, #0]
 800eb42:	687b      	ldr	r3, [r7, #4]
 800eb44:	681b      	ldr	r3, [r3, #0]
 800eb46:	f042 0201 	orr.w	r2, r2, #1
 800eb4a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800eb4c:	6878      	ldr	r0, [r7, #4]
 800eb4e:	f000 ffa1 	bl	800fa94 <UART_CheckIdleState>
 800eb52:	4603      	mov	r3, r0
}
 800eb54:	4618      	mov	r0, r3
 800eb56:	3708      	adds	r7, #8
 800eb58:	46bd      	mov	sp, r7
 800eb5a:	bd80      	pop	{r7, pc}

0800eb5c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800eb5c:	b580      	push	{r7, lr}
 800eb5e:	b08a      	sub	sp, #40	@ 0x28
 800eb60:	af02      	add	r7, sp, #8
 800eb62:	60f8      	str	r0, [r7, #12]
 800eb64:	60b9      	str	r1, [r7, #8]
 800eb66:	603b      	str	r3, [r7, #0]
 800eb68:	4613      	mov	r3, r2
 800eb6a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800eb6c:	68fb      	ldr	r3, [r7, #12]
 800eb6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800eb72:	2b20      	cmp	r3, #32
 800eb74:	d17b      	bne.n	800ec6e <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800eb76:	68bb      	ldr	r3, [r7, #8]
 800eb78:	2b00      	cmp	r3, #0
 800eb7a:	d002      	beq.n	800eb82 <HAL_UART_Transmit+0x26>
 800eb7c:	88fb      	ldrh	r3, [r7, #6]
 800eb7e:	2b00      	cmp	r3, #0
 800eb80:	d101      	bne.n	800eb86 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800eb82:	2301      	movs	r3, #1
 800eb84:	e074      	b.n	800ec70 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800eb86:	68fb      	ldr	r3, [r7, #12]
 800eb88:	2200      	movs	r2, #0
 800eb8a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800eb8e:	68fb      	ldr	r3, [r7, #12]
 800eb90:	2221      	movs	r2, #33	@ 0x21
 800eb92:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800eb96:	f7f3 ff73 	bl	8002a80 <HAL_GetTick>
 800eb9a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800eb9c:	68fb      	ldr	r3, [r7, #12]
 800eb9e:	88fa      	ldrh	r2, [r7, #6]
 800eba0:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800eba4:	68fb      	ldr	r3, [r7, #12]
 800eba6:	88fa      	ldrh	r2, [r7, #6]
 800eba8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ebac:	68fb      	ldr	r3, [r7, #12]
 800ebae:	689b      	ldr	r3, [r3, #8]
 800ebb0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ebb4:	d108      	bne.n	800ebc8 <HAL_UART_Transmit+0x6c>
 800ebb6:	68fb      	ldr	r3, [r7, #12]
 800ebb8:	691b      	ldr	r3, [r3, #16]
 800ebba:	2b00      	cmp	r3, #0
 800ebbc:	d104      	bne.n	800ebc8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800ebbe:	2300      	movs	r3, #0
 800ebc0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800ebc2:	68bb      	ldr	r3, [r7, #8]
 800ebc4:	61bb      	str	r3, [r7, #24]
 800ebc6:	e003      	b.n	800ebd0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800ebc8:	68bb      	ldr	r3, [r7, #8]
 800ebca:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800ebcc:	2300      	movs	r3, #0
 800ebce:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800ebd0:	e030      	b.n	800ec34 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800ebd2:	683b      	ldr	r3, [r7, #0]
 800ebd4:	9300      	str	r3, [sp, #0]
 800ebd6:	697b      	ldr	r3, [r7, #20]
 800ebd8:	2200      	movs	r2, #0
 800ebda:	2180      	movs	r1, #128	@ 0x80
 800ebdc:	68f8      	ldr	r0, [r7, #12]
 800ebde:	f001 f803 	bl	800fbe8 <UART_WaitOnFlagUntilTimeout>
 800ebe2:	4603      	mov	r3, r0
 800ebe4:	2b00      	cmp	r3, #0
 800ebe6:	d005      	beq.n	800ebf4 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800ebe8:	68fb      	ldr	r3, [r7, #12]
 800ebea:	2220      	movs	r2, #32
 800ebec:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800ebf0:	2303      	movs	r3, #3
 800ebf2:	e03d      	b.n	800ec70 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800ebf4:	69fb      	ldr	r3, [r7, #28]
 800ebf6:	2b00      	cmp	r3, #0
 800ebf8:	d10b      	bne.n	800ec12 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800ebfa:	69bb      	ldr	r3, [r7, #24]
 800ebfc:	881b      	ldrh	r3, [r3, #0]
 800ebfe:	461a      	mov	r2, r3
 800ec00:	68fb      	ldr	r3, [r7, #12]
 800ec02:	681b      	ldr	r3, [r3, #0]
 800ec04:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800ec08:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800ec0a:	69bb      	ldr	r3, [r7, #24]
 800ec0c:	3302      	adds	r3, #2
 800ec0e:	61bb      	str	r3, [r7, #24]
 800ec10:	e007      	b.n	800ec22 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800ec12:	69fb      	ldr	r3, [r7, #28]
 800ec14:	781a      	ldrb	r2, [r3, #0]
 800ec16:	68fb      	ldr	r3, [r7, #12]
 800ec18:	681b      	ldr	r3, [r3, #0]
 800ec1a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800ec1c:	69fb      	ldr	r3, [r7, #28]
 800ec1e:	3301      	adds	r3, #1
 800ec20:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800ec22:	68fb      	ldr	r3, [r7, #12]
 800ec24:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800ec28:	b29b      	uxth	r3, r3
 800ec2a:	3b01      	subs	r3, #1
 800ec2c:	b29a      	uxth	r2, r3
 800ec2e:	68fb      	ldr	r3, [r7, #12]
 800ec30:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800ec34:	68fb      	ldr	r3, [r7, #12]
 800ec36:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800ec3a:	b29b      	uxth	r3, r3
 800ec3c:	2b00      	cmp	r3, #0
 800ec3e:	d1c8      	bne.n	800ebd2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800ec40:	683b      	ldr	r3, [r7, #0]
 800ec42:	9300      	str	r3, [sp, #0]
 800ec44:	697b      	ldr	r3, [r7, #20]
 800ec46:	2200      	movs	r2, #0
 800ec48:	2140      	movs	r1, #64	@ 0x40
 800ec4a:	68f8      	ldr	r0, [r7, #12]
 800ec4c:	f000 ffcc 	bl	800fbe8 <UART_WaitOnFlagUntilTimeout>
 800ec50:	4603      	mov	r3, r0
 800ec52:	2b00      	cmp	r3, #0
 800ec54:	d005      	beq.n	800ec62 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800ec56:	68fb      	ldr	r3, [r7, #12]
 800ec58:	2220      	movs	r2, #32
 800ec5a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800ec5e:	2303      	movs	r3, #3
 800ec60:	e006      	b.n	800ec70 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800ec62:	68fb      	ldr	r3, [r7, #12]
 800ec64:	2220      	movs	r2, #32
 800ec66:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800ec6a:	2300      	movs	r3, #0
 800ec6c:	e000      	b.n	800ec70 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800ec6e:	2302      	movs	r3, #2
  }
}
 800ec70:	4618      	mov	r0, r3
 800ec72:	3720      	adds	r7, #32
 800ec74:	46bd      	mov	sp, r7
 800ec76:	bd80      	pop	{r7, pc}

0800ec78 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800ec78:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800ec7c:	b092      	sub	sp, #72	@ 0x48
 800ec7e:	af00      	add	r7, sp, #0
 800ec80:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800ec82:	2300      	movs	r3, #0
 800ec84:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800ec88:	697b      	ldr	r3, [r7, #20]
 800ec8a:	689a      	ldr	r2, [r3, #8]
 800ec8c:	697b      	ldr	r3, [r7, #20]
 800ec8e:	691b      	ldr	r3, [r3, #16]
 800ec90:	431a      	orrs	r2, r3
 800ec92:	697b      	ldr	r3, [r7, #20]
 800ec94:	695b      	ldr	r3, [r3, #20]
 800ec96:	431a      	orrs	r2, r3
 800ec98:	697b      	ldr	r3, [r7, #20]
 800ec9a:	69db      	ldr	r3, [r3, #28]
 800ec9c:	4313      	orrs	r3, r2
 800ec9e:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800eca0:	697b      	ldr	r3, [r7, #20]
 800eca2:	681b      	ldr	r3, [r3, #0]
 800eca4:	681a      	ldr	r2, [r3, #0]
 800eca6:	4bbe      	ldr	r3, [pc, #760]	@ (800efa0 <UART_SetConfig+0x328>)
 800eca8:	4013      	ands	r3, r2
 800ecaa:	697a      	ldr	r2, [r7, #20]
 800ecac:	6812      	ldr	r2, [r2, #0]
 800ecae:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800ecb0:	430b      	orrs	r3, r1
 800ecb2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ecb4:	697b      	ldr	r3, [r7, #20]
 800ecb6:	681b      	ldr	r3, [r3, #0]
 800ecb8:	685b      	ldr	r3, [r3, #4]
 800ecba:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800ecbe:	697b      	ldr	r3, [r7, #20]
 800ecc0:	68da      	ldr	r2, [r3, #12]
 800ecc2:	697b      	ldr	r3, [r7, #20]
 800ecc4:	681b      	ldr	r3, [r3, #0]
 800ecc6:	430a      	orrs	r2, r1
 800ecc8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800ecca:	697b      	ldr	r3, [r7, #20]
 800eccc:	699b      	ldr	r3, [r3, #24]
 800ecce:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800ecd0:	697b      	ldr	r3, [r7, #20]
 800ecd2:	681b      	ldr	r3, [r3, #0]
 800ecd4:	4ab3      	ldr	r2, [pc, #716]	@ (800efa4 <UART_SetConfig+0x32c>)
 800ecd6:	4293      	cmp	r3, r2
 800ecd8:	d004      	beq.n	800ece4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800ecda:	697b      	ldr	r3, [r7, #20]
 800ecdc:	6a1b      	ldr	r3, [r3, #32]
 800ecde:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ece0:	4313      	orrs	r3, r2
 800ece2:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800ece4:	697b      	ldr	r3, [r7, #20]
 800ece6:	681b      	ldr	r3, [r3, #0]
 800ece8:	689a      	ldr	r2, [r3, #8]
 800ecea:	4baf      	ldr	r3, [pc, #700]	@ (800efa8 <UART_SetConfig+0x330>)
 800ecec:	4013      	ands	r3, r2
 800ecee:	697a      	ldr	r2, [r7, #20]
 800ecf0:	6812      	ldr	r2, [r2, #0]
 800ecf2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800ecf4:	430b      	orrs	r3, r1
 800ecf6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800ecf8:	697b      	ldr	r3, [r7, #20]
 800ecfa:	681b      	ldr	r3, [r3, #0]
 800ecfc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ecfe:	f023 010f 	bic.w	r1, r3, #15
 800ed02:	697b      	ldr	r3, [r7, #20]
 800ed04:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800ed06:	697b      	ldr	r3, [r7, #20]
 800ed08:	681b      	ldr	r3, [r3, #0]
 800ed0a:	430a      	orrs	r2, r1
 800ed0c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800ed0e:	697b      	ldr	r3, [r7, #20]
 800ed10:	681b      	ldr	r3, [r3, #0]
 800ed12:	4aa6      	ldr	r2, [pc, #664]	@ (800efac <UART_SetConfig+0x334>)
 800ed14:	4293      	cmp	r3, r2
 800ed16:	d177      	bne.n	800ee08 <UART_SetConfig+0x190>
 800ed18:	4ba5      	ldr	r3, [pc, #660]	@ (800efb0 <UART_SetConfig+0x338>)
 800ed1a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ed1c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800ed20:	2b28      	cmp	r3, #40	@ 0x28
 800ed22:	d86d      	bhi.n	800ee00 <UART_SetConfig+0x188>
 800ed24:	a201      	add	r2, pc, #4	@ (adr r2, 800ed2c <UART_SetConfig+0xb4>)
 800ed26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ed2a:	bf00      	nop
 800ed2c:	0800edd1 	.word	0x0800edd1
 800ed30:	0800ee01 	.word	0x0800ee01
 800ed34:	0800ee01 	.word	0x0800ee01
 800ed38:	0800ee01 	.word	0x0800ee01
 800ed3c:	0800ee01 	.word	0x0800ee01
 800ed40:	0800ee01 	.word	0x0800ee01
 800ed44:	0800ee01 	.word	0x0800ee01
 800ed48:	0800ee01 	.word	0x0800ee01
 800ed4c:	0800edd9 	.word	0x0800edd9
 800ed50:	0800ee01 	.word	0x0800ee01
 800ed54:	0800ee01 	.word	0x0800ee01
 800ed58:	0800ee01 	.word	0x0800ee01
 800ed5c:	0800ee01 	.word	0x0800ee01
 800ed60:	0800ee01 	.word	0x0800ee01
 800ed64:	0800ee01 	.word	0x0800ee01
 800ed68:	0800ee01 	.word	0x0800ee01
 800ed6c:	0800ede1 	.word	0x0800ede1
 800ed70:	0800ee01 	.word	0x0800ee01
 800ed74:	0800ee01 	.word	0x0800ee01
 800ed78:	0800ee01 	.word	0x0800ee01
 800ed7c:	0800ee01 	.word	0x0800ee01
 800ed80:	0800ee01 	.word	0x0800ee01
 800ed84:	0800ee01 	.word	0x0800ee01
 800ed88:	0800ee01 	.word	0x0800ee01
 800ed8c:	0800ede9 	.word	0x0800ede9
 800ed90:	0800ee01 	.word	0x0800ee01
 800ed94:	0800ee01 	.word	0x0800ee01
 800ed98:	0800ee01 	.word	0x0800ee01
 800ed9c:	0800ee01 	.word	0x0800ee01
 800eda0:	0800ee01 	.word	0x0800ee01
 800eda4:	0800ee01 	.word	0x0800ee01
 800eda8:	0800ee01 	.word	0x0800ee01
 800edac:	0800edf1 	.word	0x0800edf1
 800edb0:	0800ee01 	.word	0x0800ee01
 800edb4:	0800ee01 	.word	0x0800ee01
 800edb8:	0800ee01 	.word	0x0800ee01
 800edbc:	0800ee01 	.word	0x0800ee01
 800edc0:	0800ee01 	.word	0x0800ee01
 800edc4:	0800ee01 	.word	0x0800ee01
 800edc8:	0800ee01 	.word	0x0800ee01
 800edcc:	0800edf9 	.word	0x0800edf9
 800edd0:	2301      	movs	r3, #1
 800edd2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800edd6:	e326      	b.n	800f426 <UART_SetConfig+0x7ae>
 800edd8:	2304      	movs	r3, #4
 800edda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800edde:	e322      	b.n	800f426 <UART_SetConfig+0x7ae>
 800ede0:	2308      	movs	r3, #8
 800ede2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ede6:	e31e      	b.n	800f426 <UART_SetConfig+0x7ae>
 800ede8:	2310      	movs	r3, #16
 800edea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800edee:	e31a      	b.n	800f426 <UART_SetConfig+0x7ae>
 800edf0:	2320      	movs	r3, #32
 800edf2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800edf6:	e316      	b.n	800f426 <UART_SetConfig+0x7ae>
 800edf8:	2340      	movs	r3, #64	@ 0x40
 800edfa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800edfe:	e312      	b.n	800f426 <UART_SetConfig+0x7ae>
 800ee00:	2380      	movs	r3, #128	@ 0x80
 800ee02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ee06:	e30e      	b.n	800f426 <UART_SetConfig+0x7ae>
 800ee08:	697b      	ldr	r3, [r7, #20]
 800ee0a:	681b      	ldr	r3, [r3, #0]
 800ee0c:	4a69      	ldr	r2, [pc, #420]	@ (800efb4 <UART_SetConfig+0x33c>)
 800ee0e:	4293      	cmp	r3, r2
 800ee10:	d130      	bne.n	800ee74 <UART_SetConfig+0x1fc>
 800ee12:	4b67      	ldr	r3, [pc, #412]	@ (800efb0 <UART_SetConfig+0x338>)
 800ee14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ee16:	f003 0307 	and.w	r3, r3, #7
 800ee1a:	2b05      	cmp	r3, #5
 800ee1c:	d826      	bhi.n	800ee6c <UART_SetConfig+0x1f4>
 800ee1e:	a201      	add	r2, pc, #4	@ (adr r2, 800ee24 <UART_SetConfig+0x1ac>)
 800ee20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ee24:	0800ee3d 	.word	0x0800ee3d
 800ee28:	0800ee45 	.word	0x0800ee45
 800ee2c:	0800ee4d 	.word	0x0800ee4d
 800ee30:	0800ee55 	.word	0x0800ee55
 800ee34:	0800ee5d 	.word	0x0800ee5d
 800ee38:	0800ee65 	.word	0x0800ee65
 800ee3c:	2300      	movs	r3, #0
 800ee3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ee42:	e2f0      	b.n	800f426 <UART_SetConfig+0x7ae>
 800ee44:	2304      	movs	r3, #4
 800ee46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ee4a:	e2ec      	b.n	800f426 <UART_SetConfig+0x7ae>
 800ee4c:	2308      	movs	r3, #8
 800ee4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ee52:	e2e8      	b.n	800f426 <UART_SetConfig+0x7ae>
 800ee54:	2310      	movs	r3, #16
 800ee56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ee5a:	e2e4      	b.n	800f426 <UART_SetConfig+0x7ae>
 800ee5c:	2320      	movs	r3, #32
 800ee5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ee62:	e2e0      	b.n	800f426 <UART_SetConfig+0x7ae>
 800ee64:	2340      	movs	r3, #64	@ 0x40
 800ee66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ee6a:	e2dc      	b.n	800f426 <UART_SetConfig+0x7ae>
 800ee6c:	2380      	movs	r3, #128	@ 0x80
 800ee6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ee72:	e2d8      	b.n	800f426 <UART_SetConfig+0x7ae>
 800ee74:	697b      	ldr	r3, [r7, #20]
 800ee76:	681b      	ldr	r3, [r3, #0]
 800ee78:	4a4f      	ldr	r2, [pc, #316]	@ (800efb8 <UART_SetConfig+0x340>)
 800ee7a:	4293      	cmp	r3, r2
 800ee7c:	d130      	bne.n	800eee0 <UART_SetConfig+0x268>
 800ee7e:	4b4c      	ldr	r3, [pc, #304]	@ (800efb0 <UART_SetConfig+0x338>)
 800ee80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ee82:	f003 0307 	and.w	r3, r3, #7
 800ee86:	2b05      	cmp	r3, #5
 800ee88:	d826      	bhi.n	800eed8 <UART_SetConfig+0x260>
 800ee8a:	a201      	add	r2, pc, #4	@ (adr r2, 800ee90 <UART_SetConfig+0x218>)
 800ee8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ee90:	0800eea9 	.word	0x0800eea9
 800ee94:	0800eeb1 	.word	0x0800eeb1
 800ee98:	0800eeb9 	.word	0x0800eeb9
 800ee9c:	0800eec1 	.word	0x0800eec1
 800eea0:	0800eec9 	.word	0x0800eec9
 800eea4:	0800eed1 	.word	0x0800eed1
 800eea8:	2300      	movs	r3, #0
 800eeaa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eeae:	e2ba      	b.n	800f426 <UART_SetConfig+0x7ae>
 800eeb0:	2304      	movs	r3, #4
 800eeb2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eeb6:	e2b6      	b.n	800f426 <UART_SetConfig+0x7ae>
 800eeb8:	2308      	movs	r3, #8
 800eeba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eebe:	e2b2      	b.n	800f426 <UART_SetConfig+0x7ae>
 800eec0:	2310      	movs	r3, #16
 800eec2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eec6:	e2ae      	b.n	800f426 <UART_SetConfig+0x7ae>
 800eec8:	2320      	movs	r3, #32
 800eeca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eece:	e2aa      	b.n	800f426 <UART_SetConfig+0x7ae>
 800eed0:	2340      	movs	r3, #64	@ 0x40
 800eed2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eed6:	e2a6      	b.n	800f426 <UART_SetConfig+0x7ae>
 800eed8:	2380      	movs	r3, #128	@ 0x80
 800eeda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eede:	e2a2      	b.n	800f426 <UART_SetConfig+0x7ae>
 800eee0:	697b      	ldr	r3, [r7, #20]
 800eee2:	681b      	ldr	r3, [r3, #0]
 800eee4:	4a35      	ldr	r2, [pc, #212]	@ (800efbc <UART_SetConfig+0x344>)
 800eee6:	4293      	cmp	r3, r2
 800eee8:	d130      	bne.n	800ef4c <UART_SetConfig+0x2d4>
 800eeea:	4b31      	ldr	r3, [pc, #196]	@ (800efb0 <UART_SetConfig+0x338>)
 800eeec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800eeee:	f003 0307 	and.w	r3, r3, #7
 800eef2:	2b05      	cmp	r3, #5
 800eef4:	d826      	bhi.n	800ef44 <UART_SetConfig+0x2cc>
 800eef6:	a201      	add	r2, pc, #4	@ (adr r2, 800eefc <UART_SetConfig+0x284>)
 800eef8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eefc:	0800ef15 	.word	0x0800ef15
 800ef00:	0800ef1d 	.word	0x0800ef1d
 800ef04:	0800ef25 	.word	0x0800ef25
 800ef08:	0800ef2d 	.word	0x0800ef2d
 800ef0c:	0800ef35 	.word	0x0800ef35
 800ef10:	0800ef3d 	.word	0x0800ef3d
 800ef14:	2300      	movs	r3, #0
 800ef16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ef1a:	e284      	b.n	800f426 <UART_SetConfig+0x7ae>
 800ef1c:	2304      	movs	r3, #4
 800ef1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ef22:	e280      	b.n	800f426 <UART_SetConfig+0x7ae>
 800ef24:	2308      	movs	r3, #8
 800ef26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ef2a:	e27c      	b.n	800f426 <UART_SetConfig+0x7ae>
 800ef2c:	2310      	movs	r3, #16
 800ef2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ef32:	e278      	b.n	800f426 <UART_SetConfig+0x7ae>
 800ef34:	2320      	movs	r3, #32
 800ef36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ef3a:	e274      	b.n	800f426 <UART_SetConfig+0x7ae>
 800ef3c:	2340      	movs	r3, #64	@ 0x40
 800ef3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ef42:	e270      	b.n	800f426 <UART_SetConfig+0x7ae>
 800ef44:	2380      	movs	r3, #128	@ 0x80
 800ef46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ef4a:	e26c      	b.n	800f426 <UART_SetConfig+0x7ae>
 800ef4c:	697b      	ldr	r3, [r7, #20]
 800ef4e:	681b      	ldr	r3, [r3, #0]
 800ef50:	4a1b      	ldr	r2, [pc, #108]	@ (800efc0 <UART_SetConfig+0x348>)
 800ef52:	4293      	cmp	r3, r2
 800ef54:	d142      	bne.n	800efdc <UART_SetConfig+0x364>
 800ef56:	4b16      	ldr	r3, [pc, #88]	@ (800efb0 <UART_SetConfig+0x338>)
 800ef58:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ef5a:	f003 0307 	and.w	r3, r3, #7
 800ef5e:	2b05      	cmp	r3, #5
 800ef60:	d838      	bhi.n	800efd4 <UART_SetConfig+0x35c>
 800ef62:	a201      	add	r2, pc, #4	@ (adr r2, 800ef68 <UART_SetConfig+0x2f0>)
 800ef64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ef68:	0800ef81 	.word	0x0800ef81
 800ef6c:	0800ef89 	.word	0x0800ef89
 800ef70:	0800ef91 	.word	0x0800ef91
 800ef74:	0800ef99 	.word	0x0800ef99
 800ef78:	0800efc5 	.word	0x0800efc5
 800ef7c:	0800efcd 	.word	0x0800efcd
 800ef80:	2300      	movs	r3, #0
 800ef82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ef86:	e24e      	b.n	800f426 <UART_SetConfig+0x7ae>
 800ef88:	2304      	movs	r3, #4
 800ef8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ef8e:	e24a      	b.n	800f426 <UART_SetConfig+0x7ae>
 800ef90:	2308      	movs	r3, #8
 800ef92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ef96:	e246      	b.n	800f426 <UART_SetConfig+0x7ae>
 800ef98:	2310      	movs	r3, #16
 800ef9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ef9e:	e242      	b.n	800f426 <UART_SetConfig+0x7ae>
 800efa0:	cfff69f3 	.word	0xcfff69f3
 800efa4:	58000c00 	.word	0x58000c00
 800efa8:	11fff4ff 	.word	0x11fff4ff
 800efac:	40011000 	.word	0x40011000
 800efb0:	58024400 	.word	0x58024400
 800efb4:	40004400 	.word	0x40004400
 800efb8:	40004800 	.word	0x40004800
 800efbc:	40004c00 	.word	0x40004c00
 800efc0:	40005000 	.word	0x40005000
 800efc4:	2320      	movs	r3, #32
 800efc6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800efca:	e22c      	b.n	800f426 <UART_SetConfig+0x7ae>
 800efcc:	2340      	movs	r3, #64	@ 0x40
 800efce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800efd2:	e228      	b.n	800f426 <UART_SetConfig+0x7ae>
 800efd4:	2380      	movs	r3, #128	@ 0x80
 800efd6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800efda:	e224      	b.n	800f426 <UART_SetConfig+0x7ae>
 800efdc:	697b      	ldr	r3, [r7, #20]
 800efde:	681b      	ldr	r3, [r3, #0]
 800efe0:	4ab1      	ldr	r2, [pc, #708]	@ (800f2a8 <UART_SetConfig+0x630>)
 800efe2:	4293      	cmp	r3, r2
 800efe4:	d176      	bne.n	800f0d4 <UART_SetConfig+0x45c>
 800efe6:	4bb1      	ldr	r3, [pc, #708]	@ (800f2ac <UART_SetConfig+0x634>)
 800efe8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800efea:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800efee:	2b28      	cmp	r3, #40	@ 0x28
 800eff0:	d86c      	bhi.n	800f0cc <UART_SetConfig+0x454>
 800eff2:	a201      	add	r2, pc, #4	@ (adr r2, 800eff8 <UART_SetConfig+0x380>)
 800eff4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eff8:	0800f09d 	.word	0x0800f09d
 800effc:	0800f0cd 	.word	0x0800f0cd
 800f000:	0800f0cd 	.word	0x0800f0cd
 800f004:	0800f0cd 	.word	0x0800f0cd
 800f008:	0800f0cd 	.word	0x0800f0cd
 800f00c:	0800f0cd 	.word	0x0800f0cd
 800f010:	0800f0cd 	.word	0x0800f0cd
 800f014:	0800f0cd 	.word	0x0800f0cd
 800f018:	0800f0a5 	.word	0x0800f0a5
 800f01c:	0800f0cd 	.word	0x0800f0cd
 800f020:	0800f0cd 	.word	0x0800f0cd
 800f024:	0800f0cd 	.word	0x0800f0cd
 800f028:	0800f0cd 	.word	0x0800f0cd
 800f02c:	0800f0cd 	.word	0x0800f0cd
 800f030:	0800f0cd 	.word	0x0800f0cd
 800f034:	0800f0cd 	.word	0x0800f0cd
 800f038:	0800f0ad 	.word	0x0800f0ad
 800f03c:	0800f0cd 	.word	0x0800f0cd
 800f040:	0800f0cd 	.word	0x0800f0cd
 800f044:	0800f0cd 	.word	0x0800f0cd
 800f048:	0800f0cd 	.word	0x0800f0cd
 800f04c:	0800f0cd 	.word	0x0800f0cd
 800f050:	0800f0cd 	.word	0x0800f0cd
 800f054:	0800f0cd 	.word	0x0800f0cd
 800f058:	0800f0b5 	.word	0x0800f0b5
 800f05c:	0800f0cd 	.word	0x0800f0cd
 800f060:	0800f0cd 	.word	0x0800f0cd
 800f064:	0800f0cd 	.word	0x0800f0cd
 800f068:	0800f0cd 	.word	0x0800f0cd
 800f06c:	0800f0cd 	.word	0x0800f0cd
 800f070:	0800f0cd 	.word	0x0800f0cd
 800f074:	0800f0cd 	.word	0x0800f0cd
 800f078:	0800f0bd 	.word	0x0800f0bd
 800f07c:	0800f0cd 	.word	0x0800f0cd
 800f080:	0800f0cd 	.word	0x0800f0cd
 800f084:	0800f0cd 	.word	0x0800f0cd
 800f088:	0800f0cd 	.word	0x0800f0cd
 800f08c:	0800f0cd 	.word	0x0800f0cd
 800f090:	0800f0cd 	.word	0x0800f0cd
 800f094:	0800f0cd 	.word	0x0800f0cd
 800f098:	0800f0c5 	.word	0x0800f0c5
 800f09c:	2301      	movs	r3, #1
 800f09e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f0a2:	e1c0      	b.n	800f426 <UART_SetConfig+0x7ae>
 800f0a4:	2304      	movs	r3, #4
 800f0a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f0aa:	e1bc      	b.n	800f426 <UART_SetConfig+0x7ae>
 800f0ac:	2308      	movs	r3, #8
 800f0ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f0b2:	e1b8      	b.n	800f426 <UART_SetConfig+0x7ae>
 800f0b4:	2310      	movs	r3, #16
 800f0b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f0ba:	e1b4      	b.n	800f426 <UART_SetConfig+0x7ae>
 800f0bc:	2320      	movs	r3, #32
 800f0be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f0c2:	e1b0      	b.n	800f426 <UART_SetConfig+0x7ae>
 800f0c4:	2340      	movs	r3, #64	@ 0x40
 800f0c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f0ca:	e1ac      	b.n	800f426 <UART_SetConfig+0x7ae>
 800f0cc:	2380      	movs	r3, #128	@ 0x80
 800f0ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f0d2:	e1a8      	b.n	800f426 <UART_SetConfig+0x7ae>
 800f0d4:	697b      	ldr	r3, [r7, #20]
 800f0d6:	681b      	ldr	r3, [r3, #0]
 800f0d8:	4a75      	ldr	r2, [pc, #468]	@ (800f2b0 <UART_SetConfig+0x638>)
 800f0da:	4293      	cmp	r3, r2
 800f0dc:	d130      	bne.n	800f140 <UART_SetConfig+0x4c8>
 800f0de:	4b73      	ldr	r3, [pc, #460]	@ (800f2ac <UART_SetConfig+0x634>)
 800f0e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f0e2:	f003 0307 	and.w	r3, r3, #7
 800f0e6:	2b05      	cmp	r3, #5
 800f0e8:	d826      	bhi.n	800f138 <UART_SetConfig+0x4c0>
 800f0ea:	a201      	add	r2, pc, #4	@ (adr r2, 800f0f0 <UART_SetConfig+0x478>)
 800f0ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f0f0:	0800f109 	.word	0x0800f109
 800f0f4:	0800f111 	.word	0x0800f111
 800f0f8:	0800f119 	.word	0x0800f119
 800f0fc:	0800f121 	.word	0x0800f121
 800f100:	0800f129 	.word	0x0800f129
 800f104:	0800f131 	.word	0x0800f131
 800f108:	2300      	movs	r3, #0
 800f10a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f10e:	e18a      	b.n	800f426 <UART_SetConfig+0x7ae>
 800f110:	2304      	movs	r3, #4
 800f112:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f116:	e186      	b.n	800f426 <UART_SetConfig+0x7ae>
 800f118:	2308      	movs	r3, #8
 800f11a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f11e:	e182      	b.n	800f426 <UART_SetConfig+0x7ae>
 800f120:	2310      	movs	r3, #16
 800f122:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f126:	e17e      	b.n	800f426 <UART_SetConfig+0x7ae>
 800f128:	2320      	movs	r3, #32
 800f12a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f12e:	e17a      	b.n	800f426 <UART_SetConfig+0x7ae>
 800f130:	2340      	movs	r3, #64	@ 0x40
 800f132:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f136:	e176      	b.n	800f426 <UART_SetConfig+0x7ae>
 800f138:	2380      	movs	r3, #128	@ 0x80
 800f13a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f13e:	e172      	b.n	800f426 <UART_SetConfig+0x7ae>
 800f140:	697b      	ldr	r3, [r7, #20]
 800f142:	681b      	ldr	r3, [r3, #0]
 800f144:	4a5b      	ldr	r2, [pc, #364]	@ (800f2b4 <UART_SetConfig+0x63c>)
 800f146:	4293      	cmp	r3, r2
 800f148:	d130      	bne.n	800f1ac <UART_SetConfig+0x534>
 800f14a:	4b58      	ldr	r3, [pc, #352]	@ (800f2ac <UART_SetConfig+0x634>)
 800f14c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f14e:	f003 0307 	and.w	r3, r3, #7
 800f152:	2b05      	cmp	r3, #5
 800f154:	d826      	bhi.n	800f1a4 <UART_SetConfig+0x52c>
 800f156:	a201      	add	r2, pc, #4	@ (adr r2, 800f15c <UART_SetConfig+0x4e4>)
 800f158:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f15c:	0800f175 	.word	0x0800f175
 800f160:	0800f17d 	.word	0x0800f17d
 800f164:	0800f185 	.word	0x0800f185
 800f168:	0800f18d 	.word	0x0800f18d
 800f16c:	0800f195 	.word	0x0800f195
 800f170:	0800f19d 	.word	0x0800f19d
 800f174:	2300      	movs	r3, #0
 800f176:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f17a:	e154      	b.n	800f426 <UART_SetConfig+0x7ae>
 800f17c:	2304      	movs	r3, #4
 800f17e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f182:	e150      	b.n	800f426 <UART_SetConfig+0x7ae>
 800f184:	2308      	movs	r3, #8
 800f186:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f18a:	e14c      	b.n	800f426 <UART_SetConfig+0x7ae>
 800f18c:	2310      	movs	r3, #16
 800f18e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f192:	e148      	b.n	800f426 <UART_SetConfig+0x7ae>
 800f194:	2320      	movs	r3, #32
 800f196:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f19a:	e144      	b.n	800f426 <UART_SetConfig+0x7ae>
 800f19c:	2340      	movs	r3, #64	@ 0x40
 800f19e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f1a2:	e140      	b.n	800f426 <UART_SetConfig+0x7ae>
 800f1a4:	2380      	movs	r3, #128	@ 0x80
 800f1a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f1aa:	e13c      	b.n	800f426 <UART_SetConfig+0x7ae>
 800f1ac:	697b      	ldr	r3, [r7, #20]
 800f1ae:	681b      	ldr	r3, [r3, #0]
 800f1b0:	4a41      	ldr	r2, [pc, #260]	@ (800f2b8 <UART_SetConfig+0x640>)
 800f1b2:	4293      	cmp	r3, r2
 800f1b4:	f040 8082 	bne.w	800f2bc <UART_SetConfig+0x644>
 800f1b8:	4b3c      	ldr	r3, [pc, #240]	@ (800f2ac <UART_SetConfig+0x634>)
 800f1ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f1bc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800f1c0:	2b28      	cmp	r3, #40	@ 0x28
 800f1c2:	d86d      	bhi.n	800f2a0 <UART_SetConfig+0x628>
 800f1c4:	a201      	add	r2, pc, #4	@ (adr r2, 800f1cc <UART_SetConfig+0x554>)
 800f1c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f1ca:	bf00      	nop
 800f1cc:	0800f271 	.word	0x0800f271
 800f1d0:	0800f2a1 	.word	0x0800f2a1
 800f1d4:	0800f2a1 	.word	0x0800f2a1
 800f1d8:	0800f2a1 	.word	0x0800f2a1
 800f1dc:	0800f2a1 	.word	0x0800f2a1
 800f1e0:	0800f2a1 	.word	0x0800f2a1
 800f1e4:	0800f2a1 	.word	0x0800f2a1
 800f1e8:	0800f2a1 	.word	0x0800f2a1
 800f1ec:	0800f279 	.word	0x0800f279
 800f1f0:	0800f2a1 	.word	0x0800f2a1
 800f1f4:	0800f2a1 	.word	0x0800f2a1
 800f1f8:	0800f2a1 	.word	0x0800f2a1
 800f1fc:	0800f2a1 	.word	0x0800f2a1
 800f200:	0800f2a1 	.word	0x0800f2a1
 800f204:	0800f2a1 	.word	0x0800f2a1
 800f208:	0800f2a1 	.word	0x0800f2a1
 800f20c:	0800f281 	.word	0x0800f281
 800f210:	0800f2a1 	.word	0x0800f2a1
 800f214:	0800f2a1 	.word	0x0800f2a1
 800f218:	0800f2a1 	.word	0x0800f2a1
 800f21c:	0800f2a1 	.word	0x0800f2a1
 800f220:	0800f2a1 	.word	0x0800f2a1
 800f224:	0800f2a1 	.word	0x0800f2a1
 800f228:	0800f2a1 	.word	0x0800f2a1
 800f22c:	0800f289 	.word	0x0800f289
 800f230:	0800f2a1 	.word	0x0800f2a1
 800f234:	0800f2a1 	.word	0x0800f2a1
 800f238:	0800f2a1 	.word	0x0800f2a1
 800f23c:	0800f2a1 	.word	0x0800f2a1
 800f240:	0800f2a1 	.word	0x0800f2a1
 800f244:	0800f2a1 	.word	0x0800f2a1
 800f248:	0800f2a1 	.word	0x0800f2a1
 800f24c:	0800f291 	.word	0x0800f291
 800f250:	0800f2a1 	.word	0x0800f2a1
 800f254:	0800f2a1 	.word	0x0800f2a1
 800f258:	0800f2a1 	.word	0x0800f2a1
 800f25c:	0800f2a1 	.word	0x0800f2a1
 800f260:	0800f2a1 	.word	0x0800f2a1
 800f264:	0800f2a1 	.word	0x0800f2a1
 800f268:	0800f2a1 	.word	0x0800f2a1
 800f26c:	0800f299 	.word	0x0800f299
 800f270:	2301      	movs	r3, #1
 800f272:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f276:	e0d6      	b.n	800f426 <UART_SetConfig+0x7ae>
 800f278:	2304      	movs	r3, #4
 800f27a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f27e:	e0d2      	b.n	800f426 <UART_SetConfig+0x7ae>
 800f280:	2308      	movs	r3, #8
 800f282:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f286:	e0ce      	b.n	800f426 <UART_SetConfig+0x7ae>
 800f288:	2310      	movs	r3, #16
 800f28a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f28e:	e0ca      	b.n	800f426 <UART_SetConfig+0x7ae>
 800f290:	2320      	movs	r3, #32
 800f292:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f296:	e0c6      	b.n	800f426 <UART_SetConfig+0x7ae>
 800f298:	2340      	movs	r3, #64	@ 0x40
 800f29a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f29e:	e0c2      	b.n	800f426 <UART_SetConfig+0x7ae>
 800f2a0:	2380      	movs	r3, #128	@ 0x80
 800f2a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f2a6:	e0be      	b.n	800f426 <UART_SetConfig+0x7ae>
 800f2a8:	40011400 	.word	0x40011400
 800f2ac:	58024400 	.word	0x58024400
 800f2b0:	40007800 	.word	0x40007800
 800f2b4:	40007c00 	.word	0x40007c00
 800f2b8:	40011800 	.word	0x40011800
 800f2bc:	697b      	ldr	r3, [r7, #20]
 800f2be:	681b      	ldr	r3, [r3, #0]
 800f2c0:	4aad      	ldr	r2, [pc, #692]	@ (800f578 <UART_SetConfig+0x900>)
 800f2c2:	4293      	cmp	r3, r2
 800f2c4:	d176      	bne.n	800f3b4 <UART_SetConfig+0x73c>
 800f2c6:	4bad      	ldr	r3, [pc, #692]	@ (800f57c <UART_SetConfig+0x904>)
 800f2c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f2ca:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800f2ce:	2b28      	cmp	r3, #40	@ 0x28
 800f2d0:	d86c      	bhi.n	800f3ac <UART_SetConfig+0x734>
 800f2d2:	a201      	add	r2, pc, #4	@ (adr r2, 800f2d8 <UART_SetConfig+0x660>)
 800f2d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f2d8:	0800f37d 	.word	0x0800f37d
 800f2dc:	0800f3ad 	.word	0x0800f3ad
 800f2e0:	0800f3ad 	.word	0x0800f3ad
 800f2e4:	0800f3ad 	.word	0x0800f3ad
 800f2e8:	0800f3ad 	.word	0x0800f3ad
 800f2ec:	0800f3ad 	.word	0x0800f3ad
 800f2f0:	0800f3ad 	.word	0x0800f3ad
 800f2f4:	0800f3ad 	.word	0x0800f3ad
 800f2f8:	0800f385 	.word	0x0800f385
 800f2fc:	0800f3ad 	.word	0x0800f3ad
 800f300:	0800f3ad 	.word	0x0800f3ad
 800f304:	0800f3ad 	.word	0x0800f3ad
 800f308:	0800f3ad 	.word	0x0800f3ad
 800f30c:	0800f3ad 	.word	0x0800f3ad
 800f310:	0800f3ad 	.word	0x0800f3ad
 800f314:	0800f3ad 	.word	0x0800f3ad
 800f318:	0800f38d 	.word	0x0800f38d
 800f31c:	0800f3ad 	.word	0x0800f3ad
 800f320:	0800f3ad 	.word	0x0800f3ad
 800f324:	0800f3ad 	.word	0x0800f3ad
 800f328:	0800f3ad 	.word	0x0800f3ad
 800f32c:	0800f3ad 	.word	0x0800f3ad
 800f330:	0800f3ad 	.word	0x0800f3ad
 800f334:	0800f3ad 	.word	0x0800f3ad
 800f338:	0800f395 	.word	0x0800f395
 800f33c:	0800f3ad 	.word	0x0800f3ad
 800f340:	0800f3ad 	.word	0x0800f3ad
 800f344:	0800f3ad 	.word	0x0800f3ad
 800f348:	0800f3ad 	.word	0x0800f3ad
 800f34c:	0800f3ad 	.word	0x0800f3ad
 800f350:	0800f3ad 	.word	0x0800f3ad
 800f354:	0800f3ad 	.word	0x0800f3ad
 800f358:	0800f39d 	.word	0x0800f39d
 800f35c:	0800f3ad 	.word	0x0800f3ad
 800f360:	0800f3ad 	.word	0x0800f3ad
 800f364:	0800f3ad 	.word	0x0800f3ad
 800f368:	0800f3ad 	.word	0x0800f3ad
 800f36c:	0800f3ad 	.word	0x0800f3ad
 800f370:	0800f3ad 	.word	0x0800f3ad
 800f374:	0800f3ad 	.word	0x0800f3ad
 800f378:	0800f3a5 	.word	0x0800f3a5
 800f37c:	2301      	movs	r3, #1
 800f37e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f382:	e050      	b.n	800f426 <UART_SetConfig+0x7ae>
 800f384:	2304      	movs	r3, #4
 800f386:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f38a:	e04c      	b.n	800f426 <UART_SetConfig+0x7ae>
 800f38c:	2308      	movs	r3, #8
 800f38e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f392:	e048      	b.n	800f426 <UART_SetConfig+0x7ae>
 800f394:	2310      	movs	r3, #16
 800f396:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f39a:	e044      	b.n	800f426 <UART_SetConfig+0x7ae>
 800f39c:	2320      	movs	r3, #32
 800f39e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f3a2:	e040      	b.n	800f426 <UART_SetConfig+0x7ae>
 800f3a4:	2340      	movs	r3, #64	@ 0x40
 800f3a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f3aa:	e03c      	b.n	800f426 <UART_SetConfig+0x7ae>
 800f3ac:	2380      	movs	r3, #128	@ 0x80
 800f3ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f3b2:	e038      	b.n	800f426 <UART_SetConfig+0x7ae>
 800f3b4:	697b      	ldr	r3, [r7, #20]
 800f3b6:	681b      	ldr	r3, [r3, #0]
 800f3b8:	4a71      	ldr	r2, [pc, #452]	@ (800f580 <UART_SetConfig+0x908>)
 800f3ba:	4293      	cmp	r3, r2
 800f3bc:	d130      	bne.n	800f420 <UART_SetConfig+0x7a8>
 800f3be:	4b6f      	ldr	r3, [pc, #444]	@ (800f57c <UART_SetConfig+0x904>)
 800f3c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f3c2:	f003 0307 	and.w	r3, r3, #7
 800f3c6:	2b05      	cmp	r3, #5
 800f3c8:	d826      	bhi.n	800f418 <UART_SetConfig+0x7a0>
 800f3ca:	a201      	add	r2, pc, #4	@ (adr r2, 800f3d0 <UART_SetConfig+0x758>)
 800f3cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f3d0:	0800f3e9 	.word	0x0800f3e9
 800f3d4:	0800f3f1 	.word	0x0800f3f1
 800f3d8:	0800f3f9 	.word	0x0800f3f9
 800f3dc:	0800f401 	.word	0x0800f401
 800f3e0:	0800f409 	.word	0x0800f409
 800f3e4:	0800f411 	.word	0x0800f411
 800f3e8:	2302      	movs	r3, #2
 800f3ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f3ee:	e01a      	b.n	800f426 <UART_SetConfig+0x7ae>
 800f3f0:	2304      	movs	r3, #4
 800f3f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f3f6:	e016      	b.n	800f426 <UART_SetConfig+0x7ae>
 800f3f8:	2308      	movs	r3, #8
 800f3fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f3fe:	e012      	b.n	800f426 <UART_SetConfig+0x7ae>
 800f400:	2310      	movs	r3, #16
 800f402:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f406:	e00e      	b.n	800f426 <UART_SetConfig+0x7ae>
 800f408:	2320      	movs	r3, #32
 800f40a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f40e:	e00a      	b.n	800f426 <UART_SetConfig+0x7ae>
 800f410:	2340      	movs	r3, #64	@ 0x40
 800f412:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f416:	e006      	b.n	800f426 <UART_SetConfig+0x7ae>
 800f418:	2380      	movs	r3, #128	@ 0x80
 800f41a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f41e:	e002      	b.n	800f426 <UART_SetConfig+0x7ae>
 800f420:	2380      	movs	r3, #128	@ 0x80
 800f422:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800f426:	697b      	ldr	r3, [r7, #20]
 800f428:	681b      	ldr	r3, [r3, #0]
 800f42a:	4a55      	ldr	r2, [pc, #340]	@ (800f580 <UART_SetConfig+0x908>)
 800f42c:	4293      	cmp	r3, r2
 800f42e:	f040 80f8 	bne.w	800f622 <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800f432:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800f436:	2b20      	cmp	r3, #32
 800f438:	dc46      	bgt.n	800f4c8 <UART_SetConfig+0x850>
 800f43a:	2b02      	cmp	r3, #2
 800f43c:	db75      	blt.n	800f52a <UART_SetConfig+0x8b2>
 800f43e:	3b02      	subs	r3, #2
 800f440:	2b1e      	cmp	r3, #30
 800f442:	d872      	bhi.n	800f52a <UART_SetConfig+0x8b2>
 800f444:	a201      	add	r2, pc, #4	@ (adr r2, 800f44c <UART_SetConfig+0x7d4>)
 800f446:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f44a:	bf00      	nop
 800f44c:	0800f4cf 	.word	0x0800f4cf
 800f450:	0800f52b 	.word	0x0800f52b
 800f454:	0800f4d7 	.word	0x0800f4d7
 800f458:	0800f52b 	.word	0x0800f52b
 800f45c:	0800f52b 	.word	0x0800f52b
 800f460:	0800f52b 	.word	0x0800f52b
 800f464:	0800f4e7 	.word	0x0800f4e7
 800f468:	0800f52b 	.word	0x0800f52b
 800f46c:	0800f52b 	.word	0x0800f52b
 800f470:	0800f52b 	.word	0x0800f52b
 800f474:	0800f52b 	.word	0x0800f52b
 800f478:	0800f52b 	.word	0x0800f52b
 800f47c:	0800f52b 	.word	0x0800f52b
 800f480:	0800f52b 	.word	0x0800f52b
 800f484:	0800f4f7 	.word	0x0800f4f7
 800f488:	0800f52b 	.word	0x0800f52b
 800f48c:	0800f52b 	.word	0x0800f52b
 800f490:	0800f52b 	.word	0x0800f52b
 800f494:	0800f52b 	.word	0x0800f52b
 800f498:	0800f52b 	.word	0x0800f52b
 800f49c:	0800f52b 	.word	0x0800f52b
 800f4a0:	0800f52b 	.word	0x0800f52b
 800f4a4:	0800f52b 	.word	0x0800f52b
 800f4a8:	0800f52b 	.word	0x0800f52b
 800f4ac:	0800f52b 	.word	0x0800f52b
 800f4b0:	0800f52b 	.word	0x0800f52b
 800f4b4:	0800f52b 	.word	0x0800f52b
 800f4b8:	0800f52b 	.word	0x0800f52b
 800f4bc:	0800f52b 	.word	0x0800f52b
 800f4c0:	0800f52b 	.word	0x0800f52b
 800f4c4:	0800f51d 	.word	0x0800f51d
 800f4c8:	2b40      	cmp	r3, #64	@ 0x40
 800f4ca:	d02a      	beq.n	800f522 <UART_SetConfig+0x8aa>
 800f4cc:	e02d      	b.n	800f52a <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800f4ce:	f7fb ff37 	bl	800b340 <HAL_RCCEx_GetD3PCLK1Freq>
 800f4d2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800f4d4:	e02f      	b.n	800f536 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800f4d6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800f4da:	4618      	mov	r0, r3
 800f4dc:	f7fb ff46 	bl	800b36c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800f4e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f4e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f4e4:	e027      	b.n	800f536 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800f4e6:	f107 0318 	add.w	r3, r7, #24
 800f4ea:	4618      	mov	r0, r3
 800f4ec:	f7fc f892 	bl	800b614 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800f4f0:	69fb      	ldr	r3, [r7, #28]
 800f4f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f4f4:	e01f      	b.n	800f536 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800f4f6:	4b21      	ldr	r3, [pc, #132]	@ (800f57c <UART_SetConfig+0x904>)
 800f4f8:	681b      	ldr	r3, [r3, #0]
 800f4fa:	f003 0320 	and.w	r3, r3, #32
 800f4fe:	2b00      	cmp	r3, #0
 800f500:	d009      	beq.n	800f516 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800f502:	4b1e      	ldr	r3, [pc, #120]	@ (800f57c <UART_SetConfig+0x904>)
 800f504:	681b      	ldr	r3, [r3, #0]
 800f506:	08db      	lsrs	r3, r3, #3
 800f508:	f003 0303 	and.w	r3, r3, #3
 800f50c:	4a1d      	ldr	r2, [pc, #116]	@ (800f584 <UART_SetConfig+0x90c>)
 800f50e:	fa22 f303 	lsr.w	r3, r2, r3
 800f512:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800f514:	e00f      	b.n	800f536 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800f516:	4b1b      	ldr	r3, [pc, #108]	@ (800f584 <UART_SetConfig+0x90c>)
 800f518:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f51a:	e00c      	b.n	800f536 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800f51c:	4b1a      	ldr	r3, [pc, #104]	@ (800f588 <UART_SetConfig+0x910>)
 800f51e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f520:	e009      	b.n	800f536 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800f522:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800f526:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f528:	e005      	b.n	800f536 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800f52a:	2300      	movs	r3, #0
 800f52c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800f52e:	2301      	movs	r3, #1
 800f530:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800f534:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800f536:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f538:	2b00      	cmp	r3, #0
 800f53a:	f000 81ee 	beq.w	800f91a <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800f53e:	697b      	ldr	r3, [r7, #20]
 800f540:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f542:	4a12      	ldr	r2, [pc, #72]	@ (800f58c <UART_SetConfig+0x914>)
 800f544:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f548:	461a      	mov	r2, r3
 800f54a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f54c:	fbb3 f3f2 	udiv	r3, r3, r2
 800f550:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800f552:	697b      	ldr	r3, [r7, #20]
 800f554:	685a      	ldr	r2, [r3, #4]
 800f556:	4613      	mov	r3, r2
 800f558:	005b      	lsls	r3, r3, #1
 800f55a:	4413      	add	r3, r2
 800f55c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f55e:	429a      	cmp	r2, r3
 800f560:	d305      	bcc.n	800f56e <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800f562:	697b      	ldr	r3, [r7, #20]
 800f564:	685b      	ldr	r3, [r3, #4]
 800f566:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800f568:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f56a:	429a      	cmp	r2, r3
 800f56c:	d910      	bls.n	800f590 <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 800f56e:	2301      	movs	r3, #1
 800f570:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800f574:	e1d1      	b.n	800f91a <UART_SetConfig+0xca2>
 800f576:	bf00      	nop
 800f578:	40011c00 	.word	0x40011c00
 800f57c:	58024400 	.word	0x58024400
 800f580:	58000c00 	.word	0x58000c00
 800f584:	03d09000 	.word	0x03d09000
 800f588:	003d0900 	.word	0x003d0900
 800f58c:	08011cd4 	.word	0x08011cd4
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800f590:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f592:	2200      	movs	r2, #0
 800f594:	60bb      	str	r3, [r7, #8]
 800f596:	60fa      	str	r2, [r7, #12]
 800f598:	697b      	ldr	r3, [r7, #20]
 800f59a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f59c:	4ac0      	ldr	r2, [pc, #768]	@ (800f8a0 <UART_SetConfig+0xc28>)
 800f59e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f5a2:	b29b      	uxth	r3, r3
 800f5a4:	2200      	movs	r2, #0
 800f5a6:	603b      	str	r3, [r7, #0]
 800f5a8:	607a      	str	r2, [r7, #4]
 800f5aa:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f5ae:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800f5b2:	f7f0 ff05 	bl	80003c0 <__aeabi_uldivmod>
 800f5b6:	4602      	mov	r2, r0
 800f5b8:	460b      	mov	r3, r1
 800f5ba:	4610      	mov	r0, r2
 800f5bc:	4619      	mov	r1, r3
 800f5be:	f04f 0200 	mov.w	r2, #0
 800f5c2:	f04f 0300 	mov.w	r3, #0
 800f5c6:	020b      	lsls	r3, r1, #8
 800f5c8:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800f5cc:	0202      	lsls	r2, r0, #8
 800f5ce:	6979      	ldr	r1, [r7, #20]
 800f5d0:	6849      	ldr	r1, [r1, #4]
 800f5d2:	0849      	lsrs	r1, r1, #1
 800f5d4:	2000      	movs	r0, #0
 800f5d6:	460c      	mov	r4, r1
 800f5d8:	4605      	mov	r5, r0
 800f5da:	eb12 0804 	adds.w	r8, r2, r4
 800f5de:	eb43 0905 	adc.w	r9, r3, r5
 800f5e2:	697b      	ldr	r3, [r7, #20]
 800f5e4:	685b      	ldr	r3, [r3, #4]
 800f5e6:	2200      	movs	r2, #0
 800f5e8:	469a      	mov	sl, r3
 800f5ea:	4693      	mov	fp, r2
 800f5ec:	4652      	mov	r2, sl
 800f5ee:	465b      	mov	r3, fp
 800f5f0:	4640      	mov	r0, r8
 800f5f2:	4649      	mov	r1, r9
 800f5f4:	f7f0 fee4 	bl	80003c0 <__aeabi_uldivmod>
 800f5f8:	4602      	mov	r2, r0
 800f5fa:	460b      	mov	r3, r1
 800f5fc:	4613      	mov	r3, r2
 800f5fe:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800f600:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f602:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800f606:	d308      	bcc.n	800f61a <UART_SetConfig+0x9a2>
 800f608:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f60a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800f60e:	d204      	bcs.n	800f61a <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 800f610:	697b      	ldr	r3, [r7, #20]
 800f612:	681b      	ldr	r3, [r3, #0]
 800f614:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800f616:	60da      	str	r2, [r3, #12]
 800f618:	e17f      	b.n	800f91a <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 800f61a:	2301      	movs	r3, #1
 800f61c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800f620:	e17b      	b.n	800f91a <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800f622:	697b      	ldr	r3, [r7, #20]
 800f624:	69db      	ldr	r3, [r3, #28]
 800f626:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800f62a:	f040 80bd 	bne.w	800f7a8 <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 800f62e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800f632:	2b20      	cmp	r3, #32
 800f634:	dc48      	bgt.n	800f6c8 <UART_SetConfig+0xa50>
 800f636:	2b00      	cmp	r3, #0
 800f638:	db7b      	blt.n	800f732 <UART_SetConfig+0xaba>
 800f63a:	2b20      	cmp	r3, #32
 800f63c:	d879      	bhi.n	800f732 <UART_SetConfig+0xaba>
 800f63e:	a201      	add	r2, pc, #4	@ (adr r2, 800f644 <UART_SetConfig+0x9cc>)
 800f640:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f644:	0800f6cf 	.word	0x0800f6cf
 800f648:	0800f6d7 	.word	0x0800f6d7
 800f64c:	0800f733 	.word	0x0800f733
 800f650:	0800f733 	.word	0x0800f733
 800f654:	0800f6df 	.word	0x0800f6df
 800f658:	0800f733 	.word	0x0800f733
 800f65c:	0800f733 	.word	0x0800f733
 800f660:	0800f733 	.word	0x0800f733
 800f664:	0800f6ef 	.word	0x0800f6ef
 800f668:	0800f733 	.word	0x0800f733
 800f66c:	0800f733 	.word	0x0800f733
 800f670:	0800f733 	.word	0x0800f733
 800f674:	0800f733 	.word	0x0800f733
 800f678:	0800f733 	.word	0x0800f733
 800f67c:	0800f733 	.word	0x0800f733
 800f680:	0800f733 	.word	0x0800f733
 800f684:	0800f6ff 	.word	0x0800f6ff
 800f688:	0800f733 	.word	0x0800f733
 800f68c:	0800f733 	.word	0x0800f733
 800f690:	0800f733 	.word	0x0800f733
 800f694:	0800f733 	.word	0x0800f733
 800f698:	0800f733 	.word	0x0800f733
 800f69c:	0800f733 	.word	0x0800f733
 800f6a0:	0800f733 	.word	0x0800f733
 800f6a4:	0800f733 	.word	0x0800f733
 800f6a8:	0800f733 	.word	0x0800f733
 800f6ac:	0800f733 	.word	0x0800f733
 800f6b0:	0800f733 	.word	0x0800f733
 800f6b4:	0800f733 	.word	0x0800f733
 800f6b8:	0800f733 	.word	0x0800f733
 800f6bc:	0800f733 	.word	0x0800f733
 800f6c0:	0800f733 	.word	0x0800f733
 800f6c4:	0800f725 	.word	0x0800f725
 800f6c8:	2b40      	cmp	r3, #64	@ 0x40
 800f6ca:	d02e      	beq.n	800f72a <UART_SetConfig+0xab2>
 800f6cc:	e031      	b.n	800f732 <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800f6ce:	f7f9 ff99 	bl	8009604 <HAL_RCC_GetPCLK1Freq>
 800f6d2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800f6d4:	e033      	b.n	800f73e <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800f6d6:	f7f9 ffab 	bl	8009630 <HAL_RCC_GetPCLK2Freq>
 800f6da:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800f6dc:	e02f      	b.n	800f73e <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800f6de:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800f6e2:	4618      	mov	r0, r3
 800f6e4:	f7fb fe42 	bl	800b36c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800f6e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f6ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f6ec:	e027      	b.n	800f73e <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800f6ee:	f107 0318 	add.w	r3, r7, #24
 800f6f2:	4618      	mov	r0, r3
 800f6f4:	f7fb ff8e 	bl	800b614 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800f6f8:	69fb      	ldr	r3, [r7, #28]
 800f6fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f6fc:	e01f      	b.n	800f73e <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800f6fe:	4b69      	ldr	r3, [pc, #420]	@ (800f8a4 <UART_SetConfig+0xc2c>)
 800f700:	681b      	ldr	r3, [r3, #0]
 800f702:	f003 0320 	and.w	r3, r3, #32
 800f706:	2b00      	cmp	r3, #0
 800f708:	d009      	beq.n	800f71e <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800f70a:	4b66      	ldr	r3, [pc, #408]	@ (800f8a4 <UART_SetConfig+0xc2c>)
 800f70c:	681b      	ldr	r3, [r3, #0]
 800f70e:	08db      	lsrs	r3, r3, #3
 800f710:	f003 0303 	and.w	r3, r3, #3
 800f714:	4a64      	ldr	r2, [pc, #400]	@ (800f8a8 <UART_SetConfig+0xc30>)
 800f716:	fa22 f303 	lsr.w	r3, r2, r3
 800f71a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800f71c:	e00f      	b.n	800f73e <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 800f71e:	4b62      	ldr	r3, [pc, #392]	@ (800f8a8 <UART_SetConfig+0xc30>)
 800f720:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f722:	e00c      	b.n	800f73e <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800f724:	4b61      	ldr	r3, [pc, #388]	@ (800f8ac <UART_SetConfig+0xc34>)
 800f726:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f728:	e009      	b.n	800f73e <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800f72a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800f72e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f730:	e005      	b.n	800f73e <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 800f732:	2300      	movs	r3, #0
 800f734:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800f736:	2301      	movs	r3, #1
 800f738:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800f73c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800f73e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f740:	2b00      	cmp	r3, #0
 800f742:	f000 80ea 	beq.w	800f91a <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800f746:	697b      	ldr	r3, [r7, #20]
 800f748:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f74a:	4a55      	ldr	r2, [pc, #340]	@ (800f8a0 <UART_SetConfig+0xc28>)
 800f74c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f750:	461a      	mov	r2, r3
 800f752:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f754:	fbb3 f3f2 	udiv	r3, r3, r2
 800f758:	005a      	lsls	r2, r3, #1
 800f75a:	697b      	ldr	r3, [r7, #20]
 800f75c:	685b      	ldr	r3, [r3, #4]
 800f75e:	085b      	lsrs	r3, r3, #1
 800f760:	441a      	add	r2, r3
 800f762:	697b      	ldr	r3, [r7, #20]
 800f764:	685b      	ldr	r3, [r3, #4]
 800f766:	fbb2 f3f3 	udiv	r3, r2, r3
 800f76a:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800f76c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f76e:	2b0f      	cmp	r3, #15
 800f770:	d916      	bls.n	800f7a0 <UART_SetConfig+0xb28>
 800f772:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f774:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f778:	d212      	bcs.n	800f7a0 <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800f77a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f77c:	b29b      	uxth	r3, r3
 800f77e:	f023 030f 	bic.w	r3, r3, #15
 800f782:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800f784:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f786:	085b      	lsrs	r3, r3, #1
 800f788:	b29b      	uxth	r3, r3
 800f78a:	f003 0307 	and.w	r3, r3, #7
 800f78e:	b29a      	uxth	r2, r3
 800f790:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800f792:	4313      	orrs	r3, r2
 800f794:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800f796:	697b      	ldr	r3, [r7, #20]
 800f798:	681b      	ldr	r3, [r3, #0]
 800f79a:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800f79c:	60da      	str	r2, [r3, #12]
 800f79e:	e0bc      	b.n	800f91a <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 800f7a0:	2301      	movs	r3, #1
 800f7a2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800f7a6:	e0b8      	b.n	800f91a <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 800f7a8:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800f7ac:	2b20      	cmp	r3, #32
 800f7ae:	dc4b      	bgt.n	800f848 <UART_SetConfig+0xbd0>
 800f7b0:	2b00      	cmp	r3, #0
 800f7b2:	f2c0 8087 	blt.w	800f8c4 <UART_SetConfig+0xc4c>
 800f7b6:	2b20      	cmp	r3, #32
 800f7b8:	f200 8084 	bhi.w	800f8c4 <UART_SetConfig+0xc4c>
 800f7bc:	a201      	add	r2, pc, #4	@ (adr r2, 800f7c4 <UART_SetConfig+0xb4c>)
 800f7be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f7c2:	bf00      	nop
 800f7c4:	0800f84f 	.word	0x0800f84f
 800f7c8:	0800f857 	.word	0x0800f857
 800f7cc:	0800f8c5 	.word	0x0800f8c5
 800f7d0:	0800f8c5 	.word	0x0800f8c5
 800f7d4:	0800f85f 	.word	0x0800f85f
 800f7d8:	0800f8c5 	.word	0x0800f8c5
 800f7dc:	0800f8c5 	.word	0x0800f8c5
 800f7e0:	0800f8c5 	.word	0x0800f8c5
 800f7e4:	0800f86f 	.word	0x0800f86f
 800f7e8:	0800f8c5 	.word	0x0800f8c5
 800f7ec:	0800f8c5 	.word	0x0800f8c5
 800f7f0:	0800f8c5 	.word	0x0800f8c5
 800f7f4:	0800f8c5 	.word	0x0800f8c5
 800f7f8:	0800f8c5 	.word	0x0800f8c5
 800f7fc:	0800f8c5 	.word	0x0800f8c5
 800f800:	0800f8c5 	.word	0x0800f8c5
 800f804:	0800f87f 	.word	0x0800f87f
 800f808:	0800f8c5 	.word	0x0800f8c5
 800f80c:	0800f8c5 	.word	0x0800f8c5
 800f810:	0800f8c5 	.word	0x0800f8c5
 800f814:	0800f8c5 	.word	0x0800f8c5
 800f818:	0800f8c5 	.word	0x0800f8c5
 800f81c:	0800f8c5 	.word	0x0800f8c5
 800f820:	0800f8c5 	.word	0x0800f8c5
 800f824:	0800f8c5 	.word	0x0800f8c5
 800f828:	0800f8c5 	.word	0x0800f8c5
 800f82c:	0800f8c5 	.word	0x0800f8c5
 800f830:	0800f8c5 	.word	0x0800f8c5
 800f834:	0800f8c5 	.word	0x0800f8c5
 800f838:	0800f8c5 	.word	0x0800f8c5
 800f83c:	0800f8c5 	.word	0x0800f8c5
 800f840:	0800f8c5 	.word	0x0800f8c5
 800f844:	0800f8b7 	.word	0x0800f8b7
 800f848:	2b40      	cmp	r3, #64	@ 0x40
 800f84a:	d037      	beq.n	800f8bc <UART_SetConfig+0xc44>
 800f84c:	e03a      	b.n	800f8c4 <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800f84e:	f7f9 fed9 	bl	8009604 <HAL_RCC_GetPCLK1Freq>
 800f852:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800f854:	e03c      	b.n	800f8d0 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800f856:	f7f9 feeb 	bl	8009630 <HAL_RCC_GetPCLK2Freq>
 800f85a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800f85c:	e038      	b.n	800f8d0 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800f85e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800f862:	4618      	mov	r0, r3
 800f864:	f7fb fd82 	bl	800b36c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800f868:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f86a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f86c:	e030      	b.n	800f8d0 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800f86e:	f107 0318 	add.w	r3, r7, #24
 800f872:	4618      	mov	r0, r3
 800f874:	f7fb fece 	bl	800b614 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800f878:	69fb      	ldr	r3, [r7, #28]
 800f87a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f87c:	e028      	b.n	800f8d0 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800f87e:	4b09      	ldr	r3, [pc, #36]	@ (800f8a4 <UART_SetConfig+0xc2c>)
 800f880:	681b      	ldr	r3, [r3, #0]
 800f882:	f003 0320 	and.w	r3, r3, #32
 800f886:	2b00      	cmp	r3, #0
 800f888:	d012      	beq.n	800f8b0 <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800f88a:	4b06      	ldr	r3, [pc, #24]	@ (800f8a4 <UART_SetConfig+0xc2c>)
 800f88c:	681b      	ldr	r3, [r3, #0]
 800f88e:	08db      	lsrs	r3, r3, #3
 800f890:	f003 0303 	and.w	r3, r3, #3
 800f894:	4a04      	ldr	r2, [pc, #16]	@ (800f8a8 <UART_SetConfig+0xc30>)
 800f896:	fa22 f303 	lsr.w	r3, r2, r3
 800f89a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800f89c:	e018      	b.n	800f8d0 <UART_SetConfig+0xc58>
 800f89e:	bf00      	nop
 800f8a0:	08011cd4 	.word	0x08011cd4
 800f8a4:	58024400 	.word	0x58024400
 800f8a8:	03d09000 	.word	0x03d09000
 800f8ac:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 800f8b0:	4b24      	ldr	r3, [pc, #144]	@ (800f944 <UART_SetConfig+0xccc>)
 800f8b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f8b4:	e00c      	b.n	800f8d0 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800f8b6:	4b24      	ldr	r3, [pc, #144]	@ (800f948 <UART_SetConfig+0xcd0>)
 800f8b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f8ba:	e009      	b.n	800f8d0 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800f8bc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800f8c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f8c2:	e005      	b.n	800f8d0 <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 800f8c4:	2300      	movs	r3, #0
 800f8c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800f8c8:	2301      	movs	r3, #1
 800f8ca:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800f8ce:	bf00      	nop
    }

    if (pclk != 0U)
 800f8d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f8d2:	2b00      	cmp	r3, #0
 800f8d4:	d021      	beq.n	800f91a <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800f8d6:	697b      	ldr	r3, [r7, #20]
 800f8d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f8da:	4a1c      	ldr	r2, [pc, #112]	@ (800f94c <UART_SetConfig+0xcd4>)
 800f8dc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f8e0:	461a      	mov	r2, r3
 800f8e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f8e4:	fbb3 f2f2 	udiv	r2, r3, r2
 800f8e8:	697b      	ldr	r3, [r7, #20]
 800f8ea:	685b      	ldr	r3, [r3, #4]
 800f8ec:	085b      	lsrs	r3, r3, #1
 800f8ee:	441a      	add	r2, r3
 800f8f0:	697b      	ldr	r3, [r7, #20]
 800f8f2:	685b      	ldr	r3, [r3, #4]
 800f8f4:	fbb2 f3f3 	udiv	r3, r2, r3
 800f8f8:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800f8fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f8fc:	2b0f      	cmp	r3, #15
 800f8fe:	d909      	bls.n	800f914 <UART_SetConfig+0xc9c>
 800f900:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f902:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f906:	d205      	bcs.n	800f914 <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800f908:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f90a:	b29a      	uxth	r2, r3
 800f90c:	697b      	ldr	r3, [r7, #20]
 800f90e:	681b      	ldr	r3, [r3, #0]
 800f910:	60da      	str	r2, [r3, #12]
 800f912:	e002      	b.n	800f91a <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 800f914:	2301      	movs	r3, #1
 800f916:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800f91a:	697b      	ldr	r3, [r7, #20]
 800f91c:	2201      	movs	r2, #1
 800f91e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800f922:	697b      	ldr	r3, [r7, #20]
 800f924:	2201      	movs	r2, #1
 800f926:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800f92a:	697b      	ldr	r3, [r7, #20]
 800f92c:	2200      	movs	r2, #0
 800f92e:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800f930:	697b      	ldr	r3, [r7, #20]
 800f932:	2200      	movs	r2, #0
 800f934:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800f936:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800f93a:	4618      	mov	r0, r3
 800f93c:	3748      	adds	r7, #72	@ 0x48
 800f93e:	46bd      	mov	sp, r7
 800f940:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800f944:	03d09000 	.word	0x03d09000
 800f948:	003d0900 	.word	0x003d0900
 800f94c:	08011cd4 	.word	0x08011cd4

0800f950 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800f950:	b480      	push	{r7}
 800f952:	b083      	sub	sp, #12
 800f954:	af00      	add	r7, sp, #0
 800f956:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800f958:	687b      	ldr	r3, [r7, #4]
 800f95a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f95c:	f003 0308 	and.w	r3, r3, #8
 800f960:	2b00      	cmp	r3, #0
 800f962:	d00a      	beq.n	800f97a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800f964:	687b      	ldr	r3, [r7, #4]
 800f966:	681b      	ldr	r3, [r3, #0]
 800f968:	685b      	ldr	r3, [r3, #4]
 800f96a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800f96e:	687b      	ldr	r3, [r7, #4]
 800f970:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f972:	687b      	ldr	r3, [r7, #4]
 800f974:	681b      	ldr	r3, [r3, #0]
 800f976:	430a      	orrs	r2, r1
 800f978:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800f97a:	687b      	ldr	r3, [r7, #4]
 800f97c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f97e:	f003 0301 	and.w	r3, r3, #1
 800f982:	2b00      	cmp	r3, #0
 800f984:	d00a      	beq.n	800f99c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800f986:	687b      	ldr	r3, [r7, #4]
 800f988:	681b      	ldr	r3, [r3, #0]
 800f98a:	685b      	ldr	r3, [r3, #4]
 800f98c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800f990:	687b      	ldr	r3, [r7, #4]
 800f992:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f994:	687b      	ldr	r3, [r7, #4]
 800f996:	681b      	ldr	r3, [r3, #0]
 800f998:	430a      	orrs	r2, r1
 800f99a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800f99c:	687b      	ldr	r3, [r7, #4]
 800f99e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f9a0:	f003 0302 	and.w	r3, r3, #2
 800f9a4:	2b00      	cmp	r3, #0
 800f9a6:	d00a      	beq.n	800f9be <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800f9a8:	687b      	ldr	r3, [r7, #4]
 800f9aa:	681b      	ldr	r3, [r3, #0]
 800f9ac:	685b      	ldr	r3, [r3, #4]
 800f9ae:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800f9b2:	687b      	ldr	r3, [r7, #4]
 800f9b4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800f9b6:	687b      	ldr	r3, [r7, #4]
 800f9b8:	681b      	ldr	r3, [r3, #0]
 800f9ba:	430a      	orrs	r2, r1
 800f9bc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800f9be:	687b      	ldr	r3, [r7, #4]
 800f9c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f9c2:	f003 0304 	and.w	r3, r3, #4
 800f9c6:	2b00      	cmp	r3, #0
 800f9c8:	d00a      	beq.n	800f9e0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800f9ca:	687b      	ldr	r3, [r7, #4]
 800f9cc:	681b      	ldr	r3, [r3, #0]
 800f9ce:	685b      	ldr	r3, [r3, #4]
 800f9d0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800f9d4:	687b      	ldr	r3, [r7, #4]
 800f9d6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800f9d8:	687b      	ldr	r3, [r7, #4]
 800f9da:	681b      	ldr	r3, [r3, #0]
 800f9dc:	430a      	orrs	r2, r1
 800f9de:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800f9e0:	687b      	ldr	r3, [r7, #4]
 800f9e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f9e4:	f003 0310 	and.w	r3, r3, #16
 800f9e8:	2b00      	cmp	r3, #0
 800f9ea:	d00a      	beq.n	800fa02 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800f9ec:	687b      	ldr	r3, [r7, #4]
 800f9ee:	681b      	ldr	r3, [r3, #0]
 800f9f0:	689b      	ldr	r3, [r3, #8]
 800f9f2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800f9f6:	687b      	ldr	r3, [r7, #4]
 800f9f8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800f9fa:	687b      	ldr	r3, [r7, #4]
 800f9fc:	681b      	ldr	r3, [r3, #0]
 800f9fe:	430a      	orrs	r2, r1
 800fa00:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800fa02:	687b      	ldr	r3, [r7, #4]
 800fa04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fa06:	f003 0320 	and.w	r3, r3, #32
 800fa0a:	2b00      	cmp	r3, #0
 800fa0c:	d00a      	beq.n	800fa24 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800fa0e:	687b      	ldr	r3, [r7, #4]
 800fa10:	681b      	ldr	r3, [r3, #0]
 800fa12:	689b      	ldr	r3, [r3, #8]
 800fa14:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800fa18:	687b      	ldr	r3, [r7, #4]
 800fa1a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800fa1c:	687b      	ldr	r3, [r7, #4]
 800fa1e:	681b      	ldr	r3, [r3, #0]
 800fa20:	430a      	orrs	r2, r1
 800fa22:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800fa24:	687b      	ldr	r3, [r7, #4]
 800fa26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fa28:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fa2c:	2b00      	cmp	r3, #0
 800fa2e:	d01a      	beq.n	800fa66 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800fa30:	687b      	ldr	r3, [r7, #4]
 800fa32:	681b      	ldr	r3, [r3, #0]
 800fa34:	685b      	ldr	r3, [r3, #4]
 800fa36:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800fa3a:	687b      	ldr	r3, [r7, #4]
 800fa3c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800fa3e:	687b      	ldr	r3, [r7, #4]
 800fa40:	681b      	ldr	r3, [r3, #0]
 800fa42:	430a      	orrs	r2, r1
 800fa44:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800fa46:	687b      	ldr	r3, [r7, #4]
 800fa48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800fa4a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800fa4e:	d10a      	bne.n	800fa66 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800fa50:	687b      	ldr	r3, [r7, #4]
 800fa52:	681b      	ldr	r3, [r3, #0]
 800fa54:	685b      	ldr	r3, [r3, #4]
 800fa56:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800fa5a:	687b      	ldr	r3, [r7, #4]
 800fa5c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800fa5e:	687b      	ldr	r3, [r7, #4]
 800fa60:	681b      	ldr	r3, [r3, #0]
 800fa62:	430a      	orrs	r2, r1
 800fa64:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800fa66:	687b      	ldr	r3, [r7, #4]
 800fa68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fa6a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800fa6e:	2b00      	cmp	r3, #0
 800fa70:	d00a      	beq.n	800fa88 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800fa72:	687b      	ldr	r3, [r7, #4]
 800fa74:	681b      	ldr	r3, [r3, #0]
 800fa76:	685b      	ldr	r3, [r3, #4]
 800fa78:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800fa7c:	687b      	ldr	r3, [r7, #4]
 800fa7e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800fa80:	687b      	ldr	r3, [r7, #4]
 800fa82:	681b      	ldr	r3, [r3, #0]
 800fa84:	430a      	orrs	r2, r1
 800fa86:	605a      	str	r2, [r3, #4]
  }
}
 800fa88:	bf00      	nop
 800fa8a:	370c      	adds	r7, #12
 800fa8c:	46bd      	mov	sp, r7
 800fa8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa92:	4770      	bx	lr

0800fa94 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800fa94:	b580      	push	{r7, lr}
 800fa96:	b098      	sub	sp, #96	@ 0x60
 800fa98:	af02      	add	r7, sp, #8
 800fa9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800fa9c:	687b      	ldr	r3, [r7, #4]
 800fa9e:	2200      	movs	r2, #0
 800faa0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800faa4:	f7f2 ffec 	bl	8002a80 <HAL_GetTick>
 800faa8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800faaa:	687b      	ldr	r3, [r7, #4]
 800faac:	681b      	ldr	r3, [r3, #0]
 800faae:	681b      	ldr	r3, [r3, #0]
 800fab0:	f003 0308 	and.w	r3, r3, #8
 800fab4:	2b08      	cmp	r3, #8
 800fab6:	d12f      	bne.n	800fb18 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800fab8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800fabc:	9300      	str	r3, [sp, #0]
 800fabe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800fac0:	2200      	movs	r2, #0
 800fac2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800fac6:	6878      	ldr	r0, [r7, #4]
 800fac8:	f000 f88e 	bl	800fbe8 <UART_WaitOnFlagUntilTimeout>
 800facc:	4603      	mov	r3, r0
 800face:	2b00      	cmp	r3, #0
 800fad0:	d022      	beq.n	800fb18 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800fad2:	687b      	ldr	r3, [r7, #4]
 800fad4:	681b      	ldr	r3, [r3, #0]
 800fad6:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fad8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fada:	e853 3f00 	ldrex	r3, [r3]
 800fade:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800fae0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fae2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800fae6:	653b      	str	r3, [r7, #80]	@ 0x50
 800fae8:	687b      	ldr	r3, [r7, #4]
 800faea:	681b      	ldr	r3, [r3, #0]
 800faec:	461a      	mov	r2, r3
 800faee:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800faf0:	647b      	str	r3, [r7, #68]	@ 0x44
 800faf2:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800faf4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800faf6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800faf8:	e841 2300 	strex	r3, r2, [r1]
 800fafc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800fafe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fb00:	2b00      	cmp	r3, #0
 800fb02:	d1e6      	bne.n	800fad2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800fb04:	687b      	ldr	r3, [r7, #4]
 800fb06:	2220      	movs	r2, #32
 800fb08:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800fb0c:	687b      	ldr	r3, [r7, #4]
 800fb0e:	2200      	movs	r2, #0
 800fb10:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800fb14:	2303      	movs	r3, #3
 800fb16:	e063      	b.n	800fbe0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800fb18:	687b      	ldr	r3, [r7, #4]
 800fb1a:	681b      	ldr	r3, [r3, #0]
 800fb1c:	681b      	ldr	r3, [r3, #0]
 800fb1e:	f003 0304 	and.w	r3, r3, #4
 800fb22:	2b04      	cmp	r3, #4
 800fb24:	d149      	bne.n	800fbba <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800fb26:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800fb2a:	9300      	str	r3, [sp, #0]
 800fb2c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800fb2e:	2200      	movs	r2, #0
 800fb30:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800fb34:	6878      	ldr	r0, [r7, #4]
 800fb36:	f000 f857 	bl	800fbe8 <UART_WaitOnFlagUntilTimeout>
 800fb3a:	4603      	mov	r3, r0
 800fb3c:	2b00      	cmp	r3, #0
 800fb3e:	d03c      	beq.n	800fbba <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800fb40:	687b      	ldr	r3, [r7, #4]
 800fb42:	681b      	ldr	r3, [r3, #0]
 800fb44:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fb46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fb48:	e853 3f00 	ldrex	r3, [r3]
 800fb4c:	623b      	str	r3, [r7, #32]
   return(result);
 800fb4e:	6a3b      	ldr	r3, [r7, #32]
 800fb50:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800fb54:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800fb56:	687b      	ldr	r3, [r7, #4]
 800fb58:	681b      	ldr	r3, [r3, #0]
 800fb5a:	461a      	mov	r2, r3
 800fb5c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800fb5e:	633b      	str	r3, [r7, #48]	@ 0x30
 800fb60:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fb62:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800fb64:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fb66:	e841 2300 	strex	r3, r2, [r1]
 800fb6a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800fb6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fb6e:	2b00      	cmp	r3, #0
 800fb70:	d1e6      	bne.n	800fb40 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800fb72:	687b      	ldr	r3, [r7, #4]
 800fb74:	681b      	ldr	r3, [r3, #0]
 800fb76:	3308      	adds	r3, #8
 800fb78:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fb7a:	693b      	ldr	r3, [r7, #16]
 800fb7c:	e853 3f00 	ldrex	r3, [r3]
 800fb80:	60fb      	str	r3, [r7, #12]
   return(result);
 800fb82:	68fb      	ldr	r3, [r7, #12]
 800fb84:	f023 0301 	bic.w	r3, r3, #1
 800fb88:	64bb      	str	r3, [r7, #72]	@ 0x48
 800fb8a:	687b      	ldr	r3, [r7, #4]
 800fb8c:	681b      	ldr	r3, [r3, #0]
 800fb8e:	3308      	adds	r3, #8
 800fb90:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800fb92:	61fa      	str	r2, [r7, #28]
 800fb94:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fb96:	69b9      	ldr	r1, [r7, #24]
 800fb98:	69fa      	ldr	r2, [r7, #28]
 800fb9a:	e841 2300 	strex	r3, r2, [r1]
 800fb9e:	617b      	str	r3, [r7, #20]
   return(result);
 800fba0:	697b      	ldr	r3, [r7, #20]
 800fba2:	2b00      	cmp	r3, #0
 800fba4:	d1e5      	bne.n	800fb72 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800fba6:	687b      	ldr	r3, [r7, #4]
 800fba8:	2220      	movs	r2, #32
 800fbaa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800fbae:	687b      	ldr	r3, [r7, #4]
 800fbb0:	2200      	movs	r2, #0
 800fbb2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800fbb6:	2303      	movs	r3, #3
 800fbb8:	e012      	b.n	800fbe0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800fbba:	687b      	ldr	r3, [r7, #4]
 800fbbc:	2220      	movs	r2, #32
 800fbbe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800fbc2:	687b      	ldr	r3, [r7, #4]
 800fbc4:	2220      	movs	r2, #32
 800fbc6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fbca:	687b      	ldr	r3, [r7, #4]
 800fbcc:	2200      	movs	r2, #0
 800fbce:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800fbd0:	687b      	ldr	r3, [r7, #4]
 800fbd2:	2200      	movs	r2, #0
 800fbd4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800fbd6:	687b      	ldr	r3, [r7, #4]
 800fbd8:	2200      	movs	r2, #0
 800fbda:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800fbde:	2300      	movs	r3, #0
}
 800fbe0:	4618      	mov	r0, r3
 800fbe2:	3758      	adds	r7, #88	@ 0x58
 800fbe4:	46bd      	mov	sp, r7
 800fbe6:	bd80      	pop	{r7, pc}

0800fbe8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800fbe8:	b580      	push	{r7, lr}
 800fbea:	b084      	sub	sp, #16
 800fbec:	af00      	add	r7, sp, #0
 800fbee:	60f8      	str	r0, [r7, #12]
 800fbf0:	60b9      	str	r1, [r7, #8]
 800fbf2:	603b      	str	r3, [r7, #0]
 800fbf4:	4613      	mov	r3, r2
 800fbf6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800fbf8:	e04f      	b.n	800fc9a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800fbfa:	69bb      	ldr	r3, [r7, #24]
 800fbfc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fc00:	d04b      	beq.n	800fc9a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800fc02:	f7f2 ff3d 	bl	8002a80 <HAL_GetTick>
 800fc06:	4602      	mov	r2, r0
 800fc08:	683b      	ldr	r3, [r7, #0]
 800fc0a:	1ad3      	subs	r3, r2, r3
 800fc0c:	69ba      	ldr	r2, [r7, #24]
 800fc0e:	429a      	cmp	r2, r3
 800fc10:	d302      	bcc.n	800fc18 <UART_WaitOnFlagUntilTimeout+0x30>
 800fc12:	69bb      	ldr	r3, [r7, #24]
 800fc14:	2b00      	cmp	r3, #0
 800fc16:	d101      	bne.n	800fc1c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800fc18:	2303      	movs	r3, #3
 800fc1a:	e04e      	b.n	800fcba <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800fc1c:	68fb      	ldr	r3, [r7, #12]
 800fc1e:	681b      	ldr	r3, [r3, #0]
 800fc20:	681b      	ldr	r3, [r3, #0]
 800fc22:	f003 0304 	and.w	r3, r3, #4
 800fc26:	2b00      	cmp	r3, #0
 800fc28:	d037      	beq.n	800fc9a <UART_WaitOnFlagUntilTimeout+0xb2>
 800fc2a:	68bb      	ldr	r3, [r7, #8]
 800fc2c:	2b80      	cmp	r3, #128	@ 0x80
 800fc2e:	d034      	beq.n	800fc9a <UART_WaitOnFlagUntilTimeout+0xb2>
 800fc30:	68bb      	ldr	r3, [r7, #8]
 800fc32:	2b40      	cmp	r3, #64	@ 0x40
 800fc34:	d031      	beq.n	800fc9a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800fc36:	68fb      	ldr	r3, [r7, #12]
 800fc38:	681b      	ldr	r3, [r3, #0]
 800fc3a:	69db      	ldr	r3, [r3, #28]
 800fc3c:	f003 0308 	and.w	r3, r3, #8
 800fc40:	2b08      	cmp	r3, #8
 800fc42:	d110      	bne.n	800fc66 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800fc44:	68fb      	ldr	r3, [r7, #12]
 800fc46:	681b      	ldr	r3, [r3, #0]
 800fc48:	2208      	movs	r2, #8
 800fc4a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800fc4c:	68f8      	ldr	r0, [r7, #12]
 800fc4e:	f000 f839 	bl	800fcc4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800fc52:	68fb      	ldr	r3, [r7, #12]
 800fc54:	2208      	movs	r2, #8
 800fc56:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800fc5a:	68fb      	ldr	r3, [r7, #12]
 800fc5c:	2200      	movs	r2, #0
 800fc5e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800fc62:	2301      	movs	r3, #1
 800fc64:	e029      	b.n	800fcba <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800fc66:	68fb      	ldr	r3, [r7, #12]
 800fc68:	681b      	ldr	r3, [r3, #0]
 800fc6a:	69db      	ldr	r3, [r3, #28]
 800fc6c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800fc70:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800fc74:	d111      	bne.n	800fc9a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800fc76:	68fb      	ldr	r3, [r7, #12]
 800fc78:	681b      	ldr	r3, [r3, #0]
 800fc7a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800fc7e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800fc80:	68f8      	ldr	r0, [r7, #12]
 800fc82:	f000 f81f 	bl	800fcc4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800fc86:	68fb      	ldr	r3, [r7, #12]
 800fc88:	2220      	movs	r2, #32
 800fc8a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800fc8e:	68fb      	ldr	r3, [r7, #12]
 800fc90:	2200      	movs	r2, #0
 800fc92:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800fc96:	2303      	movs	r3, #3
 800fc98:	e00f      	b.n	800fcba <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800fc9a:	68fb      	ldr	r3, [r7, #12]
 800fc9c:	681b      	ldr	r3, [r3, #0]
 800fc9e:	69da      	ldr	r2, [r3, #28]
 800fca0:	68bb      	ldr	r3, [r7, #8]
 800fca2:	4013      	ands	r3, r2
 800fca4:	68ba      	ldr	r2, [r7, #8]
 800fca6:	429a      	cmp	r2, r3
 800fca8:	bf0c      	ite	eq
 800fcaa:	2301      	moveq	r3, #1
 800fcac:	2300      	movne	r3, #0
 800fcae:	b2db      	uxtb	r3, r3
 800fcb0:	461a      	mov	r2, r3
 800fcb2:	79fb      	ldrb	r3, [r7, #7]
 800fcb4:	429a      	cmp	r2, r3
 800fcb6:	d0a0      	beq.n	800fbfa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800fcb8:	2300      	movs	r3, #0
}
 800fcba:	4618      	mov	r0, r3
 800fcbc:	3710      	adds	r7, #16
 800fcbe:	46bd      	mov	sp, r7
 800fcc0:	bd80      	pop	{r7, pc}
	...

0800fcc4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800fcc4:	b480      	push	{r7}
 800fcc6:	b095      	sub	sp, #84	@ 0x54
 800fcc8:	af00      	add	r7, sp, #0
 800fcca:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800fccc:	687b      	ldr	r3, [r7, #4]
 800fcce:	681b      	ldr	r3, [r3, #0]
 800fcd0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fcd2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fcd4:	e853 3f00 	ldrex	r3, [r3]
 800fcd8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800fcda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fcdc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800fce0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800fce2:	687b      	ldr	r3, [r7, #4]
 800fce4:	681b      	ldr	r3, [r3, #0]
 800fce6:	461a      	mov	r2, r3
 800fce8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800fcea:	643b      	str	r3, [r7, #64]	@ 0x40
 800fcec:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fcee:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800fcf0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800fcf2:	e841 2300 	strex	r3, r2, [r1]
 800fcf6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800fcf8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fcfa:	2b00      	cmp	r3, #0
 800fcfc:	d1e6      	bne.n	800fccc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800fcfe:	687b      	ldr	r3, [r7, #4]
 800fd00:	681b      	ldr	r3, [r3, #0]
 800fd02:	3308      	adds	r3, #8
 800fd04:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fd06:	6a3b      	ldr	r3, [r7, #32]
 800fd08:	e853 3f00 	ldrex	r3, [r3]
 800fd0c:	61fb      	str	r3, [r7, #28]
   return(result);
 800fd0e:	69fa      	ldr	r2, [r7, #28]
 800fd10:	4b1e      	ldr	r3, [pc, #120]	@ (800fd8c <UART_EndRxTransfer+0xc8>)
 800fd12:	4013      	ands	r3, r2
 800fd14:	64bb      	str	r3, [r7, #72]	@ 0x48
 800fd16:	687b      	ldr	r3, [r7, #4]
 800fd18:	681b      	ldr	r3, [r3, #0]
 800fd1a:	3308      	adds	r3, #8
 800fd1c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800fd1e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800fd20:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fd22:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800fd24:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800fd26:	e841 2300 	strex	r3, r2, [r1]
 800fd2a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800fd2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fd2e:	2b00      	cmp	r3, #0
 800fd30:	d1e5      	bne.n	800fcfe <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800fd32:	687b      	ldr	r3, [r7, #4]
 800fd34:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fd36:	2b01      	cmp	r3, #1
 800fd38:	d118      	bne.n	800fd6c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800fd3a:	687b      	ldr	r3, [r7, #4]
 800fd3c:	681b      	ldr	r3, [r3, #0]
 800fd3e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fd40:	68fb      	ldr	r3, [r7, #12]
 800fd42:	e853 3f00 	ldrex	r3, [r3]
 800fd46:	60bb      	str	r3, [r7, #8]
   return(result);
 800fd48:	68bb      	ldr	r3, [r7, #8]
 800fd4a:	f023 0310 	bic.w	r3, r3, #16
 800fd4e:	647b      	str	r3, [r7, #68]	@ 0x44
 800fd50:	687b      	ldr	r3, [r7, #4]
 800fd52:	681b      	ldr	r3, [r3, #0]
 800fd54:	461a      	mov	r2, r3
 800fd56:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800fd58:	61bb      	str	r3, [r7, #24]
 800fd5a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fd5c:	6979      	ldr	r1, [r7, #20]
 800fd5e:	69ba      	ldr	r2, [r7, #24]
 800fd60:	e841 2300 	strex	r3, r2, [r1]
 800fd64:	613b      	str	r3, [r7, #16]
   return(result);
 800fd66:	693b      	ldr	r3, [r7, #16]
 800fd68:	2b00      	cmp	r3, #0
 800fd6a:	d1e6      	bne.n	800fd3a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800fd6c:	687b      	ldr	r3, [r7, #4]
 800fd6e:	2220      	movs	r2, #32
 800fd70:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fd74:	687b      	ldr	r3, [r7, #4]
 800fd76:	2200      	movs	r2, #0
 800fd78:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800fd7a:	687b      	ldr	r3, [r7, #4]
 800fd7c:	2200      	movs	r2, #0
 800fd7e:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800fd80:	bf00      	nop
 800fd82:	3754      	adds	r7, #84	@ 0x54
 800fd84:	46bd      	mov	sp, r7
 800fd86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd8a:	4770      	bx	lr
 800fd8c:	effffffe 	.word	0xeffffffe

0800fd90 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800fd90:	b480      	push	{r7}
 800fd92:	b085      	sub	sp, #20
 800fd94:	af00      	add	r7, sp, #0
 800fd96:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800fd98:	687b      	ldr	r3, [r7, #4]
 800fd9a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800fd9e:	2b01      	cmp	r3, #1
 800fda0:	d101      	bne.n	800fda6 <HAL_UARTEx_DisableFifoMode+0x16>
 800fda2:	2302      	movs	r3, #2
 800fda4:	e027      	b.n	800fdf6 <HAL_UARTEx_DisableFifoMode+0x66>
 800fda6:	687b      	ldr	r3, [r7, #4]
 800fda8:	2201      	movs	r2, #1
 800fdaa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800fdae:	687b      	ldr	r3, [r7, #4]
 800fdb0:	2224      	movs	r2, #36	@ 0x24
 800fdb2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800fdb6:	687b      	ldr	r3, [r7, #4]
 800fdb8:	681b      	ldr	r3, [r3, #0]
 800fdba:	681b      	ldr	r3, [r3, #0]
 800fdbc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800fdbe:	687b      	ldr	r3, [r7, #4]
 800fdc0:	681b      	ldr	r3, [r3, #0]
 800fdc2:	681a      	ldr	r2, [r3, #0]
 800fdc4:	687b      	ldr	r3, [r7, #4]
 800fdc6:	681b      	ldr	r3, [r3, #0]
 800fdc8:	f022 0201 	bic.w	r2, r2, #1
 800fdcc:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800fdce:	68fb      	ldr	r3, [r7, #12]
 800fdd0:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800fdd4:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800fdd6:	687b      	ldr	r3, [r7, #4]
 800fdd8:	2200      	movs	r2, #0
 800fdda:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800fddc:	687b      	ldr	r3, [r7, #4]
 800fdde:	681b      	ldr	r3, [r3, #0]
 800fde0:	68fa      	ldr	r2, [r7, #12]
 800fde2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800fde4:	687b      	ldr	r3, [r7, #4]
 800fde6:	2220      	movs	r2, #32
 800fde8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800fdec:	687b      	ldr	r3, [r7, #4]
 800fdee:	2200      	movs	r2, #0
 800fdf0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800fdf4:	2300      	movs	r3, #0
}
 800fdf6:	4618      	mov	r0, r3
 800fdf8:	3714      	adds	r7, #20
 800fdfa:	46bd      	mov	sp, r7
 800fdfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe00:	4770      	bx	lr

0800fe02 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800fe02:	b580      	push	{r7, lr}
 800fe04:	b084      	sub	sp, #16
 800fe06:	af00      	add	r7, sp, #0
 800fe08:	6078      	str	r0, [r7, #4]
 800fe0a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800fe0c:	687b      	ldr	r3, [r7, #4]
 800fe0e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800fe12:	2b01      	cmp	r3, #1
 800fe14:	d101      	bne.n	800fe1a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800fe16:	2302      	movs	r3, #2
 800fe18:	e02d      	b.n	800fe76 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800fe1a:	687b      	ldr	r3, [r7, #4]
 800fe1c:	2201      	movs	r2, #1
 800fe1e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800fe22:	687b      	ldr	r3, [r7, #4]
 800fe24:	2224      	movs	r2, #36	@ 0x24
 800fe26:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800fe2a:	687b      	ldr	r3, [r7, #4]
 800fe2c:	681b      	ldr	r3, [r3, #0]
 800fe2e:	681b      	ldr	r3, [r3, #0]
 800fe30:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800fe32:	687b      	ldr	r3, [r7, #4]
 800fe34:	681b      	ldr	r3, [r3, #0]
 800fe36:	681a      	ldr	r2, [r3, #0]
 800fe38:	687b      	ldr	r3, [r7, #4]
 800fe3a:	681b      	ldr	r3, [r3, #0]
 800fe3c:	f022 0201 	bic.w	r2, r2, #1
 800fe40:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800fe42:	687b      	ldr	r3, [r7, #4]
 800fe44:	681b      	ldr	r3, [r3, #0]
 800fe46:	689b      	ldr	r3, [r3, #8]
 800fe48:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800fe4c:	687b      	ldr	r3, [r7, #4]
 800fe4e:	681b      	ldr	r3, [r3, #0]
 800fe50:	683a      	ldr	r2, [r7, #0]
 800fe52:	430a      	orrs	r2, r1
 800fe54:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800fe56:	6878      	ldr	r0, [r7, #4]
 800fe58:	f000 f850 	bl	800fefc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800fe5c:	687b      	ldr	r3, [r7, #4]
 800fe5e:	681b      	ldr	r3, [r3, #0]
 800fe60:	68fa      	ldr	r2, [r7, #12]
 800fe62:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800fe64:	687b      	ldr	r3, [r7, #4]
 800fe66:	2220      	movs	r2, #32
 800fe68:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800fe6c:	687b      	ldr	r3, [r7, #4]
 800fe6e:	2200      	movs	r2, #0
 800fe70:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800fe74:	2300      	movs	r3, #0
}
 800fe76:	4618      	mov	r0, r3
 800fe78:	3710      	adds	r7, #16
 800fe7a:	46bd      	mov	sp, r7
 800fe7c:	bd80      	pop	{r7, pc}

0800fe7e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800fe7e:	b580      	push	{r7, lr}
 800fe80:	b084      	sub	sp, #16
 800fe82:	af00      	add	r7, sp, #0
 800fe84:	6078      	str	r0, [r7, #4]
 800fe86:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800fe88:	687b      	ldr	r3, [r7, #4]
 800fe8a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800fe8e:	2b01      	cmp	r3, #1
 800fe90:	d101      	bne.n	800fe96 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800fe92:	2302      	movs	r3, #2
 800fe94:	e02d      	b.n	800fef2 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800fe96:	687b      	ldr	r3, [r7, #4]
 800fe98:	2201      	movs	r2, #1
 800fe9a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800fe9e:	687b      	ldr	r3, [r7, #4]
 800fea0:	2224      	movs	r2, #36	@ 0x24
 800fea2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800fea6:	687b      	ldr	r3, [r7, #4]
 800fea8:	681b      	ldr	r3, [r3, #0]
 800feaa:	681b      	ldr	r3, [r3, #0]
 800feac:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800feae:	687b      	ldr	r3, [r7, #4]
 800feb0:	681b      	ldr	r3, [r3, #0]
 800feb2:	681a      	ldr	r2, [r3, #0]
 800feb4:	687b      	ldr	r3, [r7, #4]
 800feb6:	681b      	ldr	r3, [r3, #0]
 800feb8:	f022 0201 	bic.w	r2, r2, #1
 800febc:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800febe:	687b      	ldr	r3, [r7, #4]
 800fec0:	681b      	ldr	r3, [r3, #0]
 800fec2:	689b      	ldr	r3, [r3, #8]
 800fec4:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800fec8:	687b      	ldr	r3, [r7, #4]
 800feca:	681b      	ldr	r3, [r3, #0]
 800fecc:	683a      	ldr	r2, [r7, #0]
 800fece:	430a      	orrs	r2, r1
 800fed0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800fed2:	6878      	ldr	r0, [r7, #4]
 800fed4:	f000 f812 	bl	800fefc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800fed8:	687b      	ldr	r3, [r7, #4]
 800feda:	681b      	ldr	r3, [r3, #0]
 800fedc:	68fa      	ldr	r2, [r7, #12]
 800fede:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800fee0:	687b      	ldr	r3, [r7, #4]
 800fee2:	2220      	movs	r2, #32
 800fee4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800fee8:	687b      	ldr	r3, [r7, #4]
 800feea:	2200      	movs	r2, #0
 800feec:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800fef0:	2300      	movs	r3, #0
}
 800fef2:	4618      	mov	r0, r3
 800fef4:	3710      	adds	r7, #16
 800fef6:	46bd      	mov	sp, r7
 800fef8:	bd80      	pop	{r7, pc}
	...

0800fefc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800fefc:	b480      	push	{r7}
 800fefe:	b085      	sub	sp, #20
 800ff00:	af00      	add	r7, sp, #0
 800ff02:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800ff04:	687b      	ldr	r3, [r7, #4]
 800ff06:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ff08:	2b00      	cmp	r3, #0
 800ff0a:	d108      	bne.n	800ff1e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800ff0c:	687b      	ldr	r3, [r7, #4]
 800ff0e:	2201      	movs	r2, #1
 800ff10:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800ff14:	687b      	ldr	r3, [r7, #4]
 800ff16:	2201      	movs	r2, #1
 800ff18:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800ff1c:	e031      	b.n	800ff82 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800ff1e:	2310      	movs	r3, #16
 800ff20:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800ff22:	2310      	movs	r3, #16
 800ff24:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800ff26:	687b      	ldr	r3, [r7, #4]
 800ff28:	681b      	ldr	r3, [r3, #0]
 800ff2a:	689b      	ldr	r3, [r3, #8]
 800ff2c:	0e5b      	lsrs	r3, r3, #25
 800ff2e:	b2db      	uxtb	r3, r3
 800ff30:	f003 0307 	and.w	r3, r3, #7
 800ff34:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800ff36:	687b      	ldr	r3, [r7, #4]
 800ff38:	681b      	ldr	r3, [r3, #0]
 800ff3a:	689b      	ldr	r3, [r3, #8]
 800ff3c:	0f5b      	lsrs	r3, r3, #29
 800ff3e:	b2db      	uxtb	r3, r3
 800ff40:	f003 0307 	and.w	r3, r3, #7
 800ff44:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ff46:	7bbb      	ldrb	r3, [r7, #14]
 800ff48:	7b3a      	ldrb	r2, [r7, #12]
 800ff4a:	4911      	ldr	r1, [pc, #68]	@ (800ff90 <UARTEx_SetNbDataToProcess+0x94>)
 800ff4c:	5c8a      	ldrb	r2, [r1, r2]
 800ff4e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800ff52:	7b3a      	ldrb	r2, [r7, #12]
 800ff54:	490f      	ldr	r1, [pc, #60]	@ (800ff94 <UARTEx_SetNbDataToProcess+0x98>)
 800ff56:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ff58:	fb93 f3f2 	sdiv	r3, r3, r2
 800ff5c:	b29a      	uxth	r2, r3
 800ff5e:	687b      	ldr	r3, [r7, #4]
 800ff60:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ff64:	7bfb      	ldrb	r3, [r7, #15]
 800ff66:	7b7a      	ldrb	r2, [r7, #13]
 800ff68:	4909      	ldr	r1, [pc, #36]	@ (800ff90 <UARTEx_SetNbDataToProcess+0x94>)
 800ff6a:	5c8a      	ldrb	r2, [r1, r2]
 800ff6c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800ff70:	7b7a      	ldrb	r2, [r7, #13]
 800ff72:	4908      	ldr	r1, [pc, #32]	@ (800ff94 <UARTEx_SetNbDataToProcess+0x98>)
 800ff74:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ff76:	fb93 f3f2 	sdiv	r3, r3, r2
 800ff7a:	b29a      	uxth	r2, r3
 800ff7c:	687b      	ldr	r3, [r7, #4]
 800ff7e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800ff82:	bf00      	nop
 800ff84:	3714      	adds	r7, #20
 800ff86:	46bd      	mov	sp, r7
 800ff88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff8c:	4770      	bx	lr
 800ff8e:	bf00      	nop
 800ff90:	08011cec 	.word	0x08011cec
 800ff94:	08011cf4 	.word	0x08011cf4

0800ff98 <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 800ff98:	b084      	sub	sp, #16
 800ff9a:	b480      	push	{r7}
 800ff9c:	b085      	sub	sp, #20
 800ff9e:	af00      	add	r7, sp, #0
 800ffa0:	6078      	str	r0, [r7, #4]
 800ffa2:	f107 001c 	add.w	r0, r7, #28
 800ffa6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800ffaa:	2300      	movs	r3, #0
 800ffac:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));

  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           | \
 800ffae:	69fa      	ldr	r2, [r7, #28]
             Init.ClockPowerSave      | \
 800ffb0:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           | \
 800ffb2:	431a      	orrs	r2, r3
             Init.BusWide             | \
 800ffb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockPowerSave      | \
 800ffb6:	431a      	orrs	r2, r3
             Init.HardwareFlowControl | \
 800ffb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.BusWide             | \
 800ffba:	431a      	orrs	r2, r3
             Init.ClockDiv
 800ffbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.HardwareFlowControl | \
 800ffbe:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           | \
 800ffc0:	68fa      	ldr	r2, [r7, #12]
 800ffc2:	4313      	orrs	r3, r2
 800ffc4:	60fb      	str	r3, [r7, #12]
            );

  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 800ffc6:	687b      	ldr	r3, [r7, #4]
 800ffc8:	685a      	ldr	r2, [r3, #4]
 800ffca:	4b07      	ldr	r3, [pc, #28]	@ (800ffe8 <SDMMC_Init+0x50>)
 800ffcc:	4013      	ands	r3, r2
 800ffce:	68fa      	ldr	r2, [r7, #12]
 800ffd0:	431a      	orrs	r2, r3
 800ffd2:	687b      	ldr	r3, [r7, #4]
 800ffd4:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800ffd6:	2300      	movs	r3, #0
}
 800ffd8:	4618      	mov	r0, r3
 800ffda:	3714      	adds	r7, #20
 800ffdc:	46bd      	mov	sp, r7
 800ffde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffe2:	b004      	add	sp, #16
 800ffe4:	4770      	bx	lr
 800ffe6:	bf00      	nop
 800ffe8:	ffc02c00 	.word	0xffc02c00

0800ffec <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling)
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
 800ffec:	b480      	push	{r7}
 800ffee:	b083      	sub	sp, #12
 800fff0:	af00      	add	r7, sp, #0
 800fff2:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */
  return (SDMMCx->FIFO);
 800fff4:	687b      	ldr	r3, [r7, #4]
 800fff6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 800fffa:	4618      	mov	r0, r3
 800fffc:	370c      	adds	r7, #12
 800fffe:	46bd      	mov	sp, r7
 8010000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010004:	4770      	bx	lr

08010006 <SDMMC_WriteFIFO>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData)
{
 8010006:	b480      	push	{r7}
 8010008:	b083      	sub	sp, #12
 801000a:	af00      	add	r7, sp, #0
 801000c:	6078      	str	r0, [r7, #4]
 801000e:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */
  SDMMCx->FIFO = *pWriteData;
 8010010:	683b      	ldr	r3, [r7, #0]
 8010012:	681a      	ldr	r2, [r3, #0]
 8010014:	687b      	ldr	r3, [r7, #4]
 8010016:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 801001a:	2300      	movs	r3, #0
}
 801001c:	4618      	mov	r0, r3
 801001e:	370c      	adds	r7, #12
 8010020:	46bd      	mov	sp, r7
 8010022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010026:	4770      	bx	lr

08010028 <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{
 8010028:	b480      	push	{r7}
 801002a:	b083      	sub	sp, #12
 801002c:	af00      	add	r7, sp, #0
 801002e:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */
  SDMMCx->POWER |= SDMMC_POWER_PWRCTRL;
 8010030:	687b      	ldr	r3, [r7, #4]
 8010032:	681b      	ldr	r3, [r3, #0]
 8010034:	f043 0203 	orr.w	r2, r3, #3
 8010038:	687b      	ldr	r3, [r7, #4]
 801003a:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 801003c:	2300      	movs	r3, #0
}
 801003e:	4618      	mov	r0, r3
 8010040:	370c      	adds	r7, #12
 8010042:	46bd      	mov	sp, r7
 8010044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010048:	4770      	bx	lr

0801004a <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)
{
 801004a:	b480      	push	{r7}
 801004c:	b083      	sub	sp, #12
 801004e:	af00      	add	r7, sp, #0
 8010050:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 8010052:	687b      	ldr	r3, [r7, #4]
 8010054:	681b      	ldr	r3, [r3, #0]
 8010056:	f003 0303 	and.w	r3, r3, #3
}
 801005a:	4618      	mov	r0, r3
 801005c:	370c      	adds	r7, #12
 801005e:	46bd      	mov	sp, r7
 8010060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010064:	4770      	bx	lr
	...

08010068 <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 8010068:	b480      	push	{r7}
 801006a:	b085      	sub	sp, #20
 801006c:	af00      	add	r7, sp, #0
 801006e:	6078      	str	r0, [r7, #4]
 8010070:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8010072:	2300      	movs	r3, #0
 8010074:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 8010076:	683b      	ldr	r3, [r7, #0]
 8010078:	681a      	ldr	r2, [r3, #0]
 801007a:	687b      	ldr	r3, [r7, #4]
 801007c:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 801007e:	683b      	ldr	r3, [r7, #0]
 8010080:	685a      	ldr	r2, [r3, #4]
                       Command->Response         | \
 8010082:	683b      	ldr	r3, [r7, #0]
 8010084:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 8010086:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt | \
 8010088:	683b      	ldr	r3, [r7, #0]
 801008a:	68db      	ldr	r3, [r3, #12]
                       Command->Response         | \
 801008c:	431a      	orrs	r2, r3
                       Command->CPSM);
 801008e:	683b      	ldr	r3, [r7, #0]
 8010090:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt | \
 8010092:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 8010094:	68fa      	ldr	r2, [r7, #12]
 8010096:	4313      	orrs	r3, r2
 8010098:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 801009a:	687b      	ldr	r3, [r7, #4]
 801009c:	68da      	ldr	r2, [r3, #12]
 801009e:	4b06      	ldr	r3, [pc, #24]	@ (80100b8 <SDMMC_SendCommand+0x50>)
 80100a0:	4013      	ands	r3, r2
 80100a2:	68fa      	ldr	r2, [r7, #12]
 80100a4:	431a      	orrs	r2, r3
 80100a6:	687b      	ldr	r3, [r7, #4]
 80100a8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80100aa:	2300      	movs	r3, #0
}
 80100ac:	4618      	mov	r0, r3
 80100ae:	3714      	adds	r7, #20
 80100b0:	46bd      	mov	sp, r7
 80100b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100b6:	4770      	bx	lr
 80100b8:	fffee0c0 	.word	0xfffee0c0

080100bc <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 80100bc:	b480      	push	{r7}
 80100be:	b083      	sub	sp, #12
 80100c0:	af00      	add	r7, sp, #0
 80100c2:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 80100c4:	687b      	ldr	r3, [r7, #4]
 80100c6:	691b      	ldr	r3, [r3, #16]
 80100c8:	b2db      	uxtb	r3, r3
}
 80100ca:	4618      	mov	r0, r3
 80100cc:	370c      	adds	r7, #12
 80100ce:	46bd      	mov	sp, r7
 80100d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100d4:	4770      	bx	lr

080100d6 <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 80100d6:	b480      	push	{r7}
 80100d8:	b085      	sub	sp, #20
 80100da:	af00      	add	r7, sp, #0
 80100dc:	6078      	str	r0, [r7, #4]
 80100de:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));

  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 80100e0:	687b      	ldr	r3, [r7, #4]
 80100e2:	3314      	adds	r3, #20
 80100e4:	461a      	mov	r2, r3
 80100e6:	683b      	ldr	r3, [r7, #0]
 80100e8:	4413      	add	r3, r2
 80100ea:	60fb      	str	r3, [r7, #12]

  return (*(__IO uint32_t *) tmp);
 80100ec:	68fb      	ldr	r3, [r7, #12]
 80100ee:	681b      	ldr	r3, [r3, #0]
}
 80100f0:	4618      	mov	r0, r3
 80100f2:	3714      	adds	r7, #20
 80100f4:	46bd      	mov	sp, r7
 80100f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100fa:	4770      	bx	lr

080100fc <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef *Data)
{
 80100fc:	b480      	push	{r7}
 80100fe:	b085      	sub	sp, #20
 8010100:	af00      	add	r7, sp, #0
 8010102:	6078      	str	r0, [r7, #4]
 8010104:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8010106:	2300      	movs	r3, #0
 8010108:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 801010a:	683b      	ldr	r3, [r7, #0]
 801010c:	681a      	ldr	r2, [r3, #0]
 801010e:	687b      	ldr	r3, [r7, #4]
 8010110:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 8010112:	683b      	ldr	r3, [r7, #0]
 8010114:	685a      	ldr	r2, [r3, #4]
 8010116:	687b      	ldr	r3, [r7, #4]
 8010118:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 801011a:	683b      	ldr	r3, [r7, #0]
 801011c:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   | \
 801011e:	683b      	ldr	r3, [r7, #0]
 8010120:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 8010122:	431a      	orrs	r2, r3
                       Data->TransferMode  | \
 8010124:	683b      	ldr	r3, [r7, #0]
 8010126:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   | \
 8010128:	431a      	orrs	r2, r3
                       Data->DPSM);
 801012a:	683b      	ldr	r3, [r7, #0]
 801012c:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  | \
 801012e:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 8010130:	68fa      	ldr	r2, [r7, #12]
 8010132:	4313      	orrs	r3, r2
 8010134:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8010136:	687b      	ldr	r3, [r7, #4]
 8010138:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801013a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 801013e:	68fb      	ldr	r3, [r7, #12]
 8010140:	431a      	orrs	r2, r3
 8010142:	687b      	ldr	r3, [r7, #4]
 8010144:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8010146:	2300      	movs	r3, #0

}
 8010148:	4618      	mov	r0, r3
 801014a:	3714      	adds	r7, #20
 801014c:	46bd      	mov	sp, r7
 801014e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010152:	4770      	bx	lr

08010154 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 8010154:	b580      	push	{r7, lr}
 8010156:	b088      	sub	sp, #32
 8010158:	af00      	add	r7, sp, #0
 801015a:	6078      	str	r0, [r7, #4]
 801015c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 801015e:	683b      	ldr	r3, [r7, #0]
 8010160:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8010162:	2310      	movs	r3, #16
 8010164:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010166:	f44f 7380 	mov.w	r3, #256	@ 0x100
 801016a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 801016c:	2300      	movs	r3, #0
 801016e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010170:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8010174:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010176:	f107 0308 	add.w	r3, r7, #8
 801017a:	4619      	mov	r1, r3
 801017c:	6878      	ldr	r0, [r7, #4]
 801017e:	f7ff ff73 	bl	8010068 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 8010182:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010186:	2110      	movs	r1, #16
 8010188:	6878      	ldr	r0, [r7, #4]
 801018a:	f000 fa5f 	bl	801064c <SDMMC_GetCmdResp1>
 801018e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010190:	69fb      	ldr	r3, [r7, #28]
}
 8010192:	4618      	mov	r0, r3
 8010194:	3720      	adds	r7, #32
 8010196:	46bd      	mov	sp, r7
 8010198:	bd80      	pop	{r7, pc}

0801019a <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 801019a:	b580      	push	{r7, lr}
 801019c:	b088      	sub	sp, #32
 801019e:	af00      	add	r7, sp, #0
 80101a0:	6078      	str	r0, [r7, #4]
 80101a2:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 80101a4:	683b      	ldr	r3, [r7, #0]
 80101a6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 80101a8:	2311      	movs	r3, #17
 80101aa:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80101ac:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80101b0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80101b2:	2300      	movs	r3, #0
 80101b4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80101b6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80101ba:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80101bc:	f107 0308 	add.w	r3, r7, #8
 80101c0:	4619      	mov	r1, r3
 80101c2:	6878      	ldr	r0, [r7, #4]
 80101c4:	f7ff ff50 	bl	8010068 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 80101c8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80101cc:	2111      	movs	r1, #17
 80101ce:	6878      	ldr	r0, [r7, #4]
 80101d0:	f000 fa3c 	bl	801064c <SDMMC_GetCmdResp1>
 80101d4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80101d6:	69fb      	ldr	r3, [r7, #28]
}
 80101d8:	4618      	mov	r0, r3
 80101da:	3720      	adds	r7, #32
 80101dc:	46bd      	mov	sp, r7
 80101de:	bd80      	pop	{r7, pc}

080101e0 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 80101e0:	b580      	push	{r7, lr}
 80101e2:	b088      	sub	sp, #32
 80101e4:	af00      	add	r7, sp, #0
 80101e6:	6078      	str	r0, [r7, #4]
 80101e8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 80101ea:	683b      	ldr	r3, [r7, #0]
 80101ec:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 80101ee:	2312      	movs	r3, #18
 80101f0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80101f2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80101f6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80101f8:	2300      	movs	r3, #0
 80101fa:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80101fc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8010200:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010202:	f107 0308 	add.w	r3, r7, #8
 8010206:	4619      	mov	r1, r3
 8010208:	6878      	ldr	r0, [r7, #4]
 801020a:	f7ff ff2d 	bl	8010068 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 801020e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010212:	2112      	movs	r1, #18
 8010214:	6878      	ldr	r0, [r7, #4]
 8010216:	f000 fa19 	bl	801064c <SDMMC_GetCmdResp1>
 801021a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801021c:	69fb      	ldr	r3, [r7, #28]
}
 801021e:	4618      	mov	r0, r3
 8010220:	3720      	adds	r7, #32
 8010222:	46bd      	mov	sp, r7
 8010224:	bd80      	pop	{r7, pc}

08010226 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 8010226:	b580      	push	{r7, lr}
 8010228:	b088      	sub	sp, #32
 801022a:	af00      	add	r7, sp, #0
 801022c:	6078      	str	r0, [r7, #4]
 801022e:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8010230:	683b      	ldr	r3, [r7, #0]
 8010232:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8010234:	2318      	movs	r3, #24
 8010236:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010238:	f44f 7380 	mov.w	r3, #256	@ 0x100
 801023c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 801023e:	2300      	movs	r3, #0
 8010240:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010242:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8010246:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010248:	f107 0308 	add.w	r3, r7, #8
 801024c:	4619      	mov	r1, r3
 801024e:	6878      	ldr	r0, [r7, #4]
 8010250:	f7ff ff0a 	bl	8010068 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8010254:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010258:	2118      	movs	r1, #24
 801025a:	6878      	ldr	r0, [r7, #4]
 801025c:	f000 f9f6 	bl	801064c <SDMMC_GetCmdResp1>
 8010260:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010262:	69fb      	ldr	r3, [r7, #28]
}
 8010264:	4618      	mov	r0, r3
 8010266:	3720      	adds	r7, #32
 8010268:	46bd      	mov	sp, r7
 801026a:	bd80      	pop	{r7, pc}

0801026c <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 801026c:	b580      	push	{r7, lr}
 801026e:	b088      	sub	sp, #32
 8010270:	af00      	add	r7, sp, #0
 8010272:	6078      	str	r0, [r7, #4]
 8010274:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8010276:	683b      	ldr	r3, [r7, #0]
 8010278:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 801027a:	2319      	movs	r3, #25
 801027c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 801027e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8010282:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010284:	2300      	movs	r3, #0
 8010286:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010288:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 801028c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801028e:	f107 0308 	add.w	r3, r7, #8
 8010292:	4619      	mov	r1, r3
 8010294:	6878      	ldr	r0, [r7, #4]
 8010296:	f7ff fee7 	bl	8010068 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 801029a:	f241 3288 	movw	r2, #5000	@ 0x1388
 801029e:	2119      	movs	r1, #25
 80102a0:	6878      	ldr	r0, [r7, #4]
 80102a2:	f000 f9d3 	bl	801064c <SDMMC_GetCmdResp1>
 80102a6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80102a8:	69fb      	ldr	r3, [r7, #28]
}
 80102aa:	4618      	mov	r0, r3
 80102ac:	3720      	adds	r7, #32
 80102ae:	46bd      	mov	sp, r7
 80102b0:	bd80      	pop	{r7, pc}
	...

080102b4 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 80102b4:	b580      	push	{r7, lr}
 80102b6:	b088      	sub	sp, #32
 80102b8:	af00      	add	r7, sp, #0
 80102ba:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 80102bc:	2300      	movs	r3, #0
 80102be:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 80102c0:	230c      	movs	r3, #12
 80102c2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80102c4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80102c8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80102ca:	2300      	movs	r3, #0
 80102cc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80102ce:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80102d2:	61bb      	str	r3, [r7, #24]

  __SDMMC_CMDSTOP_ENABLE(SDMMCx);
 80102d4:	687b      	ldr	r3, [r7, #4]
 80102d6:	68db      	ldr	r3, [r3, #12]
 80102d8:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80102dc:	687b      	ldr	r3, [r7, #4]
 80102de:	60da      	str	r2, [r3, #12]
  __SDMMC_CMDTRANS_DISABLE(SDMMCx);
 80102e0:	687b      	ldr	r3, [r7, #4]
 80102e2:	68db      	ldr	r3, [r3, #12]
 80102e4:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 80102e8:	687b      	ldr	r3, [r7, #4]
 80102ea:	60da      	str	r2, [r3, #12]

  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80102ec:	f107 0308 	add.w	r3, r7, #8
 80102f0:	4619      	mov	r1, r3
 80102f2:	6878      	ldr	r0, [r7, #4]
 80102f4:	f7ff feb8 	bl	8010068 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 80102f8:	4a0b      	ldr	r2, [pc, #44]	@ (8010328 <SDMMC_CmdStopTransfer+0x74>)
 80102fa:	210c      	movs	r1, #12
 80102fc:	6878      	ldr	r0, [r7, #4]
 80102fe:	f000 f9a5 	bl	801064c <SDMMC_GetCmdResp1>
 8010302:	61f8      	str	r0, [r7, #28]

  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 8010304:	687b      	ldr	r3, [r7, #4]
 8010306:	68db      	ldr	r3, [r3, #12]
 8010308:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 801030c:	687b      	ldr	r3, [r7, #4]
 801030e:	60da      	str	r2, [r3, #12]

  /* Ignore Address Out Of Range Error, Not relevant at end of memory */
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 8010310:	69fb      	ldr	r3, [r7, #28]
 8010312:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8010316:	d101      	bne.n	801031c <SDMMC_CmdStopTransfer+0x68>
  {
    errorstate = SDMMC_ERROR_NONE;
 8010318:	2300      	movs	r3, #0
 801031a:	61fb      	str	r3, [r7, #28]
  }

  return errorstate;
 801031c:	69fb      	ldr	r3, [r7, #28]
}
 801031e:	4618      	mov	r0, r3
 8010320:	3720      	adds	r7, #32
 8010322:	46bd      	mov	sp, r7
 8010324:	bd80      	pop	{r7, pc}
 8010326:	bf00      	nop
 8010328:	05f5e100 	.word	0x05f5e100

0801032c <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  addr: Address of the card to be selected
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint32_t Addr)
{
 801032c:	b580      	push	{r7, lr}
 801032e:	b088      	sub	sp, #32
 8010330:	af00      	add	r7, sp, #0
 8010332:	6078      	str	r0, [r7, #4]
 8010334:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8010336:	683b      	ldr	r3, [r7, #0]
 8010338:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 801033a:	2307      	movs	r3, #7
 801033c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 801033e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8010342:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010344:	2300      	movs	r3, #0
 8010346:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010348:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 801034c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801034e:	f107 0308 	add.w	r3, r7, #8
 8010352:	4619      	mov	r1, r3
 8010354:	6878      	ldr	r0, [r7, #4]
 8010356:	f7ff fe87 	bl	8010068 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 801035a:	f241 3288 	movw	r2, #5000	@ 0x1388
 801035e:	2107      	movs	r1, #7
 8010360:	6878      	ldr	r0, [r7, #4]
 8010362:	f000 f973 	bl	801064c <SDMMC_GetCmdResp1>
 8010366:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010368:	69fb      	ldr	r3, [r7, #28]
}
 801036a:	4618      	mov	r0, r3
 801036c:	3720      	adds	r7, #32
 801036e:	46bd      	mov	sp, r7
 8010370:	bd80      	pop	{r7, pc}

08010372 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 8010372:	b580      	push	{r7, lr}
 8010374:	b088      	sub	sp, #32
 8010376:	af00      	add	r7, sp, #0
 8010378:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 801037a:	2300      	movs	r3, #0
 801037c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 801037e:	2300      	movs	r3, #0
 8010380:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 8010382:	2300      	movs	r3, #0
 8010384:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010386:	2300      	movs	r3, #0
 8010388:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 801038a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 801038e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010390:	f107 0308 	add.w	r3, r7, #8
 8010394:	4619      	mov	r1, r3
 8010396:	6878      	ldr	r0, [r7, #4]
 8010398:	f7ff fe66 	bl	8010068 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 801039c:	6878      	ldr	r0, [r7, #4]
 801039e:	f000 fb97 	bl	8010ad0 <SDMMC_GetCmdError>
 80103a2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80103a4:	69fb      	ldr	r3, [r7, #28]
}
 80103a6:	4618      	mov	r0, r3
 80103a8:	3720      	adds	r7, #32
 80103aa:	46bd      	mov	sp, r7
 80103ac:	bd80      	pop	{r7, pc}

080103ae <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 80103ae:	b580      	push	{r7, lr}
 80103b0:	b088      	sub	sp, #32
 80103b2:	af00      	add	r7, sp, #0
 80103b4:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 80103b6:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 80103ba:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 80103bc:	2308      	movs	r3, #8
 80103be:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80103c0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80103c4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80103c6:	2300      	movs	r3, #0
 80103c8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80103ca:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80103ce:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80103d0:	f107 0308 	add.w	r3, r7, #8
 80103d4:	4619      	mov	r1, r3
 80103d6:	6878      	ldr	r0, [r7, #4]
 80103d8:	f7ff fe46 	bl	8010068 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 80103dc:	6878      	ldr	r0, [r7, #4]
 80103de:	f000 fb29 	bl	8010a34 <SDMMC_GetCmdResp7>
 80103e2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80103e4:	69fb      	ldr	r3, [r7, #28]
}
 80103e6:	4618      	mov	r0, r3
 80103e8:	3720      	adds	r7, #32
 80103ea:	46bd      	mov	sp, r7
 80103ec:	bd80      	pop	{r7, pc}

080103ee <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 80103ee:	b580      	push	{r7, lr}
 80103f0:	b088      	sub	sp, #32
 80103f2:	af00      	add	r7, sp, #0
 80103f4:	6078      	str	r0, [r7, #4]
 80103f6:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 80103f8:	683b      	ldr	r3, [r7, #0]
 80103fa:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 80103fc:	2337      	movs	r3, #55	@ 0x37
 80103fe:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010400:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8010404:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010406:	2300      	movs	r3, #0
 8010408:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 801040a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 801040e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010410:	f107 0308 	add.w	r3, r7, #8
 8010414:	4619      	mov	r1, r3
 8010416:	6878      	ldr	r0, [r7, #4]
 8010418:	f7ff fe26 	bl	8010068 <SDMMC_SendCommand>

  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 801041c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010420:	2137      	movs	r1, #55	@ 0x37
 8010422:	6878      	ldr	r0, [r7, #4]
 8010424:	f000 f912 	bl	801064c <SDMMC_GetCmdResp1>
 8010428:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801042a:	69fb      	ldr	r3, [r7, #28]
}
 801042c:	4618      	mov	r0, r3
 801042e:	3720      	adds	r7, #32
 8010430:	46bd      	mov	sp, r7
 8010432:	bd80      	pop	{r7, pc}

08010434 <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8010434:	b580      	push	{r7, lr}
 8010436:	b088      	sub	sp, #32
 8010438:	af00      	add	r7, sp, #0
 801043a:	6078      	str	r0, [r7, #4]
 801043c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 801043e:	683b      	ldr	r3, [r7, #0]
 8010440:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8010442:	2329      	movs	r3, #41	@ 0x29
 8010444:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010446:	f44f 7380 	mov.w	r3, #256	@ 0x100
 801044a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 801044c:	2300      	movs	r3, #0
 801044e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010450:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8010454:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010456:	f107 0308 	add.w	r3, r7, #8
 801045a:	4619      	mov	r1, r3
 801045c:	6878      	ldr	r0, [r7, #4]
 801045e:	f7ff fe03 	bl	8010068 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 8010462:	6878      	ldr	r0, [r7, #4]
 8010464:	f000 fa2e 	bl	80108c4 <SDMMC_GetCmdResp3>
 8010468:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801046a:	69fb      	ldr	r3, [r7, #28]
}
 801046c:	4618      	mov	r0, r3
 801046e:	3720      	adds	r7, #32
 8010470:	46bd      	mov	sp, r7
 8010472:	bd80      	pop	{r7, pc}

08010474 <SDMMC_CmdBusWidth>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 8010474:	b580      	push	{r7, lr}
 8010476:	b088      	sub	sp, #32
 8010478:	af00      	add	r7, sp, #0
 801047a:	6078      	str	r0, [r7, #4]
 801047c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 801047e:	683b      	ldr	r3, [r7, #0]
 8010480:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8010482:	2306      	movs	r3, #6
 8010484:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010486:	f44f 7380 	mov.w	r3, #256	@ 0x100
 801048a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 801048c:	2300      	movs	r3, #0
 801048e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010490:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8010494:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010496:	f107 0308 	add.w	r3, r7, #8
 801049a:	4619      	mov	r1, r3
 801049c:	6878      	ldr	r0, [r7, #4]
 801049e:	f7ff fde3 	bl	8010068 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 80104a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80104a6:	2106      	movs	r1, #6
 80104a8:	6878      	ldr	r0, [r7, #4]
 80104aa:	f000 f8cf 	bl	801064c <SDMMC_GetCmdResp1>
 80104ae:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80104b0:	69fb      	ldr	r3, [r7, #28]
}
 80104b2:	4618      	mov	r0, r3
 80104b4:	3720      	adds	r7, #32
 80104b6:	46bd      	mov	sp, r7
 80104b8:	bd80      	pop	{r7, pc}

080104ba <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 80104ba:	b580      	push	{r7, lr}
 80104bc:	b088      	sub	sp, #32
 80104be:	af00      	add	r7, sp, #0
 80104c0:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 80104c2:	2300      	movs	r3, #0
 80104c4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 80104c6:	2333      	movs	r3, #51	@ 0x33
 80104c8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80104ca:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80104ce:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80104d0:	2300      	movs	r3, #0
 80104d2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80104d4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80104d8:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80104da:	f107 0308 	add.w	r3, r7, #8
 80104de:	4619      	mov	r1, r3
 80104e0:	6878      	ldr	r0, [r7, #4]
 80104e2:	f7ff fdc1 	bl	8010068 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 80104e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80104ea:	2133      	movs	r1, #51	@ 0x33
 80104ec:	6878      	ldr	r0, [r7, #4]
 80104ee:	f000 f8ad 	bl	801064c <SDMMC_GetCmdResp1>
 80104f2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80104f4:	69fb      	ldr	r3, [r7, #28]
}
 80104f6:	4618      	mov	r0, r3
 80104f8:	3720      	adds	r7, #32
 80104fa:	46bd      	mov	sp, r7
 80104fc:	bd80      	pop	{r7, pc}

080104fe <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 80104fe:	b580      	push	{r7, lr}
 8010500:	b088      	sub	sp, #32
 8010502:	af00      	add	r7, sp, #0
 8010504:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8010506:	2300      	movs	r3, #0
 8010508:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 801050a:	2302      	movs	r3, #2
 801050c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 801050e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8010512:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010514:	2300      	movs	r3, #0
 8010516:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010518:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 801051c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801051e:	f107 0308 	add.w	r3, r7, #8
 8010522:	4619      	mov	r1, r3
 8010524:	6878      	ldr	r0, [r7, #4]
 8010526:	f7ff fd9f 	bl	8010068 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 801052a:	6878      	ldr	r0, [r7, #4]
 801052c:	f000 f980 	bl	8010830 <SDMMC_GetCmdResp2>
 8010530:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010532:	69fb      	ldr	r3, [r7, #28]
}
 8010534:	4618      	mov	r0, r3
 8010536:	3720      	adds	r7, #32
 8010538:	46bd      	mov	sp, r7
 801053a:	bd80      	pop	{r7, pc}

0801053c <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 801053c:	b580      	push	{r7, lr}
 801053e:	b088      	sub	sp, #32
 8010540:	af00      	add	r7, sp, #0
 8010542:	6078      	str	r0, [r7, #4]
 8010544:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8010546:	683b      	ldr	r3, [r7, #0]
 8010548:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 801054a:	2309      	movs	r3, #9
 801054c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 801054e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8010552:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010554:	2300      	movs	r3, #0
 8010556:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010558:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 801055c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801055e:	f107 0308 	add.w	r3, r7, #8
 8010562:	4619      	mov	r1, r3
 8010564:	6878      	ldr	r0, [r7, #4]
 8010566:	f7ff fd7f 	bl	8010068 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 801056a:	6878      	ldr	r0, [r7, #4]
 801056c:	f000 f960 	bl	8010830 <SDMMC_GetCmdResp2>
 8010570:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010572:	69fb      	ldr	r3, [r7, #28]
}
 8010574:	4618      	mov	r0, r3
 8010576:	3720      	adds	r7, #32
 8010578:	46bd      	mov	sp, r7
 801057a:	bd80      	pop	{r7, pc}

0801057c <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pRCA: Card RCA
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 801057c:	b580      	push	{r7, lr}
 801057e:	b088      	sub	sp, #32
 8010580:	af00      	add	r7, sp, #0
 8010582:	6078      	str	r0, [r7, #4]
 8010584:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8010586:	2300      	movs	r3, #0
 8010588:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 801058a:	2303      	movs	r3, #3
 801058c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 801058e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8010592:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010594:	2300      	movs	r3, #0
 8010596:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010598:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 801059c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801059e:	f107 0308 	add.w	r3, r7, #8
 80105a2:	4619      	mov	r1, r3
 80105a4:	6878      	ldr	r0, [r7, #4]
 80105a6:	f7ff fd5f 	bl	8010068 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 80105aa:	683a      	ldr	r2, [r7, #0]
 80105ac:	2103      	movs	r1, #3
 80105ae:	6878      	ldr	r0, [r7, #4]
 80105b0:	f000 f9c8 	bl	8010944 <SDMMC_GetCmdResp6>
 80105b4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80105b6:	69fb      	ldr	r3, [r7, #28]
}
 80105b8:	4618      	mov	r0, r3
 80105ba:	3720      	adds	r7, #32
 80105bc:	46bd      	mov	sp, r7
 80105be:	bd80      	pop	{r7, pc}

080105c0 <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 80105c0:	b580      	push	{r7, lr}
 80105c2:	b088      	sub	sp, #32
 80105c4:	af00      	add	r7, sp, #0
 80105c6:	6078      	str	r0, [r7, #4]
 80105c8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 80105ca:	683b      	ldr	r3, [r7, #0]
 80105cc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 80105ce:	230d      	movs	r3, #13
 80105d0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80105d2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80105d6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80105d8:	2300      	movs	r3, #0
 80105da:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80105dc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80105e0:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80105e2:	f107 0308 	add.w	r3, r7, #8
 80105e6:	4619      	mov	r1, r3
 80105e8:	6878      	ldr	r0, [r7, #4]
 80105ea:	f7ff fd3d 	bl	8010068 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 80105ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80105f2:	210d      	movs	r1, #13
 80105f4:	6878      	ldr	r0, [r7, #4]
 80105f6:	f000 f829 	bl	801064c <SDMMC_GetCmdResp1>
 80105fa:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80105fc:	69fb      	ldr	r3, [r7, #28]
}
 80105fe:	4618      	mov	r0, r3
 8010600:	3720      	adds	r7, #32
 8010602:	46bd      	mov	sp, r7
 8010604:	bd80      	pop	{r7, pc}

08010606 <SDMMC_CmdStatusRegister>:
  * @brief  Send the Status register command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStatusRegister(SDMMC_TypeDef *SDMMCx)
{
 8010606:	b580      	push	{r7, lr}
 8010608:	b088      	sub	sp, #32
 801060a:	af00      	add	r7, sp, #0
 801060c:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 801060e:	2300      	movs	r3, #0
 8010610:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_STATUS;
 8010612:	230d      	movs	r3, #13
 8010614:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010616:	f44f 7380 	mov.w	r3, #256	@ 0x100
 801061a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 801061c:	2300      	movs	r3, #0
 801061e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010620:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8010624:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010626:	f107 0308 	add.w	r3, r7, #8
 801062a:	4619      	mov	r1, r3
 801062c:	6878      	ldr	r0, [r7, #4]
 801062e:	f7ff fd1b 	bl	8010068 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_STATUS, SDMMC_CMDTIMEOUT);
 8010632:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010636:	210d      	movs	r1, #13
 8010638:	6878      	ldr	r0, [r7, #4]
 801063a:	f000 f807 	bl	801064c <SDMMC_GetCmdResp1>
 801063e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010640:	69fb      	ldr	r3, [r7, #28]
}
 8010642:	4618      	mov	r0, r3
 8010644:	3720      	adds	r7, #32
 8010646:	46bd      	mov	sp, r7
 8010648:	bd80      	pop	{r7, pc}
	...

0801064c <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 801064c:	b580      	push	{r7, lr}
 801064e:	b088      	sub	sp, #32
 8010650:	af00      	add	r7, sp, #0
 8010652:	60f8      	str	r0, [r7, #12]
 8010654:	460b      	mov	r3, r1
 8010656:	607a      	str	r2, [r7, #4]
 8010658:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 801065a:	4b70      	ldr	r3, [pc, #448]	@ (801081c <SDMMC_GetCmdResp1+0x1d0>)
 801065c:	681b      	ldr	r3, [r3, #0]
 801065e:	4a70      	ldr	r2, [pc, #448]	@ (8010820 <SDMMC_GetCmdResp1+0x1d4>)
 8010660:	fba2 2303 	umull	r2, r3, r2, r3
 8010664:	0a5a      	lsrs	r2, r3, #9
 8010666:	687b      	ldr	r3, [r7, #4]
 8010668:	fb02 f303 	mul.w	r3, r2, r3
 801066c:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 801066e:	69fb      	ldr	r3, [r7, #28]
 8010670:	1e5a      	subs	r2, r3, #1
 8010672:	61fa      	str	r2, [r7, #28]
 8010674:	2b00      	cmp	r3, #0
 8010676:	d102      	bne.n	801067e <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 8010678:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 801067c:	e0c9      	b.n	8010812 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 801067e:	68fb      	ldr	r3, [r7, #12]
 8010680:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010682:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT |
 8010684:	69ba      	ldr	r2, [r7, #24]
 8010686:	4b67      	ldr	r3, [pc, #412]	@ (8010824 <SDMMC_GetCmdResp1+0x1d8>)
 8010688:	4013      	ands	r3, r2
                        SDMMC_FLAG_BUSYD0END)) == 0U) || ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 801068a:	2b00      	cmp	r3, #0
 801068c:	d0ef      	beq.n	801066e <SDMMC_GetCmdResp1+0x22>
 801068e:	69bb      	ldr	r3, [r7, #24]
 8010690:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8010694:	2b00      	cmp	r3, #0
 8010696:	d1ea      	bne.n	801066e <SDMMC_GetCmdResp1+0x22>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8010698:	68fb      	ldr	r3, [r7, #12]
 801069a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801069c:	f003 0304 	and.w	r3, r3, #4
 80106a0:	2b00      	cmp	r3, #0
 80106a2:	d004      	beq.n	80106ae <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80106a4:	68fb      	ldr	r3, [r7, #12]
 80106a6:	2204      	movs	r2, #4
 80106a8:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80106aa:	2304      	movs	r3, #4
 80106ac:	e0b1      	b.n	8010812 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 80106ae:	68fb      	ldr	r3, [r7, #12]
 80106b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80106b2:	f003 0301 	and.w	r3, r3, #1
 80106b6:	2b00      	cmp	r3, #0
 80106b8:	d004      	beq.n	80106c4 <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 80106ba:	68fb      	ldr	r3, [r7, #12]
 80106bc:	2201      	movs	r2, #1
 80106be:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 80106c0:	2301      	movs	r3, #1
 80106c2:	e0a6      	b.n	8010812 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80106c4:	68fb      	ldr	r3, [r7, #12]
 80106c6:	4a58      	ldr	r2, [pc, #352]	@ (8010828 <SDMMC_GetCmdResp1+0x1dc>)
 80106c8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 80106ca:	68f8      	ldr	r0, [r7, #12]
 80106cc:	f7ff fcf6 	bl	80100bc <SDMMC_GetCommandResponse>
 80106d0:	4603      	mov	r3, r0
 80106d2:	461a      	mov	r2, r3
 80106d4:	7afb      	ldrb	r3, [r7, #11]
 80106d6:	4293      	cmp	r3, r2
 80106d8:	d001      	beq.n	80106de <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80106da:	2301      	movs	r3, #1
 80106dc:	e099      	b.n	8010812 <SDMMC_GetCmdResp1+0x1c6>
  }

  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 80106de:	2100      	movs	r1, #0
 80106e0:	68f8      	ldr	r0, [r7, #12]
 80106e2:	f7ff fcf8 	bl	80100d6 <SDMMC_GetResponse>
 80106e6:	6178      	str	r0, [r7, #20]

  if ((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 80106e8:	697a      	ldr	r2, [r7, #20]
 80106ea:	4b50      	ldr	r3, [pc, #320]	@ (801082c <SDMMC_GetCmdResp1+0x1e0>)
 80106ec:	4013      	ands	r3, r2
 80106ee:	2b00      	cmp	r3, #0
 80106f0:	d101      	bne.n	80106f6 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 80106f2:	2300      	movs	r3, #0
 80106f4:	e08d      	b.n	8010812 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 80106f6:	697b      	ldr	r3, [r7, #20]
 80106f8:	2b00      	cmp	r3, #0
 80106fa:	da02      	bge.n	8010702 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 80106fc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8010700:	e087      	b.n	8010812 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8010702:	697b      	ldr	r3, [r7, #20]
 8010704:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8010708:	2b00      	cmp	r3, #0
 801070a:	d001      	beq.n	8010710 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 801070c:	2340      	movs	r3, #64	@ 0x40
 801070e:	e080      	b.n	8010812 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8010710:	697b      	ldr	r3, [r7, #20]
 8010712:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8010716:	2b00      	cmp	r3, #0
 8010718:	d001      	beq.n	801071e <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 801071a:	2380      	movs	r3, #128	@ 0x80
 801071c:	e079      	b.n	8010812 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 801071e:	697b      	ldr	r3, [r7, #20]
 8010720:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8010724:	2b00      	cmp	r3, #0
 8010726:	d002      	beq.n	801072e <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8010728:	f44f 7380 	mov.w	r3, #256	@ 0x100
 801072c:	e071      	b.n	8010812 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 801072e:	697b      	ldr	r3, [r7, #20]
 8010730:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8010734:	2b00      	cmp	r3, #0
 8010736:	d002      	beq.n	801073e <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8010738:	f44f 7300 	mov.w	r3, #512	@ 0x200
 801073c:	e069      	b.n	8010812 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 801073e:	697b      	ldr	r3, [r7, #20]
 8010740:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8010744:	2b00      	cmp	r3, #0
 8010746:	d002      	beq.n	801074e <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8010748:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801074c:	e061      	b.n	8010812 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 801074e:	697b      	ldr	r3, [r7, #20]
 8010750:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8010754:	2b00      	cmp	r3, #0
 8010756:	d002      	beq.n	801075e <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8010758:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 801075c:	e059      	b.n	8010812 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 801075e:	697b      	ldr	r3, [r7, #20]
 8010760:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8010764:	2b00      	cmp	r3, #0
 8010766:	d002      	beq.n	801076e <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8010768:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 801076c:	e051      	b.n	8010812 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 801076e:	697b      	ldr	r3, [r7, #20]
 8010770:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8010774:	2b00      	cmp	r3, #0
 8010776:	d002      	beq.n	801077e <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8010778:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 801077c:	e049      	b.n	8010812 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 801077e:	697b      	ldr	r3, [r7, #20]
 8010780:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8010784:	2b00      	cmp	r3, #0
 8010786:	d002      	beq.n	801078e <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8010788:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 801078c:	e041      	b.n	8010812 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 801078e:	697b      	ldr	r3, [r7, #20]
 8010790:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8010794:	2b00      	cmp	r3, #0
 8010796:	d002      	beq.n	801079e <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 8010798:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801079c:	e039      	b.n	8010812 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 801079e:	697b      	ldr	r3, [r7, #20]
 80107a0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80107a4:	2b00      	cmp	r3, #0
 80107a6:	d002      	beq.n	80107ae <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 80107a8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80107ac:	e031      	b.n	8010812 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 80107ae:	697b      	ldr	r3, [r7, #20]
 80107b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80107b4:	2b00      	cmp	r3, #0
 80107b6:	d002      	beq.n	80107be <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 80107b8:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80107bc:	e029      	b.n	8010812 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 80107be:	697b      	ldr	r3, [r7, #20]
 80107c0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80107c4:	2b00      	cmp	r3, #0
 80107c6:	d002      	beq.n	80107ce <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 80107c8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80107cc:	e021      	b.n	8010812 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 80107ce:	697b      	ldr	r3, [r7, #20]
 80107d0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80107d4:	2b00      	cmp	r3, #0
 80107d6:	d002      	beq.n	80107de <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 80107d8:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80107dc:	e019      	b.n	8010812 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 80107de:	697b      	ldr	r3, [r7, #20]
 80107e0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80107e4:	2b00      	cmp	r3, #0
 80107e6:	d002      	beq.n	80107ee <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 80107e8:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80107ec:	e011      	b.n	8010812 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 80107ee:	697b      	ldr	r3, [r7, #20]
 80107f0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80107f4:	2b00      	cmp	r3, #0
 80107f6:	d002      	beq.n	80107fe <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 80107f8:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80107fc:	e009      	b.n	8010812 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 80107fe:	697b      	ldr	r3, [r7, #20]
 8010800:	f003 0308 	and.w	r3, r3, #8
 8010804:	2b00      	cmp	r3, #0
 8010806:	d002      	beq.n	801080e <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8010808:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 801080c:	e001      	b.n	8010812 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 801080e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 8010812:	4618      	mov	r0, r3
 8010814:	3720      	adds	r7, #32
 8010816:	46bd      	mov	sp, r7
 8010818:	bd80      	pop	{r7, pc}
 801081a:	bf00      	nop
 801081c:	2400000c 	.word	0x2400000c
 8010820:	10624dd3 	.word	0x10624dd3
 8010824:	00200045 	.word	0x00200045
 8010828:	002000c5 	.word	0x002000c5
 801082c:	fdffe008 	.word	0xfdffe008

08010830 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 8010830:	b480      	push	{r7}
 8010832:	b085      	sub	sp, #20
 8010834:	af00      	add	r7, sp, #0
 8010836:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8010838:	4b1f      	ldr	r3, [pc, #124]	@ (80108b8 <SDMMC_GetCmdResp2+0x88>)
 801083a:	681b      	ldr	r3, [r3, #0]
 801083c:	4a1f      	ldr	r2, [pc, #124]	@ (80108bc <SDMMC_GetCmdResp2+0x8c>)
 801083e:	fba2 2303 	umull	r2, r3, r2, r3
 8010842:	0a5b      	lsrs	r3, r3, #9
 8010844:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010848:	fb02 f303 	mul.w	r3, r2, r3
 801084c:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 801084e:	68fb      	ldr	r3, [r7, #12]
 8010850:	1e5a      	subs	r2, r3, #1
 8010852:	60fa      	str	r2, [r7, #12]
 8010854:	2b00      	cmp	r3, #0
 8010856:	d102      	bne.n	801085e <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8010858:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 801085c:	e026      	b.n	80108ac <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 801085e:	687b      	ldr	r3, [r7, #4]
 8010860:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010862:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8010864:	68bb      	ldr	r3, [r7, #8]
 8010866:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 801086a:	2b00      	cmp	r3, #0
 801086c:	d0ef      	beq.n	801084e <SDMMC_GetCmdResp2+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 801086e:	68bb      	ldr	r3, [r7, #8]
 8010870:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8010874:	2b00      	cmp	r3, #0
 8010876:	d1ea      	bne.n	801084e <SDMMC_GetCmdResp2+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8010878:	687b      	ldr	r3, [r7, #4]
 801087a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801087c:	f003 0304 	and.w	r3, r3, #4
 8010880:	2b00      	cmp	r3, #0
 8010882:	d004      	beq.n	801088e <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8010884:	687b      	ldr	r3, [r7, #4]
 8010886:	2204      	movs	r2, #4
 8010888:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 801088a:	2304      	movs	r3, #4
 801088c:	e00e      	b.n	80108ac <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 801088e:	687b      	ldr	r3, [r7, #4]
 8010890:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010892:	f003 0301 	and.w	r3, r3, #1
 8010896:	2b00      	cmp	r3, #0
 8010898:	d004      	beq.n	80108a4 <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 801089a:	687b      	ldr	r3, [r7, #4]
 801089c:	2201      	movs	r2, #1
 801089e:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 80108a0:	2301      	movs	r3, #1
 80108a2:	e003      	b.n	80108ac <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80108a4:	687b      	ldr	r3, [r7, #4]
 80108a6:	4a06      	ldr	r2, [pc, #24]	@ (80108c0 <SDMMC_GetCmdResp2+0x90>)
 80108a8:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 80108aa:	2300      	movs	r3, #0
}
 80108ac:	4618      	mov	r0, r3
 80108ae:	3714      	adds	r7, #20
 80108b0:	46bd      	mov	sp, r7
 80108b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108b6:	4770      	bx	lr
 80108b8:	2400000c 	.word	0x2400000c
 80108bc:	10624dd3 	.word	0x10624dd3
 80108c0:	002000c5 	.word	0x002000c5

080108c4 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 80108c4:	b480      	push	{r7}
 80108c6:	b085      	sub	sp, #20
 80108c8:	af00      	add	r7, sp, #0
 80108ca:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 80108cc:	4b1a      	ldr	r3, [pc, #104]	@ (8010938 <SDMMC_GetCmdResp3+0x74>)
 80108ce:	681b      	ldr	r3, [r3, #0]
 80108d0:	4a1a      	ldr	r2, [pc, #104]	@ (801093c <SDMMC_GetCmdResp3+0x78>)
 80108d2:	fba2 2303 	umull	r2, r3, r2, r3
 80108d6:	0a5b      	lsrs	r3, r3, #9
 80108d8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80108dc:	fb02 f303 	mul.w	r3, r2, r3
 80108e0:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 80108e2:	68fb      	ldr	r3, [r7, #12]
 80108e4:	1e5a      	subs	r2, r3, #1
 80108e6:	60fa      	str	r2, [r7, #12]
 80108e8:	2b00      	cmp	r3, #0
 80108ea:	d102      	bne.n	80108f2 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80108ec:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80108f0:	e01b      	b.n	801092a <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 80108f2:	687b      	ldr	r3, [r7, #4]
 80108f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80108f6:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80108f8:	68bb      	ldr	r3, [r7, #8]
 80108fa:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 80108fe:	2b00      	cmp	r3, #0
 8010900:	d0ef      	beq.n	80108e2 <SDMMC_GetCmdResp3+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 8010902:	68bb      	ldr	r3, [r7, #8]
 8010904:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8010908:	2b00      	cmp	r3, #0
 801090a:	d1ea      	bne.n	80108e2 <SDMMC_GetCmdResp3+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 801090c:	687b      	ldr	r3, [r7, #4]
 801090e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010910:	f003 0304 	and.w	r3, r3, #4
 8010914:	2b00      	cmp	r3, #0
 8010916:	d004      	beq.n	8010922 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8010918:	687b      	ldr	r3, [r7, #4]
 801091a:	2204      	movs	r2, #4
 801091c:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 801091e:	2304      	movs	r3, #4
 8010920:	e003      	b.n	801092a <SDMMC_GetCmdResp3+0x66>
  }
  else
  {
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8010922:	687b      	ldr	r3, [r7, #4]
 8010924:	4a06      	ldr	r2, [pc, #24]	@ (8010940 <SDMMC_GetCmdResp3+0x7c>)
 8010926:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 8010928:	2300      	movs	r3, #0
}
 801092a:	4618      	mov	r0, r3
 801092c:	3714      	adds	r7, #20
 801092e:	46bd      	mov	sp, r7
 8010930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010934:	4770      	bx	lr
 8010936:	bf00      	nop
 8010938:	2400000c 	.word	0x2400000c
 801093c:	10624dd3 	.word	0x10624dd3
 8010940:	002000c5 	.word	0x002000c5

08010944 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative
  *         address RCA
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8010944:	b580      	push	{r7, lr}
 8010946:	b088      	sub	sp, #32
 8010948:	af00      	add	r7, sp, #0
 801094a:	60f8      	str	r0, [r7, #12]
 801094c:	460b      	mov	r3, r1
 801094e:	607a      	str	r2, [r7, #4]
 8010950:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8010952:	4b35      	ldr	r3, [pc, #212]	@ (8010a28 <SDMMC_GetCmdResp6+0xe4>)
 8010954:	681b      	ldr	r3, [r3, #0]
 8010956:	4a35      	ldr	r2, [pc, #212]	@ (8010a2c <SDMMC_GetCmdResp6+0xe8>)
 8010958:	fba2 2303 	umull	r2, r3, r2, r3
 801095c:	0a5b      	lsrs	r3, r3, #9
 801095e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010962:	fb02 f303 	mul.w	r3, r2, r3
 8010966:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 8010968:	69fb      	ldr	r3, [r7, #28]
 801096a:	1e5a      	subs	r2, r3, #1
 801096c:	61fa      	str	r2, [r7, #28]
 801096e:	2b00      	cmp	r3, #0
 8010970:	d102      	bne.n	8010978 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 8010972:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8010976:	e052      	b.n	8010a1e <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 8010978:	68fb      	ldr	r3, [r7, #12]
 801097a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801097c:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 801097e:	69bb      	ldr	r3, [r7, #24]
 8010980:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8010984:	2b00      	cmp	r3, #0
 8010986:	d0ef      	beq.n	8010968 <SDMMC_GetCmdResp6+0x24>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 8010988:	69bb      	ldr	r3, [r7, #24]
 801098a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 801098e:	2b00      	cmp	r3, #0
 8010990:	d1ea      	bne.n	8010968 <SDMMC_GetCmdResp6+0x24>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8010992:	68fb      	ldr	r3, [r7, #12]
 8010994:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010996:	f003 0304 	and.w	r3, r3, #4
 801099a:	2b00      	cmp	r3, #0
 801099c:	d004      	beq.n	80109a8 <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 801099e:	68fb      	ldr	r3, [r7, #12]
 80109a0:	2204      	movs	r2, #4
 80109a2:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80109a4:	2304      	movs	r3, #4
 80109a6:	e03a      	b.n	8010a1e <SDMMC_GetCmdResp6+0xda>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 80109a8:	68fb      	ldr	r3, [r7, #12]
 80109aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80109ac:	f003 0301 	and.w	r3, r3, #1
 80109b0:	2b00      	cmp	r3, #0
 80109b2:	d004      	beq.n	80109be <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 80109b4:	68fb      	ldr	r3, [r7, #12]
 80109b6:	2201      	movs	r2, #1
 80109b8:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 80109ba:	2301      	movs	r3, #1
 80109bc:	e02f      	b.n	8010a1e <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 80109be:	68f8      	ldr	r0, [r7, #12]
 80109c0:	f7ff fb7c 	bl	80100bc <SDMMC_GetCommandResponse>
 80109c4:	4603      	mov	r3, r0
 80109c6:	461a      	mov	r2, r3
 80109c8:	7afb      	ldrb	r3, [r7, #11]
 80109ca:	4293      	cmp	r3, r2
 80109cc:	d001      	beq.n	80109d2 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80109ce:	2301      	movs	r3, #1
 80109d0:	e025      	b.n	8010a1e <SDMMC_GetCmdResp6+0xda>
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80109d2:	68fb      	ldr	r3, [r7, #12]
 80109d4:	4a16      	ldr	r2, [pc, #88]	@ (8010a30 <SDMMC_GetCmdResp6+0xec>)
 80109d6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 80109d8:	2100      	movs	r1, #0
 80109da:	68f8      	ldr	r0, [r7, #12]
 80109dc:	f7ff fb7b 	bl	80100d6 <SDMMC_GetResponse>
 80109e0:	6178      	str	r0, [r7, #20]

  if ((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD |
 80109e2:	697b      	ldr	r3, [r7, #20]
 80109e4:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 80109e8:	2b00      	cmp	r3, #0
 80109ea:	d106      	bne.n	80109fa <SDMMC_GetCmdResp6+0xb6>
                      SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
  {
    *pRCA = (uint16_t)(response_r1 >> 16);
 80109ec:	697b      	ldr	r3, [r7, #20]
 80109ee:	0c1b      	lsrs	r3, r3, #16
 80109f0:	b29a      	uxth	r2, r3
 80109f2:	687b      	ldr	r3, [r7, #4]
 80109f4:	801a      	strh	r2, [r3, #0]

    return SDMMC_ERROR_NONE;
 80109f6:	2300      	movs	r3, #0
 80109f8:	e011      	b.n	8010a1e <SDMMC_GetCmdResp6+0xda>
  }
  else if ((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 80109fa:	697b      	ldr	r3, [r7, #20]
 80109fc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8010a00:	2b00      	cmp	r3, #0
 8010a02:	d002      	beq.n	8010a0a <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8010a04:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8010a08:	e009      	b.n	8010a1e <SDMMC_GetCmdResp6+0xda>
  }
  else if ((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8010a0a:	697b      	ldr	r3, [r7, #20]
 8010a0c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8010a10:	2b00      	cmp	r3, #0
 8010a12:	d002      	beq.n	8010a1a <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8010a14:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8010a18:	e001      	b.n	8010a1e <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8010a1a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 8010a1e:	4618      	mov	r0, r3
 8010a20:	3720      	adds	r7, #32
 8010a22:	46bd      	mov	sp, r7
 8010a24:	bd80      	pop	{r7, pc}
 8010a26:	bf00      	nop
 8010a28:	2400000c 	.word	0x2400000c
 8010a2c:	10624dd3 	.word	0x10624dd3
 8010a30:	002000c5 	.word	0x002000c5

08010a34 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 8010a34:	b480      	push	{r7}
 8010a36:	b085      	sub	sp, #20
 8010a38:	af00      	add	r7, sp, #0
 8010a3a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8010a3c:	4b22      	ldr	r3, [pc, #136]	@ (8010ac8 <SDMMC_GetCmdResp7+0x94>)
 8010a3e:	681b      	ldr	r3, [r3, #0]
 8010a40:	4a22      	ldr	r2, [pc, #136]	@ (8010acc <SDMMC_GetCmdResp7+0x98>)
 8010a42:	fba2 2303 	umull	r2, r3, r2, r3
 8010a46:	0a5b      	lsrs	r3, r3, #9
 8010a48:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010a4c:	fb02 f303 	mul.w	r3, r2, r3
 8010a50:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 8010a52:	68fb      	ldr	r3, [r7, #12]
 8010a54:	1e5a      	subs	r2, r3, #1
 8010a56:	60fa      	str	r2, [r7, #12]
 8010a58:	2b00      	cmp	r3, #0
 8010a5a:	d102      	bne.n	8010a62 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8010a5c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8010a60:	e02c      	b.n	8010abc <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 8010a62:	687b      	ldr	r3, [r7, #4]
 8010a64:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010a66:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8010a68:	68bb      	ldr	r3, [r7, #8]
 8010a6a:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8010a6e:	2b00      	cmp	r3, #0
 8010a70:	d0ef      	beq.n	8010a52 <SDMMC_GetCmdResp7+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 8010a72:	68bb      	ldr	r3, [r7, #8]
 8010a74:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8010a78:	2b00      	cmp	r3, #0
 8010a7a:	d1ea      	bne.n	8010a52 <SDMMC_GetCmdResp7+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8010a7c:	687b      	ldr	r3, [r7, #4]
 8010a7e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010a80:	f003 0304 	and.w	r3, r3, #4
 8010a84:	2b00      	cmp	r3, #0
 8010a86:	d004      	beq.n	8010a92 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is not SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8010a88:	687b      	ldr	r3, [r7, #4]
 8010a8a:	2204      	movs	r2, #4
 8010a8c:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8010a8e:	2304      	movs	r3, #4
 8010a90:	e014      	b.n	8010abc <SDMMC_GetCmdResp7+0x88>
  }

  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8010a92:	687b      	ldr	r3, [r7, #4]
 8010a94:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010a96:	f003 0301 	and.w	r3, r3, #1
 8010a9a:	2b00      	cmp	r3, #0
 8010a9c:	d004      	beq.n	8010aa8 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is not SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8010a9e:	687b      	ldr	r3, [r7, #4]
 8010aa0:	2201      	movs	r2, #1
 8010aa2:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8010aa4:	2301      	movs	r3, #1
 8010aa6:	e009      	b.n	8010abc <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 8010aa8:	687b      	ldr	r3, [r7, #4]
 8010aaa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010aac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010ab0:	2b00      	cmp	r3, #0
 8010ab2:	d002      	beq.n	8010aba <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 8010ab4:	687b      	ldr	r3, [r7, #4]
 8010ab6:	2240      	movs	r2, #64	@ 0x40
 8010ab8:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 8010aba:	2300      	movs	r3, #0

}
 8010abc:	4618      	mov	r0, r3
 8010abe:	3714      	adds	r7, #20
 8010ac0:	46bd      	mov	sp, r7
 8010ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ac6:	4770      	bx	lr
 8010ac8:	2400000c 	.word	0x2400000c
 8010acc:	10624dd3 	.word	0x10624dd3

08010ad0 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 8010ad0:	b480      	push	{r7}
 8010ad2:	b085      	sub	sp, #20
 8010ad4:	af00      	add	r7, sp, #0
 8010ad6:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8010ad8:	4b11      	ldr	r3, [pc, #68]	@ (8010b20 <SDMMC_GetCmdError+0x50>)
 8010ada:	681b      	ldr	r3, [r3, #0]
 8010adc:	4a11      	ldr	r2, [pc, #68]	@ (8010b24 <SDMMC_GetCmdError+0x54>)
 8010ade:	fba2 2303 	umull	r2, r3, r2, r3
 8010ae2:	0a5b      	lsrs	r3, r3, #9
 8010ae4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010ae8:	fb02 f303 	mul.w	r3, r2, r3
 8010aec:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 8010aee:	68fb      	ldr	r3, [r7, #12]
 8010af0:	1e5a      	subs	r2, r3, #1
 8010af2:	60fa      	str	r2, [r7, #12]
 8010af4:	2b00      	cmp	r3, #0
 8010af6:	d102      	bne.n	8010afe <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8010af8:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8010afc:	e009      	b.n	8010b12 <SDMMC_GetCmdError+0x42>
    }

  } while (!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 8010afe:	687b      	ldr	r3, [r7, #4]
 8010b00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010b02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010b06:	2b00      	cmp	r3, #0
 8010b08:	d0f1      	beq.n	8010aee <SDMMC_GetCmdError+0x1e>

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8010b0a:	687b      	ldr	r3, [r7, #4]
 8010b0c:	4a06      	ldr	r2, [pc, #24]	@ (8010b28 <SDMMC_GetCmdError+0x58>)
 8010b0e:	639a      	str	r2, [r3, #56]	@ 0x38

  return SDMMC_ERROR_NONE;
 8010b10:	2300      	movs	r3, #0
}
 8010b12:	4618      	mov	r0, r3
 8010b14:	3714      	adds	r7, #20
 8010b16:	46bd      	mov	sp, r7
 8010b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b1c:	4770      	bx	lr
 8010b1e:	bf00      	nop
 8010b20:	2400000c 	.word	0x2400000c
 8010b24:	10624dd3 	.word	0x10624dd3
 8010b28:	002000c5 	.word	0x002000c5

08010b2c <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8010b2c:	b580      	push	{r7, lr}
 8010b2e:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8010b30:	4904      	ldr	r1, [pc, #16]	@ (8010b44 <MX_FATFS_Init+0x18>)
 8010b32:	4805      	ldr	r0, [pc, #20]	@ (8010b48 <MX_FATFS_Init+0x1c>)
 8010b34:	f000 fa8e 	bl	8011054 <FATFS_LinkDriver>
 8010b38:	4603      	mov	r3, r0
 8010b3a:	461a      	mov	r2, r3
 8010b3c:	4b03      	ldr	r3, [pc, #12]	@ (8010b4c <MX_FATFS_Init+0x20>)
 8010b3e:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8010b40:	bf00      	nop
 8010b42:	bd80      	pop	{r7, pc}
 8010b44:	240008a0 	.word	0x240008a0
 8010b48:	08011cfc 	.word	0x08011cfc
 8010b4c:	2400089c 	.word	0x2400089c

08010b50 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 8010b50:	b580      	push	{r7, lr}
 8010b52:	b082      	sub	sp, #8
 8010b54:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 8010b56:	2300      	movs	r3, #0
 8010b58:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 8010b5a:	f000 f885 	bl	8010c68 <BSP_SD_IsDetected>
 8010b5e:	4603      	mov	r3, r0
 8010b60:	2b01      	cmp	r3, #1
 8010b62:	d001      	beq.n	8010b68 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR_SD_NOT_PRESENT;
 8010b64:	2302      	movs	r3, #2
 8010b66:	e012      	b.n	8010b8e <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd1);
 8010b68:	480b      	ldr	r0, [pc, #44]	@ (8010b98 <BSP_SD_Init+0x48>)
 8010b6a:	f7fb f95d 	bl	800be28 <HAL_SD_Init>
 8010b6e:	4603      	mov	r3, r0
 8010b70:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 8010b72:	79fb      	ldrb	r3, [r7, #7]
 8010b74:	2b00      	cmp	r3, #0
 8010b76:	d109      	bne.n	8010b8c <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd1, SDMMC_BUS_WIDE_4B) != HAL_OK)
 8010b78:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8010b7c:	4806      	ldr	r0, [pc, #24]	@ (8010b98 <BSP_SD_Init+0x48>)
 8010b7e:	f7fc f813 	bl	800cba8 <HAL_SD_ConfigWideBusOperation>
 8010b82:	4603      	mov	r3, r0
 8010b84:	2b00      	cmp	r3, #0
 8010b86:	d001      	beq.n	8010b8c <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 8010b88:	2301      	movs	r3, #1
 8010b8a:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 8010b8c:	79fb      	ldrb	r3, [r7, #7]
}
 8010b8e:	4618      	mov	r0, r3
 8010b90:	3708      	adds	r7, #8
 8010b92:	46bd      	mov	sp, r7
 8010b94:	bd80      	pop	{r7, pc}
 8010b96:	bf00      	nop
 8010b98:	240003cc 	.word	0x240003cc

08010b9c <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 8010b9c:	b580      	push	{r7, lr}
 8010b9e:	b086      	sub	sp, #24
 8010ba0:	af00      	add	r7, sp, #0
 8010ba2:	60f8      	str	r0, [r7, #12]
 8010ba4:	60b9      	str	r1, [r7, #8]
 8010ba6:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8010ba8:	2300      	movs	r3, #0
 8010baa:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 8010bac:	687b      	ldr	r3, [r7, #4]
 8010bae:	68ba      	ldr	r2, [r7, #8]
 8010bb0:	68f9      	ldr	r1, [r7, #12]
 8010bb2:	4806      	ldr	r0, [pc, #24]	@ (8010bcc <BSP_SD_ReadBlocks_DMA+0x30>)
 8010bb4:	f7fb fa58 	bl	800c068 <HAL_SD_ReadBlocks_DMA>
 8010bb8:	4603      	mov	r3, r0
 8010bba:	2b00      	cmp	r3, #0
 8010bbc:	d001      	beq.n	8010bc2 <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 8010bbe:	2301      	movs	r3, #1
 8010bc0:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8010bc2:	7dfb      	ldrb	r3, [r7, #23]
}
 8010bc4:	4618      	mov	r0, r3
 8010bc6:	3718      	adds	r7, #24
 8010bc8:	46bd      	mov	sp, r7
 8010bca:	bd80      	pop	{r7, pc}
 8010bcc:	240003cc 	.word	0x240003cc

08010bd0 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 8010bd0:	b580      	push	{r7, lr}
 8010bd2:	b086      	sub	sp, #24
 8010bd4:	af00      	add	r7, sp, #0
 8010bd6:	60f8      	str	r0, [r7, #12]
 8010bd8:	60b9      	str	r1, [r7, #8]
 8010bda:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8010bdc:	2300      	movs	r3, #0
 8010bde:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 8010be0:	687b      	ldr	r3, [r7, #4]
 8010be2:	68ba      	ldr	r2, [r7, #8]
 8010be4:	68f9      	ldr	r1, [r7, #12]
 8010be6:	4806      	ldr	r0, [pc, #24]	@ (8010c00 <BSP_SD_WriteBlocks_DMA+0x30>)
 8010be8:	f7fb fae6 	bl	800c1b8 <HAL_SD_WriteBlocks_DMA>
 8010bec:	4603      	mov	r3, r0
 8010bee:	2b00      	cmp	r3, #0
 8010bf0:	d001      	beq.n	8010bf6 <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 8010bf2:	2301      	movs	r3, #1
 8010bf4:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8010bf6:	7dfb      	ldrb	r3, [r7, #23]
}
 8010bf8:	4618      	mov	r0, r3
 8010bfa:	3718      	adds	r7, #24
 8010bfc:	46bd      	mov	sp, r7
 8010bfe:	bd80      	pop	{r7, pc}
 8010c00:	240003cc 	.word	0x240003cc

08010c04 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 8010c04:	b580      	push	{r7, lr}
 8010c06:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8010c08:	4805      	ldr	r0, [pc, #20]	@ (8010c20 <BSP_SD_GetCardState+0x1c>)
 8010c0a:	f7fc f8df 	bl	800cdcc <HAL_SD_GetCardState>
 8010c0e:	4603      	mov	r3, r0
 8010c10:	2b04      	cmp	r3, #4
 8010c12:	bf14      	ite	ne
 8010c14:	2301      	movne	r3, #1
 8010c16:	2300      	moveq	r3, #0
 8010c18:	b2db      	uxtb	r3, r3
}
 8010c1a:	4618      	mov	r0, r3
 8010c1c:	bd80      	pop	{r7, pc}
 8010c1e:	bf00      	nop
 8010c20:	240003cc 	.word	0x240003cc

08010c24 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 8010c24:	b580      	push	{r7, lr}
 8010c26:	b082      	sub	sp, #8
 8010c28:	af00      	add	r7, sp, #0
 8010c2a:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 8010c2c:	6879      	ldr	r1, [r7, #4]
 8010c2e:	4803      	ldr	r0, [pc, #12]	@ (8010c3c <BSP_SD_GetCardInfo+0x18>)
 8010c30:	f7fb ff8e 	bl	800cb50 <HAL_SD_GetCardInfo>
}
 8010c34:	bf00      	nop
 8010c36:	3708      	adds	r7, #8
 8010c38:	46bd      	mov	sp, r7
 8010c3a:	bd80      	pop	{r7, pc}
 8010c3c:	240003cc 	.word	0x240003cc

08010c40 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 8010c40:	b580      	push	{r7, lr}
 8010c42:	b082      	sub	sp, #8
 8010c44:	af00      	add	r7, sp, #0
 8010c46:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 8010c48:	f000 f9a0 	bl	8010f8c <BSP_SD_WriteCpltCallback>
}
 8010c4c:	bf00      	nop
 8010c4e:	3708      	adds	r7, #8
 8010c50:	46bd      	mov	sp, r7
 8010c52:	bd80      	pop	{r7, pc}

08010c54 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 8010c54:	b580      	push	{r7, lr}
 8010c56:	b082      	sub	sp, #8
 8010c58:	af00      	add	r7, sp, #0
 8010c5a:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 8010c5c:	f000 f9a2 	bl	8010fa4 <BSP_SD_ReadCpltCallback>
}
 8010c60:	bf00      	nop
 8010c62:	3708      	adds	r7, #8
 8010c64:	46bd      	mov	sp, r7
 8010c66:	bd80      	pop	{r7, pc}

08010c68 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 8010c68:	b580      	push	{r7, lr}
 8010c6a:	b082      	sub	sp, #8
 8010c6c:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 8010c6e:	2301      	movs	r3, #1
 8010c70:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 8010c72:	f000 f80b 	bl	8010c8c <BSP_PlatformIsDetected>
 8010c76:	4603      	mov	r3, r0
 8010c78:	2b00      	cmp	r3, #0
 8010c7a:	d101      	bne.n	8010c80 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 8010c7c:	2300      	movs	r3, #0
 8010c7e:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 8010c80:	79fb      	ldrb	r3, [r7, #7]
 8010c82:	b2db      	uxtb	r3, r3
}
 8010c84:	4618      	mov	r0, r3
 8010c86:	3708      	adds	r7, #8
 8010c88:	46bd      	mov	sp, r7
 8010c8a:	bd80      	pop	{r7, pc}

08010c8c <BSP_PlatformIsDetected>:
  ******************************************************************************
*/
/* USER CODE END Header */
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 8010c8c:	b580      	push	{r7, lr}
 8010c8e:	b082      	sub	sp, #8
 8010c90:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 8010c92:	2301      	movs	r3, #1
 8010c94:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 8010c96:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8010c9a:	4806      	ldr	r0, [pc, #24]	@ (8010cb4 <BSP_PlatformIsDetected+0x28>)
 8010c9c:	f7f7 fd0c 	bl	80086b8 <HAL_GPIO_ReadPin>
 8010ca0:	4603      	mov	r3, r0
 8010ca2:	2b00      	cmp	r3, #0
 8010ca4:	d001      	beq.n	8010caa <BSP_PlatformIsDetected+0x1e>
    {
        status = SD_NOT_PRESENT;
 8010ca6:	2300      	movs	r3, #0
 8010ca8:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 8010caa:	79fb      	ldrb	r3, [r7, #7]
}
 8010cac:	4618      	mov	r0, r3
 8010cae:	3708      	adds	r7, #8
 8010cb0:	46bd      	mov	sp, r7
 8010cb2:	bd80      	pop	{r7, pc}
 8010cb4:	58021400 	.word	0x58021400

08010cb8 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 8010cb8:	b580      	push	{r7, lr}
 8010cba:	b084      	sub	sp, #16
 8010cbc:	af00      	add	r7, sp, #0
 8010cbe:	6078      	str	r0, [r7, #4]
  uint32_t timer = HAL_GetTick();
 8010cc0:	f7f1 fede 	bl	8002a80 <HAL_GetTick>
 8010cc4:	60f8      	str	r0, [r7, #12]
  /* block until SDIO IP is ready again or a timeout occur */
  while(HAL_GetTick() - timer < timeout)
 8010cc6:	e006      	b.n	8010cd6 <SD_CheckStatusWithTimeout+0x1e>
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8010cc8:	f7ff ff9c 	bl	8010c04 <BSP_SD_GetCardState>
 8010ccc:	4603      	mov	r3, r0
 8010cce:	2b00      	cmp	r3, #0
 8010cd0:	d101      	bne.n	8010cd6 <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 8010cd2:	2300      	movs	r3, #0
 8010cd4:	e009      	b.n	8010cea <SD_CheckStatusWithTimeout+0x32>
  while(HAL_GetTick() - timer < timeout)
 8010cd6:	f7f1 fed3 	bl	8002a80 <HAL_GetTick>
 8010cda:	4602      	mov	r2, r0
 8010cdc:	68fb      	ldr	r3, [r7, #12]
 8010cde:	1ad3      	subs	r3, r2, r3
 8010ce0:	687a      	ldr	r2, [r7, #4]
 8010ce2:	429a      	cmp	r2, r3
 8010ce4:	d8f0      	bhi.n	8010cc8 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 8010ce6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8010cea:	4618      	mov	r0, r3
 8010cec:	3710      	adds	r7, #16
 8010cee:	46bd      	mov	sp, r7
 8010cf0:	bd80      	pop	{r7, pc}
	...

08010cf4 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 8010cf4:	b580      	push	{r7, lr}
 8010cf6:	b082      	sub	sp, #8
 8010cf8:	af00      	add	r7, sp, #0
 8010cfa:	4603      	mov	r3, r0
 8010cfc:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 8010cfe:	4b0b      	ldr	r3, [pc, #44]	@ (8010d2c <SD_CheckStatus+0x38>)
 8010d00:	2201      	movs	r2, #1
 8010d02:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 8010d04:	f7ff ff7e 	bl	8010c04 <BSP_SD_GetCardState>
 8010d08:	4603      	mov	r3, r0
 8010d0a:	2b00      	cmp	r3, #0
 8010d0c:	d107      	bne.n	8010d1e <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 8010d0e:	4b07      	ldr	r3, [pc, #28]	@ (8010d2c <SD_CheckStatus+0x38>)
 8010d10:	781b      	ldrb	r3, [r3, #0]
 8010d12:	b2db      	uxtb	r3, r3
 8010d14:	f023 0301 	bic.w	r3, r3, #1
 8010d18:	b2da      	uxtb	r2, r3
 8010d1a:	4b04      	ldr	r3, [pc, #16]	@ (8010d2c <SD_CheckStatus+0x38>)
 8010d1c:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 8010d1e:	4b03      	ldr	r3, [pc, #12]	@ (8010d2c <SD_CheckStatus+0x38>)
 8010d20:	781b      	ldrb	r3, [r3, #0]
 8010d22:	b2db      	uxtb	r3, r3
}
 8010d24:	4618      	mov	r0, r3
 8010d26:	3708      	adds	r7, #8
 8010d28:	46bd      	mov	sp, r7
 8010d2a:	bd80      	pop	{r7, pc}
 8010d2c:	24000019 	.word	0x24000019

08010d30 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8010d30:	b580      	push	{r7, lr}
 8010d32:	b082      	sub	sp, #8
 8010d34:	af00      	add	r7, sp, #0
 8010d36:	4603      	mov	r3, r0
 8010d38:	71fb      	strb	r3, [r7, #7]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 8010d3a:	f7ff ff09 	bl	8010b50 <BSP_SD_Init>
 8010d3e:	4603      	mov	r3, r0
 8010d40:	2b00      	cmp	r3, #0
 8010d42:	d107      	bne.n	8010d54 <SD_initialize+0x24>
  {
    Stat = SD_CheckStatus(lun);
 8010d44:	79fb      	ldrb	r3, [r7, #7]
 8010d46:	4618      	mov	r0, r3
 8010d48:	f7ff ffd4 	bl	8010cf4 <SD_CheckStatus>
 8010d4c:	4603      	mov	r3, r0
 8010d4e:	461a      	mov	r2, r3
 8010d50:	4b04      	ldr	r3, [pc, #16]	@ (8010d64 <SD_initialize+0x34>)
 8010d52:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 8010d54:	4b03      	ldr	r3, [pc, #12]	@ (8010d64 <SD_initialize+0x34>)
 8010d56:	781b      	ldrb	r3, [r3, #0]
 8010d58:	b2db      	uxtb	r3, r3
}
 8010d5a:	4618      	mov	r0, r3
 8010d5c:	3708      	adds	r7, #8
 8010d5e:	46bd      	mov	sp, r7
 8010d60:	bd80      	pop	{r7, pc}
 8010d62:	bf00      	nop
 8010d64:	24000019 	.word	0x24000019

08010d68 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 8010d68:	b580      	push	{r7, lr}
 8010d6a:	b082      	sub	sp, #8
 8010d6c:	af00      	add	r7, sp, #0
 8010d6e:	4603      	mov	r3, r0
 8010d70:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 8010d72:	79fb      	ldrb	r3, [r7, #7]
 8010d74:	4618      	mov	r0, r3
 8010d76:	f7ff ffbd 	bl	8010cf4 <SD_CheckStatus>
 8010d7a:	4603      	mov	r3, r0
}
 8010d7c:	4618      	mov	r0, r3
 8010d7e:	3708      	adds	r7, #8
 8010d80:	46bd      	mov	sp, r7
 8010d82:	bd80      	pop	{r7, pc}

08010d84 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8010d84:	b580      	push	{r7, lr}
 8010d86:	b086      	sub	sp, #24
 8010d88:	af00      	add	r7, sp, #0
 8010d8a:	60b9      	str	r1, [r7, #8]
 8010d8c:	607a      	str	r2, [r7, #4]
 8010d8e:	603b      	str	r3, [r7, #0]
 8010d90:	4603      	mov	r3, r0
 8010d92:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8010d94:	2301      	movs	r3, #1
 8010d96:	75fb      	strb	r3, [r7, #23]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8010d98:	f247 5030 	movw	r0, #30000	@ 0x7530
 8010d9c:	f7ff ff8c 	bl	8010cb8 <SD_CheckStatusWithTimeout>
 8010da0:	4603      	mov	r3, r0
 8010da2:	2b00      	cmp	r3, #0
 8010da4:	da01      	bge.n	8010daa <SD_read+0x26>
  {
    return res;
 8010da6:	7dfb      	ldrb	r3, [r7, #23]
 8010da8:	e03b      	b.n	8010e22 <SD_read+0x9e>

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 8010daa:	683a      	ldr	r2, [r7, #0]
 8010dac:	6879      	ldr	r1, [r7, #4]
 8010dae:	68b8      	ldr	r0, [r7, #8]
 8010db0:	f7ff fef4 	bl	8010b9c <BSP_SD_ReadBlocks_DMA>
 8010db4:	4603      	mov	r3, r0
 8010db6:	2b00      	cmp	r3, #0
 8010db8:	d132      	bne.n	8010e20 <SD_read+0x9c>
                             (uint32_t) (sector),
                             count) == MSD_OK)
    {
      ReadStatus = 0;
 8010dba:	4b1c      	ldr	r3, [pc, #112]	@ (8010e2c <SD_read+0xa8>)
 8010dbc:	2200      	movs	r2, #0
 8010dbe:	601a      	str	r2, [r3, #0]
      /* Wait that the reading process is completed or a timeout occurs */
      timeout = HAL_GetTick();
 8010dc0:	f7f1 fe5e 	bl	8002a80 <HAL_GetTick>
 8010dc4:	6138      	str	r0, [r7, #16]
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 8010dc6:	bf00      	nop
 8010dc8:	4b18      	ldr	r3, [pc, #96]	@ (8010e2c <SD_read+0xa8>)
 8010dca:	681b      	ldr	r3, [r3, #0]
 8010dcc:	2b00      	cmp	r3, #0
 8010dce:	d108      	bne.n	8010de2 <SD_read+0x5e>
 8010dd0:	f7f1 fe56 	bl	8002a80 <HAL_GetTick>
 8010dd4:	4602      	mov	r2, r0
 8010dd6:	693b      	ldr	r3, [r7, #16]
 8010dd8:	1ad3      	subs	r3, r2, r3
 8010dda:	f247 522f 	movw	r2, #29999	@ 0x752f
 8010dde:	4293      	cmp	r3, r2
 8010de0:	d9f2      	bls.n	8010dc8 <SD_read+0x44>
      {
      }
      /* in case of a timeout return error */
      if (ReadStatus == 0)
 8010de2:	4b12      	ldr	r3, [pc, #72]	@ (8010e2c <SD_read+0xa8>)
 8010de4:	681b      	ldr	r3, [r3, #0]
 8010de6:	2b00      	cmp	r3, #0
 8010de8:	d102      	bne.n	8010df0 <SD_read+0x6c>
      {
        res = RES_ERROR;
 8010dea:	2301      	movs	r3, #1
 8010dec:	75fb      	strb	r3, [r7, #23]
 8010dee:	e017      	b.n	8010e20 <SD_read+0x9c>
      }
      else
      {
        ReadStatus = 0;
 8010df0:	4b0e      	ldr	r3, [pc, #56]	@ (8010e2c <SD_read+0xa8>)
 8010df2:	2200      	movs	r2, #0
 8010df4:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 8010df6:	f7f1 fe43 	bl	8002a80 <HAL_GetTick>
 8010dfa:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8010dfc:	e007      	b.n	8010e0e <SD_read+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8010dfe:	f7ff ff01 	bl	8010c04 <BSP_SD_GetCardState>
 8010e02:	4603      	mov	r3, r0
 8010e04:	2b00      	cmp	r3, #0
 8010e06:	d102      	bne.n	8010e0e <SD_read+0x8a>
          {
            res = RES_OK;
 8010e08:	2300      	movs	r3, #0
 8010e0a:	75fb      	strb	r3, [r7, #23]
            adjust the address and the D-Cache size to invalidate accordingly.
            */
            alignedAddr = (uint32_t)buff & ~0x1F;
            SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
            break;
 8010e0c:	e008      	b.n	8010e20 <SD_read+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8010e0e:	f7f1 fe37 	bl	8002a80 <HAL_GetTick>
 8010e12:	4602      	mov	r2, r0
 8010e14:	693b      	ldr	r3, [r7, #16]
 8010e16:	1ad3      	subs	r3, r2, r3
 8010e18:	f247 522f 	movw	r2, #29999	@ 0x752f
 8010e1c:	4293      	cmp	r3, r2
 8010e1e:	d9ee      	bls.n	8010dfe <SD_read+0x7a>
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif

  return res;
 8010e20:	7dfb      	ldrb	r3, [r7, #23]
}
 8010e22:	4618      	mov	r0, r3
 8010e24:	3718      	adds	r7, #24
 8010e26:	46bd      	mov	sp, r7
 8010e28:	bd80      	pop	{r7, pc}
 8010e2a:	bf00      	nop
 8010e2c:	240008a8 	.word	0x240008a8

08010e30 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 8010e30:	b580      	push	{r7, lr}
 8010e32:	b086      	sub	sp, #24
 8010e34:	af00      	add	r7, sp, #0
 8010e36:	60b9      	str	r1, [r7, #8]
 8010e38:	607a      	str	r2, [r7, #4]
 8010e3a:	603b      	str	r3, [r7, #0]
 8010e3c:	4603      	mov	r3, r0
 8010e3e:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8010e40:	2301      	movs	r3, #1
 8010e42:	75fb      	strb	r3, [r7, #23]
#if defined(ENABLE_SCRATCH_BUFFER)
  uint8_t ret;
  int i;
#endif

   WriteStatus = 0;
 8010e44:	4b24      	ldr	r3, [pc, #144]	@ (8010ed8 <SD_write+0xa8>)
 8010e46:	2200      	movs	r2, #0
 8010e48:	601a      	str	r2, [r3, #0]
#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)
  uint32_t alignedAddr;
#endif

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8010e4a:	f247 5030 	movw	r0, #30000	@ 0x7530
 8010e4e:	f7ff ff33 	bl	8010cb8 <SD_CheckStatusWithTimeout>
 8010e52:	4603      	mov	r3, r0
 8010e54:	2b00      	cmp	r3, #0
 8010e56:	da01      	bge.n	8010e5c <SD_write+0x2c>
  {
    return res;
 8010e58:	7dfb      	ldrb	r3, [r7, #23]
 8010e5a:	e038      	b.n	8010ece <SD_write+0x9e>
    */
    alignedAddr = (uint32_t)buff &  ~0x1F;
    SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

    if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 8010e5c:	683a      	ldr	r2, [r7, #0]
 8010e5e:	6879      	ldr	r1, [r7, #4]
 8010e60:	68b8      	ldr	r0, [r7, #8]
 8010e62:	f7ff feb5 	bl	8010bd0 <BSP_SD_WriteBlocks_DMA>
 8010e66:	4603      	mov	r3, r0
 8010e68:	2b00      	cmp	r3, #0
 8010e6a:	d12f      	bne.n	8010ecc <SD_write+0x9c>
                              (uint32_t)(sector),
                              count) == MSD_OK)
    {
      /* Wait that writing process is completed or a timeout occurs */

      timeout = HAL_GetTick();
 8010e6c:	f7f1 fe08 	bl	8002a80 <HAL_GetTick>
 8010e70:	6138      	str	r0, [r7, #16]
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 8010e72:	bf00      	nop
 8010e74:	4b18      	ldr	r3, [pc, #96]	@ (8010ed8 <SD_write+0xa8>)
 8010e76:	681b      	ldr	r3, [r3, #0]
 8010e78:	2b00      	cmp	r3, #0
 8010e7a:	d108      	bne.n	8010e8e <SD_write+0x5e>
 8010e7c:	f7f1 fe00 	bl	8002a80 <HAL_GetTick>
 8010e80:	4602      	mov	r2, r0
 8010e82:	693b      	ldr	r3, [r7, #16]
 8010e84:	1ad3      	subs	r3, r2, r3
 8010e86:	f247 522f 	movw	r2, #29999	@ 0x752f
 8010e8a:	4293      	cmp	r3, r2
 8010e8c:	d9f2      	bls.n	8010e74 <SD_write+0x44>
      {
      }
      /* in case of a timeout return error */
      if (WriteStatus == 0)
 8010e8e:	4b12      	ldr	r3, [pc, #72]	@ (8010ed8 <SD_write+0xa8>)
 8010e90:	681b      	ldr	r3, [r3, #0]
 8010e92:	2b00      	cmp	r3, #0
 8010e94:	d102      	bne.n	8010e9c <SD_write+0x6c>
      {
        res = RES_ERROR;
 8010e96:	2301      	movs	r3, #1
 8010e98:	75fb      	strb	r3, [r7, #23]
 8010e9a:	e017      	b.n	8010ecc <SD_write+0x9c>
      }
      else
      {
        WriteStatus = 0;
 8010e9c:	4b0e      	ldr	r3, [pc, #56]	@ (8010ed8 <SD_write+0xa8>)
 8010e9e:	2200      	movs	r2, #0
 8010ea0:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 8010ea2:	f7f1 fded 	bl	8002a80 <HAL_GetTick>
 8010ea6:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8010ea8:	e007      	b.n	8010eba <SD_write+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8010eaa:	f7ff feab 	bl	8010c04 <BSP_SD_GetCardState>
 8010eae:	4603      	mov	r3, r0
 8010eb0:	2b00      	cmp	r3, #0
 8010eb2:	d102      	bne.n	8010eba <SD_write+0x8a>
          {
            res = RES_OK;
 8010eb4:	2300      	movs	r3, #0
 8010eb6:	75fb      	strb	r3, [r7, #23]
            break;
 8010eb8:	e008      	b.n	8010ecc <SD_write+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8010eba:	f7f1 fde1 	bl	8002a80 <HAL_GetTick>
 8010ebe:	4602      	mov	r2, r0
 8010ec0:	693b      	ldr	r3, [r7, #16]
 8010ec2:	1ad3      	subs	r3, r2, r3
 8010ec4:	f247 522f 	movw	r2, #29999	@ 0x752f
 8010ec8:	4293      	cmp	r3, r2
 8010eca:	d9ee      	bls.n	8010eaa <SD_write+0x7a>
      }
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif
  return res;
 8010ecc:	7dfb      	ldrb	r3, [r7, #23]
}
 8010ece:	4618      	mov	r0, r3
 8010ed0:	3718      	adds	r7, #24
 8010ed2:	46bd      	mov	sp, r7
 8010ed4:	bd80      	pop	{r7, pc}
 8010ed6:	bf00      	nop
 8010ed8:	240008a4 	.word	0x240008a4

08010edc <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8010edc:	b580      	push	{r7, lr}
 8010ede:	b08c      	sub	sp, #48	@ 0x30
 8010ee0:	af00      	add	r7, sp, #0
 8010ee2:	4603      	mov	r3, r0
 8010ee4:	603a      	str	r2, [r7, #0]
 8010ee6:	71fb      	strb	r3, [r7, #7]
 8010ee8:	460b      	mov	r3, r1
 8010eea:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 8010eec:	2301      	movs	r3, #1
 8010eee:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8010ef2:	4b25      	ldr	r3, [pc, #148]	@ (8010f88 <SD_ioctl+0xac>)
 8010ef4:	781b      	ldrb	r3, [r3, #0]
 8010ef6:	b2db      	uxtb	r3, r3
 8010ef8:	f003 0301 	and.w	r3, r3, #1
 8010efc:	2b00      	cmp	r3, #0
 8010efe:	d001      	beq.n	8010f04 <SD_ioctl+0x28>
 8010f00:	2303      	movs	r3, #3
 8010f02:	e03c      	b.n	8010f7e <SD_ioctl+0xa2>

  switch (cmd)
 8010f04:	79bb      	ldrb	r3, [r7, #6]
 8010f06:	2b03      	cmp	r3, #3
 8010f08:	d834      	bhi.n	8010f74 <SD_ioctl+0x98>
 8010f0a:	a201      	add	r2, pc, #4	@ (adr r2, 8010f10 <SD_ioctl+0x34>)
 8010f0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010f10:	08010f21 	.word	0x08010f21
 8010f14:	08010f29 	.word	0x08010f29
 8010f18:	08010f41 	.word	0x08010f41
 8010f1c:	08010f5b 	.word	0x08010f5b
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 8010f20:	2300      	movs	r3, #0
 8010f22:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8010f26:	e028      	b.n	8010f7a <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 8010f28:	f107 0308 	add.w	r3, r7, #8
 8010f2c:	4618      	mov	r0, r3
 8010f2e:	f7ff fe79 	bl	8010c24 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 8010f32:	6a3a      	ldr	r2, [r7, #32]
 8010f34:	683b      	ldr	r3, [r7, #0]
 8010f36:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8010f38:	2300      	movs	r3, #0
 8010f3a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8010f3e:	e01c      	b.n	8010f7a <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8010f40:	f107 0308 	add.w	r3, r7, #8
 8010f44:	4618      	mov	r0, r3
 8010f46:	f7ff fe6d 	bl	8010c24 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 8010f4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010f4c:	b29a      	uxth	r2, r3
 8010f4e:	683b      	ldr	r3, [r7, #0]
 8010f50:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 8010f52:	2300      	movs	r3, #0
 8010f54:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8010f58:	e00f      	b.n	8010f7a <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8010f5a:	f107 0308 	add.w	r3, r7, #8
 8010f5e:	4618      	mov	r0, r3
 8010f60:	f7ff fe60 	bl	8010c24 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8010f64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010f66:	0a5a      	lsrs	r2, r3, #9
 8010f68:	683b      	ldr	r3, [r7, #0]
 8010f6a:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8010f6c:	2300      	movs	r3, #0
 8010f6e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8010f72:	e002      	b.n	8010f7a <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 8010f74:	2304      	movs	r3, #4
 8010f76:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  return res;
 8010f7a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8010f7e:	4618      	mov	r0, r3
 8010f80:	3730      	adds	r7, #48	@ 0x30
 8010f82:	46bd      	mov	sp, r7
 8010f84:	bd80      	pop	{r7, pc}
 8010f86:	bf00      	nop
 8010f88:	24000019 	.word	0x24000019

08010f8c <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 8010f8c:	b480      	push	{r7}
 8010f8e:	af00      	add	r7, sp, #0

  WriteStatus = 1;
 8010f90:	4b03      	ldr	r3, [pc, #12]	@ (8010fa0 <BSP_SD_WriteCpltCallback+0x14>)
 8010f92:	2201      	movs	r2, #1
 8010f94:	601a      	str	r2, [r3, #0]
}
 8010f96:	bf00      	nop
 8010f98:	46bd      	mov	sp, r7
 8010f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f9e:	4770      	bx	lr
 8010fa0:	240008a4 	.word	0x240008a4

08010fa4 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 8010fa4:	b480      	push	{r7}
 8010fa6:	af00      	add	r7, sp, #0
  ReadStatus = 1;
 8010fa8:	4b03      	ldr	r3, [pc, #12]	@ (8010fb8 <BSP_SD_ReadCpltCallback+0x14>)
 8010faa:	2201      	movs	r2, #1
 8010fac:	601a      	str	r2, [r3, #0]
}
 8010fae:	bf00      	nop
 8010fb0:	46bd      	mov	sp, r7
 8010fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010fb6:	4770      	bx	lr
 8010fb8:	240008a8 	.word	0x240008a8

08010fbc <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8010fbc:	b480      	push	{r7}
 8010fbe:	b087      	sub	sp, #28
 8010fc0:	af00      	add	r7, sp, #0
 8010fc2:	60f8      	str	r0, [r7, #12]
 8010fc4:	60b9      	str	r1, [r7, #8]
 8010fc6:	4613      	mov	r3, r2
 8010fc8:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8010fca:	2301      	movs	r3, #1
 8010fcc:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8010fce:	2300      	movs	r3, #0
 8010fd0:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8010fd2:	4b1f      	ldr	r3, [pc, #124]	@ (8011050 <FATFS_LinkDriverEx+0x94>)
 8010fd4:	7a5b      	ldrb	r3, [r3, #9]
 8010fd6:	b2db      	uxtb	r3, r3
 8010fd8:	2b00      	cmp	r3, #0
 8010fda:	d131      	bne.n	8011040 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8010fdc:	4b1c      	ldr	r3, [pc, #112]	@ (8011050 <FATFS_LinkDriverEx+0x94>)
 8010fde:	7a5b      	ldrb	r3, [r3, #9]
 8010fe0:	b2db      	uxtb	r3, r3
 8010fe2:	461a      	mov	r2, r3
 8010fe4:	4b1a      	ldr	r3, [pc, #104]	@ (8011050 <FATFS_LinkDriverEx+0x94>)
 8010fe6:	2100      	movs	r1, #0
 8010fe8:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8010fea:	4b19      	ldr	r3, [pc, #100]	@ (8011050 <FATFS_LinkDriverEx+0x94>)
 8010fec:	7a5b      	ldrb	r3, [r3, #9]
 8010fee:	b2db      	uxtb	r3, r3
 8010ff0:	4a17      	ldr	r2, [pc, #92]	@ (8011050 <FATFS_LinkDriverEx+0x94>)
 8010ff2:	009b      	lsls	r3, r3, #2
 8010ff4:	4413      	add	r3, r2
 8010ff6:	68fa      	ldr	r2, [r7, #12]
 8010ff8:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8010ffa:	4b15      	ldr	r3, [pc, #84]	@ (8011050 <FATFS_LinkDriverEx+0x94>)
 8010ffc:	7a5b      	ldrb	r3, [r3, #9]
 8010ffe:	b2db      	uxtb	r3, r3
 8011000:	461a      	mov	r2, r3
 8011002:	4b13      	ldr	r3, [pc, #76]	@ (8011050 <FATFS_LinkDriverEx+0x94>)
 8011004:	4413      	add	r3, r2
 8011006:	79fa      	ldrb	r2, [r7, #7]
 8011008:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 801100a:	4b11      	ldr	r3, [pc, #68]	@ (8011050 <FATFS_LinkDriverEx+0x94>)
 801100c:	7a5b      	ldrb	r3, [r3, #9]
 801100e:	b2db      	uxtb	r3, r3
 8011010:	1c5a      	adds	r2, r3, #1
 8011012:	b2d1      	uxtb	r1, r2
 8011014:	4a0e      	ldr	r2, [pc, #56]	@ (8011050 <FATFS_LinkDriverEx+0x94>)
 8011016:	7251      	strb	r1, [r2, #9]
 8011018:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 801101a:	7dbb      	ldrb	r3, [r7, #22]
 801101c:	3330      	adds	r3, #48	@ 0x30
 801101e:	b2da      	uxtb	r2, r3
 8011020:	68bb      	ldr	r3, [r7, #8]
 8011022:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8011024:	68bb      	ldr	r3, [r7, #8]
 8011026:	3301      	adds	r3, #1
 8011028:	223a      	movs	r2, #58	@ 0x3a
 801102a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 801102c:	68bb      	ldr	r3, [r7, #8]
 801102e:	3302      	adds	r3, #2
 8011030:	222f      	movs	r2, #47	@ 0x2f
 8011032:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8011034:	68bb      	ldr	r3, [r7, #8]
 8011036:	3303      	adds	r3, #3
 8011038:	2200      	movs	r2, #0
 801103a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 801103c:	2300      	movs	r3, #0
 801103e:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8011040:	7dfb      	ldrb	r3, [r7, #23]
}
 8011042:	4618      	mov	r0, r3
 8011044:	371c      	adds	r7, #28
 8011046:	46bd      	mov	sp, r7
 8011048:	f85d 7b04 	ldr.w	r7, [sp], #4
 801104c:	4770      	bx	lr
 801104e:	bf00      	nop
 8011050:	240008ac 	.word	0x240008ac

08011054 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8011054:	b580      	push	{r7, lr}
 8011056:	b082      	sub	sp, #8
 8011058:	af00      	add	r7, sp, #0
 801105a:	6078      	str	r0, [r7, #4]
 801105c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 801105e:	2200      	movs	r2, #0
 8011060:	6839      	ldr	r1, [r7, #0]
 8011062:	6878      	ldr	r0, [r7, #4]
 8011064:	f7ff ffaa 	bl	8010fbc <FATFS_LinkDriverEx>
 8011068:	4603      	mov	r3, r0
}
 801106a:	4618      	mov	r0, r3
 801106c:	3708      	adds	r7, #8
 801106e:	46bd      	mov	sp, r7
 8011070:	bd80      	pop	{r7, pc}
	...

08011074 <siprintf>:
 8011074:	b40e      	push	{r1, r2, r3}
 8011076:	b510      	push	{r4, lr}
 8011078:	b09d      	sub	sp, #116	@ 0x74
 801107a:	ab1f      	add	r3, sp, #124	@ 0x7c
 801107c:	9002      	str	r0, [sp, #8]
 801107e:	9006      	str	r0, [sp, #24]
 8011080:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8011084:	480a      	ldr	r0, [pc, #40]	@ (80110b0 <siprintf+0x3c>)
 8011086:	9107      	str	r1, [sp, #28]
 8011088:	9104      	str	r1, [sp, #16]
 801108a:	490a      	ldr	r1, [pc, #40]	@ (80110b4 <siprintf+0x40>)
 801108c:	f853 2b04 	ldr.w	r2, [r3], #4
 8011090:	9105      	str	r1, [sp, #20]
 8011092:	2400      	movs	r4, #0
 8011094:	a902      	add	r1, sp, #8
 8011096:	6800      	ldr	r0, [r0, #0]
 8011098:	9301      	str	r3, [sp, #4]
 801109a:	941b      	str	r4, [sp, #108]	@ 0x6c
 801109c:	f000 f9a2 	bl	80113e4 <_svfiprintf_r>
 80110a0:	9b02      	ldr	r3, [sp, #8]
 80110a2:	701c      	strb	r4, [r3, #0]
 80110a4:	b01d      	add	sp, #116	@ 0x74
 80110a6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80110aa:	b003      	add	sp, #12
 80110ac:	4770      	bx	lr
 80110ae:	bf00      	nop
 80110b0:	2400001c 	.word	0x2400001c
 80110b4:	ffff0208 	.word	0xffff0208

080110b8 <memset>:
 80110b8:	4402      	add	r2, r0
 80110ba:	4603      	mov	r3, r0
 80110bc:	4293      	cmp	r3, r2
 80110be:	d100      	bne.n	80110c2 <memset+0xa>
 80110c0:	4770      	bx	lr
 80110c2:	f803 1b01 	strb.w	r1, [r3], #1
 80110c6:	e7f9      	b.n	80110bc <memset+0x4>

080110c8 <__errno>:
 80110c8:	4b01      	ldr	r3, [pc, #4]	@ (80110d0 <__errno+0x8>)
 80110ca:	6818      	ldr	r0, [r3, #0]
 80110cc:	4770      	bx	lr
 80110ce:	bf00      	nop
 80110d0:	2400001c 	.word	0x2400001c

080110d4 <__libc_init_array>:
 80110d4:	b570      	push	{r4, r5, r6, lr}
 80110d6:	4d0d      	ldr	r5, [pc, #52]	@ (801110c <__libc_init_array+0x38>)
 80110d8:	4c0d      	ldr	r4, [pc, #52]	@ (8011110 <__libc_init_array+0x3c>)
 80110da:	1b64      	subs	r4, r4, r5
 80110dc:	10a4      	asrs	r4, r4, #2
 80110de:	2600      	movs	r6, #0
 80110e0:	42a6      	cmp	r6, r4
 80110e2:	d109      	bne.n	80110f8 <__libc_init_array+0x24>
 80110e4:	4d0b      	ldr	r5, [pc, #44]	@ (8011114 <__libc_init_array+0x40>)
 80110e6:	4c0c      	ldr	r4, [pc, #48]	@ (8011118 <__libc_init_array+0x44>)
 80110e8:	f000 fc64 	bl	80119b4 <_init>
 80110ec:	1b64      	subs	r4, r4, r5
 80110ee:	10a4      	asrs	r4, r4, #2
 80110f0:	2600      	movs	r6, #0
 80110f2:	42a6      	cmp	r6, r4
 80110f4:	d105      	bne.n	8011102 <__libc_init_array+0x2e>
 80110f6:	bd70      	pop	{r4, r5, r6, pc}
 80110f8:	f855 3b04 	ldr.w	r3, [r5], #4
 80110fc:	4798      	blx	r3
 80110fe:	3601      	adds	r6, #1
 8011100:	e7ee      	b.n	80110e0 <__libc_init_array+0xc>
 8011102:	f855 3b04 	ldr.w	r3, [r5], #4
 8011106:	4798      	blx	r3
 8011108:	3601      	adds	r6, #1
 801110a:	e7f2      	b.n	80110f2 <__libc_init_array+0x1e>
 801110c:	08011d4c 	.word	0x08011d4c
 8011110:	08011d4c 	.word	0x08011d4c
 8011114:	08011d4c 	.word	0x08011d4c
 8011118:	08011d50 	.word	0x08011d50

0801111c <__retarget_lock_acquire_recursive>:
 801111c:	4770      	bx	lr

0801111e <__retarget_lock_release_recursive>:
 801111e:	4770      	bx	lr

08011120 <memcpy>:
 8011120:	440a      	add	r2, r1
 8011122:	4291      	cmp	r1, r2
 8011124:	f100 33ff 	add.w	r3, r0, #4294967295
 8011128:	d100      	bne.n	801112c <memcpy+0xc>
 801112a:	4770      	bx	lr
 801112c:	b510      	push	{r4, lr}
 801112e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011132:	f803 4f01 	strb.w	r4, [r3, #1]!
 8011136:	4291      	cmp	r1, r2
 8011138:	d1f9      	bne.n	801112e <memcpy+0xe>
 801113a:	bd10      	pop	{r4, pc}

0801113c <_free_r>:
 801113c:	b538      	push	{r3, r4, r5, lr}
 801113e:	4605      	mov	r5, r0
 8011140:	2900      	cmp	r1, #0
 8011142:	d041      	beq.n	80111c8 <_free_r+0x8c>
 8011144:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011148:	1f0c      	subs	r4, r1, #4
 801114a:	2b00      	cmp	r3, #0
 801114c:	bfb8      	it	lt
 801114e:	18e4      	addlt	r4, r4, r3
 8011150:	f000 f8e0 	bl	8011314 <__malloc_lock>
 8011154:	4a1d      	ldr	r2, [pc, #116]	@ (80111cc <_free_r+0x90>)
 8011156:	6813      	ldr	r3, [r2, #0]
 8011158:	b933      	cbnz	r3, 8011168 <_free_r+0x2c>
 801115a:	6063      	str	r3, [r4, #4]
 801115c:	6014      	str	r4, [r2, #0]
 801115e:	4628      	mov	r0, r5
 8011160:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011164:	f000 b8dc 	b.w	8011320 <__malloc_unlock>
 8011168:	42a3      	cmp	r3, r4
 801116a:	d908      	bls.n	801117e <_free_r+0x42>
 801116c:	6820      	ldr	r0, [r4, #0]
 801116e:	1821      	adds	r1, r4, r0
 8011170:	428b      	cmp	r3, r1
 8011172:	bf01      	itttt	eq
 8011174:	6819      	ldreq	r1, [r3, #0]
 8011176:	685b      	ldreq	r3, [r3, #4]
 8011178:	1809      	addeq	r1, r1, r0
 801117a:	6021      	streq	r1, [r4, #0]
 801117c:	e7ed      	b.n	801115a <_free_r+0x1e>
 801117e:	461a      	mov	r2, r3
 8011180:	685b      	ldr	r3, [r3, #4]
 8011182:	b10b      	cbz	r3, 8011188 <_free_r+0x4c>
 8011184:	42a3      	cmp	r3, r4
 8011186:	d9fa      	bls.n	801117e <_free_r+0x42>
 8011188:	6811      	ldr	r1, [r2, #0]
 801118a:	1850      	adds	r0, r2, r1
 801118c:	42a0      	cmp	r0, r4
 801118e:	d10b      	bne.n	80111a8 <_free_r+0x6c>
 8011190:	6820      	ldr	r0, [r4, #0]
 8011192:	4401      	add	r1, r0
 8011194:	1850      	adds	r0, r2, r1
 8011196:	4283      	cmp	r3, r0
 8011198:	6011      	str	r1, [r2, #0]
 801119a:	d1e0      	bne.n	801115e <_free_r+0x22>
 801119c:	6818      	ldr	r0, [r3, #0]
 801119e:	685b      	ldr	r3, [r3, #4]
 80111a0:	6053      	str	r3, [r2, #4]
 80111a2:	4408      	add	r0, r1
 80111a4:	6010      	str	r0, [r2, #0]
 80111a6:	e7da      	b.n	801115e <_free_r+0x22>
 80111a8:	d902      	bls.n	80111b0 <_free_r+0x74>
 80111aa:	230c      	movs	r3, #12
 80111ac:	602b      	str	r3, [r5, #0]
 80111ae:	e7d6      	b.n	801115e <_free_r+0x22>
 80111b0:	6820      	ldr	r0, [r4, #0]
 80111b2:	1821      	adds	r1, r4, r0
 80111b4:	428b      	cmp	r3, r1
 80111b6:	bf04      	itt	eq
 80111b8:	6819      	ldreq	r1, [r3, #0]
 80111ba:	685b      	ldreq	r3, [r3, #4]
 80111bc:	6063      	str	r3, [r4, #4]
 80111be:	bf04      	itt	eq
 80111c0:	1809      	addeq	r1, r1, r0
 80111c2:	6021      	streq	r1, [r4, #0]
 80111c4:	6054      	str	r4, [r2, #4]
 80111c6:	e7ca      	b.n	801115e <_free_r+0x22>
 80111c8:	bd38      	pop	{r3, r4, r5, pc}
 80111ca:	bf00      	nop
 80111cc:	240009fc 	.word	0x240009fc

080111d0 <sbrk_aligned>:
 80111d0:	b570      	push	{r4, r5, r6, lr}
 80111d2:	4e0f      	ldr	r6, [pc, #60]	@ (8011210 <sbrk_aligned+0x40>)
 80111d4:	460c      	mov	r4, r1
 80111d6:	6831      	ldr	r1, [r6, #0]
 80111d8:	4605      	mov	r5, r0
 80111da:	b911      	cbnz	r1, 80111e2 <sbrk_aligned+0x12>
 80111dc:	f000 fba4 	bl	8011928 <_sbrk_r>
 80111e0:	6030      	str	r0, [r6, #0]
 80111e2:	4621      	mov	r1, r4
 80111e4:	4628      	mov	r0, r5
 80111e6:	f000 fb9f 	bl	8011928 <_sbrk_r>
 80111ea:	1c43      	adds	r3, r0, #1
 80111ec:	d103      	bne.n	80111f6 <sbrk_aligned+0x26>
 80111ee:	f04f 34ff 	mov.w	r4, #4294967295
 80111f2:	4620      	mov	r0, r4
 80111f4:	bd70      	pop	{r4, r5, r6, pc}
 80111f6:	1cc4      	adds	r4, r0, #3
 80111f8:	f024 0403 	bic.w	r4, r4, #3
 80111fc:	42a0      	cmp	r0, r4
 80111fe:	d0f8      	beq.n	80111f2 <sbrk_aligned+0x22>
 8011200:	1a21      	subs	r1, r4, r0
 8011202:	4628      	mov	r0, r5
 8011204:	f000 fb90 	bl	8011928 <_sbrk_r>
 8011208:	3001      	adds	r0, #1
 801120a:	d1f2      	bne.n	80111f2 <sbrk_aligned+0x22>
 801120c:	e7ef      	b.n	80111ee <sbrk_aligned+0x1e>
 801120e:	bf00      	nop
 8011210:	240009f8 	.word	0x240009f8

08011214 <_malloc_r>:
 8011214:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011218:	1ccd      	adds	r5, r1, #3
 801121a:	f025 0503 	bic.w	r5, r5, #3
 801121e:	3508      	adds	r5, #8
 8011220:	2d0c      	cmp	r5, #12
 8011222:	bf38      	it	cc
 8011224:	250c      	movcc	r5, #12
 8011226:	2d00      	cmp	r5, #0
 8011228:	4606      	mov	r6, r0
 801122a:	db01      	blt.n	8011230 <_malloc_r+0x1c>
 801122c:	42a9      	cmp	r1, r5
 801122e:	d904      	bls.n	801123a <_malloc_r+0x26>
 8011230:	230c      	movs	r3, #12
 8011232:	6033      	str	r3, [r6, #0]
 8011234:	2000      	movs	r0, #0
 8011236:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801123a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8011310 <_malloc_r+0xfc>
 801123e:	f000 f869 	bl	8011314 <__malloc_lock>
 8011242:	f8d8 3000 	ldr.w	r3, [r8]
 8011246:	461c      	mov	r4, r3
 8011248:	bb44      	cbnz	r4, 801129c <_malloc_r+0x88>
 801124a:	4629      	mov	r1, r5
 801124c:	4630      	mov	r0, r6
 801124e:	f7ff ffbf 	bl	80111d0 <sbrk_aligned>
 8011252:	1c43      	adds	r3, r0, #1
 8011254:	4604      	mov	r4, r0
 8011256:	d158      	bne.n	801130a <_malloc_r+0xf6>
 8011258:	f8d8 4000 	ldr.w	r4, [r8]
 801125c:	4627      	mov	r7, r4
 801125e:	2f00      	cmp	r7, #0
 8011260:	d143      	bne.n	80112ea <_malloc_r+0xd6>
 8011262:	2c00      	cmp	r4, #0
 8011264:	d04b      	beq.n	80112fe <_malloc_r+0xea>
 8011266:	6823      	ldr	r3, [r4, #0]
 8011268:	4639      	mov	r1, r7
 801126a:	4630      	mov	r0, r6
 801126c:	eb04 0903 	add.w	r9, r4, r3
 8011270:	f000 fb5a 	bl	8011928 <_sbrk_r>
 8011274:	4581      	cmp	r9, r0
 8011276:	d142      	bne.n	80112fe <_malloc_r+0xea>
 8011278:	6821      	ldr	r1, [r4, #0]
 801127a:	1a6d      	subs	r5, r5, r1
 801127c:	4629      	mov	r1, r5
 801127e:	4630      	mov	r0, r6
 8011280:	f7ff ffa6 	bl	80111d0 <sbrk_aligned>
 8011284:	3001      	adds	r0, #1
 8011286:	d03a      	beq.n	80112fe <_malloc_r+0xea>
 8011288:	6823      	ldr	r3, [r4, #0]
 801128a:	442b      	add	r3, r5
 801128c:	6023      	str	r3, [r4, #0]
 801128e:	f8d8 3000 	ldr.w	r3, [r8]
 8011292:	685a      	ldr	r2, [r3, #4]
 8011294:	bb62      	cbnz	r2, 80112f0 <_malloc_r+0xdc>
 8011296:	f8c8 7000 	str.w	r7, [r8]
 801129a:	e00f      	b.n	80112bc <_malloc_r+0xa8>
 801129c:	6822      	ldr	r2, [r4, #0]
 801129e:	1b52      	subs	r2, r2, r5
 80112a0:	d420      	bmi.n	80112e4 <_malloc_r+0xd0>
 80112a2:	2a0b      	cmp	r2, #11
 80112a4:	d917      	bls.n	80112d6 <_malloc_r+0xc2>
 80112a6:	1961      	adds	r1, r4, r5
 80112a8:	42a3      	cmp	r3, r4
 80112aa:	6025      	str	r5, [r4, #0]
 80112ac:	bf18      	it	ne
 80112ae:	6059      	strne	r1, [r3, #4]
 80112b0:	6863      	ldr	r3, [r4, #4]
 80112b2:	bf08      	it	eq
 80112b4:	f8c8 1000 	streq.w	r1, [r8]
 80112b8:	5162      	str	r2, [r4, r5]
 80112ba:	604b      	str	r3, [r1, #4]
 80112bc:	4630      	mov	r0, r6
 80112be:	f000 f82f 	bl	8011320 <__malloc_unlock>
 80112c2:	f104 000b 	add.w	r0, r4, #11
 80112c6:	1d23      	adds	r3, r4, #4
 80112c8:	f020 0007 	bic.w	r0, r0, #7
 80112cc:	1ac2      	subs	r2, r0, r3
 80112ce:	bf1c      	itt	ne
 80112d0:	1a1b      	subne	r3, r3, r0
 80112d2:	50a3      	strne	r3, [r4, r2]
 80112d4:	e7af      	b.n	8011236 <_malloc_r+0x22>
 80112d6:	6862      	ldr	r2, [r4, #4]
 80112d8:	42a3      	cmp	r3, r4
 80112da:	bf0c      	ite	eq
 80112dc:	f8c8 2000 	streq.w	r2, [r8]
 80112e0:	605a      	strne	r2, [r3, #4]
 80112e2:	e7eb      	b.n	80112bc <_malloc_r+0xa8>
 80112e4:	4623      	mov	r3, r4
 80112e6:	6864      	ldr	r4, [r4, #4]
 80112e8:	e7ae      	b.n	8011248 <_malloc_r+0x34>
 80112ea:	463c      	mov	r4, r7
 80112ec:	687f      	ldr	r7, [r7, #4]
 80112ee:	e7b6      	b.n	801125e <_malloc_r+0x4a>
 80112f0:	461a      	mov	r2, r3
 80112f2:	685b      	ldr	r3, [r3, #4]
 80112f4:	42a3      	cmp	r3, r4
 80112f6:	d1fb      	bne.n	80112f0 <_malloc_r+0xdc>
 80112f8:	2300      	movs	r3, #0
 80112fa:	6053      	str	r3, [r2, #4]
 80112fc:	e7de      	b.n	80112bc <_malloc_r+0xa8>
 80112fe:	230c      	movs	r3, #12
 8011300:	6033      	str	r3, [r6, #0]
 8011302:	4630      	mov	r0, r6
 8011304:	f000 f80c 	bl	8011320 <__malloc_unlock>
 8011308:	e794      	b.n	8011234 <_malloc_r+0x20>
 801130a:	6005      	str	r5, [r0, #0]
 801130c:	e7d6      	b.n	80112bc <_malloc_r+0xa8>
 801130e:	bf00      	nop
 8011310:	240009fc 	.word	0x240009fc

08011314 <__malloc_lock>:
 8011314:	4801      	ldr	r0, [pc, #4]	@ (801131c <__malloc_lock+0x8>)
 8011316:	f7ff bf01 	b.w	801111c <__retarget_lock_acquire_recursive>
 801131a:	bf00      	nop
 801131c:	240009f4 	.word	0x240009f4

08011320 <__malloc_unlock>:
 8011320:	4801      	ldr	r0, [pc, #4]	@ (8011328 <__malloc_unlock+0x8>)
 8011322:	f7ff befc 	b.w	801111e <__retarget_lock_release_recursive>
 8011326:	bf00      	nop
 8011328:	240009f4 	.word	0x240009f4

0801132c <__ssputs_r>:
 801132c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011330:	688e      	ldr	r6, [r1, #8]
 8011332:	461f      	mov	r7, r3
 8011334:	42be      	cmp	r6, r7
 8011336:	680b      	ldr	r3, [r1, #0]
 8011338:	4682      	mov	sl, r0
 801133a:	460c      	mov	r4, r1
 801133c:	4690      	mov	r8, r2
 801133e:	d82d      	bhi.n	801139c <__ssputs_r+0x70>
 8011340:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8011344:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8011348:	d026      	beq.n	8011398 <__ssputs_r+0x6c>
 801134a:	6965      	ldr	r5, [r4, #20]
 801134c:	6909      	ldr	r1, [r1, #16]
 801134e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8011352:	eba3 0901 	sub.w	r9, r3, r1
 8011356:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801135a:	1c7b      	adds	r3, r7, #1
 801135c:	444b      	add	r3, r9
 801135e:	106d      	asrs	r5, r5, #1
 8011360:	429d      	cmp	r5, r3
 8011362:	bf38      	it	cc
 8011364:	461d      	movcc	r5, r3
 8011366:	0553      	lsls	r3, r2, #21
 8011368:	d527      	bpl.n	80113ba <__ssputs_r+0x8e>
 801136a:	4629      	mov	r1, r5
 801136c:	f7ff ff52 	bl	8011214 <_malloc_r>
 8011370:	4606      	mov	r6, r0
 8011372:	b360      	cbz	r0, 80113ce <__ssputs_r+0xa2>
 8011374:	6921      	ldr	r1, [r4, #16]
 8011376:	464a      	mov	r2, r9
 8011378:	f7ff fed2 	bl	8011120 <memcpy>
 801137c:	89a3      	ldrh	r3, [r4, #12]
 801137e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8011382:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011386:	81a3      	strh	r3, [r4, #12]
 8011388:	6126      	str	r6, [r4, #16]
 801138a:	6165      	str	r5, [r4, #20]
 801138c:	444e      	add	r6, r9
 801138e:	eba5 0509 	sub.w	r5, r5, r9
 8011392:	6026      	str	r6, [r4, #0]
 8011394:	60a5      	str	r5, [r4, #8]
 8011396:	463e      	mov	r6, r7
 8011398:	42be      	cmp	r6, r7
 801139a:	d900      	bls.n	801139e <__ssputs_r+0x72>
 801139c:	463e      	mov	r6, r7
 801139e:	6820      	ldr	r0, [r4, #0]
 80113a0:	4632      	mov	r2, r6
 80113a2:	4641      	mov	r1, r8
 80113a4:	f000 faa6 	bl	80118f4 <memmove>
 80113a8:	68a3      	ldr	r3, [r4, #8]
 80113aa:	1b9b      	subs	r3, r3, r6
 80113ac:	60a3      	str	r3, [r4, #8]
 80113ae:	6823      	ldr	r3, [r4, #0]
 80113b0:	4433      	add	r3, r6
 80113b2:	6023      	str	r3, [r4, #0]
 80113b4:	2000      	movs	r0, #0
 80113b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80113ba:	462a      	mov	r2, r5
 80113bc:	f000 fac4 	bl	8011948 <_realloc_r>
 80113c0:	4606      	mov	r6, r0
 80113c2:	2800      	cmp	r0, #0
 80113c4:	d1e0      	bne.n	8011388 <__ssputs_r+0x5c>
 80113c6:	6921      	ldr	r1, [r4, #16]
 80113c8:	4650      	mov	r0, sl
 80113ca:	f7ff feb7 	bl	801113c <_free_r>
 80113ce:	230c      	movs	r3, #12
 80113d0:	f8ca 3000 	str.w	r3, [sl]
 80113d4:	89a3      	ldrh	r3, [r4, #12]
 80113d6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80113da:	81a3      	strh	r3, [r4, #12]
 80113dc:	f04f 30ff 	mov.w	r0, #4294967295
 80113e0:	e7e9      	b.n	80113b6 <__ssputs_r+0x8a>
	...

080113e4 <_svfiprintf_r>:
 80113e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80113e8:	4698      	mov	r8, r3
 80113ea:	898b      	ldrh	r3, [r1, #12]
 80113ec:	061b      	lsls	r3, r3, #24
 80113ee:	b09d      	sub	sp, #116	@ 0x74
 80113f0:	4607      	mov	r7, r0
 80113f2:	460d      	mov	r5, r1
 80113f4:	4614      	mov	r4, r2
 80113f6:	d510      	bpl.n	801141a <_svfiprintf_r+0x36>
 80113f8:	690b      	ldr	r3, [r1, #16]
 80113fa:	b973      	cbnz	r3, 801141a <_svfiprintf_r+0x36>
 80113fc:	2140      	movs	r1, #64	@ 0x40
 80113fe:	f7ff ff09 	bl	8011214 <_malloc_r>
 8011402:	6028      	str	r0, [r5, #0]
 8011404:	6128      	str	r0, [r5, #16]
 8011406:	b930      	cbnz	r0, 8011416 <_svfiprintf_r+0x32>
 8011408:	230c      	movs	r3, #12
 801140a:	603b      	str	r3, [r7, #0]
 801140c:	f04f 30ff 	mov.w	r0, #4294967295
 8011410:	b01d      	add	sp, #116	@ 0x74
 8011412:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011416:	2340      	movs	r3, #64	@ 0x40
 8011418:	616b      	str	r3, [r5, #20]
 801141a:	2300      	movs	r3, #0
 801141c:	9309      	str	r3, [sp, #36]	@ 0x24
 801141e:	2320      	movs	r3, #32
 8011420:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8011424:	f8cd 800c 	str.w	r8, [sp, #12]
 8011428:	2330      	movs	r3, #48	@ 0x30
 801142a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80115c8 <_svfiprintf_r+0x1e4>
 801142e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8011432:	f04f 0901 	mov.w	r9, #1
 8011436:	4623      	mov	r3, r4
 8011438:	469a      	mov	sl, r3
 801143a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801143e:	b10a      	cbz	r2, 8011444 <_svfiprintf_r+0x60>
 8011440:	2a25      	cmp	r2, #37	@ 0x25
 8011442:	d1f9      	bne.n	8011438 <_svfiprintf_r+0x54>
 8011444:	ebba 0b04 	subs.w	fp, sl, r4
 8011448:	d00b      	beq.n	8011462 <_svfiprintf_r+0x7e>
 801144a:	465b      	mov	r3, fp
 801144c:	4622      	mov	r2, r4
 801144e:	4629      	mov	r1, r5
 8011450:	4638      	mov	r0, r7
 8011452:	f7ff ff6b 	bl	801132c <__ssputs_r>
 8011456:	3001      	adds	r0, #1
 8011458:	f000 80a7 	beq.w	80115aa <_svfiprintf_r+0x1c6>
 801145c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801145e:	445a      	add	r2, fp
 8011460:	9209      	str	r2, [sp, #36]	@ 0x24
 8011462:	f89a 3000 	ldrb.w	r3, [sl]
 8011466:	2b00      	cmp	r3, #0
 8011468:	f000 809f 	beq.w	80115aa <_svfiprintf_r+0x1c6>
 801146c:	2300      	movs	r3, #0
 801146e:	f04f 32ff 	mov.w	r2, #4294967295
 8011472:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011476:	f10a 0a01 	add.w	sl, sl, #1
 801147a:	9304      	str	r3, [sp, #16]
 801147c:	9307      	str	r3, [sp, #28]
 801147e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8011482:	931a      	str	r3, [sp, #104]	@ 0x68
 8011484:	4654      	mov	r4, sl
 8011486:	2205      	movs	r2, #5
 8011488:	f814 1b01 	ldrb.w	r1, [r4], #1
 801148c:	484e      	ldr	r0, [pc, #312]	@ (80115c8 <_svfiprintf_r+0x1e4>)
 801148e:	f7ee ff47 	bl	8000320 <memchr>
 8011492:	9a04      	ldr	r2, [sp, #16]
 8011494:	b9d8      	cbnz	r0, 80114ce <_svfiprintf_r+0xea>
 8011496:	06d0      	lsls	r0, r2, #27
 8011498:	bf44      	itt	mi
 801149a:	2320      	movmi	r3, #32
 801149c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80114a0:	0711      	lsls	r1, r2, #28
 80114a2:	bf44      	itt	mi
 80114a4:	232b      	movmi	r3, #43	@ 0x2b
 80114a6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80114aa:	f89a 3000 	ldrb.w	r3, [sl]
 80114ae:	2b2a      	cmp	r3, #42	@ 0x2a
 80114b0:	d015      	beq.n	80114de <_svfiprintf_r+0xfa>
 80114b2:	9a07      	ldr	r2, [sp, #28]
 80114b4:	4654      	mov	r4, sl
 80114b6:	2000      	movs	r0, #0
 80114b8:	f04f 0c0a 	mov.w	ip, #10
 80114bc:	4621      	mov	r1, r4
 80114be:	f811 3b01 	ldrb.w	r3, [r1], #1
 80114c2:	3b30      	subs	r3, #48	@ 0x30
 80114c4:	2b09      	cmp	r3, #9
 80114c6:	d94b      	bls.n	8011560 <_svfiprintf_r+0x17c>
 80114c8:	b1b0      	cbz	r0, 80114f8 <_svfiprintf_r+0x114>
 80114ca:	9207      	str	r2, [sp, #28]
 80114cc:	e014      	b.n	80114f8 <_svfiprintf_r+0x114>
 80114ce:	eba0 0308 	sub.w	r3, r0, r8
 80114d2:	fa09 f303 	lsl.w	r3, r9, r3
 80114d6:	4313      	orrs	r3, r2
 80114d8:	9304      	str	r3, [sp, #16]
 80114da:	46a2      	mov	sl, r4
 80114dc:	e7d2      	b.n	8011484 <_svfiprintf_r+0xa0>
 80114de:	9b03      	ldr	r3, [sp, #12]
 80114e0:	1d19      	adds	r1, r3, #4
 80114e2:	681b      	ldr	r3, [r3, #0]
 80114e4:	9103      	str	r1, [sp, #12]
 80114e6:	2b00      	cmp	r3, #0
 80114e8:	bfbb      	ittet	lt
 80114ea:	425b      	neglt	r3, r3
 80114ec:	f042 0202 	orrlt.w	r2, r2, #2
 80114f0:	9307      	strge	r3, [sp, #28]
 80114f2:	9307      	strlt	r3, [sp, #28]
 80114f4:	bfb8      	it	lt
 80114f6:	9204      	strlt	r2, [sp, #16]
 80114f8:	7823      	ldrb	r3, [r4, #0]
 80114fa:	2b2e      	cmp	r3, #46	@ 0x2e
 80114fc:	d10a      	bne.n	8011514 <_svfiprintf_r+0x130>
 80114fe:	7863      	ldrb	r3, [r4, #1]
 8011500:	2b2a      	cmp	r3, #42	@ 0x2a
 8011502:	d132      	bne.n	801156a <_svfiprintf_r+0x186>
 8011504:	9b03      	ldr	r3, [sp, #12]
 8011506:	1d1a      	adds	r2, r3, #4
 8011508:	681b      	ldr	r3, [r3, #0]
 801150a:	9203      	str	r2, [sp, #12]
 801150c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8011510:	3402      	adds	r4, #2
 8011512:	9305      	str	r3, [sp, #20]
 8011514:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80115d8 <_svfiprintf_r+0x1f4>
 8011518:	7821      	ldrb	r1, [r4, #0]
 801151a:	2203      	movs	r2, #3
 801151c:	4650      	mov	r0, sl
 801151e:	f7ee feff 	bl	8000320 <memchr>
 8011522:	b138      	cbz	r0, 8011534 <_svfiprintf_r+0x150>
 8011524:	9b04      	ldr	r3, [sp, #16]
 8011526:	eba0 000a 	sub.w	r0, r0, sl
 801152a:	2240      	movs	r2, #64	@ 0x40
 801152c:	4082      	lsls	r2, r0
 801152e:	4313      	orrs	r3, r2
 8011530:	3401      	adds	r4, #1
 8011532:	9304      	str	r3, [sp, #16]
 8011534:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011538:	4824      	ldr	r0, [pc, #144]	@ (80115cc <_svfiprintf_r+0x1e8>)
 801153a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801153e:	2206      	movs	r2, #6
 8011540:	f7ee feee 	bl	8000320 <memchr>
 8011544:	2800      	cmp	r0, #0
 8011546:	d036      	beq.n	80115b6 <_svfiprintf_r+0x1d2>
 8011548:	4b21      	ldr	r3, [pc, #132]	@ (80115d0 <_svfiprintf_r+0x1ec>)
 801154a:	bb1b      	cbnz	r3, 8011594 <_svfiprintf_r+0x1b0>
 801154c:	9b03      	ldr	r3, [sp, #12]
 801154e:	3307      	adds	r3, #7
 8011550:	f023 0307 	bic.w	r3, r3, #7
 8011554:	3308      	adds	r3, #8
 8011556:	9303      	str	r3, [sp, #12]
 8011558:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801155a:	4433      	add	r3, r6
 801155c:	9309      	str	r3, [sp, #36]	@ 0x24
 801155e:	e76a      	b.n	8011436 <_svfiprintf_r+0x52>
 8011560:	fb0c 3202 	mla	r2, ip, r2, r3
 8011564:	460c      	mov	r4, r1
 8011566:	2001      	movs	r0, #1
 8011568:	e7a8      	b.n	80114bc <_svfiprintf_r+0xd8>
 801156a:	2300      	movs	r3, #0
 801156c:	3401      	adds	r4, #1
 801156e:	9305      	str	r3, [sp, #20]
 8011570:	4619      	mov	r1, r3
 8011572:	f04f 0c0a 	mov.w	ip, #10
 8011576:	4620      	mov	r0, r4
 8011578:	f810 2b01 	ldrb.w	r2, [r0], #1
 801157c:	3a30      	subs	r2, #48	@ 0x30
 801157e:	2a09      	cmp	r2, #9
 8011580:	d903      	bls.n	801158a <_svfiprintf_r+0x1a6>
 8011582:	2b00      	cmp	r3, #0
 8011584:	d0c6      	beq.n	8011514 <_svfiprintf_r+0x130>
 8011586:	9105      	str	r1, [sp, #20]
 8011588:	e7c4      	b.n	8011514 <_svfiprintf_r+0x130>
 801158a:	fb0c 2101 	mla	r1, ip, r1, r2
 801158e:	4604      	mov	r4, r0
 8011590:	2301      	movs	r3, #1
 8011592:	e7f0      	b.n	8011576 <_svfiprintf_r+0x192>
 8011594:	ab03      	add	r3, sp, #12
 8011596:	9300      	str	r3, [sp, #0]
 8011598:	462a      	mov	r2, r5
 801159a:	4b0e      	ldr	r3, [pc, #56]	@ (80115d4 <_svfiprintf_r+0x1f0>)
 801159c:	a904      	add	r1, sp, #16
 801159e:	4638      	mov	r0, r7
 80115a0:	f3af 8000 	nop.w
 80115a4:	1c42      	adds	r2, r0, #1
 80115a6:	4606      	mov	r6, r0
 80115a8:	d1d6      	bne.n	8011558 <_svfiprintf_r+0x174>
 80115aa:	89ab      	ldrh	r3, [r5, #12]
 80115ac:	065b      	lsls	r3, r3, #25
 80115ae:	f53f af2d 	bmi.w	801140c <_svfiprintf_r+0x28>
 80115b2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80115b4:	e72c      	b.n	8011410 <_svfiprintf_r+0x2c>
 80115b6:	ab03      	add	r3, sp, #12
 80115b8:	9300      	str	r3, [sp, #0]
 80115ba:	462a      	mov	r2, r5
 80115bc:	4b05      	ldr	r3, [pc, #20]	@ (80115d4 <_svfiprintf_r+0x1f0>)
 80115be:	a904      	add	r1, sp, #16
 80115c0:	4638      	mov	r0, r7
 80115c2:	f000 f879 	bl	80116b8 <_printf_i>
 80115c6:	e7ed      	b.n	80115a4 <_svfiprintf_r+0x1c0>
 80115c8:	08011d10 	.word	0x08011d10
 80115cc:	08011d1a 	.word	0x08011d1a
 80115d0:	00000000 	.word	0x00000000
 80115d4:	0801132d 	.word	0x0801132d
 80115d8:	08011d16 	.word	0x08011d16

080115dc <_printf_common>:
 80115dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80115e0:	4616      	mov	r6, r2
 80115e2:	4698      	mov	r8, r3
 80115e4:	688a      	ldr	r2, [r1, #8]
 80115e6:	690b      	ldr	r3, [r1, #16]
 80115e8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80115ec:	4293      	cmp	r3, r2
 80115ee:	bfb8      	it	lt
 80115f0:	4613      	movlt	r3, r2
 80115f2:	6033      	str	r3, [r6, #0]
 80115f4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80115f8:	4607      	mov	r7, r0
 80115fa:	460c      	mov	r4, r1
 80115fc:	b10a      	cbz	r2, 8011602 <_printf_common+0x26>
 80115fe:	3301      	adds	r3, #1
 8011600:	6033      	str	r3, [r6, #0]
 8011602:	6823      	ldr	r3, [r4, #0]
 8011604:	0699      	lsls	r1, r3, #26
 8011606:	bf42      	ittt	mi
 8011608:	6833      	ldrmi	r3, [r6, #0]
 801160a:	3302      	addmi	r3, #2
 801160c:	6033      	strmi	r3, [r6, #0]
 801160e:	6825      	ldr	r5, [r4, #0]
 8011610:	f015 0506 	ands.w	r5, r5, #6
 8011614:	d106      	bne.n	8011624 <_printf_common+0x48>
 8011616:	f104 0a19 	add.w	sl, r4, #25
 801161a:	68e3      	ldr	r3, [r4, #12]
 801161c:	6832      	ldr	r2, [r6, #0]
 801161e:	1a9b      	subs	r3, r3, r2
 8011620:	42ab      	cmp	r3, r5
 8011622:	dc26      	bgt.n	8011672 <_printf_common+0x96>
 8011624:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8011628:	6822      	ldr	r2, [r4, #0]
 801162a:	3b00      	subs	r3, #0
 801162c:	bf18      	it	ne
 801162e:	2301      	movne	r3, #1
 8011630:	0692      	lsls	r2, r2, #26
 8011632:	d42b      	bmi.n	801168c <_printf_common+0xb0>
 8011634:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8011638:	4641      	mov	r1, r8
 801163a:	4638      	mov	r0, r7
 801163c:	47c8      	blx	r9
 801163e:	3001      	adds	r0, #1
 8011640:	d01e      	beq.n	8011680 <_printf_common+0xa4>
 8011642:	6823      	ldr	r3, [r4, #0]
 8011644:	6922      	ldr	r2, [r4, #16]
 8011646:	f003 0306 	and.w	r3, r3, #6
 801164a:	2b04      	cmp	r3, #4
 801164c:	bf02      	ittt	eq
 801164e:	68e5      	ldreq	r5, [r4, #12]
 8011650:	6833      	ldreq	r3, [r6, #0]
 8011652:	1aed      	subeq	r5, r5, r3
 8011654:	68a3      	ldr	r3, [r4, #8]
 8011656:	bf0c      	ite	eq
 8011658:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801165c:	2500      	movne	r5, #0
 801165e:	4293      	cmp	r3, r2
 8011660:	bfc4      	itt	gt
 8011662:	1a9b      	subgt	r3, r3, r2
 8011664:	18ed      	addgt	r5, r5, r3
 8011666:	2600      	movs	r6, #0
 8011668:	341a      	adds	r4, #26
 801166a:	42b5      	cmp	r5, r6
 801166c:	d11a      	bne.n	80116a4 <_printf_common+0xc8>
 801166e:	2000      	movs	r0, #0
 8011670:	e008      	b.n	8011684 <_printf_common+0xa8>
 8011672:	2301      	movs	r3, #1
 8011674:	4652      	mov	r2, sl
 8011676:	4641      	mov	r1, r8
 8011678:	4638      	mov	r0, r7
 801167a:	47c8      	blx	r9
 801167c:	3001      	adds	r0, #1
 801167e:	d103      	bne.n	8011688 <_printf_common+0xac>
 8011680:	f04f 30ff 	mov.w	r0, #4294967295
 8011684:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011688:	3501      	adds	r5, #1
 801168a:	e7c6      	b.n	801161a <_printf_common+0x3e>
 801168c:	18e1      	adds	r1, r4, r3
 801168e:	1c5a      	adds	r2, r3, #1
 8011690:	2030      	movs	r0, #48	@ 0x30
 8011692:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8011696:	4422      	add	r2, r4
 8011698:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801169c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80116a0:	3302      	adds	r3, #2
 80116a2:	e7c7      	b.n	8011634 <_printf_common+0x58>
 80116a4:	2301      	movs	r3, #1
 80116a6:	4622      	mov	r2, r4
 80116a8:	4641      	mov	r1, r8
 80116aa:	4638      	mov	r0, r7
 80116ac:	47c8      	blx	r9
 80116ae:	3001      	adds	r0, #1
 80116b0:	d0e6      	beq.n	8011680 <_printf_common+0xa4>
 80116b2:	3601      	adds	r6, #1
 80116b4:	e7d9      	b.n	801166a <_printf_common+0x8e>
	...

080116b8 <_printf_i>:
 80116b8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80116bc:	7e0f      	ldrb	r7, [r1, #24]
 80116be:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80116c0:	2f78      	cmp	r7, #120	@ 0x78
 80116c2:	4691      	mov	r9, r2
 80116c4:	4680      	mov	r8, r0
 80116c6:	460c      	mov	r4, r1
 80116c8:	469a      	mov	sl, r3
 80116ca:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80116ce:	d807      	bhi.n	80116e0 <_printf_i+0x28>
 80116d0:	2f62      	cmp	r7, #98	@ 0x62
 80116d2:	d80a      	bhi.n	80116ea <_printf_i+0x32>
 80116d4:	2f00      	cmp	r7, #0
 80116d6:	f000 80d1 	beq.w	801187c <_printf_i+0x1c4>
 80116da:	2f58      	cmp	r7, #88	@ 0x58
 80116dc:	f000 80b8 	beq.w	8011850 <_printf_i+0x198>
 80116e0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80116e4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80116e8:	e03a      	b.n	8011760 <_printf_i+0xa8>
 80116ea:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80116ee:	2b15      	cmp	r3, #21
 80116f0:	d8f6      	bhi.n	80116e0 <_printf_i+0x28>
 80116f2:	a101      	add	r1, pc, #4	@ (adr r1, 80116f8 <_printf_i+0x40>)
 80116f4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80116f8:	08011751 	.word	0x08011751
 80116fc:	08011765 	.word	0x08011765
 8011700:	080116e1 	.word	0x080116e1
 8011704:	080116e1 	.word	0x080116e1
 8011708:	080116e1 	.word	0x080116e1
 801170c:	080116e1 	.word	0x080116e1
 8011710:	08011765 	.word	0x08011765
 8011714:	080116e1 	.word	0x080116e1
 8011718:	080116e1 	.word	0x080116e1
 801171c:	080116e1 	.word	0x080116e1
 8011720:	080116e1 	.word	0x080116e1
 8011724:	08011863 	.word	0x08011863
 8011728:	0801178f 	.word	0x0801178f
 801172c:	0801181d 	.word	0x0801181d
 8011730:	080116e1 	.word	0x080116e1
 8011734:	080116e1 	.word	0x080116e1
 8011738:	08011885 	.word	0x08011885
 801173c:	080116e1 	.word	0x080116e1
 8011740:	0801178f 	.word	0x0801178f
 8011744:	080116e1 	.word	0x080116e1
 8011748:	080116e1 	.word	0x080116e1
 801174c:	08011825 	.word	0x08011825
 8011750:	6833      	ldr	r3, [r6, #0]
 8011752:	1d1a      	adds	r2, r3, #4
 8011754:	681b      	ldr	r3, [r3, #0]
 8011756:	6032      	str	r2, [r6, #0]
 8011758:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801175c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8011760:	2301      	movs	r3, #1
 8011762:	e09c      	b.n	801189e <_printf_i+0x1e6>
 8011764:	6833      	ldr	r3, [r6, #0]
 8011766:	6820      	ldr	r0, [r4, #0]
 8011768:	1d19      	adds	r1, r3, #4
 801176a:	6031      	str	r1, [r6, #0]
 801176c:	0606      	lsls	r6, r0, #24
 801176e:	d501      	bpl.n	8011774 <_printf_i+0xbc>
 8011770:	681d      	ldr	r5, [r3, #0]
 8011772:	e003      	b.n	801177c <_printf_i+0xc4>
 8011774:	0645      	lsls	r5, r0, #25
 8011776:	d5fb      	bpl.n	8011770 <_printf_i+0xb8>
 8011778:	f9b3 5000 	ldrsh.w	r5, [r3]
 801177c:	2d00      	cmp	r5, #0
 801177e:	da03      	bge.n	8011788 <_printf_i+0xd0>
 8011780:	232d      	movs	r3, #45	@ 0x2d
 8011782:	426d      	negs	r5, r5
 8011784:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8011788:	4858      	ldr	r0, [pc, #352]	@ (80118ec <_printf_i+0x234>)
 801178a:	230a      	movs	r3, #10
 801178c:	e011      	b.n	80117b2 <_printf_i+0xfa>
 801178e:	6821      	ldr	r1, [r4, #0]
 8011790:	6833      	ldr	r3, [r6, #0]
 8011792:	0608      	lsls	r0, r1, #24
 8011794:	f853 5b04 	ldr.w	r5, [r3], #4
 8011798:	d402      	bmi.n	80117a0 <_printf_i+0xe8>
 801179a:	0649      	lsls	r1, r1, #25
 801179c:	bf48      	it	mi
 801179e:	b2ad      	uxthmi	r5, r5
 80117a0:	2f6f      	cmp	r7, #111	@ 0x6f
 80117a2:	4852      	ldr	r0, [pc, #328]	@ (80118ec <_printf_i+0x234>)
 80117a4:	6033      	str	r3, [r6, #0]
 80117a6:	bf14      	ite	ne
 80117a8:	230a      	movne	r3, #10
 80117aa:	2308      	moveq	r3, #8
 80117ac:	2100      	movs	r1, #0
 80117ae:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80117b2:	6866      	ldr	r6, [r4, #4]
 80117b4:	60a6      	str	r6, [r4, #8]
 80117b6:	2e00      	cmp	r6, #0
 80117b8:	db05      	blt.n	80117c6 <_printf_i+0x10e>
 80117ba:	6821      	ldr	r1, [r4, #0]
 80117bc:	432e      	orrs	r6, r5
 80117be:	f021 0104 	bic.w	r1, r1, #4
 80117c2:	6021      	str	r1, [r4, #0]
 80117c4:	d04b      	beq.n	801185e <_printf_i+0x1a6>
 80117c6:	4616      	mov	r6, r2
 80117c8:	fbb5 f1f3 	udiv	r1, r5, r3
 80117cc:	fb03 5711 	mls	r7, r3, r1, r5
 80117d0:	5dc7      	ldrb	r7, [r0, r7]
 80117d2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80117d6:	462f      	mov	r7, r5
 80117d8:	42bb      	cmp	r3, r7
 80117da:	460d      	mov	r5, r1
 80117dc:	d9f4      	bls.n	80117c8 <_printf_i+0x110>
 80117de:	2b08      	cmp	r3, #8
 80117e0:	d10b      	bne.n	80117fa <_printf_i+0x142>
 80117e2:	6823      	ldr	r3, [r4, #0]
 80117e4:	07df      	lsls	r7, r3, #31
 80117e6:	d508      	bpl.n	80117fa <_printf_i+0x142>
 80117e8:	6923      	ldr	r3, [r4, #16]
 80117ea:	6861      	ldr	r1, [r4, #4]
 80117ec:	4299      	cmp	r1, r3
 80117ee:	bfde      	ittt	le
 80117f0:	2330      	movle	r3, #48	@ 0x30
 80117f2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80117f6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80117fa:	1b92      	subs	r2, r2, r6
 80117fc:	6122      	str	r2, [r4, #16]
 80117fe:	f8cd a000 	str.w	sl, [sp]
 8011802:	464b      	mov	r3, r9
 8011804:	aa03      	add	r2, sp, #12
 8011806:	4621      	mov	r1, r4
 8011808:	4640      	mov	r0, r8
 801180a:	f7ff fee7 	bl	80115dc <_printf_common>
 801180e:	3001      	adds	r0, #1
 8011810:	d14a      	bne.n	80118a8 <_printf_i+0x1f0>
 8011812:	f04f 30ff 	mov.w	r0, #4294967295
 8011816:	b004      	add	sp, #16
 8011818:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801181c:	6823      	ldr	r3, [r4, #0]
 801181e:	f043 0320 	orr.w	r3, r3, #32
 8011822:	6023      	str	r3, [r4, #0]
 8011824:	4832      	ldr	r0, [pc, #200]	@ (80118f0 <_printf_i+0x238>)
 8011826:	2778      	movs	r7, #120	@ 0x78
 8011828:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801182c:	6823      	ldr	r3, [r4, #0]
 801182e:	6831      	ldr	r1, [r6, #0]
 8011830:	061f      	lsls	r7, r3, #24
 8011832:	f851 5b04 	ldr.w	r5, [r1], #4
 8011836:	d402      	bmi.n	801183e <_printf_i+0x186>
 8011838:	065f      	lsls	r7, r3, #25
 801183a:	bf48      	it	mi
 801183c:	b2ad      	uxthmi	r5, r5
 801183e:	6031      	str	r1, [r6, #0]
 8011840:	07d9      	lsls	r1, r3, #31
 8011842:	bf44      	itt	mi
 8011844:	f043 0320 	orrmi.w	r3, r3, #32
 8011848:	6023      	strmi	r3, [r4, #0]
 801184a:	b11d      	cbz	r5, 8011854 <_printf_i+0x19c>
 801184c:	2310      	movs	r3, #16
 801184e:	e7ad      	b.n	80117ac <_printf_i+0xf4>
 8011850:	4826      	ldr	r0, [pc, #152]	@ (80118ec <_printf_i+0x234>)
 8011852:	e7e9      	b.n	8011828 <_printf_i+0x170>
 8011854:	6823      	ldr	r3, [r4, #0]
 8011856:	f023 0320 	bic.w	r3, r3, #32
 801185a:	6023      	str	r3, [r4, #0]
 801185c:	e7f6      	b.n	801184c <_printf_i+0x194>
 801185e:	4616      	mov	r6, r2
 8011860:	e7bd      	b.n	80117de <_printf_i+0x126>
 8011862:	6833      	ldr	r3, [r6, #0]
 8011864:	6825      	ldr	r5, [r4, #0]
 8011866:	6961      	ldr	r1, [r4, #20]
 8011868:	1d18      	adds	r0, r3, #4
 801186a:	6030      	str	r0, [r6, #0]
 801186c:	062e      	lsls	r6, r5, #24
 801186e:	681b      	ldr	r3, [r3, #0]
 8011870:	d501      	bpl.n	8011876 <_printf_i+0x1be>
 8011872:	6019      	str	r1, [r3, #0]
 8011874:	e002      	b.n	801187c <_printf_i+0x1c4>
 8011876:	0668      	lsls	r0, r5, #25
 8011878:	d5fb      	bpl.n	8011872 <_printf_i+0x1ba>
 801187a:	8019      	strh	r1, [r3, #0]
 801187c:	2300      	movs	r3, #0
 801187e:	6123      	str	r3, [r4, #16]
 8011880:	4616      	mov	r6, r2
 8011882:	e7bc      	b.n	80117fe <_printf_i+0x146>
 8011884:	6833      	ldr	r3, [r6, #0]
 8011886:	1d1a      	adds	r2, r3, #4
 8011888:	6032      	str	r2, [r6, #0]
 801188a:	681e      	ldr	r6, [r3, #0]
 801188c:	6862      	ldr	r2, [r4, #4]
 801188e:	2100      	movs	r1, #0
 8011890:	4630      	mov	r0, r6
 8011892:	f7ee fd45 	bl	8000320 <memchr>
 8011896:	b108      	cbz	r0, 801189c <_printf_i+0x1e4>
 8011898:	1b80      	subs	r0, r0, r6
 801189a:	6060      	str	r0, [r4, #4]
 801189c:	6863      	ldr	r3, [r4, #4]
 801189e:	6123      	str	r3, [r4, #16]
 80118a0:	2300      	movs	r3, #0
 80118a2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80118a6:	e7aa      	b.n	80117fe <_printf_i+0x146>
 80118a8:	6923      	ldr	r3, [r4, #16]
 80118aa:	4632      	mov	r2, r6
 80118ac:	4649      	mov	r1, r9
 80118ae:	4640      	mov	r0, r8
 80118b0:	47d0      	blx	sl
 80118b2:	3001      	adds	r0, #1
 80118b4:	d0ad      	beq.n	8011812 <_printf_i+0x15a>
 80118b6:	6823      	ldr	r3, [r4, #0]
 80118b8:	079b      	lsls	r3, r3, #30
 80118ba:	d413      	bmi.n	80118e4 <_printf_i+0x22c>
 80118bc:	68e0      	ldr	r0, [r4, #12]
 80118be:	9b03      	ldr	r3, [sp, #12]
 80118c0:	4298      	cmp	r0, r3
 80118c2:	bfb8      	it	lt
 80118c4:	4618      	movlt	r0, r3
 80118c6:	e7a6      	b.n	8011816 <_printf_i+0x15e>
 80118c8:	2301      	movs	r3, #1
 80118ca:	4632      	mov	r2, r6
 80118cc:	4649      	mov	r1, r9
 80118ce:	4640      	mov	r0, r8
 80118d0:	47d0      	blx	sl
 80118d2:	3001      	adds	r0, #1
 80118d4:	d09d      	beq.n	8011812 <_printf_i+0x15a>
 80118d6:	3501      	adds	r5, #1
 80118d8:	68e3      	ldr	r3, [r4, #12]
 80118da:	9903      	ldr	r1, [sp, #12]
 80118dc:	1a5b      	subs	r3, r3, r1
 80118de:	42ab      	cmp	r3, r5
 80118e0:	dcf2      	bgt.n	80118c8 <_printf_i+0x210>
 80118e2:	e7eb      	b.n	80118bc <_printf_i+0x204>
 80118e4:	2500      	movs	r5, #0
 80118e6:	f104 0619 	add.w	r6, r4, #25
 80118ea:	e7f5      	b.n	80118d8 <_printf_i+0x220>
 80118ec:	08011d21 	.word	0x08011d21
 80118f0:	08011d32 	.word	0x08011d32

080118f4 <memmove>:
 80118f4:	4288      	cmp	r0, r1
 80118f6:	b510      	push	{r4, lr}
 80118f8:	eb01 0402 	add.w	r4, r1, r2
 80118fc:	d902      	bls.n	8011904 <memmove+0x10>
 80118fe:	4284      	cmp	r4, r0
 8011900:	4623      	mov	r3, r4
 8011902:	d807      	bhi.n	8011914 <memmove+0x20>
 8011904:	1e43      	subs	r3, r0, #1
 8011906:	42a1      	cmp	r1, r4
 8011908:	d008      	beq.n	801191c <memmove+0x28>
 801190a:	f811 2b01 	ldrb.w	r2, [r1], #1
 801190e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8011912:	e7f8      	b.n	8011906 <memmove+0x12>
 8011914:	4402      	add	r2, r0
 8011916:	4601      	mov	r1, r0
 8011918:	428a      	cmp	r2, r1
 801191a:	d100      	bne.n	801191e <memmove+0x2a>
 801191c:	bd10      	pop	{r4, pc}
 801191e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8011922:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8011926:	e7f7      	b.n	8011918 <memmove+0x24>

08011928 <_sbrk_r>:
 8011928:	b538      	push	{r3, r4, r5, lr}
 801192a:	4d06      	ldr	r5, [pc, #24]	@ (8011944 <_sbrk_r+0x1c>)
 801192c:	2300      	movs	r3, #0
 801192e:	4604      	mov	r4, r0
 8011930:	4608      	mov	r0, r1
 8011932:	602b      	str	r3, [r5, #0]
 8011934:	f7f0 ff46 	bl	80027c4 <_sbrk>
 8011938:	1c43      	adds	r3, r0, #1
 801193a:	d102      	bne.n	8011942 <_sbrk_r+0x1a>
 801193c:	682b      	ldr	r3, [r5, #0]
 801193e:	b103      	cbz	r3, 8011942 <_sbrk_r+0x1a>
 8011940:	6023      	str	r3, [r4, #0]
 8011942:	bd38      	pop	{r3, r4, r5, pc}
 8011944:	240009f0 	.word	0x240009f0

08011948 <_realloc_r>:
 8011948:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801194c:	4607      	mov	r7, r0
 801194e:	4614      	mov	r4, r2
 8011950:	460d      	mov	r5, r1
 8011952:	b921      	cbnz	r1, 801195e <_realloc_r+0x16>
 8011954:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011958:	4611      	mov	r1, r2
 801195a:	f7ff bc5b 	b.w	8011214 <_malloc_r>
 801195e:	b92a      	cbnz	r2, 801196c <_realloc_r+0x24>
 8011960:	f7ff fbec 	bl	801113c <_free_r>
 8011964:	4625      	mov	r5, r4
 8011966:	4628      	mov	r0, r5
 8011968:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801196c:	f000 f81a 	bl	80119a4 <_malloc_usable_size_r>
 8011970:	4284      	cmp	r4, r0
 8011972:	4606      	mov	r6, r0
 8011974:	d802      	bhi.n	801197c <_realloc_r+0x34>
 8011976:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801197a:	d8f4      	bhi.n	8011966 <_realloc_r+0x1e>
 801197c:	4621      	mov	r1, r4
 801197e:	4638      	mov	r0, r7
 8011980:	f7ff fc48 	bl	8011214 <_malloc_r>
 8011984:	4680      	mov	r8, r0
 8011986:	b908      	cbnz	r0, 801198c <_realloc_r+0x44>
 8011988:	4645      	mov	r5, r8
 801198a:	e7ec      	b.n	8011966 <_realloc_r+0x1e>
 801198c:	42b4      	cmp	r4, r6
 801198e:	4622      	mov	r2, r4
 8011990:	4629      	mov	r1, r5
 8011992:	bf28      	it	cs
 8011994:	4632      	movcs	r2, r6
 8011996:	f7ff fbc3 	bl	8011120 <memcpy>
 801199a:	4629      	mov	r1, r5
 801199c:	4638      	mov	r0, r7
 801199e:	f7ff fbcd 	bl	801113c <_free_r>
 80119a2:	e7f1      	b.n	8011988 <_realloc_r+0x40>

080119a4 <_malloc_usable_size_r>:
 80119a4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80119a8:	1f18      	subs	r0, r3, #4
 80119aa:	2b00      	cmp	r3, #0
 80119ac:	bfbc      	itt	lt
 80119ae:	580b      	ldrlt	r3, [r1, r0]
 80119b0:	18c0      	addlt	r0, r0, r3
 80119b2:	4770      	bx	lr

080119b4 <_init>:
 80119b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80119b6:	bf00      	nop
 80119b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80119ba:	bc08      	pop	{r3}
 80119bc:	469e      	mov	lr, r3
 80119be:	4770      	bx	lr

080119c0 <_fini>:
 80119c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80119c2:	bf00      	nop
 80119c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80119c6:	bc08      	pop	{r3}
 80119c8:	469e      	mov	lr, r3
 80119ca:	4770      	bx	lr
