strict digraph "" {
	node [label="\N"];
	"1702:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f37fb685050>",
		fillcolor=turquoise,
		label="1702:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1703:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f37fb685090>",
		fillcolor=springgreen,
		label="1703:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1702:BL" -> "1703:IF"	 [cond="[]",
		lineno=None];
	"1701:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f37fb685a10>",
		clk_sens=False,
		fillcolor=gold,
		label="1701:AL",
		sens="['MRxClk', 'RxReset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['r_PassAll', 'OpCodeOK', 'ReceivedPauseFrm', 'RxStatusWriteLatched_sync2', 'TypeLengthOK', 'RxReset', 'ByteCntEq16']"];
	"1701:AL" -> "1702:BL"	 [cond="[]",
		lineno=None];
	"Leaf_1701:AL"	 [def_var="['ReceivedPauseFrm']",
		label="Leaf_1701:AL"];
	"1704:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37fb685850>",
		fillcolor=firebrick,
		label="1704:NS
ReceivedPauseFrm <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37fb685850>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1703:IF" -> "1704:NS"	 [cond="['RxReset']",
		label=RxReset,
		lineno=1703];
	"1706:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f37fb6850d0>",
		fillcolor=springgreen,
		label="1706:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1703:IF" -> "1706:IF"	 [cond="['RxReset']",
		label="!(RxReset)",
		lineno=1703];
	"1707:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37fb685450>",
		fillcolor=firebrick,
		label="1707:NS
ReceivedPauseFrm <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37fb685450>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1707:NS" -> "Leaf_1701:AL"	 [cond="[]",
		lineno=None];
	"1704:NS" -> "Leaf_1701:AL"	 [cond="[]",
		lineno=None];
	"1706:IF" -> "1707:NS"	 [cond="['RxStatusWriteLatched_sync2', 'r_PassAll', 'ReceivedPauseFrm', 'r_PassAll']",
		label="(RxStatusWriteLatched_sync2 & r_PassAll | ReceivedPauseFrm & ~r_PassAll)",
		lineno=1706];
	"1709:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f37fb685110>",
		fillcolor=springgreen,
		label="1709:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1706:IF" -> "1709:IF"	 [cond="['RxStatusWriteLatched_sync2', 'r_PassAll', 'ReceivedPauseFrm', 'r_PassAll']",
		label="!((RxStatusWriteLatched_sync2 & r_PassAll | ReceivedPauseFrm & ~r_PassAll))",
		lineno=1706];
	"1710:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37fb685150>",
		fillcolor=firebrick,
		label="1710:NS
ReceivedPauseFrm <= 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37fb685150>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1709:IF" -> "1710:NS"	 [cond="['ByteCntEq16', 'TypeLengthOK', 'OpCodeOK']",
		label="(ByteCntEq16 & TypeLengthOK & OpCodeOK)",
		lineno=1709];
	"1710:NS" -> "Leaf_1701:AL"	 [cond="[]",
		lineno=None];
}
