
TP4-Ex4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002fcc  080001c4  080001c4  000101c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000090  08003190  08003190  00013190  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003220  08003220  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08003220  08003220  00013220  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003228  08003228  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003228  08003228  00013228  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800322c  0800322c  0001322c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08003230  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000070  20000070  080032a0  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000e0  080032a0  000200e0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008944  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000192c  00000000  00000000  000289e4  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000007b8  00000000  00000000  0002a310  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000006e0  00000000  00000000  0002aac8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000218b7  00000000  00000000  0002b1a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00006f83  00000000  00000000  0004ca5f  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c8e19  00000000  00000000  000539e2  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0011c7fb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000023b0  00000000  00000000  0011c878  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	; (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000070 	.word	0x20000070
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08003178 	.word	0x08003178

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	; (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	; (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	; (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000074 	.word	0x20000074
 8000200:	08003178 	.word	0x08003178

08000204 <__aeabi_uldivmod>:
 8000204:	b953      	cbnz	r3, 800021c <__aeabi_uldivmod+0x18>
 8000206:	b94a      	cbnz	r2, 800021c <__aeabi_uldivmod+0x18>
 8000208:	2900      	cmp	r1, #0
 800020a:	bf08      	it	eq
 800020c:	2800      	cmpeq	r0, #0
 800020e:	bf1c      	itt	ne
 8000210:	f04f 31ff 	movne.w	r1, #4294967295
 8000214:	f04f 30ff 	movne.w	r0, #4294967295
 8000218:	f000 b972 	b.w	8000500 <__aeabi_idiv0>
 800021c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000220:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000224:	f000 f806 	bl	8000234 <__udivmoddi4>
 8000228:	f8dd e004 	ldr.w	lr, [sp, #4]
 800022c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000230:	b004      	add	sp, #16
 8000232:	4770      	bx	lr

08000234 <__udivmoddi4>:
 8000234:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000238:	9e08      	ldr	r6, [sp, #32]
 800023a:	4604      	mov	r4, r0
 800023c:	4688      	mov	r8, r1
 800023e:	2b00      	cmp	r3, #0
 8000240:	d14b      	bne.n	80002da <__udivmoddi4+0xa6>
 8000242:	428a      	cmp	r2, r1
 8000244:	4615      	mov	r5, r2
 8000246:	d967      	bls.n	8000318 <__udivmoddi4+0xe4>
 8000248:	fab2 f282 	clz	r2, r2
 800024c:	b14a      	cbz	r2, 8000262 <__udivmoddi4+0x2e>
 800024e:	f1c2 0720 	rsb	r7, r2, #32
 8000252:	fa01 f302 	lsl.w	r3, r1, r2
 8000256:	fa20 f707 	lsr.w	r7, r0, r7
 800025a:	4095      	lsls	r5, r2
 800025c:	ea47 0803 	orr.w	r8, r7, r3
 8000260:	4094      	lsls	r4, r2
 8000262:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000266:	0c23      	lsrs	r3, r4, #16
 8000268:	fbb8 f7fe 	udiv	r7, r8, lr
 800026c:	fa1f fc85 	uxth.w	ip, r5
 8000270:	fb0e 8817 	mls	r8, lr, r7, r8
 8000274:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000278:	fb07 f10c 	mul.w	r1, r7, ip
 800027c:	4299      	cmp	r1, r3
 800027e:	d909      	bls.n	8000294 <__udivmoddi4+0x60>
 8000280:	18eb      	adds	r3, r5, r3
 8000282:	f107 30ff 	add.w	r0, r7, #4294967295
 8000286:	f080 811b 	bcs.w	80004c0 <__udivmoddi4+0x28c>
 800028a:	4299      	cmp	r1, r3
 800028c:	f240 8118 	bls.w	80004c0 <__udivmoddi4+0x28c>
 8000290:	3f02      	subs	r7, #2
 8000292:	442b      	add	r3, r5
 8000294:	1a5b      	subs	r3, r3, r1
 8000296:	b2a4      	uxth	r4, r4
 8000298:	fbb3 f0fe 	udiv	r0, r3, lr
 800029c:	fb0e 3310 	mls	r3, lr, r0, r3
 80002a0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002a4:	fb00 fc0c 	mul.w	ip, r0, ip
 80002a8:	45a4      	cmp	ip, r4
 80002aa:	d909      	bls.n	80002c0 <__udivmoddi4+0x8c>
 80002ac:	192c      	adds	r4, r5, r4
 80002ae:	f100 33ff 	add.w	r3, r0, #4294967295
 80002b2:	f080 8107 	bcs.w	80004c4 <__udivmoddi4+0x290>
 80002b6:	45a4      	cmp	ip, r4
 80002b8:	f240 8104 	bls.w	80004c4 <__udivmoddi4+0x290>
 80002bc:	3802      	subs	r0, #2
 80002be:	442c      	add	r4, r5
 80002c0:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80002c4:	eba4 040c 	sub.w	r4, r4, ip
 80002c8:	2700      	movs	r7, #0
 80002ca:	b11e      	cbz	r6, 80002d4 <__udivmoddi4+0xa0>
 80002cc:	40d4      	lsrs	r4, r2
 80002ce:	2300      	movs	r3, #0
 80002d0:	e9c6 4300 	strd	r4, r3, [r6]
 80002d4:	4639      	mov	r1, r7
 80002d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002da:	428b      	cmp	r3, r1
 80002dc:	d909      	bls.n	80002f2 <__udivmoddi4+0xbe>
 80002de:	2e00      	cmp	r6, #0
 80002e0:	f000 80eb 	beq.w	80004ba <__udivmoddi4+0x286>
 80002e4:	2700      	movs	r7, #0
 80002e6:	e9c6 0100 	strd	r0, r1, [r6]
 80002ea:	4638      	mov	r0, r7
 80002ec:	4639      	mov	r1, r7
 80002ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002f2:	fab3 f783 	clz	r7, r3
 80002f6:	2f00      	cmp	r7, #0
 80002f8:	d147      	bne.n	800038a <__udivmoddi4+0x156>
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d302      	bcc.n	8000304 <__udivmoddi4+0xd0>
 80002fe:	4282      	cmp	r2, r0
 8000300:	f200 80fa 	bhi.w	80004f8 <__udivmoddi4+0x2c4>
 8000304:	1a84      	subs	r4, r0, r2
 8000306:	eb61 0303 	sbc.w	r3, r1, r3
 800030a:	2001      	movs	r0, #1
 800030c:	4698      	mov	r8, r3
 800030e:	2e00      	cmp	r6, #0
 8000310:	d0e0      	beq.n	80002d4 <__udivmoddi4+0xa0>
 8000312:	e9c6 4800 	strd	r4, r8, [r6]
 8000316:	e7dd      	b.n	80002d4 <__udivmoddi4+0xa0>
 8000318:	b902      	cbnz	r2, 800031c <__udivmoddi4+0xe8>
 800031a:	deff      	udf	#255	; 0xff
 800031c:	fab2 f282 	clz	r2, r2
 8000320:	2a00      	cmp	r2, #0
 8000322:	f040 808f 	bne.w	8000444 <__udivmoddi4+0x210>
 8000326:	1b49      	subs	r1, r1, r5
 8000328:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800032c:	fa1f f885 	uxth.w	r8, r5
 8000330:	2701      	movs	r7, #1
 8000332:	fbb1 fcfe 	udiv	ip, r1, lr
 8000336:	0c23      	lsrs	r3, r4, #16
 8000338:	fb0e 111c 	mls	r1, lr, ip, r1
 800033c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000340:	fb08 f10c 	mul.w	r1, r8, ip
 8000344:	4299      	cmp	r1, r3
 8000346:	d907      	bls.n	8000358 <__udivmoddi4+0x124>
 8000348:	18eb      	adds	r3, r5, r3
 800034a:	f10c 30ff 	add.w	r0, ip, #4294967295
 800034e:	d202      	bcs.n	8000356 <__udivmoddi4+0x122>
 8000350:	4299      	cmp	r1, r3
 8000352:	f200 80cd 	bhi.w	80004f0 <__udivmoddi4+0x2bc>
 8000356:	4684      	mov	ip, r0
 8000358:	1a59      	subs	r1, r3, r1
 800035a:	b2a3      	uxth	r3, r4
 800035c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000360:	fb0e 1410 	mls	r4, lr, r0, r1
 8000364:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000368:	fb08 f800 	mul.w	r8, r8, r0
 800036c:	45a0      	cmp	r8, r4
 800036e:	d907      	bls.n	8000380 <__udivmoddi4+0x14c>
 8000370:	192c      	adds	r4, r5, r4
 8000372:	f100 33ff 	add.w	r3, r0, #4294967295
 8000376:	d202      	bcs.n	800037e <__udivmoddi4+0x14a>
 8000378:	45a0      	cmp	r8, r4
 800037a:	f200 80b6 	bhi.w	80004ea <__udivmoddi4+0x2b6>
 800037e:	4618      	mov	r0, r3
 8000380:	eba4 0408 	sub.w	r4, r4, r8
 8000384:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000388:	e79f      	b.n	80002ca <__udivmoddi4+0x96>
 800038a:	f1c7 0c20 	rsb	ip, r7, #32
 800038e:	40bb      	lsls	r3, r7
 8000390:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000394:	ea4e 0e03 	orr.w	lr, lr, r3
 8000398:	fa01 f407 	lsl.w	r4, r1, r7
 800039c:	fa20 f50c 	lsr.w	r5, r0, ip
 80003a0:	fa21 f30c 	lsr.w	r3, r1, ip
 80003a4:	ea4f 481e 	mov.w	r8, lr, lsr #16
 80003a8:	4325      	orrs	r5, r4
 80003aa:	fbb3 f9f8 	udiv	r9, r3, r8
 80003ae:	0c2c      	lsrs	r4, r5, #16
 80003b0:	fb08 3319 	mls	r3, r8, r9, r3
 80003b4:	fa1f fa8e 	uxth.w	sl, lr
 80003b8:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80003bc:	fb09 f40a 	mul.w	r4, r9, sl
 80003c0:	429c      	cmp	r4, r3
 80003c2:	fa02 f207 	lsl.w	r2, r2, r7
 80003c6:	fa00 f107 	lsl.w	r1, r0, r7
 80003ca:	d90b      	bls.n	80003e4 <__udivmoddi4+0x1b0>
 80003cc:	eb1e 0303 	adds.w	r3, lr, r3
 80003d0:	f109 30ff 	add.w	r0, r9, #4294967295
 80003d4:	f080 8087 	bcs.w	80004e6 <__udivmoddi4+0x2b2>
 80003d8:	429c      	cmp	r4, r3
 80003da:	f240 8084 	bls.w	80004e6 <__udivmoddi4+0x2b2>
 80003de:	f1a9 0902 	sub.w	r9, r9, #2
 80003e2:	4473      	add	r3, lr
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	b2ad      	uxth	r5, r5
 80003e8:	fbb3 f0f8 	udiv	r0, r3, r8
 80003ec:	fb08 3310 	mls	r3, r8, r0, r3
 80003f0:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80003f4:	fb00 fa0a 	mul.w	sl, r0, sl
 80003f8:	45a2      	cmp	sl, r4
 80003fa:	d908      	bls.n	800040e <__udivmoddi4+0x1da>
 80003fc:	eb1e 0404 	adds.w	r4, lr, r4
 8000400:	f100 33ff 	add.w	r3, r0, #4294967295
 8000404:	d26b      	bcs.n	80004de <__udivmoddi4+0x2aa>
 8000406:	45a2      	cmp	sl, r4
 8000408:	d969      	bls.n	80004de <__udivmoddi4+0x2aa>
 800040a:	3802      	subs	r0, #2
 800040c:	4474      	add	r4, lr
 800040e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000412:	fba0 8902 	umull	r8, r9, r0, r2
 8000416:	eba4 040a 	sub.w	r4, r4, sl
 800041a:	454c      	cmp	r4, r9
 800041c:	46c2      	mov	sl, r8
 800041e:	464b      	mov	r3, r9
 8000420:	d354      	bcc.n	80004cc <__udivmoddi4+0x298>
 8000422:	d051      	beq.n	80004c8 <__udivmoddi4+0x294>
 8000424:	2e00      	cmp	r6, #0
 8000426:	d069      	beq.n	80004fc <__udivmoddi4+0x2c8>
 8000428:	ebb1 050a 	subs.w	r5, r1, sl
 800042c:	eb64 0403 	sbc.w	r4, r4, r3
 8000430:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000434:	40fd      	lsrs	r5, r7
 8000436:	40fc      	lsrs	r4, r7
 8000438:	ea4c 0505 	orr.w	r5, ip, r5
 800043c:	e9c6 5400 	strd	r5, r4, [r6]
 8000440:	2700      	movs	r7, #0
 8000442:	e747      	b.n	80002d4 <__udivmoddi4+0xa0>
 8000444:	f1c2 0320 	rsb	r3, r2, #32
 8000448:	fa20 f703 	lsr.w	r7, r0, r3
 800044c:	4095      	lsls	r5, r2
 800044e:	fa01 f002 	lsl.w	r0, r1, r2
 8000452:	fa21 f303 	lsr.w	r3, r1, r3
 8000456:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800045a:	4338      	orrs	r0, r7
 800045c:	0c01      	lsrs	r1, r0, #16
 800045e:	fbb3 f7fe 	udiv	r7, r3, lr
 8000462:	fa1f f885 	uxth.w	r8, r5
 8000466:	fb0e 3317 	mls	r3, lr, r7, r3
 800046a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800046e:	fb07 f308 	mul.w	r3, r7, r8
 8000472:	428b      	cmp	r3, r1
 8000474:	fa04 f402 	lsl.w	r4, r4, r2
 8000478:	d907      	bls.n	800048a <__udivmoddi4+0x256>
 800047a:	1869      	adds	r1, r5, r1
 800047c:	f107 3cff 	add.w	ip, r7, #4294967295
 8000480:	d22f      	bcs.n	80004e2 <__udivmoddi4+0x2ae>
 8000482:	428b      	cmp	r3, r1
 8000484:	d92d      	bls.n	80004e2 <__udivmoddi4+0x2ae>
 8000486:	3f02      	subs	r7, #2
 8000488:	4429      	add	r1, r5
 800048a:	1acb      	subs	r3, r1, r3
 800048c:	b281      	uxth	r1, r0
 800048e:	fbb3 f0fe 	udiv	r0, r3, lr
 8000492:	fb0e 3310 	mls	r3, lr, r0, r3
 8000496:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800049a:	fb00 f308 	mul.w	r3, r0, r8
 800049e:	428b      	cmp	r3, r1
 80004a0:	d907      	bls.n	80004b2 <__udivmoddi4+0x27e>
 80004a2:	1869      	adds	r1, r5, r1
 80004a4:	f100 3cff 	add.w	ip, r0, #4294967295
 80004a8:	d217      	bcs.n	80004da <__udivmoddi4+0x2a6>
 80004aa:	428b      	cmp	r3, r1
 80004ac:	d915      	bls.n	80004da <__udivmoddi4+0x2a6>
 80004ae:	3802      	subs	r0, #2
 80004b0:	4429      	add	r1, r5
 80004b2:	1ac9      	subs	r1, r1, r3
 80004b4:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80004b8:	e73b      	b.n	8000332 <__udivmoddi4+0xfe>
 80004ba:	4637      	mov	r7, r6
 80004bc:	4630      	mov	r0, r6
 80004be:	e709      	b.n	80002d4 <__udivmoddi4+0xa0>
 80004c0:	4607      	mov	r7, r0
 80004c2:	e6e7      	b.n	8000294 <__udivmoddi4+0x60>
 80004c4:	4618      	mov	r0, r3
 80004c6:	e6fb      	b.n	80002c0 <__udivmoddi4+0x8c>
 80004c8:	4541      	cmp	r1, r8
 80004ca:	d2ab      	bcs.n	8000424 <__udivmoddi4+0x1f0>
 80004cc:	ebb8 0a02 	subs.w	sl, r8, r2
 80004d0:	eb69 020e 	sbc.w	r2, r9, lr
 80004d4:	3801      	subs	r0, #1
 80004d6:	4613      	mov	r3, r2
 80004d8:	e7a4      	b.n	8000424 <__udivmoddi4+0x1f0>
 80004da:	4660      	mov	r0, ip
 80004dc:	e7e9      	b.n	80004b2 <__udivmoddi4+0x27e>
 80004de:	4618      	mov	r0, r3
 80004e0:	e795      	b.n	800040e <__udivmoddi4+0x1da>
 80004e2:	4667      	mov	r7, ip
 80004e4:	e7d1      	b.n	800048a <__udivmoddi4+0x256>
 80004e6:	4681      	mov	r9, r0
 80004e8:	e77c      	b.n	80003e4 <__udivmoddi4+0x1b0>
 80004ea:	3802      	subs	r0, #2
 80004ec:	442c      	add	r4, r5
 80004ee:	e747      	b.n	8000380 <__udivmoddi4+0x14c>
 80004f0:	f1ac 0c02 	sub.w	ip, ip, #2
 80004f4:	442b      	add	r3, r5
 80004f6:	e72f      	b.n	8000358 <__udivmoddi4+0x124>
 80004f8:	4638      	mov	r0, r7
 80004fa:	e708      	b.n	800030e <__udivmoddi4+0xda>
 80004fc:	4637      	mov	r7, r6
 80004fe:	e6e9      	b.n	80002d4 <__udivmoddi4+0xa0>

08000500 <__aeabi_idiv0>:
 8000500:	4770      	bx	lr
 8000502:	bf00      	nop

08000504 <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /* __GNUC__ */

PUTCHAR_PROTOTYPE
{
 8000504:	b580      	push	{r7, lr}
 8000506:	b082      	sub	sp, #8
 8000508:	af00      	add	r7, sp, #0
 800050a:	6078      	str	r0, [r7, #4]
/* Place your implementation of fputc here */
/* e.g. write a character to the USART2 and Loop until the end of
transmission */
	HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 800050c:	1d39      	adds	r1, r7, #4
 800050e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000512:	2201      	movs	r2, #1
 8000514:	4803      	ldr	r0, [pc, #12]	; (8000524 <__io_putchar+0x20>)
 8000516:	f001 faf6 	bl	8001b06 <HAL_UART_Transmit>
	return ch;
 800051a:	687b      	ldr	r3, [r7, #4]
}
 800051c:	4618      	mov	r0, r3
 800051e:	3708      	adds	r7, #8
 8000520:	46bd      	mov	sp, r7
 8000522:	bd80      	pop	{r7, pc}
 8000524:	20000098 	.word	0x20000098

08000528 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000528:	b580      	push	{r7, lr}
 800052a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800052c:	f000 fa52 	bl	80009d4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000530:	f000 f80a 	bl	8000548 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000534:	f000 f8a0 	bl	8000678 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000538:	f000 f874 	bl	8000624 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */
  printf("\r\n PRINTF TEST \r\n");
 800053c:	4801      	ldr	r0, [pc, #4]	; (8000544 <main+0x1c>)
 800053e:	f002 fa0f 	bl	8002960 <puts>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000542:	e7fe      	b.n	8000542 <main+0x1a>
 8000544:	08003190 	.word	0x08003190

08000548 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000548:	b580      	push	{r7, lr}
 800054a:	b094      	sub	sp, #80	; 0x50
 800054c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800054e:	f107 031c 	add.w	r3, r7, #28
 8000552:	2234      	movs	r2, #52	; 0x34
 8000554:	2100      	movs	r1, #0
 8000556:	4618      	mov	r0, r3
 8000558:	f002 f99e 	bl	8002898 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800055c:	f107 0308 	add.w	r3, r7, #8
 8000560:	2200      	movs	r2, #0
 8000562:	601a      	str	r2, [r3, #0]
 8000564:	605a      	str	r2, [r3, #4]
 8000566:	609a      	str	r2, [r3, #8]
 8000568:	60da      	str	r2, [r3, #12]
 800056a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800056c:	2300      	movs	r3, #0
 800056e:	607b      	str	r3, [r7, #4]
 8000570:	4b2a      	ldr	r3, [pc, #168]	; (800061c <SystemClock_Config+0xd4>)
 8000572:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000574:	4a29      	ldr	r2, [pc, #164]	; (800061c <SystemClock_Config+0xd4>)
 8000576:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800057a:	6413      	str	r3, [r2, #64]	; 0x40
 800057c:	4b27      	ldr	r3, [pc, #156]	; (800061c <SystemClock_Config+0xd4>)
 800057e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000580:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000584:	607b      	str	r3, [r7, #4]
 8000586:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000588:	2300      	movs	r3, #0
 800058a:	603b      	str	r3, [r7, #0]
 800058c:	4b24      	ldr	r3, [pc, #144]	; (8000620 <SystemClock_Config+0xd8>)
 800058e:	681b      	ldr	r3, [r3, #0]
 8000590:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000594:	4a22      	ldr	r2, [pc, #136]	; (8000620 <SystemClock_Config+0xd8>)
 8000596:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800059a:	6013      	str	r3, [r2, #0]
 800059c:	4b20      	ldr	r3, [pc, #128]	; (8000620 <SystemClock_Config+0xd8>)
 800059e:	681b      	ldr	r3, [r3, #0]
 80005a0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80005a4:	603b      	str	r3, [r7, #0]
 80005a6:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80005a8:	2302      	movs	r3, #2
 80005aa:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80005ac:	2301      	movs	r3, #1
 80005ae:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80005b0:	2310      	movs	r3, #16
 80005b2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005b4:	2302      	movs	r3, #2
 80005b6:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80005b8:	2300      	movs	r3, #0
 80005ba:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 80005bc:	2310      	movs	r3, #16
 80005be:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 80005c0:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80005c4:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80005c6:	2304      	movs	r3, #4
 80005c8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80005ca:	2302      	movs	r3, #2
 80005cc:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80005ce:	2302      	movs	r3, #2
 80005d0:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005d2:	f107 031c 	add.w	r3, r7, #28
 80005d6:	4618      	mov	r0, r3
 80005d8:	f000 ffee 	bl	80015b8 <HAL_RCC_OscConfig>
 80005dc:	4603      	mov	r3, r0
 80005de:	2b00      	cmp	r3, #0
 80005e0:	d001      	beq.n	80005e6 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80005e2:	f000 f863 	bl	80006ac <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005e6:	230f      	movs	r3, #15
 80005e8:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005ea:	2302      	movs	r3, #2
 80005ec:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005ee:	2300      	movs	r3, #0
 80005f0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80005f2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80005f6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80005f8:	2300      	movs	r3, #0
 80005fa:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80005fc:	f107 0308 	add.w	r3, r7, #8
 8000600:	2102      	movs	r1, #2
 8000602:	4618      	mov	r0, r3
 8000604:	f000 fd1e 	bl	8001044 <HAL_RCC_ClockConfig>
 8000608:	4603      	mov	r3, r0
 800060a:	2b00      	cmp	r3, #0
 800060c:	d001      	beq.n	8000612 <SystemClock_Config+0xca>
  {
    Error_Handler();
 800060e:	f000 f84d 	bl	80006ac <Error_Handler>
  }
}
 8000612:	bf00      	nop
 8000614:	3750      	adds	r7, #80	; 0x50
 8000616:	46bd      	mov	sp, r7
 8000618:	bd80      	pop	{r7, pc}
 800061a:	bf00      	nop
 800061c:	40023800 	.word	0x40023800
 8000620:	40007000 	.word	0x40007000

08000624 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000628:	4b11      	ldr	r3, [pc, #68]	; (8000670 <MX_USART2_UART_Init+0x4c>)
 800062a:	4a12      	ldr	r2, [pc, #72]	; (8000674 <MX_USART2_UART_Init+0x50>)
 800062c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800062e:	4b10      	ldr	r3, [pc, #64]	; (8000670 <MX_USART2_UART_Init+0x4c>)
 8000630:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000634:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000636:	4b0e      	ldr	r3, [pc, #56]	; (8000670 <MX_USART2_UART_Init+0x4c>)
 8000638:	2200      	movs	r2, #0
 800063a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800063c:	4b0c      	ldr	r3, [pc, #48]	; (8000670 <MX_USART2_UART_Init+0x4c>)
 800063e:	2200      	movs	r2, #0
 8000640:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000642:	4b0b      	ldr	r3, [pc, #44]	; (8000670 <MX_USART2_UART_Init+0x4c>)
 8000644:	2200      	movs	r2, #0
 8000646:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000648:	4b09      	ldr	r3, [pc, #36]	; (8000670 <MX_USART2_UART_Init+0x4c>)
 800064a:	220c      	movs	r2, #12
 800064c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800064e:	4b08      	ldr	r3, [pc, #32]	; (8000670 <MX_USART2_UART_Init+0x4c>)
 8000650:	2200      	movs	r2, #0
 8000652:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000654:	4b06      	ldr	r3, [pc, #24]	; (8000670 <MX_USART2_UART_Init+0x4c>)
 8000656:	2200      	movs	r2, #0
 8000658:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800065a:	4805      	ldr	r0, [pc, #20]	; (8000670 <MX_USART2_UART_Init+0x4c>)
 800065c:	f001 fa06 	bl	8001a6c <HAL_UART_Init>
 8000660:	4603      	mov	r3, r0
 8000662:	2b00      	cmp	r3, #0
 8000664:	d001      	beq.n	800066a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000666:	f000 f821 	bl	80006ac <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800066a:	bf00      	nop
 800066c:	bd80      	pop	{r7, pc}
 800066e:	bf00      	nop
 8000670:	20000098 	.word	0x20000098
 8000674:	40004400 	.word	0x40004400

08000678 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000678:	b480      	push	{r7}
 800067a:	b083      	sub	sp, #12
 800067c:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800067e:	2300      	movs	r3, #0
 8000680:	607b      	str	r3, [r7, #4]
 8000682:	4b09      	ldr	r3, [pc, #36]	; (80006a8 <MX_GPIO_Init+0x30>)
 8000684:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000686:	4a08      	ldr	r2, [pc, #32]	; (80006a8 <MX_GPIO_Init+0x30>)
 8000688:	f043 0301 	orr.w	r3, r3, #1
 800068c:	6313      	str	r3, [r2, #48]	; 0x30
 800068e:	4b06      	ldr	r3, [pc, #24]	; (80006a8 <MX_GPIO_Init+0x30>)
 8000690:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000692:	f003 0301 	and.w	r3, r3, #1
 8000696:	607b      	str	r3, [r7, #4]
 8000698:	687b      	ldr	r3, [r7, #4]

}
 800069a:	bf00      	nop
 800069c:	370c      	adds	r7, #12
 800069e:	46bd      	mov	sp, r7
 80006a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006a4:	4770      	bx	lr
 80006a6:	bf00      	nop
 80006a8:	40023800 	.word	0x40023800

080006ac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80006ac:	b480      	push	{r7}
 80006ae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006b0:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80006b2:	e7fe      	b.n	80006b2 <Error_Handler+0x6>

080006b4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80006b4:	b580      	push	{r7, lr}
 80006b6:	b082      	sub	sp, #8
 80006b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80006ba:	2300      	movs	r3, #0
 80006bc:	607b      	str	r3, [r7, #4]
 80006be:	4b10      	ldr	r3, [pc, #64]	; (8000700 <HAL_MspInit+0x4c>)
 80006c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80006c2:	4a0f      	ldr	r2, [pc, #60]	; (8000700 <HAL_MspInit+0x4c>)
 80006c4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80006c8:	6453      	str	r3, [r2, #68]	; 0x44
 80006ca:	4b0d      	ldr	r3, [pc, #52]	; (8000700 <HAL_MspInit+0x4c>)
 80006cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80006ce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80006d2:	607b      	str	r3, [r7, #4]
 80006d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80006d6:	2300      	movs	r3, #0
 80006d8:	603b      	str	r3, [r7, #0]
 80006da:	4b09      	ldr	r3, [pc, #36]	; (8000700 <HAL_MspInit+0x4c>)
 80006dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006de:	4a08      	ldr	r2, [pc, #32]	; (8000700 <HAL_MspInit+0x4c>)
 80006e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80006e4:	6413      	str	r3, [r2, #64]	; 0x40
 80006e6:	4b06      	ldr	r3, [pc, #24]	; (8000700 <HAL_MspInit+0x4c>)
 80006e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80006ee:	603b      	str	r3, [r7, #0]
 80006f0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80006f2:	2007      	movs	r0, #7
 80006f4:	f000 fab0 	bl	8000c58 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80006f8:	bf00      	nop
 80006fa:	3708      	adds	r7, #8
 80006fc:	46bd      	mov	sp, r7
 80006fe:	bd80      	pop	{r7, pc}
 8000700:	40023800 	.word	0x40023800

08000704 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000704:	b580      	push	{r7, lr}
 8000706:	b08a      	sub	sp, #40	; 0x28
 8000708:	af00      	add	r7, sp, #0
 800070a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800070c:	f107 0314 	add.w	r3, r7, #20
 8000710:	2200      	movs	r2, #0
 8000712:	601a      	str	r2, [r3, #0]
 8000714:	605a      	str	r2, [r3, #4]
 8000716:	609a      	str	r2, [r3, #8]
 8000718:	60da      	str	r2, [r3, #12]
 800071a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800071c:	687b      	ldr	r3, [r7, #4]
 800071e:	681b      	ldr	r3, [r3, #0]
 8000720:	4a1d      	ldr	r2, [pc, #116]	; (8000798 <HAL_UART_MspInit+0x94>)
 8000722:	4293      	cmp	r3, r2
 8000724:	d133      	bne.n	800078e <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000726:	2300      	movs	r3, #0
 8000728:	613b      	str	r3, [r7, #16]
 800072a:	4b1c      	ldr	r3, [pc, #112]	; (800079c <HAL_UART_MspInit+0x98>)
 800072c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800072e:	4a1b      	ldr	r2, [pc, #108]	; (800079c <HAL_UART_MspInit+0x98>)
 8000730:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000734:	6413      	str	r3, [r2, #64]	; 0x40
 8000736:	4b19      	ldr	r3, [pc, #100]	; (800079c <HAL_UART_MspInit+0x98>)
 8000738:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800073a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800073e:	613b      	str	r3, [r7, #16]
 8000740:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000742:	2300      	movs	r3, #0
 8000744:	60fb      	str	r3, [r7, #12]
 8000746:	4b15      	ldr	r3, [pc, #84]	; (800079c <HAL_UART_MspInit+0x98>)
 8000748:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800074a:	4a14      	ldr	r2, [pc, #80]	; (800079c <HAL_UART_MspInit+0x98>)
 800074c:	f043 0301 	orr.w	r3, r3, #1
 8000750:	6313      	str	r3, [r2, #48]	; 0x30
 8000752:	4b12      	ldr	r3, [pc, #72]	; (800079c <HAL_UART_MspInit+0x98>)
 8000754:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000756:	f003 0301 	and.w	r3, r3, #1
 800075a:	60fb      	str	r3, [r7, #12]
 800075c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800075e:	230c      	movs	r3, #12
 8000760:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000762:	2302      	movs	r3, #2
 8000764:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000766:	2300      	movs	r3, #0
 8000768:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800076a:	2303      	movs	r3, #3
 800076c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800076e:	2307      	movs	r3, #7
 8000770:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000772:	f107 0314 	add.w	r3, r7, #20
 8000776:	4619      	mov	r1, r3
 8000778:	4809      	ldr	r0, [pc, #36]	; (80007a0 <HAL_UART_MspInit+0x9c>)
 800077a:	f000 fad1 	bl	8000d20 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800077e:	2200      	movs	r2, #0
 8000780:	2100      	movs	r1, #0
 8000782:	2026      	movs	r0, #38	; 0x26
 8000784:	f000 fa73 	bl	8000c6e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000788:	2026      	movs	r0, #38	; 0x26
 800078a:	f000 fa8c 	bl	8000ca6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800078e:	bf00      	nop
 8000790:	3728      	adds	r7, #40	; 0x28
 8000792:	46bd      	mov	sp, r7
 8000794:	bd80      	pop	{r7, pc}
 8000796:	bf00      	nop
 8000798:	40004400 	.word	0x40004400
 800079c:	40023800 	.word	0x40023800
 80007a0:	40020000 	.word	0x40020000

080007a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80007a4:	b480      	push	{r7}
 80007a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80007a8:	e7fe      	b.n	80007a8 <NMI_Handler+0x4>

080007aa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80007aa:	b480      	push	{r7}
 80007ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80007ae:	e7fe      	b.n	80007ae <HardFault_Handler+0x4>

080007b0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80007b0:	b480      	push	{r7}
 80007b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80007b4:	e7fe      	b.n	80007b4 <MemManage_Handler+0x4>

080007b6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80007b6:	b480      	push	{r7}
 80007b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80007ba:	e7fe      	b.n	80007ba <BusFault_Handler+0x4>

080007bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80007bc:	b480      	push	{r7}
 80007be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80007c0:	e7fe      	b.n	80007c0 <UsageFault_Handler+0x4>

080007c2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80007c2:	b480      	push	{r7}
 80007c4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80007c6:	bf00      	nop
 80007c8:	46bd      	mov	sp, r7
 80007ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ce:	4770      	bx	lr

080007d0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80007d0:	b480      	push	{r7}
 80007d2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80007d4:	bf00      	nop
 80007d6:	46bd      	mov	sp, r7
 80007d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007dc:	4770      	bx	lr

080007de <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80007de:	b480      	push	{r7}
 80007e0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80007e2:	bf00      	nop
 80007e4:	46bd      	mov	sp, r7
 80007e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ea:	4770      	bx	lr

080007ec <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80007ec:	b580      	push	{r7, lr}
 80007ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80007f0:	f000 f942 	bl	8000a78 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80007f4:	bf00      	nop
 80007f6:	bd80      	pop	{r7, pc}

080007f8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80007fc:	4802      	ldr	r0, [pc, #8]	; (8000808 <USART2_IRQHandler+0x10>)
 80007fe:	f001 fa1b 	bl	8001c38 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000802:	bf00      	nop
 8000804:	bd80      	pop	{r7, pc}
 8000806:	bf00      	nop
 8000808:	20000098 	.word	0x20000098

0800080c <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800080c:	b580      	push	{r7, lr}
 800080e:	b086      	sub	sp, #24
 8000810:	af00      	add	r7, sp, #0
 8000812:	60f8      	str	r0, [r7, #12]
 8000814:	60b9      	str	r1, [r7, #8]
 8000816:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000818:	2300      	movs	r3, #0
 800081a:	617b      	str	r3, [r7, #20]
 800081c:	e00a      	b.n	8000834 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800081e:	f3af 8000 	nop.w
 8000822:	4601      	mov	r1, r0
 8000824:	68bb      	ldr	r3, [r7, #8]
 8000826:	1c5a      	adds	r2, r3, #1
 8000828:	60ba      	str	r2, [r7, #8]
 800082a:	b2ca      	uxtb	r2, r1
 800082c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800082e:	697b      	ldr	r3, [r7, #20]
 8000830:	3301      	adds	r3, #1
 8000832:	617b      	str	r3, [r7, #20]
 8000834:	697a      	ldr	r2, [r7, #20]
 8000836:	687b      	ldr	r3, [r7, #4]
 8000838:	429a      	cmp	r2, r3
 800083a:	dbf0      	blt.n	800081e <_read+0x12>
	}

return len;
 800083c:	687b      	ldr	r3, [r7, #4]
}
 800083e:	4618      	mov	r0, r3
 8000840:	3718      	adds	r7, #24
 8000842:	46bd      	mov	sp, r7
 8000844:	bd80      	pop	{r7, pc}

08000846 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000846:	b580      	push	{r7, lr}
 8000848:	b086      	sub	sp, #24
 800084a:	af00      	add	r7, sp, #0
 800084c:	60f8      	str	r0, [r7, #12]
 800084e:	60b9      	str	r1, [r7, #8]
 8000850:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000852:	2300      	movs	r3, #0
 8000854:	617b      	str	r3, [r7, #20]
 8000856:	e009      	b.n	800086c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000858:	68bb      	ldr	r3, [r7, #8]
 800085a:	1c5a      	adds	r2, r3, #1
 800085c:	60ba      	str	r2, [r7, #8]
 800085e:	781b      	ldrb	r3, [r3, #0]
 8000860:	4618      	mov	r0, r3
 8000862:	f7ff fe4f 	bl	8000504 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000866:	697b      	ldr	r3, [r7, #20]
 8000868:	3301      	adds	r3, #1
 800086a:	617b      	str	r3, [r7, #20]
 800086c:	697a      	ldr	r2, [r7, #20]
 800086e:	687b      	ldr	r3, [r7, #4]
 8000870:	429a      	cmp	r2, r3
 8000872:	dbf1      	blt.n	8000858 <_write+0x12>
	}
	return len;
 8000874:	687b      	ldr	r3, [r7, #4]
}
 8000876:	4618      	mov	r0, r3
 8000878:	3718      	adds	r7, #24
 800087a:	46bd      	mov	sp, r7
 800087c:	bd80      	pop	{r7, pc}

0800087e <_close>:

int _close(int file)
{
 800087e:	b480      	push	{r7}
 8000880:	b083      	sub	sp, #12
 8000882:	af00      	add	r7, sp, #0
 8000884:	6078      	str	r0, [r7, #4]
	return -1;
 8000886:	f04f 33ff 	mov.w	r3, #4294967295
}
 800088a:	4618      	mov	r0, r3
 800088c:	370c      	adds	r7, #12
 800088e:	46bd      	mov	sp, r7
 8000890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000894:	4770      	bx	lr

08000896 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000896:	b480      	push	{r7}
 8000898:	b083      	sub	sp, #12
 800089a:	af00      	add	r7, sp, #0
 800089c:	6078      	str	r0, [r7, #4]
 800089e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80008a0:	683b      	ldr	r3, [r7, #0]
 80008a2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80008a6:	605a      	str	r2, [r3, #4]
	return 0;
 80008a8:	2300      	movs	r3, #0
}
 80008aa:	4618      	mov	r0, r3
 80008ac:	370c      	adds	r7, #12
 80008ae:	46bd      	mov	sp, r7
 80008b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b4:	4770      	bx	lr

080008b6 <_isatty>:

int _isatty(int file)
{
 80008b6:	b480      	push	{r7}
 80008b8:	b083      	sub	sp, #12
 80008ba:	af00      	add	r7, sp, #0
 80008bc:	6078      	str	r0, [r7, #4]
	return 1;
 80008be:	2301      	movs	r3, #1
}
 80008c0:	4618      	mov	r0, r3
 80008c2:	370c      	adds	r7, #12
 80008c4:	46bd      	mov	sp, r7
 80008c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ca:	4770      	bx	lr

080008cc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80008cc:	b480      	push	{r7}
 80008ce:	b085      	sub	sp, #20
 80008d0:	af00      	add	r7, sp, #0
 80008d2:	60f8      	str	r0, [r7, #12]
 80008d4:	60b9      	str	r1, [r7, #8]
 80008d6:	607a      	str	r2, [r7, #4]
	return 0;
 80008d8:	2300      	movs	r3, #0
}
 80008da:	4618      	mov	r0, r3
 80008dc:	3714      	adds	r7, #20
 80008de:	46bd      	mov	sp, r7
 80008e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e4:	4770      	bx	lr
	...

080008e8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80008e8:	b580      	push	{r7, lr}
 80008ea:	b086      	sub	sp, #24
 80008ec:	af00      	add	r7, sp, #0
 80008ee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80008f0:	4a14      	ldr	r2, [pc, #80]	; (8000944 <_sbrk+0x5c>)
 80008f2:	4b15      	ldr	r3, [pc, #84]	; (8000948 <_sbrk+0x60>)
 80008f4:	1ad3      	subs	r3, r2, r3
 80008f6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80008f8:	697b      	ldr	r3, [r7, #20]
 80008fa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80008fc:	4b13      	ldr	r3, [pc, #76]	; (800094c <_sbrk+0x64>)
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	2b00      	cmp	r3, #0
 8000902:	d102      	bne.n	800090a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000904:	4b11      	ldr	r3, [pc, #68]	; (800094c <_sbrk+0x64>)
 8000906:	4a12      	ldr	r2, [pc, #72]	; (8000950 <_sbrk+0x68>)
 8000908:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800090a:	4b10      	ldr	r3, [pc, #64]	; (800094c <_sbrk+0x64>)
 800090c:	681a      	ldr	r2, [r3, #0]
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	4413      	add	r3, r2
 8000912:	693a      	ldr	r2, [r7, #16]
 8000914:	429a      	cmp	r2, r3
 8000916:	d207      	bcs.n	8000928 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000918:	f001 ff94 	bl	8002844 <__errno>
 800091c:	4602      	mov	r2, r0
 800091e:	230c      	movs	r3, #12
 8000920:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8000922:	f04f 33ff 	mov.w	r3, #4294967295
 8000926:	e009      	b.n	800093c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000928:	4b08      	ldr	r3, [pc, #32]	; (800094c <_sbrk+0x64>)
 800092a:	681b      	ldr	r3, [r3, #0]
 800092c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800092e:	4b07      	ldr	r3, [pc, #28]	; (800094c <_sbrk+0x64>)
 8000930:	681a      	ldr	r2, [r3, #0]
 8000932:	687b      	ldr	r3, [r7, #4]
 8000934:	4413      	add	r3, r2
 8000936:	4a05      	ldr	r2, [pc, #20]	; (800094c <_sbrk+0x64>)
 8000938:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800093a:	68fb      	ldr	r3, [r7, #12]
}
 800093c:	4618      	mov	r0, r3
 800093e:	3718      	adds	r7, #24
 8000940:	46bd      	mov	sp, r7
 8000942:	bd80      	pop	{r7, pc}
 8000944:	20020000 	.word	0x20020000
 8000948:	00000400 	.word	0x00000400
 800094c:	2000008c 	.word	0x2000008c
 8000950:	200000e0 	.word	0x200000e0

08000954 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000954:	b480      	push	{r7}
 8000956:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000958:	4b08      	ldr	r3, [pc, #32]	; (800097c <SystemInit+0x28>)
 800095a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800095e:	4a07      	ldr	r2, [pc, #28]	; (800097c <SystemInit+0x28>)
 8000960:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000964:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000968:	4b04      	ldr	r3, [pc, #16]	; (800097c <SystemInit+0x28>)
 800096a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800096e:	609a      	str	r2, [r3, #8]
#endif
}
 8000970:	bf00      	nop
 8000972:	46bd      	mov	sp, r7
 8000974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000978:	4770      	bx	lr
 800097a:	bf00      	nop
 800097c:	e000ed00 	.word	0xe000ed00

08000980 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000980:	f8df d034 	ldr.w	sp, [pc, #52]	; 80009b8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000984:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000986:	e003      	b.n	8000990 <LoopCopyDataInit>

08000988 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000988:	4b0c      	ldr	r3, [pc, #48]	; (80009bc <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800098a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800098c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800098e:	3104      	adds	r1, #4

08000990 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000990:	480b      	ldr	r0, [pc, #44]	; (80009c0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000992:	4b0c      	ldr	r3, [pc, #48]	; (80009c4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000994:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000996:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000998:	d3f6      	bcc.n	8000988 <CopyDataInit>
  ldr  r2, =_sbss
 800099a:	4a0b      	ldr	r2, [pc, #44]	; (80009c8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800099c:	e002      	b.n	80009a4 <LoopFillZerobss>

0800099e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800099e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80009a0:	f842 3b04 	str.w	r3, [r2], #4

080009a4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80009a4:	4b09      	ldr	r3, [pc, #36]	; (80009cc <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80009a6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80009a8:	d3f9      	bcc.n	800099e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80009aa:	f7ff ffd3 	bl	8000954 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80009ae:	f001 ff4f 	bl	8002850 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80009b2:	f7ff fdb9 	bl	8000528 <main>
  bx  lr    
 80009b6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80009b8:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80009bc:	08003230 	.word	0x08003230
  ldr  r0, =_sdata
 80009c0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80009c4:	20000070 	.word	0x20000070
  ldr  r2, =_sbss
 80009c8:	20000070 	.word	0x20000070
  ldr  r3, = _ebss
 80009cc:	200000e0 	.word	0x200000e0

080009d0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80009d0:	e7fe      	b.n	80009d0 <ADC_IRQHandler>
	...

080009d4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80009d8:	4b0e      	ldr	r3, [pc, #56]	; (8000a14 <HAL_Init+0x40>)
 80009da:	681b      	ldr	r3, [r3, #0]
 80009dc:	4a0d      	ldr	r2, [pc, #52]	; (8000a14 <HAL_Init+0x40>)
 80009de:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80009e2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80009e4:	4b0b      	ldr	r3, [pc, #44]	; (8000a14 <HAL_Init+0x40>)
 80009e6:	681b      	ldr	r3, [r3, #0]
 80009e8:	4a0a      	ldr	r2, [pc, #40]	; (8000a14 <HAL_Init+0x40>)
 80009ea:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80009ee:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80009f0:	4b08      	ldr	r3, [pc, #32]	; (8000a14 <HAL_Init+0x40>)
 80009f2:	681b      	ldr	r3, [r3, #0]
 80009f4:	4a07      	ldr	r2, [pc, #28]	; (8000a14 <HAL_Init+0x40>)
 80009f6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80009fa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80009fc:	2003      	movs	r0, #3
 80009fe:	f000 f92b 	bl	8000c58 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000a02:	2000      	movs	r0, #0
 8000a04:	f000 f808 	bl	8000a18 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000a08:	f7ff fe54 	bl	80006b4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000a0c:	2300      	movs	r3, #0
}
 8000a0e:	4618      	mov	r0, r3
 8000a10:	bd80      	pop	{r7, pc}
 8000a12:	bf00      	nop
 8000a14:	40023c00 	.word	0x40023c00

08000a18 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	b082      	sub	sp, #8
 8000a1c:	af00      	add	r7, sp, #0
 8000a1e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a20:	4b12      	ldr	r3, [pc, #72]	; (8000a6c <HAL_InitTick+0x54>)
 8000a22:	681a      	ldr	r2, [r3, #0]
 8000a24:	4b12      	ldr	r3, [pc, #72]	; (8000a70 <HAL_InitTick+0x58>)
 8000a26:	781b      	ldrb	r3, [r3, #0]
 8000a28:	4619      	mov	r1, r3
 8000a2a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a2e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000a32:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a36:	4618      	mov	r0, r3
 8000a38:	f000 f943 	bl	8000cc2 <HAL_SYSTICK_Config>
 8000a3c:	4603      	mov	r3, r0
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	d001      	beq.n	8000a46 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000a42:	2301      	movs	r3, #1
 8000a44:	e00e      	b.n	8000a64 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	2b0f      	cmp	r3, #15
 8000a4a:	d80a      	bhi.n	8000a62 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	6879      	ldr	r1, [r7, #4]
 8000a50:	f04f 30ff 	mov.w	r0, #4294967295
 8000a54:	f000 f90b 	bl	8000c6e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000a58:	4a06      	ldr	r2, [pc, #24]	; (8000a74 <HAL_InitTick+0x5c>)
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000a5e:	2300      	movs	r3, #0
 8000a60:	e000      	b.n	8000a64 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000a62:	2301      	movs	r3, #1
}
 8000a64:	4618      	mov	r0, r3
 8000a66:	3708      	adds	r7, #8
 8000a68:	46bd      	mov	sp, r7
 8000a6a:	bd80      	pop	{r7, pc}
 8000a6c:	20000000 	.word	0x20000000
 8000a70:	20000008 	.word	0x20000008
 8000a74:	20000004 	.word	0x20000004

08000a78 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a78:	b480      	push	{r7}
 8000a7a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000a7c:	4b06      	ldr	r3, [pc, #24]	; (8000a98 <HAL_IncTick+0x20>)
 8000a7e:	781b      	ldrb	r3, [r3, #0]
 8000a80:	461a      	mov	r2, r3
 8000a82:	4b06      	ldr	r3, [pc, #24]	; (8000a9c <HAL_IncTick+0x24>)
 8000a84:	681b      	ldr	r3, [r3, #0]
 8000a86:	4413      	add	r3, r2
 8000a88:	4a04      	ldr	r2, [pc, #16]	; (8000a9c <HAL_IncTick+0x24>)
 8000a8a:	6013      	str	r3, [r2, #0]
}
 8000a8c:	bf00      	nop
 8000a8e:	46bd      	mov	sp, r7
 8000a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a94:	4770      	bx	lr
 8000a96:	bf00      	nop
 8000a98:	20000008 	.word	0x20000008
 8000a9c:	200000d8 	.word	0x200000d8

08000aa0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000aa0:	b480      	push	{r7}
 8000aa2:	af00      	add	r7, sp, #0
  return uwTick;
 8000aa4:	4b03      	ldr	r3, [pc, #12]	; (8000ab4 <HAL_GetTick+0x14>)
 8000aa6:	681b      	ldr	r3, [r3, #0]
}
 8000aa8:	4618      	mov	r0, r3
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab0:	4770      	bx	lr
 8000ab2:	bf00      	nop
 8000ab4:	200000d8 	.word	0x200000d8

08000ab8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ab8:	b480      	push	{r7}
 8000aba:	b085      	sub	sp, #20
 8000abc:	af00      	add	r7, sp, #0
 8000abe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	f003 0307 	and.w	r3, r3, #7
 8000ac6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ac8:	4b0c      	ldr	r3, [pc, #48]	; (8000afc <__NVIC_SetPriorityGrouping+0x44>)
 8000aca:	68db      	ldr	r3, [r3, #12]
 8000acc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ace:	68ba      	ldr	r2, [r7, #8]
 8000ad0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000ad4:	4013      	ands	r3, r2
 8000ad6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ad8:	68fb      	ldr	r3, [r7, #12]
 8000ada:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000adc:	68bb      	ldr	r3, [r7, #8]
 8000ade:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ae0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000ae4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ae8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000aea:	4a04      	ldr	r2, [pc, #16]	; (8000afc <__NVIC_SetPriorityGrouping+0x44>)
 8000aec:	68bb      	ldr	r3, [r7, #8]
 8000aee:	60d3      	str	r3, [r2, #12]
}
 8000af0:	bf00      	nop
 8000af2:	3714      	adds	r7, #20
 8000af4:	46bd      	mov	sp, r7
 8000af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000afa:	4770      	bx	lr
 8000afc:	e000ed00 	.word	0xe000ed00

08000b00 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000b00:	b480      	push	{r7}
 8000b02:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000b04:	4b04      	ldr	r3, [pc, #16]	; (8000b18 <__NVIC_GetPriorityGrouping+0x18>)
 8000b06:	68db      	ldr	r3, [r3, #12]
 8000b08:	0a1b      	lsrs	r3, r3, #8
 8000b0a:	f003 0307 	and.w	r3, r3, #7
}
 8000b0e:	4618      	mov	r0, r3
 8000b10:	46bd      	mov	sp, r7
 8000b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b16:	4770      	bx	lr
 8000b18:	e000ed00 	.word	0xe000ed00

08000b1c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b1c:	b480      	push	{r7}
 8000b1e:	b083      	sub	sp, #12
 8000b20:	af00      	add	r7, sp, #0
 8000b22:	4603      	mov	r3, r0
 8000b24:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b2a:	2b00      	cmp	r3, #0
 8000b2c:	db0b      	blt.n	8000b46 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000b2e:	79fb      	ldrb	r3, [r7, #7]
 8000b30:	f003 021f 	and.w	r2, r3, #31
 8000b34:	4907      	ldr	r1, [pc, #28]	; (8000b54 <__NVIC_EnableIRQ+0x38>)
 8000b36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b3a:	095b      	lsrs	r3, r3, #5
 8000b3c:	2001      	movs	r0, #1
 8000b3e:	fa00 f202 	lsl.w	r2, r0, r2
 8000b42:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000b46:	bf00      	nop
 8000b48:	370c      	adds	r7, #12
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b50:	4770      	bx	lr
 8000b52:	bf00      	nop
 8000b54:	e000e100 	.word	0xe000e100

08000b58 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b58:	b480      	push	{r7}
 8000b5a:	b083      	sub	sp, #12
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	4603      	mov	r3, r0
 8000b60:	6039      	str	r1, [r7, #0]
 8000b62:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	db0a      	blt.n	8000b82 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b6c:	683b      	ldr	r3, [r7, #0]
 8000b6e:	b2da      	uxtb	r2, r3
 8000b70:	490c      	ldr	r1, [pc, #48]	; (8000ba4 <__NVIC_SetPriority+0x4c>)
 8000b72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b76:	0112      	lsls	r2, r2, #4
 8000b78:	b2d2      	uxtb	r2, r2
 8000b7a:	440b      	add	r3, r1
 8000b7c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000b80:	e00a      	b.n	8000b98 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b82:	683b      	ldr	r3, [r7, #0]
 8000b84:	b2da      	uxtb	r2, r3
 8000b86:	4908      	ldr	r1, [pc, #32]	; (8000ba8 <__NVIC_SetPriority+0x50>)
 8000b88:	79fb      	ldrb	r3, [r7, #7]
 8000b8a:	f003 030f 	and.w	r3, r3, #15
 8000b8e:	3b04      	subs	r3, #4
 8000b90:	0112      	lsls	r2, r2, #4
 8000b92:	b2d2      	uxtb	r2, r2
 8000b94:	440b      	add	r3, r1
 8000b96:	761a      	strb	r2, [r3, #24]
}
 8000b98:	bf00      	nop
 8000b9a:	370c      	adds	r7, #12
 8000b9c:	46bd      	mov	sp, r7
 8000b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba2:	4770      	bx	lr
 8000ba4:	e000e100 	.word	0xe000e100
 8000ba8:	e000ed00 	.word	0xe000ed00

08000bac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000bac:	b480      	push	{r7}
 8000bae:	b089      	sub	sp, #36	; 0x24
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	60f8      	str	r0, [r7, #12]
 8000bb4:	60b9      	str	r1, [r7, #8]
 8000bb6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000bb8:	68fb      	ldr	r3, [r7, #12]
 8000bba:	f003 0307 	and.w	r3, r3, #7
 8000bbe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000bc0:	69fb      	ldr	r3, [r7, #28]
 8000bc2:	f1c3 0307 	rsb	r3, r3, #7
 8000bc6:	2b04      	cmp	r3, #4
 8000bc8:	bf28      	it	cs
 8000bca:	2304      	movcs	r3, #4
 8000bcc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000bce:	69fb      	ldr	r3, [r7, #28]
 8000bd0:	3304      	adds	r3, #4
 8000bd2:	2b06      	cmp	r3, #6
 8000bd4:	d902      	bls.n	8000bdc <NVIC_EncodePriority+0x30>
 8000bd6:	69fb      	ldr	r3, [r7, #28]
 8000bd8:	3b03      	subs	r3, #3
 8000bda:	e000      	b.n	8000bde <NVIC_EncodePriority+0x32>
 8000bdc:	2300      	movs	r3, #0
 8000bde:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000be0:	f04f 32ff 	mov.w	r2, #4294967295
 8000be4:	69bb      	ldr	r3, [r7, #24]
 8000be6:	fa02 f303 	lsl.w	r3, r2, r3
 8000bea:	43da      	mvns	r2, r3
 8000bec:	68bb      	ldr	r3, [r7, #8]
 8000bee:	401a      	ands	r2, r3
 8000bf0:	697b      	ldr	r3, [r7, #20]
 8000bf2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000bf4:	f04f 31ff 	mov.w	r1, #4294967295
 8000bf8:	697b      	ldr	r3, [r7, #20]
 8000bfa:	fa01 f303 	lsl.w	r3, r1, r3
 8000bfe:	43d9      	mvns	r1, r3
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c04:	4313      	orrs	r3, r2
         );
}
 8000c06:	4618      	mov	r0, r3
 8000c08:	3724      	adds	r7, #36	; 0x24
 8000c0a:	46bd      	mov	sp, r7
 8000c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c10:	4770      	bx	lr
	...

08000c14 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	b082      	sub	sp, #8
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	3b01      	subs	r3, #1
 8000c20:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000c24:	d301      	bcc.n	8000c2a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000c26:	2301      	movs	r3, #1
 8000c28:	e00f      	b.n	8000c4a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c2a:	4a0a      	ldr	r2, [pc, #40]	; (8000c54 <SysTick_Config+0x40>)
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	3b01      	subs	r3, #1
 8000c30:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000c32:	210f      	movs	r1, #15
 8000c34:	f04f 30ff 	mov.w	r0, #4294967295
 8000c38:	f7ff ff8e 	bl	8000b58 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c3c:	4b05      	ldr	r3, [pc, #20]	; (8000c54 <SysTick_Config+0x40>)
 8000c3e:	2200      	movs	r2, #0
 8000c40:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c42:	4b04      	ldr	r3, [pc, #16]	; (8000c54 <SysTick_Config+0x40>)
 8000c44:	2207      	movs	r2, #7
 8000c46:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000c48:	2300      	movs	r3, #0
}
 8000c4a:	4618      	mov	r0, r3
 8000c4c:	3708      	adds	r7, #8
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	bd80      	pop	{r7, pc}
 8000c52:	bf00      	nop
 8000c54:	e000e010 	.word	0xe000e010

08000c58 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b082      	sub	sp, #8
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000c60:	6878      	ldr	r0, [r7, #4]
 8000c62:	f7ff ff29 	bl	8000ab8 <__NVIC_SetPriorityGrouping>
}
 8000c66:	bf00      	nop
 8000c68:	3708      	adds	r7, #8
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	bd80      	pop	{r7, pc}

08000c6e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000c6e:	b580      	push	{r7, lr}
 8000c70:	b086      	sub	sp, #24
 8000c72:	af00      	add	r7, sp, #0
 8000c74:	4603      	mov	r3, r0
 8000c76:	60b9      	str	r1, [r7, #8]
 8000c78:	607a      	str	r2, [r7, #4]
 8000c7a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000c80:	f7ff ff3e 	bl	8000b00 <__NVIC_GetPriorityGrouping>
 8000c84:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000c86:	687a      	ldr	r2, [r7, #4]
 8000c88:	68b9      	ldr	r1, [r7, #8]
 8000c8a:	6978      	ldr	r0, [r7, #20]
 8000c8c:	f7ff ff8e 	bl	8000bac <NVIC_EncodePriority>
 8000c90:	4602      	mov	r2, r0
 8000c92:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c96:	4611      	mov	r1, r2
 8000c98:	4618      	mov	r0, r3
 8000c9a:	f7ff ff5d 	bl	8000b58 <__NVIC_SetPriority>
}
 8000c9e:	bf00      	nop
 8000ca0:	3718      	adds	r7, #24
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	bd80      	pop	{r7, pc}

08000ca6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ca6:	b580      	push	{r7, lr}
 8000ca8:	b082      	sub	sp, #8
 8000caa:	af00      	add	r7, sp, #0
 8000cac:	4603      	mov	r3, r0
 8000cae:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000cb0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cb4:	4618      	mov	r0, r3
 8000cb6:	f7ff ff31 	bl	8000b1c <__NVIC_EnableIRQ>
}
 8000cba:	bf00      	nop
 8000cbc:	3708      	adds	r7, #8
 8000cbe:	46bd      	mov	sp, r7
 8000cc0:	bd80      	pop	{r7, pc}

08000cc2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000cc2:	b580      	push	{r7, lr}
 8000cc4:	b082      	sub	sp, #8
 8000cc6:	af00      	add	r7, sp, #0
 8000cc8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000cca:	6878      	ldr	r0, [r7, #4]
 8000ccc:	f7ff ffa2 	bl	8000c14 <SysTick_Config>
 8000cd0:	4603      	mov	r3, r0
}
 8000cd2:	4618      	mov	r0, r3
 8000cd4:	3708      	adds	r7, #8
 8000cd6:	46bd      	mov	sp, r7
 8000cd8:	bd80      	pop	{r7, pc}

08000cda <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000cda:	b480      	push	{r7}
 8000cdc:	b083      	sub	sp, #12
 8000cde:	af00      	add	r7, sp, #0
 8000ce0:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000ce8:	b2db      	uxtb	r3, r3
 8000cea:	2b02      	cmp	r3, #2
 8000cec:	d004      	beq.n	8000cf8 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	2280      	movs	r2, #128	; 0x80
 8000cf2:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8000cf4:	2301      	movs	r3, #1
 8000cf6:	e00c      	b.n	8000d12 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	2205      	movs	r2, #5
 8000cfc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	681a      	ldr	r2, [r3, #0]
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	681b      	ldr	r3, [r3, #0]
 8000d0a:	f022 0201 	bic.w	r2, r2, #1
 8000d0e:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8000d10:	2300      	movs	r3, #0
}
 8000d12:	4618      	mov	r0, r3
 8000d14:	370c      	adds	r7, #12
 8000d16:	46bd      	mov	sp, r7
 8000d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d1c:	4770      	bx	lr
	...

08000d20 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d20:	b480      	push	{r7}
 8000d22:	b089      	sub	sp, #36	; 0x24
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	6078      	str	r0, [r7, #4]
 8000d28:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000d2e:	2300      	movs	r3, #0
 8000d30:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000d32:	2300      	movs	r3, #0
 8000d34:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000d36:	2300      	movs	r3, #0
 8000d38:	61fb      	str	r3, [r7, #28]
 8000d3a:	e165      	b.n	8001008 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000d3c:	2201      	movs	r2, #1
 8000d3e:	69fb      	ldr	r3, [r7, #28]
 8000d40:	fa02 f303 	lsl.w	r3, r2, r3
 8000d44:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000d46:	683b      	ldr	r3, [r7, #0]
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	697a      	ldr	r2, [r7, #20]
 8000d4c:	4013      	ands	r3, r2
 8000d4e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000d50:	693a      	ldr	r2, [r7, #16]
 8000d52:	697b      	ldr	r3, [r7, #20]
 8000d54:	429a      	cmp	r2, r3
 8000d56:	f040 8154 	bne.w	8001002 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000d5a:	683b      	ldr	r3, [r7, #0]
 8000d5c:	685b      	ldr	r3, [r3, #4]
 8000d5e:	2b01      	cmp	r3, #1
 8000d60:	d00b      	beq.n	8000d7a <HAL_GPIO_Init+0x5a>
 8000d62:	683b      	ldr	r3, [r7, #0]
 8000d64:	685b      	ldr	r3, [r3, #4]
 8000d66:	2b02      	cmp	r3, #2
 8000d68:	d007      	beq.n	8000d7a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000d6a:	683b      	ldr	r3, [r7, #0]
 8000d6c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000d6e:	2b11      	cmp	r3, #17
 8000d70:	d003      	beq.n	8000d7a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000d72:	683b      	ldr	r3, [r7, #0]
 8000d74:	685b      	ldr	r3, [r3, #4]
 8000d76:	2b12      	cmp	r3, #18
 8000d78:	d130      	bne.n	8000ddc <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	689b      	ldr	r3, [r3, #8]
 8000d7e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000d80:	69fb      	ldr	r3, [r7, #28]
 8000d82:	005b      	lsls	r3, r3, #1
 8000d84:	2203      	movs	r2, #3
 8000d86:	fa02 f303 	lsl.w	r3, r2, r3
 8000d8a:	43db      	mvns	r3, r3
 8000d8c:	69ba      	ldr	r2, [r7, #24]
 8000d8e:	4013      	ands	r3, r2
 8000d90:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000d92:	683b      	ldr	r3, [r7, #0]
 8000d94:	68da      	ldr	r2, [r3, #12]
 8000d96:	69fb      	ldr	r3, [r7, #28]
 8000d98:	005b      	lsls	r3, r3, #1
 8000d9a:	fa02 f303 	lsl.w	r3, r2, r3
 8000d9e:	69ba      	ldr	r2, [r7, #24]
 8000da0:	4313      	orrs	r3, r2
 8000da2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	69ba      	ldr	r2, [r7, #24]
 8000da8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	685b      	ldr	r3, [r3, #4]
 8000dae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000db0:	2201      	movs	r2, #1
 8000db2:	69fb      	ldr	r3, [r7, #28]
 8000db4:	fa02 f303 	lsl.w	r3, r2, r3
 8000db8:	43db      	mvns	r3, r3
 8000dba:	69ba      	ldr	r2, [r7, #24]
 8000dbc:	4013      	ands	r3, r2
 8000dbe:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000dc0:	683b      	ldr	r3, [r7, #0]
 8000dc2:	685b      	ldr	r3, [r3, #4]
 8000dc4:	091b      	lsrs	r3, r3, #4
 8000dc6:	f003 0201 	and.w	r2, r3, #1
 8000dca:	69fb      	ldr	r3, [r7, #28]
 8000dcc:	fa02 f303 	lsl.w	r3, r2, r3
 8000dd0:	69ba      	ldr	r2, [r7, #24]
 8000dd2:	4313      	orrs	r3, r2
 8000dd4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	69ba      	ldr	r2, [r7, #24]
 8000dda:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	68db      	ldr	r3, [r3, #12]
 8000de0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000de2:	69fb      	ldr	r3, [r7, #28]
 8000de4:	005b      	lsls	r3, r3, #1
 8000de6:	2203      	movs	r2, #3
 8000de8:	fa02 f303 	lsl.w	r3, r2, r3
 8000dec:	43db      	mvns	r3, r3
 8000dee:	69ba      	ldr	r2, [r7, #24]
 8000df0:	4013      	ands	r3, r2
 8000df2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000df4:	683b      	ldr	r3, [r7, #0]
 8000df6:	689a      	ldr	r2, [r3, #8]
 8000df8:	69fb      	ldr	r3, [r7, #28]
 8000dfa:	005b      	lsls	r3, r3, #1
 8000dfc:	fa02 f303 	lsl.w	r3, r2, r3
 8000e00:	69ba      	ldr	r2, [r7, #24]
 8000e02:	4313      	orrs	r3, r2
 8000e04:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	69ba      	ldr	r2, [r7, #24]
 8000e0a:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000e0c:	683b      	ldr	r3, [r7, #0]
 8000e0e:	685b      	ldr	r3, [r3, #4]
 8000e10:	2b02      	cmp	r3, #2
 8000e12:	d003      	beq.n	8000e1c <HAL_GPIO_Init+0xfc>
 8000e14:	683b      	ldr	r3, [r7, #0]
 8000e16:	685b      	ldr	r3, [r3, #4]
 8000e18:	2b12      	cmp	r3, #18
 8000e1a:	d123      	bne.n	8000e64 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000e1c:	69fb      	ldr	r3, [r7, #28]
 8000e1e:	08da      	lsrs	r2, r3, #3
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	3208      	adds	r2, #8
 8000e24:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e28:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000e2a:	69fb      	ldr	r3, [r7, #28]
 8000e2c:	f003 0307 	and.w	r3, r3, #7
 8000e30:	009b      	lsls	r3, r3, #2
 8000e32:	220f      	movs	r2, #15
 8000e34:	fa02 f303 	lsl.w	r3, r2, r3
 8000e38:	43db      	mvns	r3, r3
 8000e3a:	69ba      	ldr	r2, [r7, #24]
 8000e3c:	4013      	ands	r3, r2
 8000e3e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000e40:	683b      	ldr	r3, [r7, #0]
 8000e42:	691a      	ldr	r2, [r3, #16]
 8000e44:	69fb      	ldr	r3, [r7, #28]
 8000e46:	f003 0307 	and.w	r3, r3, #7
 8000e4a:	009b      	lsls	r3, r3, #2
 8000e4c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e50:	69ba      	ldr	r2, [r7, #24]
 8000e52:	4313      	orrs	r3, r2
 8000e54:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000e56:	69fb      	ldr	r3, [r7, #28]
 8000e58:	08da      	lsrs	r2, r3, #3
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	3208      	adds	r2, #8
 8000e5e:	69b9      	ldr	r1, [r7, #24]
 8000e60:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000e6a:	69fb      	ldr	r3, [r7, #28]
 8000e6c:	005b      	lsls	r3, r3, #1
 8000e6e:	2203      	movs	r2, #3
 8000e70:	fa02 f303 	lsl.w	r3, r2, r3
 8000e74:	43db      	mvns	r3, r3
 8000e76:	69ba      	ldr	r2, [r7, #24]
 8000e78:	4013      	ands	r3, r2
 8000e7a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000e7c:	683b      	ldr	r3, [r7, #0]
 8000e7e:	685b      	ldr	r3, [r3, #4]
 8000e80:	f003 0203 	and.w	r2, r3, #3
 8000e84:	69fb      	ldr	r3, [r7, #28]
 8000e86:	005b      	lsls	r3, r3, #1
 8000e88:	fa02 f303 	lsl.w	r3, r2, r3
 8000e8c:	69ba      	ldr	r2, [r7, #24]
 8000e8e:	4313      	orrs	r3, r2
 8000e90:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	69ba      	ldr	r2, [r7, #24]
 8000e96:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000e98:	683b      	ldr	r3, [r7, #0]
 8000e9a:	685b      	ldr	r3, [r3, #4]
 8000e9c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	f000 80ae 	beq.w	8001002 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ea6:	2300      	movs	r3, #0
 8000ea8:	60fb      	str	r3, [r7, #12]
 8000eaa:	4b5c      	ldr	r3, [pc, #368]	; (800101c <HAL_GPIO_Init+0x2fc>)
 8000eac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000eae:	4a5b      	ldr	r2, [pc, #364]	; (800101c <HAL_GPIO_Init+0x2fc>)
 8000eb0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000eb4:	6453      	str	r3, [r2, #68]	; 0x44
 8000eb6:	4b59      	ldr	r3, [pc, #356]	; (800101c <HAL_GPIO_Init+0x2fc>)
 8000eb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000eba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000ebe:	60fb      	str	r3, [r7, #12]
 8000ec0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000ec2:	4a57      	ldr	r2, [pc, #348]	; (8001020 <HAL_GPIO_Init+0x300>)
 8000ec4:	69fb      	ldr	r3, [r7, #28]
 8000ec6:	089b      	lsrs	r3, r3, #2
 8000ec8:	3302      	adds	r3, #2
 8000eca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ece:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000ed0:	69fb      	ldr	r3, [r7, #28]
 8000ed2:	f003 0303 	and.w	r3, r3, #3
 8000ed6:	009b      	lsls	r3, r3, #2
 8000ed8:	220f      	movs	r2, #15
 8000eda:	fa02 f303 	lsl.w	r3, r2, r3
 8000ede:	43db      	mvns	r3, r3
 8000ee0:	69ba      	ldr	r2, [r7, #24]
 8000ee2:	4013      	ands	r3, r2
 8000ee4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	4a4e      	ldr	r2, [pc, #312]	; (8001024 <HAL_GPIO_Init+0x304>)
 8000eea:	4293      	cmp	r3, r2
 8000eec:	d025      	beq.n	8000f3a <HAL_GPIO_Init+0x21a>
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	4a4d      	ldr	r2, [pc, #308]	; (8001028 <HAL_GPIO_Init+0x308>)
 8000ef2:	4293      	cmp	r3, r2
 8000ef4:	d01f      	beq.n	8000f36 <HAL_GPIO_Init+0x216>
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	4a4c      	ldr	r2, [pc, #304]	; (800102c <HAL_GPIO_Init+0x30c>)
 8000efa:	4293      	cmp	r3, r2
 8000efc:	d019      	beq.n	8000f32 <HAL_GPIO_Init+0x212>
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	4a4b      	ldr	r2, [pc, #300]	; (8001030 <HAL_GPIO_Init+0x310>)
 8000f02:	4293      	cmp	r3, r2
 8000f04:	d013      	beq.n	8000f2e <HAL_GPIO_Init+0x20e>
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	4a4a      	ldr	r2, [pc, #296]	; (8001034 <HAL_GPIO_Init+0x314>)
 8000f0a:	4293      	cmp	r3, r2
 8000f0c:	d00d      	beq.n	8000f2a <HAL_GPIO_Init+0x20a>
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	4a49      	ldr	r2, [pc, #292]	; (8001038 <HAL_GPIO_Init+0x318>)
 8000f12:	4293      	cmp	r3, r2
 8000f14:	d007      	beq.n	8000f26 <HAL_GPIO_Init+0x206>
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	4a48      	ldr	r2, [pc, #288]	; (800103c <HAL_GPIO_Init+0x31c>)
 8000f1a:	4293      	cmp	r3, r2
 8000f1c:	d101      	bne.n	8000f22 <HAL_GPIO_Init+0x202>
 8000f1e:	2306      	movs	r3, #6
 8000f20:	e00c      	b.n	8000f3c <HAL_GPIO_Init+0x21c>
 8000f22:	2307      	movs	r3, #7
 8000f24:	e00a      	b.n	8000f3c <HAL_GPIO_Init+0x21c>
 8000f26:	2305      	movs	r3, #5
 8000f28:	e008      	b.n	8000f3c <HAL_GPIO_Init+0x21c>
 8000f2a:	2304      	movs	r3, #4
 8000f2c:	e006      	b.n	8000f3c <HAL_GPIO_Init+0x21c>
 8000f2e:	2303      	movs	r3, #3
 8000f30:	e004      	b.n	8000f3c <HAL_GPIO_Init+0x21c>
 8000f32:	2302      	movs	r3, #2
 8000f34:	e002      	b.n	8000f3c <HAL_GPIO_Init+0x21c>
 8000f36:	2301      	movs	r3, #1
 8000f38:	e000      	b.n	8000f3c <HAL_GPIO_Init+0x21c>
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	69fa      	ldr	r2, [r7, #28]
 8000f3e:	f002 0203 	and.w	r2, r2, #3
 8000f42:	0092      	lsls	r2, r2, #2
 8000f44:	4093      	lsls	r3, r2
 8000f46:	69ba      	ldr	r2, [r7, #24]
 8000f48:	4313      	orrs	r3, r2
 8000f4a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000f4c:	4934      	ldr	r1, [pc, #208]	; (8001020 <HAL_GPIO_Init+0x300>)
 8000f4e:	69fb      	ldr	r3, [r7, #28]
 8000f50:	089b      	lsrs	r3, r3, #2
 8000f52:	3302      	adds	r3, #2
 8000f54:	69ba      	ldr	r2, [r7, #24]
 8000f56:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000f5a:	4b39      	ldr	r3, [pc, #228]	; (8001040 <HAL_GPIO_Init+0x320>)
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000f60:	693b      	ldr	r3, [r7, #16]
 8000f62:	43db      	mvns	r3, r3
 8000f64:	69ba      	ldr	r2, [r7, #24]
 8000f66:	4013      	ands	r3, r2
 8000f68:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000f6a:	683b      	ldr	r3, [r7, #0]
 8000f6c:	685b      	ldr	r3, [r3, #4]
 8000f6e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d003      	beq.n	8000f7e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8000f76:	69ba      	ldr	r2, [r7, #24]
 8000f78:	693b      	ldr	r3, [r7, #16]
 8000f7a:	4313      	orrs	r3, r2
 8000f7c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000f7e:	4a30      	ldr	r2, [pc, #192]	; (8001040 <HAL_GPIO_Init+0x320>)
 8000f80:	69bb      	ldr	r3, [r7, #24]
 8000f82:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000f84:	4b2e      	ldr	r3, [pc, #184]	; (8001040 <HAL_GPIO_Init+0x320>)
 8000f86:	685b      	ldr	r3, [r3, #4]
 8000f88:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000f8a:	693b      	ldr	r3, [r7, #16]
 8000f8c:	43db      	mvns	r3, r3
 8000f8e:	69ba      	ldr	r2, [r7, #24]
 8000f90:	4013      	ands	r3, r2
 8000f92:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000f94:	683b      	ldr	r3, [r7, #0]
 8000f96:	685b      	ldr	r3, [r3, #4]
 8000f98:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d003      	beq.n	8000fa8 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8000fa0:	69ba      	ldr	r2, [r7, #24]
 8000fa2:	693b      	ldr	r3, [r7, #16]
 8000fa4:	4313      	orrs	r3, r2
 8000fa6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000fa8:	4a25      	ldr	r2, [pc, #148]	; (8001040 <HAL_GPIO_Init+0x320>)
 8000faa:	69bb      	ldr	r3, [r7, #24]
 8000fac:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000fae:	4b24      	ldr	r3, [pc, #144]	; (8001040 <HAL_GPIO_Init+0x320>)
 8000fb0:	689b      	ldr	r3, [r3, #8]
 8000fb2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000fb4:	693b      	ldr	r3, [r7, #16]
 8000fb6:	43db      	mvns	r3, r3
 8000fb8:	69ba      	ldr	r2, [r7, #24]
 8000fba:	4013      	ands	r3, r2
 8000fbc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000fbe:	683b      	ldr	r3, [r7, #0]
 8000fc0:	685b      	ldr	r3, [r3, #4]
 8000fc2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d003      	beq.n	8000fd2 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8000fca:	69ba      	ldr	r2, [r7, #24]
 8000fcc:	693b      	ldr	r3, [r7, #16]
 8000fce:	4313      	orrs	r3, r2
 8000fd0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000fd2:	4a1b      	ldr	r2, [pc, #108]	; (8001040 <HAL_GPIO_Init+0x320>)
 8000fd4:	69bb      	ldr	r3, [r7, #24]
 8000fd6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000fd8:	4b19      	ldr	r3, [pc, #100]	; (8001040 <HAL_GPIO_Init+0x320>)
 8000fda:	68db      	ldr	r3, [r3, #12]
 8000fdc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000fde:	693b      	ldr	r3, [r7, #16]
 8000fe0:	43db      	mvns	r3, r3
 8000fe2:	69ba      	ldr	r2, [r7, #24]
 8000fe4:	4013      	ands	r3, r2
 8000fe6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000fe8:	683b      	ldr	r3, [r7, #0]
 8000fea:	685b      	ldr	r3, [r3, #4]
 8000fec:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d003      	beq.n	8000ffc <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8000ff4:	69ba      	ldr	r2, [r7, #24]
 8000ff6:	693b      	ldr	r3, [r7, #16]
 8000ff8:	4313      	orrs	r3, r2
 8000ffa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000ffc:	4a10      	ldr	r2, [pc, #64]	; (8001040 <HAL_GPIO_Init+0x320>)
 8000ffe:	69bb      	ldr	r3, [r7, #24]
 8001000:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001002:	69fb      	ldr	r3, [r7, #28]
 8001004:	3301      	adds	r3, #1
 8001006:	61fb      	str	r3, [r7, #28]
 8001008:	69fb      	ldr	r3, [r7, #28]
 800100a:	2b0f      	cmp	r3, #15
 800100c:	f67f ae96 	bls.w	8000d3c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001010:	bf00      	nop
 8001012:	3724      	adds	r7, #36	; 0x24
 8001014:	46bd      	mov	sp, r7
 8001016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101a:	4770      	bx	lr
 800101c:	40023800 	.word	0x40023800
 8001020:	40013800 	.word	0x40013800
 8001024:	40020000 	.word	0x40020000
 8001028:	40020400 	.word	0x40020400
 800102c:	40020800 	.word	0x40020800
 8001030:	40020c00 	.word	0x40020c00
 8001034:	40021000 	.word	0x40021000
 8001038:	40021400 	.word	0x40021400
 800103c:	40021800 	.word	0x40021800
 8001040:	40013c00 	.word	0x40013c00

08001044 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	b084      	sub	sp, #16
 8001048:	af00      	add	r7, sp, #0
 800104a:	6078      	str	r0, [r7, #4]
 800104c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	2b00      	cmp	r3, #0
 8001052:	d101      	bne.n	8001058 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001054:	2301      	movs	r3, #1
 8001056:	e0cc      	b.n	80011f2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001058:	4b68      	ldr	r3, [pc, #416]	; (80011fc <HAL_RCC_ClockConfig+0x1b8>)
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	f003 030f 	and.w	r3, r3, #15
 8001060:	683a      	ldr	r2, [r7, #0]
 8001062:	429a      	cmp	r2, r3
 8001064:	d90c      	bls.n	8001080 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001066:	4b65      	ldr	r3, [pc, #404]	; (80011fc <HAL_RCC_ClockConfig+0x1b8>)
 8001068:	683a      	ldr	r2, [r7, #0]
 800106a:	b2d2      	uxtb	r2, r2
 800106c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800106e:	4b63      	ldr	r3, [pc, #396]	; (80011fc <HAL_RCC_ClockConfig+0x1b8>)
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	f003 030f 	and.w	r3, r3, #15
 8001076:	683a      	ldr	r2, [r7, #0]
 8001078:	429a      	cmp	r2, r3
 800107a:	d001      	beq.n	8001080 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800107c:	2301      	movs	r3, #1
 800107e:	e0b8      	b.n	80011f2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	f003 0302 	and.w	r3, r3, #2
 8001088:	2b00      	cmp	r3, #0
 800108a:	d020      	beq.n	80010ce <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	f003 0304 	and.w	r3, r3, #4
 8001094:	2b00      	cmp	r3, #0
 8001096:	d005      	beq.n	80010a4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001098:	4b59      	ldr	r3, [pc, #356]	; (8001200 <HAL_RCC_ClockConfig+0x1bc>)
 800109a:	689b      	ldr	r3, [r3, #8]
 800109c:	4a58      	ldr	r2, [pc, #352]	; (8001200 <HAL_RCC_ClockConfig+0x1bc>)
 800109e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80010a2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	f003 0308 	and.w	r3, r3, #8
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d005      	beq.n	80010bc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80010b0:	4b53      	ldr	r3, [pc, #332]	; (8001200 <HAL_RCC_ClockConfig+0x1bc>)
 80010b2:	689b      	ldr	r3, [r3, #8]
 80010b4:	4a52      	ldr	r2, [pc, #328]	; (8001200 <HAL_RCC_ClockConfig+0x1bc>)
 80010b6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80010ba:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80010bc:	4b50      	ldr	r3, [pc, #320]	; (8001200 <HAL_RCC_ClockConfig+0x1bc>)
 80010be:	689b      	ldr	r3, [r3, #8]
 80010c0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	689b      	ldr	r3, [r3, #8]
 80010c8:	494d      	ldr	r1, [pc, #308]	; (8001200 <HAL_RCC_ClockConfig+0x1bc>)
 80010ca:	4313      	orrs	r3, r2
 80010cc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	f003 0301 	and.w	r3, r3, #1
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d044      	beq.n	8001164 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	685b      	ldr	r3, [r3, #4]
 80010de:	2b01      	cmp	r3, #1
 80010e0:	d107      	bne.n	80010f2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80010e2:	4b47      	ldr	r3, [pc, #284]	; (8001200 <HAL_RCC_ClockConfig+0x1bc>)
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d119      	bne.n	8001122 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80010ee:	2301      	movs	r3, #1
 80010f0:	e07f      	b.n	80011f2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	685b      	ldr	r3, [r3, #4]
 80010f6:	2b02      	cmp	r3, #2
 80010f8:	d003      	beq.n	8001102 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80010fe:	2b03      	cmp	r3, #3
 8001100:	d107      	bne.n	8001112 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001102:	4b3f      	ldr	r3, [pc, #252]	; (8001200 <HAL_RCC_ClockConfig+0x1bc>)
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800110a:	2b00      	cmp	r3, #0
 800110c:	d109      	bne.n	8001122 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800110e:	2301      	movs	r3, #1
 8001110:	e06f      	b.n	80011f2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001112:	4b3b      	ldr	r3, [pc, #236]	; (8001200 <HAL_RCC_ClockConfig+0x1bc>)
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	f003 0302 	and.w	r3, r3, #2
 800111a:	2b00      	cmp	r3, #0
 800111c:	d101      	bne.n	8001122 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800111e:	2301      	movs	r3, #1
 8001120:	e067      	b.n	80011f2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001122:	4b37      	ldr	r3, [pc, #220]	; (8001200 <HAL_RCC_ClockConfig+0x1bc>)
 8001124:	689b      	ldr	r3, [r3, #8]
 8001126:	f023 0203 	bic.w	r2, r3, #3
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	685b      	ldr	r3, [r3, #4]
 800112e:	4934      	ldr	r1, [pc, #208]	; (8001200 <HAL_RCC_ClockConfig+0x1bc>)
 8001130:	4313      	orrs	r3, r2
 8001132:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001134:	f7ff fcb4 	bl	8000aa0 <HAL_GetTick>
 8001138:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800113a:	e00a      	b.n	8001152 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800113c:	f7ff fcb0 	bl	8000aa0 <HAL_GetTick>
 8001140:	4602      	mov	r2, r0
 8001142:	68fb      	ldr	r3, [r7, #12]
 8001144:	1ad3      	subs	r3, r2, r3
 8001146:	f241 3288 	movw	r2, #5000	; 0x1388
 800114a:	4293      	cmp	r3, r2
 800114c:	d901      	bls.n	8001152 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800114e:	2303      	movs	r3, #3
 8001150:	e04f      	b.n	80011f2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001152:	4b2b      	ldr	r3, [pc, #172]	; (8001200 <HAL_RCC_ClockConfig+0x1bc>)
 8001154:	689b      	ldr	r3, [r3, #8]
 8001156:	f003 020c 	and.w	r2, r3, #12
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	685b      	ldr	r3, [r3, #4]
 800115e:	009b      	lsls	r3, r3, #2
 8001160:	429a      	cmp	r2, r3
 8001162:	d1eb      	bne.n	800113c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001164:	4b25      	ldr	r3, [pc, #148]	; (80011fc <HAL_RCC_ClockConfig+0x1b8>)
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	f003 030f 	and.w	r3, r3, #15
 800116c:	683a      	ldr	r2, [r7, #0]
 800116e:	429a      	cmp	r2, r3
 8001170:	d20c      	bcs.n	800118c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001172:	4b22      	ldr	r3, [pc, #136]	; (80011fc <HAL_RCC_ClockConfig+0x1b8>)
 8001174:	683a      	ldr	r2, [r7, #0]
 8001176:	b2d2      	uxtb	r2, r2
 8001178:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800117a:	4b20      	ldr	r3, [pc, #128]	; (80011fc <HAL_RCC_ClockConfig+0x1b8>)
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	f003 030f 	and.w	r3, r3, #15
 8001182:	683a      	ldr	r2, [r7, #0]
 8001184:	429a      	cmp	r2, r3
 8001186:	d001      	beq.n	800118c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001188:	2301      	movs	r3, #1
 800118a:	e032      	b.n	80011f2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	f003 0304 	and.w	r3, r3, #4
 8001194:	2b00      	cmp	r3, #0
 8001196:	d008      	beq.n	80011aa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001198:	4b19      	ldr	r3, [pc, #100]	; (8001200 <HAL_RCC_ClockConfig+0x1bc>)
 800119a:	689b      	ldr	r3, [r3, #8]
 800119c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	68db      	ldr	r3, [r3, #12]
 80011a4:	4916      	ldr	r1, [pc, #88]	; (8001200 <HAL_RCC_ClockConfig+0x1bc>)
 80011a6:	4313      	orrs	r3, r2
 80011a8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	f003 0308 	and.w	r3, r3, #8
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d009      	beq.n	80011ca <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80011b6:	4b12      	ldr	r3, [pc, #72]	; (8001200 <HAL_RCC_ClockConfig+0x1bc>)
 80011b8:	689b      	ldr	r3, [r3, #8]
 80011ba:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	691b      	ldr	r3, [r3, #16]
 80011c2:	00db      	lsls	r3, r3, #3
 80011c4:	490e      	ldr	r1, [pc, #56]	; (8001200 <HAL_RCC_ClockConfig+0x1bc>)
 80011c6:	4313      	orrs	r3, r2
 80011c8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80011ca:	f000 f855 	bl	8001278 <HAL_RCC_GetSysClockFreq>
 80011ce:	4601      	mov	r1, r0
 80011d0:	4b0b      	ldr	r3, [pc, #44]	; (8001200 <HAL_RCC_ClockConfig+0x1bc>)
 80011d2:	689b      	ldr	r3, [r3, #8]
 80011d4:	091b      	lsrs	r3, r3, #4
 80011d6:	f003 030f 	and.w	r3, r3, #15
 80011da:	4a0a      	ldr	r2, [pc, #40]	; (8001204 <HAL_RCC_ClockConfig+0x1c0>)
 80011dc:	5cd3      	ldrb	r3, [r2, r3]
 80011de:	fa21 f303 	lsr.w	r3, r1, r3
 80011e2:	4a09      	ldr	r2, [pc, #36]	; (8001208 <HAL_RCC_ClockConfig+0x1c4>)
 80011e4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80011e6:	4b09      	ldr	r3, [pc, #36]	; (800120c <HAL_RCC_ClockConfig+0x1c8>)
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	4618      	mov	r0, r3
 80011ec:	f7ff fc14 	bl	8000a18 <HAL_InitTick>

  return HAL_OK;
 80011f0:	2300      	movs	r3, #0
}
 80011f2:	4618      	mov	r0, r3
 80011f4:	3710      	adds	r7, #16
 80011f6:	46bd      	mov	sp, r7
 80011f8:	bd80      	pop	{r7, pc}
 80011fa:	bf00      	nop
 80011fc:	40023c00 	.word	0x40023c00
 8001200:	40023800 	.word	0x40023800
 8001204:	080031a4 	.word	0x080031a4
 8001208:	20000000 	.word	0x20000000
 800120c:	20000004 	.word	0x20000004

08001210 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001210:	b480      	push	{r7}
 8001212:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001214:	4b03      	ldr	r3, [pc, #12]	; (8001224 <HAL_RCC_GetHCLKFreq+0x14>)
 8001216:	681b      	ldr	r3, [r3, #0]
}
 8001218:	4618      	mov	r0, r3
 800121a:	46bd      	mov	sp, r7
 800121c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001220:	4770      	bx	lr
 8001222:	bf00      	nop
 8001224:	20000000 	.word	0x20000000

08001228 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800122c:	f7ff fff0 	bl	8001210 <HAL_RCC_GetHCLKFreq>
 8001230:	4601      	mov	r1, r0
 8001232:	4b05      	ldr	r3, [pc, #20]	; (8001248 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001234:	689b      	ldr	r3, [r3, #8]
 8001236:	0a9b      	lsrs	r3, r3, #10
 8001238:	f003 0307 	and.w	r3, r3, #7
 800123c:	4a03      	ldr	r2, [pc, #12]	; (800124c <HAL_RCC_GetPCLK1Freq+0x24>)
 800123e:	5cd3      	ldrb	r3, [r2, r3]
 8001240:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001244:	4618      	mov	r0, r3
 8001246:	bd80      	pop	{r7, pc}
 8001248:	40023800 	.word	0x40023800
 800124c:	080031b4 	.word	0x080031b4

08001250 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001254:	f7ff ffdc 	bl	8001210 <HAL_RCC_GetHCLKFreq>
 8001258:	4601      	mov	r1, r0
 800125a:	4b05      	ldr	r3, [pc, #20]	; (8001270 <HAL_RCC_GetPCLK2Freq+0x20>)
 800125c:	689b      	ldr	r3, [r3, #8]
 800125e:	0b5b      	lsrs	r3, r3, #13
 8001260:	f003 0307 	and.w	r3, r3, #7
 8001264:	4a03      	ldr	r2, [pc, #12]	; (8001274 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001266:	5cd3      	ldrb	r3, [r2, r3]
 8001268:	fa21 f303 	lsr.w	r3, r1, r3
}
 800126c:	4618      	mov	r0, r3
 800126e:	bd80      	pop	{r7, pc}
 8001270:	40023800 	.word	0x40023800
 8001274:	080031b4 	.word	0x080031b4

08001278 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001278:	b5f0      	push	{r4, r5, r6, r7, lr}
 800127a:	b087      	sub	sp, #28
 800127c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800127e:	2300      	movs	r3, #0
 8001280:	60fb      	str	r3, [r7, #12]
  uint32_t pllvco = 0U;
 8001282:	2300      	movs	r3, #0
 8001284:	617b      	str	r3, [r7, #20]
  uint32_t pllp = 0U;
 8001286:	2300      	movs	r3, #0
 8001288:	60bb      	str	r3, [r7, #8]
  uint32_t pllr = 0U;
 800128a:	2300      	movs	r3, #0
 800128c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800128e:	2300      	movs	r3, #0
 8001290:	613b      	str	r3, [r7, #16]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001292:	4bc6      	ldr	r3, [pc, #792]	; (80015ac <HAL_RCC_GetSysClockFreq+0x334>)
 8001294:	689b      	ldr	r3, [r3, #8]
 8001296:	f003 030c 	and.w	r3, r3, #12
 800129a:	2b0c      	cmp	r3, #12
 800129c:	f200 817e 	bhi.w	800159c <HAL_RCC_GetSysClockFreq+0x324>
 80012a0:	a201      	add	r2, pc, #4	; (adr r2, 80012a8 <HAL_RCC_GetSysClockFreq+0x30>)
 80012a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012a6:	bf00      	nop
 80012a8:	080012dd 	.word	0x080012dd
 80012ac:	0800159d 	.word	0x0800159d
 80012b0:	0800159d 	.word	0x0800159d
 80012b4:	0800159d 	.word	0x0800159d
 80012b8:	080012e3 	.word	0x080012e3
 80012bc:	0800159d 	.word	0x0800159d
 80012c0:	0800159d 	.word	0x0800159d
 80012c4:	0800159d 	.word	0x0800159d
 80012c8:	080012e9 	.word	0x080012e9
 80012cc:	0800159d 	.word	0x0800159d
 80012d0:	0800159d 	.word	0x0800159d
 80012d4:	0800159d 	.word	0x0800159d
 80012d8:	08001445 	.word	0x08001445
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80012dc:	4bb4      	ldr	r3, [pc, #720]	; (80015b0 <HAL_RCC_GetSysClockFreq+0x338>)
 80012de:	613b      	str	r3, [r7, #16]
       break;
 80012e0:	e15f      	b.n	80015a2 <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80012e2:	4bb4      	ldr	r3, [pc, #720]	; (80015b4 <HAL_RCC_GetSysClockFreq+0x33c>)
 80012e4:	613b      	str	r3, [r7, #16]
      break;
 80012e6:	e15c      	b.n	80015a2 <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80012e8:	4bb0      	ldr	r3, [pc, #704]	; (80015ac <HAL_RCC_GetSysClockFreq+0x334>)
 80012ea:	685b      	ldr	r3, [r3, #4]
 80012ec:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80012f0:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80012f2:	4bae      	ldr	r3, [pc, #696]	; (80015ac <HAL_RCC_GetSysClockFreq+0x334>)
 80012f4:	685b      	ldr	r3, [r3, #4]
 80012f6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d04a      	beq.n	8001394 <HAL_RCC_GetSysClockFreq+0x11c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80012fe:	4bab      	ldr	r3, [pc, #684]	; (80015ac <HAL_RCC_GetSysClockFreq+0x334>)
 8001300:	685b      	ldr	r3, [r3, #4]
 8001302:	099b      	lsrs	r3, r3, #6
 8001304:	f04f 0400 	mov.w	r4, #0
 8001308:	f240 11ff 	movw	r1, #511	; 0x1ff
 800130c:	f04f 0200 	mov.w	r2, #0
 8001310:	ea03 0501 	and.w	r5, r3, r1
 8001314:	ea04 0602 	and.w	r6, r4, r2
 8001318:	4629      	mov	r1, r5
 800131a:	4632      	mov	r2, r6
 800131c:	f04f 0300 	mov.w	r3, #0
 8001320:	f04f 0400 	mov.w	r4, #0
 8001324:	0154      	lsls	r4, r2, #5
 8001326:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800132a:	014b      	lsls	r3, r1, #5
 800132c:	4619      	mov	r1, r3
 800132e:	4622      	mov	r2, r4
 8001330:	1b49      	subs	r1, r1, r5
 8001332:	eb62 0206 	sbc.w	r2, r2, r6
 8001336:	f04f 0300 	mov.w	r3, #0
 800133a:	f04f 0400 	mov.w	r4, #0
 800133e:	0194      	lsls	r4, r2, #6
 8001340:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001344:	018b      	lsls	r3, r1, #6
 8001346:	1a5b      	subs	r3, r3, r1
 8001348:	eb64 0402 	sbc.w	r4, r4, r2
 800134c:	f04f 0100 	mov.w	r1, #0
 8001350:	f04f 0200 	mov.w	r2, #0
 8001354:	00e2      	lsls	r2, r4, #3
 8001356:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800135a:	00d9      	lsls	r1, r3, #3
 800135c:	460b      	mov	r3, r1
 800135e:	4614      	mov	r4, r2
 8001360:	195b      	adds	r3, r3, r5
 8001362:	eb44 0406 	adc.w	r4, r4, r6
 8001366:	f04f 0100 	mov.w	r1, #0
 800136a:	f04f 0200 	mov.w	r2, #0
 800136e:	0262      	lsls	r2, r4, #9
 8001370:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8001374:	0259      	lsls	r1, r3, #9
 8001376:	460b      	mov	r3, r1
 8001378:	4614      	mov	r4, r2
 800137a:	4618      	mov	r0, r3
 800137c:	4621      	mov	r1, r4
 800137e:	68fb      	ldr	r3, [r7, #12]
 8001380:	f04f 0400 	mov.w	r4, #0
 8001384:	461a      	mov	r2, r3
 8001386:	4623      	mov	r3, r4
 8001388:	f7fe ff3c 	bl	8000204 <__aeabi_uldivmod>
 800138c:	4603      	mov	r3, r0
 800138e:	460c      	mov	r4, r1
 8001390:	617b      	str	r3, [r7, #20]
 8001392:	e049      	b.n	8001428 <HAL_RCC_GetSysClockFreq+0x1b0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001394:	4b85      	ldr	r3, [pc, #532]	; (80015ac <HAL_RCC_GetSysClockFreq+0x334>)
 8001396:	685b      	ldr	r3, [r3, #4]
 8001398:	099b      	lsrs	r3, r3, #6
 800139a:	f04f 0400 	mov.w	r4, #0
 800139e:	f240 11ff 	movw	r1, #511	; 0x1ff
 80013a2:	f04f 0200 	mov.w	r2, #0
 80013a6:	ea03 0501 	and.w	r5, r3, r1
 80013aa:	ea04 0602 	and.w	r6, r4, r2
 80013ae:	4629      	mov	r1, r5
 80013b0:	4632      	mov	r2, r6
 80013b2:	f04f 0300 	mov.w	r3, #0
 80013b6:	f04f 0400 	mov.w	r4, #0
 80013ba:	0154      	lsls	r4, r2, #5
 80013bc:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80013c0:	014b      	lsls	r3, r1, #5
 80013c2:	4619      	mov	r1, r3
 80013c4:	4622      	mov	r2, r4
 80013c6:	1b49      	subs	r1, r1, r5
 80013c8:	eb62 0206 	sbc.w	r2, r2, r6
 80013cc:	f04f 0300 	mov.w	r3, #0
 80013d0:	f04f 0400 	mov.w	r4, #0
 80013d4:	0194      	lsls	r4, r2, #6
 80013d6:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80013da:	018b      	lsls	r3, r1, #6
 80013dc:	1a5b      	subs	r3, r3, r1
 80013de:	eb64 0402 	sbc.w	r4, r4, r2
 80013e2:	f04f 0100 	mov.w	r1, #0
 80013e6:	f04f 0200 	mov.w	r2, #0
 80013ea:	00e2      	lsls	r2, r4, #3
 80013ec:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80013f0:	00d9      	lsls	r1, r3, #3
 80013f2:	460b      	mov	r3, r1
 80013f4:	4614      	mov	r4, r2
 80013f6:	195b      	adds	r3, r3, r5
 80013f8:	eb44 0406 	adc.w	r4, r4, r6
 80013fc:	f04f 0100 	mov.w	r1, #0
 8001400:	f04f 0200 	mov.w	r2, #0
 8001404:	02a2      	lsls	r2, r4, #10
 8001406:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800140a:	0299      	lsls	r1, r3, #10
 800140c:	460b      	mov	r3, r1
 800140e:	4614      	mov	r4, r2
 8001410:	4618      	mov	r0, r3
 8001412:	4621      	mov	r1, r4
 8001414:	68fb      	ldr	r3, [r7, #12]
 8001416:	f04f 0400 	mov.w	r4, #0
 800141a:	461a      	mov	r2, r3
 800141c:	4623      	mov	r3, r4
 800141e:	f7fe fef1 	bl	8000204 <__aeabi_uldivmod>
 8001422:	4603      	mov	r3, r0
 8001424:	460c      	mov	r4, r1
 8001426:	617b      	str	r3, [r7, #20]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001428:	4b60      	ldr	r3, [pc, #384]	; (80015ac <HAL_RCC_GetSysClockFreq+0x334>)
 800142a:	685b      	ldr	r3, [r3, #4]
 800142c:	0c1b      	lsrs	r3, r3, #16
 800142e:	f003 0303 	and.w	r3, r3, #3
 8001432:	3301      	adds	r3, #1
 8001434:	005b      	lsls	r3, r3, #1
 8001436:	60bb      	str	r3, [r7, #8]

      sysclockfreq = pllvco/pllp;
 8001438:	697a      	ldr	r2, [r7, #20]
 800143a:	68bb      	ldr	r3, [r7, #8]
 800143c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001440:	613b      	str	r3, [r7, #16]
      break;
 8001442:	e0ae      	b.n	80015a2 <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001444:	4b59      	ldr	r3, [pc, #356]	; (80015ac <HAL_RCC_GetSysClockFreq+0x334>)
 8001446:	685b      	ldr	r3, [r3, #4]
 8001448:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800144c:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800144e:	4b57      	ldr	r3, [pc, #348]	; (80015ac <HAL_RCC_GetSysClockFreq+0x334>)
 8001450:	685b      	ldr	r3, [r3, #4]
 8001452:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001456:	2b00      	cmp	r3, #0
 8001458:	d04a      	beq.n	80014f0 <HAL_RCC_GetSysClockFreq+0x278>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800145a:	4b54      	ldr	r3, [pc, #336]	; (80015ac <HAL_RCC_GetSysClockFreq+0x334>)
 800145c:	685b      	ldr	r3, [r3, #4]
 800145e:	099b      	lsrs	r3, r3, #6
 8001460:	f04f 0400 	mov.w	r4, #0
 8001464:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001468:	f04f 0200 	mov.w	r2, #0
 800146c:	ea03 0501 	and.w	r5, r3, r1
 8001470:	ea04 0602 	and.w	r6, r4, r2
 8001474:	4629      	mov	r1, r5
 8001476:	4632      	mov	r2, r6
 8001478:	f04f 0300 	mov.w	r3, #0
 800147c:	f04f 0400 	mov.w	r4, #0
 8001480:	0154      	lsls	r4, r2, #5
 8001482:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001486:	014b      	lsls	r3, r1, #5
 8001488:	4619      	mov	r1, r3
 800148a:	4622      	mov	r2, r4
 800148c:	1b49      	subs	r1, r1, r5
 800148e:	eb62 0206 	sbc.w	r2, r2, r6
 8001492:	f04f 0300 	mov.w	r3, #0
 8001496:	f04f 0400 	mov.w	r4, #0
 800149a:	0194      	lsls	r4, r2, #6
 800149c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80014a0:	018b      	lsls	r3, r1, #6
 80014a2:	1a5b      	subs	r3, r3, r1
 80014a4:	eb64 0402 	sbc.w	r4, r4, r2
 80014a8:	f04f 0100 	mov.w	r1, #0
 80014ac:	f04f 0200 	mov.w	r2, #0
 80014b0:	00e2      	lsls	r2, r4, #3
 80014b2:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80014b6:	00d9      	lsls	r1, r3, #3
 80014b8:	460b      	mov	r3, r1
 80014ba:	4614      	mov	r4, r2
 80014bc:	195b      	adds	r3, r3, r5
 80014be:	eb44 0406 	adc.w	r4, r4, r6
 80014c2:	f04f 0100 	mov.w	r1, #0
 80014c6:	f04f 0200 	mov.w	r2, #0
 80014ca:	0262      	lsls	r2, r4, #9
 80014cc:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 80014d0:	0259      	lsls	r1, r3, #9
 80014d2:	460b      	mov	r3, r1
 80014d4:	4614      	mov	r4, r2
 80014d6:	4618      	mov	r0, r3
 80014d8:	4621      	mov	r1, r4
 80014da:	68fb      	ldr	r3, [r7, #12]
 80014dc:	f04f 0400 	mov.w	r4, #0
 80014e0:	461a      	mov	r2, r3
 80014e2:	4623      	mov	r3, r4
 80014e4:	f7fe fe8e 	bl	8000204 <__aeabi_uldivmod>
 80014e8:	4603      	mov	r3, r0
 80014ea:	460c      	mov	r4, r1
 80014ec:	617b      	str	r3, [r7, #20]
 80014ee:	e049      	b.n	8001584 <HAL_RCC_GetSysClockFreq+0x30c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80014f0:	4b2e      	ldr	r3, [pc, #184]	; (80015ac <HAL_RCC_GetSysClockFreq+0x334>)
 80014f2:	685b      	ldr	r3, [r3, #4]
 80014f4:	099b      	lsrs	r3, r3, #6
 80014f6:	f04f 0400 	mov.w	r4, #0
 80014fa:	f240 11ff 	movw	r1, #511	; 0x1ff
 80014fe:	f04f 0200 	mov.w	r2, #0
 8001502:	ea03 0501 	and.w	r5, r3, r1
 8001506:	ea04 0602 	and.w	r6, r4, r2
 800150a:	4629      	mov	r1, r5
 800150c:	4632      	mov	r2, r6
 800150e:	f04f 0300 	mov.w	r3, #0
 8001512:	f04f 0400 	mov.w	r4, #0
 8001516:	0154      	lsls	r4, r2, #5
 8001518:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800151c:	014b      	lsls	r3, r1, #5
 800151e:	4619      	mov	r1, r3
 8001520:	4622      	mov	r2, r4
 8001522:	1b49      	subs	r1, r1, r5
 8001524:	eb62 0206 	sbc.w	r2, r2, r6
 8001528:	f04f 0300 	mov.w	r3, #0
 800152c:	f04f 0400 	mov.w	r4, #0
 8001530:	0194      	lsls	r4, r2, #6
 8001532:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001536:	018b      	lsls	r3, r1, #6
 8001538:	1a5b      	subs	r3, r3, r1
 800153a:	eb64 0402 	sbc.w	r4, r4, r2
 800153e:	f04f 0100 	mov.w	r1, #0
 8001542:	f04f 0200 	mov.w	r2, #0
 8001546:	00e2      	lsls	r2, r4, #3
 8001548:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800154c:	00d9      	lsls	r1, r3, #3
 800154e:	460b      	mov	r3, r1
 8001550:	4614      	mov	r4, r2
 8001552:	195b      	adds	r3, r3, r5
 8001554:	eb44 0406 	adc.w	r4, r4, r6
 8001558:	f04f 0100 	mov.w	r1, #0
 800155c:	f04f 0200 	mov.w	r2, #0
 8001560:	02a2      	lsls	r2, r4, #10
 8001562:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8001566:	0299      	lsls	r1, r3, #10
 8001568:	460b      	mov	r3, r1
 800156a:	4614      	mov	r4, r2
 800156c:	4618      	mov	r0, r3
 800156e:	4621      	mov	r1, r4
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	f04f 0400 	mov.w	r4, #0
 8001576:	461a      	mov	r2, r3
 8001578:	4623      	mov	r3, r4
 800157a:	f7fe fe43 	bl	8000204 <__aeabi_uldivmod>
 800157e:	4603      	mov	r3, r0
 8001580:	460c      	mov	r4, r1
 8001582:	617b      	str	r3, [r7, #20]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8001584:	4b09      	ldr	r3, [pc, #36]	; (80015ac <HAL_RCC_GetSysClockFreq+0x334>)
 8001586:	685b      	ldr	r3, [r3, #4]
 8001588:	0f1b      	lsrs	r3, r3, #28
 800158a:	f003 0307 	and.w	r3, r3, #7
 800158e:	607b      	str	r3, [r7, #4]

      sysclockfreq = pllvco/pllr;
 8001590:	697a      	ldr	r2, [r7, #20]
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	fbb2 f3f3 	udiv	r3, r2, r3
 8001598:	613b      	str	r3, [r7, #16]
      break;
 800159a:	e002      	b.n	80015a2 <HAL_RCC_GetSysClockFreq+0x32a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800159c:	4b04      	ldr	r3, [pc, #16]	; (80015b0 <HAL_RCC_GetSysClockFreq+0x338>)
 800159e:	613b      	str	r3, [r7, #16]
      break;
 80015a0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80015a2:	693b      	ldr	r3, [r7, #16]
}
 80015a4:	4618      	mov	r0, r3
 80015a6:	371c      	adds	r7, #28
 80015a8:	46bd      	mov	sp, r7
 80015aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80015ac:	40023800 	.word	0x40023800
 80015b0:	00f42400 	.word	0x00f42400
 80015b4:	007a1200 	.word	0x007a1200

080015b8 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b086      	sub	sp, #24
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80015c0:	2300      	movs	r3, #0
 80015c2:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	f003 0301 	and.w	r3, r3, #1
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	f000 8083 	beq.w	80016d8 <HAL_RCC_OscConfig+0x120>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80015d2:	4b95      	ldr	r3, [pc, #596]	; (8001828 <HAL_RCC_OscConfig+0x270>)
 80015d4:	689b      	ldr	r3, [r3, #8]
 80015d6:	f003 030c 	and.w	r3, r3, #12
 80015da:	2b04      	cmp	r3, #4
 80015dc:	d019      	beq.n	8001612 <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80015de:	4b92      	ldr	r3, [pc, #584]	; (8001828 <HAL_RCC_OscConfig+0x270>)
 80015e0:	689b      	ldr	r3, [r3, #8]
 80015e2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80015e6:	2b08      	cmp	r3, #8
 80015e8:	d106      	bne.n	80015f8 <HAL_RCC_OscConfig+0x40>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80015ea:	4b8f      	ldr	r3, [pc, #572]	; (8001828 <HAL_RCC_OscConfig+0x270>)
 80015ec:	685b      	ldr	r3, [r3, #4]
 80015ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80015f2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80015f6:	d00c      	beq.n	8001612 <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80015f8:	4b8b      	ldr	r3, [pc, #556]	; (8001828 <HAL_RCC_OscConfig+0x270>)
 80015fa:	689b      	ldr	r3, [r3, #8]
 80015fc:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001600:	2b0c      	cmp	r3, #12
 8001602:	d112      	bne.n	800162a <HAL_RCC_OscConfig+0x72>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001604:	4b88      	ldr	r3, [pc, #544]	; (8001828 <HAL_RCC_OscConfig+0x270>)
 8001606:	685b      	ldr	r3, [r3, #4]
 8001608:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800160c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001610:	d10b      	bne.n	800162a <HAL_RCC_OscConfig+0x72>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001612:	4b85      	ldr	r3, [pc, #532]	; (8001828 <HAL_RCC_OscConfig+0x270>)
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800161a:	2b00      	cmp	r3, #0
 800161c:	d05b      	beq.n	80016d6 <HAL_RCC_OscConfig+0x11e>
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	685b      	ldr	r3, [r3, #4]
 8001622:	2b00      	cmp	r3, #0
 8001624:	d157      	bne.n	80016d6 <HAL_RCC_OscConfig+0x11e>
      {
        return HAL_ERROR;
 8001626:	2301      	movs	r3, #1
 8001628:	e216      	b.n	8001a58 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	685b      	ldr	r3, [r3, #4]
 800162e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001632:	d106      	bne.n	8001642 <HAL_RCC_OscConfig+0x8a>
 8001634:	4b7c      	ldr	r3, [pc, #496]	; (8001828 <HAL_RCC_OscConfig+0x270>)
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	4a7b      	ldr	r2, [pc, #492]	; (8001828 <HAL_RCC_OscConfig+0x270>)
 800163a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800163e:	6013      	str	r3, [r2, #0]
 8001640:	e01d      	b.n	800167e <HAL_RCC_OscConfig+0xc6>
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	685b      	ldr	r3, [r3, #4]
 8001646:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800164a:	d10c      	bne.n	8001666 <HAL_RCC_OscConfig+0xae>
 800164c:	4b76      	ldr	r3, [pc, #472]	; (8001828 <HAL_RCC_OscConfig+0x270>)
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	4a75      	ldr	r2, [pc, #468]	; (8001828 <HAL_RCC_OscConfig+0x270>)
 8001652:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001656:	6013      	str	r3, [r2, #0]
 8001658:	4b73      	ldr	r3, [pc, #460]	; (8001828 <HAL_RCC_OscConfig+0x270>)
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	4a72      	ldr	r2, [pc, #456]	; (8001828 <HAL_RCC_OscConfig+0x270>)
 800165e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001662:	6013      	str	r3, [r2, #0]
 8001664:	e00b      	b.n	800167e <HAL_RCC_OscConfig+0xc6>
 8001666:	4b70      	ldr	r3, [pc, #448]	; (8001828 <HAL_RCC_OscConfig+0x270>)
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	4a6f      	ldr	r2, [pc, #444]	; (8001828 <HAL_RCC_OscConfig+0x270>)
 800166c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001670:	6013      	str	r3, [r2, #0]
 8001672:	4b6d      	ldr	r3, [pc, #436]	; (8001828 <HAL_RCC_OscConfig+0x270>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	4a6c      	ldr	r2, [pc, #432]	; (8001828 <HAL_RCC_OscConfig+0x270>)
 8001678:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800167c:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	685b      	ldr	r3, [r3, #4]
 8001682:	2b00      	cmp	r3, #0
 8001684:	d013      	beq.n	80016ae <HAL_RCC_OscConfig+0xf6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001686:	f7ff fa0b 	bl	8000aa0 <HAL_GetTick>
 800168a:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800168c:	e008      	b.n	80016a0 <HAL_RCC_OscConfig+0xe8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800168e:	f7ff fa07 	bl	8000aa0 <HAL_GetTick>
 8001692:	4602      	mov	r2, r0
 8001694:	693b      	ldr	r3, [r7, #16]
 8001696:	1ad3      	subs	r3, r2, r3
 8001698:	2b64      	cmp	r3, #100	; 0x64
 800169a:	d901      	bls.n	80016a0 <HAL_RCC_OscConfig+0xe8>
          {
            return HAL_TIMEOUT;
 800169c:	2303      	movs	r3, #3
 800169e:	e1db      	b.n	8001a58 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016a0:	4b61      	ldr	r3, [pc, #388]	; (8001828 <HAL_RCC_OscConfig+0x270>)
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d0f0      	beq.n	800168e <HAL_RCC_OscConfig+0xd6>
 80016ac:	e014      	b.n	80016d8 <HAL_RCC_OscConfig+0x120>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016ae:	f7ff f9f7 	bl	8000aa0 <HAL_GetTick>
 80016b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80016b4:	e008      	b.n	80016c8 <HAL_RCC_OscConfig+0x110>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80016b6:	f7ff f9f3 	bl	8000aa0 <HAL_GetTick>
 80016ba:	4602      	mov	r2, r0
 80016bc:	693b      	ldr	r3, [r7, #16]
 80016be:	1ad3      	subs	r3, r2, r3
 80016c0:	2b64      	cmp	r3, #100	; 0x64
 80016c2:	d901      	bls.n	80016c8 <HAL_RCC_OscConfig+0x110>
          {
            return HAL_TIMEOUT;
 80016c4:	2303      	movs	r3, #3
 80016c6:	e1c7      	b.n	8001a58 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80016c8:	4b57      	ldr	r3, [pc, #348]	; (8001828 <HAL_RCC_OscConfig+0x270>)
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d1f0      	bne.n	80016b6 <HAL_RCC_OscConfig+0xfe>
 80016d4:	e000      	b.n	80016d8 <HAL_RCC_OscConfig+0x120>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80016d6:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	f003 0302 	and.w	r3, r3, #2
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d06f      	beq.n	80017c4 <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80016e4:	4b50      	ldr	r3, [pc, #320]	; (8001828 <HAL_RCC_OscConfig+0x270>)
 80016e6:	689b      	ldr	r3, [r3, #8]
 80016e8:	f003 030c 	and.w	r3, r3, #12
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d017      	beq.n	8001720 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80016f0:	4b4d      	ldr	r3, [pc, #308]	; (8001828 <HAL_RCC_OscConfig+0x270>)
 80016f2:	689b      	ldr	r3, [r3, #8]
 80016f4:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80016f8:	2b08      	cmp	r3, #8
 80016fa:	d105      	bne.n	8001708 <HAL_RCC_OscConfig+0x150>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80016fc:	4b4a      	ldr	r3, [pc, #296]	; (8001828 <HAL_RCC_OscConfig+0x270>)
 80016fe:	685b      	ldr	r3, [r3, #4]
 8001700:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001704:	2b00      	cmp	r3, #0
 8001706:	d00b      	beq.n	8001720 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001708:	4b47      	ldr	r3, [pc, #284]	; (8001828 <HAL_RCC_OscConfig+0x270>)
 800170a:	689b      	ldr	r3, [r3, #8]
 800170c:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001710:	2b0c      	cmp	r3, #12
 8001712:	d11c      	bne.n	800174e <HAL_RCC_OscConfig+0x196>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001714:	4b44      	ldr	r3, [pc, #272]	; (8001828 <HAL_RCC_OscConfig+0x270>)
 8001716:	685b      	ldr	r3, [r3, #4]
 8001718:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800171c:	2b00      	cmp	r3, #0
 800171e:	d116      	bne.n	800174e <HAL_RCC_OscConfig+0x196>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001720:	4b41      	ldr	r3, [pc, #260]	; (8001828 <HAL_RCC_OscConfig+0x270>)
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	f003 0302 	and.w	r3, r3, #2
 8001728:	2b00      	cmp	r3, #0
 800172a:	d005      	beq.n	8001738 <HAL_RCC_OscConfig+0x180>
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	68db      	ldr	r3, [r3, #12]
 8001730:	2b01      	cmp	r3, #1
 8001732:	d001      	beq.n	8001738 <HAL_RCC_OscConfig+0x180>
      {
        return HAL_ERROR;
 8001734:	2301      	movs	r3, #1
 8001736:	e18f      	b.n	8001a58 <HAL_RCC_OscConfig+0x4a0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001738:	4b3b      	ldr	r3, [pc, #236]	; (8001828 <HAL_RCC_OscConfig+0x270>)
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	691b      	ldr	r3, [r3, #16]
 8001744:	00db      	lsls	r3, r3, #3
 8001746:	4938      	ldr	r1, [pc, #224]	; (8001828 <HAL_RCC_OscConfig+0x270>)
 8001748:	4313      	orrs	r3, r2
 800174a:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800174c:	e03a      	b.n	80017c4 <HAL_RCC_OscConfig+0x20c>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	68db      	ldr	r3, [r3, #12]
 8001752:	2b00      	cmp	r3, #0
 8001754:	d020      	beq.n	8001798 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001756:	4b35      	ldr	r3, [pc, #212]	; (800182c <HAL_RCC_OscConfig+0x274>)
 8001758:	2201      	movs	r2, #1
 800175a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800175c:	f7ff f9a0 	bl	8000aa0 <HAL_GetTick>
 8001760:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001762:	e008      	b.n	8001776 <HAL_RCC_OscConfig+0x1be>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001764:	f7ff f99c 	bl	8000aa0 <HAL_GetTick>
 8001768:	4602      	mov	r2, r0
 800176a:	693b      	ldr	r3, [r7, #16]
 800176c:	1ad3      	subs	r3, r2, r3
 800176e:	2b02      	cmp	r3, #2
 8001770:	d901      	bls.n	8001776 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8001772:	2303      	movs	r3, #3
 8001774:	e170      	b.n	8001a58 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001776:	4b2c      	ldr	r3, [pc, #176]	; (8001828 <HAL_RCC_OscConfig+0x270>)
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	f003 0302 	and.w	r3, r3, #2
 800177e:	2b00      	cmp	r3, #0
 8001780:	d0f0      	beq.n	8001764 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001782:	4b29      	ldr	r3, [pc, #164]	; (8001828 <HAL_RCC_OscConfig+0x270>)
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	691b      	ldr	r3, [r3, #16]
 800178e:	00db      	lsls	r3, r3, #3
 8001790:	4925      	ldr	r1, [pc, #148]	; (8001828 <HAL_RCC_OscConfig+0x270>)
 8001792:	4313      	orrs	r3, r2
 8001794:	600b      	str	r3, [r1, #0]
 8001796:	e015      	b.n	80017c4 <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001798:	4b24      	ldr	r3, [pc, #144]	; (800182c <HAL_RCC_OscConfig+0x274>)
 800179a:	2200      	movs	r2, #0
 800179c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800179e:	f7ff f97f 	bl	8000aa0 <HAL_GetTick>
 80017a2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80017a4:	e008      	b.n	80017b8 <HAL_RCC_OscConfig+0x200>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80017a6:	f7ff f97b 	bl	8000aa0 <HAL_GetTick>
 80017aa:	4602      	mov	r2, r0
 80017ac:	693b      	ldr	r3, [r7, #16]
 80017ae:	1ad3      	subs	r3, r2, r3
 80017b0:	2b02      	cmp	r3, #2
 80017b2:	d901      	bls.n	80017b8 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 80017b4:	2303      	movs	r3, #3
 80017b6:	e14f      	b.n	8001a58 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80017b8:	4b1b      	ldr	r3, [pc, #108]	; (8001828 <HAL_RCC_OscConfig+0x270>)
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	f003 0302 	and.w	r3, r3, #2
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d1f0      	bne.n	80017a6 <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	f003 0308 	and.w	r3, r3, #8
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d037      	beq.n	8001840 <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	695b      	ldr	r3, [r3, #20]
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d016      	beq.n	8001806 <HAL_RCC_OscConfig+0x24e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80017d8:	4b15      	ldr	r3, [pc, #84]	; (8001830 <HAL_RCC_OscConfig+0x278>)
 80017da:	2201      	movs	r2, #1
 80017dc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80017de:	f7ff f95f 	bl	8000aa0 <HAL_GetTick>
 80017e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80017e4:	e008      	b.n	80017f8 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80017e6:	f7ff f95b 	bl	8000aa0 <HAL_GetTick>
 80017ea:	4602      	mov	r2, r0
 80017ec:	693b      	ldr	r3, [r7, #16]
 80017ee:	1ad3      	subs	r3, r2, r3
 80017f0:	2b02      	cmp	r3, #2
 80017f2:	d901      	bls.n	80017f8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80017f4:	2303      	movs	r3, #3
 80017f6:	e12f      	b.n	8001a58 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80017f8:	4b0b      	ldr	r3, [pc, #44]	; (8001828 <HAL_RCC_OscConfig+0x270>)
 80017fa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80017fc:	f003 0302 	and.w	r3, r3, #2
 8001800:	2b00      	cmp	r3, #0
 8001802:	d0f0      	beq.n	80017e6 <HAL_RCC_OscConfig+0x22e>
 8001804:	e01c      	b.n	8001840 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001806:	4b0a      	ldr	r3, [pc, #40]	; (8001830 <HAL_RCC_OscConfig+0x278>)
 8001808:	2200      	movs	r2, #0
 800180a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800180c:	f7ff f948 	bl	8000aa0 <HAL_GetTick>
 8001810:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001812:	e00f      	b.n	8001834 <HAL_RCC_OscConfig+0x27c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001814:	f7ff f944 	bl	8000aa0 <HAL_GetTick>
 8001818:	4602      	mov	r2, r0
 800181a:	693b      	ldr	r3, [r7, #16]
 800181c:	1ad3      	subs	r3, r2, r3
 800181e:	2b02      	cmp	r3, #2
 8001820:	d908      	bls.n	8001834 <HAL_RCC_OscConfig+0x27c>
        {
          return HAL_TIMEOUT;
 8001822:	2303      	movs	r3, #3
 8001824:	e118      	b.n	8001a58 <HAL_RCC_OscConfig+0x4a0>
 8001826:	bf00      	nop
 8001828:	40023800 	.word	0x40023800
 800182c:	42470000 	.word	0x42470000
 8001830:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001834:	4b8a      	ldr	r3, [pc, #552]	; (8001a60 <HAL_RCC_OscConfig+0x4a8>)
 8001836:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001838:	f003 0302 	and.w	r3, r3, #2
 800183c:	2b00      	cmp	r3, #0
 800183e:	d1e9      	bne.n	8001814 <HAL_RCC_OscConfig+0x25c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	f003 0304 	and.w	r3, r3, #4
 8001848:	2b00      	cmp	r3, #0
 800184a:	f000 8097 	beq.w	800197c <HAL_RCC_OscConfig+0x3c4>
  {
    FlagStatus       pwrclkchanged = RESET;
 800184e:	2300      	movs	r3, #0
 8001850:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001852:	4b83      	ldr	r3, [pc, #524]	; (8001a60 <HAL_RCC_OscConfig+0x4a8>)
 8001854:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001856:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800185a:	2b00      	cmp	r3, #0
 800185c:	d10f      	bne.n	800187e <HAL_RCC_OscConfig+0x2c6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800185e:	2300      	movs	r3, #0
 8001860:	60fb      	str	r3, [r7, #12]
 8001862:	4b7f      	ldr	r3, [pc, #508]	; (8001a60 <HAL_RCC_OscConfig+0x4a8>)
 8001864:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001866:	4a7e      	ldr	r2, [pc, #504]	; (8001a60 <HAL_RCC_OscConfig+0x4a8>)
 8001868:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800186c:	6413      	str	r3, [r2, #64]	; 0x40
 800186e:	4b7c      	ldr	r3, [pc, #496]	; (8001a60 <HAL_RCC_OscConfig+0x4a8>)
 8001870:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001872:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001876:	60fb      	str	r3, [r7, #12]
 8001878:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800187a:	2301      	movs	r3, #1
 800187c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800187e:	4b79      	ldr	r3, [pc, #484]	; (8001a64 <HAL_RCC_OscConfig+0x4ac>)
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001886:	2b00      	cmp	r3, #0
 8001888:	d118      	bne.n	80018bc <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800188a:	4b76      	ldr	r3, [pc, #472]	; (8001a64 <HAL_RCC_OscConfig+0x4ac>)
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	4a75      	ldr	r2, [pc, #468]	; (8001a64 <HAL_RCC_OscConfig+0x4ac>)
 8001890:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001894:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001896:	f7ff f903 	bl	8000aa0 <HAL_GetTick>
 800189a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800189c:	e008      	b.n	80018b0 <HAL_RCC_OscConfig+0x2f8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800189e:	f7ff f8ff 	bl	8000aa0 <HAL_GetTick>
 80018a2:	4602      	mov	r2, r0
 80018a4:	693b      	ldr	r3, [r7, #16]
 80018a6:	1ad3      	subs	r3, r2, r3
 80018a8:	2b02      	cmp	r3, #2
 80018aa:	d901      	bls.n	80018b0 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80018ac:	2303      	movs	r3, #3
 80018ae:	e0d3      	b.n	8001a58 <HAL_RCC_OscConfig+0x4a0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018b0:	4b6c      	ldr	r3, [pc, #432]	; (8001a64 <HAL_RCC_OscConfig+0x4ac>)
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d0f0      	beq.n	800189e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	689b      	ldr	r3, [r3, #8]
 80018c0:	2b01      	cmp	r3, #1
 80018c2:	d106      	bne.n	80018d2 <HAL_RCC_OscConfig+0x31a>
 80018c4:	4b66      	ldr	r3, [pc, #408]	; (8001a60 <HAL_RCC_OscConfig+0x4a8>)
 80018c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80018c8:	4a65      	ldr	r2, [pc, #404]	; (8001a60 <HAL_RCC_OscConfig+0x4a8>)
 80018ca:	f043 0301 	orr.w	r3, r3, #1
 80018ce:	6713      	str	r3, [r2, #112]	; 0x70
 80018d0:	e01c      	b.n	800190c <HAL_RCC_OscConfig+0x354>
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	689b      	ldr	r3, [r3, #8]
 80018d6:	2b05      	cmp	r3, #5
 80018d8:	d10c      	bne.n	80018f4 <HAL_RCC_OscConfig+0x33c>
 80018da:	4b61      	ldr	r3, [pc, #388]	; (8001a60 <HAL_RCC_OscConfig+0x4a8>)
 80018dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80018de:	4a60      	ldr	r2, [pc, #384]	; (8001a60 <HAL_RCC_OscConfig+0x4a8>)
 80018e0:	f043 0304 	orr.w	r3, r3, #4
 80018e4:	6713      	str	r3, [r2, #112]	; 0x70
 80018e6:	4b5e      	ldr	r3, [pc, #376]	; (8001a60 <HAL_RCC_OscConfig+0x4a8>)
 80018e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80018ea:	4a5d      	ldr	r2, [pc, #372]	; (8001a60 <HAL_RCC_OscConfig+0x4a8>)
 80018ec:	f043 0301 	orr.w	r3, r3, #1
 80018f0:	6713      	str	r3, [r2, #112]	; 0x70
 80018f2:	e00b      	b.n	800190c <HAL_RCC_OscConfig+0x354>
 80018f4:	4b5a      	ldr	r3, [pc, #360]	; (8001a60 <HAL_RCC_OscConfig+0x4a8>)
 80018f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80018f8:	4a59      	ldr	r2, [pc, #356]	; (8001a60 <HAL_RCC_OscConfig+0x4a8>)
 80018fa:	f023 0301 	bic.w	r3, r3, #1
 80018fe:	6713      	str	r3, [r2, #112]	; 0x70
 8001900:	4b57      	ldr	r3, [pc, #348]	; (8001a60 <HAL_RCC_OscConfig+0x4a8>)
 8001902:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001904:	4a56      	ldr	r2, [pc, #344]	; (8001a60 <HAL_RCC_OscConfig+0x4a8>)
 8001906:	f023 0304 	bic.w	r3, r3, #4
 800190a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	689b      	ldr	r3, [r3, #8]
 8001910:	2b00      	cmp	r3, #0
 8001912:	d015      	beq.n	8001940 <HAL_RCC_OscConfig+0x388>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001914:	f7ff f8c4 	bl	8000aa0 <HAL_GetTick>
 8001918:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800191a:	e00a      	b.n	8001932 <HAL_RCC_OscConfig+0x37a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800191c:	f7ff f8c0 	bl	8000aa0 <HAL_GetTick>
 8001920:	4602      	mov	r2, r0
 8001922:	693b      	ldr	r3, [r7, #16]
 8001924:	1ad3      	subs	r3, r2, r3
 8001926:	f241 3288 	movw	r2, #5000	; 0x1388
 800192a:	4293      	cmp	r3, r2
 800192c:	d901      	bls.n	8001932 <HAL_RCC_OscConfig+0x37a>
        {
          return HAL_TIMEOUT;
 800192e:	2303      	movs	r3, #3
 8001930:	e092      	b.n	8001a58 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001932:	4b4b      	ldr	r3, [pc, #300]	; (8001a60 <HAL_RCC_OscConfig+0x4a8>)
 8001934:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001936:	f003 0302 	and.w	r3, r3, #2
 800193a:	2b00      	cmp	r3, #0
 800193c:	d0ee      	beq.n	800191c <HAL_RCC_OscConfig+0x364>
 800193e:	e014      	b.n	800196a <HAL_RCC_OscConfig+0x3b2>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001940:	f7ff f8ae 	bl	8000aa0 <HAL_GetTick>
 8001944:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001946:	e00a      	b.n	800195e <HAL_RCC_OscConfig+0x3a6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001948:	f7ff f8aa 	bl	8000aa0 <HAL_GetTick>
 800194c:	4602      	mov	r2, r0
 800194e:	693b      	ldr	r3, [r7, #16]
 8001950:	1ad3      	subs	r3, r2, r3
 8001952:	f241 3288 	movw	r2, #5000	; 0x1388
 8001956:	4293      	cmp	r3, r2
 8001958:	d901      	bls.n	800195e <HAL_RCC_OscConfig+0x3a6>
        {
          return HAL_TIMEOUT;
 800195a:	2303      	movs	r3, #3
 800195c:	e07c      	b.n	8001a58 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800195e:	4b40      	ldr	r3, [pc, #256]	; (8001a60 <HAL_RCC_OscConfig+0x4a8>)
 8001960:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001962:	f003 0302 	and.w	r3, r3, #2
 8001966:	2b00      	cmp	r3, #0
 8001968:	d1ee      	bne.n	8001948 <HAL_RCC_OscConfig+0x390>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800196a:	7dfb      	ldrb	r3, [r7, #23]
 800196c:	2b01      	cmp	r3, #1
 800196e:	d105      	bne.n	800197c <HAL_RCC_OscConfig+0x3c4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001970:	4b3b      	ldr	r3, [pc, #236]	; (8001a60 <HAL_RCC_OscConfig+0x4a8>)
 8001972:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001974:	4a3a      	ldr	r2, [pc, #232]	; (8001a60 <HAL_RCC_OscConfig+0x4a8>)
 8001976:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800197a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	699b      	ldr	r3, [r3, #24]
 8001980:	2b00      	cmp	r3, #0
 8001982:	d068      	beq.n	8001a56 <HAL_RCC_OscConfig+0x49e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001984:	4b36      	ldr	r3, [pc, #216]	; (8001a60 <HAL_RCC_OscConfig+0x4a8>)
 8001986:	689b      	ldr	r3, [r3, #8]
 8001988:	f003 030c 	and.w	r3, r3, #12
 800198c:	2b08      	cmp	r3, #8
 800198e:	d060      	beq.n	8001a52 <HAL_RCC_OscConfig+0x49a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	699b      	ldr	r3, [r3, #24]
 8001994:	2b02      	cmp	r3, #2
 8001996:	d145      	bne.n	8001a24 <HAL_RCC_OscConfig+0x46c>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001998:	4b33      	ldr	r3, [pc, #204]	; (8001a68 <HAL_RCC_OscConfig+0x4b0>)
 800199a:	2200      	movs	r2, #0
 800199c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800199e:	f7ff f87f 	bl	8000aa0 <HAL_GetTick>
 80019a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80019a4:	e008      	b.n	80019b8 <HAL_RCC_OscConfig+0x400>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80019a6:	f7ff f87b 	bl	8000aa0 <HAL_GetTick>
 80019aa:	4602      	mov	r2, r0
 80019ac:	693b      	ldr	r3, [r7, #16]
 80019ae:	1ad3      	subs	r3, r2, r3
 80019b0:	2b02      	cmp	r3, #2
 80019b2:	d901      	bls.n	80019b8 <HAL_RCC_OscConfig+0x400>
          {
            return HAL_TIMEOUT;
 80019b4:	2303      	movs	r3, #3
 80019b6:	e04f      	b.n	8001a58 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80019b8:	4b29      	ldr	r3, [pc, #164]	; (8001a60 <HAL_RCC_OscConfig+0x4a8>)
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d1f0      	bne.n	80019a6 <HAL_RCC_OscConfig+0x3ee>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	69da      	ldr	r2, [r3, #28]
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	6a1b      	ldr	r3, [r3, #32]
 80019cc:	431a      	orrs	r2, r3
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019d2:	019b      	lsls	r3, r3, #6
 80019d4:	431a      	orrs	r2, r3
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019da:	085b      	lsrs	r3, r3, #1
 80019dc:	3b01      	subs	r3, #1
 80019de:	041b      	lsls	r3, r3, #16
 80019e0:	431a      	orrs	r2, r3
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019e6:	061b      	lsls	r3, r3, #24
 80019e8:	431a      	orrs	r2, r3
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ee:	071b      	lsls	r3, r3, #28
 80019f0:	491b      	ldr	r1, [pc, #108]	; (8001a60 <HAL_RCC_OscConfig+0x4a8>)
 80019f2:	4313      	orrs	r3, r2
 80019f4:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80019f6:	4b1c      	ldr	r3, [pc, #112]	; (8001a68 <HAL_RCC_OscConfig+0x4b0>)
 80019f8:	2201      	movs	r2, #1
 80019fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019fc:	f7ff f850 	bl	8000aa0 <HAL_GetTick>
 8001a00:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a02:	e008      	b.n	8001a16 <HAL_RCC_OscConfig+0x45e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a04:	f7ff f84c 	bl	8000aa0 <HAL_GetTick>
 8001a08:	4602      	mov	r2, r0
 8001a0a:	693b      	ldr	r3, [r7, #16]
 8001a0c:	1ad3      	subs	r3, r2, r3
 8001a0e:	2b02      	cmp	r3, #2
 8001a10:	d901      	bls.n	8001a16 <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 8001a12:	2303      	movs	r3, #3
 8001a14:	e020      	b.n	8001a58 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a16:	4b12      	ldr	r3, [pc, #72]	; (8001a60 <HAL_RCC_OscConfig+0x4a8>)
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d0f0      	beq.n	8001a04 <HAL_RCC_OscConfig+0x44c>
 8001a22:	e018      	b.n	8001a56 <HAL_RCC_OscConfig+0x49e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a24:	4b10      	ldr	r3, [pc, #64]	; (8001a68 <HAL_RCC_OscConfig+0x4b0>)
 8001a26:	2200      	movs	r2, #0
 8001a28:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a2a:	f7ff f839 	bl	8000aa0 <HAL_GetTick>
 8001a2e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a30:	e008      	b.n	8001a44 <HAL_RCC_OscConfig+0x48c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a32:	f7ff f835 	bl	8000aa0 <HAL_GetTick>
 8001a36:	4602      	mov	r2, r0
 8001a38:	693b      	ldr	r3, [r7, #16]
 8001a3a:	1ad3      	subs	r3, r2, r3
 8001a3c:	2b02      	cmp	r3, #2
 8001a3e:	d901      	bls.n	8001a44 <HAL_RCC_OscConfig+0x48c>
          {
            return HAL_TIMEOUT;
 8001a40:	2303      	movs	r3, #3
 8001a42:	e009      	b.n	8001a58 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a44:	4b06      	ldr	r3, [pc, #24]	; (8001a60 <HAL_RCC_OscConfig+0x4a8>)
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d1f0      	bne.n	8001a32 <HAL_RCC_OscConfig+0x47a>
 8001a50:	e001      	b.n	8001a56 <HAL_RCC_OscConfig+0x49e>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8001a52:	2301      	movs	r3, #1
 8001a54:	e000      	b.n	8001a58 <HAL_RCC_OscConfig+0x4a0>
    }
  }
  return HAL_OK;
 8001a56:	2300      	movs	r3, #0
}
 8001a58:	4618      	mov	r0, r3
 8001a5a:	3718      	adds	r7, #24
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	bd80      	pop	{r7, pc}
 8001a60:	40023800 	.word	0x40023800
 8001a64:	40007000 	.word	0x40007000
 8001a68:	42470060 	.word	0x42470060

08001a6c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	b082      	sub	sp, #8
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d101      	bne.n	8001a7e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001a7a:	2301      	movs	r3, #1
 8001a7c:	e03f      	b.n	8001afe <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001a84:	b2db      	uxtb	r3, r3
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d106      	bne.n	8001a98 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001a92:	6878      	ldr	r0, [r7, #4]
 8001a94:	f7fe fe36 	bl	8000704 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	2224      	movs	r2, #36	; 0x24
 8001a9c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	68da      	ldr	r2, [r3, #12]
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001aae:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001ab0:	6878      	ldr	r0, [r7, #4]
 8001ab2:	f000 fb4b 	bl	800214c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	691a      	ldr	r2, [r3, #16]
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001ac4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	695a      	ldr	r2, [r3, #20]
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001ad4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	68da      	ldr	r2, [r3, #12]
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001ae4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	2200      	movs	r2, #0
 8001aea:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	2220      	movs	r2, #32
 8001af0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	2220      	movs	r2, #32
 8001af8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8001afc:	2300      	movs	r3, #0
}
 8001afe:	4618      	mov	r0, r3
 8001b00:	3708      	adds	r7, #8
 8001b02:	46bd      	mov	sp, r7
 8001b04:	bd80      	pop	{r7, pc}

08001b06 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001b06:	b580      	push	{r7, lr}
 8001b08:	b088      	sub	sp, #32
 8001b0a:	af02      	add	r7, sp, #8
 8001b0c:	60f8      	str	r0, [r7, #12]
 8001b0e:	60b9      	str	r1, [r7, #8]
 8001b10:	603b      	str	r3, [r7, #0]
 8001b12:	4613      	mov	r3, r2
 8001b14:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8001b16:	2300      	movs	r3, #0
 8001b18:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001b20:	b2db      	uxtb	r3, r3
 8001b22:	2b20      	cmp	r3, #32
 8001b24:	f040 8083 	bne.w	8001c2e <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8001b28:	68bb      	ldr	r3, [r7, #8]
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d002      	beq.n	8001b34 <HAL_UART_Transmit+0x2e>
 8001b2e:	88fb      	ldrh	r3, [r7, #6]
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d101      	bne.n	8001b38 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8001b34:	2301      	movs	r3, #1
 8001b36:	e07b      	b.n	8001c30 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001b3e:	2b01      	cmp	r3, #1
 8001b40:	d101      	bne.n	8001b46 <HAL_UART_Transmit+0x40>
 8001b42:	2302      	movs	r3, #2
 8001b44:	e074      	b.n	8001c30 <HAL_UART_Transmit+0x12a>
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	2201      	movs	r2, #1
 8001b4a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	2200      	movs	r2, #0
 8001b52:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	2221      	movs	r2, #33	; 0x21
 8001b58:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8001b5c:	f7fe ffa0 	bl	8000aa0 <HAL_GetTick>
 8001b60:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	88fa      	ldrh	r2, [r7, #6]
 8001b66:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	88fa      	ldrh	r2, [r7, #6]
 8001b6c:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001b6e:	68fb      	ldr	r3, [r7, #12]
 8001b70:	2200      	movs	r2, #0
 8001b72:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8001b76:	e042      	b.n	8001bfe <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001b7c:	b29b      	uxth	r3, r3
 8001b7e:	3b01      	subs	r3, #1
 8001b80:	b29a      	uxth	r2, r3
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	689b      	ldr	r3, [r3, #8]
 8001b8a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001b8e:	d122      	bne.n	8001bd6 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001b90:	683b      	ldr	r3, [r7, #0]
 8001b92:	9300      	str	r3, [sp, #0]
 8001b94:	697b      	ldr	r3, [r7, #20]
 8001b96:	2200      	movs	r2, #0
 8001b98:	2180      	movs	r1, #128	; 0x80
 8001b9a:	68f8      	ldr	r0, [r7, #12]
 8001b9c:	f000 f96a 	bl	8001e74 <UART_WaitOnFlagUntilTimeout>
 8001ba0:	4603      	mov	r3, r0
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d001      	beq.n	8001baa <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8001ba6:	2303      	movs	r3, #3
 8001ba8:	e042      	b.n	8001c30 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8001baa:	68bb      	ldr	r3, [r7, #8]
 8001bac:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8001bae:	693b      	ldr	r3, [r7, #16]
 8001bb0:	881b      	ldrh	r3, [r3, #0]
 8001bb2:	461a      	mov	r2, r3
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001bbc:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	691b      	ldr	r3, [r3, #16]
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d103      	bne.n	8001bce <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 8001bc6:	68bb      	ldr	r3, [r7, #8]
 8001bc8:	3302      	adds	r3, #2
 8001bca:	60bb      	str	r3, [r7, #8]
 8001bcc:	e017      	b.n	8001bfe <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8001bce:	68bb      	ldr	r3, [r7, #8]
 8001bd0:	3301      	adds	r3, #1
 8001bd2:	60bb      	str	r3, [r7, #8]
 8001bd4:	e013      	b.n	8001bfe <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001bd6:	683b      	ldr	r3, [r7, #0]
 8001bd8:	9300      	str	r3, [sp, #0]
 8001bda:	697b      	ldr	r3, [r7, #20]
 8001bdc:	2200      	movs	r2, #0
 8001bde:	2180      	movs	r1, #128	; 0x80
 8001be0:	68f8      	ldr	r0, [r7, #12]
 8001be2:	f000 f947 	bl	8001e74 <UART_WaitOnFlagUntilTimeout>
 8001be6:	4603      	mov	r3, r0
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d001      	beq.n	8001bf0 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8001bec:	2303      	movs	r3, #3
 8001bee:	e01f      	b.n	8001c30 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8001bf0:	68bb      	ldr	r3, [r7, #8]
 8001bf2:	1c5a      	adds	r2, r3, #1
 8001bf4:	60ba      	str	r2, [r7, #8]
 8001bf6:	781a      	ldrb	r2, [r3, #0]
 8001bf8:	68fb      	ldr	r3, [r7, #12]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001c02:	b29b      	uxth	r3, r3
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d1b7      	bne.n	8001b78 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001c08:	683b      	ldr	r3, [r7, #0]
 8001c0a:	9300      	str	r3, [sp, #0]
 8001c0c:	697b      	ldr	r3, [r7, #20]
 8001c0e:	2200      	movs	r2, #0
 8001c10:	2140      	movs	r1, #64	; 0x40
 8001c12:	68f8      	ldr	r0, [r7, #12]
 8001c14:	f000 f92e 	bl	8001e74 <UART_WaitOnFlagUntilTimeout>
 8001c18:	4603      	mov	r3, r0
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d001      	beq.n	8001c22 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8001c1e:	2303      	movs	r3, #3
 8001c20:	e006      	b.n	8001c30 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	2220      	movs	r2, #32
 8001c26:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	e000      	b.n	8001c30 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8001c2e:	2302      	movs	r3, #2
  }
}
 8001c30:	4618      	mov	r0, r3
 8001c32:	3718      	adds	r7, #24
 8001c34:	46bd      	mov	sp, r7
 8001c36:	bd80      	pop	{r7, pc}

08001c38 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b088      	sub	sp, #32
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	68db      	ldr	r3, [r3, #12]
 8001c4e:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	695b      	ldr	r3, [r3, #20]
 8001c56:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8001c58:	2300      	movs	r3, #0
 8001c5a:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8001c60:	69fb      	ldr	r3, [r7, #28]
 8001c62:	f003 030f 	and.w	r3, r3, #15
 8001c66:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8001c68:	693b      	ldr	r3, [r7, #16]
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d10d      	bne.n	8001c8a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001c6e:	69fb      	ldr	r3, [r7, #28]
 8001c70:	f003 0320 	and.w	r3, r3, #32
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d008      	beq.n	8001c8a <HAL_UART_IRQHandler+0x52>
 8001c78:	69bb      	ldr	r3, [r7, #24]
 8001c7a:	f003 0320 	and.w	r3, r3, #32
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d003      	beq.n	8001c8a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8001c82:	6878      	ldr	r0, [r7, #4]
 8001c84:	f000 f9e0 	bl	8002048 <UART_Receive_IT>
      return;
 8001c88:	e0d1      	b.n	8001e2e <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8001c8a:	693b      	ldr	r3, [r7, #16]
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	f000 80b0 	beq.w	8001df2 <HAL_UART_IRQHandler+0x1ba>
 8001c92:	697b      	ldr	r3, [r7, #20]
 8001c94:	f003 0301 	and.w	r3, r3, #1
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d105      	bne.n	8001ca8 <HAL_UART_IRQHandler+0x70>
 8001c9c:	69bb      	ldr	r3, [r7, #24]
 8001c9e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	f000 80a5 	beq.w	8001df2 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8001ca8:	69fb      	ldr	r3, [r7, #28]
 8001caa:	f003 0301 	and.w	r3, r3, #1
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d00a      	beq.n	8001cc8 <HAL_UART_IRQHandler+0x90>
 8001cb2:	69bb      	ldr	r3, [r7, #24]
 8001cb4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d005      	beq.n	8001cc8 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001cc0:	f043 0201 	orr.w	r2, r3, #1
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001cc8:	69fb      	ldr	r3, [r7, #28]
 8001cca:	f003 0304 	and.w	r3, r3, #4
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d00a      	beq.n	8001ce8 <HAL_UART_IRQHandler+0xb0>
 8001cd2:	697b      	ldr	r3, [r7, #20]
 8001cd4:	f003 0301 	and.w	r3, r3, #1
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d005      	beq.n	8001ce8 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ce0:	f043 0202 	orr.w	r2, r3, #2
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001ce8:	69fb      	ldr	r3, [r7, #28]
 8001cea:	f003 0302 	and.w	r3, r3, #2
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d00a      	beq.n	8001d08 <HAL_UART_IRQHandler+0xd0>
 8001cf2:	697b      	ldr	r3, [r7, #20]
 8001cf4:	f003 0301 	and.w	r3, r3, #1
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d005      	beq.n	8001d08 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d00:	f043 0204 	orr.w	r2, r3, #4
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8001d08:	69fb      	ldr	r3, [r7, #28]
 8001d0a:	f003 0308 	and.w	r3, r3, #8
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d00f      	beq.n	8001d32 <HAL_UART_IRQHandler+0xfa>
 8001d12:	69bb      	ldr	r3, [r7, #24]
 8001d14:	f003 0320 	and.w	r3, r3, #32
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d104      	bne.n	8001d26 <HAL_UART_IRQHandler+0xee>
 8001d1c:	697b      	ldr	r3, [r7, #20]
 8001d1e:	f003 0301 	and.w	r3, r3, #1
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d005      	beq.n	8001d32 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d2a:	f043 0208 	orr.w	r2, r3, #8
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d078      	beq.n	8001e2c <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001d3a:	69fb      	ldr	r3, [r7, #28]
 8001d3c:	f003 0320 	and.w	r3, r3, #32
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d007      	beq.n	8001d54 <HAL_UART_IRQHandler+0x11c>
 8001d44:	69bb      	ldr	r3, [r7, #24]
 8001d46:	f003 0320 	and.w	r3, r3, #32
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d002      	beq.n	8001d54 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 8001d4e:	6878      	ldr	r0, [r7, #4]
 8001d50:	f000 f97a 	bl	8002048 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	695b      	ldr	r3, [r3, #20]
 8001d5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001d5e:	2b40      	cmp	r3, #64	; 0x40
 8001d60:	bf0c      	ite	eq
 8001d62:	2301      	moveq	r3, #1
 8001d64:	2300      	movne	r3, #0
 8001d66:	b2db      	uxtb	r3, r3
 8001d68:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d6e:	f003 0308 	and.w	r3, r3, #8
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d102      	bne.n	8001d7c <HAL_UART_IRQHandler+0x144>
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d031      	beq.n	8001de0 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8001d7c:	6878      	ldr	r0, [r7, #4]
 8001d7e:	f000 f8c3 	bl	8001f08 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	695b      	ldr	r3, [r3, #20]
 8001d88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001d8c:	2b40      	cmp	r3, #64	; 0x40
 8001d8e:	d123      	bne.n	8001dd8 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	695a      	ldr	r2, [r3, #20]
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001d9e:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d013      	beq.n	8001dd0 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001dac:	4a21      	ldr	r2, [pc, #132]	; (8001e34 <HAL_UART_IRQHandler+0x1fc>)
 8001dae:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001db4:	4618      	mov	r0, r3
 8001db6:	f7fe ff90 	bl	8000cda <HAL_DMA_Abort_IT>
 8001dba:	4603      	mov	r3, r0
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d016      	beq.n	8001dee <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001dc4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001dc6:	687a      	ldr	r2, [r7, #4]
 8001dc8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001dca:	4610      	mov	r0, r2
 8001dcc:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001dce:	e00e      	b.n	8001dee <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8001dd0:	6878      	ldr	r0, [r7, #4]
 8001dd2:	f000 f845 	bl	8001e60 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001dd6:	e00a      	b.n	8001dee <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8001dd8:	6878      	ldr	r0, [r7, #4]
 8001dda:	f000 f841 	bl	8001e60 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001dde:	e006      	b.n	8001dee <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8001de0:	6878      	ldr	r0, [r7, #4]
 8001de2:	f000 f83d 	bl	8001e60 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	2200      	movs	r2, #0
 8001dea:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8001dec:	e01e      	b.n	8001e2c <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001dee:	bf00      	nop
    return;
 8001df0:	e01c      	b.n	8001e2c <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8001df2:	69fb      	ldr	r3, [r7, #28]
 8001df4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d008      	beq.n	8001e0e <HAL_UART_IRQHandler+0x1d6>
 8001dfc:	69bb      	ldr	r3, [r7, #24]
 8001dfe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d003      	beq.n	8001e0e <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8001e06:	6878      	ldr	r0, [r7, #4]
 8001e08:	f000 f8b0 	bl	8001f6c <UART_Transmit_IT>
    return;
 8001e0c:	e00f      	b.n	8001e2e <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8001e0e:	69fb      	ldr	r3, [r7, #28]
 8001e10:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d00a      	beq.n	8001e2e <HAL_UART_IRQHandler+0x1f6>
 8001e18:	69bb      	ldr	r3, [r7, #24]
 8001e1a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d005      	beq.n	8001e2e <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 8001e22:	6878      	ldr	r0, [r7, #4]
 8001e24:	f000 f8f8 	bl	8002018 <UART_EndTransmit_IT>
    return;
 8001e28:	bf00      	nop
 8001e2a:	e000      	b.n	8001e2e <HAL_UART_IRQHandler+0x1f6>
    return;
 8001e2c:	bf00      	nop
  }
}
 8001e2e:	3720      	adds	r7, #32
 8001e30:	46bd      	mov	sp, r7
 8001e32:	bd80      	pop	{r7, pc}
 8001e34:	08001f45 	.word	0x08001f45

08001e38 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8001e38:	b480      	push	{r7}
 8001e3a:	b083      	sub	sp, #12
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8001e40:	bf00      	nop
 8001e42:	370c      	adds	r7, #12
 8001e44:	46bd      	mov	sp, r7
 8001e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4a:	4770      	bx	lr

08001e4c <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001e4c:	b480      	push	{r7}
 8001e4e:	b083      	sub	sp, #12
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8001e54:	bf00      	nop
 8001e56:	370c      	adds	r7, #12
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5e:	4770      	bx	lr

08001e60 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8001e60:	b480      	push	{r7}
 8001e62:	b083      	sub	sp, #12
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8001e68:	bf00      	nop
 8001e6a:	370c      	adds	r7, #12
 8001e6c:	46bd      	mov	sp, r7
 8001e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e72:	4770      	bx	lr

08001e74 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b084      	sub	sp, #16
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	60f8      	str	r0, [r7, #12]
 8001e7c:	60b9      	str	r1, [r7, #8]
 8001e7e:	603b      	str	r3, [r7, #0]
 8001e80:	4613      	mov	r3, r2
 8001e82:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001e84:	e02c      	b.n	8001ee0 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001e86:	69bb      	ldr	r3, [r7, #24]
 8001e88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e8c:	d028      	beq.n	8001ee0 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001e8e:	69bb      	ldr	r3, [r7, #24]
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d007      	beq.n	8001ea4 <UART_WaitOnFlagUntilTimeout+0x30>
 8001e94:	f7fe fe04 	bl	8000aa0 <HAL_GetTick>
 8001e98:	4602      	mov	r2, r0
 8001e9a:	683b      	ldr	r3, [r7, #0]
 8001e9c:	1ad3      	subs	r3, r2, r3
 8001e9e:	69ba      	ldr	r2, [r7, #24]
 8001ea0:	429a      	cmp	r2, r3
 8001ea2:	d21d      	bcs.n	8001ee0 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	68da      	ldr	r2, [r3, #12]
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8001eb2:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	695a      	ldr	r2, [r3, #20]
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	f022 0201 	bic.w	r2, r2, #1
 8001ec2:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	2220      	movs	r2, #32
 8001ec8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	2220      	movs	r2, #32
 8001ed0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8001edc:	2303      	movs	r3, #3
 8001ede:	e00f      	b.n	8001f00 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	681a      	ldr	r2, [r3, #0]
 8001ee6:	68bb      	ldr	r3, [r7, #8]
 8001ee8:	4013      	ands	r3, r2
 8001eea:	68ba      	ldr	r2, [r7, #8]
 8001eec:	429a      	cmp	r2, r3
 8001eee:	bf0c      	ite	eq
 8001ef0:	2301      	moveq	r3, #1
 8001ef2:	2300      	movne	r3, #0
 8001ef4:	b2db      	uxtb	r3, r3
 8001ef6:	461a      	mov	r2, r3
 8001ef8:	79fb      	ldrb	r3, [r7, #7]
 8001efa:	429a      	cmp	r2, r3
 8001efc:	d0c3      	beq.n	8001e86 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001efe:	2300      	movs	r3, #0
}
 8001f00:	4618      	mov	r0, r3
 8001f02:	3710      	adds	r7, #16
 8001f04:	46bd      	mov	sp, r7
 8001f06:	bd80      	pop	{r7, pc}

08001f08 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8001f08:	b480      	push	{r7}
 8001f0a:	b083      	sub	sp, #12
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	68da      	ldr	r2, [r3, #12]
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8001f1e:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	695a      	ldr	r2, [r3, #20]
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	f022 0201 	bic.w	r2, r2, #1
 8001f2e:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	2220      	movs	r2, #32
 8001f34:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8001f38:	bf00      	nop
 8001f3a:	370c      	adds	r7, #12
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f42:	4770      	bx	lr

08001f44 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	b084      	sub	sp, #16
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f50:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	2200      	movs	r2, #0
 8001f56:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8001f5e:	68f8      	ldr	r0, [r7, #12]
 8001f60:	f7ff ff7e 	bl	8001e60 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8001f64:	bf00      	nop
 8001f66:	3710      	adds	r7, #16
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	bd80      	pop	{r7, pc}

08001f6c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8001f6c:	b480      	push	{r7}
 8001f6e:	b085      	sub	sp, #20
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001f7a:	b2db      	uxtb	r3, r3
 8001f7c:	2b21      	cmp	r3, #33	; 0x21
 8001f7e:	d144      	bne.n	800200a <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	689b      	ldr	r3, [r3, #8]
 8001f84:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001f88:	d11a      	bne.n	8001fc0 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	6a1b      	ldr	r3, [r3, #32]
 8001f8e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	881b      	ldrh	r3, [r3, #0]
 8001f94:	461a      	mov	r2, r3
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001f9e:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	691b      	ldr	r3, [r3, #16]
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d105      	bne.n	8001fb4 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	6a1b      	ldr	r3, [r3, #32]
 8001fac:	1c9a      	adds	r2, r3, #2
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	621a      	str	r2, [r3, #32]
 8001fb2:	e00e      	b.n	8001fd2 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	6a1b      	ldr	r3, [r3, #32]
 8001fb8:	1c5a      	adds	r2, r3, #1
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	621a      	str	r2, [r3, #32]
 8001fbe:	e008      	b.n	8001fd2 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	6a1b      	ldr	r3, [r3, #32]
 8001fc4:	1c59      	adds	r1, r3, #1
 8001fc6:	687a      	ldr	r2, [r7, #4]
 8001fc8:	6211      	str	r1, [r2, #32]
 8001fca:	781a      	ldrb	r2, [r3, #0]
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001fd6:	b29b      	uxth	r3, r3
 8001fd8:	3b01      	subs	r3, #1
 8001fda:	b29b      	uxth	r3, r3
 8001fdc:	687a      	ldr	r2, [r7, #4]
 8001fde:	4619      	mov	r1, r3
 8001fe0:	84d1      	strh	r1, [r2, #38]	; 0x26
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d10f      	bne.n	8002006 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	68da      	ldr	r2, [r3, #12]
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001ff4:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	68da      	ldr	r2, [r3, #12]
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002004:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002006:	2300      	movs	r3, #0
 8002008:	e000      	b.n	800200c <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800200a:	2302      	movs	r3, #2
  }
}
 800200c:	4618      	mov	r0, r3
 800200e:	3714      	adds	r7, #20
 8002010:	46bd      	mov	sp, r7
 8002012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002016:	4770      	bx	lr

08002018 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	b082      	sub	sp, #8
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	68da      	ldr	r2, [r3, #12]
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800202e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	2220      	movs	r2, #32
 8002034:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002038:	6878      	ldr	r0, [r7, #4]
 800203a:	f7ff fefd 	bl	8001e38 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800203e:	2300      	movs	r3, #0
}
 8002040:	4618      	mov	r0, r3
 8002042:	3708      	adds	r7, #8
 8002044:	46bd      	mov	sp, r7
 8002046:	bd80      	pop	{r7, pc}

08002048 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002048:	b580      	push	{r7, lr}
 800204a:	b084      	sub	sp, #16
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8002056:	b2db      	uxtb	r3, r3
 8002058:	2b22      	cmp	r3, #34	; 0x22
 800205a:	d171      	bne.n	8002140 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	689b      	ldr	r3, [r3, #8]
 8002060:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002064:	d123      	bne.n	80020ae <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800206a:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	691b      	ldr	r3, [r3, #16]
 8002070:	2b00      	cmp	r3, #0
 8002072:	d10e      	bne.n	8002092 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	685b      	ldr	r3, [r3, #4]
 800207a:	b29b      	uxth	r3, r3
 800207c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002080:	b29a      	uxth	r2, r3
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800208a:	1c9a      	adds	r2, r3, #2
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	629a      	str	r2, [r3, #40]	; 0x28
 8002090:	e029      	b.n	80020e6 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	685b      	ldr	r3, [r3, #4]
 8002098:	b29b      	uxth	r3, r3
 800209a:	b2db      	uxtb	r3, r3
 800209c:	b29a      	uxth	r2, r3
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020a6:	1c5a      	adds	r2, r3, #1
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	629a      	str	r2, [r3, #40]	; 0x28
 80020ac:	e01b      	b.n	80020e6 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	691b      	ldr	r3, [r3, #16]
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d10a      	bne.n	80020cc <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	6858      	ldr	r0, [r3, #4]
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020c0:	1c59      	adds	r1, r3, #1
 80020c2:	687a      	ldr	r2, [r7, #4]
 80020c4:	6291      	str	r1, [r2, #40]	; 0x28
 80020c6:	b2c2      	uxtb	r2, r0
 80020c8:	701a      	strb	r2, [r3, #0]
 80020ca:	e00c      	b.n	80020e6 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	685b      	ldr	r3, [r3, #4]
 80020d2:	b2da      	uxtb	r2, r3
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020d8:	1c58      	adds	r0, r3, #1
 80020da:	6879      	ldr	r1, [r7, #4]
 80020dc:	6288      	str	r0, [r1, #40]	; 0x28
 80020de:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80020e2:	b2d2      	uxtb	r2, r2
 80020e4:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80020ea:	b29b      	uxth	r3, r3
 80020ec:	3b01      	subs	r3, #1
 80020ee:	b29b      	uxth	r3, r3
 80020f0:	687a      	ldr	r2, [r7, #4]
 80020f2:	4619      	mov	r1, r3
 80020f4:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d120      	bne.n	800213c <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	68da      	ldr	r2, [r3, #12]
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	f022 0220 	bic.w	r2, r2, #32
 8002108:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	68da      	ldr	r2, [r3, #12]
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002118:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	695a      	ldr	r2, [r3, #20]
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	f022 0201 	bic.w	r2, r2, #1
 8002128:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	2220      	movs	r2, #32
 800212e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8002132:	6878      	ldr	r0, [r7, #4]
 8002134:	f7ff fe8a 	bl	8001e4c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8002138:	2300      	movs	r3, #0
 800213a:	e002      	b.n	8002142 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 800213c:	2300      	movs	r3, #0
 800213e:	e000      	b.n	8002142 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8002140:	2302      	movs	r3, #2
  }
}
 8002142:	4618      	mov	r0, r3
 8002144:	3710      	adds	r7, #16
 8002146:	46bd      	mov	sp, r7
 8002148:	bd80      	pop	{r7, pc}
	...

0800214c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800214c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002150:	b085      	sub	sp, #20
 8002152:	af00      	add	r7, sp, #0
 8002154:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	691b      	ldr	r3, [r3, #16]
 800215c:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	68da      	ldr	r2, [r3, #12]
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	430a      	orrs	r2, r1
 800216a:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	689a      	ldr	r2, [r3, #8]
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	691b      	ldr	r3, [r3, #16]
 8002174:	431a      	orrs	r2, r3
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	695b      	ldr	r3, [r3, #20]
 800217a:	431a      	orrs	r2, r3
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	69db      	ldr	r3, [r3, #28]
 8002180:	4313      	orrs	r3, r2
 8002182:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	68db      	ldr	r3, [r3, #12]
 800218a:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800218e:	f023 030c 	bic.w	r3, r3, #12
 8002192:	687a      	ldr	r2, [r7, #4]
 8002194:	6812      	ldr	r2, [r2, #0]
 8002196:	68f9      	ldr	r1, [r7, #12]
 8002198:	430b      	orrs	r3, r1
 800219a:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	695b      	ldr	r3, [r3, #20]
 80021a2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	699a      	ldr	r2, [r3, #24]
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	430a      	orrs	r2, r1
 80021b0:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	69db      	ldr	r3, [r3, #28]
 80021b6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80021ba:	f040 818b 	bne.w	80024d4 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	4ac1      	ldr	r2, [pc, #772]	; (80024c8 <UART_SetConfig+0x37c>)
 80021c4:	4293      	cmp	r3, r2
 80021c6:	d005      	beq.n	80021d4 <UART_SetConfig+0x88>
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	4abf      	ldr	r2, [pc, #764]	; (80024cc <UART_SetConfig+0x380>)
 80021ce:	4293      	cmp	r3, r2
 80021d0:	f040 80bd 	bne.w	800234e <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80021d4:	f7ff f83c 	bl	8001250 <HAL_RCC_GetPCLK2Freq>
 80021d8:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80021da:	68bb      	ldr	r3, [r7, #8]
 80021dc:	461d      	mov	r5, r3
 80021de:	f04f 0600 	mov.w	r6, #0
 80021e2:	46a8      	mov	r8, r5
 80021e4:	46b1      	mov	r9, r6
 80021e6:	eb18 0308 	adds.w	r3, r8, r8
 80021ea:	eb49 0409 	adc.w	r4, r9, r9
 80021ee:	4698      	mov	r8, r3
 80021f0:	46a1      	mov	r9, r4
 80021f2:	eb18 0805 	adds.w	r8, r8, r5
 80021f6:	eb49 0906 	adc.w	r9, r9, r6
 80021fa:	f04f 0100 	mov.w	r1, #0
 80021fe:	f04f 0200 	mov.w	r2, #0
 8002202:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8002206:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800220a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800220e:	4688      	mov	r8, r1
 8002210:	4691      	mov	r9, r2
 8002212:	eb18 0005 	adds.w	r0, r8, r5
 8002216:	eb49 0106 	adc.w	r1, r9, r6
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	685b      	ldr	r3, [r3, #4]
 800221e:	461d      	mov	r5, r3
 8002220:	f04f 0600 	mov.w	r6, #0
 8002224:	196b      	adds	r3, r5, r5
 8002226:	eb46 0406 	adc.w	r4, r6, r6
 800222a:	461a      	mov	r2, r3
 800222c:	4623      	mov	r3, r4
 800222e:	f7fd ffe9 	bl	8000204 <__aeabi_uldivmod>
 8002232:	4603      	mov	r3, r0
 8002234:	460c      	mov	r4, r1
 8002236:	461a      	mov	r2, r3
 8002238:	4ba5      	ldr	r3, [pc, #660]	; (80024d0 <UART_SetConfig+0x384>)
 800223a:	fba3 2302 	umull	r2, r3, r3, r2
 800223e:	095b      	lsrs	r3, r3, #5
 8002240:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8002244:	68bb      	ldr	r3, [r7, #8]
 8002246:	461d      	mov	r5, r3
 8002248:	f04f 0600 	mov.w	r6, #0
 800224c:	46a9      	mov	r9, r5
 800224e:	46b2      	mov	sl, r6
 8002250:	eb19 0309 	adds.w	r3, r9, r9
 8002254:	eb4a 040a 	adc.w	r4, sl, sl
 8002258:	4699      	mov	r9, r3
 800225a:	46a2      	mov	sl, r4
 800225c:	eb19 0905 	adds.w	r9, r9, r5
 8002260:	eb4a 0a06 	adc.w	sl, sl, r6
 8002264:	f04f 0100 	mov.w	r1, #0
 8002268:	f04f 0200 	mov.w	r2, #0
 800226c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002270:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002274:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002278:	4689      	mov	r9, r1
 800227a:	4692      	mov	sl, r2
 800227c:	eb19 0005 	adds.w	r0, r9, r5
 8002280:	eb4a 0106 	adc.w	r1, sl, r6
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	685b      	ldr	r3, [r3, #4]
 8002288:	461d      	mov	r5, r3
 800228a:	f04f 0600 	mov.w	r6, #0
 800228e:	196b      	adds	r3, r5, r5
 8002290:	eb46 0406 	adc.w	r4, r6, r6
 8002294:	461a      	mov	r2, r3
 8002296:	4623      	mov	r3, r4
 8002298:	f7fd ffb4 	bl	8000204 <__aeabi_uldivmod>
 800229c:	4603      	mov	r3, r0
 800229e:	460c      	mov	r4, r1
 80022a0:	461a      	mov	r2, r3
 80022a2:	4b8b      	ldr	r3, [pc, #556]	; (80024d0 <UART_SetConfig+0x384>)
 80022a4:	fba3 1302 	umull	r1, r3, r3, r2
 80022a8:	095b      	lsrs	r3, r3, #5
 80022aa:	2164      	movs	r1, #100	; 0x64
 80022ac:	fb01 f303 	mul.w	r3, r1, r3
 80022b0:	1ad3      	subs	r3, r2, r3
 80022b2:	00db      	lsls	r3, r3, #3
 80022b4:	3332      	adds	r3, #50	; 0x32
 80022b6:	4a86      	ldr	r2, [pc, #536]	; (80024d0 <UART_SetConfig+0x384>)
 80022b8:	fba2 2303 	umull	r2, r3, r2, r3
 80022bc:	095b      	lsrs	r3, r3, #5
 80022be:	005b      	lsls	r3, r3, #1
 80022c0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80022c4:	4498      	add	r8, r3
 80022c6:	68bb      	ldr	r3, [r7, #8]
 80022c8:	461d      	mov	r5, r3
 80022ca:	f04f 0600 	mov.w	r6, #0
 80022ce:	46a9      	mov	r9, r5
 80022d0:	46b2      	mov	sl, r6
 80022d2:	eb19 0309 	adds.w	r3, r9, r9
 80022d6:	eb4a 040a 	adc.w	r4, sl, sl
 80022da:	4699      	mov	r9, r3
 80022dc:	46a2      	mov	sl, r4
 80022de:	eb19 0905 	adds.w	r9, r9, r5
 80022e2:	eb4a 0a06 	adc.w	sl, sl, r6
 80022e6:	f04f 0100 	mov.w	r1, #0
 80022ea:	f04f 0200 	mov.w	r2, #0
 80022ee:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80022f2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80022f6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80022fa:	4689      	mov	r9, r1
 80022fc:	4692      	mov	sl, r2
 80022fe:	eb19 0005 	adds.w	r0, r9, r5
 8002302:	eb4a 0106 	adc.w	r1, sl, r6
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	685b      	ldr	r3, [r3, #4]
 800230a:	461d      	mov	r5, r3
 800230c:	f04f 0600 	mov.w	r6, #0
 8002310:	196b      	adds	r3, r5, r5
 8002312:	eb46 0406 	adc.w	r4, r6, r6
 8002316:	461a      	mov	r2, r3
 8002318:	4623      	mov	r3, r4
 800231a:	f7fd ff73 	bl	8000204 <__aeabi_uldivmod>
 800231e:	4603      	mov	r3, r0
 8002320:	460c      	mov	r4, r1
 8002322:	461a      	mov	r2, r3
 8002324:	4b6a      	ldr	r3, [pc, #424]	; (80024d0 <UART_SetConfig+0x384>)
 8002326:	fba3 1302 	umull	r1, r3, r3, r2
 800232a:	095b      	lsrs	r3, r3, #5
 800232c:	2164      	movs	r1, #100	; 0x64
 800232e:	fb01 f303 	mul.w	r3, r1, r3
 8002332:	1ad3      	subs	r3, r2, r3
 8002334:	00db      	lsls	r3, r3, #3
 8002336:	3332      	adds	r3, #50	; 0x32
 8002338:	4a65      	ldr	r2, [pc, #404]	; (80024d0 <UART_SetConfig+0x384>)
 800233a:	fba2 2303 	umull	r2, r3, r2, r3
 800233e:	095b      	lsrs	r3, r3, #5
 8002340:	f003 0207 	and.w	r2, r3, #7
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	4442      	add	r2, r8
 800234a:	609a      	str	r2, [r3, #8]
 800234c:	e26f      	b.n	800282e <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800234e:	f7fe ff6b 	bl	8001228 <HAL_RCC_GetPCLK1Freq>
 8002352:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002354:	68bb      	ldr	r3, [r7, #8]
 8002356:	461d      	mov	r5, r3
 8002358:	f04f 0600 	mov.w	r6, #0
 800235c:	46a8      	mov	r8, r5
 800235e:	46b1      	mov	r9, r6
 8002360:	eb18 0308 	adds.w	r3, r8, r8
 8002364:	eb49 0409 	adc.w	r4, r9, r9
 8002368:	4698      	mov	r8, r3
 800236a:	46a1      	mov	r9, r4
 800236c:	eb18 0805 	adds.w	r8, r8, r5
 8002370:	eb49 0906 	adc.w	r9, r9, r6
 8002374:	f04f 0100 	mov.w	r1, #0
 8002378:	f04f 0200 	mov.w	r2, #0
 800237c:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8002380:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8002384:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8002388:	4688      	mov	r8, r1
 800238a:	4691      	mov	r9, r2
 800238c:	eb18 0005 	adds.w	r0, r8, r5
 8002390:	eb49 0106 	adc.w	r1, r9, r6
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	685b      	ldr	r3, [r3, #4]
 8002398:	461d      	mov	r5, r3
 800239a:	f04f 0600 	mov.w	r6, #0
 800239e:	196b      	adds	r3, r5, r5
 80023a0:	eb46 0406 	adc.w	r4, r6, r6
 80023a4:	461a      	mov	r2, r3
 80023a6:	4623      	mov	r3, r4
 80023a8:	f7fd ff2c 	bl	8000204 <__aeabi_uldivmod>
 80023ac:	4603      	mov	r3, r0
 80023ae:	460c      	mov	r4, r1
 80023b0:	461a      	mov	r2, r3
 80023b2:	4b47      	ldr	r3, [pc, #284]	; (80024d0 <UART_SetConfig+0x384>)
 80023b4:	fba3 2302 	umull	r2, r3, r3, r2
 80023b8:	095b      	lsrs	r3, r3, #5
 80023ba:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80023be:	68bb      	ldr	r3, [r7, #8]
 80023c0:	461d      	mov	r5, r3
 80023c2:	f04f 0600 	mov.w	r6, #0
 80023c6:	46a9      	mov	r9, r5
 80023c8:	46b2      	mov	sl, r6
 80023ca:	eb19 0309 	adds.w	r3, r9, r9
 80023ce:	eb4a 040a 	adc.w	r4, sl, sl
 80023d2:	4699      	mov	r9, r3
 80023d4:	46a2      	mov	sl, r4
 80023d6:	eb19 0905 	adds.w	r9, r9, r5
 80023da:	eb4a 0a06 	adc.w	sl, sl, r6
 80023de:	f04f 0100 	mov.w	r1, #0
 80023e2:	f04f 0200 	mov.w	r2, #0
 80023e6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80023ea:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80023ee:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80023f2:	4689      	mov	r9, r1
 80023f4:	4692      	mov	sl, r2
 80023f6:	eb19 0005 	adds.w	r0, r9, r5
 80023fa:	eb4a 0106 	adc.w	r1, sl, r6
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	685b      	ldr	r3, [r3, #4]
 8002402:	461d      	mov	r5, r3
 8002404:	f04f 0600 	mov.w	r6, #0
 8002408:	196b      	adds	r3, r5, r5
 800240a:	eb46 0406 	adc.w	r4, r6, r6
 800240e:	461a      	mov	r2, r3
 8002410:	4623      	mov	r3, r4
 8002412:	f7fd fef7 	bl	8000204 <__aeabi_uldivmod>
 8002416:	4603      	mov	r3, r0
 8002418:	460c      	mov	r4, r1
 800241a:	461a      	mov	r2, r3
 800241c:	4b2c      	ldr	r3, [pc, #176]	; (80024d0 <UART_SetConfig+0x384>)
 800241e:	fba3 1302 	umull	r1, r3, r3, r2
 8002422:	095b      	lsrs	r3, r3, #5
 8002424:	2164      	movs	r1, #100	; 0x64
 8002426:	fb01 f303 	mul.w	r3, r1, r3
 800242a:	1ad3      	subs	r3, r2, r3
 800242c:	00db      	lsls	r3, r3, #3
 800242e:	3332      	adds	r3, #50	; 0x32
 8002430:	4a27      	ldr	r2, [pc, #156]	; (80024d0 <UART_SetConfig+0x384>)
 8002432:	fba2 2303 	umull	r2, r3, r2, r3
 8002436:	095b      	lsrs	r3, r3, #5
 8002438:	005b      	lsls	r3, r3, #1
 800243a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800243e:	4498      	add	r8, r3
 8002440:	68bb      	ldr	r3, [r7, #8]
 8002442:	461d      	mov	r5, r3
 8002444:	f04f 0600 	mov.w	r6, #0
 8002448:	46a9      	mov	r9, r5
 800244a:	46b2      	mov	sl, r6
 800244c:	eb19 0309 	adds.w	r3, r9, r9
 8002450:	eb4a 040a 	adc.w	r4, sl, sl
 8002454:	4699      	mov	r9, r3
 8002456:	46a2      	mov	sl, r4
 8002458:	eb19 0905 	adds.w	r9, r9, r5
 800245c:	eb4a 0a06 	adc.w	sl, sl, r6
 8002460:	f04f 0100 	mov.w	r1, #0
 8002464:	f04f 0200 	mov.w	r2, #0
 8002468:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800246c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002470:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002474:	4689      	mov	r9, r1
 8002476:	4692      	mov	sl, r2
 8002478:	eb19 0005 	adds.w	r0, r9, r5
 800247c:	eb4a 0106 	adc.w	r1, sl, r6
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	685b      	ldr	r3, [r3, #4]
 8002484:	461d      	mov	r5, r3
 8002486:	f04f 0600 	mov.w	r6, #0
 800248a:	196b      	adds	r3, r5, r5
 800248c:	eb46 0406 	adc.w	r4, r6, r6
 8002490:	461a      	mov	r2, r3
 8002492:	4623      	mov	r3, r4
 8002494:	f7fd feb6 	bl	8000204 <__aeabi_uldivmod>
 8002498:	4603      	mov	r3, r0
 800249a:	460c      	mov	r4, r1
 800249c:	461a      	mov	r2, r3
 800249e:	4b0c      	ldr	r3, [pc, #48]	; (80024d0 <UART_SetConfig+0x384>)
 80024a0:	fba3 1302 	umull	r1, r3, r3, r2
 80024a4:	095b      	lsrs	r3, r3, #5
 80024a6:	2164      	movs	r1, #100	; 0x64
 80024a8:	fb01 f303 	mul.w	r3, r1, r3
 80024ac:	1ad3      	subs	r3, r2, r3
 80024ae:	00db      	lsls	r3, r3, #3
 80024b0:	3332      	adds	r3, #50	; 0x32
 80024b2:	4a07      	ldr	r2, [pc, #28]	; (80024d0 <UART_SetConfig+0x384>)
 80024b4:	fba2 2303 	umull	r2, r3, r2, r3
 80024b8:	095b      	lsrs	r3, r3, #5
 80024ba:	f003 0207 	and.w	r2, r3, #7
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	4442      	add	r2, r8
 80024c4:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 80024c6:	e1b2      	b.n	800282e <UART_SetConfig+0x6e2>
 80024c8:	40011000 	.word	0x40011000
 80024cc:	40011400 	.word	0x40011400
 80024d0:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	4ad7      	ldr	r2, [pc, #860]	; (8002838 <UART_SetConfig+0x6ec>)
 80024da:	4293      	cmp	r3, r2
 80024dc:	d005      	beq.n	80024ea <UART_SetConfig+0x39e>
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	4ad6      	ldr	r2, [pc, #856]	; (800283c <UART_SetConfig+0x6f0>)
 80024e4:	4293      	cmp	r3, r2
 80024e6:	f040 80d1 	bne.w	800268c <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 80024ea:	f7fe feb1 	bl	8001250 <HAL_RCC_GetPCLK2Freq>
 80024ee:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80024f0:	68bb      	ldr	r3, [r7, #8]
 80024f2:	469a      	mov	sl, r3
 80024f4:	f04f 0b00 	mov.w	fp, #0
 80024f8:	46d0      	mov	r8, sl
 80024fa:	46d9      	mov	r9, fp
 80024fc:	eb18 0308 	adds.w	r3, r8, r8
 8002500:	eb49 0409 	adc.w	r4, r9, r9
 8002504:	4698      	mov	r8, r3
 8002506:	46a1      	mov	r9, r4
 8002508:	eb18 080a 	adds.w	r8, r8, sl
 800250c:	eb49 090b 	adc.w	r9, r9, fp
 8002510:	f04f 0100 	mov.w	r1, #0
 8002514:	f04f 0200 	mov.w	r2, #0
 8002518:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800251c:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8002520:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8002524:	4688      	mov	r8, r1
 8002526:	4691      	mov	r9, r2
 8002528:	eb1a 0508 	adds.w	r5, sl, r8
 800252c:	eb4b 0609 	adc.w	r6, fp, r9
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	685b      	ldr	r3, [r3, #4]
 8002534:	4619      	mov	r1, r3
 8002536:	f04f 0200 	mov.w	r2, #0
 800253a:	f04f 0300 	mov.w	r3, #0
 800253e:	f04f 0400 	mov.w	r4, #0
 8002542:	0094      	lsls	r4, r2, #2
 8002544:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8002548:	008b      	lsls	r3, r1, #2
 800254a:	461a      	mov	r2, r3
 800254c:	4623      	mov	r3, r4
 800254e:	4628      	mov	r0, r5
 8002550:	4631      	mov	r1, r6
 8002552:	f7fd fe57 	bl	8000204 <__aeabi_uldivmod>
 8002556:	4603      	mov	r3, r0
 8002558:	460c      	mov	r4, r1
 800255a:	461a      	mov	r2, r3
 800255c:	4bb8      	ldr	r3, [pc, #736]	; (8002840 <UART_SetConfig+0x6f4>)
 800255e:	fba3 2302 	umull	r2, r3, r3, r2
 8002562:	095b      	lsrs	r3, r3, #5
 8002564:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8002568:	68bb      	ldr	r3, [r7, #8]
 800256a:	469b      	mov	fp, r3
 800256c:	f04f 0c00 	mov.w	ip, #0
 8002570:	46d9      	mov	r9, fp
 8002572:	46e2      	mov	sl, ip
 8002574:	eb19 0309 	adds.w	r3, r9, r9
 8002578:	eb4a 040a 	adc.w	r4, sl, sl
 800257c:	4699      	mov	r9, r3
 800257e:	46a2      	mov	sl, r4
 8002580:	eb19 090b 	adds.w	r9, r9, fp
 8002584:	eb4a 0a0c 	adc.w	sl, sl, ip
 8002588:	f04f 0100 	mov.w	r1, #0
 800258c:	f04f 0200 	mov.w	r2, #0
 8002590:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002594:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002598:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800259c:	4689      	mov	r9, r1
 800259e:	4692      	mov	sl, r2
 80025a0:	eb1b 0509 	adds.w	r5, fp, r9
 80025a4:	eb4c 060a 	adc.w	r6, ip, sl
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	685b      	ldr	r3, [r3, #4]
 80025ac:	4619      	mov	r1, r3
 80025ae:	f04f 0200 	mov.w	r2, #0
 80025b2:	f04f 0300 	mov.w	r3, #0
 80025b6:	f04f 0400 	mov.w	r4, #0
 80025ba:	0094      	lsls	r4, r2, #2
 80025bc:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80025c0:	008b      	lsls	r3, r1, #2
 80025c2:	461a      	mov	r2, r3
 80025c4:	4623      	mov	r3, r4
 80025c6:	4628      	mov	r0, r5
 80025c8:	4631      	mov	r1, r6
 80025ca:	f7fd fe1b 	bl	8000204 <__aeabi_uldivmod>
 80025ce:	4603      	mov	r3, r0
 80025d0:	460c      	mov	r4, r1
 80025d2:	461a      	mov	r2, r3
 80025d4:	4b9a      	ldr	r3, [pc, #616]	; (8002840 <UART_SetConfig+0x6f4>)
 80025d6:	fba3 1302 	umull	r1, r3, r3, r2
 80025da:	095b      	lsrs	r3, r3, #5
 80025dc:	2164      	movs	r1, #100	; 0x64
 80025de:	fb01 f303 	mul.w	r3, r1, r3
 80025e2:	1ad3      	subs	r3, r2, r3
 80025e4:	011b      	lsls	r3, r3, #4
 80025e6:	3332      	adds	r3, #50	; 0x32
 80025e8:	4a95      	ldr	r2, [pc, #596]	; (8002840 <UART_SetConfig+0x6f4>)
 80025ea:	fba2 2303 	umull	r2, r3, r2, r3
 80025ee:	095b      	lsrs	r3, r3, #5
 80025f0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80025f4:	4498      	add	r8, r3
 80025f6:	68bb      	ldr	r3, [r7, #8]
 80025f8:	469b      	mov	fp, r3
 80025fa:	f04f 0c00 	mov.w	ip, #0
 80025fe:	46d9      	mov	r9, fp
 8002600:	46e2      	mov	sl, ip
 8002602:	eb19 0309 	adds.w	r3, r9, r9
 8002606:	eb4a 040a 	adc.w	r4, sl, sl
 800260a:	4699      	mov	r9, r3
 800260c:	46a2      	mov	sl, r4
 800260e:	eb19 090b 	adds.w	r9, r9, fp
 8002612:	eb4a 0a0c 	adc.w	sl, sl, ip
 8002616:	f04f 0100 	mov.w	r1, #0
 800261a:	f04f 0200 	mov.w	r2, #0
 800261e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002622:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002626:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800262a:	4689      	mov	r9, r1
 800262c:	4692      	mov	sl, r2
 800262e:	eb1b 0509 	adds.w	r5, fp, r9
 8002632:	eb4c 060a 	adc.w	r6, ip, sl
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	685b      	ldr	r3, [r3, #4]
 800263a:	4619      	mov	r1, r3
 800263c:	f04f 0200 	mov.w	r2, #0
 8002640:	f04f 0300 	mov.w	r3, #0
 8002644:	f04f 0400 	mov.w	r4, #0
 8002648:	0094      	lsls	r4, r2, #2
 800264a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800264e:	008b      	lsls	r3, r1, #2
 8002650:	461a      	mov	r2, r3
 8002652:	4623      	mov	r3, r4
 8002654:	4628      	mov	r0, r5
 8002656:	4631      	mov	r1, r6
 8002658:	f7fd fdd4 	bl	8000204 <__aeabi_uldivmod>
 800265c:	4603      	mov	r3, r0
 800265e:	460c      	mov	r4, r1
 8002660:	461a      	mov	r2, r3
 8002662:	4b77      	ldr	r3, [pc, #476]	; (8002840 <UART_SetConfig+0x6f4>)
 8002664:	fba3 1302 	umull	r1, r3, r3, r2
 8002668:	095b      	lsrs	r3, r3, #5
 800266a:	2164      	movs	r1, #100	; 0x64
 800266c:	fb01 f303 	mul.w	r3, r1, r3
 8002670:	1ad3      	subs	r3, r2, r3
 8002672:	011b      	lsls	r3, r3, #4
 8002674:	3332      	adds	r3, #50	; 0x32
 8002676:	4a72      	ldr	r2, [pc, #456]	; (8002840 <UART_SetConfig+0x6f4>)
 8002678:	fba2 2303 	umull	r2, r3, r2, r3
 800267c:	095b      	lsrs	r3, r3, #5
 800267e:	f003 020f 	and.w	r2, r3, #15
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	4442      	add	r2, r8
 8002688:	609a      	str	r2, [r3, #8]
 800268a:	e0d0      	b.n	800282e <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 800268c:	f7fe fdcc 	bl	8001228 <HAL_RCC_GetPCLK1Freq>
 8002690:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002692:	68bb      	ldr	r3, [r7, #8]
 8002694:	469a      	mov	sl, r3
 8002696:	f04f 0b00 	mov.w	fp, #0
 800269a:	46d0      	mov	r8, sl
 800269c:	46d9      	mov	r9, fp
 800269e:	eb18 0308 	adds.w	r3, r8, r8
 80026a2:	eb49 0409 	adc.w	r4, r9, r9
 80026a6:	4698      	mov	r8, r3
 80026a8:	46a1      	mov	r9, r4
 80026aa:	eb18 080a 	adds.w	r8, r8, sl
 80026ae:	eb49 090b 	adc.w	r9, r9, fp
 80026b2:	f04f 0100 	mov.w	r1, #0
 80026b6:	f04f 0200 	mov.w	r2, #0
 80026ba:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80026be:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80026c2:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80026c6:	4688      	mov	r8, r1
 80026c8:	4691      	mov	r9, r2
 80026ca:	eb1a 0508 	adds.w	r5, sl, r8
 80026ce:	eb4b 0609 	adc.w	r6, fp, r9
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	685b      	ldr	r3, [r3, #4]
 80026d6:	4619      	mov	r1, r3
 80026d8:	f04f 0200 	mov.w	r2, #0
 80026dc:	f04f 0300 	mov.w	r3, #0
 80026e0:	f04f 0400 	mov.w	r4, #0
 80026e4:	0094      	lsls	r4, r2, #2
 80026e6:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80026ea:	008b      	lsls	r3, r1, #2
 80026ec:	461a      	mov	r2, r3
 80026ee:	4623      	mov	r3, r4
 80026f0:	4628      	mov	r0, r5
 80026f2:	4631      	mov	r1, r6
 80026f4:	f7fd fd86 	bl	8000204 <__aeabi_uldivmod>
 80026f8:	4603      	mov	r3, r0
 80026fa:	460c      	mov	r4, r1
 80026fc:	461a      	mov	r2, r3
 80026fe:	4b50      	ldr	r3, [pc, #320]	; (8002840 <UART_SetConfig+0x6f4>)
 8002700:	fba3 2302 	umull	r2, r3, r3, r2
 8002704:	095b      	lsrs	r3, r3, #5
 8002706:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800270a:	68bb      	ldr	r3, [r7, #8]
 800270c:	469b      	mov	fp, r3
 800270e:	f04f 0c00 	mov.w	ip, #0
 8002712:	46d9      	mov	r9, fp
 8002714:	46e2      	mov	sl, ip
 8002716:	eb19 0309 	adds.w	r3, r9, r9
 800271a:	eb4a 040a 	adc.w	r4, sl, sl
 800271e:	4699      	mov	r9, r3
 8002720:	46a2      	mov	sl, r4
 8002722:	eb19 090b 	adds.w	r9, r9, fp
 8002726:	eb4a 0a0c 	adc.w	sl, sl, ip
 800272a:	f04f 0100 	mov.w	r1, #0
 800272e:	f04f 0200 	mov.w	r2, #0
 8002732:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002736:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800273a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800273e:	4689      	mov	r9, r1
 8002740:	4692      	mov	sl, r2
 8002742:	eb1b 0509 	adds.w	r5, fp, r9
 8002746:	eb4c 060a 	adc.w	r6, ip, sl
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	685b      	ldr	r3, [r3, #4]
 800274e:	4619      	mov	r1, r3
 8002750:	f04f 0200 	mov.w	r2, #0
 8002754:	f04f 0300 	mov.w	r3, #0
 8002758:	f04f 0400 	mov.w	r4, #0
 800275c:	0094      	lsls	r4, r2, #2
 800275e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8002762:	008b      	lsls	r3, r1, #2
 8002764:	461a      	mov	r2, r3
 8002766:	4623      	mov	r3, r4
 8002768:	4628      	mov	r0, r5
 800276a:	4631      	mov	r1, r6
 800276c:	f7fd fd4a 	bl	8000204 <__aeabi_uldivmod>
 8002770:	4603      	mov	r3, r0
 8002772:	460c      	mov	r4, r1
 8002774:	461a      	mov	r2, r3
 8002776:	4b32      	ldr	r3, [pc, #200]	; (8002840 <UART_SetConfig+0x6f4>)
 8002778:	fba3 1302 	umull	r1, r3, r3, r2
 800277c:	095b      	lsrs	r3, r3, #5
 800277e:	2164      	movs	r1, #100	; 0x64
 8002780:	fb01 f303 	mul.w	r3, r1, r3
 8002784:	1ad3      	subs	r3, r2, r3
 8002786:	011b      	lsls	r3, r3, #4
 8002788:	3332      	adds	r3, #50	; 0x32
 800278a:	4a2d      	ldr	r2, [pc, #180]	; (8002840 <UART_SetConfig+0x6f4>)
 800278c:	fba2 2303 	umull	r2, r3, r2, r3
 8002790:	095b      	lsrs	r3, r3, #5
 8002792:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002796:	4498      	add	r8, r3
 8002798:	68bb      	ldr	r3, [r7, #8]
 800279a:	469b      	mov	fp, r3
 800279c:	f04f 0c00 	mov.w	ip, #0
 80027a0:	46d9      	mov	r9, fp
 80027a2:	46e2      	mov	sl, ip
 80027a4:	eb19 0309 	adds.w	r3, r9, r9
 80027a8:	eb4a 040a 	adc.w	r4, sl, sl
 80027ac:	4699      	mov	r9, r3
 80027ae:	46a2      	mov	sl, r4
 80027b0:	eb19 090b 	adds.w	r9, r9, fp
 80027b4:	eb4a 0a0c 	adc.w	sl, sl, ip
 80027b8:	f04f 0100 	mov.w	r1, #0
 80027bc:	f04f 0200 	mov.w	r2, #0
 80027c0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80027c4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80027c8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80027cc:	4689      	mov	r9, r1
 80027ce:	4692      	mov	sl, r2
 80027d0:	eb1b 0509 	adds.w	r5, fp, r9
 80027d4:	eb4c 060a 	adc.w	r6, ip, sl
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	685b      	ldr	r3, [r3, #4]
 80027dc:	4619      	mov	r1, r3
 80027de:	f04f 0200 	mov.w	r2, #0
 80027e2:	f04f 0300 	mov.w	r3, #0
 80027e6:	f04f 0400 	mov.w	r4, #0
 80027ea:	0094      	lsls	r4, r2, #2
 80027ec:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80027f0:	008b      	lsls	r3, r1, #2
 80027f2:	461a      	mov	r2, r3
 80027f4:	4623      	mov	r3, r4
 80027f6:	4628      	mov	r0, r5
 80027f8:	4631      	mov	r1, r6
 80027fa:	f7fd fd03 	bl	8000204 <__aeabi_uldivmod>
 80027fe:	4603      	mov	r3, r0
 8002800:	460c      	mov	r4, r1
 8002802:	461a      	mov	r2, r3
 8002804:	4b0e      	ldr	r3, [pc, #56]	; (8002840 <UART_SetConfig+0x6f4>)
 8002806:	fba3 1302 	umull	r1, r3, r3, r2
 800280a:	095b      	lsrs	r3, r3, #5
 800280c:	2164      	movs	r1, #100	; 0x64
 800280e:	fb01 f303 	mul.w	r3, r1, r3
 8002812:	1ad3      	subs	r3, r2, r3
 8002814:	011b      	lsls	r3, r3, #4
 8002816:	3332      	adds	r3, #50	; 0x32
 8002818:	4a09      	ldr	r2, [pc, #36]	; (8002840 <UART_SetConfig+0x6f4>)
 800281a:	fba2 2303 	umull	r2, r3, r2, r3
 800281e:	095b      	lsrs	r3, r3, #5
 8002820:	f003 020f 	and.w	r2, r3, #15
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	4442      	add	r2, r8
 800282a:	609a      	str	r2, [r3, #8]
}
 800282c:	e7ff      	b.n	800282e <UART_SetConfig+0x6e2>
 800282e:	bf00      	nop
 8002830:	3714      	adds	r7, #20
 8002832:	46bd      	mov	sp, r7
 8002834:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002838:	40011000 	.word	0x40011000
 800283c:	40011400 	.word	0x40011400
 8002840:	51eb851f 	.word	0x51eb851f

08002844 <__errno>:
 8002844:	4b01      	ldr	r3, [pc, #4]	; (800284c <__errno+0x8>)
 8002846:	6818      	ldr	r0, [r3, #0]
 8002848:	4770      	bx	lr
 800284a:	bf00      	nop
 800284c:	2000000c 	.word	0x2000000c

08002850 <__libc_init_array>:
 8002850:	b570      	push	{r4, r5, r6, lr}
 8002852:	4e0d      	ldr	r6, [pc, #52]	; (8002888 <__libc_init_array+0x38>)
 8002854:	4c0d      	ldr	r4, [pc, #52]	; (800288c <__libc_init_array+0x3c>)
 8002856:	1ba4      	subs	r4, r4, r6
 8002858:	10a4      	asrs	r4, r4, #2
 800285a:	2500      	movs	r5, #0
 800285c:	42a5      	cmp	r5, r4
 800285e:	d109      	bne.n	8002874 <__libc_init_array+0x24>
 8002860:	4e0b      	ldr	r6, [pc, #44]	; (8002890 <__libc_init_array+0x40>)
 8002862:	4c0c      	ldr	r4, [pc, #48]	; (8002894 <__libc_init_array+0x44>)
 8002864:	f000 fc88 	bl	8003178 <_init>
 8002868:	1ba4      	subs	r4, r4, r6
 800286a:	10a4      	asrs	r4, r4, #2
 800286c:	2500      	movs	r5, #0
 800286e:	42a5      	cmp	r5, r4
 8002870:	d105      	bne.n	800287e <__libc_init_array+0x2e>
 8002872:	bd70      	pop	{r4, r5, r6, pc}
 8002874:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002878:	4798      	blx	r3
 800287a:	3501      	adds	r5, #1
 800287c:	e7ee      	b.n	800285c <__libc_init_array+0xc>
 800287e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002882:	4798      	blx	r3
 8002884:	3501      	adds	r5, #1
 8002886:	e7f2      	b.n	800286e <__libc_init_array+0x1e>
 8002888:	08003228 	.word	0x08003228
 800288c:	08003228 	.word	0x08003228
 8002890:	08003228 	.word	0x08003228
 8002894:	0800322c 	.word	0x0800322c

08002898 <memset>:
 8002898:	4402      	add	r2, r0
 800289a:	4603      	mov	r3, r0
 800289c:	4293      	cmp	r3, r2
 800289e:	d100      	bne.n	80028a2 <memset+0xa>
 80028a0:	4770      	bx	lr
 80028a2:	f803 1b01 	strb.w	r1, [r3], #1
 80028a6:	e7f9      	b.n	800289c <memset+0x4>

080028a8 <_puts_r>:
 80028a8:	b570      	push	{r4, r5, r6, lr}
 80028aa:	460e      	mov	r6, r1
 80028ac:	4605      	mov	r5, r0
 80028ae:	b118      	cbz	r0, 80028b8 <_puts_r+0x10>
 80028b0:	6983      	ldr	r3, [r0, #24]
 80028b2:	b90b      	cbnz	r3, 80028b8 <_puts_r+0x10>
 80028b4:	f000 fa0c 	bl	8002cd0 <__sinit>
 80028b8:	69ab      	ldr	r3, [r5, #24]
 80028ba:	68ac      	ldr	r4, [r5, #8]
 80028bc:	b913      	cbnz	r3, 80028c4 <_puts_r+0x1c>
 80028be:	4628      	mov	r0, r5
 80028c0:	f000 fa06 	bl	8002cd0 <__sinit>
 80028c4:	4b23      	ldr	r3, [pc, #140]	; (8002954 <_puts_r+0xac>)
 80028c6:	429c      	cmp	r4, r3
 80028c8:	d117      	bne.n	80028fa <_puts_r+0x52>
 80028ca:	686c      	ldr	r4, [r5, #4]
 80028cc:	89a3      	ldrh	r3, [r4, #12]
 80028ce:	071b      	lsls	r3, r3, #28
 80028d0:	d51d      	bpl.n	800290e <_puts_r+0x66>
 80028d2:	6923      	ldr	r3, [r4, #16]
 80028d4:	b1db      	cbz	r3, 800290e <_puts_r+0x66>
 80028d6:	3e01      	subs	r6, #1
 80028d8:	68a3      	ldr	r3, [r4, #8]
 80028da:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80028de:	3b01      	subs	r3, #1
 80028e0:	60a3      	str	r3, [r4, #8]
 80028e2:	b9e9      	cbnz	r1, 8002920 <_puts_r+0x78>
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	da2e      	bge.n	8002946 <_puts_r+0x9e>
 80028e8:	4622      	mov	r2, r4
 80028ea:	210a      	movs	r1, #10
 80028ec:	4628      	mov	r0, r5
 80028ee:	f000 f83f 	bl	8002970 <__swbuf_r>
 80028f2:	3001      	adds	r0, #1
 80028f4:	d011      	beq.n	800291a <_puts_r+0x72>
 80028f6:	200a      	movs	r0, #10
 80028f8:	e011      	b.n	800291e <_puts_r+0x76>
 80028fa:	4b17      	ldr	r3, [pc, #92]	; (8002958 <_puts_r+0xb0>)
 80028fc:	429c      	cmp	r4, r3
 80028fe:	d101      	bne.n	8002904 <_puts_r+0x5c>
 8002900:	68ac      	ldr	r4, [r5, #8]
 8002902:	e7e3      	b.n	80028cc <_puts_r+0x24>
 8002904:	4b15      	ldr	r3, [pc, #84]	; (800295c <_puts_r+0xb4>)
 8002906:	429c      	cmp	r4, r3
 8002908:	bf08      	it	eq
 800290a:	68ec      	ldreq	r4, [r5, #12]
 800290c:	e7de      	b.n	80028cc <_puts_r+0x24>
 800290e:	4621      	mov	r1, r4
 8002910:	4628      	mov	r0, r5
 8002912:	f000 f87f 	bl	8002a14 <__swsetup_r>
 8002916:	2800      	cmp	r0, #0
 8002918:	d0dd      	beq.n	80028d6 <_puts_r+0x2e>
 800291a:	f04f 30ff 	mov.w	r0, #4294967295
 800291e:	bd70      	pop	{r4, r5, r6, pc}
 8002920:	2b00      	cmp	r3, #0
 8002922:	da04      	bge.n	800292e <_puts_r+0x86>
 8002924:	69a2      	ldr	r2, [r4, #24]
 8002926:	429a      	cmp	r2, r3
 8002928:	dc06      	bgt.n	8002938 <_puts_r+0x90>
 800292a:	290a      	cmp	r1, #10
 800292c:	d004      	beq.n	8002938 <_puts_r+0x90>
 800292e:	6823      	ldr	r3, [r4, #0]
 8002930:	1c5a      	adds	r2, r3, #1
 8002932:	6022      	str	r2, [r4, #0]
 8002934:	7019      	strb	r1, [r3, #0]
 8002936:	e7cf      	b.n	80028d8 <_puts_r+0x30>
 8002938:	4622      	mov	r2, r4
 800293a:	4628      	mov	r0, r5
 800293c:	f000 f818 	bl	8002970 <__swbuf_r>
 8002940:	3001      	adds	r0, #1
 8002942:	d1c9      	bne.n	80028d8 <_puts_r+0x30>
 8002944:	e7e9      	b.n	800291a <_puts_r+0x72>
 8002946:	6823      	ldr	r3, [r4, #0]
 8002948:	200a      	movs	r0, #10
 800294a:	1c5a      	adds	r2, r3, #1
 800294c:	6022      	str	r2, [r4, #0]
 800294e:	7018      	strb	r0, [r3, #0]
 8002950:	e7e5      	b.n	800291e <_puts_r+0x76>
 8002952:	bf00      	nop
 8002954:	080031e0 	.word	0x080031e0
 8002958:	08003200 	.word	0x08003200
 800295c:	080031c0 	.word	0x080031c0

08002960 <puts>:
 8002960:	4b02      	ldr	r3, [pc, #8]	; (800296c <puts+0xc>)
 8002962:	4601      	mov	r1, r0
 8002964:	6818      	ldr	r0, [r3, #0]
 8002966:	f7ff bf9f 	b.w	80028a8 <_puts_r>
 800296a:	bf00      	nop
 800296c:	2000000c 	.word	0x2000000c

08002970 <__swbuf_r>:
 8002970:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002972:	460e      	mov	r6, r1
 8002974:	4614      	mov	r4, r2
 8002976:	4605      	mov	r5, r0
 8002978:	b118      	cbz	r0, 8002982 <__swbuf_r+0x12>
 800297a:	6983      	ldr	r3, [r0, #24]
 800297c:	b90b      	cbnz	r3, 8002982 <__swbuf_r+0x12>
 800297e:	f000 f9a7 	bl	8002cd0 <__sinit>
 8002982:	4b21      	ldr	r3, [pc, #132]	; (8002a08 <__swbuf_r+0x98>)
 8002984:	429c      	cmp	r4, r3
 8002986:	d12a      	bne.n	80029de <__swbuf_r+0x6e>
 8002988:	686c      	ldr	r4, [r5, #4]
 800298a:	69a3      	ldr	r3, [r4, #24]
 800298c:	60a3      	str	r3, [r4, #8]
 800298e:	89a3      	ldrh	r3, [r4, #12]
 8002990:	071a      	lsls	r2, r3, #28
 8002992:	d52e      	bpl.n	80029f2 <__swbuf_r+0x82>
 8002994:	6923      	ldr	r3, [r4, #16]
 8002996:	b363      	cbz	r3, 80029f2 <__swbuf_r+0x82>
 8002998:	6923      	ldr	r3, [r4, #16]
 800299a:	6820      	ldr	r0, [r4, #0]
 800299c:	1ac0      	subs	r0, r0, r3
 800299e:	6963      	ldr	r3, [r4, #20]
 80029a0:	b2f6      	uxtb	r6, r6
 80029a2:	4283      	cmp	r3, r0
 80029a4:	4637      	mov	r7, r6
 80029a6:	dc04      	bgt.n	80029b2 <__swbuf_r+0x42>
 80029a8:	4621      	mov	r1, r4
 80029aa:	4628      	mov	r0, r5
 80029ac:	f000 f926 	bl	8002bfc <_fflush_r>
 80029b0:	bb28      	cbnz	r0, 80029fe <__swbuf_r+0x8e>
 80029b2:	68a3      	ldr	r3, [r4, #8]
 80029b4:	3b01      	subs	r3, #1
 80029b6:	60a3      	str	r3, [r4, #8]
 80029b8:	6823      	ldr	r3, [r4, #0]
 80029ba:	1c5a      	adds	r2, r3, #1
 80029bc:	6022      	str	r2, [r4, #0]
 80029be:	701e      	strb	r6, [r3, #0]
 80029c0:	6963      	ldr	r3, [r4, #20]
 80029c2:	3001      	adds	r0, #1
 80029c4:	4283      	cmp	r3, r0
 80029c6:	d004      	beq.n	80029d2 <__swbuf_r+0x62>
 80029c8:	89a3      	ldrh	r3, [r4, #12]
 80029ca:	07db      	lsls	r3, r3, #31
 80029cc:	d519      	bpl.n	8002a02 <__swbuf_r+0x92>
 80029ce:	2e0a      	cmp	r6, #10
 80029d0:	d117      	bne.n	8002a02 <__swbuf_r+0x92>
 80029d2:	4621      	mov	r1, r4
 80029d4:	4628      	mov	r0, r5
 80029d6:	f000 f911 	bl	8002bfc <_fflush_r>
 80029da:	b190      	cbz	r0, 8002a02 <__swbuf_r+0x92>
 80029dc:	e00f      	b.n	80029fe <__swbuf_r+0x8e>
 80029de:	4b0b      	ldr	r3, [pc, #44]	; (8002a0c <__swbuf_r+0x9c>)
 80029e0:	429c      	cmp	r4, r3
 80029e2:	d101      	bne.n	80029e8 <__swbuf_r+0x78>
 80029e4:	68ac      	ldr	r4, [r5, #8]
 80029e6:	e7d0      	b.n	800298a <__swbuf_r+0x1a>
 80029e8:	4b09      	ldr	r3, [pc, #36]	; (8002a10 <__swbuf_r+0xa0>)
 80029ea:	429c      	cmp	r4, r3
 80029ec:	bf08      	it	eq
 80029ee:	68ec      	ldreq	r4, [r5, #12]
 80029f0:	e7cb      	b.n	800298a <__swbuf_r+0x1a>
 80029f2:	4621      	mov	r1, r4
 80029f4:	4628      	mov	r0, r5
 80029f6:	f000 f80d 	bl	8002a14 <__swsetup_r>
 80029fa:	2800      	cmp	r0, #0
 80029fc:	d0cc      	beq.n	8002998 <__swbuf_r+0x28>
 80029fe:	f04f 37ff 	mov.w	r7, #4294967295
 8002a02:	4638      	mov	r0, r7
 8002a04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002a06:	bf00      	nop
 8002a08:	080031e0 	.word	0x080031e0
 8002a0c:	08003200 	.word	0x08003200
 8002a10:	080031c0 	.word	0x080031c0

08002a14 <__swsetup_r>:
 8002a14:	4b32      	ldr	r3, [pc, #200]	; (8002ae0 <__swsetup_r+0xcc>)
 8002a16:	b570      	push	{r4, r5, r6, lr}
 8002a18:	681d      	ldr	r5, [r3, #0]
 8002a1a:	4606      	mov	r6, r0
 8002a1c:	460c      	mov	r4, r1
 8002a1e:	b125      	cbz	r5, 8002a2a <__swsetup_r+0x16>
 8002a20:	69ab      	ldr	r3, [r5, #24]
 8002a22:	b913      	cbnz	r3, 8002a2a <__swsetup_r+0x16>
 8002a24:	4628      	mov	r0, r5
 8002a26:	f000 f953 	bl	8002cd0 <__sinit>
 8002a2a:	4b2e      	ldr	r3, [pc, #184]	; (8002ae4 <__swsetup_r+0xd0>)
 8002a2c:	429c      	cmp	r4, r3
 8002a2e:	d10f      	bne.n	8002a50 <__swsetup_r+0x3c>
 8002a30:	686c      	ldr	r4, [r5, #4]
 8002a32:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002a36:	b29a      	uxth	r2, r3
 8002a38:	0715      	lsls	r5, r2, #28
 8002a3a:	d42c      	bmi.n	8002a96 <__swsetup_r+0x82>
 8002a3c:	06d0      	lsls	r0, r2, #27
 8002a3e:	d411      	bmi.n	8002a64 <__swsetup_r+0x50>
 8002a40:	2209      	movs	r2, #9
 8002a42:	6032      	str	r2, [r6, #0]
 8002a44:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002a48:	81a3      	strh	r3, [r4, #12]
 8002a4a:	f04f 30ff 	mov.w	r0, #4294967295
 8002a4e:	e03e      	b.n	8002ace <__swsetup_r+0xba>
 8002a50:	4b25      	ldr	r3, [pc, #148]	; (8002ae8 <__swsetup_r+0xd4>)
 8002a52:	429c      	cmp	r4, r3
 8002a54:	d101      	bne.n	8002a5a <__swsetup_r+0x46>
 8002a56:	68ac      	ldr	r4, [r5, #8]
 8002a58:	e7eb      	b.n	8002a32 <__swsetup_r+0x1e>
 8002a5a:	4b24      	ldr	r3, [pc, #144]	; (8002aec <__swsetup_r+0xd8>)
 8002a5c:	429c      	cmp	r4, r3
 8002a5e:	bf08      	it	eq
 8002a60:	68ec      	ldreq	r4, [r5, #12]
 8002a62:	e7e6      	b.n	8002a32 <__swsetup_r+0x1e>
 8002a64:	0751      	lsls	r1, r2, #29
 8002a66:	d512      	bpl.n	8002a8e <__swsetup_r+0x7a>
 8002a68:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002a6a:	b141      	cbz	r1, 8002a7e <__swsetup_r+0x6a>
 8002a6c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002a70:	4299      	cmp	r1, r3
 8002a72:	d002      	beq.n	8002a7a <__swsetup_r+0x66>
 8002a74:	4630      	mov	r0, r6
 8002a76:	f000 fa19 	bl	8002eac <_free_r>
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	6363      	str	r3, [r4, #52]	; 0x34
 8002a7e:	89a3      	ldrh	r3, [r4, #12]
 8002a80:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8002a84:	81a3      	strh	r3, [r4, #12]
 8002a86:	2300      	movs	r3, #0
 8002a88:	6063      	str	r3, [r4, #4]
 8002a8a:	6923      	ldr	r3, [r4, #16]
 8002a8c:	6023      	str	r3, [r4, #0]
 8002a8e:	89a3      	ldrh	r3, [r4, #12]
 8002a90:	f043 0308 	orr.w	r3, r3, #8
 8002a94:	81a3      	strh	r3, [r4, #12]
 8002a96:	6923      	ldr	r3, [r4, #16]
 8002a98:	b94b      	cbnz	r3, 8002aae <__swsetup_r+0x9a>
 8002a9a:	89a3      	ldrh	r3, [r4, #12]
 8002a9c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8002aa0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002aa4:	d003      	beq.n	8002aae <__swsetup_r+0x9a>
 8002aa6:	4621      	mov	r1, r4
 8002aa8:	4630      	mov	r0, r6
 8002aaa:	f000 f9bf 	bl	8002e2c <__smakebuf_r>
 8002aae:	89a2      	ldrh	r2, [r4, #12]
 8002ab0:	f012 0301 	ands.w	r3, r2, #1
 8002ab4:	d00c      	beq.n	8002ad0 <__swsetup_r+0xbc>
 8002ab6:	2300      	movs	r3, #0
 8002ab8:	60a3      	str	r3, [r4, #8]
 8002aba:	6963      	ldr	r3, [r4, #20]
 8002abc:	425b      	negs	r3, r3
 8002abe:	61a3      	str	r3, [r4, #24]
 8002ac0:	6923      	ldr	r3, [r4, #16]
 8002ac2:	b953      	cbnz	r3, 8002ada <__swsetup_r+0xc6>
 8002ac4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002ac8:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8002acc:	d1ba      	bne.n	8002a44 <__swsetup_r+0x30>
 8002ace:	bd70      	pop	{r4, r5, r6, pc}
 8002ad0:	0792      	lsls	r2, r2, #30
 8002ad2:	bf58      	it	pl
 8002ad4:	6963      	ldrpl	r3, [r4, #20]
 8002ad6:	60a3      	str	r3, [r4, #8]
 8002ad8:	e7f2      	b.n	8002ac0 <__swsetup_r+0xac>
 8002ada:	2000      	movs	r0, #0
 8002adc:	e7f7      	b.n	8002ace <__swsetup_r+0xba>
 8002ade:	bf00      	nop
 8002ae0:	2000000c 	.word	0x2000000c
 8002ae4:	080031e0 	.word	0x080031e0
 8002ae8:	08003200 	.word	0x08003200
 8002aec:	080031c0 	.word	0x080031c0

08002af0 <__sflush_r>:
 8002af0:	898a      	ldrh	r2, [r1, #12]
 8002af2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002af6:	4605      	mov	r5, r0
 8002af8:	0710      	lsls	r0, r2, #28
 8002afa:	460c      	mov	r4, r1
 8002afc:	d458      	bmi.n	8002bb0 <__sflush_r+0xc0>
 8002afe:	684b      	ldr	r3, [r1, #4]
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	dc05      	bgt.n	8002b10 <__sflush_r+0x20>
 8002b04:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	dc02      	bgt.n	8002b10 <__sflush_r+0x20>
 8002b0a:	2000      	movs	r0, #0
 8002b0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002b10:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002b12:	2e00      	cmp	r6, #0
 8002b14:	d0f9      	beq.n	8002b0a <__sflush_r+0x1a>
 8002b16:	2300      	movs	r3, #0
 8002b18:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8002b1c:	682f      	ldr	r7, [r5, #0]
 8002b1e:	6a21      	ldr	r1, [r4, #32]
 8002b20:	602b      	str	r3, [r5, #0]
 8002b22:	d032      	beq.n	8002b8a <__sflush_r+0x9a>
 8002b24:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002b26:	89a3      	ldrh	r3, [r4, #12]
 8002b28:	075a      	lsls	r2, r3, #29
 8002b2a:	d505      	bpl.n	8002b38 <__sflush_r+0x48>
 8002b2c:	6863      	ldr	r3, [r4, #4]
 8002b2e:	1ac0      	subs	r0, r0, r3
 8002b30:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002b32:	b10b      	cbz	r3, 8002b38 <__sflush_r+0x48>
 8002b34:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002b36:	1ac0      	subs	r0, r0, r3
 8002b38:	2300      	movs	r3, #0
 8002b3a:	4602      	mov	r2, r0
 8002b3c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002b3e:	6a21      	ldr	r1, [r4, #32]
 8002b40:	4628      	mov	r0, r5
 8002b42:	47b0      	blx	r6
 8002b44:	1c43      	adds	r3, r0, #1
 8002b46:	89a3      	ldrh	r3, [r4, #12]
 8002b48:	d106      	bne.n	8002b58 <__sflush_r+0x68>
 8002b4a:	6829      	ldr	r1, [r5, #0]
 8002b4c:	291d      	cmp	r1, #29
 8002b4e:	d848      	bhi.n	8002be2 <__sflush_r+0xf2>
 8002b50:	4a29      	ldr	r2, [pc, #164]	; (8002bf8 <__sflush_r+0x108>)
 8002b52:	40ca      	lsrs	r2, r1
 8002b54:	07d6      	lsls	r6, r2, #31
 8002b56:	d544      	bpl.n	8002be2 <__sflush_r+0xf2>
 8002b58:	2200      	movs	r2, #0
 8002b5a:	6062      	str	r2, [r4, #4]
 8002b5c:	04d9      	lsls	r1, r3, #19
 8002b5e:	6922      	ldr	r2, [r4, #16]
 8002b60:	6022      	str	r2, [r4, #0]
 8002b62:	d504      	bpl.n	8002b6e <__sflush_r+0x7e>
 8002b64:	1c42      	adds	r2, r0, #1
 8002b66:	d101      	bne.n	8002b6c <__sflush_r+0x7c>
 8002b68:	682b      	ldr	r3, [r5, #0]
 8002b6a:	b903      	cbnz	r3, 8002b6e <__sflush_r+0x7e>
 8002b6c:	6560      	str	r0, [r4, #84]	; 0x54
 8002b6e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002b70:	602f      	str	r7, [r5, #0]
 8002b72:	2900      	cmp	r1, #0
 8002b74:	d0c9      	beq.n	8002b0a <__sflush_r+0x1a>
 8002b76:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002b7a:	4299      	cmp	r1, r3
 8002b7c:	d002      	beq.n	8002b84 <__sflush_r+0x94>
 8002b7e:	4628      	mov	r0, r5
 8002b80:	f000 f994 	bl	8002eac <_free_r>
 8002b84:	2000      	movs	r0, #0
 8002b86:	6360      	str	r0, [r4, #52]	; 0x34
 8002b88:	e7c0      	b.n	8002b0c <__sflush_r+0x1c>
 8002b8a:	2301      	movs	r3, #1
 8002b8c:	4628      	mov	r0, r5
 8002b8e:	47b0      	blx	r6
 8002b90:	1c41      	adds	r1, r0, #1
 8002b92:	d1c8      	bne.n	8002b26 <__sflush_r+0x36>
 8002b94:	682b      	ldr	r3, [r5, #0]
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d0c5      	beq.n	8002b26 <__sflush_r+0x36>
 8002b9a:	2b1d      	cmp	r3, #29
 8002b9c:	d001      	beq.n	8002ba2 <__sflush_r+0xb2>
 8002b9e:	2b16      	cmp	r3, #22
 8002ba0:	d101      	bne.n	8002ba6 <__sflush_r+0xb6>
 8002ba2:	602f      	str	r7, [r5, #0]
 8002ba4:	e7b1      	b.n	8002b0a <__sflush_r+0x1a>
 8002ba6:	89a3      	ldrh	r3, [r4, #12]
 8002ba8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002bac:	81a3      	strh	r3, [r4, #12]
 8002bae:	e7ad      	b.n	8002b0c <__sflush_r+0x1c>
 8002bb0:	690f      	ldr	r7, [r1, #16]
 8002bb2:	2f00      	cmp	r7, #0
 8002bb4:	d0a9      	beq.n	8002b0a <__sflush_r+0x1a>
 8002bb6:	0793      	lsls	r3, r2, #30
 8002bb8:	680e      	ldr	r6, [r1, #0]
 8002bba:	bf08      	it	eq
 8002bbc:	694b      	ldreq	r3, [r1, #20]
 8002bbe:	600f      	str	r7, [r1, #0]
 8002bc0:	bf18      	it	ne
 8002bc2:	2300      	movne	r3, #0
 8002bc4:	eba6 0807 	sub.w	r8, r6, r7
 8002bc8:	608b      	str	r3, [r1, #8]
 8002bca:	f1b8 0f00 	cmp.w	r8, #0
 8002bce:	dd9c      	ble.n	8002b0a <__sflush_r+0x1a>
 8002bd0:	4643      	mov	r3, r8
 8002bd2:	463a      	mov	r2, r7
 8002bd4:	6a21      	ldr	r1, [r4, #32]
 8002bd6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8002bd8:	4628      	mov	r0, r5
 8002bda:	47b0      	blx	r6
 8002bdc:	2800      	cmp	r0, #0
 8002bde:	dc06      	bgt.n	8002bee <__sflush_r+0xfe>
 8002be0:	89a3      	ldrh	r3, [r4, #12]
 8002be2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002be6:	81a3      	strh	r3, [r4, #12]
 8002be8:	f04f 30ff 	mov.w	r0, #4294967295
 8002bec:	e78e      	b.n	8002b0c <__sflush_r+0x1c>
 8002bee:	4407      	add	r7, r0
 8002bf0:	eba8 0800 	sub.w	r8, r8, r0
 8002bf4:	e7e9      	b.n	8002bca <__sflush_r+0xda>
 8002bf6:	bf00      	nop
 8002bf8:	20400001 	.word	0x20400001

08002bfc <_fflush_r>:
 8002bfc:	b538      	push	{r3, r4, r5, lr}
 8002bfe:	690b      	ldr	r3, [r1, #16]
 8002c00:	4605      	mov	r5, r0
 8002c02:	460c      	mov	r4, r1
 8002c04:	b1db      	cbz	r3, 8002c3e <_fflush_r+0x42>
 8002c06:	b118      	cbz	r0, 8002c10 <_fflush_r+0x14>
 8002c08:	6983      	ldr	r3, [r0, #24]
 8002c0a:	b90b      	cbnz	r3, 8002c10 <_fflush_r+0x14>
 8002c0c:	f000 f860 	bl	8002cd0 <__sinit>
 8002c10:	4b0c      	ldr	r3, [pc, #48]	; (8002c44 <_fflush_r+0x48>)
 8002c12:	429c      	cmp	r4, r3
 8002c14:	d109      	bne.n	8002c2a <_fflush_r+0x2e>
 8002c16:	686c      	ldr	r4, [r5, #4]
 8002c18:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002c1c:	b17b      	cbz	r3, 8002c3e <_fflush_r+0x42>
 8002c1e:	4621      	mov	r1, r4
 8002c20:	4628      	mov	r0, r5
 8002c22:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002c26:	f7ff bf63 	b.w	8002af0 <__sflush_r>
 8002c2a:	4b07      	ldr	r3, [pc, #28]	; (8002c48 <_fflush_r+0x4c>)
 8002c2c:	429c      	cmp	r4, r3
 8002c2e:	d101      	bne.n	8002c34 <_fflush_r+0x38>
 8002c30:	68ac      	ldr	r4, [r5, #8]
 8002c32:	e7f1      	b.n	8002c18 <_fflush_r+0x1c>
 8002c34:	4b05      	ldr	r3, [pc, #20]	; (8002c4c <_fflush_r+0x50>)
 8002c36:	429c      	cmp	r4, r3
 8002c38:	bf08      	it	eq
 8002c3a:	68ec      	ldreq	r4, [r5, #12]
 8002c3c:	e7ec      	b.n	8002c18 <_fflush_r+0x1c>
 8002c3e:	2000      	movs	r0, #0
 8002c40:	bd38      	pop	{r3, r4, r5, pc}
 8002c42:	bf00      	nop
 8002c44:	080031e0 	.word	0x080031e0
 8002c48:	08003200 	.word	0x08003200
 8002c4c:	080031c0 	.word	0x080031c0

08002c50 <std>:
 8002c50:	2300      	movs	r3, #0
 8002c52:	b510      	push	{r4, lr}
 8002c54:	4604      	mov	r4, r0
 8002c56:	e9c0 3300 	strd	r3, r3, [r0]
 8002c5a:	6083      	str	r3, [r0, #8]
 8002c5c:	8181      	strh	r1, [r0, #12]
 8002c5e:	6643      	str	r3, [r0, #100]	; 0x64
 8002c60:	81c2      	strh	r2, [r0, #14]
 8002c62:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002c66:	6183      	str	r3, [r0, #24]
 8002c68:	4619      	mov	r1, r3
 8002c6a:	2208      	movs	r2, #8
 8002c6c:	305c      	adds	r0, #92	; 0x5c
 8002c6e:	f7ff fe13 	bl	8002898 <memset>
 8002c72:	4b05      	ldr	r3, [pc, #20]	; (8002c88 <std+0x38>)
 8002c74:	6263      	str	r3, [r4, #36]	; 0x24
 8002c76:	4b05      	ldr	r3, [pc, #20]	; (8002c8c <std+0x3c>)
 8002c78:	62a3      	str	r3, [r4, #40]	; 0x28
 8002c7a:	4b05      	ldr	r3, [pc, #20]	; (8002c90 <std+0x40>)
 8002c7c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002c7e:	4b05      	ldr	r3, [pc, #20]	; (8002c94 <std+0x44>)
 8002c80:	6224      	str	r4, [r4, #32]
 8002c82:	6323      	str	r3, [r4, #48]	; 0x30
 8002c84:	bd10      	pop	{r4, pc}
 8002c86:	bf00      	nop
 8002c88:	0800301d 	.word	0x0800301d
 8002c8c:	0800303f 	.word	0x0800303f
 8002c90:	08003077 	.word	0x08003077
 8002c94:	0800309b 	.word	0x0800309b

08002c98 <_cleanup_r>:
 8002c98:	4901      	ldr	r1, [pc, #4]	; (8002ca0 <_cleanup_r+0x8>)
 8002c9a:	f000 b885 	b.w	8002da8 <_fwalk_reent>
 8002c9e:	bf00      	nop
 8002ca0:	08002bfd 	.word	0x08002bfd

08002ca4 <__sfmoreglue>:
 8002ca4:	b570      	push	{r4, r5, r6, lr}
 8002ca6:	1e4a      	subs	r2, r1, #1
 8002ca8:	2568      	movs	r5, #104	; 0x68
 8002caa:	4355      	muls	r5, r2
 8002cac:	460e      	mov	r6, r1
 8002cae:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8002cb2:	f000 f949 	bl	8002f48 <_malloc_r>
 8002cb6:	4604      	mov	r4, r0
 8002cb8:	b140      	cbz	r0, 8002ccc <__sfmoreglue+0x28>
 8002cba:	2100      	movs	r1, #0
 8002cbc:	e9c0 1600 	strd	r1, r6, [r0]
 8002cc0:	300c      	adds	r0, #12
 8002cc2:	60a0      	str	r0, [r4, #8]
 8002cc4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8002cc8:	f7ff fde6 	bl	8002898 <memset>
 8002ccc:	4620      	mov	r0, r4
 8002cce:	bd70      	pop	{r4, r5, r6, pc}

08002cd0 <__sinit>:
 8002cd0:	6983      	ldr	r3, [r0, #24]
 8002cd2:	b510      	push	{r4, lr}
 8002cd4:	4604      	mov	r4, r0
 8002cd6:	bb33      	cbnz	r3, 8002d26 <__sinit+0x56>
 8002cd8:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8002cdc:	6503      	str	r3, [r0, #80]	; 0x50
 8002cde:	4b12      	ldr	r3, [pc, #72]	; (8002d28 <__sinit+0x58>)
 8002ce0:	4a12      	ldr	r2, [pc, #72]	; (8002d2c <__sinit+0x5c>)
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	6282      	str	r2, [r0, #40]	; 0x28
 8002ce6:	4298      	cmp	r0, r3
 8002ce8:	bf04      	itt	eq
 8002cea:	2301      	moveq	r3, #1
 8002cec:	6183      	streq	r3, [r0, #24]
 8002cee:	f000 f81f 	bl	8002d30 <__sfp>
 8002cf2:	6060      	str	r0, [r4, #4]
 8002cf4:	4620      	mov	r0, r4
 8002cf6:	f000 f81b 	bl	8002d30 <__sfp>
 8002cfa:	60a0      	str	r0, [r4, #8]
 8002cfc:	4620      	mov	r0, r4
 8002cfe:	f000 f817 	bl	8002d30 <__sfp>
 8002d02:	2200      	movs	r2, #0
 8002d04:	60e0      	str	r0, [r4, #12]
 8002d06:	2104      	movs	r1, #4
 8002d08:	6860      	ldr	r0, [r4, #4]
 8002d0a:	f7ff ffa1 	bl	8002c50 <std>
 8002d0e:	2201      	movs	r2, #1
 8002d10:	2109      	movs	r1, #9
 8002d12:	68a0      	ldr	r0, [r4, #8]
 8002d14:	f7ff ff9c 	bl	8002c50 <std>
 8002d18:	2202      	movs	r2, #2
 8002d1a:	2112      	movs	r1, #18
 8002d1c:	68e0      	ldr	r0, [r4, #12]
 8002d1e:	f7ff ff97 	bl	8002c50 <std>
 8002d22:	2301      	movs	r3, #1
 8002d24:	61a3      	str	r3, [r4, #24]
 8002d26:	bd10      	pop	{r4, pc}
 8002d28:	080031bc 	.word	0x080031bc
 8002d2c:	08002c99 	.word	0x08002c99

08002d30 <__sfp>:
 8002d30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d32:	4b1b      	ldr	r3, [pc, #108]	; (8002da0 <__sfp+0x70>)
 8002d34:	681e      	ldr	r6, [r3, #0]
 8002d36:	69b3      	ldr	r3, [r6, #24]
 8002d38:	4607      	mov	r7, r0
 8002d3a:	b913      	cbnz	r3, 8002d42 <__sfp+0x12>
 8002d3c:	4630      	mov	r0, r6
 8002d3e:	f7ff ffc7 	bl	8002cd0 <__sinit>
 8002d42:	3648      	adds	r6, #72	; 0x48
 8002d44:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8002d48:	3b01      	subs	r3, #1
 8002d4a:	d503      	bpl.n	8002d54 <__sfp+0x24>
 8002d4c:	6833      	ldr	r3, [r6, #0]
 8002d4e:	b133      	cbz	r3, 8002d5e <__sfp+0x2e>
 8002d50:	6836      	ldr	r6, [r6, #0]
 8002d52:	e7f7      	b.n	8002d44 <__sfp+0x14>
 8002d54:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8002d58:	b16d      	cbz	r5, 8002d76 <__sfp+0x46>
 8002d5a:	3468      	adds	r4, #104	; 0x68
 8002d5c:	e7f4      	b.n	8002d48 <__sfp+0x18>
 8002d5e:	2104      	movs	r1, #4
 8002d60:	4638      	mov	r0, r7
 8002d62:	f7ff ff9f 	bl	8002ca4 <__sfmoreglue>
 8002d66:	6030      	str	r0, [r6, #0]
 8002d68:	2800      	cmp	r0, #0
 8002d6a:	d1f1      	bne.n	8002d50 <__sfp+0x20>
 8002d6c:	230c      	movs	r3, #12
 8002d6e:	603b      	str	r3, [r7, #0]
 8002d70:	4604      	mov	r4, r0
 8002d72:	4620      	mov	r0, r4
 8002d74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002d76:	4b0b      	ldr	r3, [pc, #44]	; (8002da4 <__sfp+0x74>)
 8002d78:	6665      	str	r5, [r4, #100]	; 0x64
 8002d7a:	e9c4 5500 	strd	r5, r5, [r4]
 8002d7e:	60a5      	str	r5, [r4, #8]
 8002d80:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8002d84:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8002d88:	2208      	movs	r2, #8
 8002d8a:	4629      	mov	r1, r5
 8002d8c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8002d90:	f7ff fd82 	bl	8002898 <memset>
 8002d94:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8002d98:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8002d9c:	e7e9      	b.n	8002d72 <__sfp+0x42>
 8002d9e:	bf00      	nop
 8002da0:	080031bc 	.word	0x080031bc
 8002da4:	ffff0001 	.word	0xffff0001

08002da8 <_fwalk_reent>:
 8002da8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002dac:	4680      	mov	r8, r0
 8002dae:	4689      	mov	r9, r1
 8002db0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8002db4:	2600      	movs	r6, #0
 8002db6:	b914      	cbnz	r4, 8002dbe <_fwalk_reent+0x16>
 8002db8:	4630      	mov	r0, r6
 8002dba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002dbe:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8002dc2:	3f01      	subs	r7, #1
 8002dc4:	d501      	bpl.n	8002dca <_fwalk_reent+0x22>
 8002dc6:	6824      	ldr	r4, [r4, #0]
 8002dc8:	e7f5      	b.n	8002db6 <_fwalk_reent+0xe>
 8002dca:	89ab      	ldrh	r3, [r5, #12]
 8002dcc:	2b01      	cmp	r3, #1
 8002dce:	d907      	bls.n	8002de0 <_fwalk_reent+0x38>
 8002dd0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002dd4:	3301      	adds	r3, #1
 8002dd6:	d003      	beq.n	8002de0 <_fwalk_reent+0x38>
 8002dd8:	4629      	mov	r1, r5
 8002dda:	4640      	mov	r0, r8
 8002ddc:	47c8      	blx	r9
 8002dde:	4306      	orrs	r6, r0
 8002de0:	3568      	adds	r5, #104	; 0x68
 8002de2:	e7ee      	b.n	8002dc2 <_fwalk_reent+0x1a>

08002de4 <__swhatbuf_r>:
 8002de4:	b570      	push	{r4, r5, r6, lr}
 8002de6:	460e      	mov	r6, r1
 8002de8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002dec:	2900      	cmp	r1, #0
 8002dee:	b096      	sub	sp, #88	; 0x58
 8002df0:	4614      	mov	r4, r2
 8002df2:	461d      	mov	r5, r3
 8002df4:	da07      	bge.n	8002e06 <__swhatbuf_r+0x22>
 8002df6:	2300      	movs	r3, #0
 8002df8:	602b      	str	r3, [r5, #0]
 8002dfa:	89b3      	ldrh	r3, [r6, #12]
 8002dfc:	061a      	lsls	r2, r3, #24
 8002dfe:	d410      	bmi.n	8002e22 <__swhatbuf_r+0x3e>
 8002e00:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002e04:	e00e      	b.n	8002e24 <__swhatbuf_r+0x40>
 8002e06:	466a      	mov	r2, sp
 8002e08:	f000 f96e 	bl	80030e8 <_fstat_r>
 8002e0c:	2800      	cmp	r0, #0
 8002e0e:	dbf2      	blt.n	8002df6 <__swhatbuf_r+0x12>
 8002e10:	9a01      	ldr	r2, [sp, #4]
 8002e12:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8002e16:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8002e1a:	425a      	negs	r2, r3
 8002e1c:	415a      	adcs	r2, r3
 8002e1e:	602a      	str	r2, [r5, #0]
 8002e20:	e7ee      	b.n	8002e00 <__swhatbuf_r+0x1c>
 8002e22:	2340      	movs	r3, #64	; 0x40
 8002e24:	2000      	movs	r0, #0
 8002e26:	6023      	str	r3, [r4, #0]
 8002e28:	b016      	add	sp, #88	; 0x58
 8002e2a:	bd70      	pop	{r4, r5, r6, pc}

08002e2c <__smakebuf_r>:
 8002e2c:	898b      	ldrh	r3, [r1, #12]
 8002e2e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8002e30:	079d      	lsls	r5, r3, #30
 8002e32:	4606      	mov	r6, r0
 8002e34:	460c      	mov	r4, r1
 8002e36:	d507      	bpl.n	8002e48 <__smakebuf_r+0x1c>
 8002e38:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8002e3c:	6023      	str	r3, [r4, #0]
 8002e3e:	6123      	str	r3, [r4, #16]
 8002e40:	2301      	movs	r3, #1
 8002e42:	6163      	str	r3, [r4, #20]
 8002e44:	b002      	add	sp, #8
 8002e46:	bd70      	pop	{r4, r5, r6, pc}
 8002e48:	ab01      	add	r3, sp, #4
 8002e4a:	466a      	mov	r2, sp
 8002e4c:	f7ff ffca 	bl	8002de4 <__swhatbuf_r>
 8002e50:	9900      	ldr	r1, [sp, #0]
 8002e52:	4605      	mov	r5, r0
 8002e54:	4630      	mov	r0, r6
 8002e56:	f000 f877 	bl	8002f48 <_malloc_r>
 8002e5a:	b948      	cbnz	r0, 8002e70 <__smakebuf_r+0x44>
 8002e5c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002e60:	059a      	lsls	r2, r3, #22
 8002e62:	d4ef      	bmi.n	8002e44 <__smakebuf_r+0x18>
 8002e64:	f023 0303 	bic.w	r3, r3, #3
 8002e68:	f043 0302 	orr.w	r3, r3, #2
 8002e6c:	81a3      	strh	r3, [r4, #12]
 8002e6e:	e7e3      	b.n	8002e38 <__smakebuf_r+0xc>
 8002e70:	4b0d      	ldr	r3, [pc, #52]	; (8002ea8 <__smakebuf_r+0x7c>)
 8002e72:	62b3      	str	r3, [r6, #40]	; 0x28
 8002e74:	89a3      	ldrh	r3, [r4, #12]
 8002e76:	6020      	str	r0, [r4, #0]
 8002e78:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002e7c:	81a3      	strh	r3, [r4, #12]
 8002e7e:	9b00      	ldr	r3, [sp, #0]
 8002e80:	6163      	str	r3, [r4, #20]
 8002e82:	9b01      	ldr	r3, [sp, #4]
 8002e84:	6120      	str	r0, [r4, #16]
 8002e86:	b15b      	cbz	r3, 8002ea0 <__smakebuf_r+0x74>
 8002e88:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002e8c:	4630      	mov	r0, r6
 8002e8e:	f000 f93d 	bl	800310c <_isatty_r>
 8002e92:	b128      	cbz	r0, 8002ea0 <__smakebuf_r+0x74>
 8002e94:	89a3      	ldrh	r3, [r4, #12]
 8002e96:	f023 0303 	bic.w	r3, r3, #3
 8002e9a:	f043 0301 	orr.w	r3, r3, #1
 8002e9e:	81a3      	strh	r3, [r4, #12]
 8002ea0:	89a3      	ldrh	r3, [r4, #12]
 8002ea2:	431d      	orrs	r5, r3
 8002ea4:	81a5      	strh	r5, [r4, #12]
 8002ea6:	e7cd      	b.n	8002e44 <__smakebuf_r+0x18>
 8002ea8:	08002c99 	.word	0x08002c99

08002eac <_free_r>:
 8002eac:	b538      	push	{r3, r4, r5, lr}
 8002eae:	4605      	mov	r5, r0
 8002eb0:	2900      	cmp	r1, #0
 8002eb2:	d045      	beq.n	8002f40 <_free_r+0x94>
 8002eb4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002eb8:	1f0c      	subs	r4, r1, #4
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	bfb8      	it	lt
 8002ebe:	18e4      	addlt	r4, r4, r3
 8002ec0:	f000 f946 	bl	8003150 <__malloc_lock>
 8002ec4:	4a1f      	ldr	r2, [pc, #124]	; (8002f44 <_free_r+0x98>)
 8002ec6:	6813      	ldr	r3, [r2, #0]
 8002ec8:	4610      	mov	r0, r2
 8002eca:	b933      	cbnz	r3, 8002eda <_free_r+0x2e>
 8002ecc:	6063      	str	r3, [r4, #4]
 8002ece:	6014      	str	r4, [r2, #0]
 8002ed0:	4628      	mov	r0, r5
 8002ed2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002ed6:	f000 b93c 	b.w	8003152 <__malloc_unlock>
 8002eda:	42a3      	cmp	r3, r4
 8002edc:	d90c      	bls.n	8002ef8 <_free_r+0x4c>
 8002ede:	6821      	ldr	r1, [r4, #0]
 8002ee0:	1862      	adds	r2, r4, r1
 8002ee2:	4293      	cmp	r3, r2
 8002ee4:	bf04      	itt	eq
 8002ee6:	681a      	ldreq	r2, [r3, #0]
 8002ee8:	685b      	ldreq	r3, [r3, #4]
 8002eea:	6063      	str	r3, [r4, #4]
 8002eec:	bf04      	itt	eq
 8002eee:	1852      	addeq	r2, r2, r1
 8002ef0:	6022      	streq	r2, [r4, #0]
 8002ef2:	6004      	str	r4, [r0, #0]
 8002ef4:	e7ec      	b.n	8002ed0 <_free_r+0x24>
 8002ef6:	4613      	mov	r3, r2
 8002ef8:	685a      	ldr	r2, [r3, #4]
 8002efa:	b10a      	cbz	r2, 8002f00 <_free_r+0x54>
 8002efc:	42a2      	cmp	r2, r4
 8002efe:	d9fa      	bls.n	8002ef6 <_free_r+0x4a>
 8002f00:	6819      	ldr	r1, [r3, #0]
 8002f02:	1858      	adds	r0, r3, r1
 8002f04:	42a0      	cmp	r0, r4
 8002f06:	d10b      	bne.n	8002f20 <_free_r+0x74>
 8002f08:	6820      	ldr	r0, [r4, #0]
 8002f0a:	4401      	add	r1, r0
 8002f0c:	1858      	adds	r0, r3, r1
 8002f0e:	4282      	cmp	r2, r0
 8002f10:	6019      	str	r1, [r3, #0]
 8002f12:	d1dd      	bne.n	8002ed0 <_free_r+0x24>
 8002f14:	6810      	ldr	r0, [r2, #0]
 8002f16:	6852      	ldr	r2, [r2, #4]
 8002f18:	605a      	str	r2, [r3, #4]
 8002f1a:	4401      	add	r1, r0
 8002f1c:	6019      	str	r1, [r3, #0]
 8002f1e:	e7d7      	b.n	8002ed0 <_free_r+0x24>
 8002f20:	d902      	bls.n	8002f28 <_free_r+0x7c>
 8002f22:	230c      	movs	r3, #12
 8002f24:	602b      	str	r3, [r5, #0]
 8002f26:	e7d3      	b.n	8002ed0 <_free_r+0x24>
 8002f28:	6820      	ldr	r0, [r4, #0]
 8002f2a:	1821      	adds	r1, r4, r0
 8002f2c:	428a      	cmp	r2, r1
 8002f2e:	bf04      	itt	eq
 8002f30:	6811      	ldreq	r1, [r2, #0]
 8002f32:	6852      	ldreq	r2, [r2, #4]
 8002f34:	6062      	str	r2, [r4, #4]
 8002f36:	bf04      	itt	eq
 8002f38:	1809      	addeq	r1, r1, r0
 8002f3a:	6021      	streq	r1, [r4, #0]
 8002f3c:	605c      	str	r4, [r3, #4]
 8002f3e:	e7c7      	b.n	8002ed0 <_free_r+0x24>
 8002f40:	bd38      	pop	{r3, r4, r5, pc}
 8002f42:	bf00      	nop
 8002f44:	20000090 	.word	0x20000090

08002f48 <_malloc_r>:
 8002f48:	b570      	push	{r4, r5, r6, lr}
 8002f4a:	1ccd      	adds	r5, r1, #3
 8002f4c:	f025 0503 	bic.w	r5, r5, #3
 8002f50:	3508      	adds	r5, #8
 8002f52:	2d0c      	cmp	r5, #12
 8002f54:	bf38      	it	cc
 8002f56:	250c      	movcc	r5, #12
 8002f58:	2d00      	cmp	r5, #0
 8002f5a:	4606      	mov	r6, r0
 8002f5c:	db01      	blt.n	8002f62 <_malloc_r+0x1a>
 8002f5e:	42a9      	cmp	r1, r5
 8002f60:	d903      	bls.n	8002f6a <_malloc_r+0x22>
 8002f62:	230c      	movs	r3, #12
 8002f64:	6033      	str	r3, [r6, #0]
 8002f66:	2000      	movs	r0, #0
 8002f68:	bd70      	pop	{r4, r5, r6, pc}
 8002f6a:	f000 f8f1 	bl	8003150 <__malloc_lock>
 8002f6e:	4a21      	ldr	r2, [pc, #132]	; (8002ff4 <_malloc_r+0xac>)
 8002f70:	6814      	ldr	r4, [r2, #0]
 8002f72:	4621      	mov	r1, r4
 8002f74:	b991      	cbnz	r1, 8002f9c <_malloc_r+0x54>
 8002f76:	4c20      	ldr	r4, [pc, #128]	; (8002ff8 <_malloc_r+0xb0>)
 8002f78:	6823      	ldr	r3, [r4, #0]
 8002f7a:	b91b      	cbnz	r3, 8002f84 <_malloc_r+0x3c>
 8002f7c:	4630      	mov	r0, r6
 8002f7e:	f000 f83d 	bl	8002ffc <_sbrk_r>
 8002f82:	6020      	str	r0, [r4, #0]
 8002f84:	4629      	mov	r1, r5
 8002f86:	4630      	mov	r0, r6
 8002f88:	f000 f838 	bl	8002ffc <_sbrk_r>
 8002f8c:	1c43      	adds	r3, r0, #1
 8002f8e:	d124      	bne.n	8002fda <_malloc_r+0x92>
 8002f90:	230c      	movs	r3, #12
 8002f92:	6033      	str	r3, [r6, #0]
 8002f94:	4630      	mov	r0, r6
 8002f96:	f000 f8dc 	bl	8003152 <__malloc_unlock>
 8002f9a:	e7e4      	b.n	8002f66 <_malloc_r+0x1e>
 8002f9c:	680b      	ldr	r3, [r1, #0]
 8002f9e:	1b5b      	subs	r3, r3, r5
 8002fa0:	d418      	bmi.n	8002fd4 <_malloc_r+0x8c>
 8002fa2:	2b0b      	cmp	r3, #11
 8002fa4:	d90f      	bls.n	8002fc6 <_malloc_r+0x7e>
 8002fa6:	600b      	str	r3, [r1, #0]
 8002fa8:	50cd      	str	r5, [r1, r3]
 8002faa:	18cc      	adds	r4, r1, r3
 8002fac:	4630      	mov	r0, r6
 8002fae:	f000 f8d0 	bl	8003152 <__malloc_unlock>
 8002fb2:	f104 000b 	add.w	r0, r4, #11
 8002fb6:	1d23      	adds	r3, r4, #4
 8002fb8:	f020 0007 	bic.w	r0, r0, #7
 8002fbc:	1ac3      	subs	r3, r0, r3
 8002fbe:	d0d3      	beq.n	8002f68 <_malloc_r+0x20>
 8002fc0:	425a      	negs	r2, r3
 8002fc2:	50e2      	str	r2, [r4, r3]
 8002fc4:	e7d0      	b.n	8002f68 <_malloc_r+0x20>
 8002fc6:	428c      	cmp	r4, r1
 8002fc8:	684b      	ldr	r3, [r1, #4]
 8002fca:	bf16      	itet	ne
 8002fcc:	6063      	strne	r3, [r4, #4]
 8002fce:	6013      	streq	r3, [r2, #0]
 8002fd0:	460c      	movne	r4, r1
 8002fd2:	e7eb      	b.n	8002fac <_malloc_r+0x64>
 8002fd4:	460c      	mov	r4, r1
 8002fd6:	6849      	ldr	r1, [r1, #4]
 8002fd8:	e7cc      	b.n	8002f74 <_malloc_r+0x2c>
 8002fda:	1cc4      	adds	r4, r0, #3
 8002fdc:	f024 0403 	bic.w	r4, r4, #3
 8002fe0:	42a0      	cmp	r0, r4
 8002fe2:	d005      	beq.n	8002ff0 <_malloc_r+0xa8>
 8002fe4:	1a21      	subs	r1, r4, r0
 8002fe6:	4630      	mov	r0, r6
 8002fe8:	f000 f808 	bl	8002ffc <_sbrk_r>
 8002fec:	3001      	adds	r0, #1
 8002fee:	d0cf      	beq.n	8002f90 <_malloc_r+0x48>
 8002ff0:	6025      	str	r5, [r4, #0]
 8002ff2:	e7db      	b.n	8002fac <_malloc_r+0x64>
 8002ff4:	20000090 	.word	0x20000090
 8002ff8:	20000094 	.word	0x20000094

08002ffc <_sbrk_r>:
 8002ffc:	b538      	push	{r3, r4, r5, lr}
 8002ffe:	4c06      	ldr	r4, [pc, #24]	; (8003018 <_sbrk_r+0x1c>)
 8003000:	2300      	movs	r3, #0
 8003002:	4605      	mov	r5, r0
 8003004:	4608      	mov	r0, r1
 8003006:	6023      	str	r3, [r4, #0]
 8003008:	f7fd fc6e 	bl	80008e8 <_sbrk>
 800300c:	1c43      	adds	r3, r0, #1
 800300e:	d102      	bne.n	8003016 <_sbrk_r+0x1a>
 8003010:	6823      	ldr	r3, [r4, #0]
 8003012:	b103      	cbz	r3, 8003016 <_sbrk_r+0x1a>
 8003014:	602b      	str	r3, [r5, #0]
 8003016:	bd38      	pop	{r3, r4, r5, pc}
 8003018:	200000dc 	.word	0x200000dc

0800301c <__sread>:
 800301c:	b510      	push	{r4, lr}
 800301e:	460c      	mov	r4, r1
 8003020:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003024:	f000 f896 	bl	8003154 <_read_r>
 8003028:	2800      	cmp	r0, #0
 800302a:	bfab      	itete	ge
 800302c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800302e:	89a3      	ldrhlt	r3, [r4, #12]
 8003030:	181b      	addge	r3, r3, r0
 8003032:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8003036:	bfac      	ite	ge
 8003038:	6563      	strge	r3, [r4, #84]	; 0x54
 800303a:	81a3      	strhlt	r3, [r4, #12]
 800303c:	bd10      	pop	{r4, pc}

0800303e <__swrite>:
 800303e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003042:	461f      	mov	r7, r3
 8003044:	898b      	ldrh	r3, [r1, #12]
 8003046:	05db      	lsls	r3, r3, #23
 8003048:	4605      	mov	r5, r0
 800304a:	460c      	mov	r4, r1
 800304c:	4616      	mov	r6, r2
 800304e:	d505      	bpl.n	800305c <__swrite+0x1e>
 8003050:	2302      	movs	r3, #2
 8003052:	2200      	movs	r2, #0
 8003054:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003058:	f000 f868 	bl	800312c <_lseek_r>
 800305c:	89a3      	ldrh	r3, [r4, #12]
 800305e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003062:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003066:	81a3      	strh	r3, [r4, #12]
 8003068:	4632      	mov	r2, r6
 800306a:	463b      	mov	r3, r7
 800306c:	4628      	mov	r0, r5
 800306e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003072:	f000 b817 	b.w	80030a4 <_write_r>

08003076 <__sseek>:
 8003076:	b510      	push	{r4, lr}
 8003078:	460c      	mov	r4, r1
 800307a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800307e:	f000 f855 	bl	800312c <_lseek_r>
 8003082:	1c43      	adds	r3, r0, #1
 8003084:	89a3      	ldrh	r3, [r4, #12]
 8003086:	bf15      	itete	ne
 8003088:	6560      	strne	r0, [r4, #84]	; 0x54
 800308a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800308e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8003092:	81a3      	strheq	r3, [r4, #12]
 8003094:	bf18      	it	ne
 8003096:	81a3      	strhne	r3, [r4, #12]
 8003098:	bd10      	pop	{r4, pc}

0800309a <__sclose>:
 800309a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800309e:	f000 b813 	b.w	80030c8 <_close_r>
	...

080030a4 <_write_r>:
 80030a4:	b538      	push	{r3, r4, r5, lr}
 80030a6:	4c07      	ldr	r4, [pc, #28]	; (80030c4 <_write_r+0x20>)
 80030a8:	4605      	mov	r5, r0
 80030aa:	4608      	mov	r0, r1
 80030ac:	4611      	mov	r1, r2
 80030ae:	2200      	movs	r2, #0
 80030b0:	6022      	str	r2, [r4, #0]
 80030b2:	461a      	mov	r2, r3
 80030b4:	f7fd fbc7 	bl	8000846 <_write>
 80030b8:	1c43      	adds	r3, r0, #1
 80030ba:	d102      	bne.n	80030c2 <_write_r+0x1e>
 80030bc:	6823      	ldr	r3, [r4, #0]
 80030be:	b103      	cbz	r3, 80030c2 <_write_r+0x1e>
 80030c0:	602b      	str	r3, [r5, #0]
 80030c2:	bd38      	pop	{r3, r4, r5, pc}
 80030c4:	200000dc 	.word	0x200000dc

080030c8 <_close_r>:
 80030c8:	b538      	push	{r3, r4, r5, lr}
 80030ca:	4c06      	ldr	r4, [pc, #24]	; (80030e4 <_close_r+0x1c>)
 80030cc:	2300      	movs	r3, #0
 80030ce:	4605      	mov	r5, r0
 80030d0:	4608      	mov	r0, r1
 80030d2:	6023      	str	r3, [r4, #0]
 80030d4:	f7fd fbd3 	bl	800087e <_close>
 80030d8:	1c43      	adds	r3, r0, #1
 80030da:	d102      	bne.n	80030e2 <_close_r+0x1a>
 80030dc:	6823      	ldr	r3, [r4, #0]
 80030de:	b103      	cbz	r3, 80030e2 <_close_r+0x1a>
 80030e0:	602b      	str	r3, [r5, #0]
 80030e2:	bd38      	pop	{r3, r4, r5, pc}
 80030e4:	200000dc 	.word	0x200000dc

080030e8 <_fstat_r>:
 80030e8:	b538      	push	{r3, r4, r5, lr}
 80030ea:	4c07      	ldr	r4, [pc, #28]	; (8003108 <_fstat_r+0x20>)
 80030ec:	2300      	movs	r3, #0
 80030ee:	4605      	mov	r5, r0
 80030f0:	4608      	mov	r0, r1
 80030f2:	4611      	mov	r1, r2
 80030f4:	6023      	str	r3, [r4, #0]
 80030f6:	f7fd fbce 	bl	8000896 <_fstat>
 80030fa:	1c43      	adds	r3, r0, #1
 80030fc:	d102      	bne.n	8003104 <_fstat_r+0x1c>
 80030fe:	6823      	ldr	r3, [r4, #0]
 8003100:	b103      	cbz	r3, 8003104 <_fstat_r+0x1c>
 8003102:	602b      	str	r3, [r5, #0]
 8003104:	bd38      	pop	{r3, r4, r5, pc}
 8003106:	bf00      	nop
 8003108:	200000dc 	.word	0x200000dc

0800310c <_isatty_r>:
 800310c:	b538      	push	{r3, r4, r5, lr}
 800310e:	4c06      	ldr	r4, [pc, #24]	; (8003128 <_isatty_r+0x1c>)
 8003110:	2300      	movs	r3, #0
 8003112:	4605      	mov	r5, r0
 8003114:	4608      	mov	r0, r1
 8003116:	6023      	str	r3, [r4, #0]
 8003118:	f7fd fbcd 	bl	80008b6 <_isatty>
 800311c:	1c43      	adds	r3, r0, #1
 800311e:	d102      	bne.n	8003126 <_isatty_r+0x1a>
 8003120:	6823      	ldr	r3, [r4, #0]
 8003122:	b103      	cbz	r3, 8003126 <_isatty_r+0x1a>
 8003124:	602b      	str	r3, [r5, #0]
 8003126:	bd38      	pop	{r3, r4, r5, pc}
 8003128:	200000dc 	.word	0x200000dc

0800312c <_lseek_r>:
 800312c:	b538      	push	{r3, r4, r5, lr}
 800312e:	4c07      	ldr	r4, [pc, #28]	; (800314c <_lseek_r+0x20>)
 8003130:	4605      	mov	r5, r0
 8003132:	4608      	mov	r0, r1
 8003134:	4611      	mov	r1, r2
 8003136:	2200      	movs	r2, #0
 8003138:	6022      	str	r2, [r4, #0]
 800313a:	461a      	mov	r2, r3
 800313c:	f7fd fbc6 	bl	80008cc <_lseek>
 8003140:	1c43      	adds	r3, r0, #1
 8003142:	d102      	bne.n	800314a <_lseek_r+0x1e>
 8003144:	6823      	ldr	r3, [r4, #0]
 8003146:	b103      	cbz	r3, 800314a <_lseek_r+0x1e>
 8003148:	602b      	str	r3, [r5, #0]
 800314a:	bd38      	pop	{r3, r4, r5, pc}
 800314c:	200000dc 	.word	0x200000dc

08003150 <__malloc_lock>:
 8003150:	4770      	bx	lr

08003152 <__malloc_unlock>:
 8003152:	4770      	bx	lr

08003154 <_read_r>:
 8003154:	b538      	push	{r3, r4, r5, lr}
 8003156:	4c07      	ldr	r4, [pc, #28]	; (8003174 <_read_r+0x20>)
 8003158:	4605      	mov	r5, r0
 800315a:	4608      	mov	r0, r1
 800315c:	4611      	mov	r1, r2
 800315e:	2200      	movs	r2, #0
 8003160:	6022      	str	r2, [r4, #0]
 8003162:	461a      	mov	r2, r3
 8003164:	f7fd fb52 	bl	800080c <_read>
 8003168:	1c43      	adds	r3, r0, #1
 800316a:	d102      	bne.n	8003172 <_read_r+0x1e>
 800316c:	6823      	ldr	r3, [r4, #0]
 800316e:	b103      	cbz	r3, 8003172 <_read_r+0x1e>
 8003170:	602b      	str	r3, [r5, #0]
 8003172:	bd38      	pop	{r3, r4, r5, pc}
 8003174:	200000dc 	.word	0x200000dc

08003178 <_init>:
 8003178:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800317a:	bf00      	nop
 800317c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800317e:	bc08      	pop	{r3}
 8003180:	469e      	mov	lr, r3
 8003182:	4770      	bx	lr

08003184 <_fini>:
 8003184:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003186:	bf00      	nop
 8003188:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800318a:	bc08      	pop	{r3}
 800318c:	469e      	mov	lr, r3
 800318e:	4770      	bx	lr
