Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Jun  7 14:06:48 2024
| Host         : LAPTOP-RPUCV7SL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CPU_timing_summary_routed.rpt -rpx CPU_timing_summary_routed.rpx -warn_on_violation
| Design       : CPU
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 102 register/latch pins with no clock driven by root clock pin: fpga_clk (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ALU/ALUControl_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ALU/ALUControl_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ALU/ALUControl_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ALU/ALUControl_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ALU/ALUResult_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ALU/ALUResult_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ALU/ALUResult_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ALU/ALUResult_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ALU/ALUResult_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ALU/ALUResult_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ALU/ALUResult_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ALU/ALUResult_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ALU/ALUResult_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ALU/ALUResult_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ALU/ALUResult_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ALU/ALUResult_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ALU/ALUResult_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ALU/ALUResult_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ALU/ALUResult_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ALU/ALUResult_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ALU/ALUResult_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ALU/ALUResult_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ALU/ALUResult_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ALU/ALUResult_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ALU/ALUResult_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ALU/ALUResult_reg[31]/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: Clock/clock_divider/clk_1_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Controller/ALUOp_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Controller/ALUOp_reg[1]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Tube/divclk_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Tube/sel_reg[0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Tube/sel_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Tube/sel_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Tube/sel_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Tube/sel_reg[4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Tube/sel_reg[5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Tube/sel_reg[6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Tube/sel_reg[7]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 470 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.857        0.000                      0                 8616        0.287        0.000                      0                 8616        2.633        0.000                       0                  7351  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
Clock/clk/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_cpu_clk      {0.000 21.739}     43.478          23.000          
  clkfbout_cpu_clk      {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Clock/clk/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_cpu_clk            6.857        0.000                      0                 8616        0.287        0.000                      0                 8616       21.239        0.000                       0                  7347  
  clkfbout_cpu_clk                                                                                                                                                        2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clock/clk/inst/clk_in1
  To Clock:  Clock/clk/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clock/clk/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clock/clk/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  Clock/clk/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  Clock/clk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  Clock/clk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  Clock/clk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  Clock/clk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  Clock/clk/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpu_clk
  To Clock:  clk_out1_cpu_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.857ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.287ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.239ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.857ns  (required time - arrival time)
  Source:                 IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpu_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Led/led_reg[15]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpu_clk fall@21.739ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        14.456ns  (logic 3.614ns (25.000%)  route 10.842ns (75.000%))
  Logic Levels:           8  (BUFG=1 LUT2=3 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 23.178 - 21.739 ) 
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.598     1.598    Clock/clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  Clock/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    Clock/clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Clock/clk/inst/clkout1_buf/O
                         net (fo=7281, routed)        1.607     1.607    IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     4.061 r  IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.402     5.463    IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_20[0]
    SLICE_X8Y20          LUT6 (Prop_lut6_I5_O)        0.124     5.587 r  IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=63, routed)          2.804     8.391    IFetch/inst[5]
    SLICE_X42Y32         LUT6 (Prop_lut6_I1_O)        0.124     8.515 r  IFetch/udram_i_1/O
                         net (fo=17, routed)          0.995     9.511    IFetch/wea[0]
    SLICE_X43Y46         LUT2 (Prop_lut2_I0_O)        0.124     9.635 r  IFetch/led[15]_i_5/O
                         net (fo=3, routed)           0.274     9.908    IFetch/IOWrite
    SLICE_X43Y46         LUT2 (Prop_lut2_I1_O)        0.118    10.026 r  IFetch/write_data_32_reg[31]_i_2/O
                         net (fo=1, routed)           0.858    10.884    IFetch_n_134
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    11.182 r  write_data_32_reg[31]_i_1/O
                         net (fo=48, routed)          2.194    13.376    Decoder/write_data0
    SLICE_X48Y72         LUT2 (Prop_lut2_I1_O)        0.124    13.500 r  Decoder/data[31]_i_2/O
                         net (fo=19, routed)          1.105    14.605    ALU/write_data[15]
    SLICE_X43Y61         LUT6 (Prop_lut6_I4_O)        0.124    14.729 r  ALU/led[15]_i_7/O
                         net (fo=1, routed)           0.433    15.162    ALU/led[15]_i_7_n_2
    SLICE_X43Y61         LUT3 (Prop_lut3_I1_O)        0.124    15.286 r  ALU/led[15]_i_2/O
                         net (fo=1, routed)           0.777    16.063    Led/D[15]
    SLICE_X48Y59         FDCE                                         r  Led/led_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.479    23.219    Clock/clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    20.072 f  Clock/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.648    Clock/clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  Clock/clk/inst/clkout1_buf/O
                         net (fo=7281, routed)        1.439    23.178    Led/clk_out1
    SLICE_X48Y59         FDCE                                         r  Led/led_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.005    23.173    
                         clock uncertainty           -0.175    22.998    
    SLICE_X48Y59         FDCE (Setup_fdce_C_D)       -0.078    22.920    Led/led_reg[15]
  -------------------------------------------------------------------
                         required time                         22.920    
                         arrival time                         -16.063    
  -------------------------------------------------------------------
                         slack                                  6.857    

Slack (MET) :             7.748ns  (required time - arrival time)
  Source:                 IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpu_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Led/led_reg[13]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpu_clk fall@21.739ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        13.675ns  (logic 3.614ns (26.428%)  route 10.061ns (73.572%))
  Logic Levels:           8  (BUFG=1 LUT2=3 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 23.178 - 21.739 ) 
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.598     1.598    Clock/clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  Clock/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    Clock/clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Clock/clk/inst/clkout1_buf/O
                         net (fo=7281, routed)        1.607     1.607    IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     4.061 r  IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.402     5.463    IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_20[0]
    SLICE_X8Y20          LUT6 (Prop_lut6_I5_O)        0.124     5.587 r  IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=63, routed)          2.804     8.391    IFetch/inst[5]
    SLICE_X42Y32         LUT6 (Prop_lut6_I1_O)        0.124     8.515 r  IFetch/udram_i_1/O
                         net (fo=17, routed)          0.995     9.511    IFetch/wea[0]
    SLICE_X43Y46         LUT2 (Prop_lut2_I0_O)        0.124     9.635 r  IFetch/led[15]_i_5/O
                         net (fo=3, routed)           0.274     9.908    IFetch/IOWrite
    SLICE_X43Y46         LUT2 (Prop_lut2_I1_O)        0.118    10.026 r  IFetch/write_data_32_reg[31]_i_2/O
                         net (fo=1, routed)           0.858    10.884    IFetch_n_134
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    11.182 r  write_data_32_reg[31]_i_1/O
                         net (fo=48, routed)          2.225    13.407    Decoder/write_data0
    SLICE_X51Y53         LUT2 (Prop_lut2_I1_O)        0.124    13.531 r  Decoder/led[5]_i_2/O
                         net (fo=4, routed)           0.946    14.477    ALU/write_data[5]
    SLICE_X48Y61         LUT6 (Prop_lut6_I2_O)        0.124    14.601 r  ALU/led[13]_i_2/O
                         net (fo=1, routed)           0.557    15.158    ALU/led[13]_i_2_n_2
    SLICE_X48Y59         LUT3 (Prop_lut3_I1_O)        0.124    15.282 r  ALU/led[13]_i_1/O
                         net (fo=1, routed)           0.000    15.282    Led/D[13]
    SLICE_X48Y59         FDCE                                         r  Led/led_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.479    23.219    Clock/clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    20.072 f  Clock/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.648    Clock/clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  Clock/clk/inst/clkout1_buf/O
                         net (fo=7281, routed)        1.439    23.178    Led/clk_out1
    SLICE_X48Y59         FDCE                                         r  Led/led_reg[13]/C  (IS_INVERTED)
                         clock pessimism             -0.005    23.173    
                         clock uncertainty           -0.175    22.998    
    SLICE_X48Y59         FDCE (Setup_fdce_C_D)        0.032    23.030    Led/led_reg[13]
  -------------------------------------------------------------------
                         required time                         23.030    
                         arrival time                         -15.282    
  -------------------------------------------------------------------
                         slack                                  7.748    

Slack (MET) :             7.856ns  (required time - arrival time)
  Source:                 IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpu_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Led/led_reg[10]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpu_clk fall@21.739ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        13.619ns  (logic 3.614ns (26.537%)  route 10.005ns (73.463%))
  Logic Levels:           8  (BUFG=1 LUT2=3 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 23.179 - 21.739 ) 
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.598     1.598    Clock/clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  Clock/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    Clock/clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Clock/clk/inst/clkout1_buf/O
                         net (fo=7281, routed)        1.607     1.607    IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     4.061 r  IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.402     5.463    IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_20[0]
    SLICE_X8Y20          LUT6 (Prop_lut6_I5_O)        0.124     5.587 r  IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=63, routed)          2.804     8.391    IFetch/inst[5]
    SLICE_X42Y32         LUT6 (Prop_lut6_I1_O)        0.124     8.515 r  IFetch/udram_i_1/O
                         net (fo=17, routed)          0.995     9.511    IFetch/wea[0]
    SLICE_X43Y46         LUT2 (Prop_lut2_I0_O)        0.124     9.635 r  IFetch/led[15]_i_5/O
                         net (fo=3, routed)           0.274     9.908    IFetch/IOWrite
    SLICE_X43Y46         LUT2 (Prop_lut2_I1_O)        0.118    10.026 r  IFetch/write_data_32_reg[31]_i_2/O
                         net (fo=1, routed)           0.858    10.884    IFetch_n_134
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    11.182 r  write_data_32_reg[31]_i_1/O
                         net (fo=48, routed)          2.087    13.269    Decoder/write_data0
    SLICE_X50Y50         LUT2 (Prop_lut2_I1_O)        0.124    13.393 r  Decoder/led[2]_i_2/O
                         net (fo=4, routed)           0.999    14.392    ALU/write_data[2]
    SLICE_X51Y59         LUT6 (Prop_lut6_I2_O)        0.124    14.516 r  ALU/led[10]_i_2/O
                         net (fo=1, routed)           0.585    15.101    ALU/led[10]_i_2_n_2
    SLICE_X52Y59         LUT3 (Prop_lut3_I1_O)        0.124    15.225 r  ALU/led[10]_i_1/O
                         net (fo=1, routed)           0.000    15.225    Led/D[10]
    SLICE_X52Y59         FDCE                                         r  Led/led_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.479    23.219    Clock/clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    20.072 f  Clock/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.648    Clock/clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  Clock/clk/inst/clkout1_buf/O
                         net (fo=7281, routed)        1.440    23.179    Led/clk_out1
    SLICE_X52Y59         FDCE                                         r  Led/led_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.005    23.174    
                         clock uncertainty           -0.175    22.999    
    SLICE_X52Y59         FDCE (Setup_fdce_C_D)        0.082    23.081    Led/led_reg[10]
  -------------------------------------------------------------------
                         required time                         23.081    
                         arrival time                         -15.225    
  -------------------------------------------------------------------
                         slack                                  7.856    

Slack (MET) :             8.042ns  (required time - arrival time)
  Source:                 IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpu_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Led/led_reg[11]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpu_clk fall@21.739ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        13.433ns  (logic 3.614ns (26.903%)  route 9.819ns (73.097%))
  Logic Levels:           8  (BUFG=1 LUT2=3 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 23.180 - 21.739 ) 
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.598     1.598    Clock/clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  Clock/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    Clock/clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Clock/clk/inst/clkout1_buf/O
                         net (fo=7281, routed)        1.607     1.607    IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     4.061 r  IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.402     5.463    IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_20[0]
    SLICE_X8Y20          LUT6 (Prop_lut6_I5_O)        0.124     5.587 r  IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=63, routed)          2.804     8.391    IFetch/inst[5]
    SLICE_X42Y32         LUT6 (Prop_lut6_I1_O)        0.124     8.515 r  IFetch/udram_i_1/O
                         net (fo=17, routed)          0.995     9.511    IFetch/wea[0]
    SLICE_X43Y46         LUT2 (Prop_lut2_I0_O)        0.124     9.635 r  IFetch/led[15]_i_5/O
                         net (fo=3, routed)           0.274     9.908    IFetch/IOWrite
    SLICE_X43Y46         LUT2 (Prop_lut2_I1_O)        0.118    10.026 r  IFetch/write_data_32_reg[31]_i_2/O
                         net (fo=1, routed)           0.858    10.884    IFetch_n_134
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    11.182 r  write_data_32_reg[31]_i_1/O
                         net (fo=48, routed)          2.226    13.408    Decoder/write_data0
    SLICE_X50Y51         LUT2 (Prop_lut2_I1_O)        0.124    13.532 r  Decoder/led[3]_i_2/O
                         net (fo=4, routed)           0.808    14.340    ALU/write_data[3]
    SLICE_X52Y57         LUT6 (Prop_lut6_I2_O)        0.124    14.464 r  ALU/led[11]_i_2/O
                         net (fo=1, routed)           0.452    14.916    ALU/led[11]_i_2_n_2
    SLICE_X52Y57         LUT3 (Prop_lut3_I1_O)        0.124    15.040 r  ALU/led[11]_i_1/O
                         net (fo=1, routed)           0.000    15.040    Led/D[11]
    SLICE_X52Y57         FDCE                                         r  Led/led_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.479    23.219    Clock/clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    20.072 f  Clock/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.648    Clock/clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  Clock/clk/inst/clkout1_buf/O
                         net (fo=7281, routed)        1.441    23.180    Led/clk_out1
    SLICE_X52Y57         FDCE                                         r  Led/led_reg[11]/C  (IS_INVERTED)
                         clock pessimism             -0.005    23.175    
                         clock uncertainty           -0.175    23.000    
    SLICE_X52Y57         FDCE (Setup_fdce_C_D)        0.082    23.082    Led/led_reg[11]
  -------------------------------------------------------------------
                         required time                         23.082    
                         arrival time                         -15.040    
  -------------------------------------------------------------------
                         slack                                  8.042    

Slack (MET) :             8.042ns  (required time - arrival time)
  Source:                 IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpu_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Led/led_reg[14]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpu_clk fall@21.739ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        13.473ns  (logic 3.870ns (28.723%)  route 9.603ns (71.277%))
  Logic Levels:           8  (BUFG=1 LUT2=3 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 23.179 - 21.739 ) 
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.598     1.598    Clock/clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  Clock/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    Clock/clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Clock/clk/inst/clkout1_buf/O
                         net (fo=7281, routed)        1.607     1.607    IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     4.061 r  IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.402     5.463    IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_20[0]
    SLICE_X8Y20          LUT6 (Prop_lut6_I5_O)        0.124     5.587 r  IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=63, routed)          2.804     8.391    IFetch/inst[5]
    SLICE_X42Y32         LUT6 (Prop_lut6_I1_O)        0.124     8.515 r  IFetch/udram_i_1/O
                         net (fo=17, routed)          0.995     9.511    IFetch/wea[0]
    SLICE_X43Y46         LUT2 (Prop_lut2_I0_O)        0.124     9.635 r  IFetch/led[15]_i_5/O
                         net (fo=3, routed)           0.274     9.908    IFetch/IOWrite
    SLICE_X43Y46         LUT2 (Prop_lut2_I1_O)        0.118    10.026 r  IFetch/write_data_32_reg[31]_i_2/O
                         net (fo=1, routed)           0.858    10.884    IFetch_n_134
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    11.182 r  write_data_32_reg[31]_i_1/O
                         net (fo=48, routed)          2.226    13.408    Decoder/write_data0
    SLICE_X50Y51         LUT2 (Prop_lut2_I1_O)        0.157    13.565 r  Decoder/led[6]_i_2/O
                         net (fo=4, routed)           0.635    14.200    ALU/write_data[6]
    SLICE_X51Y59         LUT6 (Prop_lut6_I2_O)        0.355    14.555 r  ALU/led[14]_i_2/O
                         net (fo=1, routed)           0.409    14.964    ALU/led[14]_i_2_n_2
    SLICE_X52Y59         LUT3 (Prop_lut3_I1_O)        0.116    15.080 r  ALU/led[14]_i_1/O
                         net (fo=1, routed)           0.000    15.080    Led/D[14]
    SLICE_X52Y59         FDCE                                         r  Led/led_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.479    23.219    Clock/clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    20.072 f  Clock/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.648    Clock/clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  Clock/clk/inst/clkout1_buf/O
                         net (fo=7281, routed)        1.440    23.179    Led/clk_out1
    SLICE_X52Y59         FDCE                                         r  Led/led_reg[14]/C  (IS_INVERTED)
                         clock pessimism             -0.005    23.174    
                         clock uncertainty           -0.175    22.999    
    SLICE_X52Y59         FDCE (Setup_fdce_C_D)        0.123    23.122    Led/led_reg[14]
  -------------------------------------------------------------------
                         required time                         23.122    
                         arrival time                         -15.080    
  -------------------------------------------------------------------
                         slack                                  8.042    

Slack (MET) :             8.165ns  (required time - arrival time)
  Source:                 IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpu_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Led/led_reg[8]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpu_clk fall@21.739ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        13.326ns  (logic 3.640ns (27.314%)  route 9.686ns (72.686%))
  Logic Levels:           8  (BUFG=1 LUT2=3 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 23.181 - 21.739 ) 
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.598     1.598    Clock/clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  Clock/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    Clock/clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Clock/clk/inst/clkout1_buf/O
                         net (fo=7281, routed)        1.607     1.607    IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     4.061 r  IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.402     5.463    IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_20[0]
    SLICE_X8Y20          LUT6 (Prop_lut6_I5_O)        0.124     5.587 r  IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=63, routed)          2.804     8.391    IFetch/inst[5]
    SLICE_X42Y32         LUT6 (Prop_lut6_I1_O)        0.124     8.515 r  IFetch/udram_i_1/O
                         net (fo=17, routed)          0.995     9.511    IFetch/wea[0]
    SLICE_X43Y46         LUT2 (Prop_lut2_I0_O)        0.124     9.635 r  IFetch/led[15]_i_5/O
                         net (fo=3, routed)           0.274     9.908    IFetch/IOWrite
    SLICE_X43Y46         LUT2 (Prop_lut2_I1_O)        0.118    10.026 r  IFetch/write_data_32_reg[31]_i_2/O
                         net (fo=1, routed)           0.858    10.884    IFetch_n_134
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    11.182 r  write_data_32_reg[31]_i_1/O
                         net (fo=48, routed)          2.237    13.420    Decoder/write_data0
    SLICE_X48Y53         LUT2 (Prop_lut2_I1_O)        0.124    13.544 r  Decoder/data[8]_i_2/O
                         net (fo=3, routed)           0.513    14.057    ALU/write_data[8]
    SLICE_X49Y53         LUT6 (Prop_lut6_I4_O)        0.124    14.181 r  ALU/led[8]_i_2/O
                         net (fo=1, routed)           0.602    14.783    ALU/led[8]_i_2_n_2
    SLICE_X50Y53         LUT3 (Prop_lut3_I1_O)        0.150    14.933 r  ALU/led[8]_i_1/O
                         net (fo=1, routed)           0.000    14.933    Led/D[8]
    SLICE_X50Y53         FDCE                                         r  Led/led_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.479    23.219    Clock/clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    20.072 f  Clock/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.648    Clock/clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  Clock/clk/inst/clkout1_buf/O
                         net (fo=7281, routed)        1.442    23.181    Led/clk_out1
    SLICE_X50Y53         FDCE                                         r  Led/led_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.005    23.176    
                         clock uncertainty           -0.175    23.001    
    SLICE_X50Y53         FDCE (Setup_fdce_C_D)        0.097    23.098    Led/led_reg[8]
  -------------------------------------------------------------------
                         required time                         23.098    
                         arrival time                         -14.933    
  -------------------------------------------------------------------
                         slack                                  8.165    

Slack (MET) :             8.225ns  (required time - arrival time)
  Source:                 IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpu_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Led/led_reg[9]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpu_clk fall@21.739ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        13.244ns  (logic 3.640ns (27.484%)  route 9.604ns (72.516%))
  Logic Levels:           8  (BUFG=1 LUT2=3 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 23.178 - 21.739 ) 
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.598     1.598    Clock/clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  Clock/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    Clock/clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Clock/clk/inst/clkout1_buf/O
                         net (fo=7281, routed)        1.607     1.607    IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     4.061 r  IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.402     5.463    IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_20[0]
    SLICE_X8Y20          LUT6 (Prop_lut6_I5_O)        0.124     5.587 r  IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=63, routed)          2.804     8.391    IFetch/inst[5]
    SLICE_X42Y32         LUT6 (Prop_lut6_I1_O)        0.124     8.515 r  IFetch/udram_i_1/O
                         net (fo=17, routed)          0.995     9.511    IFetch/wea[0]
    SLICE_X43Y46         LUT2 (Prop_lut2_I0_O)        0.124     9.635 r  IFetch/led[15]_i_5/O
                         net (fo=3, routed)           0.274     9.908    IFetch/IOWrite
    SLICE_X43Y46         LUT2 (Prop_lut2_I1_O)        0.118    10.026 r  IFetch/write_data_32_reg[31]_i_2/O
                         net (fo=1, routed)           0.858    10.884    IFetch_n_134
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    11.182 r  write_data_32_reg[31]_i_1/O
                         net (fo=48, routed)          2.237    13.419    Decoder/write_data0
    SLICE_X48Y59         LUT2 (Prop_lut2_I1_O)        0.124    13.543 r  Decoder/data[9]_i_2/O
                         net (fo=3, routed)           0.590    14.133    ALU/write_data[9]
    SLICE_X48Y59         LUT6 (Prop_lut6_I4_O)        0.124    14.257 r  ALU/led[9]_i_2/O
                         net (fo=1, routed)           0.444    14.701    ALU/led[9]_i_2_n_2
    SLICE_X48Y59         LUT3 (Prop_lut3_I1_O)        0.150    14.851 r  ALU/led[9]_i_1/O
                         net (fo=1, routed)           0.000    14.851    Led/D[9]
    SLICE_X48Y59         FDCE                                         r  Led/led_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.479    23.219    Clock/clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    20.072 f  Clock/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.648    Clock/clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  Clock/clk/inst/clkout1_buf/O
                         net (fo=7281, routed)        1.439    23.178    Led/clk_out1
    SLICE_X48Y59         FDCE                                         r  Led/led_reg[9]/C  (IS_INVERTED)
                         clock pessimism             -0.005    23.173    
                         clock uncertainty           -0.175    22.998    
    SLICE_X48Y59         FDCE (Setup_fdce_C_D)        0.078    23.076    Led/led_reg[9]
  -------------------------------------------------------------------
                         required time                         23.076    
                         arrival time                         -14.851    
  -------------------------------------------------------------------
                         slack                                  8.225    

Slack (MET) :             8.380ns  (required time - arrival time)
  Source:                 IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpu_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Led/led_reg[12]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpu_clk fall@21.739ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        13.136ns  (logic 3.606ns (27.450%)  route 9.530ns (72.550%))
  Logic Levels:           8  (BUFG=1 LUT2=3 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 23.180 - 21.739 ) 
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.598     1.598    Clock/clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  Clock/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    Clock/clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Clock/clk/inst/clkout1_buf/O
                         net (fo=7281, routed)        1.607     1.607    IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     4.061 r  IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.402     5.463    IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_20[0]
    SLICE_X8Y20          LUT6 (Prop_lut6_I5_O)        0.124     5.587 r  IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=63, routed)          2.804     8.391    IFetch/inst[5]
    SLICE_X42Y32         LUT6 (Prop_lut6_I1_O)        0.124     8.515 r  IFetch/udram_i_1/O
                         net (fo=17, routed)          0.995     9.511    IFetch/wea[0]
    SLICE_X43Y46         LUT2 (Prop_lut2_I0_O)        0.124     9.635 r  IFetch/led[15]_i_5/O
                         net (fo=3, routed)           0.274     9.908    IFetch/IOWrite
    SLICE_X43Y46         LUT2 (Prop_lut2_I1_O)        0.118    10.026 r  IFetch/write_data_32_reg[31]_i_2/O
                         net (fo=1, routed)           0.858    10.884    IFetch_n_134
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    11.182 r  write_data_32_reg[31]_i_1/O
                         net (fo=48, routed)          2.096    13.278    Decoder/write_data0
    SLICE_X50Y50         LUT2 (Prop_lut2_I1_O)        0.124    13.402 r  Decoder/led[4]_i_2/O
                         net (fo=4, routed)           0.692    14.094    ALU/write_data[4]
    SLICE_X51Y57         LUT6 (Prop_lut6_I2_O)        0.124    14.218 r  ALU/led[12]_i_2/O
                         net (fo=1, routed)           0.409    14.627    ALU/led[12]_i_2_n_2
    SLICE_X52Y57         LUT3 (Prop_lut3_I1_O)        0.116    14.743 r  ALU/led[12]_i_1/O
                         net (fo=1, routed)           0.000    14.743    Led/D[12]
    SLICE_X52Y57         FDCE                                         r  Led/led_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.479    23.219    Clock/clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    20.072 f  Clock/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.648    Clock/clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  Clock/clk/inst/clkout1_buf/O
                         net (fo=7281, routed)        1.441    23.180    Led/clk_out1
    SLICE_X52Y57         FDCE                                         r  Led/led_reg[12]/C  (IS_INVERTED)
                         clock pessimism             -0.005    23.175    
                         clock uncertainty           -0.175    23.000    
    SLICE_X52Y57         FDCE (Setup_fdce_C_D)        0.123    23.123    Led/led_reg[12]
  -------------------------------------------------------------------
                         required time                         23.123    
                         arrival time                         -14.743    
  -------------------------------------------------------------------
                         slack                                  8.380    

Slack (MET) :             8.475ns  (required time - arrival time)
  Source:                 IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpu_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Led/led_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpu_clk fall@21.739ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        12.955ns  (logic 3.754ns (28.978%)  route 9.201ns (71.022%))
  Logic Levels:           7  (BUFG=1 LUT2=3 LUT6=3)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 23.182 - 21.739 ) 
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.598     1.598    Clock/clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  Clock/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    Clock/clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Clock/clk/inst/clkout1_buf/O
                         net (fo=7281, routed)        1.607     1.607    IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     4.061 r  IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.402     5.463    IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_20[0]
    SLICE_X8Y20          LUT6 (Prop_lut6_I5_O)        0.124     5.587 r  IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=63, routed)          2.804     8.391    IFetch/inst[5]
    SLICE_X42Y32         LUT6 (Prop_lut6_I1_O)        0.124     8.515 r  IFetch/udram_i_1/O
                         net (fo=17, routed)          0.995     9.511    IFetch/wea[0]
    SLICE_X43Y46         LUT2 (Prop_lut2_I0_O)        0.124     9.635 r  IFetch/led[15]_i_5/O
                         net (fo=3, routed)           0.274     9.908    IFetch/IOWrite
    SLICE_X43Y46         LUT2 (Prop_lut2_I1_O)        0.118    10.026 r  IFetch/write_data_32_reg[31]_i_2/O
                         net (fo=1, routed)           0.858    10.884    IFetch_n_134
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    11.182 r  write_data_32_reg[31]_i_1/O
                         net (fo=48, routed)          2.226    13.408    Decoder/write_data0
    SLICE_X50Y51         LUT2 (Prop_lut2_I1_O)        0.157    13.565 r  Decoder/led[6]_i_2/O
                         net (fo=4, routed)           0.641    14.207    ALU/write_data[6]
    SLICE_X51Y51         LUT6 (Prop_lut6_I3_O)        0.355    14.562 r  ALU/led[6]_i_1/O
                         net (fo=1, routed)           0.000    14.562    Led/D[6]
    SLICE_X51Y51         FDCE                                         r  Led/led_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.479    23.219    Clock/clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    20.072 f  Clock/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.648    Clock/clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  Clock/clk/inst/clkout1_buf/O
                         net (fo=7281, routed)        1.443    23.182    Led/clk_out1
    SLICE_X51Y51         FDCE                                         r  Led/led_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.005    23.177    
                         clock uncertainty           -0.175    23.002    
    SLICE_X51Y51         FDCE (Setup_fdce_C_D)        0.034    23.036    Led/led_reg[6]
  -------------------------------------------------------------------
                         required time                         23.036    
                         arrival time                         -14.562    
  -------------------------------------------------------------------
                         slack                                  8.475    

Slack (MET) :             8.775ns  (required time - arrival time)
  Source:                 IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpu_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Led/led_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpu_clk fall@21.739ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        12.655ns  (logic 3.490ns (27.578%)  route 9.165ns (72.422%))
  Logic Levels:           7  (BUFG=1 LUT2=3 LUT6=3)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 23.182 - 21.739 ) 
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.598     1.598    Clock/clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  Clock/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    Clock/clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Clock/clk/inst/clkout1_buf/O
                         net (fo=7281, routed)        1.607     1.607    IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     4.061 r  IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.402     5.463    IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_20[0]
    SLICE_X8Y20          LUT6 (Prop_lut6_I5_O)        0.124     5.587 r  IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=63, routed)          2.804     8.391    IFetch/inst[5]
    SLICE_X42Y32         LUT6 (Prop_lut6_I1_O)        0.124     8.515 r  IFetch/udram_i_1/O
                         net (fo=17, routed)          0.995     9.511    IFetch/wea[0]
    SLICE_X43Y46         LUT2 (Prop_lut2_I0_O)        0.124     9.635 r  IFetch/led[15]_i_5/O
                         net (fo=3, routed)           0.274     9.908    IFetch/IOWrite
    SLICE_X43Y46         LUT2 (Prop_lut2_I1_O)        0.118    10.026 r  IFetch/write_data_32_reg[31]_i_2/O
                         net (fo=1, routed)           0.858    10.884    IFetch_n_134
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    11.182 r  write_data_32_reg[31]_i_1/O
                         net (fo=48, routed)          2.239    13.421    Decoder/write_data0
    SLICE_X48Y53         LUT2 (Prop_lut2_I1_O)        0.124    13.545 r  Decoder/led[0]_i_2/O
                         net (fo=4, routed)           0.593    14.138    ALU/write_data[0]
    SLICE_X51Y51         LUT6 (Prop_lut6_I3_O)        0.124    14.262 r  ALU/led[0]_i_1/O
                         net (fo=1, routed)           0.000    14.262    Led/D[0]
    SLICE_X51Y51         FDCE                                         r  Led/led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.479    23.219    Clock/clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    20.072 f  Clock/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.648    Clock/clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  Clock/clk/inst/clkout1_buf/O
                         net (fo=7281, routed)        1.443    23.182    Led/clk_out1
    SLICE_X51Y51         FDCE                                         r  Led/led_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.005    23.177    
                         clock uncertainty           -0.175    23.002    
    SLICE_X51Y51         FDCE (Setup_fdce_C_D)        0.035    23.037    Led/led_reg[0]
  -------------------------------------------------------------------
                         required time                         23.037    
                         arrival time                         -14.262    
  -------------------------------------------------------------------
                         slack                                  8.775    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 Tube/i_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Tube/i_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk rise@0.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.554     0.554    Clock/clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  Clock/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    Clock/clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Clock/clk/inst/clkout1_buf/O
                         net (fo=7281, routed)        0.558     0.558    Tube/clk_out1
    SLICE_X10Y82         FDCE                                         r  Tube/i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDCE (Prop_fdce_C_Q)         0.164     0.722 r  Tube/i_reg[19]/Q
                         net (fo=2, routed)           0.148     0.870    ALU/i_reg[19]
    SLICE_X10Y82         LUT2 (Prop_lut2_I1_O)        0.045     0.915 r  ALU/i[16]_i_2/O
                         net (fo=1, routed)           0.000     0.915    ALU/i[16]_i_2_n_2
    SLICE_X10Y82         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.979 r  ALU/i_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.979    Tube/i_reg[19]_0[3]
    SLICE_X10Y82         FDCE                                         r  Tube/i_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.822     0.822    Clock/clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  Clock/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    Clock/clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  Clock/clk/inst/clkout1_buf/O
                         net (fo=7281, routed)        0.825     0.825    Tube/clk_out1
    SLICE_X10Y82         FDCE                                         r  Tube/i_reg[19]/C
                         clock pessimism             -0.268     0.558    
    SLICE_X10Y82         FDCE (Hold_fdce_C_D)         0.134     0.692    Tube/i_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           0.979    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 Tube/i_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Tube/i_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk rise@0.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.554     0.554    Clock/clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  Clock/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    Clock/clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Clock/clk/inst/clkout1_buf/O
                         net (fo=7281, routed)        0.556     0.556    Tube/clk_out1
    SLICE_X10Y80         FDCE                                         r  Tube/i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y80         FDCE (Prop_fdce_C_Q)         0.164     0.720 r  Tube/i_reg[11]/Q
                         net (fo=2, routed)           0.148     0.868    ALU/i_reg[11]
    SLICE_X10Y80         LUT2 (Prop_lut2_I1_O)        0.045     0.913 r  ALU/i[8]_i_2/O
                         net (fo=1, routed)           0.000     0.913    ALU/i[8]_i_2_n_2
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.977 r  ALU/i_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.977    Tube/i_reg[11]_0[3]
    SLICE_X10Y80         FDCE                                         r  Tube/i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.822     0.822    Clock/clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  Clock/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    Clock/clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  Clock/clk/inst/clkout1_buf/O
                         net (fo=7281, routed)        0.823     0.823    Tube/clk_out1
    SLICE_X10Y80         FDCE                                         r  Tube/i_reg[11]/C
                         clock pessimism             -0.268     0.556    
    SLICE_X10Y80         FDCE (Hold_fdce_C_D)         0.134     0.690    Tube/i_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 Tube/i_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Tube/i_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk rise@0.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.554     0.554    Clock/clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  Clock/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    Clock/clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Clock/clk/inst/clkout1_buf/O
                         net (fo=7281, routed)        0.559     0.559    Tube/clk_out1
    SLICE_X10Y83         FDCE                                         r  Tube/i_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y83         FDCE (Prop_fdce_C_Q)         0.164     0.723 r  Tube/i_reg[23]/Q
                         net (fo=2, routed)           0.148     0.871    ALU/i_reg[23]
    SLICE_X10Y83         LUT2 (Prop_lut2_I1_O)        0.045     0.916 r  ALU/i[20]_i_2/O
                         net (fo=1, routed)           0.000     0.916    ALU/i[20]_i_2_n_2
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.980 r  ALU/i_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.980    Tube/i_reg[23]_0[3]
    SLICE_X10Y83         FDCE                                         r  Tube/i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.822     0.822    Clock/clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  Clock/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    Clock/clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  Clock/clk/inst/clkout1_buf/O
                         net (fo=7281, routed)        0.826     0.826    Tube/clk_out1
    SLICE_X10Y83         FDCE                                         r  Tube/i_reg[23]/C
                         clock pessimism             -0.268     0.559    
    SLICE_X10Y83         FDCE (Hold_fdce_C_D)         0.134     0.693    Tube/i_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 Tube/i_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Tube/i_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk rise@0.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.554     0.554    Clock/clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  Clock/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    Clock/clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Clock/clk/inst/clkout1_buf/O
                         net (fo=7281, routed)        0.560     0.560    Tube/clk_out1
    SLICE_X10Y84         FDCE                                         r  Tube/i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y84         FDCE (Prop_fdce_C_Q)         0.164     0.724 r  Tube/i_reg[27]/Q
                         net (fo=2, routed)           0.149     0.873    ALU/i_reg[27]
    SLICE_X10Y84         LUT2 (Prop_lut2_I1_O)        0.045     0.918 r  ALU/i[24]_i_2/O
                         net (fo=1, routed)           0.000     0.918    ALU/i[24]_i_2_n_2
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.982 r  ALU/i_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.982    Tube/i_reg[27]_0[3]
    SLICE_X10Y84         FDCE                                         r  Tube/i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.822     0.822    Clock/clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  Clock/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    Clock/clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  Clock/clk/inst/clkout1_buf/O
                         net (fo=7281, routed)        0.827     0.827    Tube/clk_out1
    SLICE_X10Y84         FDCE                                         r  Tube/i_reg[27]/C
                         clock pessimism             -0.268     0.560    
    SLICE_X10Y84         FDCE (Hold_fdce_C_D)         0.134     0.694    Tube/i_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 Tube/i_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Tube/i_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk rise@0.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.554     0.554    Clock/clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  Clock/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    Clock/clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Clock/clk/inst/clkout1_buf/O
                         net (fo=7281, routed)        0.557     0.557    Tube/clk_out1
    SLICE_X10Y81         FDCE                                         r  Tube/i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDCE (Prop_fdce_C_Q)         0.164     0.721 r  Tube/i_reg[15]/Q
                         net (fo=4, routed)           0.149     0.870    ALU/i_reg[15]
    SLICE_X10Y81         LUT2 (Prop_lut2_I1_O)        0.045     0.915 r  ALU/i[12]_i_2/O
                         net (fo=1, routed)           0.000     0.915    ALU/i[12]_i_2_n_2
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.979 r  ALU/i_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.979    Tube/i_reg[15]_0[3]
    SLICE_X10Y81         FDCE                                         r  Tube/i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.822     0.822    Clock/clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  Clock/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    Clock/clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  Clock/clk/inst/clkout1_buf/O
                         net (fo=7281, routed)        0.824     0.824    Tube/clk_out1
    SLICE_X10Y81         FDCE                                         r  Tube/i_reg[15]/C
                         clock pessimism             -0.268     0.557    
    SLICE_X10Y81         FDCE (Hold_fdce_C_D)         0.134     0.691    Tube/i_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.979    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 Tube/i_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Tube/i_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk rise@0.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.273ns (63.179%)  route 0.159ns (36.821%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.554     0.554    Clock/clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  Clock/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    Clock/clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Clock/clk/inst/clkout1_buf/O
                         net (fo=7281, routed)        0.560     0.560    Tube/clk_out1
    SLICE_X10Y85         FDCE                                         r  Tube/i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDCE (Prop_fdce_C_Q)         0.164     0.724 r  Tube/i_reg[31]/Q
                         net (fo=4, routed)           0.159     0.883    ALU/i_reg[31]
    SLICE_X10Y85         LUT2 (Prop_lut2_I1_O)        0.045     0.928 r  ALU/i[28]_i_2/O
                         net (fo=1, routed)           0.000     0.928    ALU/i[28]_i_2_n_2
    SLICE_X10Y85         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.992 r  ALU/i_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.992    Tube/i_reg[31]_0[3]
    SLICE_X10Y85         FDCE                                         r  Tube/i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.822     0.822    Clock/clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  Clock/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    Clock/clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  Clock/clk/inst/clkout1_buf/O
                         net (fo=7281, routed)        0.828     0.828    Tube/clk_out1
    SLICE_X10Y85         FDCE                                         r  Tube/i_reg[31]/C
                         clock pessimism             -0.269     0.560    
    SLICE_X10Y85         FDCE (Hold_fdce_C_D)         0.134     0.694    Tube/i_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.992    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 Tube/i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Tube/i_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk rise@0.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.273ns (61.283%)  route 0.172ns (38.717%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.554     0.554    Clock/clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  Clock/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    Clock/clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Clock/clk/inst/clkout1_buf/O
                         net (fo=7281, routed)        0.554     0.554    Tube/clk_out1
    SLICE_X10Y78         FDCE                                         r  Tube/i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDCE (Prop_fdce_C_Q)         0.164     0.718 r  Tube/i_reg[3]/Q
                         net (fo=96, routed)          0.172     0.890    ALU/i_reg[3]
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.045     0.935 r  ALU/i[0]_i_5/O
                         net (fo=1, routed)           0.000     0.935    ALU/i[0]_i_5_n_2
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.999 r  ALU/i_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.999    Tube/O[3]
    SLICE_X10Y78         FDCE                                         r  Tube/i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.822     0.822    Clock/clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  Clock/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    Clock/clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  Clock/clk/inst/clkout1_buf/O
                         net (fo=7281, routed)        0.822     0.822    Tube/clk_out1
    SLICE_X10Y78         FDCE                                         r  Tube/i_reg[3]/C
                         clock pessimism             -0.268     0.554    
    SLICE_X10Y78         FDCE (Hold_fdce_C_D)         0.134     0.688    Tube/i_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.688    
                         arrival time                           0.999    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 IFetch/pc_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpu_clk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            IFetch/pc_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpu_clk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk fall@21.739ns - clk_out1_cpu_clk fall@21.739ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.384%)  route 0.170ns (40.615%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.177ns = ( 23.916 - 21.739 ) 
    Source Clock Delay      (SCD):    1.566ns = ( 23.305 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.554    22.293    Clock/clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    21.212 f  Clock/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    21.713    Clock/clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  Clock/clk/inst/clkout1_buf/O
                         net (fo=7281, routed)        0.723    22.463    cpu_clk
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045    22.508 r  n_0_4804_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214    22.722    n_0_4804_BUFG_inst_n_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    22.748 r  n_0_4804_BUFG_inst/O
                         net (fo=64, routed)          0.558    23.305    IFetch/clka
    SLICE_X43Y33         FDCE                                         r  IFetch/pc_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDCE (Prop_fdce_C_Q)         0.141    23.446 r  IFetch/pc_reg[27]/Q
                         net (fo=4, routed)           0.170    23.617    IFetch/pc_reg__0[27]
    SLICE_X43Y33         LUT4 (Prop_lut4_I1_O)        0.045    23.662 r  IFetch/pc[24]_i_6/O
                         net (fo=1, routed)           0.000    23.662    IFetch/pc[24]_i_6_n_2
    SLICE_X43Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    23.725 r  IFetch/pc_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    23.725    IFetch/pc_reg[24]_i_1_n_6
    SLICE_X43Y33         FDCE                                         r  IFetch/pc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.822    22.561    Clock/clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    21.165 f  Clock/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    21.710    Clock/clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  Clock/clk/inst/clkout1_buf/O
                         net (fo=7281, routed)        1.028    22.768    cpu_clk
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056    22.824 r  n_0_4804_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238    23.062    n_0_4804_BUFG_inst_n_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    23.091 r  n_0_4804_BUFG_inst/O
                         net (fo=64, routed)          0.826    23.916    IFetch/clka
    SLICE_X43Y33         FDCE                                         r  IFetch/pc_reg[27]/C
                         clock pessimism             -0.611    23.305    
    SLICE_X43Y33         FDCE (Hold_fdce_C_D)         0.105    23.410    IFetch/pc_reg[27]
  -------------------------------------------------------------------
                         required time                        -23.410    
                         arrival time                          23.725    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 IFetch/pc_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpu_clk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            IFetch/pc_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpu_clk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk fall@21.739ns - clk_out1_cpu_clk fall@21.739ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.384%)  route 0.170ns (40.615%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.178ns = ( 23.917 - 21.739 ) 
    Source Clock Delay      (SCD):    1.567ns = ( 23.306 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.554    22.293    Clock/clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    21.212 f  Clock/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    21.713    Clock/clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  Clock/clk/inst/clkout1_buf/O
                         net (fo=7281, routed)        0.723    22.463    cpu_clk
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045    22.508 r  n_0_4804_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214    22.722    n_0_4804_BUFG_inst_n_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    22.748 r  n_0_4804_BUFG_inst/O
                         net (fo=64, routed)          0.559    23.306    IFetch/clka
    SLICE_X43Y34         FDCE                                         r  IFetch/pc_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDCE (Prop_fdce_C_Q)         0.141    23.447 r  IFetch/pc_reg[31]/Q
                         net (fo=3, routed)           0.170    23.618    IFetch/pc_reg__0[31]
    SLICE_X43Y34         LUT4 (Prop_lut4_I1_O)        0.045    23.663 r  IFetch/pc[28]_i_5/O
                         net (fo=1, routed)           0.000    23.663    IFetch/pc[28]_i_5_n_2
    SLICE_X43Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    23.726 r  IFetch/pc_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    23.726    IFetch/pc_reg[28]_i_1_n_6
    SLICE_X43Y34         FDCE                                         r  IFetch/pc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.822    22.561    Clock/clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    21.165 f  Clock/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    21.710    Clock/clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  Clock/clk/inst/clkout1_buf/O
                         net (fo=7281, routed)        1.028    22.768    cpu_clk
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056    22.824 r  n_0_4804_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238    23.062    n_0_4804_BUFG_inst_n_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    23.091 r  n_0_4804_BUFG_inst/O
                         net (fo=64, routed)          0.827    23.917    IFetch/clka
    SLICE_X43Y34         FDCE                                         r  IFetch/pc_reg[31]/C
                         clock pessimism             -0.611    23.306    
    SLICE_X43Y34         FDCE (Hold_fdce_C_D)         0.105    23.411    IFetch/pc_reg[31]
  -------------------------------------------------------------------
                         required time                        -23.411    
                         arrival time                          23.726    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 Tube/i_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Tube/i_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk rise@0.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.279ns (61.561%)  route 0.174ns (38.439%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.554     0.554    Clock/clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  Clock/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    Clock/clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Clock/clk/inst/clkout1_buf/O
                         net (fo=7281, routed)        0.558     0.558    Tube/clk_out1
    SLICE_X10Y82         FDCE                                         r  Tube/i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDCE (Prop_fdce_C_Q)         0.164     0.722 r  Tube/i_reg[16]/Q
                         net (fo=2, routed)           0.174     0.896    ALU/i_reg[16]
    SLICE_X10Y82         LUT2 (Prop_lut2_I1_O)        0.045     0.941 r  ALU/i[16]_i_5/O
                         net (fo=1, routed)           0.000     0.941    ALU/i[16]_i_5_n_2
    SLICE_X10Y82         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.011 r  ALU/i_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.011    Tube/i_reg[19]_0[0]
    SLICE_X10Y82         FDCE                                         r  Tube/i_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.822     0.822    Clock/clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  Clock/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    Clock/clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  Clock/clk/inst/clkout1_buf/O
                         net (fo=7281, routed)        0.825     0.825    Tube/clk_out1
    SLICE_X10Y82         FDCE                                         r  Tube/i_reg[16]/C
                         clock pessimism             -0.268     0.558    
    SLICE_X10Y82         FDCE (Hold_fdce_C_D)         0.134     0.692    Tube/i_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           1.011    
  -------------------------------------------------------------------
                         slack                                  0.319    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpu_clk
Waveform(ns):       { 0.000 21.739 }
Period(ns):         43.478
Sources:            { Clock/clk/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X0Y7     DataMem/udram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X0Y7     DataMem/udram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y9     DataMem/udram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y9     DataMem/udram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y14    DataMem/udram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y14    DataMem/udram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y1     IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y1     IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X0Y4     IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X0Y4     IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       43.478      116.522    PLLE2_ADV_X1Y0  Clock/clk/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X34Y13    Decoder/registers_reg[10][23]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X34Y13    Decoder/registers_reg[10][3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X61Y68    Tube/array_reg[134][4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X61Y68    Tube/array_reg[134][6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X57Y95    Tube/array_reg[135][17]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X56Y63    Tube/array_reg[171][3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X56Y63    Tube/array_reg[171][6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X36Y71    Tube/array_reg[172][11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X65Y78    Tube/array_reg[172][13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X65Y78    Tube/array_reg[172][14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X41Y86    Tube/array_reg[73][12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X41Y86    Tube/array_reg[73][31]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X36Y20    Decoder/registers_reg[12][28]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X11Y66    Tube/array_reg[173][8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X43Y63    Tube/array_reg[175][5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X55Y43    Tube/array_reg[3][0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X47Y83    Tube/array_reg[139][12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X47Y83    Tube/array_reg[139][18]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X47Y83    Tube/array_reg[139][19]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X32Y20    Decoder/registers_reg[15][15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpu_clk
  To Clock:  clkfbout_cpu_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpu_clk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { Clock/clk/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y6   Clock/clk/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  Clock/clk/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  Clock/clk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y0  Clock/clk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y0  Clock/clk/inst/plle2_adv_inst/CLKFBOUT



