// Seed: 3117127863
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_11;
  wor  id_12 = 1'd0;
  wire id_13;
  wire id_14 = id_1;
  wire id_15;
  wire id_16 = module_0;
endmodule
module module_1 (
    output wand id_0,
    input tri1 id_1,
    output wire id_2,
    input wor id_3,
    input wor id_4,
    input wor id_5,
    input tri0 id_6,
    input uwire id_7,
    input tri1 id_8,
    input wand id_9,
    output tri0 id_10,
    input supply1 id_11,
    input supply1 id_12,
    input tri id_13,
    input tri0 id_14,
    input tri0 id_15,
    output supply1 id_16
);
  tri0 id_18;
  module_0(
      id_18, id_18, id_18, id_18, id_18, id_18, id_18, id_18, id_18, id_18
  );
  wire id_19;
  assign id_18 = 1'b0;
  wire id_20;
  supply0 id_21 = 1;
  assign id_16 = id_21;
  id_22(
      .id_0(id_11), .id_1(1'h0), .id_2('d0), .id_3(id_1), .id_4(1), .id_5(1), .id_6(1)
  );
endmodule
