{"status": "moved", "external_homepage": "http://www.inf.ufpr.br/roberto/cMIPS.html", "developers": [{"url": "http://sourceforge.net/u/rhexsel/", "username": "rhexsel", "name": "Roberto Hexsel"}], "screenshots": [{"url": "http://sourceforge.net/p/cmips/screenshot/cMIPS.png", "caption": "GTKwave simulation", "thumbnail_url": "http://sourceforge.net/p/cmips/screenshot/cMIPS.png/thumb"}, {"url": "http://sourceforge.net/p/cmips/screenshot/HelloWorld.png", "caption": "Hello world!", "thumbnail_url": "http://sourceforge.net/p/cmips/screenshot/HelloWorld.png/thumb"}], "name": "cMIPS", "preferred_support_tool": "wiki", "preferred_support_url": "", "icon_url": "http://sourceforge.net/p/cmips/icon", "labels": ["vhdl", "mips", "simulator", "embedded core", "FPGA ready"], "video_url": null, "private": false, "creation_date": "2013-10-03", "url": "http://sourceforge.net/p/cmips/", "socialnetworks": [{"accounturl": "", "socialnetwork": "Twitter"}, {"accounturl": null, "socialnetwork": "Facebook"}], "short_description": "This project was moved to https://gitlab.c3sl.ufpr.br/roberto/cmips\r\n\r\nThe code here is no longer up to date. \r\n\r\nThe VHDL model mimics the pipeline design described in Patterson & Hennessy's book (Computer Organisation and Design) and is an almost complete implementation of the MIPS32r2 instruction set.  The TLB and assorted control registers will be included soon (as of fev 2015).  The model was synthesized for an Altera EP4CE30F23. The model uses up 15% of combinational blocks and 5% logic registers. ", "moved_to_url": "https://gitlab.c3sl.ufpr.br/roberto/cmips", "shortname": "cmips", "_id": "524d6083c4d10429df568ced", "tools": [{"sourceforge_group_id": 1970855, "mount_point": "summary", "name": "summary", "label": "Summary"}, {"mount_point": "files", "name": "files", "label": "Files"}, {"mount_point": "reviews", "name": "reviews", "label": "Reviews"}, {"mount_point": "support", "name": "support", "label": "Support"}, {"mount_point": "wiki", "name": "wiki", "label": "Wiki"}, {"mount_point": "tickets", "name": "tickets", "label": "Tickets"}, {"mount_point": "discussion", "name": "discussion", "label": "Discussion"}, {"mount_point": "code", "name": "svn", "label": "Code"}], "summary": "cMIPS - an FPGA ready VHDL model for 5-stage pipeline, MIPS32r2 core", "categories": {"developmentstatus": [{"fullpath": "Development Status :: 4 - Beta", "shortname": "beta", "fullname": "4 - Beta", "id": 10}], "topic": [{"fullpath": "Topic :: System :: Hardware", "shortname": "hardware", "fullname": "Hardware", "id": 146}, {"fullpath": "Topic :: System :: Embedded systems", "shortname": "embedded", "fullname": "Embedded systems", "id": 749}], "language": [{"fullpath": "Programming Language :: Assembly", "shortname": "assembly", "fullname": "Assembly", "id": 162}, {"fullpath": "Programming Language :: VHDL/Verilog", "shortname": "vhdl_verilog", "fullname": "VHDL/Verilog", "id": 551}], "license": [{"fullpath": "License :: OSI-Approved Open Source :: GNU General Public License version 3.0 (GPLv3)", "shortname": "gplv3", "fullname": "GNU General Public License version 3.0 (GPLv3)", "id": 679}], "database": [], "environment": [{"fullpath": "User Interface :: Textual :: Command-line", "shortname": "ui_commandline", "fullname": "Command-line", "id": 459}], "audience": [{"fullpath": "Intended Audience :: by Industry or Sector :: Education", "shortname": "education", "fullname": "Education", "id": 360}, {"fullpath": "Intended Audience :: by Industry or Sector :: Engineering", "shortname": "audienceengineering", "fullname": "Engineering", "id": 729}], "translation": [], "os": [{"fullpath": "Operating System :: Handheld/Embedded Operating Systems :: uClinux", "shortname": "uclinux", "fullname": "uClinux", "id": 440}]}}
