// Seed: 918019665
module module_0 (
    output wand  id_0,
    input  uwire id_1,
    output tri0  id_2,
    input  wand  id_3,
    input  tri   id_4,
    input  tri1  id_5
);
  logic id_7;
  ;
endmodule
module module_1 (
    input tri0 id_0,
    input wire id_1,
    output wire id_2,
    input supply0 id_3,
    input supply1 id_4,
    output tri0 id_5,
    input tri0 id_6,
    output tri1 id_7,
    input supply1 id_8,
    input wor id_9,
    input wand id_10,
    input supply0 id_11,
    output wand id_12,
    output tri id_13,
    input tri1 id_14,
    input supply1 id_15
);
  logic id_17;
  module_0 modCall_1 (
      id_13,
      id_11,
      id_13,
      id_0,
      id_1,
      id_4
  );
  assign modCall_1.id_4 = 0;
  wire id_18;
endmodule
