`timescale 1ns / 1ps
module unishiftreg(
    input wire clk,
    input wire reset,
    input wire [1:0]mode,
    input wire [3:0]parallel_in,
    input wire serial_in_left,
    input wire serial_in_right,
    output reg [3:0]q
    );
always@(posedge clk or posedge reset)begin
	if(reset)begin
		q<=4'b0000;
	end
	else begin
		case(mode)
			2'b00:q<=q;
			2'b01:q<={q[2:0],serial_in_left};
			2'b10:q<={serial_in_right,q[3:1]};
			2'b11:q<=parallel_in;
			default:q<=q;
		endcase
	end
end
endmodule
