Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -o "D:/logicProject/logicProjectCLK/testBench_final_isim_beh.exe" -prj "D:/logicProject/logicProjectCLK/testBench_final_beh.prj" "work.testBench_final" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/logicProject/logicProjectCLK/login.v" into library work
Analyzing Verilog file "D:/logicProject/logicProjectCLK/keypadCombine.v" into library work
Analyzing Verilog file "D:/logicProject/logicProjectCLK/../../lc project/LCproject/movement.v" into library work
Analyzing Verilog file "C:/Users/Asus/Desktop/ram_usage.v" into library work
Analyzing Verilog file "D:/logicProject/logicProjectCLK/final.v" into library work
Analyzing Verilog file "D:/logicProject/logicProjectCLK/testBench_final.v" into library work
Analyzing Verilog file "E:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Parsing VHDL file "C:/Users/Asus/Desktop/RAM.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling module keypadCombine
Compiling module ram_usage
Compiling module login
Compiling module elevator
Compiling module final
Compiling module testBench_final
Compiling module glbl
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture rtl of entity SYNCSRAM [syncsram_default]
Time Resolution for simulation is 1ps.
Compiled 6 VHDL Units
Compiled 7 Verilog Units
Built simulation executable D:/logicProject/logicProjectCLK/testBench_final_isim_beh.exe
Fuse Memory Usage: 36728 KB
Fuse CPU Usage: 953 ms
