#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Jan  8 09:38:47 2020
# Process ID: 23000
# Current directory: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/v_log
# Command line: vivado.exe -source ../scripts/script_main.tcl -mode batch -notrace -tclargs --gui 1
# Log file: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/v_log/vivado.log
# Journal file: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/v_log\vivado.jou
#-----------------------------------------------------------
source ../scripts/script_main.tcl -notrace
-----------------------------------------------------------------------
INFO:(TE) Load Settings Script finished
INFO:(TE) Load environment script finished
INFO:(TE) Load Vivado script finished
INFO:(TE) Load Utilities script finished
INFO:(TE) Load Vivado script finished
INFO:(TE) Load Designs script finished
INFO:(TE) Load User Command scripts finished
INFO:(TE) Load SDSoC script finished
-----------------------------------------------------------------------
-----------------------------------------------------------------------
INFO: [TE_INIT-3] Initial project names and paths:
  TE::VPROJ_NAME:           StarterKit 
  TE::VPROJ_PATH:           D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado 
  TE::VLABPROJ_PATH:        D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado_lab 
  TE::BOARDDEF_PATH:        D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/board_files 
  TE::FIRMWARE_PATH:        D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/firmware 
  TE::IP_PATH:              D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib 
  TE::BD_PATH:              D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/block_design 
  TE::XDC_PATH:             D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints 
  TE::HDL_PATH:             D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/hdl 
  TE::SET_PATH:             D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/settings 
  TE::WORKSPACE_HSI_PATH:   D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/workspace/hsi 
  TE::WORKSPACE_SDK_PATH:   D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/workspace/sdk 
  TE::LIB_PATH:             D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/sw_lib 
  TE::SCRIPT_PATH:          D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/scripts 
  TE::DOC_PATH:             D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/doc 
  TE::PREBUILT_BI_PATH:     D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/boot_images 
  TE::PREBUILT_HW_PATH:     D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/hardware 
  TE::PREBUILT_SW_PATH:     D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/software 
  TE::PREBUILT_OS_PATH:     D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/os 
  TE::PREBUILT_EXPORT_PATH: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/../export 
  TE::LOG_PATH:             D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/v_log 
  TE::BACKUP_PATH:          D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/backup 
  TE::ZIP_PATH:             C:/Program Files/7-Zip/7z.exe 
  TE::SDSOC_PATH:           D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/../SDSoC_PFM 
  TE::TMP_PATH:             D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/tmp 
  TE::XILINXGIT_DEVICETREE: B:/xilinx_git/device-tree-xlnx 
  TE::XILINXGIT_UBOOT:       
  TE::XILINXGIT_LINUX:       
  ------
-----------------------------------------------------------------------
INFO:(TE) Parameter Index: 0
INFO:(TE) Parameter Option: --gui
INFO:(TE) Parameter Option Value: 1
-----------------------------------------------------------------------
INFO: [TE_INIT-129] Run TE::INIT::run_project NA 0 1 0
INFO: [TE_INIT-0] Script Info:
  Vivado Version:                             Vivado v2018.2 (64-bit)
  TE Script Version:                          2018.2.02
  Board Part (Definition Files) CSV Version:  1.3
  Software IP CSV Version:                    2.1
  Board Design Modify CSV Version:            1.1
  ZIP ignore CSV Version:                     1.0
  ---
  Start project with:                         vivado_open_existing_project_guimode
  ------
INFO: [TE_INIT-1] Script Environment:
  Vivado Setting:     1 
  LabTools Setting:   0 
  SDK Setting:        1 
  SDSOC Setting:      0 
  ------
INFO: [TE_INIT-3] Initial project names and paths:
  TE::VPROJ_NAME:           StarterKit 
  TE::VPROJ_PATH:           D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado 
  TE::VLABPROJ_PATH:        D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado_lab 
  TE::BOARDDEF_PATH:        D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/board_files 
  TE::FIRMWARE_PATH:        D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/firmware 
  TE::IP_PATH:              D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib 
  TE::BD_PATH:              D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/block_design 
  TE::XDC_PATH:             D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints 
  TE::HDL_PATH:             D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/hdl 
  TE::SET_PATH:             D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/settings 
  TE::WORKSPACE_HSI_PATH:   D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/workspace/hsi 
  TE::WORKSPACE_SDK_PATH:   D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/workspace/sdk 
  TE::LIB_PATH:             D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/sw_lib 
  TE::SCRIPT_PATH:          D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/scripts 
  TE::DOC_PATH:             D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/doc 
  TE::PREBUILT_BI_PATH:     D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/boot_images 
  TE::PREBUILT_HW_PATH:     D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/hardware 
  TE::PREBUILT_SW_PATH:     D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/software 
  TE::PREBUILT_OS_PATH:     D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/os 
  TE::PREBUILT_EXPORT_PATH: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/../export 
  TE::LOG_PATH:             D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/v_log 
  TE::BACKUP_PATH:          D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/backup 
  TE::ZIP_PATH:             C:/Program Files/7-Zip/7z.exe 
  TE::SDSOC_PATH:           D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/../SDSoC_PFM 
  TE::TMP_PATH:             D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/tmp 
  TE::XILINXGIT_DEVICETREE: B:/xilinx_git/device-tree-xlnx 
  TE::XILINXGIT_UBOOT:       
  TE::XILINXGIT_LINUX:       
  ------
INFO: [TE_INIT-16] Read board part definition list (File D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/board_files/TE0808_board_files.csv).
INFO: [TE_INIT-18] Read Software list (File: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/sw_lib/apps_list.csv).
INFO: [TE_INIT-22] Read ZIP ignore list (File: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/sw_lib/apps_list.csv).
Open existing project (File: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.xpr).
INFO: [TE_INIT-69] Set Board Definition path: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/board_files
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'trenz.local:user:RGPIO_EXT:1.0' found within IP repository 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib'.
File in use: d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib/rgpio/RGPIO_EXT.xml
File ignored: d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib/SC0808BF/RGPIO_EXT.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'trenz.local:user:RGPIO_EXT_rtl:1.0' found within IP repository 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib'.
File in use: d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib/rgpio/RGPIO_EXT_rtl.xml
File ignored: d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib/SC0808BF/RGPIO_EXT_rtl.xml
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 935.242 ; gain = 702.070
Board part csv name check:  Only some names (trenz.biz:te0808_15eg_1e_tebf0808:part0:4.0) are equal on position 3.
INFO: [TE_INIT-4] Board Part definition:
  TE::ID:             16 
  TE::PRODID:         TE0808-04-15EG-1EB 
  TE::PARTNAME:       xczu15eg-ffvc900-1-e 
  TE::BOARDPART:      trenz.biz:te0808_15eg_1e_tebf0808:part0:4.0 
  TE::SHORTDIR:       15eg_1eb_sk 
  TE::ZYNQFLASHTYP:   qspi_dual_parallel 
  TE::FPGAFLASHTYP:   mt25qu256-qspi-x8-dual_parallel 
  ------
INFO: [TE_UTIL-2] Following block designs were found: 
   D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/block_design/zusys_bd.tcl 
  ------
INFO: [TE_INIT-8] Found BD-Design:
  TE::BD_TCLNAME:       zusys_bd 
  TE::PR_TOPLEVELNAME: zusys_wrapper 
  ------
  TE::IS_ZUSYS:        true
INFO: [TE_HW-24] Restore project parameters:
  TE::SIM_NAME:         sim_1  
  TE::SYNTH_NAME:       synth_1  
  TE::IMPL_NAME:        impl_1  
  TE::CONST_NAME:       constrs_1  
  ------
INFO: [TE_INIT-139] Run project finished without Error. 
  ------
-----------------------------------------------------------------------
update_compile_order -fileset sources_1
open_bd_design {D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/zusys.bd}
Adding cell -- xilinx.com:ip:zynq_ultra_ps_e:3.2 - zynq_ultra_ps_e_0
Adding cell -- xilinx.com:ip:gig_ethernet_pcs_pma:16.1 - gig_ethernet_pcs_pma_0
Adding cell -- trenz.biz:user:SC0808BF:1.0 - SC0808BF_0
Adding cell -- trenz.biz:user:axis_live_audio:1.0 - axis_live_audio_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_1
Adding cell -- xilinx.com:ip:vio:3.0 - vio_general
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding cell -- trenz.local:user:RGPIO:1.0 - RGPIO_Master_CPLD
Adding cell -- trenz.local:user:RGPIO:1.0 - RGPIO_Slave_CPLD
Adding cell -- xilinx.com:ip:vio:3.0 - vio_rgpio
Adding cell -- xilinx.com:ip:xlconstant:1.1 - config_valid
Adding cell -- xilinx.com:ip:xlconstant:1.1 - RST_CONS
Adding cell -- xilinx.com:ip:xlconstant:1.1 - signal_detect
Adding cell -- xilinx.com:ip:xlconstant:1.1 - config_vector
Adding cell -- xilinx.com:ip:xlconstant:1.1 - an_config_vector
Adding cell -- xilinx.com:ip:xlconstant:1.1 - phyaddr
Successfully read diagram <zusys> from BD file <D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/zusys.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1067.066 ; gain = 84.105
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: ARCHITECTURE : zynquplus
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: PART : xczu15eg-ffvc900-1-e
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: SPEEDGRADE : -1
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: Standard : 1000BASEX
INFO: [Device 21-403] Loading part xczu15eg-ffvc900-1-e
TE::sw_run_sdk
Start SDK
INFO: [TE_UTIL-29] D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/hardware/15eg_1eb_sk/StarterKit.bit was replaced with D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper.bit
INFO: [TE_UTIL-31] D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/hardware/15eg_1eb_sk/StarterKit.lpr was replaced with D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.hw/StarterKit.lpr
INFO: [TE_UTIL-33] D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/hardware/15eg_1eb_sk/StarterKit.ltx was replaced with D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/debug_nets.ltx
INFO: [TE_UTIL-36] D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/hardware/15eg_1eb_sk/StarterKit.hdf was replaced with D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper.sysdef
WARNING: [TE_UTIL-42] D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper.mmi does not exist.
WARNING: [TE_UTIL-47] D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper.mcs does not exist.
Create prebuilt HW report
Create reports in D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/hardware/15eg_1eb_sk/reports
INFO: [TE_UTIL-67] Add HW report to: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/hardware/hardware_summary.csv
INFO: [TE_SW-1] Xilinx Device Tree git clone path (B:/xilinx_git/device-tree-xlnx) doesn't exist.
INFO: [TE_SW-2] Start SKD: 
  Run "exec xsdk -workspace D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/workspace/sdk -hwspec D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/workspace/sdk/zusys_wrapper.hdf -lp D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/sw_lib" in D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/workspace/sdk 
  Please Wait.. 
  ------
INFO: [TE_EXT-9] Command results from SDK "exec xsdk -workspace D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/workspace/sdk -hwspec D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/workspace/sdk/zusys_wrapper.hdf -lp D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/sw_lib": 
  
****** Xilinx Software Development Kit
****** SDK v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

Launching SDK with command D:\Xilinx\SDK\2018.2\eclipse\win64.o\eclipse.exe -data D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/workspace/sdk -vmargs -Dcom.xilinx.sdk.args.swrepos=D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/sw_lib -Dcom.xilinx.sdk.args.hwspec=D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/workspace/sdk/zusys_wrapper.hdf -Xms64m -Xmx4G & 
  ------
SDK finished.
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
TE::hw_build_design -export_prebuilt
Start Build Design.
[Wed Jan  8 10:01:23 2020] Launched synth_1...
Run output will be captured here: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/runme.log
[Wed Jan  8 10:01:23 2020] Waiting for synth_1 to finish (timeout in 120 minutes)...
[Wed Jan  8 10:01:28 2020] Waiting for synth_1 to finish (timeout in 120 minutes)...
[Wed Jan  8 10:01:33 2020] Waiting for synth_1 to finish (timeout in 120 minutes)...
[Wed Jan  8 10:01:38 2020] Waiting for synth_1 to finish (timeout in 120 minutes)...
[Wed Jan  8 10:01:48 2020] Waiting for synth_1 to finish (timeout in 120 minutes)...
[Wed Jan  8 10:01:58 2020] Waiting for synth_1 to finish (timeout in 119 minutes)...
[Wed Jan  8 10:02:08 2020] Waiting for synth_1 to finish (timeout in 119 minutes)...
[Wed Jan  8 10:02:18 2020] Waiting for synth_1 to finish (timeout in 119 minutes)...

*** Running vivado
    with args -log zusys_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source zusys_wrapper.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source zusys_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'trenz.local:user:RGPIO_EXT:1.0' found within IP repository 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib'.
File in use: d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib/rgpio/RGPIO_EXT.xml
File ignored: d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib/SC0808BF/RGPIO_EXT.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'trenz.local:user:RGPIO_EXT_rtl:1.0' found within IP repository 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib'.
File in use: d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib/rgpio/RGPIO_EXT_rtl.xml
File ignored: d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib/SC0808BF/RGPIO_EXT_rtl.xml
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 927.848 ; gain = 579.945
Command: synth_design -top zusys_wrapper -part xczu15eg-ffvc900-1-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu15eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu15eg'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9964 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 927.848 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'zusys_wrapper' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/hdl/zusys_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [D:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [D:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-6157] synthesizing module 'zusys' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:372]
INFO: [Synth 8-6157] synthesizing module 'Ethernet_CONS_imp_10HC8ZU' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:12]
INFO: [Synth 8-6157] synthesizing module 'zusys_xlconstant_2_1' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17704-DESKTOP-CDN1SDU/realtime/zusys_xlconstant_2_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_xlconstant_2_1' (2#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17704-DESKTOP-CDN1SDU/realtime/zusys_xlconstant_2_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zusys_signal_detect_1' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17704-DESKTOP-CDN1SDU/realtime/zusys_signal_detect_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_signal_detect_1' (3#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17704-DESKTOP-CDN1SDU/realtime/zusys_signal_detect_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zusys_signal_detect_0' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17704-DESKTOP-CDN1SDU/realtime/zusys_signal_detect_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_signal_detect_0' (4#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17704-DESKTOP-CDN1SDU/realtime/zusys_signal_detect_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zusys_an_config_vector_0' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17704-DESKTOP-CDN1SDU/realtime/zusys_an_config_vector_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_an_config_vector_0' (5#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17704-DESKTOP-CDN1SDU/realtime/zusys_an_config_vector_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zusys_xlconstant_2_2' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17704-DESKTOP-CDN1SDU/realtime/zusys_xlconstant_2_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_xlconstant_2_2' (6#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17704-DESKTOP-CDN1SDU/realtime/zusys_xlconstant_2_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zusys_xlconstant_2_3' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17704-DESKTOP-CDN1SDU/realtime/zusys_xlconstant_2_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_xlconstant_2_3' (7#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17704-DESKTOP-CDN1SDU/realtime/zusys_xlconstant_2_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Ethernet_CONS_imp_10HC8ZU' (8#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:12]
INFO: [Synth 8-6157] synthesizing module 'TRENZ_Baseboard_imp_18ZHX24' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:126]
INFO: [Synth 8-6157] synthesizing module 'RGPIO_imp_1SWX08A' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:53]
INFO: [Synth 8-6157] synthesizing module 'zusys_RGPIO_Master_CPLD_0' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17704-DESKTOP-CDN1SDU/realtime/zusys_RGPIO_Master_CPLD_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_RGPIO_Master_CPLD_0' (9#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17704-DESKTOP-CDN1SDU/realtime/zusys_RGPIO_Master_CPLD_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zusys_RGPIO_Slave_CPLD_0' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17704-DESKTOP-CDN1SDU/realtime/zusys_RGPIO_Slave_CPLD_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_RGPIO_Slave_CPLD_0' (10#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17704-DESKTOP-CDN1SDU/realtime/zusys_RGPIO_Slave_CPLD_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zusys_vio_rgpio_0' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17704-DESKTOP-CDN1SDU/realtime/zusys_vio_rgpio_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_vio_rgpio_0' (11#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17704-DESKTOP-CDN1SDU/realtime/zusys_vio_rgpio_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vio_rgpio'. This will prevent further optimization [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:116]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'RGPIO_Master_CPLD'. This will prevent further optimization [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:98]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'RGPIO_Slave_CPLD'. This will prevent further optimization [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:107]
INFO: [Synth 8-6155] done synthesizing module 'RGPIO_imp_1SWX08A' (12#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:53]
INFO: [Synth 8-6157] synthesizing module 'zusys_SC0808BF_0_0' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17704-DESKTOP-CDN1SDU/realtime/zusys_SC0808BF_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_SC0808BF_0_0' (13#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17704-DESKTOP-CDN1SDU/realtime/zusys_SC0808BF_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zusys_axis_live_audio_0_0' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17704-DESKTOP-CDN1SDU/realtime/zusys_axis_live_audio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_axis_live_audio_0_0' (14#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17704-DESKTOP-CDN1SDU/realtime/zusys_axis_live_audio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zusys_proc_sys_reset_0_0' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17704-DESKTOP-CDN1SDU/realtime/zusys_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_proc_sys_reset_0_0' (15#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17704-DESKTOP-CDN1SDU/realtime/zusys_proc_sys_reset_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'proc_sys_reset_0' of module 'zusys_proc_sys_reset_0_0' requires 10 connections, but only 6 given [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:350]
INFO: [Synth 8-6157] synthesizing module 'zusys_proc_sys_reset_1_0' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17704-DESKTOP-CDN1SDU/realtime/zusys_proc_sys_reset_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_proc_sys_reset_1_0' (16#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17704-DESKTOP-CDN1SDU/realtime/zusys_proc_sys_reset_1_0_stub.v:6]
WARNING: [Synth 8-350] instance 'proc_sys_reset_1' of module 'zusys_proc_sys_reset_1_0' requires 10 connections, but only 6 given [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:357]
INFO: [Synth 8-6157] synthesizing module 'zusys_vio_general_0' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17704-DESKTOP-CDN1SDU/realtime/zusys_vio_general_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_vio_general_0' (17#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17704-DESKTOP-CDN1SDU/realtime/zusys_vio_general_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vio_general'. This will prevent further optimization [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:364]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'SC0808BF_0'. This will prevent further optimization [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:302]
INFO: [Synth 8-6155] done synthesizing module 'TRENZ_Baseboard_imp_18ZHX24' (18#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:126]
INFO: [Synth 8-6157] synthesizing module 'zusys_gig_ethernet_pcs_pma_0_0' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17704-DESKTOP-CDN1SDU/realtime/zusys_gig_ethernet_pcs_pma_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'zusys_gig_ethernet_pcs_pma_0_0' (19#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17704-DESKTOP-CDN1SDU/realtime/zusys_gig_ethernet_pcs_pma_0_0_stub.v:5]
WARNING: [Synth 8-350] instance 'gig_ethernet_pcs_pma_0' of module 'zusys_gig_ethernet_pcs_pma_0_0' requires 39 connections, but only 26 given [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:560]
INFO: [Synth 8-6157] synthesizing module 'zusys_zynq_ultra_ps_e_0_0' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17704-DESKTOP-CDN1SDU/realtime/zusys_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_zynq_ultra_ps_e_0_0' (20#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17704-DESKTOP-CDN1SDU/realtime/zusys_zynq_ultra_ps_e_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'zynq_ultra_ps_e_0' of module 'zusys_zynq_ultra_ps_e_0_0' requires 79 connections, but only 46 given [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:587]
INFO: [Synth 8-6155] done synthesizing module 'zusys' (21#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:372]
INFO: [Synth 8-6155] done synthesizing module 'zusys_wrapper' (22#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/hdl/zusys_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 927.848 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 927.848 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 927.848 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xczu15eg-ffvc900-1-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_SC0808BF_0_0/zusys_SC0808BF_0_0/zusys_SC0808BF_0_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/SC0808BF_0'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_SC0808BF_0_0/zusys_SC0808BF_0_0/zusys_SC0808BF_0_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/SC0808BF_0'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_axis_live_audio_0_0/zusys_axis_live_audio_0_0/zusys_axis_live_audio_0_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/axis_live_audio_0'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_axis_live_audio_0_0/zusys_axis_live_audio_0_0/zusys_axis_live_audio_0_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/axis_live_audio_0'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_0'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_0'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_1_0/zusys_proc_sys_reset_1_0/zusys_proc_sys_reset_1_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_1'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_1_0/zusys_proc_sys_reset_1_0/zusys_proc_sys_reset_1_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_1'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_general_0/zusys_vio_general_0/zusys_vio_general_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/vio_general'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_general_0/zusys_vio_general_0/zusys_vio_general_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/vio_general'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_zynq_ultra_ps_e_0_0/zusys_zynq_ultra_ps_e_0_0/zusys_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'zusys_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_zynq_ultra_ps_e_0_0/zusys_zynq_ultra_ps_e_0_0/zusys_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'zusys_i/zynq_ultra_ps_e_0'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_RGPIO_Master_CPLD_0/zusys_RGPIO_Master_CPLD_0/zusys_RGPIO_Master_CPLD_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/RGPIO/RGPIO_Master_CPLD'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_RGPIO_Master_CPLD_0/zusys_RGPIO_Master_CPLD_0/zusys_RGPIO_Master_CPLD_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/RGPIO/RGPIO_Master_CPLD'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_RGPIO_Slave_CPLD_0/zusys_RGPIO_Slave_CPLD_0/zusys_RGPIO_Master_CPLD_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/RGPIO/RGPIO_Slave_CPLD'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_RGPIO_Slave_CPLD_0/zusys_RGPIO_Slave_CPLD_0/zusys_RGPIO_Master_CPLD_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/RGPIO/RGPIO_Slave_CPLD'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_rgpio_0/zusys_vio_rgpio_0/zusys_vio_rgpio_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/RGPIO/vio_rgpio'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_rgpio_0/zusys_vio_rgpio_0/zusys_vio_rgpio_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/RGPIO/vio_rgpio'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_in_context.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_in_context.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_xlconstant_2_1/zusys_xlconstant_2_1/zusys_xlconstant_2_0_in_context.xdc] for cell 'zusys_i/Ethernet_CONS/RST_CONS'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_xlconstant_2_1/zusys_xlconstant_2_1/zusys_xlconstant_2_0_in_context.xdc] for cell 'zusys_i/Ethernet_CONS/RST_CONS'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_xlconstant_2_2/zusys_xlconstant_2_2/zusys_xlconstant_2_2_in_context.xdc] for cell 'zusys_i/Ethernet_CONS/phyaddr'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_xlconstant_2_2/zusys_xlconstant_2_2/zusys_xlconstant_2_2_in_context.xdc] for cell 'zusys_i/Ethernet_CONS/phyaddr'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_xlconstant_2_3/zusys_xlconstant_2_3/zusys_xlconstant_3_0_in_context.xdc] for cell 'zusys_i/Ethernet_CONS/signal_detect'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_xlconstant_2_3/zusys_xlconstant_2_3/zusys_xlconstant_3_0_in_context.xdc] for cell 'zusys_i/Ethernet_CONS/signal_detect'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_signal_detect_0/zusys_signal_detect_0/zusys_xlconstant_3_0_in_context.xdc] for cell 'zusys_i/Ethernet_CONS/config_valid'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_signal_detect_0/zusys_signal_detect_0/zusys_xlconstant_3_0_in_context.xdc] for cell 'zusys_i/Ethernet_CONS/config_valid'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_signal_detect_1/zusys_signal_detect_1/zusys_signal_detect_1_in_context.xdc] for cell 'zusys_i/Ethernet_CONS/an_config_vector'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_signal_detect_1/zusys_signal_detect_1/zusys_signal_detect_1_in_context.xdc] for cell 'zusys_i/Ethernet_CONS/an_config_vector'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_an_config_vector_0/zusys_an_config_vector_0/zusys_an_config_vector_0_in_context.xdc] for cell 'zusys_i/Ethernet_CONS/config_vector'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_an_config_vector_0/zusys_an_config_vector_0/zusys_an_config_vector_0_in_context.xdc] for cell 'zusys_i/Ethernet_CONS/config_vector'
Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc]
WARNING: [Vivado 12-584] No ports matched 'gtrefclk_in_p'. [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'gtrefclk_in_n'. [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'gtrefclk_in_p'. [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc:6]
Finished Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/zusys_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/zusys_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/zusys_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1640.180 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'zusys_i/gig_ethernet_pcs_pma_0' at clock pin 'independent_clock_bufg' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1640.180 ; gain = 712.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu15eg-ffvc900-1-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1640.180 ; gain = 712.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for gtrefclk_in_clk_n. (constraint file  d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gtrefclk_in_clk_n. (constraint file  d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for gtrefclk_in_clk_p. (constraint file  d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gtrefclk_in_clk_p. (constraint file  d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for sfp_rxn. (constraint file  d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sfp_rxn. (constraint file  d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for sfp_rxp. (constraint file  d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sfp_rxp. (constraint file  d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for sfp_txn. (constraint file  d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sfp_txn. (constraint file  d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for sfp_txp. (constraint file  d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sfp_txp. (constraint file  d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_in_context.xdc, line 19).
Applied set_property DONT_TOUCH = true for zusys_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/TRENZ_Baseboard/SC0808BF_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/TRENZ_Baseboard/axis_live_audio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/TRENZ_Baseboard/proc_sys_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/TRENZ_Baseboard/proc_sys_reset_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/TRENZ_Baseboard/vio_general. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/TRENZ_Baseboard/RGPIO/RGPIO_Master_CPLD. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/TRENZ_Baseboard/RGPIO/RGPIO_Slave_CPLD. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/TRENZ_Baseboard/RGPIO/vio_rgpio. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/gig_ethernet_pcs_pma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/Ethernet_CONS/RST_CONS. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/Ethernet_CONS/phyaddr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/Ethernet_CONS/signal_detect. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/Ethernet_CONS/config_valid. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/Ethernet_CONS/an_config_vector. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/Ethernet_CONS/config_vector. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1640.180 ; gain = 712.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1640.180 ; gain = 712.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3528 (col length:168)
BRAMs: 1488 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1640.180 ; gain = 712.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'zusys_i/zynq_ultra_ps_e_0/pl_clk0' to pin 'zusys_i/zynq_ultra_ps_e_0/bbstub_pl_clk0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zusys_i/zynq_ultra_ps_e_0/pl_clk1' to pin 'zusys_i/zynq_ultra_ps_e_0/bbstub_pl_clk1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zusys_i/gig_ethernet_pcs_pma_0/gtrefclk_out' to pin 'zusys_i/gig_ethernet_pcs_pma_0/bbstub_gtrefclk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zusys_i/gig_ethernet_pcs_pma_0/userclk_out' to pin 'zusys_i/gig_ethernet_pcs_pma_0/bbstub_userclk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zusys_i/gig_ethernet_pcs_pma_0/gmii_rxclk' to pin 'zusys_i/gig_ethernet_pcs_pma_0/bbstub_gmii_rxclk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zusys_i/gig_ethernet_pcs_pma_0/gmii_txclk' to pin 'zusys_i/gig_ethernet_pcs_pma_0/bbstub_gmii_txclk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zusys_i/gig_ethernet_pcs_pma_0/rxuserclk2_out' to pin 'zusys_i/gig_ethernet_pcs_pma_0/bbstub_rxuserclk2_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zusys_i/gig_ethernet_pcs_pma_0/rxuserclk_out' to pin 'zusys_i/gig_ethernet_pcs_pma_0/bbstub_rxuserclk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zusys_i/gig_ethernet_pcs_pma_0/userclk2_out' to pin 'zusys_i/gig_ethernet_pcs_pma_0/bbstub_userclk2_out/O'
INFO: [Synth 8-5819] Moved 9 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 2063.250 ; gain = 1135.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 2063.453 ; gain = 1135.605
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 2064.012 ; gain = 1136.164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 2064.969 ; gain = 1137.121
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 2064.969 ; gain = 1137.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 2064.969 ; gain = 1137.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 2064.969 ; gain = 1137.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 2064.969 ; gain = 1137.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 2064.969 ; gain = 1137.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------+----------+
|      |BlackBox name                  |Instances |
+------+-------------------------------+----------+
|1     |zusys_gig_ethernet_pcs_pma_0_0 |         1|
|2     |zusys_zynq_ultra_ps_e_0_0      |         1|
|3     |zusys_xlconstant_2_1           |         1|
|4     |zusys_signal_detect_1          |         1|
|5     |zusys_signal_detect_0          |         1|
|6     |zusys_an_config_vector_0       |         1|
|7     |zusys_xlconstant_2_2           |         1|
|8     |zusys_xlconstant_2_3           |         1|
|9     |zusys_SC0808BF_0_0             |         1|
|10    |zusys_axis_live_audio_0_0      |         1|
|11    |zusys_proc_sys_reset_0_0       |         1|
|12    |zusys_proc_sys_reset_1_0       |         1|
|13    |zusys_vio_general_0            |         1|
|14    |zusys_RGPIO_Master_CPLD_0      |         1|
|15    |zusys_RGPIO_Slave_CPLD_0       |         1|
|16    |zusys_vio_rgpio_0              |         1|
+------+-------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------+------+
|      |Cell                           |Count |
+------+-------------------------------+------+
|1     |zusys_RGPIO_Master_CPLD_0      |     1|
|2     |zusys_RGPIO_Slave_CPLD_0       |     1|
|3     |zusys_SC0808BF_0_0             |     1|
|4     |zusys_an_config_vector_0       |     1|
|5     |zusys_axis_live_audio_0_0      |     1|
|6     |zusys_gig_ethernet_pcs_pma_0_0 |     1|
|7     |zusys_proc_sys_reset_0_0       |     1|
|8     |zusys_proc_sys_reset_1_0       |     1|
|9     |zusys_signal_detect_0          |     1|
|10    |zusys_signal_detect_1          |     1|
|11    |zusys_vio_general_0            |     1|
|12    |zusys_vio_rgpio_0              |     1|
|13    |zusys_xlconstant_2_1           |     1|
|14    |zusys_xlconstant_2_2           |     1|
|15    |zusys_xlconstant_2_3           |     1|
|16    |zusys_zynq_ultra_ps_e_0_0      |     1|
|17    |IBUF                           |     7|
|18    |IOBUF                          |     1|
|19    |OBUF                           |    10|
+------+-------------------------------+------+

Report Instance Areas: 
+------+--------------------+----------------------------+------+
|      |Instance            |Module                      |Cells |
+------+--------------------+----------------------------+------+
|1     |top                 |                            |   648|
|2     |  zusys_i           |zusys                       |   630|
|3     |    Ethernet_CONS   |Ethernet_CONS_imp_10HC8ZU   |    29|
|4     |    TRENZ_Baseboard |TRENZ_Baseboard_imp_18ZHX24 |   167|
|5     |      RGPIO         |RGPIO_imp_1SWX08A           |   102|
+------+--------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 2064.969 ; gain = 1137.121
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 2064.969 ; gain = 424.789
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 2064.973 ; gain = 1137.121
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 7 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
76 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 2115.840 ; gain = 1187.992
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/zusys_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file zusys_wrapper_utilization_synth.rpt -pb zusys_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.160 . Memory (MB): peak = 2116.203 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jan  8 10:02:14 2020...
[Wed Jan  8 10:02:18 2020] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:55 . Memory (MB): peak = 2179.719 ; gain = 0.000
[Wed Jan  8 10:02:19 2020] Launched impl_1...
Run output will be captured here: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/runme.log
[Wed Jan  8 10:02:19 2020] Waiting for impl_1 to finish (timeout in 120 minutes)...
[Wed Jan  8 10:02:24 2020] Waiting for impl_1 to finish (timeout in 120 minutes)...
[Wed Jan  8 10:02:29 2020] Waiting for impl_1 to finish (timeout in 120 minutes)...
[Wed Jan  8 10:02:34 2020] Waiting for impl_1 to finish (timeout in 120 minutes)...
[Wed Jan  8 10:02:44 2020] Waiting for impl_1 to finish (timeout in 120 minutes)...
[Wed Jan  8 10:02:54 2020] Waiting for impl_1 to finish (timeout in 119 minutes)...
[Wed Jan  8 10:03:04 2020] Waiting for impl_1 to finish (timeout in 119 minutes)...
[Wed Jan  8 10:03:14 2020] Waiting for impl_1 to finish (timeout in 119 minutes)...
[Wed Jan  8 10:03:34 2020] Waiting for impl_1 to finish (timeout in 119 minutes)...
[Wed Jan  8 10:03:55 2020] Waiting for impl_1 to finish (timeout in 118 minutes)...
[Wed Jan  8 10:04:15 2020] Waiting for impl_1 to finish (timeout in 118 minutes)...
[Wed Jan  8 10:04:35 2020] Waiting for impl_1 to finish (timeout in 118 minutes)...
[Wed Jan  8 10:05:15 2020] Waiting for impl_1 to finish (timeout in 117 minutes)...
[Wed Jan  8 10:05:55 2020] Waiting for impl_1 to finish (timeout in 116 minutes)...
[Wed Jan  8 10:06:35 2020] Waiting for impl_1 to finish (timeout in 116 minutes)...
[Wed Jan  8 10:07:15 2020] Waiting for impl_1 to finish (timeout in 115 minutes)...
[Wed Jan  8 10:08:35 2020] Waiting for impl_1 to finish (timeout in 114 minutes)...

*** Running vivado
    with args -log zusys_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source zusys_wrapper.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source zusys_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'trenz.local:user:RGPIO_EXT:1.0' found within IP repository 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib'.
File in use: d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib/rgpio/RGPIO_EXT.xml
File ignored: d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib/SC0808BF/RGPIO_EXT.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'trenz.local:user:RGPIO_EXT_rtl:1.0' found within IP repository 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib'.
File in use: d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib/rgpio/RGPIO_EXT_rtl.xml
File ignored: d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib/SC0808BF/RGPIO_EXT_rtl.xml
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 931.977 ; gain = 576.340
Command: link_design -top zusys_wrapper -part xczu15eg-ffvc900-1-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0.dcp' for cell 'zusys_i/gig_ethernet_pcs_pma_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_zynq_ultra_ps_e_0_0/zusys_zynq_ultra_ps_e_0_0.dcp' for cell 'zusys_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_xlconstant_2_1/zusys_xlconstant_2_1.dcp' for cell 'zusys_i/Ethernet_CONS/RST_CONS'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_signal_detect_1/zusys_signal_detect_1.dcp' for cell 'zusys_i/Ethernet_CONS/an_config_vector'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_signal_detect_0/zusys_signal_detect_0.dcp' for cell 'zusys_i/Ethernet_CONS/config_valid'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_an_config_vector_0/zusys_an_config_vector_0.dcp' for cell 'zusys_i/Ethernet_CONS/config_vector'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_xlconstant_2_2/zusys_xlconstant_2_2.dcp' for cell 'zusys_i/Ethernet_CONS/phyaddr'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_xlconstant_2_3/zusys_xlconstant_2_3.dcp' for cell 'zusys_i/Ethernet_CONS/signal_detect'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_SC0808BF_0_0/zusys_SC0808BF_0_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/SC0808BF_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_axis_live_audio_0_0/zusys_axis_live_audio_0_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/axis_live_audio_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_1_0/zusys_proc_sys_reset_1_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_general_0/zusys_vio_general_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/vio_general'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_RGPIO_Master_CPLD_0/zusys_RGPIO_Master_CPLD_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/RGPIO/RGPIO_Master_CPLD'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_RGPIO_Slave_CPLD_0/zusys_RGPIO_Slave_CPLD_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/RGPIO/RGPIO_Slave_CPLD'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_rgpio_0/zusys_vio_rgpio_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/RGPIO/vio_rgpio'
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xczu15eg-ffvc900-1-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: zusys_i/TRENZ_Baseboard/RGPIO/vio_rgpio UUID: 7799b944-eb5a-5987-891a-1b1076d2ec79 
INFO: [Chipscope 16-324] Core: zusys_i/TRENZ_Baseboard/vio_general UUID: cbd60a0f-35e9-520f-b087-ff25c381481d 
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0_board.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_0/U0'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0_board.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_0/U0'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_0/U0'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_0/U0'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_1_0/zusys_proc_sys_reset_1_0_board.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_1/U0'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_1_0/zusys_proc_sys_reset_1_0_board.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_1/U0'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_1_0/zusys_proc_sys_reset_1_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_1/U0'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_1_0/zusys_proc_sys_reset_1_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_1/U0'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_general_0/zusys_vio_general_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/vio_general'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_general_0/zusys_vio_general_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/vio_general'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_zynq_ultra_ps_e_0_0/zusys_zynq_ultra_ps_e_0_0.xdc] for cell 'zusys_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_zynq_ultra_ps_e_0_0/zusys_zynq_ultra_ps_e_0_0.xdc] for cell 'zusys_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_rgpio_0/zusys_vio_rgpio_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/RGPIO/vio_rgpio'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_rgpio_0/zusys_vio_rgpio_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/RGPIO/vio_rgpio'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/ip_0/synth/zusys_gig_ethernet_pcs_pma_0_0_gt.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/zusys_gig_ethernet_pcs_pma_0_0_gt_i/inst'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/ip_0/synth/zusys_gig_ethernet_pcs_pma_0_0_gt.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/zusys_gig_ethernet_pcs_pma_0_0_gt_i/inst'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_board.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_board.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/synth/zusys_gig_ethernet_pcs_pma_0_0_clocks.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/synth/zusys_gig_ethernet_pcs_pma_0_0_clocks.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst'
Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc]
WARNING: [Vivado 12-584] No ports matched 'gtrefclk_in_p'. [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc:3]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports gtrefclk_in_p]'. [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc:3]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'gtrefclk_in_n'. [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gtrefclk_in_p'. [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc]
Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/_i_bitgen.xdc]
Finished Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/_i_bitgen.xdc]
Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/_i_io.xdc]
Finished Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/_i_io.xdc]
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/synth/zusys_gig_ethernet_pcs_pma_0_0.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/synth/zusys_gig_ethernet_pcs_pma_0_0.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 7 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 1 instances

28 Infos, 5 Warnings, 3 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1602.406 ; gain = 670.430
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu15eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu15eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1602.406 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b4117d41

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1710.895 ; gain = 108.488

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "ae26d5c309c79114".
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1744.242 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 28b013bc7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 1744.242 ; gain = 33.348

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 8 inverter(s) to 61 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 216047208

Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 1744.242 ; gain = 33.348
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 1cfde138e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 1744.242 ; gain = 33.348
INFO: [Opt 31-389] Phase Constant propagation created 27 cells and removed 82 cells

Phase 4 Sweep
Phase 4 Sweep | Checksum: 2217e7370

Time (s): cpu = 00:00:02 ; elapsed = 00:00:28 . Memory (MB): peak = 1744.242 ; gain = 33.348
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 236 cells

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 2217e7370

Time (s): cpu = 00:00:03 ; elapsed = 00:00:29 . Memory (MB): peak = 1744.242 ; gain = 33.348
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 25a2cc6c4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:29 . Memory (MB): peak = 1744.242 ; gain = 33.348
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 25a2cc6c4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:29 . Memory (MB): peak = 1744.242 ; gain = 33.348
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1744.242 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 25a2cc6c4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:29 . Memory (MB): peak = 1744.242 ; gain = 33.348

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 25a2cc6c4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1744.242 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 25a2cc6c4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1744.242 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 5 Warnings, 3 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:34 . Memory (MB): peak = 1744.242 ; gain = 141.836
Writing placer database...
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.124 . Memory (MB): peak = 1744.242 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file zusys_wrapper_drc_opted.rpt -pb zusys_wrapper_drc_opted.pb -rpx zusys_wrapper_drc_opted.rpx
Command: report_drc -file zusys_wrapper_drc_opted.rpt -pb zusys_wrapper_drc_opted.pb -rpx zusys_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2762.387 ; gain = 1018.145
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu15eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu15eg'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2762.387 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1b469f74e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.549 . Memory (MB): peak = 2762.387 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2762.387 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 147ff1181

Time (s): cpu = 00:00:41 ; elapsed = 00:00:51 . Memory (MB): peak = 3634.844 ; gain = 872.457

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 201362140

Time (s): cpu = 00:00:46 ; elapsed = 00:00:57 . Memory (MB): peak = 3634.844 ; gain = 872.457

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 201362140

Time (s): cpu = 00:00:46 ; elapsed = 00:00:57 . Memory (MB): peak = 3634.844 ; gain = 872.457
Phase 1 Placer Initialization | Checksum: 201362140

Time (s): cpu = 00:00:46 ; elapsed = 00:00:58 . Memory (MB): peak = 3634.844 ; gain = 872.457

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2437c608b

Time (s): cpu = 00:00:54 ; elapsed = 00:01:07 . Memory (MB): peak = 3634.844 ; gain = 872.457

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.011 . Memory (MB): peak = 3634.844 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 15e26b113

Time (s): cpu = 00:01:22 ; elapsed = 00:01:34 . Memory (MB): peak = 3634.844 ; gain = 872.457
Phase 2 Global Placement | Checksum: 13bd1bfee

Time (s): cpu = 00:01:22 ; elapsed = 00:01:34 . Memory (MB): peak = 3634.844 ; gain = 872.457

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 13bd1bfee

Time (s): cpu = 00:01:22 ; elapsed = 00:01:34 . Memory (MB): peak = 3634.844 ; gain = 872.457

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 27d23f587

Time (s): cpu = 00:01:25 ; elapsed = 00:01:37 . Memory (MB): peak = 3634.844 ; gain = 872.457

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1f4dd0012

Time (s): cpu = 00:01:25 ; elapsed = 00:01:37 . Memory (MB): peak = 3634.844 ; gain = 872.457

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1d944160d

Time (s): cpu = 00:01:25 ; elapsed = 00:01:37 . Memory (MB): peak = 3634.844 ; gain = 872.457

Phase 3.5 Small Shape Clustering
Phase 3.5 Small Shape Clustering | Checksum: 1cc02e85e

Time (s): cpu = 00:01:29 ; elapsed = 00:01:41 . Memory (MB): peak = 3634.844 ; gain = 872.457

Phase 3.6 DP Optimization
Phase 3.6 DP Optimization | Checksum: 1890753d6

Time (s): cpu = 00:01:45 ; elapsed = 00:01:52 . Memory (MB): peak = 3634.844 ; gain = 872.457

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 1b9222b73

Time (s): cpu = 00:01:48 ; elapsed = 00:01:55 . Memory (MB): peak = 3634.844 ; gain = 872.457

Phase 3.8 Slice Area Swap
Phase 3.8 Slice Area Swap | Checksum: 237c2be91

Time (s): cpu = 00:01:48 ; elapsed = 00:01:55 . Memory (MB): peak = 3634.844 ; gain = 872.457

Phase 3.9 Commit Slice Clusters
Phase 3.9 Commit Slice Clusters | Checksum: 1741e3cd1

Time (s): cpu = 00:01:50 ; elapsed = 00:01:56 . Memory (MB): peak = 3634.844 ; gain = 872.457

Phase 3.10 Re-assign LUT pins
Phase 3.10 Re-assign LUT pins | Checksum: 171656a2c

Time (s): cpu = 00:01:50 ; elapsed = 00:01:56 . Memory (MB): peak = 3634.844 ; gain = 872.457

Phase 3.11 Pipeline Register Optimization
Phase 3.11 Pipeline Register Optimization | Checksum: 1350b1588

Time (s): cpu = 00:01:50 ; elapsed = 00:01:56 . Memory (MB): peak = 3634.844 ; gain = 872.457
Phase 3 Detail Placement | Checksum: 1350b1588

Time (s): cpu = 00:01:50 ; elapsed = 00:01:56 . Memory (MB): peak = 3634.844 ; gain = 872.457

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 12b845d21

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 12b845d21

Time (s): cpu = 00:01:52 ; elapsed = 00:01:58 . Memory (MB): peak = 3634.844 ; gain = 872.457
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.733. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: dd6f81c5

Time (s): cpu = 00:01:53 ; elapsed = 00:01:58 . Memory (MB): peak = 3634.844 ; gain = 872.457
Phase 4.1 Post Commit Optimization | Checksum: dd6f81c5

Time (s): cpu = 00:01:53 ; elapsed = 00:01:59 . Memory (MB): peak = 3634.844 ; gain = 872.457

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: dd6f81c5

Time (s): cpu = 00:01:53 ; elapsed = 00:01:59 . Memory (MB): peak = 3634.844 ; gain = 872.457

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 183112a89

Time (s): cpu = 00:02:00 ; elapsed = 00:02:06 . Memory (MB): peak = 3634.844 ; gain = 872.457

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 11756a167

Time (s): cpu = 00:02:00 ; elapsed = 00:02:06 . Memory (MB): peak = 3634.844 ; gain = 872.457
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 11756a167

Time (s): cpu = 00:02:00 ; elapsed = 00:02:06 . Memory (MB): peak = 3634.844 ; gain = 872.457
Ending Placer Task | Checksum: dd89798a

Time (s): cpu = 00:02:00 ; elapsed = 00:02:06 . Memory (MB): peak = 3634.844 ; gain = 872.457
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 5 Warnings, 3 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:10 ; elapsed = 00:02:13 . Memory (MB): peak = 3634.844 ; gain = 872.457
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.358 . Memory (MB): peak = 3634.844 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file zusys_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.184 . Memory (MB): peak = 3634.844 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file zusys_wrapper_utilization_placed.rpt -pb zusys_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3634.844 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file zusys_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 3634.844 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu15eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu15eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 2cc94ef0 ConstDB: 0 ShapeSum: b1e81d6 RouteDB: a5a1a8c4

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 118b04f62

Time (s): cpu = 00:01:08 ; elapsed = 00:00:57 . Memory (MB): peak = 3968.152 ; gain = 0.000
Post Restoration Checksum: NetGraph: c236921c NumContArr: e0343ece Constraints: c3b665fe Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 2662136e8

Time (s): cpu = 00:01:11 ; elapsed = 00:01:01 . Memory (MB): peak = 3968.152 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 2662136e8

Time (s): cpu = 00:01:11 ; elapsed = 00:01:01 . Memory (MB): peak = 3968.152 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 2662136e8

Time (s): cpu = 00:01:11 ; elapsed = 00:01:01 . Memory (MB): peak = 3968.152 ; gain = 0.000

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 187c8526a

Time (s): cpu = 00:01:14 ; elapsed = 00:01:05 . Memory (MB): peak = 3968.152 ; gain = 0.000

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 1462953dd

Time (s): cpu = 00:01:17 ; elapsed = 00:01:07 . Memory (MB): peak = 3968.152 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.118  | TNS=0.000  | WHS=-0.619 | THS=-30.809|


Phase 2.6 Update Timing for Bus Skew

Phase 2.6.1 Update Timing
Phase 2.6.1 Update Timing | Checksum: 18ca96561

Time (s): cpu = 00:01:19 ; elapsed = 00:01:08 . Memory (MB): peak = 3968.152 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.118  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.6 Update Timing for Bus Skew | Checksum: 1137585ce

Time (s): cpu = 00:01:19 ; elapsed = 00:01:09 . Memory (MB): peak = 3968.152 ; gain = 0.000
Phase 2 Router Initialization | Checksum: 17d152258

Time (s): cpu = 00:01:19 ; elapsed = 00:01:09 . Memory (MB): peak = 3968.152 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2190ee16c

Time (s): cpu = 00:01:22 ; elapsed = 00:01:10 . Memory (MB): peak = 3968.152 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 675
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.862  | TNS=0.000  | WHS=0.009  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 1c0fc0c96

Time (s): cpu = 00:01:27 ; elapsed = 00:01:13 . Memory (MB): peak = 3968.152 ; gain = 0.000

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 1a5195fb6

Time (s): cpu = 00:01:27 ; elapsed = 00:01:13 . Memory (MB): peak = 3968.152 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 1a5195fb6

Time (s): cpu = 00:01:27 ; elapsed = 00:01:13 . Memory (MB): peak = 3968.152 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 15be80002

Time (s): cpu = 00:01:27 ; elapsed = 00:01:13 . Memory (MB): peak = 3968.152 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 15be80002

Time (s): cpu = 00:01:27 ; elapsed = 00:01:13 . Memory (MB): peak = 3968.152 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 15be80002

Time (s): cpu = 00:01:27 ; elapsed = 00:01:13 . Memory (MB): peak = 3968.152 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 15136b4f9

Time (s): cpu = 00:01:27 ; elapsed = 00:01:14 . Memory (MB): peak = 3968.152 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.862  | TNS=0.000  | WHS=0.009  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 14df644a4

Time (s): cpu = 00:01:28 ; elapsed = 00:01:14 . Memory (MB): peak = 3968.152 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 14df644a4

Time (s): cpu = 00:01:28 ; elapsed = 00:01:14 . Memory (MB): peak = 3968.152 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.193083 %
  Global Horizontal Routing Utilization  = 0.151143 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 14df644a4

Time (s): cpu = 00:01:28 ; elapsed = 00:01:14 . Memory (MB): peak = 3968.152 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 14df644a4

Time (s): cpu = 00:01:28 ; elapsed = 00:01:14 . Memory (MB): peak = 3968.152 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 14df644a4

Time (s): cpu = 00:01:28 ; elapsed = 00:01:14 . Memory (MB): peak = 3968.152 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.862  | TNS=0.000  | WHS=0.009  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 14df644a4

Time (s): cpu = 00:01:28 ; elapsed = 00:01:14 . Memory (MB): peak = 3968.152 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:29 ; elapsed = 00:01:14 . Memory (MB): peak = 3968.152 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
91 Infos, 5 Warnings, 3 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:41 ; elapsed = 00:01:22 . Memory (MB): peak = 3968.152 ; gain = 333.309
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.440 . Memory (MB): peak = 3968.152 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file zusys_wrapper_drc_routed.rpt -pb zusys_wrapper_drc_routed.pb -rpx zusys_wrapper_drc_routed.rpx
Command: report_drc -file zusys_wrapper_drc_routed.rpt -pb zusys_wrapper_drc_routed.pb -rpx zusys_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 4392.141 ; gain = 423.988
INFO: [runtcl-4] Executing : report_methodology -file zusys_wrapper_methodology_drc_routed.rpt -pb zusys_wrapper_methodology_drc_routed.pb -rpx zusys_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file zusys_wrapper_methodology_drc_routed.rpt -pb zusys_wrapper_methodology_drc_routed.pb -rpx zusys_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file zusys_wrapper_power_routed.rpt -pb zusys_wrapper_power_summary_routed.pb -rpx zusys_wrapper_power_routed.rpx
Command: report_power -file zusys_wrapper_power_routed.rpt -pb zusys_wrapper_power_summary_routed.pb -rpx zusys_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
104 Infos, 5 Warnings, 3 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:52 ; elapsed = 00:00:50 . Memory (MB): peak = 4392.141 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file zusys_wrapper_route_status.rpt -pb zusys_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file zusys_wrapper_timing_summary_routed.rpt -pb zusys_wrapper_timing_summary_routed.pb -rpx zusys_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file zusys_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file zusys_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:01:09 ; elapsed = 00:01:09 . Memory (MB): peak = 4392.141 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file zusys_wrapper_bus_skew_routed.rpt -pb zusys_wrapper_bus_skew_routed.pb -rpx zusys_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Jan  8 10:09:36 2020...
[Wed Jan  8 10:09:40 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:07:21 . Memory (MB): peak = 2179.719 ; gain = 0.000
[Wed Jan  8 10:09:40 2020] Launched impl_1...
Run output will be captured here: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/runme.log
[Wed Jan  8 10:09:40 2020] Waiting for impl_1 to finish (timeout in 120 minutes)...
[Wed Jan  8 10:09:45 2020] Waiting for impl_1 to finish (timeout in 120 minutes)...
[Wed Jan  8 10:09:50 2020] Waiting for impl_1 to finish (timeout in 120 minutes)...
[Wed Jan  8 10:09:55 2020] Waiting for impl_1 to finish (timeout in 120 minutes)...
[Wed Jan  8 10:10:05 2020] Waiting for impl_1 to finish (timeout in 120 minutes)...
[Wed Jan  8 10:10:15 2020] Waiting for impl_1 to finish (timeout in 119 minutes)...
[Wed Jan  8 10:10:25 2020] Waiting for impl_1 to finish (timeout in 119 minutes)...
[Wed Jan  8 10:10:35 2020] Waiting for impl_1 to finish (timeout in 119 minutes)...
[Wed Jan  8 10:10:55 2020] Waiting for impl_1 to finish (timeout in 119 minutes)...

*** Running vivado
    with args -log zusys_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source zusys_wrapper.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source zusys_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'trenz.local:user:RGPIO_EXT:1.0' found within IP repository 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib'.
File in use: d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib/rgpio/RGPIO_EXT.xml
File ignored: d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib/SC0808BF/RGPIO_EXT.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'trenz.local:user:RGPIO_EXT_rtl:1.0' found within IP repository 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib'.
File in use: d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib/rgpio/RGPIO_EXT_rtl.xml
File ignored: d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib/SC0808BF/RGPIO_EXT_rtl.xml
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 931.977 ; gain = 576.340
Command: link_design -top zusys_wrapper -part xczu15eg-ffvc900-1-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0.dcp' for cell 'zusys_i/gig_ethernet_pcs_pma_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_zynq_ultra_ps_e_0_0/zusys_zynq_ultra_ps_e_0_0.dcp' for cell 'zusys_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_xlconstant_2_1/zusys_xlconstant_2_1.dcp' for cell 'zusys_i/Ethernet_CONS/RST_CONS'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_signal_detect_1/zusys_signal_detect_1.dcp' for cell 'zusys_i/Ethernet_CONS/an_config_vector'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_signal_detect_0/zusys_signal_detect_0.dcp' for cell 'zusys_i/Ethernet_CONS/config_valid'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_an_config_vector_0/zusys_an_config_vector_0.dcp' for cell 'zusys_i/Ethernet_CONS/config_vector'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_xlconstant_2_2/zusys_xlconstant_2_2.dcp' for cell 'zusys_i/Ethernet_CONS/phyaddr'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_xlconstant_2_3/zusys_xlconstant_2_3.dcp' for cell 'zusys_i/Ethernet_CONS/signal_detect'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_SC0808BF_0_0/zusys_SC0808BF_0_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/SC0808BF_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_axis_live_audio_0_0/zusys_axis_live_audio_0_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/axis_live_audio_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_1_0/zusys_proc_sys_reset_1_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_general_0/zusys_vio_general_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/vio_general'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_RGPIO_Master_CPLD_0/zusys_RGPIO_Master_CPLD_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/RGPIO/RGPIO_Master_CPLD'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_RGPIO_Slave_CPLD_0/zusys_RGPIO_Slave_CPLD_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/RGPIO/RGPIO_Slave_CPLD'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_rgpio_0/zusys_vio_rgpio_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/RGPIO/vio_rgpio'
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xczu15eg-ffvc900-1-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: zusys_i/TRENZ_Baseboard/RGPIO/vio_rgpio UUID: 7799b944-eb5a-5987-891a-1b1076d2ec79 
INFO: [Chipscope 16-324] Core: zusys_i/TRENZ_Baseboard/vio_general UUID: cbd60a0f-35e9-520f-b087-ff25c381481d 
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0_board.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_0/U0'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0_board.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_0/U0'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_0/U0'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_0/U0'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_1_0/zusys_proc_sys_reset_1_0_board.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_1/U0'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_1_0/zusys_proc_sys_reset_1_0_board.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_1/U0'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_1_0/zusys_proc_sys_reset_1_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_1/U0'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_1_0/zusys_proc_sys_reset_1_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_1/U0'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_general_0/zusys_vio_general_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/vio_general'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_general_0/zusys_vio_general_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/vio_general'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_zynq_ultra_ps_e_0_0/zusys_zynq_ultra_ps_e_0_0.xdc] for cell 'zusys_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_zynq_ultra_ps_e_0_0/zusys_zynq_ultra_ps_e_0_0.xdc] for cell 'zusys_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_rgpio_0/zusys_vio_rgpio_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/RGPIO/vio_rgpio'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_rgpio_0/zusys_vio_rgpio_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/RGPIO/vio_rgpio'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/ip_0/synth/zusys_gig_ethernet_pcs_pma_0_0_gt.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/zusys_gig_ethernet_pcs_pma_0_0_gt_i/inst'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/ip_0/synth/zusys_gig_ethernet_pcs_pma_0_0_gt.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/zusys_gig_ethernet_pcs_pma_0_0_gt_i/inst'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_board.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_board.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/synth/zusys_gig_ethernet_pcs_pma_0_0_clocks.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/synth/zusys_gig_ethernet_pcs_pma_0_0_clocks.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst'
Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc]
WARNING: [Vivado 12-584] No ports matched 'gtrefclk_in_p'. [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc:3]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports gtrefclk_in_p]'. [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc:3]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'gtrefclk_in_n'. [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gtrefclk_in_p'. [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc]
Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/_i_bitgen.xdc]
Finished Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/_i_bitgen.xdc]
Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/_i_io.xdc]
Finished Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/_i_io.xdc]
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/synth/zusys_gig_ethernet_pcs_pma_0_0.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/synth/zusys_gig_ethernet_pcs_pma_0_0.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 7 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 1 instances

28 Infos, 5 Warnings, 3 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1602.406 ; gain = 670.430
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu15eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu15eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1602.406 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b4117d41

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1710.895 ; gain = 108.488

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "ae26d5c309c79114".
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1744.242 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 28b013bc7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 1744.242 ; gain = 33.348

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 8 inverter(s) to 61 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 216047208

Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 1744.242 ; gain = 33.348
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 1cfde138e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 1744.242 ; gain = 33.348
INFO: [Opt 31-389] Phase Constant propagation created 27 cells and removed 82 cells

Phase 4 Sweep
Phase 4 Sweep | Checksum: 2217e7370

Time (s): cpu = 00:00:02 ; elapsed = 00:00:28 . Memory (MB): peak = 1744.242 ; gain = 33.348
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 236 cells

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 2217e7370

Time (s): cpu = 00:00:03 ; elapsed = 00:00:29 . Memory (MB): peak = 1744.242 ; gain = 33.348
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 25a2cc6c4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:29 . Memory (MB): peak = 1744.242 ; gain = 33.348
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 25a2cc6c4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:29 . Memory (MB): peak = 1744.242 ; gain = 33.348
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1744.242 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 25a2cc6c4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:29 . Memory (MB): peak = 1744.242 ; gain = 33.348

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 25a2cc6c4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1744.242 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 25a2cc6c4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1744.242 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 5 Warnings, 3 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:34 . Memory (MB): peak = 1744.242 ; gain = 141.836
Writing placer database...
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.124 . Memory (MB): peak = 1744.242 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file zusys_wrapper_drc_opted.rpt -pb zusys_wrapper_drc_opted.pb -rpx zusys_wrapper_drc_opted.rpx
Command: report_drc -file zusys_wrapper_drc_opted.rpt -pb zusys_wrapper_drc_opted.pb -rpx zusys_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2762.387 ; gain = 1018.145
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu15eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu15eg'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2762.387 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1b469f74e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.549 . Memory (MB): peak = 2762.387 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2762.387 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 147ff1181

Time (s): cpu = 00:00:41 ; elapsed = 00:00:51 . Memory (MB): peak = 3634.844 ; gain = 872.457

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 201362140

Time (s): cpu = 00:00:46 ; elapsed = 00:00:57 . Memory (MB): peak = 3634.844 ; gain = 872.457

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 201362140

Time (s): cpu = 00:00:46 ; elapsed = 00:00:57 . Memory (MB): peak = 3634.844 ; gain = 872.457
Phase 1 Placer Initialization | Checksum: 201362140

Time (s): cpu = 00:00:46 ; elapsed = 00:00:58 . Memory (MB): peak = 3634.844 ; gain = 872.457

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2437c608b

Time (s): cpu = 00:00:54 ; elapsed = 00:01:07 . Memory (MB): peak = 3634.844 ; gain = 872.457

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.011 . Memory (MB): peak = 3634.844 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 15e26b113

Time (s): cpu = 00:01:22 ; elapsed = 00:01:34 . Memory (MB): peak = 3634.844 ; gain = 872.457
Phase 2 Global Placement | Checksum: 13bd1bfee

Time (s): cpu = 00:01:22 ; elapsed = 00:01:34 . Memory (MB): peak = 3634.844 ; gain = 872.457

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 13bd1bfee

Time (s): cpu = 00:01:22 ; elapsed = 00:01:34 . Memory (MB): peak = 3634.844 ; gain = 872.457

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 27d23f587

Time (s): cpu = 00:01:25 ; elapsed = 00:01:37 . Memory (MB): peak = 3634.844 ; gain = 872.457

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1f4dd0012

Time (s): cpu = 00:01:25 ; elapsed = 00:01:37 . Memory (MB): peak = 3634.844 ; gain = 872.457

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1d944160d

Time (s): cpu = 00:01:25 ; elapsed = 00:01:37 . Memory (MB): peak = 3634.844 ; gain = 872.457

Phase 3.5 Small Shape Clustering
Phase 3.5 Small Shape Clustering | Checksum: 1cc02e85e

Time (s): cpu = 00:01:29 ; elapsed = 00:01:41 . Memory (MB): peak = 3634.844 ; gain = 872.457

Phase 3.6 DP Optimization
Phase 3.6 DP Optimization | Checksum: 1890753d6

Time (s): cpu = 00:01:45 ; elapsed = 00:01:52 . Memory (MB): peak = 3634.844 ; gain = 872.457

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 1b9222b73

Time (s): cpu = 00:01:48 ; elapsed = 00:01:55 . Memory (MB): peak = 3634.844 ; gain = 872.457

Phase 3.8 Slice Area Swap
Phase 3.8 Slice Area Swap | Checksum: 237c2be91

Time (s): cpu = 00:01:48 ; elapsed = 00:01:55 . Memory (MB): peak = 3634.844 ; gain = 872.457

Phase 3.9 Commit Slice Clusters
Phase 3.9 Commit Slice Clusters | Checksum: 1741e3cd1

Time (s): cpu = 00:01:50 ; elapsed = 00:01:56 . Memory (MB): peak = 3634.844 ; gain = 872.457

Phase 3.10 Re-assign LUT pins
Phase 3.10 Re-assign LUT pins | Checksum: 171656a2c

Time (s): cpu = 00:01:50 ; elapsed = 00:01:56 . Memory (MB): peak = 3634.844 ; gain = 872.457

Phase 3.11 Pipeline Register Optimization
Phase 3.11 Pipeline Register Optimization | Checksum: 1350b1588

Time (s): cpu = 00:01:50 ; elapsed = 00:01:56 . Memory (MB): peak = 3634.844 ; gain = 872.457
Phase 3 Detail Placement | Checksum: 1350b1588

Time (s): cpu = 00:01:50 ; elapsed = 00:01:56 . Memory (MB): peak = 3634.844 ; gain = 872.457

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 12b845d21

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 12b845d21

Time (s): cpu = 00:01:52 ; elapsed = 00:01:58 . Memory (MB): peak = 3634.844 ; gain = 872.457
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.733. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: dd6f81c5

Time (s): cpu = 00:01:53 ; elapsed = 00:01:58 . Memory (MB): peak = 3634.844 ; gain = 872.457
Phase 4.1 Post Commit Optimization | Checksum: dd6f81c5

Time (s): cpu = 00:01:53 ; elapsed = 00:01:59 . Memory (MB): peak = 3634.844 ; gain = 872.457

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: dd6f81c5

Time (s): cpu = 00:01:53 ; elapsed = 00:01:59 . Memory (MB): peak = 3634.844 ; gain = 872.457

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 183112a89

Time (s): cpu = 00:02:00 ; elapsed = 00:02:06 . Memory (MB): peak = 3634.844 ; gain = 872.457

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 11756a167

Time (s): cpu = 00:02:00 ; elapsed = 00:02:06 . Memory (MB): peak = 3634.844 ; gain = 872.457
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 11756a167

Time (s): cpu = 00:02:00 ; elapsed = 00:02:06 . Memory (MB): peak = 3634.844 ; gain = 872.457
Ending Placer Task | Checksum: dd89798a

Time (s): cpu = 00:02:00 ; elapsed = 00:02:06 . Memory (MB): peak = 3634.844 ; gain = 872.457
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 5 Warnings, 3 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:10 ; elapsed = 00:02:13 . Memory (MB): peak = 3634.844 ; gain = 872.457
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.358 . Memory (MB): peak = 3634.844 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file zusys_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.184 . Memory (MB): peak = 3634.844 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file zusys_wrapper_utilization_placed.rpt -pb zusys_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3634.844 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file zusys_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 3634.844 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu15eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu15eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 2cc94ef0 ConstDB: 0 ShapeSum: b1e81d6 RouteDB: a5a1a8c4

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 118b04f62

Time (s): cpu = 00:01:08 ; elapsed = 00:00:57 . Memory (MB): peak = 3968.152 ; gain = 0.000
Post Restoration Checksum: NetGraph: c236921c NumContArr: e0343ece Constraints: c3b665fe Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 2662136e8

Time (s): cpu = 00:01:11 ; elapsed = 00:01:01 . Memory (MB): peak = 3968.152 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 2662136e8

Time (s): cpu = 00:01:11 ; elapsed = 00:01:01 . Memory (MB): peak = 3968.152 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 2662136e8

Time (s): cpu = 00:01:11 ; elapsed = 00:01:01 . Memory (MB): peak = 3968.152 ; gain = 0.000

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 187c8526a

Time (s): cpu = 00:01:14 ; elapsed = 00:01:05 . Memory (MB): peak = 3968.152 ; gain = 0.000

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 1462953dd

Time (s): cpu = 00:01:17 ; elapsed = 00:01:07 . Memory (MB): peak = 3968.152 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.118  | TNS=0.000  | WHS=-0.619 | THS=-30.809|


Phase 2.6 Update Timing for Bus Skew

Phase 2.6.1 Update Timing
Phase 2.6.1 Update Timing | Checksum: 18ca96561

Time (s): cpu = 00:01:19 ; elapsed = 00:01:08 . Memory (MB): peak = 3968.152 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.118  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.6 Update Timing for Bus Skew | Checksum: 1137585ce

Time (s): cpu = 00:01:19 ; elapsed = 00:01:09 . Memory (MB): peak = 3968.152 ; gain = 0.000
Phase 2 Router Initialization | Checksum: 17d152258

Time (s): cpu = 00:01:19 ; elapsed = 00:01:09 . Memory (MB): peak = 3968.152 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2190ee16c

Time (s): cpu = 00:01:22 ; elapsed = 00:01:10 . Memory (MB): peak = 3968.152 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 675
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.862  | TNS=0.000  | WHS=0.009  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 1c0fc0c96

Time (s): cpu = 00:01:27 ; elapsed = 00:01:13 . Memory (MB): peak = 3968.152 ; gain = 0.000

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 1a5195fb6

Time (s): cpu = 00:01:27 ; elapsed = 00:01:13 . Memory (MB): peak = 3968.152 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 1a5195fb6

Time (s): cpu = 00:01:27 ; elapsed = 00:01:13 . Memory (MB): peak = 3968.152 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 15be80002

Time (s): cpu = 00:01:27 ; elapsed = 00:01:13 . Memory (MB): peak = 3968.152 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 15be80002

Time (s): cpu = 00:01:27 ; elapsed = 00:01:13 . Memory (MB): peak = 3968.152 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 15be80002

Time (s): cpu = 00:01:27 ; elapsed = 00:01:13 . Memory (MB): peak = 3968.152 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 15136b4f9

Time (s): cpu = 00:01:27 ; elapsed = 00:01:14 . Memory (MB): peak = 3968.152 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.862  | TNS=0.000  | WHS=0.009  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 14df644a4

Time (s): cpu = 00:01:28 ; elapsed = 00:01:14 . Memory (MB): peak = 3968.152 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 14df644a4

Time (s): cpu = 00:01:28 ; elapsed = 00:01:14 . Memory (MB): peak = 3968.152 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.193083 %
  Global Horizontal Routing Utilization  = 0.151143 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 14df644a4

Time (s): cpu = 00:01:28 ; elapsed = 00:01:14 . Memory (MB): peak = 3968.152 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 14df644a4

Time (s): cpu = 00:01:28 ; elapsed = 00:01:14 . Memory (MB): peak = 3968.152 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 14df644a4

Time (s): cpu = 00:01:28 ; elapsed = 00:01:14 . Memory (MB): peak = 3968.152 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.862  | TNS=0.000  | WHS=0.009  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 14df644a4

Time (s): cpu = 00:01:28 ; elapsed = 00:01:14 . Memory (MB): peak = 3968.152 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:29 ; elapsed = 00:01:14 . Memory (MB): peak = 3968.152 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
91 Infos, 5 Warnings, 3 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:41 ; elapsed = 00:01:22 . Memory (MB): peak = 3968.152 ; gain = 333.309
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.440 . Memory (MB): peak = 3968.152 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file zusys_wrapper_drc_routed.rpt -pb zusys_wrapper_drc_routed.pb -rpx zusys_wrapper_drc_routed.rpx
Command: report_drc -file zusys_wrapper_drc_routed.rpt -pb zusys_wrapper_drc_routed.pb -rpx zusys_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 4392.141 ; gain = 423.988
INFO: [runtcl-4] Executing : report_methodology -file zusys_wrapper_methodology_drc_routed.rpt -pb zusys_wrapper_methodology_drc_routed.pb -rpx zusys_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file zusys_wrapper_methodology_drc_routed.rpt -pb zusys_wrapper_methodology_drc_routed.pb -rpx zusys_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file zusys_wrapper_power_routed.rpt -pb zusys_wrapper_power_summary_routed.pb -rpx zusys_wrapper_power_routed.rpx
Command: report_power -file zusys_wrapper_power_routed.rpt -pb zusys_wrapper_power_summary_routed.pb -rpx zusys_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
104 Infos, 5 Warnings, 3 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:52 ; elapsed = 00:00:50 . Memory (MB): peak = 4392.141 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file zusys_wrapper_route_status.rpt -pb zusys_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file zusys_wrapper_timing_summary_routed.rpt -pb zusys_wrapper_timing_summary_routed.pb -rpx zusys_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file zusys_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file zusys_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:01:09 ; elapsed = 00:01:09 . Memory (MB): peak = 4392.141 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file zusys_wrapper_bus_skew_routed.rpt -pb zusys_wrapper_bus_skew_routed.pb -rpx zusys_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Jan  8 10:09:36 2020...

*** Running vivado
    with args -log zusys_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source zusys_wrapper.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source zusys_wrapper.tcl -notrace
Command: open_checkpoint zusys_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 241.883 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xczu15eg-ffvc900-1-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1566.676 ; gain = 1.230
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1566.676 ; gain = 1.230
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 7 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 1 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
open_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1566.676 ; gain = 1334.348
Command: write_bitstream -force zusys_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu15eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu15eg'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
CRITICAL WARNING: [DRC UCIO-1] Unconstrained Logical Port: 2 out of 24 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: gtrefclk_in_clk_n, and gtrefclk_in_clk_p.
WARNING: [DRC RTSTAT-10] No routable loads: 19 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/underflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/underflow... and (the first 15 of 17 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Critical Warnings, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 180158400 bits.
Writing bitstream ./zusys_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:46 ; elapsed = 00:00:36 . Memory (MB): peak = 2684.852 ; gain = 1118.176
INFO: [Common 17-206] Exiting Vivado at Wed Jan  8 10:10:51 2020...
[Wed Jan  8 10:10:55 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:01:15 . Memory (MB): peak = 2179.719 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2397.441 ; gain = 0.000
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2397.441 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 7 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 1 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances

open_run: Time (s): cpu = 00:00:38 ; elapsed = 00:00:29 . Memory (MB): peak = 3186.145 ; gain = 1006.426
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 3186.145 ; gain = 0.000
INFO: [TE_UTIL-29] D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/hardware/15eg_1eb_sk/StarterKit.bit was replaced with D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper.bit
INFO: [TE_UTIL-31] D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/hardware/15eg_1eb_sk/StarterKit.lpr was replaced with D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.hw/StarterKit.lpr
INFO: [TE_UTIL-33] D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/hardware/15eg_1eb_sk/StarterKit.ltx was replaced with D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/debug_nets.ltx
INFO: [TE_UTIL-36] D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/hardware/15eg_1eb_sk/StarterKit.hdf was replaced with D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper.sysdef
WARNING: [TE_UTIL-42] D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper.mmi does not exist.
WARNING: [TE_UTIL-47] D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper.mcs does not exist.
Create prebuilt HW report
Create reports in D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/hardware/15eg_1eb_sk/reports
INFO: [TE_UTIL-67] Add HW report to: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/hardware/hardware_summary.csv
Build Design finished.
TE::sw_run_sdk
Start SDK
INFO: [TE_UTIL-29] D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/hardware/15eg_1eb_sk/StarterKit.bit was replaced with D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper.bit
INFO: [TE_UTIL-31] D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/hardware/15eg_1eb_sk/StarterKit.lpr was replaced with D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.hw/StarterKit.lpr
INFO: [TE_UTIL-33] D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/hardware/15eg_1eb_sk/StarterKit.ltx was replaced with D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/debug_nets.ltx
INFO: [TE_UTIL-36] D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/hardware/15eg_1eb_sk/StarterKit.hdf was replaced with D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper.sysdef
WARNING: [TE_UTIL-42] D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper.mmi does not exist.
WARNING: [TE_UTIL-47] D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper.mcs does not exist.
Create prebuilt HW report
Create reports in D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/hardware/15eg_1eb_sk/reports
INFO: [TE_UTIL-67] Add HW report to: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/hardware/hardware_summary.csv
INFO: [TE_SW-1] Xilinx Device Tree git clone path (B:/xilinx_git/device-tree-xlnx) doesn't exist.
INFO: [TE_SW-2] Start SKD: 
  Run "exec xsdk -workspace D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/workspace/sdk -hwspec D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/workspace/sdk/zusys_wrapper.hdf -lp D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/sw_lib" in D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/workspace/sdk 
  Please Wait.. 
  ------
INFO: [TE_EXT-9] Command results from SDK "exec xsdk -workspace D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/workspace/sdk -hwspec D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/workspace/sdk/zusys_wrapper.hdf -lp D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/sw_lib": 
  
****** Xilinx Software Development Kit
****** SDK v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

Launching SDK with command D:\Xilinx\SDK\2018.2\eclipse\win64.o\eclipse.exe -data D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/workspace/sdk -vmargs -Dcom.xilinx.sdk.args.swrepos=D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/sw_lib -Dcom.xilinx.sdk.args.hwspec=D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/workspace/sdk/zusys_wrapper.hdf -Xms64m -Xmx4G & 
  ------
SDK finished.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: ARCHITECTURE : zynquplus
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: PART : xczu15eg-ffvc900-1-e
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: SPEEDGRADE : -1
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: Standard : 1000BASEX
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: ARCHITECTURE : zynquplus
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: PART : xczu15eg-ffvc900-1-e
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: SPEEDGRADE : -1
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: Standard : SGMII
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: ARCHITECTURE : zynquplus
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: PART : xczu15eg-ffvc900-1-e
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: SPEEDGRADE : -1
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: Standard : SGMII
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: ARCHITECTURE : zynquplus
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: PART : xczu15eg-ffvc900-1-e
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: SPEEDGRADE : -1
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: Standard : 1000BASEX
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: ARCHITECTURE : zynquplus
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: PART : xczu15eg-ffvc900-1-e
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: SPEEDGRADE : -1
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: Standard : 1000BASEX
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: ARCHITECTURE : zynquplus
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: PART : xczu15eg-ffvc900-1-e
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: SPEEDGRADE : -1
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: Standard : SGMII
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: ARCHITECTURE : zynquplus
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: PART : xczu15eg-ffvc900-1-e
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: SPEEDGRADE : -1
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: Standard : SGMII
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: ARCHITECTURE : zynquplus
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: PART : xczu15eg-ffvc900-1-e
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: SPEEDGRADE : -1
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: Standard : 1000BASEX
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: ARCHITECTURE : zynquplus
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: PART : xczu15eg-ffvc900-1-e
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: SPEEDGRADE : -1
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: Standard : SGMII
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: ARCHITECTURE : zynquplus
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: PART : xczu15eg-ffvc900-1-e
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: SPEEDGRADE : -1
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: Standard : SGMII
startgroup
set_property -dict [list CONFIG.Standard {SGMII}] [get_bd_cells gig_ethernet_pcs_pma_0]
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: ARCHITECTURE : zynquplus
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: PART : xczu15eg-ffvc900-1-e
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: SPEEDGRADE : -1
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: Standard : SGMII
Sourcing the elaborate.xit file.
Calling update_contents for SGMII .
Done sourcing the elaborate.xit file.
delete_bd_objs [get_bd_intf_nets gig_ethernet_pcs_pma_0_sfp]
endgroup
connect_bd_intf_net [get_bd_intf_ports sfp] [get_bd_intf_pins gig_ethernet_pcs_pma_0/sgmii]
startgroup
set_property -dict [list CONFIG.CONST_VAL {0}] [get_bd_cells Ethernet_CONS/config_valid]
endgroup
save_bd_design
Wrote  : <D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/zusys.bd> 
Wrote  : <D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ui/bd_ec7575b2.ui> 
TE::hw_build_design -export_prebuilt
Start Build Design.
Wrote  : <D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/zusys.bd> 
Wrote  : <D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ui/bd_ec7575b2.ui> 
VHDL Output written to : D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v
VHDL Output written to : D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/sim/zusys.v
VHDL Output written to : D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/hdl/zusys_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block TRENZ_Baseboard/SC0808BF_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TRENZ_Baseboard/axis_live_audio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TRENZ_Baseboard/proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TRENZ_Baseboard/proc_sys_reset_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TRENZ_Baseboard/vio_general .
INFO: [xilinx.com:ip:zynq_ultra_ps_e:3.2-0] zusys_zynq_ultra_ps_e_0_0: 
Changes in your design (including the PCW configuration settings) are not automatically exported from Vivado to Xilinx's SDK, Petalinux or Yocto.
This is by design to avoid disrupting existing embedded development efforts. To have any changes of your design taking effect in the embedded software flow please export your
design by going through Vivado's main menu, click on File, then Export finally select Export Hardware, please ensure you click on the Include BitStream option.
The auto-generated HDF file is all you need to import in Xilinx's SDK, Petalinux or Yocto for your changes to be reflected in the Embedded Software Flow.
For more information, please consult PG201, section: Exporting PCW Settings to Embedded Software Flows
INFO: [PSU-0] Address Range of DDR (0x7ff00000 to 0x7fffffff) is reserved by PMU for internal purpose.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TRENZ_Baseboard/RGPIO/RGPIO_Master_CPLD .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TRENZ_Baseboard/RGPIO/RGPIO_Slave_CPLD .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TRENZ_Baseboard/RGPIO/vio_rgpio .
INFO: [BD 41-1029] Generation completed for the IP Integrator block gig_ethernet_pcs_pma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_CONS/RST_CONS .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_CONS/phyaddr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_CONS/signal_detect .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_CONS/config_valid .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_CONS/an_config_vector .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_CONS/config_vector .
Exporting to file D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/hw_handoff/zusys.hwh
Generated Block Design Tcl file D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/hw_handoff/zusys_bd.tcl
Generated Hardware Definition File D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zusys_signal_detect_0, cache-ID = 497911c52f415912; cache size = 44.895 MB.
[Wed Jan  8 10:54:41 2020] Launched zusys_gig_ethernet_pcs_pma_0_0_synth_1, zusys_zynq_ultra_ps_e_0_0_synth_1...
Run output will be captured here:
zusys_gig_ethernet_pcs_pma_0_0_synth_1: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/zusys_gig_ethernet_pcs_pma_0_0_synth_1/runme.log
zusys_zynq_ultra_ps_e_0_0_synth_1: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/zusys_zynq_ultra_ps_e_0_0_synth_1/runme.log
[Wed Jan  8 10:54:41 2020] Launched synth_1...
Run output will be captured here: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:47 ; elapsed = 00:01:00 . Memory (MB): peak = 3186.145 ; gain = 0.000
[Wed Jan  8 10:54:41 2020] Waiting for synth_1 to finish (timeout in 120 minutes)...
[Wed Jan  8 10:54:46 2020] Waiting for synth_1 to finish (timeout in 120 minutes)...
[Wed Jan  8 10:54:51 2020] Waiting for synth_1 to finish (timeout in 120 minutes)...
[Wed Jan  8 10:54:56 2020] Waiting for synth_1 to finish (timeout in 120 minutes)...
[Wed Jan  8 10:55:06 2020] Waiting for synth_1 to finish (timeout in 120 minutes)...
[Wed Jan  8 10:55:16 2020] Waiting for synth_1 to finish (timeout in 119 minutes)...
[Wed Jan  8 10:55:26 2020] Waiting for synth_1 to finish (timeout in 119 minutes)...
[Wed Jan  8 10:55:36 2020] Waiting for synth_1 to finish (timeout in 119 minutes)...
[Wed Jan  8 10:55:56 2020] Waiting for synth_1 to finish (timeout in 119 minutes)...
[Wed Jan  8 10:56:16 2020] Waiting for synth_1 to finish (timeout in 118 minutes)...
[Wed Jan  8 10:56:36 2020] Waiting for synth_1 to finish (timeout in 118 minutes)...
[Wed Jan  8 10:56:56 2020] Waiting for synth_1 to finish (timeout in 118 minutes)...

*** Running vivado
    with args -log zusys_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source zusys_wrapper.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source zusys_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'trenz.local:user:RGPIO_EXT:1.0' found within IP repository 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib'.
File in use: d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib/rgpio/RGPIO_EXT.xml
File ignored: d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib/SC0808BF/RGPIO_EXT.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'trenz.local:user:RGPIO_EXT_rtl:1.0' found within IP repository 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib'.
File in use: d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib/rgpio/RGPIO_EXT_rtl.xml
File ignored: d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib/SC0808BF/RGPIO_EXT_rtl.xml
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 929.082 ; gain = 580.887
Command: synth_design -top zusys_wrapper -part xczu15eg-ffvc900-1-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu15eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu15eg'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23544 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 929.082 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'zusys_wrapper' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/hdl/zusys_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [D:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [D:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-6157] synthesizing module 'zusys' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:372]
INFO: [Synth 8-6157] synthesizing module 'Ethernet_CONS_imp_10HC8ZU' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:12]
INFO: [Synth 8-6157] synthesizing module 'zusys_xlconstant_2_1' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17948-DESKTOP-CDN1SDU/realtime/zusys_xlconstant_2_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_xlconstant_2_1' (2#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17948-DESKTOP-CDN1SDU/realtime/zusys_xlconstant_2_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zusys_signal_detect_1' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17948-DESKTOP-CDN1SDU/realtime/zusys_signal_detect_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_signal_detect_1' (3#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17948-DESKTOP-CDN1SDU/realtime/zusys_signal_detect_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zusys_signal_detect_0' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17948-DESKTOP-CDN1SDU/realtime/zusys_signal_detect_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_signal_detect_0' (4#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17948-DESKTOP-CDN1SDU/realtime/zusys_signal_detect_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zusys_an_config_vector_0' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17948-DESKTOP-CDN1SDU/realtime/zusys_an_config_vector_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_an_config_vector_0' (5#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17948-DESKTOP-CDN1SDU/realtime/zusys_an_config_vector_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zusys_xlconstant_2_2' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17948-DESKTOP-CDN1SDU/realtime/zusys_xlconstant_2_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_xlconstant_2_2' (6#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17948-DESKTOP-CDN1SDU/realtime/zusys_xlconstant_2_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zusys_xlconstant_2_3' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17948-DESKTOP-CDN1SDU/realtime/zusys_xlconstant_2_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_xlconstant_2_3' (7#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17948-DESKTOP-CDN1SDU/realtime/zusys_xlconstant_2_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Ethernet_CONS_imp_10HC8ZU' (8#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:12]
INFO: [Synth 8-6157] synthesizing module 'TRENZ_Baseboard_imp_18ZHX24' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:126]
INFO: [Synth 8-6157] synthesizing module 'RGPIO_imp_1SWX08A' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:53]
INFO: [Synth 8-6157] synthesizing module 'zusys_RGPIO_Master_CPLD_0' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17948-DESKTOP-CDN1SDU/realtime/zusys_RGPIO_Master_CPLD_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_RGPIO_Master_CPLD_0' (9#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17948-DESKTOP-CDN1SDU/realtime/zusys_RGPIO_Master_CPLD_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zusys_RGPIO_Slave_CPLD_0' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17948-DESKTOP-CDN1SDU/realtime/zusys_RGPIO_Slave_CPLD_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_RGPIO_Slave_CPLD_0' (10#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17948-DESKTOP-CDN1SDU/realtime/zusys_RGPIO_Slave_CPLD_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zusys_vio_rgpio_0' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17948-DESKTOP-CDN1SDU/realtime/zusys_vio_rgpio_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_vio_rgpio_0' (11#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17948-DESKTOP-CDN1SDU/realtime/zusys_vio_rgpio_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vio_rgpio'. This will prevent further optimization [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:116]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'RGPIO_Master_CPLD'. This will prevent further optimization [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:98]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'RGPIO_Slave_CPLD'. This will prevent further optimization [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:107]
INFO: [Synth 8-6155] done synthesizing module 'RGPIO_imp_1SWX08A' (12#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:53]
INFO: [Synth 8-6157] synthesizing module 'zusys_SC0808BF_0_0' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17948-DESKTOP-CDN1SDU/realtime/zusys_SC0808BF_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_SC0808BF_0_0' (13#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17948-DESKTOP-CDN1SDU/realtime/zusys_SC0808BF_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zusys_axis_live_audio_0_0' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17948-DESKTOP-CDN1SDU/realtime/zusys_axis_live_audio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_axis_live_audio_0_0' (14#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17948-DESKTOP-CDN1SDU/realtime/zusys_axis_live_audio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zusys_proc_sys_reset_0_0' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17948-DESKTOP-CDN1SDU/realtime/zusys_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_proc_sys_reset_0_0' (15#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17948-DESKTOP-CDN1SDU/realtime/zusys_proc_sys_reset_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'proc_sys_reset_0' of module 'zusys_proc_sys_reset_0_0' requires 10 connections, but only 6 given [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:350]
INFO: [Synth 8-6157] synthesizing module 'zusys_proc_sys_reset_1_0' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17948-DESKTOP-CDN1SDU/realtime/zusys_proc_sys_reset_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_proc_sys_reset_1_0' (16#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17948-DESKTOP-CDN1SDU/realtime/zusys_proc_sys_reset_1_0_stub.v:6]
WARNING: [Synth 8-350] instance 'proc_sys_reset_1' of module 'zusys_proc_sys_reset_1_0' requires 10 connections, but only 6 given [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:357]
INFO: [Synth 8-6157] synthesizing module 'zusys_vio_general_0' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17948-DESKTOP-CDN1SDU/realtime/zusys_vio_general_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_vio_general_0' (17#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17948-DESKTOP-CDN1SDU/realtime/zusys_vio_general_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vio_general'. This will prevent further optimization [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:364]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'SC0808BF_0'. This will prevent further optimization [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:302]
INFO: [Synth 8-6155] done synthesizing module 'TRENZ_Baseboard_imp_18ZHX24' (18#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:126]
INFO: [Synth 8-6157] synthesizing module 'zusys_gig_ethernet_pcs_pma_0_0' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17948-DESKTOP-CDN1SDU/realtime/zusys_gig_ethernet_pcs_pma_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'zusys_gig_ethernet_pcs_pma_0_0' (19#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17948-DESKTOP-CDN1SDU/realtime/zusys_gig_ethernet_pcs_pma_0_0_stub.v:5]
WARNING: [Synth 8-350] instance 'gig_ethernet_pcs_pma_0' of module 'zusys_gig_ethernet_pcs_pma_0_0' requires 41 connections, but only 26 given [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:560]
INFO: [Synth 8-6157] synthesizing module 'zusys_zynq_ultra_ps_e_0_0' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17948-DESKTOP-CDN1SDU/realtime/zusys_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_zynq_ultra_ps_e_0_0' (20#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17948-DESKTOP-CDN1SDU/realtime/zusys_zynq_ultra_ps_e_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'zynq_ultra_ps_e_0' of module 'zusys_zynq_ultra_ps_e_0_0' requires 79 connections, but only 46 given [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:587]
INFO: [Synth 8-6155] done synthesizing module 'zusys' (21#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:372]
INFO: [Synth 8-6155] done synthesizing module 'zusys_wrapper' (22#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/hdl/zusys_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 929.082 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 929.082 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 929.082 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xczu15eg-ffvc900-1-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_SC0808BF_0_0/zusys_SC0808BF_0_0/zusys_SC0808BF_0_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/SC0808BF_0'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_SC0808BF_0_0/zusys_SC0808BF_0_0/zusys_SC0808BF_0_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/SC0808BF_0'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_axis_live_audio_0_0/zusys_axis_live_audio_0_0/zusys_axis_live_audio_0_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/axis_live_audio_0'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_axis_live_audio_0_0/zusys_axis_live_audio_0_0/zusys_axis_live_audio_0_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/axis_live_audio_0'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_0'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_0'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_1_0/zusys_proc_sys_reset_1_0/zusys_proc_sys_reset_1_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_1'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_1_0/zusys_proc_sys_reset_1_0/zusys_proc_sys_reset_1_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_1'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_general_0/zusys_vio_general_0/zusys_vio_general_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/vio_general'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_general_0/zusys_vio_general_0/zusys_vio_general_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/vio_general'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_zynq_ultra_ps_e_0_0/zusys_zynq_ultra_ps_e_0_0/zusys_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'zusys_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_zynq_ultra_ps_e_0_0/zusys_zynq_ultra_ps_e_0_0/zusys_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'zusys_i/zynq_ultra_ps_e_0'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_RGPIO_Master_CPLD_0/zusys_RGPIO_Master_CPLD_0/zusys_RGPIO_Master_CPLD_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/RGPIO/RGPIO_Master_CPLD'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_RGPIO_Master_CPLD_0/zusys_RGPIO_Master_CPLD_0/zusys_RGPIO_Master_CPLD_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/RGPIO/RGPIO_Master_CPLD'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_RGPIO_Slave_CPLD_0/zusys_RGPIO_Slave_CPLD_0/zusys_RGPIO_Master_CPLD_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/RGPIO/RGPIO_Slave_CPLD'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_RGPIO_Slave_CPLD_0/zusys_RGPIO_Slave_CPLD_0/zusys_RGPIO_Master_CPLD_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/RGPIO/RGPIO_Slave_CPLD'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_rgpio_0/zusys_vio_rgpio_0/zusys_vio_rgpio_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/RGPIO/vio_rgpio'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_rgpio_0/zusys_vio_rgpio_0/zusys_vio_rgpio_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/RGPIO/vio_rgpio'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_in_context.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_in_context.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_xlconstant_2_1/zusys_xlconstant_2_1/zusys_xlconstant_2_0_in_context.xdc] for cell 'zusys_i/Ethernet_CONS/RST_CONS'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_xlconstant_2_1/zusys_xlconstant_2_1/zusys_xlconstant_2_0_in_context.xdc] for cell 'zusys_i/Ethernet_CONS/RST_CONS'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_xlconstant_2_2/zusys_xlconstant_2_2/zusys_xlconstant_2_2_in_context.xdc] for cell 'zusys_i/Ethernet_CONS/phyaddr'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_xlconstant_2_2/zusys_xlconstant_2_2/zusys_xlconstant_2_2_in_context.xdc] for cell 'zusys_i/Ethernet_CONS/phyaddr'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_xlconstant_2_3/zusys_xlconstant_2_3/zusys_xlconstant_3_0_in_context.xdc] for cell 'zusys_i/Ethernet_CONS/signal_detect'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_xlconstant_2_3/zusys_xlconstant_2_3/zusys_xlconstant_3_0_in_context.xdc] for cell 'zusys_i/Ethernet_CONS/signal_detect'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_signal_detect_0/zusys_signal_detect_0/zusys_xlconstant_2_0_in_context.xdc] for cell 'zusys_i/Ethernet_CONS/config_valid'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_signal_detect_0/zusys_signal_detect_0/zusys_xlconstant_2_0_in_context.xdc] for cell 'zusys_i/Ethernet_CONS/config_valid'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_signal_detect_1/zusys_signal_detect_1/zusys_signal_detect_1_in_context.xdc] for cell 'zusys_i/Ethernet_CONS/an_config_vector'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_signal_detect_1/zusys_signal_detect_1/zusys_signal_detect_1_in_context.xdc] for cell 'zusys_i/Ethernet_CONS/an_config_vector'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_an_config_vector_0/zusys_an_config_vector_0/zusys_an_config_vector_0_in_context.xdc] for cell 'zusys_i/Ethernet_CONS/config_vector'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_an_config_vector_0/zusys_an_config_vector_0/zusys_an_config_vector_0_in_context.xdc] for cell 'zusys_i/Ethernet_CONS/config_vector'
Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc]
WARNING: [Vivado 12-584] No ports matched 'gtrefclk_in_p'. [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'gtrefclk_in_n'. [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'gtrefclk_in_p'. [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc:6]
Finished Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/zusys_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/zusys_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/zusys_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1639.590 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'zusys_i/gig_ethernet_pcs_pma_0' at clock pin 'independent_clock_bufg' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1639.590 ; gain = 710.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu15eg-ffvc900-1-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1639.590 ; gain = 710.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for gtrefclk_in_clk_n. (constraint file  d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gtrefclk_in_clk_n. (constraint file  d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for gtrefclk_in_clk_p. (constraint file  d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gtrefclk_in_clk_p. (constraint file  d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for sfp_rxn. (constraint file  d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sfp_rxn. (constraint file  d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for sfp_rxp. (constraint file  d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sfp_rxp. (constraint file  d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for sfp_txn. (constraint file  d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sfp_txn. (constraint file  d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for sfp_txp. (constraint file  d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sfp_txp. (constraint file  d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_in_context.xdc, line 21).
Applied set_property DONT_TOUCH = true for zusys_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/TRENZ_Baseboard/SC0808BF_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/TRENZ_Baseboard/axis_live_audio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/TRENZ_Baseboard/proc_sys_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/TRENZ_Baseboard/proc_sys_reset_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/TRENZ_Baseboard/vio_general. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/TRENZ_Baseboard/RGPIO/RGPIO_Master_CPLD. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/TRENZ_Baseboard/RGPIO/RGPIO_Slave_CPLD. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/TRENZ_Baseboard/RGPIO/vio_rgpio. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/gig_ethernet_pcs_pma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/Ethernet_CONS/RST_CONS. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/Ethernet_CONS/phyaddr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/Ethernet_CONS/signal_detect. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/Ethernet_CONS/config_valid. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/Ethernet_CONS/an_config_vector. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/Ethernet_CONS/config_vector. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1639.590 ; gain = 710.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1639.590 ; gain = 710.508
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3528 (col length:168)
BRAMs: 1488 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1639.590 ; gain = 710.508
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'zusys_i/zynq_ultra_ps_e_0/pl_clk0' to pin 'zusys_i/zynq_ultra_ps_e_0/bbstub_pl_clk0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zusys_i/zynq_ultra_ps_e_0/pl_clk1' to pin 'zusys_i/zynq_ultra_ps_e_0/bbstub_pl_clk1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zusys_i/gig_ethernet_pcs_pma_0/gtrefclk_out' to pin 'zusys_i/gig_ethernet_pcs_pma_0/bbstub_gtrefclk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zusys_i/gig_ethernet_pcs_pma_0/sgmii_clk_f' to pin 'zusys_i/gig_ethernet_pcs_pma_0/bbstub_sgmii_clk_f/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zusys_i/gig_ethernet_pcs_pma_0/userclk_out' to pin 'zusys_i/gig_ethernet_pcs_pma_0/bbstub_userclk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zusys_i/gig_ethernet_pcs_pma_0/gmii_rxclk' to pin 'zusys_i/gig_ethernet_pcs_pma_0/bbstub_gmii_rxclk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zusys_i/gig_ethernet_pcs_pma_0/gmii_txclk' to pin 'zusys_i/gig_ethernet_pcs_pma_0/bbstub_gmii_txclk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zusys_i/gig_ethernet_pcs_pma_0/rxuserclk2_out' to pin 'zusys_i/gig_ethernet_pcs_pma_0/bbstub_rxuserclk2_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zusys_i/gig_ethernet_pcs_pma_0/rxuserclk_out' to pin 'zusys_i/gig_ethernet_pcs_pma_0/bbstub_rxuserclk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zusys_i/gig_ethernet_pcs_pma_0/sgmii_clk_r' to pin 'zusys_i/gig_ethernet_pcs_pma_0/bbstub_sgmii_clk_r/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zusys_i/gig_ethernet_pcs_pma_0/userclk2_out' to pin 'zusys_i/gig_ethernet_pcs_pma_0/bbstub_userclk2_out/O'
INFO: [Synth 8-5819] Moved 11 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 2070.016 ; gain = 1140.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 2070.145 ; gain = 1141.063
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 2070.418 ; gain = 1141.336
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2071.547 ; gain = 1142.465
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2071.547 ; gain = 1142.465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2071.547 ; gain = 1142.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2071.547 ; gain = 1142.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2071.547 ; gain = 1142.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2071.547 ; gain = 1142.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------+----------+
|      |BlackBox name                  |Instances |
+------+-------------------------------+----------+
|1     |zusys_gig_ethernet_pcs_pma_0_0 |         1|
|2     |zusys_zynq_ultra_ps_e_0_0      |         1|
|3     |zusys_xlconstant_2_1           |         1|
|4     |zusys_signal_detect_1          |         1|
|5     |zusys_signal_detect_0          |         1|
|6     |zusys_an_config_vector_0       |         1|
|7     |zusys_xlconstant_2_2           |         1|
|8     |zusys_xlconstant_2_3           |         1|
|9     |zusys_SC0808BF_0_0             |         1|
|10    |zusys_axis_live_audio_0_0      |         1|
|11    |zusys_proc_sys_reset_0_0       |         1|
|12    |zusys_proc_sys_reset_1_0       |         1|
|13    |zusys_vio_general_0            |         1|
|14    |zusys_RGPIO_Master_CPLD_0      |         1|
|15    |zusys_RGPIO_Slave_CPLD_0       |         1|
|16    |zusys_vio_rgpio_0              |         1|
+------+-------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------+------+
|      |Cell                           |Count |
+------+-------------------------------+------+
|1     |zusys_RGPIO_Master_CPLD_0      |     1|
|2     |zusys_RGPIO_Slave_CPLD_0       |     1|
|3     |zusys_SC0808BF_0_0             |     1|
|4     |zusys_an_config_vector_0       |     1|
|5     |zusys_axis_live_audio_0_0      |     1|
|6     |zusys_gig_ethernet_pcs_pma_0_0 |     1|
|7     |zusys_proc_sys_reset_0_0       |     1|
|8     |zusys_proc_sys_reset_1_0       |     1|
|9     |zusys_signal_detect_0          |     1|
|10    |zusys_signal_detect_1          |     1|
|11    |zusys_vio_general_0            |     1|
|12    |zusys_vio_rgpio_0              |     1|
|13    |zusys_xlconstant_2_1           |     1|
|14    |zusys_xlconstant_2_2           |     1|
|15    |zusys_xlconstant_2_3           |     1|
|16    |zusys_zynq_ultra_ps_e_0_0      |     1|
|17    |IBUF                           |     7|
|18    |IOBUF                          |     1|
|19    |OBUF                           |    10|
+------+-------------------------------+------+

Report Instance Areas: 
+------+--------------------+----------------------------+------+
|      |Instance            |Module                      |Cells |
+------+--------------------+----------------------------+------+
|1     |top                 |                            |   650|
|2     |  zusys_i           |zusys                       |   632|
|3     |    Ethernet_CONS   |Ethernet_CONS_imp_10HC8ZU   |    29|
|4     |    TRENZ_Baseboard |TRENZ_Baseboard_imp_18ZHX24 |   167|
|5     |      RGPIO         |RGPIO_imp_1SWX08A           |   102|
+------+--------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2071.547 ; gain = 1142.465
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2071.551 ; gain = 431.961
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2071.555 ; gain = 1142.469
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 7 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
78 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 2120.832 ; gain = 1191.750
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/zusys_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file zusys_wrapper_utilization_synth.rpt -pb zusys_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.154 . Memory (MB): peak = 2121.191 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jan  8 10:56:51 2020...
[Wed Jan  8 10:56:56 2020] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:02:15 . Memory (MB): peak = 3186.145 ; gain = 0.000
[Wed Jan  8 10:56:58 2020] Launched impl_1...
Run output will be captured here: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/runme.log
[Wed Jan  8 10:56:58 2020] Waiting for impl_1 to finish (timeout in 120 minutes)...
[Wed Jan  8 10:57:03 2020] Waiting for impl_1 to finish (timeout in 120 minutes)...
[Wed Jan  8 10:57:08 2020] Waiting for impl_1 to finish (timeout in 120 minutes)...
[Wed Jan  8 10:57:13 2020] Waiting for impl_1 to finish (timeout in 120 minutes)...
[Wed Jan  8 10:57:23 2020] Waiting for impl_1 to finish (timeout in 120 minutes)...
[Wed Jan  8 10:57:33 2020] Waiting for impl_1 to finish (timeout in 119 minutes)...
[Wed Jan  8 10:57:43 2020] Waiting for impl_1 to finish (timeout in 119 minutes)...
[Wed Jan  8 10:57:53 2020] Waiting for impl_1 to finish (timeout in 119 minutes)...
[Wed Jan  8 10:58:13 2020] Waiting for impl_1 to finish (timeout in 119 minutes)...
[Wed Jan  8 10:58:33 2020] Waiting for impl_1 to finish (timeout in 118 minutes)...
[Wed Jan  8 10:58:53 2020] Waiting for impl_1 to finish (timeout in 118 minutes)...
[Wed Jan  8 10:59:13 2020] Waiting for impl_1 to finish (timeout in 118 minutes)...
[Wed Jan  8 10:59:53 2020] Waiting for impl_1 to finish (timeout in 117 minutes)...
[Wed Jan  8 11:00:33 2020] Waiting for impl_1 to finish (timeout in 116 minutes)...
[Wed Jan  8 11:01:13 2020] Waiting for impl_1 to finish (timeout in 116 minutes)...
[Wed Jan  8 11:01:53 2020] Waiting for impl_1 to finish (timeout in 115 minutes)...
[Wed Jan  8 11:03:14 2020] Waiting for impl_1 to finish (timeout in 114 minutes)...

*** Running vivado
    with args -log zusys_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source zusys_wrapper.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source zusys_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'trenz.local:user:RGPIO_EXT:1.0' found within IP repository 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib'.
File in use: d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib/rgpio/RGPIO_EXT.xml
File ignored: d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib/SC0808BF/RGPIO_EXT.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'trenz.local:user:RGPIO_EXT_rtl:1.0' found within IP repository 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib'.
File in use: d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib/rgpio/RGPIO_EXT_rtl.xml
File ignored: d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib/SC0808BF/RGPIO_EXT_rtl.xml
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 932.449 ; gain = 575.008
Command: link_design -top zusys_wrapper -part xczu15eg-ffvc900-1-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0.dcp' for cell 'zusys_i/gig_ethernet_pcs_pma_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_zynq_ultra_ps_e_0_0/zusys_zynq_ultra_ps_e_0_0.dcp' for cell 'zusys_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_xlconstant_2_1/zusys_xlconstant_2_1.dcp' for cell 'zusys_i/Ethernet_CONS/RST_CONS'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_signal_detect_1/zusys_signal_detect_1.dcp' for cell 'zusys_i/Ethernet_CONS/an_config_vector'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_signal_detect_0/zusys_signal_detect_0.dcp' for cell 'zusys_i/Ethernet_CONS/config_valid'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_an_config_vector_0/zusys_an_config_vector_0.dcp' for cell 'zusys_i/Ethernet_CONS/config_vector'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_xlconstant_2_2/zusys_xlconstant_2_2.dcp' for cell 'zusys_i/Ethernet_CONS/phyaddr'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_xlconstant_2_3/zusys_xlconstant_2_3.dcp' for cell 'zusys_i/Ethernet_CONS/signal_detect'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_SC0808BF_0_0/zusys_SC0808BF_0_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/SC0808BF_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_axis_live_audio_0_0/zusys_axis_live_audio_0_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/axis_live_audio_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_1_0/zusys_proc_sys_reset_1_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_general_0/zusys_vio_general_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/vio_general'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_RGPIO_Master_CPLD_0/zusys_RGPIO_Master_CPLD_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/RGPIO/RGPIO_Master_CPLD'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_RGPIO_Slave_CPLD_0/zusys_RGPIO_Slave_CPLD_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/RGPIO/RGPIO_Slave_CPLD'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_rgpio_0/zusys_vio_rgpio_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/RGPIO/vio_rgpio'
INFO: [Netlist 29-17] Analyzing 35 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xczu15eg-ffvc900-1-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: zusys_i/TRENZ_Baseboard/RGPIO/vio_rgpio UUID: 7799b944-eb5a-5987-891a-1b1076d2ec79 
INFO: [Chipscope 16-324] Core: zusys_i/TRENZ_Baseboard/vio_general UUID: cbd60a0f-35e9-520f-b087-ff25c381481d 
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0_board.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_0/U0'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0_board.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_0/U0'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_0/U0'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_0/U0'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_1_0/zusys_proc_sys_reset_1_0_board.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_1/U0'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_1_0/zusys_proc_sys_reset_1_0_board.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_1/U0'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_1_0/zusys_proc_sys_reset_1_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_1/U0'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_1_0/zusys_proc_sys_reset_1_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_1/U0'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_general_0/zusys_vio_general_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/vio_general'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_general_0/zusys_vio_general_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/vio_general'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_zynq_ultra_ps_e_0_0/zusys_zynq_ultra_ps_e_0_0.xdc] for cell 'zusys_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_zynq_ultra_ps_e_0_0/zusys_zynq_ultra_ps_e_0_0.xdc] for cell 'zusys_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_rgpio_0/zusys_vio_rgpio_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/RGPIO/vio_rgpio'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_rgpio_0/zusys_vio_rgpio_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/RGPIO/vio_rgpio'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/ip_0/synth/zusys_gig_ethernet_pcs_pma_0_0_gt.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/zusys_gig_ethernet_pcs_pma_0_0_gt_i/inst'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/ip_0/synth/zusys_gig_ethernet_pcs_pma_0_0_gt.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/zusys_gig_ethernet_pcs_pma_0_0_gt_i/inst'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_board.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_board.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/synth/zusys_gig_ethernet_pcs_pma_0_0_clocks.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/synth/zusys_gig_ethernet_pcs_pma_0_0_clocks.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst'
Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc]
WARNING: [Vivado 12-584] No ports matched 'gtrefclk_in_p'. [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc:3]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports gtrefclk_in_p]'. [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc:3]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'gtrefclk_in_n'. [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gtrefclk_in_p'. [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc]
Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/_i_bitgen.xdc]
Finished Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/_i_bitgen.xdc]
Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/_i_io.xdc]
Finished Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/_i_io.xdc]
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/synth/zusys_gig_ethernet_pcs_pma_0_0.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/synth/zusys_gig_ethernet_pcs_pma_0_0.xdc:15]
CRITICAL WARNING: [Timing 38-285] Generated clock zusys_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sgmii_logic/clock_generation/i_bufg_sgmii_clk_f/I with source pin zusys_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/zusys_gig_ethernet_pcs_pma_0_0_gt_i/inst/txoutclk_out[0] does not have a valid master clock or valid waveform. [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/synth/zusys_gig_ethernet_pcs_pma_0_0.xdc:15]
Resolution: Check that either a master clock has been defined on the source pin of the generated clock or that a clock reaches that source pin. The waveform of the master clock must be valid.
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of [get_pins -hier -filter { name =~ */transceiver_inst/zusys_gig_ethernet_pcs_pma_0_0_gt_i/inst/rxoutclk_out* }]'. [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/synth/zusys_gig_ethernet_pcs_pma_0_0.xdc:15]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/synth/zusys_gig_ethernet_pcs_pma_0_0.xdc:15]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks -of [get_pins -hier -filter { name =~ */transceiver_inst/zusys_gig_ethernet_pcs_pma_0_0_gt_i/inst/rxoutclk_out* }]]'. [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/synth/zusys_gig_ethernet_pcs_pma_0_0.xdc:15]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/synth/zusys_gig_ethernet_pcs_pma_0_0.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 7 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 1 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 5 instances

30 Infos, 6 Warnings, 5 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1718.602 ; gain = 786.152
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu15eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu15eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1718.602 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 254074eb4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.247 . Memory (MB): peak = 1718.602 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "ae26d5c309c79114".
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1718.602 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 2575d86b1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 1718.602 ; gain = 0.000
CRITICAL WARNING: [Timing 38-285] Generated clock zusys_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sgmii_logic/clock_generation/i_bufg_sgmii_clk_f/I with source pin zusys_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/zusys_gig_ethernet_pcs_pma_0_0_gt_i/inst/txoutclk_out[0] does not have a valid master clock or valid waveform.
Resolution: Check that either a master clock has been defined on the source pin of the generated clock or that a clock reaches that source pin. The waveform of the master clock must be valid.

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 9 inverter(s) to 67 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 27c01e73e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 1718.602 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 1d9a7742d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 1718.602 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 31 cells and removed 92 cells

Phase 4 Sweep
Phase 4 Sweep | Checksum: 195df48cc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 1718.602 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 251 cells

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 195df48cc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 1718.602 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 2373a3da2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 1718.602 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 2373a3da2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 1718.602 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1718.602 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 2373a3da2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 1718.602 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2373a3da2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1718.602 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2373a3da2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1718.602 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 6 Warnings, 6 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:25 . Memory (MB): peak = 1718.602 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 1718.602 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file zusys_wrapper_drc_opted.rpt -pb zusys_wrapper_drc_opted.pb -rpx zusys_wrapper_drc_opted.rpx
Command: report_drc -file zusys_wrapper_drc_opted.rpt -pb zusys_wrapper_drc_opted.pb -rpx zusys_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2760.547 ; gain = 1041.945
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu15eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu15eg'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2791.867 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 18f0e2c0e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 2791.867 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2791.867 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1554bbe2a

Time (s): cpu = 00:00:39 ; elapsed = 00:00:38 . Memory (MB): peak = 3634.461 ; gain = 842.594

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2306937db

Time (s): cpu = 00:00:44 ; elapsed = 00:00:42 . Memory (MB): peak = 3634.461 ; gain = 842.594

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2306937db

Time (s): cpu = 00:00:44 ; elapsed = 00:00:42 . Memory (MB): peak = 3634.461 ; gain = 842.594
Phase 1 Placer Initialization | Checksum: 2306937db

Time (s): cpu = 00:00:44 ; elapsed = 00:00:42 . Memory (MB): peak = 3634.461 ; gain = 842.594

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 23b4d2794

Time (s): cpu = 00:00:53 ; elapsed = 00:00:51 . Memory (MB): peak = 3634.461 ; gain = 842.594

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 3634.461 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 12f6ff6da

Time (s): cpu = 00:01:19 ; elapsed = 00:01:15 . Memory (MB): peak = 3634.461 ; gain = 842.594
Phase 2 Global Placement | Checksum: e74ddafb

Time (s): cpu = 00:01:20 ; elapsed = 00:01:15 . Memory (MB): peak = 3634.461 ; gain = 842.594

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: e74ddafb

Time (s): cpu = 00:01:21 ; elapsed = 00:01:15 . Memory (MB): peak = 3634.461 ; gain = 842.594

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c10b5cf9

Time (s): cpu = 00:01:23 ; elapsed = 00:01:18 . Memory (MB): peak = 3634.461 ; gain = 842.594

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1bc8b4c73

Time (s): cpu = 00:01:23 ; elapsed = 00:01:18 . Memory (MB): peak = 3634.461 ; gain = 842.594

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 20a8302d6

Time (s): cpu = 00:01:23 ; elapsed = 00:01:18 . Memory (MB): peak = 3634.461 ; gain = 842.594

Phase 3.5 Small Shape Clustering
Phase 3.5 Small Shape Clustering | Checksum: 1b668ff13

Time (s): cpu = 00:01:26 ; elapsed = 00:01:20 . Memory (MB): peak = 3634.461 ; gain = 842.594

Phase 3.6 DP Optimization
Phase 3.6 DP Optimization | Checksum: 18e568e01

Time (s): cpu = 00:01:40 ; elapsed = 00:01:31 . Memory (MB): peak = 3634.461 ; gain = 842.594

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 188842cbe

Time (s): cpu = 00:01:43 ; elapsed = 00:01:34 . Memory (MB): peak = 3634.461 ; gain = 842.594

Phase 3.8 Slice Area Swap
Phase 3.8 Slice Area Swap | Checksum: 15f14b25e

Time (s): cpu = 00:01:43 ; elapsed = 00:01:34 . Memory (MB): peak = 3634.461 ; gain = 842.594

Phase 3.9 Commit Slice Clusters
Phase 3.9 Commit Slice Clusters | Checksum: 2116930d1

Time (s): cpu = 00:01:45 ; elapsed = 00:01:35 . Memory (MB): peak = 3634.461 ; gain = 842.594

Phase 3.10 Re-assign LUT pins
Phase 3.10 Re-assign LUT pins | Checksum: 158832a6e

Time (s): cpu = 00:01:45 ; elapsed = 00:01:35 . Memory (MB): peak = 3634.461 ; gain = 842.594

Phase 3.11 Pipeline Register Optimization
Phase 3.11 Pipeline Register Optimization | Checksum: 10e09e7fa

Time (s): cpu = 00:01:45 ; elapsed = 00:01:35 . Memory (MB): peak = 3634.461 ; gain = 842.594
Phase 3 Detail Placement | Checksum: 10e09e7fa

Time (s): cpu = 00:01:45 ; elapsed = 00:01:35 . Memory (MB): peak = 3634.461 ; gain = 842.594

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 13d4597ab

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 13d4597ab

Time (s): cpu = 00:01:48 ; elapsed = 00:01:37 . Memory (MB): peak = 3634.461 ; gain = 842.594
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.708. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1c312c054

Time (s): cpu = 00:01:48 ; elapsed = 00:01:37 . Memory (MB): peak = 3634.461 ; gain = 842.594
Phase 4.1 Post Commit Optimization | Checksum: 1c312c054

Time (s): cpu = 00:01:48 ; elapsed = 00:01:37 . Memory (MB): peak = 3634.461 ; gain = 842.594

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1c312c054

Time (s): cpu = 00:01:48 ; elapsed = 00:01:37 . Memory (MB): peak = 3634.461 ; gain = 842.594

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1d89feb8b

Time (s): cpu = 00:01:56 ; elapsed = 00:01:46 . Memory (MB): peak = 3634.461 ; gain = 842.594

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 19f04e0ce

Time (s): cpu = 00:01:56 ; elapsed = 00:01:46 . Memory (MB): peak = 3634.461 ; gain = 842.594
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 19f04e0ce

Time (s): cpu = 00:01:56 ; elapsed = 00:01:46 . Memory (MB): peak = 3634.461 ; gain = 842.594
Ending Placer Task | Checksum: c0682823

Time (s): cpu = 00:01:56 ; elapsed = 00:01:46 . Memory (MB): peak = 3634.461 ; gain = 842.594
INFO: [Common 17-83] Releasing license: Implementation
75 Infos, 6 Warnings, 6 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:07 ; elapsed = 00:01:53 . Memory (MB): peak = 3634.461 ; gain = 873.914
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.418 . Memory (MB): peak = 3634.461 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file zusys_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 3634.461 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file zusys_wrapper_utilization_placed.rpt -pb zusys_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3634.461 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file zusys_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 3634.461 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu15eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu15eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 14dfdbb4 ConstDB: 0 ShapeSum: 95fb2138 RouteDB: 158d2b37

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: ef08cfb2

Time (s): cpu = 00:01:11 ; elapsed = 00:01:00 . Memory (MB): peak = 3960.668 ; gain = 0.000
Post Restoration Checksum: NetGraph: fddfe72 NumContArr: 83cc95e9 Constraints: 36181e3f Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: c9c2b29a

Time (s): cpu = 00:01:14 ; elapsed = 00:01:04 . Memory (MB): peak = 3960.668 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: c9c2b29a

Time (s): cpu = 00:01:14 ; elapsed = 00:01:04 . Memory (MB): peak = 3960.668 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: c9c2b29a

Time (s): cpu = 00:01:14 ; elapsed = 00:01:04 . Memory (MB): peak = 3960.668 ; gain = 0.000

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: cb9833d9

Time (s): cpu = 00:01:17 ; elapsed = 00:01:07 . Memory (MB): peak = 3960.668 ; gain = 0.000

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 163d2641d

Time (s): cpu = 00:01:19 ; elapsed = 00:01:08 . Memory (MB): peak = 3960.668 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.964  | TNS=0.000  | WHS=-0.435 | THS=-32.478|


Phase 2.6 Update Timing for Bus Skew

Phase 2.6.1 Update Timing
Phase 2.6.1 Update Timing | Checksum: 1a42feee3

Time (s): cpu = 00:01:22 ; elapsed = 00:01:10 . Memory (MB): peak = 3960.668 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.964  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.6 Update Timing for Bus Skew | Checksum: 18870d913

Time (s): cpu = 00:01:22 ; elapsed = 00:01:11 . Memory (MB): peak = 3960.668 ; gain = 0.000
Phase 2 Router Initialization | Checksum: 23647a964

Time (s): cpu = 00:01:22 ; elapsed = 00:01:11 . Memory (MB): peak = 3960.668 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1d6bf7fea

Time (s): cpu = 00:01:24 ; elapsed = 00:01:12 . Memory (MB): peak = 3960.668 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 612
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.099  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 1f08fd1e6

Time (s): cpu = 00:01:28 ; elapsed = 00:01:15 . Memory (MB): peak = 3960.668 ; gain = 0.000

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 1d1d552e0

Time (s): cpu = 00:01:28 ; elapsed = 00:01:15 . Memory (MB): peak = 3960.668 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 1d1d552e0

Time (s): cpu = 00:01:28 ; elapsed = 00:01:15 . Memory (MB): peak = 3960.668 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1e07b6deb

Time (s): cpu = 00:01:28 ; elapsed = 00:01:15 . Memory (MB): peak = 3960.668 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1e07b6deb

Time (s): cpu = 00:01:28 ; elapsed = 00:01:15 . Memory (MB): peak = 3960.668 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 1e07b6deb

Time (s): cpu = 00:01:29 ; elapsed = 00:01:15 . Memory (MB): peak = 3960.668 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1a0588f46

Time (s): cpu = 00:01:29 ; elapsed = 00:01:16 . Memory (MB): peak = 3960.668 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.099  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1a0052ae6

Time (s): cpu = 00:01:29 ; elapsed = 00:01:16 . Memory (MB): peak = 3960.668 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 1a0052ae6

Time (s): cpu = 00:01:30 ; elapsed = 00:01:16 . Memory (MB): peak = 3960.668 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.339545 %
  Global Horizontal Routing Utilization  = 0.147923 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1a0052ae6

Time (s): cpu = 00:01:30 ; elapsed = 00:01:16 . Memory (MB): peak = 3960.668 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1a0052ae6

Time (s): cpu = 00:01:30 ; elapsed = 00:01:16 . Memory (MB): peak = 3960.668 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a0052ae6

Time (s): cpu = 00:01:30 ; elapsed = 00:01:17 . Memory (MB): peak = 3960.668 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.099  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1a0052ae6

Time (s): cpu = 00:01:31 ; elapsed = 00:01:17 . Memory (MB): peak = 3960.668 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:31 ; elapsed = 00:01:17 . Memory (MB): peak = 3960.668 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
93 Infos, 6 Warnings, 6 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:42 ; elapsed = 00:01:24 . Memory (MB): peak = 3960.668 ; gain = 326.207
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.527 . Memory (MB): peak = 3960.668 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file zusys_wrapper_drc_routed.rpt -pb zusys_wrapper_drc_routed.pb -rpx zusys_wrapper_drc_routed.rpx
Command: report_drc -file zusys_wrapper_drc_routed.rpt -pb zusys_wrapper_drc_routed.pb -rpx zusys_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 4312.023 ; gain = 351.355
INFO: [runtcl-4] Executing : report_methodology -file zusys_wrapper_methodology_drc_routed.rpt -pb zusys_wrapper_methodology_drc_routed.pb -rpx zusys_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file zusys_wrapper_methodology_drc_routed.rpt -pb zusys_wrapper_methodology_drc_routed.pb -rpx zusys_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file zusys_wrapper_power_routed.rpt -pb zusys_wrapper_power_summary_routed.pb -rpx zusys_wrapper_power_routed.rpx
Command: report_power -file zusys_wrapper_power_routed.rpt -pb zusys_wrapper_power_summary_routed.pb -rpx zusys_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
WARNING: [Power 33-230] Invalid input clock frequency for zusys_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sgmii_logic/clock_generation/i_bufgctrl_sgmii_clk. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for zusys_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sgmii_logic/clock_generation/i_bufgctrl_sgmii_clk. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for zusys_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sgmii_logic/clock_generation/i_bufgctrl_sgmii_clk. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.

Finished Running Vector-less Activity Propagation
106 Infos, 9 Warnings, 6 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:49 ; elapsed = 00:00:49 . Memory (MB): peak = 4312.023 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file zusys_wrapper_route_status.rpt -pb zusys_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file zusys_wrapper_timing_summary_routed.rpt -pb zusys_wrapper_timing_summary_routed.pb -rpx zusys_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file zusys_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file zusys_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:01:21 ; elapsed = 00:01:22 . Memory (MB): peak = 4312.023 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file zusys_wrapper_bus_skew_routed.rpt -pb zusys_wrapper_bus_skew_routed.pb -rpx zusys_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Jan  8 11:03:59 2020...
[Wed Jan  8 11:04:04 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:03 ; elapsed = 00:07:06 . Memory (MB): peak = 3186.145 ; gain = 0.000
[Wed Jan  8 11:04:04 2020] Launched impl_1...
Run output will be captured here: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/runme.log
[Wed Jan  8 11:04:04 2020] Waiting for impl_1 to finish (timeout in 120 minutes)...
[Wed Jan  8 11:04:09 2020] Waiting for impl_1 to finish (timeout in 120 minutes)...
[Wed Jan  8 11:04:14 2020] Waiting for impl_1 to finish (timeout in 120 minutes)...
[Wed Jan  8 11:04:19 2020] Waiting for impl_1 to finish (timeout in 120 minutes)...
[Wed Jan  8 11:04:29 2020] Waiting for impl_1 to finish (timeout in 120 minutes)...
[Wed Jan  8 11:04:39 2020] Waiting for impl_1 to finish (timeout in 119 minutes)...
[Wed Jan  8 11:04:49 2020] Waiting for impl_1 to finish (timeout in 119 minutes)...
[Wed Jan  8 11:04:59 2020] Waiting for impl_1 to finish (timeout in 119 minutes)...
[Wed Jan  8 11:05:19 2020] Waiting for impl_1 to finish (timeout in 119 minutes)...

*** Running vivado
    with args -log zusys_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source zusys_wrapper.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source zusys_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'trenz.local:user:RGPIO_EXT:1.0' found within IP repository 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib'.
File in use: d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib/rgpio/RGPIO_EXT.xml
File ignored: d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib/SC0808BF/RGPIO_EXT.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'trenz.local:user:RGPIO_EXT_rtl:1.0' found within IP repository 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib'.
File in use: d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib/rgpio/RGPIO_EXT_rtl.xml
File ignored: d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib/SC0808BF/RGPIO_EXT_rtl.xml
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 932.449 ; gain = 575.008
Command: link_design -top zusys_wrapper -part xczu15eg-ffvc900-1-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0.dcp' for cell 'zusys_i/gig_ethernet_pcs_pma_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_zynq_ultra_ps_e_0_0/zusys_zynq_ultra_ps_e_0_0.dcp' for cell 'zusys_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_xlconstant_2_1/zusys_xlconstant_2_1.dcp' for cell 'zusys_i/Ethernet_CONS/RST_CONS'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_signal_detect_1/zusys_signal_detect_1.dcp' for cell 'zusys_i/Ethernet_CONS/an_config_vector'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_signal_detect_0/zusys_signal_detect_0.dcp' for cell 'zusys_i/Ethernet_CONS/config_valid'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_an_config_vector_0/zusys_an_config_vector_0.dcp' for cell 'zusys_i/Ethernet_CONS/config_vector'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_xlconstant_2_2/zusys_xlconstant_2_2.dcp' for cell 'zusys_i/Ethernet_CONS/phyaddr'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_xlconstant_2_3/zusys_xlconstant_2_3.dcp' for cell 'zusys_i/Ethernet_CONS/signal_detect'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_SC0808BF_0_0/zusys_SC0808BF_0_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/SC0808BF_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_axis_live_audio_0_0/zusys_axis_live_audio_0_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/axis_live_audio_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_1_0/zusys_proc_sys_reset_1_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_general_0/zusys_vio_general_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/vio_general'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_RGPIO_Master_CPLD_0/zusys_RGPIO_Master_CPLD_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/RGPIO/RGPIO_Master_CPLD'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_RGPIO_Slave_CPLD_0/zusys_RGPIO_Slave_CPLD_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/RGPIO/RGPIO_Slave_CPLD'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_rgpio_0/zusys_vio_rgpio_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/RGPIO/vio_rgpio'
INFO: [Netlist 29-17] Analyzing 35 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xczu15eg-ffvc900-1-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: zusys_i/TRENZ_Baseboard/RGPIO/vio_rgpio UUID: 7799b944-eb5a-5987-891a-1b1076d2ec79 
INFO: [Chipscope 16-324] Core: zusys_i/TRENZ_Baseboard/vio_general UUID: cbd60a0f-35e9-520f-b087-ff25c381481d 
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0_board.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_0/U0'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0_board.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_0/U0'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_0/U0'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_0/U0'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_1_0/zusys_proc_sys_reset_1_0_board.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_1/U0'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_1_0/zusys_proc_sys_reset_1_0_board.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_1/U0'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_1_0/zusys_proc_sys_reset_1_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_1/U0'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_1_0/zusys_proc_sys_reset_1_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_1/U0'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_general_0/zusys_vio_general_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/vio_general'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_general_0/zusys_vio_general_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/vio_general'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_zynq_ultra_ps_e_0_0/zusys_zynq_ultra_ps_e_0_0.xdc] for cell 'zusys_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_zynq_ultra_ps_e_0_0/zusys_zynq_ultra_ps_e_0_0.xdc] for cell 'zusys_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_rgpio_0/zusys_vio_rgpio_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/RGPIO/vio_rgpio'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_rgpio_0/zusys_vio_rgpio_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/RGPIO/vio_rgpio'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/ip_0/synth/zusys_gig_ethernet_pcs_pma_0_0_gt.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/zusys_gig_ethernet_pcs_pma_0_0_gt_i/inst'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/ip_0/synth/zusys_gig_ethernet_pcs_pma_0_0_gt.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/zusys_gig_ethernet_pcs_pma_0_0_gt_i/inst'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_board.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_board.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/synth/zusys_gig_ethernet_pcs_pma_0_0_clocks.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/synth/zusys_gig_ethernet_pcs_pma_0_0_clocks.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst'
Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc]
WARNING: [Vivado 12-584] No ports matched 'gtrefclk_in_p'. [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc:3]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports gtrefclk_in_p]'. [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc:3]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'gtrefclk_in_n'. [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gtrefclk_in_p'. [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc]
Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/_i_bitgen.xdc]
Finished Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/_i_bitgen.xdc]
Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/_i_io.xdc]
Finished Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/_i_io.xdc]
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/synth/zusys_gig_ethernet_pcs_pma_0_0.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/synth/zusys_gig_ethernet_pcs_pma_0_0.xdc:15]
CRITICAL WARNING: [Timing 38-285] Generated clock zusys_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sgmii_logic/clock_generation/i_bufg_sgmii_clk_f/I with source pin zusys_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/zusys_gig_ethernet_pcs_pma_0_0_gt_i/inst/txoutclk_out[0] does not have a valid master clock or valid waveform. [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/synth/zusys_gig_ethernet_pcs_pma_0_0.xdc:15]
Resolution: Check that either a master clock has been defined on the source pin of the generated clock or that a clock reaches that source pin. The waveform of the master clock must be valid.
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of [get_pins -hier -filter { name =~ */transceiver_inst/zusys_gig_ethernet_pcs_pma_0_0_gt_i/inst/rxoutclk_out* }]'. [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/synth/zusys_gig_ethernet_pcs_pma_0_0.xdc:15]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/synth/zusys_gig_ethernet_pcs_pma_0_0.xdc:15]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks -of [get_pins -hier -filter { name =~ */transceiver_inst/zusys_gig_ethernet_pcs_pma_0_0_gt_i/inst/rxoutclk_out* }]]'. [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/synth/zusys_gig_ethernet_pcs_pma_0_0.xdc:15]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/synth/zusys_gig_ethernet_pcs_pma_0_0.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 7 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 1 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 5 instances

30 Infos, 6 Warnings, 5 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1718.602 ; gain = 786.152
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu15eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu15eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1718.602 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 254074eb4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.247 . Memory (MB): peak = 1718.602 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "ae26d5c309c79114".
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1718.602 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 2575d86b1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 1718.602 ; gain = 0.000
CRITICAL WARNING: [Timing 38-285] Generated clock zusys_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sgmii_logic/clock_generation/i_bufg_sgmii_clk_f/I with source pin zusys_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/zusys_gig_ethernet_pcs_pma_0_0_gt_i/inst/txoutclk_out[0] does not have a valid master clock or valid waveform.
Resolution: Check that either a master clock has been defined on the source pin of the generated clock or that a clock reaches that source pin. The waveform of the master clock must be valid.

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 9 inverter(s) to 67 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 27c01e73e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 1718.602 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 1d9a7742d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 1718.602 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 31 cells and removed 92 cells

Phase 4 Sweep
Phase 4 Sweep | Checksum: 195df48cc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 1718.602 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 251 cells

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 195df48cc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 1718.602 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 2373a3da2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 1718.602 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 2373a3da2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 1718.602 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1718.602 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 2373a3da2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 1718.602 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2373a3da2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1718.602 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2373a3da2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1718.602 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 6 Warnings, 6 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:25 . Memory (MB): peak = 1718.602 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 1718.602 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file zusys_wrapper_drc_opted.rpt -pb zusys_wrapper_drc_opted.pb -rpx zusys_wrapper_drc_opted.rpx
Command: report_drc -file zusys_wrapper_drc_opted.rpt -pb zusys_wrapper_drc_opted.pb -rpx zusys_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2760.547 ; gain = 1041.945
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu15eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu15eg'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2791.867 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 18f0e2c0e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 2791.867 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2791.867 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1554bbe2a

Time (s): cpu = 00:00:39 ; elapsed = 00:00:38 . Memory (MB): peak = 3634.461 ; gain = 842.594

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2306937db

Time (s): cpu = 00:00:44 ; elapsed = 00:00:42 . Memory (MB): peak = 3634.461 ; gain = 842.594

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2306937db

Time (s): cpu = 00:00:44 ; elapsed = 00:00:42 . Memory (MB): peak = 3634.461 ; gain = 842.594
Phase 1 Placer Initialization | Checksum: 2306937db

Time (s): cpu = 00:00:44 ; elapsed = 00:00:42 . Memory (MB): peak = 3634.461 ; gain = 842.594

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 23b4d2794

Time (s): cpu = 00:00:53 ; elapsed = 00:00:51 . Memory (MB): peak = 3634.461 ; gain = 842.594

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 3634.461 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 12f6ff6da

Time (s): cpu = 00:01:19 ; elapsed = 00:01:15 . Memory (MB): peak = 3634.461 ; gain = 842.594
Phase 2 Global Placement | Checksum: e74ddafb

Time (s): cpu = 00:01:20 ; elapsed = 00:01:15 . Memory (MB): peak = 3634.461 ; gain = 842.594

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: e74ddafb

Time (s): cpu = 00:01:21 ; elapsed = 00:01:15 . Memory (MB): peak = 3634.461 ; gain = 842.594

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c10b5cf9

Time (s): cpu = 00:01:23 ; elapsed = 00:01:18 . Memory (MB): peak = 3634.461 ; gain = 842.594

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1bc8b4c73

Time (s): cpu = 00:01:23 ; elapsed = 00:01:18 . Memory (MB): peak = 3634.461 ; gain = 842.594

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 20a8302d6

Time (s): cpu = 00:01:23 ; elapsed = 00:01:18 . Memory (MB): peak = 3634.461 ; gain = 842.594

Phase 3.5 Small Shape Clustering
Phase 3.5 Small Shape Clustering | Checksum: 1b668ff13

Time (s): cpu = 00:01:26 ; elapsed = 00:01:20 . Memory (MB): peak = 3634.461 ; gain = 842.594

Phase 3.6 DP Optimization
Phase 3.6 DP Optimization | Checksum: 18e568e01

Time (s): cpu = 00:01:40 ; elapsed = 00:01:31 . Memory (MB): peak = 3634.461 ; gain = 842.594

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 188842cbe

Time (s): cpu = 00:01:43 ; elapsed = 00:01:34 . Memory (MB): peak = 3634.461 ; gain = 842.594

Phase 3.8 Slice Area Swap
Phase 3.8 Slice Area Swap | Checksum: 15f14b25e

Time (s): cpu = 00:01:43 ; elapsed = 00:01:34 . Memory (MB): peak = 3634.461 ; gain = 842.594

Phase 3.9 Commit Slice Clusters
Phase 3.9 Commit Slice Clusters | Checksum: 2116930d1

Time (s): cpu = 00:01:45 ; elapsed = 00:01:35 . Memory (MB): peak = 3634.461 ; gain = 842.594

Phase 3.10 Re-assign LUT pins
Phase 3.10 Re-assign LUT pins | Checksum: 158832a6e

Time (s): cpu = 00:01:45 ; elapsed = 00:01:35 . Memory (MB): peak = 3634.461 ; gain = 842.594

Phase 3.11 Pipeline Register Optimization
Phase 3.11 Pipeline Register Optimization | Checksum: 10e09e7fa

Time (s): cpu = 00:01:45 ; elapsed = 00:01:35 . Memory (MB): peak = 3634.461 ; gain = 842.594
Phase 3 Detail Placement | Checksum: 10e09e7fa

Time (s): cpu = 00:01:45 ; elapsed = 00:01:35 . Memory (MB): peak = 3634.461 ; gain = 842.594

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 13d4597ab

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 13d4597ab

Time (s): cpu = 00:01:48 ; elapsed = 00:01:37 . Memory (MB): peak = 3634.461 ; gain = 842.594
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.708. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1c312c054

Time (s): cpu = 00:01:48 ; elapsed = 00:01:37 . Memory (MB): peak = 3634.461 ; gain = 842.594
Phase 4.1 Post Commit Optimization | Checksum: 1c312c054

Time (s): cpu = 00:01:48 ; elapsed = 00:01:37 . Memory (MB): peak = 3634.461 ; gain = 842.594

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1c312c054

Time (s): cpu = 00:01:48 ; elapsed = 00:01:37 . Memory (MB): peak = 3634.461 ; gain = 842.594

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1d89feb8b

Time (s): cpu = 00:01:56 ; elapsed = 00:01:46 . Memory (MB): peak = 3634.461 ; gain = 842.594

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 19f04e0ce

Time (s): cpu = 00:01:56 ; elapsed = 00:01:46 . Memory (MB): peak = 3634.461 ; gain = 842.594
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 19f04e0ce

Time (s): cpu = 00:01:56 ; elapsed = 00:01:46 . Memory (MB): peak = 3634.461 ; gain = 842.594
Ending Placer Task | Checksum: c0682823

Time (s): cpu = 00:01:56 ; elapsed = 00:01:46 . Memory (MB): peak = 3634.461 ; gain = 842.594
INFO: [Common 17-83] Releasing license: Implementation
75 Infos, 6 Warnings, 6 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:07 ; elapsed = 00:01:53 . Memory (MB): peak = 3634.461 ; gain = 873.914
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.418 . Memory (MB): peak = 3634.461 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file zusys_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 3634.461 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file zusys_wrapper_utilization_placed.rpt -pb zusys_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3634.461 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file zusys_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 3634.461 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu15eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu15eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 14dfdbb4 ConstDB: 0 ShapeSum: 95fb2138 RouteDB: 158d2b37

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: ef08cfb2

Time (s): cpu = 00:01:11 ; elapsed = 00:01:00 . Memory (MB): peak = 3960.668 ; gain = 0.000
Post Restoration Checksum: NetGraph: fddfe72 NumContArr: 83cc95e9 Constraints: 36181e3f Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: c9c2b29a

Time (s): cpu = 00:01:14 ; elapsed = 00:01:04 . Memory (MB): peak = 3960.668 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: c9c2b29a

Time (s): cpu = 00:01:14 ; elapsed = 00:01:04 . Memory (MB): peak = 3960.668 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: c9c2b29a

Time (s): cpu = 00:01:14 ; elapsed = 00:01:04 . Memory (MB): peak = 3960.668 ; gain = 0.000

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: cb9833d9

Time (s): cpu = 00:01:17 ; elapsed = 00:01:07 . Memory (MB): peak = 3960.668 ; gain = 0.000

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 163d2641d

Time (s): cpu = 00:01:19 ; elapsed = 00:01:08 . Memory (MB): peak = 3960.668 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.964  | TNS=0.000  | WHS=-0.435 | THS=-32.478|


Phase 2.6 Update Timing for Bus Skew

Phase 2.6.1 Update Timing
Phase 2.6.1 Update Timing | Checksum: 1a42feee3

Time (s): cpu = 00:01:22 ; elapsed = 00:01:10 . Memory (MB): peak = 3960.668 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.964  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.6 Update Timing for Bus Skew | Checksum: 18870d913

Time (s): cpu = 00:01:22 ; elapsed = 00:01:11 . Memory (MB): peak = 3960.668 ; gain = 0.000
Phase 2 Router Initialization | Checksum: 23647a964

Time (s): cpu = 00:01:22 ; elapsed = 00:01:11 . Memory (MB): peak = 3960.668 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1d6bf7fea

Time (s): cpu = 00:01:24 ; elapsed = 00:01:12 . Memory (MB): peak = 3960.668 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 612
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.099  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 1f08fd1e6

Time (s): cpu = 00:01:28 ; elapsed = 00:01:15 . Memory (MB): peak = 3960.668 ; gain = 0.000

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 1d1d552e0

Time (s): cpu = 00:01:28 ; elapsed = 00:01:15 . Memory (MB): peak = 3960.668 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 1d1d552e0

Time (s): cpu = 00:01:28 ; elapsed = 00:01:15 . Memory (MB): peak = 3960.668 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1e07b6deb

Time (s): cpu = 00:01:28 ; elapsed = 00:01:15 . Memory (MB): peak = 3960.668 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1e07b6deb

Time (s): cpu = 00:01:28 ; elapsed = 00:01:15 . Memory (MB): peak = 3960.668 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 1e07b6deb

Time (s): cpu = 00:01:29 ; elapsed = 00:01:15 . Memory (MB): peak = 3960.668 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1a0588f46

Time (s): cpu = 00:01:29 ; elapsed = 00:01:16 . Memory (MB): peak = 3960.668 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.099  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1a0052ae6

Time (s): cpu = 00:01:29 ; elapsed = 00:01:16 . Memory (MB): peak = 3960.668 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 1a0052ae6

Time (s): cpu = 00:01:30 ; elapsed = 00:01:16 . Memory (MB): peak = 3960.668 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.339545 %
  Global Horizontal Routing Utilization  = 0.147923 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1a0052ae6

Time (s): cpu = 00:01:30 ; elapsed = 00:01:16 . Memory (MB): peak = 3960.668 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1a0052ae6

Time (s): cpu = 00:01:30 ; elapsed = 00:01:16 . Memory (MB): peak = 3960.668 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a0052ae6

Time (s): cpu = 00:01:30 ; elapsed = 00:01:17 . Memory (MB): peak = 3960.668 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.099  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1a0052ae6

Time (s): cpu = 00:01:31 ; elapsed = 00:01:17 . Memory (MB): peak = 3960.668 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:31 ; elapsed = 00:01:17 . Memory (MB): peak = 3960.668 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
93 Infos, 6 Warnings, 6 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:42 ; elapsed = 00:01:24 . Memory (MB): peak = 3960.668 ; gain = 326.207
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.527 . Memory (MB): peak = 3960.668 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file zusys_wrapper_drc_routed.rpt -pb zusys_wrapper_drc_routed.pb -rpx zusys_wrapper_drc_routed.rpx
Command: report_drc -file zusys_wrapper_drc_routed.rpt -pb zusys_wrapper_drc_routed.pb -rpx zusys_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 4312.023 ; gain = 351.355
INFO: [runtcl-4] Executing : report_methodology -file zusys_wrapper_methodology_drc_routed.rpt -pb zusys_wrapper_methodology_drc_routed.pb -rpx zusys_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file zusys_wrapper_methodology_drc_routed.rpt -pb zusys_wrapper_methodology_drc_routed.pb -rpx zusys_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file zusys_wrapper_power_routed.rpt -pb zusys_wrapper_power_summary_routed.pb -rpx zusys_wrapper_power_routed.rpx
Command: report_power -file zusys_wrapper_power_routed.rpt -pb zusys_wrapper_power_summary_routed.pb -rpx zusys_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
WARNING: [Power 33-230] Invalid input clock frequency for zusys_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sgmii_logic/clock_generation/i_bufgctrl_sgmii_clk. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for zusys_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sgmii_logic/clock_generation/i_bufgctrl_sgmii_clk. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for zusys_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sgmii_logic/clock_generation/i_bufgctrl_sgmii_clk. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.

Finished Running Vector-less Activity Propagation
106 Infos, 9 Warnings, 6 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:49 ; elapsed = 00:00:49 . Memory (MB): peak = 4312.023 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file zusys_wrapper_route_status.rpt -pb zusys_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file zusys_wrapper_timing_summary_routed.rpt -pb zusys_wrapper_timing_summary_routed.pb -rpx zusys_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file zusys_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file zusys_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:01:21 ; elapsed = 00:01:22 . Memory (MB): peak = 4312.023 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file zusys_wrapper_bus_skew_routed.rpt -pb zusys_wrapper_bus_skew_routed.pb -rpx zusys_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Jan  8 11:03:59 2020...

*** Running vivado
    with args -log zusys_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source zusys_wrapper.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source zusys_wrapper.tcl -notrace
Command: open_checkpoint zusys_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 241.449 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 46 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xczu15eg-ffvc900-1-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1568.953 ; gain = 0.469
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1568.953 ; gain = 0.469
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 17 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 7 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 1 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 5 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
open_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1568.957 ; gain = 1336.836
Command: write_bitstream -force zusys_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu15eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu15eg'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
CRITICAL WARNING: [DRC UCIO-1] Unconstrained Logical Port: 2 out of 24 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: gtrefclk_in_clk_n, and gtrefclk_in_clk_p.
WARNING: [DRC RTSTAT-10] No routable loads: 19 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/underflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/underflow... and (the first 15 of 17 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Critical Warnings, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 177361952 bits.
Writing bitstream ./zusys_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:51 ; elapsed = 00:00:42 . Memory (MB): peak = 2614.453 ; gain = 1045.496
INFO: [Common 17-206] Exiting Vivado at Wed Jan  8 11:05:21 2020...
[Wed Jan  8 11:05:24 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:01:20 . Memory (MB): peak = 3186.145 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 46 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3186.145 ; gain = 0.000
Restored from archive | CPU: 4.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3186.145 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 17 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 7 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 1 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 5 instances

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3186.145 ; gain = 0.000
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.401 . Memory (MB): peak = 3186.145 ; gain = 0.000
INFO: [TE_UTIL-29] D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/hardware/15eg_1eb_sk/StarterKit.bit was replaced with D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper.bit
INFO: [TE_UTIL-31] D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/hardware/15eg_1eb_sk/StarterKit.lpr was replaced with D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.hw/StarterKit.lpr
INFO: [TE_UTIL-33] D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/hardware/15eg_1eb_sk/StarterKit.ltx was replaced with D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/debug_nets.ltx
INFO: [TE_UTIL-36] D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/hardware/15eg_1eb_sk/StarterKit.hdf was replaced with D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper.sysdef
WARNING: [TE_UTIL-42] D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper.mmi does not exist.
WARNING: [TE_UTIL-47] D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper.mcs does not exist.
Create prebuilt HW report
Create reports in D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/hardware/15eg_1eb_sk/reports
INFO: [TE_UTIL-67] Add HW report to: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/hardware/hardware_summary.csv
Build Design finished.
open_run impl_1
INFO: [Netlist 29-17] Analyzing 46 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3186.145 ; gain = 0.000
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3186.145 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 17 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 7 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 1 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 5 instances

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 3186.145 ; gain = 0.000
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
TE::sw_run_sdk
Start SDK
INFO: [TE_UTIL-29] D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/hardware/15eg_1eb_sk/StarterKit.bit was replaced with D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper.bit
INFO: [TE_UTIL-31] D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/hardware/15eg_1eb_sk/StarterKit.lpr was replaced with D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.hw/StarterKit.lpr
INFO: [TE_UTIL-33] D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/hardware/15eg_1eb_sk/StarterKit.ltx was replaced with D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/debug_nets.ltx
INFO: [TE_UTIL-36] D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/hardware/15eg_1eb_sk/StarterKit.hdf was replaced with D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper.sysdef
WARNING: [TE_UTIL-42] D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper.mmi does not exist.
WARNING: [TE_UTIL-47] D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper.mcs does not exist.
Create prebuilt HW report
Create reports in D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/hardware/15eg_1eb_sk/reports
INFO: [TE_UTIL-67] Add HW report to: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/hardware/hardware_summary.csv
INFO: [TE_SW-1] Xilinx Device Tree git clone path (B:/xilinx_git/device-tree-xlnx) doesn't exist.
INFO: [TE_SW-2] Start SKD: 
  Run "exec xsdk -workspace D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/workspace/sdk -hwspec D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/workspace/sdk/zusys_wrapper.hdf -lp D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/sw_lib" in D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/workspace/sdk 
  Please Wait.. 
  ------
INFO: [TE_EXT-9] Command results from SDK "exec xsdk -workspace D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/workspace/sdk -hwspec D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/workspace/sdk/zusys_wrapper.hdf -lp D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/sw_lib": 
  
****** Xilinx Software Development Kit
****** SDK v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

Launching SDK with command D:\Xilinx\SDK\2018.2\eclipse\win64.o\eclipse.exe -data D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/workspace/sdk -vmargs -Dcom.xilinx.sdk.args.swrepos=D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/sw_lib -Dcom.xilinx.sdk.args.hwspec=D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/workspace/sdk/zusys_wrapper.hdf -Xms64m -Xmx4G & 
  ------
SDK finished.
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/25163300270DA
open_hw_target: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 4931.801 ; gain = 0.000
set_property PROGRAM.FILE {D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper.bit} [get_hw_devices xczu15_0]
set_property PROBES.FILE {D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper.ltx} [get_hw_devices xczu15_0]
set_property FULL_PROBES.FILE {D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper.ltx} [get_hw_devices xczu15_0]
current_hw_device [get_hw_devices xczu15_0]
refresh_hw_device [lindex [get_hw_devices xczu15_0] 0]
INFO: [Labtools 27-2302] Device xczu15 (JTAG device index = 0) is programmed with a design that has 2 VIO core(s).
INFO: [Labtools 27-1889] Uploading output probe values for VIO core [hw_vio_1]
INFO: [Labtools 27-1889] Uploading output probe values for VIO core [hw_vio_2]
current_hw_device [get_hw_devices arm_dap_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices arm_dap_1] 0]
current_hw_device [get_hw_devices xczu15_0]
open_bd_design {D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/zusys.bd}
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: ARCHITECTURE : zynquplus
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: PART : xczu15eg-ffvc900-1-e
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: SPEEDGRADE : -1
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: Standard : SGMII
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: ARCHITECTURE : zynquplus
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: PART : xczu15eg-ffvc900-1-e
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: SPEEDGRADE : -1
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: Standard : 1000BASEX
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: ARCHITECTURE : zynquplus
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: PART : xczu15eg-ffvc900-1-e
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: SPEEDGRADE : -1
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: Standard : 1000BASEX
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: ARCHITECTURE : zynquplus
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: PART : xczu15eg-ffvc900-1-e
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: SPEEDGRADE : -1
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: Standard : BOTH
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: ARCHITECTURE : zynquplus
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: PART : xczu15eg-ffvc900-1-e
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: SPEEDGRADE : -1
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: Standard : BOTH
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: ARCHITECTURE : zynquplus
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: PART : xczu15eg-ffvc900-1-e
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: SPEEDGRADE : -1
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: Standard : 1000BASEX
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: ARCHITECTURE : zynquplus
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: PART : xczu15eg-ffvc900-1-e
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: SPEEDGRADE : -1
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: Standard : 1000BASEX
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: ARCHITECTURE : zynquplus
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: PART : xczu15eg-ffvc900-1-e
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: SPEEDGRADE : -1
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: Standard : BOTH
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: ARCHITECTURE : zynquplus
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: PART : xczu15eg-ffvc900-1-e
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: SPEEDGRADE : -1
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: Standard : BOTH
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: ARCHITECTURE : zynquplus
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: PART : xczu15eg-ffvc900-1-e
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: SPEEDGRADE : -1
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: Standard : 1000BASEX
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: ARCHITECTURE : zynquplus
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: PART : xczu15eg-ffvc900-1-e
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: SPEEDGRADE : -1
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: Standard : 1000BASEX
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: ARCHITECTURE : zynquplus
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: PART : xczu15eg-ffvc900-1-e
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: SPEEDGRADE : -1
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: Standard : BOTH
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: ARCHITECTURE : zynquplus
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: PART : xczu15eg-ffvc900-1-e
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: SPEEDGRADE : -1
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: Standard : BOTH
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: ARCHITECTURE : zynquplus
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: PART : xczu15eg-ffvc900-1-e
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: SPEEDGRADE : -1
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: Standard : 1000BASEX
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: ARCHITECTURE : zynquplus
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: PART : xczu15eg-ffvc900-1-e
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: SPEEDGRADE : -1
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: Standard : 1000BASEX
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: ARCHITECTURE : zynquplus
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: PART : xczu15eg-ffvc900-1-e
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: SPEEDGRADE : -1
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: Standard : BOTH
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: ARCHITECTURE : zynquplus
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: PART : xczu15eg-ffvc900-1-e
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: SPEEDGRADE : -1
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: Standard : BOTH
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: ARCHITECTURE : zynquplus
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: PART : xczu15eg-ffvc900-1-e
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: SPEEDGRADE : -1
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: Standard : 1000BASEX
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: ARCHITECTURE : zynquplus
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: PART : xczu15eg-ffvc900-1-e
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: SPEEDGRADE : -1
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: Standard : 1000BASEX
startgroup
set_property -dict [list CONFIG.Standard {1000BASEX} CONFIG.Auto_Negotiation {true}] [get_bd_cells gig_ethernet_pcs_pma_0]
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: ARCHITECTURE : zynquplus
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: PART : xczu15eg-ffvc900-1-e
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: SPEEDGRADE : -1
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: Standard : 1000BASEX
Sourcing the elaborate.xit file.
Calling update_contents for BASEX .
Done sourcing the elaborate.xit file.
delete_bd_objs [get_bd_intf_nets gig_ethernet_pcs_pma_0_sgmii]
endgroup
TE::hw_build_design -export_prebuilt
Start Build Design.
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1

Wrote  : <D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/zusys.bd> 
Wrote  : <D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ui/bd_ec7575b2.ui> 
VHDL Output written to : D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v
VHDL Output written to : D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/sim/zusys.v
VHDL Output written to : D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/hdl/zusys_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block TRENZ_Baseboard/SC0808BF_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TRENZ_Baseboard/axis_live_audio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TRENZ_Baseboard/proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TRENZ_Baseboard/proc_sys_reset_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TRENZ_Baseboard/vio_general .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TRENZ_Baseboard/RGPIO/RGPIO_Master_CPLD .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TRENZ_Baseboard/RGPIO/RGPIO_Slave_CPLD .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TRENZ_Baseboard/RGPIO/vio_rgpio .
INFO: [BD 41-1029] Generation completed for the IP Integrator block gig_ethernet_pcs_pma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_CONS/RST_CONS .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_CONS/phyaddr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_CONS/signal_detect .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_CONS/config_valid .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_CONS/an_config_vector .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_CONS/config_vector .
Exporting to file D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/hw_handoff/zusys.hwh
Generated Block Design Tcl file D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/hw_handoff/zusys_bd.tcl
Generated Hardware Definition File D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zusys_gig_ethernet_pcs_pma_0_0, cache-ID = bf30a2fbd2945e9e; cache size = 49.990 MB.
[Wed Jan  8 16:35:55 2020] Launched synth_1...
Run output will be captured here: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:12 ; elapsed = 00:00:29 . Memory (MB): peak = 4931.801 ; gain = 0.000
[Wed Jan  8 16:35:55 2020] Waiting for synth_1 to finish (timeout in 120 minutes)...
[Wed Jan  8 16:36:00 2020] Waiting for synth_1 to finish (timeout in 120 minutes)...
[Wed Jan  8 16:36:05 2020] Waiting for synth_1 to finish (timeout in 120 minutes)...
[Wed Jan  8 16:36:10 2020] Waiting for synth_1 to finish (timeout in 120 minutes)...
[Wed Jan  8 16:36:20 2020] Waiting for synth_1 to finish (timeout in 120 minutes)...
[Wed Jan  8 16:36:30 2020] Waiting for synth_1 to finish (timeout in 119 minutes)...
[Wed Jan  8 16:36:41 2020] Waiting for synth_1 to finish (timeout in 119 minutes)...
[Wed Jan  8 16:36:51 2020] Waiting for synth_1 to finish (timeout in 119 minutes)...
[Wed Jan  8 16:37:11 2020] Waiting for synth_1 to finish (timeout in 119 minutes)...
[Wed Jan  8 16:37:31 2020] Waiting for synth_1 to finish (timeout in 118 minutes)...

*** Running vivado
    with args -log zusys_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source zusys_wrapper.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source zusys_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 346.297 ; gain = 114.426
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'trenz.local:user:RGPIO_EXT:1.0' found within IP repository 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib'.
File in use: d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib/rgpio/RGPIO_EXT.xml
File ignored: d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib/SC0808BF/RGPIO_EXT.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'trenz.local:user:RGPIO_EXT_rtl:1.0' found within IP repository 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib'.
File in use: d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib/rgpio/RGPIO_EXT_rtl.xml
File ignored: d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib/SC0808BF/RGPIO_EXT_rtl.xml
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 926.559 ; gain = 576.887
Command: synth_design -top zusys_wrapper -part xczu15eg-ffvc900-1-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu15eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu15eg'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24816 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 926.559 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'zusys_wrapper' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/hdl/zusys_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [D:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [D:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-6157] synthesizing module 'zusys' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:372]
INFO: [Synth 8-6157] synthesizing module 'Ethernet_CONS_imp_10HC8ZU' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:12]
INFO: [Synth 8-6157] synthesizing module 'zusys_xlconstant_2_1' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-16072-DESKTOP-CDN1SDU/realtime/zusys_xlconstant_2_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_xlconstant_2_1' (2#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-16072-DESKTOP-CDN1SDU/realtime/zusys_xlconstant_2_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zusys_signal_detect_1' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-16072-DESKTOP-CDN1SDU/realtime/zusys_signal_detect_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_signal_detect_1' (3#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-16072-DESKTOP-CDN1SDU/realtime/zusys_signal_detect_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zusys_signal_detect_0' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-16072-DESKTOP-CDN1SDU/realtime/zusys_signal_detect_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_signal_detect_0' (4#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-16072-DESKTOP-CDN1SDU/realtime/zusys_signal_detect_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zusys_an_config_vector_0' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-16072-DESKTOP-CDN1SDU/realtime/zusys_an_config_vector_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_an_config_vector_0' (5#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-16072-DESKTOP-CDN1SDU/realtime/zusys_an_config_vector_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zusys_xlconstant_2_2' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-16072-DESKTOP-CDN1SDU/realtime/zusys_xlconstant_2_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_xlconstant_2_2' (6#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-16072-DESKTOP-CDN1SDU/realtime/zusys_xlconstant_2_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zusys_xlconstant_2_3' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-16072-DESKTOP-CDN1SDU/realtime/zusys_xlconstant_2_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_xlconstant_2_3' (7#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-16072-DESKTOP-CDN1SDU/realtime/zusys_xlconstant_2_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Ethernet_CONS_imp_10HC8ZU' (8#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:12]
INFO: [Synth 8-6157] synthesizing module 'TRENZ_Baseboard_imp_18ZHX24' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:126]
INFO: [Synth 8-6157] synthesizing module 'RGPIO_imp_1SWX08A' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:53]
INFO: [Synth 8-6157] synthesizing module 'zusys_RGPIO_Master_CPLD_0' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-16072-DESKTOP-CDN1SDU/realtime/zusys_RGPIO_Master_CPLD_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_RGPIO_Master_CPLD_0' (9#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-16072-DESKTOP-CDN1SDU/realtime/zusys_RGPIO_Master_CPLD_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zusys_RGPIO_Slave_CPLD_0' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-16072-DESKTOP-CDN1SDU/realtime/zusys_RGPIO_Slave_CPLD_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_RGPIO_Slave_CPLD_0' (10#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-16072-DESKTOP-CDN1SDU/realtime/zusys_RGPIO_Slave_CPLD_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zusys_vio_rgpio_0' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-16072-DESKTOP-CDN1SDU/realtime/zusys_vio_rgpio_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_vio_rgpio_0' (11#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-16072-DESKTOP-CDN1SDU/realtime/zusys_vio_rgpio_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vio_rgpio'. This will prevent further optimization [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:116]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'RGPIO_Master_CPLD'. This will prevent further optimization [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:98]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'RGPIO_Slave_CPLD'. This will prevent further optimization [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:107]
INFO: [Synth 8-6155] done synthesizing module 'RGPIO_imp_1SWX08A' (12#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:53]
INFO: [Synth 8-6157] synthesizing module 'zusys_SC0808BF_0_0' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-16072-DESKTOP-CDN1SDU/realtime/zusys_SC0808BF_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_SC0808BF_0_0' (13#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-16072-DESKTOP-CDN1SDU/realtime/zusys_SC0808BF_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zusys_axis_live_audio_0_0' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-16072-DESKTOP-CDN1SDU/realtime/zusys_axis_live_audio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_axis_live_audio_0_0' (14#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-16072-DESKTOP-CDN1SDU/realtime/zusys_axis_live_audio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zusys_proc_sys_reset_0_0' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-16072-DESKTOP-CDN1SDU/realtime/zusys_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_proc_sys_reset_0_0' (15#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-16072-DESKTOP-CDN1SDU/realtime/zusys_proc_sys_reset_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'proc_sys_reset_0' of module 'zusys_proc_sys_reset_0_0' requires 10 connections, but only 6 given [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:350]
INFO: [Synth 8-6157] synthesizing module 'zusys_proc_sys_reset_1_0' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-16072-DESKTOP-CDN1SDU/realtime/zusys_proc_sys_reset_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_proc_sys_reset_1_0' (16#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-16072-DESKTOP-CDN1SDU/realtime/zusys_proc_sys_reset_1_0_stub.v:6]
WARNING: [Synth 8-350] instance 'proc_sys_reset_1' of module 'zusys_proc_sys_reset_1_0' requires 10 connections, but only 6 given [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:357]
INFO: [Synth 8-6157] synthesizing module 'zusys_vio_general_0' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-16072-DESKTOP-CDN1SDU/realtime/zusys_vio_general_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_vio_general_0' (17#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-16072-DESKTOP-CDN1SDU/realtime/zusys_vio_general_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vio_general'. This will prevent further optimization [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:364]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'SC0808BF_0'. This will prevent further optimization [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:302]
INFO: [Synth 8-6155] done synthesizing module 'TRENZ_Baseboard_imp_18ZHX24' (18#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:126]
INFO: [Synth 8-6157] synthesizing module 'zusys_gig_ethernet_pcs_pma_0_0' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-16072-DESKTOP-CDN1SDU/realtime/zusys_gig_ethernet_pcs_pma_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'zusys_gig_ethernet_pcs_pma_0_0' (19#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-16072-DESKTOP-CDN1SDU/realtime/zusys_gig_ethernet_pcs_pma_0_0_stub.v:5]
WARNING: [Synth 8-350] instance 'gig_ethernet_pcs_pma_0' of module 'zusys_gig_ethernet_pcs_pma_0_0' requires 39 connections, but only 24 given [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:544]
INFO: [Synth 8-6157] synthesizing module 'zusys_zynq_ultra_ps_e_0_0' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-16072-DESKTOP-CDN1SDU/realtime/zusys_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_zynq_ultra_ps_e_0_0' (20#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-16072-DESKTOP-CDN1SDU/realtime/zusys_zynq_ultra_ps_e_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'zynq_ultra_ps_e_0' of module 'zusys_zynq_ultra_ps_e_0_0' requires 79 connections, but only 46 given [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:569]
INFO: [Synth 8-6155] done synthesizing module 'zusys' (21#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:372]
INFO: [Synth 8-6155] done synthesizing module 'zusys_wrapper' (22#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/hdl/zusys_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 926.559 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 926.559 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 926.559 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xczu15eg-ffvc900-1-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_SC0808BF_0_0/zusys_SC0808BF_0_0/zusys_SC0808BF_0_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/SC0808BF_0'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_SC0808BF_0_0/zusys_SC0808BF_0_0/zusys_SC0808BF_0_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/SC0808BF_0'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_axis_live_audio_0_0/zusys_axis_live_audio_0_0/zusys_axis_live_audio_0_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/axis_live_audio_0'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_axis_live_audio_0_0/zusys_axis_live_audio_0_0/zusys_axis_live_audio_0_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/axis_live_audio_0'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_0'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_0'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_1_0/zusys_proc_sys_reset_1_0/zusys_proc_sys_reset_1_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_1'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_1_0/zusys_proc_sys_reset_1_0/zusys_proc_sys_reset_1_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_1'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_general_0/zusys_vio_general_0/zusys_vio_general_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/vio_general'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_general_0/zusys_vio_general_0/zusys_vio_general_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/vio_general'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_zynq_ultra_ps_e_0_0/zusys_zynq_ultra_ps_e_0_0/zusys_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'zusys_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_zynq_ultra_ps_e_0_0/zusys_zynq_ultra_ps_e_0_0/zusys_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'zusys_i/zynq_ultra_ps_e_0'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_RGPIO_Master_CPLD_0/zusys_RGPIO_Master_CPLD_0/zusys_RGPIO_Master_CPLD_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/RGPIO/RGPIO_Master_CPLD'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_RGPIO_Master_CPLD_0/zusys_RGPIO_Master_CPLD_0/zusys_RGPIO_Master_CPLD_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/RGPIO/RGPIO_Master_CPLD'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_RGPIO_Slave_CPLD_0/zusys_RGPIO_Slave_CPLD_0/zusys_RGPIO_Master_CPLD_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/RGPIO/RGPIO_Slave_CPLD'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_RGPIO_Slave_CPLD_0/zusys_RGPIO_Slave_CPLD_0/zusys_RGPIO_Master_CPLD_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/RGPIO/RGPIO_Slave_CPLD'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_rgpio_0/zusys_vio_rgpio_0/zusys_vio_rgpio_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/RGPIO/vio_rgpio'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_rgpio_0/zusys_vio_rgpio_0/zusys_vio_rgpio_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/RGPIO/vio_rgpio'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_in_context.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_in_context.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_xlconstant_2_1/zusys_xlconstant_2_1/zusys_xlconstant_2_0_in_context.xdc] for cell 'zusys_i/Ethernet_CONS/RST_CONS'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_xlconstant_2_1/zusys_xlconstant_2_1/zusys_xlconstant_2_0_in_context.xdc] for cell 'zusys_i/Ethernet_CONS/RST_CONS'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_xlconstant_2_2/zusys_xlconstant_2_2/zusys_xlconstant_2_2_in_context.xdc] for cell 'zusys_i/Ethernet_CONS/phyaddr'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_xlconstant_2_2/zusys_xlconstant_2_2/zusys_xlconstant_2_2_in_context.xdc] for cell 'zusys_i/Ethernet_CONS/phyaddr'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_xlconstant_2_3/zusys_xlconstant_2_3/zusys_xlconstant_3_0_in_context.xdc] for cell 'zusys_i/Ethernet_CONS/signal_detect'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_xlconstant_2_3/zusys_xlconstant_2_3/zusys_xlconstant_3_0_in_context.xdc] for cell 'zusys_i/Ethernet_CONS/signal_detect'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_signal_detect_0/zusys_signal_detect_0/zusys_xlconstant_2_0_in_context.xdc] for cell 'zusys_i/Ethernet_CONS/config_valid'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_signal_detect_0/zusys_signal_detect_0/zusys_xlconstant_2_0_in_context.xdc] for cell 'zusys_i/Ethernet_CONS/config_valid'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_signal_detect_1/zusys_signal_detect_1/zusys_signal_detect_1_in_context.xdc] for cell 'zusys_i/Ethernet_CONS/an_config_vector'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_signal_detect_1/zusys_signal_detect_1/zusys_signal_detect_1_in_context.xdc] for cell 'zusys_i/Ethernet_CONS/an_config_vector'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_an_config_vector_0/zusys_an_config_vector_0/zusys_an_config_vector_0_in_context.xdc] for cell 'zusys_i/Ethernet_CONS/config_vector'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_an_config_vector_0/zusys_an_config_vector_0/zusys_an_config_vector_0_in_context.xdc] for cell 'zusys_i/Ethernet_CONS/config_vector'
Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc]
WARNING: [Vivado 12-584] No ports matched 'gtrefclk_in_p'. [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'gtrefclk_in_n'. [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'gtrefclk_in_p'. [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc:6]
Finished Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/zusys_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/zusys_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/zusys_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1639.777 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'zusys_i/gig_ethernet_pcs_pma_0' at clock pin 'independent_clock_bufg' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 1639.777 ; gain = 713.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu15eg-ffvc900-1-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 1639.777 ; gain = 713.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for gtrefclk_in_clk_n. (constraint file  d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gtrefclk_in_clk_n. (constraint file  d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for gtrefclk_in_clk_p. (constraint file  d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gtrefclk_in_clk_p. (constraint file  d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_in_context.xdc, line 11).
Applied set_property DONT_TOUCH = true for zusys_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/TRENZ_Baseboard/SC0808BF_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/TRENZ_Baseboard/axis_live_audio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/TRENZ_Baseboard/proc_sys_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/TRENZ_Baseboard/proc_sys_reset_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/TRENZ_Baseboard/vio_general. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/TRENZ_Baseboard/RGPIO/RGPIO_Master_CPLD. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/TRENZ_Baseboard/RGPIO/RGPIO_Slave_CPLD. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/TRENZ_Baseboard/RGPIO/vio_rgpio. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/gig_ethernet_pcs_pma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/Ethernet_CONS/RST_CONS. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/Ethernet_CONS/phyaddr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/Ethernet_CONS/signal_detect. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/Ethernet_CONS/config_valid. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/Ethernet_CONS/an_config_vector. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/Ethernet_CONS/config_vector. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 1639.777 ; gain = 713.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 1639.777 ; gain = 713.219
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3528 (col length:168)
BRAMs: 1488 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 1639.777 ; gain = 713.219
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'zusys_i/zynq_ultra_ps_e_0/pl_clk0' to pin 'zusys_i/zynq_ultra_ps_e_0/bbstub_pl_clk0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zusys_i/zynq_ultra_ps_e_0/pl_clk1' to pin 'zusys_i/zynq_ultra_ps_e_0/bbstub_pl_clk1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zusys_i/gig_ethernet_pcs_pma_0/gtrefclk_out' to pin 'zusys_i/gig_ethernet_pcs_pma_0/bbstub_gtrefclk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zusys_i/gig_ethernet_pcs_pma_0/userclk_out' to pin 'zusys_i/gig_ethernet_pcs_pma_0/bbstub_userclk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zusys_i/gig_ethernet_pcs_pma_0/gmii_rxclk' to pin 'zusys_i/gig_ethernet_pcs_pma_0/bbstub_gmii_rxclk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zusys_i/gig_ethernet_pcs_pma_0/gmii_txclk' to pin 'zusys_i/gig_ethernet_pcs_pma_0/bbstub_gmii_txclk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zusys_i/gig_ethernet_pcs_pma_0/rxuserclk2_out' to pin 'zusys_i/gig_ethernet_pcs_pma_0/bbstub_rxuserclk2_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zusys_i/gig_ethernet_pcs_pma_0/rxuserclk_out' to pin 'zusys_i/gig_ethernet_pcs_pma_0/bbstub_rxuserclk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zusys_i/gig_ethernet_pcs_pma_0/userclk2_out' to pin 'zusys_i/gig_ethernet_pcs_pma_0/bbstub_userclk2_out/O'
INFO: [Synth 8-5819] Moved 9 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:38 . Memory (MB): peak = 2070.168 ; gain = 1143.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:38 . Memory (MB): peak = 2070.297 ; gain = 1143.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:38 . Memory (MB): peak = 2070.641 ; gain = 1144.082
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:39 . Memory (MB): peak = 2071.770 ; gain = 1145.211
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:39 . Memory (MB): peak = 2071.770 ; gain = 1145.211
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:39 . Memory (MB): peak = 2071.770 ; gain = 1145.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:39 . Memory (MB): peak = 2071.770 ; gain = 1145.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:39 . Memory (MB): peak = 2071.770 ; gain = 1145.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:39 . Memory (MB): peak = 2071.770 ; gain = 1145.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------+----------+
|      |BlackBox name                  |Instances |
+------+-------------------------------+----------+
|1     |zusys_gig_ethernet_pcs_pma_0_0 |         1|
|2     |zusys_zynq_ultra_ps_e_0_0      |         1|
|3     |zusys_xlconstant_2_1           |         1|
|4     |zusys_signal_detect_1          |         1|
|5     |zusys_signal_detect_0          |         1|
|6     |zusys_an_config_vector_0       |         1|
|7     |zusys_xlconstant_2_2           |         1|
|8     |zusys_xlconstant_2_3           |         1|
|9     |zusys_SC0808BF_0_0             |         1|
|10    |zusys_axis_live_audio_0_0      |         1|
|11    |zusys_proc_sys_reset_0_0       |         1|
|12    |zusys_proc_sys_reset_1_0       |         1|
|13    |zusys_vio_general_0            |         1|
|14    |zusys_RGPIO_Master_CPLD_0      |         1|
|15    |zusys_RGPIO_Slave_CPLD_0       |         1|
|16    |zusys_vio_rgpio_0              |         1|
+------+-------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------+------+
|      |Cell                           |Count |
+------+-------------------------------+------+
|1     |zusys_RGPIO_Master_CPLD_0      |     1|
|2     |zusys_RGPIO_Slave_CPLD_0       |     1|
|3     |zusys_SC0808BF_0_0             |     1|
|4     |zusys_an_config_vector_0       |     1|
|5     |zusys_axis_live_audio_0_0      |     1|
|6     |zusys_gig_ethernet_pcs_pma_0_0 |     1|
|7     |zusys_proc_sys_reset_0_0       |     1|
|8     |zusys_proc_sys_reset_1_0       |     1|
|9     |zusys_signal_detect_0          |     1|
|10    |zusys_signal_detect_1          |     1|
|11    |zusys_vio_general_0            |     1|
|12    |zusys_vio_rgpio_0              |     1|
|13    |zusys_xlconstant_2_1           |     1|
|14    |zusys_xlconstant_2_2           |     1|
|15    |zusys_xlconstant_2_3           |     1|
|16    |zusys_zynq_ultra_ps_e_0_0      |     1|
|17    |IBUF                           |     7|
|18    |IOBUF                          |     1|
|19    |OBUF                           |    10|
+------+-------------------------------+------+

Report Instance Areas: 
+------+--------------------+----------------------------+------+
|      |Instance            |Module                      |Cells |
+------+--------------------+----------------------------+------+
|1     |top                 |                            |   648|
|2     |  zusys_i           |zusys                       |   630|
|3     |    Ethernet_CONS   |Ethernet_CONS_imp_10HC8ZU   |    29|
|4     |    TRENZ_Baseboard |TRENZ_Baseboard_imp_18ZHX24 |   167|
|5     |      RGPIO         |RGPIO_imp_1SWX08A           |   102|
+------+--------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:39 . Memory (MB): peak = 2071.770 ; gain = 1145.211
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 2071.773 ; gain = 431.996
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:39 . Memory (MB): peak = 2071.777 ; gain = 1145.215
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 7 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
76 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:45 . Memory (MB): peak = 2121.848 ; gain = 1195.289
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/zusys_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file zusys_wrapper_utilization_synth.rpt -pb zusys_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.282 . Memory (MB): peak = 2122.184 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jan  8 16:37:32 2020...
[Wed Jan  8 16:37:41 2020] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:07 ; elapsed = 00:01:45 . Memory (MB): peak = 4931.801 ; gain = 0.000
[Wed Jan  8 16:37:42 2020] Launched impl_1...
Run output will be captured here: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/runme.log
[Wed Jan  8 16:37:42 2020] Waiting for impl_1 to finish (timeout in 120 minutes)...
[Wed Jan  8 16:37:47 2020] Waiting for impl_1 to finish (timeout in 120 minutes)...
[Wed Jan  8 16:37:52 2020] Waiting for impl_1 to finish (timeout in 120 minutes)...
[Wed Jan  8 16:37:57 2020] Waiting for impl_1 to finish (timeout in 120 minutes)...
[Wed Jan  8 16:38:07 2020] Waiting for impl_1 to finish (timeout in 120 minutes)...
[Wed Jan  8 16:38:17 2020] Waiting for impl_1 to finish (timeout in 119 minutes)...
[Wed Jan  8 16:38:27 2020] Waiting for impl_1 to finish (timeout in 119 minutes)...
[Wed Jan  8 16:38:37 2020] Waiting for impl_1 to finish (timeout in 119 minutes)...
[Wed Jan  8 16:38:57 2020] Waiting for impl_1 to finish (timeout in 119 minutes)...
[Wed Jan  8 16:39:17 2020] Waiting for impl_1 to finish (timeout in 118 minutes)...
[Wed Jan  8 16:39:37 2020] Waiting for impl_1 to finish (timeout in 118 minutes)...
[Wed Jan  8 16:39:57 2020] Waiting for impl_1 to finish (timeout in 118 minutes)...
[Wed Jan  8 16:40:37 2020] Waiting for impl_1 to finish (timeout in 117 minutes)...
[Wed Jan  8 16:41:17 2020] Waiting for impl_1 to finish (timeout in 116 minutes)...
[Wed Jan  8 16:41:57 2020] Waiting for impl_1 to finish (timeout in 116 minutes)...
[Wed Jan  8 16:42:38 2020] Waiting for impl_1 to finish (timeout in 115 minutes)...
[Wed Jan  8 16:43:58 2020] Waiting for impl_1 to finish (timeout in 114 minutes)...

*** Running vivado
    with args -log zusys_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source zusys_wrapper.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source zusys_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'trenz.local:user:RGPIO_EXT:1.0' found within IP repository 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib'.
File in use: d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib/rgpio/RGPIO_EXT.xml
File ignored: d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib/SC0808BF/RGPIO_EXT.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'trenz.local:user:RGPIO_EXT_rtl:1.0' found within IP repository 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib'.
File in use: d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib/rgpio/RGPIO_EXT_rtl.xml
File ignored: d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib/SC0808BF/RGPIO_EXT_rtl.xml
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 933.625 ; gain = 575.160
Command: link_design -top zusys_wrapper -part xczu15eg-ffvc900-1-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0.dcp' for cell 'zusys_i/gig_ethernet_pcs_pma_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_zynq_ultra_ps_e_0_0/zusys_zynq_ultra_ps_e_0_0.dcp' for cell 'zusys_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_xlconstant_2_1/zusys_xlconstant_2_1.dcp' for cell 'zusys_i/Ethernet_CONS/RST_CONS'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_signal_detect_1/zusys_signal_detect_1.dcp' for cell 'zusys_i/Ethernet_CONS/an_config_vector'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_signal_detect_0/zusys_signal_detect_0.dcp' for cell 'zusys_i/Ethernet_CONS/config_valid'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_an_config_vector_0/zusys_an_config_vector_0.dcp' for cell 'zusys_i/Ethernet_CONS/config_vector'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_xlconstant_2_2/zusys_xlconstant_2_2.dcp' for cell 'zusys_i/Ethernet_CONS/phyaddr'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_xlconstant_2_3/zusys_xlconstant_2_3.dcp' for cell 'zusys_i/Ethernet_CONS/signal_detect'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_SC0808BF_0_0/zusys_SC0808BF_0_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/SC0808BF_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_axis_live_audio_0_0/zusys_axis_live_audio_0_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/axis_live_audio_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_1_0/zusys_proc_sys_reset_1_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_general_0/zusys_vio_general_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/vio_general'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_RGPIO_Master_CPLD_0/zusys_RGPIO_Master_CPLD_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/RGPIO/RGPIO_Master_CPLD'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_RGPIO_Slave_CPLD_0/zusys_RGPIO_Slave_CPLD_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/RGPIO/RGPIO_Slave_CPLD'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_rgpio_0/zusys_vio_rgpio_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/RGPIO/vio_rgpio'
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xczu15eg-ffvc900-1-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: zusys_i/TRENZ_Baseboard/RGPIO/vio_rgpio UUID: 7799b944-eb5a-5987-891a-1b1076d2ec79 
INFO: [Chipscope 16-324] Core: zusys_i/TRENZ_Baseboard/vio_general UUID: cbd60a0f-35e9-520f-b087-ff25c381481d 
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0_board.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_0/U0'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0_board.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_0/U0'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_0/U0'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_0/U0'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_1_0/zusys_proc_sys_reset_1_0_board.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_1/U0'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_1_0/zusys_proc_sys_reset_1_0_board.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_1/U0'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_1_0/zusys_proc_sys_reset_1_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_1/U0'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_1_0/zusys_proc_sys_reset_1_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_1/U0'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_general_0/zusys_vio_general_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/vio_general'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_general_0/zusys_vio_general_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/vio_general'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_zynq_ultra_ps_e_0_0/zusys_zynq_ultra_ps_e_0_0.xdc] for cell 'zusys_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_zynq_ultra_ps_e_0_0/zusys_zynq_ultra_ps_e_0_0.xdc] for cell 'zusys_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_rgpio_0/zusys_vio_rgpio_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/RGPIO/vio_rgpio'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_rgpio_0/zusys_vio_rgpio_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/RGPIO/vio_rgpio'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/ip_0/synth/zusys_gig_ethernet_pcs_pma_0_0_gt.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/zusys_gig_ethernet_pcs_pma_0_0_gt_i/inst'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/ip_0/synth/zusys_gig_ethernet_pcs_pma_0_0_gt.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/zusys_gig_ethernet_pcs_pma_0_0_gt_i/inst'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_board.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_board.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/synth/zusys_gig_ethernet_pcs_pma_0_0_clocks.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/synth/zusys_gig_ethernet_pcs_pma_0_0_clocks.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst'
Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc]
WARNING: [Vivado 12-584] No ports matched 'gtrefclk_in_p'. [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc:3]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports gtrefclk_in_p]'. [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc:3]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'gtrefclk_in_n'. [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gtrefclk_in_p'. [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc]
Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/_i_bitgen.xdc]
Finished Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/_i_bitgen.xdc]
Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/_i_io.xdc]
Finished Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/_i_io.xdc]
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/synth/zusys_gig_ethernet_pcs_pma_0_0.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/synth/zusys_gig_ethernet_pcs_pma_0_0.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 7 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 1 instances

28 Infos, 5 Warnings, 3 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1603.602 ; gain = 669.977
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu15eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu15eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1603.602 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 15f90be6f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1712.289 ; gain = 108.688

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "ae26d5c309c79114".
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1746.816 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 154dc7b37

Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 1746.816 ; gain = 34.527

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 8 inverter(s) to 61 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 22051eab7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 1746.816 ; gain = 34.527
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 16517dc42

Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 1746.816 ; gain = 34.527
INFO: [Opt 31-389] Phase Constant propagation created 35 cells and removed 105 cells

Phase 4 Sweep
Phase 4 Sweep | Checksum: 21b66e258

Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 1746.816 ; gain = 34.527
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 236 cells

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 21b66e258

Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 1746.816 ; gain = 34.527
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 1cb7d65a4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 1746.816 ; gain = 34.527
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 1cb7d65a4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 1746.816 ; gain = 34.527
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1746.816 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1cb7d65a4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 1746.816 ; gain = 34.527

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1cb7d65a4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.105 . Memory (MB): peak = 1746.816 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1cb7d65a4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1746.816 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 5 Warnings, 3 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:30 . Memory (MB): peak = 1746.816 ; gain = 143.215
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.118 . Memory (MB): peak = 1746.816 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file zusys_wrapper_drc_opted.rpt -pb zusys_wrapper_drc_opted.pb -rpx zusys_wrapper_drc_opted.rpx
Command: report_drc -file zusys_wrapper_drc_opted.rpt -pb zusys_wrapper_drc_opted.pb -rpx zusys_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2755.539 ; gain = 1008.723
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu15eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu15eg'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2785.223 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 18707ae25

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.181 . Memory (MB): peak = 2785.223 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2785.223 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12741cc76

Time (s): cpu = 00:00:40 ; elapsed = 00:00:39 . Memory (MB): peak = 3633.020 ; gain = 847.797

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1cdd6d9d7

Time (s): cpu = 00:00:45 ; elapsed = 00:00:44 . Memory (MB): peak = 3633.020 ; gain = 847.797

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1cdd6d9d7

Time (s): cpu = 00:00:45 ; elapsed = 00:00:44 . Memory (MB): peak = 3633.020 ; gain = 847.797
Phase 1 Placer Initialization | Checksum: 1cdd6d9d7

Time (s): cpu = 00:00:45 ; elapsed = 00:00:44 . Memory (MB): peak = 3633.020 ; gain = 847.797

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 158df166e

Time (s): cpu = 00:00:54 ; elapsed = 00:00:53 . Memory (MB): peak = 3633.020 ; gain = 847.797

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 3633.020 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 20f6f4ce4

Time (s): cpu = 00:01:20 ; elapsed = 00:01:18 . Memory (MB): peak = 3633.020 ; gain = 847.797
Phase 2 Global Placement | Checksum: 14d401887

Time (s): cpu = 00:01:21 ; elapsed = 00:01:18 . Memory (MB): peak = 3633.020 ; gain = 847.797

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 14d401887

Time (s): cpu = 00:01:21 ; elapsed = 00:01:18 . Memory (MB): peak = 3633.020 ; gain = 847.797

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 232e9f94a

Time (s): cpu = 00:01:23 ; elapsed = 00:01:21 . Memory (MB): peak = 3633.020 ; gain = 847.797

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 171aba356

Time (s): cpu = 00:01:23 ; elapsed = 00:01:21 . Memory (MB): peak = 3633.020 ; gain = 847.797

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 196b1d793

Time (s): cpu = 00:01:24 ; elapsed = 00:01:21 . Memory (MB): peak = 3633.020 ; gain = 847.797

Phase 3.5 Small Shape Clustering
Phase 3.5 Small Shape Clustering | Checksum: 1ed4721e7

Time (s): cpu = 00:01:27 ; elapsed = 00:01:24 . Memory (MB): peak = 3633.020 ; gain = 847.797

Phase 3.6 DP Optimization
Phase 3.6 DP Optimization | Checksum: 1c813b9e2

Time (s): cpu = 00:01:44 ; elapsed = 00:01:36 . Memory (MB): peak = 3633.020 ; gain = 847.797

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 14816b211

Time (s): cpu = 00:01:47 ; elapsed = 00:01:39 . Memory (MB): peak = 3633.020 ; gain = 847.797

Phase 3.8 Slice Area Swap
Phase 3.8 Slice Area Swap | Checksum: 1be8f5ce6

Time (s): cpu = 00:01:47 ; elapsed = 00:01:39 . Memory (MB): peak = 3633.020 ; gain = 847.797

Phase 3.9 Commit Slice Clusters
Phase 3.9 Commit Slice Clusters | Checksum: 157b8dbaf

Time (s): cpu = 00:01:49 ; elapsed = 00:01:40 . Memory (MB): peak = 3633.020 ; gain = 847.797

Phase 3.10 Re-assign LUT pins
Phase 3.10 Re-assign LUT pins | Checksum: 1e3f9e336

Time (s): cpu = 00:01:49 ; elapsed = 00:01:40 . Memory (MB): peak = 3633.020 ; gain = 847.797

Phase 3.11 Pipeline Register Optimization
Phase 3.11 Pipeline Register Optimization | Checksum: 24fefa6ff

Time (s): cpu = 00:01:49 ; elapsed = 00:01:41 . Memory (MB): peak = 3633.020 ; gain = 847.797
Phase 3 Detail Placement | Checksum: 24fefa6ff

Time (s): cpu = 00:01:49 ; elapsed = 00:01:41 . Memory (MB): peak = 3633.020 ; gain = 847.797

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 105fcb3f6

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 105fcb3f6

Time (s): cpu = 00:01:51 ; elapsed = 00:01:42 . Memory (MB): peak = 3633.020 ; gain = 847.797
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.019. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1f56c6bc7

Time (s): cpu = 00:01:51 ; elapsed = 00:01:42 . Memory (MB): peak = 3633.020 ; gain = 847.797
Phase 4.1 Post Commit Optimization | Checksum: 1f56c6bc7

Time (s): cpu = 00:01:51 ; elapsed = 00:01:42 . Memory (MB): peak = 3633.020 ; gain = 847.797

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1f56c6bc7

Time (s): cpu = 00:01:52 ; elapsed = 00:01:42 . Memory (MB): peak = 3633.020 ; gain = 847.797

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2933ffc87

Time (s): cpu = 00:01:59 ; elapsed = 00:01:50 . Memory (MB): peak = 3633.020 ; gain = 847.797

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 37d7037b4

Time (s): cpu = 00:01:59 ; elapsed = 00:01:50 . Memory (MB): peak = 3633.020 ; gain = 847.797
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 37d7037b4

Time (s): cpu = 00:01:59 ; elapsed = 00:01:50 . Memory (MB): peak = 3633.020 ; gain = 847.797
Ending Placer Task | Checksum: 281f3e8bb

Time (s): cpu = 00:01:59 ; elapsed = 00:01:50 . Memory (MB): peak = 3633.020 ; gain = 847.797
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 5 Warnings, 3 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:09 ; elapsed = 00:01:57 . Memory (MB): peak = 3633.020 ; gain = 877.480
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.352 . Memory (MB): peak = 3633.020 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file zusys_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.103 . Memory (MB): peak = 3633.020 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file zusys_wrapper_utilization_placed.rpt -pb zusys_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3633.020 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file zusys_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 3633.020 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu15eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu15eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: ed688f2c ConstDB: 0 ShapeSum: f6b7c8cf RouteDB: 9dd390c0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 856a7183

Time (s): cpu = 00:01:07 ; elapsed = 00:00:56 . Memory (MB): peak = 3968.098 ; gain = 0.000
Post Restoration Checksum: NetGraph: cb33148e NumContArr: e96dd961 Constraints: 3c7a1662 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1f11b0451

Time (s): cpu = 00:01:11 ; elapsed = 00:00:59 . Memory (MB): peak = 3968.098 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1f11b0451

Time (s): cpu = 00:01:11 ; elapsed = 00:00:59 . Memory (MB): peak = 3968.098 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1f11b0451

Time (s): cpu = 00:01:11 ; elapsed = 00:00:59 . Memory (MB): peak = 3968.098 ; gain = 0.000

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 1d2fdbd11

Time (s): cpu = 00:01:14 ; elapsed = 00:01:02 . Memory (MB): peak = 3968.098 ; gain = 0.000

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 2a06370a8

Time (s): cpu = 00:01:16 ; elapsed = 00:01:04 . Memory (MB): peak = 3968.098 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.014  | TNS=0.000  | WHS=-0.618 | THS=-31.113|


Phase 2.6 Update Timing for Bus Skew

Phase 2.6.1 Update Timing
Phase 2.6.1 Update Timing | Checksum: 28cb16880

Time (s): cpu = 00:01:18 ; elapsed = 00:01:05 . Memory (MB): peak = 3968.098 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.014  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.6 Update Timing for Bus Skew | Checksum: 1e81dd461

Time (s): cpu = 00:01:18 ; elapsed = 00:01:05 . Memory (MB): peak = 3968.098 ; gain = 0.000
Phase 2 Router Initialization | Checksum: 2a2fd62bd

Time (s): cpu = 00:01:18 ; elapsed = 00:01:05 . Memory (MB): peak = 3968.098 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2f6ddac37

Time (s): cpu = 00:01:21 ; elapsed = 00:01:07 . Memory (MB): peak = 3968.098 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 607
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.703  | TNS=0.000  | WHS=-0.007 | THS=-0.007 |

Phase 4.1 Global Iteration 0 | Checksum: 2d22cad89

Time (s): cpu = 00:01:25 ; elapsed = 00:01:09 . Memory (MB): peak = 3968.098 ; gain = 0.000

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 2a455a9e5

Time (s): cpu = 00:01:25 ; elapsed = 00:01:09 . Memory (MB): peak = 3968.098 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 2a455a9e5

Time (s): cpu = 00:01:25 ; elapsed = 00:01:09 . Memory (MB): peak = 3968.098 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2b273268a

Time (s): cpu = 00:01:26 ; elapsed = 00:01:10 . Memory (MB): peak = 3968.098 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.703  | TNS=0.000  | WHS=0.015  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 32a9a84a5

Time (s): cpu = 00:01:26 ; elapsed = 00:01:10 . Memory (MB): peak = 3968.098 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 32a9a84a5

Time (s): cpu = 00:01:26 ; elapsed = 00:01:10 . Memory (MB): peak = 3968.098 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 32a9a84a5

Time (s): cpu = 00:01:26 ; elapsed = 00:01:10 . Memory (MB): peak = 3968.098 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 29075260f

Time (s): cpu = 00:01:26 ; elapsed = 00:01:10 . Memory (MB): peak = 3968.098 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.703  | TNS=0.000  | WHS=0.015  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 335b69b08

Time (s): cpu = 00:01:26 ; elapsed = 00:01:10 . Memory (MB): peak = 3968.098 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 335b69b08

Time (s): cpu = 00:01:26 ; elapsed = 00:01:10 . Memory (MB): peak = 3968.098 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.19386 %
  Global Horizontal Routing Utilization  = 0.150288 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2fd29fdaa

Time (s): cpu = 00:01:27 ; elapsed = 00:01:11 . Memory (MB): peak = 3968.098 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2fd29fdaa

Time (s): cpu = 00:01:27 ; elapsed = 00:01:11 . Memory (MB): peak = 3968.098 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2fd29fdaa

Time (s): cpu = 00:01:27 ; elapsed = 00:01:11 . Memory (MB): peak = 3968.098 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.703  | TNS=0.000  | WHS=0.015  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2fd29fdaa

Time (s): cpu = 00:01:27 ; elapsed = 00:01:11 . Memory (MB): peak = 3968.098 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:27 ; elapsed = 00:01:11 . Memory (MB): peak = 3968.098 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
92 Infos, 5 Warnings, 3 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:38 ; elapsed = 00:01:18 . Memory (MB): peak = 3968.098 ; gain = 335.078
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.455 . Memory (MB): peak = 3968.098 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file zusys_wrapper_drc_routed.rpt -pb zusys_wrapper_drc_routed.pb -rpx zusys_wrapper_drc_routed.rpx
Command: report_drc -file zusys_wrapper_drc_routed.rpt -pb zusys_wrapper_drc_routed.pb -rpx zusys_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 4326.996 ; gain = 358.898
INFO: [runtcl-4] Executing : report_methodology -file zusys_wrapper_methodology_drc_routed.rpt -pb zusys_wrapper_methodology_drc_routed.pb -rpx zusys_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file zusys_wrapper_methodology_drc_routed.rpt -pb zusys_wrapper_methodology_drc_routed.pb -rpx zusys_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file zusys_wrapper_power_routed.rpt -pb zusys_wrapper_power_summary_routed.pb -rpx zusys_wrapper_power_routed.rpx
Command: report_power -file zusys_wrapper_power_routed.rpt -pb zusys_wrapper_power_summary_routed.pb -rpx zusys_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
105 Infos, 5 Warnings, 3 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:49 ; elapsed = 00:00:47 . Memory (MB): peak = 4326.996 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file zusys_wrapper_route_status.rpt -pb zusys_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file zusys_wrapper_timing_summary_routed.rpt -pb zusys_wrapper_timing_summary_routed.pb -rpx zusys_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file zusys_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file zusys_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:01:18 ; elapsed = 00:01:19 . Memory (MB): peak = 4326.996 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file zusys_wrapper_bus_skew_routed.rpt -pb zusys_wrapper_bus_skew_routed.pb -rpx zusys_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Jan  8 16:44:37 2020...
[Wed Jan  8 16:44:43 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:03 ; elapsed = 00:07:01 . Memory (MB): peak = 4931.801 ; gain = 0.000
[Wed Jan  8 16:44:43 2020] Launched impl_1...
Run output will be captured here: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/runme.log
[Wed Jan  8 16:44:43 2020] Waiting for impl_1 to finish (timeout in 120 minutes)...
[Wed Jan  8 16:44:48 2020] Waiting for impl_1 to finish (timeout in 120 minutes)...
[Wed Jan  8 16:44:53 2020] Waiting for impl_1 to finish (timeout in 120 minutes)...
[Wed Jan  8 16:44:58 2020] Waiting for impl_1 to finish (timeout in 120 minutes)...
[Wed Jan  8 16:45:08 2020] Waiting for impl_1 to finish (timeout in 120 minutes)...
[Wed Jan  8 16:45:18 2020] Waiting for impl_1 to finish (timeout in 119 minutes)...
[Wed Jan  8 16:45:28 2020] Waiting for impl_1 to finish (timeout in 119 minutes)...
[Wed Jan  8 16:45:38 2020] Waiting for impl_1 to finish (timeout in 119 minutes)...
[Wed Jan  8 16:45:58 2020] Waiting for impl_1 to finish (timeout in 119 minutes)...

*** Running vivado
    with args -log zusys_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source zusys_wrapper.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source zusys_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'trenz.local:user:RGPIO_EXT:1.0' found within IP repository 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib'.
File in use: d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib/rgpio/RGPIO_EXT.xml
File ignored: d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib/SC0808BF/RGPIO_EXT.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'trenz.local:user:RGPIO_EXT_rtl:1.0' found within IP repository 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib'.
File in use: d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib/rgpio/RGPIO_EXT_rtl.xml
File ignored: d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib/SC0808BF/RGPIO_EXT_rtl.xml
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 933.625 ; gain = 575.160
Command: link_design -top zusys_wrapper -part xczu15eg-ffvc900-1-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0.dcp' for cell 'zusys_i/gig_ethernet_pcs_pma_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_zynq_ultra_ps_e_0_0/zusys_zynq_ultra_ps_e_0_0.dcp' for cell 'zusys_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_xlconstant_2_1/zusys_xlconstant_2_1.dcp' for cell 'zusys_i/Ethernet_CONS/RST_CONS'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_signal_detect_1/zusys_signal_detect_1.dcp' for cell 'zusys_i/Ethernet_CONS/an_config_vector'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_signal_detect_0/zusys_signal_detect_0.dcp' for cell 'zusys_i/Ethernet_CONS/config_valid'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_an_config_vector_0/zusys_an_config_vector_0.dcp' for cell 'zusys_i/Ethernet_CONS/config_vector'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_xlconstant_2_2/zusys_xlconstant_2_2.dcp' for cell 'zusys_i/Ethernet_CONS/phyaddr'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_xlconstant_2_3/zusys_xlconstant_2_3.dcp' for cell 'zusys_i/Ethernet_CONS/signal_detect'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_SC0808BF_0_0/zusys_SC0808BF_0_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/SC0808BF_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_axis_live_audio_0_0/zusys_axis_live_audio_0_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/axis_live_audio_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_1_0/zusys_proc_sys_reset_1_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_general_0/zusys_vio_general_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/vio_general'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_RGPIO_Master_CPLD_0/zusys_RGPIO_Master_CPLD_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/RGPIO/RGPIO_Master_CPLD'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_RGPIO_Slave_CPLD_0/zusys_RGPIO_Slave_CPLD_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/RGPIO/RGPIO_Slave_CPLD'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_rgpio_0/zusys_vio_rgpio_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/RGPIO/vio_rgpio'
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xczu15eg-ffvc900-1-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: zusys_i/TRENZ_Baseboard/RGPIO/vio_rgpio UUID: 7799b944-eb5a-5987-891a-1b1076d2ec79 
INFO: [Chipscope 16-324] Core: zusys_i/TRENZ_Baseboard/vio_general UUID: cbd60a0f-35e9-520f-b087-ff25c381481d 
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0_board.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_0/U0'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0_board.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_0/U0'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_0/U0'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_0/U0'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_1_0/zusys_proc_sys_reset_1_0_board.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_1/U0'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_1_0/zusys_proc_sys_reset_1_0_board.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_1/U0'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_1_0/zusys_proc_sys_reset_1_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_1/U0'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_1_0/zusys_proc_sys_reset_1_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_1/U0'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_general_0/zusys_vio_general_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/vio_general'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_general_0/zusys_vio_general_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/vio_general'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_zynq_ultra_ps_e_0_0/zusys_zynq_ultra_ps_e_0_0.xdc] for cell 'zusys_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_zynq_ultra_ps_e_0_0/zusys_zynq_ultra_ps_e_0_0.xdc] for cell 'zusys_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_rgpio_0/zusys_vio_rgpio_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/RGPIO/vio_rgpio'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_rgpio_0/zusys_vio_rgpio_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/RGPIO/vio_rgpio'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/ip_0/synth/zusys_gig_ethernet_pcs_pma_0_0_gt.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/zusys_gig_ethernet_pcs_pma_0_0_gt_i/inst'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/ip_0/synth/zusys_gig_ethernet_pcs_pma_0_0_gt.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/zusys_gig_ethernet_pcs_pma_0_0_gt_i/inst'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_board.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_board.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/synth/zusys_gig_ethernet_pcs_pma_0_0_clocks.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/synth/zusys_gig_ethernet_pcs_pma_0_0_clocks.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst'
Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc]
WARNING: [Vivado 12-584] No ports matched 'gtrefclk_in_p'. [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc:3]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports gtrefclk_in_p]'. [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc:3]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'gtrefclk_in_n'. [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gtrefclk_in_p'. [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc]
Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/_i_bitgen.xdc]
Finished Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/_i_bitgen.xdc]
Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/_i_io.xdc]
Finished Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/_i_io.xdc]
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/synth/zusys_gig_ethernet_pcs_pma_0_0.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/synth/zusys_gig_ethernet_pcs_pma_0_0.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 7 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 1 instances

28 Infos, 5 Warnings, 3 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1603.602 ; gain = 669.977
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu15eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu15eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1603.602 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 15f90be6f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1712.289 ; gain = 108.688

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "ae26d5c309c79114".
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1746.816 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 154dc7b37

Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 1746.816 ; gain = 34.527

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 8 inverter(s) to 61 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 22051eab7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 1746.816 ; gain = 34.527
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 16517dc42

Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 1746.816 ; gain = 34.527
INFO: [Opt 31-389] Phase Constant propagation created 35 cells and removed 105 cells

Phase 4 Sweep
Phase 4 Sweep | Checksum: 21b66e258

Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 1746.816 ; gain = 34.527
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 236 cells

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 21b66e258

Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 1746.816 ; gain = 34.527
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 1cb7d65a4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 1746.816 ; gain = 34.527
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 1cb7d65a4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 1746.816 ; gain = 34.527
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1746.816 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1cb7d65a4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 1746.816 ; gain = 34.527

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1cb7d65a4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.105 . Memory (MB): peak = 1746.816 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1cb7d65a4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1746.816 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 5 Warnings, 3 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:30 . Memory (MB): peak = 1746.816 ; gain = 143.215
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.118 . Memory (MB): peak = 1746.816 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file zusys_wrapper_drc_opted.rpt -pb zusys_wrapper_drc_opted.pb -rpx zusys_wrapper_drc_opted.rpx
Command: report_drc -file zusys_wrapper_drc_opted.rpt -pb zusys_wrapper_drc_opted.pb -rpx zusys_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2755.539 ; gain = 1008.723
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu15eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu15eg'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2785.223 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 18707ae25

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.181 . Memory (MB): peak = 2785.223 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2785.223 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12741cc76

Time (s): cpu = 00:00:40 ; elapsed = 00:00:39 . Memory (MB): peak = 3633.020 ; gain = 847.797

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1cdd6d9d7

Time (s): cpu = 00:00:45 ; elapsed = 00:00:44 . Memory (MB): peak = 3633.020 ; gain = 847.797

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1cdd6d9d7

Time (s): cpu = 00:00:45 ; elapsed = 00:00:44 . Memory (MB): peak = 3633.020 ; gain = 847.797
Phase 1 Placer Initialization | Checksum: 1cdd6d9d7

Time (s): cpu = 00:00:45 ; elapsed = 00:00:44 . Memory (MB): peak = 3633.020 ; gain = 847.797

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 158df166e

Time (s): cpu = 00:00:54 ; elapsed = 00:00:53 . Memory (MB): peak = 3633.020 ; gain = 847.797

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 3633.020 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 20f6f4ce4

Time (s): cpu = 00:01:20 ; elapsed = 00:01:18 . Memory (MB): peak = 3633.020 ; gain = 847.797
Phase 2 Global Placement | Checksum: 14d401887

Time (s): cpu = 00:01:21 ; elapsed = 00:01:18 . Memory (MB): peak = 3633.020 ; gain = 847.797

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 14d401887

Time (s): cpu = 00:01:21 ; elapsed = 00:01:18 . Memory (MB): peak = 3633.020 ; gain = 847.797

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 232e9f94a

Time (s): cpu = 00:01:23 ; elapsed = 00:01:21 . Memory (MB): peak = 3633.020 ; gain = 847.797

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 171aba356

Time (s): cpu = 00:01:23 ; elapsed = 00:01:21 . Memory (MB): peak = 3633.020 ; gain = 847.797

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 196b1d793

Time (s): cpu = 00:01:24 ; elapsed = 00:01:21 . Memory (MB): peak = 3633.020 ; gain = 847.797

Phase 3.5 Small Shape Clustering
Phase 3.5 Small Shape Clustering | Checksum: 1ed4721e7

Time (s): cpu = 00:01:27 ; elapsed = 00:01:24 . Memory (MB): peak = 3633.020 ; gain = 847.797

Phase 3.6 DP Optimization
Phase 3.6 DP Optimization | Checksum: 1c813b9e2

Time (s): cpu = 00:01:44 ; elapsed = 00:01:36 . Memory (MB): peak = 3633.020 ; gain = 847.797

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 14816b211

Time (s): cpu = 00:01:47 ; elapsed = 00:01:39 . Memory (MB): peak = 3633.020 ; gain = 847.797

Phase 3.8 Slice Area Swap
Phase 3.8 Slice Area Swap | Checksum: 1be8f5ce6

Time (s): cpu = 00:01:47 ; elapsed = 00:01:39 . Memory (MB): peak = 3633.020 ; gain = 847.797

Phase 3.9 Commit Slice Clusters
Phase 3.9 Commit Slice Clusters | Checksum: 157b8dbaf

Time (s): cpu = 00:01:49 ; elapsed = 00:01:40 . Memory (MB): peak = 3633.020 ; gain = 847.797

Phase 3.10 Re-assign LUT pins
Phase 3.10 Re-assign LUT pins | Checksum: 1e3f9e336

Time (s): cpu = 00:01:49 ; elapsed = 00:01:40 . Memory (MB): peak = 3633.020 ; gain = 847.797

Phase 3.11 Pipeline Register Optimization
Phase 3.11 Pipeline Register Optimization | Checksum: 24fefa6ff

Time (s): cpu = 00:01:49 ; elapsed = 00:01:41 . Memory (MB): peak = 3633.020 ; gain = 847.797
Phase 3 Detail Placement | Checksum: 24fefa6ff

Time (s): cpu = 00:01:49 ; elapsed = 00:01:41 . Memory (MB): peak = 3633.020 ; gain = 847.797

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 105fcb3f6

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 105fcb3f6

Time (s): cpu = 00:01:51 ; elapsed = 00:01:42 . Memory (MB): peak = 3633.020 ; gain = 847.797
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.019. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1f56c6bc7

Time (s): cpu = 00:01:51 ; elapsed = 00:01:42 . Memory (MB): peak = 3633.020 ; gain = 847.797
Phase 4.1 Post Commit Optimization | Checksum: 1f56c6bc7

Time (s): cpu = 00:01:51 ; elapsed = 00:01:42 . Memory (MB): peak = 3633.020 ; gain = 847.797

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1f56c6bc7

Time (s): cpu = 00:01:52 ; elapsed = 00:01:42 . Memory (MB): peak = 3633.020 ; gain = 847.797

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2933ffc87

Time (s): cpu = 00:01:59 ; elapsed = 00:01:50 . Memory (MB): peak = 3633.020 ; gain = 847.797

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 37d7037b4

Time (s): cpu = 00:01:59 ; elapsed = 00:01:50 . Memory (MB): peak = 3633.020 ; gain = 847.797
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 37d7037b4

Time (s): cpu = 00:01:59 ; elapsed = 00:01:50 . Memory (MB): peak = 3633.020 ; gain = 847.797
Ending Placer Task | Checksum: 281f3e8bb

Time (s): cpu = 00:01:59 ; elapsed = 00:01:50 . Memory (MB): peak = 3633.020 ; gain = 847.797
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 5 Warnings, 3 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:09 ; elapsed = 00:01:57 . Memory (MB): peak = 3633.020 ; gain = 877.480
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.352 . Memory (MB): peak = 3633.020 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file zusys_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.103 . Memory (MB): peak = 3633.020 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file zusys_wrapper_utilization_placed.rpt -pb zusys_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3633.020 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file zusys_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 3633.020 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu15eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu15eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: ed688f2c ConstDB: 0 ShapeSum: f6b7c8cf RouteDB: 9dd390c0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 856a7183

Time (s): cpu = 00:01:07 ; elapsed = 00:00:56 . Memory (MB): peak = 3968.098 ; gain = 0.000
Post Restoration Checksum: NetGraph: cb33148e NumContArr: e96dd961 Constraints: 3c7a1662 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1f11b0451

Time (s): cpu = 00:01:11 ; elapsed = 00:00:59 . Memory (MB): peak = 3968.098 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1f11b0451

Time (s): cpu = 00:01:11 ; elapsed = 00:00:59 . Memory (MB): peak = 3968.098 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1f11b0451

Time (s): cpu = 00:01:11 ; elapsed = 00:00:59 . Memory (MB): peak = 3968.098 ; gain = 0.000

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 1d2fdbd11

Time (s): cpu = 00:01:14 ; elapsed = 00:01:02 . Memory (MB): peak = 3968.098 ; gain = 0.000

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 2a06370a8

Time (s): cpu = 00:01:16 ; elapsed = 00:01:04 . Memory (MB): peak = 3968.098 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.014  | TNS=0.000  | WHS=-0.618 | THS=-31.113|


Phase 2.6 Update Timing for Bus Skew

Phase 2.6.1 Update Timing
Phase 2.6.1 Update Timing | Checksum: 28cb16880

Time (s): cpu = 00:01:18 ; elapsed = 00:01:05 . Memory (MB): peak = 3968.098 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.014  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.6 Update Timing for Bus Skew | Checksum: 1e81dd461

Time (s): cpu = 00:01:18 ; elapsed = 00:01:05 . Memory (MB): peak = 3968.098 ; gain = 0.000
Phase 2 Router Initialization | Checksum: 2a2fd62bd

Time (s): cpu = 00:01:18 ; elapsed = 00:01:05 . Memory (MB): peak = 3968.098 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2f6ddac37

Time (s): cpu = 00:01:21 ; elapsed = 00:01:07 . Memory (MB): peak = 3968.098 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 607
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.703  | TNS=0.000  | WHS=-0.007 | THS=-0.007 |

Phase 4.1 Global Iteration 0 | Checksum: 2d22cad89

Time (s): cpu = 00:01:25 ; elapsed = 00:01:09 . Memory (MB): peak = 3968.098 ; gain = 0.000

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 2a455a9e5

Time (s): cpu = 00:01:25 ; elapsed = 00:01:09 . Memory (MB): peak = 3968.098 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 2a455a9e5

Time (s): cpu = 00:01:25 ; elapsed = 00:01:09 . Memory (MB): peak = 3968.098 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2b273268a

Time (s): cpu = 00:01:26 ; elapsed = 00:01:10 . Memory (MB): peak = 3968.098 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.703  | TNS=0.000  | WHS=0.015  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 32a9a84a5

Time (s): cpu = 00:01:26 ; elapsed = 00:01:10 . Memory (MB): peak = 3968.098 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 32a9a84a5

Time (s): cpu = 00:01:26 ; elapsed = 00:01:10 . Memory (MB): peak = 3968.098 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 32a9a84a5

Time (s): cpu = 00:01:26 ; elapsed = 00:01:10 . Memory (MB): peak = 3968.098 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 29075260f

Time (s): cpu = 00:01:26 ; elapsed = 00:01:10 . Memory (MB): peak = 3968.098 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.703  | TNS=0.000  | WHS=0.015  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 335b69b08

Time (s): cpu = 00:01:26 ; elapsed = 00:01:10 . Memory (MB): peak = 3968.098 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 335b69b08

Time (s): cpu = 00:01:26 ; elapsed = 00:01:10 . Memory (MB): peak = 3968.098 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.19386 %
  Global Horizontal Routing Utilization  = 0.150288 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2fd29fdaa

Time (s): cpu = 00:01:27 ; elapsed = 00:01:11 . Memory (MB): peak = 3968.098 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2fd29fdaa

Time (s): cpu = 00:01:27 ; elapsed = 00:01:11 . Memory (MB): peak = 3968.098 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2fd29fdaa

Time (s): cpu = 00:01:27 ; elapsed = 00:01:11 . Memory (MB): peak = 3968.098 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.703  | TNS=0.000  | WHS=0.015  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2fd29fdaa

Time (s): cpu = 00:01:27 ; elapsed = 00:01:11 . Memory (MB): peak = 3968.098 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:27 ; elapsed = 00:01:11 . Memory (MB): peak = 3968.098 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
92 Infos, 5 Warnings, 3 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:38 ; elapsed = 00:01:18 . Memory (MB): peak = 3968.098 ; gain = 335.078
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.455 . Memory (MB): peak = 3968.098 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file zusys_wrapper_drc_routed.rpt -pb zusys_wrapper_drc_routed.pb -rpx zusys_wrapper_drc_routed.rpx
Command: report_drc -file zusys_wrapper_drc_routed.rpt -pb zusys_wrapper_drc_routed.pb -rpx zusys_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 4326.996 ; gain = 358.898
INFO: [runtcl-4] Executing : report_methodology -file zusys_wrapper_methodology_drc_routed.rpt -pb zusys_wrapper_methodology_drc_routed.pb -rpx zusys_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file zusys_wrapper_methodology_drc_routed.rpt -pb zusys_wrapper_methodology_drc_routed.pb -rpx zusys_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file zusys_wrapper_power_routed.rpt -pb zusys_wrapper_power_summary_routed.pb -rpx zusys_wrapper_power_routed.rpx
Command: report_power -file zusys_wrapper_power_routed.rpt -pb zusys_wrapper_power_summary_routed.pb -rpx zusys_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
105 Infos, 5 Warnings, 3 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:49 ; elapsed = 00:00:47 . Memory (MB): peak = 4326.996 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file zusys_wrapper_route_status.rpt -pb zusys_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file zusys_wrapper_timing_summary_routed.rpt -pb zusys_wrapper_timing_summary_routed.pb -rpx zusys_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file zusys_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file zusys_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:01:18 ; elapsed = 00:01:19 . Memory (MB): peak = 4326.996 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file zusys_wrapper_bus_skew_routed.rpt -pb zusys_wrapper_bus_skew_routed.pb -rpx zusys_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Jan  8 16:44:37 2020...

*** Running vivado
    with args -log zusys_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source zusys_wrapper.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source zusys_wrapper.tcl -notrace
Command: open_checkpoint zusys_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 241.898 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xczu15eg-ffvc900-1-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1567.430 ; gain = 0.992
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1567.430 ; gain = 0.992
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 7 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 1 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
open_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1567.430 ; gain = 1335.277
Command: write_bitstream -force zusys_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu15eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu15eg'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
CRITICAL WARNING: [DRC UCIO-1] Unconstrained Logical Port: 2 out of 20 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: gtrefclk_in_clk_n, and gtrefclk_in_clk_p.
WARNING: [DRC RTSTAT-10] No routable loads: 19 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/underflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/underflow... and (the first 15 of 17 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Critical Warnings, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 180016736 bits.
Writing bitstream ./zusys_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:47 ; elapsed = 00:00:37 . Memory (MB): peak = 2688.590 ; gain = 1121.160
INFO: [Common 17-206] Exiting Vivado at Wed Jan  8 16:45:54 2020...
[Wed Jan  8 16:45:58 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:01:15 . Memory (MB): peak = 4931.801 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 4931.801 ; gain = 0.000
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 4931.801 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 7 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 1 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 4931.801 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.111 . Memory (MB): peak = 4931.801 ; gain = 0.000
INFO: [TE_UTIL-29] D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/hardware/15eg_1eb_sk/StarterKit.bit was replaced with D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper.bit
INFO: [TE_UTIL-31] D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/hardware/15eg_1eb_sk/StarterKit.lpr was replaced with D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.hw/StarterKit.lpr
INFO: [TE_UTIL-33] D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/hardware/15eg_1eb_sk/StarterKit.ltx was replaced with D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/debug_nets.ltx
INFO: [TE_UTIL-36] D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/hardware/15eg_1eb_sk/StarterKit.hdf was replaced with D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper.sysdef
WARNING: [TE_UTIL-42] D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper.mmi does not exist.
WARNING: [TE_UTIL-47] D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper.mcs does not exist.
Create prebuilt HW report
Create reports in D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/hardware/15eg_1eb_sk/reports
INFO: [TE_UTIL-67] Add HW report to: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/hardware/hardware_summary.csv
Build Design finished.
TE::sw_run_sdk
Start SDK
INFO: [TE_UTIL-29] D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/hardware/15eg_1eb_sk/StarterKit.bit was replaced with D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper.bit
INFO: [TE_UTIL-31] D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/hardware/15eg_1eb_sk/StarterKit.lpr was replaced with D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.hw/StarterKit.lpr
INFO: [TE_UTIL-33] D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/hardware/15eg_1eb_sk/StarterKit.ltx was replaced with D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/debug_nets.ltx
INFO: [TE_UTIL-36] D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/hardware/15eg_1eb_sk/StarterKit.hdf was replaced with D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper.sysdef
WARNING: [TE_UTIL-42] D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper.mmi does not exist.
WARNING: [TE_UTIL-47] D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper.mcs does not exist.
Create prebuilt HW report
Create reports in D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/hardware/15eg_1eb_sk/reports
INFO: [TE_UTIL-67] Add HW report to: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/hardware/hardware_summary.csv
INFO: [TE_SW-1] Xilinx Device Tree git clone path (B:/xilinx_git/device-tree-xlnx) doesn't exist.
INFO: [TE_SW-2] Start SKD: 
  Run "exec xsdk -workspace D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/workspace/sdk -hwspec D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/workspace/sdk/zusys_wrapper.hdf -lp D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/sw_lib" in D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/workspace/sdk 
  Please Wait.. 
  ------
INFO: [TE_EXT-9] Command results from SDK "exec xsdk -workspace D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/workspace/sdk -hwspec D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/workspace/sdk/zusys_wrapper.hdf -lp D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/sw_lib": 
  
****** Xilinx Software Development Kit
****** SDK v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

Launching SDK with command D:\Xilinx\SDK\2018.2\eclipse\win64.o\eclipse.exe -data D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/workspace/sdk -vmargs -Dcom.xilinx.sdk.args.swrepos=D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/sw_lib -Dcom.xilinx.sdk.args.hwspec=D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/workspace/sdk/zusys_wrapper.hdf -Xms64m -Xmx4G & 
  ------
SDK finished.
disconnect_hw_server localhost:3121
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
