Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Jul 28 15:00:16 2022
| Host         : goossens-Precision-5530 running 64-bit Ubuntu 22.04 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    88 |
|    Minimum number of control sets                        |    88 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   124 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    88 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     5 |
| >= 14 to < 16      |     3 |
| >= 16              |    66 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             202 |          104 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              58 |           28 |
| Yes          | No                    | No                     |            1959 |          567 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1241 |          592 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                  |                                                                               Enable Signal                                                                              |                                                                             Set/Reset Signal                                                                             | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                    |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                 |                                                                                                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                          |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                          | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                             |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                    |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                     |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                     |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/shl_ln227_reg_67510                                                          |                                                                                                                                                                          |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                              | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                       |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203/flow_control_loop_pipe_sequential_init_U/E[0]                                |                                                                                                                                                                          |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                               |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/reg_49111                                                                    |                                                                                                                                                                          |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                     |                5 |             10 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0           |                                                                                                                                                                          |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                 |                                                                                                                                                                          |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                 |                                                                                                                                                                          |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                             |                                                                                                                                                                          |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                       |                                                                                                                                                                          |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                        |                                                                                                                                                                          |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                               |                                                                                                                                                                          |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/ap_phi_reg_pp0_iter0_reg_file_reg_1106                                       | design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/ap_phi_reg_pp0_iter0_reg_file_reg_1106[30]_i_1_n_0                           |               12 |             15 |         1.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                  |                                                                                                                                                                          |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239_code_ram_ce0          |                                                                                                                                                                          |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/flow_control_loop_pipe_sequential_init_U/E[0]                                |                                                                                                                                                                          |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/ap_phi_reg_pp0_iter0_next_pc_V_reg_1073                                      | design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/sel_tmp39_reg_6633[31]_i_1_n_0                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/ap_phi_reg_pp0_iter0_next_pc_V_reg_1073                                      | design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/sel_tmp39_reg_6633[15]_i_1_n_0                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/ap_CS_fsm_state2                                                                                                                    |                                                                                                                                                                          |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/ap_phi_reg_pp0_iter0_reg_file_reg_1106                                       |                                                                                                                                                                          |               13 |             17 |         1.31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/ap_CS_fsm_state4                                                             |                                                                                                                                                                          |                8 |             20 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/aw_hs                                                                                                               |                                                                                                                                                                          |                9 |             20 |         2.22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/ap_phi_reg_pp0_iter0_f_to_e_d_i_imm_1_reg_10860_in                           | design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/ap_phi_reg_pp0_iter0_f_to_e_d_i_imm_1_reg_1086                               |                9 |             20 |         2.22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                  |                                                                                                                                                                          |                9 |             21 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                    |                                                                                                                                                                          |               10 |             24 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/ap_phi_reg_pp0_iter0_next_pc_V_reg_1073                                      | design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/result_16_reg_6618[17]                                                       |               21 |             25 |         1.19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/Q[0]                                                                         |                                                                                                                                                                          |               12 |             27 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/flow_control_loop_pipe_sequential_init_U/e_from_e_cancel_V_reg_986_reg[0]_12 | design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_19             |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                          |                                                                                                                                                                          |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/flow_control_loop_pipe_sequential_init_U/e_from_e_cancel_V_reg_986_reg[0]_5  | design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_12             |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/flow_control_loop_pipe_sequential_init_U/e_from_e_cancel_V_reg_986_reg[0]_4  | design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_11             |               20 |             32 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/e_to_f_target_pc_V_1_fu_3780                                                 |                                                                                                                                                                          |               21 |             32 |         1.52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/flow_control_loop_pipe_sequential_init_U/e_from_e_cancel_V_reg_986_reg[0]_1  | design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_8              |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/sel                                                                          | design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/flow_control_loop_pipe_sequential_init_U/clear                               |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/flow_control_loop_pipe_sequential_init_U/d_i_rd_V_fu_354_reg[3]_2            | design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_23             |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/E[0]                                                                         |                                                                                                                                                                          |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/ap_CS_fsm_state5                                                                                                                    | design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/SR[0]                                                                                                               |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/flow_control_loop_pipe_sequential_init_U/d_i_rd_V_fu_354_reg[3]_1            | design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_22             |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0              | design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_2              |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/flow_control_loop_pipe_sequential_init_U/d_i_rd_V_fu_354_reg[1]_0            | design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/flow_control_loop_pipe_sequential_init_U/e_from_e_cancel_V_reg_986_reg[0]_22 |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/flow_control_loop_pipe_sequential_init_U/d_i_rd_V_fu_354_reg[3]_0            | design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_21             |               19 |             32 |         1.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/flow_control_loop_pipe_sequential_init_U/e_from_e_cancel_V_reg_986_reg[0]_6  | design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_13             |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/flow_control_loop_pipe_sequential_init_U/d_i_rd_V_fu_354_reg[1]              | design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/flow_control_loop_pipe_sequential_init_U/e_from_e_cancel_V_reg_986_reg[0]_20 |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/rdata[31]_i_1_n_0                                                                                                   |                                                                                                                                                                          |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/int_start_pc[31]_i_1_n_0                                                                                            | design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/SR[0]                                                                                                               |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/flow_control_loop_pipe_sequential_init_U/d_i_rd_V_fu_354_reg[0]_0            | design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/flow_control_loop_pipe_sequential_init_U/e_from_e_cancel_V_reg_986_reg[0]_15 |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/flow_control_loop_pipe_sequential_init_U/e_from_e_cancel_V_reg_986_reg[0]_9  | design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_16             |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/flow_control_loop_pipe_sequential_init_U/e_from_e_cancel_V_reg_986_reg[0]_3  | design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_10             |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/flow_control_loop_pipe_sequential_init_U/e_from_e_cancel_V_reg_986_reg[0]_10 | design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_17             |               21 |             32 |         1.52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/flow_control_loop_pipe_sequential_init_U/d_i_rd_V_fu_354_reg[0]_1            | design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/flow_control_loop_pipe_sequential_init_U/e_from_e_cancel_V_reg_986_reg[0]_16 |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/flow_control_loop_pipe_sequential_init_U/d_i_rd_V_fu_354_reg[4]_1            | design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_5              |               19 |             32 |         1.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/flow_control_loop_pipe_sequential_init_U/d_i_rd_V_fu_354_reg[0]_4            | design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/flow_control_loop_pipe_sequential_init_U/e_from_e_cancel_V_reg_986_reg[0]_19 |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/flow_control_loop_pipe_sequential_init_U/e_from_e_cancel_V_reg_986_reg[0]_11 | design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_18             |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/flow_control_loop_pipe_sequential_init_U/d_i_rd_V_fu_354_reg[0]              | design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/flow_control_loop_pipe_sequential_init_U/e_from_e_cancel_V_reg_986_reg[0]_14 |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/flow_control_loop_pipe_sequential_init_U/d_i_rd_V_fu_354_reg[0]_3            | design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/flow_control_loop_pipe_sequential_init_U/e_from_e_cancel_V_reg_986_reg[0]_18 |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/flow_control_loop_pipe_sequential_init_U/d_i_rd_V_fu_354_reg[0]_2            | design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/flow_control_loop_pipe_sequential_init_U/e_from_e_cancel_V_reg_986_reg[0]_17 |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/flow_control_loop_pipe_sequential_init_U/d_i_rd_V_fu_354_reg[0]_5            | design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/flow_control_loop_pipe_sequential_init_U/e_from_e_cancel_V_reg_986_reg[0]_21 |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/flow_control_loop_pipe_sequential_init_U/e_from_e_cancel_V_reg_986_reg[0]_0  | design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_7              |               19 |             32 |         1.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/flow_control_loop_pipe_sequential_init_U/d_i_rd_V_fu_354_reg[4]              | design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_3              |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/flow_control_loop_pipe_sequential_init_U/e_from_e_cancel_V_reg_986_reg[0]_8  | design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_15             |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/flow_control_loop_pipe_sequential_init_U/d_i_rd_V_fu_354_reg[4]_2            | design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_6              |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/flow_control_loop_pipe_sequential_init_U/e_from_e_cancel_V_reg_986_reg[0]_2  | design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_9              |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/flow_control_loop_pipe_sequential_init_U/e_from_e_cancel_V_reg_986_reg[0]    | design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_1              |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/flow_control_loop_pipe_sequential_init_U/d_i_rd_V_fu_354_reg[4]_0            | design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_4              |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/flow_control_loop_pipe_sequential_init_U/d_i_rd_V_fu_354_reg[3]              | design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_20             |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/flow_control_loop_pipe_sequential_init_U/e_from_e_cancel_V_reg_986_reg[0]_7  | design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_14             |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/msize_V_reg_6715[1]_i_1_n_0                                                  |                                                                                                                                                                          |               23 |             34 |         1.48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                          | design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/SR[0]                                                                                                               |               16 |             36 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                             |                                                                                                                                                                          |                9 |             40 |         4.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                             |                                                                                                                                                                          |                9 |             40 |         4.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                 |                                                                                                                                                                          |                9 |             40 |         4.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                             |                                                                                                                                                                          |                7 |             40 |         5.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                               |                                                                                                                                                                          |               10 |             45 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                        |                                                                                                                                                                          |                9 |             45 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/flow_control_loop_pipe_sequential_init_U/d_i_rs2_V_load_reg_64470            |                                                                                                                                                                          |               37 |             72 |         1.95 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/sel                                                                          |                                                                                                                                                                          |               37 |             80 |         2.16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/ap_phi_reg_pp0_iter0_next_pc_V_reg_1073                                      |                                                                                                                                                                          |               48 |            130 |         2.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                          |                                                                                                                                                                          |              105 |            203 |         1.93 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/ap_phi_reg_pp0_iter0_reg_file_0_3_reg_46810                                  |                                                                                                                                                                          |              219 |           1024 |         4.68 |
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


